{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1503523904266 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition " "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1503523904334 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 23 23:31:43 2017 " "Processing started: Wed Aug 23 23:31:43 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1503523904334 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1503523904334 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Basic_DVS -c Basic_DVS " "Command: quartus_map --read_settings_files=on --write_settings_files=off Basic_DVS -c Basic_DVS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1503523904335 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1503523908435 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "basic.qsys " "Elaborating Qsys system entity \"basic.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503523952935 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.08.23.23:32:45 Progress: Loading DVS_software_processing/basic.qsys " "2017.08.23.23:32:45 Progress: Loading DVS_software_processing/basic.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503523965938 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.08.23.23:32:48 Progress: Reading input file " "2017.08.23.23:32:48 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503523968110 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.08.23.23:32:48 Progress: Adding clk_50MHz \[clock_source 15.0\] " "2017.08.23.23:32:48 Progress: Adding clk_50MHz \[clock_source 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503523968446 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.08.23.23:32:51 Progress: Parameterizing module clk_50MHz " "2017.08.23.23:32:51 Progress: Parameterizing module clk_50MHz" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503523971216 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.08.23.23:32:51 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 15.0\] " "2017.08.23.23:32:51 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503523971233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.08.23.23:32:51 Progress: Parameterizing module jtag_uart " "2017.08.23.23:32:51 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503523971599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.08.23.23:32:51 Progress: Adding nios2_cpu \[altera_nios2_gen2 15.0\] " "2017.08.23.23:32:51 Progress: Adding nios2_cpu \[altera_nios2_gen2 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503523971608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.08.23.23:32:52 Progress: Parameterizing module nios2_cpu " "2017.08.23.23:32:52 Progress: Parameterizing module nios2_cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503523972391 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.08.23.23:32:52 Progress: Adding performance_counter \[altera_avalon_performance_counter 15.0\] " "2017.08.23.23:32:52 Progress: Adding performance_counter \[altera_avalon_performance_counter 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503523972405 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.08.23.23:32:52 Progress: Parameterizing module performance_counter " "2017.08.23.23:32:52 Progress: Parameterizing module performance_counter" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503523972496 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.08.23.23:32:52 Progress: Adding pll \[altpll 15.0\] " "2017.08.23.23:32:52 Progress: Adding pll \[altpll 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503523972497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.08.23.23:32:53 Progress: Parameterizing module pll " "2017.08.23.23:32:53 Progress: Parameterizing module pll" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503523973841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.08.23.23:32:53 Progress: Adding sdram \[altera_avalon_new_sdram_controller 15.0\] " "2017.08.23.23:32:53 Progress: Adding sdram \[altera_avalon_new_sdram_controller 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503523973843 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.08.23.23:32:53 Progress: Parameterizing module sdram " "2017.08.23.23:32:53 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503523973925 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.08.23.23:32:53 Progress: Building connections " "2017.08.23.23:32:53 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503523973934 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.08.23.23:32:54 Progress: Parameterizing connections " "2017.08.23.23:32:54 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503523974068 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.08.23.23:32:54 Progress: Validating " "2017.08.23.23:32:54 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503523974072 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.08.23.23:32:56 Progress: Done reading input file " "2017.08.23.23:32:56 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503523976587 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Basic: Generating basic \"basic\" for QUARTUS_SYNTH " "Basic: Generating basic \"basic\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503523983878 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0 " "Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503523995001 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3 " "Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503523995112 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'basic_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'basic_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524004936 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=basic_jtag_uart --dir=C:/Users/Marko/AppData/Local/Temp/alt7401_188817640575407890.dir/0001_jtag_uart_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Marko/AppData/Local/Temp/alt7401_188817640575407890.dir/0001_jtag_uart_gen//basic_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=basic_jtag_uart --dir=C:/Users/Marko/AppData/Local/Temp/alt7401_188817640575407890.dir/0001_jtag_uart_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Marko/AppData/Local/Temp/alt7401_188817640575407890.dir/0001_jtag_uart_gen//basic_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524004936 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'basic_jtag_uart' " "Jtag_uart: Done RTL generation for module 'basic_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524006508 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"basic\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"basic\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524006528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_cpu: \"basic\" instantiated altera_nios2_gen2 \"nios2_cpu\" " "Nios2_cpu: \"basic\" instantiated altera_nios2_gen2 \"nios2_cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524008783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Performance_counter: Starting RTL generation for module 'basic_performance_counter' " "Performance_counter: Starting RTL generation for module 'basic_performance_counter'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524008804 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Performance_counter:   Generation command is \[exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter/generate_rtl.pl --name=basic_performance_counter --dir=C:/Users/Marko/AppData/Local/Temp/alt7401_188817640575407890.dir/0002_performance_counter_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Marko/AppData/Local/Temp/alt7401_188817640575407890.dir/0002_performance_counter_gen//basic_performance_counter_component_configuration.pl  --do_build_sim=0  \] " "Performance_counter:   Generation command is \[exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter/generate_rtl.pl --name=basic_performance_counter --dir=C:/Users/Marko/AppData/Local/Temp/alt7401_188817640575407890.dir/0002_performance_counter_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Marko/AppData/Local/Temp/alt7401_188817640575407890.dir/0002_performance_counter_gen//basic_performance_counter_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524008805 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Performance_counter: Done RTL generation for module 'basic_performance_counter' " "Performance_counter: Done RTL generation for module 'basic_performance_counter'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524009951 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Performance_counter: \"basic\" instantiated altera_avalon_performance_counter \"performance_counter\" " "Performance_counter: \"basic\" instantiated altera_avalon_performance_counter \"performance_counter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524009963 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll: \"basic\" instantiated altpll \"pll\" " "Pll: \"basic\" instantiated altpll \"pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524013547 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'basic_sdram' " "Sdram: Starting RTL generation for module 'basic_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524013569 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=basic_sdram --dir=C:/Users/Marko/AppData/Local/Temp/alt7401_188817640575407890.dir/0005_sdram_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Marko/AppData/Local/Temp/alt7401_188817640575407890.dir/0005_sdram_gen//basic_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=basic_sdram --dir=C:/Users/Marko/AppData/Local/Temp/alt7401_188817640575407890.dir/0005_sdram_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Marko/AppData/Local/Temp/alt7401_188817640575407890.dir/0005_sdram_gen//basic_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524013569 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'basic_sdram' " "Sdram: Done RTL generation for module 'basic_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524014510 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"basic\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"basic\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524014514 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524021051 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524021718 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524022415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524023079 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524023845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"basic\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"basic\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524029496 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"basic\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"basic\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524029534 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"basic\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"basic\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524029546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'basic_nios2_cpu_cpu' " "Cpu: Starting RTL generation for module 'basic_nios2_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524029803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/altera/15.0/quartus/bin64/eperlcmd.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=basic_nios2_cpu_cpu --dir=C:/Users/Marko/AppData/Local/Temp/alt7401_188817640575407890.dir/0008_cpu_gen/ --quartus_bindir=C:/altera/15.0/quartus/bin64 --verilog --config=C:/Users/Marko/AppData/Local/Temp/alt7401_188817640575407890.dir/0008_cpu_gen//basic_nios2_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/altera/15.0/quartus/bin64/eperlcmd.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=basic_nios2_cpu_cpu --dir=C:/Users/Marko/AppData/Local/Temp/alt7401_188817640575407890.dir/0008_cpu_gen/ --quartus_bindir=C:/altera/15.0/quartus/bin64 --verilog --config=C:/Users/Marko/AppData/Local/Temp/alt7401_188817640575407890.dir/0008_cpu_gen//basic_nios2_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524029804 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.08.23 23:33:51 (*) Starting Nios II generation " "Cpu: # 2017.08.23 23:33:51 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524055381 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.08.23 23:33:51 (*)   Checking for plaintext license. " "Cpu: # 2017.08.23 23:33:51 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524055382 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.08.23 23:33:54 (*)   Couldn't query license setup in Quartus directory C:/altera/15.0/quartus/bin64 " "Cpu: # 2017.08.23 23:33:54 (*)   Couldn't query license setup in Quartus directory C:/altera/15.0/quartus/bin64" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524055382 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.08.23 23:33:54 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2017.08.23 23:33:54 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524055382 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.08.23 23:33:54 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2017.08.23 23:33:54 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524055382 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.08.23 23:33:54 (*)   Plaintext license not found. " "Cpu: # 2017.08.23 23:33:54 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524055383 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.08.23 23:33:54 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2017.08.23 23:33:54 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524055383 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.08.23 23:33:56 (*)   Couldn't query license setup in Quartus directory C:/altera/15.0/quartus/bin64 " "Cpu: # 2017.08.23 23:33:56 (*)   Couldn't query license setup in Quartus directory C:/altera/15.0/quartus/bin64" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524055383 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.08.23 23:33:56 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2017.08.23 23:33:56 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524055383 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.08.23 23:33:56 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2017.08.23 23:33:56 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524055384 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.08.23 23:33:56 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2017.08.23 23:33:56 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524055386 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.08.23 23:33:56 (*)   Elaborating CPU configuration settings " "Cpu: # 2017.08.23 23:33:56 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524055386 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.08.23 23:33:56 (*)   Creating all objects for CPU " "Cpu: # 2017.08.23 23:33:56 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524055387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.08.23 23:33:56 (*)     Testbench " "Cpu: # 2017.08.23 23:33:56 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524055387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.08.23 23:33:57 (*)     Instruction decoding " "Cpu: # 2017.08.23 23:33:57 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524055387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.08.23 23:33:57 (*)       Instruction fields " "Cpu: # 2017.08.23 23:33:57 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524055388 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.08.23 23:33:57 (*)       Instruction decodes " "Cpu: # 2017.08.23 23:33:57 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524055388 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.08.23 23:33:58 (*)       Signals for RTL simulation waveforms " "Cpu: # 2017.08.23 23:33:58 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524055388 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.08.23 23:33:58 (*)       Instruction controls " "Cpu: # 2017.08.23 23:33:58 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524055389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.08.23 23:33:59 (*)     Pipeline frontend " "Cpu: # 2017.08.23 23:33:59 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524055391 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.08.23 23:33:59 (*)     Pipeline backend " "Cpu: # 2017.08.23 23:33:59 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524055391 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.08.23 23:34:06 (*)   Generating RTL from CPU objects " "Cpu: # 2017.08.23 23:34:06 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524055391 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.08.23 23:34:13 (*)   Creating encrypted RTL " "Cpu: # 2017.08.23 23:34:13 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524055391 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.08.23 23:34:15 (*) Done Nios II generation " "Cpu: # 2017.08.23 23:34:15 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524055392 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'basic_nios2_cpu_cpu' " "Cpu: Done RTL generation for module 'basic_nios2_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524055392 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524055459 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_cpu_data_master_translator\" " "Nios2_cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524055558 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524055572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_cpu_data_master_agent\" " "Nios2_cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524055586 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524055599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524055612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524055662 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524055692 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524055754 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524055801 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524055841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_cpu_data_master_limiter\" " "Nios2_cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_cpu_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524055863 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524055880 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\" " "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524055924 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524055996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524056043 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524056101 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524056188 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524056320 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524056326 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524056431 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524056492 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524056831 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524056836 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524057063 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524057063 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\" " "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524057128 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524057201 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524057207 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524057218 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524057327 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524059630 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\" " "Avalon_st_adapter_004: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524061634 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524061650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_004\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_004\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524061665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Basic: Done \"basic\" with 36 modules, 64 files " "Basic: Done \"basic\" with 36 modules, 64 files" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1503524061668 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "basic.qsys " "Finished elaborating Qsys system entity \"basic.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503524063698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_dvs.bdf 1 1 " "Found 1 design units, including 1 entities, in source file basic_dvs.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Basic_DVS " "Found entity 1: Basic_DVS" {  } { { "Basic_DVS.bdf" "" { Schematic "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/Basic_DVS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524064302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524064302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/basic/basic.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/basic/basic.v" { { "Info" "ISGN_ENTITY_NAME" "1 basic " "Found entity 1: basic" {  } { { "db/ip/basic/basic.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/basic.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524064322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524064322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/basic/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/basic/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/basic/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524064334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524064334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/basic/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/basic/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/basic/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524064342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524064342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/basic/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/basic/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/basic/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524064376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524064376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/basic/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/basic/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/basic/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524064393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524064393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/basic/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/basic/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/basic/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524064406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524064406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/basic/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/basic/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/basic/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524064417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524064417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/basic/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/basic/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/basic/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524064428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524064428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/basic/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/basic/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/basic/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524064453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524064453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/basic/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/basic/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/basic/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524064464 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/basic/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524064464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524064464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/basic/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/basic/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/basic/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524064473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524064473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/basic/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/basic/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/basic/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524064499 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/basic/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524064499 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/basic/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524064499 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/basic/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524064499 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/basic/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524064499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524064499 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/basic/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1503524064554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/basic/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/basic/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/basic/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524064566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524064566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/basic/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/basic/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/basic/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524064572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524064572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/basic/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/basic/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/basic/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524064584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524064584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/basic/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/basic/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/basic/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524064594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524064594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/basic/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/basic/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/basic/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524064610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524064610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/basic/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/basic/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/basic/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524064624 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/basic/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524064624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524064624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/basic/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/basic/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/basic/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524064637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524064637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/basic/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/basic/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/basic/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524064650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524064650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/basic/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/basic/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/basic/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524064677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524064677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/basic/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/basic/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/basic/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524064697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524064697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/basic/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/basic/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/basic/submodules/altera_reset_controller.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524064708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524064708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/basic/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/basic/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/basic/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524064722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524064722 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/basic/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1503524064727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/basic/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/basic/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/basic/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524064731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524064731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/basic/submodules/basic_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/basic/submodules/basic_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 basic_irq_mapper " "Found entity 1: basic_irq_mapper" {  } { { "db/ip/basic/submodules/basic_irq_mapper.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524064737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524064737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/basic/submodules/basic_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/basic/submodules/basic_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 basic_jtag_uart_sim_scfifo_w " "Found entity 1: basic_jtag_uart_sim_scfifo_w" {  } { { "db/ip/basic/submodules/basic_jtag_uart.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524064751 ""} { "Info" "ISGN_ENTITY_NAME" "2 basic_jtag_uart_scfifo_w " "Found entity 2: basic_jtag_uart_scfifo_w" {  } { { "db/ip/basic/submodules/basic_jtag_uart.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524064751 ""} { "Info" "ISGN_ENTITY_NAME" "3 basic_jtag_uart_sim_scfifo_r " "Found entity 3: basic_jtag_uart_sim_scfifo_r" {  } { { "db/ip/basic/submodules/basic_jtag_uart.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524064751 ""} { "Info" "ISGN_ENTITY_NAME" "4 basic_jtag_uart_scfifo_r " "Found entity 4: basic_jtag_uart_scfifo_r" {  } { { "db/ip/basic/submodules/basic_jtag_uart.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524064751 ""} { "Info" "ISGN_ENTITY_NAME" "5 basic_jtag_uart " "Found entity 5: basic_jtag_uart" {  } { { "db/ip/basic/submodules/basic_jtag_uart.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524064751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524064751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/basic/submodules/basic_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/basic/submodules/basic_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 basic_mm_interconnect_0 " "Found entity 1: basic_mm_interconnect_0" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524064787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524064787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/basic/submodules/basic_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/basic/submodules/basic_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 basic_mm_interconnect_0_avalon_st_adapter " "Found entity 1: basic_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524064798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524064798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/basic/submodules/basic_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/basic/submodules/basic_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 basic_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: basic_mm_interconnect_0_avalon_st_adapter_004" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524064814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524064814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/basic/submodules/basic_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/basic/submodules/basic_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 basic_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: basic_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524064837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524064837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/basic/submodules/basic_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/basic/submodules/basic_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 basic_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: basic_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524064849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524064849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/basic/submodules/basic_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/basic/submodules/basic_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 basic_mm_interconnect_0_cmd_demux " "Found entity 1: basic_mm_interconnect_0_cmd_demux" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524064859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524064859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/basic/submodules/basic_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/basic/submodules/basic_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 basic_mm_interconnect_0_cmd_demux_001 " "Found entity 1: basic_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524064866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524064866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/basic/submodules/basic_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/basic/submodules/basic_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 basic_mm_interconnect_0_cmd_mux " "Found entity 1: basic_mm_interconnect_0_cmd_mux" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524064873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524064873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/basic/submodules/basic_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/basic/submodules/basic_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 basic_mm_interconnect_0_cmd_mux_002 " "Found entity 1: basic_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524064883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524064883 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel basic_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at basic_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0_router.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1503524064888 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel basic_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at basic_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0_router.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1503524064888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/basic/submodules/basic_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/basic/submodules/basic_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 basic_mm_interconnect_0_router_default_decode " "Found entity 1: basic_mm_interconnect_0_router_default_decode" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0_router.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524064893 ""} { "Info" "ISGN_ENTITY_NAME" "2 basic_mm_interconnect_0_router " "Found entity 2: basic_mm_interconnect_0_router" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0_router.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524064893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524064893 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel basic_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at basic_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1503524064898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel basic_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at basic_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1503524064898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/basic/submodules/basic_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/basic/submodules/basic_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 basic_mm_interconnect_0_router_001_default_decode " "Found entity 1: basic_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524064903 ""} { "Info" "ISGN_ENTITY_NAME" "2 basic_mm_interconnect_0_router_001 " "Found entity 2: basic_mm_interconnect_0_router_001" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524064903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524064903 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel basic_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at basic_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1503524064908 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel basic_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at basic_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1503524064909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/basic/submodules/basic_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/basic/submodules/basic_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 basic_mm_interconnect_0_router_002_default_decode " "Found entity 1: basic_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524064914 ""} { "Info" "ISGN_ENTITY_NAME" "2 basic_mm_interconnect_0_router_002 " "Found entity 2: basic_mm_interconnect_0_router_002" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524064914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524064914 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel basic_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at basic_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1503524064920 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel basic_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at basic_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1503524064921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/basic/submodules/basic_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/basic/submodules/basic_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 basic_mm_interconnect_0_router_004_default_decode " "Found entity 1: basic_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524064927 ""} { "Info" "ISGN_ENTITY_NAME" "2 basic_mm_interconnect_0_router_004 " "Found entity 2: basic_mm_interconnect_0_router_004" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524064927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524064927 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel basic_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at basic_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1503524064932 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel basic_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at basic_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1503524064933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/basic/submodules/basic_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/basic/submodules/basic_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 basic_mm_interconnect_0_router_006_default_decode " "Found entity 1: basic_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524064938 ""} { "Info" "ISGN_ENTITY_NAME" "2 basic_mm_interconnect_0_router_006 " "Found entity 2: basic_mm_interconnect_0_router_006" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524064938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524064938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/basic/submodules/basic_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/basic/submodules/basic_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 basic_mm_interconnect_0_rsp_demux " "Found entity 1: basic_mm_interconnect_0_rsp_demux" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524064946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524064946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/basic/submodules/basic_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/basic/submodules/basic_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 basic_mm_interconnect_0_rsp_demux_002 " "Found entity 1: basic_mm_interconnect_0_rsp_demux_002" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524064955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524064955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/basic/submodules/basic_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/basic/submodules/basic_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 basic_mm_interconnect_0_rsp_mux " "Found entity 1: basic_mm_interconnect_0_rsp_mux" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524064964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524064964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/basic/submodules/basic_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/basic/submodules/basic_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 basic_mm_interconnect_0_rsp_mux_001 " "Found entity 1: basic_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524064971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524064971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/basic/submodules/basic_nios2_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/basic/submodules/basic_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 basic_nios2_cpu " "Found entity 1: basic_nios2_cpu" {  } { { "db/ip/basic/submodules/basic_nios2_cpu.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524064979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524064979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/basic/submodules/basic_nios2_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/basic/submodules/basic_nios2_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 basic_nios2_cpu_cpu_ic_data_module " "Found entity 1: basic_nios2_cpu_cpu_ic_data_module" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524066467 ""} { "Info" "ISGN_ENTITY_NAME" "2 basic_nios2_cpu_cpu_ic_tag_module " "Found entity 2: basic_nios2_cpu_cpu_ic_tag_module" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524066467 ""} { "Info" "ISGN_ENTITY_NAME" "3 basic_nios2_cpu_cpu_bht_module " "Found entity 3: basic_nios2_cpu_cpu_bht_module" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524066467 ""} { "Info" "ISGN_ENTITY_NAME" "4 basic_nios2_cpu_cpu_register_bank_a_module " "Found entity 4: basic_nios2_cpu_cpu_register_bank_a_module" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524066467 ""} { "Info" "ISGN_ENTITY_NAME" "5 basic_nios2_cpu_cpu_register_bank_b_module " "Found entity 5: basic_nios2_cpu_cpu_register_bank_b_module" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524066467 ""} { "Info" "ISGN_ENTITY_NAME" "6 basic_nios2_cpu_cpu_dc_tag_module " "Found entity 6: basic_nios2_cpu_cpu_dc_tag_module" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524066467 ""} { "Info" "ISGN_ENTITY_NAME" "7 basic_nios2_cpu_cpu_dc_data_module " "Found entity 7: basic_nios2_cpu_cpu_dc_data_module" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524066467 ""} { "Info" "ISGN_ENTITY_NAME" "8 basic_nios2_cpu_cpu_dc_victim_module " "Found entity 8: basic_nios2_cpu_cpu_dc_victim_module" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 487 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524066467 ""} { "Info" "ISGN_ENTITY_NAME" "9 basic_nios2_cpu_cpu_nios2_oci_debug " "Found entity 9: basic_nios2_cpu_cpu_nios2_oci_debug" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 554 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524066467 ""} { "Info" "ISGN_ENTITY_NAME" "10 basic_nios2_cpu_cpu_nios2_oci_break " "Found entity 10: basic_nios2_cpu_cpu_nios2_oci_break" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 699 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524066467 ""} { "Info" "ISGN_ENTITY_NAME" "11 basic_nios2_cpu_cpu_nios2_oci_xbrk " "Found entity 11: basic_nios2_cpu_cpu_nios2_oci_xbrk" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524066467 ""} { "Info" "ISGN_ENTITY_NAME" "12 basic_nios2_cpu_cpu_nios2_oci_dbrk " "Found entity 12: basic_nios2_cpu_cpu_nios2_oci_dbrk" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 1251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524066467 ""} { "Info" "ISGN_ENTITY_NAME" "13 basic_nios2_cpu_cpu_nios2_oci_itrace " "Found entity 13: basic_nios2_cpu_cpu_nios2_oci_itrace" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 1439 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524066467 ""} { "Info" "ISGN_ENTITY_NAME" "14 basic_nios2_cpu_cpu_nios2_oci_td_mode " "Found entity 14: basic_nios2_cpu_cpu_nios2_oci_td_mode" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 1803 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524066467 ""} { "Info" "ISGN_ENTITY_NAME" "15 basic_nios2_cpu_cpu_nios2_oci_dtrace " "Found entity 15: basic_nios2_cpu_cpu_nios2_oci_dtrace" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 1870 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524066467 ""} { "Info" "ISGN_ENTITY_NAME" "16 basic_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: basic_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 1951 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524066467 ""} { "Info" "ISGN_ENTITY_NAME" "17 basic_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: basic_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 2022 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524066467 ""} { "Info" "ISGN_ENTITY_NAME" "18 basic_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: basic_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 2064 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524066467 ""} { "Info" "ISGN_ENTITY_NAME" "19 basic_nios2_cpu_cpu_nios2_oci_fifo " "Found entity 19: basic_nios2_cpu_cpu_nios2_oci_fifo" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 2110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524066467 ""} { "Info" "ISGN_ENTITY_NAME" "20 basic_nios2_cpu_cpu_nios2_oci_pib " "Found entity 20: basic_nios2_cpu_cpu_nios2_oci_pib" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 2595 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524066467 ""} { "Info" "ISGN_ENTITY_NAME" "21 basic_nios2_cpu_cpu_nios2_oci_im " "Found entity 21: basic_nios2_cpu_cpu_nios2_oci_im" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 2617 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524066467 ""} { "Info" "ISGN_ENTITY_NAME" "22 basic_nios2_cpu_cpu_nios2_performance_monitors " "Found entity 22: basic_nios2_cpu_cpu_nios2_performance_monitors" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 2686 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524066467 ""} { "Info" "ISGN_ENTITY_NAME" "23 basic_nios2_cpu_cpu_nios2_avalon_reg " "Found entity 23: basic_nios2_cpu_cpu_nios2_avalon_reg" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 2702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524066467 ""} { "Info" "ISGN_ENTITY_NAME" "24 basic_nios2_cpu_cpu_ociram_sp_ram_module " "Found entity 24: basic_nios2_cpu_cpu_ociram_sp_ram_module" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 2794 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524066467 ""} { "Info" "ISGN_ENTITY_NAME" "25 basic_nios2_cpu_cpu_nios2_ocimem " "Found entity 25: basic_nios2_cpu_cpu_nios2_ocimem" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 2857 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524066467 ""} { "Info" "ISGN_ENTITY_NAME" "26 basic_nios2_cpu_cpu_nios2_oci " "Found entity 26: basic_nios2_cpu_cpu_nios2_oci" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 3035 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524066467 ""} { "Info" "ISGN_ENTITY_NAME" "27 basic_nios2_cpu_cpu " "Found entity 27: basic_nios2_cpu_cpu" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 3580 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524066467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524066467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/basic/submodules/basic_nios2_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/basic/submodules/basic_nios2_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 basic_nios2_cpu_cpu_debug_slave_sysclk " "Found entity 1: basic_nios2_cpu_cpu_debug_slave_sysclk" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524066473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524066473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/basic/submodules/basic_nios2_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/basic/submodules/basic_nios2_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 basic_nios2_cpu_cpu_debug_slave_tck " "Found entity 1: basic_nios2_cpu_cpu_debug_slave_tck" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524066478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524066478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/basic/submodules/basic_nios2_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/basic/submodules/basic_nios2_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 basic_nios2_cpu_cpu_debug_slave_wrapper " "Found entity 1: basic_nios2_cpu_cpu_debug_slave_wrapper" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524066482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524066482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/basic/submodules/basic_nios2_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/basic/submodules/basic_nios2_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 basic_nios2_cpu_cpu_mult_cell " "Found entity 1: basic_nios2_cpu_cpu_mult_cell" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu_mult_cell.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524066487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524066487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/basic/submodules/basic_nios2_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/basic/submodules/basic_nios2_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 basic_nios2_cpu_cpu_test_bench " "Found entity 1: basic_nios2_cpu_cpu_test_bench" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu_test_bench.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524066494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524066494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/basic/submodules/basic_performance_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/basic/submodules/basic_performance_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 basic_performance_counter " "Found entity 1: basic_performance_counter" {  } { { "db/ip/basic/submodules/basic_performance_counter.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_performance_counter.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524066498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524066498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/basic/submodules/basic_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/basic/submodules/basic_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 basic_pll_dffpipe_l2c " "Found entity 1: basic_pll_dffpipe_l2c" {  } { { "db/ip/basic/submodules/basic_pll.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_pll.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524066507 ""} { "Info" "ISGN_ENTITY_NAME" "2 basic_pll_stdsync_sv6 " "Found entity 2: basic_pll_stdsync_sv6" {  } { { "db/ip/basic/submodules/basic_pll.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_pll.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524066507 ""} { "Info" "ISGN_ENTITY_NAME" "3 basic_pll_altpll_8pa2 " "Found entity 3: basic_pll_altpll_8pa2" {  } { { "db/ip/basic/submodules/basic_pll.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_pll.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524066507 ""} { "Info" "ISGN_ENTITY_NAME" "4 basic_pll " "Found entity 4: basic_pll" {  } { { "db/ip/basic/submodules/basic_pll.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_pll.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524066507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524066507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/basic/submodules/basic_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/basic/submodules/basic_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 basic_sdram_input_efifo_module " "Found entity 1: basic_sdram_input_efifo_module" {  } { { "db/ip/basic/submodules/basic_sdram.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524066514 ""} { "Info" "ISGN_ENTITY_NAME" "2 basic_sdram " "Found entity 2: basic_sdram" {  } { { "db/ip/basic/submodules/basic_sdram.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524066514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524066514 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "basic_sdram.v(316) " "Verilog HDL or VHDL warning at basic_sdram.v(316): conditional expression evaluates to a constant" {  } { { "db/ip/basic/submodules/basic_sdram.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1503524066606 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "basic_sdram.v(326) " "Verilog HDL or VHDL warning at basic_sdram.v(326): conditional expression evaluates to a constant" {  } { { "db/ip/basic/submodules/basic_sdram.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1503524066606 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "basic_sdram.v(336) " "Verilog HDL or VHDL warning at basic_sdram.v(336): conditional expression evaluates to a constant" {  } { { "db/ip/basic/submodules/basic_sdram.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1503524066606 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "basic_sdram.v(680) " "Verilog HDL or VHDL warning at basic_sdram.v(680): conditional expression evaluates to a constant" {  } { { "db/ip/basic/submodules/basic_sdram.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1503524066610 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Basic_DVS " "Elaborating entity \"Basic_DVS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1503524067736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic basic:inst " "Elaborating entity \"basic\" for hierarchy \"basic:inst\"" {  } { { "Basic_DVS.bdf" "inst" { Schematic "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/Basic_DVS.bdf" { { 72 232 680 504 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524068646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_jtag_uart basic:inst\|basic_jtag_uart:jtag_uart " "Elaborating entity \"basic_jtag_uart\" for hierarchy \"basic:inst\|basic_jtag_uart:jtag_uart\"" {  } { { "db/ip/basic/basic.v" "jtag_uart" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/basic.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524069018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_jtag_uart_scfifo_w basic:inst\|basic_jtag_uart:jtag_uart\|basic_jtag_uart_scfifo_w:the_basic_jtag_uart_scfifo_w " "Elaborating entity \"basic_jtag_uart_scfifo_w\" for hierarchy \"basic:inst\|basic_jtag_uart:jtag_uart\|basic_jtag_uart_scfifo_w:the_basic_jtag_uart_scfifo_w\"" {  } { { "db/ip/basic/submodules/basic_jtag_uart.v" "the_basic_jtag_uart_scfifo_w" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524069139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo basic:inst\|basic_jtag_uart:jtag_uart\|basic_jtag_uart_scfifo_w:the_basic_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"basic:inst\|basic_jtag_uart:jtag_uart\|basic_jtag_uart_scfifo_w:the_basic_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/basic/submodules/basic_jtag_uart.v" "wfifo" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524069924 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "basic:inst\|basic_jtag_uart:jtag_uart\|basic_jtag_uart_scfifo_w:the_basic_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"basic:inst\|basic_jtag_uart:jtag_uart\|basic_jtag_uart_scfifo_w:the_basic_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/basic/submodules/basic_jtag_uart.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503524070262 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "basic:inst\|basic_jtag_uart:jtag_uart\|basic_jtag_uart_scfifo_w:the_basic_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"basic:inst\|basic_jtag_uart:jtag_uart\|basic_jtag_uart_scfifo_w:the_basic_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524070280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524070280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524070280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524070280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524070280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524070280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524070280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524070280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524070280 ""}  } { { "db/ip/basic/submodules/basic_jtag_uart.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1503524070280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524070613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524070613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 basic:inst\|basic_jtag_uart:jtag_uart\|basic_jtag_uart_scfifo_w:the_basic_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"basic:inst\|basic_jtag_uart:jtag_uart\|basic_jtag_uart_scfifo_w:the_basic_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524070616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/a_dpfifo_q131.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524070718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524070718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 basic:inst\|basic_jtag_uart:jtag_uart\|basic_jtag_uart_scfifo_w:the_basic_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"basic:inst\|basic_jtag_uart:jtag_uart\|basic_jtag_uart_scfifo_w:the_basic_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524070722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524070828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524070828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf basic:inst\|basic_jtag_uart:jtag_uart\|basic_jtag_uart_scfifo_w:the_basic_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"basic:inst\|basic_jtag_uart:jtag_uart\|basic_jtag_uart_scfifo_w:the_basic_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524070839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524071056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524071056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 basic:inst\|basic_jtag_uart:jtag_uart\|basic_jtag_uart_scfifo_w:the_basic_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"basic:inst\|basic_jtag_uart:jtag_uart\|basic_jtag_uart_scfifo_w:the_basic_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524071060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/dpram_nl21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524071567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524071567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 basic:inst\|basic_jtag_uart:jtag_uart\|basic_jtag_uart_scfifo_w:the_basic_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"basic:inst\|basic_jtag_uart:jtag_uart\|basic_jtag_uart_scfifo_w:the_basic_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524071569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/altsyncram_r1m1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524071711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524071711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 basic:inst\|basic_jtag_uart:jtag_uart\|basic_jtag_uart_scfifo_w:the_basic_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"basic:inst\|basic_jtag_uart:jtag_uart\|basic_jtag_uart_scfifo_w:the_basic_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/dpram_nl21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524071713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524071943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524071943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob basic:inst\|basic_jtag_uart:jtag_uart\|basic_jtag_uart_scfifo_w:the_basic_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"basic:inst\|basic_jtag_uart:jtag_uart\|basic_jtag_uart_scfifo_w:the_basic_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/a_dpfifo_q131.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524071947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_jtag_uart_scfifo_r basic:inst\|basic_jtag_uart:jtag_uart\|basic_jtag_uart_scfifo_r:the_basic_jtag_uart_scfifo_r " "Elaborating entity \"basic_jtag_uart_scfifo_r\" for hierarchy \"basic:inst\|basic_jtag_uart:jtag_uart\|basic_jtag_uart_scfifo_r:the_basic_jtag_uart_scfifo_r\"" {  } { { "db/ip/basic/submodules/basic_jtag_uart.v" "the_basic_jtag_uart_scfifo_r" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524072007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic basic:inst\|basic_jtag_uart:jtag_uart\|alt_jtag_atlantic:basic_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"basic:inst\|basic_jtag_uart:jtag_uart\|alt_jtag_atlantic:basic_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/basic/submodules/basic_jtag_uart.v" "basic_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524072298 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "basic:inst\|basic_jtag_uart:jtag_uart\|alt_jtag_atlantic:basic_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"basic:inst\|basic_jtag_uart:jtag_uart\|alt_jtag_atlantic:basic_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/basic/submodules/basic_jtag_uart.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503524072380 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "basic:inst\|basic_jtag_uart:jtag_uart\|alt_jtag_atlantic:basic_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"basic:inst\|basic_jtag_uart:jtag_uart\|alt_jtag_atlantic:basic_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524072382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524072382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524072382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524072382 ""}  } { { "db/ip/basic/submodules/basic_jtag_uart.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1503524072382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint basic:inst\|basic_jtag_uart:jtag_uart\|alt_jtag_atlantic:basic_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"basic:inst\|basic_jtag_uart:jtag_uart\|alt_jtag_atlantic:basic_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524075165 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "basic:inst\|basic_jtag_uart:jtag_uart\|alt_jtag_atlantic:basic_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst basic:inst\|basic_jtag_uart:jtag_uart\|alt_jtag_atlantic:basic_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"basic:inst\|basic_jtag_uart:jtag_uart\|alt_jtag_atlantic:basic_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"basic:inst\|basic_jtag_uart:jtag_uart\|alt_jtag_atlantic:basic_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "db/ip/basic/submodules/basic_jtag_uart.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524075190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint basic:inst\|basic_jtag_uart:jtag_uart\|alt_jtag_atlantic:basic_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"basic:inst\|basic_jtag_uart:jtag_uart\|alt_jtag_atlantic:basic_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524075241 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "basic:inst\|basic_jtag_uart:jtag_uart\|alt_jtag_atlantic:basic_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep basic:inst\|basic_jtag_uart:jtag_uart\|alt_jtag_atlantic:basic_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"basic:inst\|basic_jtag_uart:jtag_uart\|alt_jtag_atlantic:basic_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"basic:inst\|basic_jtag_uart:jtag_uart\|alt_jtag_atlantic:basic_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "db/ip/basic/submodules/basic_jtag_uart.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524075258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_nios2_cpu basic:inst\|basic_nios2_cpu:nios2_cpu " "Elaborating entity \"basic_nios2_cpu\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\"" {  } { { "db/ip/basic/basic.v" "nios2_cpu" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/basic.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524075279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_nios2_cpu_cpu basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu " "Elaborating entity \"basic_nios2_cpu_cpu\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\"" {  } { { "db/ip/basic/submodules/basic_nios2_cpu.v" "cpu" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524075315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_nios2_cpu_cpu_test_bench basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_test_bench:the_basic_nios2_cpu_cpu_test_bench " "Elaborating entity \"basic_nios2_cpu_cpu_test_bench\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_test_bench:the_basic_nios2_cpu_cpu_test_bench\"" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "the_basic_nios2_cpu_cpu_test_bench" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 6114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524076517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_nios2_cpu_cpu_ic_data_module basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_ic_data_module:basic_nios2_cpu_cpu_ic_data " "Elaborating entity \"basic_nios2_cpu_cpu_ic_data_module\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_ic_data_module:basic_nios2_cpu_cpu_ic_data\"" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "basic_nios2_cpu_cpu_ic_data" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 7116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524076595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_ic_data_module:basic_nios2_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_ic_data_module:basic_nios2_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524076982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/altsyncram_cjd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524077199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524077199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_ic_data_module:basic_nios2_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_ic_data_module:basic_nios2_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524077201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_nios2_cpu_cpu_ic_tag_module basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_ic_tag_module:basic_nios2_cpu_cpu_ic_tag " "Elaborating entity \"basic_nios2_cpu_cpu_ic_tag_module\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_ic_tag_module:basic_nios2_cpu_cpu_ic_tag\"" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "basic_nios2_cpu_cpu_ic_tag" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 7182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524077286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_ic_tag_module:basic_nios2_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_ic_tag_module:basic_nios2_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524077380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9ad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9ad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9ad1 " "Found entity 1: altsyncram_9ad1" {  } { { "db/altsyncram_9ad1.tdf" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/altsyncram_9ad1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524077575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524077575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9ad1 basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_ic_tag_module:basic_nios2_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_9ad1:auto_generated " "Elaborating entity \"altsyncram_9ad1\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_ic_tag_module:basic_nios2_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_9ad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524077578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_nios2_cpu_cpu_bht_module basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_bht_module:basic_nios2_cpu_cpu_bht " "Elaborating entity \"basic_nios2_cpu_cpu_bht_module\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_bht_module:basic_nios2_cpu_cpu_bht\"" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "basic_nios2_cpu_cpu_bht" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 7380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524077636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_bht_module:basic_nios2_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_bht_module:basic_nios2_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524077845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/altsyncram_97d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524078035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524078035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_bht_module:basic_nios2_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_bht_module:basic_nios2_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524078038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_nios2_cpu_cpu_register_bank_a_module basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_register_bank_a_module:basic_nios2_cpu_cpu_register_bank_a " "Elaborating entity \"basic_nios2_cpu_cpu_register_bank_a_module\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_register_bank_a_module:basic_nios2_cpu_cpu_register_bank_a\"" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "basic_nios2_cpu_cpu_register_bank_a" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 8319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524078090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_register_bank_a_module:basic_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_register_bank_a_module:basic_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524078221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/altsyncram_fic1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524078615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524078615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_register_bank_a_module:basic_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_register_bank_a_module:basic_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524078618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_nios2_cpu_cpu_register_bank_b_module basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_register_bank_b_module:basic_nios2_cpu_cpu_register_bank_b " "Elaborating entity \"basic_nios2_cpu_cpu_register_bank_b_module\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_register_bank_b_module:basic_nios2_cpu_cpu_register_bank_b\"" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "basic_nios2_cpu_cpu_register_bank_b" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 8337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524078715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_nios2_cpu_cpu_mult_cell basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_mult_cell:the_basic_nios2_cpu_cpu_mult_cell " "Elaborating entity \"basic_nios2_cpu_cpu_mult_cell\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_mult_cell:the_basic_nios2_cpu_cpu_mult_cell\"" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "the_basic_nios2_cpu_cpu_mult_cell" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 8922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524078763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_mult_cell:the_basic_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_mult_cell:the_basic_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu_mult_cell.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524078992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/altera_mult_add_vkp2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524079304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524079304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_mult_cell:the_basic_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_mult_cell:the_basic_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 364 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524079312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_mult_cell:the_basic_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_mult_cell:the_basic_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524079555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_mult_cell:the_basic_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_mult_cell:the_basic_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524079782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_mult_cell:the_basic_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_mult_cell:the_basic_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524080081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_mult_cell:the_basic_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_mult_cell:the_basic_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524080112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_mult_cell:the_basic_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_mult_cell:the_basic_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524080178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_mult_cell:the_basic_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_mult_cell:the_basic_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524080598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_mult_cell:the_basic_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_mult_cell:the_basic_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524080652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_mult_cell:the_basic_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_mult_cell:the_basic_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524080728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_mult_cell:the_basic_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_mult_cell:the_basic_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524080804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_mult_cell:the_basic_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_mult_cell:the_basic_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524080886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_mult_cell:the_basic_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_mult_cell:the_basic_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524080935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_mult_cell:the_basic_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_mult_cell:the_basic_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524081032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_mult_cell:the_basic_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_mult_cell:the_basic_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524081402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_mult_cell:the_basic_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_mult_cell:the_basic_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524081560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_mult_cell:the_basic_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_mult_cell:the_basic_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524081801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_mult_cell:the_basic_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_mult_cell:the_basic_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524081862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_mult_cell:the_basic_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_mult_cell:the_basic_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524081924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_mult_cell:the_basic_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_mult_cell:the_basic_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524082314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_mult_cell:the_basic_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_mult_cell:the_basic_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524082396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_nios2_cpu_cpu_dc_tag_module basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_dc_tag_module:basic_nios2_cpu_cpu_dc_tag " "Elaborating entity \"basic_nios2_cpu_cpu_dc_tag_module\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_dc_tag_module:basic_nios2_cpu_cpu_dc_tag\"" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "basic_nios2_cpu_cpu_dc_tag" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 9344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524084305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_dc_tag_module:basic_nios2_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_dc_tag_module:basic_nios2_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524084437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3jc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3jc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3jc1 " "Found entity 1: altsyncram_3jc1" {  } { { "db/altsyncram_3jc1.tdf" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/altsyncram_3jc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524084667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524084667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3jc1 basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_dc_tag_module:basic_nios2_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_3jc1:auto_generated " "Elaborating entity \"altsyncram_3jc1\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_dc_tag_module:basic_nios2_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_3jc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524084670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_nios2_cpu_cpu_dc_data_module basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_dc_data_module:basic_nios2_cpu_cpu_dc_data " "Elaborating entity \"basic_nios2_cpu_cpu_dc_data_module\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_dc_data_module:basic_nios2_cpu_cpu_dc_data\"" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "basic_nios2_cpu_cpu_dc_data" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 9410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524084720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_dc_data_module:basic_nios2_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_dc_data_module:basic_nios2_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524085028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/altsyncram_kdf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524085248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524085248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_dc_data_module:basic_nios2_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_dc_data_module:basic_nios2_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524085250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_nios2_cpu_cpu_dc_victim_module basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_dc_victim_module:basic_nios2_cpu_cpu_dc_victim " "Elaborating entity \"basic_nios2_cpu_cpu_dc_victim_module\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_dc_victim_module:basic_nios2_cpu_cpu_dc_victim\"" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "basic_nios2_cpu_cpu_dc_victim" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 9522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524085318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_dc_victim_module:basic_nios2_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_dc_victim_module:basic_nios2_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524085442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/altsyncram_r3d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524085660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524085660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_dc_victim_module:basic_nios2_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_dc_victim_module:basic_nios2_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524085664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_nios2_cpu_cpu_nios2_oci basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_nios2_oci:the_basic_nios2_cpu_cpu_nios2_oci " "Elaborating entity \"basic_nios2_cpu_cpu_nios2_oci\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_nios2_oci:the_basic_nios2_cpu_cpu_nios2_oci\"" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "the_basic_nios2_cpu_cpu_nios2_oci" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 10275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524085720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_nios2_cpu_cpu_nios2_oci_debug basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_nios2_oci:the_basic_nios2_cpu_cpu_nios2_oci\|basic_nios2_cpu_cpu_nios2_oci_debug:the_basic_nios2_cpu_cpu_nios2_oci_debug " "Elaborating entity \"basic_nios2_cpu_cpu_nios2_oci_debug\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_nios2_oci:the_basic_nios2_cpu_cpu_nios2_oci\|basic_nios2_cpu_cpu_nios2_oci_debug:the_basic_nios2_cpu_cpu_nios2_oci_debug\"" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "the_basic_nios2_cpu_cpu_nios2_oci_debug" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524085864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_nios2_oci:the_basic_nios2_cpu_cpu_nios2_oci\|basic_nios2_cpu_cpu_nios2_oci_debug:the_basic_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_nios2_oci:the_basic_nios2_cpu_cpu_nios2_oci\|basic_nios2_cpu_cpu_nios2_oci_debug:the_basic_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524085996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_nios2_cpu_cpu_nios2_oci_break basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_nios2_oci:the_basic_nios2_cpu_cpu_nios2_oci\|basic_nios2_cpu_cpu_nios2_oci_break:the_basic_nios2_cpu_cpu_nios2_oci_break " "Elaborating entity \"basic_nios2_cpu_cpu_nios2_oci_break\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_nios2_oci:the_basic_nios2_cpu_cpu_nios2_oci\|basic_nios2_cpu_cpu_nios2_oci_break:the_basic_nios2_cpu_cpu_nios2_oci_break\"" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "the_basic_nios2_cpu_cpu_nios2_oci_break" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 3281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524086043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_nios2_cpu_cpu_nios2_oci_xbrk basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_nios2_oci:the_basic_nios2_cpu_cpu_nios2_oci\|basic_nios2_cpu_cpu_nios2_oci_xbrk:the_basic_nios2_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"basic_nios2_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_nios2_oci:the_basic_nios2_cpu_cpu_nios2_oci\|basic_nios2_cpu_cpu_nios2_oci_xbrk:the_basic_nios2_cpu_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "the_basic_nios2_cpu_cpu_nios2_oci_xbrk" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524086152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_nios2_cpu_cpu_nios2_oci_dbrk basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_nios2_oci:the_basic_nios2_cpu_cpu_nios2_oci\|basic_nios2_cpu_cpu_nios2_oci_dbrk:the_basic_nios2_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"basic_nios2_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_nios2_oci:the_basic_nios2_cpu_cpu_nios2_oci\|basic_nios2_cpu_cpu_nios2_oci_dbrk:the_basic_nios2_cpu_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "the_basic_nios2_cpu_cpu_nios2_oci_dbrk" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 3331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524086216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_nios2_cpu_cpu_nios2_oci_itrace basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_nios2_oci:the_basic_nios2_cpu_cpu_nios2_oci\|basic_nios2_cpu_cpu_nios2_oci_itrace:the_basic_nios2_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"basic_nios2_cpu_cpu_nios2_oci_itrace\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_nios2_oci:the_basic_nios2_cpu_cpu_nios2_oci\|basic_nios2_cpu_cpu_nios2_oci_itrace:the_basic_nios2_cpu_cpu_nios2_oci_itrace\"" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "the_basic_nios2_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 3370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524086264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_nios2_cpu_cpu_nios2_oci_dtrace basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_nios2_oci:the_basic_nios2_cpu_cpu_nios2_oci\|basic_nios2_cpu_cpu_nios2_oci_dtrace:the_basic_nios2_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"basic_nios2_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_nios2_oci:the_basic_nios2_cpu_cpu_nios2_oci\|basic_nios2_cpu_cpu_nios2_oci_dtrace:the_basic_nios2_cpu_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "the_basic_nios2_cpu_cpu_nios2_oci_dtrace" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 3385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524086440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_nios2_cpu_cpu_nios2_oci_td_mode basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_nios2_oci:the_basic_nios2_cpu_cpu_nios2_oci\|basic_nios2_cpu_cpu_nios2_oci_dtrace:the_basic_nios2_cpu_cpu_nios2_oci_dtrace\|basic_nios2_cpu_cpu_nios2_oci_td_mode:basic_nios2_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"basic_nios2_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_nios2_oci:the_basic_nios2_cpu_cpu_nios2_oci\|basic_nios2_cpu_cpu_nios2_oci_dtrace:the_basic_nios2_cpu_cpu_nios2_oci_dtrace\|basic_nios2_cpu_cpu_nios2_oci_td_mode:basic_nios2_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "basic_nios2_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 1919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524086508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_nios2_cpu_cpu_nios2_oci_fifo basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_nios2_oci:the_basic_nios2_cpu_cpu_nios2_oci\|basic_nios2_cpu_cpu_nios2_oci_fifo:the_basic_nios2_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"basic_nios2_cpu_cpu_nios2_oci_fifo\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_nios2_oci:the_basic_nios2_cpu_cpu_nios2_oci\|basic_nios2_cpu_cpu_nios2_oci_fifo:the_basic_nios2_cpu_cpu_nios2_oci_fifo\"" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "the_basic_nios2_cpu_cpu_nios2_oci_fifo" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 3400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524086551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_nios2_oci:the_basic_nios2_cpu_cpu_nios2_oci\|basic_nios2_cpu_cpu_nios2_oci_fifo:the_basic_nios2_cpu_cpu_nios2_oci_fifo\|basic_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_basic_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"basic_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_nios2_oci:the_basic_nios2_cpu_cpu_nios2_oci\|basic_nios2_cpu_cpu_nios2_oci_fifo:the_basic_nios2_cpu_cpu_nios2_oci_fifo\|basic_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_basic_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "the_basic_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 2228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524086719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_nios2_oci:the_basic_nios2_cpu_cpu_nios2_oci\|basic_nios2_cpu_cpu_nios2_oci_fifo:the_basic_nios2_cpu_cpu_nios2_oci_fifo\|basic_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_basic_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"basic_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_nios2_oci:the_basic_nios2_cpu_cpu_nios2_oci\|basic_nios2_cpu_cpu_nios2_oci_fifo:the_basic_nios2_cpu_cpu_nios2_oci_fifo\|basic_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_basic_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "the_basic_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 2237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524086744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_nios2_oci:the_basic_nios2_cpu_cpu_nios2_oci\|basic_nios2_cpu_cpu_nios2_oci_fifo:the_basic_nios2_cpu_cpu_nios2_oci_fifo\|basic_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc:the_basic_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"basic_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_nios2_oci:the_basic_nios2_cpu_cpu_nios2_oci\|basic_nios2_cpu_cpu_nios2_oci_fifo:the_basic_nios2_cpu_cpu_nios2_oci_fifo\|basic_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc:the_basic_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "the_basic_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 2246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524086771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_nios2_cpu_cpu_nios2_oci_pib basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_nios2_oci:the_basic_nios2_cpu_cpu_nios2_oci\|basic_nios2_cpu_cpu_nios2_oci_pib:the_basic_nios2_cpu_cpu_nios2_oci_pib " "Elaborating entity \"basic_nios2_cpu_cpu_nios2_oci_pib\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_nios2_oci:the_basic_nios2_cpu_cpu_nios2_oci\|basic_nios2_cpu_cpu_nios2_oci_pib:the_basic_nios2_cpu_cpu_nios2_oci_pib\"" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "the_basic_nios2_cpu_cpu_nios2_oci_pib" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 3405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524086797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_nios2_cpu_cpu_nios2_oci_im basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_nios2_oci:the_basic_nios2_cpu_cpu_nios2_oci\|basic_nios2_cpu_cpu_nios2_oci_im:the_basic_nios2_cpu_cpu_nios2_oci_im " "Elaborating entity \"basic_nios2_cpu_cpu_nios2_oci_im\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_nios2_oci:the_basic_nios2_cpu_cpu_nios2_oci\|basic_nios2_cpu_cpu_nios2_oci_im:the_basic_nios2_cpu_cpu_nios2_oci_im\"" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "the_basic_nios2_cpu_cpu_nios2_oci_im" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 3419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524086820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_nios2_cpu_cpu_nios2_avalon_reg basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_nios2_oci:the_basic_nios2_cpu_cpu_nios2_oci\|basic_nios2_cpu_cpu_nios2_avalon_reg:the_basic_nios2_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"basic_nios2_cpu_cpu_nios2_avalon_reg\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_nios2_oci:the_basic_nios2_cpu_cpu_nios2_oci\|basic_nios2_cpu_cpu_nios2_avalon_reg:the_basic_nios2_cpu_cpu_nios2_avalon_reg\"" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "the_basic_nios2_cpu_cpu_nios2_avalon_reg" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 3438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524086865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_nios2_cpu_cpu_nios2_ocimem basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_nios2_oci:the_basic_nios2_cpu_cpu_nios2_oci\|basic_nios2_cpu_cpu_nios2_ocimem:the_basic_nios2_cpu_cpu_nios2_ocimem " "Elaborating entity \"basic_nios2_cpu_cpu_nios2_ocimem\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_nios2_oci:the_basic_nios2_cpu_cpu_nios2_oci\|basic_nios2_cpu_cpu_nios2_ocimem:the_basic_nios2_cpu_cpu_nios2_ocimem\"" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "the_basic_nios2_cpu_cpu_nios2_ocimem" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 3458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524086921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_nios2_cpu_cpu_ociram_sp_ram_module basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_nios2_oci:the_basic_nios2_cpu_cpu_nios2_oci\|basic_nios2_cpu_cpu_nios2_ocimem:the_basic_nios2_cpu_cpu_nios2_ocimem\|basic_nios2_cpu_cpu_ociram_sp_ram_module:basic_nios2_cpu_cpu_ociram_sp_ram " "Elaborating entity \"basic_nios2_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_nios2_oci:the_basic_nios2_cpu_cpu_nios2_oci\|basic_nios2_cpu_cpu_nios2_ocimem:the_basic_nios2_cpu_cpu_nios2_ocimem\|basic_nios2_cpu_cpu_ociram_sp_ram_module:basic_nios2_cpu_cpu_ociram_sp_ram\"" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "basic_nios2_cpu_cpu_ociram_sp_ram" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 3005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524086996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_nios2_oci:the_basic_nios2_cpu_cpu_nios2_oci\|basic_nios2_cpu_cpu_nios2_ocimem:the_basic_nios2_cpu_cpu_nios2_ocimem\|basic_nios2_cpu_cpu_ociram_sp_ram_module:basic_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_nios2_oci:the_basic_nios2_cpu_cpu_nios2_oci\|basic_nios2_cpu_cpu_nios2_ocimem:the_basic_nios2_cpu_cpu_nios2_ocimem\|basic_nios2_cpu_cpu_ociram_sp_ram_module:basic_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 2833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524087031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4a31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4a31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4a31 " "Found entity 1: altsyncram_4a31" {  } { { "db/altsyncram_4a31.tdf" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/altsyncram_4a31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524087220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524087220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4a31 basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_nios2_oci:the_basic_nios2_cpu_cpu_nios2_oci\|basic_nios2_cpu_cpu_nios2_ocimem:the_basic_nios2_cpu_cpu_nios2_ocimem\|basic_nios2_cpu_cpu_ociram_sp_ram_module:basic_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4a31:auto_generated " "Elaborating entity \"altsyncram_4a31\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_nios2_oci:the_basic_nios2_cpu_cpu_nios2_oci\|basic_nios2_cpu_cpu_nios2_ocimem:the_basic_nios2_cpu_cpu_nios2_ocimem\|basic_nios2_cpu_cpu_ociram_sp_ram_module:basic_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4a31:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524087223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_nios2_cpu_cpu_debug_slave_wrapper basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_nios2_oci:the_basic_nios2_cpu_cpu_nios2_oci\|basic_nios2_cpu_cpu_debug_slave_wrapper:the_basic_nios2_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"basic_nios2_cpu_cpu_debug_slave_wrapper\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_nios2_oci:the_basic_nios2_cpu_cpu_nios2_oci\|basic_nios2_cpu_cpu_debug_slave_wrapper:the_basic_nios2_cpu_cpu_debug_slave_wrapper\"" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "the_basic_nios2_cpu_cpu_debug_slave_wrapper" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 3560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524087278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_nios2_cpu_cpu_debug_slave_tck basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_nios2_oci:the_basic_nios2_cpu_cpu_nios2_oci\|basic_nios2_cpu_cpu_debug_slave_wrapper:the_basic_nios2_cpu_cpu_debug_slave_wrapper\|basic_nios2_cpu_cpu_debug_slave_tck:the_basic_nios2_cpu_cpu_debug_slave_tck " "Elaborating entity \"basic_nios2_cpu_cpu_debug_slave_tck\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_nios2_oci:the_basic_nios2_cpu_cpu_nios2_oci\|basic_nios2_cpu_cpu_debug_slave_wrapper:the_basic_nios2_cpu_cpu_debug_slave_wrapper\|basic_nios2_cpu_cpu_debug_slave_tck:the_basic_nios2_cpu_cpu_debug_slave_tck\"" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu_debug_slave_wrapper.v" "the_basic_nios2_cpu_cpu_debug_slave_tck" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu_debug_slave_wrapper.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524087646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_nios2_cpu_cpu_debug_slave_sysclk basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_nios2_oci:the_basic_nios2_cpu_cpu_nios2_oci\|basic_nios2_cpu_cpu_debug_slave_wrapper:the_basic_nios2_cpu_cpu_debug_slave_wrapper\|basic_nios2_cpu_cpu_debug_slave_sysclk:the_basic_nios2_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"basic_nios2_cpu_cpu_debug_slave_sysclk\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_nios2_oci:the_basic_nios2_cpu_cpu_nios2_oci\|basic_nios2_cpu_cpu_debug_slave_wrapper:the_basic_nios2_cpu_cpu_debug_slave_wrapper\|basic_nios2_cpu_cpu_debug_slave_sysclk:the_basic_nios2_cpu_cpu_debug_slave_sysclk\"" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu_debug_slave_wrapper.v" "the_basic_nios2_cpu_cpu_debug_slave_sysclk" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu_debug_slave_wrapper.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524087725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_nios2_oci:the_basic_nios2_cpu_cpu_nios2_oci\|basic_nios2_cpu_cpu_debug_slave_wrapper:the_basic_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:basic_nios2_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_nios2_oci:the_basic_nios2_cpu_cpu_nios2_oci\|basic_nios2_cpu_cpu_debug_slave_wrapper:the_basic_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:basic_nios2_cpu_cpu_debug_slave_phy\"" {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu_debug_slave_wrapper.v" "basic_nios2_cpu_cpu_debug_slave_phy" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524087935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_nios2_oci:the_basic_nios2_cpu_cpu_nios2_oci\|basic_nios2_cpu_cpu_debug_slave_wrapper:the_basic_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:basic_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_nios2_oci:the_basic_nios2_cpu_cpu_nios2_oci\|basic_nios2_cpu_cpu_debug_slave_wrapper:the_basic_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:basic_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524087978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_nios2_oci:the_basic_nios2_cpu_cpu_nios2_oci\|basic_nios2_cpu_cpu_debug_slave_wrapper:the_basic_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:basic_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_nios2_oci:the_basic_nios2_cpu_cpu_nios2_oci\|basic_nios2_cpu_cpu_debug_slave_wrapper:the_basic_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:basic_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524088133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_nios2_oci:the_basic_nios2_cpu_cpu_nios2_oci\|basic_nios2_cpu_cpu_debug_slave_wrapper:the_basic_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:basic_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_nios2_oci:the_basic_nios2_cpu_cpu_nios2_oci\|basic_nios2_cpu_cpu_debug_slave_wrapper:the_basic_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:basic_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524088340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_performance_counter basic:inst\|basic_performance_counter:performance_counter " "Elaborating entity \"basic_performance_counter\" for hierarchy \"basic:inst\|basic_performance_counter:performance_counter\"" {  } { { "db/ip/basic/basic.v" "performance_counter" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/basic.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524088756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_pll basic:inst\|basic_pll:pll " "Elaborating entity \"basic_pll\" for hierarchy \"basic:inst\|basic_pll:pll\"" {  } { { "db/ip/basic/basic.v" "pll" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/basic.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524088998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_pll_stdsync_sv6 basic:inst\|basic_pll:pll\|basic_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"basic_pll_stdsync_sv6\" for hierarchy \"basic:inst\|basic_pll:pll\|basic_pll_stdsync_sv6:stdsync2\"" {  } { { "db/ip/basic/submodules/basic_pll.v" "stdsync2" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_pll.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524089024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_pll_dffpipe_l2c basic:inst\|basic_pll:pll\|basic_pll_stdsync_sv6:stdsync2\|basic_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"basic_pll_dffpipe_l2c\" for hierarchy \"basic:inst\|basic_pll:pll\|basic_pll_stdsync_sv6:stdsync2\|basic_pll_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/basic/submodules/basic_pll.v" "dffpipe3" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_pll.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524089052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_pll_altpll_8pa2 basic:inst\|basic_pll:pll\|basic_pll_altpll_8pa2:sd1 " "Elaborating entity \"basic_pll_altpll_8pa2\" for hierarchy \"basic:inst\|basic_pll:pll\|basic_pll_altpll_8pa2:sd1\"" {  } { { "db/ip/basic/submodules/basic_pll.v" "sd1" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_pll.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524089078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_sdram basic:inst\|basic_sdram:sdram " "Elaborating entity \"basic_sdram\" for hierarchy \"basic:inst\|basic_sdram:sdram\"" {  } { { "db/ip/basic/basic.v" "sdram" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/basic.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524089320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_sdram_input_efifo_module basic:inst\|basic_sdram:sdram\|basic_sdram_input_efifo_module:the_basic_sdram_input_efifo_module " "Elaborating entity \"basic_sdram_input_efifo_module\" for hierarchy \"basic:inst\|basic_sdram:sdram\|basic_sdram_input_efifo_module:the_basic_sdram_input_efifo_module\"" {  } { { "db/ip/basic/submodules/basic_sdram.v" "the_basic_sdram_input_efifo_module" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524089551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_mm_interconnect_0 basic:inst\|basic_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"basic_mm_interconnect_0\" for hierarchy \"basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/basic/basic.v" "mm_interconnect_0" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/basic.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524089619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_cpu_data_master_translator\"" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0.v" "nios2_cpu_data_master_translator" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0.v" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524090464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_cpu_instruction_master_translator\"" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0.v" "nios2_cpu_instruction_master_translator" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0.v" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524090509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0.v" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524090912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:performance_counter_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:performance_counter_control_slave_translator\"" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0.v" "performance_counter_control_slave_translator" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0.v" 736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524090960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator\"" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0.v" "nios2_cpu_debug_mem_slave_translator" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0.v" 800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524091022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_pll_slave_translator\"" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0.v" "pll_pll_slave_translator" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0.v" 864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524091092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0.v" 928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524091156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_cpu_data_master_agent\"" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0.v" "nios2_cpu_data_master_agent" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0.v" 1009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524091204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_cpu_instruction_master_agent\"" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0.v" "nios2_cpu_instruction_master_agent" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0.v" 1090 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524091259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0.v" 1174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524091308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/basic/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524091738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0.v" 1215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524092082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo\"" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0.v" "pll_pll_slave_agent_rdata_fifo" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0.v" 1631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524092324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0.v" 1715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524092458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/basic/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524092548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0.v" 1756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524092646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0.v" 1797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524092934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_mm_interconnect_0_router basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|basic_mm_interconnect_0_router:router " "Elaborating entity \"basic_mm_interconnect_0_router\" for hierarchy \"basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|basic_mm_interconnect_0_router:router\"" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0.v" "router" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0.v" 1813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524093033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_mm_interconnect_0_router_default_decode basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|basic_mm_interconnect_0_router:router\|basic_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"basic_mm_interconnect_0_router_default_decode\" for hierarchy \"basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|basic_mm_interconnect_0_router:router\|basic_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0_router.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524093157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_mm_interconnect_0_router_001 basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|basic_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"basic_mm_interconnect_0_router_001\" for hierarchy \"basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|basic_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0.v" "router_001" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0.v" 1829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524093453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_mm_interconnect_0_router_001_default_decode basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|basic_mm_interconnect_0_router_001:router_001\|basic_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"basic_mm_interconnect_0_router_001_default_decode\" for hierarchy \"basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|basic_mm_interconnect_0_router_001:router_001\|basic_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524093563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_mm_interconnect_0_router_002 basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|basic_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"basic_mm_interconnect_0_router_002\" for hierarchy \"basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|basic_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0.v" "router_002" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0.v" 1845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524093898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_mm_interconnect_0_router_002_default_decode basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|basic_mm_interconnect_0_router_002:router_002\|basic_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"basic_mm_interconnect_0_router_002_default_decode\" for hierarchy \"basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|basic_mm_interconnect_0_router_002:router_002\|basic_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524093944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_mm_interconnect_0_router_004 basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|basic_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"basic_mm_interconnect_0_router_004\" for hierarchy \"basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|basic_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0.v" "router_004" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0.v" 1877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524094321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_mm_interconnect_0_router_004_default_decode basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|basic_mm_interconnect_0_router_004:router_004\|basic_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"basic_mm_interconnect_0_router_004_default_decode\" for hierarchy \"basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|basic_mm_interconnect_0_router_004:router_004\|basic_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524094364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_mm_interconnect_0_router_006 basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|basic_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"basic_mm_interconnect_0_router_006\" for hierarchy \"basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|basic_mm_interconnect_0_router_006:router_006\"" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0.v" "router_006" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0.v" 1909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524094656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_mm_interconnect_0_router_006_default_decode basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|basic_mm_interconnect_0_router_006:router_006\|basic_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"basic_mm_interconnect_0_router_006_default_decode\" for hierarchy \"basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|basic_mm_interconnect_0_router_006:router_006\|basic_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524094821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_cpu_data_master_limiter\"" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0.v" "nios2_cpu_data_master_limiter" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0.v" 1959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524094839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0.v" 2059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524094921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/basic/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524095233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_mm_interconnect_0_cmd_demux basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|basic_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"basic_mm_interconnect_0_cmd_demux\" for hierarchy \"basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|basic_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0.v" 2100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524095268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_mm_interconnect_0_cmd_demux_001 basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|basic_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"basic_mm_interconnect_0_cmd_demux_001\" for hierarchy \"basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|basic_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0.v" 2123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524095319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_mm_interconnect_0_cmd_mux basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|basic_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"basic_mm_interconnect_0_cmd_mux\" for hierarchy \"basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|basic_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0.v" 2140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524095584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_mm_interconnect_0_cmd_mux_002 basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|basic_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"basic_mm_interconnect_0_cmd_mux_002\" for hierarchy \"basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|basic_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0.v" 2180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524095602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|basic_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|basic_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524095633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|basic_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|basic_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/basic/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524095652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_mm_interconnect_0_rsp_demux basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|basic_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"basic_mm_interconnect_0_rsp_demux\" for hierarchy \"basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|basic_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0.v" 2237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524095692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_mm_interconnect_0_rsp_demux_002 basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|basic_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"basic_mm_interconnect_0_rsp_demux_002\" for hierarchy \"basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|basic_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0.v" 2277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524095733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_mm_interconnect_0_rsp_mux basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|basic_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"basic_mm_interconnect_0_rsp_mux\" for hierarchy \"basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|basic_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0.v" 2358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524095773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|basic_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|basic_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524096013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|basic_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|basic_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/basic/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524096054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_mm_interconnect_0_rsp_mux_001 basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|basic_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"basic_mm_interconnect_0_rsp_mux_001\" for hierarchy \"basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|basic_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0.v" 2381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524096081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|basic_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|basic_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524096157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0.v" 2447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524096211 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/basic/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1503524096255 "|Basic_DVS|basic:inst|basic_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/basic/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1503524096261 "|Basic_DVS|basic:inst|basic_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/basic/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1503524096261 "|Basic_DVS|basic:inst|basic_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0.v" 2513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524096439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0.v" "crosser" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0.v" 2547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524096621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/basic/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524096663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_mm_interconnect_0_avalon_st_adapter basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|basic_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"basic_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|basic_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0.v" 2610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524096857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_mm_interconnect_0_avalon_st_adapter_error_adapter_0 basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|basic_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|basic_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"basic_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|basic_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|basic_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524096884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_mm_interconnect_0_avalon_st_adapter_004 basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|basic_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 " "Elaborating entity \"basic_mm_interconnect_0_avalon_st_adapter_004\" for hierarchy \"basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|basic_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\"" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0.v" "avalon_st_adapter_004" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0.v" 2726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524097082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|basic_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|basic_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0 " "Elaborating entity \"basic_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0\" for hierarchy \"basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|basic_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|basic_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/basic/submodules/basic_mm_interconnect_0_avalon_st_adapter_004.v" "error_adapter_0" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_mm_interconnect_0_avalon_st_adapter_004.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524097252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_irq_mapper basic:inst\|basic_irq_mapper:irq_mapper " "Elaborating entity \"basic_irq_mapper\" for hierarchy \"basic:inst\|basic_irq_mapper:irq_mapper\"" {  } { { "db/ip/basic/basic.v" "irq_mapper" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/basic.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524097274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller basic:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"basic:inst\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/basic/basic.v" "rst_controller" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/basic.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524097295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer basic:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"basic:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/basic/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524097346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer basic:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"basic:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/basic/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524097384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller basic:inst\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"basic:inst\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/basic/basic.v" "rst_controller_001" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/basic.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524097420 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_basic_nios2_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_basic_nios2_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "the_basic_nios2_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 3370 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1503524101494 "|Basic_DVS|basic:inst|basic_nios2_cpu:nios2_cpu|basic_nios2_cpu_cpu:cpu|basic_nios2_cpu_cpu_nios2_oci:the_basic_nios2_cpu_cpu_nios2_oci|basic_nios2_cpu_cpu_nios2_oci_itrace:the_basic_nios2_cpu_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1503524103836 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.08.23.23:35:17 Progress: Loading sldc3d2a088/alt_sld_fab_wrapper_hw.tcl " "2017.08.23.23:35:17 Progress: Loading sldc3d2a088/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1503524117329 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1503524124890 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1503524125428 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1503524131665 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1503524131712 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1503524131809 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1503524131921 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1503524131971 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1503524131976 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1503524132788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3d2a088/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc3d2a088/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldc3d2a088/alt_sld_fab.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/sldc3d2a088/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524133134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524133134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3d2a088/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc3d2a088/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldc3d2a088/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/sldc3d2a088/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524133259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524133259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3d2a088/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc3d2a088/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldc3d2a088/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/sldc3d2a088/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524133266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524133266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3d2a088/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc3d2a088/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldc3d2a088/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/sldc3d2a088/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524133288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524133288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3d2a088/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldc3d2a088/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldc3d2a088/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/sldc3d2a088/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 166 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524133400 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldc3d2a088/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/sldc3d2a088/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524133400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524133400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3d2a088/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc3d2a088/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldc3d2a088/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/sldc3d2a088/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524133444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524133444 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"basic:inst\|basic_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/basic/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1503524146209 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1503524146209 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_mult_cell:the_basic_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_mult_cell:the_basic_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503524153480 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_mult_cell:the_basic_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_mult_cell:the_basic_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503524153480 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_mult_cell:the_basic_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_mult_cell:the_basic_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503524153480 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1503524153480 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_mult_cell:the_basic_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_mult_cell:the_basic_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503524154005 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_mult_cell:the_basic_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_mult_cell:the_basic_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524154010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524154010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524154010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524154010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524154010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524154010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524154010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524154010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524154010 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1503524154010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/mult_jp01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524154254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524154254 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_mult_cell:the_basic_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_mult_cell:the_basic_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503524154475 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_mult_cell:the_basic_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"basic:inst\|basic_nios2_cpu:nios2_cpu\|basic_nios2_cpu_cpu:cpu\|basic_nios2_cpu_cpu_mult_cell:the_basic_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524154477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524154477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524154477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524154477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524154477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524154477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524154477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524154477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503524154477 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1503524154477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/mult_j011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503524154576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503524154576 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1503524158287 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Quartus II" 0 -1 1503524158287 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Quartus II" 0 -1 1503524158529 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Quartus II" 0 -1 1503524158529 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Quartus II" 0 -1 1503524158529 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Quartus II" 0 -1 1503524158531 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Quartus II" 0 -1 1503524158531 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1503524158581 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/basic/submodules/basic_sdram.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_sdram.v" 440 -1 0 } } { "db/ip/basic/submodules/basic_sdram.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_sdram.v" 354 -1 0 } } { "db/ip/basic/submodules/basic_sdram.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_sdram.v" 304 -1 0 } } { "db/ip/basic/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "db/ip/basic/submodules/basic_jtag_uart.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_jtag_uart.v" 348 -1 0 } } { "db/ip/basic/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 7777 -1 0 } } { "db/ip/basic/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "db/ip/basic/submodules/basic_jtag_uart.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_jtag_uart.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 2777 -1 0 } } { "db/ip/basic/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 6038 -1 0 } } { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 7786 -1 0 } } { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 4195 -1 0 } } { "db/ip/basic/submodules/basic_nios2_cpu_cpu.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_nios2_cpu_cpu.v" 5957 -1 0 } } { "db/ip/basic/submodules/basic_pll.v" "" { Text "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/db/ip/basic/submodules/basic_pll.v" 249 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1503524159320 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1503524159322 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke VCC " "Pin \"sdram_cke\" is stuck at VCC" {  } { { "Basic_DVS.bdf" "" { Schematic "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/Basic_DVS.bdf" { { 384 56 232 400 "sdram_cke" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1503524164428 "|Basic_DVS|sdram_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1503524164428 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503524165604 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "427 " "427 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1503524174439 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503524175859 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 256 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 371 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1503524177273 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1503524177273 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503524177742 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/output_files/Basic_DVS.map.smsg " "Generated suppressed messages file C:/Users/Marko/Documents/etf/Master/Digitalni_VLSI/Projekat/DVS_software_processing/output_files/Basic_DVS.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1503524180090 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1503524184381 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503524184381 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5917 " "Implemented 5917 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1503524188927 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1503524188927 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1503524188927 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5613 " "Implemented 5613 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1503524188927 ""} { "Info" "ICUT_CUT_TM_RAMS" "251 " "Implemented 251 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1503524188927 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1503524188927 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1503524188927 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1503524188927 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "879 " "Peak virtual memory: 879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1503524189319 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 23 23:36:29 2017 " "Processing ended: Wed Aug 23 23:36:29 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1503524189319 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:46 " "Elapsed time: 00:04:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1503524189319 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:09 " "Total CPU time (on all processors): 00:06:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1503524189319 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1503524189319 ""}
