// Seed: 1132722617
module module_0 (
    id_1
);
  input wire id_1;
  assign module_2.id_5 = 0;
endmodule
module module_1 (
    input wor id_0,
    input tri id_1
);
  assign id_3 = id_3;
  wire id_4;
  module_0 modCall_1 (id_3);
  genvar id_5;
endmodule : SymbolIdentifier
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  module_0 modCall_1 (id_3);
  assign id_3 = id_1;
  reg  id_4;
  wire id_5;
  assign id_3 = id_5;
  assign id_5 = 1;
  assign id_2 = id_1 ==? 1 || 1;
  always @(*) id_4 <= $display(id_4);
endmodule
