$comment
	File created using the following command:
		vcd file Porta_And.msim.vcd -direction
$end
$date
	Tue May 11 10:41:46 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module porta_and_vhd_vec_tst $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # y $end

$scope module i1 $end
$var wire 1 $ gnd $end
$var wire 1 % vcc $end
$var wire 1 & unknown $end
$var wire 1 ' devoe $end
$var wire 1 ( devclrn $end
$var wire 1 ) devpor $end
$var wire 1 * ww_devoe $end
$var wire 1 + ww_devclrn $end
$var wire 1 , ww_devpor $end
$var wire 1 - ww_a $end
$var wire 1 . ww_b $end
$var wire 1 / ww_y $end
$var wire 1 0 \y~output_o\ $end
$var wire 1 1 \a~input_o\ $end
$var wire 1 2 \b~input_o\ $end
$var wire 1 3 \sinal_intermediario~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
1%
x&
1'
1(
1)
1*
1+
1,
0-
0.
0/
00
01
02
03
$end
#40000
1!
1"
1-
1.
12
11
13
10
1/
1#
#220000
0!
0"
0-
0.
02
01
03
00
0/
0#
#1000000
