# Reading C:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do i2s_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/altera/13.1/projects/i2s/i2s.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity i2s
# -- Compiling architecture rtl of i2s
# 
vsim work.i2s
# vsim work.i2s 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.i2s(rtl)
add wave  \
sim:/i2s/clk \
sim:/i2s/reset \
sim:/i2s/bclk \
sim:/i2s/lrclk \
sim:/i2s/sample_out \
sim:/i2s/sample_in \
sim:/i2s/dac_data \
sim:/i2s/adc_data \
sim:/i2s/valid \
sim:/i2s/ready
run
force -freeze sim:/i2s/clk 1 0, 0 {10000 ps} -r 20ns
run
restart
force -freeze sim:/i2s/clk 1 0, 0 {10000 ps} -r 20ns
run
restart
force -freeze sim:/i2s/clk 1 0, 0 {10000 ps} -r 20ns
run
run
force -freeze sim:/i2s/reset 1 0
run
force -freeze sim:/i2s/adc_data 1 0
run
