"C:/Efinity/2025.1/bin/efx_pgm" --source "D:/FPGA_learning/Temp3/New folder/work_pnr/Ti60_Demo.lbf" --dest "D:/FPGA_learning/Temp3/New folder/outflow/Ti60_Demo.hex" --device "Ti60F225" --family "Titanium" --periph "D:/FPGA_learning/Temp3/New folder/outflow/Ti60_Demo.lpf" --interface_designer_settings "D:/FPGA_learning/Temp3/New folder/outflow/Ti60_Demo_or.ini" --enable_external_master_clock "off" --oscillator_clock_divider "DIV2" --active_capture_clk_edge "negedge" --spi_low_power_mode "off" --io_weak_pullup "on" --enable_roms "on" --mode "active" --width "4" --release_tri_then_reset "on" --bitstream_compression "on" --jtag_usercode "0xFFFFFFFF"