[tasks]
rrc_bmc rrc bmc

[options]
bmc: mode bmc
append 10
expect pass
multiclock on
rrc_bmc: depth 20

[engines]
smtbmc

[script]
rrc: read_verilog -sv -formal rrc.sv sm83_alu.sv
prep -top testbench
assertpmux

[files]
@top_srcdir@/src/cpu/sm83_alu.sv
@srcdir@/alu/alu.svh
rrc: @srcdir@/alu/rrc.sv
