
ROM_RUN/TMC4671_LEV_REF.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .flashtext    00000000  0800010c  0800010c  00020088  2**0
                  CONTENTS
  2 .text         0000a888  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .init         00000004  0800a998  0800a998  0001a998  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .fini         00000004  0800a99c  0800a99c  0001a99c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  5 .ARM.exidx    00000008  0800a9a0  0800a9a0  0001a9a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000088  20000000  0800a9a8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000005a0  20000088  0800aa30  00020088  2**3
                  ALLOC
  8 ._usrstack    00000100  20000628  0800afd0  00020088  2**0
                  ALLOC
  9 .comment      00000049  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 10 .ARM.attributes 00000029  00000000  00000000  000200d1  2**0
                  CONTENTS, READONLY
 11 .debug_aranges 000004e8  00000000  00000000  00020100  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_info   0001a20b  00000000  00000000  000205e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004add  00000000  00000000  0003a7f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0000fb56  00000000  00000000  0003f2d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_frame  000042e8  00000000  00000000  0004ee28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    000065cd  00000000  00000000  00053110  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_loc    000101b8  00000000  00000000  000596dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_ranges 00000bc0  00000000  00000000  00069895  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__WFI>:
; Return         : None
;******************************************************************************/
.thumb_func
__WFI: 
 
    WFI
 8000110:	bf30      	wfi
    BX r14
 8000112:	4770      	bx	lr

08000114 <__WFE>:
; Return         : None
;******************************************************************************/
.thumb_func
__WFE:

    WFE
 8000114:	bf20      	wfe
    BX r14
 8000116:	4770      	bx	lr

08000118 <__SEV>:
; Return         : None
;******************************************************************************/
.thumb_func
__SEV:

    SEV
 8000118:	bf40      	sev
    BX r14
 800011a:	4770      	bx	lr

0800011c <__ISB>:
; Return         : None
;******************************************************************************/
.thumb_func
__ISB:

    ISB
 800011c:	f3bf 8f6f 	isb	sy
    BX r14
 8000120:	4770      	bx	lr

08000122 <__DSB>:
; Return         : None
;******************************************************************************/
.thumb_func
__DSB:

    DSB
 8000122:	f3bf 8f4f 	dsb	sy
    BX r14
 8000126:	4770      	bx	lr

08000128 <__DMB>:
; Return         : None
;******************************************************************************/
.thumb_func
__DMB:

    DMB
 8000128:	f3bf 8f5f 	dmb	sy
    BX r14
 800012c:	4770      	bx	lr

0800012e <__SVC>:
; Return         : None
;******************************************************************************/
.thumb_func
__SVC:

    SVC 0x01
 800012e:	df01      	svc	1
    BX r14
 8000130:	4770      	bx	lr

08000132 <__MRS_CONTROL>:
; Return         : - r4 : Cortex-M3 CONTROL register value.
;******************************************************************************/
.thumb_func
__MRS_CONTROL:

  MRS  r0,control
 8000132:	f3ef 8014 	mrs	r0, CONTROL
  BX r14
 8000136:	4770      	bx	lr

08000138 <__MSR_CONTROL>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_CONTROL:

  MSR control, r0
 8000138:	f380 8814 	msr	CONTROL, r0
  ISB
 800013c:	f3bf 8f6f 	isb	sy
  BX r14
 8000140:	4770      	bx	lr

08000142 <__MRS_PSP>:
; Return         : - r0 : Process Stack value.
;******************************************************************************/
.thumb_func
__MRS_PSP:

  MRS r0, psp
 8000142:	f3ef 8009 	mrs	r0, PSP
  BX r14
 8000146:	4770      	bx	lr

08000148 <__MSR_PSP>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_PSP:
 
    MSR psp,  r0      /* set Process Stack value*/
 8000148:	f380 8809 	msr	PSP, r0
    BX r14
 800014c:	4770      	bx	lr

0800014e <__MRS_MSP>:
; Return         : - r0 : Main Stack value.
;******************************************************************************/
.thumb_func
__MRS_MSP:

  MRS r0, msp
 800014e:	f3ef 8008 	mrs	r0, MSP
  BX r14
 8000152:	4770      	bx	lr

08000154 <__MSR_MSP>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_MSP: 
 
    MSR msp, r0  /*; set Main Stack value*/
 8000154:	f380 8808 	msr	MSP, r0
    BX r14
 8000158:	4770      	bx	lr

0800015a <__SETPRIMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__SETPRIMASK:

  CPSID i
 800015a:	b672      	cpsid	i
  BX r14
 800015c:	4770      	bx	lr

0800015e <__RESETPRIMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__RESETPRIMASK:

  CPSIE i
 800015e:	b662      	cpsie	i
  BX r14
 8000160:	4770      	bx	lr

08000162 <__SETFAULTMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__SETFAULTMASK:

  CPSID f
 8000162:	b671      	cpsid	f
  BX r14
 8000164:	4770      	bx	lr

08000166 <__RESETFAULTMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__RESETFAULTMASK:

  CPSIE f
 8000166:	b661      	cpsie	f
  BX r14
 8000168:	4770      	bx	lr

0800016a <__BASEPRICONFIG>:
; Return         : None
;******************************************************************************/
.thumb_func
__BASEPRICONFIG:

  MSR basepri, r0
 800016a:	f380 8811 	msr	BASEPRI, r0
  BX r14
 800016e:	4770      	bx	lr

08000170 <__GetBASEPRI>:
; Return         : - r0 : Base Priority value 
;******************************************************************************/
.thumb_func
__GetBASEPRI:

  MRS r0, basepri_max
 8000170:	f3ef 8012 	mrs	r0, BASEPRI_MAX
  BX r14
 8000174:	4770      	bx	lr

08000176 <__REV_HalfWord>:
; Return         : - r0 : holds tve variable value after byte reversing.
;******************************************************************************/
.thumb_func
__REV_HalfWord: 
 
  REV16 r0, r0
 8000176:	ba40      	rev16	r0, r0
  BX r14
 8000178:	4770      	bx	lr

0800017a <__REV_Word>:
; Return         : - r0 : holds tve variable value after byte reversing.
;******************************************************************************/
.thumb_func
__REV_Word: 
 
  REV r0, r0
 800017a:	ba00      	rev	r0, r0
  BX r14
 800017c:	4770      	bx	lr
	...

08000180 <CAN_DeInit>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CAN_DeInit(void)
{
 8000180:	b508      	push	{r3, lr}
  /* Enable CAN reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN, ENABLE);
 8000182:	2101      	movs	r1, #1
 8000184:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 8000188:	f001 fb60 	bl	800184c <RCC_APB1PeriphResetCmd>
  /* Release CAN from reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN, DISABLE);
}
 800018c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN, DISABLE);
 8000190:	2100      	movs	r1, #0
 8000192:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 8000196:	f001 bb59 	b.w	800184c <RCC_APB1PeriphResetCmd>
 800019a:	bf00      	nop

0800019c <CAN_Init>:
  assert_param(IS_CAN_BS1(CAN_InitStruct->CAN_BS1));
  assert_param(IS_CAN_BS2(CAN_InitStruct->CAN_BS2));
  assert_param(IS_CAN_PRESCALER(CAN_InitStruct->CAN_Prescaler));

  /* Request initialisation */
  CAN->MCR = CAN_MCR_INRQ;
 800019c:	2301      	movs	r3, #1
 800019e:	4930      	ldr	r1, [pc, #192]	; (8000260 <CAN_Init+0xc4>)
{
 80001a0:	4602      	mov	r2, r0
  CAN->MCR = CAN_MCR_INRQ;
 80001a2:	600b      	str	r3, [r1, #0]

  /* ...and check acknowledged */
  if ((CAN->MSR & CAN_MSR_INAK) == 0)
 80001a4:	684b      	ldr	r3, [r1, #4]
 80001a6:	f013 0001 	ands.w	r0, r3, #1
 80001aa:	d057      	beq.n	800025c <CAN_Init+0xc0>
{
 80001ac:	b500      	push	{lr}
    InitStatus = CANINITFAILED;
  }
  else
  {
    /* Set the time triggered communication mode */
    if (CAN_InitStruct->CAN_TTCM == ENABLE)
 80001ae:	7813      	ldrb	r3, [r2, #0]
 80001b0:	2b01      	cmp	r3, #1
    {
      CAN->MCR |= CAN_MCR_TTCM;
 80001b2:	680b      	ldr	r3, [r1, #0]
 80001b4:	bf0c      	ite	eq
 80001b6:	f043 0380 	orreq.w	r3, r3, #128	; 0x80
    }
    else
    {
      CAN->MCR &= ~CAN_MCR_TTCM;
 80001ba:	f023 0380 	bicne.w	r3, r3, #128	; 0x80
 80001be:	600b      	str	r3, [r1, #0]
    }

    /* Set the automatic bus-off management */
    if (CAN_InitStruct->CAN_ABOM == ENABLE)
 80001c0:	7853      	ldrb	r3, [r2, #1]
    {
      CAN->MCR |= CAN_MCR_ABOM;
 80001c2:	4927      	ldr	r1, [pc, #156]	; (8000260 <CAN_Init+0xc4>)
    if (CAN_InitStruct->CAN_ABOM == ENABLE)
 80001c4:	2b01      	cmp	r3, #1
      CAN->MCR |= CAN_MCR_ABOM;
 80001c6:	680b      	ldr	r3, [r1, #0]
 80001c8:	bf0c      	ite	eq
 80001ca:	f043 0340 	orreq.w	r3, r3, #64	; 0x40
    }
    else
    {
      CAN->MCR &= ~CAN_MCR_ABOM;
 80001ce:	f023 0340 	bicne.w	r3, r3, #64	; 0x40
 80001d2:	600b      	str	r3, [r1, #0]
    }

    /* Set the automatic wake-up mode */
    if (CAN_InitStruct->CAN_AWUM == ENABLE)
 80001d4:	7893      	ldrb	r3, [r2, #2]
    {
      CAN->MCR |= CAN_MCR_AWUM;
 80001d6:	4922      	ldr	r1, [pc, #136]	; (8000260 <CAN_Init+0xc4>)
    if (CAN_InitStruct->CAN_AWUM == ENABLE)
 80001d8:	2b01      	cmp	r3, #1
      CAN->MCR |= CAN_MCR_AWUM;
 80001da:	680b      	ldr	r3, [r1, #0]
 80001dc:	bf0c      	ite	eq
 80001de:	f043 0320 	orreq.w	r3, r3, #32
    }
    else
    {
      CAN->MCR &= ~CAN_MCR_AWUM;
 80001e2:	f023 0320 	bicne.w	r3, r3, #32
 80001e6:	600b      	str	r3, [r1, #0]
    }

    /* Set the no automatic retransmission */
    if (CAN_InitStruct->CAN_NART == ENABLE)
 80001e8:	78d3      	ldrb	r3, [r2, #3]
    {
      CAN->MCR |= CAN_MCR_NART;
 80001ea:	491d      	ldr	r1, [pc, #116]	; (8000260 <CAN_Init+0xc4>)
    if (CAN_InitStruct->CAN_NART == ENABLE)
 80001ec:	2b01      	cmp	r3, #1
      CAN->MCR |= CAN_MCR_NART;
 80001ee:	680b      	ldr	r3, [r1, #0]
 80001f0:	bf0c      	ite	eq
 80001f2:	f043 0310 	orreq.w	r3, r3, #16
    }
    else
    {
      CAN->MCR &= ~CAN_MCR_NART;
 80001f6:	f023 0310 	bicne.w	r3, r3, #16
 80001fa:	600b      	str	r3, [r1, #0]
    }

    /* Set the receive FIFO locked mode */
    if (CAN_InitStruct->CAN_RFLM == ENABLE)
 80001fc:	7913      	ldrb	r3, [r2, #4]
    {
      CAN->MCR |= CAN_MCR_RFLM;
 80001fe:	4918      	ldr	r1, [pc, #96]	; (8000260 <CAN_Init+0xc4>)
    if (CAN_InitStruct->CAN_RFLM == ENABLE)
 8000200:	2b01      	cmp	r3, #1
      CAN->MCR |= CAN_MCR_RFLM;
 8000202:	680b      	ldr	r3, [r1, #0]
 8000204:	bf0c      	ite	eq
 8000206:	f043 0308 	orreq.w	r3, r3, #8
    }
    else
    {
      CAN->MCR &= ~CAN_MCR_RFLM;
 800020a:	f023 0308 	bicne.w	r3, r3, #8
 800020e:	600b      	str	r3, [r1, #0]
    }

    /* Set the transmit FIFO priority */
    if (CAN_InitStruct->CAN_TXFP == ENABLE)
 8000210:	7953      	ldrb	r3, [r2, #5]
    {
      CAN->MCR |= CAN_MCR_TXFP;
 8000212:	4913      	ldr	r1, [pc, #76]	; (8000260 <CAN_Init+0xc4>)
    if (CAN_InitStruct->CAN_TXFP == ENABLE)
 8000214:	2b01      	cmp	r3, #1
      CAN->MCR |= CAN_MCR_TXFP;
 8000216:	680b      	ldr	r3, [r1, #0]
 8000218:	bf0c      	ite	eq
 800021a:	f043 0304 	orreq.w	r3, r3, #4
    }
    else
    {
      CAN->MCR &= ~CAN_MCR_TXFP;
 800021e:	f023 0304 	bicne.w	r3, r3, #4
 8000222:	600b      	str	r3, [r1, #0]
    }

    /* Set the bit timing register */
    CAN->BTR = (u32)((u32)CAN_InitStruct->CAN_Mode << 30) | ((u32)CAN_InitStruct->CAN_SJW << 24) |
 8000224:	79d3      	ldrb	r3, [r2, #7]
 8000226:	f892 e006 	ldrb.w	lr, [r2, #6]
               ((u32)CAN_InitStruct->CAN_BS1 << 16) | ((u32)CAN_InitStruct->CAN_BS2 << 20) |
 800022a:	f892 c008 	ldrb.w	ip, [r2, #8]
    CAN->BTR = (u32)((u32)CAN_InitStruct->CAN_Mode << 30) | ((u32)CAN_InitStruct->CAN_SJW << 24) |
 800022e:	061b      	lsls	r3, r3, #24
               ((u32)CAN_InitStruct->CAN_BS1 << 16) | ((u32)CAN_InitStruct->CAN_BS2 << 20) |
 8000230:	7a50      	ldrb	r0, [r2, #9]
               ((u32)CAN_InitStruct->CAN_Prescaler - 1);
 8000232:	8951      	ldrh	r1, [r2, #10]
    CAN->BTR = (u32)((u32)CAN_InitStruct->CAN_Mode << 30) | ((u32)CAN_InitStruct->CAN_SJW << 24) |
 8000234:	ea43 738e 	orr.w	r3, r3, lr, lsl #30
 8000238:	ea43 430c 	orr.w	r3, r3, ip, lsl #16
 800023c:	4a08      	ldr	r2, [pc, #32]	; (8000260 <CAN_Init+0xc4>)
               ((u32)CAN_InitStruct->CAN_BS1 << 16) | ((u32)CAN_InitStruct->CAN_BS2 << 20) |
 800023e:	ea43 5300 	orr.w	r3, r3, r0, lsl #20
               ((u32)CAN_InitStruct->CAN_Prescaler - 1);
 8000242:	3901      	subs	r1, #1
               ((u32)CAN_InitStruct->CAN_BS1 << 16) | ((u32)CAN_InitStruct->CAN_BS2 << 20) |
 8000244:	430b      	orrs	r3, r1
    CAN->BTR = (u32)((u32)CAN_InitStruct->CAN_Mode << 30) | ((u32)CAN_InitStruct->CAN_SJW << 24) |
 8000246:	61d3      	str	r3, [r2, #28]

    InitStatus = CANINITOK;

    /* Request leave initialisation */
    CAN->MCR &= ~CAN_MCR_INRQ;
 8000248:	6813      	ldr	r3, [r2, #0]
 800024a:	f023 0301 	bic.w	r3, r3, #1
 800024e:	6013      	str	r3, [r2, #0]
    for(WaitAck = 0x400; WaitAck > 0x0; WaitAck--)
    {
    }
    
    /* ...and check acknowledged */
    if ((CAN->MSR & CAN_MSR_INAK) == CAN_MSR_INAK)
 8000250:	6850      	ldr	r0, [r2, #4]
 8000252:	43c0      	mvns	r0, r0
 8000254:	f000 0001 	and.w	r0, r0, #1
    }
  }

  /* At this step, return the status of initialization */
  return InitStatus;
}
 8000258:	f85d fb04 	ldr.w	pc, [sp], #4
 800025c:	4770      	bx	lr
 800025e:	bf00      	nop
 8000260:	40006400 	.word	0x40006400

08000264 <CAN_FilterInit>:
  assert_param(IS_CAN_FILTER_SCALE(CAN_FilterInitStruct->CAN_FilterScale));
  assert_param(IS_CAN_FILTER_FIFO(CAN_FilterInitStruct->CAN_FilterFIFOAssignment));
  assert_param(IS_FUNCTIONAL_STATE(CAN_FilterInitStruct->CAN_FilterActivation));

  FilterNumber_BitPos = 
  (u16)((u16)0x0001 << ((u16)CAN_FilterInitStruct->CAN_FilterNumber));
 8000264:	2301      	movs	r3, #1
{
 8000266:	b430      	push	{r4, r5}

  /* Initialisation mode for the filter */
  CAN->FMR |= CAN_FMR_FINIT;
 8000268:	4c3a      	ldr	r4, [pc, #232]	; (8000354 <CAN_FilterInit+0xf0>)
  (u16)((u16)0x0001 << ((u16)CAN_FilterInitStruct->CAN_FilterNumber));
 800026a:	7802      	ldrb	r2, [r0, #0]
  CAN->FMR |= CAN_FMR_FINIT;
 800026c:	f8d4 1200 	ldr.w	r1, [r4, #512]	; 0x200
 8000270:	4319      	orrs	r1, r3
 8000272:	f8c4 1200 	str.w	r1, [r4, #512]	; 0x200

  /* Filter Deactivation */
  CAN->FA1R &= ~(u32)FilterNumber_BitPos;
 8000276:	f8d4 121c 	ldr.w	r1, [r4, #540]	; 0x21c
  (u16)((u16)0x0001 << ((u16)CAN_FilterInitStruct->CAN_FilterNumber));
 800027a:	4093      	lsls	r3, r2
  CAN->FA1R &= ~(u32)FilterNumber_BitPos;
 800027c:	b29b      	uxth	r3, r3
 800027e:	ea21 0103 	bic.w	r1, r1, r3
 8000282:	f8c4 121c 	str.w	r1, [r4, #540]	; 0x21c

  /* Filter Scale */
  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_16bit)
 8000286:	7885      	ldrb	r5, [r0, #2]
  CAN->FA1R &= ~(u32)FilterNumber_BitPos;
 8000288:	43d9      	mvns	r1, r3
  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_16bit)
 800028a:	2d00      	cmp	r5, #0
 800028c:	d148      	bne.n	8000320 <CAN_FilterInit+0xbc>
  {
    /* 16-bit scale for the filter */
    CAN->FS1R &= ~(u32)FilterNumber_BitPos;
 800028e:	f8d4 520c 	ldr.w	r5, [r4, #524]	; 0x20c
 8000292:	00d2      	lsls	r2, r2, #3
 8000294:	400d      	ands	r5, r1
 8000296:	f8c4 520c 	str.w	r5, [r4, #524]	; 0x20c

    /* First 16-bit identifier and First 16-bit mask */
    /* Or First 16-bit identifier and Second 16-bit identifier */
    CAN->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
    ((u32)((u32)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
 800029a:	8945      	ldrh	r5, [r0, #10]
        ((u32)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdLow);
 800029c:	88c4      	ldrh	r4, [r0, #6]
 800029e:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    ((u32)((u32)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
 80002a2:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80002a6:	f502 42c8 	add.w	r2, r2, #25600	; 0x6400

    /* Second 16-bit identifier and Second 16-bit mask */
    /* Or Third 16-bit identifier and Fourth 16-bit identifier */
    CAN->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
    ((u32)((u32)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 80002aa:	8905      	ldrh	r5, [r0, #8]
    CAN->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 80002ac:	f8c2 4240 	str.w	r4, [r2, #576]	; 0x240
        ((u32)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdHigh);
 80002b0:	8884      	ldrh	r4, [r0, #4]
    ((u32)((u32)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 80002b2:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
    CAN->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 80002b6:	f8c2 4244 	str.w	r4, [r2, #580]	; 0x244
        ((u32)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterMaskIdLow);

  }

  /* Filter Mode */
  if (CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdMask)
 80002ba:	7842      	ldrb	r2, [r0, #1]
  {
    /*Id/Mask mode for the filter*/
    CAN->FM1R &= ~(u32)FilterNumber_BitPos;
 80002bc:	4c25      	ldr	r4, [pc, #148]	; (8000354 <CAN_FilterInit+0xf0>)
  if (CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdMask)
 80002be:	b9f2      	cbnz	r2, 80002fe <CAN_FilterInit+0x9a>
    CAN->FM1R &= ~(u32)FilterNumber_BitPos;
 80002c0:	f8d4 2204 	ldr.w	r2, [r4, #516]	; 0x204
 80002c4:	400a      	ands	r2, r1
 80002c6:	f8c4 2204 	str.w	r2, [r4, #516]	; 0x204
    /*Identifier list mode for the filter*/
    CAN->FM1R |= (u32)FilterNumber_BitPos;
  }

  /* Filter FIFO assignment */
  if (CAN_FilterInitStruct->CAN_FilterFIFOAssignment == CAN_FilterFIFO0)
 80002ca:	8982      	ldrh	r2, [r0, #12]
 80002cc:	b9fa      	cbnz	r2, 800030e <CAN_FilterInit+0xaa>
  {
    /* FIFO 0 assignation for the filter */
    CAN->FFA1R &= ~(u32)FilterNumber_BitPos;
 80002ce:	4a21      	ldr	r2, [pc, #132]	; (8000354 <CAN_FilterInit+0xf0>)
 80002d0:	f8d2 4214 	ldr.w	r4, [r2, #532]	; 0x214
 80002d4:	4021      	ands	r1, r4
 80002d6:	f8c2 1214 	str.w	r1, [r2, #532]	; 0x214
    /* FIFO 1 assignation for the filter */
    CAN->FFA1R |= (u32)FilterNumber_BitPos;
  }
  
  /* Filter activation */
  if (CAN_FilterInitStruct->CAN_FilterActivation == ENABLE)
 80002da:	7b82      	ldrb	r2, [r0, #14]
 80002dc:	2a01      	cmp	r2, #1
 80002de:	d105      	bne.n	80002ec <CAN_FilterInit+0x88>
  {
    CAN->FA1R |= FilterNumber_BitPos;
 80002e0:	4a1c      	ldr	r2, [pc, #112]	; (8000354 <CAN_FilterInit+0xf0>)
 80002e2:	f8d2 121c 	ldr.w	r1, [r2, #540]	; 0x21c
 80002e6:	430b      	orrs	r3, r1
 80002e8:	f8c2 321c 	str.w	r3, [r2, #540]	; 0x21c
  }

  /* Leave the initialisation mode for the filter */
  CAN->FMR &= ~CAN_FMR_FINIT;
 80002ec:	4a19      	ldr	r2, [pc, #100]	; (8000354 <CAN_FilterInit+0xf0>)
}
 80002ee:	bc30      	pop	{r4, r5}
  CAN->FMR &= ~CAN_FMR_FINIT;
 80002f0:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
 80002f4:	f023 0301 	bic.w	r3, r3, #1
 80002f8:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
}
 80002fc:	4770      	bx	lr
    CAN->FM1R |= (u32)FilterNumber_BitPos;
 80002fe:	f8d4 2204 	ldr.w	r2, [r4, #516]	; 0x204
 8000302:	431a      	orrs	r2, r3
 8000304:	f8c4 2204 	str.w	r2, [r4, #516]	; 0x204
  if (CAN_FilterInitStruct->CAN_FilterFIFOAssignment == CAN_FilterFIFO0)
 8000308:	8982      	ldrh	r2, [r0, #12]
 800030a:	2a00      	cmp	r2, #0
 800030c:	d0df      	beq.n	80002ce <CAN_FilterInit+0x6a>
  if (CAN_FilterInitStruct->CAN_FilterFIFOAssignment == CAN_FilterFIFO1)
 800030e:	2a01      	cmp	r2, #1
 8000310:	d1e3      	bne.n	80002da <CAN_FilterInit+0x76>
    CAN->FFA1R |= (u32)FilterNumber_BitPos;
 8000312:	4910      	ldr	r1, [pc, #64]	; (8000354 <CAN_FilterInit+0xf0>)
 8000314:	f8d1 2214 	ldr.w	r2, [r1, #532]	; 0x214
 8000318:	431a      	orrs	r2, r3
 800031a:	f8c1 2214 	str.w	r2, [r1, #532]	; 0x214
 800031e:	e7dc      	b.n	80002da <CAN_FilterInit+0x76>
  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_32bit)
 8000320:	2d01      	cmp	r5, #1
 8000322:	d1ca      	bne.n	80002ba <CAN_FilterInit+0x56>
    CAN->FS1R |= FilterNumber_BitPos;
 8000324:	f8d4 520c 	ldr.w	r5, [r4, #524]	; 0x20c
 8000328:	00d2      	lsls	r2, r2, #3
 800032a:	431d      	orrs	r5, r3
 800032c:	f8c4 520c 	str.w	r5, [r4, #524]	; 0x20c
    ((u32)((u32)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
 8000330:	8885      	ldrh	r5, [r0, #4]
        ((u32)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdLow);
 8000332:	88c4      	ldrh	r4, [r0, #6]
 8000334:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    ((u32)((u32)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
 8000338:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800033c:	f502 42c8 	add.w	r2, r2, #25600	; 0x6400
    ((u32)((u32)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 8000340:	8905      	ldrh	r5, [r0, #8]
    CAN->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 8000342:	f8c2 4240 	str.w	r4, [r2, #576]	; 0x240
        ((u32)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterMaskIdLow);
 8000346:	8944      	ldrh	r4, [r0, #10]
    ((u32)((u32)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 8000348:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
    CAN->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 800034c:	f8c2 4244 	str.w	r4, [r2, #580]	; 0x244
 8000350:	e7b3      	b.n	80002ba <CAN_FilterInit+0x56>
 8000352:	bf00      	nop
 8000354:	40006400 	.word	0x40006400

08000358 <CAN_StructInit>:
void CAN_StructInit(CAN_InitTypeDef* CAN_InitStruct)
{
  /* Reset CAN init structure parameters values */

  /* Initialize the time triggered communication mode */
  CAN_InitStruct->CAN_TTCM = DISABLE;
 8000358:	2300      	movs	r3, #0

  /* Initialize the CAN_SJW member */
  CAN_InitStruct->CAN_SJW = CAN_SJW_1tq;

  /* Initialize the CAN_BS1 member */
  CAN_InitStruct->CAN_BS1 = CAN_BS1_4tq;
 800035a:	f240 2103 	movw	r1, #515	; 0x203

  /* Initialize the CAN_BS2 member */
  CAN_InitStruct->CAN_BS2 = CAN_BS2_3tq;

  /* Initialize the CAN_Prescaler member */
  CAN_InitStruct->CAN_Prescaler = 1;
 800035e:	2201      	movs	r2, #1
  CAN_InitStruct->CAN_TTCM = DISABLE;
 8000360:	8003      	strh	r3, [r0, #0]
  CAN_InitStruct->CAN_AWUM = DISABLE;
 8000362:	8043      	strh	r3, [r0, #2]
  CAN_InitStruct->CAN_RFLM = DISABLE;
 8000364:	8083      	strh	r3, [r0, #4]
  CAN_InitStruct->CAN_Mode = CAN_Mode_Normal;
 8000366:	80c3      	strh	r3, [r0, #6]
  CAN_InitStruct->CAN_BS1 = CAN_BS1_4tq;
 8000368:	8101      	strh	r1, [r0, #8]
  CAN_InitStruct->CAN_Prescaler = 1;
 800036a:	8142      	strh	r2, [r0, #10]
}
 800036c:	4770      	bx	lr
 800036e:	bf00      	nop

08000370 <CAN_ITConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected CAN interrupt */
    CAN->IER |= CAN_IT;
 8000370:	4a04      	ldr	r2, [pc, #16]	; (8000384 <CAN_ITConfig+0x14>)
 8000372:	6953      	ldr	r3, [r2, #20]
  if (NewState != DISABLE)
 8000374:	b111      	cbz	r1, 800037c <CAN_ITConfig+0xc>
    CAN->IER |= CAN_IT;
 8000376:	4318      	orrs	r0, r3
 8000378:	6150      	str	r0, [r2, #20]
 800037a:	4770      	bx	lr
  }
  else
  {
    /* Disable the selected CAN interrupt */
    CAN->IER &= ~CAN_IT;
 800037c:	ea23 0000 	bic.w	r0, r3, r0
 8000380:	6150      	str	r0, [r2, #20]
  }
}
 8000382:	4770      	bx	lr
 8000384:	40006400 	.word	0x40006400

08000388 <CAN_Transmit>:
  assert_param(IS_CAN_IDTYPE(TxMessage->IDE));
  assert_param(IS_CAN_RTR(TxMessage->RTR));
  assert_param(IS_CAN_DLC(TxMessage->DLC));

  /* Select one empty transmit mailbox */
  if ((CAN->TSR&CAN_TSR_TME0) == CAN_TSR_TME0)
 8000388:	4b2f      	ldr	r3, [pc, #188]	; (8000448 <CAN_Transmit+0xc0>)
{
 800038a:	4602      	mov	r2, r0
  if ((CAN->TSR&CAN_TSR_TME0) == CAN_TSR_TME0)
 800038c:	6899      	ldr	r1, [r3, #8]
 800038e:	0148      	lsls	r0, r1, #5
 8000390:	d405      	bmi.n	800039e <CAN_Transmit+0x16>
  {
    TransmitMailbox = 0;
  }
  else if ((CAN->TSR&CAN_TSR_TME1) == CAN_TSR_TME1)
 8000392:	6899      	ldr	r1, [r3, #8]
 8000394:	0109      	lsls	r1, r1, #4
 8000396:	d54e      	bpl.n	8000436 <CAN_Transmit+0xae>
 8000398:	2101      	movs	r1, #1
  {
    TransmitMailbox = 1;
 800039a:	4608      	mov	r0, r1
 800039c:	e001      	b.n	80003a2 <CAN_Transmit+0x1a>
 800039e:	2100      	movs	r1, #0
    TransmitMailbox = 0;
 80003a0:	4608      	mov	r0, r1
  }

  if (TransmitMailbox != CAN_NO_MB)
  {
    /* Set up the Id */
    CAN->sTxMailBox[TransmitMailbox].TIR &= CAN_TMIDxR_TXRQ;
 80003a2:	0109      	lsls	r1, r1, #4
 80003a4:	f101 4380 	add.w	r3, r1, #1073741824	; 0x40000000
{
 80003a8:	b430      	push	{r4, r5}
 80003aa:	f503 43c8 	add.w	r3, r3, #25600	; 0x6400
    CAN->sTxMailBox[TransmitMailbox].TIR &= CAN_TMIDxR_TXRQ;
 80003ae:	f8d3 4180 	ldr.w	r4, [r3, #384]	; 0x180
 80003b2:	f004 0401 	and.w	r4, r4, #1
 80003b6:	f8c3 4180 	str.w	r4, [r3, #384]	; 0x180
    if (TxMessage->IDE == CAN_ID_STD)
 80003ba:	7a14      	ldrb	r4, [r2, #8]
 80003bc:	b384      	cbz	r4, 8000420 <CAN_Transmit+0x98>
                                               TxMessage->RTR);
    }
    else
    {
      TxMessage->ExtId &= (u32)0x1FFFFFFF;
      TxMessage->ExtId <<= 3;
 80003be:	6855      	ldr	r5, [r2, #4]
 80003c0:	00ed      	lsls	r5, r5, #3
 80003c2:	6055      	str	r5, [r2, #4]

      CAN->sTxMailBox[TransmitMailbox].TIR |= (TxMessage->ExtId | TxMessage->IDE | 
 80003c4:	432c      	orrs	r4, r5
                                               TxMessage->RTR);
 80003c6:	7a55      	ldrb	r5, [r2, #9]
      CAN->sTxMailBox[TransmitMailbox].TIR |= (TxMessage->ExtId | TxMessage->IDE | 
 80003c8:	432c      	orrs	r4, r5
 80003ca:	f8d3 5180 	ldr.w	r5, [r3, #384]	; 0x180
 80003ce:	432c      	orrs	r4, r5
 80003d0:	f8c3 4180 	str.w	r4, [r3, #384]	; 0x180
    }
    
    /* Set up the DLC */
    TxMessage->DLC &= (u8)0x0000000F;
 80003d4:	f892 c00a 	ldrb.w	ip, [r2, #10]
    CAN->sTxMailBox[TransmitMailbox].TDTR &= (u32)0xFFFFFFF0;
    CAN->sTxMailBox[TransmitMailbox].TDTR |= TxMessage->DLC;

    /* Set up the data field */
    CAN->sTxMailBox[TransmitMailbox].TDLR = (((u32)TxMessage->Data[3] << 24) | 
 80003d8:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    TxMessage->DLC &= (u8)0x0000000F;
 80003dc:	f00c 0c0f 	and.w	ip, ip, #15
 80003e0:	f882 c00a 	strb.w	ip, [r2, #10]
    CAN->sTxMailBox[TransmitMailbox].TDTR &= (u32)0xFFFFFFF0;
 80003e4:	f8d3 4184 	ldr.w	r4, [r3, #388]	; 0x184
    CAN->sTxMailBox[TransmitMailbox].TDLR = (((u32)TxMessage->Data[3] << 24) | 
 80003e8:	f501 41c8 	add.w	r1, r1, #25600	; 0x6400
    CAN->sTxMailBox[TransmitMailbox].TDTR &= (u32)0xFFFFFFF0;
 80003ec:	f024 040f 	bic.w	r4, r4, #15
 80003f0:	f8c3 4184 	str.w	r4, [r3, #388]	; 0x184
    CAN->sTxMailBox[TransmitMailbox].TDTR |= TxMessage->DLC;
 80003f4:	f8d3 4184 	ldr.w	r4, [r3, #388]	; 0x184
 80003f8:	ea4c 0404 	orr.w	r4, ip, r4
 80003fc:	f8c3 4184 	str.w	r4, [r3, #388]	; 0x184
                                             ((u32)TxMessage->Data[2] << 16) |
                                             ((u32)TxMessage->Data[1] << 8) | 
 8000400:	f8d2 400b 	ldr.w	r4, [r2, #11]
    CAN->sTxMailBox[TransmitMailbox].TDLR = (((u32)TxMessage->Data[3] << 24) | 
 8000404:	f8c1 4188 	str.w	r4, [r1, #392]	; 0x188
                                             ((u32)TxMessage->Data[0]));
    CAN->sTxMailBox[TransmitMailbox].TDHR = (((u32)TxMessage->Data[7] << 24) | 
                                             ((u32)TxMessage->Data[6] << 16) |
                                             ((u32)TxMessage->Data[5] << 8) |
 8000408:	f8d2 200f 	ldr.w	r2, [r2, #15]
    /* Request transmission */
    CAN->sTxMailBox[TransmitMailbox].TIR |= CAN_TMIDxR_TXRQ;
  }

  return TransmitMailbox;
}
 800040c:	bc30      	pop	{r4, r5}
    CAN->sTxMailBox[TransmitMailbox].TDHR = (((u32)TxMessage->Data[7] << 24) | 
 800040e:	f8c1 218c 	str.w	r2, [r1, #396]	; 0x18c
    CAN->sTxMailBox[TransmitMailbox].TIR |= CAN_TMIDxR_TXRQ;
 8000412:	f8d3 2180 	ldr.w	r2, [r3, #384]	; 0x180
 8000416:	f042 0201 	orr.w	r2, r2, #1
 800041a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
 800041e:	4770      	bx	lr
      TxMessage->StdId = TxMessage->StdId << 21;
 8000420:	6814      	ldr	r4, [r2, #0]
 8000422:	0565      	lsls	r5, r4, #21
                                               TxMessage->RTR);
 8000424:	7a54      	ldrb	r4, [r2, #9]
      TxMessage->StdId = TxMessage->StdId << 21;
 8000426:	6015      	str	r5, [r2, #0]
      CAN->sTxMailBox[TransmitMailbox].TIR |= (TxMessage->StdId | TxMessage->IDE |
 8000428:	432c      	orrs	r4, r5
 800042a:	f8d3 5180 	ldr.w	r5, [r3, #384]	; 0x180
 800042e:	432c      	orrs	r4, r5
 8000430:	f8c3 4180 	str.w	r4, [r3, #384]	; 0x180
 8000434:	e7ce      	b.n	80003d4 <CAN_Transmit+0x4c>
  else if ((CAN->TSR&CAN_TSR_TME2) == CAN_TSR_TME2)
 8000436:	689b      	ldr	r3, [r3, #8]
 8000438:	00db      	lsls	r3, r3, #3
 800043a:	d502      	bpl.n	8000442 <CAN_Transmit+0xba>
 800043c:	2102      	movs	r1, #2
    TransmitMailbox = 2;
 800043e:	4608      	mov	r0, r1
 8000440:	e7af      	b.n	80003a2 <CAN_Transmit+0x1a>
    TransmitMailbox = CAN_NO_MB;
 8000442:	2004      	movs	r0, #4
}
 8000444:	4770      	bx	lr
 8000446:	bf00      	nop
 8000448:	40006400 	.word	0x40006400

0800044c <CAN_TransmitStatus>:
  u8 State = 0;

  /* Check the parameters */
  assert_param(IS_CAN_TRANSMITMAILBOX(TransmitMailbox));

  switch (TransmitMailbox)
 800044c:	2801      	cmp	r0, #1
 800044e:	d004      	beq.n	800045a <CAN_TransmitStatus+0xe>
 8000450:	2802      	cmp	r0, #2
 8000452:	d023      	beq.n	800049c <CAN_TransmitStatus+0x50>
 8000454:	b190      	cbz	r0, 800047c <CAN_TransmitStatus+0x30>
 8000456:	2002      	movs	r0, #2
 8000458:	4770      	bx	lr
  {
    case (0): State |= (u8)((CAN->TSR & CAN_TSR_RQCP0) << 2);
      State |= (u8)((CAN->TSR & CAN_TSR_TXOK0) >> 0);
      State |= (u8)((CAN->TSR & CAN_TSR_TME0) >> 26);
      break;
    case (1): State |= (u8)((CAN->TSR & CAN_TSR_RQCP1) >> 6);
 800045a:	4919      	ldr	r1, [pc, #100]	; (80004c0 <CAN_TransmitStatus+0x74>)
 800045c:	688b      	ldr	r3, [r1, #8]
      State |= (u8)((CAN->TSR & CAN_TSR_TXOK1) >> 8);
 800045e:	688a      	ldr	r2, [r1, #8]
    case (1): State |= (u8)((CAN->TSR & CAN_TSR_RQCP1) >> 6);
 8000460:	099b      	lsrs	r3, r3, #6
      State |= (u8)((CAN->TSR & CAN_TSR_TME1) >> 27);
 8000462:	6889      	ldr	r1, [r1, #8]
      State |= (u8)((CAN->TSR & CAN_TSR_TXOK1) >> 8);
 8000464:	0a12      	lsrs	r2, r2, #8
 8000466:	f002 0202 	and.w	r2, r2, #2
    case (1): State |= (u8)((CAN->TSR & CAN_TSR_RQCP1) >> 6);
 800046a:	f003 0304 	and.w	r3, r3, #4
      State |= (u8)((CAN->TSR & CAN_TSR_TXOK1) >> 8);
 800046e:	4313      	orrs	r3, r2
      State |= (u8)((CAN->TSR & CAN_TSR_TME1) >> 27);
 8000470:	f3c1 62c0 	ubfx	r2, r1, #27, #1
 8000474:	4313      	orrs	r3, r2
    default:
      State = CANTXFAILED;
      break;
  }

  switch (State)
 8000476:	4a13      	ldr	r2, [pc, #76]	; (80004c4 <CAN_TransmitStatus+0x78>)
 8000478:	5cd0      	ldrb	r0, [r2, r3]
      State = CANTXFAILED;
      break;
  }

  return State;
}
 800047a:	4770      	bx	lr
    case (0): State |= (u8)((CAN->TSR & CAN_TSR_RQCP0) << 2);
 800047c:	4910      	ldr	r1, [pc, #64]	; (80004c0 <CAN_TransmitStatus+0x74>)
 800047e:	688b      	ldr	r3, [r1, #8]
      State |= (u8)((CAN->TSR & CAN_TSR_TXOK0) >> 0);
 8000480:	688a      	ldr	r2, [r1, #8]
      State |= (u8)((CAN->TSR & CAN_TSR_TME0) >> 26);
 8000482:	6889      	ldr	r1, [r1, #8]
    case (0): State |= (u8)((CAN->TSR & CAN_TSR_RQCP0) << 2);
 8000484:	009b      	lsls	r3, r3, #2
      State |= (u8)((CAN->TSR & CAN_TSR_TME0) >> 26);
 8000486:	f3c1 6180 	ubfx	r1, r1, #26, #1
    case (0): State |= (u8)((CAN->TSR & CAN_TSR_RQCP0) << 2);
 800048a:	f003 0304 	and.w	r3, r3, #4
      State |= (u8)((CAN->TSR & CAN_TSR_TME0) >> 26);
 800048e:	430b      	orrs	r3, r1
      State |= (u8)((CAN->TSR & CAN_TSR_TXOK0) >> 0);
 8000490:	f002 0202 	and.w	r2, r2, #2
      State |= (u8)((CAN->TSR & CAN_TSR_TME0) >> 26);
 8000494:	4313      	orrs	r3, r2
  switch (State)
 8000496:	4a0b      	ldr	r2, [pc, #44]	; (80004c4 <CAN_TransmitStatus+0x78>)
 8000498:	5cd0      	ldrb	r0, [r2, r3]
}
 800049a:	4770      	bx	lr
    case (2): State |= (u8)((CAN->TSR & CAN_TSR_RQCP2) >> 14);
 800049c:	4908      	ldr	r1, [pc, #32]	; (80004c0 <CAN_TransmitStatus+0x74>)
 800049e:	688b      	ldr	r3, [r1, #8]
      State |= (u8)((CAN->TSR & CAN_TSR_TXOK2) >> 16);
 80004a0:	688a      	ldr	r2, [r1, #8]
    case (2): State |= (u8)((CAN->TSR & CAN_TSR_RQCP2) >> 14);
 80004a2:	0b9b      	lsrs	r3, r3, #14
      State |= (u8)((CAN->TSR & CAN_TSR_TME2) >> 28);
 80004a4:	6889      	ldr	r1, [r1, #8]
      State |= (u8)((CAN->TSR & CAN_TSR_TXOK2) >> 16);
 80004a6:	0c12      	lsrs	r2, r2, #16
 80004a8:	f002 0202 	and.w	r2, r2, #2
    case (2): State |= (u8)((CAN->TSR & CAN_TSR_RQCP2) >> 14);
 80004ac:	f003 0304 	and.w	r3, r3, #4
      State |= (u8)((CAN->TSR & CAN_TSR_TXOK2) >> 16);
 80004b0:	4313      	orrs	r3, r2
      State |= (u8)((CAN->TSR & CAN_TSR_TME2) >> 28);
 80004b2:	f3c1 7200 	ubfx	r2, r1, #28, #1
 80004b6:	4313      	orrs	r3, r2
  switch (State)
 80004b8:	4a02      	ldr	r2, [pc, #8]	; (80004c4 <CAN_TransmitStatus+0x78>)
 80004ba:	5cd0      	ldrb	r0, [r2, r3]
}
 80004bc:	4770      	bx	lr
 80004be:	bf00      	nop
 80004c0:	40006400 	.word	0x40006400
 80004c4:	0800a870 	.word	0x0800a870

080004c8 <CAN_CancelTransmit>:
{
  /* Check the parameters */
  assert_param(IS_CAN_TRANSMITMAILBOX(Mailbox));

  /* abort transmission */
  switch (Mailbox)
 80004c8:	2801      	cmp	r0, #1
 80004ca:	d003      	beq.n	80004d4 <CAN_CancelTransmit+0xc>
 80004cc:	2802      	cmp	r0, #2
 80004ce:	d00d      	beq.n	80004ec <CAN_CancelTransmit+0x24>
 80004d0:	b130      	cbz	r0, 80004e0 <CAN_CancelTransmit+0x18>
    case (2): CAN->TSR |= CAN_TSR_ABRQ2;
      break;
    default:
      break;
  }
}
 80004d2:	4770      	bx	lr
    case (1): CAN->TSR |= CAN_TSR_ABRQ1;
 80004d4:	4a08      	ldr	r2, [pc, #32]	; (80004f8 <CAN_CancelTransmit+0x30>)
 80004d6:	6893      	ldr	r3, [r2, #8]
 80004d8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80004dc:	6093      	str	r3, [r2, #8]
      break;
 80004de:	4770      	bx	lr
    case (0): CAN->TSR |= CAN_TSR_ABRQ0;
 80004e0:	4a05      	ldr	r2, [pc, #20]	; (80004f8 <CAN_CancelTransmit+0x30>)
 80004e2:	6893      	ldr	r3, [r2, #8]
 80004e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80004e8:	6093      	str	r3, [r2, #8]
      break;
 80004ea:	4770      	bx	lr
    case (2): CAN->TSR |= CAN_TSR_ABRQ2;
 80004ec:	4a02      	ldr	r2, [pc, #8]	; (80004f8 <CAN_CancelTransmit+0x30>)
 80004ee:	6893      	ldr	r3, [r2, #8]
 80004f0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80004f4:	6093      	str	r3, [r2, #8]
}
 80004f6:	4770      	bx	lr
 80004f8:	40006400 	.word	0x40006400

080004fc <CAN_FIFORelease>:
  assert_param(IS_CAN_FIFO(FIFONumber));

  /* Release FIFO0 */
  if (FIFONumber == CAN_FIFO0)
  {
    CAN->RF0R = CAN_RF0R_RFOM0;
 80004fc:	2220      	movs	r2, #32
 80004fe:	4b03      	ldr	r3, [pc, #12]	; (800050c <CAN_FIFORelease+0x10>)
  if (FIFONumber == CAN_FIFO0)
 8000500:	b908      	cbnz	r0, 8000506 <CAN_FIFORelease+0xa>
    CAN->RF0R = CAN_RF0R_RFOM0;
 8000502:	60da      	str	r2, [r3, #12]
 8000504:	4770      	bx	lr
  }
  /* Release FIFO1 */
  else /* FIFONumber == CAN_FIFO1 */
  {
    CAN->RF1R = CAN_RF1R_RFOM1;
 8000506:	611a      	str	r2, [r3, #16]
  }
}
 8000508:	4770      	bx	lr
 800050a:	bf00      	nop
 800050c:	40006400 	.word	0x40006400

08000510 <CAN_MessagePending>:
  u8 MessagePending=0;

  /* Check the parameters */
  assert_param(IS_CAN_FIFO(FIFONumber));

  if (FIFONumber == CAN_FIFO0)
 8000510:	b920      	cbnz	r0, 800051c <CAN_MessagePending+0xc>
  {
    MessagePending = (u8)(CAN->RF0R&(u32)0x03);
 8000512:	4b06      	ldr	r3, [pc, #24]	; (800052c <CAN_MessagePending+0x1c>)
 8000514:	68d8      	ldr	r0, [r3, #12]
 8000516:	f000 0003 	and.w	r0, r0, #3
 800051a:	4770      	bx	lr
  }
  else if (FIFONumber == CAN_FIFO1)
 800051c:	2801      	cmp	r0, #1
  {
    MessagePending = (u8)(CAN->RF1R&(u32)0x03);
 800051e:	bf03      	ittte	eq
 8000520:	4b02      	ldreq	r3, [pc, #8]	; (800052c <CAN_MessagePending+0x1c>)
 8000522:	6918      	ldreq	r0, [r3, #16]
 8000524:	f000 0003 	andeq.w	r0, r0, #3
  }
  else
  {
    MessagePending = 0;
 8000528:	2000      	movne	r0, #0
  }
  return MessagePending;
}
 800052a:	4770      	bx	lr
 800052c:	40006400 	.word	0x40006400

08000530 <CAN_Receive>:
{
  /* Check the parameters */
  assert_param(IS_CAN_FIFO(FIFONumber));

  /* Get the Id */
  RxMessage->IDE = (u8)0x04 & CAN->sFIFOMailBox[FIFONumber].RIR;
 8000530:	0103      	lsls	r3, r0, #4
 8000532:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
 8000536:	f502 42c8 	add.w	r2, r2, #25600	; 0x6400
{
 800053a:	b410      	push	{r4}
  RxMessage->IDE = (u8)0x04 & CAN->sFIFOMailBox[FIFONumber].RIR;
 800053c:	f8d2 41b0 	ldr.w	r4, [r2, #432]	; 0x1b0
 8000540:	f004 0404 	and.w	r4, r4, #4
 8000544:	720c      	strb	r4, [r1, #8]
  if (RxMessage->IDE == CAN_ID_STD)
 8000546:	bbb4      	cbnz	r4, 80005b6 <CAN_Receive+0x86>
  {
    RxMessage->StdId = (u32)0x000007FF & (CAN->sFIFOMailBox[FIFONumber].RIR >> 21);
 8000548:	f8d2 41b0 	ldr.w	r4, [r2, #432]	; 0x1b0
 800054c:	0d64      	lsrs	r4, r4, #21
 800054e:	600c      	str	r4, [r1, #0]
  else
  {
    RxMessage->ExtId = (u32)0x1FFFFFFF & (CAN->sFIFOMailBox[FIFONumber].RIR >> 3);
  }
  
  RxMessage->RTR = (u8)0x02 & CAN->sFIFOMailBox[FIFONumber].RIR;
 8000550:	f8d2 41b0 	ldr.w	r4, [r2, #432]	; 0x1b0
 8000554:	f004 0402 	and.w	r4, r4, #2
 8000558:	724c      	strb	r4, [r1, #9]

  /* Get the DLC */
  RxMessage->DLC = (u8)0x0F & CAN->sFIFOMailBox[FIFONumber].RDTR;
 800055a:	f8d2 41b4 	ldr.w	r4, [r2, #436]	; 0x1b4
 800055e:	f004 040f 	and.w	r4, r4, #15
 8000562:	728c      	strb	r4, [r1, #10]

  /* Get the FMI */
  RxMessage->FMI = (u8)0xFF & (CAN->sFIFOMailBox[FIFONumber].RDTR >> 8);
 8000564:	f8d2 21b4 	ldr.w	r2, [r2, #436]	; 0x1b4

  /* Get the data field */
  RxMessage->Data[0] = (u8)0xFF & CAN->sFIFOMailBox[FIFONumber].RDLR;
 8000568:	4c17      	ldr	r4, [pc, #92]	; (80005c8 <CAN_Receive+0x98>)
  RxMessage->FMI = (u8)0xFF & (CAN->sFIFOMailBox[FIFONumber].RDTR >> 8);
 800056a:	0a12      	lsrs	r2, r2, #8
 800056c:	74ca      	strb	r2, [r1, #19]
  RxMessage->Data[0] = (u8)0xFF & CAN->sFIFOMailBox[FIFONumber].RDLR;
 800056e:	4423      	add	r3, r4
 8000570:	f8d3 21b8 	ldr.w	r2, [r3, #440]	; 0x1b8
 8000574:	72ca      	strb	r2, [r1, #11]
  RxMessage->Data[1] = (u8)0xFF & (CAN->sFIFOMailBox[FIFONumber].RDLR >> 8);
 8000576:	f8d3 21b8 	ldr.w	r2, [r3, #440]	; 0x1b8
 800057a:	0a12      	lsrs	r2, r2, #8
 800057c:	730a      	strb	r2, [r1, #12]
  RxMessage->Data[2] = (u8)0xFF & (CAN->sFIFOMailBox[FIFONumber].RDLR >> 16);
 800057e:	f8d3 21b8 	ldr.w	r2, [r3, #440]	; 0x1b8
 8000582:	0c12      	lsrs	r2, r2, #16
 8000584:	734a      	strb	r2, [r1, #13]
  RxMessage->Data[3] = (u8)0xFF & (CAN->sFIFOMailBox[FIFONumber].RDLR >> 24);
 8000586:	f8d3 21b8 	ldr.w	r2, [r3, #440]	; 0x1b8
 800058a:	0e12      	lsrs	r2, r2, #24
 800058c:	738a      	strb	r2, [r1, #14]

  RxMessage->Data[4] = (u8)0xFF & CAN->sFIFOMailBox[FIFONumber].RDHR;
 800058e:	f8d3 21bc 	ldr.w	r2, [r3, #444]	; 0x1bc
 8000592:	73ca      	strb	r2, [r1, #15]
  RxMessage->Data[5] = (u8)0xFF & (CAN->sFIFOMailBox[FIFONumber].RDHR >> 8);
 8000594:	f8d3 21bc 	ldr.w	r2, [r3, #444]	; 0x1bc
 8000598:	0a12      	lsrs	r2, r2, #8
 800059a:	740a      	strb	r2, [r1, #16]
  RxMessage->Data[6] = (u8)0xFF & (CAN->sFIFOMailBox[FIFONumber].RDHR >> 16);
 800059c:	f8d3 21bc 	ldr.w	r2, [r3, #444]	; 0x1bc
 80005a0:	0c12      	lsrs	r2, r2, #16
 80005a2:	744a      	strb	r2, [r1, #17]
  RxMessage->Data[7] = (u8)0xFF & (CAN->sFIFOMailBox[FIFONumber].RDHR >> 24);
 80005a4:	f8d3 31bc 	ldr.w	r3, [r3, #444]	; 0x1bc
 80005a8:	0e1b      	lsrs	r3, r3, #24
 80005aa:	748b      	strb	r3, [r1, #18]
    CAN->RF0R = CAN_RF0R_RFOM0;
 80005ac:	2320      	movs	r3, #32
  if (FIFONumber == CAN_FIFO0)
 80005ae:	b938      	cbnz	r0, 80005c0 <CAN_Receive+0x90>
    CAN->RF0R = CAN_RF0R_RFOM0;
 80005b0:	60e3      	str	r3, [r4, #12]

  /* Release the FIFO */
  CAN_FIFORelease(FIFONumber);
}
 80005b2:	bc10      	pop	{r4}
 80005b4:	4770      	bx	lr
    RxMessage->ExtId = (u32)0x1FFFFFFF & (CAN->sFIFOMailBox[FIFONumber].RIR >> 3);
 80005b6:	f8d2 41b0 	ldr.w	r4, [r2, #432]	; 0x1b0
 80005ba:	08e4      	lsrs	r4, r4, #3
 80005bc:	604c      	str	r4, [r1, #4]
 80005be:	e7c7      	b.n	8000550 <CAN_Receive+0x20>
    CAN->RF1R = CAN_RF1R_RFOM1;
 80005c0:	6123      	str	r3, [r4, #16]
}
 80005c2:	bc10      	pop	{r4}
 80005c4:	4770      	bx	lr
 80005c6:	bf00      	nop
 80005c8:	40006400 	.word	0x40006400

080005cc <CAN_Sleep>:
u8 CAN_Sleep(void)
{
  u8 SleepStatus = 0;

  /* Sleep mode entering request */
  CAN->MCR |= CAN_MCR_SLEEP;
 80005cc:	4b04      	ldr	r3, [pc, #16]	; (80005e0 <CAN_Sleep+0x14>)
 80005ce:	681a      	ldr	r2, [r3, #0]
 80005d0:	f042 0202 	orr.w	r2, r2, #2
 80005d4:	601a      	str	r2, [r3, #0]
  SleepStatus = CANSLEEPOK;

  /* Sleep mode status */
  if ((CAN->MCR&CAN_MCR_SLEEP) == 0)
 80005d6:	6818      	ldr	r0, [r3, #0]
    SleepStatus = CANSLEEPFAILED;
  }

  /* At this step, sleep mode status */
  return SleepStatus;
}
 80005d8:	f3c0 0040 	ubfx	r0, r0, #1, #1
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop
 80005e0:	40006400 	.word	0x40006400

080005e4 <CAN_WakeUp>:
u8 CAN_WakeUp(void)
{
  u8 WakeUpStatus = 0;

  /* Wake up request */
  CAN->MCR &= ~CAN_MCR_SLEEP;
 80005e4:	4b05      	ldr	r3, [pc, #20]	; (80005fc <CAN_WakeUp+0x18>)
 80005e6:	681a      	ldr	r2, [r3, #0]
 80005e8:	f022 0202 	bic.w	r2, r2, #2
 80005ec:	601a      	str	r2, [r3, #0]
  WakeUpStatus = CANWAKEUPFAILED;

  /* Sleep mode status */
  if ((CAN->MCR&CAN_MCR_SLEEP) == 0)
 80005ee:	6818      	ldr	r0, [r3, #0]
 80005f0:	f080 0002 	eor.w	r0, r0, #2
    WakeUpStatus = CANWAKEUPOK;
  }

  /* At this step, sleep mode status */
  return WakeUpStatus;
}
 80005f4:	f3c0 0040 	ubfx	r0, r0, #1, #1
 80005f8:	4770      	bx	lr
 80005fa:	bf00      	nop
 80005fc:	40006400 	.word	0x40006400

08000600 <CAN_GetFlagStatus>:

  /* Check the parameters */
  assert_param(IS_CAN_FLAG(CAN_FLAG));

  /* Check the status of the specified CAN flag */
  if ((CAN->ESR & CAN_FLAG) != (u32)RESET)
 8000600:	4b03      	ldr	r3, [pc, #12]	; (8000610 <CAN_GetFlagStatus+0x10>)
 8000602:	699b      	ldr	r3, [r3, #24]
 8000604:	4203      	tst	r3, r0
    /* CAN_FLAG is reset */
    bitstatus = RESET;
  }
  /* Return the CAN_FLAG status */
  return  bitstatus;
}
 8000606:	bf14      	ite	ne
 8000608:	2001      	movne	r0, #1
 800060a:	2000      	moveq	r0, #0
 800060c:	4770      	bx	lr
 800060e:	bf00      	nop
 8000610:	40006400 	.word	0x40006400

08000614 <CAN_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_CAN_FLAG(CAN_FLAG));

  /* Clear the selected CAN flags */
  CAN->ESR &= ~CAN_FLAG;
 8000614:	4a02      	ldr	r2, [pc, #8]	; (8000620 <CAN_ClearFlag+0xc>)
 8000616:	6993      	ldr	r3, [r2, #24]
 8000618:	ea23 0300 	bic.w	r3, r3, r0
 800061c:	6193      	str	r3, [r2, #24]
}
 800061e:	4770      	bx	lr
 8000620:	40006400 	.word	0x40006400

08000624 <CAN_GetITStatus>:
  ITStatus pendingbitstatus = RESET;

  /* Check the parameters */
  assert_param(IS_CAN_ITStatus(CAN_IT));

  switch (CAN_IT)
 8000624:	2840      	cmp	r0, #64	; 0x40
 8000626:	d055      	beq.n	80006d4 <CAN_GetITStatus+0xb0>
 8000628:	d817      	bhi.n	800065a <CAN_GetITStatus+0x36>
 800062a:	3804      	subs	r0, #4
 800062c:	281c      	cmp	r0, #28
 800062e:	d812      	bhi.n	8000656 <CAN_GetITStatus+0x32>
 8000630:	281c      	cmp	r0, #28
 8000632:	d810      	bhi.n	8000656 <CAN_GetITStatus+0x32>
 8000634:	e8df f000 	tbb	[pc, r0]
 8000638:	3f3a3530 	.word	0x3f3a3530
 800063c:	0f0f0f44 	.word	0x0f0f0f44
 8000640:	0f0f0f0f 	.word	0x0f0f0f0f
 8000644:	0f0f0f0f 	.word	0x0f0f0f0f
 8000648:	0f0f0f0f 	.word	0x0f0f0f0f
 800064c:	0f0f0f0f 	.word	0x0f0f0f0f
 8000650:	0f0f0f0f 	.word	0x0f0f0f0f
 8000654:	2b          	.byte	0x2b
 8000655:	00          	.byte	0x00
 8000656:	2000      	movs	r0, #0
      break;
  }

  /* Return the CAN_IT status */
  return  pendingbitstatus;
}
 8000658:	4770      	bx	lr
  switch (CAN_IT)
 800065a:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 800065e:	d034      	beq.n	80006ca <CAN_GetITStatus+0xa6>
 8000660:	d90a      	bls.n	8000678 <CAN_GetITStatus+0x54>
 8000662:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 8000666:	d03a      	beq.n	80006de <CAN_GetITStatus+0xba>
 8000668:	f5b0 3f00 	cmp.w	r0, #131072	; 0x20000
 800066c:	d1f3      	bne.n	8000656 <CAN_GetITStatus+0x32>
      pendingbitstatus = CheckITStatus(CAN->MSR, CAN_MSR_SLAKI);
 800066e:	4b21      	ldr	r3, [pc, #132]	; (80006f4 <CAN_GetITStatus+0xd0>)
 8000670:	6858      	ldr	r0, [r3, #4]
  ITStatus pendingbitstatus = RESET;

  if ((CAN_Reg & It_Bit) != (u32)RESET)
  {
    /* CAN_IT is set */
    pendingbitstatus = SET;
 8000672:	f3c0 1000 	ubfx	r0, r0, #4, #1
 8000676:	4770      	bx	lr
  switch (CAN_IT)
 8000678:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 800067c:	d034      	beq.n	80006e8 <CAN_GetITStatus+0xc4>
 800067e:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8000682:	d1e8      	bne.n	8000656 <CAN_GetITStatus+0x32>
      pendingbitstatus = CheckITStatus(CAN->ESR, CAN_ESR_EPVF);
 8000684:	4b1b      	ldr	r3, [pc, #108]	; (80006f4 <CAN_GetITStatus+0xd0>)
 8000686:	6998      	ldr	r0, [r3, #24]
    pendingbitstatus = SET;
 8000688:	f3c0 0040 	ubfx	r0, r0, #1, #1
 800068c:	4770      	bx	lr
      pendingbitstatus = CheckITStatus(CAN->RF1R, CAN_RF1R_FULL1);
 800068e:	4b19      	ldr	r3, [pc, #100]	; (80006f4 <CAN_GetITStatus+0xd0>)
 8000690:	6918      	ldr	r0, [r3, #16]
    pendingbitstatus = SET;
 8000692:	f3c0 00c0 	ubfx	r0, r0, #3, #1
 8000696:	4770      	bx	lr
      pendingbitstatus = CheckITStatus(CAN->RF0R, CAN_RF0R_FULL0);
 8000698:	4b16      	ldr	r3, [pc, #88]	; (80006f4 <CAN_GetITStatus+0xd0>)
 800069a:	68d8      	ldr	r0, [r3, #12]
    pendingbitstatus = SET;
 800069c:	f3c0 00c0 	ubfx	r0, r0, #3, #1
 80006a0:	4770      	bx	lr
      pendingbitstatus = CheckITStatus(CAN->TSR, CAN_TSR_RQCP0);
 80006a2:	4b14      	ldr	r3, [pc, #80]	; (80006f4 <CAN_GetITStatus+0xd0>)
 80006a4:	6898      	ldr	r0, [r3, #8]
  if ((CAN_Reg & It_Bit) != (u32)RESET)
 80006a6:	f000 0001 	and.w	r0, r0, #1
 80006aa:	4770      	bx	lr
      pendingbitstatus = CheckITStatus(CAN->TSR, CAN_TSR_RQCP1);
 80006ac:	4b11      	ldr	r3, [pc, #68]	; (80006f4 <CAN_GetITStatus+0xd0>)
 80006ae:	6898      	ldr	r0, [r3, #8]
    pendingbitstatus = SET;
 80006b0:	f3c0 2000 	ubfx	r0, r0, #8, #1
 80006b4:	4770      	bx	lr
      pendingbitstatus = CheckITStatus(CAN->TSR, CAN_TSR_RQCP2);
 80006b6:	4b0f      	ldr	r3, [pc, #60]	; (80006f4 <CAN_GetITStatus+0xd0>)
 80006b8:	6898      	ldr	r0, [r3, #8]
    pendingbitstatus = SET;
 80006ba:	f3c0 4000 	ubfx	r0, r0, #16, #1
 80006be:	4770      	bx	lr
      pendingbitstatus = CheckITStatus(CAN->RF0R, CAN_RF0R_FOVR0);
 80006c0:	4b0c      	ldr	r3, [pc, #48]	; (80006f4 <CAN_GetITStatus+0xd0>)
 80006c2:	68d8      	ldr	r0, [r3, #12]
    pendingbitstatus = SET;
 80006c4:	f3c0 1000 	ubfx	r0, r0, #4, #1
 80006c8:	4770      	bx	lr
      pendingbitstatus = CheckITStatus(CAN->ESR, CAN_ESR_BOFF);
 80006ca:	4b0a      	ldr	r3, [pc, #40]	; (80006f4 <CAN_GetITStatus+0xd0>)
 80006cc:	6998      	ldr	r0, [r3, #24]
    pendingbitstatus = SET;
 80006ce:	f3c0 0080 	ubfx	r0, r0, #2, #1
 80006d2:	4770      	bx	lr
      pendingbitstatus = CheckITStatus(CAN->RF1R, CAN_RF1R_FOVR1);
 80006d4:	4b07      	ldr	r3, [pc, #28]	; (80006f4 <CAN_GetITStatus+0xd0>)
 80006d6:	6918      	ldr	r0, [r3, #16]
    pendingbitstatus = SET;
 80006d8:	f3c0 1000 	ubfx	r0, r0, #4, #1
 80006dc:	4770      	bx	lr
      pendingbitstatus = CheckITStatus(CAN->MSR, CAN_MSR_WKUI);
 80006de:	4b05      	ldr	r3, [pc, #20]	; (80006f4 <CAN_GetITStatus+0xd0>)
 80006e0:	6858      	ldr	r0, [r3, #4]
    pendingbitstatus = SET;
 80006e2:	f3c0 00c0 	ubfx	r0, r0, #3, #1
 80006e6:	4770      	bx	lr
      pendingbitstatus = CheckITStatus(CAN->ESR, CAN_ESR_EWGF);
 80006e8:	4b02      	ldr	r3, [pc, #8]	; (80006f4 <CAN_GetITStatus+0xd0>)
 80006ea:	6998      	ldr	r0, [r3, #24]
  if ((CAN_Reg & It_Bit) != (u32)RESET)
 80006ec:	f000 0001 	and.w	r0, r0, #1
 80006f0:	4770      	bx	lr
 80006f2:	bf00      	nop
 80006f4:	40006400 	.word	0x40006400

080006f8 <CAN_ClearITPendingBit>:
  switch (CAN_IT)
 80006f8:	2840      	cmp	r0, #64	; 0x40
 80006fa:	d050      	beq.n	800079e <CAN_ClearITPendingBit+0xa6>
 80006fc:	d815      	bhi.n	800072a <CAN_ClearITPendingBit+0x32>
 80006fe:	3804      	subs	r0, #4
 8000700:	281c      	cmp	r0, #28
 8000702:	d81f      	bhi.n	8000744 <CAN_ClearITPendingBit+0x4c>
 8000704:	281c      	cmp	r0, #28
 8000706:	d81d      	bhi.n	8000744 <CAN_ClearITPendingBit+0x4c>
 8000708:	e8df f000 	tbb	[pc, r0]
 800070c:	3a35312d 	.word	0x3a35312d
 8000710:	1c1c1c3f 	.word	0x1c1c1c3f
 8000714:	1c1c1c1c 	.word	0x1c1c1c1c
 8000718:	1c1c1c1c 	.word	0x1c1c1c1c
 800071c:	1c1c1c1c 	.word	0x1c1c1c1c
 8000720:	1c1c1c1c 	.word	0x1c1c1c1c
 8000724:	1c1c1c1c 	.word	0x1c1c1c1c
 8000728:	29          	.byte	0x29
 8000729:	00          	.byte	0x00
 800072a:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 800072e:	d030      	beq.n	8000792 <CAN_ClearITPendingBit+0x9a>
 8000730:	d909      	bls.n	8000746 <CAN_ClearITPendingBit+0x4e>
 8000732:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 8000736:	d036      	beq.n	80007a6 <CAN_ClearITPendingBit+0xae>
 8000738:	f5b0 3f00 	cmp.w	r0, #131072	; 0x20000
 800073c:	d13e      	bne.n	80007bc <CAN_ClearITPendingBit+0xc4>
      CAN->MSR = CAN_MSR_SLAKI;  /* rc_w1*/
 800073e:	2210      	movs	r2, #16
 8000740:	4b1f      	ldr	r3, [pc, #124]	; (80007c0 <CAN_ClearITPendingBit+0xc8>)
 8000742:	605a      	str	r2, [r3, #4]
}
 8000744:	4770      	bx	lr
  switch (CAN_IT)
 8000746:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 800074a:	d030      	beq.n	80007ae <CAN_ClearITPendingBit+0xb6>
 800074c:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8000750:	d133      	bne.n	80007ba <CAN_ClearITPendingBit+0xc2>
      CAN->ESR &= ~ CAN_ESR_EPVF; /* rw */
 8000752:	4a1b      	ldr	r2, [pc, #108]	; (80007c0 <CAN_ClearITPendingBit+0xc8>)
 8000754:	6993      	ldr	r3, [r2, #24]
 8000756:	f023 0302 	bic.w	r3, r3, #2
 800075a:	6193      	str	r3, [r2, #24]
      break;
 800075c:	4770      	bx	lr
      CAN->RF1R = CAN_RF1R_FULL1; /* rc_w1*/
 800075e:	2208      	movs	r2, #8
 8000760:	4b17      	ldr	r3, [pc, #92]	; (80007c0 <CAN_ClearITPendingBit+0xc8>)
 8000762:	611a      	str	r2, [r3, #16]
      break;
 8000764:	4770      	bx	lr
      CAN->RF0R = CAN_RF0R_FULL0; /* rc_w1*/
 8000766:	2208      	movs	r2, #8
 8000768:	4b15      	ldr	r3, [pc, #84]	; (80007c0 <CAN_ClearITPendingBit+0xc8>)
 800076a:	60da      	str	r2, [r3, #12]
      break;
 800076c:	4770      	bx	lr
      CAN->TSR = CAN_TSR_RQCP0; /* rc_w1*/
 800076e:	2201      	movs	r2, #1
 8000770:	4b13      	ldr	r3, [pc, #76]	; (80007c0 <CAN_ClearITPendingBit+0xc8>)
 8000772:	609a      	str	r2, [r3, #8]
      break;
 8000774:	4770      	bx	lr
      CAN->TSR = CAN_TSR_RQCP1; /* rc_w1*/
 8000776:	f44f 7280 	mov.w	r2, #256	; 0x100
 800077a:	4b11      	ldr	r3, [pc, #68]	; (80007c0 <CAN_ClearITPendingBit+0xc8>)
 800077c:	609a      	str	r2, [r3, #8]
      break;
 800077e:	4770      	bx	lr
      CAN->TSR = CAN_TSR_RQCP2; /* rc_w1*/
 8000780:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000784:	4b0e      	ldr	r3, [pc, #56]	; (80007c0 <CAN_ClearITPendingBit+0xc8>)
 8000786:	609a      	str	r2, [r3, #8]
      break;
 8000788:	4770      	bx	lr
      CAN->RF0R = CAN_RF0R_FOVR0; /* rc_w1*/
 800078a:	2210      	movs	r2, #16
 800078c:	4b0c      	ldr	r3, [pc, #48]	; (80007c0 <CAN_ClearITPendingBit+0xc8>)
 800078e:	60da      	str	r2, [r3, #12]
      break;
 8000790:	4770      	bx	lr
      CAN->ESR &= ~ CAN_ESR_BOFF; /* rw */
 8000792:	4a0b      	ldr	r2, [pc, #44]	; (80007c0 <CAN_ClearITPendingBit+0xc8>)
 8000794:	6993      	ldr	r3, [r2, #24]
 8000796:	f023 0304 	bic.w	r3, r3, #4
 800079a:	6193      	str	r3, [r2, #24]
      break;
 800079c:	4770      	bx	lr
      CAN->RF1R = CAN_RF1R_FOVR1; /* rc_w1*/
 800079e:	2210      	movs	r2, #16
 80007a0:	4b07      	ldr	r3, [pc, #28]	; (80007c0 <CAN_ClearITPendingBit+0xc8>)
 80007a2:	611a      	str	r2, [r3, #16]
      break;
 80007a4:	4770      	bx	lr
      CAN->MSR = CAN_MSR_WKUI;  /* rc_w1*/
 80007a6:	2208      	movs	r2, #8
 80007a8:	4b05      	ldr	r3, [pc, #20]	; (80007c0 <CAN_ClearITPendingBit+0xc8>)
 80007aa:	605a      	str	r2, [r3, #4]
      break;
 80007ac:	4770      	bx	lr
      CAN->ESR &= ~ CAN_ESR_EWGF; /* rw */
 80007ae:	4a04      	ldr	r2, [pc, #16]	; (80007c0 <CAN_ClearITPendingBit+0xc8>)
 80007b0:	6993      	ldr	r3, [r2, #24]
 80007b2:	f023 0301 	bic.w	r3, r3, #1
 80007b6:	6193      	str	r3, [r2, #24]
      break;
 80007b8:	4770      	bx	lr
 80007ba:	4770      	bx	lr
 80007bc:	4770      	bx	lr
 80007be:	bf00      	nop
 80007c0:	40006400 	.word	0x40006400

080007c4 <FLASH_SetLatency>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_LATENCY(FLASH_Latency));
  
  /* Sets the Latency value */
  FLASH->ACR &= ACR_LATENCY_Mask;
 80007c4:	4b04      	ldr	r3, [pc, #16]	; (80007d8 <FLASH_SetLatency+0x14>)
 80007c6:	6819      	ldr	r1, [r3, #0]
 80007c8:	f001 0138 	and.w	r1, r1, #56	; 0x38
 80007cc:	6019      	str	r1, [r3, #0]
  FLASH->ACR |= FLASH_Latency;
 80007ce:	681a      	ldr	r2, [r3, #0]
 80007d0:	4302      	orrs	r2, r0
 80007d2:	601a      	str	r2, [r3, #0]
}
 80007d4:	4770      	bx	lr
 80007d6:	bf00      	nop
 80007d8:	40022000 	.word	0x40022000

080007dc <FLASH_HalfCycleAccessCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_HALFCYCLEACCESS_STATE(FLASH_HalfCycleAccess));
  
  /* Enable or disable the Half cycle access */
  FLASH->ACR &= ACR_HLFCYA_Mask;
 80007dc:	4b04      	ldr	r3, [pc, #16]	; (80007f0 <FLASH_HalfCycleAccessCmd+0x14>)
 80007de:	6819      	ldr	r1, [r3, #0]
 80007e0:	f021 0108 	bic.w	r1, r1, #8
 80007e4:	6019      	str	r1, [r3, #0]
  FLASH->ACR |= FLASH_HalfCycleAccess;
 80007e6:	681a      	ldr	r2, [r3, #0]
 80007e8:	4302      	orrs	r2, r0
 80007ea:	601a      	str	r2, [r3, #0]
}
 80007ec:	4770      	bx	lr
 80007ee:	bf00      	nop
 80007f0:	40022000 	.word	0x40022000

080007f4 <FLASH_PrefetchBufferCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_PREFETCHBUFFER_STATE(FLASH_PrefetchBuffer));
  
  /* Enable or disable the Prefetch Buffer */
  FLASH->ACR &= ACR_PRFTBE_Mask;
 80007f4:	4b04      	ldr	r3, [pc, #16]	; (8000808 <FLASH_PrefetchBufferCmd+0x14>)
 80007f6:	6819      	ldr	r1, [r3, #0]
 80007f8:	f021 0110 	bic.w	r1, r1, #16
 80007fc:	6019      	str	r1, [r3, #0]
  FLASH->ACR |= FLASH_PrefetchBuffer;
 80007fe:	681a      	ldr	r2, [r3, #0]
 8000800:	4302      	orrs	r2, r0
 8000802:	601a      	str	r2, [r3, #0]
}
 8000804:	4770      	bx	lr
 8000806:	bf00      	nop
 8000808:	40022000 	.word	0x40022000

0800080c <EXTI_DeInit>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI_DeInit(void)
{
  EXTI->IMR = 0x00000000;
 800080c:	2200      	movs	r2, #0
 800080e:	4b04      	ldr	r3, [pc, #16]	; (8000820 <EXTI_DeInit+0x14>)
  EXTI->EMR = 0x00000000;
  EXTI->RTSR = 0x00000000; 
  EXTI->FTSR = 0x00000000; 
  EXTI->PR = 0x0007FFFF;
 8000810:	4904      	ldr	r1, [pc, #16]	; (8000824 <EXTI_DeInit+0x18>)
  EXTI->IMR = 0x00000000;
 8000812:	601a      	str	r2, [r3, #0]
  EXTI->EMR = 0x00000000;
 8000814:	605a      	str	r2, [r3, #4]
  EXTI->RTSR = 0x00000000; 
 8000816:	609a      	str	r2, [r3, #8]
  EXTI->FTSR = 0x00000000; 
 8000818:	60da      	str	r2, [r3, #12]
  EXTI->PR = 0x0007FFFF;
 800081a:	6159      	str	r1, [r3, #20]
}
 800081c:	4770      	bx	lr
 800081e:	bf00      	nop
 8000820:	40010400 	.word	0x40010400
 8000824:	0007ffff 	.word	0x0007ffff

08000828 <EXTI_Init>:
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 8000828:	7983      	ldrb	r3, [r0, #6]
 800082a:	b33b      	cbz	r3, 800087c <EXTI_Init+0x54>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 800082c:	4b1d      	ldr	r3, [pc, #116]	; (80008a4 <EXTI_Init+0x7c>)
 800082e:	6801      	ldr	r1, [r0, #0]
 8000830:	681a      	ldr	r2, [r3, #0]
{
 8000832:	b410      	push	{r4}
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 8000834:	ea22 0201 	bic.w	r2, r2, r1
 8000838:	601a      	str	r2, [r3, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 800083a:	685a      	ldr	r2, [r3, #4]
 800083c:	ea22 0201 	bic.w	r2, r2, r1
 8000840:	605a      	str	r2, [r3, #4]
    
    *(vu32 *)(EXTI_BASE + (u32)EXTI_InitStruct->EXTI_Mode)|= EXTI_InitStruct->EXTI_Line;
 8000842:	7902      	ldrb	r2, [r0, #4]
 8000844:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8000848:	f502 3282 	add.w	r2, r2, #66560	; 0x10400
 800084c:	6814      	ldr	r4, [r2, #0]
 800084e:	4321      	orrs	r1, r4
 8000850:	6011      	str	r1, [r2, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 8000852:	6899      	ldr	r1, [r3, #8]
 8000854:	6802      	ldr	r2, [r0, #0]
 8000856:	ea21 0102 	bic.w	r1, r1, r2
 800085a:	6099      	str	r1, [r3, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 800085c:	68d9      	ldr	r1, [r3, #12]
 800085e:	ea21 0102 	bic.w	r1, r1, r2
 8000862:	60d9      	str	r1, [r3, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 8000864:	7941      	ldrb	r1, [r0, #5]
 8000866:	2910      	cmp	r1, #16
 8000868:	d013      	beq.n	8000892 <EXTI_Init+0x6a>
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
    }
    else
    {
      *(vu32 *)(EXTI_BASE + (u32)EXTI_InitStruct->EXTI_Trigger)|= EXTI_InitStruct->EXTI_Line;
 800086a:	f101 4380 	add.w	r3, r1, #1073741824	; 0x40000000
 800086e:	f503 3382 	add.w	r3, r3, #66560	; 0x10400
 8000872:	6819      	ldr	r1, [r3, #0]
  else
  {
    /* Disable the selected external lines */
    *(vu32 *)(EXTI_BASE + (u32)EXTI_InitStruct->EXTI_Mode)&= ~EXTI_InitStruct->EXTI_Line;
  }
}
 8000874:	bc10      	pop	{r4}
      *(vu32 *)(EXTI_BASE + (u32)EXTI_InitStruct->EXTI_Trigger)|= EXTI_InitStruct->EXTI_Line;
 8000876:	430a      	orrs	r2, r1
 8000878:	601a      	str	r2, [r3, #0]
}
 800087a:	4770      	bx	lr
    *(vu32 *)(EXTI_BASE + (u32)EXTI_InitStruct->EXTI_Mode)&= ~EXTI_InitStruct->EXTI_Line;
 800087c:	7903      	ldrb	r3, [r0, #4]
 800087e:	6801      	ldr	r1, [r0, #0]
 8000880:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000884:	f503 3382 	add.w	r3, r3, #66560	; 0x10400
 8000888:	681a      	ldr	r2, [r3, #0]
 800088a:	ea22 0201 	bic.w	r2, r2, r1
 800088e:	601a      	str	r2, [r3, #0]
 8000890:	4770      	bx	lr
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 8000892:	6899      	ldr	r1, [r3, #8]
}
 8000894:	bc10      	pop	{r4}
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 8000896:	4311      	orrs	r1, r2
 8000898:	6099      	str	r1, [r3, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 800089a:	68d9      	ldr	r1, [r3, #12]
 800089c:	430a      	orrs	r2, r1
 800089e:	60da      	str	r2, [r3, #12]
}
 80008a0:	4770      	bx	lr
 80008a2:	bf00      	nop
 80008a4:	40010400 	.word	0x40010400

080008a8 <EXTI_StructInit>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI_StructInit(EXTI_InitTypeDef* EXTI_InitStruct)
{
  EXTI_InitStruct->EXTI_Line = EXTI_LineNone;
 80008a8:	2300      	movs	r3, #0
  EXTI_InitStruct->EXTI_Mode = EXTI_Mode_Interrupt;
 80008aa:	f44f 6240 	mov.w	r2, #3072	; 0xc00
  EXTI_InitStruct->EXTI_Line = EXTI_LineNone;
 80008ae:	6003      	str	r3, [r0, #0]
  EXTI_InitStruct->EXTI_Mode = EXTI_Mode_Interrupt;
 80008b0:	8082      	strh	r2, [r0, #4]
  EXTI_InitStruct->EXTI_Trigger = EXTI_Trigger_Falling;
  EXTI_InitStruct->EXTI_LineCmd = DISABLE;
 80008b2:	7183      	strb	r3, [r0, #6]
}
 80008b4:	4770      	bx	lr
 80008b6:	bf00      	nop

080008b8 <EXTI_GenerateSWInterrupt>:
void EXTI_GenerateSWInterrupt(u32 EXTI_Line)
{
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->SWIER |= EXTI_Line;
 80008b8:	4a02      	ldr	r2, [pc, #8]	; (80008c4 <EXTI_GenerateSWInterrupt+0xc>)
 80008ba:	6913      	ldr	r3, [r2, #16]
 80008bc:	4303      	orrs	r3, r0
 80008be:	6113      	str	r3, [r2, #16]
}
 80008c0:	4770      	bx	lr
 80008c2:	bf00      	nop
 80008c4:	40010400 	.word	0x40010400

080008c8 <EXTI_GetFlagStatus>:
  FlagStatus bitstatus = RESET;

  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  if ((EXTI->PR & EXTI_Line) != (u32)RESET)
 80008c8:	4b03      	ldr	r3, [pc, #12]	; (80008d8 <EXTI_GetFlagStatus+0x10>)
 80008ca:	695b      	ldr	r3, [r3, #20]
 80008cc:	4203      	tst	r3, r0
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 80008ce:	bf14      	ite	ne
 80008d0:	2001      	movne	r0, #1
 80008d2:	2000      	moveq	r0, #0
 80008d4:	4770      	bx	lr
 80008d6:	bf00      	nop
 80008d8:	40010400 	.word	0x40010400

080008dc <EXTI_ClearFlag>:
void EXTI_ClearFlag(u32 EXTI_Line)
{
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 80008dc:	4b01      	ldr	r3, [pc, #4]	; (80008e4 <EXTI_ClearFlag+0x8>)
 80008de:	6158      	str	r0, [r3, #20]
}
 80008e0:	4770      	bx	lr
 80008e2:	bf00      	nop
 80008e4:	40010400 	.word	0x40010400

080008e8 <EXTI_GetITStatus>:
  u32 enablestatus = 0;

  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  enablestatus =  EXTI->IMR & EXTI_Line;
 80008e8:	4b05      	ldr	r3, [pc, #20]	; (8000900 <EXTI_GetITStatus+0x18>)
{
 80008ea:	4602      	mov	r2, r0
  enablestatus =  EXTI->IMR & EXTI_Line;
 80008ec:	6819      	ldr	r1, [r3, #0]

  if (((EXTI->PR & EXTI_Line) != (u32)RESET) && (enablestatus != (u32)RESET))
 80008ee:	695b      	ldr	r3, [r3, #20]
 80008f0:	4018      	ands	r0, r3
 80008f2:	d003      	beq.n	80008fc <EXTI_GetITStatus+0x14>
 80008f4:	4211      	tst	r1, r2
  {
    bitstatus = SET;
  }
  else
  {
    bitstatus = RESET;
 80008f6:	bf14      	ite	ne
 80008f8:	2001      	movne	r0, #1
 80008fa:	2000      	moveq	r0, #0
  }
  return bitstatus;
}
 80008fc:	4770      	bx	lr
 80008fe:	bf00      	nop
 8000900:	40010400 	.word	0x40010400

08000904 <EXTI_ClearITPendingBit>:
 8000904:	4b01      	ldr	r3, [pc, #4]	; (800090c <EXTI_ClearITPendingBit+0x8>)
 8000906:	6158      	str	r0, [r3, #20]
 8000908:	4770      	bx	lr
 800090a:	bf00      	nop
 800090c:	40010400 	.word	0x40010400

08000910 <ADC_DeInit>:
* Input          : - ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_DeInit(ADC_TypeDef* ADCx)
{
 8000910:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  switch (*(u32*)&ADCx)
 8000912:	4b18      	ldr	r3, [pc, #96]	; (8000974 <ADC_DeInit+0x64>)
 8000914:	4298      	cmp	r0, r3
 8000916:	d008      	beq.n	800092a <ADC_DeInit+0x1a>
 8000918:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
 800091c:	4298      	cmp	r0, r3
 800091e:	d01c      	beq.n	800095a <ADC_DeInit+0x4a>
 8000920:	f5a3 53c0 	sub.w	r3, r3, #6144	; 0x1800
 8000924:	4298      	cmp	r0, r3
 8000926:	d00c      	beq.n	8000942 <ADC_DeInit+0x32>
      break; 

    default:
      break;
  }
}
 8000928:	bd08      	pop	{r3, pc}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, ENABLE);
 800092a:	2101      	movs	r1, #1
 800092c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8000930:	f000 ff80 	bl	8001834 <RCC_APB2PeriphResetCmd>
}
 8000934:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, DISABLE);
 8000938:	2100      	movs	r1, #0
 800093a:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800093e:	f000 bf79 	b.w	8001834 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, ENABLE);
 8000942:	2101      	movs	r1, #1
 8000944:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000948:	f000 ff74 	bl	8001834 <RCC_APB2PeriphResetCmd>
}
 800094c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, DISABLE);
 8000950:	2100      	movs	r1, #0
 8000952:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000956:	f000 bf6d 	b.w	8001834 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, ENABLE);
 800095a:	2101      	movs	r1, #1
 800095c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8000960:	f000 ff68 	bl	8001834 <RCC_APB2PeriphResetCmd>
}
 8000964:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, DISABLE);
 8000968:	2100      	movs	r1, #0
 800096a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800096e:	f000 bf61 	b.w	8001834 <RCC_APB2PeriphResetCmd>
 8000972:	bf00      	nop
 8000974:	40012800 	.word	0x40012800

08000978 <ADC_Init>:
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfChannel));

  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 8000978:	6843      	ldr	r3, [r0, #4]
  /* Clear DUALMOD and SCAN bits */
  tmpreg1 &= CR1_CLEAR_Mask;
  /* Configure ADCx: Dual mode and scan conversion mode */
  /* Set DUALMOD bits according to ADC_Mode value */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  tmpreg1 |= (u32)(ADC_InitStruct->ADC_Mode | ((u32)ADC_InitStruct->ADC_ScanConvMode << 8));
 800097a:	f891 c004 	ldrb.w	ip, [r1, #4]
  tmpreg1 &= CR1_CLEAR_Mask;
 800097e:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
{
 8000982:	b410      	push	{r4}
  tmpreg1 &= CR1_CLEAR_Mask;
 8000984:	f423 7380 	bic.w	r3, r3, #256	; 0x100
  tmpreg1 |= (u32)(ADC_InitStruct->ADC_Mode | ((u32)ADC_InitStruct->ADC_ScanConvMode << 8));
 8000988:	680c      	ldr	r4, [r1, #0]
 800098a:	ea43 230c 	orr.w	r3, r3, ip, lsl #8
 800098e:	4323      	orrs	r3, r4
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 8000990:	6043      	str	r3, [r0, #4]

  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8000992:	6883      	ldr	r3, [r0, #8]
  /* Clear CONT, ALIGN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_Mask;
 8000994:	4a0a      	ldr	r2, [pc, #40]	; (80009c0 <ADC_Init+0x48>)
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (u32)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
            ((u32)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 8000996:	f891 c005 	ldrb.w	ip, [r1, #5]
  tmpreg1 &= CR2_CLEAR_Mask;
 800099a:	401a      	ands	r2, r3
 800099c:	e9d1 4302 	ldrd	r4, r3, [r1, #8]
 80009a0:	4323      	orrs	r3, r4
 80009a2:	4313      	orrs	r3, r2
  tmpreg1 |= (u32)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 80009a4:	ea43 034c 	orr.w	r3, r3, ip, lsl #1
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 80009a8:	6083      	str	r3, [r0, #8]
  tmpreg1 = ADCx->SQR1;
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (ADC_InitStruct->ADC_NbrOfChannel - 1);
 80009aa:	7c0a      	ldrb	r2, [r1, #16]
  tmpreg1 = ADCx->SQR1;
 80009ac:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  tmpreg2 |= (ADC_InitStruct->ADC_NbrOfChannel - 1);
 80009ae:	3a01      	subs	r2, #1
  tmpreg1 &= SQR1_CLEAR_Mask;
 80009b0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
  tmpreg1 |= ((u32)tmpreg2 << 20);
 80009b4:	b2d2      	uxtb	r2, r2
 80009b6:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
}
 80009ba:	bc10      	pop	{r4}
  ADCx->SQR1 = tmpreg1;
 80009bc:	62c3      	str	r3, [r0, #44]	; 0x2c
}
 80009be:	4770      	bx	lr
 80009c0:	fff1f7fd 	.word	0xfff1f7fd

080009c4 <ADC_StructInit>:
*******************************************************************************/
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
  /* Reset ADC init structure parameters values */
  /* Initialize the ADC_Mode member */
  ADC_InitStruct->ADC_Mode = ADC_Mode_Independent;
 80009c4:	2300      	movs	r3, #0

  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;

  /* Initialize the ADC_NbrOfChannel member */
  ADC_InitStruct->ADC_NbrOfChannel = 1;
 80009c6:	2201      	movs	r2, #1
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 80009c8:	e9c0 3302 	strd	r3, r3, [r0, #8]
  ADC_InitStruct->ADC_Mode = ADC_Mode_Independent;
 80009cc:	6003      	str	r3, [r0, #0]
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 80009ce:	8083      	strh	r3, [r0, #4]
  ADC_InitStruct->ADC_NbrOfChannel = 1;
 80009d0:	7402      	strb	r2, [r0, #16]
}
 80009d2:	4770      	bx	lr

080009d4 <ADC_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= CR2_ADON_Set;
 80009d4:	6883      	ldr	r3, [r0, #8]
  if (NewState != DISABLE)
 80009d6:	b119      	cbz	r1, 80009e0 <ADC_Cmd+0xc>
    ADCx->CR2 |= CR2_ADON_Set;
 80009d8:	f043 0301 	orr.w	r3, r3, #1
 80009dc:	6083      	str	r3, [r0, #8]
 80009de:	4770      	bx	lr
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= CR2_ADON_Reset;
 80009e0:	f023 0301 	bic.w	r3, r3, #1
 80009e4:	6083      	str	r3, [r0, #8]
  }
}
 80009e6:	4770      	bx	lr

080009e8 <ADC_DMACmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= CR2_DMA_Set;
 80009e8:	6883      	ldr	r3, [r0, #8]
  if (NewState != DISABLE)
 80009ea:	b119      	cbz	r1, 80009f4 <ADC_DMACmd+0xc>
    ADCx->CR2 |= CR2_DMA_Set;
 80009ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80009f0:	6083      	str	r3, [r0, #8]
 80009f2:	4770      	bx	lr
  }
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CR2 &= CR2_DMA_Reset;
 80009f4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80009f8:	6083      	str	r3, [r0, #8]
  }
}
 80009fa:	4770      	bx	lr

080009fc <ADC_ITConfig>:
  itmask = (u8)ADC_IT;

  if (NewState != DISABLE)
  {
    /* Enable the selected ADC interrupts */
    ADCx->CR1 |= itmask;
 80009fc:	6843      	ldr	r3, [r0, #4]
  itmask = (u8)ADC_IT;
 80009fe:	b2c9      	uxtb	r1, r1
  if (NewState != DISABLE)
 8000a00:	b112      	cbz	r2, 8000a08 <ADC_ITConfig+0xc>
    ADCx->CR1 |= itmask;
 8000a02:	4319      	orrs	r1, r3
 8000a04:	6041      	str	r1, [r0, #4]
 8000a06:	4770      	bx	lr
  }
  else
  {
    /* Disable the selected ADC interrupts */
    ADCx->CR1 &= (~(u32)itmask);
 8000a08:	ea23 0101 	bic.w	r1, r3, r1
 8000a0c:	6041      	str	r1, [r0, #4]
  }
}
 8000a0e:	4770      	bx	lr

08000a10 <ADC_ResetCalibration>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Resets the selected ADC calibartion registers */  
  ADCx->CR2 |= CR2_RSTCAL_Set;
 8000a10:	6883      	ldr	r3, [r0, #8]
 8000a12:	f043 0308 	orr.w	r3, r3, #8
 8000a16:	6083      	str	r3, [r0, #8]
}
 8000a18:	4770      	bx	lr
 8000a1a:	bf00      	nop

08000a1c <ADC_GetResetCalibrationStatus>:

  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of RSTCAL bit */
  if ((ADCx->CR2 & CR2_RSTCAL_Set) != (u32)RESET)
 8000a1c:	6880      	ldr	r0, [r0, #8]
    bitstatus = RESET;
  }

  /* Return the RSTCAL bit status */
  return  bitstatus;
}
 8000a1e:	f3c0 00c0 	ubfx	r0, r0, #3, #1
 8000a22:	4770      	bx	lr

08000a24 <ADC_StartCalibration>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Enable the selected ADC calibration process */  
  ADCx->CR2 |= CR2_CAL_Set;
 8000a24:	6883      	ldr	r3, [r0, #8]
 8000a26:	f043 0304 	orr.w	r3, r3, #4
 8000a2a:	6083      	str	r3, [r0, #8]
}
 8000a2c:	4770      	bx	lr
 8000a2e:	bf00      	nop

08000a30 <ADC_GetCalibrationStatus>:

  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of CAL bit */
  if ((ADCx->CR2 & CR2_CAL_Set) != (u32)RESET)
 8000a30:	6880      	ldr	r0, [r0, #8]
    bitstatus = RESET;
  }

  /* Return the CAL bit status */
  return  bitstatus;
}
 8000a32:	f3c0 0080 	ubfx	r0, r0, #2, #1
 8000a36:	4770      	bx	lr

08000a38 <ADC_SoftwareStartConvCmd>:

  if (NewState != DISABLE)
  {
    /* Enable the selected ADC conversion on external event and start the selected
       ADC conversion */
    ADCx->CR2 |= CR2_EXTTRIG_SWSTART_Set;
 8000a38:	6883      	ldr	r3, [r0, #8]
  if (NewState != DISABLE)
 8000a3a:	b119      	cbz	r1, 8000a44 <ADC_SoftwareStartConvCmd+0xc>
    ADCx->CR2 |= CR2_EXTTRIG_SWSTART_Set;
 8000a3c:	f443 03a0 	orr.w	r3, r3, #5242880	; 0x500000
 8000a40:	6083      	str	r3, [r0, #8]
 8000a42:	4770      	bx	lr
  }
  else
  {
    /* Disable the selected ADC conversion on external event and stop the selected
       ADC conversion */
    ADCx->CR2 &= CR2_EXTTRIG_SWSTART_Reset;
 8000a44:	f423 03a0 	bic.w	r3, r3, #5242880	; 0x500000
 8000a48:	6083      	str	r3, [r0, #8]
  }
}
 8000a4a:	4770      	bx	lr

08000a4c <ADC_GetSoftwareStartConvStatus>:

  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of SWSTART bit */
  if ((ADCx->CR2 & CR2_SWSTART_Set) != (u32)RESET)
 8000a4c:	6880      	ldr	r0, [r0, #8]
    bitstatus = RESET;
  }

  /* Return the SWSTART bit status */
  return  bitstatus;
}
 8000a4e:	f3c0 5080 	ubfx	r0, r0, #22, #1
 8000a52:	4770      	bx	lr

08000a54 <ADC_DiscModeChannelCountConfig>:
  /* Get the old register value */
  tmpreg1 = ADCx->CR1;
  /* Clear the old discontinuous mode channel count */
  tmpreg1 &= CR1_DISCNUM_Reset;
  /* Set the discontinuous mode channel count */
  tmpreg2 = Number - 1;
 8000a54:	1e4b      	subs	r3, r1, #1
  tmpreg1 = ADCx->CR1;
 8000a56:	6841      	ldr	r1, [r0, #4]
  tmpreg1 &= CR1_DISCNUM_Reset;
 8000a58:	f421 4160 	bic.w	r1, r1, #57344	; 0xe000
  tmpreg1 |= tmpreg2 << 13;
 8000a5c:	ea41 3143 	orr.w	r1, r1, r3, lsl #13
  /* Store the new register value */
  ADCx->CR1 = tmpreg1;
 8000a60:	6041      	str	r1, [r0, #4]
}
 8000a62:	4770      	bx	lr

08000a64 <ADC_DiscModeCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected ADC regular discontinuous mode */
    ADCx->CR1 |= CR1_DISCEN_Set;
 8000a64:	6843      	ldr	r3, [r0, #4]
  if (NewState != DISABLE)
 8000a66:	b119      	cbz	r1, 8000a70 <ADC_DiscModeCmd+0xc>
    ADCx->CR1 |= CR1_DISCEN_Set;
 8000a68:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000a6c:	6043      	str	r3, [r0, #4]
 8000a6e:	4770      	bx	lr
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    ADCx->CR1 &= CR1_DISCEN_Reset;
 8000a70:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000a74:	6043      	str	r3, [r0, #4]
  }
}
 8000a76:	4770      	bx	lr

08000a78 <ADC_RegularChannelConfig>:
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8000a78:	2909      	cmp	r1, #9
{
 8000a7a:	b510      	push	{r4, lr}
  if (ADC_Channel > ADC_Channel_9)
 8000a7c:	d92f      	bls.n	8000ade <ADC_RegularChannelConfig+0x66>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
 8000a7e:	f04f 0e07 	mov.w	lr, #7
 8000a82:	f1a1 0c0a 	sub.w	ip, r1, #10
    tmpreg1 = ADCx->SMPR1;
 8000a86:	68c4      	ldr	r4, [r0, #12]
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
 8000a88:	eb0c 0c4c 	add.w	ip, ip, ip, lsl #1
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * (ADC_Channel - 10));
 8000a8c:	fa03 f30c 	lsl.w	r3, r3, ip
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
 8000a90:	fa0e fc0c 	lsl.w	ip, lr, ip
    tmpreg1 &= ~tmpreg2;
 8000a94:	ea24 0c0c 	bic.w	ip, r4, ip
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8000a98:	ea43 030c 	orr.w	r3, r3, ip
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8000a9c:	60c3      	str	r3, [r0, #12]
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 8000a9e:	2a06      	cmp	r2, #6
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
 8000aa0:	f04f 0c1f 	mov.w	ip, #31
  if (Rank < 7)
 8000aa4:	d80c      	bhi.n	8000ac0 <ADC_RegularChannelConfig+0x48>
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
 8000aa6:	3a01      	subs	r2, #1
    tmpreg1 = ADCx->SQR3;
 8000aa8:	6b44      	ldr	r4, [r0, #52]	; 0x34
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
 8000aaa:	eb02 0282 	add.w	r2, r2, r2, lsl #2
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 1));
 8000aae:	fa01 f302 	lsl.w	r3, r1, r2
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
 8000ab2:	fa0c f202 	lsl.w	r2, ip, r2
    tmpreg1 &= ~tmpreg2;
 8000ab6:	ea24 0202 	bic.w	r2, r4, r2
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000aba:	4313      	orrs	r3, r2
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 8000abc:	6343      	str	r3, [r0, #52]	; 0x34
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 8000abe:	bd10      	pop	{r4, pc}
  else if (Rank < 13)
 8000ac0:	2a0c      	cmp	r2, #12
 8000ac2:	d81a      	bhi.n	8000afa <ADC_RegularChannelConfig+0x82>
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
 8000ac4:	3a07      	subs	r2, #7
    tmpreg1 = ADCx->SQR2;
 8000ac6:	6b04      	ldr	r4, [r0, #48]	; 0x30
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
 8000ac8:	eb02 0282 	add.w	r2, r2, r2, lsl #2
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 7));
 8000acc:	fa01 f302 	lsl.w	r3, r1, r2
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
 8000ad0:	fa0c f202 	lsl.w	r2, ip, r2
    tmpreg1 &= ~tmpreg2;
 8000ad4:	ea24 0202 	bic.w	r2, r4, r2
    tmpreg1 |= tmpreg2;
 8000ad8:	4313      	orrs	r3, r2
    ADCx->SQR2 = tmpreg1;
 8000ada:	6303      	str	r3, [r0, #48]	; 0x30
}
 8000adc:	bd10      	pop	{r4, pc}
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
 8000ade:	f04f 0c07 	mov.w	ip, #7
    tmpreg1 = ADCx->SMPR2;
 8000ae2:	6904      	ldr	r4, [r0, #16]
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
 8000ae4:	eb01 0e41 	add.w	lr, r1, r1, lsl #1
 8000ae8:	fa0c fc0e 	lsl.w	ip, ip, lr
    tmpreg2 = (u32)ADC_SampleTime << (3 * ADC_Channel);
 8000aec:	fa03 f30e 	lsl.w	r3, r3, lr
    tmpreg1 &= ~tmpreg2;
 8000af0:	ea24 040c 	bic.w	r4, r4, ip
    tmpreg1 |= tmpreg2;
 8000af4:	4323      	orrs	r3, r4
    ADCx->SMPR2 = tmpreg1;
 8000af6:	6103      	str	r3, [r0, #16]
 8000af8:	e7d1      	b.n	8000a9e <ADC_RegularChannelConfig+0x26>
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
 8000afa:	3a0d      	subs	r2, #13
    tmpreg1 = ADCx->SQR1;
 8000afc:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
 8000afe:	eb02 0282 	add.w	r2, r2, r2, lsl #2
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 13));
 8000b02:	fa01 f302 	lsl.w	r3, r1, r2
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
 8000b06:	fa0c f202 	lsl.w	r2, ip, r2
    tmpreg1 &= ~tmpreg2;
 8000b0a:	ea24 0202 	bic.w	r2, r4, r2
    tmpreg1 |= tmpreg2;
 8000b0e:	4313      	orrs	r3, r2
    ADCx->SQR1 = tmpreg1;
 8000b10:	62c3      	str	r3, [r0, #44]	; 0x2c
}
 8000b12:	bd10      	pop	{r4, pc}

08000b14 <ADC_ExternalTrigConvCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected ADC conversion on external event */
    ADCx->CR2 |= CR2_EXTTRIG_Set;
 8000b14:	6883      	ldr	r3, [r0, #8]
  if (NewState != DISABLE)
 8000b16:	b119      	cbz	r1, 8000b20 <ADC_ExternalTrigConvCmd+0xc>
    ADCx->CR2 |= CR2_EXTTRIG_Set;
 8000b18:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000b1c:	6083      	str	r3, [r0, #8]
 8000b1e:	4770      	bx	lr
  }
  else
  {
    /* Disable the selected ADC conversion on external event */
    ADCx->CR2 &= CR2_EXTTRIG_Reset;
 8000b20:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8000b24:	6083      	str	r3, [r0, #8]
  }
}
 8000b26:	4770      	bx	lr

08000b28 <ADC_GetConversionValue>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Return the selected ADC conversion value */
  return (u16) ADCx->DR;
 8000b28:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
 8000b2a:	b280      	uxth	r0, r0
 8000b2c:	4770      	bx	lr
 8000b2e:	bf00      	nop

08000b30 <ADC_GetDualModeConversionValue>:
* Return         : The Data conversion value.
*******************************************************************************/
u32 ADC_GetDualModeConversionValue(void)
{
  /* Return the dual mode conversion value */
  return (*(vu32 *) DR_ADDRESS);
 8000b30:	4b01      	ldr	r3, [pc, #4]	; (8000b38 <ADC_GetDualModeConversionValue+0x8>)
 8000b32:	f8d3 044c 	ldr.w	r0, [r3, #1100]	; 0x44c
}
 8000b36:	4770      	bx	lr
 8000b38:	40012000 	.word	0x40012000

08000b3c <ADC_AutoInjectedConvCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected ADC automatic injected group conversion */
    ADCx->CR1 |= CR1_JAUTO_Set;
 8000b3c:	6843      	ldr	r3, [r0, #4]
  if (NewState != DISABLE)
 8000b3e:	b119      	cbz	r1, 8000b48 <ADC_AutoInjectedConvCmd+0xc>
    ADCx->CR1 |= CR1_JAUTO_Set;
 8000b40:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000b44:	6043      	str	r3, [r0, #4]
 8000b46:	4770      	bx	lr
  }
  else
  {
    /* Disable the selected ADC automatic injected group conversion */
    ADCx->CR1 &= CR1_JAUTO_Reset;
 8000b48:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000b4c:	6043      	str	r3, [r0, #4]
  }
}
 8000b4e:	4770      	bx	lr

08000b50 <ADC_InjectedDiscModeCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected ADC injected discontinuous mode */
    ADCx->CR1 |= CR1_JDISCEN_Set;
 8000b50:	6843      	ldr	r3, [r0, #4]
  if (NewState != DISABLE)
 8000b52:	b119      	cbz	r1, 8000b5c <ADC_InjectedDiscModeCmd+0xc>
    ADCx->CR1 |= CR1_JDISCEN_Set;
 8000b54:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000b58:	6043      	str	r3, [r0, #4]
 8000b5a:	4770      	bx	lr
  }
  else
  {
    /* Disable the selected ADC injected discontinuous mode */
    ADCx->CR1 &= CR1_JDISCEN_Reset;
 8000b5c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000b60:	6043      	str	r3, [r0, #4]
  }
}
 8000b62:	4770      	bx	lr

08000b64 <ADC_ExternalTrigInjectedConvConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_EXT_INJEC_TRIG(ADC_ExternalTrigInjecConv));

  /* Get the old register value */
  tmpreg = ADCx->CR2;
 8000b64:	6883      	ldr	r3, [r0, #8]
  /* Clear the old external event selection for injected group */
  tmpreg &= CR2_JEXTSEL_Reset;
 8000b66:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
  /* Set the external event selection for injected group */
  tmpreg |= ADC_ExternalTrigInjecConv;
 8000b6a:	430b      	orrs	r3, r1
  /* Store the new register value */
  ADCx->CR2 = tmpreg;
 8000b6c:	6083      	str	r3, [r0, #8]
}
 8000b6e:	4770      	bx	lr

08000b70 <ADC_ExternalTrigInjectedConvCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected ADC external event selection for injected group */
    ADCx->CR2 |= CR2_JEXTTRIG_Set;
 8000b70:	6883      	ldr	r3, [r0, #8]
  if (NewState != DISABLE)
 8000b72:	b119      	cbz	r1, 8000b7c <ADC_ExternalTrigInjectedConvCmd+0xc>
    ADCx->CR2 |= CR2_JEXTTRIG_Set;
 8000b74:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000b78:	6083      	str	r3, [r0, #8]
 8000b7a:	4770      	bx	lr
  }
  else
  {
    /* Disable the selected ADC external event selection for injected group */
    ADCx->CR2 &= CR2_JEXTTRIG_Reset;
 8000b7c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000b80:	6083      	str	r3, [r0, #8]
  }
}
 8000b82:	4770      	bx	lr

08000b84 <ADC_SoftwareStartInjectedConvCmd>:

  if (NewState != DISABLE)
  {
    /* Enable the selected ADC conversion for injected group on external event and start the selected
       ADC injected conversion */
    ADCx->CR2 |= CR2_JEXTTRIG_JSWSTART_Set;
 8000b84:	6883      	ldr	r3, [r0, #8]
  if (NewState != DISABLE)
 8000b86:	b119      	cbz	r1, 8000b90 <ADC_SoftwareStartInjectedConvCmd+0xc>
    ADCx->CR2 |= CR2_JEXTTRIG_JSWSTART_Set;
 8000b88:	f443 1302 	orr.w	r3, r3, #2129920	; 0x208000
 8000b8c:	6083      	str	r3, [r0, #8]
 8000b8e:	4770      	bx	lr
  }
  else
  {
    /* Disable the selected ADC conversion on external event for injected group and stop the selected
       ADC injected conversion */
    ADCx->CR2 &= CR2_JEXTTRIG_JSWSTART_Reset;
 8000b90:	f423 1302 	bic.w	r3, r3, #2129920	; 0x208000
 8000b94:	6083      	str	r3, [r0, #8]
  }
}
 8000b96:	4770      	bx	lr

08000b98 <ADC_GetSoftwareStartInjectedConvCmdStatus>:

  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of JSWSTART bit */
  if ((ADCx->CR2 & CR2_JSWSTART_Set) != (u32)RESET)
 8000b98:	6880      	ldr	r0, [r0, #8]
    bitstatus = RESET;
  }

  /* Return the JSWSTART bit status */
  return  bitstatus;
}
 8000b9a:	f3c0 5040 	ubfx	r0, r0, #21, #1
 8000b9e:	4770      	bx	lr

08000ba0 <ADC_InjectedChannelConfig>:
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8000ba0:	2909      	cmp	r1, #9
{
 8000ba2:	b430      	push	{r4, r5}
  if (ADC_Channel > ADC_Channel_9)
 8000ba4:	d91f      	bls.n	8000be6 <ADC_InjectedChannelConfig+0x46>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3*(ADC_Channel - 10));
 8000ba6:	f04f 0c07 	mov.w	ip, #7
 8000baa:	f1a1 040a 	sub.w	r4, r1, #10
    tmpreg1 = ADCx->SMPR1;
 8000bae:	68c5      	ldr	r5, [r0, #12]
    tmpreg2 = SMPR1_SMP_Set << (3*(ADC_Channel - 10));
 8000bb0:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3*(ADC_Channel - 10));
 8000bb4:	40a3      	lsls	r3, r4
    tmpreg2 = SMPR1_SMP_Set << (3*(ADC_Channel - 10));
 8000bb6:	fa0c f404 	lsl.w	r4, ip, r4
    tmpreg1 &= ~tmpreg2;
 8000bba:	ea25 0404 	bic.w	r4, r5, r4
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8000bbe:	4323      	orrs	r3, r4
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8000bc0:	60c3      	str	r3, [r0, #12]
    ADCx->SMPR2 = tmpreg1;
  }

  /* Rank configuration */
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 8000bc2:	6b84      	ldr	r4, [r0, #56]	; 0x38
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_Set)>> 20;
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_Set << (5 * (u8)((Rank + 3) - (tmpreg3 + 1)));
 8000bc4:	1c93      	adds	r3, r2, #2
  tmpreg3 =  (tmpreg1 & JSQR_JL_Set)>> 20;
 8000bc6:	f3c4 5201 	ubfx	r2, r4, #20, #2
  tmpreg2 = JSQR_JSQ_Set << (5 * (u8)((Rank + 3) - (tmpreg3 + 1)));
 8000bca:	1a9b      	subs	r3, r3, r2
 8000bcc:	221f      	movs	r2, #31
 8000bce:	b2db      	uxtb	r3, r3
 8000bd0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
  /* Calculate the mask to set: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = (u32)ADC_Channel << (5 * (u8)((Rank + 3) - (tmpreg3 + 1)));
 8000bd4:	4099      	lsls	r1, r3
  tmpreg2 = JSQR_JSQ_Set << (5 * (u8)((Rank + 3) - (tmpreg3 + 1)));
 8000bd6:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~tmpreg2;
 8000bda:	ea24 0403 	bic.w	r4, r4, r3
  /* Set the JSQx bits for the selected rank */
  tmpreg1 |= tmpreg2;
 8000bde:	4321      	orrs	r1, r4
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 8000be0:	6381      	str	r1, [r0, #56]	; 0x38
}
 8000be2:	bc30      	pop	{r4, r5}
 8000be4:	4770      	bx	lr
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
 8000be6:	f04f 0c07 	mov.w	ip, #7
    tmpreg1 = ADCx->SMPR2;
 8000bea:	6904      	ldr	r4, [r0, #16]
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
 8000bec:	eb01 0541 	add.w	r5, r1, r1, lsl #1
 8000bf0:	fa0c fc05 	lsl.w	ip, ip, r5
    tmpreg2 = (u32)ADC_SampleTime << (3 * ADC_Channel);
 8000bf4:	40ab      	lsls	r3, r5
    tmpreg1 &= ~tmpreg2;
 8000bf6:	ea24 040c 	bic.w	r4, r4, ip
    tmpreg1 |= tmpreg2;
 8000bfa:	4323      	orrs	r3, r4
    ADCx->SMPR2 = tmpreg1;
 8000bfc:	6103      	str	r3, [r0, #16]
 8000bfe:	e7e0      	b.n	8000bc2 <ADC_InjectedChannelConfig+0x22>

08000c00 <ADC_InjectedSequencerLengthConfig>:
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
  /* Clear the old injected sequnence lenght JL bits */
  tmpreg1 &= JSQR_JL_Reset;
  /* Set the injected sequnence lenght JL bits */
  tmpreg2 = Length - 1; 
 8000c00:	1e4b      	subs	r3, r1, #1
  tmpreg1 = ADCx->JSQR;
 8000c02:	6b81      	ldr	r1, [r0, #56]	; 0x38
  tmpreg1 &= JSQR_JL_Reset;
 8000c04:	f421 1140 	bic.w	r1, r1, #3145728	; 0x300000
  tmpreg1 |= tmpreg2 << 20;
 8000c08:	ea41 5103 	orr.w	r1, r1, r3, lsl #20
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 8000c0c:	6381      	str	r1, [r0, #56]	; 0x38
}
 8000c0e:	4770      	bx	lr

08000c10 <ADC_SetInjectedOffset>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));
  assert_param(IS_ADC_OFFSET(Offset));  

  /* Set the selected injected channel data offset */
  *((vu32 *)((*(u32*)&ADCx) + ADC_InjectedChannel)) = (u32)Offset;
 8000c10:	5042      	str	r2, [r0, r1]
}
 8000c12:	4770      	bx	lr

08000c14 <ADC_GetInjectedConversionValue>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));

  /* Returns the selected injected channel conversion data value */
  return (u16) (*(vu32*) (((*(u32*)&ADCx) + ADC_InjectedChannel + JDR_Offset)));
 8000c14:	3028      	adds	r0, #40	; 0x28
 8000c16:	5840      	ldr	r0, [r0, r1]
}
 8000c18:	b280      	uxth	r0, r0
 8000c1a:	4770      	bx	lr

08000c1c <ADC_AnalogWatchdogCmd>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_ANALOG_WATCHDOG(ADC_AnalogWatchdog));

  /* Get the old register value */
  tmpreg = ADCx->CR1;
 8000c1c:	6843      	ldr	r3, [r0, #4]
  /* Clear AWDEN, AWDENJ and AWDSGL bits */
  tmpreg &= CR1_AWDMode_Reset;
 8000c1e:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8000c22:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the analog watchdog enable mode */
  tmpreg |= ADC_AnalogWatchdog;
 8000c26:	430b      	orrs	r3, r1
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
 8000c28:	6043      	str	r3, [r0, #4]
}
 8000c2a:	4770      	bx	lr

08000c2c <ADC_AnalogWatchdogThresholdsConfig>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_THRESHOLD(HighThreshold));
  assert_param(IS_ADC_THRESHOLD(LowThreshold));

  /* Set the ADCx high threshold */
  ADCx->HTR = HighThreshold;
 8000c2c:	6241      	str	r1, [r0, #36]	; 0x24
  /* Set the ADCx low threshold */
  ADCx->LTR = LowThreshold;
 8000c2e:	6282      	str	r2, [r0, #40]	; 0x28
}
 8000c30:	4770      	bx	lr
 8000c32:	bf00      	nop

08000c34 <ADC_AnalogWatchdogSingleChannelConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));

  /* Get the old register value */
  tmpreg = ADCx->CR1;
 8000c34:	6843      	ldr	r3, [r0, #4]
  /* Clear the Analog watchdog channel select bits */
  tmpreg &= CR1_AWDCH_Reset;
 8000c36:	f023 031f 	bic.w	r3, r3, #31
  /* Set the Analog watchdog channel */
  tmpreg |= ADC_Channel;
 8000c3a:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
 8000c3c:	6041      	str	r1, [r0, #4]
}
 8000c3e:	4770      	bx	lr

08000c40 <ADC_TempSensorVrefintCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the temperature sensor and Vrefint channel*/
    ADC1->CR2 |= CR2_TSVREFE_Set;
 8000c40:	4a05      	ldr	r2, [pc, #20]	; (8000c58 <ADC_TempSensorVrefintCmd+0x18>)
 8000c42:	6893      	ldr	r3, [r2, #8]
  if (NewState != DISABLE)
 8000c44:	b118      	cbz	r0, 8000c4e <ADC_TempSensorVrefintCmd+0xe>
    ADC1->CR2 |= CR2_TSVREFE_Set;
 8000c46:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000c4a:	6093      	str	r3, [r2, #8]
 8000c4c:	4770      	bx	lr
  }
  else
  {
    /* Disable the temperature sensor and Vrefint channel*/
    ADC1->CR2 &= CR2_TSVREFE_Reset;
 8000c4e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8000c52:	6093      	str	r3, [r2, #8]
  }
}
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop
 8000c58:	40012400 	.word	0x40012400

08000c5c <ADC_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (u8)RESET)
 8000c5c:	6803      	ldr	r3, [r0, #0]
 8000c5e:	4219      	tst	r1, r3
    bitstatus = RESET;
  }

  /* Return the ADC_FLAG status */
  return  bitstatus;
}
 8000c60:	bf14      	ite	ne
 8000c62:	2001      	movne	r0, #1
 8000c64:	2000      	moveq	r0, #0
 8000c66:	4770      	bx	lr

08000c68 <ADC_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CLEAR_FLAG(ADC_FLAG));

  /* Clear the selected ADC flags */
  ADCx->SR = ~(u32)ADC_FLAG;
 8000c68:	43c9      	mvns	r1, r1
 8000c6a:	6001      	str	r1, [r0, #0]
}
 8000c6c:	4770      	bx	lr
 8000c6e:	bf00      	nop

08000c70 <ADC_GetITStatus>:

  /* Get the ADC IT index */
  itmask = ADC_IT >> 8;

  /* Get the ADC_IT enable bit status */
  enablestatus = (ADCx->CR1 & (u8)ADC_IT) ;
 8000c70:	6843      	ldr	r3, [r0, #4]

  /* Check the status of the specified ADC interrupt */
  if (((ADCx->SR & itmask) != (u32)RESET) && enablestatus)
 8000c72:	6800      	ldr	r0, [r0, #0]
 8000c74:	ea10 2011 	ands.w	r0, r0, r1, lsr #8
 8000c78:	d004      	beq.n	8000c84 <ADC_GetITStatus+0x14>
  enablestatus = (ADCx->CR1 & (u8)ADC_IT) ;
 8000c7a:	b2c9      	uxtb	r1, r1
  if (((ADCx->SR & itmask) != (u32)RESET) && enablestatus)
 8000c7c:	4219      	tst	r1, r3
    bitstatus = SET;
  }
  else
  {
    /* ADC_IT is reset */
    bitstatus = RESET;
 8000c7e:	bf14      	ite	ne
 8000c80:	2001      	movne	r0, #1
 8000c82:	2000      	moveq	r0, #0
  }

  /* Return the ADC_IT status */
  return  bitstatus;
}
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <ADC_ClearITPendingBit>:

  /* Get the ADC IT index */
  itmask = (u8)(ADC_IT >> 8);

  /* Clear the selected ADC interrupt pending bits */
  ADCx->SR = ~(u32)itmask;
 8000c88:	ea6f 2111 	mvn.w	r1, r1, lsr #8
 8000c8c:	6001      	str	r1, [r0, #0]
}
 8000c8e:	4770      	bx	lr

08000c90 <DMA_DeInit>:

  /* Disable the selected DMAy Channelx */
  DMAy_Channelx->CCR &= CCR_ENABLE_Reset;

  /* Reset DMAy Channelx control register */
  DMAy_Channelx->CCR  = 0;
 8000c90:	2300      	movs	r3, #0
  DMAy_Channelx->CCR &= CCR_ENABLE_Reset;
 8000c92:	6802      	ldr	r2, [r0, #0]
  DMAy_Channelx->CPAR  = 0;
  
  /* Reset DMAy Channelx memory address register */
  DMAy_Channelx->CMAR = 0;

  switch (*(u32*)&DMAy_Channelx)
 8000c94:	493c      	ldr	r1, [pc, #240]	; (8000d88 <DMA_DeInit+0xf8>)
  DMAy_Channelx->CCR &= CCR_ENABLE_Reset;
 8000c96:	f022 0201 	bic.w	r2, r2, #1
  switch (*(u32*)&DMAy_Channelx)
 8000c9a:	4288      	cmp	r0, r1
  DMAy_Channelx->CCR &= CCR_ENABLE_Reset;
 8000c9c:	6002      	str	r2, [r0, #0]
  DMAy_Channelx->CCR  = 0;
 8000c9e:	6003      	str	r3, [r0, #0]
  DMAy_Channelx->CNDTR = 0;
 8000ca0:	6043      	str	r3, [r0, #4]
  DMAy_Channelx->CPAR  = 0;
 8000ca2:	6083      	str	r3, [r0, #8]
  DMAy_Channelx->CMAR = 0;
 8000ca4:	60c3      	str	r3, [r0, #12]
  switch (*(u32*)&DMAy_Channelx)
 8000ca6:	d041      	beq.n	8000d2c <DMA_DeInit+0x9c>
 8000ca8:	d80f      	bhi.n	8000cca <DMA_DeInit+0x3a>
 8000caa:	4b38      	ldr	r3, [pc, #224]	; (8000d8c <DMA_DeInit+0xfc>)
 8000cac:	4298      	cmp	r0, r3
 8000cae:	d043      	beq.n	8000d38 <DMA_DeInit+0xa8>
 8000cb0:	d824      	bhi.n	8000cfc <DMA_DeInit+0x6c>
 8000cb2:	3b28      	subs	r3, #40	; 0x28
 8000cb4:	4298      	cmp	r0, r3
 8000cb6:	d045      	beq.n	8000d44 <DMA_DeInit+0xb4>
 8000cb8:	3314      	adds	r3, #20
 8000cba:	4298      	cmp	r0, r3
 8000cbc:	d115      	bne.n	8000cea <DMA_DeInit+0x5a>
      DMA1->IFCR |= DMA1_Channel2_IT_Mask;
      break;

    case DMA1_Channel3_BASE:
      /* Reset interrupt pending bits for DMA1 Channel3 */
      DMA1->IFCR |= DMA1_Channel3_IT_Mask;
 8000cbe:	4a34      	ldr	r2, [pc, #208]	; (8000d90 <DMA_DeInit+0x100>)
 8000cc0:	6853      	ldr	r3, [r2, #4]
 8000cc2:	f443 6370 	orr.w	r3, r3, #3840	; 0xf00
 8000cc6:	6053      	str	r3, [r2, #4]
      break;
 8000cc8:	4770      	bx	lr
  switch (*(u32*)&DMAy_Channelx)
 8000cca:	4b32      	ldr	r3, [pc, #200]	; (8000d94 <DMA_DeInit+0x104>)
 8000ccc:	4298      	cmp	r0, r3
 8000cce:	d03f      	beq.n	8000d50 <DMA_DeInit+0xc0>
 8000cd0:	d920      	bls.n	8000d14 <DMA_DeInit+0x84>
 8000cd2:	4b31      	ldr	r3, [pc, #196]	; (8000d98 <DMA_DeInit+0x108>)
 8000cd4:	4298      	cmp	r0, r3
 8000cd6:	d041      	beq.n	8000d5c <DMA_DeInit+0xcc>
 8000cd8:	3314      	adds	r3, #20
 8000cda:	4298      	cmp	r0, r3
 8000cdc:	d150      	bne.n	8000d80 <DMA_DeInit+0xf0>
      DMA2->IFCR |= DMA2_Channel4_IT_Mask;
      break;

    case DMA2_Channel5_BASE:
      /* Reset interrupt pending bits for DMA2 Channel5 */
      DMA2->IFCR |= DMA2_Channel5_IT_Mask;
 8000cde:	4a2f      	ldr	r2, [pc, #188]	; (8000d9c <DMA_DeInit+0x10c>)
 8000ce0:	6853      	ldr	r3, [r2, #4]
 8000ce2:	f443 2370 	orr.w	r3, r3, #983040	; 0xf0000
 8000ce6:	6053      	str	r3, [r2, #4]
      break;
      
    default:
      break;
  }
}
 8000ce8:	4770      	bx	lr
  switch (*(u32*)&DMAy_Channelx)
 8000cea:	3b28      	subs	r3, #40	; 0x28
 8000cec:	4298      	cmp	r0, r3
 8000cee:	d14a      	bne.n	8000d86 <DMA_DeInit+0xf6>
      DMA1->IFCR |= DMA1_Channel1_IT_Mask;
 8000cf0:	4a27      	ldr	r2, [pc, #156]	; (8000d90 <DMA_DeInit+0x100>)
 8000cf2:	6853      	ldr	r3, [r2, #4]
 8000cf4:	f043 030f 	orr.w	r3, r3, #15
 8000cf8:	6053      	str	r3, [r2, #4]
      break;
 8000cfa:	4770      	bx	lr
  switch (*(u32*)&DMAy_Channelx)
 8000cfc:	4b28      	ldr	r3, [pc, #160]	; (8000da0 <DMA_DeInit+0x110>)
 8000cfe:	4298      	cmp	r0, r3
 8000d00:	d032      	beq.n	8000d68 <DMA_DeInit+0xd8>
 8000d02:	3314      	adds	r3, #20
 8000d04:	4298      	cmp	r0, r3
 8000d06:	d13d      	bne.n	8000d84 <DMA_DeInit+0xf4>
      DMA1->IFCR |= DMA1_Channel6_IT_Mask;
 8000d08:	4a21      	ldr	r2, [pc, #132]	; (8000d90 <DMA_DeInit+0x100>)
 8000d0a:	6853      	ldr	r3, [r2, #4]
 8000d0c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d10:	6053      	str	r3, [r2, #4]
      break;
 8000d12:	4770      	bx	lr
  switch (*(u32*)&DMAy_Channelx)
 8000d14:	3b28      	subs	r3, #40	; 0x28
 8000d16:	4298      	cmp	r0, r3
 8000d18:	d02c      	beq.n	8000d74 <DMA_DeInit+0xe4>
 8000d1a:	3314      	adds	r3, #20
 8000d1c:	4298      	cmp	r0, r3
 8000d1e:	d130      	bne.n	8000d82 <DMA_DeInit+0xf2>
      DMA2->IFCR |= DMA2_Channel2_IT_Mask;
 8000d20:	4a1e      	ldr	r2, [pc, #120]	; (8000d9c <DMA_DeInit+0x10c>)
 8000d22:	6853      	ldr	r3, [r2, #4]
 8000d24:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 8000d28:	6053      	str	r3, [r2, #4]
      break;
 8000d2a:	4770      	bx	lr
      DMA1->IFCR |= DMA1_Channel7_IT_Mask;
 8000d2c:	4a18      	ldr	r2, [pc, #96]	; (8000d90 <DMA_DeInit+0x100>)
 8000d2e:	6853      	ldr	r3, [r2, #4]
 8000d30:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
 8000d34:	6053      	str	r3, [r2, #4]
      break;
 8000d36:	4770      	bx	lr
      DMA1->IFCR |= DMA1_Channel4_IT_Mask;
 8000d38:	4a15      	ldr	r2, [pc, #84]	; (8000d90 <DMA_DeInit+0x100>)
 8000d3a:	6853      	ldr	r3, [r2, #4]
 8000d3c:	f443 4370 	orr.w	r3, r3, #61440	; 0xf000
 8000d40:	6053      	str	r3, [r2, #4]
      break;
 8000d42:	4770      	bx	lr
      DMA1->IFCR |= DMA1_Channel2_IT_Mask;
 8000d44:	4a12      	ldr	r2, [pc, #72]	; (8000d90 <DMA_DeInit+0x100>)
 8000d46:	6853      	ldr	r3, [r2, #4]
 8000d48:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 8000d4c:	6053      	str	r3, [r2, #4]
      break;
 8000d4e:	4770      	bx	lr
      DMA2->IFCR |= DMA2_Channel3_IT_Mask;
 8000d50:	4a12      	ldr	r2, [pc, #72]	; (8000d9c <DMA_DeInit+0x10c>)
 8000d52:	6853      	ldr	r3, [r2, #4]
 8000d54:	f443 6370 	orr.w	r3, r3, #3840	; 0xf00
 8000d58:	6053      	str	r3, [r2, #4]
      break;
 8000d5a:	4770      	bx	lr
      DMA2->IFCR |= DMA2_Channel4_IT_Mask;
 8000d5c:	4a0f      	ldr	r2, [pc, #60]	; (8000d9c <DMA_DeInit+0x10c>)
 8000d5e:	6853      	ldr	r3, [r2, #4]
 8000d60:	f443 4370 	orr.w	r3, r3, #61440	; 0xf000
 8000d64:	6053      	str	r3, [r2, #4]
      break;
 8000d66:	4770      	bx	lr
      DMA1->IFCR |= DMA1_Channel5_IT_Mask;
 8000d68:	4a09      	ldr	r2, [pc, #36]	; (8000d90 <DMA_DeInit+0x100>)
 8000d6a:	6853      	ldr	r3, [r2, #4]
 8000d6c:	f443 2370 	orr.w	r3, r3, #983040	; 0xf0000
 8000d70:	6053      	str	r3, [r2, #4]
      break;
 8000d72:	4770      	bx	lr
      DMA2->IFCR |= DMA2_Channel1_IT_Mask;
 8000d74:	4a09      	ldr	r2, [pc, #36]	; (8000d9c <DMA_DeInit+0x10c>)
 8000d76:	6853      	ldr	r3, [r2, #4]
 8000d78:	f043 030f 	orr.w	r3, r3, #15
 8000d7c:	6053      	str	r3, [r2, #4]
      break;
 8000d7e:	4770      	bx	lr
 8000d80:	4770      	bx	lr
 8000d82:	4770      	bx	lr
 8000d84:	4770      	bx	lr
 8000d86:	4770      	bx	lr
 8000d88:	40020080 	.word	0x40020080
 8000d8c:	40020044 	.word	0x40020044
 8000d90:	40020000 	.word	0x40020000
 8000d94:	40020430 	.word	0x40020430
 8000d98:	40020444 	.word	0x40020444
 8000d9c:	40020400 	.word	0x40020400
 8000da0:	40020058 	.word	0x40020058

08000da4 <DMA_Init>:
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 8000da4:	688b      	ldr	r3, [r1, #8]
{
 8000da6:	b410      	push	{r4}
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 8000da8:	6a0c      	ldr	r4, [r1, #32]
 8000daa:	690a      	ldr	r2, [r1, #16]
 8000dac:	4323      	orrs	r3, r4
 8000dae:	4313      	orrs	r3, r2
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000db0:	e9d1 2405 	ldrd	r2, r4, [r1, #20]
 8000db4:	4313      	orrs	r3, r2
 8000db6:	4323      	orrs	r3, r4
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000db8:	69cc      	ldr	r4, [r1, #28]
  tmpreg = DMAy_Channelx->CCR;
 8000dba:	6802      	ldr	r2, [r0, #0]
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000dbc:	4323      	orrs	r3, r4
 8000dbe:	6a4c      	ldr	r4, [r1, #36]	; 0x24
  tmpreg &= CCR_CLEAR_Mask;
 8000dc0:	f422 42ff 	bic.w	r2, r2, #32640	; 0x7f80
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000dc4:	4323      	orrs	r3, r4
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;
 8000dc6:	6a8c      	ldr	r4, [r1, #40]	; 0x28
  tmpreg &= CCR_CLEAR_Mask;
 8000dc8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;
 8000dcc:	4323      	orrs	r3, r4
  /* Write to DMAy Channelx CCR */
  DMAy_Channelx->CCR = tmpreg;

/*--------------------------- DMAy Channelx CNDTR Configuration ---------------*/
  /* Write to DMAy Channelx CNDTR */
  DMAy_Channelx->CNDTR = DMA_InitStruct->DMA_BufferSize;
 8000dce:	68cc      	ldr	r4, [r1, #12]
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 8000dd0:	4313      	orrs	r3, r2
  DMAy_Channelx->CCR = tmpreg;
 8000dd2:	6003      	str	r3, [r0, #0]
  /* Write to DMAy Channelx CPAR */
  DMAy_Channelx->CPAR = DMA_InitStruct->DMA_PeripheralBaseAddr;

/*--------------------------- DMAy Channelx CMAR Configuration ----------------*/
  /* Write to DMAy Channelx CMAR */
  DMAy_Channelx->CMAR = DMA_InitStruct->DMA_MemoryBaseAddr;
 8000dd4:	e9d1 2300 	ldrd	r2, r3, [r1]
  DMAy_Channelx->CNDTR = DMA_InitStruct->DMA_BufferSize;
 8000dd8:	6044      	str	r4, [r0, #4]
  DMAy_Channelx->CPAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 8000dda:	6082      	str	r2, [r0, #8]
}
 8000ddc:	bc10      	pop	{r4}
  DMAy_Channelx->CMAR = DMA_InitStruct->DMA_MemoryBaseAddr;
 8000dde:	60c3      	str	r3, [r0, #12]
}
 8000de0:	4770      	bx	lr
 8000de2:	bf00      	nop

08000de4 <DMA_StructInit>:
*******************************************************************************/
void DMA_StructInit(DMA_InitTypeDef* DMA_InitStruct)
{
/*-------------- Reset DMA init structure parameters values ------------------*/
  /* Initialize the DMA_PeripheralBaseAddr member */
  DMA_InitStruct->DMA_PeripheralBaseAddr = 0;
 8000de4:	2300      	movs	r3, #0

  /* Initialize the DMA_MemoryBaseAddr member */
  DMA_InitStruct->DMA_MemoryBaseAddr = 0;
 8000de6:	e9c0 3300 	strd	r3, r3, [r0]

  /* Initialize the DMA_DIR member */
  DMA_InitStruct->DMA_DIR = DMA_DIR_PeripheralSRC;

  /* Initialize the DMA_BufferSize member */
  DMA_InitStruct->DMA_BufferSize = 0;
 8000dea:	e9c0 3302 	strd	r3, r3, [r0, #8]

  /* Initialize the DMA_PeripheralInc member */
  DMA_InitStruct->DMA_PeripheralInc = DMA_PeripheralInc_Disable;

  /* Initialize the DMA_MemoryInc member */
  DMA_InitStruct->DMA_MemoryInc = DMA_MemoryInc_Disable;
 8000dee:	e9c0 3304 	strd	r3, r3, [r0, #16]

  /* Initialize the DMA_PeripheralDataSize member */
  DMA_InitStruct->DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;

  /* Initialize the DMA_MemoryDataSize member */
  DMA_InitStruct->DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 8000df2:	e9c0 3306 	strd	r3, r3, [r0, #24]

  /* Initialize the DMA_Mode member */
  DMA_InitStruct->DMA_Mode = DMA_Mode_Normal;

  /* Initialize the DMA_Priority member */
  DMA_InitStruct->DMA_Priority = DMA_Priority_Low;
 8000df6:	e9c0 3308 	strd	r3, r3, [r0, #32]

  /* Initialize the DMA_M2M member */
  DMA_InitStruct->DMA_M2M = DMA_M2M_Disable;
 8000dfa:	6283      	str	r3, [r0, #40]	; 0x28
}
 8000dfc:	4770      	bx	lr
 8000dfe:	bf00      	nop

08000e00 <DMA_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected DMAy Channelx */
    DMAy_Channelx->CCR |= CCR_ENABLE_Set;
 8000e00:	6803      	ldr	r3, [r0, #0]
  if (NewState != DISABLE)
 8000e02:	b119      	cbz	r1, 8000e0c <DMA_Cmd+0xc>
    DMAy_Channelx->CCR |= CCR_ENABLE_Set;
 8000e04:	f043 0301 	orr.w	r3, r3, #1
 8000e08:	6003      	str	r3, [r0, #0]
 8000e0a:	4770      	bx	lr
  }
  else
  {
    /* Disable the selected DMAy Channelx */
    DMAy_Channelx->CCR &= CCR_ENABLE_Reset;
 8000e0c:	f023 0301 	bic.w	r3, r3, #1
 8000e10:	6003      	str	r3, [r0, #0]
  }
}
 8000e12:	4770      	bx	lr

08000e14 <DMA_ITConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected DMA interrupts */
    DMAy_Channelx->CCR |= DMA_IT;
 8000e14:	6803      	ldr	r3, [r0, #0]
  if (NewState != DISABLE)
 8000e16:	b112      	cbz	r2, 8000e1e <DMA_ITConfig+0xa>
    DMAy_Channelx->CCR |= DMA_IT;
 8000e18:	4319      	orrs	r1, r3
 8000e1a:	6001      	str	r1, [r0, #0]
 8000e1c:	4770      	bx	lr
  }
  else
  {
    /* Disable the selected DMA interrupts */
    DMAy_Channelx->CCR &= ~DMA_IT;
 8000e1e:	ea23 0101 	bic.w	r1, r3, r1
 8000e22:	6001      	str	r1, [r0, #0]
  }
}
 8000e24:	4770      	bx	lr
 8000e26:	bf00      	nop

08000e28 <DMA_GetCurrDataCounter>:
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));

  /* Return the number of remaining data units for DMAy Channelx */
  return ((u16)(DMAy_Channelx->CNDTR));
 8000e28:	6840      	ldr	r0, [r0, #4]
}
 8000e2a:	b280      	uxth	r0, r0
 8000e2c:	4770      	bx	lr
 8000e2e:	bf00      	nop

08000e30 <DMA_GetFlagStatus>:

  /* Check the parameters */
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));

  /* Calculate the used DMA */
  if ((DMA_FLAG & FLAG_Mask) != (u32)RESET)
 8000e30:	00c3      	lsls	r3, r0, #3
  {
    /* Get DMA2 ISR register value */
    tmpreg = DMA2->ISR ;
 8000e32:	bf4c      	ite	mi
 8000e34:	4b03      	ldrmi	r3, [pc, #12]	; (8000e44 <DMA_GetFlagStatus+0x14>)
  }
  else
  {
    /* Get DMA1 ISR register value */
    tmpreg = DMA1->ISR ;
 8000e36:	4b04      	ldrpl	r3, [pc, #16]	; (8000e48 <DMA_GetFlagStatus+0x18>)
 8000e38:	681b      	ldr	r3, [r3, #0]
  }

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (u32)RESET)
 8000e3a:	4203      	tst	r3, r0
    bitstatus = RESET;
  }
  
  /* Return the DMA_FLAG status */
  return  bitstatus;
}
 8000e3c:	bf14      	ite	ne
 8000e3e:	2001      	movne	r0, #1
 8000e40:	2000      	moveq	r0, #0
 8000e42:	4770      	bx	lr
 8000e44:	40020400 	.word	0x40020400
 8000e48:	40020000 	.word	0x40020000

08000e4c <DMA_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));

  /* Calculate the used DMA */
  if ((DMA_FLAG & FLAG_Mask) != (u32)RESET)
 8000e4c:	00c3      	lsls	r3, r0, #3
  {
    /* Clear the selected DMA flags */
    DMA2->IFCR = DMA_FLAG;
 8000e4e:	bf4c      	ite	mi
 8000e50:	4b01      	ldrmi	r3, [pc, #4]	; (8000e58 <DMA_ClearFlag+0xc>)
  }
  else
  {
    /* Clear the selected DMA flags */
    DMA1->IFCR = DMA_FLAG;
 8000e52:	4b02      	ldrpl	r3, [pc, #8]	; (8000e5c <DMA_ClearFlag+0x10>)
 8000e54:	6058      	str	r0, [r3, #4]
  }
}
 8000e56:	4770      	bx	lr
 8000e58:	40020400 	.word	0x40020400
 8000e5c:	40020000 	.word	0x40020000

08000e60 <DMA_GetITStatus>:
 8000e60:	00c3      	lsls	r3, r0, #3
 8000e62:	bf4c      	ite	mi
 8000e64:	4b03      	ldrmi	r3, [pc, #12]	; (8000e74 <DMA_GetITStatus+0x14>)
 8000e66:	4b04      	ldrpl	r3, [pc, #16]	; (8000e78 <DMA_GetITStatus+0x18>)
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	4218      	tst	r0, r3
 8000e6c:	bf14      	ite	ne
 8000e6e:	2001      	movne	r0, #1
 8000e70:	2000      	moveq	r0, #0
 8000e72:	4770      	bx	lr
 8000e74:	40020400 	.word	0x40020400
 8000e78:	40020000 	.word	0x40020000

08000e7c <DMA_ClearITPendingBit>:
 8000e7c:	00c3      	lsls	r3, r0, #3
 8000e7e:	bf4c      	ite	mi
 8000e80:	4b01      	ldrmi	r3, [pc, #4]	; (8000e88 <DMA_ClearITPendingBit+0xc>)
 8000e82:	4b02      	ldrpl	r3, [pc, #8]	; (8000e8c <DMA_ClearITPendingBit+0x10>)
 8000e84:	6058      	str	r0, [r3, #4]
 8000e86:	4770      	bx	lr
 8000e88:	40020400 	.word	0x40020400
 8000e8c:	40020000 	.word	0x40020000

08000e90 <GPIO_DeInit>:
* Input          : - GPIOx: where x can be (A..G) to select the GPIO peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 8000e90:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  switch (*(u32*)&GPIOx)
 8000e92:	4b32      	ldr	r3, [pc, #200]	; (8000f5c <GPIO_DeInit+0xcc>)
 8000e94:	4298      	cmp	r0, r3
 8000e96:	d041      	beq.n	8000f1c <GPIO_DeInit+0x8c>
 8000e98:	d811      	bhi.n	8000ebe <GPIO_DeInit+0x2e>
 8000e9a:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8000e9e:	4298      	cmp	r0, r3
 8000ea0:	d046      	beq.n	8000f30 <GPIO_DeInit+0xa0>
 8000ea2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000ea6:	4298      	cmp	r0, r3
 8000ea8:	d11c      	bne.n	8000ee4 <GPIO_DeInit+0x54>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, DISABLE);
      break;

    case GPIOC_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, ENABLE);
 8000eaa:	2101      	movs	r1, #1
 8000eac:	2010      	movs	r0, #16
 8000eae:	f000 fcc1 	bl	8001834 <RCC_APB2PeriphResetCmd>
      break;                       

    default:
      break;
  }
}
 8000eb2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, DISABLE);
 8000eb6:	2100      	movs	r1, #0
 8000eb8:	2010      	movs	r0, #16
 8000eba:	f000 bcbb 	b.w	8001834 <RCC_APB2PeriphResetCmd>
  switch (*(u32*)&GPIOx)
 8000ebe:	4b28      	ldr	r3, [pc, #160]	; (8000f60 <GPIO_DeInit+0xd0>)
 8000ec0:	4298      	cmp	r0, r3
 8000ec2:	d03f      	beq.n	8000f44 <GPIO_DeInit+0xb4>
 8000ec4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000ec8:	4298      	cmp	r0, r3
 8000eca:	d119      	bne.n	8000f00 <GPIO_DeInit+0x70>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, ENABLE);
 8000ecc:	2101      	movs	r1, #1
 8000ece:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000ed2:	f000 fcaf 	bl	8001834 <RCC_APB2PeriphResetCmd>
}
 8000ed6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
 8000eda:	2100      	movs	r1, #0
 8000edc:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000ee0:	f000 bca8 	b.w	8001834 <RCC_APB2PeriphResetCmd>
  switch (*(u32*)&GPIOx)
 8000ee4:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8000ee8:	4298      	cmp	r0, r3
 8000eea:	d135      	bne.n	8000f58 <GPIO_DeInit+0xc8>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, ENABLE);
 8000eec:	2101      	movs	r1, #1
 8000eee:	2004      	movs	r0, #4
 8000ef0:	f000 fca0 	bl	8001834 <RCC_APB2PeriphResetCmd>
}
 8000ef4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, DISABLE);
 8000ef8:	2100      	movs	r1, #0
 8000efa:	2004      	movs	r0, #4
 8000efc:	f000 bc9a 	b.w	8001834 <RCC_APB2PeriphResetCmd>
  switch (*(u32*)&GPIOx)
 8000f00:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8000f04:	4298      	cmp	r0, r3
 8000f06:	d127      	bne.n	8000f58 <GPIO_DeInit+0xc8>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, ENABLE);
 8000f08:	2101      	movs	r1, #1
 8000f0a:	2040      	movs	r0, #64	; 0x40
 8000f0c:	f000 fc92 	bl	8001834 <RCC_APB2PeriphResetCmd>
}
 8000f10:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, DISABLE);
 8000f14:	2100      	movs	r1, #0
 8000f16:	2040      	movs	r0, #64	; 0x40
 8000f18:	f000 bc8c 	b.w	8001834 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, ENABLE);
 8000f1c:	2101      	movs	r1, #1
 8000f1e:	2020      	movs	r0, #32
 8000f20:	f000 fc88 	bl	8001834 <RCC_APB2PeriphResetCmd>
}
 8000f24:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, DISABLE);
 8000f28:	2100      	movs	r1, #0
 8000f2a:	2020      	movs	r0, #32
 8000f2c:	f000 bc82 	b.w	8001834 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, ENABLE);
 8000f30:	2101      	movs	r1, #1
 8000f32:	2008      	movs	r0, #8
 8000f34:	f000 fc7e 	bl	8001834 <RCC_APB2PeriphResetCmd>
}
 8000f38:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, DISABLE);
 8000f3c:	2100      	movs	r1, #0
 8000f3e:	2008      	movs	r0, #8
 8000f40:	f000 bc78 	b.w	8001834 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, ENABLE);
 8000f44:	2101      	movs	r1, #1
 8000f46:	2080      	movs	r0, #128	; 0x80
 8000f48:	f000 fc74 	bl	8001834 <RCC_APB2PeriphResetCmd>
}
 8000f4c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, DISABLE);
 8000f50:	2100      	movs	r1, #0
 8000f52:	2080      	movs	r0, #128	; 0x80
 8000f54:	f000 bc6e 	b.w	8001834 <RCC_APB2PeriphResetCmd>
}
 8000f58:	bd08      	pop	{r3, pc}
 8000f5a:	bf00      	nop
 8000f5c:	40011400 	.word	0x40011400
 8000f60:	40011c00 	.word	0x40011c00

08000f64 <GPIO_AFIODeInit>:
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_AFIODeInit(void)
{
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
 8000f64:	2101      	movs	r1, #1
{
 8000f66:	b508      	push	{r3, lr}
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
 8000f68:	4608      	mov	r0, r1
 8000f6a:	f000 fc63 	bl	8001834 <RCC_APB2PeriphResetCmd>
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, DISABLE);
}
 8000f6e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, DISABLE);
 8000f72:	2100      	movs	r1, #0
 8000f74:	2001      	movs	r0, #1
 8000f76:	f000 bc5d 	b.w	8001834 <RCC_APB2PeriphResetCmd>
 8000f7a:	bf00      	nop

08000f7c <GPIO_Init>:
*                    peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000f7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);
 8000f80:	f891 c003 	ldrb.w	ip, [r1, #3]

  if ((((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x10)) != 0x00)
 8000f84:	f01c 0f10 	tst.w	ip, #16
 8000f88:	bf18      	it	ne
 8000f8a:	788b      	ldrbne	r3, [r1, #2]
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 8000f8c:	8809      	ldrh	r1, [r1, #0]
 8000f8e:	f00c 050f 	and.w	r5, ip, #15
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
 8000f92:	bf18      	it	ne
 8000f94:	431d      	orrne	r5, r3
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 8000f96:	b2cb      	uxtb	r3, r1
 8000f98:	b31b      	cbz	r3, 8000fe2 <GPIO_Init+0x66>
  {
    tmpreg = GPIOx->CRL;

    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000f9a:	2300      	movs	r3, #0
    {
      pos = ((u32)0x01) << pinpos;
 8000f9c:	2601      	movs	r6, #1

      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
 8000f9e:	f04f 080f 	mov.w	r8, #15
    tmpreg = GPIOx->CRL;
 8000fa2:	6804      	ldr	r4, [r0, #0]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000fa4:	e002      	b.n	8000fac <GPIO_Init+0x30>
 8000fa6:	3301      	adds	r3, #1
 8000fa8:	2b08      	cmp	r3, #8
 8000faa:	d019      	beq.n	8000fe0 <GPIO_Init+0x64>
      pos = ((u32)0x01) << pinpos;
 8000fac:	fa06 f203 	lsl.w	r2, r6, r3
      if (currentpin == pos)
 8000fb0:	ea32 0701 	bics.w	r7, r2, r1
 8000fb4:	d1f7      	bne.n	8000fa6 <GPIO_Init+0x2a>
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
        {
          GPIOx->BRR = (((u32)0x01) << pinpos);
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8000fb6:	ea4f 0e83 	mov.w	lr, r3, lsl #2
        pinmask = ((u32)0x0F) << pos;
 8000fba:	fa08 f70e 	lsl.w	r7, r8, lr
        tmpreg &= ~pinmask;
 8000fbe:	ea24 0407 	bic.w	r4, r4, r7
        tmpreg |= (currentmode << pos);
 8000fc2:	fa05 fe0e 	lsl.w	lr, r5, lr
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8000fc6:	f1bc 0f28 	cmp.w	ip, #40	; 0x28
        tmpreg |= (currentmode << pos);
 8000fca:	ea4e 0404 	orr.w	r4, lr, r4
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8000fce:	d032      	beq.n	8001036 <GPIO_Init+0xba>
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8000fd0:	f1bc 0f48 	cmp.w	ip, #72	; 0x48
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000fd4:	f103 0301 	add.w	r3, r3, #1
        {
          GPIOx->BSRR = (((u32)0x01) << pinpos);
 8000fd8:	bf08      	it	eq
 8000fda:	6102      	streq	r2, [r0, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000fdc:	2b08      	cmp	r3, #8
 8000fde:	d1e5      	bne.n	8000fac <GPIO_Init+0x30>
        }
      }
    }
    GPIOx->CRL = tmpreg;
 8000fe0:	6004      	str	r4, [r0, #0]
  }

/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 8000fe2:	29ff      	cmp	r1, #255	; 0xff
 8000fe4:	d925      	bls.n	8001032 <GPIO_Init+0xb6>
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000fe6:	2300      	movs	r3, #0
    {
      pos = (((u32)0x01) << (pinpos + 0x08));
 8000fe8:	2601      	movs	r6, #1
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
 8000fea:	f04f 080f 	mov.w	r8, #15
    tmpreg = GPIOx->CRH;
 8000fee:	6844      	ldr	r4, [r0, #4]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000ff0:	e002      	b.n	8000ff8 <GPIO_Init+0x7c>
 8000ff2:	3301      	adds	r3, #1
 8000ff4:	2b08      	cmp	r3, #8
 8000ff6:	d01b      	beq.n	8001030 <GPIO_Init+0xb4>
      pos = (((u32)0x01) << (pinpos + 0x08));
 8000ff8:	f103 0208 	add.w	r2, r3, #8
 8000ffc:	fa06 f202 	lsl.w	r2, r6, r2
      if (currentpin == pos)
 8001000:	ea32 0701 	bics.w	r7, r2, r1
 8001004:	d1f5      	bne.n	8000ff2 <GPIO_Init+0x76>
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
        {
          GPIOx->BRR = (((u32)0x01) << (pinpos + 0x08));
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8001006:	ea4f 0e83 	mov.w	lr, r3, lsl #2
        pinmask = ((u32)0x0F) << pos;
 800100a:	fa08 f70e 	lsl.w	r7, r8, lr
        tmpreg &= ~pinmask;
 800100e:	ea24 0407 	bic.w	r4, r4, r7
        tmpreg |= (currentmode << pos);
 8001012:	fa05 fe0e 	lsl.w	lr, r5, lr
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8001016:	f1bc 0f28 	cmp.w	ip, #40	; 0x28
        tmpreg |= (currentmode << pos);
 800101a:	ea4e 0404 	orr.w	r4, lr, r4
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 800101e:	d00c      	beq.n	800103a <GPIO_Init+0xbe>
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8001020:	f1bc 0f48 	cmp.w	ip, #72	; 0x48
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8001024:	f103 0301 	add.w	r3, r3, #1
        {
          GPIOx->BSRR = (((u32)0x01) << (pinpos + 0x08));
 8001028:	bf08      	it	eq
 800102a:	6102      	streq	r2, [r0, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 800102c:	2b08      	cmp	r3, #8
 800102e:	d1e3      	bne.n	8000ff8 <GPIO_Init+0x7c>
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8001030:	6044      	str	r4, [r0, #4]
  }
}
 8001032:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          GPIOx->BRR = (((u32)0x01) << pinpos);
 8001036:	6142      	str	r2, [r0, #20]
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8001038:	e7b5      	b.n	8000fa6 <GPIO_Init+0x2a>
          GPIOx->BRR = (((u32)0x01) << (pinpos + 0x08));
 800103a:	6142      	str	r2, [r0, #20]
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 800103c:	e7d9      	b.n	8000ff2 <GPIO_Init+0x76>
 800103e:	bf00      	nop

08001040 <GPIO_StructInit>:
* Return         : None
*******************************************************************************/
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8001040:	f64f 72ff 	movw	r2, #65535	; 0xffff
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 8001044:	f240 4302 	movw	r3, #1026	; 0x402
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8001048:	8002      	strh	r2, [r0, #0]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 800104a:	8043      	strh	r3, [r0, #2]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN_FLOATING;
}
 800104c:	4770      	bx	lr
 800104e:	bf00      	nop

08001050 <GPIO_ReadInputDataBit>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->IDR & GPIO_Pin) != (u32)Bit_RESET)
 8001050:	6883      	ldr	r3, [r0, #8]
 8001052:	4219      	tst	r1, r3
  else
  {
    bitstatus = (u8)Bit_RESET;
  }
  return bitstatus;
}
 8001054:	bf14      	ite	ne
 8001056:	2001      	movne	r0, #1
 8001058:	2000      	moveq	r0, #0
 800105a:	4770      	bx	lr

0800105c <GPIO_ReadInputData>:
u16 GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  return ((u16)GPIOx->IDR);
 800105c:	6880      	ldr	r0, [r0, #8]
}
 800105e:	b280      	uxth	r0, r0
 8001060:	4770      	bx	lr
 8001062:	bf00      	nop

08001064 <GPIO_ReadOutputDataBit>:

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->ODR & GPIO_Pin) != (u32)Bit_RESET)
 8001064:	68c3      	ldr	r3, [r0, #12]
 8001066:	4219      	tst	r1, r3
  else
  {
    bitstatus = (u8)Bit_RESET;
  }
  return bitstatus;
}
 8001068:	bf14      	ite	ne
 800106a:	2001      	movne	r0, #1
 800106c:	2000      	moveq	r0, #0
 800106e:	4770      	bx	lr

08001070 <GPIO_ReadOutputData>:
u16 GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
    
  return ((u16)GPIOx->ODR);
 8001070:	68c0      	ldr	r0, [r0, #12]
}
 8001072:	b280      	uxth	r0, r0
 8001074:	4770      	bx	lr
 8001076:	bf00      	nop

08001078 <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 8001078:	6101      	str	r1, [r0, #16]
}
 800107a:	4770      	bx	lr

0800107c <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 800107c:	6141      	str	r1, [r0, #20]
}
 800107e:	4770      	bx	lr

08001080 <GPIO_WriteBit>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal)); 
  
  if (BitVal != Bit_RESET)
 8001080:	b10a      	cbz	r2, 8001086 <GPIO_WriteBit+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001082:	6101      	str	r1, [r0, #16]
 8001084:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = GPIO_Pin;
 8001086:	6141      	str	r1, [r0, #20]
  }
}
 8001088:	4770      	bx	lr
 800108a:	bf00      	nop

0800108c <GPIO_Write>:
void GPIO_Write(GPIO_TypeDef* GPIOx, u16 PortVal)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  GPIOx->ODR = PortVal;
 800108c:	60c1      	str	r1, [r0, #12]
}
 800108e:	4770      	bx	lr

08001090 <GPIO_PinLockConfig>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  tmp |= GPIO_Pin;
 8001090:	f441 3380 	orr.w	r3, r1, #65536	; 0x10000
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8001094:	6183      	str	r3, [r0, #24]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
 8001096:	6181      	str	r1, [r0, #24]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8001098:	6183      	str	r3, [r0, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 800109a:	6983      	ldr	r3, [r0, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 800109c:	6983      	ldr	r3, [r0, #24]
}
 800109e:	4770      	bx	lr

080010a0 <GPIO_EventOutputConfig>:
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
  /* Clear the PORT[6:4] and PIN[3:0] bits */
  tmpreg &= EVCR_PORTPINCONFIG_MASK;
 80010a0:	f64f 7c80 	movw	ip, #65408	; 0xff80
  tmpreg = AFIO->EVCR;
 80010a4:	4a04      	ldr	r2, [pc, #16]	; (80010b8 <GPIO_EventOutputConfig+0x18>)
 80010a6:	6813      	ldr	r3, [r2, #0]
  tmpreg &= EVCR_PORTPINCONFIG_MASK;
 80010a8:	ea03 030c 	and.w	r3, r3, ip
 80010ac:	430b      	orrs	r3, r1
  tmpreg |= (u32)GPIO_PortSource << 0x04;
  tmpreg |= GPIO_PinSource;
 80010ae:	ea43 1300 	orr.w	r3, r3, r0, lsl #4

  AFIO->EVCR = tmpreg;
 80010b2:	6013      	str	r3, [r2, #0]
}
 80010b4:	4770      	bx	lr
 80010b6:	bf00      	nop
 80010b8:	40010000 	.word	0x40010000

080010bc <GPIO_EventOutputCmd>:
void GPIO_EventOutputCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(vu32 *) EVCR_EVOE_BB = (u32)NewState;
 80010bc:	4b01      	ldr	r3, [pc, #4]	; (80010c4 <GPIO_EventOutputCmd+0x8>)
 80010be:	61d8      	str	r0, [r3, #28]
}
 80010c0:	4770      	bx	lr
 80010c2:	bf00      	nop
 80010c4:	42200000 	.word	0x42200000

080010c8 <GPIO_PinRemapConfig>:

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 80010c8:	4a16      	ldr	r2, [pc, #88]	; (8001124 <GPIO_PinRemapConfig+0x5c>)

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 80010ca:	f400 1c40 	and.w	ip, r0, #3145728	; 0x300000
 80010ce:	f5bc 1f40 	cmp.w	ip, #3145728	; 0x300000
{
 80010d2:	b510      	push	{r4, lr}
  tmpreg = AFIO->MAPR;
 80010d4:	6853      	ldr	r3, [r2, #4]
  tmp = GPIO_Remap & LSB_MASK;
 80010d6:	fa1f fe80 	uxth.w	lr, r0
  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 80010da:	d01b      	beq.n	8001114 <GPIO_PinRemapConfig+0x4c>
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
 80010dc:	02c2      	lsls	r2, r0, #11
 80010de:	d510      	bpl.n	8001102 <GPIO_PinRemapConfig+0x3a>
  {
    tmp1 = ((u32)0x03) << tmpmask;
 80010e0:	2203      	movs	r2, #3
  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
 80010e2:	f3c0 4403 	ubfx	r4, r0, #16, #4
    tmp1 = ((u32)0x03) << tmpmask;
 80010e6:	40a2      	lsls	r2, r4
    tmpreg &= ~tmp1;
 80010e8:	ea23 0302 	bic.w	r3, r3, r2
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
 80010ec:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }

  if (NewState != DISABLE)
 80010f0:	b121      	cbz	r1, 80010fc <GPIO_PinRemapConfig+0x34>
  {
    tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10));
 80010f2:	0d40      	lsrs	r0, r0, #21
 80010f4:	0100      	lsls	r0, r0, #4
 80010f6:	fa0e f000 	lsl.w	r0, lr, r0
 80010fa:	4303      	orrs	r3, r0
  }

  AFIO->MAPR = tmpreg;
 80010fc:	4a09      	ldr	r2, [pc, #36]	; (8001124 <GPIO_PinRemapConfig+0x5c>)
 80010fe:	6053      	str	r3, [r2, #4]
}
 8001100:	bd10      	pop	{r4, pc}
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 8001102:	0d42      	lsrs	r2, r0, #21
 8001104:	0112      	lsls	r2, r2, #4
 8001106:	fa0e f202 	lsl.w	r2, lr, r2
 800110a:	ea23 0302 	bic.w	r3, r3, r2
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
 800110e:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
 8001112:	e7ed      	b.n	80010f0 <GPIO_PinRemapConfig+0x28>
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 8001114:	6854      	ldr	r4, [r2, #4]
    tmpreg &= DBGAFR_SWJCFG_MASK;
 8001116:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 800111a:	f024 6470 	bic.w	r4, r4, #251658240	; 0xf000000
 800111e:	6054      	str	r4, [r2, #4]
 8001120:	e7e6      	b.n	80010f0 <GPIO_PinRemapConfig+0x28>
 8001122:	bf00      	nop
 8001124:	40010000 	.word	0x40010000

08001128 <GPIO_EXTILineConfig>:

  /* Check the parameters */
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((u32)0x0F) << (0x04 * (GPIO_PinSource & (u8)0x03));
 8001128:	f04f 0c0f 	mov.w	ip, #15
 800112c:	f001 03fc 	and.w	r3, r1, #252	; 0xfc
 8001130:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001134:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8001138:	f001 0103 	and.w	r1, r1, #3

  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
 800113c:	689a      	ldr	r2, [r3, #8]
  tmp = ((u32)0x0F) << (0x04 * (GPIO_PinSource & (u8)0x03));
 800113e:	0089      	lsls	r1, r1, #2
 8001140:	fa0c fc01 	lsl.w	ip, ip, r1
  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
 8001144:	ea22 020c 	bic.w	r2, r2, ip
 8001148:	609a      	str	r2, [r3, #8]
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((u32)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (u8)0x03)));
 800114a:	689a      	ldr	r2, [r3, #8]
 800114c:	4088      	lsls	r0, r1
 800114e:	4310      	orrs	r0, r2
 8001150:	6098      	str	r0, [r3, #8]
}
 8001152:	4770      	bx	lr

08001154 <NVIC_DeInit>:
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
  
  for(index = 0; index < 0x0F; index++)
 8001154:	2300      	movs	r3, #0
{
 8001156:	b410      	push	{r4}
  NVIC->ICER[1] = 0x0FFFFFFF;
 8001158:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
  NVIC->ICER[0] = 0xFFFFFFFF;
 800115c:	f04f 34ff 	mov.w	r4, #4294967295
  {
     NVIC->IPR[index] = 0x00000000;
 8001160:	4618      	mov	r0, r3
  NVIC->ICER[0] = 0xFFFFFFFF;
 8001162:	4909      	ldr	r1, [pc, #36]	; (8001188 <NVIC_DeInit+0x34>)
 8001164:	f8c1 4080 	str.w	r4, [r1, #128]	; 0x80
  NVIC->ICER[1] = 0x0FFFFFFF;
 8001168:	f8c1 2084 	str.w	r2, [r1, #132]	; 0x84
  NVIC->ICPR[0] = 0xFFFFFFFF;
 800116c:	f8c1 4180 	str.w	r4, [r1, #384]	; 0x180
  NVIC->ICPR[1] = 0x0FFFFFFF;
 8001170:	f8c1 2184 	str.w	r2, [r1, #388]	; 0x184
     NVIC->IPR[index] = 0x00000000;
 8001174:	f103 02c0 	add.w	r2, r3, #192	; 0xc0
  for(index = 0; index < 0x0F; index++)
 8001178:	3301      	adds	r3, #1
 800117a:	2b0f      	cmp	r3, #15
     NVIC->IPR[index] = 0x00000000;
 800117c:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
  for(index = 0; index < 0x0F; index++)
 8001180:	d1f8      	bne.n	8001174 <NVIC_DeInit+0x20>
  } 
}
 8001182:	bc10      	pop	{r4}
 8001184:	4770      	bx	lr
 8001186:	bf00      	nop
 8001188:	e000e100 	.word	0xe000e100

0800118c <NVIC_SCBDeInit>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SCBDeInit(void)
{
 800118c:	b410      	push	{r4}
  u32 index = 0x00;
  
  SCB->ICSR = 0x0A000000;
  SCB->VTOR = 0x00000000;
 800118e:	2200      	movs	r2, #0
  for(index = 0; index < 0x03; index++)
  {
     SCB->SHPR[index] = 0;
  }
  SCB->SHCSR = 0x00000000;
  SCB->CFSR = 0xFFFFFFFF;
 8001190:	f04f 31ff 	mov.w	r1, #4294967295
  SCB->ICSR = 0x0A000000;
 8001194:	f04f 6420 	mov.w	r4, #167772160	; 0xa000000
 8001198:	4b07      	ldr	r3, [pc, #28]	; (80011b8 <NVIC_SCBDeInit+0x2c>)
  SCB->AIRCR = AIRCR_VECTKEY_MASK;
 800119a:	4808      	ldr	r0, [pc, #32]	; (80011bc <NVIC_SCBDeInit+0x30>)
  SCB->ICSR = 0x0A000000;
 800119c:	605c      	str	r4, [r3, #4]
  SCB->VTOR = 0x00000000;
 800119e:	609a      	str	r2, [r3, #8]
  SCB->HFSR = 0xFFFFFFFF;
  SCB->DFSR = 0xFFFFFFFF;
}
 80011a0:	bc10      	pop	{r4}
  SCB->AIRCR = AIRCR_VECTKEY_MASK;
 80011a2:	60d8      	str	r0, [r3, #12]
  SCB->SCR = 0x00000000;
 80011a4:	611a      	str	r2, [r3, #16]
  SCB->CCR = 0x00000000;
 80011a6:	615a      	str	r2, [r3, #20]
     SCB->SHPR[index] = 0;
 80011a8:	619a      	str	r2, [r3, #24]
 80011aa:	61da      	str	r2, [r3, #28]
 80011ac:	621a      	str	r2, [r3, #32]
  SCB->SHCSR = 0x00000000;
 80011ae:	625a      	str	r2, [r3, #36]	; 0x24
  SCB->CFSR = 0xFFFFFFFF;
 80011b0:	6299      	str	r1, [r3, #40]	; 0x28
  SCB->HFSR = 0xFFFFFFFF;
 80011b2:	62d9      	str	r1, [r3, #44]	; 0x2c
  SCB->DFSR = 0xFFFFFFFF;
 80011b4:	6319      	str	r1, [r3, #48]	; 0x30
}
 80011b6:	4770      	bx	lr
 80011b8:	e000ed00 	.word	0xe000ed00
 80011bc:	05fa0000 	.word	0x05fa0000

080011c0 <NVIC_PriorityGroupConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 80011c0:	4b03      	ldr	r3, [pc, #12]	; (80011d0 <NVIC_PriorityGroupConfig+0x10>)
 80011c2:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 80011c6:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
 80011ca:	60d8      	str	r0, [r3, #12]
}
 80011cc:	4770      	bx	lr
 80011ce:	bf00      	nop
 80011d0:	e000ed00 	.word	0xe000ed00

080011d4 <NVIC_Init>:
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_InitStruct->NVIC_IRQChannel));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80011d4:	78c3      	ldrb	r3, [r0, #3]
 80011d6:	b3c3      	cbz	r3, 800124a <NVIC_Init+0x76>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 80011d8:	4a22      	ldr	r2, [pc, #136]	; (8001264 <NVIC_Init+0x90>)
{
 80011da:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 80011de:	68d2      	ldr	r2, [r2, #12]

    NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)] = tmpreg;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
 80011e0:	f04f 0901 	mov.w	r9, #1
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 80011e4:	ea6f 0c02 	mvn.w	ip, r2
    tmpsub = tmpsub >> tmppriority;
 80011e8:	230f      	movs	r3, #15
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 80011ea:	27ff      	movs	r7, #255	; 0xff
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 80011ec:	7801      	ldrb	r1, [r0, #0]
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 80011ee:	f890 8001 	ldrb.w	r8, [r0, #1]
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 80011f2:	7882      	ldrb	r2, [r0, #2]
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
 80011f4:	f001 041f 	and.w	r4, r1, #31
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 80011f8:	f3cc 2c02 	ubfx	ip, ip, #8, #3
    tmppre = (0x4 - tmppriority);
 80011fc:	f001 00fc 	and.w	r0, r1, #252	; 0xfc
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
 8001200:	fa09 f404 	lsl.w	r4, r9, r4
    tmpsub = tmpsub >> tmppriority;
 8001204:	fa23 f30c 	lsr.w	r3, r3, ip
    tmppre = (0x4 - tmppriority);
 8001208:	f1cc 0904 	rsb	r9, ip, #4
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 800120c:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8001210:	fa08 f809 	lsl.w	r8, r8, r9
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8001214:	4013      	ands	r3, r2
 8001216:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 800121a:	f001 0e03 	and.w	lr, r1, #3
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 800121e:	ea43 0308 	orr.w	r3, r3, r8
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
 8001222:	f8d0 6300 	ldr.w	r6, [r0, #768]	; 0x300
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 8001226:	ea4f 0ece 	mov.w	lr, lr, lsl #3
    tmppriority = tmppriority << 0x04;
 800122a:	011b      	lsls	r3, r3, #4
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 800122c:	fa03 f30e 	lsl.w	r3, r3, lr
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 8001230:	fa07 f70e 	lsl.w	r7, r7, lr
 8001234:	4073      	eors	r3, r6
    NVIC->ISER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8001236:	4d0c      	ldr	r5, [pc, #48]	; (8001268 <NVIC_Init+0x94>)
 8001238:	403b      	ands	r3, r7
 800123a:	0949      	lsrs	r1, r1, #5
    tmpreg |= tmppriority;
 800123c:	4073      	eors	r3, r6
    NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)] = tmpreg;
 800123e:	f8c0 3300 	str.w	r3, [r0, #768]	; 0x300
    NVIC->ISER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8001242:	f845 4021 	str.w	r4, [r5, r1, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
  }
}
 8001246:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
 800124a:	2101      	movs	r1, #1
 800124c:	7803      	ldrb	r3, [r0, #0]
    NVIC->ICER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 800124e:	4806      	ldr	r0, [pc, #24]	; (8001268 <NVIC_Init+0x94>)
 8001250:	095a      	lsrs	r2, r3, #5
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
 8001252:	f003 031f 	and.w	r3, r3, #31
    NVIC->ICER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8001256:	3220      	adds	r2, #32
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
 8001258:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ICER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 800125c:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8001260:	4770      	bx	lr
 8001262:	bf00      	nop
 8001264:	e000ed00 	.word	0xe000ed00
 8001268:	e000e100 	.word	0xe000e100

0800126c <NVIC_StructInit>:
* Return         : None
*******************************************************************************/
void NVIC_StructInit(NVIC_InitTypeDef* NVIC_InitStruct)
{
  /* NVIC_InitStruct members default value */
  NVIC_InitStruct->NVIC_IRQChannel = 0x00;
 800126c:	2300      	movs	r3, #0
 800126e:	7003      	strb	r3, [r0, #0]
  NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority = 0x00;
 8001270:	7043      	strb	r3, [r0, #1]
  NVIC_InitStruct->NVIC_IRQChannelSubPriority = 0x00;
 8001272:	7083      	strb	r3, [r0, #2]
  NVIC_InitStruct->NVIC_IRQChannelCmd = DISABLE;
 8001274:	70c3      	strb	r3, [r0, #3]
}
 8001276:	4770      	bx	lr

08001278 <NVIC_SETPRIMASK>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SETPRIMASK(void)
{
  __SETPRIMASK();
 8001278:	f7fe bf6f 	b.w	800015a <__SETPRIMASK>

0800127c <NVIC_RESETPRIMASK>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_RESETPRIMASK(void)
{
  __RESETPRIMASK();
 800127c:	f7fe bf6f 	b.w	800015e <__RESETPRIMASK>

08001280 <NVIC_SETFAULTMASK>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SETFAULTMASK(void)
{
  __SETFAULTMASK();
 8001280:	f7fe bf6f 	b.w	8000162 <__SETFAULTMASK>

08001284 <NVIC_RESETFAULTMASK>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_RESETFAULTMASK(void)
{
  __RESETFAULTMASK();
 8001284:	f7fe bf6f 	b.w	8000166 <__RESETFAULTMASK>

08001288 <NVIC_BASEPRICONFIG>:
void NVIC_BASEPRICONFIG(u32 NewPriority)
{
  /* Check the parameters */
  assert_param(IS_NVIC_BASE_PRI(NewPriority));
  
  __BASEPRICONFIG(NewPriority << 0x04);
 8001288:	0100      	lsls	r0, r0, #4
 800128a:	f7fe bf6e 	b.w	800016a <__BASEPRICONFIG>
 800128e:	bf00      	nop

08001290 <NVIC_GetBASEPRI>:
* Output         : None
* Return         : BASEPRI register value
*******************************************************************************/
u32 NVIC_GetBASEPRI(void)
{
  return (__GetBASEPRI());
 8001290:	f7fe bf6e 	b.w	8000170 <__GetBASEPRI>

08001294 <NVIC_GetCurrentPendingIRQChannel>:
* Output         : None
* Return         : Pending IRQ Channel Identifier.
*******************************************************************************/
u16 NVIC_GetCurrentPendingIRQChannel(void)
{
  return ((u16)((SCB->ICSR & (u32)0x003FF000) >> 0x0C));
 8001294:	4b02      	ldr	r3, [pc, #8]	; (80012a0 <NVIC_GetCurrentPendingIRQChannel+0xc>)
 8001296:	6858      	ldr	r0, [r3, #4]
}
 8001298:	f3c0 3009 	ubfx	r0, r0, #12, #10
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop
 80012a0:	e000ed00 	.word	0xe000ed00

080012a4 <NVIC_GetIRQChannelPendingBitStatus>:
  u32 tmp = 0x00;
  
  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  tmp = ((u32)0x01 << (NVIC_IRQChannel & (u32)0x1F));
 80012a4:	2301      	movs	r3, #1

  if (((NVIC->ISPR[(NVIC_IRQChannel >> 0x05)]) & tmp) == tmp)
 80012a6:	4907      	ldr	r1, [pc, #28]	; (80012c4 <NVIC_GetIRQChannelPendingBitStatus+0x20>)
 80012a8:	0942      	lsrs	r2, r0, #5
 80012aa:	3240      	adds	r2, #64	; 0x40
 80012ac:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
  tmp = ((u32)0x01 << (NVIC_IRQChannel & (u32)0x1F));
 80012b0:	f000 001f 	and.w	r0, r0, #31
 80012b4:	fa03 f000 	lsl.w	r0, r3, r0
  if (((NVIC->ISPR[(NVIC_IRQChannel >> 0x05)]) & tmp) == tmp)
 80012b8:	ea30 0302 	bics.w	r3, r0, r2
  else
  {
    pendingirqstatus = RESET;
  }
  return pendingirqstatus;
}
 80012bc:	bf0c      	ite	eq
 80012be:	2001      	moveq	r0, #1
 80012c0:	2000      	movne	r0, #0
 80012c2:	4770      	bx	lr
 80012c4:	e000e100 	.word	0xe000e100

080012c8 <NVIC_SetIRQChannelPendingBit>:
void NVIC_SetIRQChannelPendingBit(u8 NVIC_IRQChannel)
{
  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  *(vu32*) 0xE000EF00 = (u32)NVIC_IRQChannel;
 80012c8:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80012cc:	f8c3 0f00 	str.w	r0, [r3, #3840]	; 0xf00
}
 80012d0:	4770      	bx	lr
 80012d2:	bf00      	nop

080012d4 <NVIC_ClearIRQChannelPendingBit>:
void NVIC_ClearIRQChannelPendingBit(u8 NVIC_IRQChannel)
{
  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  NVIC->ICPR[(NVIC_IRQChannel >> 0x05)] = (u32)0x01 << (NVIC_IRQChannel & (u32)0x1F);
 80012d4:	2201      	movs	r2, #1
 80012d6:	0943      	lsrs	r3, r0, #5
 80012d8:	4904      	ldr	r1, [pc, #16]	; (80012ec <NVIC_ClearIRQChannelPendingBit+0x18>)
 80012da:	f000 001f 	and.w	r0, r0, #31
 80012de:	fa02 f000 	lsl.w	r0, r2, r0
 80012e2:	3360      	adds	r3, #96	; 0x60
 80012e4:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
}
 80012e8:	4770      	bx	lr
 80012ea:	bf00      	nop
 80012ec:	e000e100 	.word	0xe000e100

080012f0 <NVIC_GetCurrentActiveHandler>:
* Output         : None
* Return         : Active Handler Identifier.
*******************************************************************************/
u16 NVIC_GetCurrentActiveHandler(void)
{
  return ((u16)(SCB->ICSR & (u32)0x3FF));
 80012f0:	4b02      	ldr	r3, [pc, #8]	; (80012fc <NVIC_GetCurrentActiveHandler+0xc>)
 80012f2:	6858      	ldr	r0, [r3, #4]
}
 80012f4:	f3c0 0009 	ubfx	r0, r0, #0, #10
 80012f8:	4770      	bx	lr
 80012fa:	bf00      	nop
 80012fc:	e000ed00 	.word	0xe000ed00

08001300 <NVIC_GetIRQChannelActiveBitStatus>:
  u32 tmp = 0x00;

  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  tmp = ((u32)0x01 << (NVIC_IRQChannel & (u32)0x1F));
 8001300:	2301      	movs	r3, #1

  if (((NVIC->IABR[(NVIC_IRQChannel >> 0x05)]) & tmp) == tmp )
 8001302:	4907      	ldr	r1, [pc, #28]	; (8001320 <NVIC_GetIRQChannelActiveBitStatus+0x20>)
 8001304:	0942      	lsrs	r2, r0, #5
 8001306:	3280      	adds	r2, #128	; 0x80
 8001308:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
  tmp = ((u32)0x01 << (NVIC_IRQChannel & (u32)0x1F));
 800130c:	f000 001f 	and.w	r0, r0, #31
 8001310:	fa03 f000 	lsl.w	r0, r3, r0
  if (((NVIC->IABR[(NVIC_IRQChannel >> 0x05)]) & tmp) == tmp )
 8001314:	ea30 0302 	bics.w	r3, r0, r2
  else
  {
    activeirqstatus = RESET;
  }
  return activeirqstatus;
}
 8001318:	bf0c      	ite	eq
 800131a:	2001      	moveq	r0, #1
 800131c:	2000      	movne	r0, #0
 800131e:	4770      	bx	lr
 8001320:	e000e100 	.word	0xe000e100

08001324 <NVIC_GetCPUID>:
* Output         : None
* Return         : CPU ID.
*******************************************************************************/
u32 NVIC_GetCPUID(void)
{
  return (SCB->CPUID);
 8001324:	4b01      	ldr	r3, [pc, #4]	; (800132c <NVIC_GetCPUID+0x8>)
 8001326:	6818      	ldr	r0, [r3, #0]
}
 8001328:	4770      	bx	lr
 800132a:	bf00      	nop
 800132c:	e000ed00 	.word	0xe000ed00

08001330 <NVIC_SetVectorTable>:
{ 
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (u32)0x1FFFFF80);
 8001330:	f021 4160 	bic.w	r1, r1, #3758096384	; 0xe0000000
 8001334:	4b02      	ldr	r3, [pc, #8]	; (8001340 <NVIC_SetVectorTable+0x10>)
 8001336:	f021 017f 	bic.w	r1, r1, #127	; 0x7f
 800133a:	4301      	orrs	r1, r0
 800133c:	6099      	str	r1, [r3, #8]
}
 800133e:	4770      	bx	lr
 8001340:	e000ed00 	.word	0xe000ed00

08001344 <NVIC_GenerateSystemReset>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_GenerateSystemReset(void)
{
  SCB->AIRCR = AIRCR_VECTKEY_MASK | (u32)0x04;
 8001344:	4b01      	ldr	r3, [pc, #4]	; (800134c <NVIC_GenerateSystemReset+0x8>)
 8001346:	4a02      	ldr	r2, [pc, #8]	; (8001350 <NVIC_GenerateSystemReset+0xc>)
 8001348:	60da      	str	r2, [r3, #12]
}
 800134a:	4770      	bx	lr
 800134c:	e000ed00 	.word	0xe000ed00
 8001350:	05fa0004 	.word	0x05fa0004

08001354 <NVIC_GenerateCoreReset>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_GenerateCoreReset(void)
{
  SCB->AIRCR = AIRCR_VECTKEY_MASK | (u32)0x01;
 8001354:	4b01      	ldr	r3, [pc, #4]	; (800135c <NVIC_GenerateCoreReset+0x8>)
 8001356:	4a02      	ldr	r2, [pc, #8]	; (8001360 <NVIC_GenerateCoreReset+0xc>)
 8001358:	60da      	str	r2, [r3, #12]
}
 800135a:	4770      	bx	lr
 800135c:	e000ed00 	.word	0xe000ed00
 8001360:	05fa0001 	.word	0x05fa0001

08001364 <NVIC_SystemLPConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
 8001364:	b121      	cbz	r1, 8001370 <NVIC_SystemLPConfig+0xc>
  {
    SCB->SCR |= LowPowerMode;
 8001366:	4b05      	ldr	r3, [pc, #20]	; (800137c <NVIC_SystemLPConfig+0x18>)
 8001368:	691a      	ldr	r2, [r3, #16]
 800136a:	4310      	orrs	r0, r2
 800136c:	6118      	str	r0, [r3, #16]
 800136e:	4770      	bx	lr
  }
  else
  {
    SCB->SCR &= (u32)(~(u32)LowPowerMode);
 8001370:	4a02      	ldr	r2, [pc, #8]	; (800137c <NVIC_SystemLPConfig+0x18>)
 8001372:	6913      	ldr	r3, [r2, #16]
 8001374:	ea23 0000 	bic.w	r0, r3, r0
 8001378:	6110      	str	r0, [r2, #16]
  }
}
 800137a:	4770      	bx	lr
 800137c:	e000ed00 	.word	0xe000ed00

08001380 <NVIC_SystemHandlerConfig>:

  /* Check the parameters */
  assert_param(IS_CONFIG_SYSTEM_HANDLER(SystemHandler));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  tmpreg =  (u32)0x01 << (SystemHandler & (u32)0x1F);
 8001380:	2301      	movs	r3, #1

  if (NewState != DISABLE)
  {
    SCB->SHCSR |= tmpreg;
 8001382:	4a06      	ldr	r2, [pc, #24]	; (800139c <NVIC_SystemHandlerConfig+0x1c>)
  tmpreg =  (u32)0x01 << (SystemHandler & (u32)0x1F);
 8001384:	f000 001f 	and.w	r0, r0, #31
 8001388:	4083      	lsls	r3, r0
    SCB->SHCSR |= tmpreg;
 800138a:	6a50      	ldr	r0, [r2, #36]	; 0x24
  if (NewState != DISABLE)
 800138c:	b111      	cbz	r1, 8001394 <NVIC_SystemHandlerConfig+0x14>
    SCB->SHCSR |= tmpreg;
 800138e:	4303      	orrs	r3, r0
 8001390:	6253      	str	r3, [r2, #36]	; 0x24
 8001392:	4770      	bx	lr
  }
  else
  {
    SCB->SHCSR &= ~tmpreg;
 8001394:	ea20 0303 	bic.w	r3, r0, r3
 8001398:	6253      	str	r3, [r2, #36]	; 0x24
  }
}
 800139a:	4770      	bx	lr
 800139c:	e000ed00 	.word	0xe000ed00

080013a0 <NVIC_SystemHandlerPriorityConfig>:
  /* Check the parameters */
  assert_param(IS_PRIORITY_SYSTEM_HANDLER(SystemHandler));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(SystemHandlerPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(SystemHandlerSubPriority));
    
  tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 80013a0:	4b13      	ldr	r3, [pc, #76]	; (80013f0 <NVIC_SystemHandlerPriorityConfig+0x50>)
  tmp1 = (0x4 - tmppriority);
  tmp2 = tmp2 >> tmppriority;
 80013a2:	f04f 0cff 	mov.w	ip, #255	; 0xff
  tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 80013a6:	68db      	ldr	r3, [r3, #12]
{
 80013a8:	b500      	push	{lr}
  tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 80013aa:	43db      	mvns	r3, r3
 80013ac:	f3c3 2302 	ubfx	r3, r3, #8, #3
  tmp1 = (0x4 - tmppriority);
 80013b0:	f1c3 0e04 	rsb	lr, r3, #4
  tmp2 = tmp2 >> tmppriority;
 80013b4:	fa2c f303 	lsr.w	r3, ip, r3
    
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;
 80013b8:	4013      	ands	r3, r2

  tmppriority = tmppriority << 0x04;
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
 80013ba:	f3c0 1281 	ubfx	r2, r0, #6, #2
 80013be:	0092      	lsls	r2, r2, #2
 80013c0:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
 80013c4:	f502 426d 	add.w	r2, r2, #60672	; 0xed00
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
 80013c8:	fa01 f10e 	lsl.w	r1, r1, lr
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
 80013cc:	f3c0 2001 	ubfx	r0, r0, #8, #2
  tmppriority |=  SystemHandlerSubPriority & tmp2;
 80013d0:	430b      	orrs	r3, r1
  tmppriority = tmppriority << (tmp2 * 0x08);
 80013d2:	00c0      	lsls	r0, r0, #3
  handlermask = (u32)0xFF << (tmp2 * 0x08);
  
  SCB->SHPR[tmp1] &= ~handlermask;
 80013d4:	6991      	ldr	r1, [r2, #24]
  handlermask = (u32)0xFF << (tmp2 * 0x08);
 80013d6:	fa0c fc00 	lsl.w	ip, ip, r0
  SCB->SHPR[tmp1] &= ~handlermask;
 80013da:	ea21 010c 	bic.w	r1, r1, ip
 80013de:	6191      	str	r1, [r2, #24]
  SCB->SHPR[tmp1] |= tmppriority;
 80013e0:	6991      	ldr	r1, [r2, #24]
  tmppriority = tmppriority << 0x04;
 80013e2:	011b      	lsls	r3, r3, #4
  tmppriority = tmppriority << (tmp2 * 0x08);
 80013e4:	4083      	lsls	r3, r0
  SCB->SHPR[tmp1] |= tmppriority;
 80013e6:	430b      	orrs	r3, r1
 80013e8:	6193      	str	r3, [r2, #24]
}
 80013ea:	f85d fb04 	ldr.w	pc, [sp], #4
 80013ee:	bf00      	nop
 80013f0:	e000ed00 	.word	0xe000ed00

080013f4 <NVIC_GetSystemHandlerPendingBitStatus>:
  assert_param(IS_GET_PENDING_SYSTEM_HANDLER(SystemHandler));
  
  tmppos = (SystemHandler >> 0x0A);
  tmppos &= (u32)0x0F;

  tmppos = (u32)0x01 << tmppos;
 80013f4:	2301      	movs	r3, #1

  tmp = SCB->SHCSR & tmppos;
 80013f6:	4a05      	ldr	r2, [pc, #20]	; (800140c <NVIC_GetSystemHandlerPendingBitStatus+0x18>)
  tmppos &= (u32)0x0F;
 80013f8:	f3c0 2083 	ubfx	r0, r0, #10, #4
  tmp = SCB->SHCSR & tmppos;
 80013fc:	6a52      	ldr	r2, [r2, #36]	; 0x24
  tmppos = (u32)0x01 << tmppos;
 80013fe:	4083      	lsls	r3, r0

  if (tmp == tmppos)
 8001400:	4393      	bics	r3, r2
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8001402:	bf0c      	ite	eq
 8001404:	2001      	moveq	r0, #1
 8001406:	2000      	movne	r0, #0
 8001408:	4770      	bx	lr
 800140a:	bf00      	nop
 800140c:	e000ed00 	.word	0xe000ed00

08001410 <NVIC_SetSystemHandlerPendingBit>:
  assert_param(IS_SET_PENDING_SYSTEM_HANDLER(SystemHandler));
  
  /* Get the System Handler pending bit position */
  tmp = SystemHandler & (u32)0x1F;
  /* Set the corresponding System Handler pending bit */
  SCB->ICSR |= ((u32)0x01 << tmp);
 8001410:	2301      	movs	r3, #1
 8001412:	4a04      	ldr	r2, [pc, #16]	; (8001424 <NVIC_SetSystemHandlerPendingBit+0x14>)
  tmp = SystemHandler & (u32)0x1F;
 8001414:	f000 001f 	and.w	r0, r0, #31
  SCB->ICSR |= ((u32)0x01 << tmp);
 8001418:	6851      	ldr	r1, [r2, #4]
 800141a:	4083      	lsls	r3, r0
 800141c:	430b      	orrs	r3, r1
 800141e:	6053      	str	r3, [r2, #4]
}
 8001420:	4770      	bx	lr
 8001422:	bf00      	nop
 8001424:	e000ed00 	.word	0xe000ed00

08001428 <NVIC_ClearSystemHandlerPendingBit>:
  assert_param(IS_CLEAR_SYSTEM_HANDLER(SystemHandler));
  
  /* Get the System Handler pending bit position */
  tmp = SystemHandler & (u32)0x1F;
  /* Clear the corresponding System Handler pending bit */
  SCB->ICSR |= ((u32)0x01 << (tmp - 0x01));
 8001428:	2301      	movs	r3, #1
 800142a:	4a04      	ldr	r2, [pc, #16]	; (800143c <NVIC_ClearSystemHandlerPendingBit+0x14>)
  tmp = SystemHandler & (u32)0x1F;
 800142c:	f000 001f 	and.w	r0, r0, #31
  SCB->ICSR |= ((u32)0x01 << (tmp - 0x01));
 8001430:	6851      	ldr	r1, [r2, #4]
 8001432:	3801      	subs	r0, #1
 8001434:	4083      	lsls	r3, r0
 8001436:	430b      	orrs	r3, r1
 8001438:	6053      	str	r3, [r2, #4]
}
 800143a:	4770      	bx	lr
 800143c:	e000ed00 	.word	0xe000ed00

08001440 <NVIC_GetSystemHandlerActiveBitStatus>:
  /* Check the parameters */
  assert_param(IS_GET_ACTIVE_SYSTEM_HANDLER(SystemHandler));
  
  tmppos = (SystemHandler >> 0x0E) & (u32)0x0F;

  tmppos = (u32)0x01 << tmppos;
 8001440:	2301      	movs	r3, #1

  tmp = SCB->SHCSR & tmppos;
 8001442:	4a05      	ldr	r2, [pc, #20]	; (8001458 <NVIC_GetSystemHandlerActiveBitStatus+0x18>)
  tmppos = (SystemHandler >> 0x0E) & (u32)0x0F;
 8001444:	f3c0 3083 	ubfx	r0, r0, #14, #4
  tmp = SCB->SHCSR & tmppos;
 8001448:	6a52      	ldr	r2, [r2, #36]	; 0x24
  tmppos = (u32)0x01 << tmppos;
 800144a:	4083      	lsls	r3, r0

  if (tmp == tmppos)
 800144c:	4393      	bics	r3, r2
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 800144e:	bf0c      	ite	eq
 8001450:	2001      	moveq	r0, #1
 8001452:	2000      	movne	r0, #0
 8001454:	4770      	bx	lr
 8001456:	bf00      	nop
 8001458:	e000ed00 	.word	0xe000ed00

0800145c <NVIC_GetFaultHandlerSources>:
  assert_param(IS_FAULT_SOURCE_SYSTEM_HANDLER(SystemHandler));
  
  tmpreg = (SystemHandler >> 0x12) & (u32)0x03;
  tmppos = (SystemHandler >> 0x14) & (u32)0x03;

  if (tmpreg == 0x00)
 800145c:	f410 2f40 	tst.w	r0, #786432	; 0xc0000
  tmpreg = (SystemHandler >> 0x12) & (u32)0x03;
 8001460:	f3c0 4381 	ubfx	r3, r0, #18, #2
  if (tmpreg == 0x00)
 8001464:	d102      	bne.n	800146c <NVIC_GetFaultHandlerSources+0x10>
  {
    faultsources = SCB->HFSR;
 8001466:	4b09      	ldr	r3, [pc, #36]	; (800148c <NVIC_GetFaultHandlerSources+0x30>)
 8001468:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800146a:	4770      	bx	lr
  }
  else if (tmpreg == 0x01)
 800146c:	2b01      	cmp	r3, #1
  {
    faultsources = SCB->CFSR >> (tmppos * 0x08);
 800146e:	4b07      	ldr	r3, [pc, #28]	; (800148c <NVIC_GetFaultHandlerSources+0x30>)
  else if (tmpreg == 0x01)
 8001470:	d001      	beq.n	8001476 <NVIC_GetFaultHandlerSources+0x1a>
      faultsources &= (u32)0xFF;
    }
  }
  else
  {
    faultsources = SCB->DFSR;
 8001472:	6b18      	ldr	r0, [r3, #48]	; 0x30
  }
  return faultsources;
}
 8001474:	4770      	bx	lr
  tmppos = (SystemHandler >> 0x14) & (u32)0x03;
 8001476:	f3c0 5001 	ubfx	r0, r0, #20, #2
    faultsources = SCB->CFSR >> (tmppos * 0x08);
 800147a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800147c:	00c2      	lsls	r2, r0, #3
 800147e:	40d3      	lsrs	r3, r2
    if (tmppos != 0x02)
 8001480:	2802      	cmp	r0, #2
      faultsources &= (u32)0x0F;
 8001482:	bf14      	ite	ne
 8001484:	f003 000f 	andne.w	r0, r3, #15
      faultsources &= (u32)0xFF;
 8001488:	b2d8      	uxtbeq	r0, r3
 800148a:	4770      	bx	lr
 800148c:	e000ed00 	.word	0xe000ed00

08001490 <NVIC_GetFaultAddress>:
  
  tmp = (SystemHandler >> 0x16) & (u32)0x01;

  if (tmp == 0x00)
  {
    faultaddress = SCB->MMFAR;
 8001490:	4b02      	ldr	r3, [pc, #8]	; (800149c <NVIC_GetFaultAddress+0xc>)
  if (tmp == 0x00)
 8001492:	0242      	lsls	r2, r0, #9
    faultaddress = SCB->MMFAR;
 8001494:	bf54      	ite	pl
 8001496:	6b58      	ldrpl	r0, [r3, #52]	; 0x34
  }
  else
  {
    faultaddress = SCB->BFAR;
 8001498:	6b98      	ldrmi	r0, [r3, #56]	; 0x38
  }
  return faultaddress;
}
 800149a:	4770      	bx	lr
 800149c:	e000ed00 	.word	0xe000ed00

080014a0 <PWR_DeInit>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PWR_DeInit(void)
{
 80014a0:	b508      	push	{r3, lr}
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE);
 80014a2:	2101      	movs	r1, #1
 80014a4:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 80014a8:	f000 f9d0 	bl	800184c <RCC_APB1PeriphResetCmd>
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE);
}
 80014ac:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE);
 80014b0:	2100      	movs	r1, #0
 80014b2:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 80014b6:	f000 b9c9 	b.w	800184c <RCC_APB1PeriphResetCmd>
 80014ba:	bf00      	nop

080014bc <PWR_BackupAccessCmd>:
void PWR_BackupAccessCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_DBP_BB = (u32)NewState;
 80014bc:	4b01      	ldr	r3, [pc, #4]	; (80014c4 <PWR_BackupAccessCmd+0x8>)
 80014be:	6218      	str	r0, [r3, #32]
}
 80014c0:	4770      	bx	lr
 80014c2:	bf00      	nop
 80014c4:	420e0000 	.word	0x420e0000

080014c8 <PWR_PVDCmd>:
void PWR_PVDCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_PVDE_BB = (u32)NewState;
 80014c8:	4b01      	ldr	r3, [pc, #4]	; (80014d0 <PWR_PVDCmd+0x8>)
 80014ca:	6118      	str	r0, [r3, #16]
}
 80014cc:	4770      	bx	lr
 80014ce:	bf00      	nop
 80014d0:	420e0000 	.word	0x420e0000

080014d4 <PWR_PVDLevelConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(PWR_PVDLevel));

  tmpreg = PWR->CR;
 80014d4:	4a03      	ldr	r2, [pc, #12]	; (80014e4 <PWR_PVDLevelConfig+0x10>)
 80014d6:	6813      	ldr	r3, [r2, #0]

  /* Clear PLS[7:5] bits */
  tmpreg &= CR_PLS_Mask;
 80014d8:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0

  /* Set PLS[7:5] bits according to PWR_PVDLevel value */
  tmpreg |= PWR_PVDLevel;
 80014dc:	4303      	orrs	r3, r0

  /* Store the new value */
  PWR->CR = tmpreg;
 80014de:	6013      	str	r3, [r2, #0]
}
 80014e0:	4770      	bx	lr
 80014e2:	bf00      	nop
 80014e4:	40007000 	.word	0x40007000

080014e8 <PWR_WakeUpPinCmd>:
void PWR_WakeUpPinCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CSR_EWUP_BB = (u32)NewState;
 80014e8:	4b01      	ldr	r3, [pc, #4]	; (80014f0 <PWR_WakeUpPinCmd+0x8>)
 80014ea:	f8c3 00a0 	str.w	r0, [r3, #160]	; 0xa0
}
 80014ee:	4770      	bx	lr
 80014f0:	420e0000 	.word	0x420e0000

080014f4 <PWR_EnterSTOPMode>:

  /* Store the new value */
  PWR->CR = tmpreg;

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(vu32 *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 80014f4:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
{
 80014f8:	b410      	push	{r4}
  tmpreg = PWR->CR;
 80014fa:	4c0a      	ldr	r4, [pc, #40]	; (8001524 <PWR_EnterSTOPMode+0x30>)
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 80014fc:	2901      	cmp	r1, #1
  tmpreg = PWR->CR;
 80014fe:	6823      	ldr	r3, [r4, #0]
  tmpreg &= CR_DS_Mask;
 8001500:	f023 0303 	bic.w	r3, r3, #3
  tmpreg |= PWR_Regulator;
 8001504:	ea43 0300 	orr.w	r3, r3, r0
  PWR->CR = tmpreg;
 8001508:	6023      	str	r3, [r4, #0]
  *(vu32 *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 800150a:	f8d2 3d10 	ldr.w	r3, [r2, #3344]	; 0xd10
 800150e:	f043 0304 	orr.w	r3, r3, #4
 8001512:	f8c2 3d10 	str.w	r3, [r2, #3344]	; 0xd10
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 8001516:	d002      	beq.n	800151e <PWR_EnterSTOPMode+0x2a>
  else
  {
    /* Request Wait For Event */
    __WFE();
  }
}
 8001518:	bc10      	pop	{r4}
    __WFE();
 800151a:	f7fe bdfb 	b.w	8000114 <__WFE>
}
 800151e:	bc10      	pop	{r4}
    __WFI();
 8001520:	f7fe bdf6 	b.w	8000110 <__WFI>
 8001524:	40007000 	.word	0x40007000

08001528 <PWR_EnterSTANDBYMode>:

  /* Select STANDBY mode */
  PWR->CR |= CR_PDDS_Set;

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(vu32 *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 8001528:	f04f 21e0 	mov.w	r1, #3758153728	; 0xe000e000
{
 800152c:	b410      	push	{r4}
  *(vu32 *) CSR_EWUP_BB = (u32)NewState;
 800152e:	2401      	movs	r4, #1
  PWR->CR |= CR_CWUF_Set;
 8001530:	4b0a      	ldr	r3, [pc, #40]	; (800155c <PWR_EnterSTANDBYMode+0x34>)
  *(vu32 *) CSR_EWUP_BB = (u32)NewState;
 8001532:	480b      	ldr	r0, [pc, #44]	; (8001560 <PWR_EnterSTANDBYMode+0x38>)
  PWR->CR |= CR_CWUF_Set;
 8001534:	681a      	ldr	r2, [r3, #0]
 8001536:	f042 0204 	orr.w	r2, r2, #4
 800153a:	601a      	str	r2, [r3, #0]
  PWR->CR |= CR_PDDS_Set;
 800153c:	681a      	ldr	r2, [r3, #0]
 800153e:	f042 0202 	orr.w	r2, r2, #2
 8001542:	601a      	str	r2, [r3, #0]
  *(vu32 *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 8001544:	f8d1 3d10 	ldr.w	r3, [r1, #3344]	; 0xd10
 8001548:	f043 0304 	orr.w	r3, r3, #4
 800154c:	f8c1 3d10 	str.w	r3, [r1, #3344]	; 0xd10
  *(vu32 *) CSR_EWUP_BB = (u32)NewState;
 8001550:	f8c0 40a0 	str.w	r4, [r0, #160]	; 0xa0

  PWR_WakeUpPinCmd(ENABLE);

  /* Request Wait For Interrupt */
  __WFI();
}
 8001554:	bc10      	pop	{r4}
  __WFI();
 8001556:	f7fe bddb 	b.w	8000110 <__WFI>
 800155a:	bf00      	nop
 800155c:	40007000 	.word	0x40007000
 8001560:	420e0000 	.word	0x420e0000

08001564 <PWR_GetFlagStatus>:
  FlagStatus bitstatus = RESET;

  /* Check the parameters */
  assert_param(IS_PWR_GET_FLAG(PWR_FLAG));
  
  if ((PWR->CSR & PWR_FLAG) != (u32)RESET)
 8001564:	4b03      	ldr	r3, [pc, #12]	; (8001574 <PWR_GetFlagStatus+0x10>)
 8001566:	685b      	ldr	r3, [r3, #4]
 8001568:	4203      	tst	r3, r0
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
}
 800156a:	bf14      	ite	ne
 800156c:	2001      	movne	r0, #1
 800156e:	2000      	moveq	r0, #0
 8001570:	4770      	bx	lr
 8001572:	bf00      	nop
 8001574:	40007000 	.word	0x40007000

08001578 <PWR_ClearFlag>:
void PWR_ClearFlag(u32 PWR_FLAG)
{
  /* Check the parameters */
  assert_param(IS_PWR_CLEAR_FLAG(PWR_FLAG));
         
  PWR->CR |=  PWR_FLAG << 2;
 8001578:	4a02      	ldr	r2, [pc, #8]	; (8001584 <PWR_ClearFlag+0xc>)
 800157a:	6813      	ldr	r3, [r2, #0]
 800157c:	ea43 0380 	orr.w	r3, r3, r0, lsl #2
 8001580:	6013      	str	r3, [r2, #0]
}
 8001582:	4770      	bx	lr
 8001584:	40007000 	.word	0x40007000

08001588 <RCC_DeInit>:

  /* Reset PLLSRC, PLLXTPRE, PLLMUL[3:0] and USBPRE bits */
  RCC->CFGR &= (u32)0xFF80FFFF;

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001588:	2000      	movs	r0, #0
  RCC->CR |= (u32)0x00000001;
 800158a:	4b0c      	ldr	r3, [pc, #48]	; (80015bc <RCC_DeInit+0x34>)
  RCC->CFGR &= (u32)0xF8FF0000;
 800158c:	4a0c      	ldr	r2, [pc, #48]	; (80015c0 <RCC_DeInit+0x38>)
  RCC->CR |= (u32)0x00000001;
 800158e:	6819      	ldr	r1, [r3, #0]
 8001590:	f041 0101 	orr.w	r1, r1, #1
 8001594:	6019      	str	r1, [r3, #0]
  RCC->CFGR &= (u32)0xF8FF0000;
 8001596:	6859      	ldr	r1, [r3, #4]
 8001598:	400a      	ands	r2, r1
 800159a:	605a      	str	r2, [r3, #4]
  RCC->CR &= (u32)0xFEF6FFFF;
 800159c:	681a      	ldr	r2, [r3, #0]
 800159e:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80015a2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80015a6:	601a      	str	r2, [r3, #0]
  RCC->CR &= (u32)0xFFFBFFFF;
 80015a8:	681a      	ldr	r2, [r3, #0]
 80015aa:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80015ae:	601a      	str	r2, [r3, #0]
  RCC->CFGR &= (u32)0xFF80FFFF;
 80015b0:	685a      	ldr	r2, [r3, #4]
 80015b2:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 80015b6:	605a      	str	r2, [r3, #4]
  RCC->CIR = 0x00000000;
 80015b8:	6098      	str	r0, [r3, #8]
}
 80015ba:	4770      	bx	lr
 80015bc:	40021000 	.word	0x40021000
 80015c0:	f8ff0000 	.word	0xf8ff0000

080015c4 <RCC_HSEConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 80015c4:	4b0c      	ldr	r3, [pc, #48]	; (80015f8 <RCC_HSEConfig+0x34>)

  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;

  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 80015c6:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
  RCC->CR &= CR_HSEON_Reset;
 80015ca:	681a      	ldr	r2, [r3, #0]
 80015cc:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80015d0:	601a      	str	r2, [r3, #0]
  RCC->CR &= CR_HSEBYP_Reset;
 80015d2:	681a      	ldr	r2, [r3, #0]
 80015d4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80015d8:	601a      	str	r2, [r3, #0]
  switch(RCC_HSE)
 80015da:	d008      	beq.n	80015ee <RCC_HSEConfig+0x2a>
 80015dc:	f5b0 2f80 	cmp.w	r0, #262144	; 0x40000
 80015e0:	d104      	bne.n	80015ec <RCC_HSEConfig+0x28>
      RCC->CR |= CR_HSEON_Set;
      break;
      
    case RCC_HSE_Bypass:
      /* Set HSEBYP and HSEON bits */
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 80015e2:	681a      	ldr	r2, [r3, #0]
 80015e4:	f442 22a0 	orr.w	r2, r2, #327680	; 0x50000
 80015e8:	601a      	str	r2, [r3, #0]
      break;            
      
    default:
      break;      
  }
}
 80015ea:	4770      	bx	lr
 80015ec:	4770      	bx	lr
      RCC->CR |= CR_HSEON_Set;
 80015ee:	681a      	ldr	r2, [r3, #0]
 80015f0:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80015f4:	601a      	str	r2, [r3, #0]
      break;
 80015f6:	4770      	bx	lr
 80015f8:	40021000 	.word	0x40021000

080015fc <RCC_WaitForHSEStartUp>:
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
    StartUpCounter++;  
  } while((HSEStatus == RESET) && (StartUpCounter != HSEStartUp_TimeOut));
 80015fc:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001600:	4b0a      	ldr	r3, [pc, #40]	; (800162c <RCC_WaitForHSEStartUp+0x30>)
  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;

  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 8001602:	490b      	ldr	r1, [pc, #44]	; (8001630 <RCC_WaitForHSEStartUp+0x34>)
 8001604:	e002      	b.n	800160c <RCC_WaitForHSEStartUp+0x10>
  } while((HSEStatus == RESET) && (StartUpCounter != HSEStartUp_TimeOut));
 8001606:	685a      	ldr	r2, [r3, #4]
 8001608:	4282      	cmp	r2, r0
 800160a:	d009      	beq.n	8001620 <RCC_WaitForHSEStartUp+0x24>
    statusreg = RCC->CR;
 800160c:	680a      	ldr	r2, [r1, #0]
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;

  if ((statusreg & ((u32)1 << tmp)) != (u32)RESET)
 800160e:	f3c2 4240 	ubfx	r2, r2, #17, #1
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 8001612:	701a      	strb	r2, [r3, #0]
    StartUpCounter++;  
 8001614:	685a      	ldr	r2, [r3, #4]
 8001616:	3201      	adds	r2, #1
 8001618:	605a      	str	r2, [r3, #4]
  } while((HSEStatus == RESET) && (StartUpCounter != HSEStartUp_TimeOut));
 800161a:	781a      	ldrb	r2, [r3, #0]
 800161c:	2a00      	cmp	r2, #0
 800161e:	d0f2      	beq.n	8001606 <RCC_WaitForHSEStartUp+0xa>
    statusreg = RCC->CR;
 8001620:	4b03      	ldr	r3, [pc, #12]	; (8001630 <RCC_WaitForHSEStartUp+0x34>)
 8001622:	6818      	ldr	r0, [r3, #0]
}
 8001624:	f3c0 4040 	ubfx	r0, r0, #17, #1
 8001628:	4770      	bx	lr
 800162a:	bf00      	nop
 800162c:	20000088 	.word	0x20000088
 8001630:	40021000 	.word	0x40021000

08001634 <RCC_AdjustHSICalibrationValue>:
  tmpreg = RCC->CR;
 8001634:	4a03      	ldr	r2, [pc, #12]	; (8001644 <RCC_AdjustHSICalibrationValue+0x10>)
 8001636:	6813      	ldr	r3, [r2, #0]
  tmpreg &= CR_HSITRIM_Mask;
 8001638:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
  tmpreg |= (u32)HSICalibrationValue << 3;
 800163c:	ea43 03c0 	orr.w	r3, r3, r0, lsl #3
  RCC->CR = tmpreg;
 8001640:	6013      	str	r3, [r2, #0]
}
 8001642:	4770      	bx	lr
 8001644:	40021000 	.word	0x40021000

08001648 <RCC_HSICmd>:
  *(vu32 *) CR_HSION_BB = (u32)NewState;
 8001648:	4b01      	ldr	r3, [pc, #4]	; (8001650 <RCC_HSICmd+0x8>)
 800164a:	6018      	str	r0, [r3, #0]
}
 800164c:	4770      	bx	lr
 800164e:	bf00      	nop
 8001650:	42420000 	.word	0x42420000

08001654 <RCC_PLLConfig>:
  tmpreg = RCC->CFGR;
 8001654:	4a03      	ldr	r2, [pc, #12]	; (8001664 <RCC_PLLConfig+0x10>)
 8001656:	6853      	ldr	r3, [r2, #4]
  tmpreg &= CFGR_PLL_Mask;
 8001658:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 800165c:	430b      	orrs	r3, r1
  tmpreg |= RCC_PLLSource | RCC_PLLMul;
 800165e:	4303      	orrs	r3, r0
  RCC->CFGR = tmpreg;
 8001660:	6053      	str	r3, [r2, #4]
}
 8001662:	4770      	bx	lr
 8001664:	40021000 	.word	0x40021000

08001668 <RCC_PLLCmd>:
  *(vu32 *) CR_PLLON_BB = (u32)NewState;
 8001668:	4b01      	ldr	r3, [pc, #4]	; (8001670 <RCC_PLLCmd+0x8>)
 800166a:	6618      	str	r0, [r3, #96]	; 0x60
}
 800166c:	4770      	bx	lr
 800166e:	bf00      	nop
 8001670:	42420000 	.word	0x42420000

08001674 <RCC_SYSCLKConfig>:
  tmpreg = RCC->CFGR;
 8001674:	4a03      	ldr	r2, [pc, #12]	; (8001684 <RCC_SYSCLKConfig+0x10>)
 8001676:	6853      	ldr	r3, [r2, #4]
  tmpreg &= CFGR_SW_Mask;
 8001678:	f023 0303 	bic.w	r3, r3, #3
  tmpreg |= RCC_SYSCLKSource;
 800167c:	4303      	orrs	r3, r0
  RCC->CFGR = tmpreg;
 800167e:	6053      	str	r3, [r2, #4]
}
 8001680:	4770      	bx	lr
 8001682:	bf00      	nop
 8001684:	40021000 	.word	0x40021000

08001688 <RCC_GetSYSCLKSource>:
  return ((u8)(RCC->CFGR & CFGR_SWS_Mask));
 8001688:	4b02      	ldr	r3, [pc, #8]	; (8001694 <RCC_GetSYSCLKSource+0xc>)
 800168a:	6858      	ldr	r0, [r3, #4]
}
 800168c:	f000 000c 	and.w	r0, r0, #12
 8001690:	4770      	bx	lr
 8001692:	bf00      	nop
 8001694:	40021000 	.word	0x40021000

08001698 <RCC_HCLKConfig>:
  tmpreg = RCC->CFGR;
 8001698:	4a03      	ldr	r2, [pc, #12]	; (80016a8 <RCC_HCLKConfig+0x10>)
 800169a:	6853      	ldr	r3, [r2, #4]
  tmpreg &= CFGR_HPRE_Reset_Mask;
 800169c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpreg |= RCC_SYSCLK;
 80016a0:	4303      	orrs	r3, r0
  RCC->CFGR = tmpreg;
 80016a2:	6053      	str	r3, [r2, #4]
}
 80016a4:	4770      	bx	lr
 80016a6:	bf00      	nop
 80016a8:	40021000 	.word	0x40021000

080016ac <RCC_PCLK1Config>:
  tmpreg = RCC->CFGR;
 80016ac:	4a03      	ldr	r2, [pc, #12]	; (80016bc <RCC_PCLK1Config+0x10>)
 80016ae:	6853      	ldr	r3, [r2, #4]
  tmpreg &= CFGR_PPRE1_Reset_Mask;
 80016b0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
  tmpreg |= RCC_HCLK;
 80016b4:	4303      	orrs	r3, r0
  RCC->CFGR = tmpreg;
 80016b6:	6053      	str	r3, [r2, #4]
}
 80016b8:	4770      	bx	lr
 80016ba:	bf00      	nop
 80016bc:	40021000 	.word	0x40021000

080016c0 <RCC_PCLK2Config>:
  tmpreg = RCC->CFGR;
 80016c0:	4a03      	ldr	r2, [pc, #12]	; (80016d0 <RCC_PCLK2Config+0x10>)
 80016c2:	6853      	ldr	r3, [r2, #4]
  tmpreg &= CFGR_PPRE2_Reset_Mask;
 80016c4:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
  tmpreg |= RCC_HCLK << 3;
 80016c8:	ea43 03c0 	orr.w	r3, r3, r0, lsl #3
  RCC->CFGR = tmpreg;
 80016cc:	6053      	str	r3, [r2, #4]
}
 80016ce:	4770      	bx	lr
 80016d0:	40021000 	.word	0x40021000

080016d4 <RCC_ITConfig>:
    *(vu8 *) CIR_BYTE2_ADDRESS |= RCC_IT;
 80016d4:	4a04      	ldr	r2, [pc, #16]	; (80016e8 <RCC_ITConfig+0x14>)
 80016d6:	7a53      	ldrb	r3, [r2, #9]
  if (NewState != DISABLE)
 80016d8:	b111      	cbz	r1, 80016e0 <RCC_ITConfig+0xc>
    *(vu8 *) CIR_BYTE2_ADDRESS |= RCC_IT;
 80016da:	4318      	orrs	r0, r3
 80016dc:	7250      	strb	r0, [r2, #9]
 80016de:	4770      	bx	lr
    *(vu8 *) CIR_BYTE2_ADDRESS &= (u8)~RCC_IT;
 80016e0:	ea23 0000 	bic.w	r0, r3, r0
 80016e4:	7250      	strb	r0, [r2, #9]
}
 80016e6:	4770      	bx	lr
 80016e8:	40021000 	.word	0x40021000

080016ec <RCC_USBCLKConfig>:
  *(vu32 *) CFGR_USBPRE_BB = RCC_USBCLKSource;
 80016ec:	4b01      	ldr	r3, [pc, #4]	; (80016f4 <RCC_USBCLKConfig+0x8>)
 80016ee:	f8c3 00d8 	str.w	r0, [r3, #216]	; 0xd8
}
 80016f2:	4770      	bx	lr
 80016f4:	42420000 	.word	0x42420000

080016f8 <RCC_ADCCLKConfig>:
  tmpreg = RCC->CFGR;
 80016f8:	4a03      	ldr	r2, [pc, #12]	; (8001708 <RCC_ADCCLKConfig+0x10>)
 80016fa:	6853      	ldr	r3, [r2, #4]
  tmpreg &= CFGR_ADCPRE_Reset_Mask;
 80016fc:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
  tmpreg |= RCC_PCLK2;
 8001700:	4303      	orrs	r3, r0
  RCC->CFGR = tmpreg;
 8001702:	6053      	str	r3, [r2, #4]
}
 8001704:	4770      	bx	lr
 8001706:	bf00      	nop
 8001708:	40021000 	.word	0x40021000

0800170c <RCC_LSEConfig>:
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;
 800170c:	2200      	movs	r2, #0
 800170e:	4b08      	ldr	r3, [pc, #32]	; (8001730 <RCC_LSEConfig+0x24>)
  switch(RCC_LSE)
 8001710:	2801      	cmp	r0, #1
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;
 8001712:	f883 2020 	strb.w	r2, [r3, #32]
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;
 8001716:	f883 2020 	strb.w	r2, [r3, #32]
  switch(RCC_LSE)
 800171a:	d006      	beq.n	800172a <RCC_LSEConfig+0x1e>
 800171c:	2804      	cmp	r0, #4
 800171e:	d103      	bne.n	8001728 <RCC_LSEConfig+0x1c>
      *(vu8 *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 8001720:	2205      	movs	r2, #5
 8001722:	f883 2020 	strb.w	r2, [r3, #32]
}
 8001726:	4770      	bx	lr
 8001728:	4770      	bx	lr
      *(vu8 *) BDCR_ADDRESS = RCC_LSE_ON;
 800172a:	f883 0020 	strb.w	r0, [r3, #32]
      break;
 800172e:	4770      	bx	lr
 8001730:	40021000 	.word	0x40021000

08001734 <RCC_LSICmd>:
  *(vu32 *) CSR_LSION_BB = (u32)NewState;
 8001734:	4b01      	ldr	r3, [pc, #4]	; (800173c <RCC_LSICmd+0x8>)
 8001736:	f8c3 0480 	str.w	r0, [r3, #1152]	; 0x480
}
 800173a:	4770      	bx	lr
 800173c:	42420000 	.word	0x42420000

08001740 <RCC_RTCCLKConfig>:
  RCC->BDCR |= RCC_RTCCLKSource;
 8001740:	4a02      	ldr	r2, [pc, #8]	; (800174c <RCC_RTCCLKConfig+0xc>)
 8001742:	6a13      	ldr	r3, [r2, #32]
 8001744:	4303      	orrs	r3, r0
 8001746:	6213      	str	r3, [r2, #32]
}
 8001748:	4770      	bx	lr
 800174a:	bf00      	nop
 800174c:	40021000 	.word	0x40021000

08001750 <RCC_RTCCLKCmd>:
  *(vu32 *) BDCR_RTCEN_BB = (u32)NewState;
 8001750:	4b01      	ldr	r3, [pc, #4]	; (8001758 <RCC_RTCCLKCmd+0x8>)
 8001752:	f8c3 043c 	str.w	r0, [r3, #1084]	; 0x43c
}
 8001756:	4770      	bx	lr
 8001758:	42420000 	.word	0x42420000

0800175c <RCC_GetClocksFreq>:
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 800175c:	4a1f      	ldr	r2, [pc, #124]	; (80017dc <RCC_GetClocksFreq+0x80>)
{
 800175e:	b410      	push	{r4}
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8001760:	6853      	ldr	r3, [r2, #4]
 8001762:	f003 030c 	and.w	r3, r3, #12
  switch (tmp)
 8001766:	2b08      	cmp	r3, #8
 8001768:	d022      	beq.n	80017b0 <RCC_GetClocksFreq+0x54>
      RCC_Clocks->SYSCLK_Frequency = HSI_Value;
 800176a:	4a1d      	ldr	r2, [pc, #116]	; (80017e0 <RCC_GetClocksFreq+0x84>)
      break;
 800176c:	4613      	mov	r3, r2
      RCC_Clocks->SYSCLK_Frequency = HSI_Value;
 800176e:	6002      	str	r2, [r0, #0]
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8001770:	491a      	ldr	r1, [pc, #104]	; (80017dc <RCC_GetClocksFreq+0x80>)
  presc = APBAHBPrescTable[tmp];
 8001772:	4a1c      	ldr	r2, [pc, #112]	; (80017e4 <RCC_GetClocksFreq+0x88>)
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8001774:	684c      	ldr	r4, [r1, #4]
  tmp = tmp >> 4;
 8001776:	f3c4 1403 	ubfx	r4, r4, #4, #4
  presc = APBAHBPrescTable[tmp];
 800177a:	5d14      	ldrb	r4, [r2, r4]
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 800177c:	40e3      	lsrs	r3, r4
 800177e:	6043      	str	r3, [r0, #4]
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 8001780:	684c      	ldr	r4, [r1, #4]
  tmp = tmp >> 8;
 8001782:	f3c4 2402 	ubfx	r4, r4, #8, #3
  presc = APBAHBPrescTable[tmp];
 8001786:	5d14      	ldrb	r4, [r2, r4]
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001788:	fa23 f404 	lsr.w	r4, r3, r4
 800178c:	6084      	str	r4, [r0, #8]
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 800178e:	684c      	ldr	r4, [r1, #4]
  tmp = tmp >> 11;
 8001790:	f3c4 2cc2 	ubfx	ip, r4, #11, #3
  presc = APBAHBPrescTable[tmp];
 8001794:	f812 400c 	ldrb.w	r4, [r2, ip]
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001798:	40e3      	lsrs	r3, r4
 800179a:	60c3      	str	r3, [r0, #12]
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 800179c:	6849      	ldr	r1, [r1, #4]
}
 800179e:	bc10      	pop	{r4}
  tmp = tmp >> 14;
 80017a0:	f3c1 3181 	ubfx	r1, r1, #14, #2
  presc = ADCPrescTable[tmp];
 80017a4:	440a      	add	r2, r1
 80017a6:	7c12      	ldrb	r2, [r2, #16]
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 80017a8:	fbb3 f3f2 	udiv	r3, r3, r2
 80017ac:	6103      	str	r3, [r0, #16]
}
 80017ae:	4770      	bx	lr
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 80017b0:	6853      	ldr	r3, [r2, #4]
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 80017b2:	6851      	ldr	r1, [r2, #4]
      pllmull = ( pllmull >> 18) + 2;
 80017b4:	f3c3 4383 	ubfx	r3, r3, #18, #4
      if (pllsource == 0x00)
 80017b8:	03c9      	lsls	r1, r1, #15
      pllmull = ( pllmull >> 18) + 2;
 80017ba:	f103 0302 	add.w	r3, r3, #2
      if (pllsource == 0x00)
 80017be:	d507      	bpl.n	80017d0 <RCC_GetClocksFreq+0x74>
        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (u32)RESET)
 80017c0:	6852      	ldr	r2, [r2, #4]
 80017c2:	0392      	lsls	r2, r2, #14
 80017c4:	d404      	bmi.n	80017d0 <RCC_GetClocksFreq+0x74>
          RCC_Clocks->SYSCLK_Frequency = HSE_Value * pllmull;
 80017c6:	4a06      	ldr	r2, [pc, #24]	; (80017e0 <RCC_GetClocksFreq+0x84>)
 80017c8:	fb02 f303 	mul.w	r3, r2, r3
 80017cc:	6003      	str	r3, [r0, #0]
 80017ce:	e7cf      	b.n	8001770 <RCC_GetClocksFreq+0x14>
          RCC_Clocks->SYSCLK_Frequency = (HSE_Value >> 1) * pllmull;
 80017d0:	4a05      	ldr	r2, [pc, #20]	; (80017e8 <RCC_GetClocksFreq+0x8c>)
 80017d2:	fb02 f303 	mul.w	r3, r2, r3
 80017d6:	6003      	str	r3, [r0, #0]
 80017d8:	e7ca      	b.n	8001770 <RCC_GetClocksFreq+0x14>
 80017da:	bf00      	nop
 80017dc:	40021000 	.word	0x40021000
 80017e0:	007a1200 	.word	0x007a1200
 80017e4:	0800a878 	.word	0x0800a878
 80017e8:	003d0900 	.word	0x003d0900

080017ec <RCC_AHBPeriphClockCmd>:
    RCC->AHBENR |= RCC_AHBPeriph;
 80017ec:	4a04      	ldr	r2, [pc, #16]	; (8001800 <RCC_AHBPeriphClockCmd+0x14>)
 80017ee:	6953      	ldr	r3, [r2, #20]
  if (NewState != DISABLE)
 80017f0:	b111      	cbz	r1, 80017f8 <RCC_AHBPeriphClockCmd+0xc>
    RCC->AHBENR |= RCC_AHBPeriph;
 80017f2:	4318      	orrs	r0, r3
 80017f4:	6150      	str	r0, [r2, #20]
 80017f6:	4770      	bx	lr
    RCC->AHBENR &= ~RCC_AHBPeriph;
 80017f8:	ea23 0000 	bic.w	r0, r3, r0
 80017fc:	6150      	str	r0, [r2, #20]
}
 80017fe:	4770      	bx	lr
 8001800:	40021000 	.word	0x40021000

08001804 <RCC_APB2PeriphClockCmd>:
    RCC->APB2ENR |= RCC_APB2Periph;
 8001804:	4a04      	ldr	r2, [pc, #16]	; (8001818 <RCC_APB2PeriphClockCmd+0x14>)
 8001806:	6993      	ldr	r3, [r2, #24]
  if (NewState != DISABLE)
 8001808:	b111      	cbz	r1, 8001810 <RCC_APB2PeriphClockCmd+0xc>
    RCC->APB2ENR |= RCC_APB2Periph;
 800180a:	4318      	orrs	r0, r3
 800180c:	6190      	str	r0, [r2, #24]
 800180e:	4770      	bx	lr
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8001810:	ea23 0000 	bic.w	r0, r3, r0
 8001814:	6190      	str	r0, [r2, #24]
}
 8001816:	4770      	bx	lr
 8001818:	40021000 	.word	0x40021000

0800181c <RCC_APB1PeriphClockCmd>:
    RCC->APB1ENR |= RCC_APB1Periph;
 800181c:	4a04      	ldr	r2, [pc, #16]	; (8001830 <RCC_APB1PeriphClockCmd+0x14>)
 800181e:	69d3      	ldr	r3, [r2, #28]
  if (NewState != DISABLE)
 8001820:	b111      	cbz	r1, 8001828 <RCC_APB1PeriphClockCmd+0xc>
    RCC->APB1ENR |= RCC_APB1Periph;
 8001822:	4318      	orrs	r0, r3
 8001824:	61d0      	str	r0, [r2, #28]
 8001826:	4770      	bx	lr
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8001828:	ea23 0000 	bic.w	r0, r3, r0
 800182c:	61d0      	str	r0, [r2, #28]
}
 800182e:	4770      	bx	lr
 8001830:	40021000 	.word	0x40021000

08001834 <RCC_APB2PeriphResetCmd>:
    RCC->APB2RSTR |= RCC_APB2Periph;
 8001834:	4a04      	ldr	r2, [pc, #16]	; (8001848 <RCC_APB2PeriphResetCmd+0x14>)
 8001836:	68d3      	ldr	r3, [r2, #12]
  if (NewState != DISABLE)
 8001838:	b111      	cbz	r1, 8001840 <RCC_APB2PeriphResetCmd+0xc>
    RCC->APB2RSTR |= RCC_APB2Periph;
 800183a:	4318      	orrs	r0, r3
 800183c:	60d0      	str	r0, [r2, #12]
 800183e:	4770      	bx	lr
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8001840:	ea23 0000 	bic.w	r0, r3, r0
 8001844:	60d0      	str	r0, [r2, #12]
}
 8001846:	4770      	bx	lr
 8001848:	40021000 	.word	0x40021000

0800184c <RCC_APB1PeriphResetCmd>:
    RCC->APB1RSTR |= RCC_APB1Periph;
 800184c:	4a04      	ldr	r2, [pc, #16]	; (8001860 <RCC_APB1PeriphResetCmd+0x14>)
 800184e:	6913      	ldr	r3, [r2, #16]
  if (NewState != DISABLE)
 8001850:	b111      	cbz	r1, 8001858 <RCC_APB1PeriphResetCmd+0xc>
    RCC->APB1RSTR |= RCC_APB1Periph;
 8001852:	4318      	orrs	r0, r3
 8001854:	6110      	str	r0, [r2, #16]
 8001856:	4770      	bx	lr
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8001858:	ea23 0000 	bic.w	r0, r3, r0
 800185c:	6110      	str	r0, [r2, #16]
}
 800185e:	4770      	bx	lr
 8001860:	40021000 	.word	0x40021000

08001864 <RCC_BackupResetCmd>:
  *(vu32 *) BDCR_BDRST_BB = (u32)NewState;
 8001864:	4b01      	ldr	r3, [pc, #4]	; (800186c <RCC_BackupResetCmd+0x8>)
 8001866:	f8c3 0440 	str.w	r0, [r3, #1088]	; 0x440
}
 800186a:	4770      	bx	lr
 800186c:	42420000 	.word	0x42420000

08001870 <RCC_ClockSecuritySystemCmd>:
  *(vu32 *) CR_CSSON_BB = (u32)NewState;
 8001870:	4b01      	ldr	r3, [pc, #4]	; (8001878 <RCC_ClockSecuritySystemCmd+0x8>)
 8001872:	64d8      	str	r0, [r3, #76]	; 0x4c
}
 8001874:	4770      	bx	lr
 8001876:	bf00      	nop
 8001878:	42420000 	.word	0x42420000

0800187c <RCC_MCOConfig>:
  *(vu8 *) CFGR_BYTE4_ADDRESS = RCC_MCO;
 800187c:	4b01      	ldr	r3, [pc, #4]	; (8001884 <RCC_MCOConfig+0x8>)
 800187e:	71d8      	strb	r0, [r3, #7]
}
 8001880:	4770      	bx	lr
 8001882:	bf00      	nop
 8001884:	40021000 	.word	0x40021000

08001888 <RCC_GetFlagStatus>:
  tmp = RCC_FLAG >> 5;
 8001888:	0943      	lsrs	r3, r0, #5
  if (tmp == 1)               /* The flag to check is in CR register */
 800188a:	2b01      	cmp	r3, #1
 800188c:	d00b      	beq.n	80018a6 <RCC_GetFlagStatus+0x1e>
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 800188e:	2b02      	cmp	r3, #2
    statusreg = RCC->BDCR;
 8001890:	4b09      	ldr	r3, [pc, #36]	; (80018b8 <RCC_GetFlagStatus+0x30>)
  tmp = RCC_FLAG & FLAG_Mask;
 8001892:	f000 001f 	and.w	r0, r0, #31
    statusreg = RCC->BDCR;
 8001896:	bf0c      	ite	eq
 8001898:	6a1b      	ldreq	r3, [r3, #32]
    statusreg = RCC->CSR;
 800189a:	6a5b      	ldrne	r3, [r3, #36]	; 0x24
  if ((statusreg & ((u32)1 << tmp)) != (u32)RESET)
 800189c:	fa23 f000 	lsr.w	r0, r3, r0
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
}
 80018a0:	f000 0001 	and.w	r0, r0, #1
 80018a4:	4770      	bx	lr
    statusreg = RCC->CR;
 80018a6:	4b04      	ldr	r3, [pc, #16]	; (80018b8 <RCC_GetFlagStatus+0x30>)
  tmp = RCC_FLAG & FLAG_Mask;
 80018a8:	f000 001f 	and.w	r0, r0, #31
    statusreg = RCC->CR;
 80018ac:	681b      	ldr	r3, [r3, #0]
  if ((statusreg & ((u32)1 << tmp)) != (u32)RESET)
 80018ae:	fa23 f000 	lsr.w	r0, r3, r0
}
 80018b2:	f000 0001 	and.w	r0, r0, #1
 80018b6:	4770      	bx	lr
 80018b8:	40021000 	.word	0x40021000

080018bc <RCC_ClearFlag>:
* Return         : None
*******************************************************************************/
void RCC_ClearFlag(void)
{
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= CSR_RMVF_Set;
 80018bc:	4a02      	ldr	r2, [pc, #8]	; (80018c8 <RCC_ClearFlag+0xc>)
 80018be:	6a53      	ldr	r3, [r2, #36]	; 0x24
 80018c0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80018c4:	6253      	str	r3, [r2, #36]	; 0x24
}
 80018c6:	4770      	bx	lr
 80018c8:	40021000 	.word	0x40021000

080018cc <RCC_GetITStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));

  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (u32)RESET)
 80018cc:	4b03      	ldr	r3, [pc, #12]	; (80018dc <RCC_GetITStatus+0x10>)
 80018ce:	689b      	ldr	r3, [r3, #8]
 80018d0:	4218      	tst	r0, r3
    bitstatus = RESET;
  }

  /* Return the RCC_IT status */
  return  bitstatus;
}
 80018d2:	bf14      	ite	ne
 80018d4:	2001      	movne	r0, #1
 80018d6:	2000      	moveq	r0, #0
 80018d8:	4770      	bx	lr
 80018da:	bf00      	nop
 80018dc:	40021000 	.word	0x40021000

080018e0 <RCC_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));

  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(vu8 *) CIR_BYTE3_ADDRESS = RCC_IT;
 80018e0:	4b01      	ldr	r3, [pc, #4]	; (80018e8 <RCC_ClearITPendingBit+0x8>)
 80018e2:	7298      	strb	r0, [r3, #10]
}
 80018e4:	4770      	bx	lr
 80018e6:	bf00      	nop
 80018e8:	40021000 	.word	0x40021000

080018ec <TIM_DeInit>:
* Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 80018ec:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  switch (*(u32*)&TIMx)
 80018ee:	4b39      	ldr	r3, [pc, #228]	; (80019d4 <TIM_DeInit+0xe8>)
 80018f0:	4298      	cmp	r0, r3
 80018f2:	d044      	beq.n	800197e <TIM_DeInit+0x92>
 80018f4:	d811      	bhi.n	800191a <TIM_DeInit+0x2e>
 80018f6:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 80018fa:	4298      	cmp	r0, r3
 80018fc:	d049      	beq.n	8001992 <TIM_DeInit+0xa6>
 80018fe:	d91f      	bls.n	8001940 <TIM_DeInit+0x54>
 8001900:	4b35      	ldr	r3, [pc, #212]	; (80019d8 <TIM_DeInit+0xec>)
 8001902:	4298      	cmp	r0, r3
 8001904:	d14f      	bne.n	80019a6 <TIM_DeInit+0xba>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
      break;
      
    case TIM5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 8001906:	2101      	movs	r1, #1
 8001908:	2008      	movs	r0, #8
 800190a:	f7ff ff9f 	bl	800184c <RCC_APB1PeriphResetCmd>
      break; 
      
    default:
      break;
  }
}
 800190e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 8001912:	2100      	movs	r1, #0
 8001914:	2008      	movs	r0, #8
 8001916:	f7ff bf99 	b.w	800184c <RCC_APB1PeriphResetCmd>
  switch (*(u32*)&TIMx)
 800191a:	4b30      	ldr	r3, [pc, #192]	; (80019dc <TIM_DeInit+0xf0>)
 800191c:	4298      	cmp	r0, r3
 800191e:	d043      	beq.n	80019a8 <TIM_DeInit+0xbc>
 8001920:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001924:	4298      	cmp	r0, r3
 8001926:	d11c      	bne.n	8001962 <TIM_DeInit+0x76>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 8001928:	2101      	movs	r1, #1
 800192a:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800192e:	f7ff ff81 	bl	8001834 <RCC_APB2PeriphResetCmd>
}
 8001932:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 8001936:	2100      	movs	r1, #0
 8001938:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800193c:	f7ff bf7a 	b.w	8001834 <RCC_APB2PeriphResetCmd>
  switch (*(u32*)&TIMx)
 8001940:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001944:	d03c      	beq.n	80019c0 <TIM_DeInit+0xd4>
 8001946:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 800194a:	4298      	cmp	r0, r3
 800194c:	d12b      	bne.n	80019a6 <TIM_DeInit+0xba>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 800194e:	2101      	movs	r1, #1
 8001950:	2002      	movs	r0, #2
 8001952:	f7ff ff7b 	bl	800184c <RCC_APB1PeriphResetCmd>
}
 8001956:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 800195a:	2100      	movs	r1, #0
 800195c:	2002      	movs	r0, #2
 800195e:	f7ff bf75 	b.w	800184c <RCC_APB1PeriphResetCmd>
  switch (*(u32*)&TIMx)
 8001962:	f5a3 3390 	sub.w	r3, r3, #73728	; 0x12000
 8001966:	4298      	cmp	r0, r3
 8001968:	d11d      	bne.n	80019a6 <TIM_DeInit+0xba>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 800196a:	2101      	movs	r1, #1
 800196c:	2020      	movs	r0, #32
 800196e:	f7ff ff6d 	bl	800184c <RCC_APB1PeriphResetCmd>
}
 8001972:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 8001976:	2100      	movs	r1, #0
 8001978:	2020      	movs	r0, #32
 800197a:	f7ff bf67 	b.w	800184c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 800197e:	2101      	movs	r1, #1
 8001980:	2010      	movs	r0, #16
 8001982:	f7ff ff63 	bl	800184c <RCC_APB1PeriphResetCmd>
}
 8001986:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 800198a:	2100      	movs	r1, #0
 800198c:	2010      	movs	r0, #16
 800198e:	f7ff bf5d 	b.w	800184c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 8001992:	2101      	movs	r1, #1
 8001994:	2004      	movs	r0, #4
 8001996:	f7ff ff59 	bl	800184c <RCC_APB1PeriphResetCmd>
}
 800199a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 800199e:	2100      	movs	r1, #0
 80019a0:	2004      	movs	r0, #4
 80019a2:	f7ff bf53 	b.w	800184c <RCC_APB1PeriphResetCmd>
}
 80019a6:	bd08      	pop	{r3, pc}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 80019a8:	2101      	movs	r1, #1
 80019aa:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80019ae:	f7ff ff41 	bl	8001834 <RCC_APB2PeriphResetCmd>
}
 80019b2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 80019b6:	2100      	movs	r1, #0
 80019b8:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80019bc:	f7ff bf3a 	b.w	8001834 <RCC_APB2PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 80019c0:	2101      	movs	r1, #1
 80019c2:	4608      	mov	r0, r1
 80019c4:	f7ff ff42 	bl	800184c <RCC_APB1PeriphResetCmd>
}
 80019c8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 80019cc:	2100      	movs	r1, #0
 80019ce:	2001      	movs	r0, #1
 80019d0:	f7ff bf3c 	b.w	800184c <RCC_APB1PeriphResetCmd>
 80019d4:	40001000 	.word	0x40001000
 80019d8:	40000c00 	.word	0x40000c00
 80019dc:	40012c00 	.word	0x40012c00

080019e0 <TIM_TimeBaseInit>:
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
 80019e0:	8802      	ldrh	r2, [r0, #0]
  TIMx->CR1 |= (u32)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 80019e2:	88cb      	ldrh	r3, [r1, #6]
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
 80019e4:	f002 028f 	and.w	r2, r2, #143	; 0x8f
  TIMx->CR1 |= (u32)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 80019e8:	f8b1 c002 	ldrh.w	ip, [r1, #2]
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
 80019ec:	8002      	strh	r2, [r0, #0]
  TIMx->CR1 |= (u32)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 80019ee:	8802      	ldrh	r2, [r0, #0]
 80019f0:	ea43 030c 	orr.w	r3, r3, ip
 80019f4:	4313      	orrs	r3, r2
 80019f6:	b29b      	uxth	r3, r3
{
 80019f8:	b410      	push	{r4}
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;

  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
    
  if (((*(u32*)&TIMx) == TIM1_BASE) || ((*(u32*)&TIMx) == TIM8_BASE))  
 80019fa:	4c0a      	ldr	r4, [pc, #40]	; (8001a24 <TIM_TimeBaseInit+0x44>)
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80019fc:	888a      	ldrh	r2, [r1, #4]
  TIMx->CR1 |= (u32)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 80019fe:	8003      	strh	r3, [r0, #0]
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8001a00:	880b      	ldrh	r3, [r1, #0]
  if (((*(u32*)&TIMx) == TIM1_BASE) || ((*(u32*)&TIMx) == TIM8_BASE))  
 8001a02:	42a0      	cmp	r0, r4
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8001a04:	8582      	strh	r2, [r0, #44]	; 0x2c
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8001a06:	8503      	strh	r3, [r0, #40]	; 0x28
  if (((*(u32*)&TIMx) == TIM1_BASE) || ((*(u32*)&TIMx) == TIM8_BASE))  
 8001a08:	d006      	beq.n	8001a18 <TIM_TimeBaseInit+0x38>
 8001a0a:	4b07      	ldr	r3, [pc, #28]	; (8001a28 <TIM_TimeBaseInit+0x48>)
 8001a0c:	4298      	cmp	r0, r3
 8001a0e:	d003      	beq.n	8001a18 <TIM_TimeBaseInit+0x38>
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
  }
  
  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8001a10:	2301      	movs	r3, #1
}
 8001a12:	bc10      	pop	{r4}
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8001a14:	8283      	strh	r3, [r0, #20]
}
 8001a16:	4770      	bx	lr
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8001a18:	7a0b      	ldrb	r3, [r1, #8]
}
 8001a1a:	bc10      	pop	{r4}
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8001a1c:	8603      	strh	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8001a1e:	2301      	movs	r3, #1
 8001a20:	8283      	strh	r3, [r0, #20]
}
 8001a22:	4770      	bx	lr
 8001a24:	40012c00 	.word	0x40012c00
 8001a28:	40013400 	.word	0x40013400

08001a2c <TIM_OC1Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8001a2c:	8c03      	ldrh	r3, [r0, #32]
{
 8001a2e:	b510      	push	{r4, lr}
  TIMx->CCER &= CCER_CC1E_Reset;
 8001a30:	f023 0301 	bic.w	r3, r3, #1
 8001a34:	041b      	lsls	r3, r3, #16
 8001a36:	0c1b      	lsrs	r3, r3, #16
 8001a38:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001a3a:	8c03      	ldrh	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001a3c:	f8b0 c004 	ldrh.w	ip, [r0, #4]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 8001a40:	f023 0302 	bic.w	r3, r3, #2
  tmpccmrx = TIMx->CCMR1;
 8001a44:	8b02      	ldrh	r2, [r0, #24]

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8001a46:	f8b1 e008 	ldrh.w	lr, [r1, #8]
  tmpccer &= CCER_CC1P_Reset;
 8001a4a:	041b      	lsls	r3, r3, #16
 8001a4c:	0c1b      	lsrs	r3, r3, #16
  tmpccmrx &= CCMR_OC13M_Mask;
 8001a4e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8001a52:	ea43 030e 	orr.w	r3, r3, lr
  tmpccmrx &= CCMR_OC13M_Mask;
 8001a56:	0412      	lsls	r2, r2, #16
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8001a58:	f8b1 e000 	ldrh.w	lr, [r1]
  tmpccmrx &= CCMR_OC13M_Mask;
 8001a5c:	0c12      	lsrs	r2, r2, #16
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8001a5e:	ea42 020e 	orr.w	r2, r2, lr
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8001a62:	f8b1 e002 	ldrh.w	lr, [r1, #2]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8001a66:	4c15      	ldr	r4, [pc, #84]	; (8001abc <TIM_OC1Init+0x90>)
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8001a68:	ea43 030e 	orr.w	r3, r3, lr
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8001a6c:	f8b1 e006 	ldrh.w	lr, [r1, #6]
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8001a70:	42a0      	cmp	r0, r4
  tmpcr2 =  TIMx->CR2;
 8001a72:	fa1f fc8c 	uxth.w	ip, ip
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8001a76:	f8a0 e034 	strh.w	lr, [r0, #52]	; 0x34
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8001a7a:	d008      	beq.n	8001a8e <TIM_OC1Init+0x62>
 8001a7c:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8001a80:	42a0      	cmp	r0, r4
 8001a82:	d004      	beq.n	8001a8e <TIM_OC1Init+0x62>

    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001a84:	f8a0 c004 	strh.w	ip, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001a88:	8302      	strh	r2, [r0, #24]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001a8a:	8403      	strh	r3, [r0, #32]
}
 8001a8c:	bd10      	pop	{r4, pc}
    tmpcr2 &= CR2_OIS1N_Reset;
 8001a8e:	f647 4eff 	movw	lr, #31999	; 0x7cff
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8001a92:	894c      	ldrh	r4, [r1, #10]
    tmpccer &= CCER_CC1NP_Reset;
 8001a94:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8001a98:	4323      	orrs	r3, r4
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8001a9a:	898c      	ldrh	r4, [r1, #12]
    tmpcr2 &= CR2_OIS1N_Reset;
 8001a9c:	ea0c 0c0e 	and.w	ip, ip, lr
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8001aa0:	ea4c 0c04 	orr.w	ip, ip, r4
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8001aa4:	888c      	ldrh	r4, [r1, #4]
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 8001aa6:	89c9      	ldrh	r1, [r1, #14]
    tmpccer &= CCER_CC1NE_Reset;
 8001aa8:	f023 0304 	bic.w	r3, r3, #4
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8001aac:	4323      	orrs	r3, r4
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 8001aae:	ea4c 0c01 	orr.w	ip, ip, r1
  TIMx->CR2 = tmpcr2;
 8001ab2:	f8a0 c004 	strh.w	ip, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8001ab6:	8302      	strh	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8001ab8:	8403      	strh	r3, [r0, #32]
}
 8001aba:	bd10      	pop	{r4, pc}
 8001abc:	40012c00 	.word	0x40012c00

08001ac0 <TIM_OC2Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8001ac0:	8c03      	ldrh	r3, [r0, #32]
{
 8001ac2:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= CCER_CC2E_Reset;
 8001ac4:	f023 0310 	bic.w	r3, r3, #16
 8001ac8:	041b      	lsls	r3, r3, #16
 8001aca:	0c1b      	lsrs	r3, r3, #16
 8001acc:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 8001ace:	8c03      	ldrh	r3, [r0, #32]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8001ad0:	f8b1 e008 	ldrh.w	lr, [r1, #8]
  tmpcr2 =  TIMx->CR2;
 8001ad4:	f8b0 c004 	ldrh.w	ip, [r0, #4]
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
 8001ad8:	884d      	ldrh	r5, [r1, #2]
  tmpccmrx = TIMx->CCMR1;
 8001ada:	8b02      	ldrh	r2, [r0, #24]
  tmpccer &= CCER_CC2P_Reset;
 8001adc:	f023 0320 	bic.w	r3, r3, #32
 8001ae0:	041b      	lsls	r3, r3, #16
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
 8001ae2:	ea4e 0e05 	orr.w	lr, lr, r5
  tmpccer &= CCER_CC2P_Reset;
 8001ae6:	0c1b      	lsrs	r3, r3, #16
  tmpccmrx &= CCMR_OC24M_Mask;
 8001ae8:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
 8001aec:	ea43 130e 	orr.w	r3, r3, lr, lsl #4
  tmpccmrx &= CCMR_OC24M_Mask;
 8001af0:	0412      	lsls	r2, r2, #16
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 8001af2:	f8b1 e000 	ldrh.w	lr, [r1]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8001af6:	4c1a      	ldr	r4, [pc, #104]	; (8001b60 <TIM_OC2Init+0xa0>)
  tmpccmrx &= CCMR_OC24M_Mask;
 8001af8:	0c12      	lsrs	r2, r2, #16
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 8001afa:	ea42 220e 	orr.w	r2, r2, lr, lsl #8
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8001afe:	f8b1 e006 	ldrh.w	lr, [r1, #6]
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8001b02:	42a0      	cmp	r0, r4
  tmpcr2 =  TIMx->CR2;
 8001b04:	fa1f fc8c 	uxth.w	ip, ip
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
 8001b08:	b29b      	uxth	r3, r3
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 8001b0a:	b292      	uxth	r2, r2
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8001b0c:	f8a0 e038 	strh.w	lr, [r0, #56]	; 0x38
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8001b10:	d008      	beq.n	8001b24 <TIM_OC2Init+0x64>
 8001b12:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8001b16:	42a0      	cmp	r0, r4
 8001b18:	d004      	beq.n	8001b24 <TIM_OC2Init+0x64>
    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001b1a:	f8a0 c004 	strh.w	ip, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001b1e:	8302      	strh	r2, [r0, #24]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001b20:	8403      	strh	r3, [r0, #32]
}
 8001b22:	bd30      	pop	{r4, r5, pc}
    tmpcr2 &= CR2_OIS2N_Reset;
 8001b24:	f247 34ff 	movw	r4, #29695	; 0x73ff
    tmpccer &= CCER_CC2NE_Reset;
 8001b28:	f64f 7ebf 	movw	lr, #65471	; 0xffbf
    tmpcr2 &= CR2_OIS2N_Reset;
 8001b2c:	ea0c 0c04 	and.w	ip, ip, r4
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 8001b30:	894c      	ldrh	r4, [r1, #10]
    tmpccer &= CCER_CC2NP_Reset;
 8001b32:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 8001b36:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
    tmpccer &= CCER_CC2NE_Reset;
 8001b3a:	ea03 0e0e 	and.w	lr, r3, lr
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8001b3e:	89cc      	ldrh	r4, [r1, #14]
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8001b40:	898b      	ldrh	r3, [r1, #12]
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8001b42:	4323      	orrs	r3, r4
 8001b44:	ea4c 0c83 	orr.w	ip, ip, r3, lsl #2
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8001b48:	888b      	ldrh	r3, [r1, #4]
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8001b4a:	fa1f fc8c 	uxth.w	ip, ip
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8001b4e:	ea4e 1303 	orr.w	r3, lr, r3, lsl #4
 8001b52:	b29b      	uxth	r3, r3
  TIMx->CR2 = tmpcr2;
 8001b54:	f8a0 c004 	strh.w	ip, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8001b58:	8302      	strh	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8001b5a:	8403      	strh	r3, [r0, #32]
}
 8001b5c:	bd30      	pop	{r4, r5, pc}
 8001b5e:	bf00      	nop
 8001b60:	40012c00 	.word	0x40012c00

08001b64 <TIM_OC3Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 8001b64:	8c03      	ldrh	r3, [r0, #32]
{
 8001b66:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= CCER_CC3E_Reset;
 8001b68:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001b6c:	041b      	lsls	r3, r3, #16
 8001b6e:	0c1b      	lsrs	r3, r3, #16
 8001b70:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001b72:	8c03      	ldrh	r3, [r0, #32]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8001b74:	f8b1 e008 	ldrh.w	lr, [r1, #8]
  tmpcr2 =  TIMx->CR2;
 8001b78:	f8b0 c004 	ldrh.w	ip, [r0, #4]
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
 8001b7c:	884d      	ldrh	r5, [r1, #2]
  tmpccmrx = TIMx->CCMR2;
 8001b7e:	8b82      	ldrh	r2, [r0, #28]
  tmpccer &= CCER_CC3P_Reset;
 8001b80:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001b84:	041b      	lsls	r3, r3, #16
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
 8001b86:	ea4e 0e05 	orr.w	lr, lr, r5
  tmpccer &= CCER_CC3P_Reset;
 8001b8a:	0c1b      	lsrs	r3, r3, #16
  tmpccmrx &= CCMR_OC13M_Mask;
 8001b8c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
 8001b90:	ea43 230e 	orr.w	r3, r3, lr, lsl #8
  tmpccmrx &= CCMR_OC13M_Mask;
 8001b94:	0412      	lsls	r2, r2, #16
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8001b96:	f8b1 e000 	ldrh.w	lr, [r1]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8001b9a:	4c19      	ldr	r4, [pc, #100]	; (8001c00 <TIM_OC3Init+0x9c>)
  tmpccmrx &= CCMR_OC13M_Mask;
 8001b9c:	0c12      	lsrs	r2, r2, #16
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8001b9e:	ea42 020e 	orr.w	r2, r2, lr
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8001ba2:	f8b1 e006 	ldrh.w	lr, [r1, #6]
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8001ba6:	42a0      	cmp	r0, r4
  tmpcr2 =  TIMx->CR2;
 8001ba8:	fa1f fc8c 	uxth.w	ip, ip
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
 8001bac:	b29b      	uxth	r3, r3
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8001bae:	f8a0 e03c 	strh.w	lr, [r0, #60]	; 0x3c
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8001bb2:	d008      	beq.n	8001bc6 <TIM_OC3Init+0x62>
 8001bb4:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8001bb8:	42a0      	cmp	r0, r4
 8001bba:	d004      	beq.n	8001bc6 <TIM_OC3Init+0x62>
    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001bbc:	f8a0 c004 	strh.w	ip, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001bc0:	8382      	strh	r2, [r0, #28]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001bc2:	8403      	strh	r3, [r0, #32]
}
 8001bc4:	bd30      	pop	{r4, r5, pc}
    tmpcr2 &= CR2_OIS3N_Reset;
 8001bc6:	f644 74ff 	movw	r4, #20479	; 0x4fff
    tmpccer &= CCER_CC3NE_Reset;
 8001bca:	f64f 3eff 	movw	lr, #64511	; 0xfbff
    tmpcr2 &= CR2_OIS3N_Reset;
 8001bce:	ea0c 0c04 	and.w	ip, ip, r4
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8001bd2:	894c      	ldrh	r4, [r1, #10]
    tmpccer &= CCER_CC3NP_Reset;
 8001bd4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8001bd8:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    tmpccer &= CCER_CC3NE_Reset;
 8001bdc:	ea03 0e0e 	and.w	lr, r3, lr
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8001be0:	89cc      	ldrh	r4, [r1, #14]
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 8001be2:	898b      	ldrh	r3, [r1, #12]
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8001be4:	4323      	orrs	r3, r4
 8001be6:	ea4c 1c03 	orr.w	ip, ip, r3, lsl #4
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8001bea:	888b      	ldrh	r3, [r1, #4]
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8001bec:	fa1f fc8c 	uxth.w	ip, ip
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8001bf0:	ea4e 2303 	orr.w	r3, lr, r3, lsl #8
 8001bf4:	b29b      	uxth	r3, r3
  TIMx->CR2 = tmpcr2;
 8001bf6:	f8a0 c004 	strh.w	ip, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8001bfa:	8382      	strh	r2, [r0, #28]
  TIMx->CCER = tmpccer;
 8001bfc:	8403      	strh	r3, [r0, #32]
}
 8001bfe:	bd30      	pop	{r4, r5, pc}
 8001c00:	40012c00 	.word	0x40012c00

08001c04 <TIM_OC4Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 8001c04:	8c03      	ldrh	r3, [r0, #32]
{
 8001c06:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= CCER_CC4E_Reset;
 8001c08:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001c0c:	041b      	lsls	r3, r3, #16
 8001c0e:	0c1b      	lsrs	r3, r3, #16
 8001c10:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001c12:	8c03      	ldrh	r3, [r0, #32]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8001c14:	f8b1 e008 	ldrh.w	lr, [r1, #8]
  tmpcr2 =  TIMx->CR2;
 8001c18:	f8b0 c004 	ldrh.w	ip, [r0, #4]
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 8001c1c:	884d      	ldrh	r5, [r1, #2]
  tmpccmrx = TIMx->CCMR2;
 8001c1e:	8b82      	ldrh	r2, [r0, #28]
  tmpccer &= CCER_CC4P_Reset;
 8001c20:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001c24:	041b      	lsls	r3, r3, #16
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 8001c26:	ea4e 0e05 	orr.w	lr, lr, r5
  tmpccer &= CCER_CC4P_Reset;
 8001c2a:	0c1b      	lsrs	r3, r3, #16
  tmpccmrx &= CCMR_OC24M_Mask;
 8001c2c:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 8001c30:	ea43 330e 	orr.w	r3, r3, lr, lsl #12
  tmpccmrx &= CCMR_OC24M_Mask;
 8001c34:	0412      	lsls	r2, r2, #16
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 8001c36:	f8b1 e000 	ldrh.w	lr, [r1]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8001c3a:	4c11      	ldr	r4, [pc, #68]	; (8001c80 <TIM_OC4Init+0x7c>)
  tmpccmrx &= CCMR_OC24M_Mask;
 8001c3c:	0c12      	lsrs	r2, r2, #16
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 8001c3e:	ea42 220e 	orr.w	r2, r2, lr, lsl #8
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8001c42:	f8b1 e006 	ldrh.w	lr, [r1, #6]
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8001c46:	42a0      	cmp	r0, r4
  tmpcr2 =  TIMx->CR2;
 8001c48:	fa1f fc8c 	uxth.w	ip, ip
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 8001c4c:	b29b      	uxth	r3, r3
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 8001c4e:	b292      	uxth	r2, r2
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8001c50:	f8a0 e040 	strh.w	lr, [r0, #64]	; 0x40
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8001c54:	d008      	beq.n	8001c68 <TIM_OC4Init+0x64>
 8001c56:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8001c5a:	42a0      	cmp	r0, r4
 8001c5c:	d004      	beq.n	8001c68 <TIM_OC4Init+0x64>
    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 6);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001c5e:	f8a0 c004 	strh.w	ip, [r0, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8001c62:	8382      	strh	r2, [r0, #28]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001c64:	8403      	strh	r3, [r0, #32]
}
 8001c66:	bd30      	pop	{r4, r5, pc}
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8001c68:	8989      	ldrh	r1, [r1, #12]
    tmpcr2 &= CR2_OIS4_Reset;
 8001c6a:	f3cc 0c0d 	ubfx	ip, ip, #0, #14
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8001c6e:	ea4c 1c81 	orr.w	ip, ip, r1, lsl #6
 8001c72:	fa1f fc8c 	uxth.w	ip, ip
  TIMx->CR2 = tmpcr2;
 8001c76:	f8a0 c004 	strh.w	ip, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8001c7a:	8382      	strh	r2, [r0, #28]
  TIMx->CCER = tmpccer;
 8001c7c:	8403      	strh	r3, [r0, #32]
}
 8001c7e:	bd30      	pop	{r4, r5, pc}
 8001c80:	40012c00 	.word	0x40012c00

08001c84 <TIM_ICInit>:
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8001c84:	880b      	ldrh	r3, [r1, #0]
{
 8001c86:	b530      	push	{r4, r5, lr}
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8001c88:	bb43      	cbnz	r3, 8001cdc <TIM_ICInit+0x58>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8001c8a:	8c02      	ldrh	r2, [r0, #32]
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8001c8c:	f8b1 c002 	ldrh.w	ip, [r1, #2]
  TIMx->CCER &= CCER_CC1E_Reset;
 8001c90:	f022 0201 	bic.w	r2, r2, #1
 8001c94:	0412      	lsls	r2, r2, #16
 8001c96:	0c12      	lsrs	r2, r2, #16
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8001c98:	888b      	ldrh	r3, [r1, #4]
 8001c9a:	f8b1 e008 	ldrh.w	lr, [r1, #8]
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8001c9e:	88c9      	ldrh	r1, [r1, #6]
  TIMx->CCER &= CCER_CC1E_Reset;
 8001ca0:	8402      	strh	r2, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 8001ca2:	8b02      	ldrh	r2, [r0, #24]
 8001ca4:	b292      	uxth	r2, r2
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
 8001ca6:	f022 02f3 	bic.w	r2, r2, #243	; 0xf3
 8001caa:	4313      	orrs	r3, r2
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8001cac:	ea43 130e 	orr.w	r3, r3, lr, lsl #4
  tmpccer = TIMx->CCER;
 8001cb0:	8c02      	ldrh	r2, [r0, #32]
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8001cb2:	b29b      	uxth	r3, r3
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001cb4:	8303      	strh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 8001cb6:	b293      	uxth	r3, r2
  tmpccer &= CCER_CC1P_Reset;
 8001cb8:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8001cbc:	ea4c 0303 	orr.w	r3, ip, r3
 8001cc0:	f043 0301 	orr.w	r3, r3, #1
  TIMx->CCER = tmpccer;
 8001cc4:	8403      	strh	r3, [r0, #32]
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 8001cc6:	8b03      	ldrh	r3, [r0, #24]
 8001cc8:	f023 030c 	bic.w	r3, r3, #12
 8001ccc:	041b      	lsls	r3, r3, #16
 8001cce:	0c1b      	lsrs	r3, r3, #16
 8001cd0:	8303      	strh	r3, [r0, #24]
  TIMx->CCMR1 |= TIM_ICPSC;
 8001cd2:	8b03      	ldrh	r3, [r0, #24]
 8001cd4:	b29b      	uxth	r3, r3
 8001cd6:	4319      	orrs	r1, r3
 8001cd8:	8301      	strh	r1, [r0, #24]
}
 8001cda:	bd30      	pop	{r4, r5, pc}
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 8001cdc:	2b04      	cmp	r3, #4
 8001cde:	d034      	beq.n	8001d4a <TIM_ICInit+0xc6>
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 8001ce0:	2b08      	cmp	r3, #8
 8001ce2:	d063      	beq.n	8001dac <TIM_ICInit+0x128>
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8001ce4:	890a      	ldrh	r2, [r1, #8]
 8001ce6:	f8b1 e004 	ldrh.w	lr, [r1, #4]
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 8001cea:	0312      	lsls	r2, r2, #12
 8001cec:	ea42 2e0e 	orr.w	lr, r2, lr, lsl #8
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8001cf0:	f640 42ff 	movw	r2, #3327	; 0xcff
  TIMx->CCER &= CCER_CC4E_Reset;
 8001cf4:	f8b0 c020 	ldrh.w	ip, [r0, #32]
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8001cf8:	884c      	ldrh	r4, [r1, #2]
  TIMx->CCER &= CCER_CC4E_Reset;
 8001cfa:	f42c 5c80 	bic.w	ip, ip, #4096	; 0x1000
 8001cfe:	ea4f 4c0c 	mov.w	ip, ip, lsl #16
 8001d02:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8001d06:	88c9      	ldrh	r1, [r1, #6]
  TIMx->CCER &= CCER_CC4E_Reset;
 8001d08:	f8a0 c020 	strh.w	ip, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 8001d0c:	f8b0 c01c 	ldrh.w	ip, [r0, #28]
  tmpccer = TIMx->CCER;
 8001d10:	8c03      	ldrh	r3, [r0, #32]
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8001d12:	ea02 020c 	and.w	r2, r2, ip
  tmpccer = TIMx->CCER;
 8001d16:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
 8001d18:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= tmp | CCER_CC4E_Set;
 8001d1c:	ea43 3304 	orr.w	r3, r3, r4, lsl #12
 8001d20:	b29b      	uxth	r3, r3
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 8001d22:	ea42 020e 	orr.w	r2, r2, lr
  tmpccer |= tmp | CCER_CC4E_Set;
 8001d26:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 8001d2a:	b292      	uxth	r2, r2

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8001d2c:	8382      	strh	r2, [r0, #28]
  TIMx->CCER = tmpccer ;
 8001d2e:	8403      	strh	r3, [r0, #32]
  TIMx->CCMR2 &= CCMR_IC24PSC_Mask;
 8001d30:	8b82      	ldrh	r2, [r0, #28]
 8001d32:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8001d36:	0412      	lsls	r2, r2, #16
 8001d38:	0c12      	lsrs	r2, r2, #16
 8001d3a:	8382      	strh	r2, [r0, #28]
  TIMx->CCMR2 |= (u16)(TIM_ICPSC << 8);
 8001d3c:	8b83      	ldrh	r3, [r0, #28]
 8001d3e:	b29b      	uxth	r3, r3
 8001d40:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8001d44:	b29b      	uxth	r3, r3
 8001d46:	8383      	strh	r3, [r0, #28]
}
 8001d48:	bd30      	pop	{r4, r5, pc}
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8001d4a:	888a      	ldrh	r2, [r1, #4]
 8001d4c:	f8b1 e008 	ldrh.w	lr, [r1, #8]
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 8001d50:	0212      	lsls	r2, r2, #8
 8001d52:	ea42 3e0e 	orr.w	lr, r2, lr, lsl #12
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8001d56:	f640 42ff 	movw	r2, #3327	; 0xcff
  TIMx->CCER &= CCER_CC2E_Reset;
 8001d5a:	f8b0 c020 	ldrh.w	ip, [r0, #32]
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8001d5e:	884d      	ldrh	r5, [r1, #2]
  TIMx->CCER &= CCER_CC2E_Reset;
 8001d60:	f02c 0c10 	bic.w	ip, ip, #16
 8001d64:	ea4f 4c0c 	mov.w	ip, ip, lsl #16
 8001d68:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8001d6c:	88c9      	ldrh	r1, [r1, #6]
  TIMx->CCER &= CCER_CC2E_Reset;
 8001d6e:	f8a0 c020 	strh.w	ip, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001d72:	8b04      	ldrh	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8001d74:	8c03      	ldrh	r3, [r0, #32]
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8001d76:	4022      	ands	r2, r4
  tmpccer = TIMx->CCER;
 8001d78:	b29b      	uxth	r3, r3
  tmpccer &= CCER_CC2P_Reset;
 8001d7a:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |=  tmp | CCER_CC2E_Set;
 8001d7e:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
 8001d82:	b29b      	uxth	r3, r3
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 8001d84:	ea42 020e 	orr.w	r2, r2, lr
  tmpccer |=  tmp | CCER_CC2E_Set;
 8001d88:	f043 0310 	orr.w	r3, r3, #16
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 8001d8c:	b292      	uxth	r2, r2
  TIMx->CCMR1 = tmpccmr1 ;
 8001d8e:	8302      	strh	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8001d90:	8403      	strh	r3, [r0, #32]
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 8001d92:	8b02      	ldrh	r2, [r0, #24]
 8001d94:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8001d98:	0412      	lsls	r2, r2, #16
 8001d9a:	0c12      	lsrs	r2, r2, #16
 8001d9c:	8302      	strh	r2, [r0, #24]
  TIMx->CCMR1 |= (u16)(TIM_ICPSC << 8);
 8001d9e:	8b03      	ldrh	r3, [r0, #24]
 8001da0:	b29b      	uxth	r3, r3
 8001da2:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8001da6:	b29b      	uxth	r3, r3
 8001da8:	8303      	strh	r3, [r0, #24]
}
 8001daa:	bd30      	pop	{r4, r5, pc}
  TIMx->CCER &= CCER_CC3E_Reset;
 8001dac:	f8b0 c020 	ldrh.w	ip, [r0, #32]
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 8001db0:	890b      	ldrh	r3, [r1, #8]
  TIMx->CCER &= CCER_CC3E_Reset;
 8001db2:	f42c 7c80 	bic.w	ip, ip, #256	; 0x100
 8001db6:	ea4f 4c0c 	mov.w	ip, ip, lsl #16
 8001dba:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 8001dbe:	f8b1 e002 	ldrh.w	lr, [r1, #2]
 8001dc2:	888a      	ldrh	r2, [r1, #4]
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8001dc4:	88c9      	ldrh	r1, [r1, #6]
  TIMx->CCER &= CCER_CC3E_Reset;
 8001dc6:	f8a0 c020 	strh.w	ip, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 8001dca:	f8b0 c01c 	ldrh.w	ip, [r0, #28]
 8001dce:	fa1f fc8c 	uxth.w	ip, ip
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
 8001dd2:	f02c 0cf3 	bic.w	ip, ip, #243	; 0xf3
 8001dd6:	ea42 020c 	orr.w	r2, r2, ip
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8001dda:	ea42 1203 	orr.w	r2, r2, r3, lsl #4
  tmpccer = TIMx->CCER;
 8001dde:	8c03      	ldrh	r3, [r0, #32]
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8001de0:	b292      	uxth	r2, r2
  tmpccer = TIMx->CCER;
 8001de2:	b29b      	uxth	r3, r3
  tmpccer &= CCER_CC3P_Reset;
 8001de4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= tmp | CCER_CC3E_Set;
 8001de8:	ea43 230e 	orr.w	r3, r3, lr, lsl #8
 8001dec:	b29b      	uxth	r3, r3
 8001dee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  TIMx->CCMR2 = tmpccmr2;
 8001df2:	8382      	strh	r2, [r0, #28]
  TIMx->CCER = tmpccer;
 8001df4:	8403      	strh	r3, [r0, #32]
  TIMx->CCMR2 &= CCMR_IC13PSC_Mask;
 8001df6:	8b83      	ldrh	r3, [r0, #28]
 8001df8:	f023 030c 	bic.w	r3, r3, #12
 8001dfc:	041b      	lsls	r3, r3, #16
 8001dfe:	0c1b      	lsrs	r3, r3, #16
 8001e00:	8383      	strh	r3, [r0, #28]
  TIMx->CCMR2 |= TIM_ICPSC;
 8001e02:	8b83      	ldrh	r3, [r0, #28]
 8001e04:	b29b      	uxth	r3, r3
 8001e06:	4319      	orrs	r1, r3
 8001e08:	8381      	strh	r1, [r0, #28]
}
 8001e0a:	bd30      	pop	{r4, r5, pc}

08001e0c <TIM_PWMIConfig>:
{
 8001e0c:	b570      	push	{r4, r5, r6, lr}
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 8001e0e:	884c      	ldrh	r4, [r1, #2]
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 8001e10:	888b      	ldrh	r3, [r1, #4]
    icoppositepolarity = TIM_ICPolarity_Rising;
 8001e12:	2c00      	cmp	r4, #0
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8001e14:	880a      	ldrh	r2, [r1, #0]
    icoppositepolarity = TIM_ICPolarity_Rising;
 8001e16:	bf0c      	ite	eq
 8001e18:	f04f 0c02 	moveq.w	ip, #2
 8001e1c:	f04f 0c00 	movne.w	ip, #0
    icoppositeselection = TIM_ICSelection_DirectTI;
 8001e20:	2b01      	cmp	r3, #1
 8001e22:	bf0c      	ite	eq
 8001e24:	f04f 0e02 	moveq.w	lr, #2
 8001e28:	f04f 0e01 	movne.w	lr, #1
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8001e2c:	2a00      	cmp	r2, #0
 8001e2e:	d14a      	bne.n	8001ec6 <TIM_PWMIConfig+0xba>
  TIMx->CCER &= CCER_CC1E_Reset;
 8001e30:	8c02      	ldrh	r2, [r0, #32]
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8001e32:	f640 45ff 	movw	r5, #3327	; 0xcff
  TIMx->CCER &= CCER_CC1E_Reset;
 8001e36:	f022 0201 	bic.w	r2, r2, #1
 8001e3a:	0412      	lsls	r2, r2, #16
 8001e3c:	0c12      	lsrs	r2, r2, #16
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 8001e3e:	890e      	ldrh	r6, [r1, #8]
  TIMx->CCER &= CCER_CC1E_Reset;
 8001e40:	8402      	strh	r2, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001e42:	8b02      	ldrh	r2, [r0, #24]
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8001e44:	88c9      	ldrh	r1, [r1, #6]
  tmpccmr1 = TIMx->CCMR1;
 8001e46:	b292      	uxth	r2, r2
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
 8001e48:	f022 02f3 	bic.w	r2, r2, #243	; 0xf3
 8001e4c:	431a      	orrs	r2, r3
  tmpccer = TIMx->CCER;
 8001e4e:	8c03      	ldrh	r3, [r0, #32]
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8001e50:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  tmpccer = TIMx->CCER;
 8001e54:	b29b      	uxth	r3, r3
  tmpccer &= CCER_CC1P_Reset;
 8001e56:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8001e5a:	4323      	orrs	r3, r4
 8001e5c:	f043 0301 	orr.w	r3, r3, #1
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8001e60:	b292      	uxth	r2, r2
  TIMx->CCMR1 = tmpccmr1;
 8001e62:	8302      	strh	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8001e64:	8403      	strh	r3, [r0, #32]
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 8001e66:	8b03      	ldrh	r3, [r0, #24]
 8001e68:	f023 030c 	bic.w	r3, r3, #12
 8001e6c:	041b      	lsls	r3, r3, #16
 8001e6e:	0c1b      	lsrs	r3, r3, #16
 8001e70:	8303      	strh	r3, [r0, #24]
  TIMx->CCMR1 |= TIM_ICPSC;
 8001e72:	8b03      	ldrh	r3, [r0, #24]
 8001e74:	b29b      	uxth	r3, r3
 8001e76:	430b      	orrs	r3, r1
 8001e78:	8303      	strh	r3, [r0, #24]
  TIMx->CCER &= CCER_CC2E_Reset;
 8001e7a:	8c03      	ldrh	r3, [r0, #32]
 8001e7c:	f023 0310 	bic.w	r3, r3, #16
 8001e80:	041b      	lsls	r3, r3, #16
 8001e82:	0c1b      	lsrs	r3, r3, #16
 8001e84:	8403      	strh	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001e86:	8b03      	ldrh	r3, [r0, #24]
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8001e88:	401d      	ands	r5, r3
  tmpccer = TIMx->CCER;
 8001e8a:	8c03      	ldrh	r3, [r0, #32]
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 8001e8c:	ea45 3606 	orr.w	r6, r5, r6, lsl #12
  tmpccer = TIMx->CCER;
 8001e90:	b29b      	uxth	r3, r3
  tmpccer &= CCER_CC2P_Reset;
 8001e92:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |=  tmp | CCER_CC2E_Set;
 8001e96:	ea43 1c0c 	orr.w	ip, r3, ip, lsl #4
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 8001e9a:	b2b6      	uxth	r6, r6
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 8001e9c:	ea46 2e0e 	orr.w	lr, r6, lr, lsl #8
  tmpccer |=  tmp | CCER_CC2E_Set;
 8001ea0:	f04c 0c10 	orr.w	ip, ip, #16
  TIMx->CCMR1 = tmpccmr1 ;
 8001ea4:	f8a0 e018 	strh.w	lr, [r0, #24]
  TIMx->CCER = tmpccer;
 8001ea8:	f8a0 c020 	strh.w	ip, [r0, #32]
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 8001eac:	8b03      	ldrh	r3, [r0, #24]
 8001eae:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8001eb2:	041b      	lsls	r3, r3, #16
 8001eb4:	0c1b      	lsrs	r3, r3, #16
 8001eb6:	8303      	strh	r3, [r0, #24]
  TIMx->CCMR1 |= (u16)(TIM_ICPSC << 8);
 8001eb8:	8b03      	ldrh	r3, [r0, #24]
 8001eba:	b29b      	uxth	r3, r3
 8001ebc:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8001ec0:	b289      	uxth	r1, r1
 8001ec2:	8301      	strh	r1, [r0, #24]
}
 8001ec4:	bd70      	pop	{r4, r5, r6, pc}
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 8001ec6:	021a      	lsls	r2, r3, #8
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8001ec8:	f640 43ff 	movw	r3, #3327	; 0xcff
  TIMx->CCER &= CCER_CC2E_Reset;
 8001ecc:	8c06      	ldrh	r6, [r0, #32]
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 8001ece:	890d      	ldrh	r5, [r1, #8]
  TIMx->CCER &= CCER_CC2E_Reset;
 8001ed0:	f026 0610 	bic.w	r6, r6, #16
 8001ed4:	0436      	lsls	r6, r6, #16
 8001ed6:	0c36      	lsrs	r6, r6, #16
 8001ed8:	8406      	strh	r6, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001eda:	8b06      	ldrh	r6, [r0, #24]
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 8001edc:	ea42 3205 	orr.w	r2, r2, r5, lsl #12
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8001ee0:	4033      	ands	r3, r6
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 8001ee2:	431a      	orrs	r2, r3
  tmpccer = TIMx->CCER;
 8001ee4:	8c03      	ldrh	r3, [r0, #32]
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 8001ee6:	b292      	uxth	r2, r2
  tmpccer = TIMx->CCER;
 8001ee8:	b29b      	uxth	r3, r3
  tmpccer &= CCER_CC2P_Reset;
 8001eea:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |=  tmp | CCER_CC2E_Set;
 8001eee:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
 8001ef2:	b29b      	uxth	r3, r3
 8001ef4:	f043 0310 	orr.w	r3, r3, #16
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8001ef8:	88c9      	ldrh	r1, [r1, #6]
  TIMx->CCMR1 = tmpccmr1 ;
 8001efa:	8302      	strh	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8001efc:	8403      	strh	r3, [r0, #32]
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 8001efe:	8b03      	ldrh	r3, [r0, #24]
 8001f00:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8001f04:	041b      	lsls	r3, r3, #16
 8001f06:	0c1b      	lsrs	r3, r3, #16
 8001f08:	8303      	strh	r3, [r0, #24]
  TIMx->CCMR1 |= (u16)(TIM_ICPSC << 8);
 8001f0a:	8b03      	ldrh	r3, [r0, #24]
 8001f0c:	b29b      	uxth	r3, r3
 8001f0e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8001f12:	b29b      	uxth	r3, r3
 8001f14:	8303      	strh	r3, [r0, #24]
  TIMx->CCER &= CCER_CC1E_Reset;
 8001f16:	8c03      	ldrh	r3, [r0, #32]
 8001f18:	f023 0301 	bic.w	r3, r3, #1
 8001f1c:	041b      	lsls	r3, r3, #16
 8001f1e:	0c1b      	lsrs	r3, r3, #16
 8001f20:	8403      	strh	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001f22:	8b03      	ldrh	r3, [r0, #24]
 8001f24:	b29b      	uxth	r3, r3
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
 8001f26:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 8001f2a:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
 8001f2e:	b29b      	uxth	r3, r3
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8001f30:	ea4e 0e03 	orr.w	lr, lr, r3
  tmpccer = TIMx->CCER;
 8001f34:	8c03      	ldrh	r3, [r0, #32]
  TIMx->CCMR1 = tmpccmr1;
 8001f36:	f8a0 e018 	strh.w	lr, [r0, #24]
  tmpccer = TIMx->CCER;
 8001f3a:	b29b      	uxth	r3, r3
  tmpccer &= CCER_CC1P_Reset;
 8001f3c:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8001f40:	ea4c 0c03 	orr.w	ip, ip, r3
 8001f44:	f04c 0c01 	orr.w	ip, ip, #1
  TIMx->CCER = tmpccer;
 8001f48:	f8a0 c020 	strh.w	ip, [r0, #32]
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 8001f4c:	8b03      	ldrh	r3, [r0, #24]
 8001f4e:	f023 030c 	bic.w	r3, r3, #12
 8001f52:	041b      	lsls	r3, r3, #16
 8001f54:	0c1b      	lsrs	r3, r3, #16
 8001f56:	8303      	strh	r3, [r0, #24]
  TIMx->CCMR1 |= TIM_ICPSC;
 8001f58:	8b03      	ldrh	r3, [r0, #24]
 8001f5a:	b29b      	uxth	r3, r3
 8001f5c:	4319      	orrs	r1, r3
 8001f5e:	8301      	strh	r1, [r0, #24]
}
 8001f60:	bd70      	pop	{r4, r5, r6, pc}
 8001f62:	bf00      	nop

08001f64 <TIM_BDTRConfig>:
  TIMx->BDTR = (u32)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 8001f64:	f8b1 c002 	ldrh.w	ip, [r1, #2]
 8001f68:	880b      	ldrh	r3, [r1, #0]
 8001f6a:	888a      	ldrh	r2, [r1, #4]
 8001f6c:	ea43 030c 	orr.w	r3, r3, ip
 8001f70:	f8b1 c006 	ldrh.w	ip, [r1, #6]
 8001f74:	4313      	orrs	r3, r2
 8001f76:	890a      	ldrh	r2, [r1, #8]
 8001f78:	ea43 030c 	orr.w	r3, r3, ip
 8001f7c:	f8b1 c00a 	ldrh.w	ip, [r1, #10]
 8001f80:	4313      	orrs	r3, r2
 8001f82:	898a      	ldrh	r2, [r1, #12]
 8001f84:	ea43 030c 	orr.w	r3, r3, ip
 8001f88:	4313      	orrs	r3, r2
 8001f8a:	b29b      	uxth	r3, r3
 8001f8c:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
}
 8001f90:	4770      	bx	lr
 8001f92:	bf00      	nop

08001f94 <TIM_TimeBaseStructInit>:
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 8001f94:	2300      	movs	r3, #0
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF;
 8001f96:	f64f 72ff 	movw	r2, #65535	; 0xffff
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 8001f9a:	8003      	strh	r3, [r0, #0]
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF;
 8001f9c:	8082      	strh	r2, [r0, #4]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 8001f9e:	80c3      	strh	r3, [r0, #6]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 8001fa0:	8043      	strh	r3, [r0, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 8001fa2:	7203      	strb	r3, [r0, #8]
}
 8001fa4:	4770      	bx	lr
 8001fa6:	bf00      	nop

08001fa8 <TIM_OCStructInit>:
  TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 8001fa8:	2300      	movs	r3, #0
 8001faa:	8003      	strh	r3, [r0, #0]
  TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 8001fac:	8043      	strh	r3, [r0, #2]
  TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 8001fae:	8083      	strh	r3, [r0, #4]
  TIM_OCInitStruct->TIM_Pulse = 0x0000;
 8001fb0:	80c3      	strh	r3, [r0, #6]
  TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 8001fb2:	8103      	strh	r3, [r0, #8]
  TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 8001fb4:	8143      	strh	r3, [r0, #10]
  TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 8001fb6:	8183      	strh	r3, [r0, #12]
  TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 8001fb8:	81c3      	strh	r3, [r0, #14]
}
 8001fba:	4770      	bx	lr

08001fbc <TIM_ICStructInit>:
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 8001fbc:	2300      	movs	r3, #0
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 8001fbe:	2201      	movs	r2, #1
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 8001fc0:	8003      	strh	r3, [r0, #0]
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 8001fc2:	8043      	strh	r3, [r0, #2]
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 8001fc4:	8082      	strh	r2, [r0, #4]
  TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 8001fc6:	80c3      	strh	r3, [r0, #6]
  TIM_ICInitStruct->TIM_ICFilter = 0x00;
 8001fc8:	8103      	strh	r3, [r0, #8]
}
 8001fca:	4770      	bx	lr

08001fcc <TIM_BDTRStructInit>:
  TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	8003      	strh	r3, [r0, #0]
  TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 8001fd0:	8043      	strh	r3, [r0, #2]
  TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 8001fd2:	8083      	strh	r3, [r0, #4]
  TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 8001fd4:	80c3      	strh	r3, [r0, #6]
  TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 8001fd6:	8103      	strh	r3, [r0, #8]
  TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 8001fd8:	8143      	strh	r3, [r0, #10]
  TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 8001fda:	8183      	strh	r3, [r0, #12]
}
 8001fdc:	4770      	bx	lr
 8001fde:	bf00      	nop

08001fe0 <TIM_Cmd>:
  if (NewState != DISABLE)
 8001fe0:	b129      	cbz	r1, 8001fee <TIM_Cmd+0xe>
    TIMx->CR1 |= CR1_CEN_Set;
 8001fe2:	8803      	ldrh	r3, [r0, #0]
 8001fe4:	b29b      	uxth	r3, r3
 8001fe6:	f043 0301 	orr.w	r3, r3, #1
 8001fea:	8003      	strh	r3, [r0, #0]
 8001fec:	4770      	bx	lr
    TIMx->CR1 &= CR1_CEN_Reset;
 8001fee:	f240 33fe 	movw	r3, #1022	; 0x3fe
 8001ff2:	8802      	ldrh	r2, [r0, #0]
 8001ff4:	4013      	ands	r3, r2
 8001ff6:	8003      	strh	r3, [r0, #0]
}
 8001ff8:	4770      	bx	lr
 8001ffa:	bf00      	nop

08001ffc <TIM_CtrlPWMOutputs>:
    TIMx->BDTR |= BDTR_MOE_Set;
 8001ffc:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
  if (NewState != DISABLE)
 8002000:	b139      	cbz	r1, 8002012 <TIM_CtrlPWMOutputs+0x16>
    TIMx->BDTR |= BDTR_MOE_Set;
 8002002:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002006:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800200a:	b29b      	uxth	r3, r3
 800200c:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
 8002010:	4770      	bx	lr
    TIMx->BDTR &= BDTR_MOE_Reset;
 8002012:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8002016:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
}
 800201a:	4770      	bx	lr

0800201c <TIM_ITConfig>:
    TIMx->DIER |= TIM_IT;
 800201c:	8983      	ldrh	r3, [r0, #12]
 800201e:	b29b      	uxth	r3, r3
  if (NewState != DISABLE)
 8002020:	b112      	cbz	r2, 8002028 <TIM_ITConfig+0xc>
    TIMx->DIER |= TIM_IT;
 8002022:	4319      	orrs	r1, r3
 8002024:	8181      	strh	r1, [r0, #12]
 8002026:	4770      	bx	lr
    TIMx->DIER &= (u16)~TIM_IT;
 8002028:	ea23 0101 	bic.w	r1, r3, r1
 800202c:	8181      	strh	r1, [r0, #12]
}
 800202e:	4770      	bx	lr

08002030 <TIM_GenerateEvent>:
  TIMx->EGR = TIM_EventSource;
 8002030:	8281      	strh	r1, [r0, #20]
}
 8002032:	4770      	bx	lr

08002034 <TIM_DMAConfig>:
  TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
 8002034:	4311      	orrs	r1, r2
 8002036:	f8a0 1048 	strh.w	r1, [r0, #72]	; 0x48
}
 800203a:	4770      	bx	lr

0800203c <TIM_DMACmd>:
 800203c:	8983      	ldrh	r3, [r0, #12]
 800203e:	b29b      	uxth	r3, r3
 8002040:	b112      	cbz	r2, 8002048 <TIM_DMACmd+0xc>
 8002042:	4319      	orrs	r1, r3
 8002044:	8181      	strh	r1, [r0, #12]
 8002046:	4770      	bx	lr
 8002048:	ea23 0101 	bic.w	r1, r3, r1
 800204c:	8181      	strh	r1, [r0, #12]
 800204e:	4770      	bx	lr

08002050 <TIM_InternalClockConfig>:
  TIMx->SMCR &=  SMCR_SMS_Mask;
 8002050:	8903      	ldrh	r3, [r0, #8]
 8002052:	f023 0307 	bic.w	r3, r3, #7
 8002056:	041b      	lsls	r3, r3, #16
 8002058:	0c1b      	lsrs	r3, r3, #16
 800205a:	8103      	strh	r3, [r0, #8]
}
 800205c:	4770      	bx	lr
 800205e:	bf00      	nop

08002060 <TIM_ITRxExternalClockConfig>:
  tmpsmcr = TIMx->SMCR;
 8002060:	8903      	ldrh	r3, [r0, #8]
  tmpsmcr &= SMCR_TS_Mask;
 8002062:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002066:	041b      	lsls	r3, r3, #16
 8002068:	0c1b      	lsrs	r3, r3, #16
  tmpsmcr |= TIM_InputTriggerSource;
 800206a:	4319      	orrs	r1, r3
  TIMx->SMCR = tmpsmcr;
 800206c:	8101      	strh	r1, [r0, #8]
  TIMx->SMCR |= TIM_SlaveMode_External1;
 800206e:	8903      	ldrh	r3, [r0, #8]
 8002070:	b29b      	uxth	r3, r3
 8002072:	f043 0307 	orr.w	r3, r3, #7
 8002076:	8103      	strh	r3, [r0, #8]
}
 8002078:	4770      	bx	lr
 800207a:	bf00      	nop

0800207c <TIM_TIxExternalClockConfig>:
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 800207c:	2960      	cmp	r1, #96	; 0x60
{
 800207e:	b500      	push	{lr}
  TIMx->CCER &= CCER_CC2E_Reset;
 8002080:	f8b0 c020 	ldrh.w	ip, [r0, #32]
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 8002084:	d02b      	beq.n	80020de <TIM_TIxExternalClockConfig+0x62>
  TIMx->CCER &= CCER_CC1E_Reset;
 8002086:	f02c 0c01 	bic.w	ip, ip, #1
 800208a:	ea4f 4c0c 	mov.w	ip, ip, lsl #16
 800208e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8002092:	f8a0 c020 	strh.w	ip, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002096:	f8b0 c018 	ldrh.w	ip, [r0, #24]
 800209a:	fa1f fc8c 	uxth.w	ip, ip
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
 800209e:	f02c 0cf3 	bic.w	ip, ip, #243	; 0xf3
 80020a2:	ea4c 1303 	orr.w	r3, ip, r3, lsl #4
 80020a6:	b29b      	uxth	r3, r3
  tmpccer = TIMx->CCER;
 80020a8:	f8b0 c020 	ldrh.w	ip, [r0, #32]
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80020ac:	f043 0301 	orr.w	r3, r3, #1
  TIMx->CCMR1 = tmpccmr1;
 80020b0:	8303      	strh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 80020b2:	fa1f f38c 	uxth.w	r3, ip
  tmpccer &= CCER_CC1P_Reset;
 80020b6:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80020ba:	431a      	orrs	r2, r3
 80020bc:	f042 0201 	orr.w	r2, r2, #1
  TIMx->CCER = tmpccer;
 80020c0:	8402      	strh	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 80020c2:	8903      	ldrh	r3, [r0, #8]
  tmpsmcr &= SMCR_TS_Mask;
 80020c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80020c8:	041b      	lsls	r3, r3, #16
 80020ca:	0c1b      	lsrs	r3, r3, #16
  tmpsmcr |= TIM_InputTriggerSource;
 80020cc:	4319      	orrs	r1, r3
  TIMx->SMCR = tmpsmcr;
 80020ce:	8101      	strh	r1, [r0, #8]
  TIMx->SMCR |= TIM_SlaveMode_External1;
 80020d0:	8903      	ldrh	r3, [r0, #8]
 80020d2:	b29b      	uxth	r3, r3
 80020d4:	f043 0307 	orr.w	r3, r3, #7
 80020d8:	8103      	strh	r3, [r0, #8]
}
 80020da:	f85d fb04 	ldr.w	pc, [sp], #4
  TIMx->CCER &= CCER_CC2E_Reset;
 80020de:	f02c 0c10 	bic.w	ip, ip, #16
 80020e2:	ea4f 4c0c 	mov.w	ip, ip, lsl #16
 80020e6:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80020ea:	f8a0 c020 	strh.w	ip, [r0, #32]
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 80020ee:	f640 4cff 	movw	ip, #3327	; 0xcff
  tmpccmr1 = TIMx->CCMR1;
 80020f2:	f8b0 e018 	ldrh.w	lr, [r0, #24]
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 80020f6:	ea0c 0c0e 	and.w	ip, ip, lr
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 80020fa:	ea4c 3303 	orr.w	r3, ip, r3, lsl #12
 80020fe:	fa1f fc83 	uxth.w	ip, r3
  tmpccer = TIMx->CCER;
 8002102:	8c03      	ldrh	r3, [r0, #32]
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 8002104:	f44c 7c80 	orr.w	ip, ip, #256	; 0x100
  tmpccer = TIMx->CCER;
 8002108:	b29b      	uxth	r3, r3
  tmpccer &= CCER_CC2P_Reset;
 800210a:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |=  tmp | CCER_CC2E_Set;
 800210e:	ea43 1202 	orr.w	r2, r3, r2, lsl #4
 8002112:	b292      	uxth	r2, r2
 8002114:	f042 0210 	orr.w	r2, r2, #16
  TIMx->CCMR1 = tmpccmr1 ;
 8002118:	f8a0 c018 	strh.w	ip, [r0, #24]
  TIMx->CCER = tmpccer;
 800211c:	8402      	strh	r2, [r0, #32]
}
 800211e:	e7d0      	b.n	80020c2 <TIM_TIxExternalClockConfig+0x46>

08002120 <TIM_ETRClockMode1Config>:
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (u16)(ExtTRGFilter << 8);
 8002120:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 8002124:	430b      	orrs	r3, r1
  tmpsmcr = TIMx->SMCR;
 8002126:	8901      	ldrh	r1, [r0, #8]
  tmpsmcr &= SMCR_ETR_Mask;
 8002128:	b2c9      	uxtb	r1, r1
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (u16)(ExtTRGFilter << 8);
 800212a:	4319      	orrs	r1, r3
 800212c:	b289      	uxth	r1, r1
  TIMx->SMCR = tmpsmcr;
 800212e:	8101      	strh	r1, [r0, #8]
  tmpsmcr = TIMx->SMCR;
 8002130:	8903      	ldrh	r3, [r0, #8]
  tmpsmcr &= SMCR_TS_Mask;
 8002132:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002136:	041b      	lsls	r3, r3, #16
 8002138:	0c1b      	lsrs	r3, r3, #16
  tmpsmcr |= TIM_TS_ETRF;
 800213a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
  TIMx->SMCR = tmpsmcr;
 800213e:	8103      	strh	r3, [r0, #8]
}
 8002140:	4770      	bx	lr
 8002142:	bf00      	nop

08002144 <TIM_ETRClockMode2Config>:
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (u16)(ExtTRGFilter << 8);
 8002144:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 8002148:	430b      	orrs	r3, r1
  tmpsmcr = TIMx->SMCR;
 800214a:	8901      	ldrh	r1, [r0, #8]
  tmpsmcr &= SMCR_ETR_Mask;
 800214c:	b2c9      	uxtb	r1, r1
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (u16)(ExtTRGFilter << 8);
 800214e:	4319      	orrs	r1, r3
 8002150:	b289      	uxth	r1, r1
  TIMx->SMCR = tmpsmcr;
 8002152:	8101      	strh	r1, [r0, #8]
  TIMx->SMCR |= SMCR_ECE_Set;
 8002154:	8903      	ldrh	r3, [r0, #8]
 8002156:	b29b      	uxth	r3, r3
 8002158:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800215c:	8103      	strh	r3, [r0, #8]
}
 800215e:	4770      	bx	lr

08002160 <TIM_ETRConfig>:
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (u16)(ExtTRGFilter << 8);
 8002160:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 8002164:	430b      	orrs	r3, r1
  tmpsmcr = TIMx->SMCR;
 8002166:	8901      	ldrh	r1, [r0, #8]
  tmpsmcr &= SMCR_ETR_Mask;
 8002168:	b2c9      	uxtb	r1, r1
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (u16)(ExtTRGFilter << 8);
 800216a:	4319      	orrs	r1, r3
 800216c:	b289      	uxth	r1, r1
  TIMx->SMCR = tmpsmcr;
 800216e:	8101      	strh	r1, [r0, #8]
}
 8002170:	4770      	bx	lr
 8002172:	bf00      	nop

08002174 <TIM_PrescalerConfig>:
  TIMx->PSC = Prescaler;
 8002174:	8501      	strh	r1, [r0, #40]	; 0x28
  TIMx->EGR = TIM_PSCReloadMode;
 8002176:	8282      	strh	r2, [r0, #20]
}
 8002178:	4770      	bx	lr
 800217a:	bf00      	nop

0800217c <TIM_CounterModeConfig>:
  tmpcr1 &= CR1_CounterMode_Mask;
 800217c:	f240 338f 	movw	r3, #911	; 0x38f
  tmpcr1 = TIMx->CR1;
 8002180:	8802      	ldrh	r2, [r0, #0]
  tmpcr1 &= CR1_CounterMode_Mask;
 8002182:	4013      	ands	r3, r2
  tmpcr1 |= TIM_CounterMode;
 8002184:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 8002186:	8003      	strh	r3, [r0, #0]
}
 8002188:	4770      	bx	lr
 800218a:	bf00      	nop

0800218c <TIM_SelectInputTrigger>:
  tmpsmcr = TIMx->SMCR;
 800218c:	8903      	ldrh	r3, [r0, #8]
  tmpsmcr &= SMCR_TS_Mask;
 800218e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002192:	041b      	lsls	r3, r3, #16
 8002194:	0c1b      	lsrs	r3, r3, #16
  tmpsmcr |= TIM_InputTriggerSource;
 8002196:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 8002198:	8103      	strh	r3, [r0, #8]
}
 800219a:	4770      	bx	lr

0800219c <TIM_EncoderInterfaceConfig>:
{
 800219c:	b510      	push	{r4, lr}
  tmpsmcr = TIMx->SMCR;
 800219e:	f8b0 e008 	ldrh.w	lr, [r0, #8]
  tmpccmr1 = TIMx->CCMR1;
 80021a2:	f8b0 c018 	ldrh.w	ip, [r0, #24]
  tmpsmcr &= SMCR_SMS_Mask;
 80021a6:	f02e 0e07 	bic.w	lr, lr, #7
 80021aa:	ea4f 4e0e 	mov.w	lr, lr, lsl #16
 80021ae:	ea4f 4e1e 	mov.w	lr, lr, lsr #16
  tmpsmcr |= TIM_EncoderMode;
 80021b2:	ea4e 0401 	orr.w	r4, lr, r1
  tmpccer = TIMx->CCER;
 80021b6:	f8b0 e020 	ldrh.w	lr, [r0, #32]
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 80021ba:	f42c 7c40 	bic.w	ip, ip, #768	; 0x300
 80021be:	f02c 0c03 	bic.w	ip, ip, #3
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
 80021c2:	f02e 0122 	bic.w	r1, lr, #34	; 0x22
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 80021c6:	ea4f 4c0c 	mov.w	ip, ip, lsl #16
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
 80021ca:	0409      	lsls	r1, r1, #16
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 80021cc:	ea42 1203 	orr.w	r2, r2, r3, lsl #4
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 80021d0:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
 80021d4:	0c09      	lsrs	r1, r1, #16
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
 80021d6:	f44c 7c80 	orr.w	ip, ip, #256	; 0x100
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 80021da:	4311      	orrs	r1, r2
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
 80021dc:	f04c 0c01 	orr.w	ip, ip, #1
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 80021e0:	b289      	uxth	r1, r1
  TIMx->SMCR = tmpsmcr;
 80021e2:	8104      	strh	r4, [r0, #8]
  TIMx->CCMR1 = tmpccmr1;
 80021e4:	f8a0 c018 	strh.w	ip, [r0, #24]
  TIMx->CCER = tmpccer;
 80021e8:	8401      	strh	r1, [r0, #32]
}
 80021ea:	bd10      	pop	{r4, pc}

080021ec <TIM_ForcedOC1Config>:
  tmpccmr1 = TIMx->CCMR1;
 80021ec:	8b03      	ldrh	r3, [r0, #24]
  tmpccmr1 &= CCMR_OC13M_Mask;
 80021ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80021f2:	041b      	lsls	r3, r3, #16
 80021f4:	0c1b      	lsrs	r3, r3, #16
  tmpccmr1 |= TIM_ForcedAction;
 80021f6:	430b      	orrs	r3, r1
  TIMx->CCMR1 = tmpccmr1;
 80021f8:	8303      	strh	r3, [r0, #24]
}
 80021fa:	4770      	bx	lr

080021fc <TIM_ForcedOC2Config>:
  tmpccmr1 = TIMx->CCMR1;
 80021fc:	8b03      	ldrh	r3, [r0, #24]
  tmpccmr1 &= CCMR_OC24M_Mask;
 80021fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002202:	041b      	lsls	r3, r3, #16
 8002204:	0c1b      	lsrs	r3, r3, #16
  tmpccmr1 |= (u16)(TIM_ForcedAction << 8);
 8002206:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800220a:	b29b      	uxth	r3, r3
  TIMx->CCMR1 = tmpccmr1;
 800220c:	8303      	strh	r3, [r0, #24]
}
 800220e:	4770      	bx	lr

08002210 <TIM_ForcedOC3Config>:
  tmpccmr2 = TIMx->CCMR2;
 8002210:	8b83      	ldrh	r3, [r0, #28]
  tmpccmr2 &= CCMR_OC13M_Mask;
 8002212:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002216:	041b      	lsls	r3, r3, #16
 8002218:	0c1b      	lsrs	r3, r3, #16
  tmpccmr2 |= TIM_ForcedAction;
 800221a:	430b      	orrs	r3, r1
  TIMx->CCMR2 = tmpccmr2;
 800221c:	8383      	strh	r3, [r0, #28]
}
 800221e:	4770      	bx	lr

08002220 <TIM_ForcedOC4Config>:
  tmpccmr2 = TIMx->CCMR2;
 8002220:	8b83      	ldrh	r3, [r0, #28]
  tmpccmr2 &= CCMR_OC24M_Mask;
 8002222:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002226:	041b      	lsls	r3, r3, #16
 8002228:	0c1b      	lsrs	r3, r3, #16
  tmpccmr2 |= (u16)(TIM_ForcedAction << 8);
 800222a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800222e:	b29b      	uxth	r3, r3
  TIMx->CCMR2 = tmpccmr2;
 8002230:	8383      	strh	r3, [r0, #28]
}
 8002232:	4770      	bx	lr

08002234 <TIM_ARRPreloadConfig>:
  if (NewState != DISABLE)
 8002234:	b129      	cbz	r1, 8002242 <TIM_ARRPreloadConfig+0xe>
    TIMx->CR1 |= CR1_ARPE_Set;
 8002236:	8803      	ldrh	r3, [r0, #0]
 8002238:	b29b      	uxth	r3, r3
 800223a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800223e:	8003      	strh	r3, [r0, #0]
 8002240:	4770      	bx	lr
    TIMx->CR1 &= CR1_ARPE_Reset;
 8002242:	f240 337f 	movw	r3, #895	; 0x37f
 8002246:	8802      	ldrh	r2, [r0, #0]
 8002248:	4013      	ands	r3, r2
 800224a:	8003      	strh	r3, [r0, #0]
}
 800224c:	4770      	bx	lr
 800224e:	bf00      	nop

08002250 <TIM_SelectCOM>:
    TIMx->CR2 |= CR2_CCUS_Set;
 8002250:	8883      	ldrh	r3, [r0, #4]
  if (NewState != DISABLE)
 8002252:	b121      	cbz	r1, 800225e <TIM_SelectCOM+0xe>
    TIMx->CR2 |= CR2_CCUS_Set;
 8002254:	b29b      	uxth	r3, r3
 8002256:	f043 0304 	orr.w	r3, r3, #4
 800225a:	8083      	strh	r3, [r0, #4]
 800225c:	4770      	bx	lr
    TIMx->CR2 &= CR2_CCUS_Reset;
 800225e:	f023 0304 	bic.w	r3, r3, #4
 8002262:	041b      	lsls	r3, r3, #16
 8002264:	0c1b      	lsrs	r3, r3, #16
 8002266:	8083      	strh	r3, [r0, #4]
}
 8002268:	4770      	bx	lr
 800226a:	bf00      	nop

0800226c <TIM_SelectCCDMA>:
    TIMx->CR2 |= CR2_CCDS_Set;
 800226c:	8883      	ldrh	r3, [r0, #4]
  if (NewState != DISABLE)
 800226e:	b121      	cbz	r1, 800227a <TIM_SelectCCDMA+0xe>
    TIMx->CR2 |= CR2_CCDS_Set;
 8002270:	b29b      	uxth	r3, r3
 8002272:	f043 0308 	orr.w	r3, r3, #8
 8002276:	8083      	strh	r3, [r0, #4]
 8002278:	4770      	bx	lr
    TIMx->CR2 &= CR2_CCDS_Reset;
 800227a:	f023 0308 	bic.w	r3, r3, #8
 800227e:	041b      	lsls	r3, r3, #16
 8002280:	0c1b      	lsrs	r3, r3, #16
 8002282:	8083      	strh	r3, [r0, #4]
}
 8002284:	4770      	bx	lr
 8002286:	bf00      	nop

08002288 <TIM_CCPreloadControl>:
    TIMx->CR2 |= CR2_CCPC_Set;
 8002288:	8883      	ldrh	r3, [r0, #4]
  if (NewState != DISABLE)
 800228a:	b121      	cbz	r1, 8002296 <TIM_CCPreloadControl+0xe>
    TIMx->CR2 |= CR2_CCPC_Set;
 800228c:	b29b      	uxth	r3, r3
 800228e:	f043 0301 	orr.w	r3, r3, #1
 8002292:	8083      	strh	r3, [r0, #4]
 8002294:	4770      	bx	lr
    TIMx->CR2 &= CR2_CCPC_Reset;
 8002296:	f023 0301 	bic.w	r3, r3, #1
 800229a:	041b      	lsls	r3, r3, #16
 800229c:	0c1b      	lsrs	r3, r3, #16
 800229e:	8083      	strh	r3, [r0, #4]
}
 80022a0:	4770      	bx	lr
 80022a2:	bf00      	nop

080022a4 <TIM_OC1PreloadConfig>:
  tmpccmr1 = TIMx->CCMR1;
 80022a4:	8b03      	ldrh	r3, [r0, #24]
  tmpccmr1 &= CCMR_OC13PE_Reset;
 80022a6:	f023 0308 	bic.w	r3, r3, #8
 80022aa:	041b      	lsls	r3, r3, #16
 80022ac:	0c1b      	lsrs	r3, r3, #16
  tmpccmr1 |= TIM_OCPreload;
 80022ae:	430b      	orrs	r3, r1
  TIMx->CCMR1 = tmpccmr1;
 80022b0:	8303      	strh	r3, [r0, #24]
}
 80022b2:	4770      	bx	lr

080022b4 <TIM_OC2PreloadConfig>:
  tmpccmr1 = TIMx->CCMR1;
 80022b4:	8b03      	ldrh	r3, [r0, #24]
  tmpccmr1 &= CCMR_OC24PE_Reset;
 80022b6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80022ba:	041b      	lsls	r3, r3, #16
 80022bc:	0c1b      	lsrs	r3, r3, #16
  tmpccmr1 |= (u16)(TIM_OCPreload << 8);
 80022be:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80022c2:	b29b      	uxth	r3, r3
  TIMx->CCMR1 = tmpccmr1;
 80022c4:	8303      	strh	r3, [r0, #24]
}
 80022c6:	4770      	bx	lr

080022c8 <TIM_OC3PreloadConfig>:
  tmpccmr2 = TIMx->CCMR2;
 80022c8:	8b83      	ldrh	r3, [r0, #28]
  tmpccmr2 &= CCMR_OC13PE_Reset;
 80022ca:	f023 0308 	bic.w	r3, r3, #8
 80022ce:	041b      	lsls	r3, r3, #16
 80022d0:	0c1b      	lsrs	r3, r3, #16
  tmpccmr2 |= TIM_OCPreload;
 80022d2:	430b      	orrs	r3, r1
  TIMx->CCMR2 = tmpccmr2;
 80022d4:	8383      	strh	r3, [r0, #28]
}
 80022d6:	4770      	bx	lr

080022d8 <TIM_OC4PreloadConfig>:
  tmpccmr2 = TIMx->CCMR2;
 80022d8:	8b83      	ldrh	r3, [r0, #28]
  tmpccmr2 &= CCMR_OC24PE_Reset;
 80022da:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80022de:	041b      	lsls	r3, r3, #16
 80022e0:	0c1b      	lsrs	r3, r3, #16
  tmpccmr2 |= (u16)(TIM_OCPreload << 8);
 80022e2:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80022e6:	b29b      	uxth	r3, r3
  TIMx->CCMR2 = tmpccmr2;
 80022e8:	8383      	strh	r3, [r0, #28]
}
 80022ea:	4770      	bx	lr

080022ec <TIM_OC1FastConfig>:
  tmpccmr1 = TIMx->CCMR1;
 80022ec:	8b03      	ldrh	r3, [r0, #24]
  tmpccmr1 &= CCMR_OC13FE_Reset;
 80022ee:	f023 0304 	bic.w	r3, r3, #4
 80022f2:	041b      	lsls	r3, r3, #16
 80022f4:	0c1b      	lsrs	r3, r3, #16
  tmpccmr1 |= TIM_OCFast;
 80022f6:	430b      	orrs	r3, r1
  TIMx->CCMR1 = tmpccmr1;
 80022f8:	8303      	strh	r3, [r0, #24]
}
 80022fa:	4770      	bx	lr

080022fc <TIM_OC2FastConfig>:
  tmpccmr1 = TIMx->CCMR1;
 80022fc:	8b03      	ldrh	r3, [r0, #24]
  tmpccmr1 &= CCMR_OC24FE_Reset;
 80022fe:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002302:	041b      	lsls	r3, r3, #16
 8002304:	0c1b      	lsrs	r3, r3, #16
  tmpccmr1 |= (u16)(TIM_OCFast << 8);
 8002306:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800230a:	b29b      	uxth	r3, r3
  TIMx->CCMR1 = tmpccmr1;
 800230c:	8303      	strh	r3, [r0, #24]
}
 800230e:	4770      	bx	lr

08002310 <TIM_OC3FastConfig>:
  tmpccmr2 = TIMx->CCMR2;
 8002310:	8b83      	ldrh	r3, [r0, #28]
  tmpccmr2 &= CCMR_OC13FE_Reset;
 8002312:	f023 0304 	bic.w	r3, r3, #4
 8002316:	041b      	lsls	r3, r3, #16
 8002318:	0c1b      	lsrs	r3, r3, #16
  tmpccmr2 |= TIM_OCFast;
 800231a:	430b      	orrs	r3, r1
  TIMx->CCMR2 = tmpccmr2;
 800231c:	8383      	strh	r3, [r0, #28]
}
 800231e:	4770      	bx	lr

08002320 <TIM_OC4FastConfig>:
  tmpccmr2 = TIMx->CCMR2;
 8002320:	8b83      	ldrh	r3, [r0, #28]
  tmpccmr2 &= CCMR_OC24FE_Reset;
 8002322:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002326:	041b      	lsls	r3, r3, #16
 8002328:	0c1b      	lsrs	r3, r3, #16
  tmpccmr2 |= (u16)(TIM_OCFast << 8);
 800232a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800232e:	b29b      	uxth	r3, r3
  TIMx->CCMR2 = tmpccmr2;
 8002330:	8383      	strh	r3, [r0, #28]
}
 8002332:	4770      	bx	lr

08002334 <TIM_ClearOC1Ref>:
  tmpccmr1 = TIMx->CCMR1;
 8002334:	8b03      	ldrh	r3, [r0, #24]
  tmpccmr1 &= CCMR_OC13CE_Reset;
 8002336:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800233a:	041b      	lsls	r3, r3, #16
 800233c:	0c1b      	lsrs	r3, r3, #16
  tmpccmr1 |= TIM_OCClear;
 800233e:	430b      	orrs	r3, r1
  TIMx->CCMR1 = tmpccmr1;
 8002340:	8303      	strh	r3, [r0, #24]
}
 8002342:	4770      	bx	lr

08002344 <TIM_ClearOC2Ref>:
  tmpccmr1 = TIMx->CCMR1;
 8002344:	8b03      	ldrh	r3, [r0, #24]
  tmpccmr1 &= CCMR_OC24CE_Reset;
 8002346:	f3c3 030e 	ubfx	r3, r3, #0, #15
  tmpccmr1 |= (u16)(TIM_OCClear << 8);
 800234a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800234e:	b29b      	uxth	r3, r3
  TIMx->CCMR1 = tmpccmr1;
 8002350:	8303      	strh	r3, [r0, #24]
}
 8002352:	4770      	bx	lr

08002354 <TIM_ClearOC3Ref>:
  tmpccmr2 = TIMx->CCMR2;
 8002354:	8b83      	ldrh	r3, [r0, #28]
  tmpccmr2 &= CCMR_OC13CE_Reset;
 8002356:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800235a:	041b      	lsls	r3, r3, #16
 800235c:	0c1b      	lsrs	r3, r3, #16
  tmpccmr2 |= TIM_OCClear;
 800235e:	430b      	orrs	r3, r1
  TIMx->CCMR2 = tmpccmr2;
 8002360:	8383      	strh	r3, [r0, #28]
}
 8002362:	4770      	bx	lr

08002364 <TIM_ClearOC4Ref>:
  tmpccmr2 = TIMx->CCMR2;
 8002364:	8b83      	ldrh	r3, [r0, #28]
  tmpccmr2 &= CCMR_OC24CE_Reset;
 8002366:	f3c3 030e 	ubfx	r3, r3, #0, #15
  tmpccmr2 |= (u16)(TIM_OCClear << 8);
 800236a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800236e:	b29b      	uxth	r3, r3
  TIMx->CCMR2 = tmpccmr2;
 8002370:	8383      	strh	r3, [r0, #28]
}
 8002372:	4770      	bx	lr

08002374 <TIM_OC1PolarityConfig>:
  tmpccer = TIMx->CCER;
 8002374:	8c03      	ldrh	r3, [r0, #32]
  tmpccer &= CCER_CC1P_Reset;
 8002376:	f023 0302 	bic.w	r3, r3, #2
 800237a:	041b      	lsls	r3, r3, #16
 800237c:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= TIM_OCPolarity;
 800237e:	430b      	orrs	r3, r1
  TIMx->CCER = tmpccer;
 8002380:	8403      	strh	r3, [r0, #32]
}
 8002382:	4770      	bx	lr

08002384 <TIM_OC1NPolarityConfig>:
  tmpccer = TIMx->CCER;
 8002384:	8c03      	ldrh	r3, [r0, #32]
  tmpccer &= CCER_CC1NP_Reset;
 8002386:	f023 0308 	bic.w	r3, r3, #8
 800238a:	041b      	lsls	r3, r3, #16
 800238c:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= TIM_OCNPolarity;
 800238e:	430b      	orrs	r3, r1
  TIMx->CCER = tmpccer;
 8002390:	8403      	strh	r3, [r0, #32]
}
 8002392:	4770      	bx	lr

08002394 <TIM_OC2PolarityConfig>:
  tmpccer = TIMx->CCER;
 8002394:	8c03      	ldrh	r3, [r0, #32]
  tmpccer &= CCER_CC2P_Reset;
 8002396:	f023 0320 	bic.w	r3, r3, #32
 800239a:	041b      	lsls	r3, r3, #16
 800239c:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCPolarity << 4);
 800239e:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 80023a2:	b29b      	uxth	r3, r3
  TIMx->CCER = tmpccer;
 80023a4:	8403      	strh	r3, [r0, #32]
}
 80023a6:	4770      	bx	lr

080023a8 <TIM_OC2NPolarityConfig>:
  tmpccer = TIMx->CCER;
 80023a8:	8c03      	ldrh	r3, [r0, #32]
  tmpccer &= CCER_CC2NP_Reset;
 80023aa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80023ae:	041b      	lsls	r3, r3, #16
 80023b0:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCNPolarity << 4);
 80023b2:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 80023b6:	b29b      	uxth	r3, r3
  TIMx->CCER = tmpccer;
 80023b8:	8403      	strh	r3, [r0, #32]
}
 80023ba:	4770      	bx	lr

080023bc <TIM_OC3PolarityConfig>:
  tmpccer = TIMx->CCER;
 80023bc:	8c03      	ldrh	r3, [r0, #32]
  tmpccer &= CCER_CC3P_Reset;
 80023be:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80023c2:	041b      	lsls	r3, r3, #16
 80023c4:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCPolarity << 8);
 80023c6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80023ca:	b29b      	uxth	r3, r3
  TIMx->CCER = tmpccer;
 80023cc:	8403      	strh	r3, [r0, #32]
}
 80023ce:	4770      	bx	lr

080023d0 <TIM_OC3NPolarityConfig>:
  tmpccer = TIMx->CCER;
 80023d0:	8c03      	ldrh	r3, [r0, #32]
  tmpccer &= CCER_CC3NP_Reset;
 80023d2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80023d6:	041b      	lsls	r3, r3, #16
 80023d8:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCNPolarity << 8);
 80023da:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80023de:	b29b      	uxth	r3, r3
  TIMx->CCER = tmpccer;
 80023e0:	8403      	strh	r3, [r0, #32]
}
 80023e2:	4770      	bx	lr

080023e4 <TIM_OC4PolarityConfig>:
  tmpccer = TIMx->CCER;
 80023e4:	8c03      	ldrh	r3, [r0, #32]
  tmpccer &= CCER_CC4P_Reset;
 80023e6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80023ea:	041b      	lsls	r3, r3, #16
 80023ec:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCPolarity << 12);
 80023ee:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
 80023f2:	b29b      	uxth	r3, r3
  TIMx->CCER = tmpccer;
 80023f4:	8403      	strh	r3, [r0, #32]
}
 80023f6:	4770      	bx	lr

080023f8 <TIM_CCxCmd>:
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 80023f8:	f04f 0c01 	mov.w	ip, #1
 80023fc:	8c03      	ldrh	r3, [r0, #32]
 80023fe:	fa0c fc01 	lsl.w	ip, ip, r1
 8002402:	b29b      	uxth	r3, r3
 8002404:	ea23 030c 	bic.w	r3, r3, ip
 8002408:	8403      	strh	r3, [r0, #32]
  TIMx->CCER |=  (u16)(TIM_CCx << TIM_Channel);
 800240a:	8c03      	ldrh	r3, [r0, #32]
 800240c:	408a      	lsls	r2, r1
 800240e:	431a      	orrs	r2, r3
 8002410:	b292      	uxth	r2, r2
 8002412:	8402      	strh	r2, [r0, #32]
}
 8002414:	4770      	bx	lr
 8002416:	bf00      	nop

08002418 <TIM_CCxNCmd>:
  TIMx->CCER &= (u16)(~((u16)(CCER_CCNE_Set << TIM_Channel)));
 8002418:	f04f 0c04 	mov.w	ip, #4
 800241c:	8c03      	ldrh	r3, [r0, #32]
 800241e:	fa0c fc01 	lsl.w	ip, ip, r1
 8002422:	b29b      	uxth	r3, r3
 8002424:	ea23 030c 	bic.w	r3, r3, ip
 8002428:	8403      	strh	r3, [r0, #32]
  TIMx->CCER |=  (u16)(TIM_CCxN << TIM_Channel);
 800242a:	8c03      	ldrh	r3, [r0, #32]
 800242c:	408a      	lsls	r2, r1
 800242e:	431a      	orrs	r2, r3
 8002430:	b292      	uxth	r2, r2
 8002432:	8402      	strh	r2, [r0, #32]
}
 8002434:	4770      	bx	lr
 8002436:	bf00      	nop

08002438 <TIM_SelectOCxM>:
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8002438:	f04f 0c01 	mov.w	ip, #1
 800243c:	8c03      	ldrh	r3, [r0, #32]
 800243e:	fa0c fc01 	lsl.w	ip, ip, r1
 8002442:	b29b      	uxth	r3, r3
{
 8002444:	b410      	push	{r4}
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8002446:	ea23 030c 	bic.w	r3, r3, ip
  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 800244a:	f021 0408 	bic.w	r4, r1, #8
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 800244e:	8403      	strh	r3, [r0, #32]
  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 8002450:	b184      	cbz	r4, 8002474 <TIM_SelectOCxM+0x3c>
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + ((u16)(TIM_Channel - 4)>> 1))) &= CCMR_OC24M_Mask;
 8002452:	f648 7cff 	movw	ip, #36863	; 0x8fff
 8002456:	3904      	subs	r1, #4
 8002458:	f3c1 014e 	ubfx	r1, r1, #1, #15
 800245c:	3018      	adds	r0, #24
 800245e:	580c      	ldr	r4, [r1, r0]
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + ((u16)(TIM_Channel - 4)>> 1))) |= (u16)(TIM_OCMode << 8);
 8002460:	0213      	lsls	r3, r2, #8
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + ((u16)(TIM_Channel - 4)>> 1))) &= CCMR_OC24M_Mask;
 8002462:	ea04 040c 	and.w	r4, r4, ip
 8002466:	500c      	str	r4, [r1, r0]
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + ((u16)(TIM_Channel - 4)>> 1))) |= (u16)(TIM_OCMode << 8);
 8002468:	580a      	ldr	r2, [r1, r0]
 800246a:	b29b      	uxth	r3, r3
 800246c:	4313      	orrs	r3, r2
}
 800246e:	bc10      	pop	{r4}
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + ((u16)(TIM_Channel - 4)>> 1))) |= (u16)(TIM_OCMode << 8);
 8002470:	500b      	str	r3, [r1, r0]
}
 8002472:	4770      	bx	lr
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + (TIM_Channel>>1))) &= CCMR_OC13M_Mask;
 8002474:	f64f 748f 	movw	r4, #65423	; 0xff8f
 8002478:	0849      	lsrs	r1, r1, #1
 800247a:	3018      	adds	r0, #24
 800247c:	580b      	ldr	r3, [r1, r0]
 800247e:	4023      	ands	r3, r4
 8002480:	500b      	str	r3, [r1, r0]
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + (TIM_Channel>>1))) |= TIM_OCMode;
 8002482:	580b      	ldr	r3, [r1, r0]
}
 8002484:	bc10      	pop	{r4}
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + (TIM_Channel>>1))) |= TIM_OCMode;
 8002486:	4313      	orrs	r3, r2
 8002488:	500b      	str	r3, [r1, r0]
}
 800248a:	4770      	bx	lr

0800248c <TIM_UpdateDisableConfig>:
  if (NewState != DISABLE)
 800248c:	b129      	cbz	r1, 800249a <TIM_UpdateDisableConfig+0xe>
    TIMx->CR1 |= CR1_UDIS_Set;
 800248e:	8803      	ldrh	r3, [r0, #0]
 8002490:	b29b      	uxth	r3, r3
 8002492:	f043 0302 	orr.w	r3, r3, #2
 8002496:	8003      	strh	r3, [r0, #0]
 8002498:	4770      	bx	lr
    TIMx->CR1 &= CR1_UDIS_Reset;
 800249a:	f240 33fd 	movw	r3, #1021	; 0x3fd
 800249e:	8802      	ldrh	r2, [r0, #0]
 80024a0:	4013      	ands	r3, r2
 80024a2:	8003      	strh	r3, [r0, #0]
}
 80024a4:	4770      	bx	lr
 80024a6:	bf00      	nop

080024a8 <TIM_UpdateRequestConfig>:
  if (TIM_UpdateSource != TIM_UpdateSource_Global)
 80024a8:	b129      	cbz	r1, 80024b6 <TIM_UpdateRequestConfig+0xe>
    TIMx->CR1 |= CR1_URS_Set;
 80024aa:	8803      	ldrh	r3, [r0, #0]
 80024ac:	b29b      	uxth	r3, r3
 80024ae:	f043 0304 	orr.w	r3, r3, #4
 80024b2:	8003      	strh	r3, [r0, #0]
 80024b4:	4770      	bx	lr
    TIMx->CR1 &= CR1_URS_Reset;
 80024b6:	f240 33fb 	movw	r3, #1019	; 0x3fb
 80024ba:	8802      	ldrh	r2, [r0, #0]
 80024bc:	4013      	ands	r3, r2
 80024be:	8003      	strh	r3, [r0, #0]
}
 80024c0:	4770      	bx	lr
 80024c2:	bf00      	nop

080024c4 <TIM_SelectHallSensor>:
    TIMx->CR2 |= CR2_TI1S_Set;
 80024c4:	8883      	ldrh	r3, [r0, #4]
  if (NewState != DISABLE)
 80024c6:	b121      	cbz	r1, 80024d2 <TIM_SelectHallSensor+0xe>
    TIMx->CR2 |= CR2_TI1S_Set;
 80024c8:	b29b      	uxth	r3, r3
 80024ca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80024ce:	8083      	strh	r3, [r0, #4]
 80024d0:	4770      	bx	lr
    TIMx->CR2 &= CR2_TI1S_Reset;
 80024d2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80024d6:	041b      	lsls	r3, r3, #16
 80024d8:	0c1b      	lsrs	r3, r3, #16
 80024da:	8083      	strh	r3, [r0, #4]
}
 80024dc:	4770      	bx	lr
 80024de:	bf00      	nop

080024e0 <TIM_SelectOnePulseMode>:
  TIMx->CR1 &= CR1_OPM_Reset;
 80024e0:	f240 32f7 	movw	r2, #1015	; 0x3f7
 80024e4:	8803      	ldrh	r3, [r0, #0]
 80024e6:	401a      	ands	r2, r3
 80024e8:	8002      	strh	r2, [r0, #0]
  TIMx->CR1 |= TIM_OPMode;
 80024ea:	8803      	ldrh	r3, [r0, #0]
 80024ec:	b29b      	uxth	r3, r3
 80024ee:	430b      	orrs	r3, r1
 80024f0:	8003      	strh	r3, [r0, #0]
}
 80024f2:	4770      	bx	lr

080024f4 <TIM_SelectOutputTrigger>:
  TIMx->CR2 &= CR2_MMS_Mask;
 80024f4:	8883      	ldrh	r3, [r0, #4]
 80024f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80024fa:	041b      	lsls	r3, r3, #16
 80024fc:	0c1b      	lsrs	r3, r3, #16
 80024fe:	8083      	strh	r3, [r0, #4]
  TIMx->CR2 |=  TIM_TRGOSource;
 8002500:	8883      	ldrh	r3, [r0, #4]
 8002502:	b29b      	uxth	r3, r3
 8002504:	430b      	orrs	r3, r1
 8002506:	8083      	strh	r3, [r0, #4]
}
 8002508:	4770      	bx	lr
 800250a:	bf00      	nop

0800250c <TIM_SelectSlaveMode>:
  TIMx->SMCR &= SMCR_SMS_Mask;
 800250c:	8903      	ldrh	r3, [r0, #8]
 800250e:	f023 0307 	bic.w	r3, r3, #7
 8002512:	041b      	lsls	r3, r3, #16
 8002514:	0c1b      	lsrs	r3, r3, #16
 8002516:	8103      	strh	r3, [r0, #8]
  TIMx->SMCR |= TIM_SlaveMode;
 8002518:	8903      	ldrh	r3, [r0, #8]
 800251a:	b29b      	uxth	r3, r3
 800251c:	430b      	orrs	r3, r1
 800251e:	8103      	strh	r3, [r0, #8]
}
 8002520:	4770      	bx	lr
 8002522:	bf00      	nop

08002524 <TIM_SelectMasterSlaveMode>:
  TIMx->SMCR &= SMCR_MSM_Reset;
 8002524:	8903      	ldrh	r3, [r0, #8]
 8002526:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800252a:	041b      	lsls	r3, r3, #16
 800252c:	0c1b      	lsrs	r3, r3, #16
 800252e:	8103      	strh	r3, [r0, #8]
  TIMx->SMCR |= TIM_MasterSlaveMode;
 8002530:	8903      	ldrh	r3, [r0, #8]
 8002532:	b29b      	uxth	r3, r3
 8002534:	430b      	orrs	r3, r1
 8002536:	8103      	strh	r3, [r0, #8]
}
 8002538:	4770      	bx	lr
 800253a:	bf00      	nop

0800253c <TIM_SetCounter>:
  TIMx->CNT = Counter;
 800253c:	8481      	strh	r1, [r0, #36]	; 0x24
}
 800253e:	4770      	bx	lr

08002540 <TIM_SetAutoreload>:
  TIMx->ARR = Autoreload;
 8002540:	8581      	strh	r1, [r0, #44]	; 0x2c
}
 8002542:	4770      	bx	lr

08002544 <TIM_SetCompare1>:
  TIMx->CCR1 = Compare1;
 8002544:	8681      	strh	r1, [r0, #52]	; 0x34
}
 8002546:	4770      	bx	lr

08002548 <TIM_SetCompare2>:
  TIMx->CCR2 = Compare2;
 8002548:	8701      	strh	r1, [r0, #56]	; 0x38
}
 800254a:	4770      	bx	lr

0800254c <TIM_SetCompare3>:
  TIMx->CCR3 = Compare3;
 800254c:	8781      	strh	r1, [r0, #60]	; 0x3c
}
 800254e:	4770      	bx	lr

08002550 <TIM_SetCompare4>:
  TIMx->CCR4 = Compare4;
 8002550:	f8a0 1040 	strh.w	r1, [r0, #64]	; 0x40
}
 8002554:	4770      	bx	lr
 8002556:	bf00      	nop

08002558 <TIM_SetIC1Prescaler>:
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 8002558:	8b03      	ldrh	r3, [r0, #24]
 800255a:	f023 030c 	bic.w	r3, r3, #12
 800255e:	041b      	lsls	r3, r3, #16
 8002560:	0c1b      	lsrs	r3, r3, #16
 8002562:	8303      	strh	r3, [r0, #24]
  TIMx->CCMR1 |= TIM_ICPSC;
 8002564:	8b03      	ldrh	r3, [r0, #24]
 8002566:	b29b      	uxth	r3, r3
 8002568:	430b      	orrs	r3, r1
 800256a:	8303      	strh	r3, [r0, #24]
}
 800256c:	4770      	bx	lr
 800256e:	bf00      	nop

08002570 <TIM_SetIC2Prescaler>:
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 8002570:	8b02      	ldrh	r2, [r0, #24]
 8002572:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8002576:	0412      	lsls	r2, r2, #16
 8002578:	0c12      	lsrs	r2, r2, #16
 800257a:	8302      	strh	r2, [r0, #24]
  TIMx->CCMR1 |= (u16)(TIM_ICPSC << 8);
 800257c:	8b03      	ldrh	r3, [r0, #24]
 800257e:	b29b      	uxth	r3, r3
 8002580:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002584:	b29b      	uxth	r3, r3
 8002586:	8303      	strh	r3, [r0, #24]
}
 8002588:	4770      	bx	lr
 800258a:	bf00      	nop

0800258c <TIM_SetIC3Prescaler>:
  TIMx->CCMR2 &= CCMR_IC13PSC_Mask;
 800258c:	8b83      	ldrh	r3, [r0, #28]
 800258e:	f023 030c 	bic.w	r3, r3, #12
 8002592:	041b      	lsls	r3, r3, #16
 8002594:	0c1b      	lsrs	r3, r3, #16
 8002596:	8383      	strh	r3, [r0, #28]
  TIMx->CCMR2 |= TIM_ICPSC;
 8002598:	8b83      	ldrh	r3, [r0, #28]
 800259a:	b29b      	uxth	r3, r3
 800259c:	430b      	orrs	r3, r1
 800259e:	8383      	strh	r3, [r0, #28]
}
 80025a0:	4770      	bx	lr
 80025a2:	bf00      	nop

080025a4 <TIM_SetIC4Prescaler>:
  TIMx->CCMR2 &= CCMR_IC24PSC_Mask;
 80025a4:	8b82      	ldrh	r2, [r0, #28]
 80025a6:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80025aa:	0412      	lsls	r2, r2, #16
 80025ac:	0c12      	lsrs	r2, r2, #16
 80025ae:	8382      	strh	r2, [r0, #28]
  TIMx->CCMR2 |= (u16)(TIM_ICPSC << 8);
 80025b0:	8b83      	ldrh	r3, [r0, #28]
 80025b2:	b29b      	uxth	r3, r3
 80025b4:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80025b8:	b29b      	uxth	r3, r3
 80025ba:	8383      	strh	r3, [r0, #28]
}
 80025bc:	4770      	bx	lr
 80025be:	bf00      	nop

080025c0 <TIM_SetClockDivision>:
  TIMx->CR1 &= CR1_CKD_Mask;
 80025c0:	8802      	ldrh	r2, [r0, #0]
 80025c2:	b2d2      	uxtb	r2, r2
 80025c4:	8002      	strh	r2, [r0, #0]
  TIMx->CR1 |= TIM_CKD;
 80025c6:	8803      	ldrh	r3, [r0, #0]
 80025c8:	b29b      	uxth	r3, r3
 80025ca:	430b      	orrs	r3, r1
 80025cc:	8003      	strh	r3, [r0, #0]
}
 80025ce:	4770      	bx	lr

080025d0 <TIM_GetCapture1>:
  return TIMx->CCR1;
 80025d0:	8e80      	ldrh	r0, [r0, #52]	; 0x34
}
 80025d2:	b280      	uxth	r0, r0
 80025d4:	4770      	bx	lr
 80025d6:	bf00      	nop

080025d8 <TIM_GetCapture2>:
  return TIMx->CCR2;
 80025d8:	8f00      	ldrh	r0, [r0, #56]	; 0x38
}
 80025da:	b280      	uxth	r0, r0
 80025dc:	4770      	bx	lr
 80025de:	bf00      	nop

080025e0 <TIM_GetCapture3>:
  return TIMx->CCR3;
 80025e0:	8f80      	ldrh	r0, [r0, #60]	; 0x3c
}
 80025e2:	b280      	uxth	r0, r0
 80025e4:	4770      	bx	lr
 80025e6:	bf00      	nop

080025e8 <TIM_GetCapture4>:
  return TIMx->CCR4;
 80025e8:	f8b0 0040 	ldrh.w	r0, [r0, #64]	; 0x40
}
 80025ec:	b280      	uxth	r0, r0
 80025ee:	4770      	bx	lr

080025f0 <TIM_GetCounter>:
  return TIMx->CNT;
 80025f0:	8c80      	ldrh	r0, [r0, #36]	; 0x24
}
 80025f2:	b280      	uxth	r0, r0
 80025f4:	4770      	bx	lr
 80025f6:	bf00      	nop

080025f8 <TIM_GetPrescaler>:
  return TIMx->PSC;
 80025f8:	8d00      	ldrh	r0, [r0, #40]	; 0x28
}
 80025fa:	b280      	uxth	r0, r0
 80025fc:	4770      	bx	lr
 80025fe:	bf00      	nop

08002600 <TIM_GetFlagStatus>:
  if ((TIMx->SR & TIM_FLAG) != (u16)RESET)
 8002600:	8a03      	ldrh	r3, [r0, #16]
 8002602:	4219      	tst	r1, r3
}
 8002604:	bf14      	ite	ne
 8002606:	2001      	movne	r0, #1
 8002608:	2000      	moveq	r0, #0
 800260a:	4770      	bx	lr

0800260c <TIM_ClearFlag>:
  TIMx->SR = (u16)~TIM_FLAG;
 800260c:	43c9      	mvns	r1, r1
 800260e:	b289      	uxth	r1, r1
 8002610:	8201      	strh	r1, [r0, #16]
}
 8002612:	4770      	bx	lr

08002614 <TIM_GetITStatus>:
  itstatus = TIMx->SR & TIM_IT;
 8002614:	8a03      	ldrh	r3, [r0, #16]
  itenable = TIMx->DIER & TIM_IT;
 8002616:	8982      	ldrh	r2, [r0, #12]
  if ((itstatus != (u16)RESET) && (itenable != (u16)RESET))
 8002618:	ea11 0003 	ands.w	r0, r1, r3
  itenable = TIMx->DIER & TIM_IT;
 800261c:	b292      	uxth	r2, r2
  if ((itstatus != (u16)RESET) && (itenable != (u16)RESET))
 800261e:	d003      	beq.n	8002628 <TIM_GetITStatus+0x14>
 8002620:	420a      	tst	r2, r1
    bitstatus = RESET;
 8002622:	bf14      	ite	ne
 8002624:	2001      	movne	r0, #1
 8002626:	2000      	moveq	r0, #0
}
 8002628:	4770      	bx	lr
 800262a:	bf00      	nop

0800262c <TIM_ClearITPendingBit>:
 800262c:	43c9      	mvns	r1, r1
 800262e:	b289      	uxth	r1, r1
 8002630:	8201      	strh	r1, [r0, #16]
 8002632:	4770      	bx	lr

08002634 <USART_DeInit>:
*                     - USART1, USART2, USART3, UART4 or UART5.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_DeInit(USART_TypeDef* USARTx)
{
 8002634:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  switch (*(u32*)&USARTx)
 8002636:	4b28      	ldr	r3, [pc, #160]	; (80026d8 <USART_DeInit+0xa4>)
 8002638:	4298      	cmp	r0, r3
 800263a:	d027      	beq.n	800268c <USART_DeInit+0x58>
 800263c:	d912      	bls.n	8002664 <USART_DeInit+0x30>
 800263e:	4b27      	ldr	r3, [pc, #156]	; (80026dc <USART_DeInit+0xa8>)
 8002640:	4298      	cmp	r0, r3
 8002642:	d02f      	beq.n	80026a4 <USART_DeInit+0x70>
 8002644:	f503 4368 	add.w	r3, r3, #59392	; 0xe800
 8002648:	4298      	cmp	r0, r3
 800264a:	d137      	bne.n	80026bc <USART_DeInit+0x88>
  {
    case USART1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 800264c:	2101      	movs	r1, #1
 800264e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002652:	f7ff f8ef 	bl	8001834 <RCC_APB2PeriphResetCmd>
      break;            

    default:
      break;
  }
}
 8002656:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 800265a:	2100      	movs	r1, #0
 800265c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002660:	f7ff b8e8 	b.w	8001834 <RCC_APB2PeriphResetCmd>
  switch (*(u32*)&USARTx)
 8002664:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8002668:	4298      	cmp	r0, r3
 800266a:	d028      	beq.n	80026be <USART_DeInit+0x8a>
 800266c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002670:	4298      	cmp	r0, r3
 8002672:	d123      	bne.n	80026bc <USART_DeInit+0x88>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 8002674:	2101      	movs	r1, #1
 8002676:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800267a:	f7ff f8e7 	bl	800184c <RCC_APB1PeriphResetCmd>
}
 800267e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 8002682:	2100      	movs	r1, #0
 8002684:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8002688:	f7ff b8e0 	b.w	800184c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 800268c:	2101      	movs	r1, #1
 800268e:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8002692:	f7ff f8db 	bl	800184c <RCC_APB1PeriphResetCmd>
}
 8002696:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 800269a:	2100      	movs	r1, #0
 800269c:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80026a0:	f7ff b8d4 	b.w	800184c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 80026a4:	2101      	movs	r1, #1
 80026a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80026aa:	f7ff f8cf 	bl	800184c <RCC_APB1PeriphResetCmd>
}
 80026ae:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 80026b2:	2100      	movs	r1, #0
 80026b4:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80026b8:	f7ff b8c8 	b.w	800184c <RCC_APB1PeriphResetCmd>
}
 80026bc:	bd08      	pop	{r3, pc}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 80026be:	2101      	movs	r1, #1
 80026c0:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80026c4:	f7ff f8c2 	bl	800184c <RCC_APB1PeriphResetCmd>
}
 80026c8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 80026cc:	2100      	movs	r1, #0
 80026ce:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80026d2:	f7ff b8bb 	b.w	800184c <RCC_APB1PeriphResetCmd>
 80026d6:	bf00      	nop
 80026d8:	40004c00 	.word	0x40004c00
 80026dc:	40005000 	.word	0x40005000

080026e0 <USART_Init>:
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80026e0:	b530      	push	{r4, r5, lr}
 80026e2:	4604      	mov	r4, r0
  assert_param(IS_USART_PERIPH_HFC(USARTx, USART_InitStruct->USART_HardwareFlowControl));
  
  usartxbase = (*(u32*)&USARTx);

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 80026e4:	8a23      	ldrh	r3, [r4, #16]
 80026e6:	88ca      	ldrh	r2, [r1, #6]
 80026e8:	b29b      	uxth	r3, r3
 80026ea:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80026ee:	4313      	orrs	r3, r2
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (u32)USART_InitStruct->USART_StopBits;
  
  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 80026f0:	8223      	strh	r3, [r4, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 80026f2:	89a3      	ldrh	r3, [r4, #12]
 80026f4:	888a      	ldrh	r2, [r1, #4]
 80026f6:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80026fa:	f023 030c 	bic.w	r3, r3, #12
 80026fe:	041b      	lsls	r3, r3, #16
 8002700:	0c1b      	lsrs	r3, r3, #16
 8002702:	4313      	orrs	r3, r2
 8002704:	890a      	ldrh	r2, [r1, #8]
{
 8002706:	b087      	sub	sp, #28
 8002708:	4313      	orrs	r3, r2
 800270a:	894a      	ldrh	r2, [r1, #10]
  /* Write to USART CR3 */
  USARTx->CR3 = (u16)tmpreg;

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 800270c:	a801      	add	r0, sp, #4
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800270e:	4313      	orrs	r3, r2
 8002710:	b29b      	uxth	r3, r3
  USARTx->CR1 = (u16)tmpreg;
 8002712:	81a3      	strh	r3, [r4, #12]
  tmpreg = USARTx->CR3;
 8002714:	8aa3      	ldrh	r3, [r4, #20]
 8002716:	898a      	ldrh	r2, [r1, #12]
 8002718:	b29b      	uxth	r3, r3
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 800271a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800271e:	4313      	orrs	r3, r2
  USARTx->CR3 = (u16)tmpreg;
 8002720:	82a3      	strh	r3, [r4, #20]
{
 8002722:	460d      	mov	r5, r1
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8002724:	f7ff f81a 	bl	800175c <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8002728:	e9dd 3103 	ldrd	r3, r1, [sp, #12]
  if (usartxbase == USART1_BASE)
 800272c:	480f      	ldr	r0, [pc, #60]	; (800276c <USART_Init+0x8c>)
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }

  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
 800272e:	682a      	ldr	r2, [r5, #0]
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8002730:	4284      	cmp	r4, r0
 8002732:	bf08      	it	eq
 8002734:	460b      	moveq	r3, r1
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
 8002736:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800273a:	0092      	lsls	r2, r2, #2
 800273c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002740:	fbb3 f3f2 	udiv	r3, r3, r2
  tmpreg = (integerdivider / 0x64) << 0x04;

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (0x64 * (tmpreg >> 0x04));
  tmpreg |= ((((fractionaldivider * 0x10) + 0x32) / 0x64)) & ((u8)0x0F);
 8002744:	2064      	movs	r0, #100	; 0x64
  tmpreg = (integerdivider / 0x64) << 0x04;
 8002746:	490a      	ldr	r1, [pc, #40]	; (8002770 <USART_Init+0x90>)
 8002748:	fba1 5203 	umull	r5, r2, r1, r3
 800274c:	0952      	lsrs	r2, r2, #5
  tmpreg |= ((((fractionaldivider * 0x10) + 0x32) / 0x64)) & ((u8)0x0F);
 800274e:	fb00 3312 	mls	r3, r0, r2, r3
 8002752:	011b      	lsls	r3, r3, #4
 8002754:	3332      	adds	r3, #50	; 0x32
 8002756:	fba1 1303 	umull	r1, r3, r1, r3
 800275a:	f3c3 1343 	ubfx	r3, r3, #5, #4
 800275e:	ea43 1302 	orr.w	r3, r3, r2, lsl #4

  /* Write to USART BRR */
  USARTx->BRR = (u16)tmpreg;
 8002762:	b29b      	uxth	r3, r3
 8002764:	8123      	strh	r3, [r4, #8]
}
 8002766:	b007      	add	sp, #28
 8002768:	bd30      	pop	{r4, r5, pc}
 800276a:	bf00      	nop
 800276c:	40013800 	.word	0x40013800
 8002770:	51eb851f 	.word	0x51eb851f

08002774 <USART_StructInit>:
*******************************************************************************/
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 8002774:	2300      	movs	r3, #0
  USART_InitStruct->USART_BaudRate = 9600;
 8002776:	f44f 5116 	mov.w	r1, #9600	; 0x2580
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 800277a:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 800277e:	e9c0 1300 	strd	r1, r3, [r0]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 8002782:	6082      	str	r2, [r0, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 8002784:	8183      	strh	r3, [r0, #12]
}
 8002786:	4770      	bx	lr

08002788 <USART_ClockInit>:
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8002788:	f8b1 c002 	ldrh.w	ip, [r1, #2]
 800278c:	880b      	ldrh	r3, [r1, #0]
  tmpreg = USARTx->CR2;
 800278e:	8a02      	ldrh	r2, [r0, #16]
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8002790:	ea43 030c 	orr.w	r3, r3, ip
 8002794:	f8b1 c004 	ldrh.w	ip, [r1, #4]
 8002798:	88c9      	ldrh	r1, [r1, #6]
  tmpreg = USARTx->CR2;
 800279a:	b292      	uxth	r2, r2
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 800279c:	ea43 030c 	orr.w	r3, r3, ip
 80027a0:	430b      	orrs	r3, r1
 80027a2:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
 80027a6:	4313      	orrs	r3, r2
 80027a8:	b29b      	uxth	r3, r3

  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 80027aa:	8203      	strh	r3, [r0, #16]
}
 80027ac:	4770      	bx	lr
 80027ae:	bf00      	nop

080027b0 <USART_ClockStructInit>:
* Return         : None
*******************************************************************************/
void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)
{
  /* USART_ClockInitStruct members default value */
  USART_ClockInitStruct->USART_Clock = USART_Clock_Disable;
 80027b0:	2300      	movs	r3, #0
 80027b2:	8003      	strh	r3, [r0, #0]
  USART_ClockInitStruct->USART_CPOL = USART_CPOL_Low;
 80027b4:	8043      	strh	r3, [r0, #2]
  USART_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge;
 80027b6:	8083      	strh	r3, [r0, #4]
  USART_ClockInitStruct->USART_LastBit = USART_LastBit_Disable;
 80027b8:	80c3      	strh	r3, [r0, #6]
}
 80027ba:	4770      	bx	lr

080027bc <USART_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 80027bc:	8983      	ldrh	r3, [r0, #12]
  if (NewState != DISABLE)
 80027be:	b121      	cbz	r1, 80027ca <USART_Cmd+0xe>
    USARTx->CR1 |= CR1_UE_Set;
 80027c0:	b29b      	uxth	r3, r3
 80027c2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80027c6:	8183      	strh	r3, [r0, #12]
 80027c8:	4770      	bx	lr
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
 80027ca:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80027ce:	041b      	lsls	r3, r3, #16
 80027d0:	0c1b      	lsrs	r3, r3, #16
 80027d2:	8183      	strh	r3, [r0, #12]
  }
}
 80027d4:	4770      	bx	lr
 80027d6:	bf00      	nop

080027d8 <USART_ITConfig>:
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
 80027d8:	2301      	movs	r3, #1
  itpos = USART_IT & IT_Mask;
 80027da:	f001 0c1f 	and.w	ip, r1, #31
  usartreg = (((u8)USART_IT) >> 0x05);
 80027de:	f3c1 1142 	ubfx	r1, r1, #5, #3
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 80027e2:	2901      	cmp	r1, #1
  itmask = (((u32)0x01) << itpos);
 80027e4:	fa03 f30c 	lsl.w	r3, r3, ip
  if (usartreg == 0x01) /* The IT is in CR1 register */
 80027e8:	d00d      	beq.n	8002806 <USART_ITConfig+0x2e>
  {
    usartxbase += 0x0C;
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 80027ea:	2902      	cmp	r1, #2
  {
    usartxbase += 0x10;
 80027ec:	bf0c      	ite	eq
 80027ee:	3010      	addeq	r0, #16
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 80027f0:	3014      	addne	r0, #20
  }
  if (NewState != DISABLE)
 80027f2:	b11a      	cbz	r2, 80027fc <USART_ITConfig+0x24>
  {
    *(vu32*)usartxbase  |= itmask;
 80027f4:	6802      	ldr	r2, [r0, #0]
 80027f6:	4313      	orrs	r3, r2
 80027f8:	6003      	str	r3, [r0, #0]
 80027fa:	4770      	bx	lr
  }
  else
  {
    *(vu32*)usartxbase &= ~itmask;
 80027fc:	6802      	ldr	r2, [r0, #0]
 80027fe:	ea22 0303 	bic.w	r3, r2, r3
 8002802:	6003      	str	r3, [r0, #0]
  }
}
 8002804:	4770      	bx	lr
    usartxbase += 0x0C;
 8002806:	300c      	adds	r0, #12
 8002808:	e7f3      	b.n	80027f2 <USART_ITConfig+0x1a>
 800280a:	bf00      	nop

0800280c <USART_DMACmd>:

  if (NewState != DISABLE)
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 800280c:	8a83      	ldrh	r3, [r0, #20]
 800280e:	b29b      	uxth	r3, r3
  if (NewState != DISABLE)
 8002810:	b112      	cbz	r2, 8002818 <USART_DMACmd+0xc>
    USARTx->CR3 |= USART_DMAReq;
 8002812:	4319      	orrs	r1, r3
 8002814:	8281      	strh	r1, [r0, #20]
 8002816:	4770      	bx	lr
  }
  else
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (u16)~USART_DMAReq;
 8002818:	ea23 0101 	bic.w	r1, r3, r1
 800281c:	8281      	strh	r1, [r0, #20]
  }
}
 800281e:	4770      	bx	lr

08002820 <USART_SetAddress>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_ADDRESS(USART_Address)); 
    
  /* Clear the USART address */
  USARTx->CR2 &= CR2_Address_Mask;
 8002820:	8a03      	ldrh	r3, [r0, #16]
 8002822:	f023 030f 	bic.w	r3, r3, #15
 8002826:	041b      	lsls	r3, r3, #16
 8002828:	0c1b      	lsrs	r3, r3, #16
 800282a:	8203      	strh	r3, [r0, #16]
  /* Set the USART address node */
  USARTx->CR2 |= USART_Address;
 800282c:	8a03      	ldrh	r3, [r0, #16]
 800282e:	b29b      	uxth	r3, r3
 8002830:	430b      	orrs	r3, r1
 8002832:	8203      	strh	r3, [r0, #16]
}
 8002834:	4770      	bx	lr
 8002836:	bf00      	nop

08002838 <USART_WakeUpConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_WAKEUP(USART_WakeUp));
  
  USARTx->CR1 &= CR1_WAKE_Mask;
 8002838:	8983      	ldrh	r3, [r0, #12]
 800283a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800283e:	041b      	lsls	r3, r3, #16
 8002840:	0c1b      	lsrs	r3, r3, #16
 8002842:	8183      	strh	r3, [r0, #12]
  USARTx->CR1 |= USART_WakeUp;
 8002844:	8983      	ldrh	r3, [r0, #12]
 8002846:	b29b      	uxth	r3, r3
 8002848:	430b      	orrs	r3, r1
 800284a:	8183      	strh	r3, [r0, #12]
}
 800284c:	4770      	bx	lr
 800284e:	bf00      	nop

08002850 <USART_ReceiverWakeUpCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= CR1_RWU_Set;
 8002850:	8983      	ldrh	r3, [r0, #12]
  if (NewState != DISABLE)
 8002852:	b121      	cbz	r1, 800285e <USART_ReceiverWakeUpCmd+0xe>
    USARTx->CR1 |= CR1_RWU_Set;
 8002854:	b29b      	uxth	r3, r3
 8002856:	f043 0302 	orr.w	r3, r3, #2
 800285a:	8183      	strh	r3, [r0, #12]
 800285c:	4770      	bx	lr
  }
  else
  {
    /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
    USARTx->CR1 &= CR1_RWU_Reset;
 800285e:	f023 0302 	bic.w	r3, r3, #2
 8002862:	041b      	lsls	r3, r3, #16
 8002864:	0c1b      	lsrs	r3, r3, #16
 8002866:	8183      	strh	r3, [r0, #12]
  }
}
 8002868:	4770      	bx	lr
 800286a:	bf00      	nop

0800286c <USART_LINBreakDetectLengthConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_LIN_BREAK_DETECT_LENGTH(USART_LINBreakDetectLength));
  
  USARTx->CR2 &= CR2_LBDL_Mask;
 800286c:	8a03      	ldrh	r3, [r0, #16]
 800286e:	f023 0320 	bic.w	r3, r3, #32
 8002872:	041b      	lsls	r3, r3, #16
 8002874:	0c1b      	lsrs	r3, r3, #16
 8002876:	8203      	strh	r3, [r0, #16]
  USARTx->CR2 |= USART_LINBreakDetectLength;  
 8002878:	8a03      	ldrh	r3, [r0, #16]
 800287a:	b29b      	uxth	r3, r3
 800287c:	430b      	orrs	r3, r1
 800287e:	8203      	strh	r3, [r0, #16]
}
 8002880:	4770      	bx	lr
 8002882:	bf00      	nop

08002884 <USART_LINCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= CR2_LINEN_Set;
 8002884:	8a03      	ldrh	r3, [r0, #16]
  if (NewState != DISABLE)
 8002886:	b121      	cbz	r1, 8002892 <USART_LINCmd+0xe>
    USARTx->CR2 |= CR2_LINEN_Set;
 8002888:	b29b      	uxth	r3, r3
 800288a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800288e:	8203      	strh	r3, [r0, #16]
 8002890:	4770      	bx	lr
  }
  else
  {
    /* Disable the LIN mode by clearing the LINEN bit in the CR2 register */
    USARTx->CR2 &= CR2_LINEN_Reset;
 8002892:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002896:	041b      	lsls	r3, r3, #16
 8002898:	0c1b      	lsrs	r3, r3, #16
 800289a:	8203      	strh	r3, [r0, #16]
  }
}
 800289c:	4770      	bx	lr
 800289e:	bf00      	nop

080028a0 <USART_SendData>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (u16)0x01FF);
 80028a0:	f3c1 0108 	ubfx	r1, r1, #0, #9
 80028a4:	8081      	strh	r1, [r0, #4]
}
 80028a6:	4770      	bx	lr

080028a8 <USART_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (u16)(USARTx->DR & (u16)0x01FF);
 80028a8:	8880      	ldrh	r0, [r0, #4]
}
 80028aa:	f3c0 0008 	ubfx	r0, r0, #0, #9
 80028ae:	4770      	bx	lr

080028b0 <USART_SendBreak>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Send break characters */
  USARTx->CR1 |= CR1_SBK_Set;
 80028b0:	8983      	ldrh	r3, [r0, #12]
 80028b2:	b29b      	uxth	r3, r3
 80028b4:	f043 0301 	orr.w	r3, r3, #1
 80028b8:	8183      	strh	r3, [r0, #12]
}
 80028ba:	4770      	bx	lr

080028bc <USART_SetGuardTime>:
{    
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  
  /* Clear the USART Guard time */
  USARTx->GTPR &= GTPR_LSB_Mask;
 80028bc:	8b02      	ldrh	r2, [r0, #24]
 80028be:	b2d2      	uxtb	r2, r2
 80028c0:	8302      	strh	r2, [r0, #24]
  /* Set the USART guard time */
  USARTx->GTPR |= (u16)((u16)USART_GuardTime << 0x08);
 80028c2:	8b03      	ldrh	r3, [r0, #24]
 80028c4:	b29b      	uxth	r3, r3
 80028c6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80028ca:	8303      	strh	r3, [r0, #24]
}
 80028cc:	4770      	bx	lr
 80028ce:	bf00      	nop

080028d0 <USART_SetPrescaler>:
{ 
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Clear the USART prescaler */
  USARTx->GTPR &= GTPR_MSB_Mask;
 80028d0:	8b02      	ldrh	r2, [r0, #24]
 80028d2:	f402 427f 	and.w	r2, r2, #65280	; 0xff00
 80028d6:	8302      	strh	r2, [r0, #24]
  /* Set the USART prescaler */
  USARTx->GTPR |= USART_Prescaler;
 80028d8:	8b03      	ldrh	r3, [r0, #24]
 80028da:	b29b      	uxth	r3, r3
 80028dc:	430b      	orrs	r3, r1
 80028de:	8303      	strh	r3, [r0, #24]
}
 80028e0:	4770      	bx	lr
 80028e2:	bf00      	nop

080028e4 <USART_SmartCardCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= CR3_SCEN_Set;
 80028e4:	8a83      	ldrh	r3, [r0, #20]
  if (NewState != DISABLE)
 80028e6:	b121      	cbz	r1, 80028f2 <USART_SmartCardCmd+0xe>
    USARTx->CR3 |= CR3_SCEN_Set;
 80028e8:	b29b      	uxth	r3, r3
 80028ea:	f043 0320 	orr.w	r3, r3, #32
 80028ee:	8283      	strh	r3, [r0, #20]
 80028f0:	4770      	bx	lr
  }
  else
  {
    /* Disable the SC mode by clearing the SCEN bit in the CR3 register */
    USARTx->CR3 &= CR3_SCEN_Reset;
 80028f2:	f023 0320 	bic.w	r3, r3, #32
 80028f6:	041b      	lsls	r3, r3, #16
 80028f8:	0c1b      	lsrs	r3, r3, #16
 80028fa:	8283      	strh	r3, [r0, #20]
  }
}
 80028fc:	4770      	bx	lr
 80028fe:	bf00      	nop

08002900 <USART_SmartCardNACKCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= CR3_NACK_Set;
 8002900:	8a83      	ldrh	r3, [r0, #20]
  if (NewState != DISABLE)
 8002902:	b121      	cbz	r1, 800290e <USART_SmartCardNACKCmd+0xe>
    USARTx->CR3 |= CR3_NACK_Set;
 8002904:	b29b      	uxth	r3, r3
 8002906:	f043 0310 	orr.w	r3, r3, #16
 800290a:	8283      	strh	r3, [r0, #20]
 800290c:	4770      	bx	lr
  }
  else
  {
    /* Disable the NACK transmission by clearing the NACK bit in the CR3 register */
    USARTx->CR3 &= CR3_NACK_Reset;
 800290e:	f023 0310 	bic.w	r3, r3, #16
 8002912:	041b      	lsls	r3, r3, #16
 8002914:	0c1b      	lsrs	r3, r3, #16
 8002916:	8283      	strh	r3, [r0, #20]
  }
}
 8002918:	4770      	bx	lr
 800291a:	bf00      	nop

0800291c <USART_HalfDuplexCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= CR3_HDSEL_Set;
 800291c:	8a83      	ldrh	r3, [r0, #20]
  if (NewState != DISABLE)
 800291e:	b121      	cbz	r1, 800292a <USART_HalfDuplexCmd+0xe>
    USARTx->CR3 |= CR3_HDSEL_Set;
 8002920:	b29b      	uxth	r3, r3
 8002922:	f043 0308 	orr.w	r3, r3, #8
 8002926:	8283      	strh	r3, [r0, #20]
 8002928:	4770      	bx	lr
  }
  else
  {
    /* Disable the Half-Duplex mode by clearing the HDSEL bit in the CR3 register */
    USARTx->CR3 &= CR3_HDSEL_Reset;
 800292a:	f023 0308 	bic.w	r3, r3, #8
 800292e:	041b      	lsls	r3, r3, #16
 8002930:	0c1b      	lsrs	r3, r3, #16
 8002932:	8283      	strh	r3, [r0, #20]
  }
}
 8002934:	4770      	bx	lr
 8002936:	bf00      	nop

08002938 <USART_IrDAConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_IRDA_MODE(USART_IrDAMode));
    
  USARTx->CR3 &= CR3_IRLP_Mask;
 8002938:	8a83      	ldrh	r3, [r0, #20]
 800293a:	f023 0304 	bic.w	r3, r3, #4
 800293e:	041b      	lsls	r3, r3, #16
 8002940:	0c1b      	lsrs	r3, r3, #16
 8002942:	8283      	strh	r3, [r0, #20]
  USARTx->CR3 |= USART_IrDAMode;
 8002944:	8a83      	ldrh	r3, [r0, #20]
 8002946:	b29b      	uxth	r3, r3
 8002948:	430b      	orrs	r3, r1
 800294a:	8283      	strh	r3, [r0, #20]
}
 800294c:	4770      	bx	lr
 800294e:	bf00      	nop

08002950 <USART_IrDACmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= CR3_IREN_Set;
 8002950:	8a83      	ldrh	r3, [r0, #20]
  if (NewState != DISABLE)
 8002952:	b121      	cbz	r1, 800295e <USART_IrDACmd+0xe>
    USARTx->CR3 |= CR3_IREN_Set;
 8002954:	b29b      	uxth	r3, r3
 8002956:	f043 0302 	orr.w	r3, r3, #2
 800295a:	8283      	strh	r3, [r0, #20]
 800295c:	4770      	bx	lr
  }
  else
  {
    /* Disable the IrDA mode by clearing the IREN bit in the CR3 register */
    USARTx->CR3 &= CR3_IREN_Reset;
 800295e:	f023 0302 	bic.w	r3, r3, #2
 8002962:	041b      	lsls	r3, r3, #16
 8002964:	0c1b      	lsrs	r3, r3, #16
 8002966:	8283      	strh	r3, [r0, #20]
  }
}
 8002968:	4770      	bx	lr
 800296a:	bf00      	nop

0800296c <USART_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   

  if ((USARTx->SR & USART_FLAG) != (u16)RESET)
 800296c:	8803      	ldrh	r3, [r0, #0]
 800296e:	4219      	tst	r1, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8002970:	bf14      	ite	ne
 8002972:	2001      	movne	r0, #1
 8002974:	2000      	moveq	r0, #0
 8002976:	4770      	bx	lr

08002978 <USART_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_CLEAR_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   
   
  USARTx->SR = (u16)~USART_FLAG;
 8002978:	43c9      	mvns	r1, r1
 800297a:	b289      	uxth	r1, r1
 800297c:	8001      	strh	r1, [r0, #0]
}
 800297e:	4770      	bx	lr

08002980 <USART_GetITStatus>:
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
 8002980:	2301      	movs	r3, #1
  usartreg = (((u8)USART_IT) >> 0x05);
 8002982:	f3c1 1242 	ubfx	r2, r1, #5, #3
  itmask = USART_IT & IT_Mask;
 8002986:	f001 0c1f 	and.w	ip, r1, #31
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 800298a:	2a01      	cmp	r2, #1
  itmask = (u32)0x01 << itmask;
 800298c:	fa03 f30c 	lsl.w	r3, r3, ip
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8002990:	d013      	beq.n	80029ba <USART_GetITStatus+0x3a>
  {
    itmask &= USARTx->CR1;
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8002992:	2a02      	cmp	r2, #2
  {
    itmask &= USARTx->CR2;
 8002994:	bf0c      	ite	eq
 8002996:	8a02      	ldrheq	r2, [r0, #16]
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8002998:	8a82      	ldrhne	r2, [r0, #20]
 800299a:	b292      	uxth	r2, r2
 800299c:	4013      	ands	r3, r2
  }
  
  bitpos = USART_IT >> 0x08;

  bitpos = (u32)0x01 << bitpos;
  bitpos &= USARTx->SR;
 800299e:	8802      	ldrh	r2, [r0, #0]
 80029a0:	b292      	uxth	r2, r2

  if ((itmask != (u16)RESET)&&(bitpos != (u16)RESET))
 80029a2:	b143      	cbz	r3, 80029b6 <USART_GetITStatus+0x36>
  bitpos = (u32)0x01 << bitpos;
 80029a4:	2301      	movs	r3, #1
  bitpos = USART_IT >> 0x08;
 80029a6:	0a09      	lsrs	r1, r1, #8
  bitpos = (u32)0x01 << bitpos;
 80029a8:	fa03 f101 	lsl.w	r1, r3, r1
  if ((itmask != (u16)RESET)&&(bitpos != (u16)RESET))
 80029ac:	420a      	tst	r2, r1
  {
    bitstatus = SET;
  }
  else
  {
    bitstatus = RESET;
 80029ae:	bf14      	ite	ne
 80029b0:	4618      	movne	r0, r3
 80029b2:	2000      	moveq	r0, #0
 80029b4:	4770      	bx	lr
 80029b6:	4618      	mov	r0, r3
  }
  
  return bitstatus;  
}
 80029b8:	4770      	bx	lr
    itmask &= USARTx->CR1;
 80029ba:	8982      	ldrh	r2, [r0, #12]
 80029bc:	b292      	uxth	r2, r2
 80029be:	4013      	ands	r3, r2
 80029c0:	e7ed      	b.n	800299e <USART_GetITStatus+0x1e>
 80029c2:	bf00      	nop

080029c4 <USART_ClearITPendingBit>:
  assert_param(IS_USART_CLEAR_IT(USART_IT));
  assert_param(IS_USART_PERIPH_IT(USARTx, USART_IT)); /* The CTS interrupt is not available for UART4 and UART5 */
  
  bitpos = USART_IT >> 0x08;

  itmask = (u16)((u16)0x01 << bitpos);
 80029c4:	2301      	movs	r3, #1
 80029c6:	0a09      	lsrs	r1, r1, #8
 80029c8:	408b      	lsls	r3, r1
  USARTx->SR = (u16)~itmask;
 80029ca:	43db      	mvns	r3, r3
 80029cc:	b29b      	uxth	r3, r3
 80029ce:	8003      	strh	r3, [r0, #0]
}
 80029d0:	4770      	bx	lr
 80029d2:	bf00      	nop

080029d4 <SPI_I2S_DeInit>:
* Input          : - SPIx: where x can be 1, 2 or 3 to select the SPI peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void SPI_I2S_DeInit(SPI_TypeDef* SPIx)
{
 80029d4:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  switch (*(u32*)&SPIx)
 80029d6:	4b18      	ldr	r3, [pc, #96]	; (8002a38 <SPI_I2S_DeInit+0x64>)
 80029d8:	4298      	cmp	r0, r3
 80029da:	d008      	beq.n	80029ee <SPI_I2S_DeInit+0x1a>
 80029dc:	f503 4374 	add.w	r3, r3, #62464	; 0xf400
 80029e0:	4298      	cmp	r0, r3
 80029e2:	d01c      	beq.n	8002a1e <SPI_I2S_DeInit+0x4a>
 80029e4:	f5a3 4378 	sub.w	r3, r3, #63488	; 0xf800
 80029e8:	4298      	cmp	r0, r3
 80029ea:	d00c      	beq.n	8002a06 <SPI_I2S_DeInit+0x32>
      break;

    default:
      break;
  }
}
 80029ec:	bd08      	pop	{r3, pc}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
 80029ee:	2101      	movs	r1, #1
 80029f0:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80029f4:	f7fe ff2a 	bl	800184c <RCC_APB1PeriphResetCmd>
}
 80029f8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
 80029fc:	2100      	movs	r1, #0
 80029fe:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002a02:	f7fe bf23 	b.w	800184c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, ENABLE);
 8002a06:	2101      	movs	r1, #1
 8002a08:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002a0c:	f7fe ff1e 	bl	800184c <RCC_APB1PeriphResetCmd>
}
 8002a10:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
 8002a14:	2100      	movs	r1, #0
 8002a16:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002a1a:	f7fe bf17 	b.w	800184c <RCC_APB1PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
 8002a1e:	2101      	movs	r1, #1
 8002a20:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002a24:	f7fe ff06 	bl	8001834 <RCC_APB2PeriphResetCmd>
}
 8002a28:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
 8002a2c:	2100      	movs	r1, #0
 8002a2e:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002a32:	f7fe beff 	b.w	8001834 <RCC_APB2PeriphResetCmd>
 8002a36:	bf00      	nop
 8002a38:	40003c00 	.word	0x40003c00

08002a3c <SPI_Init>:
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (u16)((u32)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8002a3c:	f8b1 c002 	ldrh.w	ip, [r1, #2]
 8002a40:	880b      	ldrh	r3, [r1, #0]
 8002a42:	888a      	ldrh	r2, [r1, #4]
 8002a44:	ea43 030c 	orr.w	r3, r3, ip
 8002a48:	f8b1 c006 	ldrh.w	ip, [r1, #6]
 8002a4c:	4313      	orrs	r3, r2
 8002a4e:	890a      	ldrh	r2, [r1, #8]
 8002a50:	ea43 030c 	orr.w	r3, r3, ip
{
 8002a54:	b500      	push	{lr}
  tmpreg |= (u16)((u32)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8002a56:	f8b1 e00a 	ldrh.w	lr, [r1, #10]
 8002a5a:	f8b1 c00c 	ldrh.w	ip, [r1, #12]
 8002a5e:	4313      	orrs	r3, r2
 8002a60:	ea43 030e 	orr.w	r3, r3, lr
  tmpreg = SPIx->CR1;
 8002a64:	8802      	ldrh	r2, [r0, #0]
  tmpreg |= (u16)((u32)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8002a66:	ea43 030c 	orr.w	r3, r3, ip
 8002a6a:	f8b1 c00e 	ldrh.w	ip, [r1, #14]
  tmpreg &= CR1_CLEAR_Mask;
 8002a6e:	f402 5241 	and.w	r2, r2, #12352	; 0x3040
  tmpreg |= (u16)((u32)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8002a72:	ea43 030c 	orr.w	r3, r3, ip
 8002a76:	4313      	orrs	r3, r2
 8002a78:	b29b      	uxth	r3, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 8002a7a:	8003      	strh	r3, [r0, #0]
  
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= SPI_Mode_Select;		
 8002a7c:	8b83      	ldrh	r3, [r0, #28]

/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 8002a7e:	8a0a      	ldrh	r2, [r1, #16]
  SPIx->I2SCFGR &= SPI_Mode_Select;		
 8002a80:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002a84:	041b      	lsls	r3, r3, #16
 8002a86:	0c1b      	lsrs	r3, r3, #16
 8002a88:	8383      	strh	r3, [r0, #28]
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 8002a8a:	8202      	strh	r2, [r0, #16]
}
 8002a8c:	f85d fb04 	ldr.w	pc, [sp], #4

08002a90 <I2S_Init>:
*                    SPI peripheral configured in I2S mode.
* Output         : None
* Return         : None
******************************************************************************/
void I2S_Init(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct)
{
 8002a90:	b5f0      	push	{r4, r5, r6, r7, lr}

/*----------------------- SPIx I2SCFGR & I2SPR Configuration -----------------*/

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_Mask; 
  SPIx->I2SPR = 0x0002;
 8002a92:	2402      	movs	r4, #2
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_Mask; 
 8002a94:	8b82      	ldrh	r2, [r0, #28]
  
  /* Get the I2SCFGR register value */
  tmpreg = SPIx->I2SCFGR;
  
  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 8002a96:	890b      	ldrh	r3, [r1, #8]
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_Mask; 
 8002a98:	f422 627b 	bic.w	r2, r2, #4016	; 0xfb0
 8002a9c:	f022 020f 	bic.w	r2, r2, #15
 8002aa0:	0412      	lsls	r2, r2, #16
 8002aa2:	0c12      	lsrs	r2, r2, #16
 8002aa4:	8382      	strh	r2, [r0, #28]
  SPIx->I2SPR = 0x0002;
 8002aa6:	8404      	strh	r4, [r0, #32]
  tmpreg = SPIx->I2SCFGR;
 8002aa8:	8b84      	ldrh	r4, [r0, #28]
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 8002aaa:	2b02      	cmp	r3, #2
{
 8002aac:	4605      	mov	r5, r0
 8002aae:	460e      	mov	r6, r1
 8002ab0:	b087      	sub	sp, #28
  tmpreg = SPIx->I2SCFGR;
 8002ab2:	b2a4      	uxth	r4, r4
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 8002ab4:	d03e      	beq.n	8002b34 <I2S_Init+0xa4>
  }
  /* If the requested audio frequency is not the default, compute the prescaler */
  else
  {
    /* Check the frame length (For the Prescaler computing) */
    if(I2S_InitStruct->I2S_DataFormat == I2S_DataFormat_16b)
 8002ab6:	888b      	ldrh	r3, [r1, #4]
    {
      /* Packet length is 32 bits */
      packetlength = 2;
    }
    /* Get System Clock frequency */
    RCC_GetClocksFreq(&RCC_Clocks);
 8002ab8:	a801      	add	r0, sp, #4
      packetlength = 2;
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	bf0c      	ite	eq
 8002abe:	2701      	moveq	r7, #1
 8002ac0:	2702      	movne	r7, #2
    RCC_GetClocksFreq(&RCC_Clocks);
 8002ac2:	f7fe fe4b 	bl	800175c <RCC_GetClocksFreq>
    
    /* Compute the Real divider depending on the MCLK output state with a flaoting point */
    if(I2S_InitStruct->I2S_MCLKOutput == I2S_MCLKOutput_Enable)
 8002ac6:	88f1      	ldrh	r1, [r6, #6]
 8002ac8:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8002acc:	d027      	beq.n	8002b1e <I2S_Init+0x8e>
      tmp = (u16)(((10 * RCC_Clocks.SYSCLK_Frequency) / (256 * I2S_InitStruct->I2S_AudioFreq)) + 5);
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (u16)(((10 * RCC_Clocks.SYSCLK_Frequency) / (32 * packetlength * I2S_InitStruct->I2S_AudioFreq)) + 5);
 8002ace:	8933      	ldrh	r3, [r6, #8]
 8002ad0:	fb07 f303 	mul.w	r3, r7, r3
 8002ad4:	0158      	lsls	r0, r3, #5
 8002ad6:	9b01      	ldr	r3, [sp, #4]
 8002ad8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002adc:	005b      	lsls	r3, r3, #1
 8002ade:	fbb3 f3f0 	udiv	r3, r3, r0
 8002ae2:	3305      	adds	r3, #5
 8002ae4:	b29b      	uxth	r3, r3
    }
    
    /* Remove the flaoting point */
    tmp = tmp/10;  
 8002ae6:	4a14      	ldr	r2, [pc, #80]	; (8002b38 <I2S_Init+0xa8>)
 8002ae8:	fba2 2303 	umull	r2, r3, r2, r3
      
    /* Check the parity of the divider */
    i2sodd = (u16)(tmp & (u16)0x0001);
   
    /* Compute the i2sdiv prescaler */
    i2sdiv = (u16)((tmp - i2sodd) / 2);
 8002aec:	091a      	lsrs	r2, r3, #4
    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (u16) (i2sodd << 8);
  }
  
  /* Test if the divider is 1 or 0 */
  if ((i2sdiv < 2) || (i2sdiv > 0xFF))
 8002aee:	1e90      	subs	r0, r2, #2
 8002af0:	28fd      	cmp	r0, #253	; 0xfd
    i2sdiv = (u16)((tmp - i2sodd) / 2);
 8002af2:	f3c3 03c0 	ubfx	r3, r3, #3, #1
  if ((i2sdiv < 2) || (i2sdiv > 0xFF))
 8002af6:	bf8c      	ite	hi
 8002af8:	2302      	movhi	r3, #2
    i2sdiv = 2;
    i2sodd = 0;
  }

  /* Write to SPIx I2SPR register the computed value */
  SPIx->I2SPR = (u16)(i2sdiv | i2sodd | I2S_InitStruct->I2S_MCLKOutput);  
 8002afa:	ea42 2303 	orrls.w	r3, r2, r3, lsl #8
 8002afe:	430b      	orrs	r3, r1
 
  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (u16)(I2S_Mode_Select | I2S_InitStruct->I2S_Mode | \
 8002b00:	8832      	ldrh	r2, [r6, #0]
  SPIx->I2SPR = (u16)(i2sdiv | i2sodd | I2S_InitStruct->I2S_MCLKOutput);  
 8002b02:	842b      	strh	r3, [r5, #32]
  tmpreg |= (u16)(I2S_Mode_Select | I2S_InitStruct->I2S_Mode | \
 8002b04:	8873      	ldrh	r3, [r6, #2]
 8002b06:	88b1      	ldrh	r1, [r6, #4]
 8002b08:	4313      	orrs	r3, r2
 8002b0a:	4323      	orrs	r3, r4
 8002b0c:	8972      	ldrh	r2, [r6, #10]
 8002b0e:	430b      	orrs	r3, r1
 8002b10:	4313      	orrs	r3, r2
 8002b12:	b29b      	uxth	r3, r3
 8002b14:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
                  I2S_InitStruct->I2S_Standard | I2S_InitStruct->I2S_DataFormat | \
                  I2S_InitStruct->I2S_CPOL);
 
  /* Write to SPIx I2SCFGR */  
  SPIx->I2SCFGR = tmpreg;                                    
 8002b18:	83ab      	strh	r3, [r5, #28]
}
 8002b1a:	b007      	add	sp, #28
 8002b1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      tmp = (u16)(((10 * RCC_Clocks.SYSCLK_Frequency) / (256 * I2S_InitStruct->I2S_AudioFreq)) + 5);
 8002b1e:	9b01      	ldr	r3, [sp, #4]
 8002b20:	8932      	ldrh	r2, [r6, #8]
 8002b22:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002b26:	005b      	lsls	r3, r3, #1
 8002b28:	0212      	lsls	r2, r2, #8
 8002b2a:	fbb3 f3f2 	udiv	r3, r3, r2
 8002b2e:	3305      	adds	r3, #5
 8002b30:	b29b      	uxth	r3, r3
 8002b32:	e7d8      	b.n	8002ae6 <I2S_Init+0x56>
  SPIx->I2SPR = (u16)(i2sdiv | i2sodd | I2S_InitStruct->I2S_MCLKOutput);  
 8002b34:	88c9      	ldrh	r1, [r1, #6]
 8002b36:	e7e2      	b.n	8002afe <I2S_Init+0x6e>
 8002b38:	cccccccd 	.word	0xcccccccd

08002b3c <SPI_StructInit>:
*******************************************************************************/
void SPI_StructInit(SPI_InitTypeDef* SPI_InitStruct)
{
/*--------------- Reset SPI init structure parameters values -----------------*/
  /* Initialize the SPI_Direction member */
  SPI_InitStruct->SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8002b3c:	2300      	movs	r3, #0

  /* Initialize the SPI_FirstBit member */
  SPI_InitStruct->SPI_FirstBit = SPI_FirstBit_MSB;

  /* Initialize the SPI_CRCPolynomial member */
  SPI_InitStruct->SPI_CRCPolynomial = 7;
 8002b3e:	2207      	movs	r2, #7
  SPI_InitStruct->SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8002b40:	8003      	strh	r3, [r0, #0]
  SPI_InitStruct->SPI_Mode = SPI_Mode_Slave;
 8002b42:	8043      	strh	r3, [r0, #2]
  SPI_InitStruct->SPI_DataSize = SPI_DataSize_8b;
 8002b44:	8083      	strh	r3, [r0, #4]
  SPI_InitStruct->SPI_CPOL = SPI_CPOL_Low;
 8002b46:	80c3      	strh	r3, [r0, #6]
  SPI_InitStruct->SPI_CPHA = SPI_CPHA_1Edge;
 8002b48:	8103      	strh	r3, [r0, #8]
  SPI_InitStruct->SPI_NSS = SPI_NSS_Hard;
 8002b4a:	8143      	strh	r3, [r0, #10]
  SPI_InitStruct->SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2;
 8002b4c:	8183      	strh	r3, [r0, #12]
  SPI_InitStruct->SPI_FirstBit = SPI_FirstBit_MSB;
 8002b4e:	81c3      	strh	r3, [r0, #14]
  SPI_InitStruct->SPI_CRCPolynomial = 7;
 8002b50:	8202      	strh	r2, [r0, #16]
}
 8002b52:	4770      	bx	lr

08002b54 <I2S_StructInit>:
*******************************************************************************/
void I2S_StructInit(I2S_InitTypeDef* I2S_InitStruct)
{
/*--------------- Reset I2S init structure parameters values -----------------*/
  /* Initialize the I2S_Mode member */
  I2S_InitStruct->I2S_Mode = I2S_Mode_SlaveTx;
 8002b54:	2300      	movs	r3, #0
  
  /* Initialize the I2S_MCLKOutput member */
  I2S_InitStruct->I2S_MCLKOutput = I2S_MCLKOutput_Disable;
  
  /* Initialize the I2S_AudioFreq member */
  I2S_InitStruct->I2S_AudioFreq = I2S_AudioFreq_Default;
 8002b56:	2202      	movs	r2, #2
  I2S_InitStruct->I2S_Mode = I2S_Mode_SlaveTx;
 8002b58:	8003      	strh	r3, [r0, #0]
  I2S_InitStruct->I2S_Standard = I2S_Standard_Phillips;
 8002b5a:	8043      	strh	r3, [r0, #2]
  I2S_InitStruct->I2S_DataFormat = I2S_DataFormat_16b;
 8002b5c:	8083      	strh	r3, [r0, #4]
  I2S_InitStruct->I2S_MCLKOutput = I2S_MCLKOutput_Disable;
 8002b5e:	80c3      	strh	r3, [r0, #6]
  I2S_InitStruct->I2S_AudioFreq = I2S_AudioFreq_Default;
 8002b60:	8102      	strh	r2, [r0, #8]
  
  /* Initialize the I2S_CPOL member */
  I2S_InitStruct->I2S_CPOL = I2S_CPOL_Low;
 8002b62:	8143      	strh	r3, [r0, #10]
}
 8002b64:	4770      	bx	lr
 8002b66:	bf00      	nop

08002b68 <SPI_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= CR1_SPE_Set;
 8002b68:	8803      	ldrh	r3, [r0, #0]
  if (NewState != DISABLE)
 8002b6a:	b121      	cbz	r1, 8002b76 <SPI_Cmd+0xe>
    SPIx->CR1 |= CR1_SPE_Set;
 8002b6c:	b29b      	uxth	r3, r3
 8002b6e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002b72:	8003      	strh	r3, [r0, #0]
 8002b74:	4770      	bx	lr
  }
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= CR1_SPE_Reset;
 8002b76:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002b7a:	041b      	lsls	r3, r3, #16
 8002b7c:	0c1b      	lsrs	r3, r3, #16
 8002b7e:	8003      	strh	r3, [r0, #0]
  }
}
 8002b80:	4770      	bx	lr
 8002b82:	bf00      	nop

08002b84 <I2S_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected SPI peripheral (in I2S mode) */
    SPIx->I2SCFGR |= I2SCFGR_I2SE_Set;
 8002b84:	8b83      	ldrh	r3, [r0, #28]
  if (NewState != DISABLE)
 8002b86:	b121      	cbz	r1, 8002b92 <I2S_Cmd+0xe>
    SPIx->I2SCFGR |= I2SCFGR_I2SE_Set;
 8002b88:	b29b      	uxth	r3, r3
 8002b8a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002b8e:	8383      	strh	r3, [r0, #28]
 8002b90:	4770      	bx	lr
  }
  else
  {
    /* Disable the selected SPI peripheral (in I2S mode) */
    SPIx->I2SCFGR &= I2SCFGR_I2SE_Reset;
 8002b92:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002b96:	041b      	lsls	r3, r3, #16
 8002b98:	0c1b      	lsrs	r3, r3, #16
 8002b9a:	8383      	strh	r3, [r0, #28]
  }
}
 8002b9c:	4770      	bx	lr
 8002b9e:	bf00      	nop

08002ba0 <SPI_I2S_ITConfig>:
  assert_param(IS_SPI_I2S_CONFIG_IT(SPI_I2S_IT));

  /* Get the SPI/I2S IT index */
  itpos = SPI_I2S_IT >> 4;
  /* Set the IT mask */
  itmask = (u16)((u16)1 << itpos);
 8002ba0:	2301      	movs	r3, #1
 8002ba2:	0909      	lsrs	r1, r1, #4
 8002ba4:	408b      	lsls	r3, r1
 8002ba6:	b29b      	uxth	r3, r3

  if (NewState != DISABLE)
 8002ba8:	b122      	cbz	r2, 8002bb4 <SPI_I2S_ITConfig+0x14>
  {
    /* Enable the selected SPI/I2S interrupt */
    SPIx->CR2 |= itmask;
 8002baa:	8882      	ldrh	r2, [r0, #4]
 8002bac:	b292      	uxth	r2, r2
 8002bae:	4313      	orrs	r3, r2
 8002bb0:	8083      	strh	r3, [r0, #4]
 8002bb2:	4770      	bx	lr
  }
  else
  {
    /* Disable the selected SPI/I2S interrupt */
    SPIx->CR2 &= (u16)~itmask;
 8002bb4:	8882      	ldrh	r2, [r0, #4]
 8002bb6:	b292      	uxth	r2, r2
 8002bb8:	ea22 0303 	bic.w	r3, r2, r3
 8002bbc:	8083      	strh	r3, [r0, #4]
  }
}
 8002bbe:	4770      	bx	lr

08002bc0 <SPI_I2S_DMACmd>:
  assert_param(IS_SPI_I2S_DMAREQ(SPI_I2S_DMAReq));

  if (NewState != DISABLE)
  {
    /* Enable the selected SPI/I2S DMA requests */
    SPIx->CR2 |= SPI_I2S_DMAReq;
 8002bc0:	8883      	ldrh	r3, [r0, #4]
 8002bc2:	b29b      	uxth	r3, r3
  if (NewState != DISABLE)
 8002bc4:	b112      	cbz	r2, 8002bcc <SPI_I2S_DMACmd+0xc>
    SPIx->CR2 |= SPI_I2S_DMAReq;
 8002bc6:	4319      	orrs	r1, r3
 8002bc8:	8081      	strh	r1, [r0, #4]
 8002bca:	4770      	bx	lr
  }
  else
  {
    /* Disable the selected SPI/I2S DMA requests */
    SPIx->CR2 &= (u16)~SPI_I2S_DMAReq;
 8002bcc:	ea23 0101 	bic.w	r1, r3, r1
 8002bd0:	8081      	strh	r1, [r0, #4]
  }
}
 8002bd2:	4770      	bx	lr

08002bd4 <SPI_I2S_SendData>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8002bd4:	8181      	strh	r1, [r0, #12]
}
 8002bd6:	4770      	bx	lr

08002bd8 <SPI_I2S_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Return the data in the DR register */
  return SPIx->DR;
 8002bd8:	8980      	ldrh	r0, [r0, #12]
}
 8002bda:	b280      	uxth	r0, r0
 8002bdc:	4770      	bx	lr
 8002bde:	bf00      	nop

08002be0 <SPI_NSSInternalSoftwareConfig>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_NSS_INTERNAL(SPI_NSSInternalSoft));

  if (SPI_NSSInternalSoft != SPI_NSSInternalSoft_Reset)
 8002be0:	f64f 63ff 	movw	r3, #65279	; 0xfeff
 8002be4:	4299      	cmp	r1, r3
  {
    /* Set NSS pin internally by software */
    SPIx->CR1 |= SPI_NSSInternalSoft_Set;
 8002be6:	8803      	ldrh	r3, [r0, #0]
  if (SPI_NSSInternalSoft != SPI_NSSInternalSoft_Reset)
 8002be8:	d004      	beq.n	8002bf4 <SPI_NSSInternalSoftwareConfig+0x14>
    SPIx->CR1 |= SPI_NSSInternalSoft_Set;
 8002bea:	b29b      	uxth	r3, r3
 8002bec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002bf0:	8003      	strh	r3, [r0, #0]
 8002bf2:	4770      	bx	lr
  }
  else
  {
    /* Reset NSS pin internally by software */
    SPIx->CR1 &= SPI_NSSInternalSoft_Reset;
 8002bf4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002bf8:	041b      	lsls	r3, r3, #16
 8002bfa:	0c1b      	lsrs	r3, r3, #16
 8002bfc:	8003      	strh	r3, [r0, #0]
  }
}
 8002bfe:	4770      	bx	lr

08002c00 <SPI_SSOutputCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected SPI SS output */
    SPIx->CR2 |= CR2_SSOE_Set;
 8002c00:	8883      	ldrh	r3, [r0, #4]
  if (NewState != DISABLE)
 8002c02:	b121      	cbz	r1, 8002c0e <SPI_SSOutputCmd+0xe>
    SPIx->CR2 |= CR2_SSOE_Set;
 8002c04:	b29b      	uxth	r3, r3
 8002c06:	f043 0304 	orr.w	r3, r3, #4
 8002c0a:	8083      	strh	r3, [r0, #4]
 8002c0c:	4770      	bx	lr
  }
  else
  {
    /* Disable the selected SPI SS output */
    SPIx->CR2 &= CR2_SSOE_Reset;
 8002c0e:	f023 0304 	bic.w	r3, r3, #4
 8002c12:	041b      	lsls	r3, r3, #16
 8002c14:	0c1b      	lsrs	r3, r3, #16
 8002c16:	8083      	strh	r3, [r0, #4]
  }
}
 8002c18:	4770      	bx	lr
 8002c1a:	bf00      	nop

08002c1c <SPI_DataSizeConfig>:
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_DATASIZE(SPI_DataSize));

  /* Clear DFF bit */
  SPIx->CR1 &= (u16)~SPI_DataSize_16b;
 8002c1c:	8803      	ldrh	r3, [r0, #0]
 8002c1e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002c22:	041b      	lsls	r3, r3, #16
 8002c24:	0c1b      	lsrs	r3, r3, #16
 8002c26:	8003      	strh	r3, [r0, #0]
  /* Set new DFF bit value */
  SPIx->CR1 |= SPI_DataSize;
 8002c28:	8803      	ldrh	r3, [r0, #0]
 8002c2a:	b29b      	uxth	r3, r3
 8002c2c:	430b      	orrs	r3, r1
 8002c2e:	8003      	strh	r3, [r0, #0]
}
 8002c30:	4770      	bx	lr
 8002c32:	bf00      	nop

08002c34 <SPI_TransmitCRC>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Enable the selected SPI CRC transmission */
  SPIx->CR1 |= CR1_CRCNext_Set;
 8002c34:	8803      	ldrh	r3, [r0, #0]
 8002c36:	b29b      	uxth	r3, r3
 8002c38:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002c3c:	8003      	strh	r3, [r0, #0]
}
 8002c3e:	4770      	bx	lr

08002c40 <SPI_CalculateCRC>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected SPI CRC calculation */
    SPIx->CR1 |= CR1_CRCEN_Set;
 8002c40:	8803      	ldrh	r3, [r0, #0]
  if (NewState != DISABLE)
 8002c42:	b121      	cbz	r1, 8002c4e <SPI_CalculateCRC+0xe>
    SPIx->CR1 |= CR1_CRCEN_Set;
 8002c44:	b29b      	uxth	r3, r3
 8002c46:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002c4a:	8003      	strh	r3, [r0, #0]
 8002c4c:	4770      	bx	lr
  }
  else
  {
    /* Disable the selected SPI CRC calculation */
    SPIx->CR1 &= CR1_CRCEN_Reset;
 8002c4e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002c52:	041b      	lsls	r3, r3, #16
 8002c54:	0c1b      	lsrs	r3, r3, #16
 8002c56:	8003      	strh	r3, [r0, #0]
  }
}
 8002c58:	4770      	bx	lr
 8002c5a:	bf00      	nop

08002c5c <SPI_GetCRC>:

  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_CRC(SPI_CRC));

  if (SPI_CRC != SPI_CRC_Rx)
 8002c5c:	2901      	cmp	r1, #1
  {
    /* Get the Tx CRC register */
    crcreg = SPIx->TXCRCR;
 8002c5e:	bf14      	ite	ne
 8002c60:	8b00      	ldrhne	r0, [r0, #24]
  }
  else
  {
    /* Get the Rx CRC register */
    crcreg = SPIx->RXCRCR;
 8002c62:	8a80      	ldrheq	r0, [r0, #20]
 8002c64:	b280      	uxth	r0, r0
  }

  /* Return the selected CRC register */
  return crcreg;
}
 8002c66:	4770      	bx	lr

08002c68 <SPI_GetCRCPolynomial>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Return the CRC polynomial register */
  return SPIx->CRCPR;
 8002c68:	8a00      	ldrh	r0, [r0, #16]
}
 8002c6a:	b280      	uxth	r0, r0
 8002c6c:	4770      	bx	lr
 8002c6e:	bf00      	nop

08002c70 <SPI_BiDirectionalLineConfig>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_DIRECTION(SPI_Direction));

  if (SPI_Direction == SPI_Direction_Tx)
 8002c70:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
  {
    /* Set the Tx only mode */
    SPIx->CR1 |= SPI_Direction_Tx;
 8002c74:	8803      	ldrh	r3, [r0, #0]
  if (SPI_Direction == SPI_Direction_Tx)
 8002c76:	d005      	beq.n	8002c84 <SPI_BiDirectionalLineConfig+0x14>
  }
  else
  {
    /* Set the Rx only mode */
    SPIx->CR1 &= SPI_Direction_Rx;
 8002c78:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002c7c:	041b      	lsls	r3, r3, #16
 8002c7e:	0c1b      	lsrs	r3, r3, #16
 8002c80:	8003      	strh	r3, [r0, #0]
  }
}
 8002c82:	4770      	bx	lr
    SPIx->CR1 |= SPI_Direction_Tx;
 8002c84:	b29b      	uxth	r3, r3
 8002c86:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c8a:	8003      	strh	r3, [r0, #0]
 8002c8c:	4770      	bx	lr
 8002c8e:	bf00      	nop

08002c90 <SPI_I2S_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));

  /* Check the status of the specified SPI/I2S flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (u16)RESET)
 8002c90:	8903      	ldrh	r3, [r0, #8]
 8002c92:	4219      	tst	r1, r3
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
}
 8002c94:	bf14      	ite	ne
 8002c96:	2001      	movne	r0, #1
 8002c98:	2000      	moveq	r0, #0
 8002c9a:	4770      	bx	lr

08002c9c <SPI_I2S_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_CLEAR_FLAG(SPI_I2S_FLAG));
    
  /* SPI_FLAG_MODF flag clear */
  if(SPI_I2S_FLAG == SPI_FLAG_MODF)
 8002c9c:	2920      	cmp	r1, #32
 8002c9e:	d009      	beq.n	8002cb4 <SPI_I2S_ClearFlag+0x18>
    
    /* Write on CR1 register */
    SPIx->CR1 |= CR1_SPE_Set; 
  }
  /* SPI_I2S_FLAG_OVR flag or I2S_FLAG_UDR flag clear */
  else if ((SPI_I2S_FLAG == SPI_I2S_FLAG_OVR) || (SPI_I2S_FLAG == I2S_FLAG_UDR))  
 8002ca0:	2940      	cmp	r1, #64	; 0x40
 8002ca2:	d005      	beq.n	8002cb0 <SPI_I2S_ClearFlag+0x14>
 8002ca4:	2908      	cmp	r1, #8
 8002ca6:	d003      	beq.n	8002cb0 <SPI_I2S_ClearFlag+0x14>
    (void)SPIx->SR;
  }
  else /* SPI_FLAG_CRCERR flag clear */
  {
    /* Clear the selected SPI flag */
    SPIx->SR = (u16)~SPI_I2S_FLAG;
 8002ca8:	43c9      	mvns	r1, r1
 8002caa:	b289      	uxth	r1, r1
 8002cac:	8101      	strh	r1, [r0, #8]
  }
}
 8002cae:	4770      	bx	lr
    (void)SPIx->SR;
 8002cb0:	8903      	ldrh	r3, [r0, #8]
 8002cb2:	4770      	bx	lr
    (void)SPIx->SR;
 8002cb4:	8903      	ldrh	r3, [r0, #8]
    SPIx->CR1 |= CR1_SPE_Set; 
 8002cb6:	8803      	ldrh	r3, [r0, #0]
 8002cb8:	b29b      	uxth	r3, r3
 8002cba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002cbe:	8003      	strh	r3, [r0, #0]
 8002cc0:	4770      	bx	lr
 8002cc2:	bf00      	nop

08002cc4 <SPI_I2S_GetITStatus>:
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_GET_IT(SPI_I2S_IT));

  /* Get the SPI/I2S IT index */
  itpos = (u16)((u16)0x01 << (SPI_I2S_IT & (u8)0x0F));
 8002cc4:	2201      	movs	r2, #1
  /* Get the SPI/I2S IT mask */
  itmask = SPI_I2S_IT >> 4;
  /* Set the IT mask */
  itmask = (u16)((u16)0x01 << itmask);
  /* Get the SPI_I2S_IT enable bit status */
  enablestatus = (SPIx->CR2 & itmask) ;
 8002cc6:	8883      	ldrh	r3, [r0, #4]

  /* Check the status of the specified SPI/I2S interrupt */
  if (((SPIx->SR & itpos) != (u16)RESET) && enablestatus)
 8002cc8:	8900      	ldrh	r0, [r0, #8]
  enablestatus = (SPIx->CR2 & itmask) ;
 8002cca:	fa1f fc83 	uxth.w	ip, r3
  itpos = (u16)((u16)0x01 << (SPI_I2S_IT & (u8)0x0F));
 8002cce:	f001 030f 	and.w	r3, r1, #15
  if (((SPIx->SR & itpos) != (u16)RESET) && enablestatus)
 8002cd2:	b280      	uxth	r0, r0
  itpos = (u16)((u16)0x01 << (SPI_I2S_IT & (u8)0x0F));
 8002cd4:	fa02 f303 	lsl.w	r3, r2, r3
  if (((SPIx->SR & itpos) != (u16)RESET) && enablestatus)
 8002cd8:	4018      	ands	r0, r3
 8002cda:	d007      	beq.n	8002cec <SPI_I2S_GetITStatus+0x28>
  itmask = (u16)((u16)0x01 << itmask);
 8002cdc:	0909      	lsrs	r1, r1, #4
 8002cde:	fa02 f101 	lsl.w	r1, r2, r1
  if (((SPIx->SR & itpos) != (u16)RESET) && enablestatus)
 8002ce2:	ea1c 0f01 	tst.w	ip, r1
    bitstatus = SET;
  }
  else
  {
    /* SPI_I2S_IT is reset */
    bitstatus = RESET;
 8002ce6:	bf14      	ite	ne
 8002ce8:	4610      	movne	r0, r2
 8002cea:	2000      	moveq	r0, #0
  }
  /* Return the SPI_I2S_IT status */
  return bitstatus;
}
 8002cec:	4770      	bx	lr
 8002cee:	bf00      	nop

08002cf0 <SPI_I2S_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_CLEAR_IT(SPI_I2S_IT));

  /* SPI_IT_MODF pending bit clear */
  if(SPI_I2S_IT == SPI_IT_MODF)
 8002cf0:	2955      	cmp	r1, #85	; 0x55
 8002cf2:	d00e      	beq.n	8002d12 <SPI_I2S_ClearITPendingBit+0x22>
    (void)SPIx->SR;
    /* Write on CR1 register */
    SPIx->CR1 |= CR1_SPE_Set; 
  }
  /* SPI_I2S_IT_OVR or I2S_IT_UDR pending bit clear */ 
  else if((SPI_I2S_IT == SPI_I2S_IT_OVR) || (SPI_I2S_IT == I2S_IT_UDR))    
 8002cf4:	2956      	cmp	r1, #86	; 0x56
 8002cf6:	d00a      	beq.n	8002d0e <SPI_I2S_ClearITPendingBit+0x1e>
 8002cf8:	2953      	cmp	r1, #83	; 0x53
 8002cfa:	d008      	beq.n	8002d0e <SPI_I2S_ClearITPendingBit+0x1e>
    (void)(SPIx->SR);
  }  
  else   /* SPI_IT_CRCERR pending bit clear */
  {
    /* Get the SPI/I2S IT index */
    itpos = (u16)((u16)0x01 << (SPI_I2S_IT & (u8)0x0F));
 8002cfc:	2301      	movs	r3, #1
 8002cfe:	f001 010f 	and.w	r1, r1, #15
 8002d02:	fa03 f101 	lsl.w	r1, r3, r1
    /* Clear the selected SPI/I2S interrupt pending bits */
    SPIx->SR = (u16)~itpos;
 8002d06:	43c9      	mvns	r1, r1
 8002d08:	b289      	uxth	r1, r1
 8002d0a:	8101      	strh	r1, [r0, #8]
  }
}
 8002d0c:	4770      	bx	lr
    (void)(SPIx->SR);
 8002d0e:	8903      	ldrh	r3, [r0, #8]
 8002d10:	4770      	bx	lr
    (void)SPIx->SR;
 8002d12:	8903      	ldrh	r3, [r0, #8]
    SPIx->CR1 |= CR1_SPE_Set; 
 8002d14:	8803      	ldrh	r3, [r0, #0]
 8002d16:	b29b      	uxth	r3, r3
 8002d18:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002d1c:	8003      	strh	r3, [r0, #0]
 8002d1e:	4770      	bx	lr

08002d20 <SysTick_CLKSourceConfig>:
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));

  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 8002d20:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
 8002d24:	6913      	ldr	r3, [r2, #16]
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 8002d26:	2804      	cmp	r0, #4
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 8002d28:	bf0c      	ite	eq
 8002d2a:	f043 0304 	orreq.w	r3, r3, #4
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 8002d2e:	f023 0304 	bicne.w	r3, r3, #4
 8002d32:	6113      	str	r3, [r2, #16]
  }
}
 8002d34:	4770      	bx	lr
 8002d36:	bf00      	nop

08002d38 <SysTick_SetReload>:
void SysTick_SetReload(u32 Reload)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_RELOAD(Reload));

  SysTick->LOAD = Reload;
 8002d38:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8002d3c:	6158      	str	r0, [r3, #20]
}
 8002d3e:	4770      	bx	lr

08002d40 <SysTick_CounterCmd>:
void SysTick_CounterCmd(u32 SysTick_Counter)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_COUNTER(SysTick_Counter));

  if (SysTick_Counter == SysTick_Counter_Enable)
 8002d40:	2801      	cmp	r0, #1
 8002d42:	d00d      	beq.n	8002d60 <SysTick_CounterCmd+0x20>
  {
    SysTick->CTRL |= SysTick_Counter_Enable;
  }
  else if (SysTick_Counter == SysTick_Counter_Disable) 
 8002d44:	3002      	adds	r0, #2
 8002d46:	d004      	beq.n	8002d52 <SysTick_CounterCmd+0x12>
  {
    SysTick->CTRL &= SysTick_Counter_Disable;
  }
  else /* SysTick_Counter == SysTick_Counter_Clear */
  {
    SysTick->VAL = SysTick_Counter_Clear;
 8002d48:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	619a      	str	r2, [r3, #24]
  }    
}
 8002d50:	4770      	bx	lr
    SysTick->CTRL &= SysTick_Counter_Disable;
 8002d52:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
 8002d56:	6913      	ldr	r3, [r2, #16]
 8002d58:	f023 0301 	bic.w	r3, r3, #1
 8002d5c:	6113      	str	r3, [r2, #16]
 8002d5e:	4770      	bx	lr
    SysTick->CTRL |= SysTick_Counter_Enable;
 8002d60:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
 8002d64:	6913      	ldr	r3, [r2, #16]
 8002d66:	f043 0301 	orr.w	r3, r3, #1
 8002d6a:	6113      	str	r3, [r2, #16]
 8002d6c:	4770      	bx	lr
 8002d6e:	bf00      	nop

08002d70 <SysTick_ITConfig>:
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    SysTick->CTRL |= CTRL_TICKINT_Set;
 8002d70:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
 8002d74:	6913      	ldr	r3, [r2, #16]
  if (NewState != DISABLE)
 8002d76:	b118      	cbz	r0, 8002d80 <SysTick_ITConfig+0x10>
    SysTick->CTRL |= CTRL_TICKINT_Set;
 8002d78:	f043 0302 	orr.w	r3, r3, #2
 8002d7c:	6113      	str	r3, [r2, #16]
 8002d7e:	4770      	bx	lr
  }
  else
  {
    SysTick->CTRL &= CTRL_TICKINT_Reset;
 8002d80:	f023 0302 	bic.w	r3, r3, #2
 8002d84:	6113      	str	r3, [r2, #16]
  }
}
 8002d86:	4770      	bx	lr

08002d88 <SysTick_GetCounter>:
* Output         : None
* Return         : SysTick current value
*******************************************************************************/
u32 SysTick_GetCounter(void)
{
  return(SysTick->VAL);
 8002d88:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8002d8c:	6998      	ldr	r0, [r3, #24]
}
 8002d8e:	4770      	bx	lr

08002d90 <SysTick_GetFlagStatus>:
  assert_param(IS_SYSTICK_FLAG(SysTick_FLAG));

  /* Get the SysTick register index */
  tmp = SysTick_FLAG >> 3;

  if (tmp == 2) /* The flag to check is in CTRL register */
 8002d90:	08c3      	lsrs	r3, r0, #3
 8002d92:	2b02      	cmp	r3, #2
  {
    statusreg = SysTick->CTRL;
 8002d94:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8002d98:	bf0c      	ite	eq
 8002d9a:	691b      	ldreq	r3, [r3, #16]
  }
  else          /* The flag to check is in CALIB register */
  {
    statusreg = SysTick->CALIB;
 8002d9c:	69db      	ldrne	r3, [r3, #28]
  }

  if ((statusreg & ((u32)1 << SysTick_FLAG)) != (u32)RESET)
 8002d9e:	fa23 f000 	lsr.w	r0, r3, r0
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8002da2:	f000 0001 	and.w	r0, r0, #1
 8002da6:	4770      	bx	lr

08002da8 <NMIException>:
* Output         : None
* Return         : None
*******************************************************************************/
void NMIException(void)
{
}
 8002da8:	4770      	bx	lr
 8002daa:	bf00      	nop

08002dac <HardFaultException>:
* Return         : None
*******************************************************************************/
void HardFaultException(void)
{
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8002dac:	e7fe      	b.n	8002dac <HardFaultException>
 8002dae:	bf00      	nop

08002db0 <MemManageException>:
* Return         : None
*******************************************************************************/
void MemManageException(void)
{
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8002db0:	e7fe      	b.n	8002db0 <MemManageException>
 8002db2:	bf00      	nop

08002db4 <BusFaultException>:
* Return         : None
*******************************************************************************/
void BusFaultException(void)
{
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8002db4:	e7fe      	b.n	8002db4 <BusFaultException>
 8002db6:	bf00      	nop

08002db8 <UsageFaultException>:
* Return         : None
*******************************************************************************/
void UsageFaultException(void)
{
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8002db8:	e7fe      	b.n	8002db8 <UsageFaultException>
 8002dba:	bf00      	nop

08002dbc <DebugMonitor>:
 8002dbc:	4770      	bx	lr
 8002dbe:	bf00      	nop

08002dc0 <SVCHandler>:
 8002dc0:	4770      	bx	lr
 8002dc2:	bf00      	nop

08002dc4 <PendSVC>:
 8002dc4:	4770      	bx	lr
 8002dc6:	bf00      	nop

08002dc8 <WWDG_IRQHandler>:
 8002dc8:	4770      	bx	lr
 8002dca:	bf00      	nop

08002dcc <PVD_IRQHandler>:
 8002dcc:	4770      	bx	lr
 8002dce:	bf00      	nop

08002dd0 <TAMPER_IRQHandler>:
 8002dd0:	4770      	bx	lr
 8002dd2:	bf00      	nop

08002dd4 <RTC_IRQHandler>:
 8002dd4:	4770      	bx	lr
 8002dd6:	bf00      	nop

08002dd8 <FLASH_IRQHandler>:
 8002dd8:	4770      	bx	lr
 8002dda:	bf00      	nop

08002ddc <RCC_IRQHandler>:
 8002ddc:	4770      	bx	lr
 8002dde:	bf00      	nop

08002de0 <EXTI0_IRQHandler>:
 8002de0:	4770      	bx	lr
 8002de2:	bf00      	nop

08002de4 <EXTI1_IRQHandler>:
 8002de4:	4770      	bx	lr
 8002de6:	bf00      	nop

08002de8 <EXTI3_IRQHandler>:
 8002de8:	4770      	bx	lr
 8002dea:	bf00      	nop

08002dec <EXTI4_IRQHandler>:
 8002dec:	4770      	bx	lr
 8002dee:	bf00      	nop

08002df0 <DMA1_Channel1_IRQHandler>:
 8002df0:	4770      	bx	lr
 8002df2:	bf00      	nop

08002df4 <DMA1_Channel2_IRQHandler>:
 8002df4:	4770      	bx	lr
 8002df6:	bf00      	nop

08002df8 <DMA1_Channel3_IRQHandler>:
 8002df8:	4770      	bx	lr
 8002dfa:	bf00      	nop

08002dfc <DMA1_Channel4_IRQHandler>:
 8002dfc:	4770      	bx	lr
 8002dfe:	bf00      	nop

08002e00 <DMA1_Channel5_IRQHandler>:
 8002e00:	4770      	bx	lr
 8002e02:	bf00      	nop

08002e04 <DMA1_Channel6_IRQHandler>:
 8002e04:	4770      	bx	lr
 8002e06:	bf00      	nop

08002e08 <DMA1_Channel7_IRQHandler>:
 8002e08:	4770      	bx	lr
 8002e0a:	bf00      	nop

08002e0c <ADC_IRQHandler>:
 8002e0c:	4770      	bx	lr
 8002e0e:	bf00      	nop

08002e10 <USB_HP_CAN_TX_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USB_HP_CAN_TX_IRQHandler(void)
{
  (*CanTxUsbHpIrqVector)();
 8002e10:	4b01      	ldr	r3, [pc, #4]	; (8002e18 <USB_HP_CAN_TX_IRQHandler+0x8>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	4718      	bx	r3
 8002e16:	bf00      	nop
 8002e18:	20000600 	.word	0x20000600

08002e1c <USB_LP_CAN_RX0_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USB_LP_CAN_RX0_IRQHandler(void)
{
  (*CanRx0UsbLpIrqVector)();
 8002e1c:	4b01      	ldr	r3, [pc, #4]	; (8002e24 <USB_LP_CAN_RX0_IRQHandler+0x8>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	4718      	bx	r3
 8002e22:	bf00      	nop
 8002e24:	20000604 	.word	0x20000604

08002e28 <CAN_RX1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void __attribute__ ((interrupt)) CAN_RX1_IRQHandler(void)
{
 8002e28:	4668      	mov	r0, sp
 8002e2a:	f020 0107 	bic.w	r1, r0, #7
 8002e2e:	468d      	mov	sp, r1
 8002e30:	b501      	push	{r0, lr}
  (*CanRx1IrqVector)();
 8002e32:	4b03      	ldr	r3, [pc, #12]	; (8002e40 <CAN_RX1_IRQHandler+0x18>)
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	4798      	blx	r3
}
 8002e38:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
 8002e3c:	4685      	mov	sp, r0
 8002e3e:	4770      	bx	lr
 8002e40:	20000608 	.word	0x20000608

08002e44 <CAN_SCE_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void CAN_SCE_IRQHandler(void)
{
	(*CanSceIrqVector)();
 8002e44:	4b01      	ldr	r3, [pc, #4]	; (8002e4c <CAN_SCE_IRQHandler+0x8>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	4718      	bx	r3
 8002e4a:	bf00      	nop
 8002e4c:	20000610 	.word	0x20000610

08002e50 <TIM1_BRK_IRQHandler>:
 8002e50:	4770      	bx	lr
 8002e52:	bf00      	nop

08002e54 <I2C1_EV_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void  __attribute__ ((weak)) I2C1_EV_IRQHandler(void)
{
}
 8002e54:	4770      	bx	lr
 8002e56:	bf00      	nop

08002e58 <I2C1_ER_IRQHandler>:
 8002e58:	4770      	bx	lr
 8002e5a:	bf00      	nop

08002e5c <I2C2_EV_IRQHandler>:
 8002e5c:	4770      	bx	lr
 8002e5e:	bf00      	nop

08002e60 <I2C2_ER_IRQHandler>:
 8002e60:	4770      	bx	lr
 8002e62:	bf00      	nop

08002e64 <SPI1_IRQHandler>:
 8002e64:	4770      	bx	lr
 8002e66:	bf00      	nop

08002e68 <SPI2_IRQHandler>:
 8002e68:	4770      	bx	lr
 8002e6a:	bf00      	nop
 8002e6c:	4770      	bx	lr
 8002e6e:	bf00      	nop
 8002e70:	4770      	bx	lr
 8002e72:	bf00      	nop
 8002e74:	4770      	bx	lr
 8002e76:	bf00      	nop

08002e78 <EXTI15_10_IRQHandler>:
 8002e78:	4770      	bx	lr
 8002e7a:	bf00      	nop

08002e7c <RTCAlarm_IRQHandler>:
 8002e7c:	4770      	bx	lr
 8002e7e:	bf00      	nop

08002e80 <USBWakeUp_IRQHandler>:
 8002e80:	4770      	bx	lr
 8002e82:	bf00      	nop

08002e84 <TIM8_BRK_IRQHandler>:
 8002e84:	4770      	bx	lr
 8002e86:	bf00      	nop

08002e88 <TIM8_UP_IRQHandler>:
 8002e88:	4770      	bx	lr
 8002e8a:	bf00      	nop

08002e8c <TIM8_TRG_COM_IRQHandler>:
 8002e8c:	4770      	bx	lr
 8002e8e:	bf00      	nop

08002e90 <TIM8_CC_IRQHandler>:
 8002e90:	4770      	bx	lr
 8002e92:	bf00      	nop

08002e94 <ADC3_IRQHandler>:
 8002e94:	4770      	bx	lr
 8002e96:	bf00      	nop

08002e98 <FSMC_IRQHandler>:
 8002e98:	4770      	bx	lr
 8002e9a:	bf00      	nop

08002e9c <SDIO_IRQHandler>:
 8002e9c:	4770      	bx	lr
 8002e9e:	bf00      	nop

08002ea0 <TIM5_IRQHandler>:
 8002ea0:	4770      	bx	lr
 8002ea2:	bf00      	nop

08002ea4 <SPI3_IRQHandler>:
 8002ea4:	4770      	bx	lr
 8002ea6:	bf00      	nop

08002ea8 <UART4_IRQHandler>:
 8002ea8:	4770      	bx	lr
 8002eaa:	bf00      	nop

08002eac <UART5_IRQHandler>:
 8002eac:	4770      	bx	lr
 8002eae:	bf00      	nop

08002eb0 <TIM6_IRQHandler>:
 8002eb0:	4770      	bx	lr
 8002eb2:	bf00      	nop

08002eb4 <TIM7_IRQHandler>:
 8002eb4:	4770      	bx	lr
 8002eb6:	bf00      	nop

08002eb8 <DMA2_Channel1_IRQHandler>:
 8002eb8:	4770      	bx	lr
 8002eba:	bf00      	nop

08002ebc <DMA2_Channel2_IRQHandler>:
 8002ebc:	4770      	bx	lr
 8002ebe:	bf00      	nop

08002ec0 <DMA2_Channel3_IRQHandler>:
 8002ec0:	4770      	bx	lr
 8002ec2:	bf00      	nop

08002ec4 <DMA2_Channel4_5_IRQHandler>:
 8002ec4:	4770      	bx	lr
 8002ec6:	bf00      	nop

08002ec8 <Reset_Handler>:
* Input          :
* Output         :
* Return         :
*******************************************************************************/
void Reset_Handler(void)
{
 8002ec8:	4668      	mov	r0, sp
 8002eca:	f020 0107 	bic.w	r1, r0, #7
 8002ece:	468d      	mov	sp, r1

    //
    // Copy the data segment initializers from flash to SRAM.
    //
    pulSrc = &_sidata;
    for(pulDest = &_sdata; pulDest < &_edata; )
 8002ed0:	4a0f      	ldr	r2, [pc, #60]	; (8002f10 <Reset_Handler+0x48>)
{
 8002ed2:	b501      	push	{r0, lr}
    for(pulDest = &_sdata; pulDest < &_edata; )
 8002ed4:	480f      	ldr	r0, [pc, #60]	; (8002f14 <Reset_Handler+0x4c>)
 8002ed6:	4290      	cmp	r0, r2
 8002ed8:	d207      	bcs.n	8002eea <Reset_Handler+0x22>
    {
        *(pulDest++) = *(pulSrc++);
 8002eda:	3a01      	subs	r2, #1
 8002edc:	1a12      	subs	r2, r2, r0
 8002ede:	f022 0203 	bic.w	r2, r2, #3
 8002ee2:	490d      	ldr	r1, [pc, #52]	; (8002f18 <Reset_Handler+0x50>)
 8002ee4:	3204      	adds	r2, #4
 8002ee6:	f007 fa6b 	bl	800a3c0 <memcpy>
    }

    //
    // Zero fill the bss segment.
    //
    for(pulDest = &_sbss; pulDest < &_ebss; )
 8002eea:	480c      	ldr	r0, [pc, #48]	; (8002f1c <Reset_Handler+0x54>)
 8002eec:	4a0c      	ldr	r2, [pc, #48]	; (8002f20 <Reset_Handler+0x58>)
 8002eee:	4290      	cmp	r0, r2
 8002ef0:	d207      	bcs.n	8002f02 <Reset_Handler+0x3a>
    {
        *(pulDest++) = 0;
 8002ef2:	3a01      	subs	r2, #1
 8002ef4:	1a12      	subs	r2, r2, r0
 8002ef6:	f022 0203 	bic.w	r2, r2, #3
 8002efa:	2100      	movs	r1, #0
 8002efc:	3204      	adds	r2, #4
 8002efe:	f007 fa6d 	bl	800a3dc <memset>
    }

    //
    // Call the application's entry point.
    //
    main();
 8002f02:	f007 fa07 	bl	800a314 <main>
}
 8002f06:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
 8002f0a:	4685      	mov	sp, r0
 8002f0c:	4770      	bx	lr
 8002f0e:	bf00      	nop
 8002f10:	20000088 	.word	0x20000088
 8002f14:	20000000 	.word	0x20000000
 8002f18:	0800a9a8 	.word	0x0800a9a8
 8002f1c:	20000088 	.word	0x20000088
 8002f20:	20000628 	.word	0x20000628

08002f24 <tmcm_initModuleConfig>:
{
	moduleConfig.baudrate = 7;				// UART 115200bps
	moduleConfig.serialModuleAddress = 1;	// UART
	moduleConfig.serialHostAddress = 2;		// UART
	moduleConfig.CANBitrate = 8;			// CAN-Bitrate (1000kBit/s)
	moduleConfig.CANReceiveID = 1;			// CAN
 8002f24:	2001      	movs	r0, #1
	moduleConfig.CANSendID = 2;				// CAN
 8002f26:	2102      	movs	r1, #2
	moduleConfig.CANSecondaryID = 0;		// CAN
 8002f28:	2200      	movs	r2, #0
{
 8002f2a:	b410      	push	{r4}
	moduleConfig.baudrate = 7;				// UART 115200bps
 8002f2c:	4b03      	ldr	r3, [pc, #12]	; (8002f3c <tmcm_initModuleConfig+0x18>)
 8002f2e:	4c04      	ldr	r4, [pc, #16]	; (8002f40 <tmcm_initModuleConfig+0x1c>)
	moduleConfig.CANSecondaryID = 0;		// CAN
 8002f30:	e9c3 1202 	strd	r1, r2, [r3, #8]
	moduleConfig.CANReceiveID = 1;			// CAN
 8002f34:	e9c3 4000 	strd	r4, r0, [r3]
}
 8002f38:	bc10      	pop	{r4}
 8002f3a:	4770      	bx	lr
 8002f3c:	20000090 	.word	0x20000090
 8002f40:	08020107 	.word	0x08020107

08002f44 <tmcm_initMotorConfig>:

void tmcm_initMotorConfig()
{
 8002f44:	b4f0      	push	{r4, r5, r6, r7}

	motorConfig.swapMotorAAndCPhase			= 0;
	motorConfig.motorTestModes				= 0;

	// motor control configuration
	motorConfig.maxPositioningSpeed 		= 4000;
 8002f46:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
	motorConfig.acceleration				= 2000;
 8002f4a:	f44f 64fa 	mov.w	r4, #2000	; 0x7d0
	motorConfig.initialRightTorque			= 200;
 8002f4e:	25c8      	movs	r5, #200	; 0xc8
	motorConfig.hallOffset					= -5461;
 8002f50:	4b33      	ldr	r3, [pc, #204]	; (8003020 <tmcm_initMotorConfig+0xdc>)
 8002f52:	f64e 26ab 	movw	r6, #60075	; 0xeaab
	motorConfig.acceleration				= 2000;
 8002f56:	e9c3 041a 	strd	r0, r4, [r3, #104]	; 0x68
	motorConfig.useVelocityRamp				= true;
	motorConfig.openLoopCurrent				= 2000;
 8002f5a:	671c      	str	r4, [r3, #112]	; 0x70
	motorConfig.adc_I0_offset				= 33650;
 8002f5c:	4c31      	ldr	r4, [pc, #196]	; (8003024 <tmcm_initMotorConfig+0xe0>)
	motorConfig.initialRightTorque			= 200;
 8002f5e:	61dd      	str	r5, [r3, #28]

	motorConfig.encoder_m_offset			= 0;
	motorConfig.encoderInitMode				= 0;
	motorConfig.encoderInitState			= 0;
	motorConfig.encoderInitDelay			= 1000;
	motorConfig.encoderInitVelocity			= 200;
 8002f60:	f8a3 5080 	strh.w	r5, [r3, #128]	; 0x80
	motorConfig.adc_I0_offset				= 33650;
 8002f64:	675c      	str	r4, [r3, #116]	; 0x74
	motorConfig.dualShuntFactor				= 650;
 8002f66:	f240 258a 	movw	r5, #650	; 0x28a
	motorConfig.hallPolarity				= 0;
 8002f6a:	f44f 7480 	mov.w	r4, #256	; 0x100
	motorConfig.dualShuntFactor				= 650;
 8002f6e:	679d      	str	r5, [r3, #120]	; 0x78
	motorConfig.hallPolarity				= 0;
 8002f70:	f8a3 4054 	strh.w	r4, [r3, #84]	; 0x54
	motorConfig.torqueSensorGain			= 600;
 8002f74:	4d2c      	ldr	r5, [pc, #176]	; (8003028 <tmcm_initMotorConfig+0xe4>)
 8002f76:	4c2d      	ldr	r4, [pc, #180]	; (800302c <tmcm_initMotorConfig+0xe8>)
	motorConfig.hallOffset					= -5461;
 8002f78:	f8a3 6052 	strh.w	r6, [r3, #82]	; 0x52
	motorConfig.torqueSensorGain			= 600;
 8002f7c:	e9c3 5404 	strd	r5, r4, [r3, #16]
	motorConfig.torqueDeadband				= 500;
 8002f80:	4c2b      	ldr	r4, [pc, #172]	; (8003030 <tmcm_initMotorConfig+0xec>)
	motorConfig.maximumSpeed				= 27; // km/h
 8002f82:	251b      	movs	r5, #27
	motorConfig.torqueDeadband				= 500;
 8002f84:	619c      	str	r4, [r3, #24]
	motorConfig.negativeMotoringRampTime	= 30000;
 8002f86:	f247 5430 	movw	r4, #30000	; 0x7530
	motorConfig.speed_3						= 100;
 8002f8a:	4e2a      	ldr	r6, [pc, #168]	; (8003034 <tmcm_initMotorConfig+0xf0>)
	motorConfig.negativeMotoringRampTime	= 30000;
 8002f8c:	629c      	str	r4, [r3, #40]	; 0x28
	motorConfig.speed_3						= 100;
 8002f8e:	4c2a      	ldr	r4, [pc, #168]	; (8003038 <tmcm_initMotorConfig+0xf4>)
	motorConfig.speed_7						= 230;
 8002f90:	4f2a      	ldr	r7, [pc, #168]	; (800303c <tmcm_initMotorConfig+0xf8>)
	motorConfig.speed_3						= 100;
 8002f92:	e9c3 640b 	strd	r6, r4, [r3, #44]	; 0x2c
	motorConfig.speed_7						= 230;
 8002f96:	4c2a      	ldr	r4, [pc, #168]	; (8003040 <tmcm_initMotorConfig+0xfc>)
	motorConfig.maximumSpeed				= 27; // km/h
 8002f98:	f8a3 5046 	strh.w	r5, [r3, #70]	; 0x46
	motorConfig.speed_7						= 230;
 8002f9c:	e9c3 740d 	strd	r7, r4, [r3, #52]	; 0x34
	motorConfig.torque_0					= 100;
 8002fa0:	f104 5479 	add.w	r4, r4, #1044381696	; 0x3e400000
 8002fa4:	f504 3417 	add.w	r4, r4, #154624	; 0x25c00
 8002fa8:	f204 247e 	addw	r4, r4, #638	; 0x27e
 8002fac:	63dc      	str	r4, [r3, #60]	; 0x3c
	motorConfig.torque_4					= 49;
 8002fae:	4c25      	ldr	r4, [pc, #148]	; (8003044 <tmcm_initMotorConfig+0x100>)
	motorConfig.wheelPulsesPerRotation		= 1;
 8002fb0:	2501      	movs	r5, #1
	motorConfig.torque_4					= 49;
 8002fb2:	641c      	str	r4, [r3, #64]	; 0x40
	motorConfig.maximumCurrent				= 23500;
 8002fb4:	f645 34cc 	movw	r4, #23500	; 0x5bcc
 8002fb8:	649c      	str	r4, [r3, #72]	; 0x48
	motorConfig.polePairs					= 8;
 8002fba:	4c23      	ldr	r4, [pc, #140]	; (8003048 <tmcm_initMotorConfig+0x104>)
	motorConfig.wheelPulsesPerRotation		= 1;
 8002fbc:	f883 5050 	strb.w	r5, [r3, #80]	; 0x50
	motorConfig.polePairs					= 8;
 8002fc0:	64dc      	str	r4, [r3, #76]	; 0x4c
	motorConfig.swapMotorAAndCPhase			= 0;
 8002fc2:	f04f 74c8 	mov.w	r4, #26214400	; 0x1900000
	motorConfig.batterySavingTimer			= 5;
 8002fc6:	2505      	movs	r5, #5
	motorConfig.encoderInitDelay			= 1000;
 8002fc8:	f44f 777a 	mov.w	r7, #1000	; 0x3e8
	motorConfig.hallDirection				= 0;
 8002fcc:	2200      	movs	r2, #0
	motorConfig.initialRightTorqueSpeed		= 50;
 8002fce:	2132      	movs	r1, #50	; 0x32
	motorConfig.encoder_m_offset			= 0;
 8002fd0:	f04f 7680 	mov.w	r6, #16777216	; 0x1000000
	motorConfig.swapMotorAAndCPhase			= 0;
 8002fd4:	65dc      	str	r4, [r3, #92]	; 0x5c
	motorConfig.maxBatteryVoltage			= 540;
 8002fd6:	4c1d      	ldr	r4, [pc, #116]	; (800304c <tmcm_initMotorConfig+0x108>)
	motorConfig.batterySavingTimer			= 5;
 8002fd8:	f8a3 5064 	strh.w	r5, [r3, #100]	; 0x64
	motorConfig.maxBatteryVoltage			= 540;
 8002fdc:	661c      	str	r4, [r3, #96]	; 0x60
	motorConfig.positioningFlags			= 0;
	motorConfig.positionReachedDistance		= 50;
	motorConfig.positionReachedVelocity		= 500;
 8002fde:	f44f 75fa 	mov.w	r5, #500	; 0x1f4

	motorConfig.pidTorque_P_param			= 800;
	motorConfig.pidTorque_I_param			= 1000;
	motorConfig.pidVelocity_P_param			= 100;
 8002fe2:	f04f 1464 	mov.w	r4, #6553700	; 0x640064
	motorConfig.encoderInitDelay			= 1000;
 8002fe6:	f8a3 707e 	strh.w	r7, [r3, #126]	; 0x7e
	motorConfig.leftRightRatio				= 50;
 8002fea:	f8df c064 	ldr.w	ip, [pc, #100]	; 8003050 <tmcm_initMotorConfig+0x10c>
	motorConfig.currentRegulatorBandwidth	= 25;
 8002fee:	4f19      	ldr	r7, [pc, #100]	; (8003054 <tmcm_initMotorConfig+0x110>)
	motorConfig.hallDirection				= 0;
 8002ff0:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
	motorConfig.torque_8					= 0;
 8002ff4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	motorConfig.initialRightTorqueSpeed		= 50;
 8002ff8:	6219      	str	r1, [r3, #32]
	motorConfig.leftRightRatio				= 50;
 8002ffa:	f8c3 c024 	str.w	ip, [r3, #36]	; 0x24
	motorConfig.currentRegulatorBandwidth	= 25;
 8002ffe:	659f      	str	r7, [r3, #88]	; 0x58
	motorConfig.encoder_m_offset			= 0;
 8003000:	e9c3 0621 	strd	r0, r6, [r3, #132]	; 0x84
	motorConfig.encoderInitMode				= 0;
 8003004:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
	motorConfig.positioningFlags			= 0;
 8003008:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
	motorConfig.pidTorque_P_param			= 800;
 800300c:	4a12      	ldr	r2, [pc, #72]	; (8003058 <tmcm_initMotorConfig+0x114>)
	motorConfig.positionReachedDistance		= 50;
 800300e:	e9c3 5124 	strd	r5, r1, [r3, #144]	; 0x90
	motorConfig.pidVelocity_P_param			= 100;
 8003012:	e9c3 2426 	strd	r2, r4, [r3, #152]	; 0x98
	motorConfig.pidVelocity_I_param			= 100;

	// init ramp generator
	tmc_linearRamp_init(&rampGenerator);
}
 8003016:	bcf0      	pop	{r4, r5, r6, r7}
	tmc_linearRamp_init(&rampGenerator);
 8003018:	f103 00a0 	add.w	r0, r3, #160	; 0xa0
 800301c:	f005 bbbc 	b.w	8008798 <tmc_linearRamp_init>
 8003020:	20000090 	.word	0x20000090
 8003024:	83728372 	.word	0x83728372
 8003028:	00010020 	.word	0x00010020
 800302c:	08020258 	.word	0x08020258
 8003030:	000101f4 	.word	0x000101f4
 8003034:	00500032 	.word	0x00500032
 8003038:	00960064 	.word	0x00960064
 800303c:	00c800b4 	.word	0x00c800b4
 8003040:	010e00e6 	.word	0x010e00e6
 8003044:	19242b31 	.word	0x19242b31
 8003048:	02c80e08 	.word	0x02c80e08
 800304c:	01a4021c 	.word	0x01a4021c
 8003050:	4e203232 	.word	0x4e203232
 8003054:	00640019 	.word	0x00640019
 8003058:	03e80320 	.word	0x03e80320

0800305c <tmcm_initModuleSpecificIO>:

void tmcm_initModuleSpecificIO()
{
	GPIO_InitTypeDef GPIO_InitStructure;

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO, ENABLE);
 800305c:	2101      	movs	r1, #1
{
 800305e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	GPIOA->BRR = BIT10;		// EN_BACK_LIGHT off
	GPIOA->BRR = BIT9;		// EN_LED_GREEN off
	GPIOA->BRR = BIT8;		// EN_LED_RED off

	// inputs port A
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;
 8003062:	460c      	mov	r4, r1
{
 8003064:	b083      	sub	sp, #12
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO, ENABLE);
 8003066:	4608      	mov	r0, r1
 8003068:	f7fe fbcc 	bl	8001804 <RCC_APB2PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);
 800306c:	4621      	mov	r1, r4
 800306e:	2008      	movs	r0, #8
 8003070:	f7fe fbc8 	bl	8001804 <RCC_APB2PeriphClockCmd>
	GPIO_PinRemapConfig(GPIO_Remap_SWJ_JTAGDisable, ENABLE);
 8003074:	4621      	mov	r1, r4
 8003076:	4846      	ldr	r0, [pc, #280]	; (8003190 <tmcm_initModuleSpecificIO+0x134>)
 8003078:	f7fe f826 	bl	80010c8 <GPIO_PinRemapConfig>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA, ENABLE);
 800307c:	4621      	mov	r1, r4
 800307e:	2004      	movs	r0, #4
 8003080:	f7fe fbc0 	bl	8001804 <RCC_APB2PeriphClockCmd>
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8|GPIO_Pin_9|GPIO_Pin_10|GPIO_Pin_11|GPIO_Pin_12|GPIO_Pin_15;
 8003084:	f44f 411f 	mov.w	r1, #40704	; 0x9f00
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8003088:	f241 0b03 	movw	fp, #4099	; 0x1003
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 800308c:	f8df a104 	ldr.w	sl, [pc, #260]	; 8003194 <tmcm_initModuleSpecificIO+0x138>
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8|GPIO_Pin_9|GPIO_Pin_10|GPIO_Pin_11|GPIO_Pin_12|GPIO_Pin_15;
 8003090:	f8ad 1004 	strh.w	r1, [sp, #4]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8003094:	4650      	mov	r0, sl
 8003096:	a901      	add	r1, sp, #4
	GPIOA->BSRR = BIT15;	// EN_Power
 8003098:	f44f 4600 	mov.w	r6, #32768	; 0x8000
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800309c:	f8ad b006 	strh.w	fp, [sp, #6]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80030a0:	f7fd ff6c 	bl	8000f7c <GPIO_Init>
	GPIOA->BSRR = BIT12;	// CS_6200
 80030a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
	GPIOA->BRR = BIT11;		// EN_FRONT_LIGHT off
 80030a8:	f44f 6100 	mov.w	r1, #2048	; 0x800
	GPIOA->BSRR = BIT12;	// CS_6200
 80030ac:	f8ca 3010 	str.w	r3, [sl, #16]
	GPIOA->BRR = BIT10;		// EN_BACK_LIGHT off
 80030b0:	f44f 6280 	mov.w	r2, #1024	; 0x400
	GPIOA->BSRR = BIT15;	// EN_Power
 80030b4:	f8ca 6010 	str.w	r6, [sl, #16]
	GPIOA->BRR = BIT11;		// EN_FRONT_LIGHT off
 80030b8:	f8ca 1014 	str.w	r1, [sl, #20]
	GPIOA->BRR = BIT9;		// EN_LED_GREEN off
 80030bc:	f44f 7100 	mov.w	r1, #512	; 0x200
	GPIOA->BRR = BIT10;		// EN_BACK_LIGHT off
 80030c0:	f8ca 2014 	str.w	r2, [sl, #20]
	GPIOA->BRR = BIT9;		// EN_LED_GREEN off
 80030c4:	f8ca 1014 	str.w	r1, [sl, #20]
	GPIOA->BRR = BIT8;		// EN_LED_RED off
 80030c8:	f44f 7180 	mov.w	r1, #256	; 0x100
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80030cc:	f240 4503 	movw	r5, #1027	; 0x403
	GPIOA->BRR = BIT8;		// EN_LED_RED off
 80030d0:	f8ca 1014 	str.w	r1, [sl, #20]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80030d4:	4650      	mov	r0, sl
 80030d6:	a901      	add	r1, sp, #4

	// analog inputs port A
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_1 | GPIO_Pin_2 | GPIO_Pin_3 | GPIO_Pin_4;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80030d8:	f04f 0803 	mov.w	r8, #3
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;
 80030dc:	f8ad 4004 	strh.w	r4, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80030e0:	f8ad 5006 	strh.w	r5, [sp, #6]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80030e4:	f7fd ff4a 	bl	8000f7c <GPIO_Init>
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_1 | GPIO_Pin_2 | GPIO_Pin_3 | GPIO_Pin_4;
 80030e8:	231e      	movs	r3, #30
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80030ea:	4650      	mov	r0, sl
 80030ec:	a901      	add	r1, sp, #4
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_1 | GPIO_Pin_2 | GPIO_Pin_3 | GPIO_Pin_4;
 80030ee:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80030f2:	f8ad 8006 	strh.w	r8, [sp, #6]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80030f6:	f7fd ff41 	bl	8000f7c <GPIO_Init>

	// port B
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);
 80030fa:	4621      	mov	r1, r4
 80030fc:	2008      	movs	r0, #8
 80030fe:	f7fe fb81 	bl	8001804 <RCC_APB2PeriphClockCmd>

	// outputs port B
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3|GPIO_Pin_4|GPIO_Pin_10|GPIO_Pin_12;
 8003102:	f241 4318 	movw	r3, #5144	; 0x1418
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003106:	f8df 9090 	ldr.w	r9, [pc, #144]	; 8003198 <tmcm_initModuleSpecificIO+0x13c>
 800310a:	a901      	add	r1, sp, #4
 800310c:	4648      	mov	r0, r9
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3|GPIO_Pin_4|GPIO_Pin_10|GPIO_Pin_12;
 800310e:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8003112:	f8ad b006 	strh.w	fp, [sp, #6]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003116:	f7fd ff31 	bl	8000f7c <GPIO_Init>
	GPIOB->BSRR = GPIO_Pin_3;	// CS_4671
 800311a:	2308      	movs	r3, #8
	GPIOB->BSRR = GPIO_Pin_4;	// EN_4671
	GPIOB->BSRR = GPIO_Pin_10;	// CS_LIS2DH12
 800311c:	f44f 6280 	mov.w	r2, #1024	; 0x400
	GPIOB->BSRR = GPIO_Pin_3;	// CS_4671
 8003120:	f8c9 3010 	str.w	r3, [r9, #16]
	GPIOB->BSRR = GPIO_Pin_4;	// EN_4671
 8003124:	2710      	movs	r7, #16
	GPIOB->BSRR = GPIO_Pin_12;	// CS_EEPROM
 8003126:	f44f 5380 	mov.w	r3, #4096	; 0x1000
	GPIOB->BSRR = GPIO_Pin_4;	// EN_4671
 800312a:	f8c9 7010 	str.w	r7, [r9, #16]
	GPIOB->BSRR = GPIO_Pin_10;	// CS_LIS2DH12
 800312e:	f8c9 2010 	str.w	r2, [r9, #16]
	GPIOB->BSRR = GPIO_Pin_12;	// CS_EEPROM
 8003132:	f8c9 3010 	str.w	r3, [r9, #16]

	// inputs port B
	GPIO_InitStructure.GPIO_Pin =  GPIO_Pin_2;
 8003136:	2304      	movs	r3, #4
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003138:	4648      	mov	r0, r9
 800313a:	eb0d 0103 	add.w	r1, sp, r3
	GPIO_InitStructure.GPIO_Pin =  GPIO_Pin_2;
 800313e:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8003142:	f8ad 5006 	strh.w	r5, [sp, #6]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003146:	f7fd ff19 	bl	8000f7c <GPIO_Init>

	// analog inputs port B
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_1;
 800314a:	2302      	movs	r3, #2
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 800314c:	4648      	mov	r0, r9
 800314e:	a901      	add	r1, sp, #4
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_1;
 8003150:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8003154:	f8ad 8006 	strh.w	r8, [sp, #6]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003158:	f7fd ff10 	bl	8000f7c <GPIO_Init>

	// port C
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC, ENABLE);
 800315c:	4621      	mov	r1, r4
 800315e:	4638      	mov	r0, r7
 8003160:	f7fe fb50 	bl	8001804 <RCC_APB2PeriphClockCmd>

	// inputs port C without pull up
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_13|GPIO_Pin_14|GPIO_Pin_15;
 8003164:	f44f 4360 	mov.w	r3, #57344	; 0xe000
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8003168:	a901      	add	r1, sp, #4
 800316a:	480c      	ldr	r0, [pc, #48]	; (800319c <tmcm_initModuleSpecificIO+0x140>)
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_13|GPIO_Pin_14|GPIO_Pin_15;
 800316c:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8003170:	f8ad 5006 	strh.w	r5, [sp, #6]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8003174:	f7fd ff02 	bl	8000f7c <GPIO_Init>

	// port D
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOD, ENABLE);
 8003178:	4621      	mov	r1, r4
 800317a:	2020      	movs	r0, #32
 800317c:	f7fe fb42 	bl	8001804 <RCC_APB2PeriphClockCmd>
	GPIO_PinRemapConfig(GPIO_Remap_PD01, DISABLE);  // PD0 und PD1 bleiben Oszillatoranschlsse
 8003180:	2100      	movs	r1, #0
 8003182:	4630      	mov	r0, r6
 8003184:	f7fd ffa0 	bl	80010c8 <GPIO_PinRemapConfig>
}
 8003188:	b003      	add	sp, #12
 800318a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800318e:	bf00      	nop
 8003190:	00300200 	.word	0x00300200
 8003194:	40010800 	.word	0x40010800
 8003198:	40010c00 	.word	0x40010c00
 800319c:	40011000 	.word	0x40011000

080031a0 <tmcm_interruptConfig>:

void tmcm_interruptConfig()
{
 80031a0:	b508      	push	{r3, lr}
	//clear Standby flag
	if(PWR_GetFlagStatus(PWR_FLAG_SB))
 80031a2:	2002      	movs	r0, #2
 80031a4:	f7fe f9de 	bl	8001564 <PWR_GetFlagStatus>
 80031a8:	b920      	cbnz	r0, 80031b4 <tmcm_interruptConfig+0x14>

	//clear WKUP flag
//	PWR_WakeUpPinCmd(DISABLE);
	PWR_ClearFlag(PWR_FLAG_WU);
//	PWR_WakeUpPinCmd(ENABLE);
}
 80031aa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	PWR_ClearFlag(PWR_FLAG_WU);
 80031ae:	2001      	movs	r0, #1
 80031b0:	f7fe b9e2 	b.w	8001578 <PWR_ClearFlag>
		PWR_ClearFlag(PWR_FLAG_SB);
 80031b4:	2002      	movs	r0, #2
 80031b6:	f7fe f9df 	bl	8001578 <PWR_ClearFlag>
}
 80031ba:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	PWR_ClearFlag(PWR_FLAG_WU);
 80031be:	2001      	movs	r0, #1
 80031c0:	f7fe b9da 	b.w	8001578 <PWR_ClearFlag>

080031c4 <tmcm_enableStandbyMode>:
 80031c4:	4770      	bx	lr
 80031c6:	bf00      	nop

080031c8 <tmcm_updateConfig>:
//	PWR_WakeUpPinCmd(ENABLE);
//	PWR_EnterSTANDBYMode();
}

void tmcm_updateConfig()
{
 80031c8:	b510      	push	{r4, lr}
	// === configure linear ramp generator
	rampGenerator.maxVelocity  = motorConfig.maxPositioningSpeed;
 80031ca:	4c84      	ldr	r4, [pc, #528]	; (80033dc <tmcm_updateConfig+0x214>)
	rampGenerator.acceleration = motorConfig.acceleration;
	rampGenerator.rampEnabled  = motorConfig.useVelocityRamp;

	// let weasel and dragon some time to start-up
	wait(200);
 80031cc:	20c8      	movs	r0, #200	; 0xc8
	rampGenerator.acceleration = motorConfig.acceleration;
 80031ce:	e9d4 121a 	ldrd	r1, r2, [r4, #104]	; 0x68
	rampGenerator.rampEnabled  = motorConfig.useVelocityRamp;
 80031d2:	f894 308b 	ldrb.w	r3, [r4, #139]	; 0x8b
	rampGenerator.maxVelocity  = motorConfig.maxPositioningSpeed;
 80031d6:	f8c4 10a0 	str.w	r1, [r4, #160]	; 0xa0
	rampGenerator.rampEnabled  = motorConfig.useVelocityRamp;
 80031da:	f884 30c4 	strb.w	r3, [r4, #196]	; 0xc4
	rampGenerator.acceleration = motorConfig.acceleration;
 80031de:	f8c4 20b4 	str.w	r2, [r4, #180]	; 0xb4
	wait(200);
 80031e2:	f001 fb35 	bl	8004850 <wait>

	// === configure TMC6200 ===
	tmc6200_writeInt(DEFAULT_DRV, TMC6200_GCONF, 0);	// normal pwm control
 80031e6:	2200      	movs	r2, #0
 80031e8:	2001      	movs	r0, #1
 80031ea:	4611      	mov	r1, r2
 80031ec:	f006 f850 	bl	8009290 <tmc6200_writeInt>
	tmc6200_writeInt(DEFAULT_DRV, TMC6200_DRV_CONF, 0);	// BBM_OFF and DRVSTRENGTH to weak
 80031f0:	2200      	movs	r2, #0
 80031f2:	210a      	movs	r1, #10
 80031f4:	2001      	movs	r0, #1
 80031f6:	f006 f84b 	bl	8009290 <tmc6200_writeInt>
	TMC6200_FIELD_UPDATE(DEFAULT_DRV, TMC6200_SHORT_CONF, TMC6200_DISABLE_S2G_MASK, TMC6200_DISABLE_S2G_SHIFT, 1);
 80031fa:	2109      	movs	r1, #9
 80031fc:	2001      	movs	r0, #1
 80031fe:	f006 f821 	bl	8009244 <tmc6200_readInt>
 8003202:	4602      	mov	r2, r0
 8003204:	2109      	movs	r1, #9
 8003206:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 800320a:	2001      	movs	r0, #1
 800320c:	f006 f840 	bl	8009290 <tmc6200_writeInt>
	TMC6200_FIELD_UPDATE(DEFAULT_DRV, TMC6200_SHORT_CONF, TMC6200_DISABLE_S2VS_MASK, TMC6200_DISABLE_S2VS_SHIFT, 1);
 8003210:	2109      	movs	r1, #9
 8003212:	2001      	movs	r0, #1
 8003214:	f006 f816 	bl	8009244 <tmc6200_readInt>
 8003218:	4602      	mov	r2, r0
 800321a:	2109      	movs	r1, #9
 800321c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003220:	2001      	movs	r0, #1
 8003222:	f006 f835 	bl	8009290 <tmc6200_writeInt>

	// === configure TMC4671 ===

	// dummy readout
	tmc4671_readInt(DEFAULT_MC, TMC4671_MOTOR_TYPE_N_POLE_PAIRS);
 8003226:	211b      	movs	r1, #27
 8003228:	2000      	movs	r0, #0
 800322a:	f005 fba3 	bl	8008974 <tmc4671_readInt>

	// motor type &  PWM configuration
	tmc4671_writeInt(DEFAULT_MC, TMC4671_MOTOR_TYPE_N_POLE_PAIRS, 0x00030000 | motorConfig.polePairs);
 800322e:	f894 204c 	ldrb.w	r2, [r4, #76]	; 0x4c
 8003232:	211b      	movs	r1, #27
 8003234:	2000      	movs	r0, #0
 8003236:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 800323a:	f005 fbc1 	bl	80089c0 <tmc4671_writeInt>
	tmc4671_writeInt(DEFAULT_MC, TMC4671_PWM_POLARITIES, 0x00000000);
 800323e:	2200      	movs	r2, #0
 8003240:	2117      	movs	r1, #23
 8003242:	4610      	mov	r0, r2
 8003244:	f005 fbbc 	bl	80089c0 <tmc4671_writeInt>
	tmc4671_writeInt(DEFAULT_MC, TMC4671_PWM_MAXCNT, 0x00000F9F);
 8003248:	f640 729f 	movw	r2, #3999	; 0xf9f
 800324c:	2118      	movs	r1, #24
 800324e:	2000      	movs	r0, #0
 8003250:	f005 fbb6 	bl	80089c0 <tmc4671_writeInt>
	tmc4671_writeInt(DEFAULT_MC, TMC4671_PWM_BBM_H_BBM_L, 0x00001919);
 8003254:	f641 1219 	movw	r2, #6425	; 0x1919
 8003258:	2119      	movs	r1, #25
 800325a:	2000      	movs	r0, #0
 800325c:	f005 fbb0 	bl	80089c0 <tmc4671_writeInt>
	tmc4671_writeInt(DEFAULT_MC, TMC4671_PWM_SV_CHOP, 0x00000007);
 8003260:	2207      	movs	r2, #7
 8003262:	211a      	movs	r1, #26
 8003264:	2000      	movs	r0, #0
 8003266:	f005 fbab 	bl	80089c0 <tmc4671_writeInt>

	// ADC configuration
	tmc4671_writeInt(0, TMC4671_ADC_I_SELECT, 0x12000100);
 800326a:	210a      	movs	r1, #10
 800326c:	2000      	movs	r0, #0
 800326e:	4a5c      	ldr	r2, [pc, #368]	; (80033e0 <tmcm_updateConfig+0x218>)
 8003270:	f005 fba6 	bl	80089c0 <tmc4671_writeInt>
	tmc4671_writeInt(0, TMC4671_dsADC_MCFG_B_MCFG_A, 0x00100010);
 8003274:	f04f 1210 	mov.w	r2, #1048592	; 0x100010
 8003278:	2104      	movs	r1, #4
 800327a:	2000      	movs	r0, #0
 800327c:	f005 fba0 	bl	80089c0 <tmc4671_writeInt>
	tmc4671_writeInt(0, TMC4671_dsADC_MCLK_A, 0x10000000);
 8003280:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003284:	2105      	movs	r1, #5
 8003286:	2000      	movs	r0, #0
 8003288:	f005 fb9a 	bl	80089c0 <tmc4671_writeInt>
	tmc4671_writeInt(0, TMC4671_dsADC_MCLK_B, 0x00000000);
 800328c:	2200      	movs	r2, #0
 800328e:	2106      	movs	r1, #6
 8003290:	4610      	mov	r0, r2
 8003292:	f005 fb95 	bl	80089c0 <tmc4671_writeInt>
	tmc4671_writeInt(0, TMC4671_dsADC_MDEC_B_MDEC_A, 0x03FF03FF); //0x014E014E);
 8003296:	f06f 22fc 	mvn.w	r2, #4227922944	; 0xfc00fc00
 800329a:	2107      	movs	r1, #7
 800329c:	2000      	movs	r0, #0
 800329e:	f005 fb8f 	bl	80089c0 <tmc4671_writeInt>
	tmc4671_writeInt(DEFAULT_MC, TMC4671_ADC_I0_SCALE_OFFSET, 0x00FF0000 | motorConfig.adc_I0_offset);
 80032a2:	f8b4 2074 	ldrh.w	r2, [r4, #116]	; 0x74
 80032a6:	2109      	movs	r1, #9
 80032a8:	2000      	movs	r0, #0
 80032aa:	f442 027f 	orr.w	r2, r2, #16711680	; 0xff0000
 80032ae:	f005 fb87 	bl	80089c0 <tmc4671_writeInt>
	tmc4671_writeInt(DEFAULT_MC, TMC4671_ADC_I1_SCALE_OFFSET, 0x00FF0000 | motorConfig.adc_I1_offset);
 80032b2:	f8b4 2076 	ldrh.w	r2, [r4, #118]	; 0x76
 80032b6:	2108      	movs	r1, #8
 80032b8:	f442 027f 	orr.w	r2, r2, #16711680	; 0xff0000
 80032bc:	2000      	movs	r0, #0
 80032be:	f005 fb7f 	bl	80089c0 <tmc4671_writeInt>

	// digital hall settings
	TMC4671_FIELD_UPDATE(0, TMC4671_HALL_MODE, TMC4671_HALL_DIRECTION_MASK, TMC4671_HALL_DIRECTION_SHIFT, motorConfig.hallDirection);
 80032c2:	2133      	movs	r1, #51	; 0x33
 80032c4:	2000      	movs	r0, #0
 80032c6:	f005 fb55 	bl	8008974 <tmc4671_readInt>
 80032ca:	4603      	mov	r3, r0
 80032cc:	f894 2056 	ldrb.w	r2, [r4, #86]	; 0x56
 80032d0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80032d4:	ea43 3202 	orr.w	r2, r3, r2, lsl #12
 80032d8:	2133      	movs	r1, #51	; 0x33
 80032da:	2000      	movs	r0, #0
 80032dc:	f005 fb70 	bl	80089c0 <tmc4671_writeInt>
	TMC4671_FIELD_UPDATE(0, TMC4671_HALL_MODE, TMC4671_HALL_INTERPOLATION_MASK, TMC4671_HALL_INTERPOLATION_SHIFT, motorConfig.hallInterpolation);
 80032e0:	2133      	movs	r1, #51	; 0x33
 80032e2:	2000      	movs	r0, #0
 80032e4:	f005 fb46 	bl	8008974 <tmc4671_readInt>
 80032e8:	4603      	mov	r3, r0
 80032ea:	f894 2055 	ldrb.w	r2, [r4, #85]	; 0x55
 80032ee:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80032f2:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
 80032f6:	2133      	movs	r1, #51	; 0x33
 80032f8:	2000      	movs	r0, #0
 80032fa:	f005 fb61 	bl	80089c0 <tmc4671_writeInt>
	TMC4671_FIELD_UPDATE(0, TMC4671_HALL_MODE, TMC4671_HALL_POLARITY_MASK, TMC4671_HALL_POLARITY_SHIFT, motorConfig.hallPolarity);
 80032fe:	2133      	movs	r1, #51	; 0x33
 8003300:	2000      	movs	r0, #0
 8003302:	f005 fb37 	bl	8008974 <tmc4671_readInt>
 8003306:	4603      	mov	r3, r0
 8003308:	f894 2054 	ldrb.w	r2, [r4, #84]	; 0x54
 800330c:	f023 0301 	bic.w	r3, r3, #1
 8003310:	431a      	orrs	r2, r3
 8003312:	2133      	movs	r1, #51	; 0x33
 8003314:	2000      	movs	r0, #0
 8003316:	f005 fb53 	bl	80089c0 <tmc4671_writeInt>
	TMC4671_FIELD_UPDATE(0, TMC4671_HALL_PHI_E_PHI_M_OFFSET, TMC4671_HALL_PHI_E_OFFSET_MASK, TMC4671_HALL_PHI_E_OFFSET_SHIFT, motorConfig.hallOffset);
 800331a:	2137      	movs	r1, #55	; 0x37
 800331c:	2000      	movs	r0, #0
 800331e:	f005 fb29 	bl	8008974 <tmc4671_readInt>
 8003322:	4603      	mov	r3, r0
 8003324:	f9b4 2052 	ldrsh.w	r2, [r4, #82]	; 0x52
 8003328:	b29b      	uxth	r3, r3
 800332a:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 800332e:	2137      	movs	r1, #55	; 0x37
 8003330:	2000      	movs	r0, #0
 8003332:	f005 fb45 	bl	80089c0 <tmc4671_writeInt>

	// PI configuration
	tmc4671_setTorqueFluxPI(DEFAULT_MC, motorConfig.pidTorque_P_param, motorConfig.pidTorque_I_param);
 8003336:	f8b4 209a 	ldrh.w	r2, [r4, #154]	; 0x9a
 800333a:	f8b4 1098 	ldrh.w	r1, [r4, #152]	; 0x98
 800333e:	2000      	movs	r0, #0
 8003340:	f005 ff42 	bl	80091c8 <tmc4671_setTorqueFluxPI>
	tmc4671_setVelocityPI(DEFAULT_MC, motorConfig.pidVelocity_P_param, motorConfig.pidVelocity_I_param);
 8003344:	f8b4 209e 	ldrh.w	r2, [r4, #158]	; 0x9e
 8003348:	f8b4 109c 	ldrh.w	r1, [r4, #156]	; 0x9c
 800334c:	2000      	movs	r0, #0
 800334e:	f005 ff4b 	bl	80091e8 <tmc4671_setVelocityPI>
	tmc4671_setPositionPI(DEFAULT_MC, 0, 0);
 8003352:	2200      	movs	r2, #0
 8003354:	4611      	mov	r1, r2
 8003356:	4610      	mov	r0, r2
 8003358:	f005 ff4c 	bl	80091f4 <tmc4671_setPositionPI>

	// limit configuration
	tmc4671_writeInt(DEFAULT_MC, TMC4671_PID_VELOCITY_LIMIT, motorConfig.maxPositioningSpeed);
 800335c:	6ea2      	ldr	r2, [r4, #104]	; 0x68
 800335e:	2160      	movs	r1, #96	; 0x60
 8003360:	2000      	movs	r0, #0
 8003362:	f005 fb2d 	bl	80089c0 <tmc4671_writeInt>
	tmc4671_writeInt(DEFAULT_MC, TMC4671_OPENLOOP_ACCELERATION, motorConfig.acceleration);
 8003366:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8003368:	2120      	movs	r1, #32
 800336a:	2000      	movs	r0, #0
 800336c:	f005 fb28 	bl	80089c0 <tmc4671_writeInt>
	tmc4671_writeInt(DEFAULT_MC, TMC4671_PIDOUT_UQ_UD_LIMITS, 0x7FFF);
 8003370:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8003374:	215d      	movs	r1, #93	; 0x5d
 8003376:	2000      	movs	r0, #0
 8003378:	f005 fb22 	bl	80089c0 <tmc4671_writeInt>
	tmc4671_writeInt(DEFAULT_MC, TMC4671_PID_TORQUE_FLUX_TARGET_DDT_LIMITS, 0x1);
 800337c:	2201      	movs	r2, #1
 800337e:	215c      	movs	r1, #92	; 0x5c
 8003380:	2000      	movs	r0, #0
 8003382:	f005 fb1d 	bl	80089c0 <tmc4671_writeInt>
	tmc4671_setTorqueFluxLimit_mA(DEFAULT_MC, motorConfig.dualShuntFactor, motorConfig.maximumCurrent);
 8003386:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8003388:	f8b4 1078 	ldrh.w	r1, [r4, #120]	; 0x78
 800338c:	2000      	movs	r0, #0
 800338e:	f005 fca9 	bl	8008ce4 <tmc4671_setTorqueFluxLimit_mA>

	// reset target values
	tmc4671_writeInt(DEFAULT_MC, TMC4671_UQ_UD_EXT, 0);
 8003392:	2200      	movs	r2, #0
 8003394:	2124      	movs	r1, #36	; 0x24
 8003396:	4610      	mov	r0, r2
 8003398:	f005 fb12 	bl	80089c0 <tmc4671_writeInt>
	tmc4671_writeInt(DEFAULT_MC, TMC4671_PIDIN_VELOCITY_TARGET, 0);
 800339c:	2200      	movs	r2, #0
 800339e:	214b      	movs	r1, #75	; 0x4b
 80033a0:	4610      	mov	r0, r2
 80033a2:	f005 fb0d 	bl	80089c0 <tmc4671_writeInt>
	tmc4671_writeInt(DEFAULT_MC, TMC4671_OPENLOOP_VELOCITY_TARGET, 0);
 80033a6:	2200      	movs	r2, #0
 80033a8:	2121      	movs	r1, #33	; 0x21
 80033aa:	4610      	mov	r0, r2
 80033ac:	f005 fb08 	bl	80089c0 <tmc4671_writeInt>
	tmc4671_writeInt(DEFAULT_MC, TMC4671_PIDIN_POSITION_TARGET, 0);
 80033b0:	2200      	movs	r2, #0
 80033b2:	214c      	movs	r1, #76	; 0x4c
 80033b4:	4610      	mov	r0, r2
 80033b6:	f005 fb03 	bl	80089c0 <tmc4671_writeInt>
	tmc4671_writeInt(DEFAULT_MC, TMC4671_PIDIN_TORQUE_TARGET_FLUX_TARGET, 0);
 80033ba:	2200      	movs	r2, #0
 80033bc:	214a      	movs	r1, #74	; 0x4a
 80033be:	4610      	mov	r0, r2
 80033c0:	f005 fafe 	bl	80089c0 <tmc4671_writeInt>

	bldc_switchToMotionMode(STOP_MODE);
 80033c4:	f44f 7080 	mov.w	r0, #256	; 0x100
 80033c8:	f003 fbfa 	bl	8006bc0 <bldc_switchToMotionMode>
	tmc4671_writeInt(DEFAULT_MC, TMC4671_PWM_SV_CHOP, 0x00000007);
}
 80033cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	tmc4671_writeInt(DEFAULT_MC, TMC4671_PWM_SV_CHOP, 0x00000007);
 80033d0:	2207      	movs	r2, #7
 80033d2:	211a      	movs	r1, #26
 80033d4:	2000      	movs	r0, #0
 80033d6:	f005 baf3 	b.w	80089c0 <tmc4671_writeInt>
 80033da:	bf00      	nop
 80033dc:	20000090 	.word	0x20000090
 80033e0:	12000100 	.word	0x12000100

080033e4 <tmcm_initModuleSpecificADC>:

void tmcm_initModuleSpecificADC()
{
	// enable clock for ADC and DMA
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_DMA1, ENABLE);
 80033e4:	2101      	movs	r1, #1
{
 80033e6:	b570      	push	{r4, r5, r6, lr}
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_DMA1, ENABLE);
 80033e8:	4608      	mov	r0, r1
{
 80033ea:	b090      	sub	sp, #64	; 0x40
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_DMA1, ENABLE);
 80033ec:	f7fe f9fe 	bl	80017ec <RCC_AHBPeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);
 80033f0:	2101      	movs	r1, #1
 80033f2:	f44f 7000 	mov.w	r0, #512	; 0x200
 80033f6:	f7fe fa05 	bl	8001804 <RCC_APB2PeriphClockCmd>

	// DMA configuration
	DMA_InitTypeDef DMAInit;
	DMA_DeInit(DMA1_Channel1);
 80033fa:	483d      	ldr	r0, [pc, #244]	; (80034f0 <tmcm_initModuleSpecificADC+0x10c>)
 80033fc:	f7fd fc48 	bl	8000c90 <DMA_DeInit>
	DMAInit.DMA_PeripheralBaseAddr = ADC1_DR_Address;
	DMAInit.DMA_MemoryBaseAddr = (u32)ADC1Value;
	DMAInit.DMA_DIR = DMA_DIR_PeripheralSRC;
	DMAInit.DMA_BufferSize = ADC1_CHANNELS;
	DMAInit.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
	DMAInit.DMA_MemoryInc = DMA_MemoryInc_Enable;
 8003400:	2280      	movs	r2, #128	; 0x80
	DMAInit.DMA_PeripheralDataSize = DMA_PeripheralDataSize_HalfWord;
 8003402:	f44f 7180 	mov.w	r1, #256	; 0x100
	DMAInit.DMA_MemoryDataSize = DMA_MemoryDataSize_HalfWord;
 8003406:	f44f 6380 	mov.w	r3, #1024	; 0x400
	DMAInit.DMA_DIR = DMA_DIR_PeripheralSRC;
 800340a:	2400      	movs	r4, #0
	DMAInit.DMA_BufferSize = ADC1_CHANNELS;
 800340c:	2506      	movs	r5, #6
	DMAInit.DMA_MemoryDataSize = DMA_MemoryDataSize_HalfWord;
 800340e:	e9cd 130b 	strd	r1, r3, [sp, #44]	; 0x2c
	DMAInit.DMA_MemoryInc = DMA_MemoryInc_Enable;
 8003412:	920a      	str	r2, [sp, #40]	; 0x28
	DMAInit.DMA_Mode = DMA_Mode_Circular;
	DMAInit.DMA_Priority = DMA_Priority_High;
 8003414:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	DMAInit.DMA_Mode = DMA_Mode_Circular;
 8003418:	2220      	movs	r2, #32
	DMAInit.DMA_PeripheralBaseAddr = ADC1_DR_Address;
 800341a:	4836      	ldr	r0, [pc, #216]	; (80034f4 <tmcm_initModuleSpecificADC+0x110>)
	DMAInit.DMA_MemoryBaseAddr = (u32)ADC1Value;
 800341c:	4e36      	ldr	r6, [pc, #216]	; (80034f8 <tmcm_initModuleSpecificADC+0x114>)
	DMAInit.DMA_PeripheralBaseAddr = ADC1_DR_Address;
 800341e:	9005      	str	r0, [sp, #20]
	DMAInit.DMA_M2M = DMA_M2M_Disable;
	DMA_Init(DMA1_Channel1, &DMAInit);
 8003420:	f500 405b 	add.w	r0, r0, #56064	; 0xdb00
 8003424:	30bc      	adds	r0, #188	; 0xbc
 8003426:	a905      	add	r1, sp, #20
	DMAInit.DMA_Priority = DMA_Priority_High;
 8003428:	e9cd 230d 	strd	r2, r3, [sp, #52]	; 0x34
	DMAInit.DMA_BufferSize = ADC1_CHANNELS;
 800342c:	e9cd 4507 	strd	r4, r5, [sp, #28]
	DMAInit.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8003430:	9409      	str	r4, [sp, #36]	; 0x24
	DMAInit.DMA_M2M = DMA_M2M_Disable;
 8003432:	940f      	str	r4, [sp, #60]	; 0x3c
	DMAInit.DMA_MemoryBaseAddr = (u32)ADC1Value;
 8003434:	9606      	str	r6, [sp, #24]
	DMA_Init(DMA1_Channel1, &DMAInit);
 8003436:	f7fd fcb5 	bl	8000da4 <DMA_Init>

	// enable DMA
	DMA_Cmd(DMA1_Channel1, ENABLE);
 800343a:	2101      	movs	r1, #1
 800343c:	482c      	ldr	r0, [pc, #176]	; (80034f0 <tmcm_initModuleSpecificADC+0x10c>)
 800343e:	f7fd fcdf 	bl	8000e00 <DMA_Cmd>

	// ADC configuration
	ADC_InitTypeDef ADCInit;
	ADCInit.ADC_Mode = ADC_Mode_Independent;
	ADCInit.ADC_ScanConvMode = ENABLE;
 8003442:	f240 1201 	movw	r2, #257	; 0x101
	ADCInit.ADC_ContinuousConvMode = ENABLE;
	ADCInit.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
 8003446:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
	ADCInit.ADC_DataAlign = ADC_DataAlign_Right;
	ADCInit.ADC_NbrOfChannel = ADC1_CHANNELS;
	ADC_Init(ADC1, &ADCInit);
 800344a:	4669      	mov	r1, sp
 800344c:	482b      	ldr	r0, [pc, #172]	; (80034fc <tmcm_initModuleSpecificADC+0x118>)
	ADCInit.ADC_ScanConvMode = ENABLE;
 800344e:	f8ad 2004 	strh.w	r2, [sp, #4]
	ADCInit.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
 8003452:	9302      	str	r3, [sp, #8]
	ADCInit.ADC_Mode = ADC_Mode_Independent;
 8003454:	9400      	str	r4, [sp, #0]
	ADCInit.ADC_DataAlign = ADC_DataAlign_Right;
 8003456:	9403      	str	r4, [sp, #12]
	ADCInit.ADC_NbrOfChannel = ADC1_CHANNELS;
 8003458:	f88d 5010 	strb.w	r5, [sp, #16]
	ADC_Init(ADC1, &ADCInit);
 800345c:	f7fd fa8c 	bl	8000978 <ADC_Init>

	ADC_RegularChannelConfig(ADC1, ADC_Channel_1, 1, ADC_SampleTime_28Cycles5);
 8003460:	2201      	movs	r2, #1
 8003462:	2303      	movs	r3, #3
 8003464:	4611      	mov	r1, r2
 8003466:	4825      	ldr	r0, [pc, #148]	; (80034fc <tmcm_initModuleSpecificADC+0x118>)
 8003468:	f7fd fb06 	bl	8000a78 <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC1, ADC_Channel_9, 2, ADC_SampleTime_28Cycles5);
 800346c:	2303      	movs	r3, #3
 800346e:	2202      	movs	r2, #2
 8003470:	2109      	movs	r1, #9
 8003472:	4822      	ldr	r0, [pc, #136]	; (80034fc <tmcm_initModuleSpecificADC+0x118>)
 8003474:	f7fd fb00 	bl	8000a78 <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC1, ADC_Channel_2, 3, ADC_SampleTime_28Cycles5);
 8003478:	2303      	movs	r3, #3
 800347a:	2102      	movs	r1, #2
 800347c:	461a      	mov	r2, r3
 800347e:	481f      	ldr	r0, [pc, #124]	; (80034fc <tmcm_initModuleSpecificADC+0x118>)
 8003480:	f7fd fafa 	bl	8000a78 <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC1, ADC_Channel_3, 4, ADC_SampleTime_28Cycles5);
 8003484:	2303      	movs	r3, #3
 8003486:	2204      	movs	r2, #4
 8003488:	4619      	mov	r1, r3
 800348a:	481c      	ldr	r0, [pc, #112]	; (80034fc <tmcm_initModuleSpecificADC+0x118>)
 800348c:	f7fd faf4 	bl	8000a78 <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC1, ADC_Channel_4, 5, ADC_SampleTime_28Cycles5);
 8003490:	2303      	movs	r3, #3
 8003492:	2205      	movs	r2, #5
 8003494:	2104      	movs	r1, #4
 8003496:	4819      	ldr	r0, [pc, #100]	; (80034fc <tmcm_initModuleSpecificADC+0x118>)
 8003498:	f7fd faee 	bl	8000a78 <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC1, ADC_Channel_8, 6, ADC_SampleTime_28Cycles5);
 800349c:	2303      	movs	r3, #3
 800349e:	2108      	movs	r1, #8
 80034a0:	462a      	mov	r2, r5
 80034a2:	4816      	ldr	r0, [pc, #88]	; (80034fc <tmcm_initModuleSpecificADC+0x118>)
 80034a4:	f7fd fae8 	bl	8000a78 <ADC_RegularChannelConfig>

	ADC_ITConfig(ADC1, ADC_IT_EOC|ADC_IT_AWD|ADC_IT_JEOC, DISABLE);
 80034a8:	4622      	mov	r2, r4
 80034aa:	f44f 61fc 	mov.w	r1, #2016	; 0x7e0
 80034ae:	4813      	ldr	r0, [pc, #76]	; (80034fc <tmcm_initModuleSpecificADC+0x118>)
 80034b0:	f7fd faa4 	bl	80009fc <ADC_ITConfig>

	// enable ADC-DMA
	ADC_DMACmd(ADC1, ENABLE);
 80034b4:	2101      	movs	r1, #1
 80034b6:	4811      	ldr	r0, [pc, #68]	; (80034fc <tmcm_initModuleSpecificADC+0x118>)
 80034b8:	f7fd fa96 	bl	80009e8 <ADC_DMACmd>

	// enable ADC1
	ADC_Cmd(ADC1, ENABLE);
 80034bc:	480f      	ldr	r0, [pc, #60]	; (80034fc <tmcm_initModuleSpecificADC+0x118>)
 80034be:	2101      	movs	r1, #1
 80034c0:	f7fd fa88 	bl	80009d4 <ADC_Cmd>

	// calibrate ADC1 automatically
	ADC_ResetCalibration(ADC1);
 80034c4:	480d      	ldr	r0, [pc, #52]	; (80034fc <tmcm_initModuleSpecificADC+0x118>)
 80034c6:	f7fd faa3 	bl	8000a10 <ADC_ResetCalibration>
	while(ADC_GetResetCalibrationStatus(ADC1));
 80034ca:	480c      	ldr	r0, [pc, #48]	; (80034fc <tmcm_initModuleSpecificADC+0x118>)
 80034cc:	f7fd faa6 	bl	8000a1c <ADC_GetResetCalibrationStatus>
 80034d0:	2800      	cmp	r0, #0
 80034d2:	d1fa      	bne.n	80034ca <tmcm_initModuleSpecificADC+0xe6>

	ADC_StartCalibration(ADC1);
 80034d4:	4809      	ldr	r0, [pc, #36]	; (80034fc <tmcm_initModuleSpecificADC+0x118>)
 80034d6:	f7fd faa5 	bl	8000a24 <ADC_StartCalibration>
	while(ADC_GetCalibrationStatus(ADC1));
 80034da:	4808      	ldr	r0, [pc, #32]	; (80034fc <tmcm_initModuleSpecificADC+0x118>)
 80034dc:	f7fd faa8 	bl	8000a30 <ADC_GetCalibrationStatus>
 80034e0:	2800      	cmp	r0, #0
 80034e2:	d1fa      	bne.n	80034da <tmcm_initModuleSpecificADC+0xf6>

	// start current measurement
	ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 80034e4:	2101      	movs	r1, #1
 80034e6:	4805      	ldr	r0, [pc, #20]	; (80034fc <tmcm_initModuleSpecificADC+0x118>)
 80034e8:	f7fd faa6 	bl	8000a38 <ADC_SoftwareStartConvCmd>
}
 80034ec:	b010      	add	sp, #64	; 0x40
 80034ee:	bd70      	pop	{r4, r5, r6, pc}
 80034f0:	40020008 	.word	0x40020008
 80034f4:	4001244c 	.word	0x4001244c
 80034f8:	20000158 	.word	0x20000158
 80034fc:	40012400 	.word	0x40012400

08003500 <tmcm_setUartToSendMode>:

// UART configuration
void tmcm_setUartToSendMode() {}
 8003500:	4770      	bx	lr
 8003502:	bf00      	nop

08003504 <tmcm_setUartToReceiveMode>:
 8003504:	4770      	bx	lr
 8003506:	bf00      	nop

08003508 <tmcm_isUartSending>:
void tmcm_setUartToReceiveMode() {}
u8 tmcm_isUartSending()
{
	return false;
}
 8003508:	2000      	movs	r0, #0
 800350a:	4770      	bx	lr

0800350c <tmcm_enableCsMem>:

void tmcm_enableCsMem()
{
	GPIOB->BRR = BIT12;
 800350c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003510:	4b01      	ldr	r3, [pc, #4]	; (8003518 <tmcm_enableCsMem+0xc>)
 8003512:	615a      	str	r2, [r3, #20]
}
 8003514:	4770      	bx	lr
 8003516:	bf00      	nop
 8003518:	40010c00 	.word	0x40010c00

0800351c <tmcm_disableCsMem>:

void tmcm_disableCsMem()
{
	GPIOB->BSRR = BIT12;
 800351c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003520:	4b01      	ldr	r3, [pc, #4]	; (8003528 <tmcm_disableCsMem+0xc>)
 8003522:	611a      	str	r2, [r3, #16]
}
 8003524:	4770      	bx	lr
 8003526:	bf00      	nop
 8003528:	40010c00 	.word	0x40010c00

0800352c <tmcm_clearModuleSpecificIOPin>:

void tmcm_clearModuleSpecificIOPin(u8 pin)
{
 800352c:	b508      	push	{r3, lr}
	switch(pin)
 800352e:	2804      	cmp	r0, #4
 8003530:	d808      	bhi.n	8003544 <tmcm_clearModuleSpecificIOPin+0x18>
 8003532:	e8df f000 	tbb	[pc, r0]
 8003536:	1008      	.short	0x1008
 8003538:	1a15      	.short	0x1a15
 800353a:	03          	.byte	0x03
 800353b:	00          	.byte	0x00
			break;
		case 3:
			GPIOA->BRR = BIT9; 		// clear EN_LED_GREEN
			break;
		case 4:
			GPIOA->BRR = BIT8; 		// clear EN_LED_RED
 800353c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003540:	4b0c      	ldr	r3, [pc, #48]	; (8003574 <tmcm_clearModuleSpecificIOPin+0x48>)
 8003542:	615a      	str	r2, [r3, #20]
			break;
	}
}
 8003544:	bd08      	pop	{r3, pc}
		wait(150);
	}
}
void tmcm_disableDriver()
{
	bldc_switchToMotionMode(STOP_MODE);
 8003546:	f44f 7080 	mov.w	r0, #256	; 0x100
 800354a:	f003 fb39 	bl	8006bc0 <bldc_switchToMotionMode>
	GPIOB->BRR = BIT4; 		// disable WEASEL
 800354e:	2210      	movs	r2, #16
 8003550:	4b09      	ldr	r3, [pc, #36]	; (8003578 <tmcm_clearModuleSpecificIOPin+0x4c>)
 8003552:	615a      	str	r2, [r3, #20]
}
 8003554:	bd08      	pop	{r3, pc}
			GPIOA->BRR = BIT11; 	// clear EN_FRONT_LIGHT
 8003556:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800355a:	4b06      	ldr	r3, [pc, #24]	; (8003574 <tmcm_clearModuleSpecificIOPin+0x48>)
 800355c:	615a      	str	r2, [r3, #20]
}
 800355e:	bd08      	pop	{r3, pc}
			GPIOA->BRR = BIT10; 	// clear EN_BACK_LIGHT
 8003560:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003564:	4b03      	ldr	r3, [pc, #12]	; (8003574 <tmcm_clearModuleSpecificIOPin+0x48>)
 8003566:	615a      	str	r2, [r3, #20]
}
 8003568:	bd08      	pop	{r3, pc}
			GPIOA->BRR = BIT9; 		// clear EN_LED_GREEN
 800356a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800356e:	4b01      	ldr	r3, [pc, #4]	; (8003574 <tmcm_clearModuleSpecificIOPin+0x48>)
 8003570:	615a      	str	r2, [r3, #20]
}
 8003572:	bd08      	pop	{r3, pc}
 8003574:	40010800 	.word	0x40010800
 8003578:	40010c00 	.word	0x40010c00

0800357c <tmcm_setModuleSpecificIOPin>:
	switch(pin)
 800357c:	2804      	cmp	r0, #4
 800357e:	d808      	bhi.n	8003592 <tmcm_setModuleSpecificIOPin+0x16>
 8003580:	e8df f000 	tbb	[pc, r0]
 8003584:	1b161108 	.word	0x1b161108
 8003588:	03          	.byte	0x03
 8003589:	00          	.byte	0x00
			GPIOA->BSRR = BIT8; 	// set EN_LED_RED
 800358a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800358e:	4b0d      	ldr	r3, [pc, #52]	; (80035c4 <tmcm_setModuleSpecificIOPin+0x48>)
 8003590:	611a      	str	r2, [r3, #16]
}
 8003592:	4770      	bx	lr
}

uint8_t tmcm_getDriverState()
{
	return ((GPIOB->IDR & BIT4) ? 1:0); // WEASEL enabled?
 8003594:	4b0c      	ldr	r3, [pc, #48]	; (80035c8 <tmcm_setModuleSpecificIOPin+0x4c>)
 8003596:	689a      	ldr	r2, [r3, #8]
	if (!tmcm_getDriverState())
 8003598:	06d2      	lsls	r2, r2, #27
 800359a:	d4fa      	bmi.n	8003592 <tmcm_setModuleSpecificIOPin+0x16>
		GPIOB->BSRR = BIT4; 	// enable WEASEL
 800359c:	2210      	movs	r2, #16
		wait(150);
 800359e:	2096      	movs	r0, #150	; 0x96
		GPIOB->BSRR = BIT4; 	// enable WEASEL
 80035a0:	611a      	str	r2, [r3, #16]
		wait(150);
 80035a2:	f001 b955 	b.w	8004850 <wait>
			GPIOA->BSRR = BIT11; 	// set EN_FRONT_LIGHT
 80035a6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80035aa:	4b06      	ldr	r3, [pc, #24]	; (80035c4 <tmcm_setModuleSpecificIOPin+0x48>)
 80035ac:	611a      	str	r2, [r3, #16]
			break;
 80035ae:	4770      	bx	lr
			GPIOA->BSRR = BIT10; 	// set EN_BACK_LIGHT
 80035b0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80035b4:	4b03      	ldr	r3, [pc, #12]	; (80035c4 <tmcm_setModuleSpecificIOPin+0x48>)
 80035b6:	611a      	str	r2, [r3, #16]
			break;
 80035b8:	4770      	bx	lr
			GPIOA->BSRR = BIT9; 	// set EN_LED_GREEN
 80035ba:	f44f 7200 	mov.w	r2, #512	; 0x200
 80035be:	4b01      	ldr	r3, [pc, #4]	; (80035c4 <tmcm_setModuleSpecificIOPin+0x48>)
 80035c0:	611a      	str	r2, [r3, #16]
			break;
 80035c2:	4770      	bx	lr
 80035c4:	40010800 	.word	0x40010800
 80035c8:	40010c00 	.word	0x40010c00

080035cc <tmcm_getModuleSpecificIOPin>:
	switch(pin)
 80035cc:	2804      	cmp	r0, #4
 80035ce:	d81d      	bhi.n	800360c <tmcm_getModuleSpecificIOPin+0x40>
 80035d0:	e8df f000 	tbb	[pc, r0]
 80035d4:	17120d08 	.word	0x17120d08
 80035d8:	03          	.byte	0x03
 80035d9:	00          	.byte	0x00
			return (GPIOC->IDR & BIT13) ? 1:0;
 80035da:	4b0d      	ldr	r3, [pc, #52]	; (8003610 <tmcm_getModuleSpecificIOPin+0x44>)
 80035dc:	6898      	ldr	r0, [r3, #8]
 80035de:	f3c0 3040 	ubfx	r0, r0, #13, #1
 80035e2:	4770      	bx	lr
			return (GPIOB->IDR & BIT2) ? 1:0;
 80035e4:	4b0b      	ldr	r3, [pc, #44]	; (8003614 <tmcm_getModuleSpecificIOPin+0x48>)
 80035e6:	6898      	ldr	r0, [r3, #8]
 80035e8:	f3c0 0080 	ubfx	r0, r0, #2, #1
 80035ec:	4770      	bx	lr
			return (GPIOA->IDR & BIT0) ? 1:0;
 80035ee:	4b0a      	ldr	r3, [pc, #40]	; (8003618 <tmcm_getModuleSpecificIOPin+0x4c>)
 80035f0:	6898      	ldr	r0, [r3, #8]
 80035f2:	f000 0001 	and.w	r0, r0, #1
 80035f6:	4770      	bx	lr
			return (GPIOC->IDR & BIT15) ? 1:0;
 80035f8:	4b05      	ldr	r3, [pc, #20]	; (8003610 <tmcm_getModuleSpecificIOPin+0x44>)
 80035fa:	6898      	ldr	r0, [r3, #8]
 80035fc:	f3c0 30c0 	ubfx	r0, r0, #15, #1
 8003600:	4770      	bx	lr
			return (GPIOC->IDR & BIT14) ? 1:0;
 8003602:	4b03      	ldr	r3, [pc, #12]	; (8003610 <tmcm_getModuleSpecificIOPin+0x44>)
 8003604:	6898      	ldr	r0, [r3, #8]
 8003606:	f3c0 3080 	ubfx	r0, r0, #14, #1
 800360a:	4770      	bx	lr
	switch(pin)
 800360c:	2000      	movs	r0, #0
}
 800360e:	4770      	bx	lr
 8003610:	40011000 	.word	0x40011000
 8003614:	40010c00 	.word	0x40010c00
 8003618:	40010800 	.word	0x40010800

0800361c <tmcm_getInterruptValue>:
	return (GPIOA->IDR & BIT0) ? 1:0;
 800361c:	4b02      	ldr	r3, [pc, #8]	; (8003628 <tmcm_getInterruptValue+0xc>)
 800361e:	6898      	ldr	r0, [r3, #8]
}
 8003620:	f000 0001 	and.w	r0, r0, #1
 8003624:	4770      	bx	lr
 8003626:	bf00      	nop
 8003628:	40010800 	.word	0x40010800

0800362c <tmcm_getSinCosValue>:
	return ((GPIOC->IDR >> 14) & 0x0003);
 800362c:	4b02      	ldr	r3, [pc, #8]	; (8003638 <tmcm_getSinCosValue+0xc>)
 800362e:	6898      	ldr	r0, [r3, #8]
}
 8003630:	f3c0 3081 	ubfx	r0, r0, #14, #2
 8003634:	4770      	bx	lr
 8003636:	bf00      	nop
 8003638:	40011000 	.word	0x40011000

0800363c <tmcm_getSpeedValue>:
	return (GPIOC->IDR & BIT13) ? 1:0;
 800363c:	4b02      	ldr	r3, [pc, #8]	; (8003648 <tmcm_getSpeedValue+0xc>)
 800363e:	6898      	ldr	r0, [r3, #8]
}
 8003640:	f3c0 3040 	ubfx	r0, r0, #13, #1
 8003644:	4770      	bx	lr
 8003646:	bf00      	nop
 8003648:	40011000 	.word	0x40011000

0800364c <tmcm_getButtonValue>:
	return (GPIOB->IDR & BIT2) ? 1:0;
 800364c:	4b02      	ldr	r3, [pc, #8]	; (8003658 <tmcm_getButtonValue+0xc>)
 800364e:	6898      	ldr	r0, [r3, #8]
}
 8003650:	f3c0 0080 	ubfx	r0, r0, #2, #1
 8003654:	4770      	bx	lr
 8003656:	bf00      	nop
 8003658:	40010c00 	.word	0x40010c00

0800365c <tmcm_getModuleSpecificIOPinStatus>:
	switch (pin)
 800365c:	2804      	cmp	r0, #4
 800365e:	d81d      	bhi.n	800369c <tmcm_getModuleSpecificIOPinStatus+0x40>
 8003660:	e8df f000 	tbb	[pc, r0]
 8003664:	17120d08 	.word	0x17120d08
 8003668:	03          	.byte	0x03
 8003669:	00          	.byte	0x00
			return (GPIOA->IDR & BIT8) ? 1:0; 	// EN_LED_RED
 800366a:	4b0d      	ldr	r3, [pc, #52]	; (80036a0 <tmcm_getModuleSpecificIOPinStatus+0x44>)
 800366c:	6898      	ldr	r0, [r3, #8]
 800366e:	f3c0 2000 	ubfx	r0, r0, #8, #1
 8003672:	4770      	bx	lr
			return (GPIOB->IDR & BIT4) ? 1:0; 	// WEASEL_ENABLED ?
 8003674:	4b0b      	ldr	r3, [pc, #44]	; (80036a4 <tmcm_getModuleSpecificIOPinStatus+0x48>)
 8003676:	6898      	ldr	r0, [r3, #8]
 8003678:	f3c0 1000 	ubfx	r0, r0, #4, #1
 800367c:	4770      	bx	lr
			return (GPIOA->IDR & BIT11) ? 1:0; 	// EN_FRONT_LIGHT
 800367e:	4b08      	ldr	r3, [pc, #32]	; (80036a0 <tmcm_getModuleSpecificIOPinStatus+0x44>)
 8003680:	6898      	ldr	r0, [r3, #8]
 8003682:	f3c0 20c0 	ubfx	r0, r0, #11, #1
 8003686:	4770      	bx	lr
			return (GPIOA->IDR & BIT10) ? 1:0; 	// EN_BACK_LIGHT
 8003688:	4b05      	ldr	r3, [pc, #20]	; (80036a0 <tmcm_getModuleSpecificIOPinStatus+0x44>)
 800368a:	6898      	ldr	r0, [r3, #8]
 800368c:	f3c0 2080 	ubfx	r0, r0, #10, #1
 8003690:	4770      	bx	lr
			return (GPIOA->IDR & BIT9) ? 1:0; 	// EN_LED_GREEN
 8003692:	4b03      	ldr	r3, [pc, #12]	; (80036a0 <tmcm_getModuleSpecificIOPinStatus+0x44>)
 8003694:	6898      	ldr	r0, [r3, #8]
 8003696:	f3c0 2040 	ubfx	r0, r0, #9, #1
 800369a:	4770      	bx	lr
	switch (pin)
 800369c:	2000      	movs	r0, #0
}
 800369e:	4770      	bx	lr
 80036a0:	40010800 	.word	0x40010800
 80036a4:	40010c00 	.word	0x40010c00

080036a8 <tmcm_getModuleSpecificADCValue>:
{
 80036a8:	b510      	push	{r4, lr}
 80036aa:	b082      	sub	sp, #8
	switch(pin)
 80036ac:	2807      	cmp	r0, #7
 80036ae:	d841      	bhi.n	8003734 <tmcm_getModuleSpecificADCValue+0x8c>
 80036b0:	e8df f000 	tbb	[pc, r0]
 80036b4:	2822160a 	.word	0x2822160a
 80036b8:	043a342e 	.word	0x043a342e
			return ADC1Value[5];  // ADC_torque
 80036bc:	4b1e      	ldr	r3, [pc, #120]	; (8003738 <tmcm_getModuleSpecificADCValue+0x90>)
 80036be:	f8b3 00d2 	ldrh.w	r0, [r3, #210]	; 0xd2
 80036c2:	b280      	uxth	r0, r0
}
 80036c4:	b002      	add	sp, #8
 80036c6:	bd10      	pop	{r4, pc}
			return tmc4671_readFieldWithDependency(DEFAULT_MC, TMC4671_ADC_RAW_DATA, TMC4671_ADC_RAW_ADDR, 0x00, TMC4671_ADC_I0_RAW_MASK, TMC4671_ADC_I0_RAW_SHIFT);
 80036c8:	2300      	movs	r3, #0
 80036ca:	f64f 74ff 	movw	r4, #65535	; 0xffff
 80036ce:	2203      	movs	r2, #3
 80036d0:	2102      	movs	r1, #2
 80036d2:	4618      	mov	r0, r3
 80036d4:	9301      	str	r3, [sp, #4]
 80036d6:	9400      	str	r4, [sp, #0]
 80036d8:	f005 fd92 	bl	8009200 <tmc4671_readFieldWithDependency>
}
 80036dc:	b002      	add	sp, #8
 80036de:	bd10      	pop	{r4, pc}
			return tmc4671_readFieldWithDependency(DEFAULT_MC, TMC4671_ADC_RAW_DATA, TMC4671_ADC_RAW_ADDR, 0x00, TMC4671_ADC_I1_RAW_MASK, TMC4671_ADC_I1_RAW_SHIFT);
 80036e0:	2300      	movs	r3, #0
 80036e2:	2010      	movs	r0, #16
 80036e4:	4c15      	ldr	r4, [pc, #84]	; (800373c <tmcm_getModuleSpecificADCValue+0x94>)
 80036e6:	2203      	movs	r2, #3
 80036e8:	e9cd 4000 	strd	r4, r0, [sp]
 80036ec:	2102      	movs	r1, #2
 80036ee:	4618      	mov	r0, r3
 80036f0:	f005 fd86 	bl	8009200 <tmc4671_readFieldWithDependency>
}
 80036f4:	b002      	add	sp, #8
 80036f6:	bd10      	pop	{r4, pc}
			return ADC1Value[1];  // ADC_MOT_TEMP;
 80036f8:	4b0f      	ldr	r3, [pc, #60]	; (8003738 <tmcm_getModuleSpecificADCValue+0x90>)
 80036fa:	f8b3 00ca 	ldrh.w	r0, [r3, #202]	; 0xca
 80036fe:	b280      	uxth	r0, r0
}
 8003700:	b002      	add	sp, #8
 8003702:	bd10      	pop	{r4, pc}
			return ADC1Value[0];  // ADC_VOLTAGE
 8003704:	4b0c      	ldr	r3, [pc, #48]	; (8003738 <tmcm_getModuleSpecificADCValue+0x90>)
 8003706:	f8b3 00c8 	ldrh.w	r0, [r3, #200]	; 0xc8
 800370a:	b280      	uxth	r0, r0
}
 800370c:	b002      	add	sp, #8
 800370e:	bd10      	pop	{r4, pc}
			return ADC1Value[2];  // ADC_12V
 8003710:	4b09      	ldr	r3, [pc, #36]	; (8003738 <tmcm_getModuleSpecificADCValue+0x90>)
 8003712:	f8b3 00cc 	ldrh.w	r0, [r3, #204]	; 0xcc
 8003716:	b280      	uxth	r0, r0
}
 8003718:	b002      	add	sp, #8
 800371a:	bd10      	pop	{r4, pc}
			return ADC1Value[3];  // ADC_6V
 800371c:	4b06      	ldr	r3, [pc, #24]	; (8003738 <tmcm_getModuleSpecificADCValue+0x90>)
 800371e:	f8b3 00ce 	ldrh.w	r0, [r3, #206]	; 0xce
 8003722:	b280      	uxth	r0, r0
}
 8003724:	b002      	add	sp, #8
 8003726:	bd10      	pop	{r4, pc}
			return ADC1Value[4];  // ADC_5V
 8003728:	4b03      	ldr	r3, [pc, #12]	; (8003738 <tmcm_getModuleSpecificADCValue+0x90>)
 800372a:	f8b3 00d0 	ldrh.w	r0, [r3, #208]	; 0xd0
 800372e:	b280      	uxth	r0, r0
}
 8003730:	b002      	add	sp, #8
 8003732:	bd10      	pop	{r4, pc}
	switch(pin)
 8003734:	2000      	movs	r0, #0
 8003736:	e7c5      	b.n	80036c4 <tmcm_getModuleSpecificADCValue+0x1c>
 8003738:	20000090 	.word	0x20000090
 800373c:	ffff0000 	.word	0xffff0000

08003740 <tmcm_getADCTorqueValue>:
	return ADC1Value[5];
 8003740:	4b02      	ldr	r3, [pc, #8]	; (800374c <tmcm_getADCTorqueValue+0xc>)
 8003742:	f8b3 00d2 	ldrh.w	r0, [r3, #210]	; 0xd2
}
 8003746:	b280      	uxth	r0, r0
 8003748:	4770      	bx	lr
 800374a:	bf00      	nop
 800374c:	20000090 	.word	0x20000090

08003750 <tmcm_enableCsWeasel>:
	GPIOB->BRR = GPIO_Pin_3;
 8003750:	2208      	movs	r2, #8
 8003752:	4b01      	ldr	r3, [pc, #4]	; (8003758 <tmcm_enableCsWeasel+0x8>)
 8003754:	615a      	str	r2, [r3, #20]
}
 8003756:	4770      	bx	lr
 8003758:	40010c00 	.word	0x40010c00

0800375c <tmcm_disableCsWeasel>:
	GPIOB->BSRR = GPIO_Pin_3;
 800375c:	2208      	movs	r2, #8
 800375e:	4b01      	ldr	r3, [pc, #4]	; (8003764 <tmcm_disableCsWeasel+0x8>)
 8003760:	611a      	str	r2, [r3, #16]
}
 8003762:	4770      	bx	lr
 8003764:	40010c00 	.word	0x40010c00

08003768 <tmcm_enableCsDragon>:
	GPIOA->BRR = GPIO_Pin_12;
 8003768:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800376c:	4b01      	ldr	r3, [pc, #4]	; (8003774 <tmcm_enableCsDragon+0xc>)
 800376e:	615a      	str	r2, [r3, #20]
}
 8003770:	4770      	bx	lr
 8003772:	bf00      	nop
 8003774:	40010800 	.word	0x40010800

08003778 <tmcm_disableCsDragon>:
	GPIOA->BSRR = GPIO_Pin_12;
 8003778:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800377c:	4b01      	ldr	r3, [pc, #4]	; (8003784 <tmcm_disableCsDragon+0xc>)
 800377e:	611a      	str	r2, [r3, #16]
}
 8003780:	4770      	bx	lr
 8003782:	bf00      	nop
 8003784:	40010800 	.word	0x40010800

08003788 <tmcm_enableCsLIS2DH12>:
	GPIOB->BRR = GPIO_Pin_10;
 8003788:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800378c:	4b01      	ldr	r3, [pc, #4]	; (8003794 <tmcm_enableCsLIS2DH12+0xc>)
 800378e:	615a      	str	r2, [r3, #20]
}
 8003790:	4770      	bx	lr
 8003792:	bf00      	nop
 8003794:	40010c00 	.word	0x40010c00

08003798 <tmcm_disableCsLIS2DH12>:
	GPIOB->BSRR = GPIO_Pin_10;
 8003798:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800379c:	4b01      	ldr	r3, [pc, #4]	; (80037a4 <tmcm_disableCsLIS2DH12+0xc>)
 800379e:	611a      	str	r2, [r3, #16]
}
 80037a0:	4770      	bx	lr
 80037a2:	bf00      	nop
 80037a4:	40010c00 	.word	0x40010c00

080037a8 <tmcm_enableDriver>:
	return ((GPIOB->IDR & BIT4) ? 1:0); // WEASEL enabled?
 80037a8:	4b04      	ldr	r3, [pc, #16]	; (80037bc <tmcm_enableDriver+0x14>)
 80037aa:	689a      	ldr	r2, [r3, #8]
	if (!tmcm_getDriverState())
 80037ac:	06d2      	lsls	r2, r2, #27
 80037ae:	d500      	bpl.n	80037b2 <tmcm_enableDriver+0xa>
}
 80037b0:	4770      	bx	lr
		GPIOB->BSRR = BIT4; 	// enable WEASEL
 80037b2:	2210      	movs	r2, #16
		wait(150);
 80037b4:	2096      	movs	r0, #150	; 0x96
		GPIOB->BSRR = BIT4; 	// enable WEASEL
 80037b6:	611a      	str	r2, [r3, #16]
		wait(150);
 80037b8:	f001 b84a 	b.w	8004850 <wait>
 80037bc:	40010c00 	.word	0x40010c00

080037c0 <tmcm_disableDriver>:
{
 80037c0:	b508      	push	{r3, lr}
	bldc_switchToMotionMode(STOP_MODE);
 80037c2:	f44f 7080 	mov.w	r0, #256	; 0x100
 80037c6:	f003 f9fb 	bl	8006bc0 <bldc_switchToMotionMode>
	GPIOB->BRR = BIT4; 		// disable WEASEL
 80037ca:	2210      	movs	r2, #16
 80037cc:	4b01      	ldr	r3, [pc, #4]	; (80037d4 <tmcm_disableDriver+0x14>)
 80037ce:	615a      	str	r2, [r3, #20]
}
 80037d0:	bd08      	pop	{r3, pc}
 80037d2:	bf00      	nop
 80037d4:	40010c00 	.word	0x40010c00

080037d8 <tmcm_getDriverState>:
	return ((GPIOB->IDR & BIT4) ? 1:0); // WEASEL enabled?
 80037d8:	4b02      	ldr	r3, [pc, #8]	; (80037e4 <tmcm_getDriverState+0xc>)
 80037da:	6898      	ldr	r0, [r3, #8]
}
 80037dc:	f3c0 1000 	ubfx	r0, r0, #4, #1
 80037e0:	4770      	bx	lr
 80037e2:	bf00      	nop
 80037e4:	40010c00 	.word	0x40010c00

080037e8 <tmcm_enablePower>:

void tmcm_enablePower()
{
	GPIOA->BSRR = BIT15;	// enable Power
 80037e8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80037ec:	4b01      	ldr	r3, [pc, #4]	; (80037f4 <tmcm_enablePower+0xc>)
 80037ee:	611a      	str	r2, [r3, #16]
}
 80037f0:	4770      	bx	lr
 80037f2:	bf00      	nop
 80037f4:	40010800 	.word	0x40010800

080037f8 <tmcm_disablePower>:

void tmcm_disablePower()
{
	GPIOA->BRR = BIT15;		// disable Power
 80037f8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80037fc:	4b01      	ldr	r3, [pc, #4]	; (8003804 <tmcm_disablePower+0xc>)
 80037fe:	615a      	str	r2, [r3, #20]
}
 8003800:	4770      	bx	lr
 8003802:	bf00      	nop
 8003804:	40010800 	.word	0x40010800

08003808 <tmcm_getPowerState>:
u8 tmcm_getPowerState()
{
	return ((GPIOA->IDR & BIT15) ? 1:0);
 8003808:	4b02      	ldr	r3, [pc, #8]	; (8003814 <tmcm_getPowerState+0xc>)
 800380a:	6898      	ldr	r0, [r3, #8]
}
 800380c:	f3c0 30c0 	ubfx	r0, r0, #15, #1
 8003810:	4770      	bx	lr
 8003812:	bf00      	nop
 8003814:	40010800 	.word	0x40010800

08003818 <tmcm_frontLedOn>:

void tmcm_frontLedOn()
{
	GPIOA->BSRR = BIT11;
 8003818:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800381c:	4b01      	ldr	r3, [pc, #4]	; (8003824 <tmcm_frontLedOn+0xc>)
 800381e:	611a      	str	r2, [r3, #16]
}
 8003820:	4770      	bx	lr
 8003822:	bf00      	nop
 8003824:	40010800 	.word	0x40010800

08003828 <tmcm_frontLedOff>:

void tmcm_frontLedOff()
{
	GPIOA->BRR = BIT11;
 8003828:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800382c:	4b01      	ldr	r3, [pc, #4]	; (8003834 <tmcm_frontLedOff+0xc>)
 800382e:	615a      	str	r2, [r3, #20]
}
 8003830:	4770      	bx	lr
 8003832:	bf00      	nop
 8003834:	40010800 	.word	0x40010800

08003838 <tmcm_rearLedOn>:

void tmcm_rearLedOn()
{
	GPIOA->BSRR = BIT10;
 8003838:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800383c:	4b01      	ldr	r3, [pc, #4]	; (8003844 <tmcm_rearLedOn+0xc>)
 800383e:	611a      	str	r2, [r3, #16]
}
 8003840:	4770      	bx	lr
 8003842:	bf00      	nop
 8003844:	40010800 	.word	0x40010800

08003848 <tmcm_rearLedOff>:

void tmcm_rearLedOff()
{
	GPIOA->BRR = BIT10;
 8003848:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800384c:	4b01      	ldr	r3, [pc, #4]	; (8003854 <tmcm_rearLedOff+0xc>)
 800384e:	615a      	str	r2, [r3, #20]
}
 8003850:	4770      	bx	lr
 8003852:	bf00      	nop
 8003854:	40010800 	.word	0x40010800

08003858 <tmcm_ledGreenOn>:

void tmcm_ledGreenOn()
{
	GPIOA->BSRR = BIT9;
 8003858:	f44f 7200 	mov.w	r2, #512	; 0x200
 800385c:	4b01      	ldr	r3, [pc, #4]	; (8003864 <tmcm_ledGreenOn+0xc>)
 800385e:	611a      	str	r2, [r3, #16]
}
 8003860:	4770      	bx	lr
 8003862:	bf00      	nop
 8003864:	40010800 	.word	0x40010800

08003868 <tmcm_ledGreenOff>:

void tmcm_ledGreenOff()
{
	GPIOA->BRR = BIT9;
 8003868:	f44f 7200 	mov.w	r2, #512	; 0x200
 800386c:	4b01      	ldr	r3, [pc, #4]	; (8003874 <tmcm_ledGreenOff+0xc>)
 800386e:	615a      	str	r2, [r3, #20]
}
 8003870:	4770      	bx	lr
 8003872:	bf00      	nop
 8003874:	40010800 	.word	0x40010800

08003878 <tmcm_ledGreenToggle>:

void tmcm_ledGreenToggle()
{
	GPIOA->ODR ^= BIT9;
 8003878:	4a02      	ldr	r2, [pc, #8]	; (8003884 <tmcm_ledGreenToggle+0xc>)
 800387a:	68d3      	ldr	r3, [r2, #12]
 800387c:	f483 7300 	eor.w	r3, r3, #512	; 0x200
 8003880:	60d3      	str	r3, [r2, #12]
}
 8003882:	4770      	bx	lr
 8003884:	40010800 	.word	0x40010800

08003888 <tmcm_ledRedOn>:

void tmcm_ledRedOn()
{
	GPIOA->BSRR = BIT8;
 8003888:	f44f 7280 	mov.w	r2, #256	; 0x100
 800388c:	4b01      	ldr	r3, [pc, #4]	; (8003894 <tmcm_ledRedOn+0xc>)
 800388e:	611a      	str	r2, [r3, #16]
}
 8003890:	4770      	bx	lr
 8003892:	bf00      	nop
 8003894:	40010800 	.word	0x40010800

08003898 <tmcm_ledRedOff>:

void tmcm_ledRedOff()
{
	GPIOA->BRR = BIT8;
 8003898:	f44f 7280 	mov.w	r2, #256	; 0x100
 800389c:	4b01      	ldr	r3, [pc, #4]	; (80038a4 <tmcm_ledRedOff+0xc>)
 800389e:	615a      	str	r2, [r3, #20]
}
 80038a0:	4770      	bx	lr
 80038a2:	bf00      	nop
 80038a4:	40010800 	.word	0x40010800

080038a8 <can_Rx0Irq>:
volatile TCanFrame CanTxBuffer[CAN_TX_BUF_SIZE];
volatile TCanFrame CanRxBuffer[CAN_RX_BUF_SIZE];

/* CAN-Receive-Interrupt Handler for Receive FIFO 0 */
void can_Rx0Irq()
{
 80038a8:	b530      	push	{r4, r5, lr}
	CanRxMsg CanMessage;
	int i, j;

	i = CanRxWritePtr+1;
 80038aa:	4c23      	ldr	r4, [pc, #140]	; (8003938 <can_Rx0Irq+0x90>)
	if(i==CAN_RX_BUF_SIZE)
		i=0;

	if(i != CanRxReadPtr)  // read data if some space in buffer available
	{
		CAN_Receive(CAN_FIFO0, &CanMessage);
 80038ac:	2000      	movs	r0, #0
	i = CanRxWritePtr+1;
 80038ae:	6823      	ldr	r3, [r4, #0]
	if(i != CanRxReadPtr)  // read data if some space in buffer available
 80038b0:	6862      	ldr	r2, [r4, #4]
		i=0;
 80038b2:	2b07      	cmp	r3, #7
	i = CanRxWritePtr+1;
 80038b4:	f103 0501 	add.w	r5, r3, #1
		i=0;
 80038b8:	bf08      	it	eq
 80038ba:	2500      	moveq	r5, #0
	if(i != CanRxReadPtr)  // read data if some space in buffer available
 80038bc:	42aa      	cmp	r2, r5
{
 80038be:	b087      	sub	sp, #28
	if(i != CanRxReadPtr)  // read data if some space in buffer available
 80038c0:	d034      	beq.n	800392c <can_Rx0Irq+0x84>
		CAN_Receive(CAN_FIFO0, &CanMessage);
 80038c2:	a901      	add	r1, sp, #4
 80038c4:	f7fc fe34 	bl	8000530 <CAN_Receive>

		if(CanMessage.IDE==CAN_ID_EXT)
 80038c8:	f89d 300c 	ldrb.w	r3, [sp, #12]
 80038cc:	2b04      	cmp	r3, #4
 80038ce:	d029      	beq.n	8003924 <can_Rx0Irq+0x7c>
			CanRxBuffer[CanRxWritePtr].Ext = true;
			CanRxBuffer[CanRxWritePtr].Id = CanMessage.ExtId;
		}
		else
		{
			CanRxBuffer[CanRxWritePtr].Ext = false;
 80038d0:	2100      	movs	r1, #0
 80038d2:	6823      	ldr	r3, [r4, #0]
			CanRxBuffer[CanRxWritePtr].Id = CanMessage.StdId;
 80038d4:	9a01      	ldr	r2, [sp, #4]
			CanRxBuffer[CanRxWritePtr].Ext = false;
 80038d6:	eb04 1303 	add.w	r3, r4, r3, lsl #4
 80038da:	7259      	strb	r1, [r3, #9]
			CanRxBuffer[CanRxWritePtr].Id = CanMessage.StdId;
 80038dc:	6823      	ldr	r3, [r4, #0]
 80038de:	eb04 1303 	add.w	r3, r4, r3, lsl #4
 80038e2:	60da      	str	r2, [r3, #12]
		}

		if(CanMessage.RTR==CAN_RTR_REMOTE)
 80038e4:	f89d 300d 	ldrb.w	r3, [sp, #13]
 80038e8:	2b02      	cmp	r3, #2
			CanRxBuffer[CanRxWritePtr].Rtr = true;
 80038ea:	bf0c      	ite	eq
 80038ec:	2201      	moveq	r2, #1
		else
			CanRxBuffer[CanRxWritePtr].Rtr = false;
 80038ee:	2200      	movne	r2, #0
 80038f0:	6823      	ldr	r3, [r4, #0]
 80038f2:	eb04 1303 	add.w	r3, r4, r3, lsl #4
 80038f6:	729a      	strb	r2, [r3, #10]

		CanRxBuffer[CanRxWritePtr].Dlc = CanMessage.DLC;
		for(j=0; j<8; j++)
 80038f8:	2200      	movs	r2, #0
		CanRxBuffer[CanRxWritePtr].Dlc = CanMessage.DLC;
 80038fa:	6823      	ldr	r3, [r4, #0]
 80038fc:	f89d 100e 	ldrb.w	r1, [sp, #14]
 8003900:	eb04 1303 	add.w	r3, r4, r3, lsl #4
 8003904:	7219      	strb	r1, [r3, #8]
		for(j=0; j<8; j++)
 8003906:	f10d 010f 	add.w	r1, sp, #15
			CanRxBuffer[CanRxWritePtr].Data[j] = CanMessage.Data[j];
 800390a:	6823      	ldr	r3, [r4, #0]
 800390c:	f811 0b01 	ldrb.w	r0, [r1], #1
 8003910:	eb04 1303 	add.w	r3, r4, r3, lsl #4
 8003914:	4413      	add	r3, r2
		for(j=0; j<8; j++)
 8003916:	3201      	adds	r2, #1
 8003918:	2a08      	cmp	r2, #8
			CanRxBuffer[CanRxWritePtr].Data[j] = CanMessage.Data[j];
 800391a:	7418      	strb	r0, [r3, #16]
		for(j=0; j<8; j++)
 800391c:	d1f5      	bne.n	800390a <can_Rx0Irq+0x62>

		CanRxWritePtr = i;
 800391e:	6025      	str	r5, [r4, #0]
	else
	{
		// release mailbox if no space left
		CAN_FIFORelease(CAN_FIFO0);
	}
}
 8003920:	b007      	add	sp, #28
 8003922:	bd30      	pop	{r4, r5, pc}
			CanRxBuffer[CanRxWritePtr].Ext = true;
 8003924:	2101      	movs	r1, #1
 8003926:	6823      	ldr	r3, [r4, #0]
			CanRxBuffer[CanRxWritePtr].Id = CanMessage.ExtId;
 8003928:	9a02      	ldr	r2, [sp, #8]
 800392a:	e7d4      	b.n	80038d6 <can_Rx0Irq+0x2e>
}
 800392c:	b007      	add	sp, #28
 800392e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
		CAN_FIFORelease(CAN_FIFO0);
 8003932:	f7fc bde3 	b.w	80004fc <CAN_FIFORelease>
 8003936:	bf00      	nop
 8003938:	20000164 	.word	0x20000164

0800393c <can_Rx1Irq>:


/* CAN-Receive-Interrupt Handler for Receive FIFO 1 */
void can_Rx1Irq()
{
 800393c:	b530      	push	{r4, r5, lr}
	CanRxMsg CanMessage;
	int i, j;

	i = CanRxWritePtr+1;
 800393e:	4c23      	ldr	r4, [pc, #140]	; (80039cc <can_Rx1Irq+0x90>)
	if(i==CAN_RX_BUF_SIZE)
		i=0;

	if(i != CanRxReadPtr)  // read data if some space in buffer available
	{
		CAN_Receive(CAN_FIFO1, &CanMessage);
 8003940:	2001      	movs	r0, #1
	i = CanRxWritePtr+1;
 8003942:	6823      	ldr	r3, [r4, #0]
	if(i != CanRxReadPtr)  // read data if some space in buffer available
 8003944:	6862      	ldr	r2, [r4, #4]
		i=0;
 8003946:	2b07      	cmp	r3, #7
	i = CanRxWritePtr+1;
 8003948:	f103 0501 	add.w	r5, r3, #1
		i=0;
 800394c:	bf08      	it	eq
 800394e:	2500      	moveq	r5, #0
	if(i != CanRxReadPtr)  // read data if some space in buffer available
 8003950:	42aa      	cmp	r2, r5
{
 8003952:	b087      	sub	sp, #28
	if(i != CanRxReadPtr)  // read data if some space in buffer available
 8003954:	d034      	beq.n	80039c0 <can_Rx1Irq+0x84>
		CAN_Receive(CAN_FIFO1, &CanMessage);
 8003956:	a901      	add	r1, sp, #4
 8003958:	f7fc fdea 	bl	8000530 <CAN_Receive>

		if(CanMessage.IDE==CAN_ID_EXT)
 800395c:	f89d 300c 	ldrb.w	r3, [sp, #12]
 8003960:	2b04      	cmp	r3, #4
 8003962:	d029      	beq.n	80039b8 <can_Rx1Irq+0x7c>
			CanRxBuffer[CanRxWritePtr].Ext = true;
			CanRxBuffer[CanRxWritePtr].Id=CanMessage.ExtId;
		}
		else
		{
			CanRxBuffer[CanRxWritePtr].Ext = false;
 8003964:	2100      	movs	r1, #0
 8003966:	6823      	ldr	r3, [r4, #0]
			CanRxBuffer[CanRxWritePtr].Id=CanMessage.StdId;
 8003968:	9a01      	ldr	r2, [sp, #4]
			CanRxBuffer[CanRxWritePtr].Ext = false;
 800396a:	eb04 1303 	add.w	r3, r4, r3, lsl #4
 800396e:	7259      	strb	r1, [r3, #9]
			CanRxBuffer[CanRxWritePtr].Id=CanMessage.StdId;
 8003970:	6823      	ldr	r3, [r4, #0]
 8003972:	eb04 1303 	add.w	r3, r4, r3, lsl #4
 8003976:	60da      	str	r2, [r3, #12]
		}

		if(CanMessage.RTR == CAN_RTR_REMOTE)
 8003978:	f89d 300d 	ldrb.w	r3, [sp, #13]
 800397c:	2b02      	cmp	r3, #2
			CanRxBuffer[CanRxWritePtr].Rtr = true;
 800397e:	bf0c      	ite	eq
 8003980:	2201      	moveq	r2, #1
		else
			CanRxBuffer[CanRxWritePtr].Rtr = false;
 8003982:	2200      	movne	r2, #0
 8003984:	6823      	ldr	r3, [r4, #0]
 8003986:	eb04 1303 	add.w	r3, r4, r3, lsl #4
 800398a:	729a      	strb	r2, [r3, #10]

		CanRxBuffer[CanRxWritePtr].Dlc = CanMessage.DLC;
		for(j=0; j<8; j++)
 800398c:	2200      	movs	r2, #0
		CanRxBuffer[CanRxWritePtr].Dlc = CanMessage.DLC;
 800398e:	6823      	ldr	r3, [r4, #0]
 8003990:	f89d 100e 	ldrb.w	r1, [sp, #14]
 8003994:	eb04 1303 	add.w	r3, r4, r3, lsl #4
 8003998:	7219      	strb	r1, [r3, #8]
		for(j=0; j<8; j++)
 800399a:	f10d 010f 	add.w	r1, sp, #15
			CanRxBuffer[CanRxWritePtr].Data[j]=CanMessage.Data[j];
 800399e:	6823      	ldr	r3, [r4, #0]
 80039a0:	f811 0b01 	ldrb.w	r0, [r1], #1
 80039a4:	eb04 1303 	add.w	r3, r4, r3, lsl #4
 80039a8:	4413      	add	r3, r2
		for(j=0; j<8; j++)
 80039aa:	3201      	adds	r2, #1
 80039ac:	2a08      	cmp	r2, #8
			CanRxBuffer[CanRxWritePtr].Data[j]=CanMessage.Data[j];
 80039ae:	7418      	strb	r0, [r3, #16]
		for(j=0; j<8; j++)
 80039b0:	d1f5      	bne.n	800399e <can_Rx1Irq+0x62>

		CanRxWritePtr = i;
 80039b2:	6025      	str	r5, [r4, #0]
	else
	{
		// release mailbox if no space left
		CAN_FIFORelease(CAN_FIFO1);
	}
}
 80039b4:	b007      	add	sp, #28
 80039b6:	bd30      	pop	{r4, r5, pc}
			CanRxBuffer[CanRxWritePtr].Ext = true;
 80039b8:	2101      	movs	r1, #1
 80039ba:	6823      	ldr	r3, [r4, #0]
			CanRxBuffer[CanRxWritePtr].Id=CanMessage.ExtId;
 80039bc:	9a02      	ldr	r2, [sp, #8]
 80039be:	e7d4      	b.n	800396a <can_Rx1Irq+0x2e>
}
 80039c0:	b007      	add	sp, #28
 80039c2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
		CAN_FIFORelease(CAN_FIFO1);
 80039c6:	f7fc bd99 	b.w	80004fc <CAN_FIFORelease>
 80039ca:	bf00      	nop
 80039cc:	20000164 	.word	0x20000164

080039d0 <can_TxIrq>:
void can_TxIrq()
{
	CanTxMsg CanMessage;
	int i;

	if(CanTxReadPtr==CanTxWritePtr)  // buffer empty?
 80039d0:	4931      	ldr	r1, [pc, #196]	; (8003a98 <can_TxIrq+0xc8>)
 80039d2:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80039d6:	f8d1 308c 	ldr.w	r3, [r1, #140]	; 0x8c
 80039da:	429a      	cmp	r2, r3
 80039dc:	d057      	beq.n	8003a8e <can_TxIrq+0xbe>
{
 80039de:	b500      	push	{lr}
	{
		CAN_ITConfig(CAN_IT_TME, DISABLE);
	}
	else
	{
		if(CanTxBuffer[CanTxReadPtr].Ext)
 80039e0:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
{
 80039e4:	b087      	sub	sp, #28
		if(CanTxBuffer[CanTxReadPtr].Ext)
 80039e6:	eb01 1303 	add.w	r3, r1, r3, lsl #4
 80039ea:	f893 3091 	ldrb.w	r3, [r3, #145]	; 0x91
 80039ee:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d13e      	bne.n	8003a74 <can_TxIrq+0xa4>
			CanMessage.ExtId = CanTxBuffer[CanTxReadPtr].Id;
		}
		else
		{
			CanMessage.IDE = CAN_ID_STD;
			CanMessage.StdId = CanTxBuffer[CanTxReadPtr].Id;
 80039f6:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
			CanMessage.IDE = CAN_ID_STD;
 80039fa:	f88d 200c 	strb.w	r2, [sp, #12]
			CanMessage.StdId = CanTxBuffer[CanTxReadPtr].Id;
 80039fe:	eb01 1303 	add.w	r3, r1, r3, lsl #4
 8003a02:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003a06:	e9cd 3201 	strd	r3, r2, [sp, #4]
			CanMessage.ExtId = 0;
		}

		if(CanTxBuffer[CanTxReadPtr].Rtr)
 8003a0a:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
			CanMessage.RTR = CAN_RTR_REMOTE;
		else
			CanMessage.RTR = CAN_RTR_DATA;

		CanMessage.DLC = CanTxBuffer[CanTxReadPtr].Dlc;
		for(i=0; i<8; i++)
 8003a0e:	2200      	movs	r2, #0
		if(CanTxBuffer[CanTxReadPtr].Rtr)
 8003a10:	eb01 1303 	add.w	r3, r1, r3, lsl #4
 8003a14:	f893 3092 	ldrb.w	r3, [r3, #146]	; 0x92
		CanMessage.DLC = CanTxBuffer[CanTxReadPtr].Dlc;
 8003a18:	f8d1 0088 	ldr.w	r0, [r1, #136]	; 0x88
			CanMessage.RTR = CAN_RTR_REMOTE;
 8003a1c:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
 8003a20:	bf18      	it	ne
 8003a22:	2302      	movne	r3, #2
		CanMessage.DLC = CanTxBuffer[CanTxReadPtr].Dlc;
 8003a24:	eb01 1000 	add.w	r0, r1, r0, lsl #4
 8003a28:	f890 c090 	ldrb.w	ip, [r0, #144]	; 0x90
 8003a2c:	f88d 300d 	strb.w	r3, [sp, #13]
		for(i=0; i<8; i++)
 8003a30:	f10d 000f 	add.w	r0, sp, #15
		CanMessage.DLC = CanTxBuffer[CanTxReadPtr].Dlc;
 8003a34:	f88d c00e 	strb.w	ip, [sp, #14]
			CanMessage.Data[i]=CanTxBuffer[CanTxReadPtr].Data[i];
 8003a38:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8003a3c:	eb01 1303 	add.w	r3, r1, r3, lsl #4
 8003a40:	4413      	add	r3, r2
 8003a42:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
		for(i=0; i<8; i++)
 8003a46:	3201      	adds	r2, #1
 8003a48:	2a08      	cmp	r2, #8
			CanMessage.Data[i]=CanTxBuffer[CanTxReadPtr].Data[i];
 8003a4a:	f800 3b01 	strb.w	r3, [r0], #1
		for(i=0; i<8; i++)
 8003a4e:	d1f3      	bne.n	8003a38 <can_TxIrq+0x68>

		CanTxReadPtr++;
 8003a50:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
		if(CanTxReadPtr == CAN_TX_BUF_SIZE)
			CanTxReadPtr=0;

		CAN_Transmit(&CanMessage);
 8003a54:	a801      	add	r0, sp, #4
		CanTxReadPtr++;
 8003a56:	3301      	adds	r3, #1
 8003a58:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
		if(CanTxReadPtr == CAN_TX_BUF_SIZE)
 8003a5c:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8003a60:	2b08      	cmp	r3, #8
			CanTxReadPtr=0;
 8003a62:	bf04      	itt	eq
 8003a64:	2300      	moveq	r3, #0
 8003a66:	f8c1 3088 	streq.w	r3, [r1, #136]	; 0x88
		CAN_Transmit(&CanMessage);
 8003a6a:	f7fc fc8d 	bl	8000388 <CAN_Transmit>
	}
}
 8003a6e:	b007      	add	sp, #28
 8003a70:	f85d fb04 	ldr.w	pc, [sp], #4
			CanMessage.IDE = CAN_ID_EXT;
 8003a74:	2004      	movs	r0, #4
			CanMessage.StdId = 0;
 8003a76:	2200      	movs	r2, #0
			CanMessage.ExtId = CanTxBuffer[CanTxReadPtr].Id;
 8003a78:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
			CanMessage.IDE = CAN_ID_EXT;
 8003a7c:	f88d 000c 	strb.w	r0, [sp, #12]
			CanMessage.ExtId = CanTxBuffer[CanTxReadPtr].Id;
 8003a80:	eb01 1303 	add.w	r3, r1, r3, lsl #4
 8003a84:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
			CanMessage.StdId = 0;
 8003a88:	9201      	str	r2, [sp, #4]
			CanMessage.ExtId = CanTxBuffer[CanTxReadPtr].Id;
 8003a8a:	9302      	str	r3, [sp, #8]
 8003a8c:	e7bd      	b.n	8003a0a <can_TxIrq+0x3a>
		CAN_ITConfig(CAN_IT_TME, DISABLE);
 8003a8e:	2100      	movs	r1, #0
 8003a90:	2001      	movs	r0, #1
 8003a92:	f7fc bc6d 	b.w	8000370 <CAN_ITConfig>
 8003a96:	bf00      	nop
 8003a98:	20000164 	.word	0x20000164

08003a9c <can_init>:

/* initialize can interface 									*/
/* baudrate: CAN-Bitrate  1  2  3  4   5   6   7   8			*/
/*                        10 20 50 100 125 250 500 1000kBit/s 	*/
void can_init(int Bitrate, int ReceiveID, int SecondaryID)
{
 8003a9c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	CAN_InitTypeDef CANInit;
	CAN_FilterInitTypeDef CANFilterInit;
	GPIO_InitTypeDef GPIOInit;
	NVIC_InitTypeDef NVICInit;

	switch(Bitrate)
 8003aa0:	3801      	subs	r0, #1
{
 8003aa2:	460c      	mov	r4, r1
 8003aa4:	4616      	mov	r6, r2
			break;
		case 6:     // 250kBit/s: 18 Time Quanta, Sampling Point 72.2%
			CANInit.CAN_Prescaler = 8;
			CANInit.CAN_BS1 = CAN_BS1_13tq;
			CANInit.CAN_BS2 = CAN_BS2_4tq;
			CANInit.CAN_SJW = CAN_SJW_1tq;
 8003aa6:	2100      	movs	r1, #0
			CANInit.CAN_BS1 = CAN_BS1_13tq;
 8003aa8:	f44f 7243 	mov.w	r2, #780	; 0x30c
{
 8003aac:	b08b      	sub	sp, #44	; 0x2c
	switch(Bitrate)
 8003aae:	2807      	cmp	r0, #7
 8003ab0:	d809      	bhi.n	8003ac6 <can_init+0x2a>
 8003ab2:	e8df f010 	tbh	[pc, r0, lsl #1]
 8003ab6:	0101      	.short	0x0101
 8003ab8:	01110109 	.word	0x01110109
 8003abc:	01210119 	.word	0x01210119
 8003ac0:	01290008 	.word	0x01290008
 8003ac4:	00f9      	.short	0x00f9
			CANInit.CAN_Prescaler = 8;
 8003ac6:	2308      	movs	r3, #8
			CANInit.CAN_SJW = CAN_SJW_1tq;
 8003ac8:	f88d 1013 	strb.w	r1, [sp, #19]
			CANInit.CAN_BS1 = CAN_BS1_13tq;
 8003acc:	f8ad 2014 	strh.w	r2, [sp, #20]
			CANInit.CAN_Prescaler = 8;
 8003ad0:	f8ad 3016 	strh.w	r3, [sp, #22]
			CANInit.CAN_SJW = CAN_SJW_1tq;
			break;
	}

	// enable CAN and AFIO clock
	CAN_DeInit();
 8003ad4:	f7fc fb54 	bl	8000180 <CAN_DeInit>
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_CAN, ENABLE);
 8003ad8:	2101      	movs	r1, #1
 8003ada:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 8003ade:	f7fd fe9d 	bl	800181c <RCC_APB1PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO, ENABLE);
 8003ae2:	2101      	movs	r1, #1
	// configure CAN-Filter

	// Filter 0 for Standard Frames with FIFO 0
	CANFilterInit.CAN_FilterNumber = 0;
	CANFilterInit.CAN_FilterMode = CAN_FilterMode_IdMask;
	CANFilterInit.CAN_FilterScale = CAN_FilterScale_32bit;
 8003ae4:	460d      	mov	r5, r1
	CANInit.CAN_AWUM = DISABLE;
 8003ae6:	2700      	movs	r7, #0
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO, ENABLE);
 8003ae8:	4608      	mov	r0, r1
 8003aea:	f7fd fe8b 	bl	8001804 <RCC_APB2PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);
 8003aee:	4629      	mov	r1, r5
 8003af0:	2008      	movs	r0, #8
 8003af2:	f7fd fe87 	bl	8001804 <RCC_APB2PeriphClockCmd>
	RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, DISABLE);
 8003af6:	4639      	mov	r1, r7
 8003af8:	2008      	movs	r0, #8
 8003afa:	f7fd fe9b 	bl	8001834 <RCC_APB2PeriphResetCmd>
	GPIO_PinRemapConfig(GPIO_Remap1_CAN, ENABLE);
 8003afe:	4629      	mov	r1, r5
 8003b00:	f44f 10ea 	mov.w	r0, #1916928	; 0x1d4000
 8003b04:	f7fd fae0 	bl	80010c8 <GPIO_PinRemapConfig>
	GPIOInit.GPIO_Pin = GPIO_Pin_9;
 8003b08:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003b0c:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIOInit.GPIO_Speed = GPIO_Speed_50MHz;
 8003b10:	f641 0303 	movw	r3, #6147	; 0x1803
	GPIO_Init(GPIOB, &GPIOInit);
 8003b14:	4880      	ldr	r0, [pc, #512]	; (8003d18 <can_init+0x27c>)
 8003b16:	a901      	add	r1, sp, #4
	GPIOInit.GPIO_Pin = GPIO_Pin_8;
 8003b18:	f44f 7980 	mov.w	r9, #256	; 0x100
	GPIOInit.GPIO_Speed = GPIO_Speed_50MHz;
 8003b1c:	f8ad 3006 	strh.w	r3, [sp, #6]
	GPIO_Init(GPIOB, &GPIOInit);
 8003b20:	f7fd fa2c 	bl	8000f7c <GPIO_Init>
	GPIOInit.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8003b24:	2304      	movs	r3, #4
	GPIO_Init(GPIOB, &GPIOInit);
 8003b26:	487c      	ldr	r0, [pc, #496]	; (8003d18 <can_init+0x27c>)
 8003b28:	a901      	add	r1, sp, #4
	GPIOInit.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8003b2a:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIOInit.GPIO_Pin = GPIO_Pin_8;
 8003b2e:	f8ad 9004 	strh.w	r9, [sp, #4]
	GPIO_Init(GPIOB, &GPIOInit);
 8003b32:	f7fd fa23 	bl	8000f7c <GPIO_Init>
	CANInit.CAN_RFLM = ENABLE;
 8003b36:	f240 1301 	movw	r3, #257	; 0x101
	CANFilterInit.CAN_FilterIdHigh = ReceiveID << 5;
	CANFilterInit.CAN_FilterIdLow = 0;
	CANFilterInit.CAN_FilterMaskIdHigh = 0xffff;
 8003b3a:	f64f 78ff 	movw	r8, #65535	; 0xffff
	CAN_Init(&CANInit);
 8003b3e:	a803      	add	r0, sp, #12
	CANInit.CAN_RFLM = ENABLE;
 8003b40:	f8ad 3010 	strh.w	r3, [sp, #16]
	CANInit.CAN_TTCM = DISABLE;
 8003b44:	f8ad 900c 	strh.w	r9, [sp, #12]
	CANInit.CAN_AWUM = DISABLE;
 8003b48:	f8ad 700e 	strh.w	r7, [sp, #14]
	CANInit.CAN_Mode = CAN_Mode_Normal;
 8003b4c:	f88d 7012 	strb.w	r7, [sp, #18]
	CAN_Init(&CANInit);
 8003b50:	f7fc fb24 	bl	800019c <CAN_Init>
	CANFilterInit.CAN_FilterIdHigh = ReceiveID << 5;
 8003b54:	0163      	lsls	r3, r4, #5
	CANFilterInit.CAN_FilterMaskIdLow = 0xffff;
	CANFilterInit.CAN_FilterFIFOAssignment = CAN_FilterFIFO0;
	CANFilterInit.CAN_FilterActivation = ENABLE;
	CAN_FilterInit(&CANFilterInit);
 8003b56:	a806      	add	r0, sp, #24
	CANFilterInit.CAN_FilterNumber = 0;
 8003b58:	f8ad 7018 	strh.w	r7, [sp, #24]
	CANFilterInit.CAN_FilterScale = CAN_FilterScale_32bit;
 8003b5c:	f88d 501a 	strb.w	r5, [sp, #26]
	CANFilterInit.CAN_FilterIdLow = 0;
 8003b60:	f8ad 701e 	strh.w	r7, [sp, #30]
	CANFilterInit.CAN_FilterMaskIdHigh = 0xffff;
 8003b64:	f8ad 8020 	strh.w	r8, [sp, #32]
	CANFilterInit.CAN_FilterMaskIdLow = 0xffff;
 8003b68:	f8ad 8022 	strh.w	r8, [sp, #34]	; 0x22
	CANFilterInit.CAN_FilterFIFOAssignment = CAN_FilterFIFO0;
 8003b6c:	f8ad 7024 	strh.w	r7, [sp, #36]	; 0x24
	CANFilterInit.CAN_FilterActivation = ENABLE;
 8003b70:	f88d 5026 	strb.w	r5, [sp, #38]	; 0x26
	CANFilterInit.CAN_FilterIdHigh = ReceiveID << 5;
 8003b74:	f8ad 301c 	strh.w	r3, [sp, #28]
	CAN_FilterInit(&CANFilterInit);
 8003b78:	f7fc fb74 	bl	8000264 <CAN_FilterInit>

	// Filter 1 for Standard Frames with FIFO 1
	if(SecondaryID != 0)
 8003b7c:	2e00      	cmp	r6, #0
 8003b7e:	d14a      	bne.n	8003c16 <can_init+0x17a>
		CAN_FilterInit(&CANFilterInit);
	}

	// Filter 2 for Extended Frames with FIFO 0
	ReceiveID <<= 3;
	CANFilterInit.CAN_FilterNumber = 2;
 8003b80:	2302      	movs	r3, #2
	CANFilterInit.CAN_FilterMode = CAN_FilterMode_IdMask;
	CANFilterInit.CAN_FilterScale = CAN_FilterScale_32bit;
	CANFilterInit.CAN_FilterIdHigh = ReceiveID >> 16;
 8003b82:	f344 324f 	sbfx	r2, r4, #13, #16
	ReceiveID <<= 3;
 8003b86:	00e4      	lsls	r4, r4, #3
	CANFilterInit.CAN_FilterIdLow = ReceiveID | CAN_ID_EXT;
 8003b88:	f044 0404 	orr.w	r4, r4, #4
	CANFilterInit.CAN_FilterMaskIdHigh = 0xffff;
	CANFilterInit.CAN_FilterMaskIdLow = 0xffff;
	CANFilterInit.CAN_FilterFIFOAssignment = CAN_FilterFIFO0;
	CANFilterInit.CAN_FilterActivation = ENABLE;
	CAN_FilterInit(&CANFilterInit);
 8003b8c:	a806      	add	r0, sp, #24
	CANFilterInit.CAN_FilterFIFOAssignment = CAN_FilterFIFO0;
 8003b8e:	f8ad 6024 	strh.w	r6, [sp, #36]	; 0x24
	CANFilterInit.CAN_FilterScale = CAN_FilterScale_32bit;
 8003b92:	f88d 501a 	strb.w	r5, [sp, #26]
	CANFilterInit.CAN_FilterMaskIdHigh = 0xffff;
 8003b96:	f8ad 8020 	strh.w	r8, [sp, #32]
	CANFilterInit.CAN_FilterMaskIdLow = 0xffff;
 8003b9a:	f8ad 8022 	strh.w	r8, [sp, #34]	; 0x22
	CANFilterInit.CAN_FilterActivation = ENABLE;
 8003b9e:	f88d 5026 	strb.w	r5, [sp, #38]	; 0x26
	CANFilterInit.CAN_FilterIdHigh = ReceiveID >> 16;
 8003ba2:	f8ad 201c 	strh.w	r2, [sp, #28]
	CANFilterInit.CAN_FilterIdLow = ReceiveID | CAN_ID_EXT;
 8003ba6:	f8ad 401e 	strh.w	r4, [sp, #30]
	CANFilterInit.CAN_FilterNumber = 2;
 8003baa:	f8ad 3018 	strh.w	r3, [sp, #24]
	CAN_FilterInit(&CANFilterInit);
 8003bae:	f7fc fb59 	bl	8000264 <CAN_FilterInit>

	// activate interrupt for CAN RX FIFO 0
	NVICInit.NVIC_IRQChannel = USB_LP_CAN_RX0_IRQChannel;
	NVICInit.NVIC_IRQChannelPreemptionPriority = CAN_INTR_PRI;
	NVICInit.NVIC_IRQChannelSubPriority = 0;
	NVICInit.NVIC_IRQChannelCmd = ENABLE;
 8003bb2:	2401      	movs	r4, #1
	NVICInit.NVIC_IRQChannelPreemptionPriority = CAN_INTR_PRI;
 8003bb4:	2607      	movs	r6, #7
	NVICInit.NVIC_IRQChannelSubPriority = 0;
 8003bb6:	2500      	movs	r5, #0
	NVICInit.NVIC_IRQChannel = USB_LP_CAN_RX0_IRQChannel;
 8003bb8:	2314      	movs	r3, #20
	NVIC_Init(&NVICInit);
 8003bba:	a802      	add	r0, sp, #8
	NVICInit.NVIC_IRQChannel = USB_LP_CAN_RX0_IRQChannel;
 8003bbc:	f88d 3008 	strb.w	r3, [sp, #8]
	NVICInit.NVIC_IRQChannelCmd = ENABLE;
 8003bc0:	f88d 400b 	strb.w	r4, [sp, #11]
	NVICInit.NVIC_IRQChannelPreemptionPriority = CAN_INTR_PRI;
 8003bc4:	f88d 6009 	strb.w	r6, [sp, #9]
	NVICInit.NVIC_IRQChannelSubPriority = 0;
 8003bc8:	f88d 500a 	strb.w	r5, [sp, #10]
	NVIC_Init(&NVICInit);
 8003bcc:	f7fd fb02 	bl	80011d4 <NVIC_Init>

	// activate interrupt for CAN RX FIFO 1
	NVICInit.NVIC_IRQChannel = CAN_RX1_IRQChannel;
 8003bd0:	2315      	movs	r3, #21
	NVICInit.NVIC_IRQChannelPreemptionPriority = CAN_INTR_PRI;
	NVICInit.NVIC_IRQChannelSubPriority = 0;
	NVICInit.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVICInit);
 8003bd2:	a802      	add	r0, sp, #8
	NVICInit.NVIC_IRQChannel = CAN_RX1_IRQChannel;
 8003bd4:	f88d 3008 	strb.w	r3, [sp, #8]
	NVICInit.NVIC_IRQChannelPreemptionPriority = CAN_INTR_PRI;
 8003bd8:	f88d 6009 	strb.w	r6, [sp, #9]
	NVICInit.NVIC_IRQChannelSubPriority = 0;
 8003bdc:	f88d 500a 	strb.w	r5, [sp, #10]
	NVICInit.NVIC_IRQChannelCmd = ENABLE;
 8003be0:	f88d 400b 	strb.w	r4, [sp, #11]
	NVIC_Init(&NVICInit);
 8003be4:	f7fd faf6 	bl	80011d4 <NVIC_Init>

	// activate interrupt for CAN TX Mailbox
	NVICInit.NVIC_IRQChannel = USB_HP_CAN_TX_IRQChannel;
 8003be8:	2313      	movs	r3, #19
	NVICInit.NVIC_IRQChannelPreemptionPriority = CAN_INTR_PRI;
	NVICInit.NVIC_IRQChannelSubPriority = 0;
	NVICInit.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVICInit);
 8003bea:	a802      	add	r0, sp, #8
	NVICInit.NVIC_IRQChannel = USB_HP_CAN_TX_IRQChannel;
 8003bec:	f88d 3008 	strb.w	r3, [sp, #8]
	NVICInit.NVIC_IRQChannelPreemptionPriority = CAN_INTR_PRI;
 8003bf0:	f88d 6009 	strb.w	r6, [sp, #9]
	NVICInit.NVIC_IRQChannelSubPriority = 0;
 8003bf4:	f88d 500a 	strb.w	r5, [sp, #10]
	NVICInit.NVIC_IRQChannelCmd = ENABLE;
 8003bf8:	f88d 400b 	strb.w	r4, [sp, #11]
	NVIC_Init(&NVICInit);
 8003bfc:	f7fd faea 	bl	80011d4 <NVIC_Init>

	// configure CAN interrupts
	// (enable only receive interrupts here, send interrupts later)
	CAN_ITConfig(CAN_IT_FMP0, ENABLE);
 8003c00:	4621      	mov	r1, r4
 8003c02:	2002      	movs	r0, #2
 8003c04:	f7fc fbb4 	bl	8000370 <CAN_ITConfig>
	CAN_ITConfig(CAN_IT_FMP1, ENABLE);
 8003c08:	4621      	mov	r1, r4
 8003c0a:	2010      	movs	r0, #16
 8003c0c:	f7fc fbb0 	bl	8000370 <CAN_ITConfig>
}
 8003c10:	b00b      	add	sp, #44	; 0x2c
 8003c12:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		CANFilterInit.CAN_FilterIdHigh = SecondaryID << 5;
 8003c16:	0173      	lsls	r3, r6, #5
		CAN_FilterInit(&CANFilterInit);
 8003c18:	a806      	add	r0, sp, #24
		CANFilterInit.CAN_FilterIdHigh = SecondaryID << 5;
 8003c1a:	f8ad 301c 	strh.w	r3, [sp, #28]
		CANFilterInit.CAN_FilterNumber = 1;
 8003c1e:	f8ad 5018 	strh.w	r5, [sp, #24]
		CANFilterInit.CAN_FilterScale = CAN_FilterScale_32bit;
 8003c22:	f88d 501a 	strb.w	r5, [sp, #26]
		CANFilterInit.CAN_FilterIdLow = 0;
 8003c26:	f8ad 701e 	strh.w	r7, [sp, #30]
		CANFilterInit.CAN_FilterMaskIdHigh = 0xffff;
 8003c2a:	f8ad 8020 	strh.w	r8, [sp, #32]
		CANFilterInit.CAN_FilterMaskIdLow = 0xffff;
 8003c2e:	f8ad 8022 	strh.w	r8, [sp, #34]	; 0x22
		CANFilterInit.CAN_FilterFIFOAssignment = CAN_FilterFIFO1;
 8003c32:	f8ad 5024 	strh.w	r5, [sp, #36]	; 0x24
		CANFilterInit.CAN_FilterActivation = ENABLE;
 8003c36:	f88d 5026 	strb.w	r5, [sp, #38]	; 0x26
		CAN_FilterInit(&CANFilterInit);
 8003c3a:	f7fc fb13 	bl	8000264 <CAN_FilterInit>
	CANFilterInit.CAN_FilterNumber = 2;
 8003c3e:	2302      	movs	r3, #2
 8003c40:	f8ad 3018 	strh.w	r3, [sp, #24]
	ReceiveID <<= 3;
 8003c44:	00e3      	lsls	r3, r4, #3
	CANFilterInit.CAN_FilterIdLow = ReceiveID | CAN_ID_EXT;
 8003c46:	f043 0304 	orr.w	r3, r3, #4
	CANFilterInit.CAN_FilterIdHigh = ReceiveID >> 16;
 8003c4a:	f344 344f 	sbfx	r4, r4, #13, #16
	CAN_FilterInit(&CANFilterInit);
 8003c4e:	a806      	add	r0, sp, #24
	CANFilterInit.CAN_FilterFIFOAssignment = CAN_FilterFIFO0;
 8003c50:	f8ad 7024 	strh.w	r7, [sp, #36]	; 0x24
	CANFilterInit.CAN_FilterScale = CAN_FilterScale_32bit;
 8003c54:	f88d 501a 	strb.w	r5, [sp, #26]
	CANFilterInit.CAN_FilterMaskIdHigh = 0xffff;
 8003c58:	f8ad 8020 	strh.w	r8, [sp, #32]
	CANFilterInit.CAN_FilterMaskIdLow = 0xffff;
 8003c5c:	f8ad 8022 	strh.w	r8, [sp, #34]	; 0x22
	CANFilterInit.CAN_FilterActivation = ENABLE;
 8003c60:	f88d 5026 	strb.w	r5, [sp, #38]	; 0x26
	CANFilterInit.CAN_FilterIdHigh = ReceiveID >> 16;
 8003c64:	f8ad 401c 	strh.w	r4, [sp, #28]
	CANFilterInit.CAN_FilterIdLow = ReceiveID | CAN_ID_EXT;
 8003c68:	f8ad 301e 	strh.w	r3, [sp, #30]
	CAN_FilterInit(&CANFilterInit);
 8003c6c:	f7fc fafa 	bl	8000264 <CAN_FilterInit>
	if(SecondaryID > 0)
 8003c70:	42be      	cmp	r6, r7
 8003c72:	dd9e      	ble.n	8003bb2 <can_init+0x116>
		SecondaryID <<= 3;
 8003c74:	00f3      	lsls	r3, r6, #3
		CANFilterInit.CAN_FilterIdLow = SecondaryID | CAN_ID_EXT;
 8003c76:	f043 0304 	orr.w	r3, r3, #4
 8003c7a:	f8ad 301e 	strh.w	r3, [sp, #30]
		CANFilterInit.CAN_FilterNumber = 3;
 8003c7e:	2303      	movs	r3, #3
		CANFilterInit.CAN_FilterIdHigh = SecondaryID >> 16;
 8003c80:	f346 364f 	sbfx	r6, r6, #13, #16
		CAN_FilterInit(&CANFilterInit);
 8003c84:	a806      	add	r0, sp, #24
		CANFilterInit.CAN_FilterIdHigh = SecondaryID >> 16;
 8003c86:	f8ad 601c 	strh.w	r6, [sp, #28]
		CANFilterInit.CAN_FilterScale = CAN_FilterScale_32bit;
 8003c8a:	f88d 501a 	strb.w	r5, [sp, #26]
		CANFilterInit.CAN_FilterMaskIdHigh = 0xffff;
 8003c8e:	f8ad 8020 	strh.w	r8, [sp, #32]
		CANFilterInit.CAN_FilterMaskIdLow = 0xffff;
 8003c92:	f8ad 8022 	strh.w	r8, [sp, #34]	; 0x22
		CANFilterInit.CAN_FilterFIFOAssignment = CAN_FilterFIFO1;
 8003c96:	f8ad 5024 	strh.w	r5, [sp, #36]	; 0x24
		CANFilterInit.CAN_FilterActivation = ENABLE;
 8003c9a:	f88d 5026 	strb.w	r5, [sp, #38]	; 0x26
		CANFilterInit.CAN_FilterNumber = 3;
 8003c9e:	f8ad 3018 	strh.w	r3, [sp, #24]
		CAN_FilterInit(&CANFilterInit);
 8003ca2:	f7fc fadf 	bl	8000264 <CAN_FilterInit>
 8003ca6:	e784      	b.n	8003bb2 <can_init+0x116>
			CANInit.CAN_Prescaler = 2;
 8003ca8:	2302      	movs	r3, #2
			CANInit.CAN_SJW = CAN_SJW_1tq;
 8003caa:	f88d 1013 	strb.w	r1, [sp, #19]
			CANInit.CAN_BS1 = CAN_BS1_13tq;
 8003cae:	f8ad 2014 	strh.w	r2, [sp, #20]
			CANInit.CAN_Prescaler = 2;
 8003cb2:	f8ad 3016 	strh.w	r3, [sp, #22]
			break;
 8003cb6:	e70d      	b.n	8003ad4 <can_init+0x38>
			CANInit.CAN_Prescaler = 200;
 8003cb8:	23c8      	movs	r3, #200	; 0xc8
			CANInit.CAN_SJW = CAN_SJW_1tq;
 8003cba:	f88d 1013 	strb.w	r1, [sp, #19]
			CANInit.CAN_BS1 = CAN_BS1_13tq;
 8003cbe:	f8ad 2014 	strh.w	r2, [sp, #20]
			CANInit.CAN_Prescaler = 200;
 8003cc2:	f8ad 3016 	strh.w	r3, [sp, #22]
			break;
 8003cc6:	e705      	b.n	8003ad4 <can_init+0x38>
			CANInit.CAN_Prescaler = 100;
 8003cc8:	2364      	movs	r3, #100	; 0x64
			CANInit.CAN_SJW = CAN_SJW_1tq;
 8003cca:	f88d 1013 	strb.w	r1, [sp, #19]
			CANInit.CAN_BS1 = CAN_BS1_13tq;
 8003cce:	f8ad 2014 	strh.w	r2, [sp, #20]
			CANInit.CAN_Prescaler = 100;
 8003cd2:	f8ad 3016 	strh.w	r3, [sp, #22]
			break;
 8003cd6:	e6fd      	b.n	8003ad4 <can_init+0x38>
			CANInit.CAN_Prescaler = 40;
 8003cd8:	2328      	movs	r3, #40	; 0x28
			CANInit.CAN_SJW = CAN_SJW_1tq;
 8003cda:	f88d 1013 	strb.w	r1, [sp, #19]
			CANInit.CAN_BS1 = CAN_BS1_13tq;
 8003cde:	f8ad 2014 	strh.w	r2, [sp, #20]
			CANInit.CAN_Prescaler = 40;
 8003ce2:	f8ad 3016 	strh.w	r3, [sp, #22]
			break;
 8003ce6:	e6f5      	b.n	8003ad4 <can_init+0x38>
			CANInit.CAN_Prescaler = 20;
 8003ce8:	2314      	movs	r3, #20
			CANInit.CAN_SJW = CAN_SJW_1tq;
 8003cea:	f88d 1013 	strb.w	r1, [sp, #19]
			CANInit.CAN_BS1 = CAN_BS1_13tq;
 8003cee:	f8ad 2014 	strh.w	r2, [sp, #20]
			CANInit.CAN_Prescaler = 20;
 8003cf2:	f8ad 3016 	strh.w	r3, [sp, #22]
			break;
 8003cf6:	e6ed      	b.n	8003ad4 <can_init+0x38>
			CANInit.CAN_Prescaler = 16;
 8003cf8:	2310      	movs	r3, #16
			CANInit.CAN_SJW = CAN_SJW_1tq;
 8003cfa:	f88d 1013 	strb.w	r1, [sp, #19]
			CANInit.CAN_BS1 = CAN_BS1_13tq;
 8003cfe:	f8ad 2014 	strh.w	r2, [sp, #20]
			CANInit.CAN_Prescaler = 16;
 8003d02:	f8ad 3016 	strh.w	r3, [sp, #22]
			break;
 8003d06:	e6e5      	b.n	8003ad4 <can_init+0x38>
			CANInit.CAN_Prescaler = 4;
 8003d08:	2304      	movs	r3, #4
			CANInit.CAN_SJW = CAN_SJW_1tq;
 8003d0a:	f88d 1013 	strb.w	r1, [sp, #19]
			CANInit.CAN_BS1 = CAN_BS1_13tq;
 8003d0e:	f8ad 2014 	strh.w	r2, [sp, #20]
			CANInit.CAN_Prescaler = 4;
 8003d12:	f8ad 3016 	strh.w	r3, [sp, #22]
			break;
 8003d16:	e6dd      	b.n	8003ad4 <can_init+0x38>
 8003d18:	40010c00 	.word	0x40010c00

08003d1c <can_sendMessage>:


/* send can message */
int can_sendMessage(TCanFrame *Msg)
{
 8003d1c:	b570      	push	{r4, r5, r6, lr}
	CanTxMsg CanMessage;
	int i;

	// try to send direct
	if(Msg->Ext)
 8003d1e:	7843      	ldrb	r3, [r0, #1]
{
 8003d20:	4604      	mov	r4, r0
 8003d22:	b086      	sub	sp, #24
	if(Msg->Ext)
 8003d24:	b35b      	cbz	r3, 8003d7e <can_sendMessage+0x62>
	{
		CanMessage.IDE = CAN_ID_EXT;
 8003d26:	2204      	movs	r2, #4
		CanMessage.ExtId = Msg->Id;
		CanMessage.StdId = 0;
 8003d28:	2300      	movs	r3, #0
		CanMessage.ExtId = Msg->Id;
 8003d2a:	6841      	ldr	r1, [r0, #4]
		CanMessage.IDE = CAN_ID_EXT;
 8003d2c:	f88d 200c 	strb.w	r2, [sp, #12]
		CanMessage.ExtId = Msg->Id;
 8003d30:	9102      	str	r1, [sp, #8]
		CanMessage.StdId = 0;
 8003d32:	9301      	str	r3, [sp, #4]
	if(Msg->Rtr)
		CanMessage.RTR = CAN_RTR_REMOTE;
	else
		CanMessage.RTR = CAN_RTR_DATA;

	CanMessage.DLC = Msg->Dlc;
 8003d34:	4622      	mov	r2, r4
	if(Msg->Rtr)
 8003d36:	78a3      	ldrb	r3, [r4, #2]
	for(i=0; i<8; i++)
		CanMessage.Data[i] = Msg->Data[i];
 8003d38:	68a1      	ldr	r1, [r4, #8]
		CanMessage.RTR = CAN_RTR_REMOTE;
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	bf18      	it	ne
 8003d3e:	2302      	movne	r3, #2
		CanMessage.Data[i] = Msg->Data[i];
 8003d40:	f8cd 100f 	str.w	r1, [sp, #15]
	CanMessage.DLC = Msg->Dlc;
 8003d44:	f812 1b08 	ldrb.w	r1, [r2], #8

	if(CAN_Transmit(&CanMessage) != CAN_NO_MB)
 8003d48:	a801      	add	r0, sp, #4
		CanMessage.Data[i] = Msg->Data[i];
 8003d4a:	6852      	ldr	r2, [r2, #4]
 8003d4c:	f88d 300d 	strb.w	r3, [sp, #13]
 8003d50:	f8cd 2013 	str.w	r2, [sp, #19]
	CanMessage.DLC = Msg->Dlc;
 8003d54:	f88d 100e 	strb.w	r1, [sp, #14]
	if(CAN_Transmit(&CanMessage) != CAN_NO_MB)
 8003d58:	f7fc fb16 	bl	8000388 <CAN_Transmit>
 8003d5c:	2804      	cmp	r0, #4
 8003d5e:	d114      	bne.n	8003d8a <can_sendMessage+0x6e>
		return true;

	// if transmit mailboxes are full: use software buffer, activate Tx-interrupt
	i = CanTxWritePtr+1;
 8003d60:	4e15      	ldr	r6, [pc, #84]	; (8003db8 <can_sendMessage+0x9c>)
 8003d62:	f8d6 308c 	ldr.w	r3, [r6, #140]	; 0x8c
	if(i==CAN_TX_BUF_SIZE)
		i=0;

	// write into buffer, if not full
	if(i != CanTxReadPtr)
 8003d66:	f8d6 2088 	ldr.w	r2, [r6, #136]	; 0x88
		i=0;
 8003d6a:	2b07      	cmp	r3, #7
	i = CanTxWritePtr+1;
 8003d6c:	f103 0501 	add.w	r5, r3, #1
		i=0;
 8003d70:	bf08      	it	eq
 8003d72:	2500      	moveq	r5, #0
	if(i != CanTxReadPtr)
 8003d74:	42aa      	cmp	r2, r5
 8003d76:	d10b      	bne.n	8003d90 <can_sendMessage+0x74>
		CAN_ITConfig(CAN_IT_TME, ENABLE);

		return true;
	}
	else
		return false;
 8003d78:	2000      	movs	r0, #0
}
 8003d7a:	b006      	add	sp, #24
 8003d7c:	bd70      	pop	{r4, r5, r6, pc}
		CanMessage.StdId = Msg->Id;
 8003d7e:	6842      	ldr	r2, [r0, #4]
		CanMessage.IDE = CAN_ID_STD;
 8003d80:	f88d 300c 	strb.w	r3, [sp, #12]
		CanMessage.ExtId = 0;
 8003d84:	e9cd 2301 	strd	r2, r3, [sp, #4]
 8003d88:	e7d4      	b.n	8003d34 <can_sendMessage+0x18>
		return true;
 8003d8a:	2001      	movs	r0, #1
}
 8003d8c:	b006      	add	sp, #24
 8003d8e:	bd70      	pop	{r4, r5, r6, pc}
		CanTxBuffer[CanTxWritePtr] = *Msg;
 8003d90:	f8d6 308c 	ldr.w	r3, [r6, #140]	; 0x8c
 8003d94:	eb06 1c03 	add.w	ip, r6, r3, lsl #4
 8003d98:	f10c 0c90 	add.w	ip, ip, #144	; 0x90
 8003d9c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8003da0:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
		CAN_ITConfig(CAN_IT_TME, ENABLE);
 8003da4:	2101      	movs	r1, #1
 8003da6:	4608      	mov	r0, r1
		CanTxWritePtr = i;
 8003da8:	f8c6 508c 	str.w	r5, [r6, #140]	; 0x8c
		CAN_ITConfig(CAN_IT_TME, ENABLE);
 8003dac:	f7fc fae0 	bl	8000370 <CAN_ITConfig>
		return true;
 8003db0:	2001      	movs	r0, #1
}
 8003db2:	b006      	add	sp, #24
 8003db4:	bd70      	pop	{r4, r5, r6, pc}
 8003db6:	bf00      	nop
 8003db8:	20000164 	.word	0x20000164

08003dbc <can_getMessage>:

/* get CAN message */
int can_getMessage(TCanFrame *Msg)
{
 8003dbc:	b410      	push	{r4}
	// is buffer empty?
	if(CanRxReadPtr == CanRxWritePtr)
 8003dbe:	4c0e      	ldr	r4, [pc, #56]	; (8003df8 <can_getMessage+0x3c>)
 8003dc0:	6862      	ldr	r2, [r4, #4]
 8003dc2:	6823      	ldr	r3, [r4, #0]
 8003dc4:	429a      	cmp	r2, r3
 8003dc6:	d014      	beq.n	8003df2 <can_getMessage+0x36>
		return false;

	*Msg = CanRxBuffer[CanRxReadPtr++];
 8003dc8:	4684      	mov	ip, r0
 8003dca:	6863      	ldr	r3, [r4, #4]
 8003dcc:	1c5a      	adds	r2, r3, #1
 8003dce:	eb04 1303 	add.w	r3, r4, r3, lsl #4
 8003dd2:	6062      	str	r2, [r4, #4]
 8003dd4:	3308      	adds	r3, #8
 8003dd6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003dd8:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	if(CanRxReadPtr == CAN_RX_BUF_SIZE)
 8003ddc:	6863      	ldr	r3, [r4, #4]
 8003dde:	2b08      	cmp	r3, #8
 8003de0:	d002      	beq.n	8003de8 <can_getMessage+0x2c>
		CanRxReadPtr=0;  // Ringbuffer

	return true;
 8003de2:	2001      	movs	r0, #1
}
 8003de4:	bc10      	pop	{r4}
 8003de6:	4770      	bx	lr
		CanRxReadPtr=0;  // Ringbuffer
 8003de8:	2300      	movs	r3, #0
	return true;
 8003dea:	2001      	movs	r0, #1
		CanRxReadPtr=0;  // Ringbuffer
 8003dec:	6063      	str	r3, [r4, #4]
}
 8003dee:	bc10      	pop	{r4}
 8003df0:	4770      	bx	lr
		return false;
 8003df2:	2000      	movs	r0, #0
}
 8003df4:	bc10      	pop	{r4}
 8003df6:	4770      	bx	lr
 8003df8:	20000164 	.word	0x20000164

08003dfc <spi_init>:
 *      Author: ED
 */
#include "SPI.h"

void spi_init()
{
 8003dfc:	b5f0      	push	{r4, r5, r6, r7, lr}
	// enable clock for SPI2
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_SPI2, ENABLE);
 8003dfe:	2101      	movs	r1, #1
{
 8003e00:	b087      	sub	sp, #28
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_SPI2, ENABLE);
 8003e02:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003e06:	f7fd fd09 	bl	800181c <RCC_APB1PeriphClockCmd>

	// enable clock for GPIOB
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);
 8003e0a:	2101      	movs	r1, #1
 8003e0c:	2008      	movs	r0, #8
 8003e0e:	f7fd fcf9 	bl	8001804 <RCC_APB2PeriphClockCmd>

	// use pins B13..B15 for SPI2
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_13|GPIO_Pin_15;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8003e12:	f641 0703 	movw	r7, #6147	; 0x1803
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_13|GPIO_Pin_15;
 8003e16:	f44f 4320 	mov.w	r3, #40960	; 0xa000
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003e1a:	4e1c      	ldr	r6, [pc, #112]	; (8003e8c <spi_init+0x90>)
 8003e1c:	4669      	mov	r1, sp
 8003e1e:	4630      	mov	r0, r6
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_13|GPIO_Pin_15;
 8003e20:	f8ad 3000 	strh.w	r3, [sp]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8003e24:	f8ad 7002 	strh.w	r7, [sp, #2]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003e28:	f7fd f8a8 	bl	8000f7c <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_14;
 8003e2c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003e30:	4669      	mov	r1, sp
 8003e32:	4630      	mov	r0, r6
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_14;
 8003e34:	f8ad 3000 	strh.w	r3, [sp]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8003e38:	f8ad 7002 	strh.w	r7, [sp, #2]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003e3c:	f7fd f89e 	bl	8000f7c <GPIO_Init>
	// initialize SPI2
	SPI_InitTypeDef SPIInit;
	SPIInit.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
	SPIInit.SPI_Mode = SPI_Mode_Master;
	SPIInit.SPI_DataSize = SPI_DataSize_8b;
	SPIInit.SPI_CPOL = SPI_CPOL_High;
 8003e40:	2202      	movs	r2, #2
	SPIInit.SPI_Mode = SPI_Mode_Master;
 8003e42:	f44f 7182 	mov.w	r1, #260	; 0x104
	SPIInit.SPI_CPHA = SPI_CPHA_2Edge;
	SPIInit.SPI_NSS = SPI_NSS_Soft;
 8003e46:	f44f 7000 	mov.w	r0, #512	; 0x200
	SPIInit.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8003e4a:	2300      	movs	r3, #0
	SPIInit.SPI_CPHA = SPI_CPHA_2Edge;
 8003e4c:	2501      	movs	r5, #1
	SPIInit.SPI_CPOL = SPI_CPOL_High;
 8003e4e:	f8ad 200a 	strh.w	r2, [sp, #10]
	SPIInit.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_16;
 8003e52:	2218      	movs	r2, #24
	SPIInit.SPI_FirstBit = SPI_FirstBit_MSB;
	SPIInit.SPI_CRCPolynomial = 0;
	SPI_Init(SPI2, &SPIInit);
 8003e54:	4c0e      	ldr	r4, [pc, #56]	; (8003e90 <spi_init+0x94>)
	SPIInit.SPI_NSS = SPI_NSS_Soft;
 8003e56:	f8ad 000e 	strh.w	r0, [sp, #14]
	SPIInit.SPI_Mode = SPI_Mode_Master;
 8003e5a:	f8ad 1006 	strh.w	r1, [sp, #6]
	SPI_Init(SPI2, &SPIInit);
 8003e5e:	4620      	mov	r0, r4
 8003e60:	a901      	add	r1, sp, #4
	SPIInit.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8003e62:	f8ad 3004 	strh.w	r3, [sp, #4]
	SPIInit.SPI_DataSize = SPI_DataSize_8b;
 8003e66:	f8ad 3008 	strh.w	r3, [sp, #8]
	SPIInit.SPI_FirstBit = SPI_FirstBit_MSB;
 8003e6a:	f8ad 3012 	strh.w	r3, [sp, #18]
	SPIInit.SPI_CRCPolynomial = 0;
 8003e6e:	f8ad 3014 	strh.w	r3, [sp, #20]
	SPIInit.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_16;
 8003e72:	f8ad 2010 	strh.w	r2, [sp, #16]
	SPIInit.SPI_CPHA = SPI_CPHA_2Edge;
 8003e76:	f8ad 500c 	strh.w	r5, [sp, #12]
	SPI_Init(SPI2, &SPIInit);
 8003e7a:	f7fe fddf 	bl	8002a3c <SPI_Init>

	SPI_Cmd(SPI2, ENABLE);
 8003e7e:	4629      	mov	r1, r5
 8003e80:	4620      	mov	r0, r4
 8003e82:	f7fe fe71 	bl	8002b68 <SPI_Cmd>
}
 8003e86:	b007      	add	sp, #28
 8003e88:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003e8a:	bf00      	nop
 8003e8c:	40010c00 	.word	0x40010c00
 8003e90:	40003800 	.word	0x40003800

08003e94 <eeprom_spi_readWriteByte>:

uint8_t eeprom_spi_readWriteByte(uint8_t data, uint8_t lastTransfer)
{
 8003e94:	b570      	push	{r4, r5, r6, lr}
 8003e96:	4606      	mov	r6, r0
 8003e98:	460d      	mov	r5, r1
	SPI_TypeDef *spiChannel = SPI2;

	// set CS signal low
	tmcm_enableCsMem();

	while(SPI_I2S_GetFlagStatus(spiChannel, SPI_I2S_FLAG_TXE)==RESET);
 8003e9a:	4c0f      	ldr	r4, [pc, #60]	; (8003ed8 <eeprom_spi_readWriteByte+0x44>)
	tmcm_enableCsMem();
 8003e9c:	f7ff fb36 	bl	800350c <tmcm_enableCsMem>
	while(SPI_I2S_GetFlagStatus(spiChannel, SPI_I2S_FLAG_TXE)==RESET);
 8003ea0:	2102      	movs	r1, #2
 8003ea2:	4620      	mov	r0, r4
 8003ea4:	f7fe fef4 	bl	8002c90 <SPI_I2S_GetFlagStatus>
 8003ea8:	2800      	cmp	r0, #0
 8003eaa:	d0f9      	beq.n	8003ea0 <eeprom_spi_readWriteByte+0xc>
	SPI_I2S_SendData(spiChannel, data);
 8003eac:	4631      	mov	r1, r6
 8003eae:	480a      	ldr	r0, [pc, #40]	; (8003ed8 <eeprom_spi_readWriteByte+0x44>)
 8003eb0:	f7fe fe90 	bl	8002bd4 <SPI_I2S_SendData>
	while(SPI_I2S_GetFlagStatus(spiChannel, SPI_I2S_FLAG_RXNE)==RESET);
 8003eb4:	4c08      	ldr	r4, [pc, #32]	; (8003ed8 <eeprom_spi_readWriteByte+0x44>)
 8003eb6:	2101      	movs	r1, #1
 8003eb8:	4620      	mov	r0, r4
 8003eba:	f7fe fee9 	bl	8002c90 <SPI_I2S_GetFlagStatus>
 8003ebe:	2800      	cmp	r0, #0
 8003ec0:	d0f9      	beq.n	8003eb6 <eeprom_spi_readWriteByte+0x22>
	u8 data2 = SPI_I2S_ReceiveData(spiChannel);
 8003ec2:	4805      	ldr	r0, [pc, #20]	; (8003ed8 <eeprom_spi_readWriteByte+0x44>)
 8003ec4:	f7fe fe88 	bl	8002bd8 <SPI_I2S_ReceiveData>
 8003ec8:	b2c4      	uxtb	r4, r0

	// set CS signal high after last transfer
	if(lastTransfer)
 8003eca:	b90d      	cbnz	r5, 8003ed0 <eeprom_spi_readWriteByte+0x3c>
		tmcm_disableCsMem();

	return data2;
}
 8003ecc:	4620      	mov	r0, r4
 8003ece:	bd70      	pop	{r4, r5, r6, pc}
		tmcm_disableCsMem();
 8003ed0:	f7ff fb24 	bl	800351c <tmcm_disableCsMem>
}
 8003ed4:	4620      	mov	r0, r4
 8003ed6:	bd70      	pop	{r4, r5, r6, pc}
 8003ed8:	40003800 	.word	0x40003800

08003edc <weasel_spi_readWriteByte>:

uint8_t weasel_spi_readWriteByte(uint8_t data, uint8_t lastTransfer)
{
 8003edc:	b570      	push	{r4, r5, r6, lr}
 8003ede:	4606      	mov	r6, r0
 8003ee0:	460d      	mov	r5, r1
	SPI_TypeDef *spiChannel = SPI2;

	// set CS signal low
	tmcm_enableCsWeasel();

	while(SPI_I2S_GetFlagStatus(spiChannel, SPI_I2S_FLAG_TXE)==RESET);
 8003ee2:	4c0f      	ldr	r4, [pc, #60]	; (8003f20 <weasel_spi_readWriteByte+0x44>)
	tmcm_enableCsWeasel();
 8003ee4:	f7ff fc34 	bl	8003750 <tmcm_enableCsWeasel>
	while(SPI_I2S_GetFlagStatus(spiChannel, SPI_I2S_FLAG_TXE)==RESET);
 8003ee8:	2102      	movs	r1, #2
 8003eea:	4620      	mov	r0, r4
 8003eec:	f7fe fed0 	bl	8002c90 <SPI_I2S_GetFlagStatus>
 8003ef0:	2800      	cmp	r0, #0
 8003ef2:	d0f9      	beq.n	8003ee8 <weasel_spi_readWriteByte+0xc>
	SPI_I2S_SendData(spiChannel, data);
 8003ef4:	4631      	mov	r1, r6
 8003ef6:	480a      	ldr	r0, [pc, #40]	; (8003f20 <weasel_spi_readWriteByte+0x44>)
 8003ef8:	f7fe fe6c 	bl	8002bd4 <SPI_I2S_SendData>
	while(SPI_I2S_GetFlagStatus(spiChannel, SPI_I2S_FLAG_RXNE)==RESET);
 8003efc:	4c08      	ldr	r4, [pc, #32]	; (8003f20 <weasel_spi_readWriteByte+0x44>)
 8003efe:	2101      	movs	r1, #1
 8003f00:	4620      	mov	r0, r4
 8003f02:	f7fe fec5 	bl	8002c90 <SPI_I2S_GetFlagStatus>
 8003f06:	2800      	cmp	r0, #0
 8003f08:	d0f9      	beq.n	8003efe <weasel_spi_readWriteByte+0x22>
	u8 data2 = SPI_I2S_ReceiveData(spiChannel);
 8003f0a:	4805      	ldr	r0, [pc, #20]	; (8003f20 <weasel_spi_readWriteByte+0x44>)
 8003f0c:	f7fe fe64 	bl	8002bd8 <SPI_I2S_ReceiveData>
 8003f10:	b2c4      	uxtb	r4, r0

	// set CS signal high after last transfer
	if(lastTransfer)
 8003f12:	b90d      	cbnz	r5, 8003f18 <weasel_spi_readWriteByte+0x3c>
		tmcm_disableCsWeasel();

	return data2;
}
 8003f14:	4620      	mov	r0, r4
 8003f16:	bd70      	pop	{r4, r5, r6, pc}
		tmcm_disableCsWeasel();
 8003f18:	f7ff fc20 	bl	800375c <tmcm_disableCsWeasel>
}
 8003f1c:	4620      	mov	r0, r4
 8003f1e:	bd70      	pop	{r4, r5, r6, pc}
 8003f20:	40003800 	.word	0x40003800

08003f24 <dragon_spi_readWriteByte>:

uint8_t dragon_spi_readWriteByte(uint8_t data, uint8_t lastTransfer)
{
 8003f24:	b570      	push	{r4, r5, r6, lr}
 8003f26:	4606      	mov	r6, r0
 8003f28:	460d      	mov	r5, r1
	SPI_TypeDef *spiChannel = SPI2;

	// set CS signal low
	tmcm_enableCsDragon();

	while(SPI_I2S_GetFlagStatus(spiChannel, SPI_I2S_FLAG_TXE)==RESET);
 8003f2a:	4c0f      	ldr	r4, [pc, #60]	; (8003f68 <dragon_spi_readWriteByte+0x44>)
	tmcm_enableCsDragon();
 8003f2c:	f7ff fc1c 	bl	8003768 <tmcm_enableCsDragon>
	while(SPI_I2S_GetFlagStatus(spiChannel, SPI_I2S_FLAG_TXE)==RESET);
 8003f30:	2102      	movs	r1, #2
 8003f32:	4620      	mov	r0, r4
 8003f34:	f7fe feac 	bl	8002c90 <SPI_I2S_GetFlagStatus>
 8003f38:	2800      	cmp	r0, #0
 8003f3a:	d0f9      	beq.n	8003f30 <dragon_spi_readWriteByte+0xc>
	SPI_I2S_SendData(spiChannel, data);
 8003f3c:	4631      	mov	r1, r6
 8003f3e:	480a      	ldr	r0, [pc, #40]	; (8003f68 <dragon_spi_readWriteByte+0x44>)
 8003f40:	f7fe fe48 	bl	8002bd4 <SPI_I2S_SendData>
	while(SPI_I2S_GetFlagStatus(spiChannel, SPI_I2S_FLAG_RXNE)==RESET);
 8003f44:	4c08      	ldr	r4, [pc, #32]	; (8003f68 <dragon_spi_readWriteByte+0x44>)
 8003f46:	2101      	movs	r1, #1
 8003f48:	4620      	mov	r0, r4
 8003f4a:	f7fe fea1 	bl	8002c90 <SPI_I2S_GetFlagStatus>
 8003f4e:	2800      	cmp	r0, #0
 8003f50:	d0f9      	beq.n	8003f46 <dragon_spi_readWriteByte+0x22>
	u8 data2 = SPI_I2S_ReceiveData(spiChannel);
 8003f52:	4805      	ldr	r0, [pc, #20]	; (8003f68 <dragon_spi_readWriteByte+0x44>)
 8003f54:	f7fe fe40 	bl	8002bd8 <SPI_I2S_ReceiveData>
 8003f58:	b2c4      	uxtb	r4, r0

	// set CS signal high after last transfer
	if(lastTransfer)
 8003f5a:	b90d      	cbnz	r5, 8003f60 <dragon_spi_readWriteByte+0x3c>
		tmcm_disableCsDragon();

	return data2;
}
 8003f5c:	4620      	mov	r0, r4
 8003f5e:	bd70      	pop	{r4, r5, r6, pc}
		tmcm_disableCsDragon();
 8003f60:	f7ff fc0a 	bl	8003778 <tmcm_disableCsDragon>
}
 8003f64:	4620      	mov	r0, r4
 8003f66:	bd70      	pop	{r4, r5, r6, pc}
 8003f68:	40003800 	.word	0x40003800

08003f6c <uart_init>:
	void __attribute__ ((interrupt))USART1_IRQHandler(void);
#endif

/* initialize UART3 (bitrate code: 0..11) */
void uart_init(uint32_t baudRate)
{
 8003f6c:	b570      	push	{r4, r5, r6, lr}
 8003f6e:	4605      	mov	r5, r0
#ifdef USE_UART1_PB6_PB7

	actualUart = USART1;
 8003f70:	4c51      	ldr	r4, [pc, #324]	; (80040b8 <uart_init+0x14c>)
 8003f72:	4852      	ldr	r0, [pc, #328]	; (80040bc <uart_init+0x150>)
{
 8003f74:	b086      	sub	sp, #24
	actualUart = USART1;
 8003f76:	6020      	str	r0, [r4, #0]

	// activate UART1 and GPIOB
	USART_DeInit(USART1);
 8003f78:	f7fe fb5c 	bl	8002634 <USART_DeInit>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB | RCC_APB2Periph_AFIO, ENABLE);
 8003f7c:	2101      	movs	r1, #1
 8003f7e:	2009      	movs	r0, #9
 8003f80:	f7fd fc40 	bl	8001804 <RCC_APB2PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE);
 8003f84:	2101      	movs	r1, #1
 8003f86:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003f8a:	f7fd fc3b 	bl	8001804 <RCC_APB2PeriphClockCmd>
	GPIO_PinRemapConfig(GPIO_Remap_USART1, ENABLE);
 8003f8e:	2101      	movs	r1, #1
 8003f90:	2004      	movs	r0, #4
 8003f92:	f7fd f899 	bl	80010c8 <GPIO_PinRemapConfig>

	// assign UART1-Pins (PB6 and PB7)
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6;
 8003f96:	2340      	movs	r3, #64	; 0x40
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8003f98:	f641 0203 	movw	r2, #6147	; 0x1803
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003f9c:	4669      	mov	r1, sp
 8003f9e:	4848      	ldr	r0, [pc, #288]	; (80040c0 <uart_init+0x154>)
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8003fa0:	f8ad 2002 	strh.w	r2, [sp, #2]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6;
 8003fa4:	f8ad 3000 	strh.w	r3, [sp]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003fa8:	f7fc ffe8 	bl	8000f7c <GPIO_Init>

	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8003fac:	2304      	movs	r3, #4
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_7;
 8003fae:	2280      	movs	r2, #128	; 0x80
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003fb0:	4669      	mov	r1, sp
 8003fb2:	4843      	ldr	r0, [pc, #268]	; (80040c0 <uart_init+0x154>)
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_7;
 8003fb4:	f8ad 2000 	strh.w	r2, [sp]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8003fb8:	f88d 3003 	strb.w	r3, [sp, #3]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003fbc:	f7fc ffde 	bl	8000f7c <GPIO_Init>
	#error "UART pins not defined!"
#endif

	// configure UART
	USART_InitTypeDef  UART_InitStructure;
	USART_StructInit(&UART_InitStructure);
 8003fc0:	a802      	add	r0, sp, #8
 8003fc2:	f7fe fbd7 	bl	8002774 <USART_StructInit>
	switch(baudRate)
 8003fc6:	1e68      	subs	r0, r5, #1
 8003fc8:	280a      	cmp	r0, #10
 8003fca:	d871      	bhi.n	80040b0 <uart_init+0x144>
 8003fcc:	e8df f000 	tbb	[pc, r0]
 8003fd0:	5b585506 	.word	0x5b585506
 8003fd4:	6764615e 	.word	0x6764615e
 8003fd8:	6c6a      	.short	0x6c6a
 8003fda:	6e          	.byte	0x6e
 8003fdb:	00          	.byte	0x00
 8003fdc:	f44f 53e1 	mov.w	r3, #7200	; 0x1c20
	UART_InitStructure.USART_BaudRate >>= 1;
#else
	// do not adapt baudrate
#endif

	USART_Init(actualUart, &UART_InitStructure);
 8003fe0:	a902      	add	r1, sp, #8
 8003fe2:	6820      	ldr	r0, [r4, #0]
	NVIC_InitTypeDef NVIC_InitStructure;
#ifdef USE_UART1_PB6_PB7
		NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
#endif
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = UART_INTR_PRI;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8003fe4:	2500      	movs	r5, #0
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8003fe6:	2601      	movs	r6, #1
	UART_InitStructure.USART_BaudRate >>= 1;
 8003fe8:	9302      	str	r3, [sp, #8]
	USART_Init(actualUart, &UART_InitStructure);
 8003fea:	f7fe fb79 	bl	80026e0 <USART_Init>
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = UART_INTR_PRI;
 8003fee:	2305      	movs	r3, #5
		NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
 8003ff0:	2225      	movs	r2, #37	; 0x25
	NVIC_Init(&NVIC_InitStructure);
 8003ff2:	a801      	add	r0, sp, #4
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = UART_INTR_PRI;
 8003ff4:	f88d 3005 	strb.w	r3, [sp, #5]
		NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
 8003ff8:	f88d 2004 	strb.w	r2, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8003ffc:	f88d 5006 	strb.w	r5, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8004000:	f88d 6007 	strb.w	r6, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 8004004:	f7fd f8e6 	bl	80011d4 <NVIC_Init>

	USART_ClearFlag(actualUart, USART_FLAG_CTS | USART_FLAG_LBD  | USART_FLAG_TXE  |
 8004008:	6820      	ldr	r0, [r4, #0]
 800400a:	f240 31ff 	movw	r1, #1023	; 0x3ff
 800400e:	f7fe fcb3 	bl	8002978 <USART_ClearFlag>
			USART_FLAG_TC  | USART_FLAG_RXNE | USART_FLAG_IDLE |
			USART_FLAG_ORE | USART_FLAG_NE   | USART_FLAG_FE | USART_FLAG_PE);

	USART_ITConfig(actualUart,USART_IT_PE  ,DISABLE);
 8004012:	462a      	mov	r2, r5
 8004014:	6820      	ldr	r0, [r4, #0]
 8004016:	2128      	movs	r1, #40	; 0x28
 8004018:	f7fe fbde 	bl	80027d8 <USART_ITConfig>
	USART_ITConfig(actualUart,USART_IT_TXE ,ENABLE);
 800401c:	4632      	mov	r2, r6
 800401e:	6820      	ldr	r0, [r4, #0]
 8004020:	f240 7127 	movw	r1, #1831	; 0x727
 8004024:	f7fe fbd8 	bl	80027d8 <USART_ITConfig>
	USART_ITConfig(actualUart,USART_IT_TC  ,ENABLE);
 8004028:	4632      	mov	r2, r6
 800402a:	6820      	ldr	r0, [r4, #0]
 800402c:	f240 6126 	movw	r1, #1574	; 0x626
 8004030:	f7fe fbd2 	bl	80027d8 <USART_ITConfig>
	USART_ITConfig(actualUart,USART_IT_RXNE,ENABLE);
 8004034:	4632      	mov	r2, r6
 8004036:	6820      	ldr	r0, [r4, #0]
 8004038:	f240 5125 	movw	r1, #1317	; 0x525
 800403c:	f7fe fbcc 	bl	80027d8 <USART_ITConfig>
	USART_ITConfig(actualUart,USART_IT_IDLE,DISABLE);
 8004040:	462a      	mov	r2, r5
 8004042:	6820      	ldr	r0, [r4, #0]
 8004044:	f240 4124 	movw	r1, #1060	; 0x424
 8004048:	f7fe fbc6 	bl	80027d8 <USART_ITConfig>
	USART_ITConfig(actualUart,USART_IT_LBD ,DISABLE);
 800404c:	462a      	mov	r2, r5
 800404e:	6820      	ldr	r0, [r4, #0]
 8004050:	f640 0146 	movw	r1, #2118	; 0x846
 8004054:	f7fe fbc0 	bl	80027d8 <USART_ITConfig>
	USART_ITConfig(actualUart,USART_IT_CTS ,DISABLE);
 8004058:	462a      	mov	r2, r5
 800405a:	6820      	ldr	r0, [r4, #0]
 800405c:	f640 116a 	movw	r1, #2410	; 0x96a
 8004060:	f7fe fbba 	bl	80027d8 <USART_ITConfig>
	USART_ITConfig(actualUart,USART_IT_ERR ,DISABLE);
 8004064:	462a      	mov	r2, r5
 8004066:	6820      	ldr	r0, [r4, #0]
 8004068:	2160      	movs	r1, #96	; 0x60
 800406a:	f7fe fbb5 	bl	80027d8 <USART_ITConfig>

	USART_Cmd(actualUart, ENABLE);
 800406e:	4631      	mov	r1, r6
 8004070:	6820      	ldr	r0, [r4, #0]
 8004072:	f7fe fba3 	bl	80027bc <USART_Cmd>
}
 8004076:	b006      	add	sp, #24
 8004078:	bd70      	pop	{r4, r5, r6, pc}
    		break;
 800407a:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 800407e:	e7af      	b.n	8003fe0 <uart_init+0x74>
    		break;
 8004080:	f44f 5361 	mov.w	r3, #14400	; 0x3840
 8004084:	e7ac      	b.n	8003fe0 <uart_init+0x74>
    		break;
 8004086:	f44f 4396 	mov.w	r3, #19200	; 0x4b00
 800408a:	e7a9      	b.n	8003fe0 <uart_init+0x74>
    		break;
 800408c:	f44f 43e1 	mov.w	r3, #28800	; 0x7080
 8004090:	e7a6      	b.n	8003fe0 <uart_init+0x74>
    		break;
 8004092:	f44f 4316 	mov.w	r3, #38400	; 0x9600
 8004096:	e7a3      	b.n	8003fe0 <uart_init+0x74>
    		break;
 8004098:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 800409c:	e7a0      	b.n	8003fe0 <uart_init+0x74>
    		break;
 800409e:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80040a2:	e79d      	b.n	8003fe0 <uart_init+0x74>
    		break;
 80040a4:	4b07      	ldr	r3, [pc, #28]	; (80040c4 <uart_init+0x158>)
 80040a6:	e79b      	b.n	8003fe0 <uart_init+0x74>
    		break;
 80040a8:	4b07      	ldr	r3, [pc, #28]	; (80040c8 <uart_init+0x15c>)
 80040aa:	e799      	b.n	8003fe0 <uart_init+0x74>
    		break;
 80040ac:	4b07      	ldr	r3, [pc, #28]	; (80040cc <uart_init+0x160>)
 80040ae:	e797      	b.n	8003fe0 <uart_init+0x74>
	switch(baudRate)
 80040b0:	f44f 5396 	mov.w	r3, #4800	; 0x12c0
 80040b4:	e794      	b.n	8003fe0 <uart_init+0x74>
 80040b6:	bf00      	nop
 80040b8:	2000000c 	.word	0x2000000c
 80040bc:	40013800 	.word	0x40013800
 80040c0:	40010c00 	.word	0x40010c00
 80040c4:	0001e848 	.word	0x0001e848
 80040c8:	0003d090 	.word	0x0003d090
 80040cc:	0007a120 	.word	0x0007a120

080040d0 <USART1_IRQHandler>:

#ifdef USE_UART1_PB6_PB7
void USART1_IRQHandler()
#endif
{
 80040d0:	4668      	mov	r0, sp
 80040d2:	f020 0107 	bic.w	r1, r0, #7
 80040d6:	468d      	mov	sp, r1
 80040d8:	b531      	push	{r0, r4, r5, lr}
	int i;

	//Ist ein Zeichen  abgekommen?
	if(actualUart->SR & USART_FLAG_RXNE)
 80040da:	4d28      	ldr	r5, [pc, #160]	; (800417c <USART1_IRQHandler+0xac>)
 80040dc:	6828      	ldr	r0, [r5, #0]
 80040de:	8803      	ldrh	r3, [r0, #0]
 80040e0:	0699      	lsls	r1, r3, #26
 80040e2:	d41b      	bmi.n	800411c <USART1_IRQHandler+0x4c>
			UARTTimeoutTimer=UART_TIMEOUT_VALUE;
		}
	}

	//Kann das nchste Zeichen gesendet werden?
	if(actualUart->SR & USART_FLAG_TXE)
 80040e4:	8803      	ldrh	r3, [r0, #0]
 80040e6:	061a      	lsls	r2, r3, #24
 80040e8:	d511      	bpl.n	800410e <USART1_IRQHandler+0x3e>
	{
		if(UARTTxWritePtr != UARTTxReadPtr)
 80040ea:	4c25      	ldr	r4, [pc, #148]	; (8004180 <USART1_IRQHandler+0xb0>)
 80040ec:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80040ee:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80040f0:	429a      	cmp	r2, r3
 80040f2:	d036      	beq.n	8004162 <USART1_IRQHandler+0x92>
		{
			tmcm_setUartToSendMode();
 80040f4:	f7ff fa04 	bl	8003500 <tmcm_setUartToSendMode>
			actualUart->DR=UARTTxBuffer[UARTTxReadPtr++];
 80040f8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80040fa:	6828      	ldr	r0, [r5, #0]
 80040fc:	1c5a      	adds	r2, r3, #1
 80040fe:	6322      	str	r2, [r4, #48]	; 0x30
 8004100:	4423      	add	r3, r4
 8004102:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004106:	8083      	strh	r3, [r0, #4]
			if(UARTTxReadPtr==UART_BUFFER_SIZE)
 8004108:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800410a:	2b20      	cmp	r3, #32
 800410c:	d033      	beq.n	8004176 <USART1_IRQHandler+0xa6>
			USART_ITConfig(actualUart, USART_IT_TXE ,DISABLE);
		}
	}

	//Allerletztes Bit gesendet?
	if(actualUart->SR & USART_FLAG_TC)
 800410e:	8803      	ldrh	r3, [r0, #0]
 8004110:	065b      	lsls	r3, r3, #25
 8004112:	d41a      	bmi.n	800414a <USART1_IRQHandler+0x7a>
		if(UARTTxReadPtr==UARTTxWritePtr)
		{
			tmcm_setUartToReceiveMode();
		}
	}
}
 8004114:	e8bd 4031 	ldmia.w	sp!, {r0, r4, r5, lr}
 8004118:	4685      	mov	sp, r0
 800411a:	4770      	bx	lr
		if(tmcm_isUartSending())
 800411c:	f7ff f9f4 	bl	8003508 <tmcm_isUartSending>
 8004120:	bb30      	cbnz	r0, 8004170 <USART1_IRQHandler+0xa0>
			i = UARTRxWritePtr+1;
 8004122:	4b17      	ldr	r3, [pc, #92]	; (8004180 <USART1_IRQHandler+0xb0>)
 8004124:	6819      	ldr	r1, [r3, #0]
			if(i!=UARTRxReadPtr)
 8004126:	6858      	ldr	r0, [r3, #4]
			if(i==UART_BUFFER_SIZE) i=0;
 8004128:	291f      	cmp	r1, #31
			i = UARTRxWritePtr+1;
 800412a:	f101 0201 	add.w	r2, r1, #1
			if(i==UART_BUFFER_SIZE) i=0;
 800412e:	bf08      	it	eq
 8004130:	2200      	moveq	r2, #0
			if(i!=UARTRxReadPtr)
 8004132:	4290      	cmp	r0, r2
				UARTRxBuffer[UARTRxWritePtr]=actualUart->DR;
 8004134:	6828      	ldr	r0, [r5, #0]
			if(i!=UARTRxReadPtr)
 8004136:	d005      	beq.n	8004144 <USART1_IRQHandler+0x74>
				UARTRxBuffer[UARTRxWritePtr]=actualUart->DR;
 8004138:	8884      	ldrh	r4, [r0, #4]
 800413a:	6819      	ldr	r1, [r3, #0]
 800413c:	b2e4      	uxtb	r4, r4
 800413e:	4419      	add	r1, r3
 8004140:	720c      	strb	r4, [r1, #8]
				UARTRxWritePtr=i;
 8004142:	601a      	str	r2, [r3, #0]
			UARTTimeoutTimer=UART_TIMEOUT_VALUE;
 8004144:	220a      	movs	r2, #10
 8004146:	629a      	str	r2, [r3, #40]	; 0x28
 8004148:	e7cc      	b.n	80040e4 <USART1_IRQHandler+0x14>
		USART_ClearITPendingBit(actualUart, USART_IT_TC);
 800414a:	f240 6126 	movw	r1, #1574	; 0x626
 800414e:	f7fe fc39 	bl	80029c4 <USART_ClearITPendingBit>
		if(UARTTxReadPtr==UARTTxWritePtr)
 8004152:	4b0b      	ldr	r3, [pc, #44]	; (8004180 <USART1_IRQHandler+0xb0>)
 8004154:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004156:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004158:	429a      	cmp	r2, r3
 800415a:	d1db      	bne.n	8004114 <USART1_IRQHandler+0x44>
			tmcm_setUartToReceiveMode();
 800415c:	f7ff f9d2 	bl	8003504 <tmcm_setUartToReceiveMode>
}
 8004160:	e7d8      	b.n	8004114 <USART1_IRQHandler+0x44>
			USART_ITConfig(actualUart, USART_IT_TXE ,DISABLE);
 8004162:	2200      	movs	r2, #0
 8004164:	f240 7127 	movw	r1, #1831	; 0x727
 8004168:	f7fe fb36 	bl	80027d8 <USART_ITConfig>
	if(actualUart->SR & USART_FLAG_TC)
 800416c:	6828      	ldr	r0, [r5, #0]
 800416e:	e7ce      	b.n	800410e <USART1_IRQHandler+0x3e>
			i = actualUart->DR;
 8004170:	6828      	ldr	r0, [r5, #0]
 8004172:	8883      	ldrh	r3, [r0, #4]
 8004174:	e7b6      	b.n	80040e4 <USART1_IRQHandler+0x14>
				UARTTxReadPtr=0;
 8004176:	2300      	movs	r3, #0
 8004178:	6323      	str	r3, [r4, #48]	; 0x30
 800417a:	e7c8      	b.n	800410e <USART1_IRQHandler+0x3e>
 800417c:	2000000c 	.word	0x2000000c
 8004180:	20000274 	.word	0x20000274

08004184 <uart_write>:

/* write a character to the UART interface */
void uart_write(char ch)
{
 8004184:	b410      	push	{r4}
	//Zeichen in die Warteschlange stellen
	int i = UARTTxWritePtr+1;
 8004186:	4c0d      	ldr	r4, [pc, #52]	; (80041bc <uart_write+0x38>)
 8004188:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
	if(i == UART_BUFFER_SIZE)
		i=0;

	if(i!=UARTTxReadPtr)
 800418a:	6b21      	ldr	r1, [r4, #48]	; 0x30
		i=0;
 800418c:	2a1f      	cmp	r2, #31
	int i = UARTTxWritePtr+1;
 800418e:	f102 0301 	add.w	r3, r2, #1
		i=0;
 8004192:	bf08      	it	eq
 8004194:	2300      	moveq	r3, #0
	if(i!=UARTTxReadPtr)
 8004196:	4299      	cmp	r1, r3
 8004198:	d101      	bne.n	800419e <uart_write+0x1a>
		UARTTxWritePtr = i;

		// activate send interrupt
		USART_ITConfig(actualUart, USART_IT_TXE, ENABLE);
	}
}
 800419a:	bc10      	pop	{r4}
 800419c:	4770      	bx	lr
		UARTTxBuffer[UARTTxWritePtr] = ch;
 800419e:	4602      	mov	r2, r0
 80041a0:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
		USART_ITConfig(actualUart, USART_IT_TXE, ENABLE);
 80041a2:	4807      	ldr	r0, [pc, #28]	; (80041c0 <uart_write+0x3c>)
		UARTTxBuffer[UARTTxWritePtr] = ch;
 80041a4:	4421      	add	r1, r4
 80041a6:	f881 2034 	strb.w	r2, [r1, #52]	; 0x34
		USART_ITConfig(actualUart, USART_IT_TXE, ENABLE);
 80041aa:	6800      	ldr	r0, [r0, #0]
		UARTTxWritePtr = i;
 80041ac:	62e3      	str	r3, [r4, #44]	; 0x2c
		USART_ITConfig(actualUart, USART_IT_TXE, ENABLE);
 80041ae:	2201      	movs	r2, #1
 80041b0:	f240 7127 	movw	r1, #1831	; 0x727
}
 80041b4:	bc10      	pop	{r4}
		USART_ITConfig(actualUart, USART_IT_TXE, ENABLE);
 80041b6:	f7fe bb0f 	b.w	80027d8 <USART_ITConfig>
 80041ba:	bf00      	nop
 80041bc:	20000274 	.word	0x20000274
 80041c0:	2000000c 	.word	0x2000000c

080041c4 <uart_read>:

/* read a character from UART input buffer (false if there is no available character)*/
char uart_read(char *ch)
{
	// no character available?
	if(UARTRxReadPtr == UARTRxWritePtr)
 80041c4:	4b0a      	ldr	r3, [pc, #40]	; (80041f0 <uart_read+0x2c>)
 80041c6:	6859      	ldr	r1, [r3, #4]
 80041c8:	681a      	ldr	r2, [r3, #0]
 80041ca:	4291      	cmp	r1, r2
 80041cc:	d00e      	beq.n	80041ec <uart_read+0x28>
		return false;

	// get the char from the buffer
	*ch = UARTRxBuffer[UARTRxReadPtr++];
 80041ce:	685a      	ldr	r2, [r3, #4]
 80041d0:	1c51      	adds	r1, r2, #1
 80041d2:	6059      	str	r1, [r3, #4]
 80041d4:	441a      	add	r2, r3
 80041d6:	7a11      	ldrb	r1, [r2, #8]
	if(UARTRxReadPtr == UART_BUFFER_SIZE)
 80041d8:	685a      	ldr	r2, [r3, #4]
	*ch = UARTRxBuffer[UARTRxReadPtr++];
 80041da:	7001      	strb	r1, [r0, #0]
	if(UARTRxReadPtr == UART_BUFFER_SIZE)
 80041dc:	2a20      	cmp	r2, #32
 80041de:	d001      	beq.n	80041e4 <uart_read+0x20>
		UARTRxReadPtr = 0;

	return true;
 80041e0:	2001      	movs	r0, #1
}
 80041e2:	4770      	bx	lr
		UARTRxReadPtr = 0;
 80041e4:	2200      	movs	r2, #0
	return true;
 80041e6:	2001      	movs	r0, #1
		UARTRxReadPtr = 0;
 80041e8:	605a      	str	r2, [r3, #4]
 80041ea:	4770      	bx	lr
		return false;
 80041ec:	2000      	movs	r0, #0
 80041ee:	4770      	bx	lr
 80041f0:	20000274 	.word	0x20000274

080041f4 <uart_checkTimeout>:

/* check if a timeout had occured (whether time between two bytes was > 5ms) */
uint32_t uart_checkTimeout()
{
	if(UARTTimeoutFlag)
 80041f4:	4a05      	ldr	r2, [pc, #20]	; (800420c <uart_checkTimeout+0x18>)
 80041f6:	f892 3054 	ldrb.w	r3, [r2, #84]	; 0x54
 80041fa:	f003 00ff 	and.w	r0, r3, #255	; 0xff
 80041fe:	b11b      	cbz	r3, 8004208 <uart_checkTimeout+0x14>
	{
		UARTTimeoutFlag = false;
 8004200:	2300      	movs	r3, #0
		return true;
 8004202:	2001      	movs	r0, #1
		UARTTimeoutFlag = false;
 8004204:	f882 3054 	strb.w	r3, [r2, #84]	; 0x54
	}
	return false;
}
 8004208:	4770      	bx	lr
 800420a:	bf00      	nop
 800420c:	20000274 	.word	0x20000274

08004210 <eeprom_writeConfigByte>:
	eeprom_readConfigBlock(TMCM_ADDR_MOTOR_CONFIG, (uint8_t *)motorConfigL, sizeof(TMotorConfig));
}

/* write a byte into the configuration eeprom (address: 0..2047) */
void eeprom_writeConfigByte(uint32_t address, uint8_t value)
{
 8004210:	b538      	push	{r3, r4, r5, lr}
 8004212:	4604      	mov	r4, r0
 8004214:	460d      	mov	r5, r1
	// enable writing
	eeprom_spi_readWriteByte(0x06, true);  		// command "Write Enable"
 8004216:	2006      	movs	r0, #6
 8004218:	2101      	movs	r1, #1
 800421a:	f7ff fe3b 	bl	8003e94 <eeprom_spi_readWriteByte>
	do
	{
		eeprom_spi_readWriteByte(0x05, false);  // command "Get Status"
 800421e:	2100      	movs	r1, #0
 8004220:	2005      	movs	r0, #5
 8004222:	f7ff fe37 	bl	8003e94 <eeprom_spi_readWriteByte>
	} while((eeprom_spi_readWriteByte(0x00, true) & 0x02)==0x00);  // wait until "Write Enable"-Bit is set
 8004226:	2101      	movs	r1, #1
 8004228:	2000      	movs	r0, #0
 800422a:	f7ff fe33 	bl	8003e94 <eeprom_spi_readWriteByte>
 800422e:	0782      	lsls	r2, r0, #30
 8004230:	d5f5      	bpl.n	800421e <eeprom_writeConfigByte+0xe>

	// write
	eeprom_spi_readWriteByte(0x02, false); 		// command "Write"
 8004232:	2100      	movs	r1, #0
 8004234:	2002      	movs	r0, #2
 8004236:	f7ff fe2d 	bl	8003e94 <eeprom_spi_readWriteByte>
	eeprom_spi_readWriteByte(address >> 8, false);
 800423a:	2100      	movs	r1, #0
 800423c:	f3c4 2007 	ubfx	r0, r4, #8, #8
 8004240:	f7ff fe28 	bl	8003e94 <eeprom_spi_readWriteByte>
	eeprom_spi_readWriteByte(address & 0xff, false);
 8004244:	2100      	movs	r1, #0
 8004246:	b2e0      	uxtb	r0, r4
 8004248:	f7ff fe24 	bl	8003e94 <eeprom_spi_readWriteByte>
	eeprom_spi_readWriteByte(value, true);
 800424c:	2101      	movs	r1, #1
 800424e:	4628      	mov	r0, r5
 8004250:	f7ff fe20 	bl	8003e94 <eeprom_spi_readWriteByte>

	// wait until write is finished
	do
	{
		eeprom_spi_readWriteByte(0x05, false);  // command "Get Status"
 8004254:	2100      	movs	r1, #0
 8004256:	2005      	movs	r0, #5
 8004258:	f7ff fe1c 	bl	8003e94 <eeprom_spi_readWriteByte>
	} while(eeprom_spi_readWriteByte(0x00, true) & 0x01);
 800425c:	2101      	movs	r1, #1
 800425e:	2000      	movs	r0, #0
 8004260:	f7ff fe18 	bl	8003e94 <eeprom_spi_readWriteByte>
 8004264:	07c3      	lsls	r3, r0, #31
 8004266:	d4f5      	bmi.n	8004254 <eeprom_writeConfigByte+0x44>
}
 8004268:	bd38      	pop	{r3, r4, r5, pc}
 800426a:	bf00      	nop

0800426c <eeprom_readConfigByte>:

/* read a byte from the configuration eeprom (address: 0..2047) */
uint8_t eeprom_readConfigByte(uint32_t address)
{
 800426c:	b510      	push	{r4, lr}
 800426e:	4604      	mov	r4, r0
	eeprom_spi_readWriteByte(0x03, false);  	// command "Read"
 8004270:	2100      	movs	r1, #0
 8004272:	2003      	movs	r0, #3
 8004274:	f7ff fe0e 	bl	8003e94 <eeprom_spi_readWriteByte>
	eeprom_spi_readWriteByte(address >> 8, false);
 8004278:	2100      	movs	r1, #0
 800427a:	f3c4 2007 	ubfx	r0, r4, #8, #8
 800427e:	f7ff fe09 	bl	8003e94 <eeprom_spi_readWriteByte>
	eeprom_spi_readWriteByte(address & 0xff, false);
 8004282:	2100      	movs	r1, #0
 8004284:	b2e0      	uxtb	r0, r4
 8004286:	f7ff fe05 	bl	8003e94 <eeprom_spi_readWriteByte>
	return eeprom_spi_readWriteByte(0, true);
}
 800428a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	return eeprom_spi_readWriteByte(0, true);
 800428e:	2101      	movs	r1, #1
 8004290:	2000      	movs	r0, #0
 8004292:	f7ff bdff 	b.w	8003e94 <eeprom_spi_readWriteByte>
 8004296:	bf00      	nop

08004298 <eeprom_writeConfigBlock>:

/* write a block into the configuration eeprom (using eeprom 25128), */
/* (address: (0..2047) (block: start address of the block) 			 */
void eeprom_writeConfigBlock(uint32_t address, uint8_t *block, uint32_t size)
{
 8004298:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800429c:	4605      	mov	r5, r0
 800429e:	460e      	mov	r6, r1
	// enable reading
	eeprom_spi_readWriteByte(0x06, true);  		// command "Write Enable"
 80042a0:	2006      	movs	r0, #6
 80042a2:	2101      	movs	r1, #1
{
 80042a4:	4617      	mov	r7, r2
	eeprom_spi_readWriteByte(0x06, true);  		// command "Write Enable"
 80042a6:	f7ff fdf5 	bl	8003e94 <eeprom_spi_readWriteByte>
	do
	{
		eeprom_spi_readWriteByte(0x05, false);  // command "Get Status"
 80042aa:	2100      	movs	r1, #0
 80042ac:	2005      	movs	r0, #5
 80042ae:	f7ff fdf1 	bl	8003e94 <eeprom_spi_readWriteByte>
	} while((eeprom_spi_readWriteByte(0x00, true) & 0x02)==0x00);  // wait until "Write Enable"-Bit is set
 80042b2:	2101      	movs	r1, #1
 80042b4:	2000      	movs	r0, #0
 80042b6:	f7ff fded 	bl	8003e94 <eeprom_spi_readWriteByte>
 80042ba:	0782      	lsls	r2, r0, #30
 80042bc:	d5f5      	bpl.n	80042aa <eeprom_writeConfigBlock+0x12>

	// write (Startadresse)
	eeprom_spi_readWriteByte(0x02, false); 		// command "Write"
 80042be:	2100      	movs	r1, #0
 80042c0:	2002      	movs	r0, #2
 80042c2:	f7ff fde7 	bl	8003e94 <eeprom_spi_readWriteByte>
	eeprom_spi_readWriteByte(address >> 8, false);
 80042c6:	2100      	movs	r1, #0
 80042c8:	f3c5 2007 	ubfx	r0, r5, #8, #8
 80042cc:	f7ff fde2 	bl	8003e94 <eeprom_spi_readWriteByte>
	eeprom_spi_readWriteByte(address & 0xff, false);
 80042d0:	2100      	movs	r1, #0
 80042d2:	b2e8      	uxtb	r0, r5
 80042d4:	f7ff fdde 	bl	8003e94 <eeprom_spi_readWriteByte>

	// write data
	uint32_t i;
	for(i=0; i<size; i++)
 80042d8:	2f00      	cmp	r7, #0
 80042da:	d040      	beq.n	800435e <eeprom_writeConfigBlock+0xc6>
 80042dc:	2400      	movs	r4, #0
 80042de:	3e01      	subs	r6, #1
 80042e0:	f107 38ff 	add.w	r8, r7, #4294967295
 80042e4:	e009      	b.n	80042fa <eeprom_writeConfigBlock+0x62>
		//und neuen Write-Befehl senden (bzw. beim letzten Datenbyte einfach nur EEPROM
		//deselektieren).
		//Dies ist erforderlich, da beim Beschreiben im 25128 nur die untersten sechs Bits der
		//Adresse hochgezhlt werden (anders als beim Lesen).
		address++;
		eeprom_spi_readWriteByte(*(block+i), (address & 0x0000003f)==0 || i==size-1);
 80042e6:	eba8 0104 	sub.w	r1, r8, r4
 80042ea:	fab1 f181 	clz	r1, r1
 80042ee:	0949      	lsrs	r1, r1, #5
 80042f0:	f7ff fdd0 	bl	8003e94 <eeprom_spi_readWriteByte>
	for(i=0; i<size; i++)
 80042f4:	3401      	adds	r4, #1
 80042f6:	42a7      	cmp	r7, r4
 80042f8:	d031      	beq.n	800435e <eeprom_writeConfigBlock+0xc6>
		address++;
 80042fa:	3501      	adds	r5, #1
		eeprom_spi_readWriteByte(*(block+i), (address & 0x0000003f)==0 || i==size-1);
 80042fc:	06ab      	lsls	r3, r5, #26
 80042fe:	f816 0f01 	ldrb.w	r0, [r6, #1]!
 8004302:	d1f0      	bne.n	80042e6 <eeprom_writeConfigBlock+0x4e>
 8004304:	2101      	movs	r1, #1
 8004306:	f7ff fdc5 	bl	8003e94 <eeprom_spi_readWriteByte>
		if((address & 0x0000003f)==0 && i<size-1)  //Adressbits bergelaufen, aber noch Bytes zu schreiben?
 800430a:	45a0      	cmp	r8, r4
 800430c:	d9f2      	bls.n	80042f4 <eeprom_writeConfigBlock+0x5c>
		{
			// wait until write finished
			do
			{
				eeprom_spi_readWriteByte(0x05, false);  // command "Get Status"
 800430e:	2100      	movs	r1, #0
 8004310:	2005      	movs	r0, #5
 8004312:	f7ff fdbf 	bl	8003e94 <eeprom_spi_readWriteByte>
			} while(eeprom_spi_readWriteByte(0x00, true) & 0x01);
 8004316:	2101      	movs	r1, #1
 8004318:	2000      	movs	r0, #0
 800431a:	f7ff fdbb 	bl	8003e94 <eeprom_spi_readWriteByte>
 800431e:	07c1      	lsls	r1, r0, #31
 8004320:	d4f5      	bmi.n	800430e <eeprom_writeConfigBlock+0x76>

			//new "Write Enable" command
			eeprom_spi_readWriteByte(0x06, true);  // command "Write Enable"
 8004322:	2101      	movs	r1, #1
 8004324:	2006      	movs	r0, #6
 8004326:	f7ff fdb5 	bl	8003e94 <eeprom_spi_readWriteByte>
			do
			{
				eeprom_spi_readWriteByte(0x05, false);  // command "Get Status"
 800432a:	2100      	movs	r1, #0
 800432c:	2005      	movs	r0, #5
 800432e:	f7ff fdb1 	bl	8003e94 <eeprom_spi_readWriteByte>
			} while((eeprom_spi_readWriteByte(0x00, true) & 0x02)==0x00);  // wait until "Write Enable" bit is set
 8004332:	2101      	movs	r1, #1
 8004334:	2000      	movs	r0, #0
 8004336:	f7ff fdad 	bl	8003e94 <eeprom_spi_readWriteByte>
 800433a:	0782      	lsls	r2, r0, #30
 800433c:	d5f5      	bpl.n	800432a <eeprom_writeConfigBlock+0x92>

			// new "Write" command (with next address)
			eeprom_spi_readWriteByte(0x02, false); // command "Write"
 800433e:	2100      	movs	r1, #0
 8004340:	2002      	movs	r0, #2
 8004342:	f7ff fda7 	bl	8003e94 <eeprom_spi_readWriteByte>
			eeprom_spi_readWriteByte(address >> 8, false);
 8004346:	2100      	movs	r1, #0
 8004348:	f3c5 2007 	ubfx	r0, r5, #8, #8
 800434c:	f7ff fda2 	bl	8003e94 <eeprom_spi_readWriteByte>
	for(i=0; i<size; i++)
 8004350:	3401      	adds	r4, #1
			eeprom_spi_readWriteByte(address & 0xff, false);
 8004352:	2100      	movs	r1, #0
 8004354:	b2e8      	uxtb	r0, r5
 8004356:	f7ff fd9d 	bl	8003e94 <eeprom_spi_readWriteByte>
	for(i=0; i<size; i++)
 800435a:	42a7      	cmp	r7, r4
 800435c:	d1cd      	bne.n	80042fa <eeprom_writeConfigBlock+0x62>
	}

	// wait until write finished
	do
	{
		eeprom_spi_readWriteByte(0x05, false);  // command "Get Status"
 800435e:	2100      	movs	r1, #0
 8004360:	2005      	movs	r0, #5
 8004362:	f7ff fd97 	bl	8003e94 <eeprom_spi_readWriteByte>
	} while(eeprom_spi_readWriteByte(0x00, true) & 0x01);
 8004366:	2101      	movs	r1, #1
 8004368:	2000      	movs	r0, #0
 800436a:	f7ff fd93 	bl	8003e94 <eeprom_spi_readWriteByte>
 800436e:	07c3      	lsls	r3, r0, #31
 8004370:	d4f5      	bmi.n	800435e <eeprom_writeConfigBlock+0xc6>
}
 8004372:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004376:	bf00      	nop

08004378 <eeprom_initConfig>:
{
 8004378:	b570      	push	{r4, r5, r6, lr}
 800437a:	4606      	mov	r6, r0
 800437c:	460d      	mov	r5, r1
	eeprom_spi_readWriteByte(0x03, false);  	// command "Read"
 800437e:	2003      	movs	r0, #3
 8004380:	2100      	movs	r1, #0
 8004382:	f7ff fd87 	bl	8003e94 <eeprom_spi_readWriteByte>
	eeprom_spi_readWriteByte(address >> 8, false);
 8004386:	2100      	movs	r1, #0
 8004388:	2007      	movs	r0, #7
 800438a:	f7ff fd83 	bl	8003e94 <eeprom_spi_readWriteByte>
	eeprom_spi_readWriteByte(address & 0xff, false);
 800438e:	2100      	movs	r1, #0
 8004390:	20ff      	movs	r0, #255	; 0xff
 8004392:	f7ff fd7f 	bl	8003e94 <eeprom_spi_readWriteByte>
	return eeprom_spi_readWriteByte(0, true);
 8004396:	2101      	movs	r1, #1
 8004398:	2000      	movs	r0, #0
 800439a:	f7ff fd7b 	bl	8003e94 <eeprom_spi_readWriteByte>
	if (eeprom_readConfigByte(TMCM_ADDR_EEPROM_MAGIC) != TMCM_EEPROM_MAGIC)
 800439e:	2864      	cmp	r0, #100	; 0x64
 80043a0:	d013      	beq.n	80043ca <eeprom_initConfig+0x52>
		eeprom_writeConfigByte(TMCM_ADDR_EEPROM_MAGIC, 0);
 80043a2:	2100      	movs	r1, #0
 80043a4:	f240 70ff 	movw	r0, #2047	; 0x7ff
 80043a8:	f7ff ff32 	bl	8004210 <eeprom_writeConfigByte>
		eeprom_writeConfigBlock(TMCM_ADDR_MODULE_CONFIG, (uint8_t *)moduleConfigL, sizeof(TModuleConfig));
 80043ac:	2210      	movs	r2, #16
 80043ae:	4631      	mov	r1, r6
 80043b0:	2000      	movs	r0, #0
 80043b2:	f7ff ff71 	bl	8004298 <eeprom_writeConfigBlock>
		eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG, (uint8_t *)motorConfigL, sizeof(TMotorConfig));
 80043b6:	4629      	mov	r1, r5
 80043b8:	2040      	movs	r0, #64	; 0x40
 80043ba:	2290      	movs	r2, #144	; 0x90
 80043bc:	f7ff ff6c 	bl	8004298 <eeprom_writeConfigBlock>
		eeprom_writeConfigByte(TMCM_ADDR_EEPROM_MAGIC, TMCM_EEPROM_MAGIC);
 80043c0:	2164      	movs	r1, #100	; 0x64
 80043c2:	f240 70ff 	movw	r0, #2047	; 0x7ff
 80043c6:	f7ff ff23 	bl	8004210 <eeprom_writeConfigByte>

/* read a block from configuration eeprom						*/
/* (address: (0..2047) (block: start address) (size: max. 64)) 	*/
void eeprom_readConfigBlock(uint32_t address, uint8_t *block, uint32_t size)
{
	eeprom_spi_readWriteByte(0x03, false);  // command "Read"
 80043ca:	2100      	movs	r1, #0
 80043cc:	2003      	movs	r0, #3
 80043ce:	f7ff fd61 	bl	8003e94 <eeprom_spi_readWriteByte>
	eeprom_spi_readWriteByte(address >> 8, false);
 80043d2:	2100      	movs	r1, #0
	eeprom_spi_readWriteByte(address & 0xff, false);

	uint32_t i;
	for(i=0; i<size; i++)
 80043d4:	460c      	mov	r4, r1
	eeprom_spi_readWriteByte(address >> 8, false);
 80043d6:	4608      	mov	r0, r1
 80043d8:	f7ff fd5c 	bl	8003e94 <eeprom_spi_readWriteByte>
	eeprom_spi_readWriteByte(address & 0xff, false);
 80043dc:	4621      	mov	r1, r4
 80043de:	4620      	mov	r0, r4
 80043e0:	3e01      	subs	r6, #1
 80043e2:	f7ff fd57 	bl	8003e94 <eeprom_spi_readWriteByte>
		*(block+i) = eeprom_spi_readWriteByte(0, i==size-1);  // unselect EEPROM with last written byte
 80043e6:	f1a4 010f 	sub.w	r1, r4, #15
 80043ea:	fab1 f181 	clz	r1, r1
 80043ee:	2000      	movs	r0, #0
 80043f0:	0949      	lsrs	r1, r1, #5
 80043f2:	f7ff fd4f 	bl	8003e94 <eeprom_spi_readWriteByte>
	for(i=0; i<size; i++)
 80043f6:	3401      	adds	r4, #1
 80043f8:	2c10      	cmp	r4, #16
		*(block+i) = eeprom_spi_readWriteByte(0, i==size-1);  // unselect EEPROM with last written byte
 80043fa:	f806 0f01 	strb.w	r0, [r6, #1]!
	for(i=0; i<size; i++)
 80043fe:	d1f2      	bne.n	80043e6 <eeprom_initConfig+0x6e>
	eeprom_spi_readWriteByte(0x03, false);  // command "Read"
 8004400:	2100      	movs	r1, #0
 8004402:	2003      	movs	r0, #3
 8004404:	f7ff fd46 	bl	8003e94 <eeprom_spi_readWriteByte>
	eeprom_spi_readWriteByte(address >> 8, false);
 8004408:	2100      	movs	r1, #0
	for(i=0; i<size; i++)
 800440a:	460c      	mov	r4, r1
	eeprom_spi_readWriteByte(address >> 8, false);
 800440c:	4608      	mov	r0, r1
 800440e:	f7ff fd41 	bl	8003e94 <eeprom_spi_readWriteByte>
	eeprom_spi_readWriteByte(address & 0xff, false);
 8004412:	4621      	mov	r1, r4
 8004414:	2040      	movs	r0, #64	; 0x40
 8004416:	3d01      	subs	r5, #1
 8004418:	f7ff fd3c 	bl	8003e94 <eeprom_spi_readWriteByte>
		*(block+i) = eeprom_spi_readWriteByte(0, i==size-1);  // unselect EEPROM with last written byte
 800441c:	f1a4 018f 	sub.w	r1, r4, #143	; 0x8f
 8004420:	fab1 f181 	clz	r1, r1
 8004424:	2000      	movs	r0, #0
 8004426:	0949      	lsrs	r1, r1, #5
 8004428:	f7ff fd34 	bl	8003e94 <eeprom_spi_readWriteByte>
	for(i=0; i<size; i++)
 800442c:	3401      	adds	r4, #1
 800442e:	2c90      	cmp	r4, #144	; 0x90
		*(block+i) = eeprom_spi_readWriteByte(0, i==size-1);  // unselect EEPROM with last written byte
 8004430:	f805 0f01 	strb.w	r0, [r5, #1]!
	for(i=0; i<size; i++)
 8004434:	d1f2      	bne.n	800441c <eeprom_initConfig+0xa4>
}
 8004436:	bd70      	pop	{r4, r5, r6, pc}

08004438 <eeprom_readConfigBlock>:
{
 8004438:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800443a:	4604      	mov	r4, r0
 800443c:	4615      	mov	r5, r2
 800443e:	460e      	mov	r6, r1
	eeprom_spi_readWriteByte(0x03, false);  // command "Read"
 8004440:	2003      	movs	r0, #3
 8004442:	2100      	movs	r1, #0
 8004444:	f7ff fd26 	bl	8003e94 <eeprom_spi_readWriteByte>
	eeprom_spi_readWriteByte(address >> 8, false);
 8004448:	2100      	movs	r1, #0
 800444a:	f3c4 2007 	ubfx	r0, r4, #8, #8
 800444e:	f7ff fd21 	bl	8003e94 <eeprom_spi_readWriteByte>
	eeprom_spi_readWriteByte(address & 0xff, false);
 8004452:	2100      	movs	r1, #0
 8004454:	b2e0      	uxtb	r0, r4
 8004456:	f7ff fd1d 	bl	8003e94 <eeprom_spi_readWriteByte>
	for(i=0; i<size; i++)
 800445a:	b18d      	cbz	r5, 8004480 <eeprom_readConfigBlock+0x48>
 800445c:	1977      	adds	r7, r6, r5
 800445e:	1e74      	subs	r4, r6, #1
		*(block+i) = eeprom_spi_readWriteByte(0, i==size-1);  // unselect EEPROM with last written byte
 8004460:	3d01      	subs	r5, #1
 8004462:	3f01      	subs	r7, #1
 8004464:	f1c6 0601 	rsb	r6, r6, #1
 8004468:	1931      	adds	r1, r6, r4
 800446a:	1b49      	subs	r1, r1, r5
 800446c:	fab1 f181 	clz	r1, r1
 8004470:	2000      	movs	r0, #0
 8004472:	0949      	lsrs	r1, r1, #5
 8004474:	f7ff fd0e 	bl	8003e94 <eeprom_spi_readWriteByte>
 8004478:	f804 0f01 	strb.w	r0, [r4, #1]!
	for(i=0; i<size; i++)
 800447c:	42bc      	cmp	r4, r7
 800447e:	d1f3      	bne.n	8004468 <eeprom_readConfigBlock+0x30>
}
 8004480:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004482:	bf00      	nop

08004484 <LIS2DH12_spi_init>:
	// forward declaration
	void LIS2DH12_interrupt();

// SPI configuration
void LIS2DH12_spi_init()
{
 8004484:	b530      	push	{r4, r5, lr}
	// enable clock for SPI?
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SPI1, ENABLE);
 8004486:	2101      	movs	r1, #1
{
 8004488:	b087      	sub	sp, #28
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SPI1, ENABLE);
 800448a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800448e:	f7fd f9b9 	bl	8001804 <RCC_APB2PeriphClockCmd>

	// enable clock for GPIOA
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA, ENABLE);
 8004492:	2101      	movs	r1, #1
 8004494:	2004      	movs	r0, #4
 8004496:	f7fd f9b5 	bl	8001804 <RCC_APB2PeriphClockCmd>

	// use pins A5..B7 for SPI1
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_5|GPIO_Pin_6|GPIO_Pin_7;
 800449a:	22e0      	movs	r2, #224	; 0xe0
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800449c:	f641 0303 	movw	r3, #6147	; 0x1803
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80044a0:	4669      	mov	r1, sp
 80044a2:	4815      	ldr	r0, [pc, #84]	; (80044f8 <LIS2DH12_spi_init+0x74>)
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_5|GPIO_Pin_6|GPIO_Pin_7;
 80044a4:	f8ad 2000 	strh.w	r2, [sp]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80044a8:	f8ad 3002 	strh.w	r3, [sp, #2]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80044ac:	f7fc fd66 	bl	8000f7c <GPIO_Init>

	// initialize SPI1
	SPI_InitTypeDef SPIInit;
	SPIInit.SPI_Direction			=	SPI_Direction_2Lines_FullDuplex;
	SPIInit.SPI_Mode				=	SPI_Mode_Master;
 80044b0:	f44f 7182 	mov.w	r1, #260	; 0x104
	SPIInit.SPI_DataSize			=	SPI_DataSize_8b;
	SPIInit.SPI_CPOL				=	SPI_CPOL_Low;
	SPIInit.SPI_CPHA				=	SPI_CPHA_2Edge;
	SPIInit.SPI_NSS					=	SPI_NSS_Soft;
	SPIInit.SPI_BaudRatePrescaler	=	SPI_BaudRatePrescaler_8;
 80044b4:	2010      	movs	r0, #16
	SPIInit.SPI_Direction			=	SPI_Direction_2Lines_FullDuplex;
 80044b6:	2300      	movs	r3, #0
	SPIInit.SPI_NSS					=	SPI_NSS_Soft;
 80044b8:	f44f 7200 	mov.w	r2, #512	; 0x200
	SPIInit.SPI_CPHA				=	SPI_CPHA_2Edge;
 80044bc:	2501      	movs	r5, #1
	SPIInit.SPI_FirstBit			=	SPI_FirstBit_MSB;
	SPIInit.SPI_CRCPolynomial		=	0;
	SPI_Init(SPI1, &SPIInit);
 80044be:	4c0f      	ldr	r4, [pc, #60]	; (80044fc <LIS2DH12_spi_init+0x78>)
	SPIInit.SPI_BaudRatePrescaler	=	SPI_BaudRatePrescaler_8;
 80044c0:	f8ad 0010 	strh.w	r0, [sp, #16]
	SPIInit.SPI_Mode				=	SPI_Mode_Master;
 80044c4:	f8ad 1006 	strh.w	r1, [sp, #6]
	SPI_Init(SPI1, &SPIInit);
 80044c8:	4620      	mov	r0, r4
 80044ca:	a901      	add	r1, sp, #4
	SPIInit.SPI_Direction			=	SPI_Direction_2Lines_FullDuplex;
 80044cc:	f8ad 3004 	strh.w	r3, [sp, #4]
	SPIInit.SPI_DataSize			=	SPI_DataSize_8b;
 80044d0:	f8ad 3008 	strh.w	r3, [sp, #8]
	SPIInit.SPI_CPOL				=	SPI_CPOL_Low;
 80044d4:	f8ad 300a 	strh.w	r3, [sp, #10]
	SPIInit.SPI_NSS					=	SPI_NSS_Soft;
 80044d8:	f8ad 200e 	strh.w	r2, [sp, #14]
	SPIInit.SPI_FirstBit			=	SPI_FirstBit_MSB;
 80044dc:	f8ad 3012 	strh.w	r3, [sp, #18]
	SPIInit.SPI_CRCPolynomial		=	0;
 80044e0:	f8ad 3014 	strh.w	r3, [sp, #20]
	SPIInit.SPI_CPHA				=	SPI_CPHA_2Edge;
 80044e4:	f8ad 500c 	strh.w	r5, [sp, #12]
	SPI_Init(SPI1, &SPIInit);
 80044e8:	f7fe faa8 	bl	8002a3c <SPI_Init>

	SPI_Cmd(SPI1, ENABLE);
 80044ec:	4629      	mov	r1, r5
 80044ee:	4620      	mov	r0, r4
 80044f0:	f7fe fb3a 	bl	8002b68 <SPI_Cmd>
}
 80044f4:	b007      	add	sp, #28
 80044f6:	bd30      	pop	{r4, r5, pc}
 80044f8:	40010800 	.word	0x40010800
 80044fc:	40013000 	.word	0x40013000

08004500 <LIS2DH12_spi_readWriteByte>:

u8 LIS2DH12_spi_readWriteByte(u8 data, u8 lastTransfer)
{
 8004500:	b570      	push	{r4, r5, r6, lr}
 8004502:	4606      	mov	r6, r0
 8004504:	460d      	mov	r5, r1
	SPI_TypeDef *spiChannel = SPI1;

	// set CS signal low
	tmcm_enableCsLIS2DH12();

	while(SPI_I2S_GetFlagStatus(spiChannel, SPI_I2S_FLAG_TXE)==RESET);
 8004506:	4c0f      	ldr	r4, [pc, #60]	; (8004544 <LIS2DH12_spi_readWriteByte+0x44>)
	tmcm_enableCsLIS2DH12();
 8004508:	f7ff f93e 	bl	8003788 <tmcm_enableCsLIS2DH12>
	while(SPI_I2S_GetFlagStatus(spiChannel, SPI_I2S_FLAG_TXE)==RESET);
 800450c:	2102      	movs	r1, #2
 800450e:	4620      	mov	r0, r4
 8004510:	f7fe fbbe 	bl	8002c90 <SPI_I2S_GetFlagStatus>
 8004514:	2800      	cmp	r0, #0
 8004516:	d0f9      	beq.n	800450c <LIS2DH12_spi_readWriteByte+0xc>
	SPI_I2S_SendData(spiChannel, data);
 8004518:	4631      	mov	r1, r6
 800451a:	480a      	ldr	r0, [pc, #40]	; (8004544 <LIS2DH12_spi_readWriteByte+0x44>)
 800451c:	f7fe fb5a 	bl	8002bd4 <SPI_I2S_SendData>
	while(SPI_I2S_GetFlagStatus(spiChannel, SPI_I2S_FLAG_RXNE)==RESET);
 8004520:	4c08      	ldr	r4, [pc, #32]	; (8004544 <LIS2DH12_spi_readWriteByte+0x44>)
 8004522:	2101      	movs	r1, #1
 8004524:	4620      	mov	r0, r4
 8004526:	f7fe fbb3 	bl	8002c90 <SPI_I2S_GetFlagStatus>
 800452a:	2800      	cmp	r0, #0
 800452c:	d0f9      	beq.n	8004522 <LIS2DH12_spi_readWriteByte+0x22>
	u8 dataST = SPI_I2S_ReceiveData(spiChannel);
 800452e:	4805      	ldr	r0, [pc, #20]	; (8004544 <LIS2DH12_spi_readWriteByte+0x44>)
 8004530:	f7fe fb52 	bl	8002bd8 <SPI_I2S_ReceiveData>
 8004534:	b2c4      	uxtb	r4, r0

	// set CS signal high after last transfer
	if(lastTransfer)
 8004536:	b90d      	cbnz	r5, 800453c <LIS2DH12_spi_readWriteByte+0x3c>
		tmcm_disableCsLIS2DH12();

	return dataST;
}
 8004538:	4620      	mov	r0, r4
 800453a:	bd70      	pop	{r4, r5, r6, pc}
		tmcm_disableCsLIS2DH12();
 800453c:	f7ff f92c 	bl	8003798 <tmcm_disableCsLIS2DH12>
}
 8004540:	4620      	mov	r0, r4
 8004542:	bd70      	pop	{r4, r5, r6, pc}
 8004544:	40013000 	.word	0x40013000

08004548 <LIS2DH12_spi_writeInt>:

void LIS2DH12_spi_writeInt(uint8_t address, int32_t value)
{
 8004548:	b510      	push	{r4, lr}
 800454a:	460c      	mov	r4, r1
	LIS2DH12_spi_readWriteByte(address & 0x3F, false);
 800454c:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 8004550:	2100      	movs	r1, #0
 8004552:	f7ff ffd5 	bl	8004500 <LIS2DH12_spi_readWriteByte>
	LIS2DH12_spi_readWriteByte(0xFF & (value>>0), true);
 8004556:	b2e0      	uxtb	r0, r4
 8004558:	2101      	movs	r1, #1
}
 800455a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	LIS2DH12_spi_readWriteByte(0xFF & (value>>0), true);
 800455e:	f7ff bfcf 	b.w	8004500 <LIS2DH12_spi_readWriteByte>
 8004562:	bf00      	nop

08004564 <LIS2DH12_spi_readInt>:

int LIS2DH12_spi_readInt(uint8_t address)
{
 8004564:	b508      	push	{r3, lr}
	LIS2DH12_spi_readWriteByte(address | 0x80, false);
 8004566:	2100      	movs	r1, #0
 8004568:	f040 0080 	orr.w	r0, r0, #128	; 0x80
 800456c:	f7ff ffc8 	bl	8004500 <LIS2DH12_spi_readWriteByte>
	int value = LIS2DH12_spi_readWriteByte(0, true);
 8004570:	2101      	movs	r1, #1
 8004572:	2000      	movs	r0, #0
 8004574:	f7ff ffc4 	bl	8004500 <LIS2DH12_spi_readWriteByte>
	return value & 0xFF;
}
 8004578:	bd08      	pop	{r3, pc}
 800457a:	bf00      	nop

0800457c <LIS2DH12_interrupt>:

	LIS2DH12_interrupt();
}

void LIS2DH12_interrupt()
{
 800457c:	b508      	push	{r3, lr}
	LIS2DH12_spi_readWriteByte(address & 0x3F, false);
 800457e:	2100      	movs	r1, #0
 8004580:	2020      	movs	r0, #32
 8004582:	f7ff ffbd 	bl	8004500 <LIS2DH12_spi_readWriteByte>
	LIS2DH12_spi_readWriteByte(0xFF & (value>>0), true);
 8004586:	2101      	movs	r1, #1
 8004588:	202f      	movs	r0, #47	; 0x2f
 800458a:	f7ff ffb9 	bl	8004500 <LIS2DH12_spi_readWriteByte>
	LIS2DH12_spi_readWriteByte(address & 0x3F, false);
 800458e:	2100      	movs	r1, #0
 8004590:	2021      	movs	r0, #33	; 0x21
 8004592:	f7ff ffb5 	bl	8004500 <LIS2DH12_spi_readWriteByte>
	LIS2DH12_spi_readWriteByte(0xFF & (value>>0), true);
 8004596:	2101      	movs	r1, #1
 8004598:	2019      	movs	r0, #25
 800459a:	f7ff ffb1 	bl	8004500 <LIS2DH12_spi_readWriteByte>
	LIS2DH12_spi_readWriteByte(address & 0x3F, false);
 800459e:	2100      	movs	r1, #0
 80045a0:	2022      	movs	r0, #34	; 0x22
 80045a2:	f7ff ffad 	bl	8004500 <LIS2DH12_spi_readWriteByte>
	LIS2DH12_spi_readWriteByte(0xFF & (value>>0), true);
 80045a6:	2101      	movs	r1, #1
 80045a8:	2040      	movs	r0, #64	; 0x40
 80045aa:	f7ff ffa9 	bl	8004500 <LIS2DH12_spi_readWriteByte>
	LIS2DH12_spi_readWriteByte(address & 0x3F, false);
 80045ae:	2100      	movs	r1, #0
 80045b0:	2030      	movs	r0, #48	; 0x30
 80045b2:	f7ff ffa5 	bl	8004500 <LIS2DH12_spi_readWriteByte>
	LIS2DH12_spi_readWriteByte(0xFF & (value>>0), true);
 80045b6:	2101      	movs	r1, #1
 80045b8:	2002      	movs	r0, #2
 80045ba:	f7ff ffa1 	bl	8004500 <LIS2DH12_spi_readWriteByte>
	LIS2DH12_spi_readWriteByte(address & 0x3F, false);
 80045be:	2100      	movs	r1, #0
 80045c0:	2032      	movs	r0, #50	; 0x32
 80045c2:	f7ff ff9d 	bl	8004500 <LIS2DH12_spi_readWriteByte>
	LIS2DH12_spi_readWriteByte(0xFF & (value>>0), true);
 80045c6:	2101      	movs	r1, #1
 80045c8:	2005      	movs	r0, #5
 80045ca:	f7ff ff99 	bl	8004500 <LIS2DH12_spi_readWriteByte>
	LIS2DH12_spi_readWriteByte(address & 0x3F, false);
 80045ce:	2100      	movs	r1, #0
 80045d0:	2033      	movs	r0, #51	; 0x33
 80045d2:	f7ff ff95 	bl	8004500 <LIS2DH12_spi_readWriteByte>
	LIS2DH12_spi_writeInt(LIS2DH12_CTRL_REG2, 0x19);			// filter for INT1 & data
	LIS2DH12_spi_writeInt(LIS2DH12_CTRL_REG3, 0x40);			// interrupt enabled
	LIS2DH12_spi_writeInt(LIS2DH12_INT1_CFG, 0x02);				// interrupt on X high
	LIS2DH12_spi_writeInt(LIS2DH12_INT1_THS, 0x05);				// threshold
	LIS2DH12_spi_writeInt(LIS2DH12_INT1_DURATION, 0x01);		// duration
}
 80045d6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	LIS2DH12_spi_readWriteByte(0xFF & (value>>0), true);
 80045da:	2101      	movs	r1, #1
 80045dc:	4608      	mov	r0, r1
 80045de:	f7ff bf8f 	b.w	8004500 <LIS2DH12_spi_readWriteByte>
 80045e2:	bf00      	nop

080045e4 <LI2DH12_init>:
{
 80045e4:	b508      	push	{r3, lr}
	LIS2DH12_spi_readWriteByte(address & 0x3F, false);
 80045e6:	2100      	movs	r1, #0
 80045e8:	201e      	movs	r0, #30
 80045ea:	f7ff ff89 	bl	8004500 <LIS2DH12_spi_readWriteByte>
	LIS2DH12_spi_readWriteByte(0xFF & (value>>0), true);
 80045ee:	2101      	movs	r1, #1
 80045f0:	2090      	movs	r0, #144	; 0x90
 80045f2:	f7ff ff85 	bl	8004500 <LIS2DH12_spi_readWriteByte>
	LIS2DH12_spi_readWriteByte(address | 0x80, false);
 80045f6:	2100      	movs	r1, #0
 80045f8:	208f      	movs	r0, #143	; 0x8f
 80045fa:	f7ff ff81 	bl	8004500 <LIS2DH12_spi_readWriteByte>
	int value = LIS2DH12_spi_readWriteByte(0, true);
 80045fe:	2101      	movs	r1, #1
 8004600:	2000      	movs	r0, #0
 8004602:	f7ff ff7d 	bl	8004500 <LIS2DH12_spi_readWriteByte>
	if (LIS2DH12_spi_readInt(LIS2DH12_WHO_AM_I) == WHO_AM_I)
 8004606:	2833      	cmp	r0, #51	; 0x33
 8004608:	d00b      	beq.n	8004622 <LI2DH12_init+0x3e>
	LIS2DH12_spi_readWriteByte(address & 0x3F, false);
 800460a:	2100      	movs	r1, #0
 800460c:	201e      	movs	r0, #30
 800460e:	f7ff ff77 	bl	8004500 <LIS2DH12_spi_readWriteByte>
	LIS2DH12_spi_readWriteByte(0xFF & (value>>0), true);
 8004612:	2101      	movs	r1, #1
 8004614:	2090      	movs	r0, #144	; 0x90
 8004616:	f7ff ff73 	bl	8004500 <LIS2DH12_spi_readWriteByte>
}
 800461a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	LIS2DH12_interrupt();
 800461e:	f7ff bfad 	b.w	800457c <LIS2DH12_interrupt>
	LIS2DH12_spi_readWriteByte(address & 0x3F, false);
 8004622:	2100      	movs	r1, #0
 8004624:	201f      	movs	r0, #31
 8004626:	f7ff ff6b 	bl	8004500 <LIS2DH12_spi_readWriteByte>
	LIS2DH12_spi_readWriteByte(0xFF & (value>>0), true);
 800462a:	2101      	movs	r1, #1
 800462c:	20c0      	movs	r0, #192	; 0xc0
 800462e:	f7ff ff67 	bl	8004500 <LIS2DH12_spi_readWriteByte>
	LIS2DH12_spi_readWriteByte(address & 0x3F, false);
 8004632:	2100      	movs	r1, #0
 8004634:	2020      	movs	r0, #32
 8004636:	f7ff ff63 	bl	8004500 <LIS2DH12_spi_readWriteByte>
	LIS2DH12_spi_readWriteByte(0xFF & (value>>0), true);
 800463a:	2101      	movs	r1, #1
 800463c:	202f      	movs	r0, #47	; 0x2f
 800463e:	f7ff ff5f 	bl	8004500 <LIS2DH12_spi_readWriteByte>
	LIS2DH12_spi_readWriteByte(address & 0x3F, false);
 8004642:	2100      	movs	r1, #0
 8004644:	2021      	movs	r0, #33	; 0x21
 8004646:	f7ff ff5b 	bl	8004500 <LIS2DH12_spi_readWriteByte>
	LIS2DH12_spi_readWriteByte(0xFF & (value>>0), true);
 800464a:	2101      	movs	r1, #1
 800464c:	2000      	movs	r0, #0
 800464e:	f7ff ff57 	bl	8004500 <LIS2DH12_spi_readWriteByte>
	LIS2DH12_spi_readWriteByte(address & 0x3F, false);
 8004652:	2100      	movs	r1, #0
 8004654:	2022      	movs	r0, #34	; 0x22
 8004656:	f7ff ff53 	bl	8004500 <LIS2DH12_spi_readWriteByte>
	LIS2DH12_spi_readWriteByte(0xFF & (value>>0), true);
 800465a:	2101      	movs	r1, #1
 800465c:	2000      	movs	r0, #0
 800465e:	f7ff ff4f 	bl	8004500 <LIS2DH12_spi_readWriteByte>
	LIS2DH12_spi_readWriteByte(address & 0x3F, false);
 8004662:	2100      	movs	r1, #0
 8004664:	2023      	movs	r0, #35	; 0x23
 8004666:	f7ff ff4b 	bl	8004500 <LIS2DH12_spi_readWriteByte>
	LIS2DH12_spi_readWriteByte(0xFF & (value>>0), true);
 800466a:	2101      	movs	r1, #1
 800466c:	2000      	movs	r0, #0
 800466e:	f7ff ff47 	bl	8004500 <LIS2DH12_spi_readWriteByte>
	LIS2DH12_spi_readWriteByte(address & 0x3F, false);
 8004672:	2100      	movs	r1, #0
 8004674:	2024      	movs	r0, #36	; 0x24
 8004676:	f7ff ff43 	bl	8004500 <LIS2DH12_spi_readWriteByte>
	LIS2DH12_spi_readWriteByte(0xFF & (value>>0), true);
 800467a:	2101      	movs	r1, #1
 800467c:	2000      	movs	r0, #0
 800467e:	f7ff ff3f 	bl	8004500 <LIS2DH12_spi_readWriteByte>
	LIS2DH12_spi_readWriteByte(address & 0x3F, false);
 8004682:	2100      	movs	r1, #0
 8004684:	2025      	movs	r0, #37	; 0x25
 8004686:	f7ff ff3b 	bl	8004500 <LIS2DH12_spi_readWriteByte>
	LIS2DH12_spi_readWriteByte(0xFF & (value>>0), true);
 800468a:	2101      	movs	r1, #1
 800468c:	2000      	movs	r0, #0
 800468e:	f7ff ff37 	bl	8004500 <LIS2DH12_spi_readWriteByte>
}
 8004692:	e7ba      	b.n	800460a <LI2DH12_init+0x26>

08004694 <cpu_init>:
 *      Author: ED
 */
#include "Cpu.h"

void cpu_init()
{
 8004694:	b510      	push	{r4, lr}
	// configure system clock
	ErrorStatus HSEStartUpStatus;

	/* RCC system reset(for debug purpose) */
	RCC_DeInit();
 8004696:	f7fc ff77 	bl	8001588 <RCC_DeInit>

	/* Enable HSE */
	RCC_HSEConfig(RCC_HSE_ON);
 800469a:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800469e:	f7fc ff91 	bl	80015c4 <RCC_HSEConfig>

	/* Wait till HSE is ready */
	HSEStartUpStatus = RCC_WaitForHSEStartUp();
 80046a2:	f7fc ffab 	bl	80015fc <RCC_WaitForHSEStartUp>

	if(HSEStartUpStatus == SUCCESS)
 80046a6:	2801      	cmp	r0, #1
 80046a8:	d00f      	beq.n	80046ca <cpu_init+0x36>
		RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK);

		/* Wait till PLL is used as system clock source */
		while(RCC_GetSYSCLKSource() != 0x08) {}
	}
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO, ENABLE);
 80046aa:	2101      	movs	r1, #1
 80046ac:	4608      	mov	r0, r1
 80046ae:	f7fd f8a9 	bl	8001804 <RCC_APB2PeriphClockCmd>
	#if defined(BOOTLOADER)
	//Set the vector table base location at 0x08004000 (right after the TMCM boot loader)
	NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x4000);
  	#else
	/* Set the Vector Table base location at 0x08000000 */
	NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x0);
 80046b2:	2100      	movs	r1, #0
 80046b4:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 80046b8:	f7fc fe3a 	bl	8001330 <NVIC_SetVectorTable>
  	#endif
#endif
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_4);
 80046bc:	f44f 7040 	mov.w	r0, #768	; 0x300
 80046c0:	f7fc fd7e 	bl	80011c0 <NVIC_PriorityGroupConfig>

	asm volatile("CPSID I\n");
 80046c4:	b672      	cpsid	i
	asm volatile("CPSIE I\n");
 80046c6:	b662      	cpsie	i
}
 80046c8:	bd10      	pop	{r4, pc}
 80046ca:	4604      	mov	r4, r0
		FLASH_PrefetchBufferCmd(FLASH_PrefetchBuffer_Enable);
 80046cc:	2010      	movs	r0, #16
 80046ce:	f7fc f891 	bl	80007f4 <FLASH_PrefetchBufferCmd>
		FLASH_SetLatency(FLASH_Latency_2);
 80046d2:	2002      	movs	r0, #2
 80046d4:	f7fc f876 	bl	80007c4 <FLASH_SetLatency>
		RCC_HCLKConfig(RCC_SYSCLK_Div1);
 80046d8:	2000      	movs	r0, #0
 80046da:	f7fc ffdd 	bl	8001698 <RCC_HCLKConfig>
		RCC_PCLK2Config(RCC_HCLK_Div1);
 80046de:	2000      	movs	r0, #0
 80046e0:	f7fc ffee 	bl	80016c0 <RCC_PCLK2Config>
		RCC_PCLK1Config(RCC_HCLK_Div2);
 80046e4:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80046e8:	f7fc ffe0 	bl	80016ac <RCC_PCLK1Config>
	    RCC_PLLConfig(RCC_PLLSource_HSE_Div2, RCC_PLLMul_9);
 80046ec:	f44f 3040 	mov.w	r0, #196608	; 0x30000
 80046f0:	f44f 11e0 	mov.w	r1, #1835008	; 0x1c0000
 80046f4:	f7fc ffae 	bl	8001654 <RCC_PLLConfig>
		RCC_PLLCmd(ENABLE);
 80046f8:	4620      	mov	r0, r4
 80046fa:	f7fc ffb5 	bl	8001668 <RCC_PLLCmd>
		while(RCC_GetFlagStatus(RCC_FLAG_PLLRDY) == RESET) {}
 80046fe:	2039      	movs	r0, #57	; 0x39
 8004700:	f7fd f8c2 	bl	8001888 <RCC_GetFlagStatus>
 8004704:	2800      	cmp	r0, #0
 8004706:	d0fa      	beq.n	80046fe <cpu_init+0x6a>
		RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK);
 8004708:	2002      	movs	r0, #2
 800470a:	f7fc ffb3 	bl	8001674 <RCC_SYSCLKConfig>
		while(RCC_GetSYSCLKSource() != 0x08) {}
 800470e:	f7fc ffbb 	bl	8001688 <RCC_GetSYSCLKSource>
 8004712:	2808      	cmp	r0, #8
 8004714:	d1fb      	bne.n	800470e <cpu_init+0x7a>
 8004716:	e7c8      	b.n	80046aa <cpu_init+0x16>

08004718 <io_resetCPU>:
#include "IO.h"

/* reset cpu with or without peripherals */
void io_resetCPU(uint8_t resetPeripherals)
{
	if(resetPeripherals)
 8004718:	b108      	cbz	r0, 800471e <io_resetCPU+0x6>
		NVIC_GenerateSystemReset();
 800471a:	f7fc be13 	b.w	8001344 <NVIC_GenerateSystemReset>
	else
		NVIC_GenerateCoreReset();
 800471e:	f7fc be19 	b.w	8001354 <NVIC_GenerateCoreReset>
 8004722:	bf00      	nop

08004724 <io_enableInterrupts>:
}

/* enable interrupts globally */
void io_enableInterrupts(void)
{
	asm volatile("CPSIE I\n");
 8004724:	b662      	cpsie	i
}
 8004726:	4770      	bx	lr

08004728 <io_disableInterrupts>:

/* disable interrupts globally */
void io_disableInterrupts(void)
{
	asm volatile("CPSID I\n");
 8004728:	b672      	cpsid	i
}
 800472a:	4770      	bx	lr

0800472c <systemInfo_update>:
uint32_t velocityLoopCounter 	= 0;
uint32_t velocityLoopsPerSecond	= 0;

void systemInfo_update(uint32_t actualSystick)
{
	if (abs(actualSystick-loopCounterCheckTime) >= 1000)
 800472c:	4b0d      	ldr	r3, [pc, #52]	; (8004764 <systemInfo_update+0x38>)
 800472e:	681a      	ldr	r2, [r3, #0]
 8004730:	1a82      	subs	r2, r0, r2
 8004732:	2a00      	cmp	r2, #0
 8004734:	bfb8      	it	lt
 8004736:	4252      	neglt	r2, r2
 8004738:	f5b2 7f7a 	cmp.w	r2, #1000	; 0x3e8
 800473c:	db11      	blt.n	8004762 <systemInfo_update+0x36>
	{
		// reset main loop counter
		mainLoopsPerSecond = mainLoopCounter;
		mainLoopCounter = 0;
 800473e:	2200      	movs	r2, #0

		// reset communication loop counter
		commLoopsPerSecond = commLoopCounter;
 8004740:	6919      	ldr	r1, [r3, #16]
		mainLoopsPerSecond = mainLoopCounter;
 8004742:	f8d3 c008 	ldr.w	ip, [r3, #8]
		commLoopsPerSecond = commLoopCounter;
 8004746:	60d9      	str	r1, [r3, #12]
		mainLoopsPerSecond = mainLoopCounter;
 8004748:	f8c3 c004 	str.w	ip, [r3, #4]
		// reset current loop counter
		currentLoopsPerSecond = currentLoopCounter;
		currentLoopCounter = 0;

		// reset velocity loop counter
		velocityLoopsPerSecond = velocityLoopCounter;
 800474c:	6a19      	ldr	r1, [r3, #32]
		currentLoopsPerSecond = currentLoopCounter;
 800474e:	f8d3 c018 	ldr.w	ip, [r3, #24]
		velocityLoopsPerSecond = velocityLoopCounter;
 8004752:	61d9      	str	r1, [r3, #28]
		currentLoopsPerSecond = currentLoopCounter;
 8004754:	f8c3 c014 	str.w	ip, [r3, #20]
		velocityLoopCounter = 0;

		loopCounterCheckTime = actualSystick;
 8004758:	6018      	str	r0, [r3, #0]
		mainLoopCounter = 0;
 800475a:	609a      	str	r2, [r3, #8]
		commLoopCounter = 0;
 800475c:	611a      	str	r2, [r3, #16]
		currentLoopCounter = 0;
 800475e:	619a      	str	r2, [r3, #24]
		velocityLoopCounter = 0;
 8004760:	621a      	str	r2, [r3, #32]
	}
}
 8004762:	4770      	bx	lr
 8004764:	200002cc 	.word	0x200002cc

08004768 <systemInfo_incMainLoopCounter>:

void systemInfo_incMainLoopCounter()
{
	mainLoopCounter++;
 8004768:	4a02      	ldr	r2, [pc, #8]	; (8004774 <systemInfo_incMainLoopCounter+0xc>)
 800476a:	6893      	ldr	r3, [r2, #8]
 800476c:	3301      	adds	r3, #1
 800476e:	6093      	str	r3, [r2, #8]
}
 8004770:	4770      	bx	lr
 8004772:	bf00      	nop
 8004774:	200002cc 	.word	0x200002cc

08004778 <systemInfo_getMainLoopsPerSecond>:

uint32_t systemInfo_getMainLoopsPerSecond()
{
	return mainLoopsPerSecond;
 8004778:	4b01      	ldr	r3, [pc, #4]	; (8004780 <systemInfo_getMainLoopsPerSecond+0x8>)
}
 800477a:	6858      	ldr	r0, [r3, #4]
 800477c:	4770      	bx	lr
 800477e:	bf00      	nop
 8004780:	200002cc 	.word	0x200002cc

08004784 <systemInfo_incCommunicationLoopCounter>:

void systemInfo_incCommunicationLoopCounter()
{
	commLoopCounter++;
 8004784:	4a02      	ldr	r2, [pc, #8]	; (8004790 <systemInfo_incCommunicationLoopCounter+0xc>)
 8004786:	6913      	ldr	r3, [r2, #16]
 8004788:	3301      	adds	r3, #1
 800478a:	6113      	str	r3, [r2, #16]
}
 800478c:	4770      	bx	lr
 800478e:	bf00      	nop
 8004790:	200002cc 	.word	0x200002cc

08004794 <systemInfo_getCommunicationsPerSecond>:

uint32_t systemInfo_getCommunicationsPerSecond()
{
	return commLoopsPerSecond;
 8004794:	4b01      	ldr	r3, [pc, #4]	; (800479c <systemInfo_getCommunicationsPerSecond+0x8>)
}
 8004796:	68d8      	ldr	r0, [r3, #12]
 8004798:	4770      	bx	lr
 800479a:	bf00      	nop
 800479c:	200002cc 	.word	0x200002cc

080047a0 <systemInfo_incCurrentLoopCounter>:

void systemInfo_incCurrentLoopCounter()
{
	currentLoopCounter++;
 80047a0:	4a02      	ldr	r2, [pc, #8]	; (80047ac <systemInfo_incCurrentLoopCounter+0xc>)
 80047a2:	6993      	ldr	r3, [r2, #24]
 80047a4:	3301      	adds	r3, #1
 80047a6:	6193      	str	r3, [r2, #24]
}
 80047a8:	4770      	bx	lr
 80047aa:	bf00      	nop
 80047ac:	200002cc 	.word	0x200002cc

080047b0 <systemInfo_getCurrentLoopsPerSecond>:

uint32_t systemInfo_getCurrentLoopsPerSecond()
{
	return currentLoopsPerSecond;
 80047b0:	4b01      	ldr	r3, [pc, #4]	; (80047b8 <systemInfo_getCurrentLoopsPerSecond+0x8>)
}
 80047b2:	6958      	ldr	r0, [r3, #20]
 80047b4:	4770      	bx	lr
 80047b6:	bf00      	nop
 80047b8:	200002cc 	.word	0x200002cc

080047bc <systemInfo_incVelocityLoopCounter>:

void systemInfo_incVelocityLoopCounter()
{
	velocityLoopCounter++;
 80047bc:	4a02      	ldr	r2, [pc, #8]	; (80047c8 <systemInfo_incVelocityLoopCounter+0xc>)
 80047be:	6a13      	ldr	r3, [r2, #32]
 80047c0:	3301      	adds	r3, #1
 80047c2:	6213      	str	r3, [r2, #32]
}
 80047c4:	4770      	bx	lr
 80047c6:	bf00      	nop
 80047c8:	200002cc 	.word	0x200002cc

080047cc <systemInfo_getVelocityLoopsPerSecond>:

uint32_t systemInfo_getVelocityLoopsPerSecond()
{
	return velocityLoopsPerSecond;
 80047cc:	4b01      	ldr	r3, [pc, #4]	; (80047d4 <systemInfo_getVelocityLoopsPerSecond+0x8>)
}
 80047ce:	69d8      	ldr	r0, [r3, #28]
 80047d0:	4770      	bx	lr
 80047d2:	bf00      	nop
 80047d4:	200002cc 	.word	0x200002cc

080047d8 <SysTickHandler>:
#endif

/* handler for SysTick interrupt */
void SysTickHandler(void)
{
	if(sysTickDivFlag)
 80047d8:	4b0b      	ldr	r3, [pc, #44]	; (8004808 <SysTickHandler+0x30>)
 80047da:	781a      	ldrb	r2, [r3, #0]
 80047dc:	b182      	cbz	r2, 8004800 <SysTickHandler+0x28>
	{
		// increment 1ms timer for systick_getTimer()
		sysTickTimer++;
 80047de:	685a      	ldr	r2, [r3, #4]

#ifdef USE_UART_INTERFACE

		// decrease UART receive timeout
		if(UARTTimeoutTimer > 0)
 80047e0:	490a      	ldr	r1, [pc, #40]	; (800480c <SysTickHandler+0x34>)
		sysTickTimer++;
 80047e2:	3201      	adds	r2, #1
 80047e4:	605a      	str	r2, [r3, #4]
		if(UARTTimeoutTimer > 0)
 80047e6:	680a      	ldr	r2, [r1, #0]
 80047e8:	b13a      	cbz	r2, 80047fa <SysTickHandler+0x22>
		{
			UARTTimeoutTimer--;
 80047ea:	680a      	ldr	r2, [r1, #0]
 80047ec:	3a01      	subs	r2, #1
 80047ee:	600a      	str	r2, [r1, #0]
			if(UARTTimeoutTimer == 0)
 80047f0:	680a      	ldr	r2, [r1, #0]
 80047f2:	b912      	cbnz	r2, 80047fa <SysTickHandler+0x22>
				UARTTimeoutFlag = true;
 80047f4:	2101      	movs	r1, #1
 80047f6:	4a06      	ldr	r2, [pc, #24]	; (8004810 <SysTickHandler+0x38>)
 80047f8:	7011      	strb	r1, [r2, #0]
		}
#endif

		sysTickDivFlag = 0;
 80047fa:	2200      	movs	r2, #0
 80047fc:	701a      	strb	r2, [r3, #0]
 80047fe:	4770      	bx	lr
	}
	else
	{
		sysTickDivFlag = 1;
 8004800:	2201      	movs	r2, #1
 8004802:	701a      	strb	r2, [r3, #0]
	}
}
 8004804:	4770      	bx	lr
 8004806:	bf00      	nop
 8004808:	200002f0 	.word	0x200002f0
 800480c:	2000029c 	.word	0x2000029c
 8004810:	200002c8 	.word	0x200002c8

08004814 <systick_init>:

/* initialize SysTick timer */
void systick_init()
{
 8004814:	b508      	push	{r3, lr}
	/* Select AHB clock(HCLK) as SysTick clock source */
	SysTick_CLKSourceConfig(SysTick_CLKSource_HCLK);
 8004816:	2004      	movs	r0, #4
 8004818:	f7fe fa82 	bl	8002d20 <SysTick_CLKSourceConfig>
	/* SysTick interrupt each 500usec with Core clock equal to 72MHz */
	SysTick_SetReload(36000);
 800481c:	f648 40a0 	movw	r0, #36000	; 0x8ca0
 8004820:	f7fe fa8a 	bl	8002d38 <SysTick_SetReload>
	/* Enable SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Enable);
 8004824:	2001      	movs	r0, #1
 8004826:	f7fe fa8b 	bl	8002d40 <SysTick_CounterCmd>
	NVIC_SystemHandlerPriorityConfig(SystemHandler_SysTick, 3, 0);
 800482a:	4805      	ldr	r0, [pc, #20]	; (8004840 <systick_init+0x2c>)
 800482c:	2200      	movs	r2, #0
 800482e:	2103      	movs	r1, #3
 8004830:	f7fc fdb6 	bl	80013a0 <NVIC_SystemHandlerPriorityConfig>
	/* Enable SysTick interrupt */
	SysTick_ITConfig(ENABLE);
}
 8004834:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	SysTick_ITConfig(ENABLE);
 8004838:	2001      	movs	r0, #1
 800483a:	f7fe ba99 	b.w	8002d70 <SysTick_ITConfig>
 800483e:	bf00      	nop
 8004840:	0002c39a 	.word	0x0002c39a

08004844 <systick_getTimer>:

/* get system timer in [ms] */
uint32_t systick_getTimer()
{
	return sysTickTimer;
 8004844:	4b01      	ldr	r3, [pc, #4]	; (800484c <systick_getTimer+0x8>)
 8004846:	6858      	ldr	r0, [r3, #4]
}
 8004848:	4770      	bx	lr
 800484a:	bf00      	nop
 800484c:	200002f0 	.word	0x200002f0

08004850 <wait>:
	return sysTickTimer;
 8004850:	4a03      	ldr	r2, [pc, #12]	; (8004860 <wait+0x10>)
 8004852:	6851      	ldr	r1, [r2, #4]
 8004854:	6853      	ldr	r3, [r2, #4]

void wait(uint16_t time)
{
	uint32_t startTime = systick_getTimer();
	while ((systick_getTimer()-startTime) < time){;}
 8004856:	1a5b      	subs	r3, r3, r1
 8004858:	4283      	cmp	r3, r0
 800485a:	d3fb      	bcc.n	8004854 <wait+0x4>
}
 800485c:	4770      	bx	lr
 800485e:	bf00      	nop
 8004860:	200002f0 	.word	0x200002f0

08004864 <flags_setStatusFlag>:
volatile u32 statusFlags = 0;	// error and status flags (Overvoltage, Overcurrent,...)

/* set status flags */
void flags_setStatusFlag(u32 flag)
{
	statusFlags |= flag;
 8004864:	4a02      	ldr	r2, [pc, #8]	; (8004870 <flags_setStatusFlag+0xc>)
 8004866:	6813      	ldr	r3, [r2, #0]
 8004868:	4303      	orrs	r3, r0
 800486a:	6013      	str	r3, [r2, #0]
}
 800486c:	4770      	bx	lr
 800486e:	bf00      	nop
 8004870:	200002f8 	.word	0x200002f8

08004874 <flags_clearStatusFlag>:

/* clear status flag */
void flags_clearStatusFlag(u32 flag)
{
	statusFlags &= ~flag;
 8004874:	4a02      	ldr	r2, [pc, #8]	; (8004880 <flags_clearStatusFlag+0xc>)
 8004876:	6813      	ldr	r3, [r2, #0]
 8004878:	ea23 0300 	bic.w	r3, r3, r0
 800487c:	6013      	str	r3, [r2, #0]
}
 800487e:	4770      	bx	lr
 8004880:	200002f8 	.word	0x200002f8

08004884 <flags_setStatusFlagEnabled>:

/* clear/set status flag */
void flags_setStatusFlagEnabled(u32 flag, bool enabled)
{
	if (enabled)
		statusFlags |= flag;
 8004884:	4a04      	ldr	r2, [pc, #16]	; (8004898 <flags_setStatusFlagEnabled+0x14>)
 8004886:	6813      	ldr	r3, [r2, #0]
	if (enabled)
 8004888:	b111      	cbz	r1, 8004890 <flags_setStatusFlagEnabled+0xc>
		statusFlags |= flag;
 800488a:	4318      	orrs	r0, r3
 800488c:	6010      	str	r0, [r2, #0]
 800488e:	4770      	bx	lr
	else
		statusFlags &= ~flag;
 8004890:	ea23 0000 	bic.w	r0, r3, r0
 8004894:	6010      	str	r0, [r2, #0]
}
 8004896:	4770      	bx	lr
 8004898:	200002f8 	.word	0x200002f8

0800489c <flags_isStatusFlagSet>:

/* check if status flag is set */
u8 flags_isStatusFlagSet(u32 flag)
{
	if(statusFlags & flag)
 800489c:	4b03      	ldr	r3, [pc, #12]	; (80048ac <flags_isStatusFlagSet+0x10>)
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	4203      	tst	r3, r0
		return true;
	else
		return false;
}
 80048a2:	bf14      	ite	ne
 80048a4:	2001      	movne	r0, #1
 80048a6:	2000      	moveq	r0, #0
 80048a8:	4770      	bx	lr
 80048aa:	bf00      	nop
 80048ac:	200002f8 	.word	0x200002f8

080048b0 <flags_resetErrorFlags>:
	statusFlags &= ~flag;
 80048b0:	4a02      	ldr	r2, [pc, #8]	; (80048bc <flags_resetErrorFlags+0xc>)
 80048b2:	6813      	ldr	r3, [r2, #0]
 80048b4:	f023 0361 	bic.w	r3, r3, #97	; 0x61
 80048b8:	6013      	str	r3, [r2, #0]

/* reset error flags */
void flags_resetErrorFlags()
{
	flags_clearStatusFlag(OVERCURRENT|HALLERROR|DRIVER_ERROR);
}
 80048ba:	4770      	bx	lr
 80048bc:	200002f8 	.word	0x200002f8

080048c0 <flags_getAllStatusFlags>:

/* get status flags and afterwards reset error flags */
u32 flags_getAllStatusFlags()
{
	u32 flags = statusFlags;
 80048c0:	4b03      	ldr	r3, [pc, #12]	; (80048d0 <flags_getAllStatusFlags+0x10>)
 80048c2:	6818      	ldr	r0, [r3, #0]
	statusFlags &= ~flag;
 80048c4:	681a      	ldr	r2, [r3, #0]
 80048c6:	f022 0261 	bic.w	r2, r2, #97	; 0x61
 80048ca:	601a      	str	r2, [r3, #0]
	// reset error flags
	flags_resetErrorFlags();
	return flags;
}
 80048cc:	4770      	bx	lr
 80048ce:	bf00      	nop
 80048d0:	200002f8 	.word	0x200002f8

080048d4 <flags_getErrorFlags>:

/* get and afterwards reset error flags */
u32 flags_getErrorFlags()
{
	u32 flags = statusFlags;
 80048d4:	4b04      	ldr	r3, [pc, #16]	; (80048e8 <flags_getErrorFlags+0x14>)
 80048d6:	6818      	ldr	r0, [r3, #0]
	statusFlags &= ~flag;
 80048d8:	681a      	ldr	r2, [r3, #0]
	flags &= mask;

	// reset error flags
	flags_resetErrorFlags();
    return flags;
}
 80048da:	f000 006b 	and.w	r0, r0, #107	; 0x6b
	statusFlags &= ~flag;
 80048de:	f022 0261 	bic.w	r2, r2, #97	; 0x61
 80048e2:	601a      	str	r2, [r3, #0]
}
 80048e4:	4770      	bx	lr
 80048e6:	bf00      	nop
 80048e8:	200002f8 	.word	0x200002f8

080048ec <debug_getTestVar0>:
// test/debug variables
int gTestVar0, gTestVar1, gTestVar2, gTestVar3, gTestVar4, gTestVar5, gTestVar6, gTestVar7, gTestVar8, gTestVar9;

int debug_getTestVar0()
{
	return gTestVar0;
 80048ec:	4b01      	ldr	r3, [pc, #4]	; (80048f4 <debug_getTestVar0+0x8>)
}
 80048ee:	6818      	ldr	r0, [r3, #0]
 80048f0:	4770      	bx	lr
 80048f2:	bf00      	nop
 80048f4:	200002fc 	.word	0x200002fc

080048f8 <debug_getTestVar1>:

int debug_getTestVar1()
{
	return gTestVar1;
 80048f8:	4b01      	ldr	r3, [pc, #4]	; (8004900 <debug_getTestVar1+0x8>)
}
 80048fa:	6858      	ldr	r0, [r3, #4]
 80048fc:	4770      	bx	lr
 80048fe:	bf00      	nop
 8004900:	200002fc 	.word	0x200002fc

08004904 <debug_getTestVar2>:

int debug_getTestVar2()
{
	return gTestVar2;
 8004904:	4b01      	ldr	r3, [pc, #4]	; (800490c <debug_getTestVar2+0x8>)
}
 8004906:	6898      	ldr	r0, [r3, #8]
 8004908:	4770      	bx	lr
 800490a:	bf00      	nop
 800490c:	200002fc 	.word	0x200002fc

08004910 <debug_getTestVar3>:

int debug_getTestVar3()
{
	return gTestVar3;
 8004910:	4b01      	ldr	r3, [pc, #4]	; (8004918 <debug_getTestVar3+0x8>)
}
 8004912:	68d8      	ldr	r0, [r3, #12]
 8004914:	4770      	bx	lr
 8004916:	bf00      	nop
 8004918:	200002fc 	.word	0x200002fc

0800491c <debug_getTestVar4>:

int debug_getTestVar4()
{
	return gTestVar4;
 800491c:	4b01      	ldr	r3, [pc, #4]	; (8004924 <debug_getTestVar4+0x8>)
}
 800491e:	6918      	ldr	r0, [r3, #16]
 8004920:	4770      	bx	lr
 8004922:	bf00      	nop
 8004924:	200002fc 	.word	0x200002fc

08004928 <debug_getTestVar5>:

int debug_getTestVar5()
{
	return gTestVar5;
 8004928:	4b01      	ldr	r3, [pc, #4]	; (8004930 <debug_getTestVar5+0x8>)
}
 800492a:	6958      	ldr	r0, [r3, #20]
 800492c:	4770      	bx	lr
 800492e:	bf00      	nop
 8004930:	200002fc 	.word	0x200002fc

08004934 <debug_getTestVar6>:

int debug_getTestVar6()
{
	return gTestVar6;
 8004934:	4b01      	ldr	r3, [pc, #4]	; (800493c <debug_getTestVar6+0x8>)
}
 8004936:	6998      	ldr	r0, [r3, #24]
 8004938:	4770      	bx	lr
 800493a:	bf00      	nop
 800493c:	200002fc 	.word	0x200002fc

08004940 <debug_getTestVar7>:

int debug_getTestVar7()
{
	return gTestVar7;
 8004940:	4b01      	ldr	r3, [pc, #4]	; (8004948 <debug_getTestVar7+0x8>)
}
 8004942:	69d8      	ldr	r0, [r3, #28]
 8004944:	4770      	bx	lr
 8004946:	bf00      	nop
 8004948:	200002fc 	.word	0x200002fc

0800494c <debug_getTestVar8>:

int debug_getTestVar8()
{
	return gTestVar8;
 800494c:	4b01      	ldr	r3, [pc, #4]	; (8004954 <debug_getTestVar8+0x8>)
}
 800494e:	6a18      	ldr	r0, [r3, #32]
 8004950:	4770      	bx	lr
 8004952:	bf00      	nop
 8004954:	200002fc 	.word	0x200002fc

08004958 <debug_getTestVar9>:

int debug_getTestVar9()
{
	return gTestVar9;
 8004958:	4b01      	ldr	r3, [pc, #4]	; (8004960 <debug_getTestVar9+0x8>)
}
 800495a:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800495c:	4770      	bx	lr
 800495e:	bf00      	nop
 8004960:	200002fc 	.word	0x200002fc

08004964 <debug_setTestVar0>:

void debug_setTestVar0(int value)
{
	gTestVar0 = value;
 8004964:	4b01      	ldr	r3, [pc, #4]	; (800496c <debug_setTestVar0+0x8>)
 8004966:	6018      	str	r0, [r3, #0]
}
 8004968:	4770      	bx	lr
 800496a:	bf00      	nop
 800496c:	200002fc 	.word	0x200002fc

08004970 <debug_setTestVar1>:

void debug_setTestVar1(int value)
{
	gTestVar1 = value;
 8004970:	4b01      	ldr	r3, [pc, #4]	; (8004978 <debug_setTestVar1+0x8>)
 8004972:	6058      	str	r0, [r3, #4]
}
 8004974:	4770      	bx	lr
 8004976:	bf00      	nop
 8004978:	200002fc 	.word	0x200002fc

0800497c <debug_setTestVar2>:

void debug_setTestVar2(int value)
{
	gTestVar2 = value;
 800497c:	4b01      	ldr	r3, [pc, #4]	; (8004984 <debug_setTestVar2+0x8>)
 800497e:	6098      	str	r0, [r3, #8]
}
 8004980:	4770      	bx	lr
 8004982:	bf00      	nop
 8004984:	200002fc 	.word	0x200002fc

08004988 <debug_setTestVar3>:

void debug_setTestVar3(int value)
{
	gTestVar3 = value;
 8004988:	4b01      	ldr	r3, [pc, #4]	; (8004990 <debug_setTestVar3+0x8>)
 800498a:	60d8      	str	r0, [r3, #12]
}
 800498c:	4770      	bx	lr
 800498e:	bf00      	nop
 8004990:	200002fc 	.word	0x200002fc

08004994 <debug_setTestVar4>:

void debug_setTestVar4(int value)
{
	gTestVar4 = value;
 8004994:	4b01      	ldr	r3, [pc, #4]	; (800499c <debug_setTestVar4+0x8>)
 8004996:	6118      	str	r0, [r3, #16]
}
 8004998:	4770      	bx	lr
 800499a:	bf00      	nop
 800499c:	200002fc 	.word	0x200002fc

080049a0 <debug_setTestVar5>:

void debug_setTestVar5(int value)
{
	gTestVar5 = value;
 80049a0:	4b01      	ldr	r3, [pc, #4]	; (80049a8 <debug_setTestVar5+0x8>)
 80049a2:	6158      	str	r0, [r3, #20]
}
 80049a4:	4770      	bx	lr
 80049a6:	bf00      	nop
 80049a8:	200002fc 	.word	0x200002fc

080049ac <debug_setTestVar6>:

void debug_setTestVar6(int value)
{
	gTestVar6 = value;
 80049ac:	4b01      	ldr	r3, [pc, #4]	; (80049b4 <debug_setTestVar6+0x8>)
 80049ae:	6198      	str	r0, [r3, #24]
}
 80049b0:	4770      	bx	lr
 80049b2:	bf00      	nop
 80049b4:	200002fc 	.word	0x200002fc

080049b8 <debug_setTestVar7>:

void debug_setTestVar7(int value)
{
	gTestVar7 = value;
 80049b8:	4b01      	ldr	r3, [pc, #4]	; (80049c0 <debug_setTestVar7+0x8>)
 80049ba:	61d8      	str	r0, [r3, #28]
}
 80049bc:	4770      	bx	lr
 80049be:	bf00      	nop
 80049c0:	200002fc 	.word	0x200002fc

080049c4 <debug_setTestVar8>:

void debug_setTestVar8(int value)
{
	gTestVar8 = value;
 80049c4:	4b01      	ldr	r3, [pc, #4]	; (80049cc <debug_setTestVar8+0x8>)
 80049c6:	6218      	str	r0, [r3, #32]
}
 80049c8:	4770      	bx	lr
 80049ca:	bf00      	nop
 80049cc:	200002fc 	.word	0x200002fc

080049d0 <debug_setTestVar9>:

void debug_setTestVar9(int value)
{
	gTestVar9 = value;
 80049d0:	4b01      	ldr	r3, [pc, #4]	; (80049d8 <debug_setTestVar9+0x8>)
 80049d2:	6258      	str	r0, [r3, #36]	; 0x24
}
 80049d4:	4770      	bx	lr
 80049d6:	bf00      	nop
 80049d8:	200002fc 	.word	0x200002fc

080049dc <tmcl_handleAxisParameter.part.0>:
   	// handle request after successful reading
  	if(TMCLCommandState!=TCS_IDLE && TMCLCommandState!=TCS_UART_ERROR)
  		tmcl_executeActualCommand();
}

void tmcl_handleAxisParameter(uint8_t command)
 80049dc:	b538      	push	{r3, r4, r5, lr}
{
	if(ActualCommand.Motor == 0)
	{
		switch(ActualCommand.Type)
 80049de:	4c02      	ldr	r4, [pc, #8]	; (80049e8 <tmcl_handleAxisParameter.part.0+0xc>)
 80049e0:	7863      	ldrb	r3, [r4, #1]
 80049e2:	3b03      	subs	r3, #3
 80049e4:	e002      	b.n	80049ec <tmcl_handleAxisParameter.part.0+0x10>
 80049e6:	bf00      	nop
 80049e8:	20000324 	.word	0x20000324
 80049ec:	2bfc      	cmp	r3, #252	; 0xfc
 80049ee:	f200 80ff 	bhi.w	8004bf0 <tmcl_handleAxisParameter.part.0+0x214>
 80049f2:	e8df f013 	tbh	[pc, r3, lsl #1]
 80049f6:	06f6      	.short	0x06f6
 80049f8:	078c06e7 	.word	0x078c06e7
 80049fc:	05fa06d4 	.word	0x05fa06d4
 8004a00:	076f05f0 	.word	0x076f05f0
 8004a04:	00fd05dd 	.word	0x00fd05dd
 8004a08:	00fd0683 	.word	0x00fd0683
 8004a0c:	0779067d 	.word	0x0779067d
 8004a10:	04630676 	.word	0x04630676
 8004a14:	00fd045c 	.word	0x00fd045c
 8004a18:	0449075c 	.word	0x0449075c
 8004a1c:	06ae06c1 	.word	0x06ae06c1
 8004a20:	00fd00fd 	.word	0x00fd00fd
 8004a24:	00fd00fd 	.word	0x00fd00fd
 8004a28:	00fd00fd 	.word	0x00fd00fd
 8004a2c:	069d06a4 	.word	0x069d06a4
 8004a30:	00fd00fd 	.word	0x00fd00fd
 8004a34:	00fd00fd 	.word	0x00fd00fd
 8004a38:	00fd00fd 	.word	0x00fd00fd
 8004a3c:	00fd00fd 	.word	0x00fd00fd
 8004a40:	05b905c0 	.word	0x05b905c0
 8004a44:	059f05b2 	.word	0x059f05b2
 8004a48:	03ea03fd 	.word	0x03ea03fd
 8004a4c:	00fd00fd 	.word	0x00fd00fd
 8004a50:	00fd00fd 	.word	0x00fd00fd
 8004a54:	00fd0650 	.word	0x00fd0650
 8004a58:	03c403d7 	.word	0x03c403d7
 8004a5c:	037303b1 	.word	0x037303b1
 8004a60:	063d0360 	.word	0x063d0360
 8004a64:	00fd062a 	.word	0x00fd062a
 8004a68:	06040617 	.word	0x06040617
 8004a6c:	00fd00fd 	.word	0x00fd00fd
 8004a70:	059800fd 	.word	0x059800fd
 8004a74:	06960591 	.word	0x06960591
 8004a78:	00fd00fd 	.word	0x00fd00fd
 8004a7c:	0736057e 	.word	0x0736057e
 8004a80:	072300fd 	.word	0x072300fd
 8004a84:	05ca0749 	.word	0x05ca0749
 8004a88:	04230436 	.word	0x04230436
 8004a8c:	04100663 	.word	0x04100663
 8004a90:	04ef0502 	.word	0x04ef0502
 8004a94:	04dc052f 	.word	0x04dc052f
 8004a98:	0490051c 	.word	0x0490051c
 8004a9c:	046a047d 	.word	0x046a047d
 8004aa0:	04b604c9 	.word	0x04b604c9
 8004aa4:	04a3056b 	.word	0x04a3056b
 8004aa8:	03520359 	.word	0x03520359
 8004aac:	00fd0515 	.word	0x00fd0515
 8004ab0:	00fd00fd 	.word	0x00fd00fd
 8004ab4:	00fd00fd 	.word	0x00fd00fd
 8004ab8:	02f9033f 	.word	0x02f9033f
 8004abc:	031902e6 	.word	0x031902e6
 8004ac0:	028702d3 	.word	0x028702d3
 8004ac4:	02610274 	.word	0x02610274
 8004ac8:	00fd024e 	.word	0x00fd024e
 8004acc:	02ad02c0 	.word	0x02ad02c0
 8004ad0:	00fd00fd 	.word	0x00fd00fd
 8004ad4:	029a032c 	.word	0x029a032c
 8004ad8:	023a0247 	.word	0x023a0247
 8004adc:	00fd030c 	.word	0x00fd030c
 8004ae0:	00fd00fd 	.word	0x00fd00fd
 8004ae4:	00fd00fd 	.word	0x00fd00fd
 8004ae8:	00fd00fd 	.word	0x00fd00fd
 8004aec:	00fd00fd 	.word	0x00fd00fd
 8004af0:	00fd00fd 	.word	0x00fd00fd
 8004af4:	02140227 	.word	0x02140227
 8004af8:	01ee0201 	.word	0x01ee0201
 8004afc:	00fd00fd 	.word	0x00fd00fd
 8004b00:	00fd00fd 	.word	0x00fd00fd
 8004b04:	00fd00fd 	.word	0x00fd00fd
 8004b08:	00fd00fd 	.word	0x00fd00fd
 8004b0c:	00fd00fd 	.word	0x00fd00fd
 8004b10:	00fd00fd 	.word	0x00fd00fd
 8004b14:	00fd00fd 	.word	0x00fd00fd
 8004b18:	00fd00fd 	.word	0x00fd00fd
 8004b1c:	00fd00fd 	.word	0x00fd00fd
 8004b20:	00fd00fd 	.word	0x00fd00fd
 8004b24:	00fd00fd 	.word	0x00fd00fd
 8004b28:	00fd00fd 	.word	0x00fd00fd
 8004b2c:	00fd00fd 	.word	0x00fd00fd
 8004b30:	00fd00fd 	.word	0x00fd00fd
 8004b34:	00fd00fd 	.word	0x00fd00fd
 8004b38:	00fd00fd 	.word	0x00fd00fd
 8004b3c:	00fd00fd 	.word	0x00fd00fd
 8004b40:	00fd00fd 	.word	0x00fd00fd
 8004b44:	00fd00fd 	.word	0x00fd00fd
 8004b48:	00fd00fd 	.word	0x00fd00fd
 8004b4c:	00fd00fd 	.word	0x00fd00fd
 8004b50:	00fd00fd 	.word	0x00fd00fd
 8004b54:	00fd00fd 	.word	0x00fd00fd
 8004b58:	00fd00fd 	.word	0x00fd00fd
 8004b5c:	00fd00fd 	.word	0x00fd00fd
 8004b60:	00fd00fd 	.word	0x00fd00fd
 8004b64:	00fd00fd 	.word	0x00fd00fd
 8004b68:	00fd00fd 	.word	0x00fd00fd
 8004b6c:	00fd00fd 	.word	0x00fd00fd
 8004b70:	00fd00fd 	.word	0x00fd00fd
 8004b74:	00fd00fd 	.word	0x00fd00fd
 8004b78:	00fd00fd 	.word	0x00fd00fd
 8004b7c:	00fd00fd 	.word	0x00fd00fd
 8004b80:	00fd00fd 	.word	0x00fd00fd
 8004b84:	00fd00fd 	.word	0x00fd00fd
 8004b88:	00fd00fd 	.word	0x00fd00fd
 8004b8c:	00fd00fd 	.word	0x00fd00fd
 8004b90:	00fd00fd 	.word	0x00fd00fd
 8004b94:	00fd00fd 	.word	0x00fd00fd
 8004b98:	00fd00fd 	.word	0x00fd00fd
 8004b9c:	00fd00fd 	.word	0x00fd00fd
 8004ba0:	00fd00fd 	.word	0x00fd00fd
 8004ba4:	00fd00fd 	.word	0x00fd00fd
 8004ba8:	01e001e7 	.word	0x01e001e7
 8004bac:	01d201d9 	.word	0x01d201d9
 8004bb0:	01c401cb 	.word	0x01c401cb
 8004bb4:	01b601bd 	.word	0x01b601bd
 8004bb8:	01a801af 	.word	0x01a801af
 8004bbc:	019a01a1 	.word	0x019a01a1
 8004bc0:	018c0193 	.word	0x018c0193
 8004bc4:	0185016f 	.word	0x0185016f
 8004bc8:	017e012d 	.word	0x017e012d
 8004bcc:	00fd0145 	.word	0x00fd0145
 8004bd0:	011b0175 	.word	0x011b0175
 8004bd4:	014b0154 	.word	0x014b0154
 8004bd8:	0124015d 	.word	0x0124015d
 8004bdc:	0133013c 	.word	0x0133013c
 8004be0:	01120166 	.word	0x01120166
 8004be4:	00fd0109 	.word	0x00fd0109
 8004be8:	00fd00fd 	.word	0x00fd00fd
 8004bec:	010000fd 	.word	0x010000fd
				} else if (command == TMCL_GAP) {
					ActualReply.Value.Int32 = tmcm_getDriverState();
				}
				break;
			default:
				ActualReply.Status = REPLY_WRONG_TYPE;
 8004bf0:	2303      	movs	r3, #3
 8004bf2:	7223      	strb	r3, [r4, #8]
				break;
		}
	} else {
		ActualReply.Status = REPLY_INVALID_VALUE;
	}
}
 8004bf4:	bd38      	pop	{r3, r4, r5, pc}
				if (command == TMCL_SAP)
 8004bf6:	2805      	cmp	r0, #5
 8004bf8:	f000 8732 	beq.w	8005a60 <tmcl_handleAxisParameter.part.0+0x1084>
				} else if (command == TMCL_GAP) {
 8004bfc:	2806      	cmp	r0, #6
 8004bfe:	d1f9      	bne.n	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
					ActualReply.Value.Int32 = tmcm_getDriverState();
 8004c00:	f7fe fdea 	bl	80037d8 <tmcm_getDriverState>
 8004c04:	60e0      	str	r0, [r4, #12]
}
 8004c06:	bd38      	pop	{r3, r4, r5, pc}
				if (command == TMCL_SAP)
 8004c08:	2805      	cmp	r0, #5
 8004c0a:	f001 8194 	beq.w	8005f36 <tmcl_handleAxisParameter.part.0+0x155a>
				else if (command == TMCL_GAP)
 8004c0e:	2806      	cmp	r0, #6
 8004c10:	d1f0      	bne.n	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
					ActualReply.Value.Int32 = sensor_getFltActualTorque();
 8004c12:	f002 fd25 	bl	8007660 <sensor_getFltActualTorque>
 8004c16:	60e0      	str	r0, [r4, #12]
}
 8004c18:	bd38      	pop	{r3, r4, r5, pc}
				if (command == TMCL_SAP)
 8004c1a:	2805      	cmp	r0, #5
 8004c1c:	f001 81ae 	beq.w	8005f7c <tmcl_handleAxisParameter.part.0+0x15a0>
				else if (command == TMCL_GAP)
 8004c20:	2806      	cmp	r0, #6
 8004c22:	d1e7      	bne.n	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
					ActualReply.Value.Int32 = debug_getTestVar9();
 8004c24:	f7ff fe98 	bl	8004958 <debug_getTestVar9>
 8004c28:	60e0      	str	r0, [r4, #12]
}
 8004c2a:	bd38      	pop	{r3, r4, r5, pc}
				if (command == TMCL_SAP)
 8004c2c:	2805      	cmp	r0, #5
 8004c2e:	f001 8196 	beq.w	8005f5e <tmcl_handleAxisParameter.part.0+0x1582>
				else if (command == TMCL_GAP)
 8004c32:	2806      	cmp	r0, #6
 8004c34:	d1de      	bne.n	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
					ActualReply.Value.Int32 = debug_getTestVar1();
 8004c36:	f7ff fe5f 	bl	80048f8 <debug_getTestVar1>
 8004c3a:	60e0      	str	r0, [r4, #12]
}
 8004c3c:	bd38      	pop	{r3, r4, r5, pc}
				if (command == TMCL_SAP)
 8004c3e:	2805      	cmp	r0, #5
 8004c40:	f001 8183 	beq.w	8005f4a <tmcl_handleAxisParameter.part.0+0x156e>
				else if (command == TMCL_GAP)
 8004c44:	2806      	cmp	r0, #6
 8004c46:	d1d5      	bne.n	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
					ActualReply.Value.Int32 = debug_getTestVar5();
 8004c48:	f7ff fe6e 	bl	8004928 <debug_getTestVar5>
 8004c4c:	60e0      	str	r0, [r4, #12]
}
 8004c4e:	bd38      	pop	{r3, r4, r5, pc}
				if (command == TMCL_GAP)
 8004c50:	2806      	cmp	r0, #6
 8004c52:	d1cf      	bne.n	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
					ActualReply.Value.Int32 = sensor_pedalVelocity();
 8004c54:	f003 f850 	bl	8007cf8 <sensor_pedalVelocity>
 8004c58:	60e0      	str	r0, [r4, #12]
}
 8004c5a:	bd38      	pop	{r3, r4, r5, pc}
				if (command == TMCL_SAP)
 8004c5c:	2805      	cmp	r0, #5
 8004c5e:	f001 80ad 	beq.w	8005dbc <tmcl_handleAxisParameter.part.0+0x13e0>
				else if (command == TMCL_GAP)
 8004c62:	2806      	cmp	r0, #6
 8004c64:	d1c6      	bne.n	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
					ActualReply.Value.Int32 = debug_getTestVar7();
 8004c66:	f7ff fe6b 	bl	8004940 <debug_getTestVar7>
 8004c6a:	60e0      	str	r0, [r4, #12]
}
 8004c6c:	bd38      	pop	{r3, r4, r5, pc}
				if (command == TMCL_SAP)
 8004c6e:	2805      	cmp	r0, #5
 8004c70:	f001 8189 	beq.w	8005f86 <tmcl_handleAxisParameter.part.0+0x15aa>
				else if (command == TMCL_GAP)
 8004c74:	2806      	cmp	r0, #6
 8004c76:	d1bd      	bne.n	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
					ActualReply.Value.Int32 = debug_getTestVar6();
 8004c78:	f7ff fe5c 	bl	8004934 <debug_getTestVar6>
 8004c7c:	60e0      	str	r0, [r4, #12]
}
 8004c7e:	bd38      	pop	{r3, r4, r5, pc}
				if (command == TMCL_GAP)
 8004c80:	2806      	cmp	r0, #6
 8004c82:	d1b7      	bne.n	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
					ActualReply.Value.Int32 = sensor_filteredPedalVelocityFast();
 8004c84:	f003 f844 	bl	8007d10 <sensor_filteredPedalVelocityFast>
 8004c88:	60e0      	str	r0, [r4, #12]
}
 8004c8a:	bd38      	pop	{r3, r4, r5, pc}
				if (command == TMCL_SAP)
 8004c8c:	2805      	cmp	r0, #5
 8004c8e:	f001 8170 	beq.w	8005f72 <tmcl_handleAxisParameter.part.0+0x1596>
				else if (command == TMCL_GAP)
 8004c92:	2806      	cmp	r0, #6
 8004c94:	d1ae      	bne.n	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
					ActualReply.Value.Int32 = debug_getTestVar3();
 8004c96:	f7ff fe3b 	bl	8004910 <debug_getTestVar3>
 8004c9a:	60e0      	str	r0, [r4, #12]
}
 8004c9c:	bd38      	pop	{r3, r4, r5, pc}
				if (command == TMCL_SAP)
 8004c9e:	2805      	cmp	r0, #5
 8004ca0:	f001 8162 	beq.w	8005f68 <tmcl_handleAxisParameter.part.0+0x158c>
				else if (command == TMCL_GAP)
 8004ca4:	2806      	cmp	r0, #6
 8004ca6:	d1a5      	bne.n	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
					ActualReply.Value.Int32 = debug_getTestVar2();
 8004ca8:	f7ff fe2c 	bl	8004904 <debug_getTestVar2>
 8004cac:	60e0      	str	r0, [r4, #12]
}
 8004cae:	bd38      	pop	{r3, r4, r5, pc}
				if (command == TMCL_SAP)
 8004cb0:	2805      	cmp	r0, #5
 8004cb2:	f001 8145 	beq.w	8005f40 <tmcl_handleAxisParameter.part.0+0x1564>
				else if (command == TMCL_GAP)
 8004cb6:	2806      	cmp	r0, #6
 8004cb8:	d19c      	bne.n	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
					ActualReply.Value.Int32 = debug_getTestVar4();
 8004cba:	f7ff fe2f 	bl	800491c <debug_getTestVar4>
 8004cbe:	60e0      	str	r0, [r4, #12]
}
 8004cc0:	bd38      	pop	{r3, r4, r5, pc}
				if (command == TMCL_SAP)
 8004cc2:	2805      	cmp	r0, #5
 8004cc4:	f001 8146 	beq.w	8005f54 <tmcl_handleAxisParameter.part.0+0x1578>
				else if (command == TMCL_GAP)
 8004cc8:	2806      	cmp	r0, #6
 8004cca:	d193      	bne.n	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
					ActualReply.Value.Int32 = debug_getTestVar8();
 8004ccc:	f7ff fe3e 	bl	800494c <debug_getTestVar8>
 8004cd0:	60e0      	str	r0, [r4, #12]
}
 8004cd2:	bd38      	pop	{r3, r4, r5, pc}
				if (command == TMCL_GAP)
 8004cd4:	2806      	cmp	r0, #6
 8004cd6:	d18d      	bne.n	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
					ActualReply.Value.Int32 = sensor_pedalPosition();
 8004cd8:	f002 fd08 	bl	80076ec <sensor_pedalPosition>
 8004cdc:	60e0      	str	r0, [r4, #12]
}
 8004cde:	bd38      	pop	{r3, r4, r5, pc}
				if (command == TMCL_SAP)
 8004ce0:	2805      	cmp	r0, #5
 8004ce2:	f001 8155 	beq.w	8005f90 <tmcl_handleAxisParameter.part.0+0x15b4>
				else if (command == TMCL_GAP)
 8004ce6:	2806      	cmp	r0, #6
 8004ce8:	d184      	bne.n	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
					ActualReply.Value.Int32 = debug_getTestVar0();
 8004cea:	f7ff fdff 	bl	80048ec <debug_getTestVar0>
 8004cee:	60e0      	str	r0, [r4, #12]
}
 8004cf0:	bd38      	pop	{r3, r4, r5, pc}
				if (command == TMCL_GAP)
 8004cf2:	2806      	cmp	r0, #6
 8004cf4:	f47f af7e 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
					ActualReply.Value.Int32 = sensor_filteredPedalVelocity();
 8004cf8:	f003 f804 	bl	8007d04 <sensor_filteredPedalVelocity>
 8004cfc:	60e0      	str	r0, [r4, #12]
}
 8004cfe:	bd38      	pop	{r3, r4, r5, pc}
				if (command == TMCL_GAP)
 8004d00:	2806      	cmp	r0, #6
 8004d02:	f47f af77 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
					ActualReply.Value.Int32 = sensor_pedalCounterPer500MSeconds();
 8004d06:	f002 fd2b 	bl	8007760 <sensor_pedalCounterPer500MSeconds>
 8004d0a:	60e0      	str	r0, [r4, #12]
}
 8004d0c:	bd38      	pop	{r3, r4, r5, pc}
				if (command == TMCL_GAP)
 8004d0e:	2806      	cmp	r0, #6
 8004d10:	f47f af70 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
					ActualReply.Value.Int32 = sensor_pedalCounter();
 8004d14:	f002 fce4 	bl	80076e0 <sensor_pedalCounter>
 8004d18:	60e0      	str	r0, [r4, #12]
}
 8004d1a:	bd38      	pop	{r3, r4, r5, pc}
				if (command == TMCL_GAP)
 8004d1c:	2806      	cmp	r0, #6
 8004d1e:	f47f af69 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
					ActualReply.Value.Int32 = systemInfo_getVelocityLoopsPerSecond();
 8004d22:	f7ff fd53 	bl	80047cc <systemInfo_getVelocityLoopsPerSecond>
 8004d26:	60e0      	str	r0, [r4, #12]
}
 8004d28:	bd38      	pop	{r3, r4, r5, pc}
				if (command == TMCL_GAP)
 8004d2a:	2806      	cmp	r0, #6
 8004d2c:	f47f af62 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
					ActualReply.Value.Int32 = systemInfo_getCurrentLoopsPerSecond();
 8004d30:	f7ff fd3e 	bl	80047b0 <systemInfo_getCurrentLoopsPerSecond>
 8004d34:	60e0      	str	r0, [r4, #12]
}
 8004d36:	bd38      	pop	{r3, r4, r5, pc}
				if (command == TMCL_GAP)
 8004d38:	2806      	cmp	r0, #6
 8004d3a:	f47f af5b 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
					ActualReply.Value.Int32 = systemInfo_getMainLoopsPerSecond();
 8004d3e:	f7ff fd1b 	bl	8004778 <systemInfo_getMainLoopsPerSecond>
 8004d42:	60e0      	str	r0, [r4, #12]
}
 8004d44:	bd38      	pop	{r3, r4, r5, pc}
				if (command == TMCL_GAP) {
 8004d46:	2806      	cmp	r0, #6
 8004d48:	f47f af54 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
					ActualReply.Value.Int32 = sensor_targetpedalTorque();
 8004d4c:	f002 ffd2 	bl	8007cf4 <sensor_targetpedalTorque>
 8004d50:	60e0      	str	r0, [r4, #12]
}
 8004d52:	bd38      	pop	{r3, r4, r5, pc}
				if (command == TMCL_GAP) {
 8004d54:	2806      	cmp	r0, #6
 8004d56:	f47f af4d 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
					ActualReply.Value.Int32 = sensor_rightPedalTorque();
 8004d5a:	f002 ffc5 	bl	8007ce8 <sensor_rightPedalTorque>
 8004d5e:	60e0      	str	r0, [r4, #12]
}
 8004d60:	bd38      	pop	{r3, r4, r5, pc}
				if (command == TMCL_GAP) {
 8004d62:	2806      	cmp	r0, #6
 8004d64:	f47f af46 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
					ActualReply.Value.Int32 = sensor_leftPedalTorque();
 8004d68:	f002 ffb8 	bl	8007cdc <sensor_leftPedalTorque>
 8004d6c:	60e0      	str	r0, [r4, #12]
}
 8004d6e:	bd38      	pop	{r3, r4, r5, pc}
				if (command == TMCL_GAP) {
 8004d70:	2806      	cmp	r0, #6
 8004d72:	f47f af3f 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
					ActualReply.Value.Int32 = sensor_actualPedalTorque();
 8004d76:	f002 fc6d 	bl	8007654 <sensor_actualPedalTorque>
 8004d7a:	60e0      	str	r0, [r4, #12]
}
 8004d7c:	bd38      	pop	{r3, r4, r5, pc}
				if (command == TMCL_GAP) {
 8004d7e:	2806      	cmp	r0, #6
 8004d80:	f47f af38 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
					ActualReply.Value.Int32 = bldc_getInput5V();
 8004d84:	f002 f8ea 	bl	8006f5c <bldc_getInput5V>
 8004d88:	60e0      	str	r0, [r4, #12]
}
 8004d8a:	bd38      	pop	{r3, r4, r5, pc}
				if (command == TMCL_GAP) {
 8004d8c:	2806      	cmp	r0, #6
 8004d8e:	f47f af31 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
					ActualReply.Value.Int32 = bldc_getInput6V();
 8004d92:	f002 f8c5 	bl	8006f20 <bldc_getInput6V>
 8004d96:	60e0      	str	r0, [r4, #12]
}
 8004d98:	bd38      	pop	{r3, r4, r5, pc}
				if (command == TMCL_GAP) {
 8004d9a:	2806      	cmp	r0, #6
 8004d9c:	f47f af2a 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
					ActualReply.Value.Int32 = bldc_getInput12V();
 8004da0:	f002 f8a0 	bl	8006ee4 <bldc_getInput12V>
 8004da4:	60e0      	str	r0, [r4, #12]
}
 8004da6:	bd38      	pop	{r3, r4, r5, pc}
				if (command == TMCL_GAP) {
 8004da8:	2806      	cmp	r0, #6
 8004daa:	f47f af23 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
					ActualReply.Value.Int32 = flags_getAllStatusFlags();
 8004dae:	f7ff fd87 	bl	80048c0 <flags_getAllStatusFlags>
 8004db2:	60e0      	str	r0, [r4, #12]
}
 8004db4:	bd38      	pop	{r3, r4, r5, pc}
				if (command == TMCL_GAP) {
 8004db6:	2806      	cmp	r0, #6
 8004db8:	f47f af1c 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
					ActualReply.Value.Int32 = bldc_getMotorTemperature();
 8004dbc:	f002 f97c 	bl	80070b8 <bldc_getMotorTemperature>
 8004dc0:	60e0      	str	r0, [r4, #12]
}
 8004dc2:	bd38      	pop	{r3, r4, r5, pc}
				if (command == TMCL_GAP) {
 8004dc4:	2806      	cmp	r0, #6
 8004dc6:	f47f af15 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
					ActualReply.Value.Int32 = bldc_getSupplyVoltage();
 8004dca:	f002 f86d 	bl	8006ea8 <bldc_getSupplyVoltage>
 8004dce:	60e0      	str	r0, [r4, #12]
}
 8004dd0:	bd38      	pop	{r3, r4, r5, pc}
				if (command == TMCL_SAP)
 8004dd2:	2805      	cmp	r0, #5
 8004dd4:	f001 80ec 	beq.w	8005fb0 <tmcl_handleAxisParameter.part.0+0x15d4>
				} else if (command == TMCL_GAP)
 8004dd8:	2806      	cmp	r0, #6
 8004dda:	f000 86d7 	beq.w	8005b8c <tmcl_handleAxisParameter.part.0+0x11b0>
				} else if (command == TMCL_STAP) {
 8004dde:	2807      	cmp	r0, #7
 8004de0:	f001 81f8 	beq.w	80061d4 <tmcl_handleAxisParameter.part.0+0x17f8>
				} else if (command == TMCL_RSAP) {
 8004de4:	2808      	cmp	r0, #8
 8004de6:	f47f af05 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
}
 8004dea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_readConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.batterySavingTimer-(u32)&motorConfig,
 8004dee:	2202      	movs	r2, #2
 8004df0:	2094      	movs	r0, #148	; 0x94
 8004df2:	49c4      	ldr	r1, [pc, #784]	; (8005104 <tmcl_handleAxisParameter.part.0+0x728>)
 8004df4:	f7ff bb20 	b.w	8004438 <eeprom_readConfigBlock>
				if (command == TMCL_SAP)
 8004df8:	2805      	cmp	r0, #5
 8004dfa:	f001 80ce 	beq.w	8005f9a <tmcl_handleAxisParameter.part.0+0x15be>
				} else if (command == TMCL_GAP)
 8004dfe:	2806      	cmp	r0, #6
 8004e00:	f000 86bb 	beq.w	8005b7a <tmcl_handleAxisParameter.part.0+0x119e>
				} else if (command == TMCL_STAP) {
 8004e04:	2807      	cmp	r0, #7
 8004e06:	f001 81ec 	beq.w	80061e2 <tmcl_handleAxisParameter.part.0+0x1806>
				} else if (command == TMCL_RSAP) {
 8004e0a:	2808      	cmp	r0, #8
 8004e0c:	f47f aef2 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
}
 8004e10:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_readConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.cutOffVoltage-(u32)&motorConfig,
 8004e14:	2202      	movs	r2, #2
 8004e16:	2092      	movs	r0, #146	; 0x92
 8004e18:	49bb      	ldr	r1, [pc, #748]	; (8005108 <tmcl_handleAxisParameter.part.0+0x72c>)
 8004e1a:	f7ff bb0d 	b.w	8004438 <eeprom_readConfigBlock>
				if (command == TMCL_SAP)
 8004e1e:	2805      	cmp	r0, #5
 8004e20:	f000 87c1 	beq.w	8005da6 <tmcl_handleAxisParameter.part.0+0x13ca>
				} else if (command == TMCL_GAP)
 8004e24:	2806      	cmp	r0, #6
 8004e26:	f000 867c 	beq.w	8005b22 <tmcl_handleAxisParameter.part.0+0x1146>
				} else if (command == TMCL_STAP) {
 8004e2a:	2807      	cmp	r0, #7
 8004e2c:	f001 81c4 	beq.w	80061b8 <tmcl_handleAxisParameter.part.0+0x17dc>
				} else if (command == TMCL_RSAP) {
 8004e30:	2808      	cmp	r0, #8
 8004e32:	f47f aedf 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
}
 8004e36:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_readConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.maxBatteryVoltage-(u32)&motorConfig,
 8004e3a:	2202      	movs	r2, #2
 8004e3c:	2090      	movs	r0, #144	; 0x90
 8004e3e:	49b3      	ldr	r1, [pc, #716]	; (800510c <tmcl_handleAxisParameter.part.0+0x730>)
 8004e40:	f7ff bafa 	b.w	8004438 <eeprom_readConfigBlock>
				if (command == TMCL_SAP)
 8004e44:	2805      	cmp	r0, #5
 8004e46:	f000 8603 	beq.w	8005a50 <tmcl_handleAxisParameter.part.0+0x1074>
				} else if (command == TMCL_GAP)
 8004e4a:	2806      	cmp	r0, #6
 8004e4c:	f000 8781 	beq.w	8005d52 <tmcl_handleAxisParameter.part.0+0x1376>
				} else if (command == TMCL_STAP) {
 8004e50:	2807      	cmp	r0, #7
 8004e52:	f001 8236 	beq.w	80062c2 <tmcl_handleAxisParameter.part.0+0x18e6>
				} else if (command == TMCL_RSAP) {
 8004e56:	2808      	cmp	r0, #8
 8004e58:	f47f aecc 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
}
 8004e5c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_readConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.minBatteryVoltage-(u32)&motorConfig,
 8004e60:	2202      	movs	r2, #2
 8004e62:	208e      	movs	r0, #142	; 0x8e
 8004e64:	49aa      	ldr	r1, [pc, #680]	; (8005110 <tmcl_handleAxisParameter.part.0+0x734>)
 8004e66:	f7ff bae7 	b.w	8004438 <eeprom_readConfigBlock>
				if (command == TMCL_GAP)
 8004e6a:	2806      	cmp	r0, #6
 8004e6c:	f47f aec2 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
					ActualReply.Value.Int32 = sensor_wheelVelocity()*10/36/VelocityScaling;
 8004e70:	f002 ff72 	bl	8007d58 <sensor_wheelVelocity>
 8004e74:	4aa7      	ldr	r2, [pc, #668]	; (8005114 <tmcl_handleAxisParameter.part.0+0x738>)
 8004e76:	17c3      	asrs	r3, r0, #31
 8004e78:	fb82 1200 	smull	r1, r2, r2, r0
 8004e7c:	ebc3 03e2 	rsb	r3, r3, r2, asr #3
 8004e80:	60e3      	str	r3, [r4, #12]
}
 8004e82:	bd38      	pop	{r3, r4, r5, pc}
				if (command == TMCL_GAP)
 8004e84:	2806      	cmp	r0, #6
 8004e86:	f47f aeb5 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
					ActualReply.Value.Int32 = sensor_motorVelocity();
 8004e8a:	f002 ff59 	bl	8007d40 <sensor_motorVelocity>
 8004e8e:	60e0      	str	r0, [r4, #12]
}
 8004e90:	bd38      	pop	{r3, r4, r5, pc}
				if (command == TMCL_SAP)
 8004e92:	2805      	cmp	r0, #5
 8004e94:	f000 87b0 	beq.w	8005df8 <tmcl_handleAxisParameter.part.0+0x141c>
				} else if (command == TMCL_GAP) {
 8004e98:	2806      	cmp	r0, #6
 8004e9a:	f000 86aa 	beq.w	8005bf2 <tmcl_handleAxisParameter.part.0+0x1216>
				} else if (command == TMCL_STAP) {
 8004e9e:	2807      	cmp	r0, #7
 8004ea0:	f001 8143 	beq.w	800612a <tmcl_handleAxisParameter.part.0+0x174e>
				} else if (command == TMCL_RSAP) {
 8004ea4:	2808      	cmp	r0, #8
 8004ea6:	f47f aea5 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
}
 8004eaa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_readConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.hallDirection-(u32)&motorConfig,
 8004eae:	2201      	movs	r2, #1
 8004eb0:	2086      	movs	r0, #134	; 0x86
 8004eb2:	4999      	ldr	r1, [pc, #612]	; (8005118 <tmcl_handleAxisParameter.part.0+0x73c>)
 8004eb4:	f7ff bac0 	b.w	8004438 <eeprom_readConfigBlock>
				if (command == TMCL_SAP)
 8004eb8:	2805      	cmp	r0, #5
 8004eba:	f001 80a5 	beq.w	8006008 <tmcl_handleAxisParameter.part.0+0x162c>
				} else if (command == TMCL_GAP) {
 8004ebe:	2806      	cmp	r0, #6
 8004ec0:	f000 866e 	beq.w	8005ba0 <tmcl_handleAxisParameter.part.0+0x11c4>
				} else if (command == TMCL_STAP) {
 8004ec4:	2807      	cmp	r0, #7
 8004ec6:	f001 813e 	beq.w	8006146 <tmcl_handleAxisParameter.part.0+0x176a>
				} else if (command == TMCL_RSAP) {
 8004eca:	2808      	cmp	r0, #8
 8004ecc:	f47f ae92 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
}
 8004ed0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_readConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.hallInterpolation-(u32)&motorConfig,
 8004ed4:	2201      	movs	r2, #1
 8004ed6:	2085      	movs	r0, #133	; 0x85
 8004ed8:	4990      	ldr	r1, [pc, #576]	; (800511c <tmcl_handleAxisParameter.part.0+0x740>)
 8004eda:	f7ff baad 	b.w	8004438 <eeprom_readConfigBlock>
				if (command == TMCL_SAP)
 8004ede:	2805      	cmp	r0, #5
 8004ee0:	f001 807b 	beq.w	8005fda <tmcl_handleAxisParameter.part.0+0x15fe>
				} else if (command == TMCL_GAP) {
 8004ee4:	2806      	cmp	r0, #6
 8004ee6:	f000 8656 	beq.w	8005b96 <tmcl_handleAxisParameter.part.0+0x11ba>
				} else if (command == TMCL_STAP) {
 8004eea:	2807      	cmp	r0, #7
 8004eec:	f001 8148 	beq.w	8006180 <tmcl_handleAxisParameter.part.0+0x17a4>
				} else if (command == TMCL_RSAP) {
 8004ef0:	2808      	cmp	r0, #8
 8004ef2:	f47f ae7f 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
}
 8004ef6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_readConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.hallPolarity-(u32)&motorConfig,
 8004efa:	2201      	movs	r2, #1
 8004efc:	2084      	movs	r0, #132	; 0x84
 8004efe:	4988      	ldr	r1, [pc, #544]	; (8005120 <tmcl_handleAxisParameter.part.0+0x744>)
 8004f00:	f7ff ba9a 	b.w	8004438 <eeprom_readConfigBlock>
				if (command == TMCL_SAP)
 8004f04:	2805      	cmp	r0, #5
 8004f06:	f000 875e 	beq.w	8005dc6 <tmcl_handleAxisParameter.part.0+0x13ea>
				} else if (command == TMCL_GAP) {
 8004f0a:	2806      	cmp	r0, #6
 8004f0c:	f000 866c 	beq.w	8005be8 <tmcl_handleAxisParameter.part.0+0x120c>
				} else if (command == TMCL_STAP) {
 8004f10:	2807      	cmp	r0, #7
 8004f12:	f001 8174 	beq.w	80061fe <tmcl_handleAxisParameter.part.0+0x1822>
				} else if (command == TMCL_RSAP) {
 8004f16:	2808      	cmp	r0, #8
 8004f18:	f47f ae6c 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
}
 8004f1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_readConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.hallOffset-(u32)&motorConfig,
 8004f20:	2202      	movs	r2, #2
 8004f22:	2082      	movs	r0, #130	; 0x82
 8004f24:	497f      	ldr	r1, [pc, #508]	; (8005124 <tmcl_handleAxisParameter.part.0+0x748>)
 8004f26:	f7ff ba87 	b.w	8004438 <eeprom_readConfigBlock>
				if (command == TMCL_SAP)
 8004f2a:	2805      	cmp	r0, #5
 8004f2c:	f000 8583 	beq.w	8005a36 <tmcl_handleAxisParameter.part.0+0x105a>
				} else if (command == TMCL_GAP)
 8004f30:	2806      	cmp	r0, #6
 8004f32:	f000 86fc 	beq.w	8005d2e <tmcl_handleAxisParameter.part.0+0x1352>
				} else if (command == TMCL_STAP) {
 8004f36:	2807      	cmp	r0, #7
 8004f38:	f001 8279 	beq.w	800642e <tmcl_handleAxisParameter.part.0+0x1a52>
				} else if (command == TMCL_RSAP) {
 8004f3c:	2808      	cmp	r0, #8
 8004f3e:	f47f ae59 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
}
 8004f42:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_readConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.motorTestModes-(u32)&motorConfig,
 8004f46:	2201      	movs	r2, #1
 8004f48:	208d      	movs	r0, #141	; 0x8d
 8004f4a:	4977      	ldr	r1, [pc, #476]	; (8005128 <tmcl_handleAxisParameter.part.0+0x74c>)
 8004f4c:	f7ff ba74 	b.w	8004438 <eeprom_readConfigBlock>
				if (command == TMCL_SAP)
 8004f50:	2805      	cmp	r0, #5
 8004f52:	f000 8578 	beq.w	8005a46 <tmcl_handleAxisParameter.part.0+0x106a>
				} else if (command == TMCL_GAP)
 8004f56:	2806      	cmp	r0, #6
 8004f58:	f000 86f6 	beq.w	8005d48 <tmcl_handleAxisParameter.part.0+0x136c>
				} else if (command == TMCL_STAP) {
 8004f5c:	2807      	cmp	r0, #7
 8004f5e:	f001 826d 	beq.w	800643c <tmcl_handleAxisParameter.part.0+0x1a60>
				} else if (command == TMCL_RSAP) {
 8004f62:	2808      	cmp	r0, #8
 8004f64:	f47f ae46 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
}
 8004f68:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_readConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.minimumMotorCurrent-(u32)&motorConfig,
 8004f6c:	2202      	movs	r2, #2
 8004f6e:	208a      	movs	r0, #138	; 0x8a
 8004f70:	496e      	ldr	r1, [pc, #440]	; (800512c <tmcl_handleAxisParameter.part.0+0x750>)
 8004f72:	f7ff ba61 	b.w	8004438 <eeprom_readConfigBlock>
				if (command == TMCL_SAP)
 8004f76:	2805      	cmp	r0, #5
 8004f78:	f000 8558 	beq.w	8005a2c <tmcl_handleAxisParameter.part.0+0x1050>
				} else if (command == TMCL_GAP) {
 8004f7c:	2806      	cmp	r0, #6
 8004f7e:	f000 86d1 	beq.w	8005d24 <tmcl_handleAxisParameter.part.0+0x1348>
				} else if (command == TMCL_STAP) {
 8004f82:	2807      	cmp	r0, #7
 8004f84:	f001 8165 	beq.w	8006252 <tmcl_handleAxisParameter.part.0+0x1876>
				} else if (command == TMCL_RSAP) {
 8004f88:	2808      	cmp	r0, #8
 8004f8a:	f47f ae33 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
}
 8004f8e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_readConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.currentRegulatorBandwidth-(u32)&motorConfig,
 8004f92:	2202      	movs	r2, #2
 8004f94:	2088      	movs	r0, #136	; 0x88
 8004f96:	4966      	ldr	r1, [pc, #408]	; (8005130 <tmcl_handleAxisParameter.part.0+0x754>)
 8004f98:	f7ff ba4e 	b.w	8004438 <eeprom_readConfigBlock>
				if (command == TMCL_SAP)
 8004f9c:	2805      	cmp	r0, #5
 8004f9e:	f000 85bb 	beq.w	8005b18 <tmcl_handleAxisParameter.part.0+0x113c>
				} else if (command == TMCL_GAP) {
 8004fa2:	2806      	cmp	r0, #6
 8004fa4:	f000 8663 	beq.w	8005c6e <tmcl_handleAxisParameter.part.0+0x1292>
				} else if (command == TMCL_STAP) {
 8004fa8:	2807      	cmp	r0, #7
 8004faa:	f001 817c 	beq.w	80062a6 <tmcl_handleAxisParameter.part.0+0x18ca>
				} else if (command == TMCL_RSAP) {
 8004fae:	2808      	cmp	r0, #8
 8004fb0:	f47f ae20 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
}
 8004fb4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_readConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.wheelPulsesPerRotation-(u32)&motorConfig,
 8004fb8:	2201      	movs	r2, #1
 8004fba:	2080      	movs	r0, #128	; 0x80
 8004fbc:	495d      	ldr	r1, [pc, #372]	; (8005134 <tmcl_handleAxisParameter.part.0+0x758>)
 8004fbe:	f7ff ba3b 	b.w	8004438 <eeprom_readConfigBlock>
				if (command == TMCL_SAP)
 8004fc2:	2805      	cmp	r0, #5
 8004fc4:	f000 8554 	beq.w	8005a70 <tmcl_handleAxisParameter.part.0+0x1094>
				} else if (command == TMCL_GAP) {
 8004fc8:	2806      	cmp	r0, #6
 8004fca:	f000 86db 	beq.w	8005d84 <tmcl_handleAxisParameter.part.0+0x13a8>
				} else if (command == TMCL_STAP) {
 8004fce:	2807      	cmp	r0, #7
 8004fd0:	f001 8170 	beq.w	80062b4 <tmcl_handleAxisParameter.part.0+0x18d8>
				} else if (command == TMCL_RSAP) {
 8004fd4:	2808      	cmp	r0, #8
 8004fd6:	f47f ae0d 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
}
 8004fda:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_readConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.gearRatio-(u32)&motorConfig,
 8004fde:	2201      	movs	r2, #1
 8004fe0:	207d      	movs	r0, #125	; 0x7d
 8004fe2:	4955      	ldr	r1, [pc, #340]	; (8005138 <tmcl_handleAxisParameter.part.0+0x75c>)
 8004fe4:	f7ff ba28 	b.w	8004438 <eeprom_readConfigBlock>
				if (command == TMCL_SAP)
 8004fe8:	2805      	cmp	r0, #5
 8004fea:	f000 8789 	beq.w	8005f00 <tmcl_handleAxisParameter.part.0+0x1524>
				} else if (command == TMCL_GAP) {
 8004fee:	2806      	cmp	r0, #6
 8004ff0:	f001 805d 	beq.w	80060ae <tmcl_handleAxisParameter.part.0+0x16d2>
				} else if (command == TMCL_STAP) {
 8004ff4:	2807      	cmp	r0, #7
 8004ff6:	f001 8086 	beq.w	8006106 <tmcl_handleAxisParameter.part.0+0x172a>
				} else if (command == TMCL_RSAP) {
 8004ffa:	2808      	cmp	r0, #8
 8004ffc:	f47f adfa 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
}
 8005000:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_readConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.polePairs-(u32)&motorConfig,
 8005004:	2201      	movs	r2, #1
 8005006:	207c      	movs	r0, #124	; 0x7c
 8005008:	494c      	ldr	r1, [pc, #304]	; (800513c <tmcl_handleAxisParameter.part.0+0x760>)
 800500a:	f7ff ba15 	b.w	8004438 <eeprom_readConfigBlock>
				if (command == TMCL_GAP)
 800500e:	2806      	cmp	r0, #6
 8005010:	f47f adf0 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
					ActualReply.Value.Int32 = sensor_wheelVelocity()/VelocityScaling;
 8005014:	f002 fea0 	bl	8007d58 <sensor_wheelVelocity>
 8005018:	4a49      	ldr	r2, [pc, #292]	; (8005140 <tmcl_handleAxisParameter.part.0+0x764>)
 800501a:	17c3      	asrs	r3, r0, #31
 800501c:	fb82 1200 	smull	r1, r2, r2, r0
 8005020:	ebc3 03a2 	rsb	r3, r3, r2, asr #2
 8005024:	60e3      	str	r3, [r4, #12]
}
 8005026:	bd38      	pop	{r3, r4, r5, pc}
				if (command == TMCL_SAP)
 8005028:	2805      	cmp	r0, #5
 800502a:	f000 8571 	beq.w	8005b10 <tmcl_handleAxisParameter.part.0+0x1134>
				} else if (command == TMCL_GAP) {
 800502e:	2806      	cmp	r0, #6
 8005030:	f000 86b5 	beq.w	8005d9e <tmcl_handleAxisParameter.part.0+0x13c2>
				} else if (command == TMCL_STAP) {
 8005034:	2807      	cmp	r0, #7
 8005036:	f001 8160 	beq.w	80062fa <tmcl_handleAxisParameter.part.0+0x191e>
				} else if (command == TMCL_RSAP) {
 800503a:	2808      	cmp	r0, #8
 800503c:	f47f adda 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
}
 8005040:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_readConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.wheelDiameter-(u32)&motorConfig,
 8005044:	2202      	movs	r2, #2
 8005046:	207e      	movs	r0, #126	; 0x7e
 8005048:	493e      	ldr	r1, [pc, #248]	; (8005144 <tmcl_handleAxisParameter.part.0+0x768>)
 800504a:	f7ff b9f5 	b.w	8004438 <eeprom_readConfigBlock>
				if (command == TMCL_SAP)
 800504e:	2805      	cmp	r0, #5
 8005050:	f000 84a5 	beq.w	800599e <tmcl_handleAxisParameter.part.0+0xfc2>
				} else if (command == TMCL_GAP)
 8005054:	2806      	cmp	r0, #6
 8005056:	f000 865b 	beq.w	8005d10 <tmcl_handleAxisParameter.part.0+0x1334>
				} else if (command == TMCL_STAP) {
 800505a:	2807      	cmp	r0, #7
 800505c:	f001 8177 	beq.w	800634e <tmcl_handleAxisParameter.part.0+0x1972>
				} else if (command == TMCL_RSAP) {
 8005060:	2808      	cmp	r0, #8
 8005062:	f47f adc7 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
}
 8005066:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_readConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.swapMotorAAndCPhase-(u32)&motorConfig,
 800506a:	2201      	movs	r2, #1
 800506c:	208c      	movs	r0, #140	; 0x8c
 800506e:	4936      	ldr	r1, [pc, #216]	; (8005148 <tmcl_handleAxisParameter.part.0+0x76c>)
 8005070:	f7ff b9e2 	b.w	8004438 <eeprom_readConfigBlock>
				if (command == TMCL_SAP)
 8005074:	2805      	cmp	r0, #5
 8005076:	f001 8001 	beq.w	800607c <tmcl_handleAxisParameter.part.0+0x16a0>
				} else if (command == TMCL_GAP) {
 800507a:	2806      	cmp	r0, #6
 800507c:	f000 8571 	beq.w	8005b62 <tmcl_handleAxisParameter.part.0+0x1186>
				} else if (command == TMCL_STAP) {
 8005080:	2807      	cmp	r0, #7
 8005082:	f001 80ca 	beq.w	800621a <tmcl_handleAxisParameter.part.0+0x183e>
				} else if (command == TMCL_RSAP) {
 8005086:	2808      	cmp	r0, #8
 8005088:	f47f adb4 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
}
 800508c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_readConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.maximumCurrent-(u32)&motorConfig,
 8005090:	2204      	movs	r2, #4
 8005092:	2078      	movs	r0, #120	; 0x78
 8005094:	492d      	ldr	r1, [pc, #180]	; (800514c <tmcl_handleAxisParameter.part.0+0x770>)
 8005096:	f7ff b9cf 	b.w	8004438 <eeprom_readConfigBlock>
				if (command == TMCL_GAP)
 800509a:	2806      	cmp	r0, #6
 800509c:	f47f adaa 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
					ActualReply.Value.Int32 = sensor_actualGain();
 80050a0:	f002 fe10 	bl	8007cc4 <sensor_actualGain>
 80050a4:	60e0      	str	r0, [r4, #12]
}
 80050a6:	bd38      	pop	{r3, r4, r5, pc}
				if (command == TMCL_GAP)
 80050a8:	2806      	cmp	r0, #6
 80050aa:	f47f ada3 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
					ActualReply.Value.Int32 = sensor_actualMapSpeedTorque();
 80050ae:	f002 fe03 	bl	8007cb8 <sensor_actualMapSpeedTorque>
 80050b2:	60e0      	str	r0, [r4, #12]
}
 80050b4:	bd38      	pop	{r3, r4, r5, pc}
				if (command == TMCL_SAP)
 80050b6:	2805      	cmp	r0, #5
 80050b8:	f000 8700 	beq.w	8005ebc <tmcl_handleAxisParameter.part.0+0x14e0>
				} else if (command == TMCL_GAP)
 80050bc:	2806      	cmp	r0, #6
 80050be:	f000 858f 	beq.w	8005be0 <tmcl_handleAxisParameter.part.0+0x1204>
				} else if (command == TMCL_STAP) {
 80050c2:	2807      	cmp	r0, #7
 80050c4:	f001 806a 	beq.w	800619c <tmcl_handleAxisParameter.part.0+0x17c0>
				} else if (command == TMCL_RSAP) {
 80050c8:	2808      	cmp	r0, #8
 80050ca:	f47f ad93 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
}
 80050ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_readConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.assistCutOutDistance-(u32)&motorConfig,
 80050d2:	2202      	movs	r2, #2
 80050d4:	204a      	movs	r0, #74	; 0x4a
 80050d6:	491e      	ldr	r1, [pc, #120]	; (8005150 <tmcl_handleAxisParameter.part.0+0x774>)
 80050d8:	f7ff b9ae 	b.w	8004438 <eeprom_readConfigBlock>
				if (command == TMCL_SAP)
 80050dc:	2805      	cmp	r0, #5
 80050de:	f000 849d 	beq.w	8005a1c <tmcl_handleAxisParameter.part.0+0x1040>
				} else if (command == TMCL_GAP)
 80050e2:	2806      	cmp	r0, #6
 80050e4:	f000 8628 	beq.w	8005d38 <tmcl_handleAxisParameter.part.0+0x135c>
				} else if (command == TMCL_STAP) {
 80050e8:	2807      	cmp	r0, #7
 80050ea:	f001 8168 	beq.w	80063be <tmcl_handleAxisParameter.part.0+0x19e2>
				} else if (command == TMCL_RSAP) {
 80050ee:	2808      	cmp	r0, #8
 80050f0:	f47f ad80 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
}
 80050f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_readConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.torqueDeadband-(u32)&motorConfig,
 80050f8:	2202      	movs	r2, #2
 80050fa:	2048      	movs	r0, #72	; 0x48
 80050fc:	4915      	ldr	r1, [pc, #84]	; (8005154 <tmcl_handleAxisParameter.part.0+0x778>)
 80050fe:	f7ff b99b 	b.w	8004438 <eeprom_readConfigBlock>
 8005102:	bf00      	nop
 8005104:	200000f4 	.word	0x200000f4
 8005108:	200000f2 	.word	0x200000f2
 800510c:	200000f0 	.word	0x200000f0
 8005110:	200000ee 	.word	0x200000ee
 8005114:	38e38e39 	.word	0x38e38e39
 8005118:	200000e6 	.word	0x200000e6
 800511c:	200000e5 	.word	0x200000e5
 8005120:	200000e4 	.word	0x200000e4
 8005124:	200000e2 	.word	0x200000e2
 8005128:	200000ed 	.word	0x200000ed
 800512c:	200000ea 	.word	0x200000ea
 8005130:	200000e8 	.word	0x200000e8
 8005134:	200000e0 	.word	0x200000e0
 8005138:	200000dd 	.word	0x200000dd
 800513c:	200000dc 	.word	0x200000dc
 8005140:	66666667 	.word	0x66666667
 8005144:	200000de 	.word	0x200000de
 8005148:	200000ec 	.word	0x200000ec
 800514c:	200000d8 	.word	0x200000d8
 8005150:	200000aa 	.word	0x200000aa
 8005154:	200000a8 	.word	0x200000a8
				if (command == TMCL_SAP)
 8005158:	2805      	cmp	r0, #5
 800515a:	f000 8463 	beq.w	8005a24 <tmcl_handleAxisParameter.part.0+0x1048>
				} else if (command == TMCL_GAP)
 800515e:	2806      	cmp	r0, #6
 8005160:	f000 85ee 	beq.w	8005d40 <tmcl_handleAxisParameter.part.0+0x1364>
				} else if (command == TMCL_STAP) {
 8005164:	2807      	cmp	r0, #7
 8005166:	f001 8131 	beq.w	80063cc <tmcl_handleAxisParameter.part.0+0x19f0>
				} else if (command == TMCL_RSAP) {
 800516a:	2808      	cmp	r0, #8
 800516c:	f47f ad42 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
}
 8005170:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_readConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.torqueSensorOffset-(u32)&motorConfig,
 8005174:	2202      	movs	r2, #2
 8005176:	2046      	movs	r0, #70	; 0x46
 8005178:	49c0      	ldr	r1, [pc, #768]	; (800547c <tmcl_handleAxisParameter.part.0+0xaa0>)
 800517a:	f7ff b95d 	b.w	8004438 <eeprom_readConfigBlock>
				if (command == TMCL_SAP)
 800517e:	2805      	cmp	r0, #5
 8005180:	f000 8444 	beq.w	8005a0c <tmcl_handleAxisParameter.part.0+0x1030>
				} else if (command == TMCL_GAP)
 8005184:	2806      	cmp	r0, #6
 8005186:	f000 8539 	beq.w	8005bfc <tmcl_handleAxisParameter.part.0+0x1220>
				} else if (command == TMCL_STAP) {
 800518a:	2807      	cmp	r0, #7
 800518c:	f001 806f 	beq.w	800626e <tmcl_handleAxisParameter.part.0+0x1892>
				} else if (command == TMCL_RSAP) {
 8005190:	2808      	cmp	r0, #8
 8005192:	f47f ad2f 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
}
 8005196:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_readConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.torqueSensorGain-(u32)&motorConfig,
 800519a:	2202      	movs	r2, #2
 800519c:	2044      	movs	r0, #68	; 0x44
 800519e:	49b8      	ldr	r1, [pc, #736]	; (8005480 <tmcl_handleAxisParameter.part.0+0xaa4>)
 80051a0:	f7ff b94a 	b.w	8004438 <eeprom_readConfigBlock>
				if (command == TMCL_SAP)
 80051a4:	2805      	cmp	r0, #5
 80051a6:	f000 8468 	beq.w	8005a7a <tmcl_handleAxisParameter.part.0+0x109e>
				} else if (command == TMCL_GAP)
 80051aa:	2806      	cmp	r0, #6
 80051ac:	f000 855b 	beq.w	8005c66 <tmcl_handleAxisParameter.part.0+0x128a>
				} else if (command == TMCL_STAP) {
 80051b0:	2807      	cmp	r0, #7
 80051b2:	f001 812e 	beq.w	8006412 <tmcl_handleAxisParameter.part.0+0x1a36>
				} else if (command == TMCL_RSAP) {
 80051b6:	2808      	cmp	r0, #8
 80051b8:	f47f ad1c 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
}
 80051bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_readConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.pedalSenseDelay-(u32)&motorConfig,
 80051c0:	2202      	movs	r2, #2
 80051c2:	2042      	movs	r0, #66	; 0x42
 80051c4:	49af      	ldr	r1, [pc, #700]	; (8005484 <tmcl_handleAxisParameter.part.0+0xaa8>)
 80051c6:	f7ff b937 	b.w	8004438 <eeprom_readConfigBlock>
				if (command == TMCL_SAP) {
 80051ca:	2805      	cmp	r0, #5
 80051cc:	f000 866f 	beq.w	8005eae <tmcl_handleAxisParameter.part.0+0x14d2>
				} else if (command == TMCL_GAP) {
 80051d0:	2806      	cmp	r0, #6
 80051d2:	f000 84fd 	beq.w	8005bd0 <tmcl_handleAxisParameter.part.0+0x11f4>
				} else if (command == TMCL_STAP) {
 80051d6:	2807      	cmp	r0, #7
 80051d8:	f000 87d9 	beq.w	800618e <tmcl_handleAxisParameter.part.0+0x17b2>
				} else if (command == TMCL_RSAP) {
 80051dc:	2808      	cmp	r0, #8
 80051de:	f47f ad09 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
}
 80051e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_readConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.useVelocityRamp-(u32)&motorConfig,
 80051e6:	2201      	movs	r2, #1
 80051e8:	20bb      	movs	r0, #187	; 0xbb
 80051ea:	49a7      	ldr	r1, [pc, #668]	; (8005488 <tmcl_handleAxisParameter.part.0+0xaac>)
 80051ec:	f7ff b924 	b.w	8004438 <eeprom_readConfigBlock>
				if (command == TMCL_SAP) {
 80051f0:	2805      	cmp	r0, #5
 80051f2:	f000 86e4 	beq.w	8005fbe <tmcl_handleAxisParameter.part.0+0x15e2>
				} else if (command == TMCL_GAP) {
 80051f6:	2806      	cmp	r0, #6
 80051f8:	f000 84b7 	beq.w	8005b6a <tmcl_handleAxisParameter.part.0+0x118e>
				} else if (command == TMCL_STAP) {
 80051fc:	2807      	cmp	r0, #7
 80051fe:	f000 87e2 	beq.w	80061c6 <tmcl_handleAxisParameter.part.0+0x17ea>
				} else if (command == TMCL_RSAP) {
 8005202:	2808      	cmp	r0, #8
 8005204:	f47f acf6 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
}
 8005208:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_readConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.acceleration-(u32)&motorConfig,
 800520c:	2204      	movs	r2, #4
 800520e:	209c      	movs	r0, #156	; 0x9c
 8005210:	499e      	ldr	r1, [pc, #632]	; (800548c <tmcl_handleAxisParameter.part.0+0xab0>)
 8005212:	f7ff b911 	b.w	8004438 <eeprom_readConfigBlock>
				if (command == TMCL_SAP)
 8005216:	2805      	cmp	r0, #5
 8005218:	f000 8433 	beq.w	8005a82 <tmcl_handleAxisParameter.part.0+0x10a6>
				} else if (command == TMCL_GAP)
 800521c:	2806      	cmp	r0, #6
 800521e:	f000 84fe 	beq.w	8005c1e <tmcl_handleAxisParameter.part.0+0x1242>
				} else if (command == TMCL_STAP) {
 8005222:	2807      	cmp	r0, #7
 8005224:	f001 80a1 	beq.w	800636a <tmcl_handleAxisParameter.part.0+0x198e>
				} else if (command == TMCL_RSAP) {
 8005228:	2808      	cmp	r0, #8
 800522a:	f47f ace3 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
}
 800522e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_readConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.speed_6-(u32)&motorConfig,
 8005232:	2202      	movs	r2, #2
 8005234:	2066      	movs	r0, #102	; 0x66
 8005236:	4996      	ldr	r1, [pc, #600]	; (8005490 <tmcl_handleAxisParameter.part.0+0xab4>)
 8005238:	f7ff b8fe 	b.w	8004438 <eeprom_readConfigBlock>
				if (command == TMCL_SAP)
 800523c:	2805      	cmp	r0, #5
 800523e:	f000 8427 	beq.w	8005a90 <tmcl_handleAxisParameter.part.0+0x10b4>
				} else if (command == TMCL_GAP)
 8005242:	2806      	cmp	r0, #6
 8005244:	f000 84f3 	beq.w	8005c2e <tmcl_handleAxisParameter.part.0+0x1252>
				} else if (command == TMCL_STAP) {
 8005248:	2807      	cmp	r0, #7
 800524a:	f001 8095 	beq.w	8006378 <tmcl_handleAxisParameter.part.0+0x199c>
				} else if (command == TMCL_RSAP) {
 800524e:	2808      	cmp	r0, #8
 8005250:	f47f acd0 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
}
 8005254:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_readConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.speed_4-(u32)&motorConfig,
 8005258:	2202      	movs	r2, #2
 800525a:	2062      	movs	r0, #98	; 0x62
 800525c:	498d      	ldr	r1, [pc, #564]	; (8005494 <tmcl_handleAxisParameter.part.0+0xab8>)
 800525e:	f7ff b8eb 	b.w	8004438 <eeprom_readConfigBlock>
				if (command == TMCL_SAP)
 8005262:	2805      	cmp	r0, #5
 8005264:	f000 8366 	beq.w	8005934 <tmcl_handleAxisParameter.part.0+0xf58>
				} else if (command == TMCL_GAP)
 8005268:	2806      	cmp	r0, #6
 800526a:	f000 84d0 	beq.w	8005c0e <tmcl_handleAxisParameter.part.0+0x1232>
				} else if (command == TMCL_STAP) {
 800526e:	2807      	cmp	r0, #7
 8005270:	f001 8089 	beq.w	8006386 <tmcl_handleAxisParameter.part.0+0x19aa>
				} else if (command == TMCL_RSAP) {
 8005274:	2808      	cmp	r0, #8
 8005276:	f47f acbd 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
}
 800527a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_readConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.speed_3-(u32)&motorConfig,
 800527e:	2202      	movs	r2, #2
 8005280:	2060      	movs	r0, #96	; 0x60
 8005282:	4985      	ldr	r1, [pc, #532]	; (8005498 <tmcl_handleAxisParameter.part.0+0xabc>)
 8005284:	f7ff b8d8 	b.w	8004438 <eeprom_readConfigBlock>
				if (command == TMCL_SAP)
 8005288:	2805      	cmp	r0, #5
 800528a:	f000 85e1 	beq.w	8005e50 <tmcl_handleAxisParameter.part.0+0x1474>
				else if (command == TMCL_GAP)
 800528e:	2806      	cmp	r0, #6
 8005290:	f000 8499 	beq.w	8005bc6 <tmcl_handleAxisParameter.part.0+0x11ea>
				} else if (command == TMCL_STAP) {
 8005294:	2807      	cmp	r0, #7
 8005296:	f000 8788 	beq.w	80061aa <tmcl_handleAxisParameter.part.0+0x17ce>
				} else if (command == TMCL_RSAP) {
 800529a:	2808      	cmp	r0, #8
 800529c:	f47f acaa 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
}
 80052a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_readConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.pidTorque_I_param-(u32)&motorConfig,
 80052a4:	2202      	movs	r2, #2
 80052a6:	20ca      	movs	r0, #202	; 0xca
 80052a8:	497c      	ldr	r1, [pc, #496]	; (800549c <tmcl_handleAxisParameter.part.0+0xac0>)
 80052aa:	f7ff b8c5 	b.w	8004438 <eeprom_readConfigBlock>
				if (command == TMCL_GAP) {
 80052ae:	2806      	cmp	r0, #6
 80052b0:	f47f aca0 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
					ActualReply.Value.Int32 = bldc_getDigitalHallAngle();
 80052b4:	f002 f8f0 	bl	8007498 <bldc_getDigitalHallAngle>
 80052b8:	60e0      	str	r0, [r4, #12]
}
 80052ba:	bd38      	pop	{r3, r4, r5, pc}
				if (command == TMCL_GAP) {
 80052bc:	2806      	cmp	r0, #6
 80052be:	f47f ac99 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
					ActualReply.Value.Int32 = bldc_getEncoderAngle();
 80052c2:	f002 f8e1 	bl	8007488 <bldc_getEncoderAngle>
 80052c6:	60e0      	str	r0, [r4, #12]
}
 80052c8:	bd38      	pop	{r3, r4, r5, pc}
				if (command == TMCL_SAP)
 80052ca:	2805      	cmp	r0, #5
 80052cc:	f000 8351 	beq.w	8005972 <tmcl_handleAxisParameter.part.0+0xf96>
				} else if (command == TMCL_GAP)
 80052d0:	2806      	cmp	r0, #6
 80052d2:	f000 8506 	beq.w	8005ce2 <tmcl_handleAxisParameter.part.0+0x1306>
				} else if (command == TMCL_STAP) {
 80052d6:	2807      	cmp	r0, #7
 80052d8:	f000 87ad 	beq.w	8006236 <tmcl_handleAxisParameter.part.0+0x185a>
				} else if (command == TMCL_RSAP) {
 80052dc:	2808      	cmp	r0, #8
 80052de:	f47f ac89 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
}
 80052e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_readConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.torque_5-(u32)&motorConfig,
 80052e6:	2201      	movs	r2, #1
 80052e8:	2071      	movs	r0, #113	; 0x71
 80052ea:	496d      	ldr	r1, [pc, #436]	; (80054a0 <tmcl_handleAxisParameter.part.0+0xac4>)
 80052ec:	f7ff b8a4 	b.w	8004438 <eeprom_readConfigBlock>
				if (command == TMCL_SAP)
 80052f0:	2805      	cmp	r0, #5
 80052f2:	f000 835c 	beq.w	80059ae <tmcl_handleAxisParameter.part.0+0xfd2>
				} else if (command == TMCL_GAP)
 80052f6:	2806      	cmp	r0, #6
 80052f8:	f000 850f 	beq.w	8005d1a <tmcl_handleAxisParameter.part.0+0x133e>
				} else if (command == TMCL_STAP) {
 80052fc:	2807      	cmp	r0, #7
 80052fe:	f000 87a1 	beq.w	8006244 <tmcl_handleAxisParameter.part.0+0x1868>
				} else if (command == TMCL_RSAP) {
 8005302:	2808      	cmp	r0, #8
 8005304:	f47f ac76 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
}
 8005308:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_readConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.torque_4-(u32)&motorConfig,
 800530c:	2201      	movs	r2, #1
 800530e:	2070      	movs	r0, #112	; 0x70
 8005310:	4964      	ldr	r1, [pc, #400]	; (80054a4 <tmcl_handleAxisParameter.part.0+0xac8>)
 8005312:	f7ff b891 	b.w	8004438 <eeprom_readConfigBlock>
				if (command == TMCL_SAP)
 8005316:	2805      	cmp	r0, #5
 8005318:	f000 8368 	beq.w	80059ec <tmcl_handleAxisParameter.part.0+0x1010>
				} else if (command == TMCL_GAP)
 800531c:	2806      	cmp	r0, #6
 800531e:	f000 84d2 	beq.w	8005cc6 <tmcl_handleAxisParameter.part.0+0x12ea>
				} else if (command == TMCL_STAP) {
 8005322:	2807      	cmp	r0, #7
 8005324:	f001 8067 	beq.w	80063f6 <tmcl_handleAxisParameter.part.0+0x1a1a>
				} else if (command == TMCL_RSAP) {
 8005328:	2808      	cmp	r0, #8
 800532a:	f47f ac63 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
}
 800532e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_readConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.torque_3-(u32)&motorConfig,
 8005332:	2201      	movs	r2, #1
 8005334:	206f      	movs	r0, #111	; 0x6f
 8005336:	495c      	ldr	r1, [pc, #368]	; (80054a8 <tmcl_handleAxisParameter.part.0+0xacc>)
 8005338:	f7ff b87e 	b.w	8004438 <eeprom_readConfigBlock>
				if (command == TMCL_SAP)
 800533c:	2805      	cmp	r0, #5
 800533e:	f000 85c4 	beq.w	8005eca <tmcl_handleAxisParameter.part.0+0x14ee>
				} else if (command == TMCL_GAP)
 8005342:	2806      	cmp	r0, #6
 8005344:	f000 8431 	beq.w	8005baa <tmcl_handleAxisParameter.part.0+0x11ce>
				} else if (command == TMCL_STAP) {
 8005348:	2807      	cmp	r0, #7
 800534a:	f000 875f 	beq.w	800620c <tmcl_handleAxisParameter.part.0+0x1830>
				} else if (command == TMCL_RSAP) {
 800534e:	2808      	cmp	r0, #8
 8005350:	f47f ac50 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
}
 8005354:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_readConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.maximumSpeed-(u32)&motorConfig,
 8005358:	2202      	movs	r2, #2
 800535a:	2076      	movs	r0, #118	; 0x76
 800535c:	4953      	ldr	r1, [pc, #332]	; (80054ac <tmcl_handleAxisParameter.part.0+0xad0>)
 800535e:	f7ff b86b 	b.w	8004438 <eeprom_readConfigBlock>
				if (command == TMCL_SAP)
 8005362:	2805      	cmp	r0, #5
 8005364:	f000 830a 	beq.w	800597c <tmcl_handleAxisParameter.part.0+0xfa0>
				} else if (command == TMCL_GAP)
 8005368:	2806      	cmp	r0, #6
 800536a:	f000 84bf 	beq.w	8005cec <tmcl_handleAxisParameter.part.0+0x1310>
				} else if (command == TMCL_STAP) {
 800536e:	2807      	cmp	r0, #7
 8005370:	f000 87ca 	beq.w	8006308 <tmcl_handleAxisParameter.part.0+0x192c>
				} else if (command == TMCL_RSAP) {
 8005374:	2808      	cmp	r0, #8
 8005376:	f47f ac3d 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
}
 800537a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_readConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.torque_7-(u32)&motorConfig,
 800537e:	2201      	movs	r2, #1
 8005380:	2073      	movs	r0, #115	; 0x73
 8005382:	494b      	ldr	r1, [pc, #300]	; (80054b0 <tmcl_handleAxisParameter.part.0+0xad4>)
 8005384:	f7ff b858 	b.w	8004438 <eeprom_readConfigBlock>
				if (command == TMCL_SAP)
 8005388:	2805      	cmp	r0, #5
 800538a:	f000 832a 	beq.w	80059e2 <tmcl_handleAxisParameter.part.0+0x1006>
				} else if (command == TMCL_GAP)
 800538e:	2806      	cmp	r0, #6
 8005390:	f000 8494 	beq.w	8005cbc <tmcl_handleAxisParameter.part.0+0x12e0>
				} else if (command == TMCL_STAP) {
 8005394:	2807      	cmp	r0, #7
 8005396:	f000 87be 	beq.w	8006316 <tmcl_handleAxisParameter.part.0+0x193a>
				} else if (command == TMCL_RSAP) {
 800539a:	2808      	cmp	r0, #8
 800539c:	f47f ac2a 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
}
 80053a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_readConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.torque_6-(u32)&motorConfig,
 80053a4:	2201      	movs	r2, #1
 80053a6:	2072      	movs	r0, #114	; 0x72
 80053a8:	4942      	ldr	r1, [pc, #264]	; (80054b4 <tmcl_handleAxisParameter.part.0+0xad8>)
 80053aa:	f7ff b845 	b.w	8004438 <eeprom_readConfigBlock>
				if (command == TMCL_SAP)
 80053ae:	2805      	cmp	r0, #5
 80053b0:	f000 82f0 	beq.w	8005994 <tmcl_handleAxisParameter.part.0+0xfb8>
				} else if (command == TMCL_GAP)
 80053b4:	2806      	cmp	r0, #6
 80053b6:	f000 84a6 	beq.w	8005d06 <tmcl_handleAxisParameter.part.0+0x132a>
				} else if (command == TMCL_STAP) {
 80053ba:	2807      	cmp	r0, #7
 80053bc:	f001 800d 	beq.w	80063da <tmcl_handleAxisParameter.part.0+0x19fe>
				} else if (command == TMCL_RSAP) {
 80053c0:	2808      	cmp	r0, #8
 80053c2:	f47f ac17 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
}
 80053c6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_readConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.torque_1-(u32)&motorConfig,
 80053ca:	2201      	movs	r2, #1
 80053cc:	206d      	movs	r0, #109	; 0x6d
 80053ce:	493a      	ldr	r1, [pc, #232]	; (80054b8 <tmcl_handleAxisParameter.part.0+0xadc>)
 80053d0:	f7ff b832 	b.w	8004438 <eeprom_readConfigBlock>
				if (command == TMCL_SAP)
 80053d4:	2805      	cmp	r0, #5
 80053d6:	f000 82d6 	beq.w	8005986 <tmcl_handleAxisParameter.part.0+0xfaa>
				} else if (command == TMCL_GAP)
 80053da:	2806      	cmp	r0, #6
 80053dc:	f000 848b 	beq.w	8005cf6 <tmcl_handleAxisParameter.part.0+0x131a>
				} else if (command == TMCL_STAP) {
 80053e0:	2807      	cmp	r0, #7
 80053e2:	f001 8001 	beq.w	80063e8 <tmcl_handleAxisParameter.part.0+0x1a0c>
				} else if (command == TMCL_RSAP) {
 80053e6:	2808      	cmp	r0, #8
 80053e8:	f47f ac04 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
}
 80053ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_readConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.speed_8-(u32)&motorConfig,
 80053f0:	2202      	movs	r2, #2
 80053f2:	206a      	movs	r0, #106	; 0x6a
 80053f4:	4931      	ldr	r1, [pc, #196]	; (80054bc <tmcl_handleAxisParameter.part.0+0xae0>)
 80053f6:	f7ff b81f 	b.w	8004438 <eeprom_readConfigBlock>
				if (command == TMCL_SAP)
 80053fa:	2805      	cmp	r0, #5
 80053fc:	f000 82e1 	beq.w	80059c2 <tmcl_handleAxisParameter.part.0+0xfe6>
				} else if (command == TMCL_GAP)
 8005400:	2806      	cmp	r0, #6
 8005402:	f000 8453 	beq.w	8005cac <tmcl_handleAxisParameter.part.0+0x12d0>
				} else if (command == TMCL_STAP) {
 8005406:	2807      	cmp	r0, #7
 8005408:	f000 87a8 	beq.w	800635c <tmcl_handleAxisParameter.part.0+0x1980>
				} else if (command == TMCL_RSAP) {
 800540c:	2808      	cmp	r0, #8
 800540e:	f47f abf1 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
}
 8005412:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_readConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.speed_7-(u32)&motorConfig,
 8005416:	2202      	movs	r2, #2
 8005418:	2068      	movs	r0, #104	; 0x68
 800541a:	4929      	ldr	r1, [pc, #164]	; (80054c0 <tmcl_handleAxisParameter.part.0+0xae4>)
 800541c:	f7ff b80c 	b.w	8004438 <eeprom_readConfigBlock>
				if (command == TMCL_GAP)
 8005420:	2806      	cmp	r0, #6
 8005422:	f47f abe7 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
					ActualReply.Value.Int32 = sensor_actualTorqueLimit();
 8005426:	f002 fc53 	bl	8007cd0 <sensor_actualTorqueLimit>
 800542a:	60e0      	str	r0, [r4, #12]
}
 800542c:	bd38      	pop	{r3, r4, r5, pc}
				if (command == TMCL_SAP)
 800542e:	2805      	cmp	r0, #5
 8005430:	f000 82c2 	beq.w	80059b8 <tmcl_handleAxisParameter.part.0+0xfdc>
				} else if (command == TMCL_GAP)
 8005434:	2806      	cmp	r0, #6
 8005436:	f000 8434 	beq.w	8005ca2 <tmcl_handleAxisParameter.part.0+0x12c6>
				} else if (command == TMCL_STAP) {
 800543a:	2807      	cmp	r0, #7
 800543c:	f000 8772 	beq.w	8006324 <tmcl_handleAxisParameter.part.0+0x1948>
				} else if (command == TMCL_RSAP) {
 8005440:	2808      	cmp	r0, #8
 8005442:	f47f abd7 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
}
 8005446:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_readConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.torque_2-(u32)&motorConfig,
 800544a:	2201      	movs	r2, #1
 800544c:	206e      	movs	r0, #110	; 0x6e
 800544e:	491d      	ldr	r1, [pc, #116]	; (80054c4 <tmcl_handleAxisParameter.part.0+0xae8>)
 8005450:	f7fe bff2 	b.w	8004438 <eeprom_readConfigBlock>
				if (command == TMCL_SAP)
 8005454:	2805      	cmp	r0, #5
 8005456:	f000 82bb 	beq.w	80059d0 <tmcl_handleAxisParameter.part.0+0xff4>
				} else if (command == TMCL_GAP)
 800545a:	2806      	cmp	r0, #6
 800545c:	f000 8438 	beq.w	8005cd0 <tmcl_handleAxisParameter.part.0+0x12f4>
				} else if (command == TMCL_STAP) {
 8005460:	2807      	cmp	r0, #7
 8005462:	f000 87cf 	beq.w	8006404 <tmcl_handleAxisParameter.part.0+0x1a28>
				} else if (command == TMCL_RSAP) {
 8005466:	2808      	cmp	r0, #8
 8005468:	f47f abc4 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
}
 800546c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_readConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.torque_0-(u32)&motorConfig,
 8005470:	2201      	movs	r2, #1
 8005472:	206c      	movs	r0, #108	; 0x6c
 8005474:	4914      	ldr	r1, [pc, #80]	; (80054c8 <tmcl_handleAxisParameter.part.0+0xaec>)
 8005476:	f7fe bfdf 	b.w	8004438 <eeprom_readConfigBlock>
 800547a:	bf00      	nop
 800547c:	200000a6 	.word	0x200000a6
 8005480:	200000a4 	.word	0x200000a4
 8005484:	200000a2 	.word	0x200000a2
 8005488:	2000011b 	.word	0x2000011b
 800548c:	200000fc 	.word	0x200000fc
 8005490:	200000c6 	.word	0x200000c6
 8005494:	200000c2 	.word	0x200000c2
 8005498:	200000c0 	.word	0x200000c0
 800549c:	2000012a 	.word	0x2000012a
 80054a0:	200000d1 	.word	0x200000d1
 80054a4:	200000d0 	.word	0x200000d0
 80054a8:	200000cf 	.word	0x200000cf
 80054ac:	200000d6 	.word	0x200000d6
 80054b0:	200000d3 	.word	0x200000d3
 80054b4:	200000d2 	.word	0x200000d2
 80054b8:	200000cd 	.word	0x200000cd
 80054bc:	200000ca 	.word	0x200000ca
 80054c0:	200000c8 	.word	0x200000c8
 80054c4:	200000ce 	.word	0x200000ce
 80054c8:	200000cc 	.word	0x200000cc
				if (command == TMCL_SAP)
 80054cc:	2805      	cmp	r0, #5
 80054ce:	f000 8301 	beq.w	8005ad4 <tmcl_handleAxisParameter.part.0+0x10f8>
				} else if (command == TMCL_GAP)
 80054d2:	2806      	cmp	r0, #6
 80054d4:	f000 83d0 	beq.w	8005c78 <tmcl_handleAxisParameter.part.0+0x129c>
				} else if (command == TMCL_STAP) {
 80054d8:	2807      	cmp	r0, #7
 80054da:	f000 8700 	beq.w	80062de <tmcl_handleAxisParameter.part.0+0x1902>
				} else if (command == TMCL_RSAP) {
 80054de:	2808      	cmp	r0, #8
 80054e0:	f47f ab88 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
}
 80054e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_readConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.torque_8-(u32)&motorConfig,
 80054e8:	2201      	movs	r2, #1
 80054ea:	2074      	movs	r0, #116	; 0x74
 80054ec:	49c4      	ldr	r1, [pc, #784]	; (8005800 <tmcl_handleAxisParameter.part.0+0xe24>)
 80054ee:	f7fe bfa3 	b.w	8004438 <eeprom_readConfigBlock>
				if (command == TMCL_SAP)
 80054f2:	2805      	cmp	r0, #5
 80054f4:	f000 8271 	beq.w	80059da <tmcl_handleAxisParameter.part.0+0xffe>
				} else if (command == TMCL_GAP)
 80054f8:	2806      	cmp	r0, #6
 80054fa:	f000 83ee 	beq.w	8005cda <tmcl_handleAxisParameter.part.0+0x12fe>
				} else if (command == TMCL_STAP) {
 80054fe:	2807      	cmp	r0, #7
 8005500:	f000 8756 	beq.w	80063b0 <tmcl_handleAxisParameter.part.0+0x19d4>
				} else if (command == TMCL_RSAP) {
 8005504:	2808      	cmp	r0, #8
 8005506:	f47f ab75 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
}
 800550a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_readConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.positiveMotoringRampTime-(u32)&motorConfig,
 800550e:	2202      	movs	r2, #2
 8005510:	2056      	movs	r0, #86	; 0x56
 8005512:	49bc      	ldr	r1, [pc, #752]	; (8005804 <tmcl_handleAxisParameter.part.0+0xe28>)
 8005514:	f7fe bf90 	b.w	8004438 <eeprom_readConfigBlock>
				if (command == TMCL_GAP)
 8005518:	2806      	cmp	r0, #6
 800551a:	f47f ab6b 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
					ActualReply.Value.Int32 = sensor_pedalMotorEnable();
 800551e:	f002 fc03 	bl	8007d28 <sensor_pedalMotorEnable>
 8005522:	60e0      	str	r0, [r4, #12]
}
 8005524:	bd38      	pop	{r3, r4, r5, pc}
				if (command == TMCL_GAP)
 8005526:	2806      	cmp	r0, #6
 8005528:	f47f ab64 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
					ActualReply.Value.Int32 = sensor_pedalDirection();
 800552c:	f002 fbf6 	bl	8007d1c <sensor_pedalDirection>
 8005530:	60e0      	str	r0, [r4, #12]
}
 8005532:	bd38      	pop	{r3, r4, r5, pc}
				if (command == TMCL_SAP) {
 8005534:	2805      	cmp	r0, #5
 8005536:	f000 8549 	beq.w	8005fcc <tmcl_handleAxisParameter.part.0+0x15f0>
				} else if (command == TMCL_GAP) {
 800553a:	2806      	cmp	r0, #6
 800553c:	f000 8319 	beq.w	8005b72 <tmcl_handleAxisParameter.part.0+0x1196>
				} else if (command == TMCL_STAP) {
 8005540:	2807      	cmp	r0, #7
 8005542:	f000 8655 	beq.w	80061f0 <tmcl_handleAxisParameter.part.0+0x1814>
				} else if (command == TMCL_RSAP) {
 8005546:	2808      	cmp	r0, #8
 8005548:	f47f ab54 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
}
 800554c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_readConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.maxPositioningSpeed-(u32)&motorConfig,
 8005550:	2204      	movs	r2, #4
 8005552:	2098      	movs	r0, #152	; 0x98
 8005554:	49ac      	ldr	r1, [pc, #688]	; (8005808 <tmcl_handleAxisParameter.part.0+0xe2c>)
 8005556:	f7fe bf6f 	b.w	8004438 <eeprom_readConfigBlock>
				if (command == TMCL_GAP) {
 800555a:	2806      	cmp	r0, #6
 800555c:	f47f ab4a 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
					ActualReply.Value.Int32 = bldc_getActualVelocity();
 8005560:	f001 fbfe 	bl	8006d60 <bldc_getActualVelocity>
 8005564:	60e0      	str	r0, [r4, #12]
}
 8005566:	bd38      	pop	{r3, r4, r5, pc}
				if (command == TMCL_GAP) {
 8005568:	2806      	cmp	r0, #6
 800556a:	f47f ab43 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
					ActualReply.Value.Int32 = bldc_getRampGeneratorVelocity();
 800556e:	f001 fbe7 	bl	8006d40 <bldc_getRampGeneratorVelocity>
 8005572:	60e0      	str	r0, [r4, #12]
}
 8005574:	bd38      	pop	{r3, r4, r5, pc}
				if (command == TMCL_SAP)
 8005576:	2805      	cmp	r0, #5
 8005578:	f000 81ef 	beq.w	800595a <tmcl_handleAxisParameter.part.0+0xf7e>
				} else if (command == TMCL_GAP) {
 800557c:	2806      	cmp	r0, #6
 800557e:	f47f ab39 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
					ActualReply.Value.Int32 = bldc_getTargetVelocity();
 8005582:	f001 fba3 	bl	8006ccc <bldc_getTargetVelocity>
 8005586:	60e0      	str	r0, [r4, #12]
}
 8005588:	bd38      	pop	{r3, r4, r5, pc}
				if (command == TMCL_SAP)
 800558a:	2805      	cmp	r0, #5
 800558c:	f000 82ab 	beq.w	8005ae6 <tmcl_handleAxisParameter.part.0+0x110a>
				} else if (command == TMCL_GAP)
 8005590:	2806      	cmp	r0, #6
 8005592:	f000 83e7 	beq.w	8005d64 <tmcl_handleAxisParameter.part.0+0x1388>
				} else if (command == TMCL_STAP) {
 8005596:	2807      	cmp	r0, #7
 8005598:	f000 8662 	beq.w	8006260 <tmcl_handleAxisParameter.part.0+0x1884>
				} else if (command == TMCL_RSAP) {
 800559c:	2808      	cmp	r0, #8
 800559e:	f47f ab29 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
}
 80055a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_readConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.speed_2-(u32)&motorConfig,
 80055a6:	2202      	movs	r2, #2
 80055a8:	205e      	movs	r0, #94	; 0x5e
 80055aa:	4998      	ldr	r1, [pc, #608]	; (800580c <tmcl_handleAxisParameter.part.0+0xe30>)
 80055ac:	f7fe bf44 	b.w	8004438 <eeprom_readConfigBlock>
				if (command == TMCL_SAP) {
 80055b0:	2805      	cmp	r0, #5
 80055b2:	f000 84b9 	beq.w	8005f28 <tmcl_handleAxisParameter.part.0+0x154c>
				} else if (command == TMCL_GAP) {
 80055b6:	2806      	cmp	r0, #6
 80055b8:	f000 857d 	beq.w	80060b6 <tmcl_handleAxisParameter.part.0+0x16da>
				else if (command == TMCL_STAP) {
 80055bc:	2807      	cmp	r0, #7
 80055be:	f000 8594 	beq.w	80060ea <tmcl_handleAxisParameter.part.0+0x170e>
				} else if (command == TMCL_RSAP) {
 80055c2:	2808      	cmp	r0, #8
 80055c4:	f47f ab16 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
}
 80055c8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_readConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.dualShuntFactor-(u32)&motorConfig,
 80055cc:	2202      	movs	r2, #2
 80055ce:	20a8      	movs	r0, #168	; 0xa8
 80055d0:	498f      	ldr	r1, [pc, #572]	; (8005810 <tmcl_handleAxisParameter.part.0+0xe34>)
 80055d2:	f7fe bf31 	b.w	8004438 <eeprom_readConfigBlock>
				if (command == TMCL_GAP)
 80055d6:	2806      	cmp	r0, #6
 80055d8:	f47f ab0c 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
					ActualReply.Value.Int32 = (int16_t)TMC4671_FIELD_READ(DEFAULT_MC, TMC4671_ADC_IWY_IUX, TMC4671_ADC_IWY_MASK, TMC4671_ADC_IWY_SHIFT);
 80055dc:	2112      	movs	r1, #18
 80055de:	2000      	movs	r0, #0
 80055e0:	f003 f9c8 	bl	8008974 <tmc4671_readInt>
 80055e4:	1400      	asrs	r0, r0, #16
 80055e6:	60e0      	str	r0, [r4, #12]
}
 80055e8:	bd38      	pop	{r3, r4, r5, pc}
				if (command == TMCL_GAP)
 80055ea:	2806      	cmp	r0, #6
 80055ec:	f47f ab02 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
					ActualReply.Value.Int32 = (int16_t)TMC4671_FIELD_READ(DEFAULT_MC, TMC4671_ADC_IV, TMC4671_ADC_IV_MASK, TMC4671_ADC_IV_SHIFT);
 80055f0:	2113      	movs	r1, #19
 80055f2:	2000      	movs	r0, #0
 80055f4:	f003 f9be 	bl	8008974 <tmc4671_readInt>
 80055f8:	b200      	sxth	r0, r0
 80055fa:	60e0      	str	r0, [r4, #12]
}
 80055fc:	bd38      	pop	{r3, r4, r5, pc}
				if (command == TMCL_SAP)
 80055fe:	2805      	cmp	r0, #5
 8005600:	f000 824d 	beq.w	8005a9e <tmcl_handleAxisParameter.part.0+0x10c2>
				} else if (command == TMCL_GAP)
 8005604:	2806      	cmp	r0, #6
 8005606:	f000 8326 	beq.w	8005c56 <tmcl_handleAxisParameter.part.0+0x127a>
				} else if (command == TMCL_STAP) {
 800560a:	2807      	cmp	r0, #7
 800560c:	f000 8660 	beq.w	80062d0 <tmcl_handleAxisParameter.part.0+0x18f4>
				} else if (command == TMCL_RSAP) {
 8005610:	2808      	cmp	r0, #8
 8005612:	f47f aaef 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
}
 8005616:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_readConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.averageSportMode-(u32)&motorConfig,
 800561a:	2201      	movs	r2, #1
 800561c:	2055      	movs	r0, #85	; 0x55
 800561e:	497d      	ldr	r1, [pc, #500]	; (8005814 <tmcl_handleAxisParameter.part.0+0xe38>)
 8005620:	f7fe bf0a 	b.w	8004438 <eeprom_readConfigBlock>
				if (command == TMCL_SAP)
 8005624:	2805      	cmp	r0, #5
 8005626:	f000 81ed 	beq.w	8005a04 <tmcl_handleAxisParameter.part.0+0x1028>
				} else if (command == TMCL_GAP)
 800562a:	2806      	cmp	r0, #6
 800562c:	f000 8335 	beq.w	8005c9a <tmcl_handleAxisParameter.part.0+0x12be>
				} else if (command == TMCL_STAP) {
 8005630:	2807      	cmp	r0, #7
 8005632:	f000 867e 	beq.w	8006332 <tmcl_handleAxisParameter.part.0+0x1956>
				} else if (command == TMCL_RSAP) {
 8005636:	2808      	cmp	r0, #8
 8005638:	f47f aadc 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
}
 800563c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_readConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.leftRightRatio-(u32)&motorConfig,
 8005640:	2201      	movs	r2, #1
 8005642:	2054      	movs	r0, #84	; 0x54
 8005644:	4974      	ldr	r1, [pc, #464]	; (8005818 <tmcl_handleAxisParameter.part.0+0xe3c>)
 8005646:	f7fe bef7 	b.w	8004438 <eeprom_readConfigBlock>
				if (command == TMCL_SAP)
 800564a:	2805      	cmp	r0, #5
 800564c:	f000 81d3 	beq.w	80059f6 <tmcl_handleAxisParameter.part.0+0x101a>
				} else if (command == TMCL_GAP)
 8005650:	2806      	cmp	r0, #6
 8005652:	f000 831a 	beq.w	8005c8a <tmcl_handleAxisParameter.part.0+0x12ae>
				} else if (command == TMCL_STAP) {
 8005656:	2807      	cmp	r0, #7
 8005658:	f000 8672 	beq.w	8006340 <tmcl_handleAxisParameter.part.0+0x1964>
				} else if (command == TMCL_RSAP) {
 800565c:	2808      	cmp	r0, #8
 800565e:	f47f aac9 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
}
 8005662:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_readConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.initialRightTorqueSpeed-(u32)&motorConfig,
 8005666:	2204      	movs	r2, #4
 8005668:	2050      	movs	r0, #80	; 0x50
 800566a:	496c      	ldr	r1, [pc, #432]	; (800581c <tmcl_handleAxisParameter.part.0+0xe40>)
 800566c:	f7fe bee4 	b.w	8004438 <eeprom_readConfigBlock>
				if (command == TMCL_SAP)
 8005670:	2805      	cmp	r0, #5
 8005672:	f000 8234 	beq.w	8005ade <tmcl_handleAxisParameter.part.0+0x1102>
				} else if (command == TMCL_GAP)
 8005676:	2806      	cmp	r0, #6
 8005678:	f000 8303 	beq.w	8005c82 <tmcl_handleAxisParameter.part.0+0x12a6>
				} else if (command == TMCL_STAP) {
 800567c:	2807      	cmp	r0, #7
 800567e:	f000 85fd 	beq.w	800627c <tmcl_handleAxisParameter.part.0+0x18a0>
				} else if (command == TMCL_RSAP) {
 8005682:	2808      	cmp	r0, #8
 8005684:	f47f aab6 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
}
 8005688:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_readConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.initialRightTorque-(u32)&motorConfig,
 800568c:	2204      	movs	r2, #4
 800568e:	204c      	movs	r0, #76	; 0x4c
 8005690:	4963      	ldr	r1, [pc, #396]	; (8005820 <tmcl_handleAxisParameter.part.0+0xe44>)
 8005692:	f7fe bed1 	b.w	8004438 <eeprom_readConfigBlock>
				if (command == TMCL_SAP)
 8005696:	2805      	cmp	r0, #5
 8005698:	f000 820e 	beq.w	8005ab8 <tmcl_handleAxisParameter.part.0+0x10dc>
				} else if (command == TMCL_GAP)
 800569c:	2806      	cmp	r0, #6
 800569e:	f000 82ce 	beq.w	8005c3e <tmcl_handleAxisParameter.part.0+0x1262>
				} else if (command == TMCL_STAP) {
 80056a2:	2807      	cmp	r0, #7
 80056a4:	f000 867d 	beq.w	80063a2 <tmcl_handleAxisParameter.part.0+0x19c6>
				} else if (command == TMCL_RSAP) {
 80056a8:	2808      	cmp	r0, #8
 80056aa:	f47f aaa3 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
}
 80056ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_readConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.pedalPulsesPerRotation-(u32)&motorConfig,
 80056b2:	2202      	movs	r2, #2
 80056b4:	2040      	movs	r0, #64	; 0x40
 80056b6:	495b      	ldr	r1, [pc, #364]	; (8005824 <tmcl_handleAxisParameter.part.0+0xe48>)
 80056b8:	f7fe bebe 	b.w	8004438 <eeprom_readConfigBlock>
				if (command == TMCL_SAP)
 80056bc:	2805      	cmp	r0, #5
 80056be:	f000 8219 	beq.w	8005af4 <tmcl_handleAxisParameter.part.0+0x1118>
				} else if (command == TMCL_GAP)
 80056c2:	2806      	cmp	r0, #6
 80056c4:	f000 8356 	beq.w	8005d74 <tmcl_handleAxisParameter.part.0+0x1398>
				} else if (command == TMCL_STAP) {
 80056c8:	2807      	cmp	r0, #7
 80056ca:	f000 85e5 	beq.w	8006298 <tmcl_handleAxisParameter.part.0+0x18bc>
				} else if (command == TMCL_RSAP) {
 80056ce:	2808      	cmp	r0, #8
 80056d0:	f47f aa90 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
}
 80056d4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_readConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.speed_5-(u32)&motorConfig,
 80056d8:	2202      	movs	r2, #2
 80056da:	2064      	movs	r0, #100	; 0x64
 80056dc:	4952      	ldr	r1, [pc, #328]	; (8005828 <tmcl_handleAxisParameter.part.0+0xe4c>)
 80056de:	f7fe beab 	b.w	8004438 <eeprom_readConfigBlock>
				if (command == TMCL_GAP) {
 80056e2:	2806      	cmp	r0, #6
 80056e4:	f47f aa86 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
					ActualReply.Value.Int32 = bldc_getOpenLoopAngle();
 80056e8:	f001 fec6 	bl	8007478 <bldc_getOpenLoopAngle>
 80056ec:	60e0      	str	r0, [r4, #12]
}
 80056ee:	bd38      	pop	{r3, r4, r5, pc}
				if (command == TMCL_GAP)
 80056f0:	2806      	cmp	r0, #6
 80056f2:	f47f aa7f 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
					ActualReply.Value.Int32 = TMC4671_THREE_PHASE_BLDC; // firmware supports only BLDC motor
 80056f6:	2303      	movs	r3, #3
 80056f8:	60e3      	str	r3, [r4, #12]
}
 80056fa:	bd38      	pop	{r3, r4, r5, pc}
				if (command == TMCL_SAP) {
 80056fc:	2805      	cmp	r0, #5
 80056fe:	f000 81d2 	beq.w	8005aa6 <tmcl_handleAxisParameter.part.0+0x10ca>
				} else if (command == TMCL_GAP) {
 8005702:	2806      	cmp	r0, #6
 8005704:	f000 82ab 	beq.w	8005c5e <tmcl_handleAxisParameter.part.0+0x1282>
				} else if (command == TMCL_STAP) {
 8005708:	2807      	cmp	r0, #7
 800570a:	f000 85ef 	beq.w	80062ec <tmcl_handleAxisParameter.part.0+0x1910>
				} else if (command == TMCL_RSAP) {
 800570e:	2808      	cmp	r0, #8
 8005710:	f47f aa70 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
}
 8005714:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_readConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.openLoopCurrent-(u32)&motorConfig,
 8005718:	2204      	movs	r2, #4
 800571a:	20a0      	movs	r0, #160	; 0xa0
 800571c:	4943      	ldr	r1, [pc, #268]	; (800582c <tmcl_handleAxisParameter.part.0+0xe50>)
 800571e:	f7fe be8b 	b.w	8004438 <eeprom_readConfigBlock>
				if (command == TMCL_GAP)
 8005722:	2806      	cmp	r0, #6
 8005724:	f47f aa66 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
					ActualReply.Value.Int32 = sensor_averageTorque();
 8005728:	f002 fb04 	bl	8007d34 <sensor_averageTorque>
 800572c:	60e0      	str	r0, [r4, #12]
}
 800572e:	bd38      	pop	{r3, r4, r5, pc}
				if (command == TMCL_GAP)
 8005730:	2806      	cmp	r0, #6
 8005732:	f47f aa5f 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
					ActualReply.Value.Int32 = bldc_getActualMotorCurrent();
 8005736:	f001 fa8f 	bl	8006c58 <bldc_getActualMotorCurrent>
 800573a:	60e0      	str	r0, [r4, #12]
}
 800573c:	bd38      	pop	{r3, r4, r5, pc}
				if (command == TMCL_SAP) {
 800573e:	2805      	cmp	r0, #5
 8005740:	f000 80ff 	beq.w	8005942 <tmcl_handleAxisParameter.part.0+0xf66>
				} else if (command == TMCL_GAP) {
 8005744:	2806      	cmp	r0, #6
 8005746:	f47f aa55 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
					ActualReply.Value.Int32 = bldc_getTargetMotorCurrent();
 800574a:	f001 fa8d 	bl	8006c68 <bldc_getTargetMotorCurrent>
 800574e:	60e0      	str	r0, [r4, #12]
}
 8005750:	bd38      	pop	{r3, r4, r5, pc}
				if (command == TMCL_SAP)
 8005752:	2805      	cmp	r0, #5
 8005754:	f000 83c0 	beq.w	8005ed8 <tmcl_handleAxisParameter.part.0+0x14fc>
				else if (command == TMCL_GAP)
 8005758:	2806      	cmp	r0, #6
 800575a:	f000 822a 	beq.w	8005bb2 <tmcl_handleAxisParameter.part.0+0x11d6>
				} else if (command == TMCL_STAP) {
 800575e:	2807      	cmp	r0, #7
 8005760:	f000 84dc 	beq.w	800611c <tmcl_handleAxisParameter.part.0+0x1740>
				} else if (command == TMCL_RSAP) {
 8005764:	2808      	cmp	r0, #8
 8005766:	f47f aa45 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
}
 800576a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_readConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.pidVelocity_I_param-(u32)&motorConfig,
 800576e:	2202      	movs	r2, #2
 8005770:	20ce      	movs	r0, #206	; 0xce
 8005772:	492f      	ldr	r1, [pc, #188]	; (8005830 <tmcl_handleAxisParameter.part.0+0xe54>)
 8005774:	f7fe be60 	b.w	8004438 <eeprom_readConfigBlock>
				if (command == TMCL_SAP)
 8005778:	2805      	cmp	r0, #5
 800577a:	f000 8355 	beq.w	8005e28 <tmcl_handleAxisParameter.part.0+0x144c>
				else if (command == TMCL_GAP)
 800577e:	2806      	cmp	r0, #6
 8005780:	f000 821c 	beq.w	8005bbc <tmcl_handleAxisParameter.part.0+0x11e0>
				} else if (command == TMCL_STAP) {
 8005784:	2807      	cmp	r0, #7
 8005786:	f000 84d7 	beq.w	8006138 <tmcl_handleAxisParameter.part.0+0x175c>
				} else if (command == TMCL_RSAP) {
 800578a:	2808      	cmp	r0, #8
 800578c:	f47f aa32 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
}
 8005790:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_readConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.pidVelocity_P_param-(u32)&motorConfig,
 8005794:	2202      	movs	r2, #2
 8005796:	20cc      	movs	r0, #204	; 0xcc
 8005798:	4926      	ldr	r1, [pc, #152]	; (8005834 <tmcl_handleAxisParameter.part.0+0xe58>)
 800579a:	f7fe be4d 	b.w	8004438 <eeprom_readConfigBlock>
				if (command == TMCL_SAP) {
 800579e:	2805      	cmp	r0, #5
 80057a0:	f000 837e 	beq.w	8005ea0 <tmcl_handleAxisParameter.part.0+0x14c4>
				} else if (command == TMCL_GAP) {
 80057a4:	2806      	cmp	r0, #6
 80057a6:	f000 848e 	beq.w	80060c6 <tmcl_handleAxisParameter.part.0+0x16ea>
				} else if (command == TMCL_STAP) {
 80057aa:	2807      	cmp	r0, #7
 80057ac:	f000 84a4 	beq.w	80060f8 <tmcl_handleAxisParameter.part.0+0x171c>
				} else if (command == TMCL_RSAP) {
 80057b0:	2808      	cmp	r0, #8
 80057b2:	f47f aa1f 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
}
 80057b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_readConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.adc_I1_offset-(u32)&motorConfig,
 80057ba:	2202      	movs	r2, #2
 80057bc:	20a6      	movs	r0, #166	; 0xa6
 80057be:	491e      	ldr	r1, [pc, #120]	; (8005838 <tmcl_handleAxisParameter.part.0+0xe5c>)
 80057c0:	f7fe be3a 	b.w	8004438 <eeprom_readConfigBlock>
				if (command == TMCL_GAP)
 80057c4:	2806      	cmp	r0, #6
 80057c6:	f47f aa15 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
					tmc4671_writeInt(DEFAULT_MC, TMC4671_ADC_RAW_ADDR, ADC_RAW_ADDR_ADC_I1_RAW_ADC_I0_RAW);
 80057ca:	2200      	movs	r2, #0
 80057cc:	2103      	movs	r1, #3
 80057ce:	4610      	mov	r0, r2
 80057d0:	f003 f8f6 	bl	80089c0 <tmc4671_writeInt>
					ActualReply.Value.Int32 = TMC4671_FIELD_READ(DEFAULT_MC, TMC4671_ADC_RAW_DATA, TMC4671_ADC_I1_RAW_MASK, TMC4671_ADC_I1_RAW_SHIFT);
 80057d4:	2102      	movs	r1, #2
 80057d6:	2000      	movs	r0, #0
 80057d8:	f003 f8cc 	bl	8008974 <tmc4671_readInt>
 80057dc:	0c00      	lsrs	r0, r0, #16
 80057de:	60e0      	str	r0, [r4, #12]
}
 80057e0:	bd38      	pop	{r3, r4, r5, pc}
				if (command == TMCL_GAP)
 80057e2:	2806      	cmp	r0, #6
 80057e4:	f47f aa06 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
					tmc4671_writeInt(DEFAULT_MC, TMC4671_ADC_RAW_ADDR, ADC_RAW_ADDR_ADC_I1_RAW_ADC_I0_RAW);
 80057e8:	2200      	movs	r2, #0
 80057ea:	2103      	movs	r1, #3
 80057ec:	4610      	mov	r0, r2
 80057ee:	f003 f8e7 	bl	80089c0 <tmc4671_writeInt>
					ActualReply.Value.Int32 = TMC4671_FIELD_READ(DEFAULT_MC, TMC4671_ADC_RAW_DATA, TMC4671_ADC_I0_RAW_MASK, TMC4671_ADC_I0_RAW_SHIFT);
 80057f2:	2102      	movs	r1, #2
 80057f4:	2000      	movs	r0, #0
 80057f6:	f003 f8bd 	bl	8008974 <tmc4671_readInt>
 80057fa:	b280      	uxth	r0, r0
 80057fc:	60e0      	str	r0, [r4, #12]
}
 80057fe:	bd38      	pop	{r3, r4, r5, pc}
 8005800:	200000d4 	.word	0x200000d4
 8005804:	200000b6 	.word	0x200000b6
 8005808:	200000f8 	.word	0x200000f8
 800580c:	200000be 	.word	0x200000be
 8005810:	20000108 	.word	0x20000108
 8005814:	200000b5 	.word	0x200000b5
 8005818:	200000b4 	.word	0x200000b4
 800581c:	200000b0 	.word	0x200000b0
 8005820:	200000ac 	.word	0x200000ac
 8005824:	200000a0 	.word	0x200000a0
 8005828:	200000c4 	.word	0x200000c4
 800582c:	20000100 	.word	0x20000100
 8005830:	2000012e 	.word	0x2000012e
 8005834:	2000012c 	.word	0x2000012c
 8005838:	20000106 	.word	0x20000106
				if (command == TMCL_SAP)
 800583c:	2805      	cmp	r0, #5
 800583e:	f000 8142 	beq.w	8005ac6 <tmcl_handleAxisParameter.part.0+0x10ea>
				} else if (command == TMCL_GAP)
 8005842:	2806      	cmp	r0, #6
 8005844:	f000 81ff 	beq.w	8005c46 <tmcl_handleAxisParameter.part.0+0x126a>
				} else if (command == TMCL_STAP) {
 8005848:	2807      	cmp	r0, #7
 800584a:	f000 85e9 	beq.w	8006420 <tmcl_handleAxisParameter.part.0+0x1a44>
				} else if (command == TMCL_RSAP) {
 800584e:	2808      	cmp	r0, #8
 8005850:	f47f a9d0 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
}
 8005854:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_readConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.speed_0-(u32)&motorConfig,
 8005858:	2202      	movs	r2, #2
 800585a:	205a      	movs	r0, #90	; 0x5a
 800585c:	49b5      	ldr	r1, [pc, #724]	; (8005b34 <tmcl_handleAxisParameter.part.0+0x1158>)
 800585e:	f7fe bdeb 	b.w	8004438 <eeprom_readConfigBlock>
				if (command == TMCL_SAP)
 8005862:	2805      	cmp	r0, #5
 8005864:	f000 80d6 	beq.w	8005a14 <tmcl_handleAxisParameter.part.0+0x1038>
				} else if (command == TMCL_GAP)
 8005868:	2806      	cmp	r0, #6
 800586a:	f000 81cc 	beq.w	8005c06 <tmcl_handleAxisParameter.part.0+0x122a>
				} else if (command == TMCL_STAP) {
 800586e:	2807      	cmp	r0, #7
 8005870:	f000 850b 	beq.w	800628a <tmcl_handleAxisParameter.part.0+0x18ae>
				} else if (command == TMCL_RSAP) {
 8005874:	2808      	cmp	r0, #8
 8005876:	f47f a9bd 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
}
 800587a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_readConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.negativeMotoringRampTime-(u32)&motorConfig,
 800587e:	2202      	movs	r2, #2
 8005880:	2058      	movs	r0, #88	; 0x58
 8005882:	49ad      	ldr	r1, [pc, #692]	; (8005b38 <tmcl_handleAxisParameter.part.0+0x115c>)
 8005884:	f7fe bdd8 	b.w	8004438 <eeprom_readConfigBlock>
				if (command == TMCL_SAP)
 8005888:	2805      	cmp	r0, #5
 800588a:	f000 813a 	beq.w	8005b02 <tmcl_handleAxisParameter.part.0+0x1126>
				} else if (command == TMCL_GAP)
 800588e:	2806      	cmp	r0, #6
 8005890:	f000 827d 	beq.w	8005d8e <tmcl_handleAxisParameter.part.0+0x13b2>
				} else if (command == TMCL_STAP) {
 8005894:	2807      	cmp	r0, #7
 8005896:	f000 857d 	beq.w	8006394 <tmcl_handleAxisParameter.part.0+0x19b8>
				} else if (command == TMCL_RSAP) {
 800589a:	2808      	cmp	r0, #8
 800589c:	f47f a9aa 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
}
 80058a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_readConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.speed_1-(u32)&motorConfig,
 80058a4:	2202      	movs	r2, #2
 80058a6:	205c      	movs	r0, #92	; 0x5c
 80058a8:	49a4      	ldr	r1, [pc, #656]	; (8005b3c <tmcl_handleAxisParameter.part.0+0x1160>)
 80058aa:	f7fe bdc5 	b.w	8004438 <eeprom_readConfigBlock>
				if (command == TMCL_SAP)
 80058ae:	2805      	cmp	r0, #5
 80058b0:	f000 83c2 	beq.w	8006038 <tmcl_handleAxisParameter.part.0+0x165c>
				else if (command == TMCL_GAP)
 80058b4:	2806      	cmp	r0, #6
 80058b6:	f000 814f 	beq.w	8005b58 <tmcl_handleAxisParameter.part.0+0x117c>
				} else if (command == TMCL_STAP) {
 80058ba:	2807      	cmp	r0, #7
 80058bc:	f000 84b4 	beq.w	8006228 <tmcl_handleAxisParameter.part.0+0x184c>
				} else if (command == TMCL_RSAP) {
 80058c0:	2808      	cmp	r0, #8
 80058c2:	f47f a997 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
}
 80058c6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_readConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.pidTorque_P_param-(u32)&motorConfig,
 80058ca:	2202      	movs	r2, #2
 80058cc:	20c8      	movs	r0, #200	; 0xc8
 80058ce:	499c      	ldr	r1, [pc, #624]	; (8005b40 <tmcl_handleAxisParameter.part.0+0x1164>)
 80058d0:	f7fe bdb2 	b.w	8004438 <eeprom_readConfigBlock>
				if (command == TMCL_GAP)
 80058d4:	2806      	cmp	r0, #6
 80058d6:	f47f a98d 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
					ActualReply.Value.Int32 = (int16_t)TMC4671_FIELD_READ(DEFAULT_MC, TMC4671_ADC_IWY_IUX, TMC4671_ADC_IUX_MASK, TMC4671_ADC_IUX_SHIFT);
 80058da:	2112      	movs	r1, #18
 80058dc:	2000      	movs	r0, #0
 80058de:	f003 f849 	bl	8008974 <tmc4671_readInt>
 80058e2:	b200      	sxth	r0, r0
 80058e4:	60e0      	str	r0, [r4, #12]
}
 80058e6:	bd38      	pop	{r3, r4, r5, pc}
				if (command == TMCL_SAP) {
 80058e8:	2805      	cmp	r0, #5
 80058ea:	f000 83d1 	beq.w	8006090 <tmcl_handleAxisParameter.part.0+0x16b4>
				} else if (command == TMCL_GAP) {
 80058ee:	2806      	cmp	r0, #6
 80058f0:	f000 83d9 	beq.w	80060a6 <tmcl_handleAxisParameter.part.0+0x16ca>
				} else if (command == TMCL_STAP) {
 80058f4:	2807      	cmp	r0, #7
 80058f6:	f000 83f1 	beq.w	80060dc <tmcl_handleAxisParameter.part.0+0x1700>
				} else if (command == TMCL_RSAP) {
 80058fa:	2808      	cmp	r0, #8
 80058fc:	f47f a97a 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
}
 8005900:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_readConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.commutationMode-(u32)&motorConfig,
 8005904:	2201      	movs	r2, #1
 8005906:	20aa      	movs	r0, #170	; 0xaa
 8005908:	498e      	ldr	r1, [pc, #568]	; (8005b44 <tmcl_handleAxisParameter.part.0+0x1168>)
 800590a:	f7fe bd95 	b.w	8004438 <eeprom_readConfigBlock>
				if (command == TMCL_SAP) {
 800590e:	2805      	cmp	r0, #5
 8005910:	f000 82bf 	beq.w	8005e92 <tmcl_handleAxisParameter.part.0+0x14b6>
				} else if (command == TMCL_GAP) {
 8005914:	2806      	cmp	r0, #6
 8005916:	f000 83d2 	beq.w	80060be <tmcl_handleAxisParameter.part.0+0x16e2>
				} else if (command == TMCL_STAP) {
 800591a:	2807      	cmp	r0, #7
 800591c:	f000 83d7 	beq.w	80060ce <tmcl_handleAxisParameter.part.0+0x16f2>
				} else if (command == TMCL_RSAP) {
 8005920:	2808      	cmp	r0, #8
 8005922:	f47f a967 	bne.w	8004bf4 <tmcl_handleAxisParameter.part.0+0x218>
}
 8005926:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_readConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.adc_I0_offset-(u32)&motorConfig,
 800592a:	2202      	movs	r2, #2
 800592c:	20a4      	movs	r0, #164	; 0xa4
 800592e:	4986      	ldr	r1, [pc, #536]	; (8005b48 <tmcl_handleAxisParameter.part.0+0x116c>)
 8005930:	f7fe bd82 	b.w	8004438 <eeprom_readConfigBlock>
					motorConfig.speed_3 = ActualCommand.Value.Int32 * VelocityScaling;
 8005934:	6863      	ldr	r3, [r4, #4]
 8005936:	4a85      	ldr	r2, [pc, #532]	; (8005b4c <tmcl_handleAxisParameter.part.0+0x1170>)
 8005938:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800593c:	005b      	lsls	r3, r3, #1
 800593e:	8413      	strh	r3, [r2, #32]
}
 8005940:	bd38      	pop	{r3, r4, r5, pc}
					if((ActualCommand.Value.Int32 >= -MAX_TORQUE) && (ActualCommand.Value.Int32 <= MAX_TORQUE))
 8005942:	f64e 2260 	movw	r2, #60000	; 0xea60
 8005946:	6860      	ldr	r0, [r4, #4]
 8005948:	f500 43ea 	add.w	r3, r0, #29952	; 0x7500
 800594c:	3330      	adds	r3, #48	; 0x30
 800594e:	4293      	cmp	r3, r2
 8005950:	f240 83e0 	bls.w	8006114 <tmcl_handleAxisParameter.part.0+0x1738>
						ActualReply.Status = REPLY_INVALID_VALUE;
 8005954:	2304      	movs	r3, #4
 8005956:	7223      	strb	r3, [r4, #8]
}
 8005958:	bd38      	pop	{r3, r4, r5, pc}
					if((ActualCommand.Value.Int32 >= -MAX_VELOCITY) && (ActualCommand.Value.Int32 <= MAX_VELOCITY))
 800595a:	6860      	ldr	r0, [r4, #4]
 800595c:	4a7c      	ldr	r2, [pc, #496]	; (8005b50 <tmcl_handleAxisParameter.part.0+0x1174>)
 800595e:	f500 3343 	add.w	r3, r0, #199680	; 0x30c00
 8005962:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8005966:	4293      	cmp	r3, r2
 8005968:	d8f4      	bhi.n	8005954 <tmcl_handleAxisParameter.part.0+0xf78>
}
 800596a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
						bldc_setTargetVelocity(ActualCommand.Value.Int32);
 800596e:	f001 b9bd 	b.w	8006cec <bldc_setTargetVelocity>
					motorConfig.torque_5 = ActualCommand.Value.Int32;
 8005972:	4b76      	ldr	r3, [pc, #472]	; (8005b4c <tmcl_handleAxisParameter.part.0+0x1170>)
 8005974:	6862      	ldr	r2, [r4, #4]
 8005976:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
}
 800597a:	bd38      	pop	{r3, r4, r5, pc}
					motorConfig.torque_7 = ActualCommand.Value.Int32;
 800597c:	4b73      	ldr	r3, [pc, #460]	; (8005b4c <tmcl_handleAxisParameter.part.0+0x1170>)
 800597e:	6862      	ldr	r2, [r4, #4]
 8005980:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
}
 8005984:	bd38      	pop	{r3, r4, r5, pc}
					motorConfig.speed_8 = ActualCommand.Value.Int32 * VelocityScaling;
 8005986:	6863      	ldr	r3, [r4, #4]
 8005988:	4a70      	ldr	r2, [pc, #448]	; (8005b4c <tmcl_handleAxisParameter.part.0+0x1170>)
 800598a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800598e:	005b      	lsls	r3, r3, #1
 8005990:	8553      	strh	r3, [r2, #42]	; 0x2a
}
 8005992:	bd38      	pop	{r3, r4, r5, pc}
					motorConfig.torque_1 = ActualCommand.Value.Int32;
 8005994:	4b6d      	ldr	r3, [pc, #436]	; (8005b4c <tmcl_handleAxisParameter.part.0+0x1170>)
 8005996:	6862      	ldr	r2, [r4, #4]
 8005998:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
}
 800599c:	bd38      	pop	{r3, r4, r5, pc}
					motorConfig.swapMotorAAndCPhase = ActualCommand.Value.Int32;
 800599e:	6863      	ldr	r3, [r4, #4]
 80059a0:	4a6a      	ldr	r2, [pc, #424]	; (8005b4c <tmcl_handleAxisParameter.part.0+0x1170>)
 80059a2:	3b00      	subs	r3, #0
 80059a4:	bf18      	it	ne
 80059a6:	2301      	movne	r3, #1
 80059a8:	f882 304c 	strb.w	r3, [r2, #76]	; 0x4c
}
 80059ac:	bd38      	pop	{r3, r4, r5, pc}
					motorConfig.torque_4 = ActualCommand.Value.Int32;
 80059ae:	4b67      	ldr	r3, [pc, #412]	; (8005b4c <tmcl_handleAxisParameter.part.0+0x1170>)
 80059b0:	6862      	ldr	r2, [r4, #4]
 80059b2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
}
 80059b6:	bd38      	pop	{r3, r4, r5, pc}
					motorConfig.torque_2 = ActualCommand.Value.Int32;
 80059b8:	4b64      	ldr	r3, [pc, #400]	; (8005b4c <tmcl_handleAxisParameter.part.0+0x1170>)
 80059ba:	6862      	ldr	r2, [r4, #4]
 80059bc:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
}
 80059c0:	bd38      	pop	{r3, r4, r5, pc}
					motorConfig.speed_7 = ActualCommand.Value.Int32 * VelocityScaling;
 80059c2:	6863      	ldr	r3, [r4, #4]
 80059c4:	4a61      	ldr	r2, [pc, #388]	; (8005b4c <tmcl_handleAxisParameter.part.0+0x1170>)
 80059c6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80059ca:	005b      	lsls	r3, r3, #1
 80059cc:	8513      	strh	r3, [r2, #40]	; 0x28
}
 80059ce:	bd38      	pop	{r3, r4, r5, pc}
					motorConfig.torque_0 = ActualCommand.Value.Int32;
 80059d0:	4b5e      	ldr	r3, [pc, #376]	; (8005b4c <tmcl_handleAxisParameter.part.0+0x1170>)
 80059d2:	6862      	ldr	r2, [r4, #4]
 80059d4:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
}
 80059d8:	bd38      	pop	{r3, r4, r5, pc}
					motorConfig.positiveMotoringRampTime = ActualCommand.Value.Int32;
 80059da:	4b5c      	ldr	r3, [pc, #368]	; (8005b4c <tmcl_handleAxisParameter.part.0+0x1170>)
 80059dc:	6862      	ldr	r2, [r4, #4]
 80059de:	82da      	strh	r2, [r3, #22]
}
 80059e0:	bd38      	pop	{r3, r4, r5, pc}
					motorConfig.torque_6 = ActualCommand.Value.Int32;
 80059e2:	4b5a      	ldr	r3, [pc, #360]	; (8005b4c <tmcl_handleAxisParameter.part.0+0x1170>)
 80059e4:	6862      	ldr	r2, [r4, #4]
 80059e6:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
}
 80059ea:	bd38      	pop	{r3, r4, r5, pc}
					motorConfig.torque_3 = ActualCommand.Value.Int32;
 80059ec:	4b57      	ldr	r3, [pc, #348]	; (8005b4c <tmcl_handleAxisParameter.part.0+0x1170>)
 80059ee:	6862      	ldr	r2, [r4, #4]
 80059f0:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
}
 80059f4:	bd38      	pop	{r3, r4, r5, pc}
					motorConfig.initialRightTorqueSpeed = ActualCommand.Value.Int32 * VelocityScaling;
 80059f6:	6863      	ldr	r3, [r4, #4]
 80059f8:	4a54      	ldr	r2, [pc, #336]	; (8005b4c <tmcl_handleAxisParameter.part.0+0x1170>)
 80059fa:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80059fe:	005b      	lsls	r3, r3, #1
 8005a00:	6113      	str	r3, [r2, #16]
}
 8005a02:	bd38      	pop	{r3, r4, r5, pc}
					motorConfig.leftRightRatio = ActualCommand.Value.Int32;
 8005a04:	4b51      	ldr	r3, [pc, #324]	; (8005b4c <tmcl_handleAxisParameter.part.0+0x1170>)
 8005a06:	6862      	ldr	r2, [r4, #4]
 8005a08:	751a      	strb	r2, [r3, #20]
}
 8005a0a:	bd38      	pop	{r3, r4, r5, pc}
					motorConfig.torqueSensorGain = ActualCommand.Value.Int32;
 8005a0c:	4b4f      	ldr	r3, [pc, #316]	; (8005b4c <tmcl_handleAxisParameter.part.0+0x1170>)
 8005a0e:	6862      	ldr	r2, [r4, #4]
 8005a10:	809a      	strh	r2, [r3, #4]
}
 8005a12:	bd38      	pop	{r3, r4, r5, pc}
					motorConfig.negativeMotoringRampTime = ActualCommand.Value.Int32;
 8005a14:	4b4d      	ldr	r3, [pc, #308]	; (8005b4c <tmcl_handleAxisParameter.part.0+0x1170>)
 8005a16:	6862      	ldr	r2, [r4, #4]
 8005a18:	831a      	strh	r2, [r3, #24]
}
 8005a1a:	bd38      	pop	{r3, r4, r5, pc}
					motorConfig.torqueDeadband = ActualCommand.Value.Int32;
 8005a1c:	4b4b      	ldr	r3, [pc, #300]	; (8005b4c <tmcl_handleAxisParameter.part.0+0x1170>)
 8005a1e:	6862      	ldr	r2, [r4, #4]
 8005a20:	811a      	strh	r2, [r3, #8]
}
 8005a22:	bd38      	pop	{r3, r4, r5, pc}
					motorConfig.torqueSensorOffset = ActualCommand.Value.Int32;
 8005a24:	4b49      	ldr	r3, [pc, #292]	; (8005b4c <tmcl_handleAxisParameter.part.0+0x1170>)
 8005a26:	6862      	ldr	r2, [r4, #4]
 8005a28:	80da      	strh	r2, [r3, #6]
}
 8005a2a:	bd38      	pop	{r3, r4, r5, pc}
					motorConfig.currentRegulatorBandwidth = ActualCommand.Value.Int32;
 8005a2c:	4b47      	ldr	r3, [pc, #284]	; (8005b4c <tmcl_handleAxisParameter.part.0+0x1170>)
 8005a2e:	6862      	ldr	r2, [r4, #4]
 8005a30:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
}
 8005a34:	bd38      	pop	{r3, r4, r5, pc}
					motorConfig.motorTestModes = ActualCommand.Value.Int32;
 8005a36:	6863      	ldr	r3, [r4, #4]
 8005a38:	4a44      	ldr	r2, [pc, #272]	; (8005b4c <tmcl_handleAxisParameter.part.0+0x1170>)
 8005a3a:	3b00      	subs	r3, #0
 8005a3c:	bf18      	it	ne
 8005a3e:	2301      	movne	r3, #1
 8005a40:	f882 304d 	strb.w	r3, [r2, #77]	; 0x4d
}
 8005a44:	bd38      	pop	{r3, r4, r5, pc}
					motorConfig.minimumMotorCurrent = ActualCommand.Value.Int32;
 8005a46:	4b41      	ldr	r3, [pc, #260]	; (8005b4c <tmcl_handleAxisParameter.part.0+0x1170>)
 8005a48:	6862      	ldr	r2, [r4, #4]
 8005a4a:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
}
 8005a4e:	bd38      	pop	{r3, r4, r5, pc}
					motorConfig.minBatteryVoltage = ActualCommand.Value.Int32*BATTERYSCALING;
 8005a50:	6863      	ldr	r3, [r4, #4]
 8005a52:	4a3e      	ldr	r2, [pc, #248]	; (8005b4c <tmcl_handleAxisParameter.part.0+0x1170>)
 8005a54:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005a58:	005b      	lsls	r3, r3, #1
 8005a5a:	f8a2 304e 	strh.w	r3, [r2, #78]	; 0x4e
}
 8005a5e:	bd38      	pop	{r3, r4, r5, pc}
					(ActualCommand.Value.Int32 == 0) ? tmcm_disableDriver() : tmcm_enableDriver();
 8005a60:	6863      	ldr	r3, [r4, #4]
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	f040 831b 	bne.w	800609e <tmcl_handleAxisParameter.part.0+0x16c2>
}
 8005a68:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					(ActualCommand.Value.Int32 == 0) ? tmcm_disableDriver() : tmcm_enableDriver();
 8005a6c:	f7fd bea8 	b.w	80037c0 <tmcm_disableDriver>
					motorConfig.gearRatio = ActualCommand.Value.Int32;
 8005a70:	4b36      	ldr	r3, [pc, #216]	; (8005b4c <tmcl_handleAxisParameter.part.0+0x1170>)
 8005a72:	6862      	ldr	r2, [r4, #4]
 8005a74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8005a78:	bd38      	pop	{r3, r4, r5, pc}
					motorConfig.pedalSenseDelay = ActualCommand.Value.Int32;
 8005a7a:	4b34      	ldr	r3, [pc, #208]	; (8005b4c <tmcl_handleAxisParameter.part.0+0x1170>)
 8005a7c:	6862      	ldr	r2, [r4, #4]
 8005a7e:	805a      	strh	r2, [r3, #2]
}
 8005a80:	bd38      	pop	{r3, r4, r5, pc}
					motorConfig.speed_6 = ActualCommand.Value.Int32 * VelocityScaling;
 8005a82:	6863      	ldr	r3, [r4, #4]
 8005a84:	4a31      	ldr	r2, [pc, #196]	; (8005b4c <tmcl_handleAxisParameter.part.0+0x1170>)
 8005a86:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005a8a:	005b      	lsls	r3, r3, #1
 8005a8c:	84d3      	strh	r3, [r2, #38]	; 0x26
}
 8005a8e:	bd38      	pop	{r3, r4, r5, pc}
					motorConfig.speed_4 = ActualCommand.Value.Int32 * VelocityScaling;
 8005a90:	6863      	ldr	r3, [r4, #4]
 8005a92:	4a2e      	ldr	r2, [pc, #184]	; (8005b4c <tmcl_handleAxisParameter.part.0+0x1170>)
 8005a94:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005a98:	005b      	lsls	r3, r3, #1
 8005a9a:	8453      	strh	r3, [r2, #34]	; 0x22
}
 8005a9c:	bd38      	pop	{r3, r4, r5, pc}
					motorConfig.averageSportMode = ActualCommand.Value.Int32;
 8005a9e:	4b2b      	ldr	r3, [pc, #172]	; (8005b4c <tmcl_handleAxisParameter.part.0+0x1170>)
 8005aa0:	6862      	ldr	r2, [r4, #4]
 8005aa2:	755a      	strb	r2, [r3, #21]
}
 8005aa4:	bd38      	pop	{r3, r4, r5, pc}
					if((ActualCommand.Value.Int32 >= 0) && (ActualCommand.Value.Int32 <= MAX_TORQUE))
 8005aa6:	f247 5230 	movw	r2, #30000	; 0x7530
 8005aaa:	6863      	ldr	r3, [r4, #4]
 8005aac:	4293      	cmp	r3, r2
 8005aae:	f63f af51 	bhi.w	8005954 <tmcl_handleAxisParameter.part.0+0xf78>
						motorConfig.openLoopCurrent = ActualCommand.Value.Int32;
 8005ab2:	4a26      	ldr	r2, [pc, #152]	; (8005b4c <tmcl_handleAxisParameter.part.0+0x1170>)
 8005ab4:	6613      	str	r3, [r2, #96]	; 0x60
}
 8005ab6:	bd38      	pop	{r3, r4, r5, pc}
					if ((ActualCommand.Value.Int32 >= 0) && (ActualCommand.Value.Int32 <= MAX_PEDAL_POSITIONS))
 8005ab8:	6863      	ldr	r3, [r4, #4]
 8005aba:	2b20      	cmp	r3, #32
 8005abc:	f63f af4a 	bhi.w	8005954 <tmcl_handleAxisParameter.part.0+0xf78>
						motorConfig.pedalPulsesPerRotation = ActualCommand.Value.Int32;
 8005ac0:	4a22      	ldr	r2, [pc, #136]	; (8005b4c <tmcl_handleAxisParameter.part.0+0x1170>)
 8005ac2:	8013      	strh	r3, [r2, #0]
}
 8005ac4:	bd38      	pop	{r3, r4, r5, pc}
					motorConfig.speed_0 = ActualCommand.Value.Int32 * VelocityScaling;
 8005ac6:	6863      	ldr	r3, [r4, #4]
 8005ac8:	4a20      	ldr	r2, [pc, #128]	; (8005b4c <tmcl_handleAxisParameter.part.0+0x1170>)
 8005aca:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005ace:	005b      	lsls	r3, r3, #1
 8005ad0:	8353      	strh	r3, [r2, #26]
}
 8005ad2:	bd38      	pop	{r3, r4, r5, pc}
					motorConfig.torque_8 = ActualCommand.Value.Int32;
 8005ad4:	4b1d      	ldr	r3, [pc, #116]	; (8005b4c <tmcl_handleAxisParameter.part.0+0x1170>)
 8005ad6:	6862      	ldr	r2, [r4, #4]
 8005ad8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
}
 8005adc:	bd38      	pop	{r3, r4, r5, pc}
					motorConfig.initialRightTorque = ActualCommand.Value.Int32;
 8005ade:	4b1b      	ldr	r3, [pc, #108]	; (8005b4c <tmcl_handleAxisParameter.part.0+0x1170>)
 8005ae0:	6862      	ldr	r2, [r4, #4]
 8005ae2:	60da      	str	r2, [r3, #12]
}
 8005ae4:	bd38      	pop	{r3, r4, r5, pc}
					motorConfig.speed_2 = ActualCommand.Value.Int32 * VelocityScaling;
 8005ae6:	6863      	ldr	r3, [r4, #4]
 8005ae8:	4a18      	ldr	r2, [pc, #96]	; (8005b4c <tmcl_handleAxisParameter.part.0+0x1170>)
 8005aea:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005aee:	005b      	lsls	r3, r3, #1
 8005af0:	83d3      	strh	r3, [r2, #30]
}
 8005af2:	bd38      	pop	{r3, r4, r5, pc}
					motorConfig.speed_5 = ActualCommand.Value.Int32 * VelocityScaling;
 8005af4:	6863      	ldr	r3, [r4, #4]
 8005af6:	4a15      	ldr	r2, [pc, #84]	; (8005b4c <tmcl_handleAxisParameter.part.0+0x1170>)
 8005af8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005afc:	005b      	lsls	r3, r3, #1
 8005afe:	8493      	strh	r3, [r2, #36]	; 0x24
}
 8005b00:	bd38      	pop	{r3, r4, r5, pc}
					motorConfig.speed_1 = ActualCommand.Value.Int32 * VelocityScaling;
 8005b02:	6863      	ldr	r3, [r4, #4]
 8005b04:	4a11      	ldr	r2, [pc, #68]	; (8005b4c <tmcl_handleAxisParameter.part.0+0x1170>)
 8005b06:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005b0a:	005b      	lsls	r3, r3, #1
 8005b0c:	8393      	strh	r3, [r2, #28]
}
 8005b0e:	bd38      	pop	{r3, r4, r5, pc}
					motorConfig.wheelDiameter = ActualCommand.Value.Int32;
 8005b10:	4b0e      	ldr	r3, [pc, #56]	; (8005b4c <tmcl_handleAxisParameter.part.0+0x1170>)
 8005b12:	6862      	ldr	r2, [r4, #4]
 8005b14:	87da      	strh	r2, [r3, #62]	; 0x3e
}
 8005b16:	bd38      	pop	{r3, r4, r5, pc}
					motorConfig.wheelPulsesPerRotation = ActualCommand.Value.Int32;
 8005b18:	4b0c      	ldr	r3, [pc, #48]	; (8005b4c <tmcl_handleAxisParameter.part.0+0x1170>)
 8005b1a:	6862      	ldr	r2, [r4, #4]
 8005b1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 8005b20:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = motorConfig.maxBatteryVoltage/BATTERYSCALING;
 8005b22:	4b0a      	ldr	r3, [pc, #40]	; (8005b4c <tmcl_handleAxisParameter.part.0+0x1170>)
 8005b24:	4a0b      	ldr	r2, [pc, #44]	; (8005b54 <tmcl_handleAxisParameter.part.0+0x1178>)
 8005b26:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005b2a:	fba2 2303 	umull	r2, r3, r2, r3
 8005b2e:	08db      	lsrs	r3, r3, #3
 8005b30:	60e3      	str	r3, [r4, #12]
}
 8005b32:	bd38      	pop	{r3, r4, r5, pc}
 8005b34:	200000ba 	.word	0x200000ba
 8005b38:	200000b8 	.word	0x200000b8
 8005b3c:	200000bc 	.word	0x200000bc
 8005b40:	20000128 	.word	0x20000128
 8005b44:	2000010a 	.word	0x2000010a
 8005b48:	20000104 	.word	0x20000104
 8005b4c:	200000a0 	.word	0x200000a0
 8005b50:	00061a80 	.word	0x00061a80
 8005b54:	cccccccd 	.word	0xcccccccd
					ActualReply.Value.Int32 = motorConfig.pidTorque_P_param;
 8005b58:	4ba5      	ldr	r3, [pc, #660]	; (8005df0 <tmcl_handleAxisParameter.part.0+0x1414>)
 8005b5a:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8005b5e:	60e3      	str	r3, [r4, #12]
}
 8005b60:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = motorConfig.maximumCurrent;
 8005b62:	4ba3      	ldr	r3, [pc, #652]	; (8005df0 <tmcl_handleAxisParameter.part.0+0x1414>)
 8005b64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b66:	60e3      	str	r3, [r4, #12]
}
 8005b68:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = motorConfig.acceleration;
 8005b6a:	4ba1      	ldr	r3, [pc, #644]	; (8005df0 <tmcl_handleAxisParameter.part.0+0x1414>)
 8005b6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b6e:	60e3      	str	r3, [r4, #12]
}
 8005b70:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = motorConfig.maxPositioningSpeed;
 8005b72:	4b9f      	ldr	r3, [pc, #636]	; (8005df0 <tmcl_handleAxisParameter.part.0+0x1414>)
 8005b74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b76:	60e3      	str	r3, [r4, #12]
}
 8005b78:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = motorConfig.cutOffVoltage/BATTERYSCALING;
 8005b7a:	4b9d      	ldr	r3, [pc, #628]	; (8005df0 <tmcl_handleAxisParameter.part.0+0x1414>)
 8005b7c:	4a9d      	ldr	r2, [pc, #628]	; (8005df4 <tmcl_handleAxisParameter.part.0+0x1418>)
 8005b7e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005b82:	fba2 2303 	umull	r2, r3, r2, r3
 8005b86:	08db      	lsrs	r3, r3, #3
 8005b88:	60e3      	str	r3, [r4, #12]
}
 8005b8a:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = motorConfig.batterySavingTimer;
 8005b8c:	4b98      	ldr	r3, [pc, #608]	; (8005df0 <tmcl_handleAxisParameter.part.0+0x1414>)
 8005b8e:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8005b92:	60e3      	str	r3, [r4, #12]
}
 8005b94:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = motorConfig.hallPolarity;
 8005b96:	4b96      	ldr	r3, [pc, #600]	; (8005df0 <tmcl_handleAxisParameter.part.0+0x1414>)
 8005b98:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005b9c:	60e3      	str	r3, [r4, #12]
}
 8005b9e:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = motorConfig.hallInterpolation;
 8005ba0:	4b93      	ldr	r3, [pc, #588]	; (8005df0 <tmcl_handleAxisParameter.part.0+0x1414>)
 8005ba2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005ba6:	60e3      	str	r3, [r4, #12]
}
 8005ba8:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = motorConfig.maximumSpeed;
 8005baa:	4b91      	ldr	r3, [pc, #580]	; (8005df0 <tmcl_handleAxisParameter.part.0+0x1414>)
 8005bac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005bae:	60e3      	str	r3, [r4, #12]
}
 8005bb0:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = motorConfig.pidVelocity_I_param;
 8005bb2:	4b8f      	ldr	r3, [pc, #572]	; (8005df0 <tmcl_handleAxisParameter.part.0+0x1414>)
 8005bb4:	f8b3 308e 	ldrh.w	r3, [r3, #142]	; 0x8e
 8005bb8:	60e3      	str	r3, [r4, #12]
}
 8005bba:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = motorConfig.pidVelocity_P_param;
 8005bbc:	4b8c      	ldr	r3, [pc, #560]	; (8005df0 <tmcl_handleAxisParameter.part.0+0x1414>)
 8005bbe:	f8b3 308c 	ldrh.w	r3, [r3, #140]	; 0x8c
 8005bc2:	60e3      	str	r3, [r4, #12]
}
 8005bc4:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = motorConfig.pidTorque_I_param;
 8005bc6:	4b8a      	ldr	r3, [pc, #552]	; (8005df0 <tmcl_handleAxisParameter.part.0+0x1414>)
 8005bc8:	f8b3 308a 	ldrh.w	r3, [r3, #138]	; 0x8a
 8005bcc:	60e3      	str	r3, [r4, #12]
}
 8005bce:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = motorConfig.useVelocityRamp ? 1:0;
 8005bd0:	4b87      	ldr	r3, [pc, #540]	; (8005df0 <tmcl_handleAxisParameter.part.0+0x1414>)
 8005bd2:	f893 307b 	ldrb.w	r3, [r3, #123]	; 0x7b
 8005bd6:	3b00      	subs	r3, #0
 8005bd8:	bf18      	it	ne
 8005bda:	2301      	movne	r3, #1
 8005bdc:	60e3      	str	r3, [r4, #12]
}
 8005bde:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = motorConfig.assistCutOutDistance;
 8005be0:	4b83      	ldr	r3, [pc, #524]	; (8005df0 <tmcl_handleAxisParameter.part.0+0x1414>)
 8005be2:	895b      	ldrh	r3, [r3, #10]
 8005be4:	60e3      	str	r3, [r4, #12]
}
 8005be6:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = motorConfig.hallOffset;
 8005be8:	4b81      	ldr	r3, [pc, #516]	; (8005df0 <tmcl_handleAxisParameter.part.0+0x1414>)
 8005bea:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	; 0x42
 8005bee:	60e3      	str	r3, [r4, #12]
}
 8005bf0:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = motorConfig.hallDirection;
 8005bf2:	4b7f      	ldr	r3, [pc, #508]	; (8005df0 <tmcl_handleAxisParameter.part.0+0x1414>)
 8005bf4:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8005bf8:	60e3      	str	r3, [r4, #12]
}
 8005bfa:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = motorConfig.torqueSensorGain;
 8005bfc:	4b7c      	ldr	r3, [pc, #496]	; (8005df0 <tmcl_handleAxisParameter.part.0+0x1414>)
 8005bfe:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8005c02:	60e3      	str	r3, [r4, #12]
}
 8005c04:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = motorConfig.negativeMotoringRampTime;
 8005c06:	4b7a      	ldr	r3, [pc, #488]	; (8005df0 <tmcl_handleAxisParameter.part.0+0x1414>)
 8005c08:	8b1b      	ldrh	r3, [r3, #24]
 8005c0a:	60e3      	str	r3, [r4, #12]
}
 8005c0c:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = motorConfig.speed_3 / VelocityScaling;
 8005c0e:	4b78      	ldr	r3, [pc, #480]	; (8005df0 <tmcl_handleAxisParameter.part.0+0x1414>)
 8005c10:	4a78      	ldr	r2, [pc, #480]	; (8005df4 <tmcl_handleAxisParameter.part.0+0x1418>)
 8005c12:	8c1b      	ldrh	r3, [r3, #32]
 8005c14:	fba2 2303 	umull	r2, r3, r2, r3
 8005c18:	08db      	lsrs	r3, r3, #3
 8005c1a:	60e3      	str	r3, [r4, #12]
}
 8005c1c:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = motorConfig.speed_6 / VelocityScaling;
 8005c1e:	4b74      	ldr	r3, [pc, #464]	; (8005df0 <tmcl_handleAxisParameter.part.0+0x1414>)
 8005c20:	4a74      	ldr	r2, [pc, #464]	; (8005df4 <tmcl_handleAxisParameter.part.0+0x1418>)
 8005c22:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005c24:	fba2 2303 	umull	r2, r3, r2, r3
 8005c28:	08db      	lsrs	r3, r3, #3
 8005c2a:	60e3      	str	r3, [r4, #12]
}
 8005c2c:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = motorConfig.speed_4 / VelocityScaling;
 8005c2e:	4b70      	ldr	r3, [pc, #448]	; (8005df0 <tmcl_handleAxisParameter.part.0+0x1414>)
 8005c30:	4a70      	ldr	r2, [pc, #448]	; (8005df4 <tmcl_handleAxisParameter.part.0+0x1418>)
 8005c32:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8005c34:	fba2 2303 	umull	r2, r3, r2, r3
 8005c38:	08db      	lsrs	r3, r3, #3
 8005c3a:	60e3      	str	r3, [r4, #12]
}
 8005c3c:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = motorConfig.pedalPulsesPerRotation;
 8005c3e:	4b6c      	ldr	r3, [pc, #432]	; (8005df0 <tmcl_handleAxisParameter.part.0+0x1414>)
 8005c40:	881b      	ldrh	r3, [r3, #0]
 8005c42:	60e3      	str	r3, [r4, #12]
}
 8005c44:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = motorConfig.speed_0 / VelocityScaling;
 8005c46:	4b6a      	ldr	r3, [pc, #424]	; (8005df0 <tmcl_handleAxisParameter.part.0+0x1414>)
 8005c48:	4a6a      	ldr	r2, [pc, #424]	; (8005df4 <tmcl_handleAxisParameter.part.0+0x1418>)
 8005c4a:	8b5b      	ldrh	r3, [r3, #26]
 8005c4c:	fba2 2303 	umull	r2, r3, r2, r3
 8005c50:	08db      	lsrs	r3, r3, #3
 8005c52:	60e3      	str	r3, [r4, #12]
}
 8005c54:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = motorConfig.averageSportMode;
 8005c56:	4b66      	ldr	r3, [pc, #408]	; (8005df0 <tmcl_handleAxisParameter.part.0+0x1414>)
 8005c58:	7d5b      	ldrb	r3, [r3, #21]
 8005c5a:	60e3      	str	r3, [r4, #12]
}
 8005c5c:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = motorConfig.openLoopCurrent;
 8005c5e:	4b64      	ldr	r3, [pc, #400]	; (8005df0 <tmcl_handleAxisParameter.part.0+0x1414>)
 8005c60:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c62:	60e3      	str	r3, [r4, #12]
}
 8005c64:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = motorConfig.pedalSenseDelay;
 8005c66:	4b62      	ldr	r3, [pc, #392]	; (8005df0 <tmcl_handleAxisParameter.part.0+0x1414>)
 8005c68:	885b      	ldrh	r3, [r3, #2]
 8005c6a:	60e3      	str	r3, [r4, #12]
}
 8005c6c:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = motorConfig.wheelPulsesPerRotation;
 8005c6e:	4b60      	ldr	r3, [pc, #384]	; (8005df0 <tmcl_handleAxisParameter.part.0+0x1414>)
 8005c70:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005c74:	60e3      	str	r3, [r4, #12]
}
 8005c76:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = motorConfig.torque_8;
 8005c78:	4b5d      	ldr	r3, [pc, #372]	; (8005df0 <tmcl_handleAxisParameter.part.0+0x1414>)
 8005c7a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005c7e:	60e3      	str	r3, [r4, #12]
}
 8005c80:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = motorConfig.initialRightTorque;
 8005c82:	4b5b      	ldr	r3, [pc, #364]	; (8005df0 <tmcl_handleAxisParameter.part.0+0x1414>)
 8005c84:	68db      	ldr	r3, [r3, #12]
 8005c86:	60e3      	str	r3, [r4, #12]
}
 8005c88:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = motorConfig.initialRightTorqueSpeed / VelocityScaling;
 8005c8a:	4b59      	ldr	r3, [pc, #356]	; (8005df0 <tmcl_handleAxisParameter.part.0+0x1414>)
 8005c8c:	4a59      	ldr	r2, [pc, #356]	; (8005df4 <tmcl_handleAxisParameter.part.0+0x1418>)
 8005c8e:	691b      	ldr	r3, [r3, #16]
 8005c90:	fba2 2303 	umull	r2, r3, r2, r3
 8005c94:	08db      	lsrs	r3, r3, #3
 8005c96:	60e3      	str	r3, [r4, #12]
}
 8005c98:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = motorConfig.leftRightRatio;
 8005c9a:	4b55      	ldr	r3, [pc, #340]	; (8005df0 <tmcl_handleAxisParameter.part.0+0x1414>)
 8005c9c:	7d1b      	ldrb	r3, [r3, #20]
 8005c9e:	60e3      	str	r3, [r4, #12]
}
 8005ca0:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = motorConfig.torque_2;
 8005ca2:	4b53      	ldr	r3, [pc, #332]	; (8005df0 <tmcl_handleAxisParameter.part.0+0x1414>)
 8005ca4:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 8005ca8:	60e3      	str	r3, [r4, #12]
}
 8005caa:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = motorConfig.speed_7 / VelocityScaling;
 8005cac:	4b50      	ldr	r3, [pc, #320]	; (8005df0 <tmcl_handleAxisParameter.part.0+0x1414>)
 8005cae:	4a51      	ldr	r2, [pc, #324]	; (8005df4 <tmcl_handleAxisParameter.part.0+0x1418>)
 8005cb0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005cb2:	fba2 2303 	umull	r2, r3, r2, r3
 8005cb6:	08db      	lsrs	r3, r3, #3
 8005cb8:	60e3      	str	r3, [r4, #12]
}
 8005cba:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = motorConfig.torque_6;
 8005cbc:	4b4c      	ldr	r3, [pc, #304]	; (8005df0 <tmcl_handleAxisParameter.part.0+0x1414>)
 8005cbe:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8005cc2:	60e3      	str	r3, [r4, #12]
}
 8005cc4:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = motorConfig.torque_3;
 8005cc6:	4b4a      	ldr	r3, [pc, #296]	; (8005df0 <tmcl_handleAxisParameter.part.0+0x1414>)
 8005cc8:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8005ccc:	60e3      	str	r3, [r4, #12]
}
 8005cce:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = motorConfig.torque_0;
 8005cd0:	4b47      	ldr	r3, [pc, #284]	; (8005df0 <tmcl_handleAxisParameter.part.0+0x1414>)
 8005cd2:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8005cd6:	60e3      	str	r3, [r4, #12]
}
 8005cd8:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = motorConfig.positiveMotoringRampTime;
 8005cda:	4b45      	ldr	r3, [pc, #276]	; (8005df0 <tmcl_handleAxisParameter.part.0+0x1414>)
 8005cdc:	8adb      	ldrh	r3, [r3, #22]
 8005cde:	60e3      	str	r3, [r4, #12]
}
 8005ce0:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = motorConfig.torque_5;
 8005ce2:	4b43      	ldr	r3, [pc, #268]	; (8005df0 <tmcl_handleAxisParameter.part.0+0x1414>)
 8005ce4:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8005ce8:	60e3      	str	r3, [r4, #12]
}
 8005cea:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = motorConfig.torque_7;
 8005cec:	4b40      	ldr	r3, [pc, #256]	; (8005df0 <tmcl_handleAxisParameter.part.0+0x1414>)
 8005cee:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 8005cf2:	60e3      	str	r3, [r4, #12]
}
 8005cf4:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = motorConfig.speed_8 / VelocityScaling;
 8005cf6:	4b3e      	ldr	r3, [pc, #248]	; (8005df0 <tmcl_handleAxisParameter.part.0+0x1414>)
 8005cf8:	4a3e      	ldr	r2, [pc, #248]	; (8005df4 <tmcl_handleAxisParameter.part.0+0x1418>)
 8005cfa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005cfc:	fba2 2303 	umull	r2, r3, r2, r3
 8005d00:	08db      	lsrs	r3, r3, #3
 8005d02:	60e3      	str	r3, [r4, #12]
}
 8005d04:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = motorConfig.torque_1;
 8005d06:	4b3a      	ldr	r3, [pc, #232]	; (8005df0 <tmcl_handleAxisParameter.part.0+0x1414>)
 8005d08:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8005d0c:	60e3      	str	r3, [r4, #12]
}
 8005d0e:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = motorConfig.swapMotorAAndCPhase;
 8005d10:	4b37      	ldr	r3, [pc, #220]	; (8005df0 <tmcl_handleAxisParameter.part.0+0x1414>)
 8005d12:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8005d16:	60e3      	str	r3, [r4, #12]
}
 8005d18:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = motorConfig.torque_4;
 8005d1a:	4b35      	ldr	r3, [pc, #212]	; (8005df0 <tmcl_handleAxisParameter.part.0+0x1414>)
 8005d1c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005d20:	60e3      	str	r3, [r4, #12]
}
 8005d22:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = motorConfig.currentRegulatorBandwidth;
 8005d24:	4b32      	ldr	r3, [pc, #200]	; (8005df0 <tmcl_handleAxisParameter.part.0+0x1414>)
 8005d26:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8005d2a:	60e3      	str	r3, [r4, #12]
}
 8005d2c:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = motorConfig.motorTestModes;
 8005d2e:	4b30      	ldr	r3, [pc, #192]	; (8005df0 <tmcl_handleAxisParameter.part.0+0x1414>)
 8005d30:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8005d34:	60e3      	str	r3, [r4, #12]
}
 8005d36:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = motorConfig.torqueDeadband;
 8005d38:	4b2d      	ldr	r3, [pc, #180]	; (8005df0 <tmcl_handleAxisParameter.part.0+0x1414>)
 8005d3a:	891b      	ldrh	r3, [r3, #8]
 8005d3c:	60e3      	str	r3, [r4, #12]
}
 8005d3e:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = motorConfig.torqueSensorOffset;
 8005d40:	4b2b      	ldr	r3, [pc, #172]	; (8005df0 <tmcl_handleAxisParameter.part.0+0x1414>)
 8005d42:	88db      	ldrh	r3, [r3, #6]
 8005d44:	60e3      	str	r3, [r4, #12]
}
 8005d46:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = motorConfig.minimumMotorCurrent;
 8005d48:	4b29      	ldr	r3, [pc, #164]	; (8005df0 <tmcl_handleAxisParameter.part.0+0x1414>)
 8005d4a:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8005d4e:	60e3      	str	r3, [r4, #12]
}
 8005d50:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = motorConfig.minBatteryVoltage/BATTERYSCALING;
 8005d52:	4b27      	ldr	r3, [pc, #156]	; (8005df0 <tmcl_handleAxisParameter.part.0+0x1414>)
 8005d54:	4a27      	ldr	r2, [pc, #156]	; (8005df4 <tmcl_handleAxisParameter.part.0+0x1418>)
 8005d56:	f8b3 304e 	ldrh.w	r3, [r3, #78]	; 0x4e
 8005d5a:	fba2 2303 	umull	r2, r3, r2, r3
 8005d5e:	08db      	lsrs	r3, r3, #3
 8005d60:	60e3      	str	r3, [r4, #12]
}
 8005d62:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = motorConfig.speed_2 / VelocityScaling;
 8005d64:	4b22      	ldr	r3, [pc, #136]	; (8005df0 <tmcl_handleAxisParameter.part.0+0x1414>)
 8005d66:	4a23      	ldr	r2, [pc, #140]	; (8005df4 <tmcl_handleAxisParameter.part.0+0x1418>)
 8005d68:	8bdb      	ldrh	r3, [r3, #30]
 8005d6a:	fba2 2303 	umull	r2, r3, r2, r3
 8005d6e:	08db      	lsrs	r3, r3, #3
 8005d70:	60e3      	str	r3, [r4, #12]
}
 8005d72:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = motorConfig.speed_5 / VelocityScaling;
 8005d74:	4b1e      	ldr	r3, [pc, #120]	; (8005df0 <tmcl_handleAxisParameter.part.0+0x1414>)
 8005d76:	4a1f      	ldr	r2, [pc, #124]	; (8005df4 <tmcl_handleAxisParameter.part.0+0x1418>)
 8005d78:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8005d7a:	fba2 2303 	umull	r2, r3, r2, r3
 8005d7e:	08db      	lsrs	r3, r3, #3
 8005d80:	60e3      	str	r3, [r4, #12]
}
 8005d82:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = motorConfig.gearRatio;
 8005d84:	4b1a      	ldr	r3, [pc, #104]	; (8005df0 <tmcl_handleAxisParameter.part.0+0x1414>)
 8005d86:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d8a:	60e3      	str	r3, [r4, #12]
}
 8005d8c:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = motorConfig.speed_1 / VelocityScaling;
 8005d8e:	4b18      	ldr	r3, [pc, #96]	; (8005df0 <tmcl_handleAxisParameter.part.0+0x1414>)
 8005d90:	4a18      	ldr	r2, [pc, #96]	; (8005df4 <tmcl_handleAxisParameter.part.0+0x1418>)
 8005d92:	8b9b      	ldrh	r3, [r3, #28]
 8005d94:	fba2 2303 	umull	r2, r3, r2, r3
 8005d98:	08db      	lsrs	r3, r3, #3
 8005d9a:	60e3      	str	r3, [r4, #12]
}
 8005d9c:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = motorConfig.wheelDiameter;
 8005d9e:	4b14      	ldr	r3, [pc, #80]	; (8005df0 <tmcl_handleAxisParameter.part.0+0x1414>)
 8005da0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005da2:	60e3      	str	r3, [r4, #12]
}
 8005da4:	bd38      	pop	{r3, r4, r5, pc}
					motorConfig.maxBatteryVoltage = ActualCommand.Value.Int32*BATTERYSCALING;
 8005da6:	6863      	ldr	r3, [r4, #4]
 8005da8:	4a11      	ldr	r2, [pc, #68]	; (8005df0 <tmcl_handleAxisParameter.part.0+0x1414>)
 8005daa:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005dae:	005b      	lsls	r3, r3, #1
 8005db0:	f8a2 3050 	strh.w	r3, [r2, #80]	; 0x50
}
 8005db4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					button_updateBatteryStatusFactor();
 8005db8:	f002 ba1a 	b.w	80081f0 <button_updateBatteryStatusFactor>
					debug_setTestVar7(ActualCommand.Value.Int32);
 8005dbc:	6860      	ldr	r0, [r4, #4]
}
 8005dbe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					debug_setTestVar7(ActualCommand.Value.Int32);
 8005dc2:	f7fe bdf9 	b.w	80049b8 <debug_setTestVar7>
					motorConfig.hallOffset = ActualCommand.Value.Int32;
 8005dc6:	6863      	ldr	r3, [r4, #4]
 8005dc8:	4d09      	ldr	r5, [pc, #36]	; (8005df0 <tmcl_handleAxisParameter.part.0+0x1414>)
					TMC4671_FIELD_UPDATE(DEFAULT_MC, TMC4671_HALL_PHI_E_PHI_M_OFFSET, TMC4671_HALL_PHI_E_OFFSET_MASK, TMC4671_HALL_PHI_E_OFFSET_SHIFT, motorConfig.hallOffset);
 8005dca:	2137      	movs	r1, #55	; 0x37
 8005dcc:	2000      	movs	r0, #0
					motorConfig.hallOffset = ActualCommand.Value.Int32;
 8005dce:	f8a5 3042 	strh.w	r3, [r5, #66]	; 0x42
					TMC4671_FIELD_UPDATE(DEFAULT_MC, TMC4671_HALL_PHI_E_PHI_M_OFFSET, TMC4671_HALL_PHI_E_OFFSET_MASK, TMC4671_HALL_PHI_E_OFFSET_SHIFT, motorConfig.hallOffset);
 8005dd2:	f002 fdcf 	bl	8008974 <tmc4671_readInt>
 8005dd6:	4603      	mov	r3, r0
 8005dd8:	f9b5 2042 	ldrsh.w	r2, [r5, #66]	; 0x42
 8005ddc:	b29b      	uxth	r3, r3
 8005dde:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 8005de2:	2137      	movs	r1, #55	; 0x37
}
 8005de4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					TMC4671_FIELD_UPDATE(DEFAULT_MC, TMC4671_HALL_PHI_E_PHI_M_OFFSET, TMC4671_HALL_PHI_E_OFFSET_MASK, TMC4671_HALL_PHI_E_OFFSET_SHIFT, motorConfig.hallOffset);
 8005de8:	2000      	movs	r0, #0
 8005dea:	f002 bde9 	b.w	80089c0 <tmc4671_writeInt>
 8005dee:	bf00      	nop
 8005df0:	200000a0 	.word	0x200000a0
 8005df4:	cccccccd 	.word	0xcccccccd
					motorConfig.hallDirection = ActualCommand.Value.Int32;
 8005df8:	6863      	ldr	r3, [r4, #4]
 8005dfa:	4cd6      	ldr	r4, [pc, #856]	; (8006154 <tmcl_handleAxisParameter.part.0+0x1778>)
 8005dfc:	3b00      	subs	r3, #0
 8005dfe:	bf18      	it	ne
 8005e00:	2301      	movne	r3, #1
					TMC4671_FIELD_UPDATE(0, TMC4671_HALL_MODE, TMC4671_HALL_DIRECTION_MASK, TMC4671_HALL_DIRECTION_SHIFT, motorConfig.hallDirection);
 8005e02:	2133      	movs	r1, #51	; 0x33
 8005e04:	2000      	movs	r0, #0
					motorConfig.hallDirection = ActualCommand.Value.Int32;
 8005e06:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
					TMC4671_FIELD_UPDATE(0, TMC4671_HALL_MODE, TMC4671_HALL_DIRECTION_MASK, TMC4671_HALL_DIRECTION_SHIFT, motorConfig.hallDirection);
 8005e0a:	f002 fdb3 	bl	8008974 <tmc4671_readInt>
 8005e0e:	4603      	mov	r3, r0
 8005e10:	f894 2046 	ldrb.w	r2, [r4, #70]	; 0x46
 8005e14:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005e18:	ea43 3202 	orr.w	r2, r3, r2, lsl #12
 8005e1c:	2133      	movs	r1, #51	; 0x33
}
 8005e1e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					TMC4671_FIELD_UPDATE(0, TMC4671_HALL_MODE, TMC4671_HALL_DIRECTION_MASK, TMC4671_HALL_DIRECTION_SHIFT, motorConfig.hallDirection);
 8005e22:	2000      	movs	r0, #0
 8005e24:	f002 bdcc 	b.w	80089c0 <tmc4671_writeInt>
					motorConfig.pidVelocity_P_param = ActualCommand.Value.Int32;
 8005e28:	6863      	ldr	r3, [r4, #4]
 8005e2a:	4dca      	ldr	r5, [pc, #808]	; (8006154 <tmcl_handleAxisParameter.part.0+0x1778>)
					TMC4671_FIELD_UPDATE(0, TMC4671_PID_VELOCITY_P_VELOCITY_I, TMC4671_PID_VELOCITY_P_MASK, TMC4671_PID_VELOCITY_P_SHIFT, motorConfig.pidVelocity_P_param);
 8005e2c:	2158      	movs	r1, #88	; 0x58
 8005e2e:	2000      	movs	r0, #0
					motorConfig.pidVelocity_P_param = ActualCommand.Value.Int32;
 8005e30:	f8a5 308c 	strh.w	r3, [r5, #140]	; 0x8c
					TMC4671_FIELD_UPDATE(0, TMC4671_PID_VELOCITY_P_VELOCITY_I, TMC4671_PID_VELOCITY_P_MASK, TMC4671_PID_VELOCITY_P_SHIFT, motorConfig.pidVelocity_P_param);
 8005e34:	f002 fd9e 	bl	8008974 <tmc4671_readInt>
 8005e38:	4603      	mov	r3, r0
 8005e3a:	f8b5 208c 	ldrh.w	r2, [r5, #140]	; 0x8c
 8005e3e:	b29b      	uxth	r3, r3
 8005e40:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 8005e44:	2158      	movs	r1, #88	; 0x58
}
 8005e46:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					TMC4671_FIELD_UPDATE(0, TMC4671_PID_VELOCITY_P_VELOCITY_I, TMC4671_PID_VELOCITY_P_MASK, TMC4671_PID_VELOCITY_P_SHIFT, motorConfig.pidVelocity_P_param);
 8005e4a:	2000      	movs	r0, #0
 8005e4c:	f002 bdb8 	b.w	80089c0 <tmc4671_writeInt>
					motorConfig.pidTorque_I_param = ActualCommand.Value.Int32;
 8005e50:	4dc0      	ldr	r5, [pc, #768]	; (8006154 <tmcl_handleAxisParameter.part.0+0x1778>)
 8005e52:	6863      	ldr	r3, [r4, #4]
					TMC4671_FIELD_UPDATE(0, TMC4671_PID_FLUX_P_FLUX_I, TMC4671_PID_FLUX_I_MASK, TMC4671_PID_FLUX_I_SHIFT, motorConfig.pidTorque_I_param);
 8005e54:	2154      	movs	r1, #84	; 0x54
 8005e56:	2000      	movs	r0, #0
					motorConfig.pidTorque_I_param = ActualCommand.Value.Int32;
 8005e58:	f8a5 308a 	strh.w	r3, [r5, #138]	; 0x8a
					TMC4671_FIELD_UPDATE(0, TMC4671_PID_FLUX_P_FLUX_I, TMC4671_PID_FLUX_I_MASK, TMC4671_PID_FLUX_I_SHIFT, motorConfig.pidTorque_I_param);
 8005e5c:	f002 fd8a 	bl	8008974 <tmc4671_readInt>
 8005e60:	4603      	mov	r3, r0
 8005e62:	4cbd      	ldr	r4, [pc, #756]	; (8006158 <tmcl_handleAxisParameter.part.0+0x177c>)
 8005e64:	f8b5 208a 	ldrh.w	r2, [r5, #138]	; 0x8a
 8005e68:	4023      	ands	r3, r4
 8005e6a:	431a      	orrs	r2, r3
 8005e6c:	2154      	movs	r1, #84	; 0x54
 8005e6e:	2000      	movs	r0, #0
 8005e70:	f002 fda6 	bl	80089c0 <tmc4671_writeInt>
					TMC4671_FIELD_UPDATE(0, TMC4671_PID_TORQUE_P_TORQUE_I, TMC4671_PID_TORQUE_I_MASK, TMC4671_PID_TORQUE_I_SHIFT, motorConfig.pidTorque_I_param);
 8005e74:	2156      	movs	r1, #86	; 0x56
 8005e76:	2000      	movs	r0, #0
 8005e78:	f002 fd7c 	bl	8008974 <tmc4671_readInt>
 8005e7c:	4603      	mov	r3, r0
 8005e7e:	f8b5 208a 	ldrh.w	r2, [r5, #138]	; 0x8a
 8005e82:	4023      	ands	r3, r4
 8005e84:	431a      	orrs	r2, r3
 8005e86:	2156      	movs	r1, #86	; 0x56
}
 8005e88:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					TMC4671_FIELD_UPDATE(0, TMC4671_PID_TORQUE_P_TORQUE_I, TMC4671_PID_TORQUE_I_MASK, TMC4671_PID_TORQUE_I_SHIFT, motorConfig.pidTorque_I_param);
 8005e8c:	2000      	movs	r0, #0
 8005e8e:	f002 bd97 	b.w	80089c0 <tmc4671_writeInt>
					if (!bldc_setAdcI0Offset(ActualCommand.Value.Int32))
 8005e92:	6860      	ldr	r0, [r4, #4]
 8005e94:	f001 fb20 	bl	80074d8 <bldc_setAdcI0Offset>
 8005e98:	2800      	cmp	r0, #0
 8005e9a:	f43f ad5b 	beq.w	8005954 <tmcl_handleAxisParameter.part.0+0xf78>
}
 8005e9e:	bd38      	pop	{r3, r4, r5, pc}
					if (!bldc_setAdcI1Offset(ActualCommand.Value.Int32))
 8005ea0:	6860      	ldr	r0, [r4, #4]
 8005ea2:	f001 fb35 	bl	8007510 <bldc_setAdcI1Offset>
 8005ea6:	2800      	cmp	r0, #0
 8005ea8:	f43f ad54 	beq.w	8005954 <tmcl_handleAxisParameter.part.0+0xf78>
}
 8005eac:	bd38      	pop	{r3, r4, r5, pc}
					if (!bldc_setRampEnabled(ActualCommand.Value.Int32))
 8005eae:	6860      	ldr	r0, [r4, #4]
 8005eb0:	f000 ff98 	bl	8006de4 <bldc_setRampEnabled>
 8005eb4:	2800      	cmp	r0, #0
 8005eb6:	f43f ad4d 	beq.w	8005954 <tmcl_handleAxisParameter.part.0+0xf78>
}
 8005eba:	bd38      	pop	{r3, r4, r5, pc}
					motorConfig.assistCutOutDistance = ActualCommand.Value.Int32;
 8005ebc:	4ba5      	ldr	r3, [pc, #660]	; (8006154 <tmcl_handleAxisParameter.part.0+0x1778>)
 8005ebe:	6862      	ldr	r2, [r4, #4]
 8005ec0:	815a      	strh	r2, [r3, #10]
}
 8005ec2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					sensor_updateCutOffTime();
 8005ec6:	f001 be4b 	b.w	8007b60 <sensor_updateCutOffTime>
					motorConfig.maximumSpeed = ActualCommand.Value.Int32;
 8005eca:	4ba2      	ldr	r3, [pc, #648]	; (8006154 <tmcl_handleAxisParameter.part.0+0x1778>)
 8005ecc:	6862      	ldr	r2, [r4, #4]
 8005ece:	86da      	strh	r2, [r3, #54]	; 0x36
}
 8005ed0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					sensor_updateCutOffTime();
 8005ed4:	f001 be44 	b.w	8007b60 <sensor_updateCutOffTime>
					motorConfig.pidVelocity_I_param = ActualCommand.Value.Int32;
 8005ed8:	6863      	ldr	r3, [r4, #4]
 8005eda:	4d9e      	ldr	r5, [pc, #632]	; (8006154 <tmcl_handleAxisParameter.part.0+0x1778>)
					TMC4671_FIELD_UPDATE(0, TMC4671_PID_VELOCITY_P_VELOCITY_I, TMC4671_PID_VELOCITY_I_MASK, TMC4671_PID_VELOCITY_I_SHIFT, motorConfig.pidVelocity_I_param);
 8005edc:	2158      	movs	r1, #88	; 0x58
 8005ede:	2000      	movs	r0, #0
					motorConfig.pidVelocity_I_param = ActualCommand.Value.Int32;
 8005ee0:	f8a5 308e 	strh.w	r3, [r5, #142]	; 0x8e
					TMC4671_FIELD_UPDATE(0, TMC4671_PID_VELOCITY_P_VELOCITY_I, TMC4671_PID_VELOCITY_I_MASK, TMC4671_PID_VELOCITY_I_SHIFT, motorConfig.pidVelocity_I_param);
 8005ee4:	f002 fd46 	bl	8008974 <tmc4671_readInt>
 8005ee8:	4603      	mov	r3, r0
 8005eea:	f8b5 208e 	ldrh.w	r2, [r5, #142]	; 0x8e
 8005eee:	0c1b      	lsrs	r3, r3, #16
 8005ef0:	041b      	lsls	r3, r3, #16
 8005ef2:	431a      	orrs	r2, r3
 8005ef4:	2158      	movs	r1, #88	; 0x58
}
 8005ef6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					TMC4671_FIELD_UPDATE(0, TMC4671_PID_VELOCITY_P_VELOCITY_I, TMC4671_PID_VELOCITY_I_MASK, TMC4671_PID_VELOCITY_I_SHIFT, motorConfig.pidVelocity_I_param);
 8005efa:	2000      	movs	r0, #0
 8005efc:	f002 bd60 	b.w	80089c0 <tmc4671_writeInt>
					motorConfig.polePairs = ActualCommand.Value.Int32;
 8005f00:	6863      	ldr	r3, [r4, #4]
 8005f02:	4d94      	ldr	r5, [pc, #592]	; (8006154 <tmcl_handleAxisParameter.part.0+0x1778>)
					TMC4671_FIELD_UPDATE(DEFAULT_MC, TMC4671_MOTOR_TYPE_N_POLE_PAIRS, TMC4671_N_POLE_PAIRS_MASK, TMC4671_N_POLE_PAIRS_SHIFT, motorConfig.polePairs);
 8005f04:	211b      	movs	r1, #27
 8005f06:	2000      	movs	r0, #0
					motorConfig.polePairs = ActualCommand.Value.Int32;
 8005f08:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
					TMC4671_FIELD_UPDATE(DEFAULT_MC, TMC4671_MOTOR_TYPE_N_POLE_PAIRS, TMC4671_N_POLE_PAIRS_MASK, TMC4671_N_POLE_PAIRS_SHIFT, motorConfig.polePairs);
 8005f0c:	f002 fd32 	bl	8008974 <tmc4671_readInt>
 8005f10:	4603      	mov	r3, r0
 8005f12:	f895 203c 	ldrb.w	r2, [r5, #60]	; 0x3c
 8005f16:	0c1b      	lsrs	r3, r3, #16
 8005f18:	041b      	lsls	r3, r3, #16
 8005f1a:	431a      	orrs	r2, r3
 8005f1c:	211b      	movs	r1, #27
}
 8005f1e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					TMC4671_FIELD_UPDATE(DEFAULT_MC, TMC4671_MOTOR_TYPE_N_POLE_PAIRS, TMC4671_N_POLE_PAIRS_MASK, TMC4671_N_POLE_PAIRS_SHIFT, motorConfig.polePairs);
 8005f22:	2000      	movs	r0, #0
 8005f24:	f002 bd4c 	b.w	80089c0 <tmc4671_writeInt>
					if (!bldc_setDualShuntFactor(ActualCommand.Value.Int32))
 8005f28:	88a0      	ldrh	r0, [r4, #4]
 8005f2a:	f001 fabd 	bl	80074a8 <bldc_setDualShuntFactor>
 8005f2e:	2800      	cmp	r0, #0
 8005f30:	f43f ad10 	beq.w	8005954 <tmcl_handleAxisParameter.part.0+0xf78>
}
 8005f34:	bd38      	pop	{r3, r4, r5, pc}
					sensor_setFltActualTorque(ActualCommand.Value.Int32);
 8005f36:	6860      	ldr	r0, [r4, #4]
}
 8005f38:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					sensor_setFltActualTorque(ActualCommand.Value.Int32);
 8005f3c:	f001 bb96 	b.w	800766c <sensor_setFltActualTorque>
					debug_setTestVar4(ActualCommand.Value.Int32);
 8005f40:	6860      	ldr	r0, [r4, #4]
}
 8005f42:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					debug_setTestVar4(ActualCommand.Value.Int32);
 8005f46:	f7fe bd25 	b.w	8004994 <debug_setTestVar4>
					debug_setTestVar5(ActualCommand.Value.Int32);
 8005f4a:	6860      	ldr	r0, [r4, #4]
}
 8005f4c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					debug_setTestVar5(ActualCommand.Value.Int32);
 8005f50:	f7fe bd26 	b.w	80049a0 <debug_setTestVar5>
					debug_setTestVar8(ActualCommand.Value.Int32);
 8005f54:	6860      	ldr	r0, [r4, #4]
}
 8005f56:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					debug_setTestVar8(ActualCommand.Value.Int32);
 8005f5a:	f7fe bd33 	b.w	80049c4 <debug_setTestVar8>
					debug_setTestVar1(ActualCommand.Value.Int32);
 8005f5e:	6860      	ldr	r0, [r4, #4]
}
 8005f60:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					debug_setTestVar1(ActualCommand.Value.Int32);
 8005f64:	f7fe bd04 	b.w	8004970 <debug_setTestVar1>
					debug_setTestVar2(ActualCommand.Value.Int32);
 8005f68:	6860      	ldr	r0, [r4, #4]
}
 8005f6a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					debug_setTestVar2(ActualCommand.Value.Int32);
 8005f6e:	f7fe bd05 	b.w	800497c <debug_setTestVar2>
					debug_setTestVar3(ActualCommand.Value.Int32);
 8005f72:	6860      	ldr	r0, [r4, #4]
}
 8005f74:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					debug_setTestVar3(ActualCommand.Value.Int32);
 8005f78:	f7fe bd06 	b.w	8004988 <debug_setTestVar3>
					debug_setTestVar9(ActualCommand.Value.Int32);
 8005f7c:	6860      	ldr	r0, [r4, #4]
}
 8005f7e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					debug_setTestVar9(ActualCommand.Value.Int32);
 8005f82:	f7fe bd25 	b.w	80049d0 <debug_setTestVar9>
					debug_setTestVar6(ActualCommand.Value.Int32);
 8005f86:	6860      	ldr	r0, [r4, #4]
}
 8005f88:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					debug_setTestVar6(ActualCommand.Value.Int32);
 8005f8c:	f7fe bd0e 	b.w	80049ac <debug_setTestVar6>
					debug_setTestVar0(ActualCommand.Value.Int32);
 8005f90:	6860      	ldr	r0, [r4, #4]
}
 8005f92:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					debug_setTestVar0(ActualCommand.Value.Int32);
 8005f96:	f7fe bce5 	b.w	8004964 <debug_setTestVar0>
					motorConfig.cutOffVoltage = ActualCommand.Value.Int32*BATTERYSCALING;
 8005f9a:	6863      	ldr	r3, [r4, #4]
 8005f9c:	4a6d      	ldr	r2, [pc, #436]	; (8006154 <tmcl_handleAxisParameter.part.0+0x1778>)
 8005f9e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005fa2:	005b      	lsls	r3, r3, #1
 8005fa4:	f8a2 3052 	strh.w	r3, [r2, #82]	; 0x52
}
 8005fa8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					button_updateBatteryStatusFactor();
 8005fac:	f002 b920 	b.w	80081f0 <button_updateBatteryStatusFactor>
					button_resetSavingTimer();
 8005fb0:	f002 fa22 	bl	80083f8 <button_resetSavingTimer>
					motorConfig.batterySavingTimer = ActualCommand.Value.Int32;
 8005fb4:	4b67      	ldr	r3, [pc, #412]	; (8006154 <tmcl_handleAxisParameter.part.0+0x1778>)
 8005fb6:	6862      	ldr	r2, [r4, #4]
 8005fb8:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
}
 8005fbc:	bd38      	pop	{r3, r4, r5, pc}
					if (!bldc_setAcceleration(ActualCommand.Value.Int32))
 8005fbe:	6860      	ldr	r0, [r4, #4]
 8005fc0:	f000 fef8 	bl	8006db4 <bldc_setAcceleration>
 8005fc4:	2800      	cmp	r0, #0
 8005fc6:	f43f acc5 	beq.w	8005954 <tmcl_handleAxisParameter.part.0+0xf78>
}
 8005fca:	bd38      	pop	{r3, r4, r5, pc}
					if (!bldc_setMaxVelocity(ActualCommand.Value.Int32))
 8005fcc:	6860      	ldr	r0, [r4, #4]
 8005fce:	f000 fed9 	bl	8006d84 <bldc_setMaxVelocity>
 8005fd2:	2800      	cmp	r0, #0
 8005fd4:	f43f acbe 	beq.w	8005954 <tmcl_handleAxisParameter.part.0+0xf78>
}
 8005fd8:	bd38      	pop	{r3, r4, r5, pc}
					motorConfig.hallPolarity = ActualCommand.Value.Int32;
 8005fda:	6863      	ldr	r3, [r4, #4]
 8005fdc:	4c5d      	ldr	r4, [pc, #372]	; (8006154 <tmcl_handleAxisParameter.part.0+0x1778>)
 8005fde:	3b00      	subs	r3, #0
 8005fe0:	bf18      	it	ne
 8005fe2:	2301      	movne	r3, #1
					TMC4671_FIELD_UPDATE(DEFAULT_MC, TMC4671_HALL_MODE, TMC4671_HALL_POLARITY_MASK, TMC4671_HALL_POLARITY_SHIFT, motorConfig.hallPolarity);
 8005fe4:	2133      	movs	r1, #51	; 0x33
 8005fe6:	2000      	movs	r0, #0
					motorConfig.hallPolarity = ActualCommand.Value.Int32;
 8005fe8:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
					TMC4671_FIELD_UPDATE(DEFAULT_MC, TMC4671_HALL_MODE, TMC4671_HALL_POLARITY_MASK, TMC4671_HALL_POLARITY_SHIFT, motorConfig.hallPolarity);
 8005fec:	f002 fcc2 	bl	8008974 <tmc4671_readInt>
 8005ff0:	4603      	mov	r3, r0
 8005ff2:	f894 2044 	ldrb.w	r2, [r4, #68]	; 0x44
 8005ff6:	f023 0301 	bic.w	r3, r3, #1
 8005ffa:	431a      	orrs	r2, r3
 8005ffc:	2133      	movs	r1, #51	; 0x33
}
 8005ffe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					TMC4671_FIELD_UPDATE(DEFAULT_MC, TMC4671_HALL_MODE, TMC4671_HALL_POLARITY_MASK, TMC4671_HALL_POLARITY_SHIFT, motorConfig.hallPolarity);
 8006002:	2000      	movs	r0, #0
 8006004:	f002 bcdc 	b.w	80089c0 <tmc4671_writeInt>
					motorConfig.hallInterpolation = ActualCommand.Value.Int32;
 8006008:	6863      	ldr	r3, [r4, #4]
 800600a:	4c52      	ldr	r4, [pc, #328]	; (8006154 <tmcl_handleAxisParameter.part.0+0x1778>)
 800600c:	3b00      	subs	r3, #0
 800600e:	bf18      	it	ne
 8006010:	2301      	movne	r3, #1
					TMC4671_FIELD_UPDATE(0, TMC4671_HALL_MODE, TMC4671_HALL_INTERPOLATION_MASK, TMC4671_HALL_INTERPOLATION_SHIFT, motorConfig.hallInterpolation);
 8006012:	2133      	movs	r1, #51	; 0x33
 8006014:	2000      	movs	r0, #0
					motorConfig.hallInterpolation = ActualCommand.Value.Int32;
 8006016:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
					TMC4671_FIELD_UPDATE(0, TMC4671_HALL_MODE, TMC4671_HALL_INTERPOLATION_MASK, TMC4671_HALL_INTERPOLATION_SHIFT, motorConfig.hallInterpolation);
 800601a:	f002 fcab 	bl	8008974 <tmc4671_readInt>
 800601e:	4603      	mov	r3, r0
 8006020:	f894 2045 	ldrb.w	r2, [r4, #69]	; 0x45
 8006024:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006028:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
 800602c:	2133      	movs	r1, #51	; 0x33
}
 800602e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					TMC4671_FIELD_UPDATE(0, TMC4671_HALL_MODE, TMC4671_HALL_INTERPOLATION_MASK, TMC4671_HALL_INTERPOLATION_SHIFT, motorConfig.hallInterpolation);
 8006032:	2000      	movs	r0, #0
 8006034:	f002 bcc4 	b.w	80089c0 <tmc4671_writeInt>
					motorConfig.pidTorque_P_param = ActualCommand.Value.Int32;
 8006038:	4d46      	ldr	r5, [pc, #280]	; (8006154 <tmcl_handleAxisParameter.part.0+0x1778>)
 800603a:	6863      	ldr	r3, [r4, #4]
					TMC4671_FIELD_UPDATE(0, TMC4671_PID_FLUX_P_FLUX_I, TMC4671_PID_FLUX_P_MASK, TMC4671_PID_FLUX_P_SHIFT, motorConfig.pidTorque_P_param);
 800603c:	2154      	movs	r1, #84	; 0x54
 800603e:	2000      	movs	r0, #0
					motorConfig.pidTorque_P_param = ActualCommand.Value.Int32;
 8006040:	f8a5 3088 	strh.w	r3, [r5, #136]	; 0x88
					TMC4671_FIELD_UPDATE(0, TMC4671_PID_FLUX_P_FLUX_I, TMC4671_PID_FLUX_P_MASK, TMC4671_PID_FLUX_P_SHIFT, motorConfig.pidTorque_P_param);
 8006044:	f002 fc96 	bl	8008974 <tmc4671_readInt>
 8006048:	4603      	mov	r3, r0
 800604a:	f8b5 2088 	ldrh.w	r2, [r5, #136]	; 0x88
 800604e:	b29b      	uxth	r3, r3
 8006050:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 8006054:	2154      	movs	r1, #84	; 0x54
 8006056:	2000      	movs	r0, #0
 8006058:	f002 fcb2 	bl	80089c0 <tmc4671_writeInt>
					TMC4671_FIELD_UPDATE(0, TMC4671_PID_TORQUE_P_TORQUE_I, TMC4671_PID_TORQUE_P_MASK, TMC4671_PID_TORQUE_P_SHIFT, motorConfig.pidTorque_P_param);
 800605c:	2156      	movs	r1, #86	; 0x56
 800605e:	2000      	movs	r0, #0
 8006060:	f002 fc88 	bl	8008974 <tmc4671_readInt>
 8006064:	4603      	mov	r3, r0
 8006066:	f8b5 2088 	ldrh.w	r2, [r5, #136]	; 0x88
 800606a:	b29b      	uxth	r3, r3
 800606c:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 8006070:	2156      	movs	r1, #86	; 0x56
}
 8006072:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					TMC4671_FIELD_UPDATE(0, TMC4671_PID_TORQUE_P_TORQUE_I, TMC4671_PID_TORQUE_P_MASK, TMC4671_PID_TORQUE_P_SHIFT, motorConfig.pidTorque_P_param);
 8006076:	2000      	movs	r0, #0
 8006078:	f002 bca2 	b.w	80089c0 <tmc4671_writeInt>
					motorConfig.maximumCurrent = ActualCommand.Value.Int32;
 800607c:	4b35      	ldr	r3, [pc, #212]	; (8006154 <tmcl_handleAxisParameter.part.0+0x1778>)
 800607e:	6862      	ldr	r2, [r4, #4]
					tmc4671_setTorqueFluxLimit_mA(DEFAULT_MC, motorConfig.dualShuntFactor, motorConfig.maximumCurrent);
 8006080:	f8b3 1068 	ldrh.w	r1, [r3, #104]	; 0x68
					motorConfig.maximumCurrent = ActualCommand.Value.Int32;
 8006084:	639a      	str	r2, [r3, #56]	; 0x38
					tmc4671_setTorqueFluxLimit_mA(DEFAULT_MC, motorConfig.dualShuntFactor, motorConfig.maximumCurrent);
 8006086:	2000      	movs	r0, #0
}
 8006088:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					tmc4671_setTorqueFluxLimit_mA(DEFAULT_MC, motorConfig.dualShuntFactor, motorConfig.maximumCurrent);
 800608c:	f002 be2a 	b.w	8008ce4 <tmc4671_setTorqueFluxLimit_mA>
					if (!bldc_setCommutationMode(ActualCommand.Value.Int32))
 8006090:	7920      	ldrb	r0, [r4, #4]
 8006092:	f001 f9df 	bl	8007454 <bldc_setCommutationMode>
 8006096:	2800      	cmp	r0, #0
 8006098:	f43f ac5c 	beq.w	8005954 <tmcl_handleAxisParameter.part.0+0xf78>
}
 800609c:	bd38      	pop	{r3, r4, r5, pc}
 800609e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					(ActualCommand.Value.Int32 == 0) ? tmcm_disableDriver() : tmcm_enableDriver();
 80060a2:	f7fd bb81 	b.w	80037a8 <tmcm_enableDriver>
					ActualReply.Value.Int32 = bldc_getCommutationMode();
 80060a6:	f001 f9e1 	bl	800746c <bldc_getCommutationMode>
 80060aa:	60e0      	str	r0, [r4, #12]
}
 80060ac:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = bldc_getMotorPolePairs();
 80060ae:	f001 f9c7 	bl	8007440 <bldc_getMotorPolePairs>
 80060b2:	60e0      	str	r0, [r4, #12]
}
 80060b4:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = bldc_getDualShuntFactor();
 80060b6:	f001 f9ff 	bl	80074b8 <bldc_getDualShuntFactor>
 80060ba:	60e0      	str	r0, [r4, #12]
}
 80060bc:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = bldc_getAdcI0Offset();
 80060be:	f001 fa01 	bl	80074c4 <bldc_getAdcI0Offset>
 80060c2:	60e0      	str	r0, [r4, #12]
}
 80060c4:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = bldc_getAdcI1Offset();
 80060c6:	f001 fa19 	bl	80074fc <bldc_getAdcI1Offset>
 80060ca:	60e0      	str	r0, [r4, #12]
}
 80060cc:	bd38      	pop	{r3, r4, r5, pc}
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.adc_I0_offset-(u32)&motorConfig,
 80060ce:	2202      	movs	r2, #2
}
 80060d0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.adc_I0_offset-(u32)&motorConfig,
 80060d4:	20a4      	movs	r0, #164	; 0xa4
 80060d6:	4921      	ldr	r1, [pc, #132]	; (800615c <tmcl_handleAxisParameter.part.0+0x1780>)
 80060d8:	f7fe b8de 	b.w	8004298 <eeprom_writeConfigBlock>
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.commutationMode-(u32)&motorConfig,
 80060dc:	2201      	movs	r2, #1
}
 80060de:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.commutationMode-(u32)&motorConfig,
 80060e2:	20aa      	movs	r0, #170	; 0xaa
 80060e4:	491e      	ldr	r1, [pc, #120]	; (8006160 <tmcl_handleAxisParameter.part.0+0x1784>)
 80060e6:	f7fe b8d7 	b.w	8004298 <eeprom_writeConfigBlock>
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.dualShuntFactor-(u32)&motorConfig,
 80060ea:	2202      	movs	r2, #2
}
 80060ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.dualShuntFactor-(u32)&motorConfig,
 80060f0:	20a8      	movs	r0, #168	; 0xa8
 80060f2:	491c      	ldr	r1, [pc, #112]	; (8006164 <tmcl_handleAxisParameter.part.0+0x1788>)
 80060f4:	f7fe b8d0 	b.w	8004298 <eeprom_writeConfigBlock>
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.adc_I1_offset-(u32)&motorConfig,
 80060f8:	2202      	movs	r2, #2
}
 80060fa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.adc_I1_offset-(u32)&motorConfig,
 80060fe:	20a6      	movs	r0, #166	; 0xa6
 8006100:	4919      	ldr	r1, [pc, #100]	; (8006168 <tmcl_handleAxisParameter.part.0+0x178c>)
 8006102:	f7fe b8c9 	b.w	8004298 <eeprom_writeConfigBlock>
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.polePairs-(u32)&motorConfig,
 8006106:	2201      	movs	r2, #1
}
 8006108:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.polePairs-(u32)&motorConfig,
 800610c:	207c      	movs	r0, #124	; 0x7c
 800610e:	4917      	ldr	r1, [pc, #92]	; (800616c <tmcl_handleAxisParameter.part.0+0x1790>)
 8006110:	f7fe b8c2 	b.w	8004298 <eeprom_writeConfigBlock>
}
 8006114:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
						bldc_setTargetMotorCurrent(ActualCommand.Value.Int32);
 8006118:	f000 bdae 	b.w	8006c78 <bldc_setTargetMotorCurrent>
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.pidVelocity_I_param-(u32)&motorConfig,
 800611c:	2202      	movs	r2, #2
}
 800611e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.pidVelocity_I_param-(u32)&motorConfig,
 8006122:	20ce      	movs	r0, #206	; 0xce
 8006124:	4912      	ldr	r1, [pc, #72]	; (8006170 <tmcl_handleAxisParameter.part.0+0x1794>)
 8006126:	f7fe b8b7 	b.w	8004298 <eeprom_writeConfigBlock>
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.hallDirection-(u32)&motorConfig,
 800612a:	2201      	movs	r2, #1
}
 800612c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.hallDirection-(u32)&motorConfig,
 8006130:	2086      	movs	r0, #134	; 0x86
 8006132:	4910      	ldr	r1, [pc, #64]	; (8006174 <tmcl_handleAxisParameter.part.0+0x1798>)
 8006134:	f7fe b8b0 	b.w	8004298 <eeprom_writeConfigBlock>
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.pidVelocity_P_param-(u32)&motorConfig,
 8006138:	2202      	movs	r2, #2
}
 800613a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.pidVelocity_P_param-(u32)&motorConfig,
 800613e:	20cc      	movs	r0, #204	; 0xcc
 8006140:	490d      	ldr	r1, [pc, #52]	; (8006178 <tmcl_handleAxisParameter.part.0+0x179c>)
 8006142:	f7fe b8a9 	b.w	8004298 <eeprom_writeConfigBlock>
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.hallInterpolation-(u32)&motorConfig,
 8006146:	2201      	movs	r2, #1
}
 8006148:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.hallInterpolation-(u32)&motorConfig,
 800614c:	2085      	movs	r0, #133	; 0x85
 800614e:	490b      	ldr	r1, [pc, #44]	; (800617c <tmcl_handleAxisParameter.part.0+0x17a0>)
 8006150:	f7fe b8a2 	b.w	8004298 <eeprom_writeConfigBlock>
 8006154:	200000a0 	.word	0x200000a0
 8006158:	ffff0000 	.word	0xffff0000
 800615c:	20000104 	.word	0x20000104
 8006160:	2000010a 	.word	0x2000010a
 8006164:	20000108 	.word	0x20000108
 8006168:	20000106 	.word	0x20000106
 800616c:	200000dc 	.word	0x200000dc
 8006170:	2000012e 	.word	0x2000012e
 8006174:	200000e6 	.word	0x200000e6
 8006178:	2000012c 	.word	0x2000012c
 800617c:	200000e5 	.word	0x200000e5
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.hallPolarity-(u32)&motorConfig,
 8006180:	2201      	movs	r2, #1
}
 8006182:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.hallPolarity-(u32)&motorConfig,
 8006186:	2084      	movs	r0, #132	; 0x84
 8006188:	49b0      	ldr	r1, [pc, #704]	; (800644c <tmcl_handleAxisParameter.part.0+0x1a70>)
 800618a:	f7fe b885 	b.w	8004298 <eeprom_writeConfigBlock>
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.useVelocityRamp-(u32)&motorConfig,
 800618e:	2201      	movs	r2, #1
}
 8006190:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.useVelocityRamp-(u32)&motorConfig,
 8006194:	20bb      	movs	r0, #187	; 0xbb
 8006196:	49ae      	ldr	r1, [pc, #696]	; (8006450 <tmcl_handleAxisParameter.part.0+0x1a74>)
 8006198:	f7fe b87e 	b.w	8004298 <eeprom_writeConfigBlock>
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.assistCutOutDistance-(u32)&motorConfig,
 800619c:	2202      	movs	r2, #2
}
 800619e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.assistCutOutDistance-(u32)&motorConfig,
 80061a2:	204a      	movs	r0, #74	; 0x4a
 80061a4:	49ab      	ldr	r1, [pc, #684]	; (8006454 <tmcl_handleAxisParameter.part.0+0x1a78>)
 80061a6:	f7fe b877 	b.w	8004298 <eeprom_writeConfigBlock>
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.pidTorque_I_param-(u32)&motorConfig,
 80061aa:	2202      	movs	r2, #2
}
 80061ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.pidTorque_I_param-(u32)&motorConfig,
 80061b0:	20ca      	movs	r0, #202	; 0xca
 80061b2:	49a9      	ldr	r1, [pc, #676]	; (8006458 <tmcl_handleAxisParameter.part.0+0x1a7c>)
 80061b4:	f7fe b870 	b.w	8004298 <eeprom_writeConfigBlock>
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.maxBatteryVoltage-(u32)&motorConfig,
 80061b8:	2202      	movs	r2, #2
}
 80061ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.maxBatteryVoltage-(u32)&motorConfig,
 80061be:	2090      	movs	r0, #144	; 0x90
 80061c0:	49a6      	ldr	r1, [pc, #664]	; (800645c <tmcl_handleAxisParameter.part.0+0x1a80>)
 80061c2:	f7fe b869 	b.w	8004298 <eeprom_writeConfigBlock>
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.acceleration-(u32)&motorConfig,
 80061c6:	2204      	movs	r2, #4
}
 80061c8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.acceleration-(u32)&motorConfig,
 80061cc:	209c      	movs	r0, #156	; 0x9c
 80061ce:	49a4      	ldr	r1, [pc, #656]	; (8006460 <tmcl_handleAxisParameter.part.0+0x1a84>)
 80061d0:	f7fe b862 	b.w	8004298 <eeprom_writeConfigBlock>
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.batterySavingTimer-(u32)&motorConfig,
 80061d4:	2202      	movs	r2, #2
}
 80061d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.batterySavingTimer-(u32)&motorConfig,
 80061da:	2094      	movs	r0, #148	; 0x94
 80061dc:	49a1      	ldr	r1, [pc, #644]	; (8006464 <tmcl_handleAxisParameter.part.0+0x1a88>)
 80061de:	f7fe b85b 	b.w	8004298 <eeprom_writeConfigBlock>
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.cutOffVoltage-(u32)&motorConfig,
 80061e2:	2202      	movs	r2, #2
}
 80061e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.cutOffVoltage-(u32)&motorConfig,
 80061e8:	2092      	movs	r0, #146	; 0x92
 80061ea:	499f      	ldr	r1, [pc, #636]	; (8006468 <tmcl_handleAxisParameter.part.0+0x1a8c>)
 80061ec:	f7fe b854 	b.w	8004298 <eeprom_writeConfigBlock>
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.maxPositioningSpeed-(u32)&motorConfig,
 80061f0:	2204      	movs	r2, #4
}
 80061f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.maxPositioningSpeed-(u32)&motorConfig,
 80061f6:	2098      	movs	r0, #152	; 0x98
 80061f8:	499c      	ldr	r1, [pc, #624]	; (800646c <tmcl_handleAxisParameter.part.0+0x1a90>)
 80061fa:	f7fe b84d 	b.w	8004298 <eeprom_writeConfigBlock>
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.hallOffset-(u32)&motorConfig,
 80061fe:	2202      	movs	r2, #2
}
 8006200:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.hallOffset-(u32)&motorConfig,
 8006204:	2082      	movs	r0, #130	; 0x82
 8006206:	499a      	ldr	r1, [pc, #616]	; (8006470 <tmcl_handleAxisParameter.part.0+0x1a94>)
 8006208:	f7fe b846 	b.w	8004298 <eeprom_writeConfigBlock>
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.maximumSpeed-(u32)&motorConfig,
 800620c:	2202      	movs	r2, #2
}
 800620e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.maximumSpeed-(u32)&motorConfig,
 8006212:	2076      	movs	r0, #118	; 0x76
 8006214:	4997      	ldr	r1, [pc, #604]	; (8006474 <tmcl_handleAxisParameter.part.0+0x1a98>)
 8006216:	f7fe b83f 	b.w	8004298 <eeprom_writeConfigBlock>
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.maximumCurrent-(u32)&motorConfig,
 800621a:	2204      	movs	r2, #4
}
 800621c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.maximumCurrent-(u32)&motorConfig,
 8006220:	2078      	movs	r0, #120	; 0x78
 8006222:	4995      	ldr	r1, [pc, #596]	; (8006478 <tmcl_handleAxisParameter.part.0+0x1a9c>)
 8006224:	f7fe b838 	b.w	8004298 <eeprom_writeConfigBlock>
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.pidTorque_P_param-(u32)&motorConfig,
 8006228:	2202      	movs	r2, #2
}
 800622a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.pidTorque_P_param-(u32)&motorConfig,
 800622e:	20c8      	movs	r0, #200	; 0xc8
 8006230:	4992      	ldr	r1, [pc, #584]	; (800647c <tmcl_handleAxisParameter.part.0+0x1aa0>)
 8006232:	f7fe b831 	b.w	8004298 <eeprom_writeConfigBlock>
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.torque_5-(u32)&motorConfig,
 8006236:	2201      	movs	r2, #1
}
 8006238:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.torque_5-(u32)&motorConfig,
 800623c:	2071      	movs	r0, #113	; 0x71
 800623e:	4990      	ldr	r1, [pc, #576]	; (8006480 <tmcl_handleAxisParameter.part.0+0x1aa4>)
 8006240:	f7fe b82a 	b.w	8004298 <eeprom_writeConfigBlock>
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.torque_4-(u32)&motorConfig,
 8006244:	2201      	movs	r2, #1
}
 8006246:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.torque_4-(u32)&motorConfig,
 800624a:	2070      	movs	r0, #112	; 0x70
 800624c:	498d      	ldr	r1, [pc, #564]	; (8006484 <tmcl_handleAxisParameter.part.0+0x1aa8>)
 800624e:	f7fe b823 	b.w	8004298 <eeprom_writeConfigBlock>
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.currentRegulatorBandwidth-(u32)&motorConfig,
 8006252:	2202      	movs	r2, #2
}
 8006254:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.currentRegulatorBandwidth-(u32)&motorConfig,
 8006258:	2088      	movs	r0, #136	; 0x88
 800625a:	498b      	ldr	r1, [pc, #556]	; (8006488 <tmcl_handleAxisParameter.part.0+0x1aac>)
 800625c:	f7fe b81c 	b.w	8004298 <eeprom_writeConfigBlock>
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.speed_2-(u32)&motorConfig,
 8006260:	2202      	movs	r2, #2
}
 8006262:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.speed_2-(u32)&motorConfig,
 8006266:	205e      	movs	r0, #94	; 0x5e
 8006268:	4988      	ldr	r1, [pc, #544]	; (800648c <tmcl_handleAxisParameter.part.0+0x1ab0>)
 800626a:	f7fe b815 	b.w	8004298 <eeprom_writeConfigBlock>
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.torqueSensorGain-(u32)&motorConfig,
 800626e:	2202      	movs	r2, #2
}
 8006270:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.torqueSensorGain-(u32)&motorConfig,
 8006274:	2044      	movs	r0, #68	; 0x44
 8006276:	4986      	ldr	r1, [pc, #536]	; (8006490 <tmcl_handleAxisParameter.part.0+0x1ab4>)
 8006278:	f7fe b80e 	b.w	8004298 <eeprom_writeConfigBlock>
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.initialRightTorque-(u32)&motorConfig,
 800627c:	2204      	movs	r2, #4
}
 800627e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.initialRightTorque-(u32)&motorConfig,
 8006282:	204c      	movs	r0, #76	; 0x4c
 8006284:	4983      	ldr	r1, [pc, #524]	; (8006494 <tmcl_handleAxisParameter.part.0+0x1ab8>)
 8006286:	f7fe b807 	b.w	8004298 <eeprom_writeConfigBlock>
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.negativeMotoringRampTime-(u32)&motorConfig,
 800628a:	2202      	movs	r2, #2
}
 800628c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.negativeMotoringRampTime-(u32)&motorConfig,
 8006290:	2058      	movs	r0, #88	; 0x58
 8006292:	4981      	ldr	r1, [pc, #516]	; (8006498 <tmcl_handleAxisParameter.part.0+0x1abc>)
 8006294:	f7fe b800 	b.w	8004298 <eeprom_writeConfigBlock>
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.speed_5-(u32)&motorConfig,
 8006298:	2202      	movs	r2, #2
}
 800629a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.speed_5-(u32)&motorConfig,
 800629e:	2064      	movs	r0, #100	; 0x64
 80062a0:	497e      	ldr	r1, [pc, #504]	; (800649c <tmcl_handleAxisParameter.part.0+0x1ac0>)
 80062a2:	f7fd bff9 	b.w	8004298 <eeprom_writeConfigBlock>
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.wheelPulsesPerRotation-(u32)&motorConfig,
 80062a6:	2201      	movs	r2, #1
}
 80062a8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.wheelPulsesPerRotation-(u32)&motorConfig,
 80062ac:	2080      	movs	r0, #128	; 0x80
 80062ae:	497c      	ldr	r1, [pc, #496]	; (80064a0 <tmcl_handleAxisParameter.part.0+0x1ac4>)
 80062b0:	f7fd bff2 	b.w	8004298 <eeprom_writeConfigBlock>
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.gearRatio-(u32)&motorConfig,
 80062b4:	2201      	movs	r2, #1
}
 80062b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.gearRatio-(u32)&motorConfig,
 80062ba:	207d      	movs	r0, #125	; 0x7d
 80062bc:	4979      	ldr	r1, [pc, #484]	; (80064a4 <tmcl_handleAxisParameter.part.0+0x1ac8>)
 80062be:	f7fd bfeb 	b.w	8004298 <eeprom_writeConfigBlock>
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.minBatteryVoltage-(u32)&motorConfig,
 80062c2:	2202      	movs	r2, #2
}
 80062c4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.minBatteryVoltage-(u32)&motorConfig,
 80062c8:	208e      	movs	r0, #142	; 0x8e
 80062ca:	4977      	ldr	r1, [pc, #476]	; (80064a8 <tmcl_handleAxisParameter.part.0+0x1acc>)
 80062cc:	f7fd bfe4 	b.w	8004298 <eeprom_writeConfigBlock>
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.averageSportMode-(u32)&motorConfig,
 80062d0:	2201      	movs	r2, #1
}
 80062d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.averageSportMode-(u32)&motorConfig,
 80062d6:	2055      	movs	r0, #85	; 0x55
 80062d8:	4974      	ldr	r1, [pc, #464]	; (80064ac <tmcl_handleAxisParameter.part.0+0x1ad0>)
 80062da:	f7fd bfdd 	b.w	8004298 <eeprom_writeConfigBlock>
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.torque_8-(u32)&motorConfig,
 80062de:	2201      	movs	r2, #1
}
 80062e0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.torque_8-(u32)&motorConfig,
 80062e4:	2074      	movs	r0, #116	; 0x74
 80062e6:	4972      	ldr	r1, [pc, #456]	; (80064b0 <tmcl_handleAxisParameter.part.0+0x1ad4>)
 80062e8:	f7fd bfd6 	b.w	8004298 <eeprom_writeConfigBlock>
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.openLoopCurrent-(u32)&motorConfig,
 80062ec:	2204      	movs	r2, #4
}
 80062ee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.openLoopCurrent-(u32)&motorConfig,
 80062f2:	20a0      	movs	r0, #160	; 0xa0
 80062f4:	496f      	ldr	r1, [pc, #444]	; (80064b4 <tmcl_handleAxisParameter.part.0+0x1ad8>)
 80062f6:	f7fd bfcf 	b.w	8004298 <eeprom_writeConfigBlock>
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.wheelDiameter-(u32)&motorConfig,
 80062fa:	2202      	movs	r2, #2
}
 80062fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.wheelDiameter-(u32)&motorConfig,
 8006300:	207e      	movs	r0, #126	; 0x7e
 8006302:	496d      	ldr	r1, [pc, #436]	; (80064b8 <tmcl_handleAxisParameter.part.0+0x1adc>)
 8006304:	f7fd bfc8 	b.w	8004298 <eeprom_writeConfigBlock>
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.torque_7-(u32)&motorConfig,
 8006308:	2201      	movs	r2, #1
}
 800630a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.torque_7-(u32)&motorConfig,
 800630e:	2073      	movs	r0, #115	; 0x73
 8006310:	496a      	ldr	r1, [pc, #424]	; (80064bc <tmcl_handleAxisParameter.part.0+0x1ae0>)
 8006312:	f7fd bfc1 	b.w	8004298 <eeprom_writeConfigBlock>
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.torque_6-(u32)&motorConfig,
 8006316:	2201      	movs	r2, #1
}
 8006318:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.torque_6-(u32)&motorConfig,
 800631c:	2072      	movs	r0, #114	; 0x72
 800631e:	4968      	ldr	r1, [pc, #416]	; (80064c0 <tmcl_handleAxisParameter.part.0+0x1ae4>)
 8006320:	f7fd bfba 	b.w	8004298 <eeprom_writeConfigBlock>
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.torque_2-(u32)&motorConfig,
 8006324:	2201      	movs	r2, #1
}
 8006326:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.torque_2-(u32)&motorConfig,
 800632a:	206e      	movs	r0, #110	; 0x6e
 800632c:	4965      	ldr	r1, [pc, #404]	; (80064c4 <tmcl_handleAxisParameter.part.0+0x1ae8>)
 800632e:	f7fd bfb3 	b.w	8004298 <eeprom_writeConfigBlock>
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.leftRightRatio-(u32)&motorConfig,
 8006332:	2201      	movs	r2, #1
}
 8006334:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.leftRightRatio-(u32)&motorConfig,
 8006338:	2054      	movs	r0, #84	; 0x54
 800633a:	4963      	ldr	r1, [pc, #396]	; (80064c8 <tmcl_handleAxisParameter.part.0+0x1aec>)
 800633c:	f7fd bfac 	b.w	8004298 <eeprom_writeConfigBlock>
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.initialRightTorqueSpeed-(u32)&motorConfig,
 8006340:	2204      	movs	r2, #4
}
 8006342:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.initialRightTorqueSpeed-(u32)&motorConfig,
 8006346:	2050      	movs	r0, #80	; 0x50
 8006348:	4960      	ldr	r1, [pc, #384]	; (80064cc <tmcl_handleAxisParameter.part.0+0x1af0>)
 800634a:	f7fd bfa5 	b.w	8004298 <eeprom_writeConfigBlock>
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.swapMotorAAndCPhase-(u32)&motorConfig,
 800634e:	2201      	movs	r2, #1
}
 8006350:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.swapMotorAAndCPhase-(u32)&motorConfig,
 8006354:	208c      	movs	r0, #140	; 0x8c
 8006356:	495e      	ldr	r1, [pc, #376]	; (80064d0 <tmcl_handleAxisParameter.part.0+0x1af4>)
 8006358:	f7fd bf9e 	b.w	8004298 <eeprom_writeConfigBlock>
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.speed_7-(u32)&motorConfig,
 800635c:	2202      	movs	r2, #2
}
 800635e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.speed_7-(u32)&motorConfig,
 8006362:	2068      	movs	r0, #104	; 0x68
 8006364:	495b      	ldr	r1, [pc, #364]	; (80064d4 <tmcl_handleAxisParameter.part.0+0x1af8>)
 8006366:	f7fd bf97 	b.w	8004298 <eeprom_writeConfigBlock>
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.speed_6-(u32)&motorConfig,
 800636a:	2202      	movs	r2, #2
}
 800636c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.speed_6-(u32)&motorConfig,
 8006370:	2066      	movs	r0, #102	; 0x66
 8006372:	4959      	ldr	r1, [pc, #356]	; (80064d8 <tmcl_handleAxisParameter.part.0+0x1afc>)
 8006374:	f7fd bf90 	b.w	8004298 <eeprom_writeConfigBlock>
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.speed_4-(u32)&motorConfig,
 8006378:	2202      	movs	r2, #2
}
 800637a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.speed_4-(u32)&motorConfig,
 800637e:	2062      	movs	r0, #98	; 0x62
 8006380:	4956      	ldr	r1, [pc, #344]	; (80064dc <tmcl_handleAxisParameter.part.0+0x1b00>)
 8006382:	f7fd bf89 	b.w	8004298 <eeprom_writeConfigBlock>
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.speed_3-(u32)&motorConfig,
 8006386:	2202      	movs	r2, #2
}
 8006388:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.speed_3-(u32)&motorConfig,
 800638c:	2060      	movs	r0, #96	; 0x60
 800638e:	4954      	ldr	r1, [pc, #336]	; (80064e0 <tmcl_handleAxisParameter.part.0+0x1b04>)
 8006390:	f7fd bf82 	b.w	8004298 <eeprom_writeConfigBlock>
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.speed_1-(u32)&motorConfig,
 8006394:	2202      	movs	r2, #2
}
 8006396:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.speed_1-(u32)&motorConfig,
 800639a:	205c      	movs	r0, #92	; 0x5c
 800639c:	4951      	ldr	r1, [pc, #324]	; (80064e4 <tmcl_handleAxisParameter.part.0+0x1b08>)
 800639e:	f7fd bf7b 	b.w	8004298 <eeprom_writeConfigBlock>
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.pedalPulsesPerRotation-(u32)&motorConfig,
 80063a2:	2202      	movs	r2, #2
}
 80063a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.pedalPulsesPerRotation-(u32)&motorConfig,
 80063a8:	2040      	movs	r0, #64	; 0x40
 80063aa:	494f      	ldr	r1, [pc, #316]	; (80064e8 <tmcl_handleAxisParameter.part.0+0x1b0c>)
 80063ac:	f7fd bf74 	b.w	8004298 <eeprom_writeConfigBlock>
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.positiveMotoringRampTime-(u32)&motorConfig,
 80063b0:	2202      	movs	r2, #2
}
 80063b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.positiveMotoringRampTime-(u32)&motorConfig,
 80063b6:	2056      	movs	r0, #86	; 0x56
 80063b8:	494c      	ldr	r1, [pc, #304]	; (80064ec <tmcl_handleAxisParameter.part.0+0x1b10>)
 80063ba:	f7fd bf6d 	b.w	8004298 <eeprom_writeConfigBlock>
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.torqueDeadband-(u32)&motorConfig,
 80063be:	2202      	movs	r2, #2
}
 80063c0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.torqueDeadband-(u32)&motorConfig,
 80063c4:	2048      	movs	r0, #72	; 0x48
 80063c6:	494a      	ldr	r1, [pc, #296]	; (80064f0 <tmcl_handleAxisParameter.part.0+0x1b14>)
 80063c8:	f7fd bf66 	b.w	8004298 <eeprom_writeConfigBlock>
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.torqueSensorOffset-(u32)&motorConfig,
 80063cc:	2202      	movs	r2, #2
}
 80063ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.torqueSensorOffset-(u32)&motorConfig,
 80063d2:	2046      	movs	r0, #70	; 0x46
 80063d4:	4947      	ldr	r1, [pc, #284]	; (80064f4 <tmcl_handleAxisParameter.part.0+0x1b18>)
 80063d6:	f7fd bf5f 	b.w	8004298 <eeprom_writeConfigBlock>
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.torque_1-(u32)&motorConfig,
 80063da:	2201      	movs	r2, #1
}
 80063dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.torque_1-(u32)&motorConfig,
 80063e0:	206d      	movs	r0, #109	; 0x6d
 80063e2:	4945      	ldr	r1, [pc, #276]	; (80064f8 <tmcl_handleAxisParameter.part.0+0x1b1c>)
 80063e4:	f7fd bf58 	b.w	8004298 <eeprom_writeConfigBlock>
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.speed_8-(u32)&motorConfig,
 80063e8:	2202      	movs	r2, #2
}
 80063ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.speed_8-(u32)&motorConfig,
 80063ee:	206a      	movs	r0, #106	; 0x6a
 80063f0:	4942      	ldr	r1, [pc, #264]	; (80064fc <tmcl_handleAxisParameter.part.0+0x1b20>)
 80063f2:	f7fd bf51 	b.w	8004298 <eeprom_writeConfigBlock>
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.torque_3-(u32)&motorConfig,
 80063f6:	2201      	movs	r2, #1
}
 80063f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.torque_3-(u32)&motorConfig,
 80063fc:	206f      	movs	r0, #111	; 0x6f
 80063fe:	4940      	ldr	r1, [pc, #256]	; (8006500 <tmcl_handleAxisParameter.part.0+0x1b24>)
 8006400:	f7fd bf4a 	b.w	8004298 <eeprom_writeConfigBlock>
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.torque_0-(u32)&motorConfig,
 8006404:	2201      	movs	r2, #1
}
 8006406:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.torque_0-(u32)&motorConfig,
 800640a:	206c      	movs	r0, #108	; 0x6c
 800640c:	493d      	ldr	r1, [pc, #244]	; (8006504 <tmcl_handleAxisParameter.part.0+0x1b28>)
 800640e:	f7fd bf43 	b.w	8004298 <eeprom_writeConfigBlock>
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.pedalSenseDelay-(u32)&motorConfig,
 8006412:	2202      	movs	r2, #2
}
 8006414:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.pedalSenseDelay-(u32)&motorConfig,
 8006418:	2042      	movs	r0, #66	; 0x42
 800641a:	493b      	ldr	r1, [pc, #236]	; (8006508 <tmcl_handleAxisParameter.part.0+0x1b2c>)
 800641c:	f7fd bf3c 	b.w	8004298 <eeprom_writeConfigBlock>
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.speed_0-(u32)&motorConfig,
 8006420:	2202      	movs	r2, #2
}
 8006422:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.speed_0-(u32)&motorConfig,
 8006426:	205a      	movs	r0, #90	; 0x5a
 8006428:	4938      	ldr	r1, [pc, #224]	; (800650c <tmcl_handleAxisParameter.part.0+0x1b30>)
 800642a:	f7fd bf35 	b.w	8004298 <eeprom_writeConfigBlock>
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.motorTestModes-(u32)&motorConfig,
 800642e:	2201      	movs	r2, #1
}
 8006430:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.motorTestModes-(u32)&motorConfig,
 8006434:	208d      	movs	r0, #141	; 0x8d
 8006436:	4936      	ldr	r1, [pc, #216]	; (8006510 <tmcl_handleAxisParameter.part.0+0x1b34>)
 8006438:	f7fd bf2e 	b.w	8004298 <eeprom_writeConfigBlock>
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.minimumMotorCurrent-(u32)&motorConfig,
 800643c:	2202      	movs	r2, #2
}
 800643e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigBlock(TMCM_ADDR_MOTOR_CONFIG+(u32)&motorConfig.minimumMotorCurrent-(u32)&motorConfig,
 8006442:	208a      	movs	r0, #138	; 0x8a
 8006444:	4933      	ldr	r1, [pc, #204]	; (8006514 <tmcl_handleAxisParameter.part.0+0x1b38>)
 8006446:	f7fd bf27 	b.w	8004298 <eeprom_writeConfigBlock>
 800644a:	bf00      	nop
 800644c:	200000e4 	.word	0x200000e4
 8006450:	2000011b 	.word	0x2000011b
 8006454:	200000aa 	.word	0x200000aa
 8006458:	2000012a 	.word	0x2000012a
 800645c:	200000f0 	.word	0x200000f0
 8006460:	200000fc 	.word	0x200000fc
 8006464:	200000f4 	.word	0x200000f4
 8006468:	200000f2 	.word	0x200000f2
 800646c:	200000f8 	.word	0x200000f8
 8006470:	200000e2 	.word	0x200000e2
 8006474:	200000d6 	.word	0x200000d6
 8006478:	200000d8 	.word	0x200000d8
 800647c:	20000128 	.word	0x20000128
 8006480:	200000d1 	.word	0x200000d1
 8006484:	200000d0 	.word	0x200000d0
 8006488:	200000e8 	.word	0x200000e8
 800648c:	200000be 	.word	0x200000be
 8006490:	200000a4 	.word	0x200000a4
 8006494:	200000ac 	.word	0x200000ac
 8006498:	200000b8 	.word	0x200000b8
 800649c:	200000c4 	.word	0x200000c4
 80064a0:	200000e0 	.word	0x200000e0
 80064a4:	200000dd 	.word	0x200000dd
 80064a8:	200000ee 	.word	0x200000ee
 80064ac:	200000b5 	.word	0x200000b5
 80064b0:	200000d4 	.word	0x200000d4
 80064b4:	20000100 	.word	0x20000100
 80064b8:	200000de 	.word	0x200000de
 80064bc:	200000d3 	.word	0x200000d3
 80064c0:	200000d2 	.word	0x200000d2
 80064c4:	200000ce 	.word	0x200000ce
 80064c8:	200000b4 	.word	0x200000b4
 80064cc:	200000b0 	.word	0x200000b0
 80064d0:	200000ec 	.word	0x200000ec
 80064d4:	200000c8 	.word	0x200000c8
 80064d8:	200000c6 	.word	0x200000c6
 80064dc:	200000c2 	.word	0x200000c2
 80064e0:	200000c0 	.word	0x200000c0
 80064e4:	200000bc 	.word	0x200000bc
 80064e8:	200000a0 	.word	0x200000a0
 80064ec:	200000b6 	.word	0x200000b6
 80064f0:	200000a8 	.word	0x200000a8
 80064f4:	200000a6 	.word	0x200000a6
 80064f8:	200000cd 	.word	0x200000cd
 80064fc:	200000ca 	.word	0x200000ca
 8006500:	200000cf 	.word	0x200000cf
 8006504:	200000cc 	.word	0x200000cc
 8006508:	200000a2 	.word	0x200000a2
 800650c:	200000ba 	.word	0x200000ba
 8006510:	200000ed 	.word	0x200000ed
 8006514:	200000ea 	.word	0x200000ea

08006518 <tmcl_handleGlobalParameter.part.0>:

void tmcl_handleGlobalParameter(uint8_t command)
 8006518:	b538      	push	{r3, r4, r5, lr}
{
	if (ActualCommand.Motor == 0)	// module config values
	{
		// global_parameters bank 0
		switch(ActualCommand.Type)
 800651a:	4c51      	ldr	r4, [pc, #324]	; (8006660 <tmcl_handleGlobalParameter.part.0+0x148>)
 800651c:	7863      	ldrb	r3, [r4, #1]
 800651e:	3b40      	subs	r3, #64	; 0x40
 8006520:	2b13      	cmp	r3, #19
 8006522:	d80b      	bhi.n	800653c <tmcl_handleGlobalParameter.part.0+0x24>
 8006524:	e8df f003 	tbb	[pc, r3]
 8006528:	0a25190d 	.word	0x0a25190d
 800652c:	4b3d310a 	.word	0x4b3d310a
 8006530:	0a0a0a0a 	.word	0x0a0a0a0a
 8006534:	0a0a0a5f 	.word	0x0a0a0a5f
 8006538:	6b0a0a0a 	.word	0x6b0a0a0a
					eeprom_writeConfigBlock(TMCM_ADDR_MODULE_CONFIG+(u32)&moduleConfig.CANSecondaryID - (u32)&moduleConfig,
							(u8 *)&moduleConfig.CANSecondaryID, sizeof(moduleConfig.CANSecondaryID));
				}
				break;
			default:
				ActualReply.Status = REPLY_WRONG_TYPE;
 800653c:	2303      	movs	r3, #3
 800653e:	7223      	strb	r3, [r4, #8]
				break;
		}
	}
}
 8006540:	bd38      	pop	{r3, r4, r5, pc}
				if (command == TMCL_GGP) {
 8006542:	280a      	cmp	r0, #10
 8006544:	f000 8085 	beq.w	8006652 <tmcl_handleGlobalParameter.part.0+0x13a>
				} else if (command == TMCL_SGP) {
 8006548:	2809      	cmp	r0, #9
 800654a:	d1f9      	bne.n	8006540 <tmcl_handleGlobalParameter.part.0+0x28>
					eeprom_writeConfigByte(TMCM_ADDR_EEPROM_MAGIC, ActualCommand.Value.Byte[0]);
 800654c:	7921      	ldrb	r1, [r4, #4]
 800654e:	f240 70ff 	movw	r0, #2047	; 0x7ff
}
 8006552:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigByte(TMCM_ADDR_EEPROM_MAGIC, ActualCommand.Value.Byte[0]);
 8006556:	f7fd be5b 	b.w	8004210 <eeprom_writeConfigByte>
				if (command == TMCL_GGP) {
 800655a:	280a      	cmp	r0, #10
 800655c:	d061      	beq.n	8006622 <tmcl_handleGlobalParameter.part.0+0x10a>
				} else if (command == TMCL_SGP) {
 800655e:	2809      	cmp	r0, #9
 8006560:	d1ee      	bne.n	8006540 <tmcl_handleGlobalParameter.part.0+0x28>
					moduleConfig.baudrate = ActualCommand.Value.Byte[0];
 8006562:	7921      	ldrb	r1, [r4, #4]
 8006564:	4b3f      	ldr	r3, [pc, #252]	; (8006664 <tmcl_handleGlobalParameter.part.0+0x14c>)
					eeprom_writeConfigByte(TMCM_ADDR_MODULE_CONFIG+(u32)&moduleConfig.baudrate - (u32)&moduleConfig, moduleConfig.baudrate);
 8006566:	2000      	movs	r0, #0
					moduleConfig.baudrate = ActualCommand.Value.Byte[0];
 8006568:	7019      	strb	r1, [r3, #0]
}
 800656a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigByte(TMCM_ADDR_MODULE_CONFIG+(u32)&moduleConfig.baudrate - (u32)&moduleConfig, moduleConfig.baudrate);
 800656e:	f7fd be4f 	b.w	8004210 <eeprom_writeConfigByte>
				if (command == TMCL_GGP) {
 8006572:	280a      	cmp	r0, #10
 8006574:	d051      	beq.n	800661a <tmcl_handleGlobalParameter.part.0+0x102>
				} else if (command == TMCL_SGP) {
 8006576:	2809      	cmp	r0, #9
 8006578:	d1e2      	bne.n	8006540 <tmcl_handleGlobalParameter.part.0+0x28>
					moduleConfig.serialModuleAddress = ActualCommand.Value.Byte[0];
 800657a:	7921      	ldrb	r1, [r4, #4]
 800657c:	4b39      	ldr	r3, [pc, #228]	; (8006664 <tmcl_handleGlobalParameter.part.0+0x14c>)
					eeprom_writeConfigByte(TMCM_ADDR_MODULE_CONFIG+(u32)&moduleConfig.serialModuleAddress - (u32)&moduleConfig, moduleConfig.serialModuleAddress);
 800657e:	2001      	movs	r0, #1
					moduleConfig.serialModuleAddress = ActualCommand.Value.Byte[0];
 8006580:	7059      	strb	r1, [r3, #1]
}
 8006582:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigByte(TMCM_ADDR_MODULE_CONFIG+(u32)&moduleConfig.serialModuleAddress - (u32)&moduleConfig, moduleConfig.serialModuleAddress);
 8006586:	f7fd be43 	b.w	8004210 <eeprom_writeConfigByte>
				if (command == TMCL_GGP) {
 800658a:	280a      	cmp	r0, #10
 800658c:	d051      	beq.n	8006632 <tmcl_handleGlobalParameter.part.0+0x11a>
				} else if (command == TMCL_SGP) {
 800658e:	2809      	cmp	r0, #9
 8006590:	d1d6      	bne.n	8006540 <tmcl_handleGlobalParameter.part.0+0x28>
					moduleConfig.CANBitrate = ActualCommand.Value.Byte[0];
 8006592:	7921      	ldrb	r1, [r4, #4]
 8006594:	4b33      	ldr	r3, [pc, #204]	; (8006664 <tmcl_handleGlobalParameter.part.0+0x14c>)
					eeprom_writeConfigByte(TMCM_ADDR_MODULE_CONFIG+(u32)&moduleConfig.CANBitrate - (u32)&moduleConfig, moduleConfig.CANBitrate);
 8006596:	2003      	movs	r0, #3
					moduleConfig.CANBitrate = ActualCommand.Value.Byte[0];
 8006598:	70d9      	strb	r1, [r3, #3]
}
 800659a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigByte(TMCM_ADDR_MODULE_CONFIG+(u32)&moduleConfig.CANBitrate - (u32)&moduleConfig, moduleConfig.CANBitrate);
 800659e:	f7fd be37 	b.w	8004210 <eeprom_writeConfigByte>
				if (command == TMCL_GGP) {
 80065a2:	280a      	cmp	r0, #10
 80065a4:	d041      	beq.n	800662a <tmcl_handleGlobalParameter.part.0+0x112>
				} else if (command == TMCL_SGP) {
 80065a6:	2809      	cmp	r0, #9
 80065a8:	d1ca      	bne.n	8006540 <tmcl_handleGlobalParameter.part.0+0x28>
					moduleConfig.CANSendID = ActualCommand.Value.Int32;
 80065aa:	6863      	ldr	r3, [r4, #4]
 80065ac:	492d      	ldr	r1, [pc, #180]	; (8006664 <tmcl_handleGlobalParameter.part.0+0x14c>)
					eeprom_writeConfigBlock(TMCM_ADDR_MODULE_CONFIG+(u32)&moduleConfig.CANSendID - (u32)&moduleConfig,
 80065ae:	2204      	movs	r2, #4
					moduleConfig.CANSendID = ActualCommand.Value.Int32;
 80065b0:	f841 3f08 	str.w	r3, [r1, #8]!
					eeprom_writeConfigBlock(TMCM_ADDR_MODULE_CONFIG+(u32)&moduleConfig.CANSendID - (u32)&moduleConfig,
 80065b4:	2008      	movs	r0, #8
}
 80065b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigBlock(TMCM_ADDR_MODULE_CONFIG+(u32)&moduleConfig.CANSendID - (u32)&moduleConfig,
 80065ba:	f7fd be6d 	b.w	8004298 <eeprom_writeConfigBlock>
				if (command == TMCL_GGP) {
 80065be:	280a      	cmp	r0, #10
 80065c0:	d03f      	beq.n	8006642 <tmcl_handleGlobalParameter.part.0+0x12a>
				} else if (command == TMCL_SGP) {
 80065c2:	2809      	cmp	r0, #9
 80065c4:	d1bc      	bne.n	8006540 <tmcl_handleGlobalParameter.part.0+0x28>
					moduleConfig.CANReceiveID = ActualCommand.Value.Int32;
 80065c6:	4d27      	ldr	r5, [pc, #156]	; (8006664 <tmcl_handleGlobalParameter.part.0+0x14c>)
					eeprom_writeConfigBlock(TMCM_ADDR_MODULE_CONFIG+(u32)&moduleConfig.CANReceiveID - (u32)&moduleConfig,
 80065c8:	2204      	movs	r2, #4
					moduleConfig.CANReceiveID = ActualCommand.Value.Int32;
 80065ca:	4629      	mov	r1, r5
 80065cc:	6863      	ldr	r3, [r4, #4]
					eeprom_writeConfigBlock(TMCM_ADDR_MODULE_CONFIG+(u32)&moduleConfig.CANReceiveID - (u32)&moduleConfig,
 80065ce:	4610      	mov	r0, r2
					moduleConfig.CANReceiveID = ActualCommand.Value.Int32;
 80065d0:	f841 3f04 	str.w	r3, [r1, #4]!
					eeprom_writeConfigBlock(TMCM_ADDR_MODULE_CONFIG+(u32)&moduleConfig.CANReceiveID - (u32)&moduleConfig,
 80065d4:	f7fd fe60 	bl	8004298 <eeprom_writeConfigBlock>
					can_init(moduleConfig.CANBitrate, moduleConfig.CANReceiveID, moduleConfig.CANSecondaryID);
 80065d8:	68ea      	ldr	r2, [r5, #12]
 80065da:	6869      	ldr	r1, [r5, #4]
 80065dc:	78e8      	ldrb	r0, [r5, #3]
}
 80065de:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					can_init(moduleConfig.CANBitrate, moduleConfig.CANReceiveID, moduleConfig.CANSecondaryID);
 80065e2:	f7fd ba5b 	b.w	8003a9c <can_init>
				if (command == TMCL_GGP) {
 80065e6:	280a      	cmp	r0, #10
 80065e8:	d027      	beq.n	800663a <tmcl_handleGlobalParameter.part.0+0x122>
				} else if (command == TMCL_SGP) {
 80065ea:	2809      	cmp	r0, #9
 80065ec:	d1a8      	bne.n	8006540 <tmcl_handleGlobalParameter.part.0+0x28>
					moduleConfig.serialHostAddress = ActualCommand.Value.Byte[0];
 80065ee:	7921      	ldrb	r1, [r4, #4]
 80065f0:	4b1c      	ldr	r3, [pc, #112]	; (8006664 <tmcl_handleGlobalParameter.part.0+0x14c>)
					eeprom_writeConfigByte(TMCM_ADDR_MODULE_CONFIG+(u32)&moduleConfig.serialHostAddress - (u32)&moduleConfig, moduleConfig.serialHostAddress);
 80065f2:	2002      	movs	r0, #2
					moduleConfig.serialHostAddress = ActualCommand.Value.Byte[0];
 80065f4:	7099      	strb	r1, [r3, #2]
}
 80065f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigByte(TMCM_ADDR_MODULE_CONFIG+(u32)&moduleConfig.serialHostAddress - (u32)&moduleConfig, moduleConfig.serialHostAddress);
 80065fa:	f7fd be09 	b.w	8004210 <eeprom_writeConfigByte>
				if (command == TMCL_GGP) {
 80065fe:	280a      	cmp	r0, #10
 8006600:	d023      	beq.n	800664a <tmcl_handleGlobalParameter.part.0+0x132>
				} else if (command == TMCL_SGP) {
 8006602:	2809      	cmp	r0, #9
 8006604:	d19c      	bne.n	8006540 <tmcl_handleGlobalParameter.part.0+0x28>
					moduleConfig.CANSecondaryID = ActualCommand.Value.Int32;
 8006606:	6863      	ldr	r3, [r4, #4]
 8006608:	4916      	ldr	r1, [pc, #88]	; (8006664 <tmcl_handleGlobalParameter.part.0+0x14c>)
					eeprom_writeConfigBlock(TMCM_ADDR_MODULE_CONFIG+(u32)&moduleConfig.CANSecondaryID - (u32)&moduleConfig,
 800660a:	2204      	movs	r2, #4
					moduleConfig.CANSecondaryID = ActualCommand.Value.Int32;
 800660c:	f841 3f0c 	str.w	r3, [r1, #12]!
					eeprom_writeConfigBlock(TMCM_ADDR_MODULE_CONFIG+(u32)&moduleConfig.CANSecondaryID - (u32)&moduleConfig,
 8006610:	200c      	movs	r0, #12
}
 8006612:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					eeprom_writeConfigBlock(TMCM_ADDR_MODULE_CONFIG+(u32)&moduleConfig.CANSecondaryID - (u32)&moduleConfig,
 8006616:	f7fd be3f 	b.w	8004298 <eeprom_writeConfigBlock>
					ActualReply.Value.Int32 = moduleConfig.serialModuleAddress;
 800661a:	4b12      	ldr	r3, [pc, #72]	; (8006664 <tmcl_handleGlobalParameter.part.0+0x14c>)
 800661c:	785b      	ldrb	r3, [r3, #1]
 800661e:	60e3      	str	r3, [r4, #12]
}
 8006620:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = moduleConfig.baudrate;
 8006622:	4b10      	ldr	r3, [pc, #64]	; (8006664 <tmcl_handleGlobalParameter.part.0+0x14c>)
 8006624:	781b      	ldrb	r3, [r3, #0]
 8006626:	60e3      	str	r3, [r4, #12]
}
 8006628:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = moduleConfig.CANSendID;
 800662a:	4b0e      	ldr	r3, [pc, #56]	; (8006664 <tmcl_handleGlobalParameter.part.0+0x14c>)
 800662c:	689b      	ldr	r3, [r3, #8]
 800662e:	60e3      	str	r3, [r4, #12]
}
 8006630:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = moduleConfig.CANBitrate;
 8006632:	4b0c      	ldr	r3, [pc, #48]	; (8006664 <tmcl_handleGlobalParameter.part.0+0x14c>)
 8006634:	78db      	ldrb	r3, [r3, #3]
 8006636:	60e3      	str	r3, [r4, #12]
}
 8006638:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = moduleConfig.serialHostAddress;
 800663a:	4b0a      	ldr	r3, [pc, #40]	; (8006664 <tmcl_handleGlobalParameter.part.0+0x14c>)
 800663c:	789b      	ldrb	r3, [r3, #2]
 800663e:	60e3      	str	r3, [r4, #12]
}
 8006640:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = moduleConfig.CANReceiveID;
 8006642:	4b08      	ldr	r3, [pc, #32]	; (8006664 <tmcl_handleGlobalParameter.part.0+0x14c>)
 8006644:	685b      	ldr	r3, [r3, #4]
 8006646:	60e3      	str	r3, [r4, #12]
}
 8006648:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = moduleConfig.CANSecondaryID;
 800664a:	4b06      	ldr	r3, [pc, #24]	; (8006664 <tmcl_handleGlobalParameter.part.0+0x14c>)
 800664c:	68db      	ldr	r3, [r3, #12]
 800664e:	60e3      	str	r3, [r4, #12]
}
 8006650:	bd38      	pop	{r3, r4, r5, pc}
					ActualReply.Value.Int32 = eeprom_readConfigByte(TMCM_ADDR_EEPROM_MAGIC);
 8006652:	f240 70ff 	movw	r0, #2047	; 0x7ff
 8006656:	f7fd fe09 	bl	800426c <eeprom_readConfigByte>
 800665a:	60e0      	str	r0, [r4, #12]
}
 800665c:	bd38      	pop	{r3, r4, r5, pc}
 800665e:	bf00      	nop
 8006660:	20000324 	.word	0x20000324
 8006664:	20000090 	.word	0x20000090

08006668 <tmc4671_readwriteByte>:
{
 8006668:	460b      	mov	r3, r1
	return (motor == DEFAULT_MC) ? weasel_spi_readWriteByte(data, lastTransfer) : 0;
 800666a:	b108      	cbz	r0, 8006670 <tmc4671_readwriteByte+0x8>
}
 800666c:	2000      	movs	r0, #0
 800666e:	4770      	bx	lr
	return (motor == DEFAULT_MC) ? weasel_spi_readWriteByte(data, lastTransfer) : 0;
 8006670:	4611      	mov	r1, r2
 8006672:	4618      	mov	r0, r3
 8006674:	f7fd bc32 	b.w	8003edc <weasel_spi_readWriteByte>

08006678 <tmc6200_readwriteByte>:
	return (motor == DEFAULT_DRV) ? dragon_spi_readWriteByte(data, lastTransfer) : 0;
 8006678:	2801      	cmp	r0, #1
{
 800667a:	460b      	mov	r3, r1
	return (motor == DEFAULT_DRV) ? dragon_spi_readWriteByte(data, lastTransfer) : 0;
 800667c:	d001      	beq.n	8006682 <tmc6200_readwriteByte+0xa>
}
 800667e:	2000      	movs	r0, #0
 8006680:	4770      	bx	lr
	return (motor == DEFAULT_DRV) ? dragon_spi_readWriteByte(data, lastTransfer) : 0;
 8006682:	4611      	mov	r1, r2
 8006684:	4618      	mov	r0, r3
 8006686:	f7fd bc4d 	b.w	8003f24 <dragon_spi_readWriteByte>
 800668a:	bf00      	nop

0800668c <tmcl_rotateLeft>:
	bldc_setTargetVelocity(-ActualCommand.Value.Int32);
 800668c:	4b02      	ldr	r3, [pc, #8]	; (8006698 <tmcl_rotateLeft+0xc>)
 800668e:	6858      	ldr	r0, [r3, #4]
 8006690:	4240      	negs	r0, r0
 8006692:	f000 bb2b 	b.w	8006cec <bldc_setTargetVelocity>
 8006696:	bf00      	nop
 8006698:	20000324 	.word	0x20000324

0800669c <tmcl_rotateRight>:
	bldc_setTargetVelocity(ActualCommand.Value.Int32);
 800669c:	4b01      	ldr	r3, [pc, #4]	; (80066a4 <tmcl_rotateRight+0x8>)
 800669e:	6858      	ldr	r0, [r3, #4]
 80066a0:	f000 bb24 	b.w	8006cec <bldc_setTargetVelocity>
 80066a4:	20000324 	.word	0x20000324

080066a8 <tmcl_motorStop>:
	bldc_stopMotor();
 80066a8:	f000 bd54 	b.w	8007154 <bldc_stopMotor>

080066ac <tmcl_init>:
void tmcl_init() {}
 80066ac:	4770      	bx	lr
 80066ae:	bf00      	nop

080066b0 <tmcl_handleAxisParameter>:
	if(ActualCommand.Motor == 0)
 80066b0:	4b03      	ldr	r3, [pc, #12]	; (80066c0 <tmcl_handleAxisParameter+0x10>)
 80066b2:	789a      	ldrb	r2, [r3, #2]
 80066b4:	b90a      	cbnz	r2, 80066ba <tmcl_handleAxisParameter+0xa>
 80066b6:	f7fe b991 	b.w	80049dc <tmcl_handleAxisParameter.part.0>
		ActualReply.Status = REPLY_INVALID_VALUE;
 80066ba:	2204      	movs	r2, #4
 80066bc:	721a      	strb	r2, [r3, #8]
}
 80066be:	4770      	bx	lr
 80066c0:	20000324 	.word	0x20000324

080066c4 <tmcl_handleGlobalParameter>:
	if (ActualCommand.Motor == 0)	// module config values
 80066c4:	4b02      	ldr	r3, [pc, #8]	; (80066d0 <tmcl_handleGlobalParameter+0xc>)
 80066c6:	789b      	ldrb	r3, [r3, #2]
 80066c8:	b903      	cbnz	r3, 80066cc <tmcl_handleGlobalParameter+0x8>
 80066ca:	e725      	b.n	8006518 <tmcl_handleGlobalParameter.part.0>
}
 80066cc:	4770      	bx	lr
 80066ce:	bf00      	nop
 80066d0:	20000324 	.word	0x20000324

080066d4 <tmcl_setOutput>:

/* TMCL command SIO */
void tmcl_setOutput()
{
	switch(ActualCommand.Motor)
 80066d4:	4b06      	ldr	r3, [pc, #24]	; (80066f0 <tmcl_setOutput+0x1c>)
 80066d6:	789a      	ldrb	r2, [r3, #2]
 80066d8:	2a02      	cmp	r2, #2
 80066da:	d002      	beq.n	80066e2 <tmcl_setOutput+0xe>
    			tmcm_clearModuleSpecificIOPin(ActualCommand.Type);
    		else
    			tmcm_setModuleSpecificIOPin(ActualCommand.Type);
    		break;
    	default:
    		ActualReply.Status = REPLY_INVALID_VALUE;
 80066dc:	2204      	movs	r2, #4
 80066de:	721a      	strb	r2, [r3, #8]
    		break;
	}
}
 80066e0:	4770      	bx	lr
    		if(ActualCommand.Value.Int32 == 0)
 80066e2:	685a      	ldr	r2, [r3, #4]
    			tmcm_clearModuleSpecificIOPin(ActualCommand.Type);
 80066e4:	7858      	ldrb	r0, [r3, #1]
    		if(ActualCommand.Value.Int32 == 0)
 80066e6:	b90a      	cbnz	r2, 80066ec <tmcl_setOutput+0x18>
    			tmcm_clearModuleSpecificIOPin(ActualCommand.Type);
 80066e8:	f7fc bf20 	b.w	800352c <tmcm_clearModuleSpecificIOPin>
    			tmcm_setModuleSpecificIOPin(ActualCommand.Type);
 80066ec:	f7fc bf46 	b.w	800357c <tmcm_setModuleSpecificIOPin>
 80066f0:	20000324 	.word	0x20000324

080066f4 <tmcl_getInput>:

/* TMCL command GIO */
void tmcl_getInput()
{
 80066f4:	b510      	push	{r4, lr}
	switch(ActualCommand.Motor)
 80066f6:	4c0c      	ldr	r4, [pc, #48]	; (8006728 <tmcl_getInput+0x34>)
 80066f8:	78a3      	ldrb	r3, [r4, #2]
 80066fa:	2b01      	cmp	r3, #1
 80066fc:	d005      	beq.n	800670a <tmcl_getInput+0x16>
 80066fe:	2b02      	cmp	r3, #2
 8006700:	d00d      	beq.n	800671e <tmcl_getInput+0x2a>
 8006702:	b13b      	cbz	r3, 8006714 <tmcl_getInput+0x20>
    		break;
    	case 2: // digital outputs
    		ActualReply.Value.Int32 = tmcm_getModuleSpecificIOPinStatus(ActualCommand.Type);
    		break;
    	default:
    		ActualReply.Status = REPLY_INVALID_VALUE;
 8006704:	2304      	movs	r3, #4
 8006706:	7223      	strb	r3, [r4, #8]
    		break;
	}
}
 8006708:	bd10      	pop	{r4, pc}
    		ActualReply.Value.Int32 = tmcm_getModuleSpecificADCValue(ActualCommand.Type);
 800670a:	7860      	ldrb	r0, [r4, #1]
 800670c:	f7fc ffcc 	bl	80036a8 <tmcm_getModuleSpecificADCValue>
 8006710:	60e0      	str	r0, [r4, #12]
}
 8006712:	bd10      	pop	{r4, pc}
			ActualReply.Value.Int32 = tmcm_getModuleSpecificIOPin(ActualCommand.Type);
 8006714:	7860      	ldrb	r0, [r4, #1]
 8006716:	f7fc ff59 	bl	80035cc <tmcm_getModuleSpecificIOPin>
 800671a:	60e0      	str	r0, [r4, #12]
}
 800671c:	bd10      	pop	{r4, pc}
    		ActualReply.Value.Int32 = tmcm_getModuleSpecificIOPinStatus(ActualCommand.Type);
 800671e:	7860      	ldrb	r0, [r4, #1]
 8006720:	f7fc ff9c 	bl	800365c <tmcm_getModuleSpecificIOPinStatus>
 8006724:	60e0      	str	r0, [r4, #12]
}
 8006726:	bd10      	pop	{r4, pc}
 8006728:	20000324 	.word	0x20000324

0800672c <tmcl_getVersion>:
/* TMCL command 136 (Get Version) */
void tmcl_getVersion()
{
	uint32_t i;

	switch(ActualCommand.Type)
 800672c:	490f      	ldr	r1, [pc, #60]	; (800676c <tmcl_getVersion+0x40>)
 800672e:	784b      	ldrb	r3, [r1, #1]
 8006730:	b123      	cbz	r3, 800673c <tmcl_getVersion+0x10>
 8006732:	2b01      	cmp	r3, #1
 8006734:	d016      	beq.n	8006764 <tmcl_getVersion+0x38>
			ActualReply.Value.Byte[2] = SW_TYPE_LOW;
			ActualReply.Value.Byte[1] = SW_VERSION_HIGH;
			ActualReply.Value.Byte[0] = SW_VERSION_LOW;
			break;
	    default:
	      ActualReply.Status = REPLY_WRONG_TYPE;
 8006736:	2303      	movs	r3, #3
 8006738:	720b      	strb	r3, [r1, #8]
	      break;
	}
}
 800673a:	4770      	bx	lr
			TMCLReplyFormat = RF_SPECIAL;
 800673c:	f04f 0c01 	mov.w	ip, #1
				SpecialReply[i+1]=VersionString[i];
 8006740:	4a0b      	ldr	r2, [pc, #44]	; (8006770 <tmcl_getVersion+0x44>)
			SpecialReply[0] = moduleConfig.serialHostAddress;
 8006742:	4b0c      	ldr	r3, [pc, #48]	; (8006774 <tmcl_getVersion+0x48>)
				SpecialReply[i+1]=VersionString[i];
 8006744:	6810      	ldr	r0, [r2, #0]
			SpecialReply[0] = moduleConfig.serialHostAddress;
 8006746:	789b      	ldrb	r3, [r3, #2]
 8006748:	f101 0215 	add.w	r2, r1, #21
 800674c:	750b      	strb	r3, [r1, #20]
			TMCLReplyFormat = RF_SPECIAL;
 800674e:	f881 c010 	strb.w	ip, [r1, #16]
			for(i=0; i<8; i++)
 8006752:	1e43      	subs	r3, r0, #1
 8006754:	3007      	adds	r0, #7
				SpecialReply[i+1]=VersionString[i];
 8006756:	f813 1f01 	ldrb.w	r1, [r3, #1]!
			for(i=0; i<8; i++)
 800675a:	4283      	cmp	r3, r0
				SpecialReply[i+1]=VersionString[i];
 800675c:	f802 1b01 	strb.w	r1, [r2], #1
			for(i=0; i<8; i++)
 8006760:	d1f9      	bne.n	8006756 <tmcl_getVersion+0x2a>
 8006762:	4770      	bx	lr
			ActualReply.Value.Byte[0] = SW_VERSION_LOW;
 8006764:	4b04      	ldr	r3, [pc, #16]	; (8006778 <tmcl_getVersion+0x4c>)
 8006766:	60cb      	str	r3, [r1, #12]
			break;
 8006768:	4770      	bx	lr
 800676a:	bf00      	nop
 800676c:	20000324 	.word	0x20000324
 8006770:	20000008 	.word	0x20000008
 8006774:	20000090 	.word	0x20000090
 8006778:	06520100 	.word	0x06520100

0800677c <tmcl_boot>:

/* special command to switch to bootloader mode */
void tmcl_boot()
{
	if(ActualCommand.Type==0x81 && ActualCommand.Motor==0x92 &&
 800677c:	4a12      	ldr	r2, [pc, #72]	; (80067c8 <tmcl_boot+0x4c>)
{
 800677e:	b508      	push	{r3, lr}
	if(ActualCommand.Type==0x81 && ActualCommand.Motor==0x92 &&
 8006780:	6813      	ldr	r3, [r2, #0]
 8006782:	4912      	ldr	r1, [pc, #72]	; (80067cc <tmcl_boot+0x50>)
 8006784:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006788:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800678c:	428b      	cmp	r3, r1
 800678e:	d000      	beq.n	8006792 <tmcl_boot+0x16>
		DMA_Cmd(DMA1_Channel1, DISABLE);
		DMA_DeInit(DMA1_Channel1);
		ADC_DeInit(ADC1);
		io_resetCPU(false);
	}
}
 8006790:	bd08      	pop	{r3, pc}
			ActualCommand.Value.Byte[1]==0xc5 && ActualCommand.Value.Byte[0]==0xd6)
 8006792:	4b0f      	ldr	r3, [pc, #60]	; (80067d0 <tmcl_boot+0x54>)
 8006794:	6852      	ldr	r2, [r2, #4]
 8006796:	429a      	cmp	r2, r3
 8006798:	d1fa      	bne.n	8006790 <tmcl_boot+0x14>
		io_disableInterrupts();
 800679a:	f7fd ffc5 	bl	8004728 <io_disableInterrupts>
		NVIC_DeInit();
 800679e:	f7fa fcd9 	bl	8001154 <NVIC_DeInit>
		SysTick_ITConfig(DISABLE);
 80067a2:	2000      	movs	r0, #0
 80067a4:	f7fc fae4 	bl	8002d70 <SysTick_ITConfig>
		DMA_Cmd(DMA1_Channel1, DISABLE);
 80067a8:	2100      	movs	r1, #0
 80067aa:	480a      	ldr	r0, [pc, #40]	; (80067d4 <tmcl_boot+0x58>)
 80067ac:	f7fa fb28 	bl	8000e00 <DMA_Cmd>
		DMA_DeInit(DMA1_Channel1);
 80067b0:	4808      	ldr	r0, [pc, #32]	; (80067d4 <tmcl_boot+0x58>)
 80067b2:	f7fa fa6d 	bl	8000c90 <DMA_DeInit>
		ADC_DeInit(ADC1);
 80067b6:	4808      	ldr	r0, [pc, #32]	; (80067d8 <tmcl_boot+0x5c>)
 80067b8:	f7fa f8aa 	bl	8000910 <ADC_DeInit>
}
 80067bc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		io_resetCPU(false);
 80067c0:	2000      	movs	r0, #0
 80067c2:	f7fd bfa9 	b.w	8004718 <io_resetCPU>
 80067c6:	bf00      	nop
 80067c8:	20000324 	.word	0x20000324
 80067cc:	00928100 	.word	0x00928100
 80067d0:	a3b4c5d6 	.word	0xa3b4c5d6
 80067d4:	40020008 	.word	0x40020008
 80067d8:	40012400 	.word	0x40012400

080067dc <tmcl_executeActualCommand>:
	ActualReply.Status = REPLY_OK;
 80067dc:	2264      	movs	r2, #100	; 0x64
{
 80067de:	b510      	push	{r4, lr}
	ActualReply.Opcode = ActualCommand.Opcode;
 80067e0:	4c57      	ldr	r4, [pc, #348]	; (8006940 <tmcl_executeActualCommand+0x164>)
 80067e2:	7823      	ldrb	r3, [r4, #0]
	ActualReply.Value.Int32 = ActualCommand.Value.Int32;
 80067e4:	6860      	ldr	r0, [r4, #4]
	switch(ActualCommand.Opcode)
 80067e6:	2b0f      	cmp	r3, #15
	ActualReply.Opcode = ActualCommand.Opcode;
 80067e8:	7263      	strb	r3, [r4, #9]
	ActualReply.Value.Int32 = ActualCommand.Value.Int32;
 80067ea:	60e0      	str	r0, [r4, #12]
	ActualReply.Status = REPLY_OK;
 80067ec:	7222      	strb	r2, [r4, #8]
	switch(ActualCommand.Opcode)
 80067ee:	d80f      	bhi.n	8006810 <tmcl_executeActualCommand+0x34>
 80067f0:	b33b      	cbz	r3, 8006842 <tmcl_executeActualCommand+0x66>
 80067f2:	f103 3cff 	add.w	ip, r3, #4294967295
 80067f6:	f1bc 0f0e 	cmp.w	ip, #14
 80067fa:	d822      	bhi.n	8006842 <tmcl_executeActualCommand+0x66>
 80067fc:	e8df f00c 	tbb	[pc, ip]
 8006800:	216c6364 	.word	0x216c6364
 8006804:	24242424 	.word	0x24242424
 8006808:	2c2c2c2c 	.word	0x2c2c2c2c
 800680c:	7021      	.short	0x7021
 800680e:	68          	.byte	0x68
 800680f:	00          	.byte	0x00
 8006810:	2b94      	cmp	r3, #148	; 0x94
 8006812:	d80d      	bhi.n	8006830 <tmcl_executeActualCommand+0x54>
 8006814:	2b87      	cmp	r3, #135	; 0x87
 8006816:	d914      	bls.n	8006842 <tmcl_executeActualCommand+0x66>
 8006818:	3b88      	subs	r3, #136	; 0x88
 800681a:	2b0c      	cmp	r3, #12
 800681c:	d811      	bhi.n	8006842 <tmcl_executeActualCommand+0x66>
 800681e:	e8df f003 	tbb	[pc, r3]
 8006822:	2622      	.short	0x2622
 8006824:	10101010 	.word	0x10101010
 8006828:	10101010 	.word	0x10101010
 800682c:	103a      	.short	0x103a
 800682e:	47          	.byte	0x47
 800682f:	00          	.byte	0x00
 8006830:	2bf2      	cmp	r3, #242	; 0xf2
 8006832:	d05b      	beq.n	80068ec <tmcl_executeActualCommand+0x110>
 8006834:	2bff      	cmp	r3, #255	; 0xff
 8006836:	d104      	bne.n	8006842 <tmcl_executeActualCommand+0x66>

/* TMCL command 255 (Reset) */
void tmcl_softwareReset()
{
	if(ActualCommand.Value.Int32==1234)
 8006838:	f240 43d2 	movw	r3, #1234	; 0x4d2
 800683c:	4298      	cmp	r0, r3
 800683e:	d059      	beq.n	80068f4 <tmcl_executeActualCommand+0x118>
}
 8006840:	bd10      	pop	{r4, pc}
    		ActualReply.Status = REPLY_INVALID_CMD;
 8006842:	2302      	movs	r3, #2
 8006844:	7223      	strb	r3, [r4, #8]
}
 8006846:	bd10      	pop	{r4, pc}
	if(ActualCommand.Motor == 0)
 8006848:	78a2      	ldrb	r2, [r4, #2]
 800684a:	2a00      	cmp	r2, #0
 800684c:	d14b      	bne.n	80068e6 <tmcl_executeActualCommand+0x10a>
}
 800684e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006852:	4618      	mov	r0, r3
 8006854:	f7fe b8c2 	b.w	80049dc <tmcl_handleAxisParameter.part.0>
	if (ActualCommand.Motor == 0)	// module config values
 8006858:	78a2      	ldrb	r2, [r4, #2]
 800685a:	2a00      	cmp	r2, #0
 800685c:	d1f0      	bne.n	8006840 <tmcl_executeActualCommand+0x64>
}
 800685e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006862:	4618      	mov	r0, r3
 8006864:	e658      	b.n	8006518 <tmcl_handleGlobalParameter.part.0>
 8006866:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    		tmcl_getVersion();
 800686a:	f7ff bf5f 	b.w	800672c <tmcl_getVersion>
}

/* reset to factory defaults */
void tmcl_factoryDefault()
{
	if((ActualCommand.Type==0) && (ActualCommand.Motor==0) && (ActualCommand.Value.Int32==1234))
 800686e:	6821      	ldr	r1, [r4, #0]
 8006870:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8006874:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8006878:	2900      	cmp	r1, #0
 800687a:	d1e1      	bne.n	8006840 <tmcl_executeActualCommand+0x64>
 800687c:	f240 43d2 	movw	r3, #1234	; 0x4d2
 8006880:	4298      	cmp	r0, r3
 8006882:	d1dd      	bne.n	8006840 <tmcl_executeActualCommand+0x64>
	{
		eeprom_writeConfigByte(TMCM_ADDR_EEPROM_MAGIC, 0);
 8006884:	f240 70ff 	movw	r0, #2047	; 0x7ff
 8006888:	f7fd fcc2 	bl	8004210 <eeprom_writeConfigByte>
}
 800688c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		io_resetCPU(true);
 8006890:	2001      	movs	r0, #1
 8006892:	f7fd bf41 	b.w	8004718 <io_resetCPU>
			if (ActualCommand.Motor == 0)
 8006896:	78a3      	ldrb	r3, [r4, #2]
 8006898:	2b00      	cmp	r3, #0
 800689a:	d039      	beq.n	8006910 <tmcl_executeActualCommand+0x134>
			else if (ActualCommand.Motor == 1)
 800689c:	2b01      	cmp	r3, #1
 800689e:	d043      	beq.n	8006928 <tmcl_executeActualCommand+0x14c>
			else if (ActualCommand.Motor == 2)
 80068a0:	2b02      	cmp	r3, #2
 80068a2:	d1cd      	bne.n	8006840 <tmcl_executeActualCommand+0x64>
				LIS2DH12_spi_writeInt(ActualCommand.Type, ActualCommand.Value.Int32);
 80068a4:	4601      	mov	r1, r0
 80068a6:	7860      	ldrb	r0, [r4, #1]
}
 80068a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				LIS2DH12_spi_writeInt(ActualCommand.Type, ActualCommand.Value.Int32);
 80068ac:	f7fd be4c 	b.w	8004548 <LIS2DH12_spi_writeInt>
			if (ActualCommand.Motor == 0)
 80068b0:	78a0      	ldrb	r0, [r4, #2]
 80068b2:	b340      	cbz	r0, 8006906 <tmcl_executeActualCommand+0x12a>
			else if (ActualCommand.Motor == 1)
 80068b4:	2801      	cmp	r0, #1
 80068b6:	d03e      	beq.n	8006936 <tmcl_executeActualCommand+0x15a>
			else if (ActualCommand.Motor == 2)
 80068b8:	2802      	cmp	r0, #2
 80068ba:	d1c1      	bne.n	8006840 <tmcl_executeActualCommand+0x64>
				ActualReply.Value.Int32 = LIS2DH12_spi_readInt(ActualCommand.Type);
 80068bc:	7860      	ldrb	r0, [r4, #1]
 80068be:	f7fd fe51 	bl	8004564 <LIS2DH12_spi_readInt>
 80068c2:	60e0      	str	r0, [r4, #12]
}
 80068c4:	bd10      	pop	{r4, pc}
	bldc_setTargetVelocity(-ActualCommand.Value.Int32);
 80068c6:	4240      	negs	r0, r0
}
 80068c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	bldc_setTargetVelocity(-ActualCommand.Value.Int32);
 80068cc:	f000 ba0e 	b.w	8006cec <bldc_setTargetVelocity>
}
 80068d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    	    tmcl_getInput();
 80068d4:	f7ff bf0e 	b.w	80066f4 <tmcl_getInput>
}
 80068d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	bldc_stopMotor();
 80068dc:	f000 bc3a 	b.w	8007154 <bldc_stopMotor>
	switch(ActualCommand.Motor)
 80068e0:	78a3      	ldrb	r3, [r4, #2]
 80068e2:	2b02      	cmp	r3, #2
 80068e4:	d009      	beq.n	80068fa <tmcl_executeActualCommand+0x11e>
    		ActualReply.Status = REPLY_INVALID_VALUE;
 80068e6:	2304      	movs	r3, #4
 80068e8:	7223      	strb	r3, [r4, #8]
}
 80068ea:	bd10      	pop	{r4, pc}
 80068ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    		tmcl_boot();
 80068f0:	f7ff bf44 	b.w	800677c <tmcl_boot>
		ResetRequested = true;
 80068f4:	2301      	movs	r3, #1
 80068f6:	7763      	strb	r3, [r4, #29]
}
 80068f8:	bd10      	pop	{r4, pc}
    		if(ActualCommand.Value.Int32 == 0)
 80068fa:	b980      	cbnz	r0, 800691e <tmcl_executeActualCommand+0x142>
    			tmcm_clearModuleSpecificIOPin(ActualCommand.Type);
 80068fc:	7860      	ldrb	r0, [r4, #1]
}
 80068fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    			tmcm_clearModuleSpecificIOPin(ActualCommand.Type);
 8006902:	f7fc be13 	b.w	800352c <tmcm_clearModuleSpecificIOPin>
        		ActualReply.Value.Int32 = tmc4671_readInt(ActualCommand.Motor, ActualCommand.Type);
 8006906:	7861      	ldrb	r1, [r4, #1]
 8006908:	f002 f834 	bl	8008974 <tmc4671_readInt>
 800690c:	60e0      	str	r0, [r4, #12]
}
 800690e:	bd10      	pop	{r4, pc}
				tmc4671_writeInt(ActualCommand.Motor, ActualCommand.Type, ActualCommand.Value.Int32);
 8006910:	4602      	mov	r2, r0
 8006912:	7861      	ldrb	r1, [r4, #1]
 8006914:	4618      	mov	r0, r3
}
 8006916:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				tmc4671_writeInt(ActualCommand.Motor, ActualCommand.Type, ActualCommand.Value.Int32);
 800691a:	f002 b851 	b.w	80089c0 <tmc4671_writeInt>
    			tmcm_setModuleSpecificIOPin(ActualCommand.Type);
 800691e:	7860      	ldrb	r0, [r4, #1]
}
 8006920:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    			tmcm_setModuleSpecificIOPin(ActualCommand.Type);
 8006924:	f7fc be2a 	b.w	800357c <tmcm_setModuleSpecificIOPin>
    			tmc6200_writeInt(ActualCommand.Motor, ActualCommand.Type, ActualCommand.Value.Int32);
 8006928:	4602      	mov	r2, r0
 800692a:	7861      	ldrb	r1, [r4, #1]
 800692c:	4618      	mov	r0, r3
}
 800692e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    			tmc6200_writeInt(ActualCommand.Motor, ActualCommand.Type, ActualCommand.Value.Int32);
 8006932:	f002 bcad 	b.w	8009290 <tmc6200_writeInt>
				ActualReply.Value.Int32 = tmc6200_readInt(DEFAULT_DRV, ActualCommand.Type);
 8006936:	7861      	ldrb	r1, [r4, #1]
 8006938:	f002 fc84 	bl	8009244 <tmc6200_readInt>
 800693c:	60e0      	str	r0, [r4, #12]
}
 800693e:	bd10      	pop	{r4, pc}
 8006940:	20000324 	.word	0x20000324

08006944 <tmcl_processCommand>:
{
 8006944:	b5f0      	push	{r4, r5, r6, r7, lr}
	if(TMCLCommandState == TCS_CAN7 || TMCLCommandState == TCS_CAN8)  // CAN reply
 8006946:	4c86      	ldr	r4, [pc, #536]	; (8006b60 <tmcl_processCommand+0x21c>)
{
 8006948:	b087      	sub	sp, #28
	if(TMCLCommandState == TCS_CAN7 || TMCLCommandState == TCS_CAN8)  // CAN reply
 800694a:	7fa3      	ldrb	r3, [r4, #30]
 800694c:	1e5a      	subs	r2, r3, #1
 800694e:	2a01      	cmp	r2, #1
 8006950:	d94a      	bls.n	80069e8 <tmcl_processCommand+0xa4>
 8006952:	ad02      	add	r5, sp, #8
    if(TMCLCommandState==TCS_UART)  // UART reply
 8006954:	2b03      	cmp	r3, #3
 8006956:	d037      	beq.n	80069c8 <tmcl_processCommand+0x84>
    else if(TMCLCommandState==TCS_UART_ERROR)  // last command had a wrong checksum
 8006958:	2b04      	cmp	r3, #4
 800695a:	f000 80ba 	beq.w	8006ad2 <tmcl_processCommand+0x18e>
  	TMCLCommandState = TCS_IDLE;
 800695e:	2300      	movs	r3, #0
  	if(ResetRequested)
 8006960:	7f62      	ldrb	r2, [r4, #29]
  	TMCLCommandState = TCS_IDLE;
 8006962:	77a3      	strb	r3, [r4, #30]
  	TMCLReplyFormat = RF_STANDARD;
 8006964:	7423      	strb	r3, [r4, #16]
  	if(ResetRequested)
 8006966:	2a00      	cmp	r2, #0
 8006968:	f040 8097 	bne.w	8006a9a <tmcl_processCommand+0x156>
  	if(can_getMessage(&CanFrame))  // new CAN request
 800696c:	4628      	mov	r0, r5
 800696e:	f7fd fa25 	bl	8003dbc <can_getMessage>
 8006972:	b1d8      	cbz	r0, 80069ac <tmcl_processCommand+0x68>
  		ActualCommand.Value.Byte[2] = CanFrame.Data[4];
 8006974:	f89d 3014 	ldrb.w	r3, [sp, #20]
  		ActualCommand.Motor = CanFrame.Data[2];
 8006978:	f89d 1012 	ldrb.w	r1, [sp, #18]
  		ActualCommand.Value.Byte[2] = CanFrame.Data[4];
 800697c:	71a3      	strb	r3, [r4, #6]
  		if(CanFrame.Dlc == 7)
 800697e:	f89d 3008 	ldrb.w	r3, [sp, #8]
  		ActualCommand.Opcode = CanFrame.Data[0];
 8006982:	f8bd 0010 	ldrh.w	r0, [sp, #16]
  		if(CanFrame.Dlc == 7)
 8006986:	2b07      	cmp	r3, #7
  			TMCLCommandState = TCS_CAN7;
 8006988:	bf0c      	ite	eq
 800698a:	2301      	moveq	r3, #1
  			TMCLCommandState = TCS_CAN8;
 800698c:	2302      	movne	r3, #2
  		ActualCommand.Value.Byte[3] = CanFrame.Data[3];
 800698e:	f89d 2013 	ldrb.w	r2, [sp, #19]
  		ActualCommand.Opcode = CanFrame.Data[0];
 8006992:	8020      	strh	r0, [r4, #0]
  		ActualCommand.Motor = CanFrame.Data[2];
 8006994:	70a1      	strb	r1, [r4, #2]
  		ActualCommand.Value.Byte[1] = CanFrame.Data[5];
 8006996:	f89d 0015 	ldrb.w	r0, [sp, #21]
  		ActualCommand.Value.Byte[0] = CanFrame.Data[6];
 800699a:	f89d 1016 	ldrb.w	r1, [sp, #22]
  		ActualCommand.Value.Byte[3] = CanFrame.Data[3];
 800699e:	71e2      	strb	r2, [r4, #7]
  		ExtendedCANFrame = CanFrame.Ext;
 80069a0:	f89d 2009 	ldrb.w	r2, [sp, #9]
  		ActualCommand.Value.Byte[1] = CanFrame.Data[5];
 80069a4:	7160      	strb	r0, [r4, #5]
  		ActualCommand.Value.Byte[0] = CanFrame.Data[6];
 80069a6:	7121      	strb	r1, [r4, #4]
  		ExtendedCANFrame = CanFrame.Ext;
 80069a8:	77e2      	strb	r2, [r4, #31]
  			TMCLCommandState = TCS_CAN8;
 80069aa:	77a3      	strb	r3, [r4, #30]
  	if(uart_read((char *)&Byte))  // new UART request available?
 80069ac:	f10d 0007 	add.w	r0, sp, #7
 80069b0:	f7fd fc08 	bl	80041c4 <uart_read>
 80069b4:	2800      	cmp	r0, #0
 80069b6:	d148      	bne.n	8006a4a <tmcl_processCommand+0x106>
  	if(TMCLCommandState!=TCS_IDLE && TMCLCommandState!=TCS_UART_ERROR)
 80069b8:	7fa3      	ldrb	r3, [r4, #30]
 80069ba:	f013 0ffb 	tst.w	r3, #251	; 0xfb
 80069be:	d001      	beq.n	80069c4 <tmcl_processCommand+0x80>
  		tmcl_executeActualCommand();
 80069c0:	f7ff ff0c 	bl	80067dc <tmcl_executeActualCommand>
}
 80069c4:	b007      	add	sp, #28
 80069c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    	if(TMCLReplyFormat==RF_STANDARD)
 80069c8:	7c23      	ldrb	r3, [r4, #16]
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	f000 80a6 	beq.w	8006b1c <tmcl_processCommand+0x1d8>
    	else if(TMCLReplyFormat==RF_SPECIAL)
 80069d0:	2b01      	cmp	r3, #1
 80069d2:	d1c4      	bne.n	800695e <tmcl_processCommand+0x1a>
 80069d4:	4e63      	ldr	r6, [pc, #396]	; (8006b64 <tmcl_processCommand+0x220>)
 80069d6:	f106 0709 	add.w	r7, r6, #9
    			uart_write(SpecialReply[i]);
 80069da:	f816 0f01 	ldrb.w	r0, [r6, #1]!
 80069de:	f7fd fbd1 	bl	8004184 <uart_write>
    		for(i=0; i<9; i++)
 80069e2:	42be      	cmp	r6, r7
 80069e4:	d1f9      	bne.n	80069da <tmcl_processCommand+0x96>
 80069e6:	e7ba      	b.n	800695e <tmcl_processCommand+0x1a>
    	CanFrame.Dlc = (TMCLCommandState == TCS_CAN7 ? 7:8);
 80069e8:	2b01      	cmp	r3, #1
 80069ea:	bf14      	ite	ne
 80069ec:	2008      	movne	r0, #8
 80069ee:	2007      	moveq	r0, #7
    	CanFrame.Rtr = false;
 80069f0:	2100      	movs	r1, #0
    	CanFrame.Id = moduleConfig.CANSendID;
 80069f2:	4a5d      	ldr	r2, [pc, #372]	; (8006b68 <tmcl_processCommand+0x224>)
    	CanFrame.Dlc = (TMCLCommandState == TCS_CAN7 ? 7:8);
 80069f4:	f88d 0008 	strb.w	r0, [sp, #8]
    	CanFrame.Id = moduleConfig.CANSendID;
 80069f8:	6893      	ldr	r3, [r2, #8]
    	CanFrame.Rtr = false;
 80069fa:	f88d 100a 	strb.w	r1, [sp, #10]
    	CanFrame.Id = moduleConfig.CANSendID;
 80069fe:	9303      	str	r3, [sp, #12]
    	CanFrame.Ext = ExtendedCANFrame;
 8006a00:	7fe3      	ldrb	r3, [r4, #31]
 8006a02:	f88d 3009 	strb.w	r3, [sp, #9]
    	if(TMCLReplyFormat == RF_STANDARD)
 8006a06:	7c23      	ldrb	r3, [r4, #16]
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d14d      	bne.n	8006aa8 <tmcl_processCommand+0x164>
    		CanFrame.Data[0] = moduleConfig.CANReceiveID & 0xff;
 8006a0c:	6850      	ldr	r0, [r2, #4]
    		CanFrame.Data[1] = ActualReply.Status;
 8006a0e:	7a22      	ldrb	r2, [r4, #8]
    		CanFrame.Data[2] = ActualReply.Opcode;
 8006a10:	7a61      	ldrb	r1, [r4, #9]
    		CanFrame.Data[1] = ActualReply.Status;
 8006a12:	f88d 2011 	strb.w	r2, [sp, #17]
    		CanFrame.Data[3] = ActualReply.Value.Byte[3];
 8006a16:	7be2      	ldrb	r2, [r4, #15]
    		CanFrame.Data[0] = moduleConfig.CANReceiveID & 0xff;
 8006a18:	f88d 0010 	strb.w	r0, [sp, #16]
    		CanFrame.Data[2] = ActualReply.Opcode;
 8006a1c:	f88d 1012 	strb.w	r1, [sp, #18]
    		CanFrame.Data[4] = ActualReply.Value.Byte[2];
 8006a20:	7ba0      	ldrb	r0, [r4, #14]
    		CanFrame.Data[5] = ActualReply.Value.Byte[1];
 8006a22:	7b61      	ldrb	r1, [r4, #13]
    		CanFrame.Data[3] = ActualReply.Value.Byte[3];
 8006a24:	f88d 2013 	strb.w	r2, [sp, #19]
    		CanFrame.Data[6] = ActualReply.Value.Byte[0];
 8006a28:	7b22      	ldrb	r2, [r4, #12]
    		CanFrame.Data[4] = ActualReply.Value.Byte[2];
 8006a2a:	f88d 0014 	strb.w	r0, [sp, #20]
    		CanFrame.Data[5] = ActualReply.Value.Byte[1];
 8006a2e:	f88d 1015 	strb.w	r1, [sp, #21]
    		CanFrame.Data[6] = ActualReply.Value.Byte[0];
 8006a32:	f88d 2016 	strb.w	r2, [sp, #22]
    		CanFrame.Data[7] = 0;
 8006a36:	f88d 3017 	strb.w	r3, [sp, #23]
    		if(!can_sendMessage(&CanFrame)) return;
 8006a3a:	ad02      	add	r5, sp, #8
 8006a3c:	4628      	mov	r0, r5
 8006a3e:	f7fd f96d 	bl	8003d1c <can_sendMessage>
 8006a42:	2800      	cmp	r0, #0
 8006a44:	d0be      	beq.n	80069c4 <tmcl_processCommand+0x80>
    if(TMCLCommandState==TCS_UART)  // UART reply
 8006a46:	7fa3      	ldrb	r3, [r4, #30]
 8006a48:	e784      	b.n	8006954 <tmcl_processCommand+0x10>
  		if(uart_checkTimeout())
 8006a4a:	f7fd fbd3 	bl	80041f4 <uart_checkTimeout>
 8006a4e:	bb88      	cbnz	r0, 8006ab4 <tmcl_processCommand+0x170>
  		UARTCmd[UARTCount++] = Byte;
 8006a50:	f894 2020 	ldrb.w	r2, [r4, #32]
 8006a54:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8006a58:	1c53      	adds	r3, r2, #1
 8006a5a:	b2db      	uxtb	r3, r3
 8006a5c:	4422      	add	r2, r4
  		if(UARTCount==9)  // Nine bytes have been received without timeout
 8006a5e:	2b09      	cmp	r3, #9
  		UARTCmd[UARTCount++] = Byte;
 8006a60:	f884 3020 	strb.w	r3, [r4, #32]
 8006a64:	f882 1024 	strb.w	r1, [r2, #36]	; 0x24
  		if(UARTCount==9)  // Nine bytes have been received without timeout
 8006a68:	d1a6      	bne.n	80069b8 <tmcl_processCommand+0x74>
  			if(UARTCmd[0] == moduleConfig.serialModuleAddress)  // is this our address?
 8006a6a:	4b3f      	ldr	r3, [pc, #252]	; (8006b68 <tmcl_processCommand+0x224>)
 8006a6c:	f894 2024 	ldrb.w	r2, [r4, #36]	; 0x24
 8006a70:	785b      	ldrb	r3, [r3, #1]
  			UARTCount=0;
 8006a72:	f884 0020 	strb.w	r0, [r4, #32]
  			if(UARTCmd[0] == moduleConfig.serialModuleAddress)  // is this our address?
 8006a76:	4293      	cmp	r3, r2
 8006a78:	d19e      	bne.n	80069b8 <tmcl_processCommand+0x74>
 8006a7a:	4b3c      	ldr	r3, [pc, #240]	; (8006b6c <tmcl_processCommand+0x228>)
 8006a7c:	1dd9      	adds	r1, r3, #7
 8006a7e:	e001      	b.n	8006a84 <tmcl_processCommand+0x140>
  					checksum += UARTCmd[i];
 8006a80:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006a84:	4410      	add	r0, r2
  				for(i=0; i<8; i++)
 8006a86:	428b      	cmp	r3, r1
  					checksum += UARTCmd[i];
 8006a88:	b2c0      	uxtb	r0, r0
  				for(i=0; i<8; i++)
 8006a8a:	d1f9      	bne.n	8006a80 <tmcl_processCommand+0x13c>
  				if(checksum==UARTCmd[8])  // checksum correct?
 8006a8c:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
 8006a90:	4283      	cmp	r3, r0
 8006a92:	d055      	beq.n	8006b40 <tmcl_processCommand+0x1fc>
  				else TMCLCommandState=TCS_UART_ERROR;  // checksum is wrong
 8006a94:	2304      	movs	r3, #4
 8006a96:	77a3      	strb	r3, [r4, #30]
  	if(TMCLCommandState!=TCS_IDLE && TMCLCommandState!=TCS_UART_ERROR)
 8006a98:	e794      	b.n	80069c4 <tmcl_processCommand+0x80>
  		wait(100);
 8006a9a:	2064      	movs	r0, #100	; 0x64
 8006a9c:	f7fd fed8 	bl	8004850 <wait>
  		io_resetCPU(true);
 8006aa0:	2001      	movs	r0, #1
 8006aa2:	f7fd fe39 	bl	8004718 <io_resetCPU>
 8006aa6:	e761      	b.n	800696c <tmcl_processCommand+0x28>
    	else if(TMCLReplyFormat == RF_SPECIAL)
 8006aa8:	2b01      	cmp	r3, #1
 8006aaa:	d00b      	beq.n	8006ac4 <tmcl_processCommand+0x180>
    	if(TMCLReplyFormat != RF_NO_REPLY)
 8006aac:	2b02      	cmp	r3, #2
 8006aae:	d1c4      	bne.n	8006a3a <tmcl_processCommand+0xf6>
 8006ab0:	ad02      	add	r5, sp, #8
 8006ab2:	e754      	b.n	800695e <tmcl_processCommand+0x1a>
  		UARTCmd[UARTCount++] = Byte;
 8006ab4:	2301      	movs	r3, #1
 8006ab6:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8006aba:	f884 3020 	strb.w	r3, [r4, #32]
 8006abe:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
  		if(UARTCount==9)  // Nine bytes have been received without timeout
 8006ac2:	e779      	b.n	80069b8 <tmcl_processCommand+0x74>
    			CanFrame.Data[i] = SpecialReply[i+1];
 8006ac4:	f8d4 0015 	ldr.w	r0, [r4, #21]
 8006ac8:	f8d4 1019 	ldr.w	r1, [r4, #25]
 8006acc:	ab04      	add	r3, sp, #16
 8006ace:	c303      	stmia	r3!, {r0, r1}
 8006ad0:	e7b3      	b.n	8006a3a <tmcl_processCommand+0xf6>
    	ActualReply.Status = REPLY_CHKERR;
 8006ad2:	2201      	movs	r2, #1
    	ActualReply.Value.Int32 = 0;
 8006ad4:	2300      	movs	r3, #0
    	uint8_t checksum = moduleConfig.serialHostAddress + moduleConfig.serialModuleAddress +
 8006ad6:	4f24      	ldr	r7, [pc, #144]	; (8006b68 <tmcl_processCommand+0x224>)
    	ActualReply.Status = REPLY_CHKERR;
 8006ad8:	8122      	strh	r2, [r4, #8]
    	uint8_t checksum = moduleConfig.serialHostAddress + moduleConfig.serialModuleAddress +
 8006ada:	78b8      	ldrb	r0, [r7, #2]
 8006adc:	787e      	ldrb	r6, [r7, #1]
    	ActualReply.Value.Int32 = 0;
 8006ade:	60e3      	str	r3, [r4, #12]
    	uint8_t checksum = moduleConfig.serialHostAddress + moduleConfig.serialModuleAddress +
 8006ae0:	4406      	add	r6, r0
 8006ae2:	4416      	add	r6, r2
 8006ae4:	b2f6      	uxtb	r6, r6
    	uart_write(moduleConfig.serialHostAddress);
 8006ae6:	f7fd fb4d 	bl	8004184 <uart_write>
    	uart_write(moduleConfig.serialModuleAddress);
 8006aea:	7878      	ldrb	r0, [r7, #1]
 8006aec:	f7fd fb4a 	bl	8004184 <uart_write>
    	uart_write(ActualReply.Status);
 8006af0:	7a20      	ldrb	r0, [r4, #8]
 8006af2:	f7fd fb47 	bl	8004184 <uart_write>
    	uart_write(ActualReply.Opcode);
 8006af6:	7a60      	ldrb	r0, [r4, #9]
 8006af8:	f7fd fb44 	bl	8004184 <uart_write>
    	uart_write(ActualReply.Value.Byte[3]);
 8006afc:	7be0      	ldrb	r0, [r4, #15]
 8006afe:	f7fd fb41 	bl	8004184 <uart_write>
    	uart_write(ActualReply.Value.Byte[2]);
 8006b02:	7ba0      	ldrb	r0, [r4, #14]
 8006b04:	f7fd fb3e 	bl	8004184 <uart_write>
    	uart_write(ActualReply.Value.Byte[1]);
 8006b08:	7b60      	ldrb	r0, [r4, #13]
 8006b0a:	f7fd fb3b 	bl	8004184 <uart_write>
    	uart_write(ActualReply.Value.Byte[0]);
 8006b0e:	7b20      	ldrb	r0, [r4, #12]
 8006b10:	f7fd fb38 	bl	8004184 <uart_write>
    	uart_write(checksum);
 8006b14:	4630      	mov	r0, r6
 8006b16:	f7fd fb35 	bl	8004184 <uart_write>
 8006b1a:	e720      	b.n	800695e <tmcl_processCommand+0x1a>
    		uint8_t checksum = moduleConfig.serialHostAddress+moduleConfig.serialModuleAddress+
 8006b1c:	4f12      	ldr	r7, [pc, #72]	; (8006b68 <tmcl_processCommand+0x224>)
 8006b1e:	7a26      	ldrb	r6, [r4, #8]
 8006b20:	78b8      	ldrb	r0, [r7, #2]
 8006b22:	787b      	ldrb	r3, [r7, #1]
 8006b24:	4403      	add	r3, r0
 8006b26:	441e      	add	r6, r3
    				ActualReply.Status+ActualReply.Opcode+
 8006b28:	7a63      	ldrb	r3, [r4, #9]
 8006b2a:	441e      	add	r6, r3
 8006b2c:	7be3      	ldrb	r3, [r4, #15]
 8006b2e:	441e      	add	r6, r3
					ActualReply.Value.Byte[3]+ActualReply.Value.Byte[2]+
 8006b30:	7ba3      	ldrb	r3, [r4, #14]
 8006b32:	441e      	add	r6, r3
 8006b34:	7b63      	ldrb	r3, [r4, #13]
 8006b36:	441e      	add	r6, r3
    		uint8_t checksum = moduleConfig.serialHostAddress+moduleConfig.serialModuleAddress+
 8006b38:	7b23      	ldrb	r3, [r4, #12]
 8006b3a:	441e      	add	r6, r3
 8006b3c:	b2f6      	uxtb	r6, r6
    		uart_write(moduleConfig.serialHostAddress);
 8006b3e:	e7d2      	b.n	8006ae6 <tmcl_processCommand+0x1a2>
 					TMCLCommandState = TCS_UART;
 8006b40:	2203      	movs	r2, #3
  					ActualCommand.Type=UARTCmd[2];
 8006b42:	f894 1026 	ldrb.w	r1, [r4, #38]	; 0x26
 8006b46:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  					ActualCommand.Opcode=UARTCmd[1];
 8006b48:	f894 0025 	ldrb.w	r0, [r4, #37]	; 0x25
  					ActualCommand.Type=UARTCmd[2];
 8006b4c:	7061      	strb	r1, [r4, #1]
  					ActualCommand.Motor=UARTCmd[3];
 8006b4e:	f894 1027 	ldrb.w	r1, [r4, #39]	; 0x27
 8006b52:	ba1b      	rev	r3, r3
  					ActualCommand.Opcode=UARTCmd[1];
 8006b54:	7020      	strb	r0, [r4, #0]
  					ActualCommand.Value.Byte[0]=UARTCmd[7];
 8006b56:	6063      	str	r3, [r4, #4]
  					ActualCommand.Motor=UARTCmd[3];
 8006b58:	70a1      	strb	r1, [r4, #2]
 					TMCLCommandState = TCS_UART;
 8006b5a:	77a2      	strb	r2, [r4, #30]
  	if(TMCLCommandState!=TCS_IDLE && TMCLCommandState!=TCS_UART_ERROR)
 8006b5c:	e730      	b.n	80069c0 <tmcl_processCommand+0x7c>
 8006b5e:	bf00      	nop
 8006b60:	20000324 	.word	0x20000324
 8006b64:	20000337 	.word	0x20000337
 8006b68:	20000090 	.word	0x20000090
 8006b6c:	20000349 	.word	0x20000349

08006b70 <tmcl_softwareReset>:
	if(ActualCommand.Value.Int32==1234)
 8006b70:	f240 42d2 	movw	r2, #1234	; 0x4d2
 8006b74:	4b03      	ldr	r3, [pc, #12]	; (8006b84 <tmcl_softwareReset+0x14>)
 8006b76:	6859      	ldr	r1, [r3, #4]
 8006b78:	4291      	cmp	r1, r2
		ResetRequested = true;
 8006b7a:	bf04      	itt	eq
 8006b7c:	2201      	moveq	r2, #1
 8006b7e:	775a      	strbeq	r2, [r3, #29]
}
 8006b80:	4770      	bx	lr
 8006b82:	bf00      	nop
 8006b84:	20000324 	.word	0x20000324

08006b88 <tmcl_factoryDefault>:
{
 8006b88:	b508      	push	{r3, lr}
	if((ActualCommand.Type==0) && (ActualCommand.Motor==0) && (ActualCommand.Value.Int32==1234))
 8006b8a:	4b0b      	ldr	r3, [pc, #44]	; (8006bb8 <tmcl_factoryDefault+0x30>)
 8006b8c:	6819      	ldr	r1, [r3, #0]
 8006b8e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8006b92:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8006b96:	b921      	cbnz	r1, 8006ba2 <tmcl_factoryDefault+0x1a>
 8006b98:	f240 42d2 	movw	r2, #1234	; 0x4d2
 8006b9c:	685b      	ldr	r3, [r3, #4]
 8006b9e:	4293      	cmp	r3, r2
 8006ba0:	d000      	beq.n	8006ba4 <tmcl_factoryDefault+0x1c>
	}
}
 8006ba2:	bd08      	pop	{r3, pc}
		eeprom_writeConfigByte(TMCM_ADDR_EEPROM_MAGIC, 0);
 8006ba4:	f240 70ff 	movw	r0, #2047	; 0x7ff
 8006ba8:	f7fd fb32 	bl	8004210 <eeprom_writeConfigByte>
}
 8006bac:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		io_resetCPU(true);
 8006bb0:	2001      	movs	r0, #1
 8006bb2:	f7fd bdb1 	b.w	8004718 <io_resetCPU>
 8006bb6:	bf00      	nop
 8006bb8:	20000324 	.word	0x20000324
 8006bbc:	00000000 	.word	0x00000000

08006bc0 <bldc_switchToMotionMode>:

	// motion mode
	uint32_t gMotionMode = STOP_MODE;

void bldc_switchToMotionMode(uint32_t mode)
{
 8006bc0:	b510      	push	{r4, lr}
 8006bc2:	4604      	mov	r4, r0
	flags_clearStatusFlag(STOP_MODE | TORQUE_MODE | VELOCITY_MODE | POSITION_MODE | POSITION_END);
 8006bc4:	f44f 409e 	mov.w	r0, #20224	; 0x4f00
 8006bc8:	f7fd fe54 	bl	8004874 <flags_clearStatusFlag>

	switch(mode)
 8006bcc:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 8006bd0:	d006      	beq.n	8006be0 <bldc_switchToMotionMode+0x20>
 8006bd2:	f5b4 6f00 	cmp.w	r4, #2048	; 0x800
 8006bd6:	d019      	beq.n	8006c0c <bldc_switchToMotionMode+0x4c>
 8006bd8:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
 8006bdc:	d00b      	beq.n	8006bf6 <bldc_switchToMotionMode+0x36>
			flags_setStatusFlag(VELOCITY_MODE);
			gMotionMode = VELOCITY_MODE;
			tmc4671_switchToMotionMode(DEFAULT_MC, TMC4671_MOTION_MODE_VELOCITY);
			break;
	}
}
 8006bde:	bd10      	pop	{r4, pc}
			flags_setStatusFlag(VELOCITY_MODE);
 8006be0:	4620      	mov	r0, r4
 8006be2:	f7fd fe3f 	bl	8004864 <flags_setStatusFlag>
			gMotionMode = VELOCITY_MODE;
 8006be6:	4b0f      	ldr	r3, [pc, #60]	; (8006c24 <bldc_switchToMotionMode+0x64>)
			tmc4671_switchToMotionMode(DEFAULT_MC, TMC4671_MOTION_MODE_VELOCITY);
 8006be8:	2102      	movs	r1, #2
			gMotionMode = VELOCITY_MODE;
 8006bea:	601c      	str	r4, [r3, #0]
			tmc4671_switchToMotionMode(DEFAULT_MC, TMC4671_MOTION_MODE_VELOCITY);
 8006bec:	2000      	movs	r0, #0
}
 8006bee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			tmc4671_switchToMotionMode(DEFAULT_MC, TMC4671_MOTION_MODE_VELOCITY);
 8006bf2:	f001 bf2f 	b.w	8008a54 <tmc4671_switchToMotionMode>
			flags_setStatusFlag(STOP_MODE);
 8006bf6:	4620      	mov	r0, r4
 8006bf8:	f7fd fe34 	bl	8004864 <flags_setStatusFlag>
			tmc4671_switchToMotionMode(DEFAULT_MC, TMC4671_MOTION_MODE_STOPPED);
 8006bfc:	2100      	movs	r1, #0
			gMotionMode = STOP_MODE;
 8006bfe:	4b09      	ldr	r3, [pc, #36]	; (8006c24 <bldc_switchToMotionMode+0x64>)
			tmc4671_switchToMotionMode(DEFAULT_MC, TMC4671_MOTION_MODE_STOPPED);
 8006c00:	4608      	mov	r0, r1
			gMotionMode = STOP_MODE;
 8006c02:	601c      	str	r4, [r3, #0]
}
 8006c04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			tmc4671_switchToMotionMode(DEFAULT_MC, TMC4671_MOTION_MODE_STOPPED);
 8006c08:	f001 bf24 	b.w	8008a54 <tmc4671_switchToMotionMode>
			flags_setStatusFlag(TORQUE_MODE);
 8006c0c:	4620      	mov	r0, r4
 8006c0e:	f7fd fe29 	bl	8004864 <flags_setStatusFlag>
			gMotionMode = TORQUE_MODE;
 8006c12:	4b04      	ldr	r3, [pc, #16]	; (8006c24 <bldc_switchToMotionMode+0x64>)
			tmc4671_switchToMotionMode(DEFAULT_MC, TMC4671_MOTION_MODE_TORQUE);
 8006c14:	2101      	movs	r1, #1
			gMotionMode = TORQUE_MODE;
 8006c16:	601c      	str	r4, [r3, #0]
			tmc4671_switchToMotionMode(DEFAULT_MC, TMC4671_MOTION_MODE_TORQUE);
 8006c18:	2000      	movs	r0, #0
}
 8006c1a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			tmc4671_switchToMotionMode(DEFAULT_MC, TMC4671_MOTION_MODE_TORQUE);
 8006c1e:	f001 bf19 	b.w	8008a54 <tmc4671_switchToMotionMode>
 8006c22:	bf00      	nop
 8006c24:	20000010 	.word	0x20000010

08006c28 <bldc_init>:

void bldc_init()
{
	// init commutation mode
	gLastSetCommutationMode = 0xFF;
 8006c28:	23ff      	movs	r3, #255	; 0xff
{
 8006c2a:	b510      	push	{r4, lr}
	gLastSetCommutationMode = 0xFF;
 8006c2c:	4c09      	ldr	r4, [pc, #36]	; (8006c54 <bldc_init+0x2c>)
	flags_clearStatusFlag(STOP_MODE | TORQUE_MODE | VELOCITY_MODE | POSITION_MODE | POSITION_END);
 8006c2e:	f44f 409e 	mov.w	r0, #20224	; 0x4f00
	gLastSetCommutationMode = 0xFF;
 8006c32:	7123      	strb	r3, [r4, #4]
	flags_clearStatusFlag(STOP_MODE | TORQUE_MODE | VELOCITY_MODE | POSITION_MODE | POSITION_END);
 8006c34:	f7fd fe1e 	bl	8004874 <flags_clearStatusFlag>
			flags_setStatusFlag(STOP_MODE);
 8006c38:	f44f 7080 	mov.w	r0, #256	; 0x100
 8006c3c:	f7fd fe12 	bl	8004864 <flags_setStatusFlag>
			tmc4671_switchToMotionMode(DEFAULT_MC, TMC4671_MOTION_MODE_STOPPED);
 8006c40:	2100      	movs	r1, #0
			gMotionMode = STOP_MODE;
 8006c42:	f44f 7380 	mov.w	r3, #256	; 0x100
			tmc4671_switchToMotionMode(DEFAULT_MC, TMC4671_MOTION_MODE_STOPPED);
 8006c46:	4608      	mov	r0, r1
			gMotionMode = STOP_MODE;
 8006c48:	6023      	str	r3, [r4, #0]
	bldc_switchToMotionMode(STOP_MODE);
}
 8006c4a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			tmc4671_switchToMotionMode(DEFAULT_MC, TMC4671_MOTION_MODE_STOPPED);
 8006c4e:	f001 bf01 	b.w	8008a54 <tmc4671_switchToMotionMode>
 8006c52:	bf00      	nop
 8006c54:	20000010 	.word	0x20000010

08006c58 <bldc_getActualMotorCurrent>:

/* actual motor current in mA */
int bldc_getActualMotorCurrent()
{
	return tmc4671_getActualTorqueFluxSum_mA(DEFAULT_MC, motorConfig.dualShuntFactor);
 8006c58:	4b02      	ldr	r3, [pc, #8]	; (8006c64 <bldc_getActualMotorCurrent+0xc>)
 8006c5a:	2000      	movs	r0, #0
 8006c5c:	f8b3 1068 	ldrh.w	r1, [r3, #104]	; 0x68
 8006c60:	f001 bfbe 	b.w	8008be0 <tmc4671_getActualTorqueFluxSum_mA>
 8006c64:	200000a0 	.word	0x200000a0

08006c68 <bldc_getTargetMotorCurrent>:
}

int bldc_getTargetMotorCurrent()
{
	return tmc4671_getTargetTorqueFluxSum_mA(DEFAULT_MC, motorConfig.dualShuntFactor);
 8006c68:	4b02      	ldr	r3, [pc, #8]	; (8006c74 <bldc_getTargetMotorCurrent+0xc>)
 8006c6a:	2000      	movs	r0, #0
 8006c6c:	f8b3 1068 	ldrh.w	r1, [r3, #104]	; 0x68
 8006c70:	f001 bf8c 	b.w	8008b8c <tmc4671_getTargetTorqueFluxSum_mA>
 8006c74:	200000a0 	.word	0x200000a0

08006c78 <bldc_setTargetMotorCurrent>:
}

void bldc_setTargetMotorCurrent(int targetCurrent)
{
 8006c78:	b508      	push	{r3, lr}
	if ((motorConfig.commutationMode == COMM_MODE_FOC_DISABLED)
 8006c7a:	4b11      	ldr	r3, [pc, #68]	; (8006cc0 <bldc_setTargetMotorCurrent+0x48>)
 8006c7c:	f893 206a 	ldrb.w	r2, [r3, #106]	; 0x6a
 8006c80:	2a01      	cmp	r2, #1
 8006c82:	d907      	bls.n	8006c94 <bldc_setTargetMotorCurrent+0x1c>
	  ||(motorConfig.commutationMode == COMM_MODE_FOC_OPEN_LOOP))
		return;

	if((targetCurrent >= -MAX_TORQUE) && (targetCurrent <= MAX_TORQUE))
 8006c84:	f64e 2160 	movw	r1, #60000	; 0xea60
 8006c88:	f500 42ea 	add.w	r2, r0, #29952	; 0x7500
 8006c8c:	3230      	adds	r2, #48	; 0x30
 8006c8e:	428a      	cmp	r2, r1
 8006c90:	4603      	mov	r3, r0
 8006c92:	d900      	bls.n	8006c96 <bldc_setTargetMotorCurrent+0x1e>
		gTargetTorque = targetCurrent;

		// switch to torque mode
		bldc_switchToMotionMode(TORQUE_MODE);
	}
}
 8006c94:	bd08      	pop	{r3, pc}
		gTargetTorque = targetCurrent;
 8006c96:	4a0b      	ldr	r2, [pc, #44]	; (8006cc4 <bldc_setTargetMotorCurrent+0x4c>)
	flags_clearStatusFlag(STOP_MODE | TORQUE_MODE | VELOCITY_MODE | POSITION_MODE | POSITION_END);
 8006c98:	f44f 409e 	mov.w	r0, #20224	; 0x4f00
		gTargetTorque = targetCurrent;
 8006c9c:	6013      	str	r3, [r2, #0]
	flags_clearStatusFlag(STOP_MODE | TORQUE_MODE | VELOCITY_MODE | POSITION_MODE | POSITION_END);
 8006c9e:	f7fd fde9 	bl	8004874 <flags_clearStatusFlag>
			flags_setStatusFlag(TORQUE_MODE);
 8006ca2:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8006ca6:	f7fd fddd 	bl	8004864 <flags_setStatusFlag>
			gMotionMode = TORQUE_MODE;
 8006caa:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006cae:	4b06      	ldr	r3, [pc, #24]	; (8006cc8 <bldc_setTargetMotorCurrent+0x50>)
			tmc4671_switchToMotionMode(DEFAULT_MC, TMC4671_MOTION_MODE_TORQUE);
 8006cb0:	2101      	movs	r1, #1
			gMotionMode = TORQUE_MODE;
 8006cb2:	601a      	str	r2, [r3, #0]
			tmc4671_switchToMotionMode(DEFAULT_MC, TMC4671_MOTION_MODE_TORQUE);
 8006cb4:	2000      	movs	r0, #0
}
 8006cb6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
			tmc4671_switchToMotionMode(DEFAULT_MC, TMC4671_MOTION_MODE_TORQUE);
 8006cba:	f001 becb 	b.w	8008a54 <tmc4671_switchToMotionMode>
 8006cbe:	bf00      	nop
 8006cc0:	200000a0 	.word	0x200000a0
 8006cc4:	20000354 	.word	0x20000354
 8006cc8:	20000010 	.word	0x20000010

08006ccc <bldc_getTargetVelocity>:

int bldc_getTargetVelocity()
{
	return (motorConfig.commutationMode == COMM_MODE_FOC_OPEN_LOOP) ? tmc4671_readInt(DEFAULT_MC, TMC4671_OPENLOOP_VELOCITY_TARGET) : gDesiredVelocity;
 8006ccc:	4b05      	ldr	r3, [pc, #20]	; (8006ce4 <bldc_getTargetVelocity+0x18>)
 8006cce:	f893 306a 	ldrb.w	r3, [r3, #106]	; 0x6a
 8006cd2:	2b01      	cmp	r3, #1
 8006cd4:	d002      	beq.n	8006cdc <bldc_getTargetVelocity+0x10>
 8006cd6:	4b04      	ldr	r3, [pc, #16]	; (8006ce8 <bldc_getTargetVelocity+0x1c>)
}
 8006cd8:	6858      	ldr	r0, [r3, #4]
 8006cda:	4770      	bx	lr
	return (motorConfig.commutationMode == COMM_MODE_FOC_OPEN_LOOP) ? tmc4671_readInt(DEFAULT_MC, TMC4671_OPENLOOP_VELOCITY_TARGET) : gDesiredVelocity;
 8006cdc:	2121      	movs	r1, #33	; 0x21
 8006cde:	2000      	movs	r0, #0
 8006ce0:	f001 be48 	b.w	8008974 <tmc4671_readInt>
 8006ce4:	200000a0 	.word	0x200000a0
 8006ce8:	20000354 	.word	0x20000354

08006cec <bldc_setTargetVelocity>:

/* set target velocity [rpm] (x{>0:CW | 0:Stop | <0: CCW} */
void bldc_setTargetVelocity(int velocity)
{
 8006cec:	b508      	push	{r3, lr}
	if (motorConfig.commutationMode == COMM_MODE_FOC_DISABLED)
 8006cee:	4b10      	ldr	r3, [pc, #64]	; (8006d30 <bldc_setTargetVelocity+0x44>)
 8006cf0:	f893 206a 	ldrb.w	r2, [r3, #106]	; 0x6a
 8006cf4:	b13a      	cbz	r2, 8006d06 <bldc_setTargetVelocity+0x1a>
		return;

	if ((velocity >= -MAX_VELOCITY) && (velocity <= MAX_VELOCITY))
 8006cf6:	490f      	ldr	r1, [pc, #60]	; (8006d34 <bldc_setTargetVelocity+0x48>)
 8006cf8:	f500 3243 	add.w	r2, r0, #199680	; 0x30c00
 8006cfc:	f502 72a0 	add.w	r2, r2, #320	; 0x140
 8006d00:	428a      	cmp	r2, r1
 8006d02:	4603      	mov	r3, r0
 8006d04:	d900      	bls.n	8006d08 <bldc_setTargetVelocity+0x1c>
		gDesiredVelocity = velocity;

		// switch to velocity motion mode
		bldc_switchToMotionMode(VELOCITY_MODE);
	}
}
 8006d06:	bd08      	pop	{r3, pc}
		gDesiredVelocity = velocity;
 8006d08:	4a0b      	ldr	r2, [pc, #44]	; (8006d38 <bldc_setTargetVelocity+0x4c>)
	flags_clearStatusFlag(STOP_MODE | TORQUE_MODE | VELOCITY_MODE | POSITION_MODE | POSITION_END);
 8006d0a:	f44f 409e 	mov.w	r0, #20224	; 0x4f00
		gDesiredVelocity = velocity;
 8006d0e:	6053      	str	r3, [r2, #4]
	flags_clearStatusFlag(STOP_MODE | TORQUE_MODE | VELOCITY_MODE | POSITION_MODE | POSITION_END);
 8006d10:	f7fd fdb0 	bl	8004874 <flags_clearStatusFlag>
			flags_setStatusFlag(VELOCITY_MODE);
 8006d14:	f44f 7000 	mov.w	r0, #512	; 0x200
 8006d18:	f7fd fda4 	bl	8004864 <flags_setStatusFlag>
			gMotionMode = VELOCITY_MODE;
 8006d1c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006d20:	4b06      	ldr	r3, [pc, #24]	; (8006d3c <bldc_setTargetVelocity+0x50>)
			tmc4671_switchToMotionMode(DEFAULT_MC, TMC4671_MOTION_MODE_VELOCITY);
 8006d22:	2102      	movs	r1, #2
			gMotionMode = VELOCITY_MODE;
 8006d24:	601a      	str	r2, [r3, #0]
			tmc4671_switchToMotionMode(DEFAULT_MC, TMC4671_MOTION_MODE_VELOCITY);
 8006d26:	2000      	movs	r0, #0
}
 8006d28:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
			tmc4671_switchToMotionMode(DEFAULT_MC, TMC4671_MOTION_MODE_VELOCITY);
 8006d2c:	f001 be92 	b.w	8008a54 <tmc4671_switchToMotionMode>
 8006d30:	200000a0 	.word	0x200000a0
 8006d34:	00061a80 	.word	0x00061a80
 8006d38:	20000354 	.word	0x20000354
 8006d3c:	20000010 	.word	0x20000010

08006d40 <bldc_getRampGeneratorVelocity>:

/* actual ramp generator velocity */
int bldc_getRampGeneratorVelocity()
{
	if (motorConfig.commutationMode == COMM_MODE_FOC_OPEN_LOOP)
 8006d40:	4b05      	ldr	r3, [pc, #20]	; (8006d58 <bldc_getRampGeneratorVelocity+0x18>)
 8006d42:	f893 306a 	ldrb.w	r3, [r3, #106]	; 0x6a
 8006d46:	2b01      	cmp	r3, #1
 8006d48:	d002      	beq.n	8006d50 <bldc_getRampGeneratorVelocity+0x10>
		return tmc4671_readInt(DEFAULT_MC, TMC4671_OPENLOOP_VELOCITY_ACTUAL);
	else
		return rampGenerator.rampVelocity;
 8006d4a:	4b04      	ldr	r3, [pc, #16]	; (8006d5c <bldc_getRampGeneratorVelocity+0x1c>)
}
 8006d4c:	6918      	ldr	r0, [r3, #16]
 8006d4e:	4770      	bx	lr
		return tmc4671_readInt(DEFAULT_MC, TMC4671_OPENLOOP_VELOCITY_ACTUAL);
 8006d50:	2122      	movs	r1, #34	; 0x22
 8006d52:	2000      	movs	r0, #0
 8006d54:	f001 be0e 	b.w	8008974 <tmc4671_readInt>
 8006d58:	200000a0 	.word	0x200000a0
 8006d5c:	20000130 	.word	0x20000130

08006d60 <bldc_getActualVelocity>:

/* actual velocity in rpm */
int bldc_getActualVelocity()
{
	return tmc4671_readInt(DEFAULT_MC, (motorConfig.commutationMode == COMM_MODE_FOC_OPEN_LOOP) ? TMC4671_OPENLOOP_VELOCITY_ACTUAL : TMC4671_PID_VELOCITY_ACTUAL);
 8006d60:	4b04      	ldr	r3, [pc, #16]	; (8006d74 <bldc_getActualVelocity+0x14>)
 8006d62:	2000      	movs	r0, #0
 8006d64:	f893 306a 	ldrb.w	r3, [r3, #106]	; 0x6a
 8006d68:	2b01      	cmp	r3, #1
 8006d6a:	bf0c      	ite	eq
 8006d6c:	2122      	moveq	r1, #34	; 0x22
 8006d6e:	216a      	movne	r1, #106	; 0x6a
 8006d70:	f001 be00 	b.w	8008974 <tmc4671_readInt>
 8006d74:	200000a0 	.word	0x200000a0

08006d78 <bldc_getMaxVelocity>:
}

int bldc_getMaxVelocity()
{
	return motorConfig.maxPositioningSpeed;
 8006d78:	4b01      	ldr	r3, [pc, #4]	; (8006d80 <bldc_getMaxVelocity+0x8>)
}
 8006d7a:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8006d7c:	4770      	bx	lr
 8006d7e:	bf00      	nop
 8006d80:	200000a0 	.word	0x200000a0

08006d84 <bldc_setMaxVelocity>:

bool bldc_setMaxVelocity(int maxVelocity)
{
	if((maxVelocity >= 0) && (maxVelocity <= MAX_VELOCITY))
 8006d84:	4b08      	ldr	r3, [pc, #32]	; (8006da8 <bldc_setMaxVelocity+0x24>)
 8006d86:	4298      	cmp	r0, r3
 8006d88:	d901      	bls.n	8006d8e <bldc_setMaxVelocity+0xa>
		motorConfig.maxPositioningSpeed = maxVelocity;
		rampGenerator.maxVelocity = maxVelocity;
		tmc4671_writeInt(DEFAULT_MC, TMC4671_PID_VELOCITY_LIMIT, maxVelocity);
		return true;
	}
	return false;
 8006d8a:	2000      	movs	r0, #0
}
 8006d8c:	4770      	bx	lr
{
 8006d8e:	b510      	push	{r4, lr}
		rampGenerator.maxVelocity = maxVelocity;
 8006d90:	4b06      	ldr	r3, [pc, #24]	; (8006dac <bldc_setMaxVelocity+0x28>)
		motorConfig.maxPositioningSpeed = maxVelocity;
 8006d92:	4c07      	ldr	r4, [pc, #28]	; (8006db0 <bldc_setMaxVelocity+0x2c>)
		tmc4671_writeInt(DEFAULT_MC, TMC4671_PID_VELOCITY_LIMIT, maxVelocity);
 8006d94:	4602      	mov	r2, r0
		motorConfig.maxPositioningSpeed = maxVelocity;
 8006d96:	65a0      	str	r0, [r4, #88]	; 0x58
		rampGenerator.maxVelocity = maxVelocity;
 8006d98:	6018      	str	r0, [r3, #0]
		tmc4671_writeInt(DEFAULT_MC, TMC4671_PID_VELOCITY_LIMIT, maxVelocity);
 8006d9a:	2160      	movs	r1, #96	; 0x60
 8006d9c:	2000      	movs	r0, #0
 8006d9e:	f001 fe0f 	bl	80089c0 <tmc4671_writeInt>
		return true;
 8006da2:	2001      	movs	r0, #1
}
 8006da4:	bd10      	pop	{r4, pc}
 8006da6:	bf00      	nop
 8006da8:	00030d40 	.word	0x00030d40
 8006dac:	20000130 	.word	0x20000130
 8006db0:	200000a0 	.word	0x200000a0

08006db4 <bldc_setAcceleration>:

bool bldc_setAcceleration(int acceleration)
{
	if((acceleration >= 0) && (acceleration <= MAX_ACCELERATION))
 8006db4:	4b08      	ldr	r3, [pc, #32]	; (8006dd8 <bldc_setAcceleration+0x24>)
 8006db6:	4298      	cmp	r0, r3
 8006db8:	d901      	bls.n	8006dbe <bldc_setAcceleration+0xa>
		motorConfig.acceleration = acceleration;
		rampGenerator.acceleration = acceleration;
		tmc4671_writeInt(DEFAULT_MC, TMC4671_OPENLOOP_ACCELERATION, acceleration);
		return true;
	}
	return false;
 8006dba:	2000      	movs	r0, #0
}
 8006dbc:	4770      	bx	lr
{
 8006dbe:	b510      	push	{r4, lr}
		rampGenerator.acceleration = acceleration;
 8006dc0:	4b06      	ldr	r3, [pc, #24]	; (8006ddc <bldc_setAcceleration+0x28>)
		motorConfig.acceleration = acceleration;
 8006dc2:	4c07      	ldr	r4, [pc, #28]	; (8006de0 <bldc_setAcceleration+0x2c>)
		tmc4671_writeInt(DEFAULT_MC, TMC4671_OPENLOOP_ACCELERATION, acceleration);
 8006dc4:	4602      	mov	r2, r0
		motorConfig.acceleration = acceleration;
 8006dc6:	65e0      	str	r0, [r4, #92]	; 0x5c
		rampGenerator.acceleration = acceleration;
 8006dc8:	6158      	str	r0, [r3, #20]
		tmc4671_writeInt(DEFAULT_MC, TMC4671_OPENLOOP_ACCELERATION, acceleration);
 8006dca:	2120      	movs	r1, #32
 8006dcc:	2000      	movs	r0, #0
 8006dce:	f001 fdf7 	bl	80089c0 <tmc4671_writeInt>
		return true;
 8006dd2:	2001      	movs	r0, #1
}
 8006dd4:	bd10      	pop	{r4, pc}
 8006dd6:	bf00      	nop
 8006dd8:	000186a0 	.word	0x000186a0
 8006ddc:	20000130 	.word	0x20000130
 8006de0:	200000a0 	.word	0x200000a0

08006de4 <bldc_setRampEnabled>:

bool bldc_setRampEnabled(int enableRamp)
{
	if((enableRamp == 0) || (enableRamp == 1))
 8006de4:	2801      	cmp	r0, #1
 8006de6:	d901      	bls.n	8006dec <bldc_setRampEnabled+0x8>
	{
		motorConfig.useVelocityRamp = enableRamp;
		rampGenerator.rampEnabled = enableRamp;
		return true;
	}
	return false;
 8006de8:	2000      	movs	r0, #0
}
 8006dea:	4770      	bx	lr
		motorConfig.useVelocityRamp = enableRamp;
 8006dec:	4904      	ldr	r1, [pc, #16]	; (8006e00 <bldc_setRampEnabled+0x1c>)
		rampGenerator.rampEnabled = enableRamp;
 8006dee:	4a05      	ldr	r2, [pc, #20]	; (8006e04 <bldc_setRampEnabled+0x20>)
		motorConfig.useVelocityRamp = enableRamp;
 8006df0:	b2c3      	uxtb	r3, r0
 8006df2:	f881 307b 	strb.w	r3, [r1, #123]	; 0x7b
		return true;
 8006df6:	2001      	movs	r0, #1
		rampGenerator.rampEnabled = enableRamp;
 8006df8:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
		return true;
 8006dfc:	4770      	bx	lr
 8006dfe:	bf00      	nop
 8006e00:	200000a0 	.word	0x200000a0
 8006e04:	20000130 	.word	0x20000130

08006e08 <bldc_checkSupplyVoltage>:

/* observe over-/under-voltage and disable driver if necessary */
void bldc_checkSupplyVoltage()
{
 8006e08:	b508      	push	{r3, lr}
	// update actual voltage [100mV]
	gActualSupplyVoltage = (VOLTAGE_FACTOR_SUPPLY*tmcm_getModuleSpecificADCValue(ADC_SUPPLY_VOLTAGE))/4095;
 8006e0a:	4b21      	ldr	r3, [pc, #132]	; (8006e90 <bldc_checkSupplyVoltage+0x88>)
 8006e0c:	7818      	ldrb	r0, [r3, #0]
 8006e0e:	f7fc fc4b 	bl	80036a8 <tmcm_getModuleSpecificADCValue>
 8006e12:	f44f 7c39 	mov.w	ip, #740	; 0x2e4
 8006e16:	fb0c f000 	mul.w	r0, ip, r0
 8006e1a:	4b1e      	ldr	r3, [pc, #120]	; (8006e94 <bldc_checkSupplyVoltage+0x8c>)

	if (gActualSupplyVoltage >= MAX_SUPPLY_VOLTAGE)
 8006e1c:	4a1e      	ldr	r2, [pc, #120]	; (8006e98 <bldc_checkSupplyVoltage+0x90>)
	gActualSupplyVoltage = (VOLTAGE_FACTOR_SUPPLY*tmcm_getModuleSpecificADCValue(ADC_SUPPLY_VOLTAGE))/4095;
 8006e1e:	fba3 c300 	umull	ip, r3, r3, r0
 8006e22:	eba0 0c03 	sub.w	ip, r0, r3
 8006e26:	491d      	ldr	r1, [pc, #116]	; (8006e9c <bldc_checkSupplyVoltage+0x94>)
 8006e28:	eb03 035c 	add.w	r3, r3, ip, lsr #1
 8006e2c:	0adb      	lsrs	r3, r3, #11
	if (gActualSupplyVoltage >= MAX_SUPPLY_VOLTAGE)
 8006e2e:	4290      	cmp	r0, r2
	gActualSupplyVoltage = (VOLTAGE_FACTOR_SUPPLY*tmcm_getModuleSpecificADCValue(ADC_SUPPLY_VOLTAGE))/4095;
 8006e30:	608b      	str	r3, [r1, #8]
	if (gActualSupplyVoltage >= MAX_SUPPLY_VOLTAGE)
 8006e32:	d21f      	bcs.n	8006e74 <bldc_checkSupplyVoltage+0x6c>
	{
		flags_setStatusFlag(OVERVOLTAGE);
	}
	else if (gActualSupplyVoltage <= MIN_SUPPLY_VOLTAGE)
 8006e34:	4a1a      	ldr	r2, [pc, #104]	; (8006ea0 <bldc_checkSupplyVoltage+0x98>)
 8006e36:	4290      	cmp	r0, r2
 8006e38:	d902      	bls.n	8006e40 <bldc_checkSupplyVoltage+0x38>
		flags_setStatusFlag(UNDERVOLTAGE);
		bldc_switchToMotionMode(STOP_MODE);
		tmcm_disableDriver();
		flags_clearStatusFlag(OVERVOLTAGE);
	}
	else if (gActualSupplyVoltage > ON__SUPPLY_VOLTAGE)
 8006e3a:	2b8c      	cmp	r3, #140	; 0x8c
 8006e3c:	dc1f      	bgt.n	8006e7e <bldc_checkSupplyVoltage+0x76>
	{
		flags_clearStatusFlag(OVERVOLTAGE);
		flags_clearStatusFlag(UNDERVOLTAGE);
	}
}
 8006e3e:	bd08      	pop	{r3, pc}
		flags_setStatusFlag(UNDERVOLTAGE);
 8006e40:	2002      	movs	r0, #2
 8006e42:	f7fd fd0f 	bl	8004864 <flags_setStatusFlag>
	flags_clearStatusFlag(STOP_MODE | TORQUE_MODE | VELOCITY_MODE | POSITION_MODE | POSITION_END);
 8006e46:	f44f 409e 	mov.w	r0, #20224	; 0x4f00
 8006e4a:	f7fd fd13 	bl	8004874 <flags_clearStatusFlag>
			flags_setStatusFlag(STOP_MODE);
 8006e4e:	f44f 7080 	mov.w	r0, #256	; 0x100
 8006e52:	f7fd fd07 	bl	8004864 <flags_setStatusFlag>
			tmc4671_switchToMotionMode(DEFAULT_MC, TMC4671_MOTION_MODE_STOPPED);
 8006e56:	2100      	movs	r1, #0
			gMotionMode = STOP_MODE;
 8006e58:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006e5c:	4b11      	ldr	r3, [pc, #68]	; (8006ea4 <bldc_checkSupplyVoltage+0x9c>)
			tmc4671_switchToMotionMode(DEFAULT_MC, TMC4671_MOTION_MODE_STOPPED);
 8006e5e:	4608      	mov	r0, r1
			gMotionMode = STOP_MODE;
 8006e60:	601a      	str	r2, [r3, #0]
			tmc4671_switchToMotionMode(DEFAULT_MC, TMC4671_MOTION_MODE_STOPPED);
 8006e62:	f001 fdf7 	bl	8008a54 <tmc4671_switchToMotionMode>
		tmcm_disableDriver();
 8006e66:	f7fc fcab 	bl	80037c0 <tmcm_disableDriver>
}
 8006e6a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		flags_clearStatusFlag(OVERVOLTAGE);
 8006e6e:	2004      	movs	r0, #4
 8006e70:	f7fd bd00 	b.w	8004874 <flags_clearStatusFlag>
		flags_setStatusFlag(OVERVOLTAGE);
 8006e74:	2004      	movs	r0, #4
}
 8006e76:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		flags_setStatusFlag(OVERVOLTAGE);
 8006e7a:	f7fd bcf3 	b.w	8004864 <flags_setStatusFlag>
		flags_clearStatusFlag(OVERVOLTAGE);
 8006e7e:	2004      	movs	r0, #4
 8006e80:	f7fd fcf8 	bl	8004874 <flags_clearStatusFlag>
}
 8006e84:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		flags_clearStatusFlag(UNDERVOLTAGE);
 8006e88:	2002      	movs	r0, #2
 8006e8a:	f7fd bcf3 	b.w	8004874 <flags_clearStatusFlag>
 8006e8e:	bf00      	nop
 8006e90:	20000001 	.word	0x20000001
 8006e94:	00100101 	.word	0x00100101
 8006e98:	0022fdd0 	.word	0x0022fdd0
 8006e9c:	20000354 	.word	0x20000354
 8006ea0:	00078f86 	.word	0x00078f86
 8006ea4:	20000010 	.word	0x20000010

08006ea8 <bldc_getSupplyVoltage>:

u32 bldc_getSupplyVoltage()
{
	return gActualSupplyVoltage;
 8006ea8:	4b01      	ldr	r3, [pc, #4]	; (8006eb0 <bldc_getSupplyVoltage+0x8>)
}
 8006eaa:	6898      	ldr	r0, [r3, #8]
 8006eac:	4770      	bx	lr
 8006eae:	bf00      	nop
 8006eb0:	20000354 	.word	0x20000354

08006eb4 <bldc_checkInput12V>:

void bldc_checkInput12V()
{
 8006eb4:	b508      	push	{r3, lr}
	// update actual voltage [100mV]
	gActualInput12V = (VOLTAGE_FACTOR_12V*tmcm_getModuleSpecificADCValue(ADC_VOLTAGE_12V))/4095;
 8006eb6:	4b08      	ldr	r3, [pc, #32]	; (8006ed8 <bldc_checkInput12V+0x24>)
 8006eb8:	7818      	ldrb	r0, [r3, #0]
 8006eba:	f7fc fbf5 	bl	80036a8 <tmcm_getModuleSpecificADCValue>
 8006ebe:	218a      	movs	r1, #138	; 0x8a
 8006ec0:	fb01 f000 	mul.w	r0, r1, r0
 8006ec4:	4b05      	ldr	r3, [pc, #20]	; (8006edc <bldc_checkInput12V+0x28>)
 8006ec6:	4a06      	ldr	r2, [pc, #24]	; (8006ee0 <bldc_checkInput12V+0x2c>)
 8006ec8:	fba3 1300 	umull	r1, r3, r3, r0
 8006ecc:	1ac0      	subs	r0, r0, r3
 8006ece:	eb03 0350 	add.w	r3, r3, r0, lsr #1
 8006ed2:	0adb      	lsrs	r3, r3, #11
 8006ed4:	60d3      	str	r3, [r2, #12]
}
 8006ed6:	bd08      	pop	{r3, pc}
 8006ed8:	20000002 	.word	0x20000002
 8006edc:	00100101 	.word	0x00100101
 8006ee0:	20000354 	.word	0x20000354

08006ee4 <bldc_getInput12V>:

u32 bldc_getInput12V()
{
	return gActualInput12V;
 8006ee4:	4b01      	ldr	r3, [pc, #4]	; (8006eec <bldc_getInput12V+0x8>)
}
 8006ee6:	68d8      	ldr	r0, [r3, #12]
 8006ee8:	4770      	bx	lr
 8006eea:	bf00      	nop
 8006eec:	20000354 	.word	0x20000354

08006ef0 <bldc_checkInput6V>:

void bldc_checkInput6V()
{
 8006ef0:	b508      	push	{r3, lr}
	// update actual voltage [100mV]
	gActualInput6V = (VOLTAGE_FACTOR_6V*tmcm_getModuleSpecificADCValue(ADC_VOLTAGE_6V))/4095;
 8006ef2:	4b08      	ldr	r3, [pc, #32]	; (8006f14 <bldc_checkInput6V+0x24>)
 8006ef4:	7818      	ldrb	r0, [r3, #0]
 8006ef6:	f7fc fbd7 	bl	80036a8 <tmcm_getModuleSpecificADCValue>
 8006efa:	4b07      	ldr	r3, [pc, #28]	; (8006f18 <bldc_checkInput6V+0x28>)
 8006efc:	ebc0 1040 	rsb	r0, r0, r0, lsl #5
 8006f00:	0040      	lsls	r0, r0, #1
 8006f02:	fba3 1300 	umull	r1, r3, r3, r0
 8006f06:	1ac0      	subs	r0, r0, r3
 8006f08:	4a04      	ldr	r2, [pc, #16]	; (8006f1c <bldc_checkInput6V+0x2c>)
 8006f0a:	eb03 0050 	add.w	r0, r3, r0, lsr #1
 8006f0e:	0ac0      	lsrs	r0, r0, #11
 8006f10:	6110      	str	r0, [r2, #16]
}
 8006f12:	bd08      	pop	{r3, pc}
 8006f14:	20000003 	.word	0x20000003
 8006f18:	00100101 	.word	0x00100101
 8006f1c:	20000354 	.word	0x20000354

08006f20 <bldc_getInput6V>:

u32 bldc_getInput6V()
{
	return gActualInput6V;
 8006f20:	4b01      	ldr	r3, [pc, #4]	; (8006f28 <bldc_getInput6V+0x8>)
}
 8006f22:	6918      	ldr	r0, [r3, #16]
 8006f24:	4770      	bx	lr
 8006f26:	bf00      	nop
 8006f28:	20000354 	.word	0x20000354

08006f2c <bldc_checkInput5V>:

void bldc_checkInput5V()
{
 8006f2c:	b508      	push	{r3, lr}
	// update actual voltage [100mV]
	gActualInput5V = (VOLTAGE_FACTOR_5V*tmcm_getModuleSpecificADCValue(ADC_VOLTAGE_5V))/4095;
 8006f2e:	4b08      	ldr	r3, [pc, #32]	; (8006f50 <bldc_checkInput5V+0x24>)
 8006f30:	7818      	ldrb	r0, [r3, #0]
 8006f32:	f7fc fbb9 	bl	80036a8 <tmcm_getModuleSpecificADCValue>
 8006f36:	4b07      	ldr	r3, [pc, #28]	; (8006f54 <bldc_checkInput5V+0x28>)
 8006f38:	ebc0 1040 	rsb	r0, r0, r0, lsl #5
 8006f3c:	0040      	lsls	r0, r0, #1
 8006f3e:	fba3 1300 	umull	r1, r3, r3, r0
 8006f42:	1ac0      	subs	r0, r0, r3
 8006f44:	4a04      	ldr	r2, [pc, #16]	; (8006f58 <bldc_checkInput5V+0x2c>)
 8006f46:	eb03 0050 	add.w	r0, r3, r0, lsr #1
 8006f4a:	0ac0      	lsrs	r0, r0, #11
 8006f4c:	6150      	str	r0, [r2, #20]
}
 8006f4e:	bd08      	pop	{r3, pc}
 8006f50:	20000004 	.word	0x20000004
 8006f54:	00100101 	.word	0x00100101
 8006f58:	20000354 	.word	0x20000354

08006f5c <bldc_getInput5V>:

u32 bldc_getInput5V()
{
	return gActualInput5V;
 8006f5c:	4b01      	ldr	r3, [pc, #4]	; (8006f64 <bldc_getInput5V+0x8>)
}
 8006f5e:	6958      	ldr	r0, [r3, #20]
 8006f60:	4770      	bx	lr
 8006f62:	bf00      	nop
 8006f64:	20000354 	.word	0x20000354

08006f68 <bldc_checkMotorTemperature>:

/* monitor the motor temperature in centigrade and turn off the motor on over temperature */
void bldc_checkMotorTemperature()
{
 8006f68:	b538      	push	{r3, r4, r5, lr}
	float vTherm = tmcm_getModuleSpecificADCValue(ADC_MOT_TEMP)*3.3 / 4095.0;
 8006f6a:	4b4f      	ldr	r3, [pc, #316]	; (80070a8 <bldc_checkMotorTemperature+0x140>)
 8006f6c:	7818      	ldrb	r0, [r3, #0]
 8006f6e:	f7fc fb9b 	bl	80036a8 <tmcm_getModuleSpecificADCValue>
 8006f72:	f002 faef 	bl	8009554 <__aeabi_ui2d>
 8006f76:	a340      	add	r3, pc, #256	; (adr r3, 8007078 <bldc_checkMotorTemperature+0x110>)
 8006f78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f7c:	f002 fb64 	bl	8009648 <__aeabi_dmul>
 8006f80:	a33f      	add	r3, pc, #252	; (adr r3, 8007080 <bldc_checkMotorTemperature+0x118>)
 8006f82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f86:	f002 fc89 	bl	800989c <__aeabi_ddiv>
 8006f8a:	f002 fe0d 	bl	8009ba8 <__aeabi_d2f>
	float rNTC = (vTherm)/((3.3-vTherm)/10.0);
 8006f8e:	f002 fb03 	bl	8009598 <__aeabi_f2d>
 8006f92:	4604      	mov	r4, r0
 8006f94:	460d      	mov	r5, r1
 8006f96:	a138      	add	r1, pc, #224	; (adr r1, 8007078 <bldc_checkMotorTemperature+0x110>)
 8006f98:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006f9c:	4622      	mov	r2, r4
 8006f9e:	462b      	mov	r3, r5
 8006fa0:	f002 f99a 	bl	80092d8 <__aeabi_dsub>
 8006fa4:	2200      	movs	r2, #0
 8006fa6:	4b41      	ldr	r3, [pc, #260]	; (80070ac <bldc_checkMotorTemperature+0x144>)
 8006fa8:	f002 fc78 	bl	800989c <__aeabi_ddiv>
 8006fac:	4602      	mov	r2, r0
 8006fae:	460b      	mov	r3, r1
 8006fb0:	4620      	mov	r0, r4
 8006fb2:	4629      	mov	r1, r5
 8006fb4:	f002 fc72 	bl	800989c <__aeabi_ddiv>
 8006fb8:	f002 fdf6 	bl	8009ba8 <__aeabi_d2f>
	float b = 3455.0;
	float temp = (b * 298.16)/(b + (log(rNTC/10.0)*298.16))-273.16;
 8006fbc:	f002 faec 	bl	8009598 <__aeabi_f2d>
 8006fc0:	2200      	movs	r2, #0
 8006fc2:	4b3a      	ldr	r3, [pc, #232]	; (80070ac <bldc_checkMotorTemperature+0x144>)
 8006fc4:	f002 fc6a 	bl	800989c <__aeabi_ddiv>
 8006fc8:	f003 fa10 	bl	800a3ec <log>
 8006fcc:	a32e      	add	r3, pc, #184	; (adr r3, 8007088 <bldc_checkMotorTemperature+0x120>)
 8006fce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fd2:	f002 fb39 	bl	8009648 <__aeabi_dmul>
 8006fd6:	a32e      	add	r3, pc, #184	; (adr r3, 8007090 <bldc_checkMotorTemperature+0x128>)
 8006fd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fdc:	f002 f97e 	bl	80092dc <__adddf3>
 8006fe0:	4602      	mov	r2, r0
 8006fe2:	460b      	mov	r3, r1
 8006fe4:	a12c      	add	r1, pc, #176	; (adr r1, 8007098 <bldc_checkMotorTemperature+0x130>)
 8006fe6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006fea:	f002 fc57 	bl	800989c <__aeabi_ddiv>
 8006fee:	a32c      	add	r3, pc, #176	; (adr r3, 80070a0 <bldc_checkMotorTemperature+0x138>)
 8006ff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ff4:	f002 f970 	bl	80092d8 <__aeabi_dsub>
 8006ff8:	f002 fdd6 	bl	8009ba8 <__aeabi_d2f>
	gActualMotorTemperature = temp;
 8006ffc:	f002 ffa8 	bl	8009f50 <__aeabi_f2iz>
 8007000:	4b2b      	ldr	r3, [pc, #172]	; (80070b0 <bldc_checkMotorTemperature+0x148>)

	if(gActualMotorTemperature >= MAX_CRITICAL_TEMP)
 8007002:	286d      	cmp	r0, #109	; 0x6d
	gActualMotorTemperature = temp;
 8007004:	6198      	str	r0, [r3, #24]
	if(gActualMotorTemperature >= MAX_CRITICAL_TEMP)
 8007006:	dc1d      	bgt.n	8007044 <bldc_checkMotorTemperature+0xdc>

		// hold module in stop mode to suppress regulation
		bldc_switchToMotionMode(STOP_MODE);
		tmcm_disableDriver();
	}
	else if(gActualMotorTemperature <= MIN_CRITICAL_TEMP)
 8007008:	2864      	cmp	r0, #100	; 0x64
 800700a:	dd00      	ble.n	800700e <bldc_checkMotorTemperature+0xa6>
	{
		flags_clearStatusFlag(OVERTEMPERATURE);
		if(!tmcm_getDriverState() && !flags_getErrorFlags() && !flags_isStatusFlagSet(FREERUNNING) && !flags_isStatusFlagSet(STOP_MODE))
			tmcm_enableDriver();
	}
}
 800700c:	bd38      	pop	{r3, r4, r5, pc}
		flags_clearStatusFlag(OVERTEMPERATURE);
 800700e:	2008      	movs	r0, #8
 8007010:	f7fd fc30 	bl	8004874 <flags_clearStatusFlag>
		if(!tmcm_getDriverState() && !flags_getErrorFlags() && !flags_isStatusFlagSet(FREERUNNING) && !flags_isStatusFlagSet(STOP_MODE))
 8007014:	f7fc fbe0 	bl	80037d8 <tmcm_getDriverState>
 8007018:	2800      	cmp	r0, #0
 800701a:	d1f7      	bne.n	800700c <bldc_checkMotorTemperature+0xa4>
 800701c:	f7fd fc5a 	bl	80048d4 <flags_getErrorFlags>
 8007020:	2800      	cmp	r0, #0
 8007022:	d1f3      	bne.n	800700c <bldc_checkMotorTemperature+0xa4>
 8007024:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8007028:	f7fd fc38 	bl	800489c <flags_isStatusFlagSet>
 800702c:	2800      	cmp	r0, #0
 800702e:	d1ed      	bne.n	800700c <bldc_checkMotorTemperature+0xa4>
 8007030:	f44f 7080 	mov.w	r0, #256	; 0x100
 8007034:	f7fd fc32 	bl	800489c <flags_isStatusFlagSet>
 8007038:	2800      	cmp	r0, #0
 800703a:	d1e7      	bne.n	800700c <bldc_checkMotorTemperature+0xa4>
}
 800703c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
			tmcm_enableDriver();
 8007040:	f7fc bbb2 	b.w	80037a8 <tmcm_enableDriver>
		flags_setStatusFlag(OVERTEMPERATURE);
 8007044:	2008      	movs	r0, #8
 8007046:	f7fd fc0d 	bl	8004864 <flags_setStatusFlag>
	flags_clearStatusFlag(STOP_MODE | TORQUE_MODE | VELOCITY_MODE | POSITION_MODE | POSITION_END);
 800704a:	f44f 409e 	mov.w	r0, #20224	; 0x4f00
 800704e:	f7fd fc11 	bl	8004874 <flags_clearStatusFlag>
			flags_setStatusFlag(STOP_MODE);
 8007052:	f44f 7080 	mov.w	r0, #256	; 0x100
 8007056:	f7fd fc05 	bl	8004864 <flags_setStatusFlag>
			tmc4671_switchToMotionMode(DEFAULT_MC, TMC4671_MOTION_MODE_STOPPED);
 800705a:	2100      	movs	r1, #0
			gMotionMode = STOP_MODE;
 800705c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007060:	4b14      	ldr	r3, [pc, #80]	; (80070b4 <bldc_checkMotorTemperature+0x14c>)
			tmc4671_switchToMotionMode(DEFAULT_MC, TMC4671_MOTION_MODE_STOPPED);
 8007062:	4608      	mov	r0, r1
			gMotionMode = STOP_MODE;
 8007064:	601a      	str	r2, [r3, #0]
			tmc4671_switchToMotionMode(DEFAULT_MC, TMC4671_MOTION_MODE_STOPPED);
 8007066:	f001 fcf5 	bl	8008a54 <tmc4671_switchToMotionMode>
}
 800706a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		tmcm_disableDriver();
 800706e:	f7fc bba7 	b.w	80037c0 <tmcm_disableDriver>
 8007072:	bf00      	nop
 8007074:	f3af 8000 	nop.w
 8007078:	66666666 	.word	0x66666666
 800707c:	400a6666 	.word	0x400a6666
 8007080:	00000000 	.word	0x00000000
 8007084:	40affe00 	.word	0x40affe00
 8007088:	5c28f5c3 	.word	0x5c28f5c3
 800708c:	4072a28f 	.word	0x4072a28f
 8007090:	00000000 	.word	0x00000000
 8007094:	40aafe00 	.word	0x40aafe00
 8007098:	9999999a 	.word	0x9999999a
 800709c:	412f6ffd 	.word	0x412f6ffd
 80070a0:	5c28f5c3 	.word	0x5c28f5c3
 80070a4:	4071128f 	.word	0x4071128f
 80070a8:	20000000 	.word	0x20000000
 80070ac:	40240000 	.word	0x40240000
 80070b0:	20000354 	.word	0x20000354
 80070b4:	20000010 	.word	0x20000010

080070b8 <bldc_getMotorTemperature>:

int bldc_getMotorTemperature()
{
	return gActualMotorTemperature;
 80070b8:	4b01      	ldr	r3, [pc, #4]	; (80070c0 <bldc_getMotorTemperature+0x8>)
}
 80070ba:	6998      	ldr	r0, [r3, #24]
 80070bc:	4770      	bx	lr
 80070be:	bf00      	nop
 80070c0:	20000354 	.word	0x20000354

080070c4 <bldc_checkCommutationMode>:

/* check new requested commutation mode*/
void bldc_checkCommutationMode()
{
 80070c4:	b570      	push	{r4, r5, r6, lr}
	if(gLastSetCommutationMode != motorConfig.commutationMode)
 80070c6:	4e21      	ldr	r6, [pc, #132]	; (800714c <bldc_checkCommutationMode+0x88>)
 80070c8:	4d21      	ldr	r5, [pc, #132]	; (8007150 <bldc_checkCommutationMode+0x8c>)
 80070ca:	f896 406a 	ldrb.w	r4, [r6, #106]	; 0x6a
 80070ce:	792b      	ldrb	r3, [r5, #4]
 80070d0:	42a3      	cmp	r3, r4
 80070d2:	d017      	beq.n	8007104 <bldc_checkCommutationMode+0x40>
	{
		// switch to new mode
		switch(motorConfig.commutationMode)
 80070d4:	2c01      	cmp	r4, #1
 80070d6:	d027      	beq.n	8007128 <bldc_checkCommutationMode+0x64>
 80070d8:	d815      	bhi.n	8007106 <bldc_checkCommutationMode+0x42>
		{
			case COMM_MODE_FOC_DISABLED:
				flags_clearStatusFlag(MODULE_INITIALIZED);
 80070da:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80070de:	f7fd fbc9 	bl	8004874 <flags_clearStatusFlag>
				tmc4671_writeInt(DEFAULT_MC, TMC4671_UQ_UD_EXT, 0);
 80070e2:	2200      	movs	r2, #0
 80070e4:	2124      	movs	r1, #36	; 0x24
 80070e6:	4610      	mov	r0, r2
 80070e8:	f001 fc6a 	bl	80089c0 <tmc4671_writeInt>
				tmc4671_writeInt(DEFAULT_MC, TMC4671_PHI_E_SELECTION, TMC4671_PHI_E_EXTERNAL);
 80070ec:	2201      	movs	r2, #1
 80070ee:	2152      	movs	r1, #82	; 0x52
 80070f0:	2000      	movs	r0, #0
 80070f2:	f001 fc65 	bl	80089c0 <tmc4671_writeInt>
				tmc4671_switchToMotionMode(DEFAULT_MC, TMC4671_MOTION_MODE_UQ_UD_EXT);
 80070f6:	2108      	movs	r1, #8
 80070f8:	2000      	movs	r0, #0
 80070fa:	f001 fcab 	bl	8008a54 <tmc4671_switchToMotionMode>
			case COMM_MODE_FOC_DIGITAL_HALL_PEDAL_ASSIST:
				tmc4671_writeInt(DEFAULT_MC, TMC4671_VELOCITY_SELECTION, TMC4671_VELOCITY_PHI_M_HAL);
				tmc4671_writeInt(DEFAULT_MC, TMC4671_PHI_E_SELECTION, TMC4671_PHI_E_HALL);
				break;
		}
		gLastSetCommutationMode = motorConfig.commutationMode;
 80070fe:	f896 406a 	ldrb.w	r4, [r6, #106]	; 0x6a
 8007102:	712c      	strb	r4, [r5, #4]
	}
}
 8007104:	bd70      	pop	{r4, r5, r6, pc}
		switch(motorConfig.commutationMode)
 8007106:	1ea3      	subs	r3, r4, #2
 8007108:	2b01      	cmp	r3, #1
 800710a:	d8fa      	bhi.n	8007102 <bldc_checkCommutationMode+0x3e>
				tmc4671_writeInt(DEFAULT_MC, TMC4671_VELOCITY_SELECTION, TMC4671_VELOCITY_PHI_M_HAL);
 800710c:	220c      	movs	r2, #12
 800710e:	2150      	movs	r1, #80	; 0x50
 8007110:	2000      	movs	r0, #0
 8007112:	f001 fc55 	bl	80089c0 <tmc4671_writeInt>
				tmc4671_writeInt(DEFAULT_MC, TMC4671_PHI_E_SELECTION, TMC4671_PHI_E_HALL);
 8007116:	2205      	movs	r2, #5
 8007118:	2152      	movs	r1, #82	; 0x52
 800711a:	2000      	movs	r0, #0
 800711c:	f001 fc50 	bl	80089c0 <tmc4671_writeInt>
		gLastSetCommutationMode = motorConfig.commutationMode;
 8007120:	f896 406a 	ldrb.w	r4, [r6, #106]	; 0x6a
 8007124:	712c      	strb	r4, [r5, #4]
 8007126:	e7ed      	b.n	8007104 <bldc_checkCommutationMode+0x40>
				flags_clearStatusFlag(MODULE_INITIALIZED);
 8007128:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800712c:	f7fd fba2 	bl	8004874 <flags_clearStatusFlag>
				tmc4671_writeInt(DEFAULT_MC, TMC4671_PHI_E_SELECTION, TMC4671_PHI_E_OPEN_LOOP);
 8007130:	2202      	movs	r2, #2
 8007132:	2152      	movs	r1, #82	; 0x52
 8007134:	2000      	movs	r0, #0
 8007136:	f001 fc43 	bl	80089c0 <tmc4671_writeInt>
				tmc4671_switchToMotionMode(DEFAULT_MC, TMC4671_MOTION_MODE_TORQUE);
 800713a:	4621      	mov	r1, r4
 800713c:	2000      	movs	r0, #0
 800713e:	f001 fc89 	bl	8008a54 <tmc4671_switchToMotionMode>
		gLastSetCommutationMode = motorConfig.commutationMode;
 8007142:	f896 406a 	ldrb.w	r4, [r6, #106]	; 0x6a
 8007146:	712c      	strb	r4, [r5, #4]
 8007148:	e7dc      	b.n	8007104 <bldc_checkCommutationMode+0x40>
 800714a:	bf00      	nop
 800714c:	200000a0 	.word	0x200000a0
 8007150:	20000010 	.word	0x20000010

08007154 <bldc_stopMotor>:

void bldc_stopMotor()
{
 8007154:	b510      	push	{r4, lr}
	if (motorConfig.commutationMode == COMM_MODE_FOC_DIGITAL_HALL || motorConfig.commutationMode == COMM_MODE_FOC_DIGITAL_HALL_PEDAL_ASSIST )
 8007156:	4b19      	ldr	r3, [pc, #100]	; (80071bc <bldc_stopMotor+0x68>)
 8007158:	f893 306a 	ldrb.w	r3, [r3, #106]	; 0x6a
 800715c:	1e9a      	subs	r2, r3, #2
 800715e:	2a01      	cmp	r2, #1
 8007160:	d916      	bls.n	8007190 <bldc_stopMotor+0x3c>
	if (motorConfig.commutationMode == COMM_MODE_FOC_DISABLED)
 8007162:	b1a3      	cbz	r3, 800718e <bldc_stopMotor+0x3a>
		gDesiredVelocity = velocity;
 8007164:	2400      	movs	r4, #0
 8007166:	4b16      	ldr	r3, [pc, #88]	; (80071c0 <bldc_stopMotor+0x6c>)
	flags_clearStatusFlag(STOP_MODE | TORQUE_MODE | VELOCITY_MODE | POSITION_MODE | POSITION_END);
 8007168:	f44f 409e 	mov.w	r0, #20224	; 0x4f00
		gDesiredVelocity = velocity;
 800716c:	605c      	str	r4, [r3, #4]
	flags_clearStatusFlag(STOP_MODE | TORQUE_MODE | VELOCITY_MODE | POSITION_MODE | POSITION_END);
 800716e:	f7fd fb81 	bl	8004874 <flags_clearStatusFlag>
			flags_setStatusFlag(VELOCITY_MODE);
 8007172:	f44f 7000 	mov.w	r0, #512	; 0x200
 8007176:	f7fd fb75 	bl	8004864 <flags_setStatusFlag>
			gMotionMode = VELOCITY_MODE;
 800717a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800717e:	4b11      	ldr	r3, [pc, #68]	; (80071c4 <bldc_stopMotor+0x70>)
			tmc4671_switchToMotionMode(DEFAULT_MC, TMC4671_MOTION_MODE_VELOCITY);
 8007180:	4620      	mov	r0, r4
		bldc_setTargetMotorCurrent(0);
	else
		bldc_setTargetVelocity(0);
}
 8007182:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			tmc4671_switchToMotionMode(DEFAULT_MC, TMC4671_MOTION_MODE_VELOCITY);
 8007186:	2102      	movs	r1, #2
			gMotionMode = VELOCITY_MODE;
 8007188:	601a      	str	r2, [r3, #0]
			tmc4671_switchToMotionMode(DEFAULT_MC, TMC4671_MOTION_MODE_VELOCITY);
 800718a:	f001 bc63 	b.w	8008a54 <tmc4671_switchToMotionMode>
}
 800718e:	bd10      	pop	{r4, pc}
		gTargetTorque = targetCurrent;
 8007190:	2400      	movs	r4, #0
 8007192:	4b0b      	ldr	r3, [pc, #44]	; (80071c0 <bldc_stopMotor+0x6c>)
	flags_clearStatusFlag(STOP_MODE | TORQUE_MODE | VELOCITY_MODE | POSITION_MODE | POSITION_END);
 8007194:	f44f 409e 	mov.w	r0, #20224	; 0x4f00
		gTargetTorque = targetCurrent;
 8007198:	601c      	str	r4, [r3, #0]
	flags_clearStatusFlag(STOP_MODE | TORQUE_MODE | VELOCITY_MODE | POSITION_MODE | POSITION_END);
 800719a:	f7fd fb6b 	bl	8004874 <flags_clearStatusFlag>
			flags_setStatusFlag(TORQUE_MODE);
 800719e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80071a2:	f7fd fb5f 	bl	8004864 <flags_setStatusFlag>
			gMotionMode = TORQUE_MODE;
 80071a6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80071aa:	4b06      	ldr	r3, [pc, #24]	; (80071c4 <bldc_stopMotor+0x70>)
			tmc4671_switchToMotionMode(DEFAULT_MC, TMC4671_MOTION_MODE_TORQUE);
 80071ac:	4620      	mov	r0, r4
}
 80071ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			tmc4671_switchToMotionMode(DEFAULT_MC, TMC4671_MOTION_MODE_TORQUE);
 80071b2:	2101      	movs	r1, #1
			gMotionMode = TORQUE_MODE;
 80071b4:	601a      	str	r2, [r3, #0]
			tmc4671_switchToMotionMode(DEFAULT_MC, TMC4671_MOTION_MODE_TORQUE);
 80071b6:	f001 bc4d 	b.w	8008a54 <tmc4671_switchToMotionMode>
 80071ba:	bf00      	nop
 80071bc:	200000a0 	.word	0x200000a0
 80071c0:	20000354 	.word	0x20000354
 80071c4:	20000010 	.word	0x20000010

080071c8 <updateRampTargetTorque>:

int updateRampTargetTorque(int actualTargetTorque, int desiredTorque)
{
 80071c8:	b538      	push	{r3, r4, r5, lr}
	if((motorConfig.positiveMotoringRampTime == 0) || (motorConfig.negativeMotoringRampTime == 0))
 80071ca:	4d16      	ldr	r5, [pc, #88]	; (8007224 <updateRampTargetTorque+0x5c>)
{
 80071cc:	4604      	mov	r4, r0
	if((motorConfig.positiveMotoringRampTime == 0) || (motorConfig.negativeMotoringRampTime == 0))
 80071ce:	8aeb      	ldrh	r3, [r5, #22]
{
 80071d0:	4608      	mov	r0, r1
	if((motorConfig.positiveMotoringRampTime == 0) || (motorConfig.negativeMotoringRampTime == 0))
 80071d2:	b10b      	cbz	r3, 80071d8 <updateRampTargetTorque+0x10>
 80071d4:	8b2a      	ldrh	r2, [r5, #24]
 80071d6:	b902      	cbnz	r2, 80071da <updateRampTargetTorque+0x12>
	{
		actualTargetTorque -= motorConfig.negativeMotoringRampTime/(1000);				// divide with pre-factor
		actualTargetTorque = (sensor_wheelVelocity()>= motorConfig.maximumSpeed*10/2) ? MAX(actualTargetTorque, 0) :	MAX(actualTargetTorque, (int)motorConfig.minimumMotorCurrent);	// limit target torque
	}
	return actualTargetTorque;
}
 80071d8:	bd38      	pop	{r3, r4, r5, pc}
	else if(actualTargetTorque < desiredTorque)		// increase torque
 80071da:	428c      	cmp	r4, r1
 80071dc:	db02      	blt.n	80071e4 <updateRampTargetTorque+0x1c>
	else if(actualTargetTorque > desiredTorque)  	// decrease torque
 80071de:	dc0b      	bgt.n	80071f8 <updateRampTargetTorque+0x30>
 80071e0:	4620      	mov	r0, r4
}
 80071e2:	bd38      	pop	{r3, r4, r5, pc}
		actualTargetTorque += motorConfig.positiveMotoringRampTime/(1000);				// divide with pre-factor
 80071e4:	4810      	ldr	r0, [pc, #64]	; (8007228 <updateRampTargetTorque+0x60>)
		actualTargetTorque = MIN(actualTargetTorque, (int)motorConfig.maximumCurrent); 	// limit target torque to max allowed motor torque
 80071e6:	6ba9      	ldr	r1, [r5, #56]	; 0x38
		actualTargetTorque += motorConfig.positiveMotoringRampTime/(1000);				// divide with pre-factor
 80071e8:	fba0 2303 	umull	r2, r3, r0, r3
 80071ec:	eb04 1093 	add.w	r0, r4, r3, lsr #6
		actualTargetTorque = MIN(actualTargetTorque, (int)motorConfig.maximumCurrent); 	// limit target torque to max allowed motor torque
 80071f0:	4288      	cmp	r0, r1
 80071f2:	bfa8      	it	ge
 80071f4:	4608      	movge	r0, r1
}
 80071f6:	bd38      	pop	{r3, r4, r5, pc}
		actualTargetTorque -= motorConfig.negativeMotoringRampTime/(1000);				// divide with pre-factor
 80071f8:	480b      	ldr	r0, [pc, #44]	; (8007228 <updateRampTargetTorque+0x60>)
 80071fa:	fba0 3002 	umull	r3, r0, r0, r2
 80071fe:	eba4 1490 	sub.w	r4, r4, r0, lsr #6
		actualTargetTorque = (sensor_wheelVelocity()>= motorConfig.maximumSpeed*10/2) ? MAX(actualTargetTorque, 0) :	MAX(actualTargetTorque, (int)motorConfig.minimumMotorCurrent);	// limit target torque
 8007202:	f000 fda9 	bl	8007d58 <sensor_wheelVelocity>
 8007206:	8eeb      	ldrh	r3, [r5, #54]	; 0x36
 8007208:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800720c:	4298      	cmp	r0, r3
 800720e:	db02      	blt.n	8007216 <updateRampTargetTorque+0x4e>
 8007210:	ea24 70e4 	bic.w	r0, r4, r4, asr #31
}
 8007214:	bd38      	pop	{r3, r4, r5, pc}
		actualTargetTorque = (sensor_wheelVelocity()>= motorConfig.maximumSpeed*10/2) ? MAX(actualTargetTorque, 0) :	MAX(actualTargetTorque, (int)motorConfig.minimumMotorCurrent);	// limit target torque
 8007216:	f8b5 004a 	ldrh.w	r0, [r5, #74]	; 0x4a
 800721a:	42a0      	cmp	r0, r4
 800721c:	bfb8      	it	lt
 800721e:	4620      	movlt	r0, r4
}
 8007220:	bd38      	pop	{r3, r4, r5, pc}
 8007222:	bf00      	nop
 8007224:	200000a0 	.word	0x200000a0
 8007228:	10624dd3 	.word	0x10624dd3

0800722c <bldc_processBLDC>:

/* main regulation function */
void bldc_processBLDC()
{
 800722c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	static u32 lastSystick = 0;
	static u32 lastSecCheckTime = 0;
	static u32 last50MSecCheckTime = 0;
	static u32 last90MSecCheckTime = 0;

	u32 newSystick = systick_getTimer();
 800722e:	f7fd fb09 	bl	8004844 <systick_getTimer>

	// 1ms "timer"
	if (lastSystick != newSystick)
 8007232:	4d78      	ldr	r5, [pc, #480]	; (8007414 <bldc_processBLDC+0x1e8>)
	u32 newSystick = systick_getTimer();
 8007234:	4604      	mov	r4, r0
	if (lastSystick != newSystick)
 8007236:	69eb      	ldr	r3, [r5, #28]
 8007238:	4283      	cmp	r3, r0
 800723a:	d11c      	bne.n	8007276 <bldc_processBLDC+0x4a>
		// update check time
		lastSystick = newSystick;
	}

	// 50ms "timer"
	if (abs(newSystick-last50MSecCheckTime) >= 50)
 800723c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800723e:	1ae3      	subs	r3, r4, r3
 8007240:	2b00      	cmp	r3, #0
 8007242:	bfb8      	it	lt
 8007244:	425b      	neglt	r3, r3
 8007246:	2b31      	cmp	r3, #49	; 0x31
 8007248:	dc6d      	bgt.n	8007326 <bldc_processBLDC+0xfa>
		// update check time
		last50MSecCheckTime = newSystick;
	}

	//90ms "timer"
	if (abs(newSystick-last90MSecCheckTime) >= 90)
 800724a:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800724c:	1ae3      	subs	r3, r4, r3
 800724e:	2b00      	cmp	r3, #0
 8007250:	bfb8      	it	lt
 8007252:	425b      	neglt	r3, r3
 8007254:	2b59      	cmp	r3, #89	; 0x59
 8007256:	dc62      	bgt.n	800731e <bldc_processBLDC+0xf2>
		// update check time
		last90MSecCheckTime = newSystick;
	}

	// 1s "timer"
	if (abs(newSystick-lastSecCheckTime) >= 1000)
 8007258:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800725a:	1ae3      	subs	r3, r4, r3
 800725c:	2b00      	cmp	r3, #0
 800725e:	bfb8      	it	lt
 8007260:	425b      	neglt	r3, r3
 8007262:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007266:	da00      	bge.n	800726a <bldc_processBLDC+0x3e>
		button_autoDeactivation();

		// update check time
		lastSecCheckTime = newSystick;
	}
}
 8007268:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		bldc_checkMotorTemperature();
 800726a:	f7ff fe7d 	bl	8006f68 <bldc_checkMotorTemperature>
		button_autoDeactivation();
 800726e:	f000 ff99 	bl	80081a4 <button_autoDeactivation>
		lastSecCheckTime = newSystick;
 8007272:	62ec      	str	r4, [r5, #44]	; 0x2c
}
 8007274:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (motorConfig.commutationMode == COMM_MODE_FOC_OPEN_LOOP)
 8007276:	4e68      	ldr	r6, [pc, #416]	; (8007418 <bldc_processBLDC+0x1ec>)
		bldc_checkCommutationMode();
 8007278:	f7ff ff24 	bl	80070c4 <bldc_checkCommutationMode>
		systemInfo_incCurrentLoopCounter();
 800727c:	f7fd fa90 	bl	80047a0 <systemInfo_incCurrentLoopCounter>
		systemInfo_incVelocityLoopCounter();
 8007280:	f7fd fa9c 	bl	80047bc <systemInfo_incVelocityLoopCounter>
		led_periodicJob();
 8007284:	f001 f904 	bl	8008490 <led_periodicJob>
		rear_led_periodicJob();
 8007288:	f001 f9a6 	bl	80085d8 <rear_led_periodicJob>
		sensor_brakeDetection();
 800728c:	f000 fc92 	bl	8007bb4 <sensor_brakeDetection>
		sensor_updatePedalTorque();
 8007290:	f000 f9c8 	bl	8007624 <sensor_updatePedalTorque>
		sensor_computePedalTorqMinMax();
 8007294:	f000 f9f0 	bl	8007678 <sensor_computePedalTorqMinMax>
		sensor_updatePedalCounter();
 8007298:	f000 fd94 	bl	8007dc4 <sensor_updatePedalCounter>
		sensor_updateWheelCounter();
 800729c:	f000 faa0 	bl	80077e0 <sensor_updateWheelCounter>
		sensor_updateWheelVelocity();
 80072a0:	f000 fab2 	bl	8007808 <sensor_updateWheelVelocity>
		sensor_updateActualTorqueLimit_Gain();
 80072a4:	f000 fcda 	bl	8007c5c <sensor_updateActualTorqueLimit_Gain>
		if (motorConfig.commutationMode == COMM_MODE_FOC_OPEN_LOOP)
 80072a8:	f896 306a 	ldrb.w	r3, [r6, #106]	; 0x6a
 80072ac:	2b01      	cmp	r3, #1
 80072ae:	d03e      	beq.n	800732e <bldc_processBLDC+0x102>
		else if (motorConfig.commutationMode == COMM_MODE_FOC_DIGITAL_HALL)
 80072b0:	2b02      	cmp	r3, #2
 80072b2:	d056      	beq.n	8007362 <bldc_processBLDC+0x136>
		else if (motorConfig.commutationMode == COMM_MODE_FOC_DIGITAL_HALL_PEDAL_ASSIST)
 80072b4:	2b03      	cmp	r3, #3
 80072b6:	d06e      	beq.n	8007396 <bldc_processBLDC+0x16a>
		sensor_updateMotorVelocity();
 80072b8:	f000 fa58 	bl	800776c <sensor_updateMotorVelocity>
		bldc_checkSupplyVoltage();
 80072bc:	f7ff fda4 	bl	8006e08 <bldc_checkSupplyVoltage>
	gActualInput12V = (VOLTAGE_FACTOR_12V*tmcm_getModuleSpecificADCValue(ADC_VOLTAGE_12V))/4095;
 80072c0:	4b56      	ldr	r3, [pc, #344]	; (800741c <bldc_processBLDC+0x1f0>)
 80072c2:	4e57      	ldr	r6, [pc, #348]	; (8007420 <bldc_processBLDC+0x1f4>)
 80072c4:	7818      	ldrb	r0, [r3, #0]
 80072c6:	f7fc f9ef 	bl	80036a8 <tmcm_getModuleSpecificADCValue>
 80072ca:	238a      	movs	r3, #138	; 0x8a
 80072cc:	4602      	mov	r2, r0
 80072ce:	fb03 f202 	mul.w	r2, r3, r2
	gActualInput6V = (VOLTAGE_FACTOR_6V*tmcm_getModuleSpecificADCValue(ADC_VOLTAGE_6V))/4095;
 80072d2:	4954      	ldr	r1, [pc, #336]	; (8007424 <bldc_processBLDC+0x1f8>)
 80072d4:	7808      	ldrb	r0, [r1, #0]
	gActualInput12V = (VOLTAGE_FACTOR_12V*tmcm_getModuleSpecificADCValue(ADC_VOLTAGE_12V))/4095;
 80072d6:	fba6 1302 	umull	r1, r3, r6, r2
 80072da:	1ad2      	subs	r2, r2, r3
 80072dc:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 80072e0:	0adb      	lsrs	r3, r3, #11
 80072e2:	60eb      	str	r3, [r5, #12]
	gActualInput6V = (VOLTAGE_FACTOR_6V*tmcm_getModuleSpecificADCValue(ADC_VOLTAGE_6V))/4095;
 80072e4:	f7fc f9e0 	bl	80036a8 <tmcm_getModuleSpecificADCValue>
 80072e8:	4603      	mov	r3, r0
	gActualInput5V = (VOLTAGE_FACTOR_5V*tmcm_getModuleSpecificADCValue(ADC_VOLTAGE_5V))/4095;
 80072ea:	4a4f      	ldr	r2, [pc, #316]	; (8007428 <bldc_processBLDC+0x1fc>)
	gActualInput6V = (VOLTAGE_FACTOR_6V*tmcm_getModuleSpecificADCValue(ADC_VOLTAGE_6V))/4095;
 80072ec:	ebc3 1343 	rsb	r3, r3, r3, lsl #5
 80072f0:	005b      	lsls	r3, r3, #1
	gActualInput5V = (VOLTAGE_FACTOR_5V*tmcm_getModuleSpecificADCValue(ADC_VOLTAGE_5V))/4095;
 80072f2:	7810      	ldrb	r0, [r2, #0]
	gActualInput6V = (VOLTAGE_FACTOR_6V*tmcm_getModuleSpecificADCValue(ADC_VOLTAGE_6V))/4095;
 80072f4:	fba6 1203 	umull	r1, r2, r6, r3
 80072f8:	1a9b      	subs	r3, r3, r2
 80072fa:	eb02 0353 	add.w	r3, r2, r3, lsr #1
 80072fe:	0adb      	lsrs	r3, r3, #11
 8007300:	612b      	str	r3, [r5, #16]
	gActualInput5V = (VOLTAGE_FACTOR_5V*tmcm_getModuleSpecificADCValue(ADC_VOLTAGE_5V))/4095;
 8007302:	f7fc f9d1 	bl	80036a8 <tmcm_getModuleSpecificADCValue>
 8007306:	ebc0 1040 	rsb	r0, r0, r0, lsl #5
 800730a:	0040      	lsls	r0, r0, #1
 800730c:	fba6 3600 	umull	r3, r6, r6, r0
 8007310:	1b80      	subs	r0, r0, r6
 8007312:	eb06 0650 	add.w	r6, r6, r0, lsr #1
 8007316:	0af6      	lsrs	r6, r6, #11
		lastSystick = newSystick;
 8007318:	61ec      	str	r4, [r5, #28]
	gActualInput5V = (VOLTAGE_FACTOR_5V*tmcm_getModuleSpecificADCValue(ADC_VOLTAGE_5V))/4095;
 800731a:	616e      	str	r6, [r5, #20]
		lastSystick = newSystick;
 800731c:	e78e      	b.n	800723c <bldc_processBLDC+0x10>
		sensor_updatePedalVelocity();
 800731e:	f000 f9eb 	bl	80076f8 <sensor_updatePedalVelocity>
		last90MSecCheckTime = newSystick;
 8007322:	62ac      	str	r4, [r5, #40]	; 0x28
 8007324:	e798      	b.n	8007258 <bldc_processBLDC+0x2c>
		sensor_mapSpeedTorque();
 8007326:	f000 faa3 	bl	8007870 <sensor_mapSpeedTorque>
		last50MSecCheckTime = newSystick;
 800732a:	626c      	str	r4, [r5, #36]	; 0x24
 800732c:	e78d      	b.n	800724a <bldc_processBLDC+0x1e>
			rampGenerator.targetVelocity = gDesiredVelocity;
 800732e:	4f3f      	ldr	r7, [pc, #252]	; (800742c <bldc_processBLDC+0x200>)
 8007330:	686b      	ldr	r3, [r5, #4]
			tmc_linearRamp_computeRampVelocity(&rampGenerator);
 8007332:	4638      	mov	r0, r7
			rampGenerator.targetVelocity = gDesiredVelocity;
 8007334:	60fb      	str	r3, [r7, #12]
			tmc_linearRamp_computeRampVelocity(&rampGenerator);
 8007336:	f001 fa3d 	bl	80087b4 <tmc_linearRamp_computeRampVelocity>
			tmc4671_setTargetTorque_mA(DEFAULT_MC, motorConfig.dualShuntFactor, 0);
 800733a:	2200      	movs	r2, #0
 800733c:	f8b6 1068 	ldrh.w	r1, [r6, #104]	; 0x68
 8007340:	4610      	mov	r0, r2
 8007342:	f001 fbd7 	bl	8008af4 <tmc4671_setTargetTorque_mA>
			tmc4671_setTargetFlux_mA(DEFAULT_MC, motorConfig.dualShuntFactor, (rampGenerator.rampVelocity == 0) ? 0 : motorConfig.openLoopCurrent);
 8007346:	693a      	ldr	r2, [r7, #16]
 8007348:	f8b6 1068 	ldrh.w	r1, [r6, #104]	; 0x68
 800734c:	b102      	cbz	r2, 8007350 <bldc_processBLDC+0x124>
 800734e:	6e32      	ldr	r2, [r6, #96]	; 0x60
 8007350:	2000      	movs	r0, #0
 8007352:	f001 fc87 	bl	8008c64 <tmc4671_setTargetFlux_mA>
			tmc4671_writeInt(DEFAULT_MC, TMC4671_OPENLOOP_VELOCITY_TARGET, rampGenerator.rampVelocity);
 8007356:	2121      	movs	r1, #33	; 0x21
 8007358:	2000      	movs	r0, #0
 800735a:	693a      	ldr	r2, [r7, #16]
 800735c:	f001 fb30 	bl	80089c0 <tmc4671_writeInt>
 8007360:	e7aa      	b.n	80072b8 <bldc_processBLDC+0x8c>
			tmc4671_setTargetFlux_mA(DEFAULT_MC, motorConfig.dualShuntFactor, 0);
 8007362:	2200      	movs	r2, #0
 8007364:	f8b6 1068 	ldrh.w	r1, [r6, #104]	; 0x68
 8007368:	4610      	mov	r0, r2
 800736a:	f001 fc7b 	bl	8008c64 <tmc4671_setTargetFlux_mA>
			if (gMotionMode == TORQUE_MODE)
 800736e:	4b30      	ldr	r3, [pc, #192]	; (8007430 <bldc_processBLDC+0x204>)
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007376:	d045      	beq.n	8007404 <bldc_processBLDC+0x1d8>
			else if (gMotionMode == VELOCITY_MODE)
 8007378:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800737c:	d19c      	bne.n	80072b8 <bldc_processBLDC+0x8c>
				rampGenerator.targetVelocity = gDesiredVelocity;
 800737e:	4e2b      	ldr	r6, [pc, #172]	; (800742c <bldc_processBLDC+0x200>)
 8007380:	686b      	ldr	r3, [r5, #4]
				tmc_linearRamp_computeRampVelocity(&rampGenerator);
 8007382:	4630      	mov	r0, r6
				rampGenerator.targetVelocity = gDesiredVelocity;
 8007384:	60f3      	str	r3, [r6, #12]
				tmc_linearRamp_computeRampVelocity(&rampGenerator);
 8007386:	f001 fa15 	bl	80087b4 <tmc_linearRamp_computeRampVelocity>
				tmc4671_writeInt(DEFAULT_MC, TMC4671_PID_VELOCITY_TARGET, rampGenerator.rampVelocity);
 800738a:	2166      	movs	r1, #102	; 0x66
 800738c:	2000      	movs	r0, #0
 800738e:	6932      	ldr	r2, [r6, #16]
 8007390:	f001 fb16 	bl	80089c0 <tmc4671_writeInt>
 8007394:	e790      	b.n	80072b8 <bldc_processBLDC+0x8c>
			s32 pedalTargetTorque = sensor_motorAssistance();
 8007396:	f000 fb9d 	bl	8007ad4 <sensor_motorAssistance>
 800739a:	4607      	mov	r7, r0
			debug_setTestVar1(pedalTargetTorque);
 800739c:	f7fd fae8 	bl	8004970 <debug_setTestVar1>
			gRampTargetTorque = updateRampTargetTorque(gRampTargetTorque, pedalTargetTorque);
 80073a0:	4639      	mov	r1, r7
 80073a2:	6a28      	ldr	r0, [r5, #32]
 80073a4:	f7ff ff10 	bl	80071c8 <updateRampTargetTorque>
			tmc4671_setTargetFlux_mA(DEFAULT_MC, motorConfig.dualShuntFactor, 0);
 80073a8:	2200      	movs	r2, #0
 80073aa:	f8b6 1068 	ldrh.w	r1, [r6, #104]	; 0x68
			gRampTargetTorque = updateRampTargetTorque(gRampTargetTorque, pedalTargetTorque);
 80073ae:	6228      	str	r0, [r5, #32]
			tmc4671_setTargetFlux_mA(DEFAULT_MC, motorConfig.dualShuntFactor, 0);
 80073b0:	4610      	mov	r0, r2
 80073b2:	f001 fc57 	bl	8008c64 <tmc4671_setTargetFlux_mA>
			gRampTargetTorque = sensor_cutOffDistance(gRampTargetTorque);
 80073b6:	6a28      	ldr	r0, [r5, #32]
 80073b8:	f000 fbe6 	bl	8007b88 <sensor_cutOffDistance>
 80073bc:	6228      	str	r0, [r5, #32]
			gRampTargetTorque = button_batterySaving(gRampTargetTorque);
 80073be:	f000 ffcb 	bl	8008358 <button_batterySaving>
	if ((motorConfig.commutationMode == COMM_MODE_FOC_DISABLED)
 80073c2:	f896 206a 	ldrb.w	r2, [r6, #106]	; 0x6a
			gRampTargetTorque = button_batterySaving(gRampTargetTorque);
 80073c6:	4603      	mov	r3, r0
	if ((motorConfig.commutationMode == COMM_MODE_FOC_DISABLED)
 80073c8:	2a01      	cmp	r2, #1
			gRampTargetTorque = button_batterySaving(gRampTargetTorque);
 80073ca:	6228      	str	r0, [r5, #32]
	if ((motorConfig.commutationMode == COMM_MODE_FOC_DISABLED)
 80073cc:	f67f af74 	bls.w	80072b8 <bldc_processBLDC+0x8c>
	if((targetCurrent >= -MAX_TORQUE) && (targetCurrent <= MAX_TORQUE))
 80073d0:	f64e 2160 	movw	r1, #60000	; 0xea60
 80073d4:	f500 42ea 	add.w	r2, r0, #29952	; 0x7500
 80073d8:	3230      	adds	r2, #48	; 0x30
 80073da:	428a      	cmp	r2, r1
 80073dc:	f63f af6c 	bhi.w	80072b8 <bldc_processBLDC+0x8c>
	flags_clearStatusFlag(STOP_MODE | TORQUE_MODE | VELOCITY_MODE | POSITION_MODE | POSITION_END);
 80073e0:	f44f 409e 	mov.w	r0, #20224	; 0x4f00
		gTargetTorque = targetCurrent;
 80073e4:	602b      	str	r3, [r5, #0]
	flags_clearStatusFlag(STOP_MODE | TORQUE_MODE | VELOCITY_MODE | POSITION_MODE | POSITION_END);
 80073e6:	f7fd fa45 	bl	8004874 <flags_clearStatusFlag>
			flags_setStatusFlag(TORQUE_MODE);
 80073ea:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80073ee:	f7fd fa39 	bl	8004864 <flags_setStatusFlag>
			gMotionMode = TORQUE_MODE;
 80073f2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80073f6:	4b0e      	ldr	r3, [pc, #56]	; (8007430 <bldc_processBLDC+0x204>)
			tmc4671_switchToMotionMode(DEFAULT_MC, TMC4671_MOTION_MODE_TORQUE);
 80073f8:	2101      	movs	r1, #1
 80073fa:	2000      	movs	r0, #0
			gMotionMode = TORQUE_MODE;
 80073fc:	601a      	str	r2, [r3, #0]
			tmc4671_switchToMotionMode(DEFAULT_MC, TMC4671_MOTION_MODE_TORQUE);
 80073fe:	f001 fb29 	bl	8008a54 <tmc4671_switchToMotionMode>
			break;
 8007402:	e759      	b.n	80072b8 <bldc_processBLDC+0x8c>
				tmc4671_setTargetTorque_mA(DEFAULT_MC, motorConfig.dualShuntFactor, gTargetTorque);
 8007404:	2000      	movs	r0, #0
 8007406:	682a      	ldr	r2, [r5, #0]
 8007408:	f8b6 1068 	ldrh.w	r1, [r6, #104]	; 0x68
 800740c:	f001 fb72 	bl	8008af4 <tmc4671_setTargetTorque_mA>
 8007410:	e752      	b.n	80072b8 <bldc_processBLDC+0x8c>
 8007412:	bf00      	nop
 8007414:	20000354 	.word	0x20000354
 8007418:	200000a0 	.word	0x200000a0
 800741c:	20000002 	.word	0x20000002
 8007420:	00100101 	.word	0x00100101
 8007424:	20000003 	.word	0x20000003
 8007428:	20000004 	.word	0x20000004
 800742c:	20000130 	.word	0x20000130
 8007430:	20000010 	.word	0x20000010

08007434 <bldc_rampTargetTorque>:

s32 bldc_rampTargetTorque()
{
	return gRampTargetTorque;
 8007434:	4b01      	ldr	r3, [pc, #4]	; (800743c <bldc_rampTargetTorque+0x8>)
}
 8007436:	6a18      	ldr	r0, [r3, #32]
 8007438:	4770      	bx	lr
 800743a:	bf00      	nop
 800743c:	20000354 	.word	0x20000354

08007440 <bldc_getMotorPolePairs>:

u8 bldc_getMotorPolePairs()
{
 8007440:	b508      	push	{r3, lr}
	motorConfig.polePairs = tmc4671_getPolePairs(DEFAULT_MC);
 8007442:	2000      	movs	r0, #0
 8007444:	f001 fe78 	bl	8009138 <tmc4671_getPolePairs>
 8007448:	4b01      	ldr	r3, [pc, #4]	; (8007450 <bldc_getMotorPolePairs+0x10>)
 800744a:	f883 003c 	strb.w	r0, [r3, #60]	; 0x3c
	return motorConfig.polePairs;
}
 800744e:	bd08      	pop	{r3, pc}
 8007450:	200000a0 	.word	0x200000a0

08007454 <bldc_setCommutationMode>:

bool bldc_setCommutationMode(u8 mode)
{
 8007454:	4603      	mov	r3, r0
	if (mode <= 3)
 8007456:	2803      	cmp	r0, #3
	{
		motorConfig.commutationMode = mode;
 8007458:	bf9d      	ittte	ls
 800745a:	4a03      	ldrls	r2, [pc, #12]	; (8007468 <bldc_setCommutationMode+0x14>)
		return true;
 800745c:	2001      	movls	r0, #1
		motorConfig.commutationMode = mode;
 800745e:	f882 306a 	strbls.w	r3, [r2, #106]	; 0x6a
	}
	return false;
 8007462:	2000      	movhi	r0, #0
}
 8007464:	4770      	bx	lr
 8007466:	bf00      	nop
 8007468:	200000a0 	.word	0x200000a0

0800746c <bldc_getCommutationMode>:

u8 bldc_getCommutationMode()
{
	return motorConfig.commutationMode;
 800746c:	4b01      	ldr	r3, [pc, #4]	; (8007474 <bldc_getCommutationMode+0x8>)
}
 800746e:	f893 006a 	ldrb.w	r0, [r3, #106]	; 0x6a
 8007472:	4770      	bx	lr
 8007474:	200000a0 	.word	0x200000a0

08007478 <bldc_getOpenLoopAngle>:

s16 bldc_getOpenLoopAngle()
{
	return FIELD_GET(tmc4671_readInt(DEFAULT_MC, TMC4671_OPENLOOP_PHI), TMC4671_OPENLOOP_PHI_MASK, TMC4671_OPENLOOP_PHI_SHIFT);
 8007478:	2123      	movs	r1, #35	; 0x23
{
 800747a:	b508      	push	{r3, lr}
	return FIELD_GET(tmc4671_readInt(DEFAULT_MC, TMC4671_OPENLOOP_PHI), TMC4671_OPENLOOP_PHI_MASK, TMC4671_OPENLOOP_PHI_SHIFT);
 800747c:	2000      	movs	r0, #0
 800747e:	f001 fa79 	bl	8008974 <tmc4671_readInt>
}
 8007482:	b200      	sxth	r0, r0
 8007484:	bd08      	pop	{r3, pc}
 8007486:	bf00      	nop

08007488 <bldc_getEncoderAngle>:

s16 bldc_getEncoderAngle()
{
	return FIELD_GET(tmc4671_readInt(DEFAULT_MC, TMC4671_ABN_DECODER_PHI_E_PHI_M), TMC4671_ABN_DECODER_PHI_E_MASK, TMC4671_ABN_DECODER_PHI_E_SHIFT);
 8007488:	212a      	movs	r1, #42	; 0x2a
{
 800748a:	b508      	push	{r3, lr}
	return FIELD_GET(tmc4671_readInt(DEFAULT_MC, TMC4671_ABN_DECODER_PHI_E_PHI_M), TMC4671_ABN_DECODER_PHI_E_MASK, TMC4671_ABN_DECODER_PHI_E_SHIFT);
 800748c:	2000      	movs	r0, #0
 800748e:	f001 fa71 	bl	8008974 <tmc4671_readInt>
}
 8007492:	1400      	asrs	r0, r0, #16
 8007494:	bd08      	pop	{r3, pc}
 8007496:	bf00      	nop

08007498 <bldc_getDigitalHallAngle>:

s16 bldc_getDigitalHallAngle()
{
	return FIELD_GET(tmc4671_readInt(DEFAULT_MC, TMC4671_HALL_PHI_E_INTERPOLATED_PHI_E), TMC4671_HALL_PHI_E_MASK, TMC4671_HALL_PHI_E_SHIFT);
 8007498:	2139      	movs	r1, #57	; 0x39
{
 800749a:	b508      	push	{r3, lr}
	return FIELD_GET(tmc4671_readInt(DEFAULT_MC, TMC4671_HALL_PHI_E_INTERPOLATED_PHI_E), TMC4671_HALL_PHI_E_MASK, TMC4671_HALL_PHI_E_SHIFT);
 800749c:	2000      	movs	r0, #0
 800749e:	f001 fa69 	bl	8008974 <tmc4671_readInt>
}
 80074a2:	b200      	sxth	r0, r0
 80074a4:	bd08      	pop	{r3, pc}
 80074a6:	bf00      	nop

080074a8 <bldc_setDualShuntFactor>:

// ADC configuration
bool bldc_setDualShuntFactor(u16 factor)
{
 80074a8:	4602      	mov	r2, r0
	motorConfig.dualShuntFactor = factor;
 80074aa:	4b02      	ldr	r3, [pc, #8]	; (80074b4 <bldc_setDualShuntFactor+0xc>)
	return true;
}
 80074ac:	2001      	movs	r0, #1
	motorConfig.dualShuntFactor = factor;
 80074ae:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80074b2:	4770      	bx	lr
 80074b4:	200000a0 	.word	0x200000a0

080074b8 <bldc_getDualShuntFactor>:

u16 bldc_getDualShuntFactor()
{
	return motorConfig.dualShuntFactor;
 80074b8:	4b01      	ldr	r3, [pc, #4]	; (80074c0 <bldc_getDualShuntFactor+0x8>)
}
 80074ba:	f8b3 0068 	ldrh.w	r0, [r3, #104]	; 0x68
 80074be:	4770      	bx	lr
 80074c0:	200000a0 	.word	0x200000a0

080074c4 <bldc_getAdcI0Offset>:

int bldc_getAdcI0Offset()
{
 80074c4:	b508      	push	{r3, lr}
	motorConfig.adc_I0_offset = tmc4671_getAdcI0Offset(DEFAULT_MC);
 80074c6:	2000      	movs	r0, #0
 80074c8:	f001 fe4e 	bl	8009168 <tmc4671_getAdcI0Offset>
 80074cc:	4b01      	ldr	r3, [pc, #4]	; (80074d4 <bldc_getAdcI0Offset+0x10>)
 80074ce:	f8a3 0064 	strh.w	r0, [r3, #100]	; 0x64
	return motorConfig.adc_I0_offset;
}
 80074d2:	bd08      	pop	{r3, pc}
 80074d4:	200000a0 	.word	0x200000a0

080074d8 <bldc_setAdcI0Offset>:

bool bldc_setAdcI0Offset(int offset)
{
	if(offset >= 0 && offset < 65536)
 80074d8:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 80074dc:	d301      	bcc.n	80074e2 <bldc_setAdcI0Offset+0xa>
	{
		motorConfig.adc_I0_offset = offset;
		tmc4671_setAdcI0Offset(DEFAULT_MC, motorConfig.adc_I0_offset);
		return true;
	}
	return false;
 80074de:	2000      	movs	r0, #0
}
 80074e0:	4770      	bx	lr
{
 80074e2:	b508      	push	{r3, lr}
		motorConfig.adc_I0_offset = offset;
 80074e4:	4b04      	ldr	r3, [pc, #16]	; (80074f8 <bldc_setAdcI0Offset+0x20>)
 80074e6:	b281      	uxth	r1, r0
		tmc4671_setAdcI0Offset(DEFAULT_MC, motorConfig.adc_I0_offset);
 80074e8:	2000      	movs	r0, #0
		motorConfig.adc_I0_offset = offset;
 80074ea:	f8a3 1064 	strh.w	r1, [r3, #100]	; 0x64
		tmc4671_setAdcI0Offset(DEFAULT_MC, motorConfig.adc_I0_offset);
 80074ee:	f001 fe41 	bl	8009174 <tmc4671_setAdcI0Offset>
		return true;
 80074f2:	2001      	movs	r0, #1
}
 80074f4:	bd08      	pop	{r3, pc}
 80074f6:	bf00      	nop
 80074f8:	200000a0 	.word	0x200000a0

080074fc <bldc_getAdcI1Offset>:

int bldc_getAdcI1Offset()
{
 80074fc:	b508      	push	{r3, lr}
	motorConfig.adc_I1_offset = tmc4671_getAdcI1Offset(DEFAULT_MC);
 80074fe:	2000      	movs	r0, #0
 8007500:	f001 fe4a 	bl	8009198 <tmc4671_getAdcI1Offset>
 8007504:	4b01      	ldr	r3, [pc, #4]	; (800750c <bldc_getAdcI1Offset+0x10>)
 8007506:	f8a3 0066 	strh.w	r0, [r3, #102]	; 0x66
	return motorConfig.adc_I1_offset;
}
 800750a:	bd08      	pop	{r3, pc}
 800750c:	200000a0 	.word	0x200000a0

08007510 <bldc_setAdcI1Offset>:

bool bldc_setAdcI1Offset(int offset)
{
	if(offset >= 0 && offset < 65536)
 8007510:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 8007514:	d301      	bcc.n	800751a <bldc_setAdcI1Offset+0xa>
	{
		motorConfig.adc_I1_offset = offset;
		tmc4671_setAdcI1Offset(DEFAULT_MC, motorConfig.adc_I1_offset);
		return true;
	}
	return false;
 8007516:	2000      	movs	r0, #0
}
 8007518:	4770      	bx	lr
{
 800751a:	b508      	push	{r3, lr}
		motorConfig.adc_I1_offset = offset;
 800751c:	4b04      	ldr	r3, [pc, #16]	; (8007530 <bldc_setAdcI1Offset+0x20>)
 800751e:	b281      	uxth	r1, r0
		tmc4671_setAdcI1Offset(DEFAULT_MC, motorConfig.adc_I1_offset);
 8007520:	2000      	movs	r0, #0
		motorConfig.adc_I1_offset = offset;
 8007522:	f8a3 1066 	strh.w	r1, [r3, #102]	; 0x66
		tmc4671_setAdcI1Offset(DEFAULT_MC, motorConfig.adc_I1_offset);
 8007526:	f001 fe3d 	bl	80091a4 <tmc4671_setAdcI1Offset>
		return true;
 800752a:	2001      	movs	r0, #1
}
 800752c:	bd08      	pop	{r3, pc}
 800752e:	bf00      	nop
 8007530:	200000a0 	.word	0x200000a0

08007534 <TIM1_TRG_COM_IRQHandler>:

/* commutation interrupt, take over the new desired pwm */
void TIM1_TRG_COM_IRQHandler()
{
	// clear interrupt flag
	TIM_ClearITPendingBit(TIM1, TIM_IT_COM);
 8007534:	2120      	movs	r1, #32
 8007536:	4801      	ldr	r0, [pc, #4]	; (800753c <TIM1_TRG_COM_IRQHandler+0x8>)
 8007538:	f7fb b878 	b.w	800262c <TIM_ClearITPendingBit>
 800753c:	40012c00 	.word	0x40012c00

08007540 <TIM1_UP_IRQHandler>:
}

void TIM1_UP_IRQHandler()
{
	// clear update flag
	TIM_ClearFlag(TIM1, TIM_FLAG_Update);
 8007540:	2101      	movs	r1, #1
 8007542:	4801      	ldr	r0, [pc, #4]	; (8007548 <TIM1_UP_IRQHandler+0x8>)
 8007544:	f7fb b862 	b.w	800260c <TIM_ClearFlag>
 8007548:	40012c00 	.word	0x40012c00

0800754c <TIM2_IRQHandler>:

/* Interrupt handler for timer 2 */
void TIM2_IRQHandler(void)
{
	// clear the interrupt pending flag
	TIM_ClearFlag(TIM2, TIM_FLAG_Update);
 800754c:	2101      	movs	r1, #1
 800754e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8007552:	f7fb b85b 	b.w	800260c <TIM_ClearFlag>
 8007556:	bf00      	nop

08007558 <TIM3_IRQHandler>:

/* Interrupt handler for timer 3 */
void TIM3_IRQHandler(void)
{
	// clear the interrupt pending flag
	TIM_ClearFlag(TIM3, TIM_FLAG_Update);
 8007558:	2101      	movs	r1, #1
 800755a:	4801      	ldr	r0, [pc, #4]	; (8007560 <TIM3_IRQHandler+0x8>)
 800755c:	f7fb b856 	b.w	800260c <TIM_ClearFlag>
 8007560:	40000400 	.word	0x40000400

08007564 <TIM4_IRQHandler>:
}

void TIM4_IRQHandler(void)
{
	// clear the interrupt pending flag
	TIM_ClearFlag(TIM4, TIM_FLAG_Update);
 8007564:	2101      	movs	r1, #1
 8007566:	4801      	ldr	r0, [pc, #4]	; (800756c <TIM4_IRQHandler+0x8>)
 8007568:	f7fb b850 	b.w	800260c <TIM_ClearFlag>
 800756c:	40000800 	.word	0x40000800

08007570 <EXTI9_5_IRQHandler>:
}

/* interrupt handler for encoder-Null-channel */
void EXTI9_5_IRQHandler()
{
 8007570:	b508      	push	{r3, lr}
	if(EXTI_GetITStatus(EXTI_Line8) != RESET)
 8007572:	f44f 7080 	mov.w	r0, #256	; 0x100
 8007576:	f7f9 f9b7 	bl	80008e8 <EXTI_GetITStatus>
 800757a:	b900      	cbnz	r0, 800757e <EXTI9_5_IRQHandler+0xe>
	{
		// clear interrupt bit
		EXTI_ClearITPendingBit(EXTI_Line8);
	}
}
 800757c:	bd08      	pop	{r3, pc}
		EXTI_ClearITPendingBit(EXTI_Line8);
 800757e:	f44f 7080 	mov.w	r0, #256	; 0x100
}
 8007582:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		EXTI_ClearITPendingBit(EXTI_Line8);
 8007586:	f7f9 b9bd 	b.w	8000904 <EXTI_ClearITPendingBit>
 800758a:	bf00      	nop

0800758c <USART2_IRQHandler>:

/* interrupt handler for uart interface */
void USART2_IRQHandler(){}
 800758c:	4770      	bx	lr
 800758e:	bf00      	nop

08007590 <USART3_IRQHandler>:
 8007590:	4770      	bx	lr
 8007592:	bf00      	nop

08007594 <sensor_init>:
	return targetPedalTorque;
}

void sensor_updateCutOffTime()
{
	m_cutOffTime = (motorConfig.assistCutOutDistance*3600)/motorConfig.maximumSpeed; // 3600km/h = 1m/ms		m_cutOffTime = ms
 8007594:	f44f 6161 	mov.w	r1, #3600	; 0xe10
{
 8007598:	b538      	push	{r3, r4, r5, lr}
	m_cutOffTime = (motorConfig.assistCutOutDistance*3600)/motorConfig.maximumSpeed; // 3600km/h = 1m/ms		m_cutOffTime = ms
 800759a:	4c1b      	ldr	r4, [pc, #108]	; (8007608 <sensor_init+0x74>)
 800759c:	8963      	ldrh	r3, [r4, #10]
 800759e:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 80075a0:	fb01 f303 	mul.w	r3, r1, r3
 80075a4:	fbb3 f3f2 	udiv	r3, r3, r2
	if(m_cutOffTime > 100) //delay compensation of the pedal velocity filter
	{
		m_cutOffTime -= 100;
 80075a8:	4a18      	ldr	r2, [pc, #96]	; (800760c <sensor_init+0x78>)
	if(m_cutOffTime > 100) //delay compensation of the pedal velocity filter
 80075aa:	2b64      	cmp	r3, #100	; 0x64
		m_cutOffTime -= 100;
 80075ac:	bfc8      	it	gt
 80075ae:	3b64      	subgt	r3, #100	; 0x64
 80075b0:	6013      	str	r3, [r2, #0]
	button_updateBatteryStatusFactor();
 80075b2:	f000 fe1d 	bl	80081f0 <button_updateBatteryStatusFactor>
	s32 ADCTorqueValue = tmcm_getADCTorqueValue();
 80075b6:	f7fc f8c3 	bl	8003740 <tmcm_getADCTorqueValue>
	for (int i = 0; i < motorConfig.pedalPulsesPerRotation; i++)
 80075ba:	8824      	ldrh	r4, [r4, #0]
 80075bc:	b314      	cbz	r4, 8007604 <sensor_init+0x70>
 80075be:	4b14      	ldr	r3, [pc, #80]	; (8007610 <sensor_init+0x7c>)
		maxPedalData[i] = ADCTorqueValue;
 80075c0:	b280      	uxth	r0, r0
 80075c2:	f103 0140 	add.w	r1, r3, #64	; 0x40
 80075c6:	0065      	lsls	r5, r4, #1
 80075c8:	eb03 0c44 	add.w	ip, r3, r4, lsl #1
 80075cc:	f823 0b02 	strh.w	r0, [r3], #2
	for (int i = 0; i < motorConfig.pedalPulsesPerRotation; i++)
 80075d0:	459c      	cmp	ip, r3
		minPedalData[i] = ADCTorqueValue;
 80075d2:	f821 0b02 	strh.w	r0, [r1], #2
	for (int i = 0; i < motorConfig.pedalPulsesPerRotation; i++)
 80075d6:	d1f9      	bne.n	80075cc <sensor_init+0x38>
		m_pedalTorqueAverage[i] = 0;
 80075d8:	462a      	mov	r2, r5
 80075da:	2100      	movs	r1, #0
 80075dc:	480d      	ldr	r0, [pc, #52]	; (8007614 <sensor_init+0x80>)
 80075de:	f002 fefd 	bl	800a3dc <memset>
		m_leftPedalTorqueRaw[i] = 0;
 80075e2:	462a      	mov	r2, r5
 80075e4:	2100      	movs	r1, #0
 80075e6:	480c      	ldr	r0, [pc, #48]	; (8007618 <sensor_init+0x84>)
 80075e8:	f002 fef8 	bl	800a3dc <memset>
		m_rightPedalTorqueRaw[i] = 0;
 80075ec:	462a      	mov	r2, r5
 80075ee:	2100      	movs	r1, #0
 80075f0:	480a      	ldr	r0, [pc, #40]	; (800761c <sensor_init+0x88>)
 80075f2:	f002 fef3 	bl	800a3dc <memset>
		m_minEstimatedPedalTorque[i] = 0;
 80075f6:	462a      	mov	r2, r5
}
 80075f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		m_minEstimatedPedalTorque[i] = 0;
 80075fc:	2100      	movs	r1, #0
 80075fe:	4808      	ldr	r0, [pc, #32]	; (8007620 <sensor_init+0x8c>)
 8007600:	f002 beec 	b.w	800a3dc <memset>
}
 8007604:	bd38      	pop	{r3, r4, r5, pc}
 8007606:	bf00      	nop
 8007608:	200000a0 	.word	0x200000a0
 800760c:	20000388 	.word	0x20000388
 8007610:	2000038c 	.word	0x2000038c
 8007614:	2000040c 	.word	0x2000040c
 8007618:	2000044c 	.word	0x2000044c
 800761c:	2000048c 	.word	0x2000048c
 8007620:	200004cc 	.word	0x200004cc

08007624 <sensor_updatePedalTorque>:
{
 8007624:	b530      	push	{r4, r5, lr}
 8007626:	b083      	sub	sp, #12
	filteredActualPedalTorque = tmc_filterPT1(&akkuActualPedalTorque, tmcm_getADCTorqueValue(), filteredActualPedalTorque, fltActualTorque, 16);
 8007628:	f7fc f88a 	bl	8003740 <tmcm_getADCTorqueValue>
 800762c:	2510      	movs	r5, #16
 800762e:	4c07      	ldr	r4, [pc, #28]	; (800764c <sensor_updatePedalTorque+0x28>)
 8007630:	4b07      	ldr	r3, [pc, #28]	; (8007650 <sensor_updatePedalTorque+0x2c>)
 8007632:	4601      	mov	r1, r0
 8007634:	781b      	ldrb	r3, [r3, #0]
 8007636:	f8d4 2184 	ldr.w	r2, [r4, #388]	; 0x184
 800763a:	f504 70c4 	add.w	r0, r4, #392	; 0x188
 800763e:	9500      	str	r5, [sp, #0]
 8007640:	f001 f888 	bl	8008754 <tmc_filterPT1>
 8007644:	f8c4 0184 	str.w	r0, [r4, #388]	; 0x184
}
 8007648:	b003      	add	sp, #12
 800764a:	bd30      	pop	{r4, r5, pc}
 800764c:	20000388 	.word	0x20000388
 8007650:	20000018 	.word	0x20000018

08007654 <sensor_actualPedalTorque>:
	return filteredActualPedalTorque;
 8007654:	4b01      	ldr	r3, [pc, #4]	; (800765c <sensor_actualPedalTorque+0x8>)
}
 8007656:	f8d3 0184 	ldr.w	r0, [r3, #388]	; 0x184
 800765a:	4770      	bx	lr
 800765c:	20000388 	.word	0x20000388

08007660 <sensor_getFltActualTorque>:
	return fltActualTorque;
 8007660:	4b01      	ldr	r3, [pc, #4]	; (8007668 <sensor_getFltActualTorque+0x8>)
}
 8007662:	6818      	ldr	r0, [r3, #0]
 8007664:	4770      	bx	lr
 8007666:	bf00      	nop
 8007668:	20000018 	.word	0x20000018

0800766c <sensor_setFltActualTorque>:
	fltActualTorque = flt;
 800766c:	4b01      	ldr	r3, [pc, #4]	; (8007674 <sensor_setFltActualTorque+0x8>)
 800766e:	6018      	str	r0, [r3, #0]
}
 8007670:	4770      	bx	lr
 8007672:	bf00      	nop
 8007674:	20000018 	.word	0x20000018

08007678 <sensor_computePedalTorqMinMax>:
{
 8007678:	b570      	push	{r4, r5, r6, lr}
	int actualTorque = filteredActualPedalTorque;
 800767a:	4c17      	ldr	r4, [pc, #92]	; (80076d8 <sensor_computePedalTorqMinMax+0x60>)
	if (actualTorque > m_maxPedalTorque)
 800767c:	f8d4 0184 	ldr.w	r0, [r4, #388]	; 0x184
 8007680:	f002 fb9c 	bl	8009dbc <__aeabi_i2f>
 8007684:	f8d4 6190 	ldr.w	r6, [r4, #400]	; 0x190
 8007688:	4605      	mov	r5, r0
 800768a:	4631      	mov	r1, r6
 800768c:	f002 fc56 	bl	8009f3c <__aeabi_fcmpgt>
 8007690:	b9f0      	cbnz	r0, 80076d0 <sensor_computePedalTorqMinMax+0x58>
		m_maxPedalTorque -= dT;
 8007692:	4b12      	ldr	r3, [pc, #72]	; (80076dc <sensor_computePedalTorqMinMax+0x64>)
 8007694:	4630      	mov	r0, r6
 8007696:	6859      	ldr	r1, [r3, #4]
 8007698:	f002 fada 	bl	8009c50 <__aeabi_fsub>
	if (actualTorque < m_minPedalTorque)
 800769c:	f8d4 6194 	ldr.w	r6, [r4, #404]	; 0x194
 80076a0:	f8c4 0190 	str.w	r0, [r4, #400]	; 0x190
 80076a4:	4631      	mov	r1, r6
 80076a6:	4628      	mov	r0, r5
 80076a8:	f002 fc2a 	bl	8009f00 <__aeabi_fcmplt>
 80076ac:	b990      	cbnz	r0, 80076d4 <sensor_computePedalTorqMinMax+0x5c>
		m_minPedalTorque += dT;
 80076ae:	4b0b      	ldr	r3, [pc, #44]	; (80076dc <sensor_computePedalTorqMinMax+0x64>)
 80076b0:	4630      	mov	r0, r6
 80076b2:	6859      	ldr	r1, [r3, #4]
 80076b4:	f002 face 	bl	8009c54 <__addsf3>
	if (abs(m_pedalCountsPer30MSecond) < 2)
 80076b8:	f8d4 3198 	ldr.w	r3, [r4, #408]	; 0x198
 80076bc:	f8c4 0194 	str.w	r0, [r4, #404]	; 0x194
 80076c0:	3301      	adds	r3, #1
 80076c2:	2b02      	cmp	r3, #2
		m_maxPedalTorque = actualTorque;
 80076c4:	bf9c      	itt	ls
 80076c6:	f8c4 5190 	strls.w	r5, [r4, #400]	; 0x190
		m_minPedalTorque = actualTorque;
 80076ca:	f8c4 5194 	strls.w	r5, [r4, #404]	; 0x194
}
 80076ce:	bd70      	pop	{r4, r5, r6, pc}
		m_maxPedalTorque = actualTorque;
 80076d0:	4628      	mov	r0, r5
 80076d2:	e7e3      	b.n	800769c <sensor_computePedalTorqMinMax+0x24>
		m_minPedalTorque = actualTorque;
 80076d4:	4628      	mov	r0, r5
 80076d6:	e7ef      	b.n	80076b8 <sensor_computePedalTorqMinMax+0x40>
 80076d8:	20000388 	.word	0x20000388
 80076dc:	20000018 	.word	0x20000018

080076e0 <sensor_pedalCounter>:
	return m_pedalCounter;
 80076e0:	4b01      	ldr	r3, [pc, #4]	; (80076e8 <sensor_pedalCounter+0x8>)
}
 80076e2:	f8d3 019c 	ldr.w	r0, [r3, #412]	; 0x19c
 80076e6:	4770      	bx	lr
 80076e8:	20000388 	.word	0x20000388

080076ec <sensor_pedalPosition>:
	return m_pedalPosition;
 80076ec:	4b01      	ldr	r3, [pc, #4]	; (80076f4 <sensor_pedalPosition+0x8>)
}
 80076ee:	f8d3 01a0 	ldr.w	r0, [r3, #416]	; 0x1a0
 80076f2:	4770      	bx	lr
 80076f4:	20000388 	.word	0x20000388

080076f8 <sensor_updatePedalVelocity>:
{
 80076f8:	b530      	push	{r4, r5, lr}
	m_pedalVelocity = (m_pedalCountsPer30MSecond*666)/(motorConfig.pedalPulsesPerRotation);	// RPM
 80076fa:	f240 2e9a 	movw	lr, #666	; 0x29a
	m_pedalCountsPer30MSecond = m_pedalCounter-pedalCounterLast;
 80076fe:	4c16      	ldr	r4, [pc, #88]	; (8007758 <sensor_updatePedalVelocity+0x60>)
	m_pedalVelocity = (m_pedalCountsPer30MSecond*666)/(motorConfig.pedalPulsesPerRotation);	// RPM
 8007700:	4a16      	ldr	r2, [pc, #88]	; (800775c <sensor_updatePedalVelocity+0x64>)
	m_pedalCountsPer30MSecond = m_pedalCounter-pedalCounterLast;
 8007702:	f8d4 319c 	ldr.w	r3, [r4, #412]	; 0x19c
 8007706:	f8d4 11a4 	ldr.w	r1, [r4, #420]	; 0x1a4
	m_pedalVelocity = (m_pedalCountsPer30MSecond*666)/(motorConfig.pedalPulsesPerRotation);	// RPM
 800770a:	f8b2 c000 	ldrh.w	ip, [r2]
	m_pedalCountsPer30MSecond = m_pedalCounter-pedalCounterLast;
 800770e:	1a59      	subs	r1, r3, r1
 8007710:	f8c4 1198 	str.w	r1, [r4, #408]	; 0x198
	m_pedalVelocity = (m_pedalCountsPer30MSecond*666)/(motorConfig.pedalPulsesPerRotation);	// RPM
 8007714:	fb0e f101 	mul.w	r1, lr, r1
	m_filteredActualPedalVelocitySwift = tmc_filterPT1(&akkuActualPedalVelocitySwift, m_pedalVelocity, m_filteredActualPedalVelocitySwift, 1, 1);
 8007718:	2501      	movs	r5, #1
	m_pedalVelocity = (m_pedalCountsPer30MSecond*666)/(motorConfig.pedalPulsesPerRotation);	// RPM
 800771a:	fb91 f1fc 	sdiv	r1, r1, ip
{
 800771e:	b083      	sub	sp, #12
	pedalCounterLast = m_pedalCounter;
 8007720:	f8c4 31a4 	str.w	r3, [r4, #420]	; 0x1a4
	m_filteredActualPedalVelocitySwift = tmc_filterPT1(&akkuActualPedalVelocitySwift, m_pedalVelocity, m_filteredActualPedalVelocitySwift, 1, 1);
 8007724:	f8d4 21ac 	ldr.w	r2, [r4, #428]	; 0x1ac
 8007728:	462b      	mov	r3, r5
 800772a:	f504 70d8 	add.w	r0, r4, #432	; 0x1b0
 800772e:	9500      	str	r5, [sp, #0]
	m_pedalVelocity = (m_pedalCountsPer30MSecond*666)/(motorConfig.pedalPulsesPerRotation);	// RPM
 8007730:	f8c4 11a8 	str.w	r1, [r4, #424]	; 0x1a8
	m_filteredActualPedalVelocitySwift = tmc_filterPT1(&akkuActualPedalVelocitySwift, m_pedalVelocity, m_filteredActualPedalVelocitySwift, 1, 1);
 8007734:	f001 f80e 	bl	8008754 <tmc_filterPT1>
	if (m_pedalCountsPer30MSecond > 0)
 8007738:	f8d4 3198 	ldr.w	r3, [r4, #408]	; 0x198
	m_filteredActualPedalVelocitySwift = tmc_filterPT1(&akkuActualPedalVelocitySwift, m_pedalVelocity, m_filteredActualPedalVelocitySwift, 1, 1);
 800773c:	f8c4 01ac 	str.w	r0, [r4, #428]	; 0x1ac
	if (m_pedalCountsPer30MSecond > 0)
 8007740:	2b00      	cmp	r3, #0
 8007742:	dd03      	ble.n	800774c <sensor_updatePedalVelocity+0x54>
		m_pedalDirection = 1;
 8007744:	f884 51b8 	strb.w	r5, [r4, #440]	; 0x1b8
}
 8007748:	b003      	add	sp, #12
 800774a:	bd30      	pop	{r4, r5, pc}
		m_pedalDirection = -1;
 800774c:	bf18      	it	ne
 800774e:	23ff      	movne	r3, #255	; 0xff
 8007750:	f884 31b8 	strb.w	r3, [r4, #440]	; 0x1b8
}
 8007754:	b003      	add	sp, #12
 8007756:	bd30      	pop	{r4, r5, pc}
 8007758:	20000388 	.word	0x20000388
 800775c:	200000a0 	.word	0x200000a0

08007760 <sensor_pedalCounterPer500MSeconds>:
	return m_pedalCountsPer30MSecond;
 8007760:	4b01      	ldr	r3, [pc, #4]	; (8007768 <sensor_pedalCounterPer500MSeconds+0x8>)
}
 8007762:	f8d3 0198 	ldr.w	r0, [r3, #408]	; 0x198
 8007766:	4770      	bx	lr
 8007768:	20000388 	.word	0x20000388

0800776c <sensor_updateMotorVelocity>:
{
 800776c:	b570      	push	{r4, r5, r6, lr}
	s32 actualMotorVelocity = tmc4671_readInt(0, TMC4671_PID_VELOCITY_ACTUAL);
 800776e:	216a      	movs	r1, #106	; 0x6a
{
 8007770:	b082      	sub	sp, #8
	s32 actualMotorVelocity = tmc4671_readInt(0, TMC4671_PID_VELOCITY_ACTUAL);
 8007772:	2000      	movs	r0, #0
 8007774:	f001 f8fe 	bl	8008974 <tmc4671_readInt>
 8007778:	4605      	mov	r5, r0
	m_motorVelocity = tmc_filterPT1(&akkuActualMotorVelocityFast, actualMotorVelocity, m_motorVelocity, 2, 4);
 800777a:	2604      	movs	r6, #4
 800777c:	4c16      	ldr	r4, [pc, #88]	; (80077d8 <sensor_updateMotorVelocity+0x6c>)
 800777e:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 8007782:	4629      	mov	r1, r5
 8007784:	f8d4 21bc 	ldr.w	r2, [r4, #444]	; 0x1bc
 8007788:	2302      	movs	r3, #2
 800778a:	f504 70e0 	add.w	r0, r4, #448	; 0x1c0
 800778e:	9600      	str	r6, [sp, #0]
 8007790:	f000 ffe0 	bl	8008754 <tmc_filterPT1>
	m_actualWheelMotorVelocity = (actualMotorVelocity*motorConfig.wheelDiameter*47)/(motorConfig.gearRatio*25000);
 8007794:	4a11      	ldr	r2, [pc, #68]	; (80077dc <sensor_updateMotorVelocity+0x70>)
	m_motorVelocity = tmc_filterPT1(&akkuActualMotorVelocityFast, actualMotorVelocity, m_motorVelocity, 2, 4);
 8007796:	f8c4 01bc 	str.w	r0, [r4, #444]	; 0x1bc
	m_actualWheelMotorVelocity = (actualMotorVelocity*motorConfig.wheelDiameter*47)/(motorConfig.gearRatio*25000);
 800779a:	8fd3      	ldrh	r3, [r2, #62]	; 0x3e
 800779c:	f892 203d 	ldrb.w	r2, [r2, #61]	; 0x3d
 80077a0:	fb05 f103 	mul.w	r1, r5, r3
 80077a4:	eb01 0341 	add.w	r3, r1, r1, lsl #1
 80077a8:	ebc1 1103 	rsb	r1, r1, r3, lsl #4
 80077ac:	f246 13a8 	movw	r3, #25000	; 0x61a8
 80077b0:	fb03 f202 	mul.w	r2, r3, r2
	m_wheelMotorVelocity = tmc_filterPT1(&akkuActualWheelMotorVelocityFast, m_actualWheelMotorVelocity, m_wheelMotorVelocity, 9, 16);
 80077b4:	2510      	movs	r5, #16
	m_actualWheelMotorVelocity = (actualMotorVelocity*motorConfig.wheelDiameter*47)/(motorConfig.gearRatio*25000);
 80077b6:	fbb1 f1f2 	udiv	r1, r1, r2
	m_wheelMotorVelocity = tmc_filterPT1(&akkuActualWheelMotorVelocityFast, m_actualWheelMotorVelocity, m_wheelMotorVelocity, 9, 16);
 80077ba:	2309      	movs	r3, #9
 80077bc:	f8d4 21cc 	ldr.w	r2, [r4, #460]	; 0x1cc
 80077c0:	9500      	str	r5, [sp, #0]
 80077c2:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
	m_actualWheelMotorVelocity = (actualMotorVelocity*motorConfig.wheelDiameter*47)/(motorConfig.gearRatio*25000);
 80077c6:	f8c4 11c8 	str.w	r1, [r4, #456]	; 0x1c8
	m_wheelMotorVelocity = tmc_filterPT1(&akkuActualWheelMotorVelocityFast, m_actualWheelMotorVelocity, m_wheelMotorVelocity, 9, 16);
 80077ca:	f000 ffc3 	bl	8008754 <tmc_filterPT1>
 80077ce:	f8c4 01cc 	str.w	r0, [r4, #460]	; 0x1cc
}
 80077d2:	b002      	add	sp, #8
 80077d4:	bd70      	pop	{r4, r5, r6, pc}
 80077d6:	bf00      	nop
 80077d8:	20000388 	.word	0x20000388
 80077dc:	200000a0 	.word	0x200000a0

080077e0 <sensor_updateWheelCounter>:
{
 80077e0:	b508      	push	{r3, lr}
	u8 m_wheelCounterActual = tmcm_getSpeedValue();
 80077e2:	f7fb ff2b 	bl	800363c <tmcm_getSpeedValue>
	m_wheelDirectionCounter = wheelSensorDiff(m_wheelCounterPrev, m_wheelCounterActual);
 80077e6:	4b07      	ldr	r3, [pc, #28]	; (8007804 <sensor_updateWheelCounter+0x24>)
	return m_wheelVelocity;
}

int wheelSensorDiff(u8 previousState, u8 actualState)
{
	switch (previousState)
 80077e8:	f893 21d8 	ldrb.w	r2, [r3, #472]	; 0x1d8
	m_wheelCounterPrev = m_wheelCounterActual;
 80077ec:	f883 01d8 	strb.w	r0, [r3, #472]	; 0x1d8
	switch (previousState)
 80077f0:	2a01      	cmp	r2, #1
	m_wheelDirectionCounter = wheelSensorDiff(m_wheelCounterPrev, m_wheelCounterActual);
 80077f2:	bf0a      	itet	eq
 80077f4:	fab0 f280 	clzeq	r2, r0
	switch (previousState)
 80077f8:	2200      	movne	r2, #0
	m_wheelDirectionCounter = wheelSensorDiff(m_wheelCounterPrev, m_wheelCounterActual);
 80077fa:	0952      	lsreq	r2, r2, #5
 80077fc:	f883 21d9 	strb.w	r2, [r3, #473]	; 0x1d9
}
 8007800:	bd08      	pop	{r3, pc}
 8007802:	bf00      	nop
 8007804:	20000388 	.word	0x20000388

08007808 <sensor_updateWheelVelocity>:
	if (m_wheelVelocityTimer < 2500)
 8007808:	f640 12c3 	movw	r2, #2499	; 0x9c3
 800780c:	4b16      	ldr	r3, [pc, #88]	; (8007868 <sensor_updateWheelVelocity+0x60>)
 800780e:	f8d3 01dc 	ldr.w	r0, [r3, #476]	; 0x1dc
 8007812:	4290      	cmp	r0, r2
 8007814:	dc0e      	bgt.n	8007834 <sensor_updateWheelVelocity+0x2c>
	if (m_wheelVelocityTimer >= 2500)
 8007816:	f640 12c4 	movw	r2, #2500	; 0x9c4
		m_wheelVelocityTimer++;
 800781a:	3001      	adds	r0, #1
	if (m_wheelVelocityTimer >= 2500)
 800781c:	4290      	cmp	r0, r2
		m_wheelVelocityTimer++;
 800781e:	f8c3 01dc 	str.w	r0, [r3, #476]	; 0x1dc
	if (m_wheelVelocityTimer >= 2500)
 8007822:	d007      	beq.n	8007834 <sensor_updateWheelVelocity+0x2c>
	if(m_wheelDirectionCounter == 1)
 8007824:	f893 21d9 	ldrb.w	r2, [r3, #473]	; 0x1d9
 8007828:	2a01      	cmp	r2, #1
 800782a:	d00a      	beq.n	8007842 <sensor_updateWheelVelocity+0x3a>
	debug_setTestVar2(m_wheelVelocity);
 800782c:	f8d3 01e0 	ldr.w	r0, [r3, #480]	; 0x1e0
 8007830:	f7fd b8a4 	b.w	800497c <debug_setTestVar2>
		m_wheelVelocity = 0;
 8007834:	2200      	movs	r2, #0
 8007836:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0
	if(m_wheelDirectionCounter == 1)
 800783a:	f893 21d9 	ldrb.w	r2, [r3, #473]	; 0x1d9
 800783e:	2a01      	cmp	r2, #1
 8007840:	d1f4      	bne.n	800782c <sensor_updateWheelVelocity+0x24>
		m_wheelVelocity = ((s32)113*(s32)motorConfig.wheelDiameter)/(m_wheelVelocityTimer*(s32)motorConfig.wheelPulsesPerRotation);
 8007842:	490a      	ldr	r1, [pc, #40]	; (800786c <sensor_updateWheelVelocity+0x64>)
 8007844:	8fca      	ldrh	r2, [r1, #62]	; 0x3e
 8007846:	f891 1040 	ldrb.w	r1, [r1, #64]	; 0x40
 800784a:	fb00 f101 	mul.w	r1, r0, r1
 800784e:	ebc2 00c2 	rsb	r0, r2, r2, lsl #3
 8007852:	eb02 1000 	add.w	r0, r2, r0, lsl #4
 8007856:	fb90 f0f1 	sdiv	r0, r0, r1
		m_wheelVelocityTimer = 0;
 800785a:	2200      	movs	r2, #0
		m_wheelVelocity = ((s32)113*(s32)motorConfig.wheelDiameter)/(m_wheelVelocityTimer*(s32)motorConfig.wheelPulsesPerRotation);
 800785c:	e9c3 2077 	strd	r2, r0, [r3, #476]	; 0x1dc
		m_wheelDirectionCounter = 0;
 8007860:	f883 21d9 	strb.w	r2, [r3, #473]	; 0x1d9
	debug_setTestVar2(m_wheelVelocity);
 8007864:	f7fd b88a 	b.w	800497c <debug_setTestVar2>
 8007868:	20000388 	.word	0x20000388
 800786c:	200000a0 	.word	0x200000a0

08007870 <sensor_mapSpeedTorque>:
	if(motorConfig.speed_0 >= m_wheelMotorVelocity)
 8007870:	4b95      	ldr	r3, [pc, #596]	; (8007ac8 <sensor_mapSpeedTorque+0x258>)
 8007872:	4996      	ldr	r1, [pc, #600]	; (8007acc <sensor_mapSpeedTorque+0x25c>)
 8007874:	8b58      	ldrh	r0, [r3, #26]
 8007876:	f8d1 21cc 	ldr.w	r2, [r1, #460]	; 0x1cc
{
 800787a:	b530      	push	{r4, r5, lr}
	if(motorConfig.speed_0 >= m_wheelMotorVelocity)
 800787c:	4290      	cmp	r0, r2
 800787e:	f2c0 8086 	blt.w	800798e <sensor_mapSpeedTorque+0x11e>
		m_mapSpeedTorque = motorConfig.maximumCurrent*motorConfig.torque_0/100;
 8007882:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8007884:	f893 402c 	ldrb.w	r4, [r3, #44]	; 0x2c
	if((motorConfig.speed_1 < m_wheelMotorVelocity) && (motorConfig.speed_2 >= m_wheelMotorVelocity))
 8007888:	f8b3 c01c 	ldrh.w	ip, [r3, #28]
		m_mapSpeedTorque = motorConfig.maximumCurrent*motorConfig.torque_0/100;
 800788c:	fb00 f404 	mul.w	r4, r0, r4
 8007890:	488f      	ldr	r0, [pc, #572]	; (8007ad0 <sensor_mapSpeedTorque+0x260>)
	if((motorConfig.speed_1 < m_wheelMotorVelocity) && (motorConfig.speed_2 >= m_wheelMotorVelocity))
 8007892:	4562      	cmp	r2, ip
		m_mapSpeedTorque = motorConfig.maximumCurrent*motorConfig.torque_0/100;
 8007894:	fba0 0404 	umull	r0, r4, r0, r4
 8007898:	ea4f 1454 	mov.w	r4, r4, lsr #5
 800789c:	f8c1 41e4 	str.w	r4, [r1, #484]	; 0x1e4
	if((motorConfig.speed_1 < m_wheelMotorVelocity) && (motorConfig.speed_2 >= m_wheelMotorVelocity))
 80078a0:	dc79      	bgt.n	8007996 <sensor_mapSpeedTorque+0x126>
 80078a2:	f8b3 e01e 	ldrh.w	lr, [r3, #30]
	if((motorConfig.speed_2 < m_wheelMotorVelocity) && (motorConfig.speed_3 >= m_wheelMotorVelocity))
 80078a6:	4572      	cmp	r2, lr
 80078a8:	f340 8092 	ble.w	80079d0 <sensor_mapSpeedTorque+0x160>
 80078ac:	8c18      	ldrh	r0, [r3, #32]
 80078ae:	4282      	cmp	r2, r0
 80078b0:	f300 8091 	bgt.w	80079d6 <sensor_mapSpeedTorque+0x166>
		m_speedDiff = (s32)motorConfig.speed_3-(s32)motorConfig.speed_2;
 80078b4:	eba0 040e 	sub.w	r4, r0, lr
		m_torqueDiff = (s16)motorConfig.torque_3 - (s16)motorConfig.torque_2;
 80078b8:	f893 c02e 	ldrb.w	ip, [r3, #46]	; 0x2e
 80078bc:	f893 002f 	ldrb.w	r0, [r3, #47]	; 0x2f
		m_speedWheelDiff = m_wheelMotorVelocity-motorConfig.speed_2;
 80078c0:	eba2 0e0e 	sub.w	lr, r2, lr
		m_torqueDiff = (s16)motorConfig.torque_3 - (s16)motorConfig.torque_2;
 80078c4:	eba0 000c 	sub.w	r0, r0, ip
		m_mapSpeedTorque = (s32)motorConfig.maximumCurrent*( (s32)motorConfig.torque_2 + (m_torqueDiff*m_speedWheelDiff)/m_speedDiff)/100;
 80078c8:	fb0e f000 	mul.w	r0, lr, r0
 80078cc:	fb90 f0f4 	sdiv	r0, r0, r4
 80078d0:	6b9d      	ldr	r5, [r3, #56]	; 0x38
 80078d2:	4460      	add	r0, ip
 80078d4:	fb05 f000 	mul.w	r0, r5, r0
 80078d8:	4c7d      	ldr	r4, [pc, #500]	; (8007ad0 <sensor_mapSpeedTorque+0x260>)
 80078da:	fb84 5400 	smull	r5, r4, r4, r0
 80078de:	17c0      	asrs	r0, r0, #31
 80078e0:	ebc0 1064 	rsb	r0, r0, r4, asr #5
 80078e4:	f8c1 01e4 	str.w	r0, [r1, #484]	; 0x1e4
	if((motorConfig.speed_3 < m_wheelMotorVelocity) && (motorConfig.speed_4 >= m_wheelMotorVelocity))
 80078e8:	f8b3 c022 	ldrh.w	ip, [r3, #34]	; 0x22
	if((motorConfig.speed_4 < m_wheelMotorVelocity) && (motorConfig.speed_5 >= m_wheelMotorVelocity))
 80078ec:	4562      	cmp	r2, ip
 80078ee:	f340 808f 	ble.w	8007a10 <sensor_mapSpeedTorque+0x1a0>
 80078f2:	8c98      	ldrh	r0, [r3, #36]	; 0x24
 80078f4:	4282      	cmp	r2, r0
 80078f6:	f300 808e 	bgt.w	8007a16 <sensor_mapSpeedTorque+0x1a6>
		m_speedDiff = (s32)motorConfig.speed_5-(s32)motorConfig.speed_4;
 80078fa:	eba0 040c 	sub.w	r4, r0, ip
		m_torqueDiff = (s16)motorConfig.torque_5 - (s16)motorConfig.torque_4;
 80078fe:	f893 e030 	ldrb.w	lr, [r3, #48]	; 0x30
 8007902:	f893 0031 	ldrb.w	r0, [r3, #49]	; 0x31
		m_speedWheelDiff = m_wheelMotorVelocity-motorConfig.speed_4;
 8007906:	eba2 0c0c 	sub.w	ip, r2, ip
		m_torqueDiff = (s16)motorConfig.torque_5 - (s16)motorConfig.torque_4;
 800790a:	eba0 000e 	sub.w	r0, r0, lr
		m_mapSpeedTorque = (s32)motorConfig.maximumCurrent*( (s32)motorConfig.torque_4 + (m_torqueDiff*m_speedWheelDiff)/m_speedDiff)/100;
 800790e:	fb0c f000 	mul.w	r0, ip, r0
 8007912:	fb90 f0f4 	sdiv	r0, r0, r4
 8007916:	6b9d      	ldr	r5, [r3, #56]	; 0x38
 8007918:	4470      	add	r0, lr
 800791a:	fb05 f000 	mul.w	r0, r5, r0
 800791e:	4c6c      	ldr	r4, [pc, #432]	; (8007ad0 <sensor_mapSpeedTorque+0x260>)
 8007920:	fb84 5400 	smull	r5, r4, r4, r0
 8007924:	17c0      	asrs	r0, r0, #31
 8007926:	ebc0 1064 	rsb	r0, r0, r4, asr #5
 800792a:	f8c1 01e4 	str.w	r0, [r1, #484]	; 0x1e4
	if((motorConfig.speed_5 < m_wheelMotorVelocity) && (motorConfig.speed_6 >= m_wheelMotorVelocity))
 800792e:	8cdc      	ldrh	r4, [r3, #38]	; 0x26
	if((motorConfig.speed_6 < m_wheelMotorVelocity) && (motorConfig.speed_7 >= m_wheelMotorVelocity))
 8007930:	42a2      	cmp	r2, r4
 8007932:	f340 808c 	ble.w	8007a4e <sensor_mapSpeedTorque+0x1de>
 8007936:	8d18      	ldrh	r0, [r3, #40]	; 0x28
 8007938:	4282      	cmp	r2, r0
 800793a:	f300 808b 	bgt.w	8007a54 <sensor_mapSpeedTorque+0x1e4>
		m_speedDiff = (s32)motorConfig.speed_7-(s32)motorConfig.speed_6;
 800793e:	eba0 0c04 	sub.w	ip, r0, r4
		m_torqueDiff = (s16)motorConfig.torque_7 - (s16)motorConfig.torque_6;
 8007942:	f893 e032 	ldrb.w	lr, [r3, #50]	; 0x32
 8007946:	f893 0033 	ldrb.w	r0, [r3, #51]	; 0x33
		m_speedWheelDiff = m_wheelMotorVelocity-motorConfig.speed_6;
 800794a:	1b14      	subs	r4, r2, r4
		m_torqueDiff = (s16)motorConfig.torque_7 - (s16)motorConfig.torque_6;
 800794c:	eba0 000e 	sub.w	r0, r0, lr
		m_mapSpeedTorque = (s32)motorConfig.maximumCurrent*( (s32)motorConfig.torque_6 + (m_torqueDiff*m_speedWheelDiff)/m_speedDiff)/100;
 8007950:	fb04 f000 	mul.w	r0, r4, r0
 8007954:	fb90 f0fc 	sdiv	r0, r0, ip
 8007958:	6b9d      	ldr	r5, [r3, #56]	; 0x38
 800795a:	4470      	add	r0, lr
 800795c:	fb05 f000 	mul.w	r0, r5, r0
 8007960:	4c5b      	ldr	r4, [pc, #364]	; (8007ad0 <sensor_mapSpeedTorque+0x260>)
 8007962:	fb84 5400 	smull	r5, r4, r4, r0
 8007966:	17c0      	asrs	r0, r0, #31
 8007968:	ebc0 1064 	rsb	r0, r0, r4, asr #5
 800796c:	f8c1 01e4 	str.w	r0, [r1, #484]	; 0x1e4
	if((motorConfig.speed_7 < m_wheelMotorVelocity) && (motorConfig.speed_8 >= m_wheelMotorVelocity))
 8007970:	8d58      	ldrh	r0, [r3, #42]	; 0x2a
	if(motorConfig.speed_8 < m_wheelMotorVelocity)
 8007972:	4282      	cmp	r2, r0
 8007974:	dd0a      	ble.n	800798c <sensor_mapSpeedTorque+0x11c>
		m_mapSpeedTorque = motorConfig.maximumCurrent*motorConfig.torque_8/100;
 8007976:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
 800797a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800797c:	4854      	ldr	r0, [pc, #336]	; (8007ad0 <sensor_mapSpeedTorque+0x260>)
 800797e:	fb02 f303 	mul.w	r3, r2, r3
 8007982:	fba0 2303 	umull	r2, r3, r0, r3
 8007986:	095b      	lsrs	r3, r3, #5
 8007988:	f8c1 31e4 	str.w	r3, [r1, #484]	; 0x1e4
}
 800798c:	bd30      	pop	{r4, r5, pc}
	if((motorConfig.speed_0 < m_wheelMotorVelocity) && (motorConfig.speed_1 >= m_wheelMotorVelocity))
 800798e:	f8b3 c01c 	ldrh.w	ip, [r3, #28]
 8007992:	4562      	cmp	r2, ip
 8007994:	dd79      	ble.n	8007a8a <sensor_mapSpeedTorque+0x21a>
	if((motorConfig.speed_1 < m_wheelMotorVelocity) && (motorConfig.speed_2 >= m_wheelMotorVelocity))
 8007996:	f8b3 e01e 	ldrh.w	lr, [r3, #30]
 800799a:	4572      	cmp	r2, lr
 800799c:	dc86      	bgt.n	80078ac <sensor_mapSpeedTorque+0x3c>
		m_torqueDiff = (s16)motorConfig.torque_2 - (s16)motorConfig.torque_1;
 800799e:	f893 502d 	ldrb.w	r5, [r3, #45]	; 0x2d
 80079a2:	f893 002e 	ldrb.w	r0, [r3, #46]	; 0x2e
		m_speedDiff = (s32)motorConfig.speed_2-(s32)motorConfig.speed_1;
 80079a6:	ebae 0e0c 	sub.w	lr, lr, ip
		m_torqueDiff = (s16)motorConfig.torque_2 - (s16)motorConfig.torque_1;
 80079aa:	1b40      	subs	r0, r0, r5
		m_speedWheelDiff = m_wheelMotorVelocity-motorConfig.speed_1;
 80079ac:	eba2 0c0c 	sub.w	ip, r2, ip
		m_mapSpeedTorque = (s32)motorConfig.maximumCurrent*( (s32)motorConfig.torque_1 + (m_torqueDiff*m_speedWheelDiff)/m_speedDiff)/100;
 80079b0:	fb0c f000 	mul.w	r0, ip, r0
 80079b4:	fb90 f0fe 	sdiv	r0, r0, lr
 80079b8:	4428      	add	r0, r5
 80079ba:	6b9d      	ldr	r5, [r3, #56]	; 0x38
 80079bc:	4c44      	ldr	r4, [pc, #272]	; (8007ad0 <sensor_mapSpeedTorque+0x260>)
 80079be:	fb05 f000 	mul.w	r0, r5, r0
 80079c2:	fb84 5400 	smull	r5, r4, r4, r0
 80079c6:	17c0      	asrs	r0, r0, #31
 80079c8:	ebc0 1064 	rsb	r0, r0, r4, asr #5
 80079cc:	f8c1 01e4 	str.w	r0, [r1, #484]	; 0x1e4
	if((motorConfig.speed_2 < m_wheelMotorVelocity) && (motorConfig.speed_3 >= m_wheelMotorVelocity))
 80079d0:	8c18      	ldrh	r0, [r3, #32]
	if((motorConfig.speed_3 < m_wheelMotorVelocity) && (motorConfig.speed_4 >= m_wheelMotorVelocity))
 80079d2:	4282      	cmp	r2, r0
 80079d4:	dd88      	ble.n	80078e8 <sensor_mapSpeedTorque+0x78>
 80079d6:	f8b3 c022 	ldrh.w	ip, [r3, #34]	; 0x22
 80079da:	4562      	cmp	r2, ip
 80079dc:	dc89      	bgt.n	80078f2 <sensor_mapSpeedTorque+0x82>
		m_speedWheelDiff = m_wheelMotorVelocity-motorConfig.speed_3;
 80079de:	1a14      	subs	r4, r2, r0
		m_torqueDiff = (s16)motorConfig.torque_4 - (s16)motorConfig.torque_3;
 80079e0:	f893 e02f 	ldrb.w	lr, [r3, #47]	; 0x2f
		m_speedDiff = (s32)motorConfig.speed_4-(s32)motorConfig.speed_3;
 80079e4:	ebac 0c00 	sub.w	ip, ip, r0
		m_torqueDiff = (s16)motorConfig.torque_4 - (s16)motorConfig.torque_3;
 80079e8:	f893 0030 	ldrb.w	r0, [r3, #48]	; 0x30
		m_mapSpeedTorque = (s32)motorConfig.maximumCurrent*( (s32)motorConfig.torque_3 + (m_torqueDiff*m_speedWheelDiff)/m_speedDiff)/100;
 80079ec:	6b9d      	ldr	r5, [r3, #56]	; 0x38
		m_torqueDiff = (s16)motorConfig.torque_4 - (s16)motorConfig.torque_3;
 80079ee:	eba0 000e 	sub.w	r0, r0, lr
		m_mapSpeedTorque = (s32)motorConfig.maximumCurrent*( (s32)motorConfig.torque_3 + (m_torqueDiff*m_speedWheelDiff)/m_speedDiff)/100;
 80079f2:	fb04 f000 	mul.w	r0, r4, r0
 80079f6:	fb90 f0fc 	sdiv	r0, r0, ip
 80079fa:	4470      	add	r0, lr
 80079fc:	fb05 f000 	mul.w	r0, r5, r0
 8007a00:	4c33      	ldr	r4, [pc, #204]	; (8007ad0 <sensor_mapSpeedTorque+0x260>)
 8007a02:	fb84 5400 	smull	r5, r4, r4, r0
 8007a06:	17c0      	asrs	r0, r0, #31
 8007a08:	ebc0 1064 	rsb	r0, r0, r4, asr #5
 8007a0c:	f8c1 01e4 	str.w	r0, [r1, #484]	; 0x1e4
	if((motorConfig.speed_4 < m_wheelMotorVelocity) && (motorConfig.speed_5 >= m_wheelMotorVelocity))
 8007a10:	8c98      	ldrh	r0, [r3, #36]	; 0x24
	if((motorConfig.speed_5 < m_wheelMotorVelocity) && (motorConfig.speed_6 >= m_wheelMotorVelocity))
 8007a12:	4282      	cmp	r2, r0
 8007a14:	dd8b      	ble.n	800792e <sensor_mapSpeedTorque+0xbe>
 8007a16:	8cdc      	ldrh	r4, [r3, #38]	; 0x26
 8007a18:	42a2      	cmp	r2, r4
 8007a1a:	dc8c      	bgt.n	8007936 <sensor_mapSpeedTorque+0xc6>
		m_speedDiff = (s32)motorConfig.speed_6-(s32)motorConfig.speed_5;
 8007a1c:	1a24      	subs	r4, r4, r0
		m_torqueDiff = (s16)motorConfig.torque_6 - (s16)motorConfig.torque_5;
 8007a1e:	f893 e031 	ldrb.w	lr, [r3, #49]	; 0x31
		m_speedWheelDiff = m_wheelMotorVelocity-motorConfig.speed_5;
 8007a22:	eba2 0c00 	sub.w	ip, r2, r0
		m_torqueDiff = (s16)motorConfig.torque_6 - (s16)motorConfig.torque_5;
 8007a26:	f893 0032 	ldrb.w	r0, [r3, #50]	; 0x32
		m_mapSpeedTorque = (s32)motorConfig.maximumCurrent*( (s32)motorConfig.torque_5 + (m_torqueDiff*m_speedWheelDiff)/m_speedDiff)/100;
 8007a2a:	6b9d      	ldr	r5, [r3, #56]	; 0x38
		m_torqueDiff = (s16)motorConfig.torque_6 - (s16)motorConfig.torque_5;
 8007a2c:	eba0 000e 	sub.w	r0, r0, lr
		m_mapSpeedTorque = (s32)motorConfig.maximumCurrent*( (s32)motorConfig.torque_5 + (m_torqueDiff*m_speedWheelDiff)/m_speedDiff)/100;
 8007a30:	fb0c f000 	mul.w	r0, ip, r0
 8007a34:	fb90 f0f4 	sdiv	r0, r0, r4
 8007a38:	4470      	add	r0, lr
 8007a3a:	fb05 f000 	mul.w	r0, r5, r0
 8007a3e:	4c24      	ldr	r4, [pc, #144]	; (8007ad0 <sensor_mapSpeedTorque+0x260>)
 8007a40:	fb84 5400 	smull	r5, r4, r4, r0
 8007a44:	17c0      	asrs	r0, r0, #31
 8007a46:	ebc0 1064 	rsb	r0, r0, r4, asr #5
 8007a4a:	f8c1 01e4 	str.w	r0, [r1, #484]	; 0x1e4
	if((motorConfig.speed_6 < m_wheelMotorVelocity) && (motorConfig.speed_7 >= m_wheelMotorVelocity))
 8007a4e:	8d18      	ldrh	r0, [r3, #40]	; 0x28
	if((motorConfig.speed_7 < m_wheelMotorVelocity) && (motorConfig.speed_8 >= m_wheelMotorVelocity))
 8007a50:	4282      	cmp	r2, r0
 8007a52:	dd8d      	ble.n	8007970 <sensor_mapSpeedTorque+0x100>
 8007a54:	8d5c      	ldrh	r4, [r3, #42]	; 0x2a
 8007a56:	42a2      	cmp	r2, r4
 8007a58:	dc8d      	bgt.n	8007976 <sensor_mapSpeedTorque+0x106>
		m_speedWheelDiff = m_wheelMotorVelocity-motorConfig.speed_7;
 8007a5a:	1a12      	subs	r2, r2, r0
		m_mapSpeedTorque = (s32)motorConfig.maximumCurrent*( (s32)motorConfig.torque_7 + (m_torqueDiff*m_speedWheelDiff)/m_speedDiff)/100;
 8007a5c:	6b9d      	ldr	r5, [r3, #56]	; 0x38
		m_speedDiff = (s32)motorConfig.speed_8-(s32)motorConfig.speed_7;
 8007a5e:	1a20      	subs	r0, r4, r0
		m_torqueDiff = (s16)motorConfig.torque_8 - (s16)motorConfig.torque_7;
 8007a60:	f893 4033 	ldrb.w	r4, [r3, #51]	; 0x33
 8007a64:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007a68:	1b1b      	subs	r3, r3, r4
		m_mapSpeedTorque = (s32)motorConfig.maximumCurrent*( (s32)motorConfig.torque_7 + (m_torqueDiff*m_speedWheelDiff)/m_speedDiff)/100;
 8007a6a:	fb02 f303 	mul.w	r3, r2, r3
 8007a6e:	fb93 f3f0 	sdiv	r3, r3, r0
 8007a72:	4423      	add	r3, r4
 8007a74:	fb05 f303 	mul.w	r3, r5, r3
 8007a78:	4a15      	ldr	r2, [pc, #84]	; (8007ad0 <sensor_mapSpeedTorque+0x260>)
 8007a7a:	fb82 0203 	smull	r0, r2, r2, r3
 8007a7e:	17db      	asrs	r3, r3, #31
 8007a80:	ebc3 1362 	rsb	r3, r3, r2, asr #5
 8007a84:	f8c1 31e4 	str.w	r3, [r1, #484]	; 0x1e4
}
 8007a88:	bd30      	pop	{r4, r5, pc}
		m_torqueDiff = (s16)motorConfig.torque_1 - (s16)motorConfig.torque_0;
 8007a8a:	f893 502c 	ldrb.w	r5, [r3, #44]	; 0x2c
		m_speedWheelDiff = m_wheelMotorVelocity-motorConfig.speed_0;
 8007a8e:	1a14      	subs	r4, r2, r0
		m_speedDiff = (s32)motorConfig.speed_1-(s32)motorConfig.speed_0;
 8007a90:	ebac 0c00 	sub.w	ip, ip, r0
		m_torqueDiff = (s16)motorConfig.torque_1 - (s16)motorConfig.torque_0;
 8007a94:	f893 002d 	ldrb.w	r0, [r3, #45]	; 0x2d
	if((motorConfig.speed_1 < m_wheelMotorVelocity) && (motorConfig.speed_2 >= m_wheelMotorVelocity))
 8007a98:	f8b3 e01e 	ldrh.w	lr, [r3, #30]
		m_torqueDiff = (s16)motorConfig.torque_1 - (s16)motorConfig.torque_0;
 8007a9c:	1b40      	subs	r0, r0, r5
		m_mapSpeedTorque = (s32)motorConfig.maximumCurrent*( (s32)motorConfig.torque_0 + (m_torqueDiff*m_speedWheelDiff)/m_speedDiff)/100;
 8007a9e:	fb04 f000 	mul.w	r0, r4, r0
 8007aa2:	fb90 f0fc 	sdiv	r0, r0, ip
 8007aa6:	4428      	add	r0, r5
 8007aa8:	6b9d      	ldr	r5, [r3, #56]	; 0x38
 8007aaa:	4c09      	ldr	r4, [pc, #36]	; (8007ad0 <sensor_mapSpeedTorque+0x260>)
 8007aac:	fb05 f000 	mul.w	r0, r5, r0
 8007ab0:	fb84 5400 	smull	r5, r4, r4, r0
 8007ab4:	17c0      	asrs	r0, r0, #31
 8007ab6:	ebc0 1064 	rsb	r0, r0, r4, asr #5
	if((motorConfig.speed_2 < m_wheelMotorVelocity) && (motorConfig.speed_3 >= m_wheelMotorVelocity))
 8007aba:	4572      	cmp	r2, lr
		m_mapSpeedTorque = (s32)motorConfig.maximumCurrent*( (s32)motorConfig.torque_0 + (m_torqueDiff*m_speedWheelDiff)/m_speedDiff)/100;
 8007abc:	f8c1 01e4 	str.w	r0, [r1, #484]	; 0x1e4
	if((motorConfig.speed_2 < m_wheelMotorVelocity) && (motorConfig.speed_3 >= m_wheelMotorVelocity))
 8007ac0:	f73f aef4 	bgt.w	80078ac <sensor_mapSpeedTorque+0x3c>
 8007ac4:	e784      	b.n	80079d0 <sensor_mapSpeedTorque+0x160>
 8007ac6:	bf00      	nop
 8007ac8:	200000a0 	.word	0x200000a0
 8007acc:	20000388 	.word	0x20000388
 8007ad0:	51eb851f 	.word	0x51eb851f

08007ad4 <sensor_motorAssistance>:
	targetPedalTorque = m_filteredPedalTorqueAverage * motorConfig.torqueSensorGain;
 8007ad4:	4920      	ldr	r1, [pc, #128]	; (8007b58 <sensor_motorAssistance+0x84>)
 8007ad6:	4b21      	ldr	r3, [pc, #132]	; (8007b5c <sensor_motorAssistance+0x88>)
{
 8007ad8:	b410      	push	{r4}
	targetPedalTorque = m_filteredPedalTorqueAverage * motorConfig.torqueSensorGain;
 8007ada:	f9b1 2004 	ldrsh.w	r2, [r1, #4]
 8007ade:	f8d3 41e8 	ldr.w	r4, [r3, #488]	; 0x1e8
	if ((targetPedalTorque <= (s16)motorConfig.torqueDeadband) || (/*m_filteredActualPedalVelocitySwift*/m_pedalVelocity <=(s16)motorConfig.pedalSenseDelay))
 8007ae2:	f9b1 0008 	ldrsh.w	r0, [r1, #8]
	targetPedalTorque = m_filteredPedalTorqueAverage * motorConfig.torqueSensorGain;
 8007ae6:	fb04 f202 	mul.w	r2, r4, r2
	if ((targetPedalTorque <= (s16)motorConfig.torqueDeadband) || (/*m_filteredActualPedalVelocitySwift*/m_pedalVelocity <=(s16)motorConfig.pedalSenseDelay))
 8007aea:	4282      	cmp	r2, r0
	targetPedalTorque = m_filteredPedalTorqueAverage * motorConfig.torqueSensorGain;
 8007aec:	f8c3 21ec 	str.w	r2, [r3, #492]	; 0x1ec
	if ((targetPedalTorque <= (s16)motorConfig.torqueDeadband) || (/*m_filteredActualPedalVelocitySwift*/m_pedalVelocity <=(s16)motorConfig.pedalSenseDelay))
 8007af0:	dd23      	ble.n	8007b3a <sensor_motorAssistance+0x66>
 8007af2:	f9b1 c002 	ldrsh.w	ip, [r1, #2]
 8007af6:	f8d3 01a8 	ldr.w	r0, [r3, #424]	; 0x1a8
 8007afa:	4584      	cmp	ip, r0
 8007afc:	da1d      	bge.n	8007b3a <sensor_motorAssistance+0x66>
	if (targetPedalTorque > (s32)motorConfig.maximumCurrent)
 8007afe:	6b88      	ldr	r0, [r1, #56]	; 0x38
 8007b00:	4290      	cmp	r0, r2
		targetPedalTorque = motorConfig.maximumCurrent;
 8007b02:	bfbc      	itt	lt
 8007b04:	4602      	movlt	r2, r0
 8007b06:	f8c3 01ec 	strlt.w	r0, [r3, #492]	; 0x1ec
	if (targetPedalTorque > (s32)m_mapSpeedTorque)
 8007b0a:	f8d3 01e4 	ldr.w	r0, [r3, #484]	; 0x1e4
 8007b0e:	4290      	cmp	r0, r2
	if (m_wheelMotorVelocity > motorConfig.maximumSpeed*VelocityScaling)
 8007b10:	8eca      	ldrh	r2, [r1, #54]	; 0x36
 8007b12:	f8d3 11cc 	ldr.w	r1, [r3, #460]	; 0x1cc
 8007b16:	eb02 0282 	add.w	r2, r2, r2, lsl #2
		targetPedalTorque = m_mapSpeedTorque;
 8007b1a:	bfb8      	it	lt
 8007b1c:	f8c3 01ec 	strlt.w	r0, [r3, #492]	; 0x1ec
	if (m_wheelMotorVelocity > motorConfig.maximumSpeed*VelocityScaling)
 8007b20:	ebb1 0f42 	cmp.w	r1, r2, lsl #1
 8007b24:	dc0e      	bgt.n	8007b44 <sensor_motorAssistance+0x70>
	if (targetPedalTorque > 0)
 8007b26:	f8d3 01ec 	ldr.w	r0, [r3, #492]	; 0x1ec
		m_pedalMotorEnable = 0;
 8007b2a:	2800      	cmp	r0, #0
 8007b2c:	bfd4      	ite	le
 8007b2e:	2200      	movle	r2, #0
 8007b30:	2201      	movgt	r2, #1
	if (targetPedalTorque > 0)
 8007b32:	f883 21f0 	strb.w	r2, [r3, #496]	; 0x1f0
}
 8007b36:	bc10      	pop	{r4}
 8007b38:	4770      	bx	lr
		targetPedalTorque = 0;
 8007b3a:	2000      	movs	r0, #0
 8007b3c:	4602      	mov	r2, r0
 8007b3e:	f8c3 01ec 	str.w	r0, [r3, #492]	; 0x1ec
 8007b42:	e7dc      	b.n	8007afe <sensor_motorAssistance+0x2a>
		targetPedalTorque = 0;
 8007b44:	2100      	movs	r1, #0
 8007b46:	460a      	mov	r2, r1
 8007b48:	f883 21f0 	strb.w	r2, [r3, #496]	; 0x1f0
 8007b4c:	4608      	mov	r0, r1
}
 8007b4e:	bc10      	pop	{r4}
		targetPedalTorque = 0;
 8007b50:	f8c3 11ec 	str.w	r1, [r3, #492]	; 0x1ec
}
 8007b54:	4770      	bx	lr
 8007b56:	bf00      	nop
 8007b58:	200000a0 	.word	0x200000a0
 8007b5c:	20000388 	.word	0x20000388

08007b60 <sensor_updateCutOffTime>:
	m_cutOffTime = (motorConfig.assistCutOutDistance*3600)/motorConfig.maximumSpeed; // 3600km/h = 1m/ms		m_cutOffTime = ms
 8007b60:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8007b64:	4a06      	ldr	r2, [pc, #24]	; (8007b80 <sensor_updateCutOffTime+0x20>)
 8007b66:	8953      	ldrh	r3, [r2, #10]
 8007b68:	8ed2      	ldrh	r2, [r2, #54]	; 0x36
 8007b6a:	fb01 f303 	mul.w	r3, r1, r3
 8007b6e:	fbb3 f3f2 	udiv	r3, r3, r2
		m_cutOffTime -= 100;
 8007b72:	4a04      	ldr	r2, [pc, #16]	; (8007b84 <sensor_updateCutOffTime+0x24>)
	if(m_cutOffTime > 100) //delay compensation of the pedal velocity filter
 8007b74:	2b64      	cmp	r3, #100	; 0x64
		m_cutOffTime -= 100;
 8007b76:	bfc8      	it	gt
 8007b78:	3b64      	subgt	r3, #100	; 0x64
 8007b7a:	6013      	str	r3, [r2, #0]
}
 8007b7c:	4770      	bx	lr
 8007b7e:	bf00      	nop
 8007b80:	200000a0 	.word	0x200000a0
 8007b84:	20000388 	.word	0x20000388

08007b88 <sensor_cutOffDistance>:
	if(targetPedalTorque <= 0)
 8007b88:	4b09      	ldr	r3, [pc, #36]	; (8007bb0 <sensor_cutOffDistance+0x28>)
 8007b8a:	f8d3 21ec 	ldr.w	r2, [r3, #492]	; 0x1ec
 8007b8e:	2a00      	cmp	r2, #0
 8007b90:	dd03      	ble.n	8007b9a <sensor_cutOffDistance+0x12>
		cutOffTimer = 0;
 8007b92:	2200      	movs	r2, #0
 8007b94:	f883 21f1 	strb.w	r2, [r3, #497]	; 0x1f1
}
 8007b98:	4770      	bx	lr
		cutOffTimer++;
 8007b9a:	f893 21f1 	ldrb.w	r2, [r3, #497]	; 0x1f1
		if(cutOffTimer >= m_cutOffTime )
 8007b9e:	6819      	ldr	r1, [r3, #0]
		cutOffTimer++;
 8007ba0:	3201      	adds	r2, #1
 8007ba2:	b2d2      	uxtb	r2, r2
			m_rampTargetTorque = 0;
 8007ba4:	428a      	cmp	r2, r1
 8007ba6:	bf28      	it	cs
 8007ba8:	2000      	movcs	r0, #0
		cutOffTimer++;
 8007baa:	f883 21f1 	strb.w	r2, [r3, #497]	; 0x1f1
		if(cutOffTimer >= m_cutOffTime )
 8007bae:	4770      	bx	lr
 8007bb0:	20000388 	.word	0x20000388

08007bb4 <sensor_brakeDetection>:
{
 8007bb4:	b510      	push	{r4, lr}
	if (m_wheelVelocity <= m_wheelVelocityLast)
 8007bb6:	4c27      	ldr	r4, [pc, #156]	; (8007c54 <sensor_brakeDetection+0xa0>)
	out_Y = (s8)LIS2DH12_spi_readInt(LIS2DH12_OUT_Y_H);
 8007bb8:	202b      	movs	r0, #43	; 0x2b
	if (m_wheelVelocity <= m_wheelVelocityLast)
 8007bba:	f8d4 31e0 	ldr.w	r3, [r4, #480]	; 0x1e0
 8007bbe:	f8d4 21f4 	ldr.w	r2, [r4, #500]	; 0x1f4
 8007bc2:	4293      	cmp	r3, r2
		m_brakeStartPoint = m_wheelVelocity;
 8007bc4:	bfd8      	it	le
 8007bc6:	f8c4 31f8 	strle.w	r3, [r4, #504]	; 0x1f8
	out_Y = (s8)LIS2DH12_spi_readInt(LIS2DH12_OUT_Y_H);
 8007bca:	f7fc fccb 	bl	8004564 <LIS2DH12_spi_readInt>
	if ((m_brakeStartPoint >= MIN_BRAKE_SPEED) && (m_wheelVelocityLast*9/10 >= m_wheelVelocity))
 8007bce:	f8d4 31f8 	ldr.w	r3, [r4, #504]	; 0x1f8
	out_Y = (s8)LIS2DH12_spi_readInt(LIS2DH12_OUT_Y_H);
 8007bd2:	b240      	sxtb	r0, r0
	out_Y *= 16;		// LIS2DH12 data sheet Table 4. Mechanical characteristics	-	Low-power mode & measurement range 2g
 8007bd4:	0100      	lsls	r0, r0, #4
	if ((m_brakeStartPoint >= MIN_BRAKE_SPEED) && (m_wheelVelocityLast*9/10 >= m_wheelVelocity))
 8007bd6:	2b0e      	cmp	r3, #14
	out_Y *= 16;		// LIS2DH12 data sheet Table 4. Mechanical characteristics	-	Low-power mode & measurement range 2g
 8007bd8:	f8c4 01fc 	str.w	r0, [r4, #508]	; 0x1fc
	if ((m_brakeStartPoint >= MIN_BRAKE_SPEED) && (m_wheelVelocityLast*9/10 >= m_wheelVelocity))
 8007bdc:	dd20      	ble.n	8007c20 <sensor_brakeDetection+0x6c>
 8007bde:	f8d4 31f4 	ldr.w	r3, [r4, #500]	; 0x1f4
 8007be2:	491d      	ldr	r1, [pc, #116]	; (8007c58 <sensor_brakeDetection+0xa4>)
 8007be4:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 8007be8:	fb81 2103 	smull	r2, r1, r1, r3
 8007bec:	f8d4 21e0 	ldr.w	r2, [r4, #480]	; 0x1e0
 8007bf0:	17db      	asrs	r3, r3, #31
 8007bf2:	ebc3 03a1 	rsb	r3, r3, r1, asr #2
 8007bf6:	4293      	cmp	r3, r2
 8007bf8:	da15      	bge.n	8007c26 <sensor_brakeDetection+0x72>
	else if ((m_wheelVelocity <= 0) || (m_wheelVelocityLast < m_wheelVelocity))
 8007bfa:	2a00      	cmp	r2, #0
 8007bfc:	dd03      	ble.n	8007c06 <sensor_brakeDetection+0x52>
 8007bfe:	f8d4 31f4 	ldr.w	r3, [r4, #500]	; 0x1f4
 8007c02:	4293      	cmp	r3, r2
 8007c04:	da09      	bge.n	8007c1a <sensor_brakeDetection+0x66>
		rear_led_setMode(REAR_LED_MODE_ON);
 8007c06:	2001      	movs	r0, #1
 8007c08:	f000 fcc2 	bl	8008590 <rear_led_setMode>
		minGDetection = 0;
 8007c0c:	2300      	movs	r3, #0
	m_wheelVelocityLast = m_wheelVelocity;
 8007c0e:	f8d4 21e0 	ldr.w	r2, [r4, #480]	; 0x1e0
		minGDetection = 0;
 8007c12:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200
		minGDetectionLast = 0;
 8007c16:	f8c4 3204 	str.w	r3, [r4, #516]	; 0x204
	m_wheelVelocityLast = m_wheelVelocity;
 8007c1a:	f8c4 21f4 	str.w	r2, [r4, #500]	; 0x1f4
}
 8007c1e:	bd10      	pop	{r4, pc}
	if ((m_brakeStartPoint >= MIN_BRAKE_SPEED) && (m_wheelVelocityLast*9/10 >= m_wheelVelocity))
 8007c20:	f8d4 21e0 	ldr.w	r2, [r4, #480]	; 0x1e0
 8007c24:	e7e9      	b.n	8007bfa <sensor_brakeDetection+0x46>
		if(minGDetection > minGDetectionLast)
 8007c26:	e9d4 3180 	ldrd	r3, r1, [r4, #512]	; 0x200
		minGDetection += (out_Y >= MIN_G_FORCES) ? 1 : 0;
 8007c2a:	f5b0 7fc8 	cmp.w	r0, #400	; 0x190
 8007c2e:	bfa8      	it	ge
 8007c30:	3301      	addge	r3, #1
		if(minGDetection > minGDetectionLast)
 8007c32:	428b      	cmp	r3, r1
		minGDetection += (out_Y >= MIN_G_FORCES) ? 1 : 0;
 8007c34:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200
		if(minGDetection > minGDetectionLast)
 8007c38:	dded      	ble.n	8007c16 <sensor_brakeDetection+0x62>
			rear_led_setMode(REAR_LED_MODE_BLINK);
 8007c3a:	2002      	movs	r0, #2
 8007c3c:	f000 fca8 	bl	8008590 <rear_led_setMode>
			rear_led_setBlinkTime(300);
 8007c40:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8007c44:	f000 fcba 	bl	80085bc <rear_led_setBlinkTime>
		minGDetectionLast = minGDetection;
 8007c48:	f8d4 3200 	ldr.w	r3, [r4, #512]	; 0x200
	m_wheelVelocityLast = m_wheelVelocity;
 8007c4c:	f8d4 21e0 	ldr.w	r2, [r4, #480]	; 0x1e0
		minGDetectionLast = minGDetection;
 8007c50:	e7e1      	b.n	8007c16 <sensor_brakeDetection+0x62>
 8007c52:	bf00      	nop
 8007c54:	20000388 	.word	0x20000388
 8007c58:	66666667 	.word	0x66666667

08007c5c <sensor_updateActualTorqueLimit_Gain>:
{
 8007c5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007c5e:	b083      	sub	sp, #12
	s32 m_rampTargetTorque = bldc_rampTargetTorque();
 8007c60:	f7ff fbe8 	bl	8007434 <bldc_rampTargetTorque>
	s32 m_actualMotorTorque = tmc4671_getActualTorqueFluxSum_mA(0, motorConfig.dualShuntFactor);
 8007c64:	4f12      	ldr	r7, [pc, #72]	; (8007cb0 <sensor_updateActualTorqueLimit_Gain+0x54>)
	s32 m_rampTargetTorque = bldc_rampTargetTorque();
 8007c66:	4606      	mov	r6, r0
	s32 m_actualMotorTorque = tmc4671_getActualTorqueFluxSum_mA(0, motorConfig.dualShuntFactor);
 8007c68:	f8b7 1068 	ldrh.w	r1, [r7, #104]	; 0x68
 8007c6c:	2000      	movs	r0, #0
 8007c6e:	f000 ffb7 	bl	8008be0 <tmc4671_getActualTorqueFluxSum_mA>
	m_actualTorque = tmc_filterPT1(&akkuActualMotorTorque, m_actualMotorTorque, m_actualTorque, 6, 8);
 8007c72:	2108      	movs	r1, #8
	s32 m_actualMotorTorque = tmc4671_getActualTorqueFluxSum_mA(0, motorConfig.dualShuntFactor);
 8007c74:	4604      	mov	r4, r0
	m_actualTorque = tmc_filterPT1(&akkuActualMotorTorque, m_actualMotorTorque, m_actualTorque, 6, 8);
 8007c76:	4d0f      	ldr	r5, [pc, #60]	; (8007cb4 <sensor_updateActualTorqueLimit_Gain+0x58>)
 8007c78:	9100      	str	r1, [sp, #0]
 8007c7a:	2306      	movs	r3, #6
 8007c7c:	4621      	mov	r1, r4
 8007c7e:	f8d5 2208 	ldr.w	r2, [r5, #520]	; 0x208
 8007c82:	f505 7004 	add.w	r0, r5, #528	; 0x210
 8007c86:	f000 fd65 	bl	8008754 <tmc_filterPT1>
	if((m_actualMotorTorque >= m_rampTargetTorque)|| (m_actualMotorTorque >= (s32)motorConfig.maximumCurrent))
 8007c8a:	42a6      	cmp	r6, r4
	m_actualTorque = tmc_filterPT1(&akkuActualMotorTorque, m_actualMotorTorque, m_actualTorque, 6, 8);
 8007c8c:	f8c5 0208 	str.w	r0, [r5, #520]	; 0x208
	if((m_actualMotorTorque >= m_rampTargetTorque)|| (m_actualMotorTorque >= (s32)motorConfig.maximumCurrent))
 8007c90:	dd08      	ble.n	8007ca4 <sensor_updateActualTorqueLimit_Gain+0x48>
 8007c92:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007c94:	42a1      	cmp	r1, r4
 8007c96:	bfcc      	ite	gt
 8007c98:	2400      	movgt	r4, #0
 8007c9a:	2401      	movle	r4, #1
 8007c9c:	f885 4218 	strb.w	r4, [r5, #536]	; 0x218
}
 8007ca0:	b003      	add	sp, #12
 8007ca2:	bdf0      	pop	{r4, r5, r6, r7, pc}
		m_actualTorqueLimit = 1;
 8007ca4:	2401      	movs	r4, #1
 8007ca6:	f885 4218 	strb.w	r4, [r5, #536]	; 0x218
}
 8007caa:	b003      	add	sp, #12
 8007cac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007cae:	bf00      	nop
 8007cb0:	200000a0 	.word	0x200000a0
 8007cb4:	20000388 	.word	0x20000388

08007cb8 <sensor_actualMapSpeedTorque>:
	return m_mapSpeedTorque;
 8007cb8:	4b01      	ldr	r3, [pc, #4]	; (8007cc0 <sensor_actualMapSpeedTorque+0x8>)
}
 8007cba:	f8d3 01e4 	ldr.w	r0, [r3, #484]	; 0x1e4
 8007cbe:	4770      	bx	lr
 8007cc0:	20000388 	.word	0x20000388

08007cc4 <sensor_actualGain>:
	return m_actualGain;
 8007cc4:	4b01      	ldr	r3, [pc, #4]	; (8007ccc <sensor_actualGain+0x8>)
}
 8007cc6:	f9b3 021a 	ldrsh.w	r0, [r3, #538]	; 0x21a
 8007cca:	4770      	bx	lr
 8007ccc:	20000388 	.word	0x20000388

08007cd0 <sensor_actualTorqueLimit>:
	return m_actualTorqueLimit;
 8007cd0:	4b01      	ldr	r3, [pc, #4]	; (8007cd8 <sensor_actualTorqueLimit+0x8>)
}
 8007cd2:	f893 0218 	ldrb.w	r0, [r3, #536]	; 0x218
 8007cd6:	4770      	bx	lr
 8007cd8:	20000388 	.word	0x20000388

08007cdc <sensor_leftPedalTorque>:
	return m_leftPedalTorque;
 8007cdc:	4b01      	ldr	r3, [pc, #4]	; (8007ce4 <sensor_leftPedalTorque+0x8>)
}
 8007cde:	f8b3 021c 	ldrh.w	r0, [r3, #540]	; 0x21c
 8007ce2:	4770      	bx	lr
 8007ce4:	20000388 	.word	0x20000388

08007ce8 <sensor_rightPedalTorque>:
	return m_rightPedalTorque;
 8007ce8:	4b01      	ldr	r3, [pc, #4]	; (8007cf0 <sensor_rightPedalTorque+0x8>)
}
 8007cea:	f8b3 021e 	ldrh.w	r0, [r3, #542]	; 0x21e
 8007cee:	4770      	bx	lr
 8007cf0:	20000388 	.word	0x20000388

08007cf4 <sensor_targetpedalTorque>:
	return sensor_motorAssistance();
 8007cf4:	f7ff beee 	b.w	8007ad4 <sensor_motorAssistance>

08007cf8 <sensor_pedalVelocity>:
	return m_pedalVelocity;
 8007cf8:	4b01      	ldr	r3, [pc, #4]	; (8007d00 <sensor_pedalVelocity+0x8>)
}
 8007cfa:	f8d3 01a8 	ldr.w	r0, [r3, #424]	; 0x1a8
 8007cfe:	4770      	bx	lr
 8007d00:	20000388 	.word	0x20000388

08007d04 <sensor_filteredPedalVelocity>:
	return m_filteredActualPedalVelocity;
 8007d04:	4b01      	ldr	r3, [pc, #4]	; (8007d0c <sensor_filteredPedalVelocity+0x8>)
}
 8007d06:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 8007d0a:	4770      	bx	lr
 8007d0c:	20000388 	.word	0x20000388

08007d10 <sensor_filteredPedalVelocityFast>:
	return m_filteredActualPedalVelocitySwift;
 8007d10:	4b01      	ldr	r3, [pc, #4]	; (8007d18 <sensor_filteredPedalVelocityFast+0x8>)
}
 8007d12:	f8d3 01ac 	ldr.w	r0, [r3, #428]	; 0x1ac
 8007d16:	4770      	bx	lr
 8007d18:	20000388 	.word	0x20000388

08007d1c <sensor_pedalDirection>:
	return m_pedalDirection;
 8007d1c:	4b01      	ldr	r3, [pc, #4]	; (8007d24 <sensor_pedalDirection+0x8>)
}
 8007d1e:	f993 01b8 	ldrsb.w	r0, [r3, #440]	; 0x1b8
 8007d22:	4770      	bx	lr
 8007d24:	20000388 	.word	0x20000388

08007d28 <sensor_pedalMotorEnable>:
	return m_pedalMotorEnable;
 8007d28:	4b01      	ldr	r3, [pc, #4]	; (8007d30 <sensor_pedalMotorEnable+0x8>)
}
 8007d2a:	f993 01f0 	ldrsb.w	r0, [r3, #496]	; 0x1f0
 8007d2e:	4770      	bx	lr
 8007d30:	20000388 	.word	0x20000388

08007d34 <sensor_averageTorque>:
	return m_averageTorque;
 8007d34:	4b01      	ldr	r3, [pc, #4]	; (8007d3c <sensor_averageTorque+0x8>)
}
 8007d36:	f8d3 0224 	ldr.w	r0, [r3, #548]	; 0x224
 8007d3a:	4770      	bx	lr
 8007d3c:	20000388 	.word	0x20000388

08007d40 <sensor_motorVelocity>:
	return m_motorVelocity;
 8007d40:	4b01      	ldr	r3, [pc, #4]	; (8007d48 <sensor_motorVelocity+0x8>)
}
 8007d42:	f8d3 01bc 	ldr.w	r0, [r3, #444]	; 0x1bc
 8007d46:	4770      	bx	lr
 8007d48:	20000388 	.word	0x20000388

08007d4c <sensor_wheelMotorVelocity>:
	return m_wheelMotorVelocity;
 8007d4c:	4b01      	ldr	r3, [pc, #4]	; (8007d54 <sensor_wheelMotorVelocity+0x8>)
}
 8007d4e:	f8d3 01cc 	ldr.w	r0, [r3, #460]	; 0x1cc
 8007d52:	4770      	bx	lr
 8007d54:	20000388 	.word	0x20000388

08007d58 <sensor_wheelVelocity>:
	return m_wheelVelocity;
 8007d58:	4b01      	ldr	r3, [pc, #4]	; (8007d60 <sensor_wheelVelocity+0x8>)
}
 8007d5a:	f8d3 01e0 	ldr.w	r0, [r3, #480]	; 0x1e0
 8007d5e:	4770      	bx	lr
 8007d60:	20000388 	.word	0x20000388

08007d64 <wheelSensorDiff>:
	switch (previousState)
 8007d64:	2801      	cmp	r0, #1
	{
		case 1:
			return (actualState == 0) ? 1 : 0;
 8007d66:	bf06      	itte	eq
 8007d68:	fab1 f081 	clzeq	r0, r1
 8007d6c:	0940      	lsreq	r0, r0, #5
			break;
	}
	return 0;
 8007d6e:	2000      	movne	r0, #0
}
 8007d70:	4770      	bx	lr
 8007d72:	bf00      	nop

08007d74 <bottomBracketDiff>:

int bottomBracketDiff(u8 previousState, u8 actualState)
{
	switch(previousState)
 8007d74:	2803      	cmp	r0, #3
 8007d76:	d823      	bhi.n	8007dc0 <bottomBracketDiff+0x4c>
 8007d78:	e8df f000 	tbb	[pc, r0]
 8007d7c:	020a1118 	.word	0x020a1118
			{
				return -1;
			}
			break;
		case 3:
			if(actualState==2)
 8007d80:	2902      	cmp	r1, #2
 8007d82:	d01b      	beq.n	8007dbc <bottomBracketDiff+0x48>
			{
				return 1;
			}
			else if(actualState==1)
 8007d84:	2901      	cmp	r1, #1
 8007d86:	f04f 30ff 	mov.w	r0, #4294967295
 8007d8a:	bf18      	it	ne
 8007d8c:	2000      	movne	r0, #0
 8007d8e:	4770      	bx	lr
			{
				return -1;
			}
			break;
		case 2:
			if(actualState==0)
 8007d90:	b1a1      	cbz	r1, 8007dbc <bottomBracketDiff+0x48>
			{
				return 1;
			}
			else if(actualState==3)
 8007d92:	2903      	cmp	r1, #3
 8007d94:	f04f 30ff 	mov.w	r0, #4294967295
 8007d98:	bf18      	it	ne
 8007d9a:	2000      	movne	r0, #0
 8007d9c:	4770      	bx	lr
			if(actualState==3)
 8007d9e:	2903      	cmp	r1, #3
 8007da0:	d00c      	beq.n	8007dbc <bottomBracketDiff+0x48>
			else if(actualState==0)
 8007da2:	fab1 f181 	clz	r1, r1
 8007da6:	0949      	lsrs	r1, r1, #5
 8007da8:	4248      	negs	r0, r1
 8007daa:	4770      	bx	lr
			if(actualState==1)
 8007dac:	2901      	cmp	r1, #1
 8007dae:	d005      	beq.n	8007dbc <bottomBracketDiff+0x48>
			else if(actualState==2)
 8007db0:	2902      	cmp	r1, #2
 8007db2:	f04f 30ff 	mov.w	r0, #4294967295
 8007db6:	bf18      	it	ne
 8007db8:	2000      	movne	r0, #0
 8007dba:	4770      	bx	lr
				return 1;
 8007dbc:	2001      	movs	r0, #1
				return -1;
			}
			break;
	}
	return 0;
}
 8007dbe:	4770      	bx	lr
	switch(previousState)
 8007dc0:	2000      	movs	r0, #0
 8007dc2:	4770      	bx	lr

08007dc4 <sensor_updatePedalCounter>:
{
 8007dc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007dc8:	b085      	sub	sp, #20
	u8 pedalCounterActual = tmcm_getSinCosValue();
 8007dca:	f7fb fc2f 	bl	800362c <tmcm_getSinCosValue>
 8007dce:	4602      	mov	r2, r0
	m_pedalDirectionCounter = bottomBracketDiff(pedalCounterPrev, pedalCounterActual);
 8007dd0:	4c9d      	ldr	r4, [pc, #628]	; (8008048 <sensor_updatePedalCounter+0x284>)
 8007dd2:	4611      	mov	r1, r2
 8007dd4:	f894 0228 	ldrb.w	r0, [r4, #552]	; 0x228
 8007dd8:	f7ff ffcc 	bl	8007d74 <bottomBracketDiff>
	m_pedalCounter += m_pedalDirectionCounter;
 8007ddc:	f8d4 119c 	ldr.w	r1, [r4, #412]	; 0x19c
	m_pedalDirectionCounter = bottomBracketDiff(pedalCounterPrev, pedalCounterActual);
 8007de0:	b243      	sxtb	r3, r0
 8007de2:	f884 322c 	strb.w	r3, [r4, #556]	; 0x22c
	if (m_pedalCounter < 0)
 8007de6:	185b      	adds	r3, r3, r1
		m_pedalCounter = 0;
 8007de8:	bf44      	itt	mi
 8007dea:	2100      	movmi	r1, #0
 8007dec:	460b      	movmi	r3, r1
	m_pedalPosition = (int)m_pedalCounter % (int)motorConfig.pedalPulsesPerRotation;
 8007dee:	4e97      	ldr	r6, [pc, #604]	; (800804c <sensor_updatePedalCounter+0x288>)
	pedalCounterPrev = pedalCounterActual;
 8007df0:	f8c4 2228 	str.w	r2, [r4, #552]	; 0x228
	m_pedalPosition = (int)m_pedalCounter % (int)motorConfig.pedalPulsesPerRotation;
 8007df4:	8832      	ldrh	r2, [r6, #0]
	m_pedalCounter += m_pedalDirectionCounter;
 8007df6:	bf58      	it	pl
 8007df8:	f8c4 319c 	strpl.w	r3, [r4, #412]	; 0x19c
	m_pedalPosition = (int)m_pedalCounter % (int)motorConfig.pedalPulsesPerRotation;
 8007dfc:	fbb3 f0f2 	udiv	r0, r3, r2
 8007e00:	fb02 3310 	mls	r3, r2, r0, r3
		m_pedalCounter = 0;
 8007e04:	bf48      	it	mi
 8007e06:	f8c4 119c 	strmi.w	r1, [r4, #412]	; 0x19c
	if ((m_pedalPosition >= 0) && (m_pedalPosition < motorConfig.pedalPulsesPerRotation))
 8007e0a:	429a      	cmp	r2, r3
 8007e0c:	4693      	mov	fp, r2
	m_pedalPosition = (int)m_pedalCounter % (int)motorConfig.pedalPulsesPerRotation;
 8007e0e:	f8c4 31a0 	str.w	r3, [r4, #416]	; 0x1a0
	if ((m_pedalPosition >= 0) && (m_pedalPosition < motorConfig.pedalPulsesPerRotation))
 8007e12:	f240 80b7 	bls.w	8007f84 <sensor_updatePedalCounter+0x1c0>
		s32 index = (m_pedalPosition + ((int)motorConfig.pedalPulsesPerRotation/2));
 8007e16:	0851      	lsrs	r1, r2, #1
		s32 pedalTorque = motorConfig.torqueSensorOffset-filteredActualPedalTorque;
 8007e18:	88f0      	ldrh	r0, [r6, #6]
		s32 index = (m_pedalPosition + ((int)motorConfig.pedalPulsesPerRotation/2));
 8007e1a:	9102      	str	r1, [sp, #8]
		s32 pedalTorque = motorConfig.torqueSensorOffset-filteredActualPedalTorque;
 8007e1c:	f8d4 1184 	ldr.w	r1, [r4, #388]	; 0x184
		s32 index = (m_pedalPosition + ((int)motorConfig.pedalPulsesPerRotation/2));
 8007e20:	eb03 0c52 	add.w	ip, r3, r2, lsr #1
		s32 pedalTorque = motorConfig.torqueSensorOffset-filteredActualPedalTorque;
 8007e24:	1a41      	subs	r1, r0, r1
		if((pedalTorque*motorConfig.torqueSensorGain >= (s32)motorConfig.maximumCurrent) && (m_wheelMotorVelocity <= 40) )
 8007e26:	f9b6 0004 	ldrsh.w	r0, [r6, #4]
 8007e2a:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
 8007e2e:	fb01 fe00 	mul.w	lr, r1, r0
 8007e32:	6bb5      	ldr	r5, [r6, #56]	; 0x38
		if (index >= motorConfig.pedalPulsesPerRotation)
 8007e34:	4562      	cmp	r2, ip
		m_pedalTorqueAverage[m_pedalPosition] = pedalTorque;
 8007e36:	eb04 0843 	add.w	r8, r4, r3, lsl #1
			index = index - motorConfig.pedalPulsesPerRotation;
 8007e3a:	bfd8      	it	le
 8007e3c:	ebac 0c02 	suble.w	ip, ip, r2
		m_pedalTorqueAverage[m_pedalPosition] = pedalTorque;
 8007e40:	005f      	lsls	r7, r3, #1
		if((pedalTorque*motorConfig.torqueSensorGain >= (s32)motorConfig.maximumCurrent) && (m_wheelMotorVelocity <= 40) )
 8007e42:	45ae      	cmp	lr, r5
		m_pedalTorqueAverage[m_pedalPosition] = pedalTorque;
 8007e44:	f8a8 1084 	strh.w	r1, [r8, #132]	; 0x84
 8007e48:	9702      	str	r7, [sp, #8]
		if((pedalTorque*motorConfig.torqueSensorGain >= (s32)motorConfig.maximumCurrent) && (m_wheelMotorVelocity <= 40) )
 8007e4a:	f8d4 81cc 	ldr.w	r8, [r4, #460]	; 0x1cc
 8007e4e:	db04      	blt.n	8007e5a <sensor_updatePedalCounter+0x96>
 8007e50:	f1b8 0f28 	cmp.w	r8, #40	; 0x28
			pedalTorque = motorConfig.maximumCurrent/motorConfig.torqueSensorGain;
 8007e54:	bfd8      	it	le
 8007e56:	fbb5 f1f0 	udivle	r1, r5, r0
		if(m_pedalPosition == m_pedalPositionLast-1)
 8007e5a:	f8d4 0230 	ldr.w	r0, [r4, #560]	; 0x230
 8007e5e:	3801      	subs	r0, #1
 8007e60:	4283      	cmp	r3, r0
 8007e62:	f000 8092 	beq.w	8007f8a <sensor_updatePedalCounter+0x1c6>
		if((m_pedalPosition != m_pedalPositionStart)&&(m_pedalPositionStartReset == 0))
 8007e66:	f994 e234 	ldrsb.w	lr, [r4, #564]	; 0x234
		if((m_wheelMotorVelocity == 0) &&(m_wheelVelocity <= (s32)motorConfig.initialRightTorqueSpeed))
 8007e6a:	f1b8 0f00 	cmp.w	r8, #0
 8007e6e:	d106      	bne.n	8007e7e <sensor_updatePedalCounter+0xba>
 8007e70:	6935      	ldr	r5, [r6, #16]
 8007e72:	f8d4 01e0 	ldr.w	r0, [r4, #480]	; 0x1e0
 8007e76:	4285      	cmp	r5, r0
			m_pedalPositionStartReset = 0;
 8007e78:	bfa8      	it	ge
 8007e7a:	f884 8235 	strbge.w	r8, [r4, #565]	; 0x235
		if((m_pedalPosition != m_pedalPositionStart)&&(m_pedalPositionStartReset == 0))
 8007e7e:	4677      	mov	r7, lr
		m_leftPedalTorqueRaw[m_pedalPosition] = (pedalTorque*motorConfig.leftRightRatio)/100;
 8007e80:	7d30      	ldrb	r0, [r6, #20]
		if((m_pedalPosition != m_pedalPositionStart)&&(m_pedalPositionStartReset == 0))
 8007e82:	f8cd e00c 	str.w	lr, [sp, #12]
		m_leftPedalTorqueRaw[m_pedalPosition] = (pedalTorque*motorConfig.leftRightRatio)/100;
 8007e86:	fb01 f800 	mul.w	r8, r1, r0
 8007e8a:	f8df e1c4 	ldr.w	lr, [pc, #452]	; 8008050 <sensor_updatePedalCounter+0x28c>
 8007e8e:	005d      	lsls	r5, r3, #1
 8007e90:	fb8e a908 	smull	sl, r9, lr, r8
 8007e94:	ea4f 78e8 	mov.w	r8, r8, asr #31
 8007e98:	ebc8 1869 	rsb	r8, r8, r9, asr #5
 8007e9c:	1965      	adds	r5, r4, r5
 8007e9e:	fa1f fa88 	uxth.w	sl, r8
		if((m_pedalPosition != m_pedalPositionStart)&&(m_pedalPositionStartReset == 0))
 8007ea2:	42bb      	cmp	r3, r7
		m_leftPedalTorqueRaw[m_pedalPosition] = (pedalTorque*motorConfig.leftRightRatio)/100;
 8007ea4:	f8a5 a0c4 	strh.w	sl, [r5, #196]	; 0xc4
		if((m_pedalPosition != m_pedalPositionStart)&&(m_pedalPositionStartReset == 0))
 8007ea8:	d07e      	beq.n	8007fa8 <sensor_updatePedalCounter+0x1e4>
 8007eaa:	f994 8235 	ldrsb.w	r8, [r4, #565]	; 0x235
 8007eae:	f1b8 0f00 	cmp.w	r8, #0
 8007eb2:	d179      	bne.n	8007fa8 <sensor_updatePedalCounter+0x1e4>
			m_rightPedalTorqueRaw[m_pedalPosition] = (motorConfig.initialRightTorque*(100-motorConfig.leftRightRatio))/100;
 8007eb4:	f1c0 0c64 	rsb	ip, r0, #100	; 0x64
 8007eb8:	68f0      	ldr	r0, [r6, #12]
 8007eba:	fb00 f00c 	mul.w	r0, r0, ip
 8007ebe:	fbae 0e00 	umull	r0, lr, lr, r0
 8007ec2:	ea4f 1e5e 	mov.w	lr, lr, lsr #5
		if (m_filteredActualPedalVelocitySwift <= motorConfig.pedalSenseDelay)
 8007ec6:	f8d4 01ac 	ldr.w	r0, [r4, #428]	; 0x1ac
			m_rightPedalTorqueRaw[m_pedalPosition] = (motorConfig.initialRightTorque*(100-motorConfig.leftRightRatio))/100;
 8007eca:	f8a5 e104 	strh.w	lr, [r5, #260]	; 0x104
		if (m_filteredActualPedalVelocitySwift <= motorConfig.pedalSenseDelay)
 8007ece:	8875      	ldrh	r5, [r6, #2]
 8007ed0:	4285      	cmp	r5, r0
 8007ed2:	da7c      	bge.n	8007fce <sensor_updatePedalCounter+0x20a>
 8007ed4:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8008054 <sensor_updatePedalCounter+0x290>
		u32 measuredPedalTorque = 0;
 8007ed8:	2500      	movs	r5, #0
		u32 m_rightPedalTorqueAverage = 0;
 8007eda:	4628      	mov	r0, r5
		u32 m_leftPedalTorqueAverage = 0;
 8007edc:	46ac      	mov	ip, r5
 8007ede:	495d      	ldr	r1, [pc, #372]	; (8008054 <sensor_updatePedalCounter+0x290>)
 8007ee0:	eb09 0942 	add.w	r9, r9, r2, lsl #1
 8007ee4:	f101 0740 	add.w	r7, r1, #64	; 0x40
 8007ee8:	f1a1 0e40 	sub.w	lr, r1, #64	; 0x40
			m_leftPedalTorqueAverage += m_leftPedalTorqueRaw[i];
 8007eec:	f831 8b02 	ldrh.w	r8, [r1], #2
 8007ef0:	44c4      	add	ip, r8
			m_rightPedalTorqueAverage += m_rightPedalTorqueRaw[i];
 8007ef2:	f837 8b02 	ldrh.w	r8, [r7], #2
		for (int i = 0; i < motorConfig.pedalPulsesPerRotation; i++)
 8007ef6:	4589      	cmp	r9, r1
			m_rightPedalTorqueAverage += m_rightPedalTorqueRaw[i];
 8007ef8:	4440      	add	r0, r8
			measuredPedalTorque += m_pedalTorqueAverage[i];
 8007efa:	f83e 8b02 	ldrh.w	r8, [lr], #2
 8007efe:	4445      	add	r5, r8
		for (int i = 0; i < motorConfig.pedalPulsesPerRotation; i++)
 8007f00:	d1f4      	bne.n	8007eec <sensor_updatePedalCounter+0x128>
		m_leftPedalTorqueAverage /= motorConfig.pedalPulsesPerRotation;
 8007f02:	fbbc fcf2 	udiv	ip, ip, r2
		m_rightPedalTorqueAverage /= motorConfig.pedalPulsesPerRotation;
 8007f06:	fbb0 f2f2 	udiv	r2, r0, r2
		m_rightPedalTorque = ((m_rightPedalTorqueAverage*(100-motorConfig.averageSportMode)) + (m_rightPedalTorqueRaw[m_pedalPosition]*motorConfig.averageSportMode))/100;
 8007f0a:	f8dd e008 	ldr.w	lr, [sp, #8]
		m_leftPedalTorque = ((m_leftPedalTorqueAverage*(100-motorConfig.averageSportMode)) + (m_leftPedalTorqueRaw[m_pedalPosition]*motorConfig.averageSportMode))/100;			//PedalTorque = ((PedalTorqueAverage*(100-AverageSportMode)/50) + (PedalTorqueRaw*AverageSportMode)/50)/2;
 8007f0e:	f896 8015 	ldrb.w	r8, [r6, #21]
		m_rightPedalTorque = ((m_rightPedalTorqueAverage*(100-motorConfig.averageSportMode)) + (m_rightPedalTorqueRaw[m_pedalPosition]*motorConfig.averageSportMode))/100;
 8007f12:	44a6      	add	lr, r4
 8007f14:	f8be 9104 	ldrh.w	r9, [lr, #260]	; 0x104
		m_leftPedalTorque = ((m_leftPedalTorqueAverage*(100-motorConfig.averageSportMode)) + (m_leftPedalTorqueRaw[m_pedalPosition]*motorConfig.averageSportMode))/100;			//PedalTorque = ((PedalTorqueAverage*(100-AverageSportMode)/50) + (PedalTorqueRaw*AverageSportMode)/50)/2;
 8007f18:	fb08 f70a 	mul.w	r7, r8, sl
		m_rightPedalTorque = ((m_rightPedalTorqueAverage*(100-motorConfig.averageSportMode)) + (m_rightPedalTorqueRaw[m_pedalPosition]*motorConfig.averageSportMode))/100;
 8007f1c:	fb08 f109 	mul.w	r1, r8, r9
		m_leftPedalTorque = ((m_leftPedalTorqueAverage*(100-motorConfig.averageSportMode)) + (m_leftPedalTorqueRaw[m_pedalPosition]*motorConfig.averageSportMode))/100;			//PedalTorque = ((PedalTorqueAverage*(100-AverageSportMode)/50) + (PedalTorqueRaw*AverageSportMode)/50)/2;
 8007f20:	f1c8 0064 	rsb	r0, r8, #100	; 0x64
		m_rightPedalTorque = ((m_rightPedalTorqueAverage*(100-motorConfig.averageSportMode)) + (m_rightPedalTorqueRaw[m_pedalPosition]*motorConfig.averageSportMode))/100;
 8007f24:	fb00 1102 	mla	r1, r0, r2, r1
		m_leftPedalTorque = ((m_leftPedalTorqueAverage*(100-motorConfig.averageSportMode)) + (m_leftPedalTorqueRaw[m_pedalPosition]*motorConfig.averageSportMode))/100;			//PedalTorque = ((PedalTorqueAverage*(100-AverageSportMode)/50) + (PedalTorqueRaw*AverageSportMode)/50)/2;
 8007f28:	fb00 7c0c 	mla	ip, r0, ip, r7
 8007f2c:	4848      	ldr	r0, [pc, #288]	; (8008050 <sensor_updatePedalCounter+0x28c>)
		if (m_leftPedalTorqueRaw[m_pedalPosition] > m_rightPedalTorqueRaw[m_pedalPosition])
 8007f2e:	45d1      	cmp	r9, sl
		m_leftPedalTorque = ((m_leftPedalTorqueAverage*(100-motorConfig.averageSportMode)) + (m_leftPedalTorqueRaw[m_pedalPosition]*motorConfig.averageSportMode))/100;			//PedalTorque = ((PedalTorqueAverage*(100-AverageSportMode)/50) + (PedalTorqueRaw*AverageSportMode)/50)/2;
 8007f30:	fba0 2c0c 	umull	r2, ip, r0, ip
		m_rightPedalTorque = ((m_rightPedalTorqueAverage*(100-motorConfig.averageSportMode)) + (m_rightPedalTorqueRaw[m_pedalPosition]*motorConfig.averageSportMode))/100;
 8007f34:	fba0 2101 	umull	r2, r1, r0, r1
		m_leftPedalTorque = ((m_leftPedalTorqueAverage*(100-motorConfig.averageSportMode)) + (m_leftPedalTorqueRaw[m_pedalPosition]*motorConfig.averageSportMode))/100;			//PedalTorque = ((PedalTorqueAverage*(100-AverageSportMode)/50) + (PedalTorqueRaw*AverageSportMode)/50)/2;
 8007f38:	f3cc 1c4f 	ubfx	ip, ip, #5, #16
		m_rightPedalTorque = ((m_rightPedalTorqueAverage*(100-motorConfig.averageSportMode)) + (m_rightPedalTorqueRaw[m_pedalPosition]*motorConfig.averageSportMode))/100;
 8007f3c:	f3c1 114f 	ubfx	r1, r1, #5, #16
		m_leftPedalTorque = ((m_leftPedalTorqueAverage*(100-motorConfig.averageSportMode)) + (m_leftPedalTorqueRaw[m_pedalPosition]*motorConfig.averageSportMode))/100;			//PedalTorque = ((PedalTorqueAverage*(100-AverageSportMode)/50) + (PedalTorqueRaw*AverageSportMode)/50)/2;
 8007f40:	f8a4 c21c 	strh.w	ip, [r4, #540]	; 0x21c
		m_rightPedalTorque = ((m_rightPedalTorqueAverage*(100-motorConfig.averageSportMode)) + (m_rightPedalTorqueRaw[m_pedalPosition]*motorConfig.averageSportMode))/100;
 8007f44:	f8a4 121e 	strh.w	r1, [r4, #542]	; 0x21e
		if (m_leftPedalTorqueRaw[m_pedalPosition] > m_rightPedalTorqueRaw[m_pedalPosition])
 8007f48:	d260      	bcs.n	800800c <sensor_updatePedalCounter+0x248>
			m_minEstimatedPedalTorque[m_pedalPosition] = m_leftPedalTorque;
 8007f4a:	4661      	mov	r1, ip
 8007f4c:	f8ae c144 	strh.w	ip, [lr, #324]	; 0x144
		if(motorConfig.averageSportMode <= 50)
 8007f50:	f1b8 0f32 	cmp.w	r8, #50	; 0x32
 8007f54:	d962      	bls.n	800801c <sensor_updatePedalCounter+0x258>
			m_filteredPedalTorqueAverage = m_minEstimatedPedalTorque[m_pedalPosition];
 8007f56:	f8c4 11e8 	str.w	r1, [r4, #488]	; 0x1e8
		if(m_pedalPosition == m_pedalPositionStart)
 8007f5a:	9a03      	ldr	r2, [sp, #12]
		m_pedalPositionLast = m_pedalPosition;
 8007f5c:	f8c4 3230 	str.w	r3, [r4, #560]	; 0x230
		if(m_pedalPosition == m_pedalPositionStart)
 8007f60:	4293      	cmp	r3, r2
			m_pedalPositionStartReset = 1;
 8007f62:	bf04      	itt	eq
 8007f64:	2301      	moveq	r3, #1
 8007f66:	f884 3235 	strbeq.w	r3, [r4, #565]	; 0x235
		measuredPedalTorque /= motorConfig.pedalPulsesPerRotation;
 8007f6a:	fbb5 f3fb 	udiv	r3, r5, fp
		m_averageTorque = (measuredPedalTorque)*11355/100000;
 8007f6e:	f642 455b 	movw	r5, #11355	; 0x2c5b
 8007f72:	fb05 f303 	mul.w	r3, r5, r3
 8007f76:	4a38      	ldr	r2, [pc, #224]	; (8008058 <sensor_updatePedalCounter+0x294>)
 8007f78:	095b      	lsrs	r3, r3, #5
 8007f7a:	fba2 2303 	umull	r2, r3, r2, r3
 8007f7e:	09db      	lsrs	r3, r3, #7
 8007f80:	f8c4 3224 	str.w	r3, [r4, #548]	; 0x224
}
 8007f84:	b005      	add	sp, #20
 8007f86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			m_pedalPositionStart = ((int)m_pedalPositionStart+((int)motorConfig.pedalPulsesPerRotation/4*3))%(int)motorConfig.pedalPulsesPerRotation;
 8007f8a:	ea4f 0e92 	mov.w	lr, r2, lsr #2
 8007f8e:	b258      	sxtb	r0, r3
 8007f90:	eb0e 0e4e 	add.w	lr, lr, lr, lsl #1
 8007f94:	4486      	add	lr, r0
 8007f96:	fb9e f0f2 	sdiv	r0, lr, r2
 8007f9a:	fb02 ee10 	mls	lr, r2, r0, lr
 8007f9e:	fa4f fe8e 	sxtb.w	lr, lr
 8007fa2:	f884 e234 	strb.w	lr, [r4, #564]	; 0x234
 8007fa6:	e760      	b.n	8007e6a <sensor_updatePedalCounter+0xa6>
			m_rightPedalTorqueRaw[index] = (pedalTorque*(100-motorConfig.leftRightRatio))/100;
 8007fa8:	f1c0 0064 	rsb	r0, r0, #100	; 0x64
 8007fac:	fb01 f000 	mul.w	r0, r1, r0
 8007fb0:	4d27      	ldr	r5, [pc, #156]	; (8008050 <sensor_updatePedalCounter+0x28c>)
 8007fb2:	eb04 0c4c 	add.w	ip, r4, ip, lsl #1
 8007fb6:	fb85 7500 	smull	r7, r5, r5, r0
 8007fba:	17c0      	asrs	r0, r0, #31
 8007fbc:	ebc0 1065 	rsb	r0, r0, r5, asr #5
 8007fc0:	f8ac 0104 	strh.w	r0, [ip, #260]	; 0x104
		if (m_filteredActualPedalVelocitySwift <= motorConfig.pedalSenseDelay)
 8007fc4:	8875      	ldrh	r5, [r6, #2]
 8007fc6:	f8d4 01ac 	ldr.w	r0, [r4, #428]	; 0x1ac
 8007fca:	4285      	cmp	r5, r0
 8007fcc:	db82      	blt.n	8007ed4 <sensor_updatePedalCounter+0x110>
 8007fce:	f8df 9084 	ldr.w	r9, [pc, #132]	; 8008054 <sensor_updatePedalCounter+0x290>
				m_leftPedalTorqueRaw[i] = pedalTorque;
 8007fd2:	0857      	lsrs	r7, r2, #1
 8007fd4:	463d      	mov	r5, r7
 8007fd6:	46c8      	mov	r8, r9
 8007fd8:	b289      	uxth	r1, r1
 8007fda:	1ab8      	subs	r0, r7, r2
 8007fdc:	f1a9 0e40 	sub.w	lr, r9, #64	; 0x40
					index_2 = index_2 - motorConfig.pedalPulsesPerRotation;
 8007fe0:	42aa      	cmp	r2, r5
 8007fe2:	bfcc      	ite	gt
 8007fe4:	46ac      	movgt	ip, r5
 8007fe6:	4684      	movle	ip, r0
			for (int i = 0; i < motorConfig.pedalPulsesPerRotation; i++)
 8007fe8:	3001      	adds	r0, #1
				m_rightPedalTorqueRaw[index_2] = pedalTorque;
 8007fea:	eb04 0c4c 	add.w	ip, r4, ip, lsl #1
			for (int i = 0; i < motorConfig.pedalPulsesPerRotation; i++)
 8007fee:	42b8      	cmp	r0, r7
				m_leftPedalTorqueRaw[i] = pedalTorque;
 8007ff0:	f828 1b02 	strh.w	r1, [r8], #2
				m_pedalTorqueAverage[i] = pedalTorque;
 8007ff4:	f82e 1b02 	strh.w	r1, [lr], #2
			for (int i = 0; i < motorConfig.pedalPulsesPerRotation; i++)
 8007ff8:	f105 0501 	add.w	r5, r5, #1
				m_rightPedalTorqueRaw[index_2] = pedalTorque;
 8007ffc:	f8ac 1104 	strh.w	r1, [ip, #260]	; 0x104
			for (int i = 0; i < motorConfig.pedalPulsesPerRotation; i++)
 8008000:	d1ee      	bne.n	8007fe0 <sensor_updatePedalCounter+0x21c>
		m_leftPedalTorque = ((m_leftPedalTorqueAverage*(100-motorConfig.averageSportMode)) + (m_leftPedalTorqueRaw[m_pedalPosition]*motorConfig.averageSportMode))/100;			//PedalTorque = ((PedalTorqueAverage*(100-AverageSportMode)/50) + (PedalTorqueRaw*AverageSportMode)/50)/2;
 8008002:	9902      	ldr	r1, [sp, #8]
 8008004:	1861      	adds	r1, r4, r1
 8008006:	f8b1 a0c4 	ldrh.w	sl, [r1, #196]	; 0xc4
 800800a:	e765      	b.n	8007ed8 <sensor_updatePedalCounter+0x114>
		if (m_leftPedalTorqueRaw[m_pedalPosition] < m_rightPedalTorqueRaw[m_pedalPosition])
 800800c:	d803      	bhi.n	8008016 <sensor_updatePedalCounter+0x252>
		else if(m_leftPedalTorqueRaw[m_pedalPosition] == m_rightPedalTorqueRaw[m_pedalPosition])
 800800e:	d117      	bne.n	8008040 <sensor_updatePedalCounter+0x27c>
			m_minEstimatedPedalTorque[m_pedalPosition] = MAX(m_leftPedalTorque, m_rightPedalTorque);
 8008010:	4561      	cmp	r1, ip
 8008012:	bf38      	it	cc
 8008014:	4661      	movcc	r1, ip
 8008016:	f8ae 1144 	strh.w	r1, [lr, #324]	; 0x144
 800801a:	e799      	b.n	8007f50 <sensor_updatePedalCounter+0x18c>
			m_filteredPedalTorqueAverage = tmc_filterPT1(&akkuPedalTorqueAverage, m_minEstimatedPedalTorque[m_pedalPosition],m_filteredPedalTorqueAverage, 6, 12);
 800801c:	270c      	movs	r7, #12
 800801e:	2306      	movs	r3, #6
 8008020:	f8d4 21e8 	ldr.w	r2, [r4, #488]	; 0x1e8
 8008024:	480d      	ldr	r0, [pc, #52]	; (800805c <sensor_updatePedalCounter+0x298>)
 8008026:	9700      	str	r7, [sp, #0]
 8008028:	f000 fb94 	bl	8008754 <tmc_filterPT1>
		if(m_pedalPosition == m_pedalPositionStart)
 800802c:	f994 2234 	ldrsb.w	r2, [r4, #564]	; 0x234
		m_pedalPositionLast = m_pedalPosition;
 8008030:	f8d4 31a0 	ldr.w	r3, [r4, #416]	; 0x1a0
		measuredPedalTorque /= motorConfig.pedalPulsesPerRotation;
 8008034:	f8b6 b000 	ldrh.w	fp, [r6]
		if(m_pedalPosition == m_pedalPositionStart)
 8008038:	9203      	str	r2, [sp, #12]
			m_filteredPedalTorqueAverage = tmc_filterPT1(&akkuPedalTorqueAverage, m_minEstimatedPedalTorque[m_pedalPosition],m_filteredPedalTorqueAverage, 6, 12);
 800803a:	f8c4 01e8 	str.w	r0, [r4, #488]	; 0x1e8
 800803e:	e78c      	b.n	8007f5a <sensor_updatePedalCounter+0x196>
 8008040:	f8be 1144 	ldrh.w	r1, [lr, #324]	; 0x144
 8008044:	e784      	b.n	8007f50 <sensor_updatePedalCounter+0x18c>
 8008046:	bf00      	nop
 8008048:	20000388 	.word	0x20000388
 800804c:	200000a0 	.word	0x200000a0
 8008050:	51eb851f 	.word	0x51eb851f
 8008054:	2000044c 	.word	0x2000044c
 8008058:	0a7c5ac5 	.word	0x0a7c5ac5
 800805c:	200005c0 	.word	0x200005c0

08008060 <updateButtonCounter>:

	lastBikeState = m_bikeState;
}

void updateButtonCounter()
{
 8008060:	b510      	push	{r4, lr}
	u8 m_buttonPositionActual = tmcm_getButtonValue();
 8008062:	f7fb faf3 	bl	800364c <tmcm_getButtonValue>
	if (m_buttonPositionActual == 0)
 8008066:	2800      	cmp	r0, #0
 8008068:	d14d      	bne.n	8008106 <updateButtonCounter+0xa6>
	{
		pressTime++;
 800806a:	4c3c      	ldr	r4, [pc, #240]	; (800815c <updateButtonCounter+0xfc>)
 800806c:	8823      	ldrh	r3, [r4, #0]
 800806e:	3301      	adds	r3, #1
 8008070:	b21b      	sxth	r3, r3
		if(pressTime == 100)
 8008072:	2b64      	cmp	r3, #100	; 0x64
		pressTime++;
 8008074:	8023      	strh	r3, [r4, #0]
		if(pressTime == 100)
 8008076:	d05a      	beq.n	800812e <updateButtonCounter+0xce>
	else
	{
		pressTime = 0;
	}

	if(m_buttonCounter == 100)
 8008078:	f994 3002 	ldrsb.w	r3, [r4, #2]
 800807c:	2b64      	cmp	r3, #100	; 0x64
 800807e:	d049      	beq.n	8008114 <updateButtonCounter+0xb4>
	{
		m_buttonCounter = 0;
	}
	m_buttonState = m_buttonCounter % 2;
 8008080:	2b00      	cmp	r3, #0
 8008082:	f003 0301 	and.w	r3, r3, #1
 8008086:	461a      	mov	r2, r3

	// auto Bike enable
	if((m_bikeState == BIKE_DISABLED) && (m_buttonState == BIKE_ENABLED))
 8008088:	f994 1004 	ldrsb.w	r1, [r4, #4]
	m_buttonState = m_buttonCounter % 2;
 800808c:	bfb8      	it	lt
 800808e:	425a      	neglt	r2, r3
	if((m_bikeState == BIKE_DISABLED) && (m_buttonState == BIKE_ENABLED))
 8008090:	2901      	cmp	r1, #1
	m_buttonState = m_buttonCounter % 2;
 8008092:	70e2      	strb	r2, [r4, #3]
	if((m_bikeState == BIKE_DISABLED) && (m_buttonState == BIKE_ENABLED))
 8008094:	d017      	beq.n	80080c6 <updateButtonCounter+0x66>
			m_autoState = BIKE_ENABLED;
		}
	}

	// auto Bike disable
	if(m_bikeState == BIKE_ENABLED)
 8008096:	bb01      	cbnz	r1, 80080da <updateButtonCounter+0x7a>
	{
		if(m_autoDeactive == 1)
 8008098:	f994 3006 	ldrsb.w	r3, [r4, #6]
		{
			m_autoState = BIKE_DISABLED;
		}
	}

	if((m_autoState == BIKE_DISABLED)&&(m_buttonState != m_buttonStateLast))
 800809c:	f994 2003 	ldrsb.w	r2, [r4, #3]
		if(m_autoDeactive == 1)
 80080a0:	2b01      	cmp	r3, #1
 80080a2:	d050      	beq.n	8008146 <updateButtonCounter+0xe6>
	if((m_autoState == BIKE_DISABLED)&&(m_buttonState != m_buttonStateLast))
 80080a4:	f994 3005 	ldrsb.w	r3, [r4, #5]
 80080a8:	2b01      	cmp	r3, #1
 80080aa:	d01c      	beq.n	80080e6 <updateButtonCounter+0x86>
		m_buttonCounter = BIKE_ENABLED;
		m_buttonState = BIKE_ENABLED;
		m_autoState = BIKE_ENABLED;
	}

	if(m_buttonState == BIKE_ENABLED)				// auto Bike handling
 80080ac:	2a00      	cmp	r2, #0
 80080ae:	d03a      	beq.n	8008126 <updateButtonCounter+0xc6>
	{
		m_bikeState = m_autoState;
	}
	else if(m_buttonStateLast != m_buttonState)		// button handling
 80080b0:	f994 3007 	ldrsb.w	r3, [r4, #7]
 80080b4:	4293      	cmp	r3, r2
 80080b6:	d03f      	beq.n	8008138 <updateButtonCounter+0xd8>
	{
		m_bikeState = m_buttonState;
 80080b8:	7122      	strb	r2, [r4, #4]
	}

	m_buttonStateLast = m_buttonState;
 80080ba:	71e2      	strb	r2, [r4, #7]

	debug_setTestVar0(m_bikeState);
 80080bc:	4610      	mov	r0, r2
}
 80080be:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	debug_setTestVar0(m_bikeState);
 80080c2:	f7fc bc4f 	b.w	8004964 <debug_setTestVar0>
	if((m_bikeState == BIKE_DISABLED) && (m_buttonState == BIKE_ENABLED))
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d1ec      	bne.n	80080a4 <updateButtonCounter+0x44>
		if(tmcm_getInterruptValue() == 1)
 80080ca:	f7fb faa7 	bl	800361c <tmcm_getInterruptValue>
 80080ce:	2801      	cmp	r0, #1
 80080d0:	d03b      	beq.n	800814a <updateButtonCounter+0xea>
	if(m_bikeState == BIKE_ENABLED)
 80080d2:	f994 1004 	ldrsb.w	r1, [r4, #4]
 80080d6:	2900      	cmp	r1, #0
 80080d8:	d0de      	beq.n	8008098 <updateButtonCounter+0x38>
	if((m_autoState == BIKE_DISABLED)&&(m_buttonState != m_buttonStateLast))
 80080da:	f994 3005 	ldrsb.w	r3, [r4, #5]
 80080de:	f994 2003 	ldrsb.w	r2, [r4, #3]
 80080e2:	2b01      	cmp	r3, #1
 80080e4:	d1e2      	bne.n	80080ac <updateButtonCounter+0x4c>
 80080e6:	f994 3007 	ldrsb.w	r3, [r4, #7]
 80080ea:	4293      	cmp	r3, r2
 80080ec:	d01a      	beq.n	8008124 <updateButtonCounter+0xc4>
		m_buttonCounter = BIKE_ENABLED;
 80080ee:	2300      	movs	r3, #0
		m_autoState = BIKE_ENABLED;
 80080f0:	4618      	mov	r0, r3
		m_buttonCounter = BIKE_ENABLED;
 80080f2:	70a3      	strb	r3, [r4, #2]
		m_buttonState = BIKE_ENABLED;
 80080f4:	70e3      	strb	r3, [r4, #3]
		m_autoState = BIKE_ENABLED;
 80080f6:	7163      	strb	r3, [r4, #5]
		m_bikeState = m_autoState;
 80080f8:	2200      	movs	r2, #0
 80080fa:	7123      	strb	r3, [r4, #4]
	m_buttonStateLast = m_buttonState;
 80080fc:	71e2      	strb	r2, [r4, #7]
}
 80080fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	debug_setTestVar0(m_bikeState);
 8008102:	f7fc bc2f 	b.w	8004964 <debug_setTestVar0>
		pressTime = 0;
 8008106:	2200      	movs	r2, #0
 8008108:	4c14      	ldr	r4, [pc, #80]	; (800815c <updateButtonCounter+0xfc>)
	if(m_buttonCounter == 100)
 800810a:	f994 3002 	ldrsb.w	r3, [r4, #2]
		pressTime = 0;
 800810e:	8022      	strh	r2, [r4, #0]
	if(m_buttonCounter == 100)
 8008110:	2b64      	cmp	r3, #100	; 0x64
 8008112:	d1b5      	bne.n	8008080 <updateButtonCounter+0x20>
		m_buttonCounter = 0;
 8008114:	2300      	movs	r3, #0
	if((m_bikeState == BIKE_DISABLED) && (m_buttonState == BIKE_ENABLED))
 8008116:	f994 1004 	ldrsb.w	r1, [r4, #4]
		m_buttonCounter = 0;
 800811a:	70a3      	strb	r3, [r4, #2]
	if((m_bikeState == BIKE_DISABLED) && (m_buttonState == BIKE_ENABLED))
 800811c:	2901      	cmp	r1, #1
	m_buttonState = m_buttonCounter % 2;
 800811e:	70e3      	strb	r3, [r4, #3]
	if((m_bikeState == BIKE_DISABLED) && (m_buttonState == BIKE_ENABLED))
 8008120:	d1b9      	bne.n	8008096 <updateButtonCounter+0x36>
 8008122:	e7d2      	b.n	80080ca <updateButtonCounter+0x6a>
	if(m_buttonState == BIKE_ENABLED)				// auto Bike handling
 8008124:	b942      	cbnz	r2, 8008138 <updateButtonCounter+0xd8>
		m_bikeState = m_autoState;
 8008126:	f994 3005 	ldrsb.w	r3, [r4, #5]
	debug_setTestVar0(m_bikeState);
 800812a:	4618      	mov	r0, r3
 800812c:	e7e4      	b.n	80080f8 <updateButtonCounter+0x98>
			m_buttonCounter++;
 800812e:	78a3      	ldrb	r3, [r4, #2]
 8008130:	3301      	adds	r3, #1
 8008132:	b25b      	sxtb	r3, r3
 8008134:	70a3      	strb	r3, [r4, #2]
 8008136:	e7a1      	b.n	800807c <updateButtonCounter+0x1c>
	debug_setTestVar0(m_bikeState);
 8008138:	f994 0004 	ldrsb.w	r0, [r4, #4]
	m_buttonStateLast = m_buttonState;
 800813c:	71e2      	strb	r2, [r4, #7]
}
 800813e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	debug_setTestVar0(m_bikeState);
 8008142:	f7fc bc0f 	b.w	8004964 <debug_setTestVar0>
			m_autoState = BIKE_DISABLED;
 8008146:	7163      	strb	r3, [r4, #5]
	if((m_autoState == BIKE_DISABLED)&&(m_buttonState != m_buttonStateLast))
 8008148:	e7cd      	b.n	80080e6 <updateButtonCounter+0x86>
			m_autoState = BIKE_ENABLED;
 800814a:	2200      	movs	r2, #0
	if(m_bikeState == BIKE_ENABLED)
 800814c:	f994 3004 	ldrsb.w	r3, [r4, #4]
			m_autoState = BIKE_ENABLED;
 8008150:	7162      	strb	r2, [r4, #5]
	if(m_bikeState == BIKE_ENABLED)
 8008152:	2b00      	cmp	r3, #0
 8008154:	d0a0      	beq.n	8008098 <updateButtonCounter+0x38>
	if(m_buttonState == BIKE_ENABLED)				// auto Bike handling
 8008156:	f994 2003 	ldrsb.w	r2, [r4, #3]
 800815a:	e7a7      	b.n	80080ac <updateButtonCounter+0x4c>
 800815c:	200005d0 	.word	0x200005d0

08008160 <enableBike>:

void enableBike()
{
	if(COMM_MODE_FOC_DIGITAL_HALL_PEDAL_ASSIST != motorConfig.commutationMode)
 8008160:	4b05      	ldr	r3, [pc, #20]	; (8008178 <enableBike+0x18>)
 8008162:	f893 206a 	ldrb.w	r2, [r3, #106]	; 0x6a
 8008166:	2a03      	cmp	r2, #3
	{
		motorConfig.commutationMode = COMM_MODE_FOC_DIGITAL_HALL_PEDAL_ASSIST;
 8008168:	bf1c      	itt	ne
 800816a:	2203      	movne	r2, #3
 800816c:	f883 206a 	strbne.w	r2, [r3, #106]	; 0x6a
	}
	m_deactiveTimer = 0;
 8008170:	2200      	movs	r2, #0
 8008172:	4b02      	ldr	r3, [pc, #8]	; (800817c <enableBike+0x1c>)
 8008174:	609a      	str	r2, [r3, #8]
}
 8008176:	4770      	bx	lr
 8008178:	200000a0 	.word	0x200000a0
 800817c:	200005d0 	.word	0x200005d0

08008180 <disableBike>:

void disableBike()
{
 8008180:	b510      	push	{r4, lr}
	motorConfig.commutationMode = COMM_MODE_FOC_DISABLED;
 8008182:	2400      	movs	r4, #0
 8008184:	4b06      	ldr	r3, [pc, #24]	; (80081a0 <disableBike+0x20>)

	// hold module in stop mode to suppress regulation
	bldc_switchToMotionMode(STOP_MODE);
 8008186:	f44f 7080 	mov.w	r0, #256	; 0x100
	motorConfig.commutationMode = COMM_MODE_FOC_DISABLED;
 800818a:	f883 406a 	strb.w	r4, [r3, #106]	; 0x6a
	bldc_switchToMotionMode(STOP_MODE);
 800818e:	f7fe fd17 	bl	8006bc0 <bldc_switchToMotionMode>
	tmcm_disableDriver();
 8008192:	f7fb fb15 	bl	80037c0 <tmcm_disableDriver>
	led_setMode(LED_MODE_OFF);
 8008196:	4620      	mov	r0, r4
}
 8008198:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	led_setMode(LED_MODE_OFF);
 800819c:	f000 b942 	b.w	8008424 <led_setMode>
 80081a0:	200000a0 	.word	0x200000a0

080081a4 <button_autoDeactivation>:

void button_autoDeactivation()
{
 80081a4:	b510      	push	{r4, lr}
	if(	motorConfig.commutationMode != COMM_MODE_FOC_DIGITAL_HALL_PEDAL_ASSIST)
 80081a6:	4b10      	ldr	r3, [pc, #64]	; (80081e8 <button_autoDeactivation+0x44>)
 80081a8:	f893 306a 	ldrb.w	r3, [r3, #106]	; 0x6a
 80081ac:	2b03      	cmp	r3, #3
	{
		m_deactiveTimer = 0;
 80081ae:	bf1b      	ittet	ne
 80081b0:	2300      	movne	r3, #0
 80081b2:	4c0e      	ldrne	r4, [pc, #56]	; (80081ec <button_autoDeactivation+0x48>)
 80081b4:	4c0d      	ldreq	r4, [pc, #52]	; (80081ec <button_autoDeactivation+0x48>)
 80081b6:	60a3      	strne	r3, [r4, #8]
	}

	// tracking time before Bike get deactivated
	if((sensor_wheelVelocity() == 0) && (m_bikeState == BIKE_ENABLED))
 80081b8:	f7ff fdce 	bl	8007d58 <sensor_wheelVelocity>
 80081bc:	b928      	cbnz	r0, 80081ca <button_autoDeactivation+0x26>
 80081be:	f994 3004 	ldrsb.w	r3, [r4, #4]
 80081c2:	b13b      	cbz	r3, 80081d4 <button_autoDeactivation+0x30>
 80081c4:	60a0      	str	r0, [r4, #8]
	{
		m_autoDeactive = 1;
	}
	else
	{
		m_autoDeactive = 0;
 80081c6:	2300      	movs	r3, #0
 80081c8:	e002      	b.n	80081d0 <button_autoDeactivation+0x2c>
 80081ca:	2200      	movs	r2, #0
 80081cc:	4613      	mov	r3, r2
 80081ce:	60a2      	str	r2, [r4, #8]
	if((m_deactiveTimer >= DEACTIVATE_TIME_IN_SECONDS) && (m_bikeState == BIKE_ENABLED))
 80081d0:	71a3      	strb	r3, [r4, #6]
	}
}
 80081d2:	bd10      	pop	{r4, pc}
		m_deactiveTimer ++;
 80081d4:	68a3      	ldr	r3, [r4, #8]
 80081d6:	3301      	adds	r3, #1
	if((m_deactiveTimer >= DEACTIVATE_TIME_IN_SECONDS) && (m_bikeState == BIKE_ENABLED))
 80081d8:	2bb3      	cmp	r3, #179	; 0xb3
 80081da:	60a3      	str	r3, [r4, #8]
		m_autoDeactive = 1;
 80081dc:	bfc8      	it	gt
 80081de:	2301      	movgt	r3, #1
	if((m_deactiveTimer >= DEACTIVATE_TIME_IN_SECONDS) && (m_bikeState == BIKE_ENABLED))
 80081e0:	ddf1      	ble.n	80081c6 <button_autoDeactivation+0x22>
 80081e2:	71a3      	strb	r3, [r4, #6]
}
 80081e4:	bd10      	pop	{r4, pc}
 80081e6:	bf00      	nop
 80081e8:	200000a0 	.word	0x200000a0
 80081ec:	200005d0 	.word	0x200005d0

080081f0 <button_updateBatteryStatusFactor>:

void button_updateBatteryStatusFactor()
{
	m_batteryStatusFactor = (motorConfig.maxBatteryVoltage - motorConfig.cutOffVoltage)/MAX_COLOR;
 80081f0:	4907      	ldr	r1, [pc, #28]	; (8008210 <button_updateBatteryStatusFactor+0x20>)
 80081f2:	4a08      	ldr	r2, [pc, #32]	; (8008214 <button_updateBatteryStatusFactor+0x24>)
 80081f4:	f8b1 0052 	ldrh.w	r0, [r1, #82]	; 0x52
 80081f8:	f8b1 3050 	ldrh.w	r3, [r1, #80]	; 0x50
 80081fc:	4906      	ldr	r1, [pc, #24]	; (8008218 <button_updateBatteryStatusFactor+0x28>)
 80081fe:	1a1b      	subs	r3, r3, r0
 8008200:	fb82 0203 	smull	r0, r2, r2, r3
 8008204:	17db      	asrs	r3, r3, #31
 8008206:	ebc3 0362 	rsb	r3, r3, r2, asr #1
 800820a:	730b      	strb	r3, [r1, #12]
}
 800820c:	4770      	bx	lr
 800820e:	bf00      	nop
 8008210:	200000a0 	.word	0x200000a0
 8008214:	38e38e39 	.word	0x38e38e39
 8008218:	200005d0 	.word	0x200005d0

0800821c <batteryCheck>:

void batteryCheck()
{
 800821c:	b538      	push	{r3, r4, r5, lr}
	s32 actualRampTargetTorque = bldc_rampTargetTorque();
 800821e:	f7ff f909 	bl	8007434 <bldc_rampTargetTorque>
	if(actualRampTargetTorque <= motorConfig.minimumMotorCurrent)
 8008222:	4c1b      	ldr	r4, [pc, #108]	; (8008290 <batteryCheck+0x74>)
 8008224:	f8b4 304a 	ldrh.w	r3, [r4, #74]	; 0x4a
 8008228:	4283      	cmp	r3, r0
 800822a:	da00      	bge.n	800822e <batteryCheck+0x12>
			}
			led_setMode(LED_MODE_ON);
			led_setColor(batteryStatus);
		}
	}
}
 800822c:	bd38      	pop	{r3, r4, r5, pc}
		s32 actualSupplyVoltage = bldc_getSupplyVoltage();
 800822e:	f7fe fe3b 	bl	8006ea8 <bldc_getSupplyVoltage>
		if(actualSupplyVoltage <= motorConfig.cutOffVoltage )
 8008232:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
 8008236:	4290      	cmp	r0, r2
 8008238:	dd19      	ble.n	800826e <batteryCheck+0x52>
		else if(actualSupplyVoltage-motorConfig.minBatteryVoltage >= 0)
 800823a:	f8b4 304e 	ldrh.w	r3, [r4, #78]	; 0x4e
 800823e:	1ac3      	subs	r3, r0, r3
 8008240:	2b00      	cmp	r3, #0
 8008242:	dbf3      	blt.n	800822c <batteryCheck+0x10>
			if(actualSupplyVoltage >= motorConfig.maxBatteryVoltage)
 8008244:	f8b4 3050 	ldrh.w	r3, [r4, #80]	; 0x50
			batteryStatus /= m_batteryStatusFactor;
 8008248:	4912      	ldr	r1, [pc, #72]	; (8008294 <batteryCheck+0x78>)
			if(actualSupplyVoltage >= motorConfig.maxBatteryVoltage)
 800824a:	4298      	cmp	r0, r3
			batteryStatus /= m_batteryStatusFactor;
 800824c:	7b09      	ldrb	r1, [r1, #12]
			if(actualSupplyVoltage >= motorConfig.maxBatteryVoltage)
 800824e:	da1d      	bge.n	800828c <batteryCheck+0x70>
			s8 batteryStatus = actualSupplyVoltage-motorConfig.cutOffVoltage;
 8008250:	1a84      	subs	r4, r0, r2
			batteryStatus /= m_batteryStatusFactor;
 8008252:	b264      	sxtb	r4, r4
 8008254:	fb94 f4f1 	sdiv	r4, r4, r1
			led_setColor(batteryStatus);
 8008258:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 800825c:	b2e4      	uxtb	r4, r4
			led_setMode(LED_MODE_ON);
 800825e:	2001      	movs	r0, #1
 8008260:	f000 f8e0 	bl	8008424 <led_setMode>
			led_setColor(batteryStatus);
 8008264:	4620      	mov	r0, r4
}
 8008266:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
			led_setColor(batteryStatus);
 800826a:	f000 b8eb 	b.w	8008444 <led_setColor>
			motorConfig.commutationMode = COMM_MODE_FOC_DISABLED;
 800826e:	2500      	movs	r5, #0
			led_setMode(LED_MODE_BLINK);
 8008270:	2002      	movs	r0, #2
			motorConfig.commutationMode = COMM_MODE_FOC_DISABLED;
 8008272:	f884 506a 	strb.w	r5, [r4, #106]	; 0x6a
			led_setMode(LED_MODE_BLINK);
 8008276:	f000 f8d5 	bl	8008424 <led_setMode>
			led_setColor(0);
 800827a:	4628      	mov	r0, r5
 800827c:	f000 f8e2 	bl	8008444 <led_setColor>
}
 8008280:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
			led_setBlinkTime(1000);
 8008284:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8008288:	f000 b8f4 	b.w	8008474 <led_setBlinkTime>
 800828c:	2409      	movs	r4, #9
 800828e:	e7e6      	b.n	800825e <batteryCheck+0x42>
 8008290:	200000a0 	.word	0x200000a0
 8008294:	200005d0 	.word	0x200005d0

08008298 <button_periodicJob>:
{
 8008298:	b570      	push	{r4, r5, r6, lr}
	switch(m_bikeState)
 800829a:	4c2c      	ldr	r4, [pc, #176]	; (800834c <button_periodicJob+0xb4>)
	updateButtonCounter();
 800829c:	f7ff fee0 	bl	8008060 <updateButtonCounter>
	switch(m_bikeState)
 80082a0:	f994 3004 	ldrsb.w	r3, [r4, #4]
 80082a4:	b1cb      	cbz	r3, 80082da <button_periodicJob+0x42>
 80082a6:	2b01      	cmp	r3, #1
 80082a8:	d114      	bne.n	80082d4 <button_periodicJob+0x3c>
	motorConfig.commutationMode = COMM_MODE_FOC_DISABLED;
 80082aa:	2600      	movs	r6, #0
 80082ac:	4b28      	ldr	r3, [pc, #160]	; (8008350 <button_periodicJob+0xb8>)
	bldc_switchToMotionMode(STOP_MODE);
 80082ae:	f44f 7080 	mov.w	r0, #256	; 0x100
			if (lastBikeState != m_bikeState)
 80082b2:	4d28      	ldr	r5, [pc, #160]	; (8008354 <button_periodicJob+0xbc>)
	motorConfig.commutationMode = COMM_MODE_FOC_DISABLED;
 80082b4:	f883 606a 	strb.w	r6, [r3, #106]	; 0x6a
	bldc_switchToMotionMode(STOP_MODE);
 80082b8:	f7fe fc82 	bl	8006bc0 <bldc_switchToMotionMode>
	tmcm_disableDriver();
 80082bc:	f7fb fa80 	bl	80037c0 <tmcm_disableDriver>
	led_setMode(LED_MODE_OFF);
 80082c0:	4630      	mov	r0, r6
 80082c2:	f000 f8af 	bl	8008424 <led_setMode>
			if (lastBikeState != m_bikeState)
 80082c6:	f994 3004 	ldrsb.w	r3, [r4, #4]
 80082ca:	782a      	ldrb	r2, [r5, #0]
 80082cc:	429a      	cmp	r2, r3
 80082ce:	d132      	bne.n	8008336 <button_periodicJob+0x9e>
	lastBikeState = m_bikeState;
 80082d0:	702b      	strb	r3, [r5, #0]
}
 80082d2:	bd70      	pop	{r4, r5, r6, pc}
 80082d4:	4d1f      	ldr	r5, [pc, #124]	; (8008354 <button_periodicJob+0xbc>)
	lastBikeState = m_bikeState;
 80082d6:	702b      	strb	r3, [r5, #0]
}
 80082d8:	bd70      	pop	{r4, r5, r6, pc}
			if (tmcm_getPowerState() != 1)
 80082da:	f7fb fa95 	bl	8003808 <tmcm_getPowerState>
 80082de:	2801      	cmp	r0, #1
 80082e0:	d120      	bne.n	8008324 <button_periodicJob+0x8c>
			if (lastBikeState != m_bikeState)
 80082e2:	4d1c      	ldr	r5, [pc, #112]	; (8008354 <button_periodicJob+0xbc>)
 80082e4:	f994 3004 	ldrsb.w	r3, [r4, #4]
 80082e8:	782a      	ldrb	r2, [r5, #0]
 80082ea:	429a      	cmp	r2, r3
 80082ec:	d105      	bne.n	80082fa <button_periodicJob+0x62>
			batteryCheck();
 80082ee:	f7ff ff95 	bl	800821c <batteryCheck>
	lastBikeState = m_bikeState;
 80082f2:	f994 3004 	ldrsb.w	r3, [r4, #4]
 80082f6:	702b      	strb	r3, [r5, #0]
}
 80082f8:	bd70      	pop	{r4, r5, r6, pc}
				tmcm_frontLedOn();
 80082fa:	f7fb fa8d 	bl	8003818 <tmcm_frontLedOn>
				tmcm_enableDriver();
 80082fe:	f7fb fa53 	bl	80037a8 <tmcm_enableDriver>
				tmcm_updateConfig();
 8008302:	f7fa ff61 	bl	80031c8 <tmcm_updateConfig>
	if(COMM_MODE_FOC_DIGITAL_HALL_PEDAL_ASSIST != motorConfig.commutationMode)
 8008306:	4b12      	ldr	r3, [pc, #72]	; (8008350 <button_periodicJob+0xb8>)
 8008308:	f893 206a 	ldrb.w	r2, [r3, #106]	; 0x6a
 800830c:	2a03      	cmp	r2, #3
		motorConfig.commutationMode = COMM_MODE_FOC_DIGITAL_HALL_PEDAL_ASSIST;
 800830e:	bf1c      	itt	ne
 8008310:	2203      	movne	r2, #3
 8008312:	f883 206a 	strbne.w	r2, [r3, #106]	; 0x6a
	m_deactiveTimer = 0;
 8008316:	2300      	movs	r3, #0
 8008318:	60a3      	str	r3, [r4, #8]
			batteryCheck();
 800831a:	f7ff ff7f 	bl	800821c <batteryCheck>
	lastBikeState = m_bikeState;
 800831e:	f994 3004 	ldrsb.w	r3, [r4, #4]
 8008322:	e7e8      	b.n	80082f6 <button_periodicJob+0x5e>
			if (lastBikeState != m_bikeState)
 8008324:	4d0b      	ldr	r5, [pc, #44]	; (8008354 <button_periodicJob+0xbc>)
				tmcm_enablePower();
 8008326:	f7fb fa5f 	bl	80037e8 <tmcm_enablePower>
			if (lastBikeState != m_bikeState)
 800832a:	f994 3004 	ldrsb.w	r3, [r4, #4]
 800832e:	782a      	ldrb	r2, [r5, #0]
 8008330:	429a      	cmp	r2, r3
 8008332:	d0dc      	beq.n	80082ee <button_periodicJob+0x56>
 8008334:	e7e1      	b.n	80082fa <button_periodicJob+0x62>
				rear_led_setMode(REAR_LED_MODE_OFF);
 8008336:	4630      	mov	r0, r6
 8008338:	f000 f92a 	bl	8008590 <rear_led_setMode>
				tmcm_frontLedOff();
 800833c:	f7fb fa74 	bl	8003828 <tmcm_frontLedOff>
				tmcm_disablePower();
 8008340:	f7fb fa5a 	bl	80037f8 <tmcm_disablePower>
	lastBikeState = m_bikeState;
 8008344:	f994 3004 	ldrsb.w	r3, [r4, #4]
 8008348:	702b      	strb	r3, [r5, #0]
}
 800834a:	bd70      	pop	{r4, r5, r6, pc}
 800834c:	200005d0 	.word	0x200005d0
 8008350:	200000a0 	.word	0x200000a0
 8008354:	20000020 	.word	0x20000020

08008358 <button_batterySaving>:

s32 button_batterySaving(s32 m_targetTorque)
{
 8008358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800835a:	4605      	mov	r5, r0
	s32 m_pedalCounter = sensor_pedalCounter();
 800835c:	f7ff f9c0 	bl	80076e0 <sensor_pedalCounter>

	// tracking time before bike get deactivated
	if((m_bikeState == BIKE_ENABLED) && (m_targetTorque <= 0))
 8008360:	4c23      	ldr	r4, [pc, #140]	; (80083f0 <button_batterySaving+0x98>)
	s32 m_pedalCounter = sensor_pedalCounter();
 8008362:	4606      	mov	r6, r0
	if((m_bikeState == BIKE_ENABLED) && (m_targetTorque <= 0))
 8008364:	f994 3004 	ldrsb.w	r3, [r4, #4]
 8008368:	2b00      	cmp	r3, #0
 800836a:	d13b      	bne.n	80083e4 <button_batterySaving+0x8c>
 800836c:	2d00      	cmp	r5, #0
 800836e:	dd3b      	ble.n	80083e8 <button_batterySaving+0x90>
	{
		m_savingTimer = 0;
	}

	// trigger to deactivate the bike
	if(m_savingTimer == (s32)motorConfig.batterySavingTimer*1000)
 8008370:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8008374:	4f1f      	ldr	r7, [pc, #124]	; (80083f4 <button_batterySaving+0x9c>)
 8008376:	6123      	str	r3, [r4, #16]
 8008378:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 800837c:	fb01 f202 	mul.w	r2, r1, r2
 8008380:	429a      	cmp	r2, r3
 8008382:	d005      	beq.n	8008390 <button_batterySaving+0x38>
		tmc4671_setTorqueFluxPI(DEFAULT_MC, motorConfig.pidTorque_P_param, 0);
		bikePWMState = 0;
		m_targetTorque = 0;
	}

	if(bikePWMState == 0)
 8008384:	f994 3014 	ldrsb.w	r3, [r4, #20]
 8008388:	b19b      	cbz	r3, 80083b2 <button_batterySaving+0x5a>
	}

	m_pedalCounterLast = m_pedalCounter;

	return m_targetTorque;
}
 800838a:	4628      	mov	r0, r5
	m_pedalCounterLast = m_pedalCounter;
 800838c:	61a6      	str	r6, [r4, #24]
}
 800838e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		bldc_setTargetMotorCurrent(0);
 8008390:	2000      	movs	r0, #0
 8008392:	f7fe fc71 	bl	8006c78 <bldc_setTargetMotorCurrent>
		tmc4671_writeInt(DEFAULT_MC, TMC4671_PWM_SV_CHOP, 0x00000000);
 8008396:	2200      	movs	r2, #0
 8008398:	211a      	movs	r1, #26
 800839a:	4610      	mov	r0, r2
 800839c:	f000 fb10 	bl	80089c0 <tmc4671_writeInt>
		tmc4671_setTorqueFluxPI(DEFAULT_MC, motorConfig.pidTorque_P_param, 0);
 80083a0:	2200      	movs	r2, #0
 80083a2:	f8b7 1088 	ldrh.w	r1, [r7, #136]	; 0x88
 80083a6:	4610      	mov	r0, r2
 80083a8:	f000 ff0e 	bl	80091c8 <tmc4671_setTorqueFluxPI>
		bikePWMState = 0;
 80083ac:	2300      	movs	r3, #0
		m_targetTorque = 0;
 80083ae:	461d      	mov	r5, r3
		bikePWMState = 0;
 80083b0:	7523      	strb	r3, [r4, #20]
		if ((m_pedalCounter > m_pedalCounterLast))
 80083b2:	69a3      	ldr	r3, [r4, #24]
 80083b4:	42b3      	cmp	r3, r6
 80083b6:	dae8      	bge.n	800838a <button_batterySaving+0x32>
			bldc_setTargetMotorCurrent(0);
 80083b8:	2000      	movs	r0, #0
 80083ba:	f7fe fc5d 	bl	8006c78 <bldc_setTargetMotorCurrent>
			tmc4671_writeInt(DEFAULT_MC, TMC4671_PWM_SV_CHOP, 0x00000007);
 80083be:	2207      	movs	r2, #7
 80083c0:	211a      	movs	r1, #26
 80083c2:	2000      	movs	r0, #0
 80083c4:	f000 fafc 	bl	80089c0 <tmc4671_writeInt>
			tmc4671_setTorqueFluxPI(DEFAULT_MC, motorConfig.pidTorque_P_param, motorConfig.pidTorque_I_param);
 80083c8:	f8b7 208a 	ldrh.w	r2, [r7, #138]	; 0x8a
 80083cc:	2000      	movs	r0, #0
 80083ce:	f8b7 1088 	ldrh.w	r1, [r7, #136]	; 0x88
 80083d2:	f000 fef9 	bl	80091c8 <tmc4671_setTorqueFluxPI>
			bikePWMState = 1;
 80083d6:	2201      	movs	r2, #1
			m_savingTimer = 0;
 80083d8:	2300      	movs	r3, #0
}
 80083da:	4628      	mov	r0, r5
			bikePWMState = 1;
 80083dc:	7522      	strb	r2, [r4, #20]
			m_savingTimer = 0;
 80083de:	6123      	str	r3, [r4, #16]
	m_pedalCounterLast = m_pedalCounter;
 80083e0:	61a6      	str	r6, [r4, #24]
}
 80083e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		m_savingTimer = 0;
 80083e4:	2300      	movs	r3, #0
 80083e6:	e7c3      	b.n	8008370 <button_batterySaving+0x18>
		m_savingTimer ++;
 80083e8:	6923      	ldr	r3, [r4, #16]
 80083ea:	3301      	adds	r3, #1
 80083ec:	e7c0      	b.n	8008370 <button_batterySaving+0x18>
 80083ee:	bf00      	nop
 80083f0:	200005d0 	.word	0x200005d0
 80083f4:	200000a0 	.word	0x200000a0

080083f8 <button_resetSavingTimer>:

void button_resetSavingTimer()
{
	m_savingTimer = 0;
 80083f8:	2200      	movs	r2, #0
 80083fa:	4b01      	ldr	r3, [pc, #4]	; (8008400 <button_resetSavingTimer+0x8>)
 80083fc:	611a      	str	r2, [r3, #16]
}
 80083fe:	4770      	bx	lr
 8008400:	200005d0 	.word	0x200005d0

08008404 <led_init>:
u16 swipeColor = 0;
bool swipeDirection = 0;
u16 blinkTime = 1000;

void led_init()
{
 8008404:	b508      	push	{r3, lr}
	tmcm_ledGreenOff();
 8008406:	f7fb fa2f 	bl	8003868 <tmcm_ledGreenOff>
	tmcm_ledRedOff();
}
 800840a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	tmcm_ledRedOff();
 800840e:	f7fb ba43 	b.w	8003898 <tmcm_ledRedOff>
 8008412:	bf00      	nop

08008414 <led_resetCounter>:

void led_resetCounter()
{
	pwmCounter = 0;
 8008414:	2200      	movs	r2, #0
 8008416:	4b02      	ldr	r3, [pc, #8]	; (8008420 <led_resetCounter+0xc>)
 8008418:	801a      	strh	r2, [r3, #0]
	msCounter = 0;
 800841a:	805a      	strh	r2, [r3, #2]
	swipeColor = LED_COLOR_GREEN;
 800841c:	809a      	strh	r2, [r3, #4]
}
 800841e:	4770      	bx	lr
 8008420:	200005ec 	.word	0x200005ec

08008424 <led_setMode>:

void led_setMode(u8 mode)
{
	u8 actualMode = ledMode;

	switch(mode)
 8008424:	2804      	cmp	r0, #4
 8008426:	bf94      	ite	ls
 8008428:	4601      	movls	r1, r0
 800842a:	2100      	movhi	r1, #0
	u8 actualMode = ledMode;
 800842c:	4b04      	ldr	r3, [pc, #16]	; (8008440 <led_setMode+0x1c>)
 800842e:	799a      	ldrb	r2, [r3, #6]
	switch(mode)
 8008430:	7199      	strb	r1, [r3, #6]
		default:
			ledMode = LED_MODE_OFF;
	}

	// reset timer on mode switch, to get clean switch over
	if (actualMode != mode)
 8008432:	4282      	cmp	r2, r0
 8008434:	d003      	beq.n	800843e <led_setMode+0x1a>
	pwmCounter = 0;
 8008436:	2200      	movs	r2, #0
 8008438:	801a      	strh	r2, [r3, #0]
	msCounter = 0;
 800843a:	805a      	strh	r2, [r3, #2]
	swipeColor = LED_COLOR_GREEN;
 800843c:	809a      	strh	r2, [r3, #4]
		led_resetCounter();
}
 800843e:	4770      	bx	lr
 8008440:	200005ec 	.word	0x200005ec

08008444 <led_setColor>:
void led_setColor(u8 color)
{
	if (color <= MAX_COLOR)
		ledColor = color;
	else
		ledColor = LED_COLOR_GREEN;
 8008444:	280a      	cmp	r0, #10
 8008446:	bf28      	it	cs
 8008448:	2000      	movcs	r0, #0
 800844a:	4b01      	ldr	r3, [pc, #4]	; (8008450 <led_setColor+0xc>)
 800844c:	71d8      	strb	r0, [r3, #7]
}
 800844e:	4770      	bx	lr
 8008450:	200005ec 	.word	0x200005ec

08008454 <led_updateColor>:

void led_updateColor(u8 duty, u8 color)
{
	if (duty < color)
 8008454:	4288      	cmp	r0, r1
{
 8008456:	b508      	push	{r3, lr}
	if (duty < color)
 8008458:	d205      	bcs.n	8008466 <led_updateColor+0x12>
	{
		tmcm_ledGreenOn();
 800845a:	f7fb f9fd 	bl	8003858 <tmcm_ledGreenOn>
	else
	{
		tmcm_ledGreenOff();
		tmcm_ledRedOn();
	}
}
 800845e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		tmcm_ledRedOff();
 8008462:	f7fb ba19 	b.w	8003898 <tmcm_ledRedOff>
		tmcm_ledGreenOff();
 8008466:	f7fb f9ff 	bl	8003868 <tmcm_ledGreenOff>
}
 800846a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		tmcm_ledRedOn();
 800846e:	f7fb ba0b 	b.w	8003888 <tmcm_ledRedOn>
 8008472:	bf00      	nop

08008474 <led_setBlinkTime>:

void led_setBlinkTime(u16 time)
{
	blinkTime = time;
 8008474:	4b01      	ldr	r3, [pc, #4]	; (800847c <led_setBlinkTime+0x8>)
 8008476:	8018      	strh	r0, [r3, #0]
}
 8008478:	4770      	bx	lr
 800847a:	bf00      	nop
 800847c:	20000022 	.word	0x20000022

08008480 <led_off>:
 8008480:	b508      	push	{r3, lr}
 8008482:	f7fb f9f1 	bl	8003868 <tmcm_ledGreenOff>
 8008486:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800848a:	f7fb ba05 	b.w	8003898 <tmcm_ledRedOff>
 800848e:	bf00      	nop

08008490 <led_periodicJob>:
	tmcm_ledGreenOff();
	tmcm_ledRedOff();
}

void led_periodicJob()
{
 8008490:	b538      	push	{r3, r4, r5, lr}
	switch(ledMode)
 8008492:	4c38      	ldr	r4, [pc, #224]	; (8008574 <led_periodicJob+0xe4>)
 8008494:	79a3      	ldrb	r3, [r4, #6]
 8008496:	2b04      	cmp	r3, #4
 8008498:	d86a      	bhi.n	8008570 <led_periodicJob+0xe0>
 800849a:	e8df f003 	tbb	[pc, r3]
 800849e:	4314      	.short	0x4314
 80084a0:	392a      	.short	0x392a
 80084a2:	03          	.byte	0x03
 80084a3:	00          	.byte	0x00
			}
			led_updateColor(pwmCounter, swipeColor);
			break;
		case LED_MODE_SWIPE:
			// change color every blinking time
			if (msCounter == 0)
 80084a4:	8862      	ldrh	r2, [r4, #2]
			{
				swipeColor++;
 80084a6:	88a3      	ldrh	r3, [r4, #4]
			if (msCounter == 0)
 80084a8:	2a00      	cmp	r2, #0
 80084aa:	d14d      	bne.n	8008548 <led_periodicJob+0xb8>
				swipeColor++;
 80084ac:	3301      	adds	r3, #1
 80084ae:	b29b      	uxth	r3, r3
				if (swipeColor >= MAX_PWM_COUNT)
 80084b0:	2b09      	cmp	r3, #9
 80084b2:	d948      	bls.n	8008546 <led_periodicJob+0xb6>
				{
					swipeColor = 0;
					swipeDirection = !swipeDirection;
 80084b4:	7a23      	ldrb	r3, [r4, #8]
					swipeColor = 0;
 80084b6:	80a2      	strh	r2, [r4, #4]
					swipeDirection = !swipeDirection;
 80084b8:	f083 0301 	eor.w	r3, r3, #1
 80084bc:	7223      	strb	r3, [r4, #8]
				}
			}
			// set actual color
			(swipeDirection) ? led_updateColor(pwmCounter, swipeColor) : led_updateColor(pwmCounter, MAX_COLOR-swipeColor);
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d14b      	bne.n	800855a <led_periodicJob+0xca>
 80084c2:	2309      	movs	r3, #9
 80084c4:	e046      	b.n	8008554 <led_periodicJob+0xc4>
	tmcm_ledGreenOff();
 80084c6:	f7fb f9cf 	bl	8003868 <tmcm_ledGreenOff>
	tmcm_ledRedOff();
 80084ca:	4d2b      	ldr	r5, [pc, #172]	; (8008578 <led_periodicJob+0xe8>)
 80084cc:	f7fb f9e4 	bl	8003898 <tmcm_ledRedOff>
			break;
	}

	// counter for pwm duty cycle (frequncy = 1kHz / MAX_PWM_COUNT)
	pwmCounter++;
 80084d0:	8823      	ldrh	r3, [r4, #0]
	if (pwmCounter >= MAX_PWM_COUNT)
		pwmCounter = 0;

	// millisecond counter for blinking
	msCounter++;
	if (msCounter >= blinkTime)
 80084d2:	882a      	ldrh	r2, [r5, #0]
	pwmCounter++;
 80084d4:	3301      	adds	r3, #1
 80084d6:	b29b      	uxth	r3, r3
	if (pwmCounter >= MAX_PWM_COUNT)
 80084d8:	2b09      	cmp	r3, #9
		pwmCounter = 0;
 80084da:	bf88      	it	hi
 80084dc:	2300      	movhi	r3, #0
 80084de:	8023      	strh	r3, [r4, #0]
	msCounter++;
 80084e0:	8863      	ldrh	r3, [r4, #2]
 80084e2:	3301      	adds	r3, #1
 80084e4:	b29b      	uxth	r3, r3
	if (msCounter >= blinkTime)
 80084e6:	429a      	cmp	r2, r3
	msCounter++;
 80084e8:	8063      	strh	r3, [r4, #2]
		msCounter=0;
 80084ea:	bf9c      	itt	ls
 80084ec:	2300      	movls	r3, #0
 80084ee:	8063      	strhls	r3, [r4, #2]
}
 80084f0:	bd38      	pop	{r3, r4, r5, pc}
			(msCounter < (blinkTime>>1)) ? led_updateColor(pwmCounter, ledColor) : led_off();
 80084f2:	4d21      	ldr	r5, [pc, #132]	; (8008578 <led_periodicJob+0xe8>)
 80084f4:	8863      	ldrh	r3, [r4, #2]
 80084f6:	882a      	ldrh	r2, [r5, #0]
 80084f8:	ebb3 0f52 	cmp.w	r3, r2, lsr #1
 80084fc:	d233      	bcs.n	8008566 <led_periodicJob+0xd6>
	if (duty < color)
 80084fe:	79e2      	ldrb	r2, [r4, #7]
 8008500:	7823      	ldrb	r3, [r4, #0]
 8008502:	429a      	cmp	r2, r3
 8008504:	d813      	bhi.n	800852e <led_periodicJob+0x9e>
		tmcm_ledGreenOff();
 8008506:	f7fb f9af 	bl	8003868 <tmcm_ledGreenOff>
		tmcm_ledRedOn();
 800850a:	f7fb f9bd 	bl	8003888 <tmcm_ledRedOn>
 800850e:	e7df      	b.n	80084d0 <led_periodicJob+0x40>
			if (msCounter == 0)
 8008510:	8862      	ldrh	r2, [r4, #2]
				swipeColor++;
 8008512:	88a3      	ldrh	r3, [r4, #4]
			if (msCounter == 0)
 8008514:	b98a      	cbnz	r2, 800853a <led_periodicJob+0xaa>
				swipeColor++;
 8008516:	3301      	adds	r3, #1
 8008518:	b29b      	uxth	r3, r3
				if (swipeColor >= MAX_PWM_COUNT)
 800851a:	2b09      	cmp	r3, #9
 800851c:	d90c      	bls.n	8008538 <led_periodicJob+0xa8>
					swipeColor = 0;
 800851e:	4d16      	ldr	r5, [pc, #88]	; (8008578 <led_periodicJob+0xe8>)
 8008520:	80a2      	strh	r2, [r4, #4]
	if (duty < color)
 8008522:	e7f0      	b.n	8008506 <led_periodicJob+0x76>
 8008524:	79e2      	ldrb	r2, [r4, #7]
 8008526:	7823      	ldrb	r3, [r4, #0]
 8008528:	4d13      	ldr	r5, [pc, #76]	; (8008578 <led_periodicJob+0xe8>)
 800852a:	429a      	cmp	r2, r3
 800852c:	d9eb      	bls.n	8008506 <led_periodicJob+0x76>
		tmcm_ledGreenOn();
 800852e:	f7fb f993 	bl	8003858 <tmcm_ledGreenOn>
		tmcm_ledRedOff();
 8008532:	f7fb f9b1 	bl	8003898 <tmcm_ledRedOff>
 8008536:	e7cb      	b.n	80084d0 <led_periodicJob+0x40>
				swipeColor++;
 8008538:	80a3      	strh	r3, [r4, #4]
	if (duty < color)
 800853a:	7822      	ldrb	r2, [r4, #0]
 800853c:	b2db      	uxtb	r3, r3
 800853e:	429a      	cmp	r2, r3
 8008540:	d20b      	bcs.n	800855a <led_periodicJob+0xca>
 8008542:	4d0d      	ldr	r5, [pc, #52]	; (8008578 <led_periodicJob+0xe8>)
 8008544:	e7f3      	b.n	800852e <led_periodicJob+0x9e>
				swipeColor++;
 8008546:	80a3      	strh	r3, [r4, #4]
			(swipeDirection) ? led_updateColor(pwmCounter, swipeColor) : led_updateColor(pwmCounter, MAX_COLOR-swipeColor);
 8008548:	7a22      	ldrb	r2, [r4, #8]
 800854a:	2a00      	cmp	r2, #0
 800854c:	d1f5      	bne.n	800853a <led_periodicJob+0xaa>
 800854e:	f1c3 0309 	rsb	r3, r3, #9
 8008552:	b2db      	uxtb	r3, r3
	if (duty < color)
 8008554:	7822      	ldrb	r2, [r4, #0]
 8008556:	429a      	cmp	r2, r3
 8008558:	d3f3      	bcc.n	8008542 <led_periodicJob+0xb2>
 800855a:	4d07      	ldr	r5, [pc, #28]	; (8008578 <led_periodicJob+0xe8>)
		tmcm_ledGreenOff();
 800855c:	f7fb f984 	bl	8003868 <tmcm_ledGreenOff>
		tmcm_ledRedOn();
 8008560:	f7fb f992 	bl	8003888 <tmcm_ledRedOn>
 8008564:	e7b4      	b.n	80084d0 <led_periodicJob+0x40>
	tmcm_ledGreenOff();
 8008566:	f7fb f97f 	bl	8003868 <tmcm_ledGreenOff>
	tmcm_ledRedOff();
 800856a:	f7fb f995 	bl	8003898 <tmcm_ledRedOff>
}
 800856e:	e7af      	b.n	80084d0 <led_periodicJob+0x40>
 8008570:	4d01      	ldr	r5, [pc, #4]	; (8008578 <led_periodicJob+0xe8>)
 8008572:	e7ad      	b.n	80084d0 <led_periodicJob+0x40>
 8008574:	200005ec 	.word	0x200005ec
 8008578:	20000022 	.word	0x20000022

0800857c <rear_led_init>:
u8 m_rearLedBrightness = 0;
u16 blinkTimeRearLed = 0;

void rear_led_init()
{
	tmcm_rearLedOff();
 800857c:	f7fb b964 	b.w	8003848 <tmcm_rearLedOff>

08008580 <rear_led_resetCounter>:
}

void rear_led_resetCounter()
{
	pwmCounterRearLed = 0;
 8008580:	2200      	movs	r2, #0
 8008582:	4b02      	ldr	r3, [pc, #8]	; (800858c <rear_led_resetCounter+0xc>)
 8008584:	801a      	strh	r2, [r3, #0]
	msCounterRearLed = 0;
 8008586:	805a      	strh	r2, [r3, #2]
}
 8008588:	4770      	bx	lr
 800858a:	bf00      	nop
 800858c:	200005f6 	.word	0x200005f6

08008590 <rear_led_setMode>:

void rear_led_setMode(u8 LedModeRear)
{
	switch(rearLedMode)
 8008590:	4b06      	ldr	r3, [pc, #24]	; (80085ac <rear_led_setMode+0x1c>)
 8008592:	791a      	ldrb	r2, [r3, #4]
 8008594:	2a03      	cmp	r2, #3
 8008596:	d801      	bhi.n	800859c <rear_led_setMode+0xc>
 8008598:	7118      	strb	r0, [r3, #4]
	}

	// reset timer on mode switch, to get clean switch over
	if (LedModeRear != rearLedMode)
		rear_led_resetCounter();
}
 800859a:	4770      	bx	lr
			rearLedMode = REAR_LED_MODE_OFF;
 800859c:	2200      	movs	r2, #0
 800859e:	711a      	strb	r2, [r3, #4]
	if (LedModeRear != rearLedMode)
 80085a0:	2800      	cmp	r0, #0
 80085a2:	d0fa      	beq.n	800859a <rear_led_setMode+0xa>
	pwmCounterRearLed = 0;
 80085a4:	801a      	strh	r2, [r3, #0]
	msCounterRearLed = 0;
 80085a6:	805a      	strh	r2, [r3, #2]
}
 80085a8:	4770      	bx	lr
 80085aa:	bf00      	nop
 80085ac:	200005f6 	.word	0x200005f6

080085b0 <rear_led_update>:

void rear_led_update(u8 duty, u8 status)
{
	if (duty < status)
 80085b0:	4288      	cmp	r0, r1
 80085b2:	d201      	bcs.n	80085b8 <rear_led_update+0x8>
	{
		tmcm_rearLedOff();
 80085b4:	f7fb b948 	b.w	8003848 <tmcm_rearLedOff>
	}
	else
	{
		tmcm_rearLedOn();
 80085b8:	f7fb b93e 	b.w	8003838 <tmcm_rearLedOn>

080085bc <rear_led_setBlinkTime>:
	}
}

void rear_led_setBlinkTime(u16 time)
{
	blinkTimeRearLed = time;
 80085bc:	4b01      	ldr	r3, [pc, #4]	; (80085c4 <rear_led_setBlinkTime+0x8>)
 80085be:	80d8      	strh	r0, [r3, #6]
}
 80085c0:	4770      	bx	lr
 80085c2:	bf00      	nop
 80085c4:	200005f6 	.word	0x200005f6

080085c8 <rear_led_brightness>:

void rear_led_brightness(u8 led_Brightness)
{
	m_rearLedBrightness = led_Brightness;
 80085c8:	4b01      	ldr	r3, [pc, #4]	; (80085d0 <rear_led_brightness+0x8>)
 80085ca:	7218      	strb	r0, [r3, #8]
}
 80085cc:	4770      	bx	lr
 80085ce:	bf00      	nop
 80085d0:	200005f6 	.word	0x200005f6

080085d4 <rear_led_off>:
 80085d4:	f7fb b938 	b.w	8003848 <tmcm_rearLedOff>

080085d8 <rear_led_periodicJob>:
{
	tmcm_rearLedOff();
}

void rear_led_periodicJob()
{
 80085d8:	b510      	push	{r4, lr}
	switch(rearLedMode)
 80085da:	4c13      	ldr	r4, [pc, #76]	; (8008628 <rear_led_periodicJob+0x50>)
 80085dc:	7923      	ldrb	r3, [r4, #4]
 80085de:	2b03      	cmp	r3, #3
 80085e0:	d80a      	bhi.n	80085f8 <rear_led_periodicJob+0x20>
 80085e2:	e8df f003 	tbb	[pc, r3]
 80085e6:	1e07      	.short	0x1e07
 80085e8:	1a02      	.short	0x1a02
			break;
		case REAR_LED_MODE_ON:
			rear_led_update(pwmCounterRearLed, 0);
			break;
		case REAR_LED_MODE_BLINK:
			(msCounterRearLed < (blinkTimeRearLed>>1)) ? rear_led_update(pwmCounterRearLed, 0) : rear_led_off();
 80085ea:	88e2      	ldrh	r2, [r4, #6]
 80085ec:	8863      	ldrh	r3, [r4, #2]
 80085ee:	ebb3 0f52 	cmp.w	r3, r2, lsr #1
 80085f2:	d316      	bcc.n	8008622 <rear_led_periodicJob+0x4a>
	tmcm_rearLedOff();
 80085f4:	f7fb f928 	bl	8003848 <tmcm_rearLedOff>
			rear_led_update(pwmCounterRearLed, m_rearLedBrightness);
			break;
	}

	// counter for pwm duty cycle (frequency = 1kHz / MAX_PWM_COUNT)
	pwmCounterRearLed++;
 80085f8:	8823      	ldrh	r3, [r4, #0]
	if (pwmCounterRearLed >= MAX_PWM_COUNT)
		pwmCounterRearLed = 0;

	// millisecond counter for blinking
	msCounterRearLed++;
	if (msCounterRearLed >= blinkTimeRearLed)
 80085fa:	88e2      	ldrh	r2, [r4, #6]
	pwmCounterRearLed++;
 80085fc:	3301      	adds	r3, #1
 80085fe:	b29b      	uxth	r3, r3
	if (pwmCounterRearLed >= MAX_PWM_COUNT)
 8008600:	2b09      	cmp	r3, #9
		pwmCounterRearLed = 0;
 8008602:	bf88      	it	hi
 8008604:	2300      	movhi	r3, #0
 8008606:	8023      	strh	r3, [r4, #0]
	msCounterRearLed++;
 8008608:	8863      	ldrh	r3, [r4, #2]
 800860a:	3301      	adds	r3, #1
 800860c:	b29b      	uxth	r3, r3
	if (msCounterRearLed >= blinkTimeRearLed)
 800860e:	429a      	cmp	r2, r3
	msCounterRearLed++;
 8008610:	8063      	strh	r3, [r4, #2]
		msCounterRearLed = 0;
 8008612:	bf9c      	itt	ls
 8008614:	2300      	movls	r3, #0
 8008616:	8063      	strhls	r3, [r4, #2]
}
 8008618:	bd10      	pop	{r4, pc}
	if (duty < status)
 800861a:	7a22      	ldrb	r2, [r4, #8]
 800861c:	7823      	ldrb	r3, [r4, #0]
 800861e:	429a      	cmp	r2, r3
 8008620:	d8e8      	bhi.n	80085f4 <rear_led_periodicJob+0x1c>
		tmcm_rearLedOn();
 8008622:	f7fb f909 	bl	8003838 <tmcm_rearLedOn>
 8008626:	e7e7      	b.n	80085f8 <rear_led_periodicJob+0x20>
 8008628:	200005f6 	.word	0x200005f6

0800862c <tmc_limitInt>:
 */
#include "Functions.h"

int32_t tmc_limitInt(int32_t value, int32_t min, int32_t max)
{
	if (value > max)
 800862c:	4290      	cmp	r0, r2
 800862e:	dc03      	bgt.n	8008638 <tmc_limitInt+0xc>
		return max;
	else if (value < min)
 8008630:	4288      	cmp	r0, r1
 8008632:	bfb8      	it	lt
 8008634:	4608      	movlt	r0, r1
 8008636:	4770      	bx	lr
 8008638:	4610      	mov	r0, r2
		return min;
	else
		return value;
}
 800863a:	4770      	bx	lr

0800863c <tmc_limitS64>:

int64_t tmc_limitS64(int64_t value, int64_t min, int64_t max)
{
 800863c:	b430      	push	{r4, r5}
 800863e:	e9dd 5402 	ldrd	r5, r4, [sp, #8]
	if (value > max)
 8008642:	4285      	cmp	r5, r0
 8008644:	eb74 0c01 	sbcs.w	ip, r4, r1
 8008648:	db09      	blt.n	800865e <tmc_limitS64+0x22>
		return max;
	else if (value < min)
 800864a:	4290      	cmp	r0, r2
 800864c:	eb71 0403 	sbcs.w	r4, r1, r3
 8008650:	db01      	blt.n	8008656 <tmc_limitS64+0x1a>
		return min;
	else
		return value;
}
 8008652:	bc30      	pop	{r4, r5}
 8008654:	4770      	bx	lr
 8008656:	4610      	mov	r0, r2
 8008658:	bc30      	pop	{r4, r5}
 800865a:	4619      	mov	r1, r3
 800865c:	4770      	bx	lr
 800865e:	4628      	mov	r0, r5
 8008660:	4621      	mov	r1, r4
 8008662:	bc30      	pop	{r4, r5}
 8008664:	4770      	bx	lr
 8008666:	bf00      	nop

08008668 <tmc_sqrti>:
int32_t tmc_sqrti(int32_t x)
{
	int32_t xn;

	// Negative parameter?
	if (x < 0)
 8008668:	1e02      	subs	r2, r0, #0
 800866a:	db37      	blt.n	80086dc <tmc_sqrti+0x74>
		return -1;

	if (x < 0x0100)
 800866c:	2aff      	cmp	r2, #255	; 0xff
 800866e:	dd1f      	ble.n	80086b0 <tmc_sqrti+0x48>
		return (int) sqrttable[x] >> 4;

	if (x >= 0x00010000)
 8008670:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
			if (x >= 0x10000000)
			{
				if (x >= 0x40000000)
				{
					// 0x40000000 <= x < 0x7FFFFFFF
					xn = (int) sqrttable[x >> 24] << 8;
 8008674:	4936      	ldr	r1, [pc, #216]	; (8008750 <tmc_sqrti+0xe8>)
	if (x >= 0x00010000)
 8008676:	db0c      	blt.n	8008692 <tmc_sqrti+0x2a>
		if (x >= 0x01000000)
 8008678:	f1b2 7f80 	cmp.w	r2, #16777216	; 0x1000000
 800867c:	db1c      	blt.n	80086b8 <tmc_sqrti+0x50>
			if (x >= 0x10000000)
 800867e:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 8008682:	db3a      	blt.n	80086fa <tmc_sqrti+0x92>
				if (x >= 0x40000000)
 8008684:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8008688:	db5a      	blt.n	8008740 <tmc_sqrti+0xd8>
					xn = (int) sqrttable[x >> 24] << 8;
 800868a:	1613      	asrs	r3, r2, #24
 800868c:	5ccb      	ldrb	r3, [r1, r3]
 800868e:	021b      	lsls	r3, r3, #8
 8008690:	e039      	b.n	8008706 <tmc_sqrti+0x9e>
			xn = (xn + 1 + (x / xn)) >> 1;
		}
	}
	else
	{
		if (x >= 0x1000)
 8008692:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8008696:	db19      	blt.n	80086cc <tmc_sqrti+0x64>
		{
			if (x >= 0x4000)
 8008698:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 800869c:	db3e      	blt.n	800871c <tmc_sqrti+0xb4>
			{
				// 0x4000 <= x < 0x00010000
				xn = (int) (sqrttable[x >> 8] ) + 1;
 800869e:	1213      	asrs	r3, r2, #8
 80086a0:	5cc8      	ldrb	r0, [r1, r3]
 80086a2:	3001      	adds	r0, #1
			}
		}
	}

	// Make sure that our result is floored
	if ((xn * xn) > x)
 80086a4:	fb00 f300 	mul.w	r3, r0, r0
 80086a8:	4293      	cmp	r3, r2
 80086aa:	dd19      	ble.n	80086e0 <tmc_sqrti+0x78>
		xn--;
 80086ac:	3801      	subs	r0, #1
 80086ae:	4770      	bx	lr
		return (int) sqrttable[x] >> 4;
 80086b0:	4b27      	ldr	r3, [pc, #156]	; (8008750 <tmc_sqrti+0xe8>)
 80086b2:	5c98      	ldrb	r0, [r3, r2]
 80086b4:	0900      	lsrs	r0, r0, #4
 80086b6:	4770      	bx	lr
			if (x >= 0x00100000)
 80086b8:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 80086bc:	db11      	blt.n	80086e2 <tmc_sqrti+0x7a>
				if (x >= 0x00400000)
 80086be:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
 80086c2:	db41      	blt.n	8008748 <tmc_sqrti+0xe0>
					xn = (int) sqrttable[x >> 16] << 4;
 80086c4:	1413      	asrs	r3, r2, #16
 80086c6:	5ccb      	ldrb	r3, [r1, r3]
 80086c8:	011b      	lsls	r3, r3, #4
 80086ca:	e010      	b.n	80086ee <tmc_sqrti+0x86>
			if (x >= 0x0400)
 80086cc:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 80086d0:	db29      	blt.n	8008726 <tmc_sqrti+0xbe>
				xn = (int) (sqrttable[x >> 4] >> 2) + 1;
 80086d2:	1113      	asrs	r3, r2, #4
 80086d4:	5cc8      	ldrb	r0, [r1, r3]
 80086d6:	0883      	lsrs	r3, r0, #2
 80086d8:	1c58      	adds	r0, r3, #1
 80086da:	e7e3      	b.n	80086a4 <tmc_sqrti+0x3c>
		return -1;
 80086dc:	f04f 30ff 	mov.w	r0, #4294967295

	return xn;
}
 80086e0:	4770      	bx	lr
				if (x >= 0x00040000)
 80086e2:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
 80086e6:	da27      	bge.n	8008738 <tmc_sqrti+0xd0>
					xn = (int) sqrttable[x >> 10] << 1;
 80086e8:	1293      	asrs	r3, r2, #10
 80086ea:	5ccb      	ldrb	r3, [r1, r3]
 80086ec:	005b      	lsls	r3, r3, #1
			xn = (xn + 1 + (x / xn)) >> 1;
 80086ee:	fb92 f0f3 	sdiv	r0, r2, r3
 80086f2:	3301      	adds	r3, #1
 80086f4:	4403      	add	r3, r0
 80086f6:	1058      	asrs	r0, r3, #1
 80086f8:	e7d4      	b.n	80086a4 <tmc_sqrti+0x3c>
				if (x >= 0x04000000)
 80086fa:	f1b2 6f80 	cmp.w	r2, #67108864	; 0x4000000
 80086fe:	da17      	bge.n	8008730 <tmc_sqrti+0xc8>
					xn = (int) sqrttable[x >> 18] << 5;
 8008700:	1493      	asrs	r3, r2, #18
 8008702:	5ccb      	ldrb	r3, [r1, r3]
 8008704:	015b      	lsls	r3, r3, #5
			xn = (xn + 1 + (x / xn)) >> 1;
 8008706:	fb92 f1f3 	sdiv	r1, r2, r3
 800870a:	3301      	adds	r3, #1
 800870c:	440b      	add	r3, r1
 800870e:	105b      	asrs	r3, r3, #1
			xn = (xn + 1 + (x / xn)) >> 1;
 8008710:	fb92 f0f3 	sdiv	r0, r2, r3
 8008714:	3301      	adds	r3, #1
 8008716:	4403      	add	r3, r0
 8008718:	1058      	asrs	r0, r3, #1
 800871a:	e7c3      	b.n	80086a4 <tmc_sqrti+0x3c>
				xn = (int) (sqrttable[x >> 6] >> 1) + 1;
 800871c:	1193      	asrs	r3, r2, #6
 800871e:	5cc8      	ldrb	r0, [r1, r3]
 8008720:	0840      	lsrs	r0, r0, #1
 8008722:	3001      	adds	r0, #1
 8008724:	e7be      	b.n	80086a4 <tmc_sqrti+0x3c>
				xn = (int) (sqrttable[x >> 2] >> 3) + 1;
 8008726:	1093      	asrs	r3, r2, #2
 8008728:	5ccb      	ldrb	r3, [r1, r3]
 800872a:	08db      	lsrs	r3, r3, #3
 800872c:	1c58      	adds	r0, r3, #1
 800872e:	e7b9      	b.n	80086a4 <tmc_sqrti+0x3c>
					xn = (int) sqrttable[x >> 20] << 6;
 8008730:	1513      	asrs	r3, r2, #20
 8008732:	5ccb      	ldrb	r3, [r1, r3]
 8008734:	019b      	lsls	r3, r3, #6
 8008736:	e7e6      	b.n	8008706 <tmc_sqrti+0x9e>
					xn = (int) sqrttable[x >> 12] << 2;
 8008738:	1313      	asrs	r3, r2, #12
 800873a:	5ccb      	ldrb	r3, [r1, r3]
 800873c:	009b      	lsls	r3, r3, #2
 800873e:	e7d6      	b.n	80086ee <tmc_sqrti+0x86>
					xn = (int) sqrttable[x >> 22] << 7;
 8008740:	1593      	asrs	r3, r2, #22
 8008742:	5ccb      	ldrb	r3, [r1, r3]
 8008744:	01db      	lsls	r3, r3, #7
 8008746:	e7de      	b.n	8008706 <tmc_sqrti+0x9e>
					xn = (int) sqrttable[x >> 14] << 3;
 8008748:	1393      	asrs	r3, r2, #14
 800874a:	5ccb      	ldrb	r3, [r1, r3]
 800874c:	00db      	lsls	r3, r3, #3
 800874e:	e7ce      	b.n	80086ee <tmc_sqrti+0x86>
 8008750:	0800a88c 	.word	0x0800a88c

08008754 <tmc_filterPT1>:

int32_t tmc_filterPT1(int64_t *akku, int32_t newValue, int32_t lastValue, uint8_t actualFilter, uint8_t maxFilter)
{
 8008754:	b510      	push	{r4, lr}
 8008756:	4686      	mov	lr, r0
 8008758:	f89d c008 	ldrb.w	ip, [sp, #8]
	*akku += (newValue-lastValue) << (maxFilter-actualFilter);
 800875c:	1a8a      	subs	r2, r1, r2
 800875e:	ebac 0303 	sub.w	r3, ip, r3
 8008762:	409a      	lsls	r2, r3
 8008764:	6803      	ldr	r3, [r0, #0]
	return *akku >> maxFilter;
 8008766:	f1cc 0420 	rsb	r4, ip, #32
	*akku += (newValue-lastValue) << (maxFilter-actualFilter);
 800876a:	18d3      	adds	r3, r2, r3
 800876c:	6003      	str	r3, [r0, #0]
	return *akku >> maxFilter;
 800876e:	fa23 f00c 	lsr.w	r0, r3, ip
	*akku += (newValue-lastValue) << (maxFilter-actualFilter);
 8008772:	f8de 3004 	ldr.w	r3, [lr, #4]
 8008776:	eb43 72e2 	adc.w	r2, r3, r2, asr #31
	return *akku >> maxFilter;
 800877a:	fa02 f404 	lsl.w	r4, r2, r4
 800877e:	f1bc 0c20 	subs.w	ip, ip, #32
 8008782:	ea40 0004 	orr.w	r0, r0, r4
 8008786:	bf58      	it	pl
 8008788:	fa42 fc0c 	asrpl.w	ip, r2, ip
	*akku += (newValue-lastValue) << (maxFilter-actualFilter);
 800878c:	f8ce 2004 	str.w	r2, [lr, #4]
	return *akku >> maxFilter;
 8008790:	bf58      	it	pl
 8008792:	ea40 000c 	orrpl.w	r0, r0, ip
}
 8008796:	bd10      	pop	{r4, pc}

08008798 <tmc_linearRamp_init>:
 */
#include "LinearRamp.h"

void tmc_linearRamp_init(TMC_LinearRamp *linearRamp)
{
	linearRamp->maxVelocity     = 0;
 8008798:	2300      	movs	r3, #0
	linearRamp->targetPosition  = 0;
	linearRamp->targetVelocity  = 0;
	linearRamp->rampVelocity    = 0;
	linearRamp->acceleration    = 0;
	linearRamp->encoderSteps	= u16_MAX;
 800879a:	f64f 72ff 	movw	r2, #65535	; 0xffff
	linearRamp->targetPosition  = 0;
 800879e:	e9c0 3300 	strd	r3, r3, [r0]
	linearRamp->rampVelocity    = 0;
 80087a2:	e9c0 3303 	strd	r3, r3, [r0, #12]
	linearRamp->lastdVRest      = 0;
	linearRamp->lastdXRest      = 0;
 80087a6:	e9c0 3307 	strd	r3, r3, [r0, #28]
	linearRamp->acceleration    = 0;
 80087aa:	6143      	str	r3, [r0, #20]
	linearRamp->encoderSteps	= u16_MAX;
 80087ac:	8302      	strh	r2, [r0, #24]
	linearRamp->rampEnabled     = false;
 80087ae:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
}
 80087b2:	4770      	bx	lr

080087b4 <tmc_linearRamp_computeRampVelocity>:

void tmc_linearRamp_computeRampVelocity(TMC_LinearRamp *linearRamp)
{
 80087b4:	b538      	push	{r3, r4, r5, lr}
	if (linearRamp->rampEnabled)
 80087b6:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
{
 80087ba:	4604      	mov	r4, r0
	if (linearRamp->rampEnabled)
 80087bc:	b343      	cbz	r3, 8008810 <tmc_linearRamp_computeRampVelocity+0x5c>
		// (scaling pre-factor of 1000 used for 1ms velocity ramp handling)

		int dV = linearRamp->acceleration;

		// to ensure that small velocity changes at high set acceleration are also possible
		int maxDTV = abs(linearRamp->targetVelocity - linearRamp->rampVelocity);
 80087be:	e9d0 5003 	ldrd	r5, r0, [r0, #12]
		int dV = linearRamp->acceleration;
 80087c2:	6963      	ldr	r3, [r4, #20]
		if (maxDTV < (dV/1000))
 80087c4:	4919      	ldr	r1, [pc, #100]	; (800882c <tmc_linearRamp_computeRampVelocity+0x78>)
		int maxDTV = abs(linearRamp->targetVelocity - linearRamp->rampVelocity);
 80087c6:	1a2a      	subs	r2, r5, r0
		if (maxDTV < (dV/1000))
 80087c8:	fb81 1c03 	smull	r1, ip, r1, r3
		int maxDTV = abs(linearRamp->targetVelocity - linearRamp->rampVelocity);
 80087cc:	2a00      	cmp	r2, #0
		if (maxDTV < (dV/1000))
 80087ce:	ea4f 71e3 	mov.w	r1, r3, asr #31
 80087d2:	ebc1 11ac 	rsb	r1, r1, ip, asr #6
		int maxDTV = abs(linearRamp->targetVelocity - linearRamp->rampVelocity);
 80087d6:	bfb8      	it	lt
 80087d8:	4252      	neglt	r2, r2
		if (maxDTV < (dV/1000))
 80087da:	4291      	cmp	r1, r2
			dV = maxDTV*1000;
 80087dc:	bfc8      	it	gt
 80087de:	f44f 737a 	movgt.w	r3, #1000	; 0x3e8

		dV += linearRamp->lastdVRest;
		linearRamp->lastdVRest = dV % 1000;
 80087e2:	f44f 7e7a 	mov.w	lr, #1000	; 0x3e8
			dV = maxDTV*1000;
 80087e6:	bfc8      	it	gt
 80087e8:	4353      	mulgt	r3, r2
		dV += linearRamp->lastdVRest;
 80087ea:	69e2      	ldr	r2, [r4, #28]

		if (linearRamp->rampVelocity < linearRamp->targetVelocity)
 80087ec:	4285      	cmp	r5, r0
		dV += linearRamp->lastdVRest;
 80087ee:	4413      	add	r3, r2
		linearRamp->lastdVRest = dV % 1000;
 80087f0:	4a0e      	ldr	r2, [pc, #56]	; (800882c <tmc_linearRamp_computeRampVelocity+0x78>)
 80087f2:	fb82 1203 	smull	r1, r2, r2, r3
 80087f6:	ea4f 71e3 	mov.w	r1, r3, asr #31
 80087fa:	ebc1 1ca2 	rsb	ip, r1, r2, asr #6
 80087fe:	fb0e 331c 	mls	r3, lr, ip, r3
 8008802:	ea4f 12a2 	mov.w	r2, r2, asr #6
 8008806:	61e3      	str	r3, [r4, #28]
		if (linearRamp->rampVelocity < linearRamp->targetVelocity)
 8008808:	dd0a      	ble.n	8008820 <tmc_linearRamp_computeRampVelocity+0x6c>
		{
			// accelerate motor
			linearRamp->rampVelocity += dV/1000;	// divide with pre-factor
 800880a:	4460      	add	r0, ip
 800880c:	6120      	str	r0, [r4, #16]
 800880e:	e001      	b.n	8008814 <tmc_linearRamp_computeRampVelocity+0x60>
		}
	}
	else
	{
		// use target velocity directly
		linearRamp->rampVelocity = linearRamp->targetVelocity;
 8008810:	68c0      	ldr	r0, [r0, #12]
 8008812:	6120      	str	r0, [r4, #16]
	}

	// limit ramp velocity
	linearRamp->rampVelocity = tmc_limitInt(linearRamp->rampVelocity, -linearRamp->maxVelocity, linearRamp->maxVelocity);
 8008814:	6822      	ldr	r2, [r4, #0]
 8008816:	4251      	negs	r1, r2
 8008818:	f7ff ff08 	bl	800862c <tmc_limitInt>
 800881c:	6120      	str	r0, [r4, #16]
}
 800881e:	bd38      	pop	{r3, r4, r5, pc}
		else if (linearRamp->rampVelocity > linearRamp->targetVelocity)
 8008820:	daf8      	bge.n	8008814 <tmc_linearRamp_computeRampVelocity+0x60>
			linearRamp->rampVelocity -= dV/1000;	// divide with pre-factor
 8008822:	1a8a      	subs	r2, r1, r2
 8008824:	4410      	add	r0, r2
 8008826:	6120      	str	r0, [r4, #16]
 8008828:	e7f4      	b.n	8008814 <tmc_linearRamp_computeRampVelocity+0x60>
 800882a:	bf00      	nop
 800882c:	10624dd3 	.word	0x10624dd3

08008830 <tmc_linearRamp_computeRampPosition>:

void tmc_linearRamp_computeRampPosition(TMC_LinearRamp *linearRamp)
{
 8008830:	b570      	push	{r4, r5, r6, lr}
	if (linearRamp->rampEnabled)
 8008832:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
{
 8008836:	4604      	mov	r4, r0
 8008838:	b082      	sub	sp, #8
	if (linearRamp->rampEnabled)
 800883a:	b91b      	cbnz	r3, 8008844 <tmc_linearRamp_computeRampPosition+0x14>
		linearRamp->rampPosition = tempActualTargetPosition / 1000;
	}
	else
	{
		// use target position directly
		linearRamp->rampPosition = linearRamp->targetPosition;
 800883c:	6843      	ldr	r3, [r0, #4]
 800883e:	6083      	str	r3, [r0, #8]
	}
}
 8008840:	b002      	add	sp, #8
 8008842:	bd70      	pop	{r4, r5, r6, pc}
		int32_t targetPositionsDifference = linearRamp->targetPosition-linearRamp->rampPosition;
 8008844:	e9d0 5001 	ldrd	r5, r0, [r0, #4]
 8008848:	1a2d      	subs	r5, r5, r0
		int64_t sqrtiValue = tmc_limitS64(((int64_t)120 * (int64_t)linearRamp->acceleration * (int64_t)(abs(targetPositionsDifference))) / (int64_t)linearRamp->encoderSteps, 0, (int64_t)linearRamp->maxVelocity*(int64_t)linearRamp->maxVelocity);
 800884a:	6961      	ldr	r1, [r4, #20]
 800884c:	ea85 70e5 	eor.w	r0, r5, r5, asr #31
 8008850:	eba0 70e5 	sub.w	r0, r0, r5, asr #31
 8008854:	fb80 0e01 	smull	r0, lr, r0, r1
 8008858:	ea4f 110e 	mov.w	r1, lr, lsl #4
 800885c:	ea4f 1c00 	mov.w	ip, r0, lsl #4
 8008860:	ea41 7110 	orr.w	r1, r1, r0, lsr #28
 8008864:	ebbc 0000 	subs.w	r0, ip, r0
 8008868:	eb61 010e 	sbc.w	r1, r1, lr
 800886c:	6826      	ldr	r6, [r4, #0]
 800886e:	00c9      	lsls	r1, r1, #3
 8008870:	8b22      	ldrh	r2, [r4, #24]
 8008872:	2300      	movs	r3, #0
 8008874:	ea41 7150 	orr.w	r1, r1, r0, lsr #29
 8008878:	00c0      	lsls	r0, r0, #3
 800887a:	f001 fb8f 	bl	8009f9c <__aeabi_ldivmod>
 800887e:	fba6 6306 	umull	r6, r3, r6, r6
 8008882:	2200      	movs	r2, #0
 8008884:	e9cd 6300 	strd	r6, r3, [sp]
 8008888:	2300      	movs	r3, #0
 800888a:	f7ff fed7 	bl	800863c <tmc_limitS64>
		int32_t maxRampStop = tmc_sqrti(sqrtiValue);
 800888e:	f7ff feeb 	bl	8008668 <tmc_sqrti>
		if (targetPositionsDifference > 0)
 8008892:	2d00      	cmp	r5, #0
 8008894:	dc4c      	bgt.n	8008930 <tmc_linearRamp_computeRampPosition+0x100>
		else if (targetPositionsDifference < 0)
 8008896:	d162      	bne.n	800895e <tmc_linearRamp_computeRampPosition+0x12e>
		int dV = linearRamp->acceleration;  // pre-factor ~ 1/1000
 8008898:	e9d4 1304 	ldrd	r1, r3, [r4, #16]
		if (maxDTV < (dV / 1000))
 800889c:	4e34      	ldr	r6, [pc, #208]	; (8008970 <tmc_linearRamp_computeRampPosition+0x140>)
		int maxDTV = abs(maxRampTargetVelocity - linearRamp->rampVelocity);
 800889e:	1a6a      	subs	r2, r5, r1
		if (maxDTV < (dV / 1000))
 80088a0:	fb86 0603 	smull	r0, r6, r6, r3
		int maxDTV = abs(maxRampTargetVelocity - linearRamp->rampVelocity);
 80088a4:	2a00      	cmp	r2, #0
		if (maxDTV < (dV / 1000))
 80088a6:	ea4f 70e3 	mov.w	r0, r3, asr #31
 80088aa:	ebc0 10a6 	rsb	r0, r0, r6, asr #6
		int maxDTV = abs(maxRampTargetVelocity - linearRamp->rampVelocity);
 80088ae:	bfb8      	it	lt
 80088b0:	4252      	neglt	r2, r2
		if (maxDTV < (dV / 1000))
 80088b2:	4290      	cmp	r0, r2
			dV = maxDTV * 1000;
 80088b4:	bfc8      	it	gt
 80088b6:	f44f 737a 	movgt.w	r3, #1000	; 0x3e8
		linearRamp->lastdVRest = dV % 1000;
 80088ba:	f44f 7c7a 	mov.w	ip, #1000	; 0x3e8
			dV = maxDTV * 1000;
 80088be:	bfc8      	it	gt
 80088c0:	4353      	mulgt	r3, r2
		dV += linearRamp->lastdVRest;
 80088c2:	69e2      	ldr	r2, [r4, #28]
		if (maxRampTargetVelocity > linearRamp->rampVelocity)
 80088c4:	42a9      	cmp	r1, r5
		dV += linearRamp->lastdVRest;
 80088c6:	4413      	add	r3, r2
		linearRamp->lastdVRest = dV % 1000;
 80088c8:	4a29      	ldr	r2, [pc, #164]	; (8008970 <tmc_linearRamp_computeRampPosition+0x140>)
 80088ca:	fb82 0203 	smull	r0, r2, r2, r3
 80088ce:	ea4f 70e3 	mov.w	r0, r3, asr #31
 80088d2:	ebc0 16a2 	rsb	r6, r0, r2, asr #6
 80088d6:	fb0c 3316 	mls	r3, ip, r6, r3
 80088da:	ea4f 12a2 	mov.w	r2, r2, asr #6
 80088de:	61e3      	str	r3, [r4, #28]
		if (maxRampTargetVelocity > linearRamp->rampVelocity)
 80088e0:	da2c      	bge.n	800893c <tmc_linearRamp_computeRampPosition+0x10c>
			linearRamp->rampVelocity += dV / 1000;
 80088e2:	4431      	add	r1, r6
 80088e4:	6121      	str	r1, [r4, #16]
		int64_t dX = ((int64_t)linearRamp->rampVelocity * (int64_t)linearRamp->encoderSteps) / ((int64_t)60) + linearRamp->lastdXRest;
 80088e6:	8b20      	ldrh	r0, [r4, #24]
 80088e8:	223c      	movs	r2, #60	; 0x3c
 80088ea:	2300      	movs	r3, #0
 80088ec:	fb80 0101 	smull	r0, r1, r0, r1
 80088f0:	f001 fb54 	bl	8009f9c <__aeabi_ldivmod>
		tempActualTargetPosition += dX;
 80088f4:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
		int64_t dX = ((int64_t)linearRamp->rampVelocity * (int64_t)linearRamp->encoderSteps) / ((int64_t)60) + linearRamp->lastdXRest;
 80088f8:	6a25      	ldr	r5, [r4, #32]
		tempActualTargetPosition += dX;
 80088fa:	68a2      	ldr	r2, [r4, #8]
		int64_t dX = ((int64_t)linearRamp->rampVelocity * (int64_t)linearRamp->encoderSteps) / ((int64_t)60) + linearRamp->lastdXRest;
 80088fc:	1940      	adds	r0, r0, r5
 80088fe:	eb41 71e5 	adc.w	r1, r1, r5, asr #31
		tempActualTargetPosition += dX;
 8008902:	fbc2 0106 	smlal	r0, r1, r2, r6
		if (tempActualTargetPosition >= 0)
 8008906:	2900      	cmp	r1, #0
 8008908:	db1d      	blt.n	8008946 <tmc_linearRamp_computeRampPosition+0x116>
			linearRamp->lastdXRest = (abs(tempActualTargetPosition) % 1000);
 800890a:	4b19      	ldr	r3, [pc, #100]	; (8008970 <tmc_linearRamp_computeRampPosition+0x140>)
 800890c:	ea80 72e0 	eor.w	r2, r0, r0, asr #31
 8008910:	eba2 72e0 	sub.w	r2, r2, r0, asr #31
 8008914:	fba3 5302 	umull	r5, r3, r3, r2
 8008918:	099b      	lsrs	r3, r3, #6
 800891a:	fb06 2313 	mls	r3, r6, r3, r2
 800891e:	6223      	str	r3, [r4, #32]
		linearRamp->rampPosition = tempActualTargetPosition / 1000;
 8008920:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008924:	2300      	movs	r3, #0
 8008926:	f001 fb39 	bl	8009f9c <__aeabi_ldivmod>
 800892a:	60a0      	str	r0, [r4, #8]
}
 800892c:	b002      	add	sp, #8
 800892e:	bd70      	pop	{r4, r5, r6, pc}
			maxRampTargetVelocity = tmc_limitInt(maxRampStop, 0, (int32_t)linearRamp->maxVelocity);
 8008930:	2100      	movs	r1, #0
 8008932:	6822      	ldr	r2, [r4, #0]
 8008934:	f7ff fe7a 	bl	800862c <tmc_limitInt>
 8008938:	4605      	mov	r5, r0
 800893a:	e7ad      	b.n	8008898 <tmc_linearRamp_computeRampPosition+0x68>
		else if (maxRampTargetVelocity < linearRamp->rampVelocity)
 800893c:	ddd3      	ble.n	80088e6 <tmc_linearRamp_computeRampPosition+0xb6>
			linearRamp->rampVelocity -= dV / 1000;
 800893e:	1a82      	subs	r2, r0, r2
 8008940:	4411      	add	r1, r2
 8008942:	6121      	str	r1, [r4, #16]
 8008944:	e7cf      	b.n	80088e6 <tmc_linearRamp_computeRampPosition+0xb6>
			linearRamp->lastdXRest = -(abs(tempActualTargetPosition) % 1000);
 8008946:	4a0a      	ldr	r2, [pc, #40]	; (8008970 <tmc_linearRamp_computeRampPosition+0x140>)
 8008948:	ea80 73e0 	eor.w	r3, r0, r0, asr #31
 800894c:	eba3 73e0 	sub.w	r3, r3, r0, asr #31
 8008950:	fba2 5203 	umull	r5, r2, r2, r3
 8008954:	0992      	lsrs	r2, r2, #6
 8008956:	fb06 3312 	mls	r3, r6, r2, r3
 800895a:	425b      	negs	r3, r3
 800895c:	e7df      	b.n	800891e <tmc_linearRamp_computeRampPosition+0xee>
			maxRampTargetVelocity = tmc_limitInt(-maxRampStop, -(int32_t)linearRamp->maxVelocity, 0);
 800895e:	6821      	ldr	r1, [r4, #0]
 8008960:	2200      	movs	r2, #0
 8008962:	4249      	negs	r1, r1
 8008964:	4240      	negs	r0, r0
 8008966:	f7ff fe61 	bl	800862c <tmc_limitInt>
 800896a:	4605      	mov	r5, r0
 800896c:	e794      	b.n	8008898 <tmc_linearRamp_computeRampPosition+0x68>
 800896e:	bf00      	nop
 8008970:	10624dd3 	.word	0x10624dd3

08008974 <tmc4671_readInt>:
extern uint8_t tmc4671_readwriteByte(uint8_t motor, uint8_t data, uint8_t lastTransfer);
// <= SPI wrapper

// spi access
int32_t tmc4671_readInt(uint8_t motor, uint8_t address)
{
 8008974:	b570      	push	{r4, r5, r6, lr}
	// clear write bit
	address &= 0x7F;

	// write address
	tmc4671_readwriteByte(motor, address, false);
 8008976:	2200      	movs	r2, #0
 8008978:	f001 017f 	and.w	r1, r1, #127	; 0x7f
{
 800897c:	4604      	mov	r4, r0
	tmc4671_readwriteByte(motor, address, false);
 800897e:	f7fd fe73 	bl	8006668 <tmc4671_readwriteByte>

	// read data
	int32_t value = tmc4671_readwriteByte(motor, 0, false);
 8008982:	2200      	movs	r2, #0
 8008984:	4620      	mov	r0, r4
 8008986:	4611      	mov	r1, r2
 8008988:	f7fd fe6e 	bl	8006668 <tmc4671_readwriteByte>
	value <<= 8;
	value |= tmc4671_readwriteByte(motor, 0, false);
 800898c:	2200      	movs	r2, #0
	int32_t value = tmc4671_readwriteByte(motor, 0, false);
 800898e:	4606      	mov	r6, r0
	value |= tmc4671_readwriteByte(motor, 0, false);
 8008990:	4611      	mov	r1, r2
 8008992:	4620      	mov	r0, r4
 8008994:	f7fd fe68 	bl	8006668 <tmc4671_readwriteByte>
	value <<= 8;
	value |= tmc4671_readwriteByte(motor, 0, false);
 8008998:	2200      	movs	r2, #0
	value |= tmc4671_readwriteByte(motor, 0, false);
 800899a:	4605      	mov	r5, r0
	value |= tmc4671_readwriteByte(motor, 0, false);
 800899c:	4611      	mov	r1, r2
 800899e:	4620      	mov	r0, r4
 80089a0:	f7fd fe62 	bl	8006668 <tmc4671_readwriteByte>
 80089a4:	4603      	mov	r3, r0
	value <<= 8;
 80089a6:	0236      	lsls	r6, r6, #8
	value |= tmc4671_readwriteByte(motor, 0, false);
 80089a8:	4335      	orrs	r5, r6
	value <<= 8;
	value |= tmc4671_readwriteByte(motor, 0, true);
 80089aa:	2201      	movs	r2, #1
 80089ac:	2100      	movs	r1, #0
 80089ae:	4620      	mov	r0, r4
	value <<= 8;
 80089b0:	022d      	lsls	r5, r5, #8
	value |= tmc4671_readwriteByte(motor, 0, false);
 80089b2:	ea43 0405 	orr.w	r4, r3, r5
	value |= tmc4671_readwriteByte(motor, 0, true);
 80089b6:	f7fd fe57 	bl	8006668 <tmc4671_readwriteByte>
	value <<= 8;
 80089ba:	0224      	lsls	r4, r4, #8

	return value;
}
 80089bc:	4320      	orrs	r0, r4
 80089be:	bd70      	pop	{r4, r5, r6, pc}

080089c0 <tmc4671_writeInt>:

void tmc4671_writeInt(uint8_t motor, uint8_t address, int32_t value)
{
 80089c0:	b538      	push	{r3, r4, r5, lr}
 80089c2:	4614      	mov	r4, r2
 80089c4:	4605      	mov	r5, r0
	// write address
	tmc4671_readwriteByte(motor, address|0x80, false);
 80089c6:	2200      	movs	r2, #0
 80089c8:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 80089cc:	f7fd fe4c 	bl	8006668 <tmc4671_readwriteByte>

	// write value
	tmc4671_readwriteByte(motor, 0xFF & (value>>24), false);
 80089d0:	0e21      	lsrs	r1, r4, #24
 80089d2:	2200      	movs	r2, #0
 80089d4:	4628      	mov	r0, r5
 80089d6:	f7fd fe47 	bl	8006668 <tmc4671_readwriteByte>
	tmc4671_readwriteByte(motor, 0xFF & (value>>16), false);
 80089da:	f3c4 4107 	ubfx	r1, r4, #16, #8
 80089de:	2200      	movs	r2, #0
 80089e0:	4628      	mov	r0, r5
 80089e2:	f7fd fe41 	bl	8006668 <tmc4671_readwriteByte>
	tmc4671_readwriteByte(motor, 0xFF & (value>>8), false);
 80089e6:	f3c4 2107 	ubfx	r1, r4, #8, #8
 80089ea:	2200      	movs	r2, #0
 80089ec:	4628      	mov	r0, r5
 80089ee:	f7fd fe3b 	bl	8006668 <tmc4671_readwriteByte>
	tmc4671_readwriteByte(motor, 0xFF & (value>>0), true);
 80089f2:	4628      	mov	r0, r5
 80089f4:	b2e1      	uxtb	r1, r4
 80089f6:	2201      	movs	r2, #1
}
 80089f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	tmc4671_readwriteByte(motor, 0xFF & (value>>0), true);
 80089fc:	f7fd be34 	b.w	8006668 <tmc4671_readwriteByte>

08008a00 <tmc4671_readRegister16BitValue>:

uint16_t tmc4671_readRegister16BitValue(uint8_t motor, uint8_t address, uint8_t channel)
{
 8008a00:	b510      	push	{r4, lr}
 8008a02:	4614      	mov	r4, r2
	int32_t registerValue = tmc4671_readInt(motor, address);
 8008a04:	f7ff ffb6 	bl	8008974 <tmc4671_readInt>

	// read one channel
	switch(channel)
 8008a08:	b12c      	cbz	r4, 8008a16 <tmc4671_readRegister16BitValue+0x16>
 8008a0a:	2c01      	cmp	r4, #1
 8008a0c:	d101      	bne.n	8008a12 <tmc4671_readRegister16BitValue+0x12>
	{
	case BIT_0_TO_15:
		return (registerValue & 0xFFFF);
		break;
	case BIT_16_TO_31:
		return ((registerValue >> 16) & 0xFFFF);
 8008a0e:	0c00      	lsrs	r0, r0, #16
		break;
	}
	return 0;
}
 8008a10:	bd10      	pop	{r4, pc}
	switch(channel)
 8008a12:	2000      	movs	r0, #0
}
 8008a14:	bd10      	pop	{r4, pc}
		return (registerValue & 0xFFFF);
 8008a16:	b280      	uxth	r0, r0
}
 8008a18:	bd10      	pop	{r4, pc}
 8008a1a:	bf00      	nop

08008a1c <tmc4671_writeRegister16BitValue>:

void tmc4671_writeRegister16BitValue(uint8_t motor, uint8_t address, uint8_t channel, uint16_t value)
{
 8008a1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a1e:	4614      	mov	r4, r2
 8008a20:	4605      	mov	r5, r0
 8008a22:	461f      	mov	r7, r3
 8008a24:	460e      	mov	r6, r1
	// read actual register content
	int32_t registerValue = tmc4671_readInt(motor, address);
 8008a26:	f7ff ffa5 	bl	8008974 <tmc4671_readInt>
 8008a2a:	4602      	mov	r2, r0

	// update one channel
	switch(channel)
 8008a2c:	b14c      	cbz	r4, 8008a42 <tmc4671_writeRegister16BitValue+0x26>
 8008a2e:	2c01      	cmp	r4, #1
 8008a30:	d101      	bne.n	8008a36 <tmc4671_writeRegister16BitValue+0x1a>
		registerValue &= 0xFFFF0000;
		registerValue |= value;
		break;
	case BIT_16_TO_31:
		registerValue &= 0x0000FFFF;
		registerValue |= (value << 16);
 8008a32:	f367 421f 	bfi	r2, r7, #16, #16
		break;
	}
	// write the register
	tmc4671_writeInt(motor, address, registerValue);
 8008a36:	4631      	mov	r1, r6
 8008a38:	4628      	mov	r0, r5
}
 8008a3a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	tmc4671_writeInt(motor, address, registerValue);
 8008a3e:	f7ff bfbf 	b.w	80089c0 <tmc4671_writeInt>
 8008a42:	4631      	mov	r1, r6
 8008a44:	4628      	mov	r0, r5
		registerValue |= value;
 8008a46:	f367 020f 	bfi	r2, r7, #0, #16
}
 8008a4a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	tmc4671_writeInt(motor, address, registerValue);
 8008a4e:	f7ff bfb7 	b.w	80089c0 <tmc4671_writeInt>
 8008a52:	bf00      	nop

08008a54 <tmc4671_switchToMotionMode>:

void tmc4671_switchToMotionMode(uint8_t motor, uint8_t mode)
{
 8008a54:	b538      	push	{r3, r4, r5, lr}
 8008a56:	460c      	mov	r4, r1
	// switch motion mode
	uint32_t actualModeRegister = tmc4671_readInt(motor, TMC4671_MODE_RAMP_MODE_MOTION);
 8008a58:	2163      	movs	r1, #99	; 0x63
{
 8008a5a:	4605      	mov	r5, r0
	uint32_t actualModeRegister = tmc4671_readInt(motor, TMC4671_MODE_RAMP_MODE_MOTION);
 8008a5c:	f7ff ff8a 	bl	8008974 <tmc4671_readInt>
 8008a60:	4603      	mov	r3, r0
	actualModeRegister &= 0xFFFFFF00;
 8008a62:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
	actualModeRegister |= mode;
	tmc4671_writeInt(motor, TMC4671_MODE_RAMP_MODE_MOTION, actualModeRegister);
 8008a66:	4628      	mov	r0, r5
 8008a68:	ea44 0203 	orr.w	r2, r4, r3
 8008a6c:	2163      	movs	r1, #99	; 0x63
}
 8008a6e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	tmc4671_writeInt(motor, TMC4671_MODE_RAMP_MODE_MOTION, actualModeRegister);
 8008a72:	f7ff bfa5 	b.w	80089c0 <tmc4671_writeInt>
 8008a76:	bf00      	nop

08008a78 <tmc4671_setTargetTorque_raw>:

void tmc4671_setTargetTorque_raw(uint8_t motor, int32_t targetTorque)
{
 8008a78:	b538      	push	{r3, r4, r5, lr}
 8008a7a:	460d      	mov	r5, r1
	uint32_t actualModeRegister = tmc4671_readInt(motor, TMC4671_MODE_RAMP_MODE_MOTION);
 8008a7c:	2163      	movs	r1, #99	; 0x63
{
 8008a7e:	4604      	mov	r4, r0
	uint32_t actualModeRegister = tmc4671_readInt(motor, TMC4671_MODE_RAMP_MODE_MOTION);
 8008a80:	f7ff ff78 	bl	8008974 <tmc4671_readInt>
 8008a84:	4602      	mov	r2, r0
	actualModeRegister &= 0xFFFFFF00;
 8008a86:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
	tmc4671_writeInt(motor, TMC4671_MODE_RAMP_MODE_MOTION, actualModeRegister);
 8008a8a:	4620      	mov	r0, r4
 8008a8c:	f042 0201 	orr.w	r2, r2, #1
 8008a90:	2163      	movs	r1, #99	; 0x63
 8008a92:	f7ff ff95 	bl	80089c0 <tmc4671_writeInt>
	int32_t registerValue = tmc4671_readInt(motor, address);
 8008a96:	2164      	movs	r1, #100	; 0x64
 8008a98:	4620      	mov	r0, r4
 8008a9a:	f7ff ff6b 	bl	8008974 <tmc4671_readInt>
 8008a9e:	4602      	mov	r2, r0
		registerValue &= 0x0000FFFF;
 8008aa0:	b292      	uxth	r2, r2
	tmc4671_writeInt(motor, address, registerValue);
 8008aa2:	4620      	mov	r0, r4
 8008aa4:	ea42 4205 	orr.w	r2, r2, r5, lsl #16
 8008aa8:	2164      	movs	r1, #100	; 0x64
	tmc4671_switchToMotionMode(motor, TMC4671_MOTION_MODE_TORQUE);
	tmc4671_writeRegister16BitValue(motor, TMC4671_PID_TORQUE_FLUX_TARGET, BIT_16_TO_31, targetTorque);
}
 8008aaa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	tmc4671_writeInt(motor, address, registerValue);
 8008aae:	f7ff bf87 	b.w	80089c0 <tmc4671_writeInt>
 8008ab2:	bf00      	nop

08008ab4 <tmc4671_getTargetTorque_raw>:

int32_t tmc4671_getTargetTorque_raw(uint8_t motor)
{
 8008ab4:	b538      	push	{r3, r4, r5, lr}
	// remember last set index
	uint32_t lastIndex = tmc4671_readInt(motor, TMC4671_INTERIM_ADDR);
 8008ab6:	216f      	movs	r1, #111	; 0x6f
{
 8008ab8:	4604      	mov	r4, r0
	uint32_t lastIndex = tmc4671_readInt(motor, TMC4671_INTERIM_ADDR);
 8008aba:	f7ff ff5b 	bl	8008974 <tmc4671_readInt>

	// get value
	tmc4671_writeInt(motor, TMC4671_INTERIM_ADDR, 0);
 8008abe:	2200      	movs	r2, #0
	uint32_t lastIndex = tmc4671_readInt(motor, TMC4671_INTERIM_ADDR);
 8008ac0:	4605      	mov	r5, r0
	tmc4671_writeInt(motor, TMC4671_INTERIM_ADDR, 0);
 8008ac2:	216f      	movs	r1, #111	; 0x6f
 8008ac4:	4620      	mov	r0, r4
 8008ac6:	f7ff ff7b 	bl	80089c0 <tmc4671_writeInt>
	int32_t value = (int32_t)tmc4671_readInt(motor, TMC4671_INTERIM_DATA);
 8008aca:	216e      	movs	r1, #110	; 0x6e
 8008acc:	4620      	mov	r0, r4
 8008ace:	f7ff ff51 	bl	8008974 <tmc4671_readInt>
 8008ad2:	4603      	mov	r3, r0

	// reset last set index
	tmc4671_writeInt(motor, TMC4671_INTERIM_ADDR, lastIndex);
 8008ad4:	4620      	mov	r0, r4
	int32_t value = (int32_t)tmc4671_readInt(motor, TMC4671_INTERIM_DATA);
 8008ad6:	461c      	mov	r4, r3
	tmc4671_writeInt(motor, TMC4671_INTERIM_ADDR, lastIndex);
 8008ad8:	216f      	movs	r1, #111	; 0x6f
 8008ada:	462a      	mov	r2, r5
 8008adc:	f7ff ff70 	bl	80089c0 <tmc4671_writeInt>
	return value;
}
 8008ae0:	4620      	mov	r0, r4
 8008ae2:	bd38      	pop	{r3, r4, r5, pc}

08008ae4 <tmc4671_getActualTorque_raw>:
	int32_t registerValue = tmc4671_readInt(motor, address);
 8008ae4:	2169      	movs	r1, #105	; 0x69

int32_t tmc4671_getActualTorque_raw(uint8_t motor)
{
 8008ae6:	b508      	push	{r3, lr}
	int32_t registerValue = tmc4671_readInt(motor, address);
 8008ae8:	f7ff ff44 	bl	8008974 <tmc4671_readInt>
	return (int16_t) tmc4671_readRegister16BitValue(motor, TMC4671_PID_TORQUE_FLUX_ACTUAL, BIT_16_TO_31);
}
 8008aec:	1400      	asrs	r0, r0, #16
 8008aee:	bd08      	pop	{r3, pc}

08008af0 <tmc4671_getActualRampTorque_raw>:
int32_t tmc4671_getActualRampTorque_raw(uint8_t motor)
{
	// no ramp implemented
	UNUSED(motor);
	return 0;
}
 8008af0:	2000      	movs	r0, #0
 8008af2:	4770      	bx	lr

08008af4 <tmc4671_setTargetTorque_mA>:

void tmc4671_setTargetTorque_mA(uint8_t motor, uint16_t torqueMeasurementFactor, int32_t targetTorque)
{
 8008af4:	b570      	push	{r4, r5, r6, lr}
 8008af6:	460e      	mov	r6, r1
	uint32_t actualModeRegister = tmc4671_readInt(motor, TMC4671_MODE_RAMP_MODE_MOTION);
 8008af8:	2163      	movs	r1, #99	; 0x63
{
 8008afa:	4605      	mov	r5, r0
 8008afc:	4614      	mov	r4, r2
	uint32_t actualModeRegister = tmc4671_readInt(motor, TMC4671_MODE_RAMP_MODE_MOTION);
 8008afe:	f7ff ff39 	bl	8008974 <tmc4671_readInt>
	actualModeRegister &= 0xFFFFFF00;
 8008b02:	f020 02ff 	bic.w	r2, r0, #255	; 0xff
	tmc4671_writeInt(motor, TMC4671_MODE_RAMP_MODE_MOTION, actualModeRegister);
 8008b06:	f042 0201 	orr.w	r2, r2, #1
 8008b0a:	4628      	mov	r0, r5
 8008b0c:	2163      	movs	r1, #99	; 0x63
 8008b0e:	f7ff ff57 	bl	80089c0 <tmc4671_writeInt>
	int32_t registerValue = tmc4671_readInt(motor, address);
 8008b12:	2164      	movs	r1, #100	; 0x64
 8008b14:	4628      	mov	r0, r5
 8008b16:	f7ff ff2d 	bl	8008974 <tmc4671_readInt>
	tmc4671_switchToMotionMode(motor, TMC4671_MOTION_MODE_TORQUE);
	tmc4671_writeRegister16BitValue(motor, TMC4671_PID_TORQUE_FLUX_TARGET, BIT_16_TO_31, (targetTorque * 256) / (int32_t) torqueMeasurementFactor);
 8008b1a:	0224      	lsls	r4, r4, #8
	int32_t registerValue = tmc4671_readInt(motor, address);
 8008b1c:	4602      	mov	r2, r0
	tmc4671_writeRegister16BitValue(motor, TMC4671_PID_TORQUE_FLUX_TARGET, BIT_16_TO_31, (targetTorque * 256) / (int32_t) torqueMeasurementFactor);
 8008b1e:	fb94 f4f6 	sdiv	r4, r4, r6
		registerValue &= 0x0000FFFF;
 8008b22:	b292      	uxth	r2, r2
	tmc4671_writeInt(motor, address, registerValue);
 8008b24:	4628      	mov	r0, r5
 8008b26:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8008b2a:	2164      	movs	r1, #100	; 0x64
}
 8008b2c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	tmc4671_writeInt(motor, address, registerValue);
 8008b30:	f7ff bf46 	b.w	80089c0 <tmc4671_writeInt>

08008b34 <tmc4671_getTargetTorque_mA>:

int32_t tmc4671_getTargetTorque_mA(uint8_t motor, uint16_t torqueMeasurementFactor)
{
 8008b34:	b570      	push	{r4, r5, r6, lr}
 8008b36:	460c      	mov	r4, r1
	uint32_t lastIndex = tmc4671_readInt(motor, TMC4671_INTERIM_ADDR);
 8008b38:	216f      	movs	r1, #111	; 0x6f
{
 8008b3a:	4605      	mov	r5, r0
	uint32_t lastIndex = tmc4671_readInt(motor, TMC4671_INTERIM_ADDR);
 8008b3c:	f7ff ff1a 	bl	8008974 <tmc4671_readInt>
	tmc4671_writeInt(motor, TMC4671_INTERIM_ADDR, 0);
 8008b40:	2200      	movs	r2, #0
	uint32_t lastIndex = tmc4671_readInt(motor, TMC4671_INTERIM_ADDR);
 8008b42:	4606      	mov	r6, r0
	tmc4671_writeInt(motor, TMC4671_INTERIM_ADDR, 0);
 8008b44:	216f      	movs	r1, #111	; 0x6f
 8008b46:	4628      	mov	r0, r5
 8008b48:	f7ff ff3a 	bl	80089c0 <tmc4671_writeInt>
	int32_t value = (int32_t)tmc4671_readInt(motor, TMC4671_INTERIM_DATA);
 8008b4c:	216e      	movs	r1, #110	; 0x6e
 8008b4e:	4628      	mov	r0, r5
 8008b50:	f7ff ff10 	bl	8008974 <tmc4671_readInt>
 8008b54:	4603      	mov	r3, r0
	tmc4671_writeInt(motor, TMC4671_INTERIM_ADDR, lastIndex);
 8008b56:	4628      	mov	r0, r5
	int32_t value = (int32_t)tmc4671_readInt(motor, TMC4671_INTERIM_DATA);
 8008b58:	461d      	mov	r5, r3
	tmc4671_writeInt(motor, TMC4671_INTERIM_ADDR, lastIndex);
 8008b5a:	216f      	movs	r1, #111	; 0x6f
 8008b5c:	4632      	mov	r2, r6
 8008b5e:	f7ff ff2f 	bl	80089c0 <tmc4671_writeInt>
	return (tmc4671_getTargetTorque_raw(motor) * (int32_t) torqueMeasurementFactor) / 256;
 8008b62:	fb05 f004 	mul.w	r0, r5, r4
 8008b66:	2800      	cmp	r0, #0
 8008b68:	bfb8      	it	lt
 8008b6a:	30ff      	addlt	r0, #255	; 0xff
}
 8008b6c:	1200      	asrs	r0, r0, #8
 8008b6e:	bd70      	pop	{r4, r5, r6, pc}

08008b70 <tmc4671_getActualTorque_mA>:

int32_t tmc4671_getActualTorque_mA(uint8_t motor, uint16_t torqueMeasurementFactor)
{
 8008b70:	b510      	push	{r4, lr}
 8008b72:	460c      	mov	r4, r1
	int32_t registerValue = tmc4671_readInt(motor, address);
 8008b74:	2169      	movs	r1, #105	; 0x69
 8008b76:	f7ff fefd 	bl	8008974 <tmc4671_readInt>
	return (int16_t) tmc4671_readRegister16BitValue(motor, TMC4671_PID_TORQUE_FLUX_ACTUAL, BIT_16_TO_31);
 8008b7a:	1400      	asrs	r0, r0, #16
	return (tmc4671_getActualTorque_raw(motor) * (int32_t) torqueMeasurementFactor) / 256;
 8008b7c:	fb04 f000 	mul.w	r0, r4, r0
 8008b80:	2800      	cmp	r0, #0
 8008b82:	bfb8      	it	lt
 8008b84:	30ff      	addlt	r0, #255	; 0xff
}
 8008b86:	1200      	asrs	r0, r0, #8
 8008b88:	bd10      	pop	{r4, pc}
 8008b8a:	bf00      	nop

08008b8c <tmc4671_getTargetTorqueFluxSum_mA>:

int32_t tmc4671_getTargetTorqueFluxSum_mA(uint8_t motor, uint16_t torqueMeasurementFactor)
{
 8008b8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b8e:	460e      	mov	r6, r1
	// remember last set index
	uint32_t lastIndex = tmc4671_readInt(motor, TMC4671_INTERIM_ADDR);
 8008b90:	216f      	movs	r1, #111	; 0x6f
{
 8008b92:	4605      	mov	r5, r0
	uint32_t lastIndex = tmc4671_readInt(motor, TMC4671_INTERIM_ADDR);
 8008b94:	f7ff feee 	bl	8008974 <tmc4671_readInt>

	// get target torque value
	tmc4671_writeInt(motor, TMC4671_INTERIM_ADDR, 0);
 8008b98:	2200      	movs	r2, #0
	uint32_t lastIndex = tmc4671_readInt(motor, TMC4671_INTERIM_ADDR);
 8008b9a:	4607      	mov	r7, r0
	tmc4671_writeInt(motor, TMC4671_INTERIM_ADDR, 0);
 8008b9c:	216f      	movs	r1, #111	; 0x6f
 8008b9e:	4628      	mov	r0, r5
 8008ba0:	f7ff ff0e 	bl	80089c0 <tmc4671_writeInt>
	int32_t torque = (int32_t) tmc4671_readInt(motor, TMC4671_INTERIM_DATA);
 8008ba4:	216e      	movs	r1, #110	; 0x6e
 8008ba6:	4628      	mov	r0, r5
 8008ba8:	f7ff fee4 	bl	8008974 <tmc4671_readInt>

	// get target flux value
	tmc4671_writeInt(motor, TMC4671_INTERIM_ADDR, 1);
 8008bac:	2201      	movs	r2, #1
	int32_t torque = (int32_t) tmc4671_readInt(motor, TMC4671_INTERIM_DATA);
 8008bae:	4604      	mov	r4, r0
	tmc4671_writeInt(motor, TMC4671_INTERIM_ADDR, 1);
 8008bb0:	216f      	movs	r1, #111	; 0x6f
 8008bb2:	4628      	mov	r0, r5
 8008bb4:	f7ff ff04 	bl	80089c0 <tmc4671_writeInt>
	int32_t flux = (int32_t) tmc4671_readInt(motor, TMC4671_INTERIM_DATA);
 8008bb8:	216e      	movs	r1, #110	; 0x6e
 8008bba:	4628      	mov	r0, r5
 8008bbc:	f7ff feda 	bl	8008974 <tmc4671_readInt>
 8008bc0:	4603      	mov	r3, r0

	// reset last set index
	tmc4671_writeInt(motor, TMC4671_INTERIM_ADDR, lastIndex);
 8008bc2:	4628      	mov	r0, r5
	int32_t flux = (int32_t) tmc4671_readInt(motor, TMC4671_INTERIM_DATA);
 8008bc4:	461d      	mov	r5, r3
	tmc4671_writeInt(motor, TMC4671_INTERIM_ADDR, lastIndex);
 8008bc6:	463a      	mov	r2, r7
 8008bc8:	216f      	movs	r1, #111	; 0x6f
 8008bca:	f7ff fef9 	bl	80089c0 <tmc4671_writeInt>

	return (((int32_t)flux+(int32_t)torque) * (int32_t)torqueMeasurementFactor) / 256;
 8008bce:	1960      	adds	r0, r4, r5
 8008bd0:	fb06 f000 	mul.w	r0, r6, r0
 8008bd4:	2800      	cmp	r0, #0
 8008bd6:	bfb8      	it	lt
 8008bd8:	30ff      	addlt	r0, #255	; 0xff
}
 8008bda:	1200      	asrs	r0, r0, #8
 8008bdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008bde:	bf00      	nop

08008be0 <tmc4671_getActualTorqueFluxSum_mA>:

int32_t tmc4671_getActualTorqueFluxSum_mA(uint8_t motor, uint16_t torqueMeasurementFactor)
{
 8008be0:	b510      	push	{r4, lr}
 8008be2:	460c      	mov	r4, r1
	int32_t registerValue = tmc4671_readInt(motor, TMC4671_PID_TORQUE_FLUX_ACTUAL);
 8008be4:	2169      	movs	r1, #105	; 0x69
 8008be6:	f7ff fec5 	bl	8008974 <tmc4671_readInt>
	int16_t flux = (registerValue & 0xFFFF);
	int16_t torque = ((registerValue >> 16) & 0xFFFF);
	return (((int32_t)flux+(int32_t)torque) * (int32_t)torqueMeasurementFactor) / 256;
 8008bea:	b203      	sxth	r3, r0
 8008bec:	eb03 4020 	add.w	r0, r3, r0, asr #16
 8008bf0:	fb04 f000 	mul.w	r0, r4, r0
 8008bf4:	2800      	cmp	r0, #0
 8008bf6:	bfb8      	it	lt
 8008bf8:	30ff      	addlt	r0, #255	; 0xff
}
 8008bfa:	1200      	asrs	r0, r0, #8
 8008bfc:	bd10      	pop	{r4, pc}
 8008bfe:	bf00      	nop

08008c00 <tmc4671_getActualRampTorque_mA>:
{
	// no ramp implemented
	UNUSED(motor);
	UNUSED(torqueMeasurementFactor);
	return 0;
}
 8008c00:	2000      	movs	r0, #0
 8008c02:	4770      	bx	lr

08008c04 <tmc4671_setTargetFlux_raw>:

void tmc4671_setTargetFlux_raw(uint8_t motor, int32_t targetFlux)
{
 8008c04:	b538      	push	{r3, r4, r5, lr}
 8008c06:	460c      	mov	r4, r1
	int32_t registerValue = tmc4671_readInt(motor, address);
 8008c08:	2164      	movs	r1, #100	; 0x64
{
 8008c0a:	4605      	mov	r5, r0
	int32_t registerValue = tmc4671_readInt(motor, address);
 8008c0c:	f7ff feb2 	bl	8008974 <tmc4671_readInt>
 8008c10:	4603      	mov	r3, r0
		registerValue &= 0xFFFF0000;
 8008c12:	0c1b      	lsrs	r3, r3, #16
		registerValue |= value;
 8008c14:	b2a2      	uxth	r2, r4
		registerValue &= 0xFFFF0000;
 8008c16:	041b      	lsls	r3, r3, #16
	tmc4671_writeInt(motor, address, registerValue);
 8008c18:	4628      	mov	r0, r5
 8008c1a:	431a      	orrs	r2, r3
 8008c1c:	2164      	movs	r1, #100	; 0x64
	// do not change the MOTION_MODE here! target flux can also be used during velocity and position modes
	tmc4671_writeRegister16BitValue(motor, TMC4671_PID_TORQUE_FLUX_TARGET, BIT_0_TO_15, targetFlux);
}
 8008c1e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	tmc4671_writeInt(motor, address, registerValue);
 8008c22:	f7ff becd 	b.w	80089c0 <tmc4671_writeInt>
 8008c26:	bf00      	nop

08008c28 <tmc4671_getTargetFlux_raw>:

int32_t tmc4671_getTargetFlux_raw(uint8_t motor)
{
 8008c28:	b538      	push	{r3, r4, r5, lr}
	// remember last set index
	uint32_t lastIndex = tmc4671_readInt(motor, TMC4671_INTERIM_ADDR);
 8008c2a:	216f      	movs	r1, #111	; 0x6f
{
 8008c2c:	4604      	mov	r4, r0
	uint32_t lastIndex = tmc4671_readInt(motor, TMC4671_INTERIM_ADDR);
 8008c2e:	f7ff fea1 	bl	8008974 <tmc4671_readInt>

	// get value
	tmc4671_writeInt(motor, TMC4671_INTERIM_ADDR, 1);
 8008c32:	2201      	movs	r2, #1
	uint32_t lastIndex = tmc4671_readInt(motor, TMC4671_INTERIM_ADDR);
 8008c34:	4605      	mov	r5, r0
	tmc4671_writeInt(motor, TMC4671_INTERIM_ADDR, 1);
 8008c36:	216f      	movs	r1, #111	; 0x6f
 8008c38:	4620      	mov	r0, r4
 8008c3a:	f7ff fec1 	bl	80089c0 <tmc4671_writeInt>
	int32_t value = (int32_t) tmc4671_readInt(motor, TMC4671_INTERIM_DATA);
 8008c3e:	216e      	movs	r1, #110	; 0x6e
 8008c40:	4620      	mov	r0, r4
 8008c42:	f7ff fe97 	bl	8008974 <tmc4671_readInt>
 8008c46:	4603      	mov	r3, r0

	// reset last set index
	tmc4671_writeInt(motor, TMC4671_INTERIM_ADDR, lastIndex);
 8008c48:	4620      	mov	r0, r4
	int32_t value = (int32_t) tmc4671_readInt(motor, TMC4671_INTERIM_DATA);
 8008c4a:	461c      	mov	r4, r3
	tmc4671_writeInt(motor, TMC4671_INTERIM_ADDR, lastIndex);
 8008c4c:	216f      	movs	r1, #111	; 0x6f
 8008c4e:	462a      	mov	r2, r5
 8008c50:	f7ff feb6 	bl	80089c0 <tmc4671_writeInt>
	return value;
}
 8008c54:	4620      	mov	r0, r4
 8008c56:	bd38      	pop	{r3, r4, r5, pc}

08008c58 <tmc4671_getActualFlux_raw>:
	int32_t registerValue = tmc4671_readInt(motor, address);
 8008c58:	2169      	movs	r1, #105	; 0x69

int32_t tmc4671_getActualFlux_raw(uint8_t motor)
{
 8008c5a:	b508      	push	{r3, lr}
	int32_t registerValue = tmc4671_readInt(motor, address);
 8008c5c:	f7ff fe8a 	bl	8008974 <tmc4671_readInt>
	return (int16_t) tmc4671_readRegister16BitValue(motor, TMC4671_PID_TORQUE_FLUX_ACTUAL, BIT_0_TO_15);
}
 8008c60:	b200      	sxth	r0, r0
 8008c62:	bd08      	pop	{r3, pc}

08008c64 <tmc4671_setTargetFlux_mA>:

void tmc4671_setTargetFlux_mA(uint8_t motor, uint16_t torqueMeasurementFactor, int32_t targetFlux)
{
 8008c64:	b538      	push	{r3, r4, r5, lr}
 8008c66:	460c      	mov	r4, r1
	// do not change the MOTION_MODE here! target flux can also be used during velocity and position modes
	tmc4671_writeRegister16BitValue(motor, TMC4671_PID_TORQUE_FLUX_TARGET, BIT_0_TO_15, (targetFlux * 256) / (int32_t) torqueMeasurementFactor);
 8008c68:	0212      	lsls	r2, r2, #8
	int32_t registerValue = tmc4671_readInt(motor, address);
 8008c6a:	2164      	movs	r1, #100	; 0x64
{
 8008c6c:	4605      	mov	r5, r0
	tmc4671_writeRegister16BitValue(motor, TMC4671_PID_TORQUE_FLUX_TARGET, BIT_0_TO_15, (targetFlux * 256) / (int32_t) torqueMeasurementFactor);
 8008c6e:	fb92 f4f4 	sdiv	r4, r2, r4
	int32_t registerValue = tmc4671_readInt(motor, address);
 8008c72:	f7ff fe7f 	bl	8008974 <tmc4671_readInt>
 8008c76:	4602      	mov	r2, r0
		registerValue &= 0xFFFF0000;
 8008c78:	0c12      	lsrs	r2, r2, #16
		registerValue |= value;
 8008c7a:	b2a4      	uxth	r4, r4
		registerValue &= 0xFFFF0000;
 8008c7c:	0412      	lsls	r2, r2, #16
	tmc4671_writeInt(motor, address, registerValue);
 8008c7e:	4628      	mov	r0, r5
 8008c80:	4322      	orrs	r2, r4
 8008c82:	2164      	movs	r1, #100	; 0x64
}
 8008c84:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	tmc4671_writeInt(motor, address, registerValue);
 8008c88:	f7ff be9a 	b.w	80089c0 <tmc4671_writeInt>

08008c8c <tmc4671_getTargetFlux_mA>:

int32_t tmc4671_getTargetFlux_mA(uint8_t motor, uint16_t torqueMeasurementFactor)
{
 8008c8c:	b570      	push	{r4, r5, r6, lr}
 8008c8e:	460c      	mov	r4, r1
	uint32_t lastIndex = tmc4671_readInt(motor, TMC4671_INTERIM_ADDR);
 8008c90:	216f      	movs	r1, #111	; 0x6f
{
 8008c92:	4605      	mov	r5, r0
	uint32_t lastIndex = tmc4671_readInt(motor, TMC4671_INTERIM_ADDR);
 8008c94:	f7ff fe6e 	bl	8008974 <tmc4671_readInt>
	tmc4671_writeInt(motor, TMC4671_INTERIM_ADDR, 1);
 8008c98:	2201      	movs	r2, #1
	uint32_t lastIndex = tmc4671_readInt(motor, TMC4671_INTERIM_ADDR);
 8008c9a:	4606      	mov	r6, r0
	tmc4671_writeInt(motor, TMC4671_INTERIM_ADDR, 1);
 8008c9c:	216f      	movs	r1, #111	; 0x6f
 8008c9e:	4628      	mov	r0, r5
 8008ca0:	f7ff fe8e 	bl	80089c0 <tmc4671_writeInt>
	int32_t value = (int32_t) tmc4671_readInt(motor, TMC4671_INTERIM_DATA);
 8008ca4:	216e      	movs	r1, #110	; 0x6e
 8008ca6:	4628      	mov	r0, r5
 8008ca8:	f7ff fe64 	bl	8008974 <tmc4671_readInt>
 8008cac:	4603      	mov	r3, r0
	tmc4671_writeInt(motor, TMC4671_INTERIM_ADDR, lastIndex);
 8008cae:	4628      	mov	r0, r5
	int32_t value = (int32_t) tmc4671_readInt(motor, TMC4671_INTERIM_DATA);
 8008cb0:	461d      	mov	r5, r3
	tmc4671_writeInt(motor, TMC4671_INTERIM_ADDR, lastIndex);
 8008cb2:	216f      	movs	r1, #111	; 0x6f
 8008cb4:	4632      	mov	r2, r6
 8008cb6:	f7ff fe83 	bl	80089c0 <tmc4671_writeInt>
	return (tmc4671_getTargetFlux_raw(motor) * (int32_t) torqueMeasurementFactor) / 256;
 8008cba:	fb05 f004 	mul.w	r0, r5, r4
 8008cbe:	2800      	cmp	r0, #0
 8008cc0:	bfb8      	it	lt
 8008cc2:	30ff      	addlt	r0, #255	; 0xff
}
 8008cc4:	1200      	asrs	r0, r0, #8
 8008cc6:	bd70      	pop	{r4, r5, r6, pc}

08008cc8 <tmc4671_getActualFlux_mA>:

int32_t tmc4671_getActualFlux_mA(uint8_t motor, uint16_t torqueMeasurementFactor)
{
 8008cc8:	b510      	push	{r4, lr}
 8008cca:	460c      	mov	r4, r1
	int32_t registerValue = tmc4671_readInt(motor, address);
 8008ccc:	2169      	movs	r1, #105	; 0x69
 8008cce:	f7ff fe51 	bl	8008974 <tmc4671_readInt>
	return (int16_t) tmc4671_readRegister16BitValue(motor, TMC4671_PID_TORQUE_FLUX_ACTUAL, BIT_0_TO_15);
 8008cd2:	b200      	sxth	r0, r0
	return (tmc4671_getActualFlux_raw(motor) * (int32_t) torqueMeasurementFactor) / 256;
 8008cd4:	fb04 f000 	mul.w	r0, r4, r0
 8008cd8:	2800      	cmp	r0, #0
 8008cda:	bfb8      	it	lt
 8008cdc:	30ff      	addlt	r0, #255	; 0xff
}
 8008cde:	1200      	asrs	r0, r0, #8
 8008ce0:	bd10      	pop	{r4, pc}
 8008ce2:	bf00      	nop

08008ce4 <tmc4671_setTorqueFluxLimit_mA>:

void tmc4671_setTorqueFluxLimit_mA(uint8_t motor, uint16_t torqueMeasurementFactor, int32_t max)
{
 8008ce4:	b538      	push	{r3, r4, r5, lr}
 8008ce6:	460c      	mov	r4, r1
	tmc4671_writeRegister16BitValue(motor, TMC4671_PID_TORQUE_FLUX_LIMITS, BIT_0_TO_15, (max * 256) / (int32_t) torqueMeasurementFactor);
 8008ce8:	0212      	lsls	r2, r2, #8
	int32_t registerValue = tmc4671_readInt(motor, address);
 8008cea:	215e      	movs	r1, #94	; 0x5e
{
 8008cec:	4605      	mov	r5, r0
	tmc4671_writeRegister16BitValue(motor, TMC4671_PID_TORQUE_FLUX_LIMITS, BIT_0_TO_15, (max * 256) / (int32_t) torqueMeasurementFactor);
 8008cee:	fb92 f4f4 	sdiv	r4, r2, r4
	int32_t registerValue = tmc4671_readInt(motor, address);
 8008cf2:	f7ff fe3f 	bl	8008974 <tmc4671_readInt>
 8008cf6:	4602      	mov	r2, r0
		registerValue &= 0xFFFF0000;
 8008cf8:	0c12      	lsrs	r2, r2, #16
		registerValue |= value;
 8008cfa:	b2a4      	uxth	r4, r4
		registerValue &= 0xFFFF0000;
 8008cfc:	0412      	lsls	r2, r2, #16
	tmc4671_writeInt(motor, address, registerValue);
 8008cfe:	4628      	mov	r0, r5
 8008d00:	4322      	orrs	r2, r4
 8008d02:	215e      	movs	r1, #94	; 0x5e
}
 8008d04:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	tmc4671_writeInt(motor, address, registerValue);
 8008d08:	f7ff be5a 	b.w	80089c0 <tmc4671_writeInt>

08008d0c <tmc4671_getTorqueFluxLimit_mA>:

int32_t tmc4671_getTorqueFluxLimit_mA(uint8_t motor, uint16_t torqueMeasurementFactor)
{
 8008d0c:	b510      	push	{r4, lr}
 8008d0e:	460c      	mov	r4, r1
	int32_t registerValue = tmc4671_readInt(motor, address);
 8008d10:	215e      	movs	r1, #94	; 0x5e
 8008d12:	f7ff fe2f 	bl	8008974 <tmc4671_readInt>
	return ((int32_t) tmc4671_readRegister16BitValue(motor, TMC4671_PID_TORQUE_FLUX_LIMITS, BIT_0_TO_15) * (int32_t) torqueMeasurementFactor) / 256;
 8008d16:	b280      	uxth	r0, r0
 8008d18:	fb04 f000 	mul.w	r0, r4, r0
}
 8008d1c:	1200      	asrs	r0, r0, #8
 8008d1e:	bd10      	pop	{r4, pc}

08008d20 <tmc4671_setTargetVelocity>:

void tmc4671_setTargetVelocity(uint8_t motor, int32_t targetVelocity)
{
 8008d20:	b538      	push	{r3, r4, r5, lr}
 8008d22:	460d      	mov	r5, r1
	uint32_t actualModeRegister = tmc4671_readInt(motor, TMC4671_MODE_RAMP_MODE_MOTION);
 8008d24:	2163      	movs	r1, #99	; 0x63
{
 8008d26:	4604      	mov	r4, r0
	uint32_t actualModeRegister = tmc4671_readInt(motor, TMC4671_MODE_RAMP_MODE_MOTION);
 8008d28:	f7ff fe24 	bl	8008974 <tmc4671_readInt>
 8008d2c:	4602      	mov	r2, r0
	actualModeRegister &= 0xFFFFFF00;
 8008d2e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
	tmc4671_writeInt(motor, TMC4671_MODE_RAMP_MODE_MOTION, actualModeRegister);
 8008d32:	4620      	mov	r0, r4
 8008d34:	2163      	movs	r1, #99	; 0x63
 8008d36:	f042 0202 	orr.w	r2, r2, #2
 8008d3a:	f7ff fe41 	bl	80089c0 <tmc4671_writeInt>
	tmc4671_switchToMotionMode(motor, TMC4671_MOTION_MODE_VELOCITY);
	tmc4671_writeInt(motor, TMC4671_PID_VELOCITY_TARGET, targetVelocity);
 8008d3e:	462a      	mov	r2, r5
 8008d40:	4620      	mov	r0, r4
}
 8008d42:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	tmc4671_writeInt(motor, TMC4671_PID_VELOCITY_TARGET, targetVelocity);
 8008d46:	2166      	movs	r1, #102	; 0x66
 8008d48:	f7ff be3a 	b.w	80089c0 <tmc4671_writeInt>

08008d4c <tmc4671_getTargetVelocity>:

int32_t tmc4671_getTargetVelocity(uint8_t motor)
{
	return (int32_t) tmc4671_readInt(motor, TMC4671_PID_VELOCITY_TARGET);
 8008d4c:	2166      	movs	r1, #102	; 0x66
 8008d4e:	f7ff be11 	b.w	8008974 <tmc4671_readInt>
 8008d52:	bf00      	nop

08008d54 <tmc4671_getActualVelocity>:
}

int32_t tmc4671_getActualVelocity(uint8_t motor)
{
	return (int32_t) tmc4671_readInt(motor, TMC4671_PID_VELOCITY_ACTUAL);
 8008d54:	216a      	movs	r1, #106	; 0x6a
 8008d56:	f7ff be0d 	b.w	8008974 <tmc4671_readInt>
 8008d5a:	bf00      	nop

08008d5c <tmc4671_getActualRampVelocity>:
 8008d5c:	2000      	movs	r0, #0
 8008d5e:	4770      	bx	lr

08008d60 <tmc4671_setAbsolutTargetPosition>:
	// no ramp implemented
	return 0;
}

void tmc4671_setAbsolutTargetPosition(uint8_t motor, int32_t targetPosition)
{
 8008d60:	b538      	push	{r3, r4, r5, lr}
 8008d62:	460d      	mov	r5, r1
	uint32_t actualModeRegister = tmc4671_readInt(motor, TMC4671_MODE_RAMP_MODE_MOTION);
 8008d64:	2163      	movs	r1, #99	; 0x63
{
 8008d66:	4604      	mov	r4, r0
	uint32_t actualModeRegister = tmc4671_readInt(motor, TMC4671_MODE_RAMP_MODE_MOTION);
 8008d68:	f7ff fe04 	bl	8008974 <tmc4671_readInt>
 8008d6c:	4602      	mov	r2, r0
	actualModeRegister &= 0xFFFFFF00;
 8008d6e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
	tmc4671_writeInt(motor, TMC4671_MODE_RAMP_MODE_MOTION, actualModeRegister);
 8008d72:	4620      	mov	r0, r4
 8008d74:	2163      	movs	r1, #99	; 0x63
 8008d76:	f042 0203 	orr.w	r2, r2, #3
 8008d7a:	f7ff fe21 	bl	80089c0 <tmc4671_writeInt>
	tmc4671_switchToMotionMode(motor, TMC4671_MOTION_MODE_POSITION);
	tmc4671_writeInt(motor, TMC4671_PID_POSITION_TARGET, targetPosition);
 8008d7e:	462a      	mov	r2, r5
 8008d80:	4620      	mov	r0, r4
}
 8008d82:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	tmc4671_writeInt(motor, TMC4671_PID_POSITION_TARGET, targetPosition);
 8008d86:	2168      	movs	r1, #104	; 0x68
 8008d88:	f7ff be1a 	b.w	80089c0 <tmc4671_writeInt>

08008d8c <tmc4671_setRelativeTargetPosition>:

void tmc4671_setRelativeTargetPosition(uint8_t motor, int32_t relativePosition)
{
 8008d8c:	b538      	push	{r3, r4, r5, lr}
 8008d8e:	460d      	mov	r5, r1
	uint32_t actualModeRegister = tmc4671_readInt(motor, TMC4671_MODE_RAMP_MODE_MOTION);
 8008d90:	2163      	movs	r1, #99	; 0x63
{
 8008d92:	4604      	mov	r4, r0
	uint32_t actualModeRegister = tmc4671_readInt(motor, TMC4671_MODE_RAMP_MODE_MOTION);
 8008d94:	f7ff fdee 	bl	8008974 <tmc4671_readInt>
 8008d98:	4602      	mov	r2, r0
	actualModeRegister &= 0xFFFFFF00;
 8008d9a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
	tmc4671_writeInt(motor, TMC4671_MODE_RAMP_MODE_MOTION, actualModeRegister);
 8008d9e:	4620      	mov	r0, r4
 8008da0:	f042 0203 	orr.w	r2, r2, #3
 8008da4:	2163      	movs	r1, #99	; 0x63
 8008da6:	f7ff fe0b 	bl	80089c0 <tmc4671_writeInt>
	tmc4671_switchToMotionMode(motor, TMC4671_MOTION_MODE_POSITION);
	// determine actual position and add relative position ticks
	tmc4671_writeInt(motor, TMC4671_PID_POSITION_TARGET, (int32_t) tmc4671_readInt(motor, TMC4671_PID_POSITION_ACTUAL) + relativePosition);
 8008daa:	216b      	movs	r1, #107	; 0x6b
 8008dac:	4620      	mov	r0, r4
 8008dae:	f7ff fde1 	bl	8008974 <tmc4671_readInt>
 8008db2:	4602      	mov	r2, r0
 8008db4:	2168      	movs	r1, #104	; 0x68
 8008db6:	4620      	mov	r0, r4
 8008db8:	442a      	add	r2, r5
}
 8008dba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	tmc4671_writeInt(motor, TMC4671_PID_POSITION_TARGET, (int32_t) tmc4671_readInt(motor, TMC4671_PID_POSITION_ACTUAL) + relativePosition);
 8008dbe:	f7ff bdff 	b.w	80089c0 <tmc4671_writeInt>
 8008dc2:	bf00      	nop

08008dc4 <tmc4671_getTargetPosition>:

int32_t tmc4671_getTargetPosition(uint8_t motor)
{
	return (int32_t) tmc4671_readInt(motor, TMC4671_PID_POSITION_TARGET);
 8008dc4:	2168      	movs	r1, #104	; 0x68
 8008dc6:	f7ff bdd5 	b.w	8008974 <tmc4671_readInt>
 8008dca:	bf00      	nop

08008dcc <tmc4671_setActualPosition>:
}

void tmc4671_setActualPosition(uint8_t motor, int32_t actualPosition)
{
 8008dcc:	460a      	mov	r2, r1
	tmc4671_writeInt(motor, TMC4671_PID_POSITION_ACTUAL, actualPosition);
 8008dce:	216b      	movs	r1, #107	; 0x6b
 8008dd0:	f7ff bdf6 	b.w	80089c0 <tmc4671_writeInt>

08008dd4 <tmc4671_getActualPosition>:
}

int32_t tmc4671_getActualPosition(uint8_t motor)
{
	return (int32_t) tmc4671_readInt(motor, TMC4671_PID_POSITION_ACTUAL);
 8008dd4:	216b      	movs	r1, #107	; 0x6b
 8008dd6:	f7ff bdcd 	b.w	8008974 <tmc4671_readInt>
 8008dda:	bf00      	nop

08008ddc <tmc4671_getActualRampPosition>:
 8008ddc:	2000      	movs	r0, #0
 8008dde:	4770      	bx	lr

08008de0 <tmc4671_doEncoderInitializationMode0>:
	return 0;
}

// encoder initialization
void tmc4671_doEncoderInitializationMode0(uint8_t motor, uint8_t *initState, uint16_t initWaitTime, uint16_t *actualInitWaitTime, uint16_t startVoltage)
{
 8008de0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	static uint16_t last_Phi_E_Selection = 0;
	static uint32_t last_UQ_UD_EXT = 0;
	static int16_t last_PHI_E_EXT = 0;

	switch (*initState)
 8008de4:	780d      	ldrb	r5, [r1, #0]
{
 8008de6:	460e      	mov	r6, r1
	switch (*initState)
 8008de8:	2d01      	cmp	r5, #1
{
 8008dea:	4604      	mov	r4, r0
 8008dec:	f8bd 7018 	ldrh.w	r7, [sp, #24]
	switch (*initState)
 8008df0:	d007      	beq.n	8008e02 <tmc4671_doEncoderInitializationMode0+0x22>
 8008df2:	2d02      	cmp	r5, #2
 8008df4:	d056      	beq.n	8008ea4 <tmc4671_doEncoderInitializationMode0+0xc4>
 8008df6:	2d00      	cmp	r5, #0
 8008df8:	d051      	beq.n	8008e9e <tmc4671_doEncoderInitializationMode0+0xbe>
		break;
	case STATE_ESTIMATE_OFFSET:
		// you can do offset estimation here (wait for N-Channel if available and save encoder value)

		// go to ready state
		*initState = 0;
 8008dfa:	2300      	movs	r3, #0
 8008dfc:	700b      	strb	r3, [r1, #0]
		break;
	default:
		*initState = 0;
		break;
	}
}
 8008dfe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	int32_t registerValue = tmc4671_readInt(motor, address);
 8008e02:	2152      	movs	r1, #82	; 0x52
 8008e04:	f7ff fdb6 	bl	8008974 <tmc4671_readInt>
 8008e08:	4603      	mov	r3, r0
		last_Phi_E_Selection = (uint16_t) tmc4671_readRegister16BitValue(motor, TMC4671_PHI_E_SELECTION, BIT_0_TO_15);
 8008e0a:	f8df 80f8 	ldr.w	r8, [pc, #248]	; 8008f04 <tmc4671_doEncoderInitializationMode0+0x124>
		last_UQ_UD_EXT = (uint32_t) tmc4671_readInt(motor, TMC4671_UQ_UD_EXT);
 8008e0e:	2124      	movs	r1, #36	; 0x24
 8008e10:	4620      	mov	r0, r4
		return (registerValue & 0xFFFF);
 8008e12:	f8a8 3000 	strh.w	r3, [r8]
		last_UQ_UD_EXT = (uint32_t) tmc4671_readInt(motor, TMC4671_UQ_UD_EXT);
 8008e16:	f7ff fdad 	bl	8008974 <tmc4671_readInt>
	int32_t registerValue = tmc4671_readInt(motor, address);
 8008e1a:	211c      	movs	r1, #28
		last_UQ_UD_EXT = (uint32_t) tmc4671_readInt(motor, TMC4671_UQ_UD_EXT);
 8008e1c:	f8c8 0004 	str.w	r0, [r8, #4]
	int32_t registerValue = tmc4671_readInt(motor, address);
 8008e20:	4620      	mov	r0, r4
 8008e22:	f7ff fda7 	bl	8008974 <tmc4671_readInt>
	int32_t registerValue = tmc4671_readInt(motor, address);
 8008e26:	2129      	movs	r1, #41	; 0x29
		last_PHI_E_EXT = (int16_t) tmc4671_readRegister16BitValue(motor, TMC4671_PHI_E_EXT, BIT_0_TO_15);
 8008e28:	f8a8 0008 	strh.w	r0, [r8, #8]
	int32_t registerValue = tmc4671_readInt(motor, address);
 8008e2c:	4620      	mov	r0, r4
 8008e2e:	f7ff fda1 	bl	8008974 <tmc4671_readInt>
 8008e32:	4602      	mov	r2, r0
	tmc4671_writeInt(motor, address, registerValue);
 8008e34:	2129      	movs	r1, #41	; 0x29
 8008e36:	b292      	uxth	r2, r2
 8008e38:	4620      	mov	r0, r4
 8008e3a:	f7ff fdc1 	bl	80089c0 <tmc4671_writeInt>
	int32_t registerValue = tmc4671_readInt(motor, address);
 8008e3e:	2152      	movs	r1, #82	; 0x52
 8008e40:	4620      	mov	r0, r4
 8008e42:	f7ff fd97 	bl	8008974 <tmc4671_readInt>
 8008e46:	4602      	mov	r2, r0
		registerValue &= 0xFFFF0000;
 8008e48:	4d2f      	ldr	r5, [pc, #188]	; (8008f08 <tmc4671_doEncoderInitializationMode0+0x128>)
	tmc4671_writeInt(motor, address, registerValue);
 8008e4a:	2152      	movs	r1, #82	; 0x52
		registerValue &= 0xFFFF0000;
 8008e4c:	402a      	ands	r2, r5
	tmc4671_writeInt(motor, address, registerValue);
 8008e4e:	f042 0201 	orr.w	r2, r2, #1
 8008e52:	4620      	mov	r0, r4
 8008e54:	f7ff fdb4 	bl	80089c0 <tmc4671_writeInt>
	int32_t registerValue = tmc4671_readInt(motor, address);
 8008e58:	2124      	movs	r1, #36	; 0x24
 8008e5a:	4620      	mov	r0, r4
 8008e5c:	f7ff fd8a 	bl	8008974 <tmc4671_readInt>
 8008e60:	4602      	mov	r2, r0
	tmc4671_writeInt(motor, address, registerValue);
 8008e62:	2124      	movs	r1, #36	; 0x24
 8008e64:	b292      	uxth	r2, r2
 8008e66:	4620      	mov	r0, r4
 8008e68:	f7ff fdaa 	bl	80089c0 <tmc4671_writeInt>
	int32_t registerValue = tmc4671_readInt(motor, address);
 8008e6c:	2124      	movs	r1, #36	; 0x24
 8008e6e:	4620      	mov	r0, r4
 8008e70:	f7ff fd80 	bl	8008974 <tmc4671_readInt>
 8008e74:	4602      	mov	r2, r0
		registerValue &= 0xFFFF0000;
 8008e76:	402a      	ands	r2, r5
	tmc4671_writeInt(motor, address, registerValue);
 8008e78:	433a      	orrs	r2, r7
 8008e7a:	2124      	movs	r1, #36	; 0x24
 8008e7c:	4620      	mov	r0, r4
 8008e7e:	f7ff fd9f 	bl	80089c0 <tmc4671_writeInt>
	int32_t registerValue = tmc4671_readInt(motor, address);
 8008e82:	211c      	movs	r1, #28
 8008e84:	4620      	mov	r0, r4
 8008e86:	f7ff fd75 	bl	8008974 <tmc4671_readInt>
 8008e8a:	4602      	mov	r2, r0
	tmc4671_writeInt(motor, address, registerValue);
 8008e8c:	211c      	movs	r1, #28
 8008e8e:	4620      	mov	r0, r4
 8008e90:	402a      	ands	r2, r5
 8008e92:	f7ff fd95 	bl	80089c0 <tmc4671_writeInt>
		*initState = STATE_WAIT_INIT_TIME;
 8008e96:	2302      	movs	r3, #2
 8008e98:	7033      	strb	r3, [r6, #0]
}
 8008e9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		*actualInitWaitTime = 0;
 8008e9e:	801d      	strh	r5, [r3, #0]
}
 8008ea0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		(*actualInitWaitTime)++;
 8008ea4:	8819      	ldrh	r1, [r3, #0]
 8008ea6:	3101      	adds	r1, #1
 8008ea8:	b289      	uxth	r1, r1
		if(*actualInitWaitTime >= initWaitTime)
 8008eaa:	4291      	cmp	r1, r2
		(*actualInitWaitTime)++;
 8008eac:	8019      	strh	r1, [r3, #0]
		if(*actualInitWaitTime >= initWaitTime)
 8008eae:	d3a6      	bcc.n	8008dfe <tmc4671_doEncoderInitializationMode0+0x1e>
			tmc4671_writeInt(motor, TMC4671_UQ_UD_EXT, last_UQ_UD_EXT);
 8008eb0:	4d14      	ldr	r5, [pc, #80]	; (8008f04 <tmc4671_doEncoderInitializationMode0+0x124>)
			tmc4671_writeInt(motor, TMC4671_ABN_DECODER_COUNT, 0);
 8008eb2:	2200      	movs	r2, #0
 8008eb4:	2127      	movs	r1, #39	; 0x27
 8008eb6:	f7ff fd83 	bl	80089c0 <tmc4671_writeInt>
			tmc4671_writeInt(motor, TMC4671_UQ_UD_EXT, last_UQ_UD_EXT);
 8008eba:	686a      	ldr	r2, [r5, #4]
 8008ebc:	2124      	movs	r1, #36	; 0x24
 8008ebe:	4620      	mov	r0, r4
 8008ec0:	f7ff fd7e 	bl	80089c0 <tmc4671_writeInt>
	int32_t registerValue = tmc4671_readInt(motor, address);
 8008ec4:	211c      	movs	r1, #28
 8008ec6:	4620      	mov	r0, r4
			tmc4671_writeRegister16BitValue(motor, TMC4671_PHI_E_EXT, BIT_0_TO_15, last_PHI_E_EXT);
 8008ec8:	f8b5 8008 	ldrh.w	r8, [r5, #8]
	int32_t registerValue = tmc4671_readInt(motor, address);
 8008ecc:	f7ff fd52 	bl	8008974 <tmc4671_readInt>
 8008ed0:	4602      	mov	r2, r0
		registerValue &= 0xFFFF0000;
 8008ed2:	4f0d      	ldr	r7, [pc, #52]	; (8008f08 <tmc4671_doEncoderInitializationMode0+0x128>)
	tmc4671_writeInt(motor, address, registerValue);
 8008ed4:	211c      	movs	r1, #28
		registerValue &= 0xFFFF0000;
 8008ed6:	403a      	ands	r2, r7
	tmc4671_writeInt(motor, address, registerValue);
 8008ed8:	ea48 0202 	orr.w	r2, r8, r2
 8008edc:	4620      	mov	r0, r4
 8008ede:	f7ff fd6f 	bl	80089c0 <tmc4671_writeInt>
	int32_t registerValue = tmc4671_readInt(motor, address);
 8008ee2:	2152      	movs	r1, #82	; 0x52
 8008ee4:	4620      	mov	r0, r4
			tmc4671_writeRegister16BitValue(motor, TMC4671_PHI_E_SELECTION, BIT_0_TO_15, last_Phi_E_Selection);
 8008ee6:	882d      	ldrh	r5, [r5, #0]
	int32_t registerValue = tmc4671_readInt(motor, address);
 8008ee8:	f7ff fd44 	bl	8008974 <tmc4671_readInt>
 8008eec:	4603      	mov	r3, r0
		registerValue &= 0xFFFF0000;
 8008eee:	403b      	ands	r3, r7
	tmc4671_writeInt(motor, address, registerValue);
 8008ef0:	ea45 0203 	orr.w	r2, r5, r3
 8008ef4:	4620      	mov	r0, r4
 8008ef6:	2152      	movs	r1, #82	; 0x52
 8008ef8:	f7ff fd62 	bl	80089c0 <tmc4671_writeInt>
			*initState = STATE_ESTIMATE_OFFSET;
 8008efc:	2303      	movs	r3, #3
 8008efe:	7033      	strb	r3, [r6, #0]
 8008f00:	e77d      	b.n	8008dfe <tmc4671_doEncoderInitializationMode0+0x1e>
 8008f02:	bf00      	nop
 8008f04:	20000614 	.word	0x20000614
 8008f08:	ffff0000 	.word	0xffff0000

08008f0c <tmc4671_getS16CircleDifference>:

int16_t tmc4671_getS16CircleDifference(int16_t newValue, int16_t oldValue)
{
	return (newValue - oldValue);
 8008f0c:	1a40      	subs	r0, r0, r1
}
 8008f0e:	b200      	sxth	r0, r0
 8008f10:	4770      	bx	lr
 8008f12:	bf00      	nop

08008f14 <tmc4671_doEncoderInitializationMode2>:

void tmc4671_doEncoderInitializationMode2(uint8_t motor, uint8_t *initState, uint16_t *actualInitWaitTime)
{
 8008f14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	static int16_t hall_phi_e_old = 0;
	static int16_t hall_phi_e_new = 0;
	static int16_t actual_coarse_offset = 0;

	switch (*initState)
 8008f18:	780b      	ldrb	r3, [r1, #0]
{
 8008f1a:	460d      	mov	r5, r1
	switch (*initState)
 8008f1c:	2b01      	cmp	r3, #1
{
 8008f1e:	4604      	mov	r4, r0
	switch (*initState)
 8008f20:	d006      	beq.n	8008f30 <tmc4671_doEncoderInitializationMode2+0x1c>
 8008f22:	2b02      	cmp	r3, #2
 8008f24:	d03b      	beq.n	8008f9e <tmc4671_doEncoderInitializationMode2+0x8a>
 8008f26:	b3bb      	cbz	r3, 8008f98 <tmc4671_doEncoderInitializationMode2+0x84>
			// go to ready state
			*initState = 0;
		}
		break;
	default:
		*initState = 0;
 8008f28:	2300      	movs	r3, #0
 8008f2a:	700b      	strb	r3, [r1, #0]
		break;
	}
}
 8008f2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		tmc4671_writeInt(motor, TMC4671_HALL_MODE, tmc4671_readInt(motor, TMC4671_HALL_MODE) & 0xFFFFFEFF);
 8008f30:	2133      	movs	r1, #51	; 0x33
 8008f32:	f7ff fd1f 	bl	8008974 <tmc4671_readInt>
 8008f36:	4602      	mov	r2, r0
 8008f38:	2133      	movs	r1, #51	; 0x33
 8008f3a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008f3e:	4620      	mov	r0, r4
 8008f40:	f7ff fd3e 	bl	80089c0 <tmc4671_writeInt>
	int32_t registerValue = tmc4671_readInt(motor, address);
 8008f44:	2129      	movs	r1, #41	; 0x29
 8008f46:	4620      	mov	r0, r4
 8008f48:	f7ff fd14 	bl	8008974 <tmc4671_readInt>
 8008f4c:	4602      	mov	r2, r0
	tmc4671_writeInt(motor, address, registerValue);
 8008f4e:	2129      	movs	r1, #41	; 0x29
 8008f50:	b292      	uxth	r2, r2
 8008f52:	4620      	mov	r0, r4
 8008f54:	f7ff fd34 	bl	80089c0 <tmc4671_writeInt>
	int32_t registerValue = tmc4671_readInt(motor, address);
 8008f58:	2139      	movs	r1, #57	; 0x39
 8008f5a:	4620      	mov	r0, r4
 8008f5c:	f7ff fd0a 	bl	8008974 <tmc4671_readInt>
 8008f60:	4606      	mov	r6, r0
		hall_phi_e_old = (int16_t) tmc4671_readRegister16BitValue(motor, TMC4671_HALL_PHI_E_INTERPOLATED_PHI_E, BIT_0_TO_15);
 8008f62:	4f26      	ldr	r7, [pc, #152]	; (8008ffc <tmc4671_doEncoderInitializationMode2+0xe8>)
	int32_t registerValue = tmc4671_readInt(motor, address);
 8008f64:	212a      	movs	r1, #42	; 0x2a
 8008f66:	4620      	mov	r0, r4
		hall_phi_e_old = (int16_t) tmc4671_readRegister16BitValue(motor, TMC4671_HALL_PHI_E_INTERPOLATED_PHI_E, BIT_0_TO_15);
 8008f68:	817e      	strh	r6, [r7, #10]
	int32_t registerValue = tmc4671_readInt(motor, address);
 8008f6a:	f7ff fd03 	bl	8008974 <tmc4671_readInt>
 8008f6e:	4602      	mov	r2, r0
	return (newValue - oldValue);
 8008f70:	eba6 4612 	sub.w	r6, r6, r2, lsr #16
	int32_t registerValue = tmc4671_readInt(motor, address);
 8008f74:	2129      	movs	r1, #41	; 0x29
	return (newValue - oldValue);
 8008f76:	b2b6      	uxth	r6, r6
	int32_t registerValue = tmc4671_readInt(motor, address);
 8008f78:	4620      	mov	r0, r4
		actual_coarse_offset = tmc4671_getS16CircleDifference(hall_phi_e_old, (int16_t) tmc4671_readRegister16BitValue(motor, TMC4671_ABN_DECODER_PHI_E_PHI_M, BIT_16_TO_31));
 8008f7a:	81be      	strh	r6, [r7, #12]
	int32_t registerValue = tmc4671_readInt(motor, address);
 8008f7c:	f7ff fcfa 	bl	8008974 <tmc4671_readInt>
 8008f80:	4602      	mov	r2, r0
		registerValue &= 0x0000FFFF;
 8008f82:	b292      	uxth	r2, r2
	tmc4671_writeInt(motor, address, registerValue);
 8008f84:	2129      	movs	r1, #41	; 0x29
 8008f86:	4620      	mov	r0, r4
 8008f88:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
 8008f8c:	f7ff fd18 	bl	80089c0 <tmc4671_writeInt>
		*initState = STATE_WAIT_INIT_TIME;
 8008f90:	2302      	movs	r3, #2
 8008f92:	702b      	strb	r3, [r5, #0]
}
 8008f94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		*actualInitWaitTime = 0;
 8008f98:	8013      	strh	r3, [r2, #0]
}
 8008f9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	int32_t registerValue = tmc4671_readInt(motor, address);
 8008f9e:	2139      	movs	r1, #57	; 0x39
 8008fa0:	f7ff fce8 	bl	8008974 <tmc4671_readInt>
		if(hall_phi_e_old != hall_phi_e_new)
 8008fa4:	f8df 8054 	ldr.w	r8, [pc, #84]	; 8008ffc <tmc4671_doEncoderInitializationMode2+0xe8>
 8008fa8:	b202      	sxth	r2, r0
 8008faa:	f9b8 300a 	ldrsh.w	r3, [r8, #10]
	int32_t registerValue = tmc4671_readInt(motor, address);
 8008fae:	4606      	mov	r6, r0
		if(hall_phi_e_old != hall_phi_e_new)
 8008fb0:	429a      	cmp	r2, r3
 8008fb2:	d0bb      	beq.n	8008f2c <tmc4671_doEncoderInitializationMode2+0x18>
	int32_t registerValue = tmc4671_readInt(motor, address);
 8008fb4:	212a      	movs	r1, #42	; 0x2a
 8008fb6:	4620      	mov	r0, r4
	return (newValue - oldValue);
 8008fb8:	b29f      	uxth	r7, r3
	int32_t registerValue = tmc4671_readInt(motor, address);
 8008fba:	f7ff fcdb 	bl	8008974 <tmc4671_readInt>
 8008fbe:	4602      	mov	r2, r0
	return (newValue - oldValue);
 8008fc0:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8008fc4:	1bf6      	subs	r6, r6, r7
			int16_t hall_phi_e_estimated = hall_phi_e_old + tmc4671_getS16CircleDifference(hall_phi_e_new, hall_phi_e_old)/2;
 8008fc6:	b231      	sxth	r1, r6
 8008fc8:	f3c6 36c0 	ubfx	r6, r6, #15, #1
	return (newValue - oldValue);
 8008fcc:	443b      	add	r3, r7
			int16_t hall_phi_e_estimated = hall_phi_e_old + tmc4671_getS16CircleDifference(hall_phi_e_new, hall_phi_e_old)/2;
 8008fce:	440e      	add	r6, r1
	return (newValue - oldValue);
 8008fd0:	eb03 0666 	add.w	r6, r3, r6, asr #1
	int32_t registerValue = tmc4671_readInt(motor, address);
 8008fd4:	2129      	movs	r1, #41	; 0x29
 8008fd6:	4620      	mov	r0, r4
	return (newValue - oldValue);
 8008fd8:	eba6 4612 	sub.w	r6, r6, r2, lsr #16
	int32_t registerValue = tmc4671_readInt(motor, address);
 8008fdc:	f7ff fcca 	bl	8008974 <tmc4671_readInt>
 8008fe0:	4602      	mov	r2, r0
	return (newValue - oldValue);
 8008fe2:	b2b6      	uxth	r6, r6
		registerValue &= 0x0000FFFF;
 8008fe4:	b292      	uxth	r2, r2
	tmc4671_writeInt(motor, address, registerValue);
 8008fe6:	2129      	movs	r1, #41	; 0x29
 8008fe8:	4620      	mov	r0, r4
 8008fea:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
 8008fee:	f7ff fce7 	bl	80089c0 <tmc4671_writeInt>
			*initState = 0;
 8008ff2:	2300      	movs	r3, #0
 8008ff4:	702b      	strb	r3, [r5, #0]
}
 8008ff6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ffa:	bf00      	nop
 8008ffc:	20000614 	.word	0x20000614

08009000 <tmc4671_checkEncderInitialization>:

void tmc4671_checkEncderInitialization(uint8_t motor, uint32_t actualSystick, uint8_t initMode, uint8_t *initState, uint16_t initWaitTime, uint16_t *actualInitWaitTime, uint16_t startVoltage)
{
 8009000:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	// use the systick as 1ms timer for encoder initialization
	static uint32_t lastSystick = 0;
	if(actualSystick != lastSystick)
 8009004:	f8df 8050 	ldr.w	r8, [pc, #80]	; 8009058 <tmc4671_checkEncderInitialization+0x58>
{
 8009008:	461d      	mov	r5, r3
	if(actualSystick != lastSystick)
 800900a:	f8d8 3010 	ldr.w	r3, [r8, #16]
{
 800900e:	b083      	sub	sp, #12
	if(actualSystick != lastSystick)
 8009010:	428b      	cmp	r3, r1
{
 8009012:	4607      	mov	r7, r0
 8009014:	4614      	mov	r4, r2
 8009016:	f8bd c028 	ldrh.w	ip, [sp, #40]	; 0x28
 800901a:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 800901e:	f8bd e030 	ldrh.w	lr, [sp, #48]	; 0x30
	if(actualSystick != lastSystick)
 8009022:	d003      	beq.n	800902c <tmc4671_checkEncderInitialization+0x2c>
	{
		// needs timer to use the wait time
		if(initMode == 0)
 8009024:	460e      	mov	r6, r1
 8009026:	b132      	cbz	r2, 8009036 <tmc4671_checkEncderInitialization+0x36>
		{
			tmc4671_doEncoderInitializationMode0(motor, initState, initWaitTime, actualInitWaitTime, startVoltage);
		}
		lastSystick = actualSystick;
 8009028:	f8c8 6010 	str.w	r6, [r8, #16]
	}

	// needs no timer
	if(initMode == 2)
 800902c:	2c02      	cmp	r4, #2
 800902e:	d00a      	beq.n	8009046 <tmc4671_checkEncderInitialization+0x46>
	{
		tmc4671_doEncoderInitializationMode2(motor, initState, actualInitWaitTime);
	}
}
 8009030:	b003      	add	sp, #12
 8009032:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			tmc4671_doEncoderInitializationMode0(motor, initState, initWaitTime, actualInitWaitTime, startVoltage);
 8009036:	4662      	mov	r2, ip
 8009038:	464b      	mov	r3, r9
 800903a:	4629      	mov	r1, r5
 800903c:	f8cd e000 	str.w	lr, [sp]
 8009040:	f7ff fece 	bl	8008de0 <tmc4671_doEncoderInitializationMode0>
 8009044:	e7f0      	b.n	8009028 <tmc4671_checkEncderInitialization+0x28>
		tmc4671_doEncoderInitializationMode2(motor, initState, actualInitWaitTime);
 8009046:	464a      	mov	r2, r9
 8009048:	4629      	mov	r1, r5
 800904a:	4638      	mov	r0, r7
}
 800904c:	b003      	add	sp, #12
 800904e:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
		tmc4671_doEncoderInitializationMode2(motor, initState, actualInitWaitTime);
 8009052:	f7ff bf5f 	b.w	8008f14 <tmc4671_doEncoderInitializationMode2>
 8009056:	bf00      	nop
 8009058:	20000614 	.word	0x20000614

0800905c <tmc4671_periodicJob>:

void tmc4671_periodicJob(uint8_t motor, uint32_t actualSystick, uint8_t initMode, uint8_t *initState, uint16_t initWaitTime, uint16_t *actualInitWaitTime, uint16_t startVoltage)
{
 800905c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	if(actualSystick != lastSystick)
 8009060:	f8df 8050 	ldr.w	r8, [pc, #80]	; 80090b4 <tmc4671_periodicJob+0x58>
{
 8009064:	461d      	mov	r5, r3
	if(actualSystick != lastSystick)
 8009066:	f8d8 3010 	ldr.w	r3, [r8, #16]
{
 800906a:	b083      	sub	sp, #12
	if(actualSystick != lastSystick)
 800906c:	4299      	cmp	r1, r3
{
 800906e:	4607      	mov	r7, r0
 8009070:	4614      	mov	r4, r2
 8009072:	f8bd c028 	ldrh.w	ip, [sp, #40]	; 0x28
 8009076:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 800907a:	f8bd e030 	ldrh.w	lr, [sp, #48]	; 0x30
	if(actualSystick != lastSystick)
 800907e:	d003      	beq.n	8009088 <tmc4671_periodicJob+0x2c>
		if(initMode == 0)
 8009080:	460e      	mov	r6, r1
 8009082:	b132      	cbz	r2, 8009092 <tmc4671_periodicJob+0x36>
		lastSystick = actualSystick;
 8009084:	f8c8 6010 	str.w	r6, [r8, #16]
	if(initMode == 2)
 8009088:	2c02      	cmp	r4, #2
 800908a:	d00a      	beq.n	80090a2 <tmc4671_periodicJob+0x46>
	tmc4671_checkEncderInitialization(motor, actualSystick, initMode, initState, initWaitTime, actualInitWaitTime, startVoltage);
}
 800908c:	b003      	add	sp, #12
 800908e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			tmc4671_doEncoderInitializationMode0(motor, initState, initWaitTime, actualInitWaitTime, startVoltage);
 8009092:	4662      	mov	r2, ip
 8009094:	464b      	mov	r3, r9
 8009096:	4629      	mov	r1, r5
 8009098:	f8cd e000 	str.w	lr, [sp]
 800909c:	f7ff fea0 	bl	8008de0 <tmc4671_doEncoderInitializationMode0>
 80090a0:	e7f0      	b.n	8009084 <tmc4671_periodicJob+0x28>
		tmc4671_doEncoderInitializationMode2(motor, initState, actualInitWaitTime);
 80090a2:	464a      	mov	r2, r9
 80090a4:	4629      	mov	r1, r5
 80090a6:	4638      	mov	r0, r7
}
 80090a8:	b003      	add	sp, #12
 80090aa:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
		tmc4671_doEncoderInitializationMode2(motor, initState, actualInitWaitTime);
 80090ae:	f7ff bf31 	b.w	8008f14 <tmc4671_doEncoderInitializationMode2>
 80090b2:	bf00      	nop
 80090b4:	20000614 	.word	0x20000614

080090b8 <tmc4671_startEncoderInitialization>:

void tmc4671_startEncoderInitialization(uint8_t mode, uint8_t *initMode, uint8_t *initState)
{
	// allow only a new initialization if no actual initialization is running
	if(*initState == STATE_NOTHING_TO_DO)
 80090b8:	7813      	ldrb	r3, [r2, #0]
 80090ba:	b91b      	cbnz	r3, 80090c4 <tmc4671_startEncoderInitialization+0xc>
	{
		if(mode == 0) // estimate offset
 80090bc:	b918      	cbnz	r0, 80090c6 <tmc4671_startEncoderInitialization+0xe>
		{
			// set mode
			*initMode = 2;

			// start initialization
			*initState = 1;
 80090be:	2301      	movs	r3, #1
			*initMode = 2;
 80090c0:	7008      	strb	r0, [r1, #0]
			*initState = 1;
 80090c2:	7013      	strb	r3, [r2, #0]
		}
	}
}
 80090c4:	4770      	bx	lr
		else if(mode == 2) // use hall sensor signals
 80090c6:	2802      	cmp	r0, #2
 80090c8:	d0f9      	beq.n	80090be <tmc4671_startEncoderInitialization+0x6>
}
 80090ca:	4770      	bx	lr

080090cc <tmc4671_updatePhiSelectionAndInitialize>:

void tmc4671_updatePhiSelectionAndInitialize(uint8_t motor, uint8_t actualPhiESelection, uint8_t desiredPhiESelection, uint8_t initMode, uint8_t *initState)
{
	if (actualPhiESelection != desiredPhiESelection)
 80090cc:	4291      	cmp	r1, r2
 80090ce:	d100      	bne.n	80090d2 <tmc4671_updatePhiSelectionAndInitialize+0x6>
 80090d0:	4770      	bx	lr
{
 80090d2:	b538      	push	{r3, r4, r5, lr}
 80090d4:	4614      	mov	r4, r2
	{
		tmc4671_writeInt(motor, TMC4671_PHI_E_SELECTION, desiredPhiESelection);
 80090d6:	2152      	movs	r1, #82	; 0x52
 80090d8:	461d      	mov	r5, r3
 80090da:	f7ff fc71 	bl	80089c0 <tmc4671_writeInt>

		switch(desiredPhiESelection)
 80090de:	2c03      	cmp	r4, #3
 80090e0:	d000      	beq.n	80090e4 <tmc4671_updatePhiSelectionAndInitialize+0x18>
			case 3:
				tmc4671_startEncoderInitialization(initMode, &initMode, initState);
				break;
		}
	}
}
 80090e2:	bd38      	pop	{r3, r4, r5, pc}
	if(*initState == STATE_NOTHING_TO_DO)
 80090e4:	9b04      	ldr	r3, [sp, #16]
 80090e6:	781b      	ldrb	r3, [r3, #0]
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d1fa      	bne.n	80090e2 <tmc4671_updatePhiSelectionAndInitialize+0x16>
		if(mode == 0) // estimate offset
 80090ec:	f015 0ffd 	tst.w	r5, #253	; 0xfd
 80090f0:	d1f7      	bne.n	80090e2 <tmc4671_updatePhiSelectionAndInitialize+0x16>
			*initState = 1;
 80090f2:	2301      	movs	r3, #1
 80090f4:	9a04      	ldr	r2, [sp, #16]
 80090f6:	7013      	strb	r3, [r2, #0]
}
 80090f8:	bd38      	pop	{r3, r4, r5, pc}
 80090fa:	bf00      	nop

080090fc <tmc4671_disablePWM>:

// =====

void tmc4671_disablePWM(uint8_t motor)
{
	tmc4671_writeInt(motor, TMC4671_PWM_SV_CHOP, 0);
 80090fc:	2200      	movs	r2, #0
 80090fe:	211a      	movs	r1, #26
 8009100:	f7ff bc5e 	b.w	80089c0 <tmc4671_writeInt>

08009104 <tmc4671_getMotorType>:
}

uint8_t tmc4671_getMotorType(uint8_t motor)
{
	return FIELD_GET(tmc4671_readInt(motor, TMC4671_MOTOR_TYPE_N_POLE_PAIRS), TMC4671_MOTOR_TYPE_MASK, TMC4671_MOTOR_TYPE_SHIFT);
 8009104:	211b      	movs	r1, #27
{
 8009106:	b508      	push	{r3, lr}
	return FIELD_GET(tmc4671_readInt(motor, TMC4671_MOTOR_TYPE_N_POLE_PAIRS), TMC4671_MOTOR_TYPE_MASK, TMC4671_MOTOR_TYPE_SHIFT);
 8009108:	f7ff fc34 	bl	8008974 <tmc4671_readInt>
}
 800910c:	f3c0 4007 	ubfx	r0, r0, #16, #8
 8009110:	bd08      	pop	{r3, pc}
 8009112:	bf00      	nop

08009114 <tmc4671_setMotorType>:

void tmc4671_setMotorType(uint8_t motor, uint8_t motorType)
{
 8009114:	b538      	push	{r3, r4, r5, lr}
 8009116:	460c      	mov	r4, r1
	TMC4671_FIELD_UPDATE(motor, TMC4671_MOTOR_TYPE_N_POLE_PAIRS, TMC4671_MOTOR_TYPE_MASK, TMC4671_MOTOR_TYPE_SHIFT, motorType);
 8009118:	211b      	movs	r1, #27
{
 800911a:	4605      	mov	r5, r0
	TMC4671_FIELD_UPDATE(motor, TMC4671_MOTOR_TYPE_N_POLE_PAIRS, TMC4671_MOTOR_TYPE_MASK, TMC4671_MOTOR_TYPE_SHIFT, motorType);
 800911c:	f7ff fc2a 	bl	8008974 <tmc4671_readInt>
 8009120:	4603      	mov	r3, r0
 8009122:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8009126:	4628      	mov	r0, r5
 8009128:	ea43 4204 	orr.w	r2, r3, r4, lsl #16
 800912c:	211b      	movs	r1, #27
}
 800912e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	TMC4671_FIELD_UPDATE(motor, TMC4671_MOTOR_TYPE_N_POLE_PAIRS, TMC4671_MOTOR_TYPE_MASK, TMC4671_MOTOR_TYPE_SHIFT, motorType);
 8009132:	f7ff bc45 	b.w	80089c0 <tmc4671_writeInt>
 8009136:	bf00      	nop

08009138 <tmc4671_getPolePairs>:

uint8_t tmc4671_getPolePairs(uint8_t motor)
{
	return FIELD_GET(tmc4671_readInt(motor, TMC4671_MOTOR_TYPE_N_POLE_PAIRS), TMC4671_N_POLE_PAIRS_MASK, TMC4671_N_POLE_PAIRS_SHIFT);
 8009138:	211b      	movs	r1, #27
{
 800913a:	b508      	push	{r3, lr}
	return FIELD_GET(tmc4671_readInt(motor, TMC4671_MOTOR_TYPE_N_POLE_PAIRS), TMC4671_N_POLE_PAIRS_MASK, TMC4671_N_POLE_PAIRS_SHIFT);
 800913c:	f7ff fc1a 	bl	8008974 <tmc4671_readInt>
}
 8009140:	b2c0      	uxtb	r0, r0
 8009142:	bd08      	pop	{r3, pc}

08009144 <tmc4671_setPolePairs>:

void tmc4671_setPolePairs(uint8_t motor, uint8_t polePairs)
{
 8009144:	b538      	push	{r3, r4, r5, lr}
 8009146:	460c      	mov	r4, r1
	TMC4671_FIELD_UPDATE(motor, TMC4671_MOTOR_TYPE_N_POLE_PAIRS, TMC4671_N_POLE_PAIRS_MASK, TMC4671_N_POLE_PAIRS_SHIFT, polePairs);
 8009148:	211b      	movs	r1, #27
{
 800914a:	4605      	mov	r5, r0
	TMC4671_FIELD_UPDATE(motor, TMC4671_MOTOR_TYPE_N_POLE_PAIRS, TMC4671_N_POLE_PAIRS_MASK, TMC4671_N_POLE_PAIRS_SHIFT, polePairs);
 800914c:	f7ff fc12 	bl	8008974 <tmc4671_readInt>
 8009150:	4603      	mov	r3, r0
 8009152:	0c1b      	lsrs	r3, r3, #16
 8009154:	041b      	lsls	r3, r3, #16
 8009156:	4628      	mov	r0, r5
 8009158:	ea43 0204 	orr.w	r2, r3, r4
 800915c:	211b      	movs	r1, #27
}
 800915e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	TMC4671_FIELD_UPDATE(motor, TMC4671_MOTOR_TYPE_N_POLE_PAIRS, TMC4671_N_POLE_PAIRS_MASK, TMC4671_N_POLE_PAIRS_SHIFT, polePairs);
 8009162:	f7ff bc2d 	b.w	80089c0 <tmc4671_writeInt>
 8009166:	bf00      	nop

08009168 <tmc4671_getAdcI0Offset>:

uint16_t tmc4671_getAdcI0Offset(uint8_t motor)
{
	return FIELD_GET(tmc4671_readInt(motor, TMC4671_ADC_I0_SCALE_OFFSET), TMC4671_ADC_I0_OFFSET_MASK, TMC4671_ADC_I0_OFFSET_SHIFT);
 8009168:	2109      	movs	r1, #9
{
 800916a:	b508      	push	{r3, lr}
	return FIELD_GET(tmc4671_readInt(motor, TMC4671_ADC_I0_SCALE_OFFSET), TMC4671_ADC_I0_OFFSET_MASK, TMC4671_ADC_I0_OFFSET_SHIFT);
 800916c:	f7ff fc02 	bl	8008974 <tmc4671_readInt>
}
 8009170:	b280      	uxth	r0, r0
 8009172:	bd08      	pop	{r3, pc}

08009174 <tmc4671_setAdcI0Offset>:

void tmc4671_setAdcI0Offset(uint8_t motor, uint16_t offset)
{
 8009174:	b538      	push	{r3, r4, r5, lr}
 8009176:	460c      	mov	r4, r1
	TMC4671_FIELD_UPDATE(motor, TMC4671_ADC_I0_SCALE_OFFSET, TMC4671_ADC_I0_OFFSET_MASK, TMC4671_ADC_I0_OFFSET_SHIFT, offset);
 8009178:	2109      	movs	r1, #9
{
 800917a:	4605      	mov	r5, r0
	TMC4671_FIELD_UPDATE(motor, TMC4671_ADC_I0_SCALE_OFFSET, TMC4671_ADC_I0_OFFSET_MASK, TMC4671_ADC_I0_OFFSET_SHIFT, offset);
 800917c:	f7ff fbfa 	bl	8008974 <tmc4671_readInt>
 8009180:	4603      	mov	r3, r0
 8009182:	0c1b      	lsrs	r3, r3, #16
 8009184:	041b      	lsls	r3, r3, #16
 8009186:	4628      	mov	r0, r5
 8009188:	ea43 0204 	orr.w	r2, r3, r4
 800918c:	2109      	movs	r1, #9
}
 800918e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	TMC4671_FIELD_UPDATE(motor, TMC4671_ADC_I0_SCALE_OFFSET, TMC4671_ADC_I0_OFFSET_MASK, TMC4671_ADC_I0_OFFSET_SHIFT, offset);
 8009192:	f7ff bc15 	b.w	80089c0 <tmc4671_writeInt>
 8009196:	bf00      	nop

08009198 <tmc4671_getAdcI1Offset>:

uint16_t tmc4671_getAdcI1Offset(uint8_t motor)
{
	return FIELD_GET(tmc4671_readInt(motor, TMC4671_ADC_I1_SCALE_OFFSET), TMC4671_ADC_I1_OFFSET_MASK, TMC4671_ADC_I1_OFFSET_SHIFT);
 8009198:	2108      	movs	r1, #8
{
 800919a:	b508      	push	{r3, lr}
	return FIELD_GET(tmc4671_readInt(motor, TMC4671_ADC_I1_SCALE_OFFSET), TMC4671_ADC_I1_OFFSET_MASK, TMC4671_ADC_I1_OFFSET_SHIFT);
 800919c:	f7ff fbea 	bl	8008974 <tmc4671_readInt>
}
 80091a0:	b280      	uxth	r0, r0
 80091a2:	bd08      	pop	{r3, pc}

080091a4 <tmc4671_setAdcI1Offset>:

void tmc4671_setAdcI1Offset(uint8_t motor, uint16_t offset)
{
 80091a4:	b538      	push	{r3, r4, r5, lr}
 80091a6:	460c      	mov	r4, r1
	TMC4671_FIELD_UPDATE(motor, TMC4671_ADC_I1_SCALE_OFFSET, TMC4671_ADC_I1_OFFSET_MASK, TMC4671_ADC_I1_OFFSET_SHIFT, offset);
 80091a8:	2108      	movs	r1, #8
{
 80091aa:	4605      	mov	r5, r0
	TMC4671_FIELD_UPDATE(motor, TMC4671_ADC_I1_SCALE_OFFSET, TMC4671_ADC_I1_OFFSET_MASK, TMC4671_ADC_I1_OFFSET_SHIFT, offset);
 80091ac:	f7ff fbe2 	bl	8008974 <tmc4671_readInt>
 80091b0:	4603      	mov	r3, r0
 80091b2:	0c1b      	lsrs	r3, r3, #16
 80091b4:	041b      	lsls	r3, r3, #16
 80091b6:	4628      	mov	r0, r5
 80091b8:	ea43 0204 	orr.w	r2, r3, r4
 80091bc:	2108      	movs	r1, #8
}
 80091be:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	TMC4671_FIELD_UPDATE(motor, TMC4671_ADC_I1_SCALE_OFFSET, TMC4671_ADC_I1_OFFSET_MASK, TMC4671_ADC_I1_OFFSET_SHIFT, offset);
 80091c2:	f7ff bbfd 	b.w	80089c0 <tmc4671_writeInt>
 80091c6:	bf00      	nop

080091c8 <tmc4671_setTorqueFluxPI>:

void tmc4671_setTorqueFluxPI(uint8_t motor, uint16_t pParameter, uint16_t iParameter)
{
 80091c8:	b538      	push	{r3, r4, r5, lr}
 80091ca:	460c      	mov	r4, r1
 80091cc:	4605      	mov	r5, r0
	tmc4671_writeInt(motor, TMC4671_PID_FLUX_P_FLUX_I, ((uint32_t)pParameter << 16) | (uint32_t)iParameter);
 80091ce:	ea42 4404 	orr.w	r4, r2, r4, lsl #16
 80091d2:	4622      	mov	r2, r4
 80091d4:	2154      	movs	r1, #84	; 0x54
 80091d6:	f7ff fbf3 	bl	80089c0 <tmc4671_writeInt>
	tmc4671_writeInt(motor, TMC4671_PID_TORQUE_P_TORQUE_I, ((uint32_t)pParameter << 16) | (uint32_t)iParameter);
 80091da:	4622      	mov	r2, r4
 80091dc:	4628      	mov	r0, r5
}
 80091de:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	tmc4671_writeInt(motor, TMC4671_PID_TORQUE_P_TORQUE_I, ((uint32_t)pParameter << 16) | (uint32_t)iParameter);
 80091e2:	2156      	movs	r1, #86	; 0x56
 80091e4:	f7ff bbec 	b.w	80089c0 <tmc4671_writeInt>

080091e8 <tmc4671_setVelocityPI>:

void tmc4671_setVelocityPI(uint8_t motor, uint16_t pParameter, uint16_t iParameter)
{
 80091e8:	460b      	mov	r3, r1
	tmc4671_writeInt(motor, TMC4671_PID_VELOCITY_P_VELOCITY_I, ((uint32_t)pParameter << 16) | (uint32_t)iParameter);
 80091ea:	2158      	movs	r1, #88	; 0x58
 80091ec:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80091f0:	f7ff bbe6 	b.w	80089c0 <tmc4671_writeInt>

080091f4 <tmc4671_setPositionPI>:
}

void tmc4671_setPositionPI(uint8_t motor, uint16_t pParameter, uint16_t iParameter)
{
 80091f4:	460b      	mov	r3, r1
	tmc4671_writeInt(motor, TMC4671_PID_POSITION_P_POSITION_I, ((uint32_t)pParameter << 16) | (uint32_t)iParameter);
 80091f6:	215a      	movs	r1, #90	; 0x5a
 80091f8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80091fc:	f7ff bbe0 	b.w	80089c0 <tmc4671_writeInt>

08009200 <tmc4671_readFieldWithDependency>:
}

int32_t tmc4671_readFieldWithDependency(uint8_t motor, uint8_t reg, uint8_t dependsReg, uint32_t dependsValue, uint32_t mask, uint8_t shift)
{
 8009200:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009204:	4688      	mov	r8, r1
	// remember old depends value
	uint32_t lastDependsValue = tmc4671_readInt(motor, dependsReg);
 8009206:	4611      	mov	r1, r2
{
 8009208:	461c      	mov	r4, r3
 800920a:	4616      	mov	r6, r2
 800920c:	4605      	mov	r5, r0
 800920e:	f89d 9024 	ldrb.w	r9, [sp, #36]	; 0x24
	uint32_t lastDependsValue = tmc4671_readInt(motor, dependsReg);
 8009212:	f7ff fbaf 	bl	8008974 <tmc4671_readInt>

	// set needed depends value
	tmc4671_writeInt(motor, dependsReg, dependsValue);
 8009216:	4622      	mov	r2, r4
	uint32_t lastDependsValue = tmc4671_readInt(motor, dependsReg);
 8009218:	4607      	mov	r7, r0
	tmc4671_writeInt(motor, dependsReg, dependsValue);
 800921a:	4631      	mov	r1, r6
 800921c:	4628      	mov	r0, r5
 800921e:	f7ff fbcf 	bl	80089c0 <tmc4671_writeInt>
	uint32_t value = FIELD_GET(tmc4671_readInt(motor, reg), mask, shift);
 8009222:	4641      	mov	r1, r8
 8009224:	4628      	mov	r0, r5
 8009226:	f7ff fba5 	bl	8008974 <tmc4671_readInt>
 800922a:	4604      	mov	r4, r0
 800922c:	9b08      	ldr	r3, [sp, #32]

	// set old depends value
	tmc4671_writeInt(motor, dependsReg, lastDependsValue);
 800922e:	4628      	mov	r0, r5
	uint32_t value = FIELD_GET(tmc4671_readInt(motor, reg), mask, shift);
 8009230:	401c      	ands	r4, r3
	tmc4671_writeInt(motor, dependsReg, lastDependsValue);
 8009232:	4631      	mov	r1, r6
 8009234:	463a      	mov	r2, r7
	uint32_t value = FIELD_GET(tmc4671_readInt(motor, reg), mask, shift);
 8009236:	fa24 f409 	lsr.w	r4, r4, r9
	tmc4671_writeInt(motor, dependsReg, lastDependsValue);
 800923a:	f7ff fbc1 	bl	80089c0 <tmc4671_writeInt>
	return value;
}
 800923e:	4620      	mov	r0, r4
 8009240:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08009244 <tmc6200_readInt>:
extern uint8_t tmc6200_readwriteByte(uint8_t motor, uint8_t data, uint8_t lastTransfer);
// <= SPI wrapper

// spi access
int32_t tmc6200_readInt(uint8_t motor, uint8_t address)
{
 8009244:	b570      	push	{r4, r5, r6, lr}
	// clear write bit
	address = TMC_ADDRESS(address);

	// write address
	tmc6200_readwriteByte(motor, address, false);
 8009246:	2200      	movs	r2, #0
 8009248:	f001 017f 	and.w	r1, r1, #127	; 0x7f
{
 800924c:	4604      	mov	r4, r0
	tmc6200_readwriteByte(motor, address, false);
 800924e:	f7fd fa13 	bl	8006678 <tmc6200_readwriteByte>

	// read data
	int value = tmc6200_readwriteByte(motor, 0, false);
 8009252:	2200      	movs	r2, #0
 8009254:	4620      	mov	r0, r4
 8009256:	4611      	mov	r1, r2
 8009258:	f7fd fa0e 	bl	8006678 <tmc6200_readwriteByte>
	value <<= 8;
	value |= tmc6200_readwriteByte(motor, 0, false);
 800925c:	2200      	movs	r2, #0
	int value = tmc6200_readwriteByte(motor, 0, false);
 800925e:	4606      	mov	r6, r0
	value |= tmc6200_readwriteByte(motor, 0, false);
 8009260:	4611      	mov	r1, r2
 8009262:	4620      	mov	r0, r4
 8009264:	f7fd fa08 	bl	8006678 <tmc6200_readwriteByte>
	value <<= 8;
	value |= tmc6200_readwriteByte(motor, 0, false);
 8009268:	2200      	movs	r2, #0
	value |= tmc6200_readwriteByte(motor, 0, false);
 800926a:	4605      	mov	r5, r0
	value |= tmc6200_readwriteByte(motor, 0, false);
 800926c:	4611      	mov	r1, r2
 800926e:	4620      	mov	r0, r4
 8009270:	f7fd fa02 	bl	8006678 <tmc6200_readwriteByte>
 8009274:	4603      	mov	r3, r0
	value <<= 8;
 8009276:	0236      	lsls	r6, r6, #8
	value |= tmc6200_readwriteByte(motor, 0, false);
 8009278:	4335      	orrs	r5, r6
	value <<= 8;
	value |= tmc6200_readwriteByte(motor, 0, true);
 800927a:	2201      	movs	r2, #1
 800927c:	2100      	movs	r1, #0
 800927e:	4620      	mov	r0, r4
	value <<= 8;
 8009280:	022d      	lsls	r5, r5, #8
	value |= tmc6200_readwriteByte(motor, 0, false);
 8009282:	ea43 0405 	orr.w	r4, r3, r5
	value |= tmc6200_readwriteByte(motor, 0, true);
 8009286:	f7fd f9f7 	bl	8006678 <tmc6200_readwriteByte>
	value <<= 8;
 800928a:	0224      	lsls	r4, r4, #8

	return value;
}
 800928c:	4320      	orrs	r0, r4
 800928e:	bd70      	pop	{r4, r5, r6, pc}

08009290 <tmc6200_writeInt>:

void tmc6200_writeInt(uint8_t motor, uint8_t address, int32_t value)
{
 8009290:	b538      	push	{r3, r4, r5, lr}
 8009292:	4614      	mov	r4, r2
 8009294:	4605      	mov	r5, r0
	// write address
	tmc6200_readwriteByte(motor, address | TMC6200_WRITE_BIT, false);
 8009296:	2200      	movs	r2, #0
 8009298:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 800929c:	f7fd f9ec 	bl	8006678 <tmc6200_readwriteByte>

	// write value
	tmc6200_readwriteByte(motor, 0xFF & (value>>24), false);
 80092a0:	0e21      	lsrs	r1, r4, #24
 80092a2:	2200      	movs	r2, #0
 80092a4:	4628      	mov	r0, r5
 80092a6:	f7fd f9e7 	bl	8006678 <tmc6200_readwriteByte>
	tmc6200_readwriteByte(motor, 0xFF & (value>>16), false);
 80092aa:	f3c4 4107 	ubfx	r1, r4, #16, #8
 80092ae:	2200      	movs	r2, #0
 80092b0:	4628      	mov	r0, r5
 80092b2:	f7fd f9e1 	bl	8006678 <tmc6200_readwriteByte>
	tmc6200_readwriteByte(motor, 0xFF & (value>>8), false);
 80092b6:	f3c4 2107 	ubfx	r1, r4, #8, #8
 80092ba:	2200      	movs	r2, #0
 80092bc:	4628      	mov	r0, r5
 80092be:	f7fd f9db 	bl	8006678 <tmc6200_readwriteByte>
	tmc6200_readwriteByte(motor, 0xFF & (value>>0), true);
 80092c2:	4628      	mov	r0, r5
 80092c4:	b2e1      	uxtb	r1, r4
 80092c6:	2201      	movs	r2, #1
}
 80092c8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	tmc6200_readwriteByte(motor, 0xFF & (value>>0), true);
 80092cc:	f7fd b9d4 	b.w	8006678 <tmc6200_readwriteByte>

080092d0 <__aeabi_drsub>:
 80092d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80092d4:	e002      	b.n	80092dc <__adddf3>
 80092d6:	bf00      	nop

080092d8 <__aeabi_dsub>:
 80092d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080092dc <__adddf3>:
 80092dc:	b530      	push	{r4, r5, lr}
 80092de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80092e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80092e6:	ea94 0f05 	teq	r4, r5
 80092ea:	bf08      	it	eq
 80092ec:	ea90 0f02 	teqeq	r0, r2
 80092f0:	bf1f      	itttt	ne
 80092f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80092f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80092fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80092fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8009302:	f000 80e2 	beq.w	80094ca <__adddf3+0x1ee>
 8009306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800930a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800930e:	bfb8      	it	lt
 8009310:	426d      	neglt	r5, r5
 8009312:	dd0c      	ble.n	800932e <__adddf3+0x52>
 8009314:	442c      	add	r4, r5
 8009316:	ea80 0202 	eor.w	r2, r0, r2
 800931a:	ea81 0303 	eor.w	r3, r1, r3
 800931e:	ea82 0000 	eor.w	r0, r2, r0
 8009322:	ea83 0101 	eor.w	r1, r3, r1
 8009326:	ea80 0202 	eor.w	r2, r0, r2
 800932a:	ea81 0303 	eor.w	r3, r1, r3
 800932e:	2d36      	cmp	r5, #54	; 0x36
 8009330:	bf88      	it	hi
 8009332:	bd30      	pophi	{r4, r5, pc}
 8009334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8009338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800933c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8009340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8009344:	d002      	beq.n	800934c <__adddf3+0x70>
 8009346:	4240      	negs	r0, r0
 8009348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800934c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8009350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8009354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8009358:	d002      	beq.n	8009360 <__adddf3+0x84>
 800935a:	4252      	negs	r2, r2
 800935c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8009360:	ea94 0f05 	teq	r4, r5
 8009364:	f000 80a7 	beq.w	80094b6 <__adddf3+0x1da>
 8009368:	f1a4 0401 	sub.w	r4, r4, #1
 800936c:	f1d5 0e20 	rsbs	lr, r5, #32
 8009370:	db0d      	blt.n	800938e <__adddf3+0xb2>
 8009372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8009376:	fa22 f205 	lsr.w	r2, r2, r5
 800937a:	1880      	adds	r0, r0, r2
 800937c:	f141 0100 	adc.w	r1, r1, #0
 8009380:	fa03 f20e 	lsl.w	r2, r3, lr
 8009384:	1880      	adds	r0, r0, r2
 8009386:	fa43 f305 	asr.w	r3, r3, r5
 800938a:	4159      	adcs	r1, r3
 800938c:	e00e      	b.n	80093ac <__adddf3+0xd0>
 800938e:	f1a5 0520 	sub.w	r5, r5, #32
 8009392:	f10e 0e20 	add.w	lr, lr, #32
 8009396:	2a01      	cmp	r2, #1
 8009398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800939c:	bf28      	it	cs
 800939e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80093a2:	fa43 f305 	asr.w	r3, r3, r5
 80093a6:	18c0      	adds	r0, r0, r3
 80093a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80093ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80093b0:	d507      	bpl.n	80093c2 <__adddf3+0xe6>
 80093b2:	f04f 0e00 	mov.w	lr, #0
 80093b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80093ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80093be:	eb6e 0101 	sbc.w	r1, lr, r1
 80093c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80093c6:	d31b      	bcc.n	8009400 <__adddf3+0x124>
 80093c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80093cc:	d30c      	bcc.n	80093e8 <__adddf3+0x10c>
 80093ce:	0849      	lsrs	r1, r1, #1
 80093d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80093d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80093d8:	f104 0401 	add.w	r4, r4, #1
 80093dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80093e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80093e4:	f080 809a 	bcs.w	800951c <__adddf3+0x240>
 80093e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80093ec:	bf08      	it	eq
 80093ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80093f2:	f150 0000 	adcs.w	r0, r0, #0
 80093f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80093fa:	ea41 0105 	orr.w	r1, r1, r5
 80093fe:	bd30      	pop	{r4, r5, pc}
 8009400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8009404:	4140      	adcs	r0, r0
 8009406:	eb41 0101 	adc.w	r1, r1, r1
 800940a:	3c01      	subs	r4, #1
 800940c:	bf28      	it	cs
 800940e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8009412:	d2e9      	bcs.n	80093e8 <__adddf3+0x10c>
 8009414:	f091 0f00 	teq	r1, #0
 8009418:	bf04      	itt	eq
 800941a:	4601      	moveq	r1, r0
 800941c:	2000      	moveq	r0, #0
 800941e:	fab1 f381 	clz	r3, r1
 8009422:	bf08      	it	eq
 8009424:	3320      	addeq	r3, #32
 8009426:	f1a3 030b 	sub.w	r3, r3, #11
 800942a:	f1b3 0220 	subs.w	r2, r3, #32
 800942e:	da0c      	bge.n	800944a <__adddf3+0x16e>
 8009430:	320c      	adds	r2, #12
 8009432:	dd08      	ble.n	8009446 <__adddf3+0x16a>
 8009434:	f102 0c14 	add.w	ip, r2, #20
 8009438:	f1c2 020c 	rsb	r2, r2, #12
 800943c:	fa01 f00c 	lsl.w	r0, r1, ip
 8009440:	fa21 f102 	lsr.w	r1, r1, r2
 8009444:	e00c      	b.n	8009460 <__adddf3+0x184>
 8009446:	f102 0214 	add.w	r2, r2, #20
 800944a:	bfd8      	it	le
 800944c:	f1c2 0c20 	rsble	ip, r2, #32
 8009450:	fa01 f102 	lsl.w	r1, r1, r2
 8009454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8009458:	bfdc      	itt	le
 800945a:	ea41 010c 	orrle.w	r1, r1, ip
 800945e:	4090      	lslle	r0, r2
 8009460:	1ae4      	subs	r4, r4, r3
 8009462:	bfa2      	ittt	ge
 8009464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8009468:	4329      	orrge	r1, r5
 800946a:	bd30      	popge	{r4, r5, pc}
 800946c:	ea6f 0404 	mvn.w	r4, r4
 8009470:	3c1f      	subs	r4, #31
 8009472:	da1c      	bge.n	80094ae <__adddf3+0x1d2>
 8009474:	340c      	adds	r4, #12
 8009476:	dc0e      	bgt.n	8009496 <__adddf3+0x1ba>
 8009478:	f104 0414 	add.w	r4, r4, #20
 800947c:	f1c4 0220 	rsb	r2, r4, #32
 8009480:	fa20 f004 	lsr.w	r0, r0, r4
 8009484:	fa01 f302 	lsl.w	r3, r1, r2
 8009488:	ea40 0003 	orr.w	r0, r0, r3
 800948c:	fa21 f304 	lsr.w	r3, r1, r4
 8009490:	ea45 0103 	orr.w	r1, r5, r3
 8009494:	bd30      	pop	{r4, r5, pc}
 8009496:	f1c4 040c 	rsb	r4, r4, #12
 800949a:	f1c4 0220 	rsb	r2, r4, #32
 800949e:	fa20 f002 	lsr.w	r0, r0, r2
 80094a2:	fa01 f304 	lsl.w	r3, r1, r4
 80094a6:	ea40 0003 	orr.w	r0, r0, r3
 80094aa:	4629      	mov	r1, r5
 80094ac:	bd30      	pop	{r4, r5, pc}
 80094ae:	fa21 f004 	lsr.w	r0, r1, r4
 80094b2:	4629      	mov	r1, r5
 80094b4:	bd30      	pop	{r4, r5, pc}
 80094b6:	f094 0f00 	teq	r4, #0
 80094ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80094be:	bf06      	itte	eq
 80094c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80094c4:	3401      	addeq	r4, #1
 80094c6:	3d01      	subne	r5, #1
 80094c8:	e74e      	b.n	8009368 <__adddf3+0x8c>
 80094ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80094ce:	bf18      	it	ne
 80094d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80094d4:	d029      	beq.n	800952a <__adddf3+0x24e>
 80094d6:	ea94 0f05 	teq	r4, r5
 80094da:	bf08      	it	eq
 80094dc:	ea90 0f02 	teqeq	r0, r2
 80094e0:	d005      	beq.n	80094ee <__adddf3+0x212>
 80094e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80094e6:	bf04      	itt	eq
 80094e8:	4619      	moveq	r1, r3
 80094ea:	4610      	moveq	r0, r2
 80094ec:	bd30      	pop	{r4, r5, pc}
 80094ee:	ea91 0f03 	teq	r1, r3
 80094f2:	bf1e      	ittt	ne
 80094f4:	2100      	movne	r1, #0
 80094f6:	2000      	movne	r0, #0
 80094f8:	bd30      	popne	{r4, r5, pc}
 80094fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80094fe:	d105      	bne.n	800950c <__adddf3+0x230>
 8009500:	0040      	lsls	r0, r0, #1
 8009502:	4149      	adcs	r1, r1
 8009504:	bf28      	it	cs
 8009506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800950a:	bd30      	pop	{r4, r5, pc}
 800950c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8009510:	bf3c      	itt	cc
 8009512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8009516:	bd30      	popcc	{r4, r5, pc}
 8009518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800951c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8009520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8009524:	f04f 0000 	mov.w	r0, #0
 8009528:	bd30      	pop	{r4, r5, pc}
 800952a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800952e:	bf1a      	itte	ne
 8009530:	4619      	movne	r1, r3
 8009532:	4610      	movne	r0, r2
 8009534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8009538:	bf1c      	itt	ne
 800953a:	460b      	movne	r3, r1
 800953c:	4602      	movne	r2, r0
 800953e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8009542:	bf06      	itte	eq
 8009544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8009548:	ea91 0f03 	teqeq	r1, r3
 800954c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8009550:	bd30      	pop	{r4, r5, pc}
 8009552:	bf00      	nop

08009554 <__aeabi_ui2d>:
 8009554:	f090 0f00 	teq	r0, #0
 8009558:	bf04      	itt	eq
 800955a:	2100      	moveq	r1, #0
 800955c:	4770      	bxeq	lr
 800955e:	b530      	push	{r4, r5, lr}
 8009560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8009564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8009568:	f04f 0500 	mov.w	r5, #0
 800956c:	f04f 0100 	mov.w	r1, #0
 8009570:	e750      	b.n	8009414 <__adddf3+0x138>
 8009572:	bf00      	nop

08009574 <__aeabi_i2d>:
 8009574:	f090 0f00 	teq	r0, #0
 8009578:	bf04      	itt	eq
 800957a:	2100      	moveq	r1, #0
 800957c:	4770      	bxeq	lr
 800957e:	b530      	push	{r4, r5, lr}
 8009580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8009584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8009588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800958c:	bf48      	it	mi
 800958e:	4240      	negmi	r0, r0
 8009590:	f04f 0100 	mov.w	r1, #0
 8009594:	e73e      	b.n	8009414 <__adddf3+0x138>
 8009596:	bf00      	nop

08009598 <__aeabi_f2d>:
 8009598:	0042      	lsls	r2, r0, #1
 800959a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800959e:	ea4f 0131 	mov.w	r1, r1, rrx
 80095a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80095a6:	bf1f      	itttt	ne
 80095a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80095ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80095b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80095b4:	4770      	bxne	lr
 80095b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80095ba:	bf08      	it	eq
 80095bc:	4770      	bxeq	lr
 80095be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80095c2:	bf04      	itt	eq
 80095c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80095c8:	4770      	bxeq	lr
 80095ca:	b530      	push	{r4, r5, lr}
 80095cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80095d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80095d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80095d8:	e71c      	b.n	8009414 <__adddf3+0x138>
 80095da:	bf00      	nop

080095dc <__aeabi_ul2d>:
 80095dc:	ea50 0201 	orrs.w	r2, r0, r1
 80095e0:	bf08      	it	eq
 80095e2:	4770      	bxeq	lr
 80095e4:	b530      	push	{r4, r5, lr}
 80095e6:	f04f 0500 	mov.w	r5, #0
 80095ea:	e00a      	b.n	8009602 <__aeabi_l2d+0x16>

080095ec <__aeabi_l2d>:
 80095ec:	ea50 0201 	orrs.w	r2, r0, r1
 80095f0:	bf08      	it	eq
 80095f2:	4770      	bxeq	lr
 80095f4:	b530      	push	{r4, r5, lr}
 80095f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80095fa:	d502      	bpl.n	8009602 <__aeabi_l2d+0x16>
 80095fc:	4240      	negs	r0, r0
 80095fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8009602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8009606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800960a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800960e:	f43f aed8 	beq.w	80093c2 <__adddf3+0xe6>
 8009612:	f04f 0203 	mov.w	r2, #3
 8009616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800961a:	bf18      	it	ne
 800961c:	3203      	addne	r2, #3
 800961e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8009622:	bf18      	it	ne
 8009624:	3203      	addne	r2, #3
 8009626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800962a:	f1c2 0320 	rsb	r3, r2, #32
 800962e:	fa00 fc03 	lsl.w	ip, r0, r3
 8009632:	fa20 f002 	lsr.w	r0, r0, r2
 8009636:	fa01 fe03 	lsl.w	lr, r1, r3
 800963a:	ea40 000e 	orr.w	r0, r0, lr
 800963e:	fa21 f102 	lsr.w	r1, r1, r2
 8009642:	4414      	add	r4, r2
 8009644:	e6bd      	b.n	80093c2 <__adddf3+0xe6>
 8009646:	bf00      	nop

08009648 <__aeabi_dmul>:
 8009648:	b570      	push	{r4, r5, r6, lr}
 800964a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800964e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8009652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8009656:	bf1d      	ittte	ne
 8009658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800965c:	ea94 0f0c 	teqne	r4, ip
 8009660:	ea95 0f0c 	teqne	r5, ip
 8009664:	f000 f8de 	bleq	8009824 <__aeabi_dmul+0x1dc>
 8009668:	442c      	add	r4, r5
 800966a:	ea81 0603 	eor.w	r6, r1, r3
 800966e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8009672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8009676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800967a:	bf18      	it	ne
 800967c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8009680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8009684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009688:	d038      	beq.n	80096fc <__aeabi_dmul+0xb4>
 800968a:	fba0 ce02 	umull	ip, lr, r0, r2
 800968e:	f04f 0500 	mov.w	r5, #0
 8009692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8009696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800969a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800969e:	f04f 0600 	mov.w	r6, #0
 80096a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80096a6:	f09c 0f00 	teq	ip, #0
 80096aa:	bf18      	it	ne
 80096ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80096b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80096b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80096b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80096bc:	d204      	bcs.n	80096c8 <__aeabi_dmul+0x80>
 80096be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80096c2:	416d      	adcs	r5, r5
 80096c4:	eb46 0606 	adc.w	r6, r6, r6
 80096c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80096cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80096d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80096d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80096d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80096dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80096e0:	bf88      	it	hi
 80096e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80096e6:	d81e      	bhi.n	8009726 <__aeabi_dmul+0xde>
 80096e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80096ec:	bf08      	it	eq
 80096ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80096f2:	f150 0000 	adcs.w	r0, r0, #0
 80096f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80096fa:	bd70      	pop	{r4, r5, r6, pc}
 80096fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8009700:	ea46 0101 	orr.w	r1, r6, r1
 8009704:	ea40 0002 	orr.w	r0, r0, r2
 8009708:	ea81 0103 	eor.w	r1, r1, r3
 800970c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8009710:	bfc2      	ittt	gt
 8009712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8009716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800971a:	bd70      	popgt	{r4, r5, r6, pc}
 800971c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8009720:	f04f 0e00 	mov.w	lr, #0
 8009724:	3c01      	subs	r4, #1
 8009726:	f300 80ab 	bgt.w	8009880 <__aeabi_dmul+0x238>
 800972a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800972e:	bfde      	ittt	le
 8009730:	2000      	movle	r0, #0
 8009732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8009736:	bd70      	pople	{r4, r5, r6, pc}
 8009738:	f1c4 0400 	rsb	r4, r4, #0
 800973c:	3c20      	subs	r4, #32
 800973e:	da35      	bge.n	80097ac <__aeabi_dmul+0x164>
 8009740:	340c      	adds	r4, #12
 8009742:	dc1b      	bgt.n	800977c <__aeabi_dmul+0x134>
 8009744:	f104 0414 	add.w	r4, r4, #20
 8009748:	f1c4 0520 	rsb	r5, r4, #32
 800974c:	fa00 f305 	lsl.w	r3, r0, r5
 8009750:	fa20 f004 	lsr.w	r0, r0, r4
 8009754:	fa01 f205 	lsl.w	r2, r1, r5
 8009758:	ea40 0002 	orr.w	r0, r0, r2
 800975c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8009760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8009764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8009768:	fa21 f604 	lsr.w	r6, r1, r4
 800976c:	eb42 0106 	adc.w	r1, r2, r6
 8009770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8009774:	bf08      	it	eq
 8009776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800977a:	bd70      	pop	{r4, r5, r6, pc}
 800977c:	f1c4 040c 	rsb	r4, r4, #12
 8009780:	f1c4 0520 	rsb	r5, r4, #32
 8009784:	fa00 f304 	lsl.w	r3, r0, r4
 8009788:	fa20 f005 	lsr.w	r0, r0, r5
 800978c:	fa01 f204 	lsl.w	r2, r1, r4
 8009790:	ea40 0002 	orr.w	r0, r0, r2
 8009794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8009798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800979c:	f141 0100 	adc.w	r1, r1, #0
 80097a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80097a4:	bf08      	it	eq
 80097a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80097aa:	bd70      	pop	{r4, r5, r6, pc}
 80097ac:	f1c4 0520 	rsb	r5, r4, #32
 80097b0:	fa00 f205 	lsl.w	r2, r0, r5
 80097b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80097b8:	fa20 f304 	lsr.w	r3, r0, r4
 80097bc:	fa01 f205 	lsl.w	r2, r1, r5
 80097c0:	ea43 0302 	orr.w	r3, r3, r2
 80097c4:	fa21 f004 	lsr.w	r0, r1, r4
 80097c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80097cc:	fa21 f204 	lsr.w	r2, r1, r4
 80097d0:	ea20 0002 	bic.w	r0, r0, r2
 80097d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80097d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80097dc:	bf08      	it	eq
 80097de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80097e2:	bd70      	pop	{r4, r5, r6, pc}
 80097e4:	f094 0f00 	teq	r4, #0
 80097e8:	d10f      	bne.n	800980a <__aeabi_dmul+0x1c2>
 80097ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80097ee:	0040      	lsls	r0, r0, #1
 80097f0:	eb41 0101 	adc.w	r1, r1, r1
 80097f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80097f8:	bf08      	it	eq
 80097fa:	3c01      	subeq	r4, #1
 80097fc:	d0f7      	beq.n	80097ee <__aeabi_dmul+0x1a6>
 80097fe:	ea41 0106 	orr.w	r1, r1, r6
 8009802:	f095 0f00 	teq	r5, #0
 8009806:	bf18      	it	ne
 8009808:	4770      	bxne	lr
 800980a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800980e:	0052      	lsls	r2, r2, #1
 8009810:	eb43 0303 	adc.w	r3, r3, r3
 8009814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8009818:	bf08      	it	eq
 800981a:	3d01      	subeq	r5, #1
 800981c:	d0f7      	beq.n	800980e <__aeabi_dmul+0x1c6>
 800981e:	ea43 0306 	orr.w	r3, r3, r6
 8009822:	4770      	bx	lr
 8009824:	ea94 0f0c 	teq	r4, ip
 8009828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800982c:	bf18      	it	ne
 800982e:	ea95 0f0c 	teqne	r5, ip
 8009832:	d00c      	beq.n	800984e <__aeabi_dmul+0x206>
 8009834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8009838:	bf18      	it	ne
 800983a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800983e:	d1d1      	bne.n	80097e4 <__aeabi_dmul+0x19c>
 8009840:	ea81 0103 	eor.w	r1, r1, r3
 8009844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8009848:	f04f 0000 	mov.w	r0, #0
 800984c:	bd70      	pop	{r4, r5, r6, pc}
 800984e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8009852:	bf06      	itte	eq
 8009854:	4610      	moveq	r0, r2
 8009856:	4619      	moveq	r1, r3
 8009858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800985c:	d019      	beq.n	8009892 <__aeabi_dmul+0x24a>
 800985e:	ea94 0f0c 	teq	r4, ip
 8009862:	d102      	bne.n	800986a <__aeabi_dmul+0x222>
 8009864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8009868:	d113      	bne.n	8009892 <__aeabi_dmul+0x24a>
 800986a:	ea95 0f0c 	teq	r5, ip
 800986e:	d105      	bne.n	800987c <__aeabi_dmul+0x234>
 8009870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8009874:	bf1c      	itt	ne
 8009876:	4610      	movne	r0, r2
 8009878:	4619      	movne	r1, r3
 800987a:	d10a      	bne.n	8009892 <__aeabi_dmul+0x24a>
 800987c:	ea81 0103 	eor.w	r1, r1, r3
 8009880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8009884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8009888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800988c:	f04f 0000 	mov.w	r0, #0
 8009890:	bd70      	pop	{r4, r5, r6, pc}
 8009892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8009896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800989a:	bd70      	pop	{r4, r5, r6, pc}

0800989c <__aeabi_ddiv>:
 800989c:	b570      	push	{r4, r5, r6, lr}
 800989e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80098a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80098a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80098aa:	bf1d      	ittte	ne
 80098ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80098b0:	ea94 0f0c 	teqne	r4, ip
 80098b4:	ea95 0f0c 	teqne	r5, ip
 80098b8:	f000 f8a7 	bleq	8009a0a <__aeabi_ddiv+0x16e>
 80098bc:	eba4 0405 	sub.w	r4, r4, r5
 80098c0:	ea81 0e03 	eor.w	lr, r1, r3
 80098c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80098c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80098cc:	f000 8088 	beq.w	80099e0 <__aeabi_ddiv+0x144>
 80098d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80098d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80098d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80098dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80098e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80098e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80098e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80098ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80098f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80098f4:	429d      	cmp	r5, r3
 80098f6:	bf08      	it	eq
 80098f8:	4296      	cmpeq	r6, r2
 80098fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80098fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8009902:	d202      	bcs.n	800990a <__aeabi_ddiv+0x6e>
 8009904:	085b      	lsrs	r3, r3, #1
 8009906:	ea4f 0232 	mov.w	r2, r2, rrx
 800990a:	1ab6      	subs	r6, r6, r2
 800990c:	eb65 0503 	sbc.w	r5, r5, r3
 8009910:	085b      	lsrs	r3, r3, #1
 8009912:	ea4f 0232 	mov.w	r2, r2, rrx
 8009916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800991a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800991e:	ebb6 0e02 	subs.w	lr, r6, r2
 8009922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8009926:	bf22      	ittt	cs
 8009928:	1ab6      	subcs	r6, r6, r2
 800992a:	4675      	movcs	r5, lr
 800992c:	ea40 000c 	orrcs.w	r0, r0, ip
 8009930:	085b      	lsrs	r3, r3, #1
 8009932:	ea4f 0232 	mov.w	r2, r2, rrx
 8009936:	ebb6 0e02 	subs.w	lr, r6, r2
 800993a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800993e:	bf22      	ittt	cs
 8009940:	1ab6      	subcs	r6, r6, r2
 8009942:	4675      	movcs	r5, lr
 8009944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8009948:	085b      	lsrs	r3, r3, #1
 800994a:	ea4f 0232 	mov.w	r2, r2, rrx
 800994e:	ebb6 0e02 	subs.w	lr, r6, r2
 8009952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8009956:	bf22      	ittt	cs
 8009958:	1ab6      	subcs	r6, r6, r2
 800995a:	4675      	movcs	r5, lr
 800995c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8009960:	085b      	lsrs	r3, r3, #1
 8009962:	ea4f 0232 	mov.w	r2, r2, rrx
 8009966:	ebb6 0e02 	subs.w	lr, r6, r2
 800996a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800996e:	bf22      	ittt	cs
 8009970:	1ab6      	subcs	r6, r6, r2
 8009972:	4675      	movcs	r5, lr
 8009974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8009978:	ea55 0e06 	orrs.w	lr, r5, r6
 800997c:	d018      	beq.n	80099b0 <__aeabi_ddiv+0x114>
 800997e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8009982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8009986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800998a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800998e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8009992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8009996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800999a:	d1c0      	bne.n	800991e <__aeabi_ddiv+0x82>
 800999c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80099a0:	d10b      	bne.n	80099ba <__aeabi_ddiv+0x11e>
 80099a2:	ea41 0100 	orr.w	r1, r1, r0
 80099a6:	f04f 0000 	mov.w	r0, #0
 80099aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80099ae:	e7b6      	b.n	800991e <__aeabi_ddiv+0x82>
 80099b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80099b4:	bf04      	itt	eq
 80099b6:	4301      	orreq	r1, r0
 80099b8:	2000      	moveq	r0, #0
 80099ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80099be:	bf88      	it	hi
 80099c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80099c4:	f63f aeaf 	bhi.w	8009726 <__aeabi_dmul+0xde>
 80099c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80099cc:	bf04      	itt	eq
 80099ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80099d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80099d6:	f150 0000 	adcs.w	r0, r0, #0
 80099da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80099de:	bd70      	pop	{r4, r5, r6, pc}
 80099e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80099e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80099e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80099ec:	bfc2      	ittt	gt
 80099ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80099f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80099f6:	bd70      	popgt	{r4, r5, r6, pc}
 80099f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80099fc:	f04f 0e00 	mov.w	lr, #0
 8009a00:	3c01      	subs	r4, #1
 8009a02:	e690      	b.n	8009726 <__aeabi_dmul+0xde>
 8009a04:	ea45 0e06 	orr.w	lr, r5, r6
 8009a08:	e68d      	b.n	8009726 <__aeabi_dmul+0xde>
 8009a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8009a0e:	ea94 0f0c 	teq	r4, ip
 8009a12:	bf08      	it	eq
 8009a14:	ea95 0f0c 	teqeq	r5, ip
 8009a18:	f43f af3b 	beq.w	8009892 <__aeabi_dmul+0x24a>
 8009a1c:	ea94 0f0c 	teq	r4, ip
 8009a20:	d10a      	bne.n	8009a38 <__aeabi_ddiv+0x19c>
 8009a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8009a26:	f47f af34 	bne.w	8009892 <__aeabi_dmul+0x24a>
 8009a2a:	ea95 0f0c 	teq	r5, ip
 8009a2e:	f47f af25 	bne.w	800987c <__aeabi_dmul+0x234>
 8009a32:	4610      	mov	r0, r2
 8009a34:	4619      	mov	r1, r3
 8009a36:	e72c      	b.n	8009892 <__aeabi_dmul+0x24a>
 8009a38:	ea95 0f0c 	teq	r5, ip
 8009a3c:	d106      	bne.n	8009a4c <__aeabi_ddiv+0x1b0>
 8009a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8009a42:	f43f aefd 	beq.w	8009840 <__aeabi_dmul+0x1f8>
 8009a46:	4610      	mov	r0, r2
 8009a48:	4619      	mov	r1, r3
 8009a4a:	e722      	b.n	8009892 <__aeabi_dmul+0x24a>
 8009a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8009a50:	bf18      	it	ne
 8009a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8009a56:	f47f aec5 	bne.w	80097e4 <__aeabi_dmul+0x19c>
 8009a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8009a5e:	f47f af0d 	bne.w	800987c <__aeabi_dmul+0x234>
 8009a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8009a66:	f47f aeeb 	bne.w	8009840 <__aeabi_dmul+0x1f8>
 8009a6a:	e712      	b.n	8009892 <__aeabi_dmul+0x24a>

08009a6c <__gedf2>:
 8009a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8009a70:	e006      	b.n	8009a80 <__cmpdf2+0x4>
 8009a72:	bf00      	nop

08009a74 <__ledf2>:
 8009a74:	f04f 0c01 	mov.w	ip, #1
 8009a78:	e002      	b.n	8009a80 <__cmpdf2+0x4>
 8009a7a:	bf00      	nop

08009a7c <__cmpdf2>:
 8009a7c:	f04f 0c01 	mov.w	ip, #1
 8009a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8009a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8009a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8009a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8009a90:	bf18      	it	ne
 8009a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8009a96:	d01b      	beq.n	8009ad0 <__cmpdf2+0x54>
 8009a98:	b001      	add	sp, #4
 8009a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8009a9e:	bf0c      	ite	eq
 8009aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8009aa4:	ea91 0f03 	teqne	r1, r3
 8009aa8:	bf02      	ittt	eq
 8009aaa:	ea90 0f02 	teqeq	r0, r2
 8009aae:	2000      	moveq	r0, #0
 8009ab0:	4770      	bxeq	lr
 8009ab2:	f110 0f00 	cmn.w	r0, #0
 8009ab6:	ea91 0f03 	teq	r1, r3
 8009aba:	bf58      	it	pl
 8009abc:	4299      	cmppl	r1, r3
 8009abe:	bf08      	it	eq
 8009ac0:	4290      	cmpeq	r0, r2
 8009ac2:	bf2c      	ite	cs
 8009ac4:	17d8      	asrcs	r0, r3, #31
 8009ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8009aca:	f040 0001 	orr.w	r0, r0, #1
 8009ace:	4770      	bx	lr
 8009ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8009ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8009ad8:	d102      	bne.n	8009ae0 <__cmpdf2+0x64>
 8009ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8009ade:	d107      	bne.n	8009af0 <__cmpdf2+0x74>
 8009ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8009ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8009ae8:	d1d6      	bne.n	8009a98 <__cmpdf2+0x1c>
 8009aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8009aee:	d0d3      	beq.n	8009a98 <__cmpdf2+0x1c>
 8009af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8009af4:	4770      	bx	lr
 8009af6:	bf00      	nop

08009af8 <__aeabi_cdrcmple>:
 8009af8:	4684      	mov	ip, r0
 8009afa:	4610      	mov	r0, r2
 8009afc:	4662      	mov	r2, ip
 8009afe:	468c      	mov	ip, r1
 8009b00:	4619      	mov	r1, r3
 8009b02:	4663      	mov	r3, ip
 8009b04:	e000      	b.n	8009b08 <__aeabi_cdcmpeq>
 8009b06:	bf00      	nop

08009b08 <__aeabi_cdcmpeq>:
 8009b08:	b501      	push	{r0, lr}
 8009b0a:	f7ff ffb7 	bl	8009a7c <__cmpdf2>
 8009b0e:	2800      	cmp	r0, #0
 8009b10:	bf48      	it	mi
 8009b12:	f110 0f00 	cmnmi.w	r0, #0
 8009b16:	bd01      	pop	{r0, pc}

08009b18 <__aeabi_dcmpeq>:
 8009b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8009b1c:	f7ff fff4 	bl	8009b08 <__aeabi_cdcmpeq>
 8009b20:	bf0c      	ite	eq
 8009b22:	2001      	moveq	r0, #1
 8009b24:	2000      	movne	r0, #0
 8009b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8009b2a:	bf00      	nop

08009b2c <__aeabi_dcmplt>:
 8009b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8009b30:	f7ff ffea 	bl	8009b08 <__aeabi_cdcmpeq>
 8009b34:	bf34      	ite	cc
 8009b36:	2001      	movcc	r0, #1
 8009b38:	2000      	movcs	r0, #0
 8009b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8009b3e:	bf00      	nop

08009b40 <__aeabi_dcmple>:
 8009b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8009b44:	f7ff ffe0 	bl	8009b08 <__aeabi_cdcmpeq>
 8009b48:	bf94      	ite	ls
 8009b4a:	2001      	movls	r0, #1
 8009b4c:	2000      	movhi	r0, #0
 8009b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8009b52:	bf00      	nop

08009b54 <__aeabi_dcmpge>:
 8009b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8009b58:	f7ff ffce 	bl	8009af8 <__aeabi_cdrcmple>
 8009b5c:	bf94      	ite	ls
 8009b5e:	2001      	movls	r0, #1
 8009b60:	2000      	movhi	r0, #0
 8009b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8009b66:	bf00      	nop

08009b68 <__aeabi_dcmpgt>:
 8009b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8009b6c:	f7ff ffc4 	bl	8009af8 <__aeabi_cdrcmple>
 8009b70:	bf34      	ite	cc
 8009b72:	2001      	movcc	r0, #1
 8009b74:	2000      	movcs	r0, #0
 8009b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8009b7a:	bf00      	nop

08009b7c <__aeabi_dcmpun>:
 8009b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8009b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8009b84:	d102      	bne.n	8009b8c <__aeabi_dcmpun+0x10>
 8009b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8009b8a:	d10a      	bne.n	8009ba2 <__aeabi_dcmpun+0x26>
 8009b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8009b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8009b94:	d102      	bne.n	8009b9c <__aeabi_dcmpun+0x20>
 8009b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8009b9a:	d102      	bne.n	8009ba2 <__aeabi_dcmpun+0x26>
 8009b9c:	f04f 0000 	mov.w	r0, #0
 8009ba0:	4770      	bx	lr
 8009ba2:	f04f 0001 	mov.w	r0, #1
 8009ba6:	4770      	bx	lr

08009ba8 <__aeabi_d2f>:
 8009ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8009bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8009bb0:	bf24      	itt	cs
 8009bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8009bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8009bba:	d90d      	bls.n	8009bd8 <__aeabi_d2f+0x30>
 8009bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8009bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8009bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8009bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8009bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8009bd0:	bf08      	it	eq
 8009bd2:	f020 0001 	biceq.w	r0, r0, #1
 8009bd6:	4770      	bx	lr
 8009bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8009bdc:	d121      	bne.n	8009c22 <__aeabi_d2f+0x7a>
 8009bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8009be2:	bfbc      	itt	lt
 8009be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8009be8:	4770      	bxlt	lr
 8009bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8009bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8009bf2:	f1c2 0218 	rsb	r2, r2, #24
 8009bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8009bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8009bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8009c02:	bf18      	it	ne
 8009c04:	f040 0001 	orrne.w	r0, r0, #1
 8009c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8009c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8009c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8009c14:	ea40 000c 	orr.w	r0, r0, ip
 8009c18:	fa23 f302 	lsr.w	r3, r3, r2
 8009c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009c20:	e7cc      	b.n	8009bbc <__aeabi_d2f+0x14>
 8009c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8009c26:	d107      	bne.n	8009c38 <__aeabi_d2f+0x90>
 8009c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8009c2c:	bf1e      	ittt	ne
 8009c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8009c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8009c36:	4770      	bxne	lr
 8009c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8009c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8009c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8009c44:	4770      	bx	lr
 8009c46:	bf00      	nop

08009c48 <__aeabi_frsub>:
 8009c48:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8009c4c:	e002      	b.n	8009c54 <__addsf3>
 8009c4e:	bf00      	nop

08009c50 <__aeabi_fsub>:
 8009c50:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08009c54 <__addsf3>:
 8009c54:	0042      	lsls	r2, r0, #1
 8009c56:	bf1f      	itttt	ne
 8009c58:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8009c5c:	ea92 0f03 	teqne	r2, r3
 8009c60:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8009c64:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8009c68:	d06a      	beq.n	8009d40 <__addsf3+0xec>
 8009c6a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8009c6e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8009c72:	bfc1      	itttt	gt
 8009c74:	18d2      	addgt	r2, r2, r3
 8009c76:	4041      	eorgt	r1, r0
 8009c78:	4048      	eorgt	r0, r1
 8009c7a:	4041      	eorgt	r1, r0
 8009c7c:	bfb8      	it	lt
 8009c7e:	425b      	neglt	r3, r3
 8009c80:	2b19      	cmp	r3, #25
 8009c82:	bf88      	it	hi
 8009c84:	4770      	bxhi	lr
 8009c86:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8009c8a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8009c8e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8009c92:	bf18      	it	ne
 8009c94:	4240      	negne	r0, r0
 8009c96:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8009c9a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8009c9e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8009ca2:	bf18      	it	ne
 8009ca4:	4249      	negne	r1, r1
 8009ca6:	ea92 0f03 	teq	r2, r3
 8009caa:	d03f      	beq.n	8009d2c <__addsf3+0xd8>
 8009cac:	f1a2 0201 	sub.w	r2, r2, #1
 8009cb0:	fa41 fc03 	asr.w	ip, r1, r3
 8009cb4:	eb10 000c 	adds.w	r0, r0, ip
 8009cb8:	f1c3 0320 	rsb	r3, r3, #32
 8009cbc:	fa01 f103 	lsl.w	r1, r1, r3
 8009cc0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8009cc4:	d502      	bpl.n	8009ccc <__addsf3+0x78>
 8009cc6:	4249      	negs	r1, r1
 8009cc8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8009ccc:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8009cd0:	d313      	bcc.n	8009cfa <__addsf3+0xa6>
 8009cd2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8009cd6:	d306      	bcc.n	8009ce6 <__addsf3+0x92>
 8009cd8:	0840      	lsrs	r0, r0, #1
 8009cda:	ea4f 0131 	mov.w	r1, r1, rrx
 8009cde:	f102 0201 	add.w	r2, r2, #1
 8009ce2:	2afe      	cmp	r2, #254	; 0xfe
 8009ce4:	d251      	bcs.n	8009d8a <__addsf3+0x136>
 8009ce6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8009cea:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8009cee:	bf08      	it	eq
 8009cf0:	f020 0001 	biceq.w	r0, r0, #1
 8009cf4:	ea40 0003 	orr.w	r0, r0, r3
 8009cf8:	4770      	bx	lr
 8009cfa:	0049      	lsls	r1, r1, #1
 8009cfc:	eb40 0000 	adc.w	r0, r0, r0
 8009d00:	3a01      	subs	r2, #1
 8009d02:	bf28      	it	cs
 8009d04:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8009d08:	d2ed      	bcs.n	8009ce6 <__addsf3+0x92>
 8009d0a:	fab0 fc80 	clz	ip, r0
 8009d0e:	f1ac 0c08 	sub.w	ip, ip, #8
 8009d12:	ebb2 020c 	subs.w	r2, r2, ip
 8009d16:	fa00 f00c 	lsl.w	r0, r0, ip
 8009d1a:	bfaa      	itet	ge
 8009d1c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8009d20:	4252      	neglt	r2, r2
 8009d22:	4318      	orrge	r0, r3
 8009d24:	bfbc      	itt	lt
 8009d26:	40d0      	lsrlt	r0, r2
 8009d28:	4318      	orrlt	r0, r3
 8009d2a:	4770      	bx	lr
 8009d2c:	f092 0f00 	teq	r2, #0
 8009d30:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8009d34:	bf06      	itte	eq
 8009d36:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8009d3a:	3201      	addeq	r2, #1
 8009d3c:	3b01      	subne	r3, #1
 8009d3e:	e7b5      	b.n	8009cac <__addsf3+0x58>
 8009d40:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8009d44:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8009d48:	bf18      	it	ne
 8009d4a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8009d4e:	d021      	beq.n	8009d94 <__addsf3+0x140>
 8009d50:	ea92 0f03 	teq	r2, r3
 8009d54:	d004      	beq.n	8009d60 <__addsf3+0x10c>
 8009d56:	f092 0f00 	teq	r2, #0
 8009d5a:	bf08      	it	eq
 8009d5c:	4608      	moveq	r0, r1
 8009d5e:	4770      	bx	lr
 8009d60:	ea90 0f01 	teq	r0, r1
 8009d64:	bf1c      	itt	ne
 8009d66:	2000      	movne	r0, #0
 8009d68:	4770      	bxne	lr
 8009d6a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8009d6e:	d104      	bne.n	8009d7a <__addsf3+0x126>
 8009d70:	0040      	lsls	r0, r0, #1
 8009d72:	bf28      	it	cs
 8009d74:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8009d78:	4770      	bx	lr
 8009d7a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8009d7e:	bf3c      	itt	cc
 8009d80:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8009d84:	4770      	bxcc	lr
 8009d86:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8009d8a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8009d8e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8009d92:	4770      	bx	lr
 8009d94:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8009d98:	bf16      	itet	ne
 8009d9a:	4608      	movne	r0, r1
 8009d9c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8009da0:	4601      	movne	r1, r0
 8009da2:	0242      	lsls	r2, r0, #9
 8009da4:	bf06      	itte	eq
 8009da6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8009daa:	ea90 0f01 	teqeq	r0, r1
 8009dae:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8009db2:	4770      	bx	lr

08009db4 <__aeabi_ui2f>:
 8009db4:	f04f 0300 	mov.w	r3, #0
 8009db8:	e004      	b.n	8009dc4 <__aeabi_i2f+0x8>
 8009dba:	bf00      	nop

08009dbc <__aeabi_i2f>:
 8009dbc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8009dc0:	bf48      	it	mi
 8009dc2:	4240      	negmi	r0, r0
 8009dc4:	ea5f 0c00 	movs.w	ip, r0
 8009dc8:	bf08      	it	eq
 8009dca:	4770      	bxeq	lr
 8009dcc:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8009dd0:	4601      	mov	r1, r0
 8009dd2:	f04f 0000 	mov.w	r0, #0
 8009dd6:	e01c      	b.n	8009e12 <__aeabi_l2f+0x2a>

08009dd8 <__aeabi_ul2f>:
 8009dd8:	ea50 0201 	orrs.w	r2, r0, r1
 8009ddc:	bf08      	it	eq
 8009dde:	4770      	bxeq	lr
 8009de0:	f04f 0300 	mov.w	r3, #0
 8009de4:	e00a      	b.n	8009dfc <__aeabi_l2f+0x14>
 8009de6:	bf00      	nop

08009de8 <__aeabi_l2f>:
 8009de8:	ea50 0201 	orrs.w	r2, r0, r1
 8009dec:	bf08      	it	eq
 8009dee:	4770      	bxeq	lr
 8009df0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8009df4:	d502      	bpl.n	8009dfc <__aeabi_l2f+0x14>
 8009df6:	4240      	negs	r0, r0
 8009df8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8009dfc:	ea5f 0c01 	movs.w	ip, r1
 8009e00:	bf02      	ittt	eq
 8009e02:	4684      	moveq	ip, r0
 8009e04:	4601      	moveq	r1, r0
 8009e06:	2000      	moveq	r0, #0
 8009e08:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8009e0c:	bf08      	it	eq
 8009e0e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8009e12:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8009e16:	fabc f28c 	clz	r2, ip
 8009e1a:	3a08      	subs	r2, #8
 8009e1c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8009e20:	db10      	blt.n	8009e44 <__aeabi_l2f+0x5c>
 8009e22:	fa01 fc02 	lsl.w	ip, r1, r2
 8009e26:	4463      	add	r3, ip
 8009e28:	fa00 fc02 	lsl.w	ip, r0, r2
 8009e2c:	f1c2 0220 	rsb	r2, r2, #32
 8009e30:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8009e34:	fa20 f202 	lsr.w	r2, r0, r2
 8009e38:	eb43 0002 	adc.w	r0, r3, r2
 8009e3c:	bf08      	it	eq
 8009e3e:	f020 0001 	biceq.w	r0, r0, #1
 8009e42:	4770      	bx	lr
 8009e44:	f102 0220 	add.w	r2, r2, #32
 8009e48:	fa01 fc02 	lsl.w	ip, r1, r2
 8009e4c:	f1c2 0220 	rsb	r2, r2, #32
 8009e50:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8009e54:	fa21 f202 	lsr.w	r2, r1, r2
 8009e58:	eb43 0002 	adc.w	r0, r3, r2
 8009e5c:	bf08      	it	eq
 8009e5e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8009e62:	4770      	bx	lr

08009e64 <__gesf2>:
 8009e64:	f04f 3cff 	mov.w	ip, #4294967295
 8009e68:	e006      	b.n	8009e78 <__cmpsf2+0x4>
 8009e6a:	bf00      	nop

08009e6c <__lesf2>:
 8009e6c:	f04f 0c01 	mov.w	ip, #1
 8009e70:	e002      	b.n	8009e78 <__cmpsf2+0x4>
 8009e72:	bf00      	nop

08009e74 <__cmpsf2>:
 8009e74:	f04f 0c01 	mov.w	ip, #1
 8009e78:	f84d cd04 	str.w	ip, [sp, #-4]!
 8009e7c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8009e80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8009e84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8009e88:	bf18      	it	ne
 8009e8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8009e8e:	d011      	beq.n	8009eb4 <__cmpsf2+0x40>
 8009e90:	b001      	add	sp, #4
 8009e92:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8009e96:	bf18      	it	ne
 8009e98:	ea90 0f01 	teqne	r0, r1
 8009e9c:	bf58      	it	pl
 8009e9e:	ebb2 0003 	subspl.w	r0, r2, r3
 8009ea2:	bf88      	it	hi
 8009ea4:	17c8      	asrhi	r0, r1, #31
 8009ea6:	bf38      	it	cc
 8009ea8:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8009eac:	bf18      	it	ne
 8009eae:	f040 0001 	orrne.w	r0, r0, #1
 8009eb2:	4770      	bx	lr
 8009eb4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8009eb8:	d102      	bne.n	8009ec0 <__cmpsf2+0x4c>
 8009eba:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8009ebe:	d105      	bne.n	8009ecc <__cmpsf2+0x58>
 8009ec0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8009ec4:	d1e4      	bne.n	8009e90 <__cmpsf2+0x1c>
 8009ec6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8009eca:	d0e1      	beq.n	8009e90 <__cmpsf2+0x1c>
 8009ecc:	f85d 0b04 	ldr.w	r0, [sp], #4
 8009ed0:	4770      	bx	lr
 8009ed2:	bf00      	nop

08009ed4 <__aeabi_cfrcmple>:
 8009ed4:	4684      	mov	ip, r0
 8009ed6:	4608      	mov	r0, r1
 8009ed8:	4661      	mov	r1, ip
 8009eda:	e7ff      	b.n	8009edc <__aeabi_cfcmpeq>

08009edc <__aeabi_cfcmpeq>:
 8009edc:	b50f      	push	{r0, r1, r2, r3, lr}
 8009ede:	f7ff ffc9 	bl	8009e74 <__cmpsf2>
 8009ee2:	2800      	cmp	r0, #0
 8009ee4:	bf48      	it	mi
 8009ee6:	f110 0f00 	cmnmi.w	r0, #0
 8009eea:	bd0f      	pop	{r0, r1, r2, r3, pc}

08009eec <__aeabi_fcmpeq>:
 8009eec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8009ef0:	f7ff fff4 	bl	8009edc <__aeabi_cfcmpeq>
 8009ef4:	bf0c      	ite	eq
 8009ef6:	2001      	moveq	r0, #1
 8009ef8:	2000      	movne	r0, #0
 8009efa:	f85d fb08 	ldr.w	pc, [sp], #8
 8009efe:	bf00      	nop

08009f00 <__aeabi_fcmplt>:
 8009f00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8009f04:	f7ff ffea 	bl	8009edc <__aeabi_cfcmpeq>
 8009f08:	bf34      	ite	cc
 8009f0a:	2001      	movcc	r0, #1
 8009f0c:	2000      	movcs	r0, #0
 8009f0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8009f12:	bf00      	nop

08009f14 <__aeabi_fcmple>:
 8009f14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8009f18:	f7ff ffe0 	bl	8009edc <__aeabi_cfcmpeq>
 8009f1c:	bf94      	ite	ls
 8009f1e:	2001      	movls	r0, #1
 8009f20:	2000      	movhi	r0, #0
 8009f22:	f85d fb08 	ldr.w	pc, [sp], #8
 8009f26:	bf00      	nop

08009f28 <__aeabi_fcmpge>:
 8009f28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8009f2c:	f7ff ffd2 	bl	8009ed4 <__aeabi_cfrcmple>
 8009f30:	bf94      	ite	ls
 8009f32:	2001      	movls	r0, #1
 8009f34:	2000      	movhi	r0, #0
 8009f36:	f85d fb08 	ldr.w	pc, [sp], #8
 8009f3a:	bf00      	nop

08009f3c <__aeabi_fcmpgt>:
 8009f3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8009f40:	f7ff ffc8 	bl	8009ed4 <__aeabi_cfrcmple>
 8009f44:	bf34      	ite	cc
 8009f46:	2001      	movcc	r0, #1
 8009f48:	2000      	movcs	r0, #0
 8009f4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8009f4e:	bf00      	nop

08009f50 <__aeabi_f2iz>:
 8009f50:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8009f54:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8009f58:	d30f      	bcc.n	8009f7a <__aeabi_f2iz+0x2a>
 8009f5a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8009f5e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8009f62:	d90d      	bls.n	8009f80 <__aeabi_f2iz+0x30>
 8009f64:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8009f68:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009f6c:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8009f70:	fa23 f002 	lsr.w	r0, r3, r2
 8009f74:	bf18      	it	ne
 8009f76:	4240      	negne	r0, r0
 8009f78:	4770      	bx	lr
 8009f7a:	f04f 0000 	mov.w	r0, #0
 8009f7e:	4770      	bx	lr
 8009f80:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8009f84:	d101      	bne.n	8009f8a <__aeabi_f2iz+0x3a>
 8009f86:	0242      	lsls	r2, r0, #9
 8009f88:	d105      	bne.n	8009f96 <__aeabi_f2iz+0x46>
 8009f8a:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8009f8e:	bf08      	it	eq
 8009f90:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8009f94:	4770      	bx	lr
 8009f96:	f04f 0000 	mov.w	r0, #0
 8009f9a:	4770      	bx	lr

08009f9c <__aeabi_ldivmod>:
 8009f9c:	b97b      	cbnz	r3, 8009fbe <__aeabi_ldivmod+0x22>
 8009f9e:	b972      	cbnz	r2, 8009fbe <__aeabi_ldivmod+0x22>
 8009fa0:	2900      	cmp	r1, #0
 8009fa2:	bfbe      	ittt	lt
 8009fa4:	2000      	movlt	r0, #0
 8009fa6:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8009faa:	e006      	blt.n	8009fba <__aeabi_ldivmod+0x1e>
 8009fac:	bf08      	it	eq
 8009fae:	2800      	cmpeq	r0, #0
 8009fb0:	bf1c      	itt	ne
 8009fb2:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8009fb6:	f04f 30ff 	movne.w	r0, #4294967295
 8009fba:	f000 b9a9 	b.w	800a310 <__aeabi_idiv0>
 8009fbe:	f1ad 0c08 	sub.w	ip, sp, #8
 8009fc2:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8009fc6:	2900      	cmp	r1, #0
 8009fc8:	db09      	blt.n	8009fde <__aeabi_ldivmod+0x42>
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	db1a      	blt.n	800a004 <__aeabi_ldivmod+0x68>
 8009fce:	f000 f835 	bl	800a03c <__udivmoddi4>
 8009fd2:	f8dd e004 	ldr.w	lr, [sp, #4]
 8009fd6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009fda:	b004      	add	sp, #16
 8009fdc:	4770      	bx	lr
 8009fde:	4240      	negs	r0, r0
 8009fe0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	db1b      	blt.n	800a020 <__aeabi_ldivmod+0x84>
 8009fe8:	f000 f828 	bl	800a03c <__udivmoddi4>
 8009fec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8009ff0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009ff4:	b004      	add	sp, #16
 8009ff6:	4240      	negs	r0, r0
 8009ff8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8009ffc:	4252      	negs	r2, r2
 8009ffe:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800a002:	4770      	bx	lr
 800a004:	4252      	negs	r2, r2
 800a006:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800a00a:	f000 f817 	bl	800a03c <__udivmoddi4>
 800a00e:	f8dd e004 	ldr.w	lr, [sp, #4]
 800a012:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a016:	b004      	add	sp, #16
 800a018:	4240      	negs	r0, r0
 800a01a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800a01e:	4770      	bx	lr
 800a020:	4252      	negs	r2, r2
 800a022:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800a026:	f000 f809 	bl	800a03c <__udivmoddi4>
 800a02a:	f8dd e004 	ldr.w	lr, [sp, #4]
 800a02e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a032:	b004      	add	sp, #16
 800a034:	4252      	negs	r2, r2
 800a036:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800a03a:	4770      	bx	lr

0800a03c <__udivmoddi4>:
 800a03c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a040:	9e08      	ldr	r6, [sp, #32]
 800a042:	460d      	mov	r5, r1
 800a044:	4604      	mov	r4, r0
 800a046:	4688      	mov	r8, r1
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d14d      	bne.n	800a0e8 <__udivmoddi4+0xac>
 800a04c:	428a      	cmp	r2, r1
 800a04e:	4694      	mov	ip, r2
 800a050:	d968      	bls.n	800a124 <__udivmoddi4+0xe8>
 800a052:	fab2 f282 	clz	r2, r2
 800a056:	b152      	cbz	r2, 800a06e <__udivmoddi4+0x32>
 800a058:	fa01 f302 	lsl.w	r3, r1, r2
 800a05c:	f1c2 0120 	rsb	r1, r2, #32
 800a060:	fa20 f101 	lsr.w	r1, r0, r1
 800a064:	fa0c fc02 	lsl.w	ip, ip, r2
 800a068:	ea41 0803 	orr.w	r8, r1, r3
 800a06c:	4094      	lsls	r4, r2
 800a06e:	ea4f 411c 	mov.w	r1, ip, lsr #16
 800a072:	fbb8 f7f1 	udiv	r7, r8, r1
 800a076:	fa1f fe8c 	uxth.w	lr, ip
 800a07a:	fb01 8817 	mls	r8, r1, r7, r8
 800a07e:	fb07 f00e 	mul.w	r0, r7, lr
 800a082:	0c23      	lsrs	r3, r4, #16
 800a084:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800a088:	4298      	cmp	r0, r3
 800a08a:	d90a      	bls.n	800a0a2 <__udivmoddi4+0x66>
 800a08c:	eb1c 0303 	adds.w	r3, ip, r3
 800a090:	f107 35ff 	add.w	r5, r7, #4294967295
 800a094:	f080 811e 	bcs.w	800a2d4 <__udivmoddi4+0x298>
 800a098:	4298      	cmp	r0, r3
 800a09a:	f240 811b 	bls.w	800a2d4 <__udivmoddi4+0x298>
 800a09e:	3f02      	subs	r7, #2
 800a0a0:	4463      	add	r3, ip
 800a0a2:	1a1b      	subs	r3, r3, r0
 800a0a4:	fbb3 f0f1 	udiv	r0, r3, r1
 800a0a8:	fb01 3310 	mls	r3, r1, r0, r3
 800a0ac:	fb00 fe0e 	mul.w	lr, r0, lr
 800a0b0:	b2a4      	uxth	r4, r4
 800a0b2:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800a0b6:	45a6      	cmp	lr, r4
 800a0b8:	d90a      	bls.n	800a0d0 <__udivmoddi4+0x94>
 800a0ba:	eb1c 0404 	adds.w	r4, ip, r4
 800a0be:	f100 33ff 	add.w	r3, r0, #4294967295
 800a0c2:	f080 8109 	bcs.w	800a2d8 <__udivmoddi4+0x29c>
 800a0c6:	45a6      	cmp	lr, r4
 800a0c8:	f240 8106 	bls.w	800a2d8 <__udivmoddi4+0x29c>
 800a0cc:	4464      	add	r4, ip
 800a0ce:	3802      	subs	r0, #2
 800a0d0:	2100      	movs	r1, #0
 800a0d2:	eba4 040e 	sub.w	r4, r4, lr
 800a0d6:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800a0da:	b11e      	cbz	r6, 800a0e4 <__udivmoddi4+0xa8>
 800a0dc:	2300      	movs	r3, #0
 800a0de:	40d4      	lsrs	r4, r2
 800a0e0:	e9c6 4300 	strd	r4, r3, [r6]
 800a0e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a0e8:	428b      	cmp	r3, r1
 800a0ea:	d908      	bls.n	800a0fe <__udivmoddi4+0xc2>
 800a0ec:	2e00      	cmp	r6, #0
 800a0ee:	f000 80ee 	beq.w	800a2ce <__udivmoddi4+0x292>
 800a0f2:	2100      	movs	r1, #0
 800a0f4:	e9c6 0500 	strd	r0, r5, [r6]
 800a0f8:	4608      	mov	r0, r1
 800a0fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a0fe:	fab3 f183 	clz	r1, r3
 800a102:	2900      	cmp	r1, #0
 800a104:	d14a      	bne.n	800a19c <__udivmoddi4+0x160>
 800a106:	42ab      	cmp	r3, r5
 800a108:	d302      	bcc.n	800a110 <__udivmoddi4+0xd4>
 800a10a:	4282      	cmp	r2, r0
 800a10c:	f200 80fc 	bhi.w	800a308 <__udivmoddi4+0x2cc>
 800a110:	1a84      	subs	r4, r0, r2
 800a112:	eb65 0303 	sbc.w	r3, r5, r3
 800a116:	2001      	movs	r0, #1
 800a118:	4698      	mov	r8, r3
 800a11a:	2e00      	cmp	r6, #0
 800a11c:	d0e2      	beq.n	800a0e4 <__udivmoddi4+0xa8>
 800a11e:	e9c6 4800 	strd	r4, r8, [r6]
 800a122:	e7df      	b.n	800a0e4 <__udivmoddi4+0xa8>
 800a124:	b902      	cbnz	r2, 800a128 <__udivmoddi4+0xec>
 800a126:	deff      	udf	#255	; 0xff
 800a128:	fab2 f282 	clz	r2, r2
 800a12c:	2a00      	cmp	r2, #0
 800a12e:	f040 8091 	bne.w	800a254 <__udivmoddi4+0x218>
 800a132:	eba1 000c 	sub.w	r0, r1, ip
 800a136:	2101      	movs	r1, #1
 800a138:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800a13c:	fa1f fe8c 	uxth.w	lr, ip
 800a140:	fbb0 f3f7 	udiv	r3, r0, r7
 800a144:	fb07 0013 	mls	r0, r7, r3, r0
 800a148:	0c25      	lsrs	r5, r4, #16
 800a14a:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 800a14e:	fb0e f003 	mul.w	r0, lr, r3
 800a152:	42a8      	cmp	r0, r5
 800a154:	d908      	bls.n	800a168 <__udivmoddi4+0x12c>
 800a156:	eb1c 0505 	adds.w	r5, ip, r5
 800a15a:	f103 38ff 	add.w	r8, r3, #4294967295
 800a15e:	d202      	bcs.n	800a166 <__udivmoddi4+0x12a>
 800a160:	42a8      	cmp	r0, r5
 800a162:	f200 80ce 	bhi.w	800a302 <__udivmoddi4+0x2c6>
 800a166:	4643      	mov	r3, r8
 800a168:	1a2d      	subs	r5, r5, r0
 800a16a:	fbb5 f0f7 	udiv	r0, r5, r7
 800a16e:	fb07 5510 	mls	r5, r7, r0, r5
 800a172:	fb0e fe00 	mul.w	lr, lr, r0
 800a176:	b2a4      	uxth	r4, r4
 800a178:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800a17c:	45a6      	cmp	lr, r4
 800a17e:	d908      	bls.n	800a192 <__udivmoddi4+0x156>
 800a180:	eb1c 0404 	adds.w	r4, ip, r4
 800a184:	f100 35ff 	add.w	r5, r0, #4294967295
 800a188:	d202      	bcs.n	800a190 <__udivmoddi4+0x154>
 800a18a:	45a6      	cmp	lr, r4
 800a18c:	f200 80b6 	bhi.w	800a2fc <__udivmoddi4+0x2c0>
 800a190:	4628      	mov	r0, r5
 800a192:	eba4 040e 	sub.w	r4, r4, lr
 800a196:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800a19a:	e79e      	b.n	800a0da <__udivmoddi4+0x9e>
 800a19c:	f1c1 0720 	rsb	r7, r1, #32
 800a1a0:	408b      	lsls	r3, r1
 800a1a2:	fa22 fc07 	lsr.w	ip, r2, r7
 800a1a6:	ea4c 0c03 	orr.w	ip, ip, r3
 800a1aa:	fa25 fa07 	lsr.w	sl, r5, r7
 800a1ae:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800a1b2:	fbba f8f9 	udiv	r8, sl, r9
 800a1b6:	fa20 f307 	lsr.w	r3, r0, r7
 800a1ba:	fb09 aa18 	mls	sl, r9, r8, sl
 800a1be:	408d      	lsls	r5, r1
 800a1c0:	fa1f fe8c 	uxth.w	lr, ip
 800a1c4:	431d      	orrs	r5, r3
 800a1c6:	fa00 f301 	lsl.w	r3, r0, r1
 800a1ca:	fb08 f00e 	mul.w	r0, r8, lr
 800a1ce:	0c2c      	lsrs	r4, r5, #16
 800a1d0:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800a1d4:	42a0      	cmp	r0, r4
 800a1d6:	fa02 f201 	lsl.w	r2, r2, r1
 800a1da:	d90b      	bls.n	800a1f4 <__udivmoddi4+0x1b8>
 800a1dc:	eb1c 0404 	adds.w	r4, ip, r4
 800a1e0:	f108 3aff 	add.w	sl, r8, #4294967295
 800a1e4:	f080 8088 	bcs.w	800a2f8 <__udivmoddi4+0x2bc>
 800a1e8:	42a0      	cmp	r0, r4
 800a1ea:	f240 8085 	bls.w	800a2f8 <__udivmoddi4+0x2bc>
 800a1ee:	f1a8 0802 	sub.w	r8, r8, #2
 800a1f2:	4464      	add	r4, ip
 800a1f4:	1a24      	subs	r4, r4, r0
 800a1f6:	fbb4 f0f9 	udiv	r0, r4, r9
 800a1fa:	fb09 4410 	mls	r4, r9, r0, r4
 800a1fe:	fb00 fe0e 	mul.w	lr, r0, lr
 800a202:	b2ad      	uxth	r5, r5
 800a204:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 800a208:	45a6      	cmp	lr, r4
 800a20a:	d908      	bls.n	800a21e <__udivmoddi4+0x1e2>
 800a20c:	eb1c 0404 	adds.w	r4, ip, r4
 800a210:	f100 35ff 	add.w	r5, r0, #4294967295
 800a214:	d26c      	bcs.n	800a2f0 <__udivmoddi4+0x2b4>
 800a216:	45a6      	cmp	lr, r4
 800a218:	d96a      	bls.n	800a2f0 <__udivmoddi4+0x2b4>
 800a21a:	3802      	subs	r0, #2
 800a21c:	4464      	add	r4, ip
 800a21e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800a222:	fba0 9502 	umull	r9, r5, r0, r2
 800a226:	eba4 040e 	sub.w	r4, r4, lr
 800a22a:	42ac      	cmp	r4, r5
 800a22c:	46c8      	mov	r8, r9
 800a22e:	46ae      	mov	lr, r5
 800a230:	d356      	bcc.n	800a2e0 <__udivmoddi4+0x2a4>
 800a232:	d053      	beq.n	800a2dc <__udivmoddi4+0x2a0>
 800a234:	2e00      	cmp	r6, #0
 800a236:	d069      	beq.n	800a30c <__udivmoddi4+0x2d0>
 800a238:	ebb3 0208 	subs.w	r2, r3, r8
 800a23c:	eb64 040e 	sbc.w	r4, r4, lr
 800a240:	fa22 f301 	lsr.w	r3, r2, r1
 800a244:	fa04 f707 	lsl.w	r7, r4, r7
 800a248:	431f      	orrs	r7, r3
 800a24a:	40cc      	lsrs	r4, r1
 800a24c:	e9c6 7400 	strd	r7, r4, [r6]
 800a250:	2100      	movs	r1, #0
 800a252:	e747      	b.n	800a0e4 <__udivmoddi4+0xa8>
 800a254:	fa0c fc02 	lsl.w	ip, ip, r2
 800a258:	f1c2 0120 	rsb	r1, r2, #32
 800a25c:	fa25 f301 	lsr.w	r3, r5, r1
 800a260:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800a264:	fa20 f101 	lsr.w	r1, r0, r1
 800a268:	4095      	lsls	r5, r2
 800a26a:	430d      	orrs	r5, r1
 800a26c:	fbb3 f1f7 	udiv	r1, r3, r7
 800a270:	fb07 3311 	mls	r3, r7, r1, r3
 800a274:	fa1f fe8c 	uxth.w	lr, ip
 800a278:	0c28      	lsrs	r0, r5, #16
 800a27a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800a27e:	fb01 f30e 	mul.w	r3, r1, lr
 800a282:	4283      	cmp	r3, r0
 800a284:	fa04 f402 	lsl.w	r4, r4, r2
 800a288:	d908      	bls.n	800a29c <__udivmoddi4+0x260>
 800a28a:	eb1c 0000 	adds.w	r0, ip, r0
 800a28e:	f101 38ff 	add.w	r8, r1, #4294967295
 800a292:	d22f      	bcs.n	800a2f4 <__udivmoddi4+0x2b8>
 800a294:	4283      	cmp	r3, r0
 800a296:	d92d      	bls.n	800a2f4 <__udivmoddi4+0x2b8>
 800a298:	3902      	subs	r1, #2
 800a29a:	4460      	add	r0, ip
 800a29c:	1ac0      	subs	r0, r0, r3
 800a29e:	fbb0 f3f7 	udiv	r3, r0, r7
 800a2a2:	fb07 0013 	mls	r0, r7, r3, r0
 800a2a6:	b2ad      	uxth	r5, r5
 800a2a8:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 800a2ac:	fb03 f00e 	mul.w	r0, r3, lr
 800a2b0:	42a8      	cmp	r0, r5
 800a2b2:	d908      	bls.n	800a2c6 <__udivmoddi4+0x28a>
 800a2b4:	eb1c 0505 	adds.w	r5, ip, r5
 800a2b8:	f103 38ff 	add.w	r8, r3, #4294967295
 800a2bc:	d216      	bcs.n	800a2ec <__udivmoddi4+0x2b0>
 800a2be:	42a8      	cmp	r0, r5
 800a2c0:	d914      	bls.n	800a2ec <__udivmoddi4+0x2b0>
 800a2c2:	3b02      	subs	r3, #2
 800a2c4:	4465      	add	r5, ip
 800a2c6:	1a28      	subs	r0, r5, r0
 800a2c8:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800a2cc:	e738      	b.n	800a140 <__udivmoddi4+0x104>
 800a2ce:	4631      	mov	r1, r6
 800a2d0:	4630      	mov	r0, r6
 800a2d2:	e707      	b.n	800a0e4 <__udivmoddi4+0xa8>
 800a2d4:	462f      	mov	r7, r5
 800a2d6:	e6e4      	b.n	800a0a2 <__udivmoddi4+0x66>
 800a2d8:	4618      	mov	r0, r3
 800a2da:	e6f9      	b.n	800a0d0 <__udivmoddi4+0x94>
 800a2dc:	454b      	cmp	r3, r9
 800a2de:	d2a9      	bcs.n	800a234 <__udivmoddi4+0x1f8>
 800a2e0:	ebb9 0802 	subs.w	r8, r9, r2
 800a2e4:	eb65 0e0c 	sbc.w	lr, r5, ip
 800a2e8:	3801      	subs	r0, #1
 800a2ea:	e7a3      	b.n	800a234 <__udivmoddi4+0x1f8>
 800a2ec:	4643      	mov	r3, r8
 800a2ee:	e7ea      	b.n	800a2c6 <__udivmoddi4+0x28a>
 800a2f0:	4628      	mov	r0, r5
 800a2f2:	e794      	b.n	800a21e <__udivmoddi4+0x1e2>
 800a2f4:	4641      	mov	r1, r8
 800a2f6:	e7d1      	b.n	800a29c <__udivmoddi4+0x260>
 800a2f8:	46d0      	mov	r8, sl
 800a2fa:	e77b      	b.n	800a1f4 <__udivmoddi4+0x1b8>
 800a2fc:	4464      	add	r4, ip
 800a2fe:	3802      	subs	r0, #2
 800a300:	e747      	b.n	800a192 <__udivmoddi4+0x156>
 800a302:	3b02      	subs	r3, #2
 800a304:	4465      	add	r5, ip
 800a306:	e72f      	b.n	800a168 <__udivmoddi4+0x12c>
 800a308:	4608      	mov	r0, r1
 800a30a:	e706      	b.n	800a11a <__udivmoddi4+0xde>
 800a30c:	4631      	mov	r1, r6
 800a30e:	e6e9      	b.n	800a0e4 <__udivmoddi4+0xa8>

0800a310 <__aeabi_idiv0>:
 800a310:	4770      	bx	lr
 800a312:	bf00      	nop

0800a314 <main>:
	CanRx0UsbLpIrqVector = can_Rx0Irq;
	CanRx1IrqVector      = can_Rx1Irq;
}

int main()
{
 800a314:	b508      	push	{r3, lr}
	cpu_init();
 800a316:	f7fa f9bd 	bl	8004694 <cpu_init>

	// initialize hal functionality
	systick_init();
	spi_init();
	LIS2DH12_spi_init();
	eeprom_initConfig(&moduleConfig, &motorConfig);
 800a31a:	4d23      	ldr	r5, [pc, #140]	; (800a3a8 <main+0x94>)
	tmcm_initModuleConfig();
 800a31c:	f7f8 fe02 	bl	8002f24 <tmcm_initModuleConfig>
	CanTxUsbHpIrqVector  = can_TxIrq;
 800a320:	4c22      	ldr	r4, [pc, #136]	; (800a3ac <main+0x98>)
	tmcm_initMotorConfig();
 800a322:	f7f8 fe0f 	bl	8002f44 <tmcm_initMotorConfig>
	tmcm_initModuleSpecificIO();
 800a326:	f7f8 fe99 	bl	800305c <tmcm_initModuleSpecificIO>
	tmcm_initModuleSpecificADC();
 800a32a:	f7f9 f85b 	bl	80033e4 <tmcm_initModuleSpecificADC>
	CanRx1IrqVector      = can_Rx1Irq;
 800a32e:	4b20      	ldr	r3, [pc, #128]	; (800a3b0 <main+0x9c>)
	CanRx0UsbLpIrqVector = can_Rx0Irq;
 800a330:	4a20      	ldr	r2, [pc, #128]	; (800a3b4 <main+0xa0>)
	CanTxUsbHpIrqVector  = can_TxIrq;
 800a332:	4921      	ldr	r1, [pc, #132]	; (800a3b8 <main+0xa4>)
	CanRx1IrqVector      = can_Rx1Irq;
 800a334:	60a3      	str	r3, [r4, #8]
	CanRx0UsbLpIrqVector = can_Rx0Irq;
 800a336:	e9c4 1200 	strd	r1, r2, [r4]
	systick_init();
 800a33a:	f7fa fa6b 	bl	8004814 <systick_init>
	spi_init();
 800a33e:	f7f9 fd5d 	bl	8003dfc <spi_init>
	LIS2DH12_spi_init();
 800a342:	f7fa f89f 	bl	8004484 <LIS2DH12_spi_init>
	eeprom_initConfig(&moduleConfig, &motorConfig);
 800a346:	4628      	mov	r0, r5
 800a348:	491c      	ldr	r1, [pc, #112]	; (800a3bc <main+0xa8>)
 800a34a:	f7fa f815 	bl	8004378 <eeprom_initConfig>

	// initialize communication interfaces
#if defined(USE_CAN_INTERFACE)
	can_init(moduleConfig.CANBitrate, moduleConfig.CANReceiveID, moduleConfig.CANSecondaryID);
 800a34e:	68ea      	ldr	r2, [r5, #12]
 800a350:	6869      	ldr	r1, [r5, #4]
 800a352:	78e8      	ldrb	r0, [r5, #3]
 800a354:	f7f9 fba2 	bl	8003a9c <can_init>
#endif
#ifdef USE_UART_INTERFACE
	uart_init(moduleConfig.baudrate);
 800a358:	7828      	ldrb	r0, [r5, #0]
 800a35a:	f7f9 fe07 	bl	8003f6c <uart_init>
#endif

    // use saved configuration values from EEPROM
    tmcm_updateConfig();
 800a35e:	f7f8 ff33 	bl	80031c8 <tmcm_updateConfig>

    // init main software functions
	tmcl_init();
 800a362:	f7fc f9a3 	bl	80066ac <tmcl_init>
    bldc_init();
 800a366:	f7fc fc5f 	bl	8006c28 <bldc_init>
    LI2DH12_init();
 800a36a:	f7fa f93b 	bl	80045e4 <LI2DH12_init>
    sensor_init();
 800a36e:	f7fd f911 	bl	8007594 <sensor_init>
    led_init();
 800a372:	f7fe f847 	bl	8008404 <led_init>
    rear_led_init();
 800a376:	f7fe f901 	bl	800857c <rear_led_init>

	for(;;)
	{
		systemInfo_incMainLoopCounter();
 800a37a:	f7fa f9f5 	bl	8004768 <systemInfo_incMainLoopCounter>

		// process incoming tmcl commands
		tmcl_processCommand();
 800a37e:	f7fc fae1 	bl	8006944 <tmcl_processCommand>
		bldc_processBLDC();
 800a382:	f7fc ff53 	bl	800722c <bldc_processBLDC>

#ifdef USE_ALIVE_LED
		// I am alive LED
		static uint32_t ledCounterCheckTime = 0;
		if ((systick_getTimer()-ledCounterCheckTime) > 1000)
 800a386:	f7fa fa5d 	bl	8004844 <systick_getTimer>
 800a38a:	68e3      	ldr	r3, [r4, #12]
 800a38c:	1ac0      	subs	r0, r0, r3
 800a38e:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 800a392:	d904      	bls.n	800a39e <main+0x8a>
		{
			tmcm_ledGreenToggle();
 800a394:	f7f9 fa70 	bl	8003878 <tmcm_ledGreenToggle>
			ledCounterCheckTime = systick_getTimer();
 800a398:	f7fa fa54 	bl	8004844 <systick_getTimer>
 800a39c:	60e0      	str	r0, [r4, #12]
		}
#endif

		systemInfo_update(systick_getTimer());
 800a39e:	f7fa fa51 	bl	8004844 <systick_getTimer>
 800a3a2:	f7fa f9c3 	bl	800472c <systemInfo_update>
	{
 800a3a6:	e7e8      	b.n	800a37a <main+0x66>
 800a3a8:	20000090 	.word	0x20000090
 800a3ac:	20000600 	.word	0x20000600
 800a3b0:	0800393d 	.word	0x0800393d
 800a3b4:	080038a9 	.word	0x080038a9
 800a3b8:	080039d1 	.word	0x080039d1
 800a3bc:	200000a0 	.word	0x200000a0

0800a3c0 <memcpy>:
 800a3c0:	440a      	add	r2, r1
 800a3c2:	4291      	cmp	r1, r2
 800a3c4:	f100 33ff 	add.w	r3, r0, #4294967295
 800a3c8:	d100      	bne.n	800a3cc <memcpy+0xc>
 800a3ca:	4770      	bx	lr
 800a3cc:	b510      	push	{r4, lr}
 800a3ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a3d2:	4291      	cmp	r1, r2
 800a3d4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a3d8:	d1f9      	bne.n	800a3ce <memcpy+0xe>
 800a3da:	bd10      	pop	{r4, pc}

0800a3dc <memset>:
 800a3dc:	4603      	mov	r3, r0
 800a3de:	4402      	add	r2, r0
 800a3e0:	4293      	cmp	r3, r2
 800a3e2:	d100      	bne.n	800a3e6 <memset+0xa>
 800a3e4:	4770      	bx	lr
 800a3e6:	f803 1b01 	strb.w	r1, [r3], #1
 800a3ea:	e7f9      	b.n	800a3e0 <memset+0x4>

0800a3ec <log>:
 800a3ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a3ee:	4604      	mov	r4, r0
 800a3f0:	460d      	mov	r5, r1
 800a3f2:	f000 f831 	bl	800a458 <__ieee754_log>
 800a3f6:	4622      	mov	r2, r4
 800a3f8:	4606      	mov	r6, r0
 800a3fa:	460f      	mov	r7, r1
 800a3fc:	462b      	mov	r3, r5
 800a3fe:	4620      	mov	r0, r4
 800a400:	4629      	mov	r1, r5
 800a402:	f7ff fbbb 	bl	8009b7c <__aeabi_dcmpun>
 800a406:	b998      	cbnz	r0, 800a430 <log+0x44>
 800a408:	2200      	movs	r2, #0
 800a40a:	2300      	movs	r3, #0
 800a40c:	4620      	mov	r0, r4
 800a40e:	4629      	mov	r1, r5
 800a410:	f7ff fbaa 	bl	8009b68 <__aeabi_dcmpgt>
 800a414:	b960      	cbnz	r0, 800a430 <log+0x44>
 800a416:	2200      	movs	r2, #0
 800a418:	2300      	movs	r3, #0
 800a41a:	4620      	mov	r0, r4
 800a41c:	4629      	mov	r1, r5
 800a41e:	f7ff fb7b 	bl	8009b18 <__aeabi_dcmpeq>
 800a422:	b140      	cbz	r0, 800a436 <log+0x4a>
 800a424:	f000 fa1e 	bl	800a864 <__errno>
 800a428:	2322      	movs	r3, #34	; 0x22
 800a42a:	2600      	movs	r6, #0
 800a42c:	4f07      	ldr	r7, [pc, #28]	; (800a44c <log+0x60>)
 800a42e:	6003      	str	r3, [r0, #0]
 800a430:	4630      	mov	r0, r6
 800a432:	4639      	mov	r1, r7
 800a434:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a436:	f000 fa15 	bl	800a864 <__errno>
 800a43a:	2221      	movs	r2, #33	; 0x21
 800a43c:	4603      	mov	r3, r0
 800a43e:	4804      	ldr	r0, [pc, #16]	; (800a450 <log+0x64>)
 800a440:	601a      	str	r2, [r3, #0]
 800a442:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a446:	f000 ba07 	b.w	800a858 <nan>
 800a44a:	bf00      	nop
 800a44c:	fff00000 	.word	0xfff00000
 800a450:	0800a994 	.word	0x0800a994
 800a454:	00000000 	.word	0x00000000

0800a458 <__ieee754_log>:
 800a458:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a45c:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800a460:	4602      	mov	r2, r0
 800a462:	460b      	mov	r3, r1
 800a464:	460f      	mov	r7, r1
 800a466:	b087      	sub	sp, #28
 800a468:	da59      	bge.n	800a51e <__ieee754_log+0xc6>
 800a46a:	4604      	mov	r4, r0
 800a46c:	f021 4500 	bic.w	r5, r1, #2147483648	; 0x80000000
 800a470:	432c      	orrs	r4, r5
 800a472:	f000 80f8 	beq.w	800a666 <__ieee754_log+0x20e>
 800a476:	2900      	cmp	r1, #0
 800a478:	f2c0 8132 	blt.w	800a6e0 <__ieee754_log+0x288>
 800a47c:	2200      	movs	r2, #0
 800a47e:	4bd6      	ldr	r3, [pc, #856]	; (800a7d8 <__ieee754_log+0x380>)
 800a480:	f7ff f8e2 	bl	8009648 <__aeabi_dmul>
 800a484:	460f      	mov	r7, r1
 800a486:	460b      	mov	r3, r1
 800a488:	49d4      	ldr	r1, [pc, #848]	; (800a7dc <__ieee754_log+0x384>)
 800a48a:	f06f 0435 	mvn.w	r4, #53	; 0x35
 800a48e:	428f      	cmp	r7, r1
 800a490:	4602      	mov	r2, r0
 800a492:	dc48      	bgt.n	800a526 <__ieee754_log+0xce>
 800a494:	153e      	asrs	r6, r7, #20
 800a496:	f3c7 0713 	ubfx	r7, r7, #0, #20
 800a49a:	f507 2115 	add.w	r1, r7, #610304	; 0x95000
 800a49e:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 800a4a2:	f601 7164 	addw	r1, r1, #3940	; 0xf64
 800a4a6:	f401 1180 	and.w	r1, r1, #1048576	; 0x100000
 800a4aa:	4426      	add	r6, r4
 800a4ac:	eb06 5611 	add.w	r6, r6, r1, lsr #20
 800a4b0:	f081 517f 	eor.w	r1, r1, #1069547520	; 0x3fc00000
 800a4b4:	f481 1140 	eor.w	r1, r1, #3145728	; 0x300000
 800a4b8:	ea41 0307 	orr.w	r3, r1, r7
 800a4bc:	4610      	mov	r0, r2
 800a4be:	4619      	mov	r1, r3
 800a4c0:	2200      	movs	r2, #0
 800a4c2:	4bc7      	ldr	r3, [pc, #796]	; (800a7e0 <__ieee754_log+0x388>)
 800a4c4:	f7fe ff08 	bl	80092d8 <__aeabi_dsub>
 800a4c8:	1cbb      	adds	r3, r7, #2
 800a4ca:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a4ce:	2b02      	cmp	r3, #2
 800a4d0:	4682      	mov	sl, r0
 800a4d2:	468b      	mov	fp, r1
 800a4d4:	dc2e      	bgt.n	800a534 <__ieee754_log+0xdc>
 800a4d6:	2200      	movs	r2, #0
 800a4d8:	2300      	movs	r3, #0
 800a4da:	f7ff fb1d 	bl	8009b18 <__aeabi_dcmpeq>
 800a4de:	2800      	cmp	r0, #0
 800a4e0:	f000 80ca 	beq.w	800a678 <__ieee754_log+0x220>
 800a4e4:	2e00      	cmp	r6, #0
 800a4e6:	f000 814b 	beq.w	800a780 <__ieee754_log+0x328>
 800a4ea:	4630      	mov	r0, r6
 800a4ec:	f7ff f842 	bl	8009574 <__aeabi_i2d>
 800a4f0:	a3a5      	add	r3, pc, #660	; (adr r3, 800a788 <__ieee754_log+0x330>)
 800a4f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4f6:	4606      	mov	r6, r0
 800a4f8:	460f      	mov	r7, r1
 800a4fa:	f7ff f8a5 	bl	8009648 <__aeabi_dmul>
 800a4fe:	a3a4      	add	r3, pc, #656	; (adr r3, 800a790 <__ieee754_log+0x338>)
 800a500:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a504:	4604      	mov	r4, r0
 800a506:	460d      	mov	r5, r1
 800a508:	4630      	mov	r0, r6
 800a50a:	4639      	mov	r1, r7
 800a50c:	f7ff f89c 	bl	8009648 <__aeabi_dmul>
 800a510:	4602      	mov	r2, r0
 800a512:	460b      	mov	r3, r1
 800a514:	4620      	mov	r0, r4
 800a516:	4629      	mov	r1, r5
 800a518:	f7fe fee0 	bl	80092dc <__adddf3>
 800a51c:	e007      	b.n	800a52e <__ieee754_log+0xd6>
 800a51e:	49af      	ldr	r1, [pc, #700]	; (800a7dc <__ieee754_log+0x384>)
 800a520:	2400      	movs	r4, #0
 800a522:	428f      	cmp	r7, r1
 800a524:	ddb6      	ble.n	800a494 <__ieee754_log+0x3c>
 800a526:	4610      	mov	r0, r2
 800a528:	4619      	mov	r1, r3
 800a52a:	f7fe fed7 	bl	80092dc <__adddf3>
 800a52e:	b007      	add	sp, #28
 800a530:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a534:	f5a7 23c2 	sub.w	r3, r7, #397312	; 0x61000
 800a538:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
 800a53c:	2200      	movs	r2, #0
 800a53e:	9301      	str	r3, [sp, #4]
 800a540:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a544:	f7fe feca 	bl	80092dc <__adddf3>
 800a548:	460b      	mov	r3, r1
 800a54a:	4602      	mov	r2, r0
 800a54c:	4659      	mov	r1, fp
 800a54e:	4650      	mov	r0, sl
 800a550:	f7ff f9a4 	bl	800989c <__aeabi_ddiv>
 800a554:	4602      	mov	r2, r0
 800a556:	4630      	mov	r0, r6
 800a558:	4614      	mov	r4, r2
 800a55a:	460d      	mov	r5, r1
 800a55c:	f7ff f80a 	bl	8009574 <__aeabi_i2d>
 800a560:	4622      	mov	r2, r4
 800a562:	462b      	mov	r3, r5
 800a564:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a568:	4620      	mov	r0, r4
 800a56a:	4629      	mov	r1, r5
 800a56c:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800a570:	f7ff f86a 	bl	8009648 <__aeabi_dmul>
 800a574:	4602      	mov	r2, r0
 800a576:	460b      	mov	r3, r1
 800a578:	4680      	mov	r8, r0
 800a57a:	4689      	mov	r9, r1
 800a57c:	f7ff f864 	bl	8009648 <__aeabi_dmul>
 800a580:	a385      	add	r3, pc, #532	; (adr r3, 800a798 <__ieee754_log+0x340>)
 800a582:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a586:	4604      	mov	r4, r0
 800a588:	460d      	mov	r5, r1
 800a58a:	f7ff f85d 	bl	8009648 <__aeabi_dmul>
 800a58e:	a384      	add	r3, pc, #528	; (adr r3, 800a7a0 <__ieee754_log+0x348>)
 800a590:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a594:	f7fe fea2 	bl	80092dc <__adddf3>
 800a598:	4622      	mov	r2, r4
 800a59a:	462b      	mov	r3, r5
 800a59c:	f7ff f854 	bl	8009648 <__aeabi_dmul>
 800a5a0:	a381      	add	r3, pc, #516	; (adr r3, 800a7a8 <__ieee754_log+0x350>)
 800a5a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5a6:	f7fe fe99 	bl	80092dc <__adddf3>
 800a5aa:	4622      	mov	r2, r4
 800a5ac:	462b      	mov	r3, r5
 800a5ae:	f7ff f84b 	bl	8009648 <__aeabi_dmul>
 800a5b2:	a37f      	add	r3, pc, #508	; (adr r3, 800a7b0 <__ieee754_log+0x358>)
 800a5b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5b8:	f7fe fe90 	bl	80092dc <__adddf3>
 800a5bc:	4642      	mov	r2, r8
 800a5be:	464b      	mov	r3, r9
 800a5c0:	f7ff f842 	bl	8009648 <__aeabi_dmul>
 800a5c4:	a37c      	add	r3, pc, #496	; (adr r3, 800a7b8 <__ieee754_log+0x360>)
 800a5c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5ca:	4680      	mov	r8, r0
 800a5cc:	4689      	mov	r9, r1
 800a5ce:	4620      	mov	r0, r4
 800a5d0:	4629      	mov	r1, r5
 800a5d2:	f7ff f839 	bl	8009648 <__aeabi_dmul>
 800a5d6:	a37a      	add	r3, pc, #488	; (adr r3, 800a7c0 <__ieee754_log+0x368>)
 800a5d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5dc:	f7fe fe7e 	bl	80092dc <__adddf3>
 800a5e0:	4622      	mov	r2, r4
 800a5e2:	462b      	mov	r3, r5
 800a5e4:	f7ff f830 	bl	8009648 <__aeabi_dmul>
 800a5e8:	a377      	add	r3, pc, #476	; (adr r3, 800a7c8 <__ieee754_log+0x370>)
 800a5ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5ee:	f7fe fe75 	bl	80092dc <__adddf3>
 800a5f2:	4622      	mov	r2, r4
 800a5f4:	462b      	mov	r3, r5
 800a5f6:	f7ff f827 	bl	8009648 <__aeabi_dmul>
 800a5fa:	460b      	mov	r3, r1
 800a5fc:	4602      	mov	r2, r0
 800a5fe:	4649      	mov	r1, r9
 800a600:	4640      	mov	r0, r8
 800a602:	f7fe fe6b 	bl	80092dc <__adddf3>
 800a606:	f5c7 27d7 	rsb	r7, r7, #440320	; 0x6b800
 800a60a:	9b01      	ldr	r3, [sp, #4]
 800a60c:	3751      	adds	r7, #81	; 0x51
 800a60e:	431f      	orrs	r7, r3
 800a610:	2f00      	cmp	r7, #0
 800a612:	4680      	mov	r8, r0
 800a614:	4689      	mov	r9, r1
 800a616:	dd55      	ble.n	800a6c4 <__ieee754_log+0x26c>
 800a618:	2200      	movs	r2, #0
 800a61a:	4b72      	ldr	r3, [pc, #456]	; (800a7e4 <__ieee754_log+0x38c>)
 800a61c:	4650      	mov	r0, sl
 800a61e:	4659      	mov	r1, fp
 800a620:	f7ff f812 	bl	8009648 <__aeabi_dmul>
 800a624:	4652      	mov	r2, sl
 800a626:	465b      	mov	r3, fp
 800a628:	f7ff f80e 	bl	8009648 <__aeabi_dmul>
 800a62c:	4604      	mov	r4, r0
 800a62e:	460d      	mov	r5, r1
 800a630:	2e00      	cmp	r6, #0
 800a632:	d15c      	bne.n	800a6ee <__ieee754_log+0x296>
 800a634:	4622      	mov	r2, r4
 800a636:	462b      	mov	r3, r5
 800a638:	4640      	mov	r0, r8
 800a63a:	4649      	mov	r1, r9
 800a63c:	f7fe fe4e 	bl	80092dc <__adddf3>
 800a640:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a644:	f7ff f800 	bl	8009648 <__aeabi_dmul>
 800a648:	4602      	mov	r2, r0
 800a64a:	460b      	mov	r3, r1
 800a64c:	4620      	mov	r0, r4
 800a64e:	4629      	mov	r1, r5
 800a650:	f7fe fe42 	bl	80092d8 <__aeabi_dsub>
 800a654:	4602      	mov	r2, r0
 800a656:	460b      	mov	r3, r1
 800a658:	4650      	mov	r0, sl
 800a65a:	4659      	mov	r1, fp
 800a65c:	f7fe fe3c 	bl	80092d8 <__aeabi_dsub>
 800a660:	b007      	add	sp, #28
 800a662:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a666:	2200      	movs	r2, #0
 800a668:	2300      	movs	r3, #0
 800a66a:	2000      	movs	r0, #0
 800a66c:	495e      	ldr	r1, [pc, #376]	; (800a7e8 <__ieee754_log+0x390>)
 800a66e:	f7ff f915 	bl	800989c <__aeabi_ddiv>
 800a672:	b007      	add	sp, #28
 800a674:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a678:	a355      	add	r3, pc, #340	; (adr r3, 800a7d0 <__ieee754_log+0x378>)
 800a67a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a67e:	4650      	mov	r0, sl
 800a680:	4659      	mov	r1, fp
 800a682:	f7fe ffe1 	bl	8009648 <__aeabi_dmul>
 800a686:	4602      	mov	r2, r0
 800a688:	460b      	mov	r3, r1
 800a68a:	2000      	movs	r0, #0
 800a68c:	4955      	ldr	r1, [pc, #340]	; (800a7e4 <__ieee754_log+0x38c>)
 800a68e:	f7fe fe23 	bl	80092d8 <__aeabi_dsub>
 800a692:	4652      	mov	r2, sl
 800a694:	4604      	mov	r4, r0
 800a696:	460d      	mov	r5, r1
 800a698:	465b      	mov	r3, fp
 800a69a:	4650      	mov	r0, sl
 800a69c:	4659      	mov	r1, fp
 800a69e:	f7fe ffd3 	bl	8009648 <__aeabi_dmul>
 800a6a2:	4602      	mov	r2, r0
 800a6a4:	460b      	mov	r3, r1
 800a6a6:	4620      	mov	r0, r4
 800a6a8:	4629      	mov	r1, r5
 800a6aa:	f7fe ffcd 	bl	8009648 <__aeabi_dmul>
 800a6ae:	4604      	mov	r4, r0
 800a6b0:	460d      	mov	r5, r1
 800a6b2:	2e00      	cmp	r6, #0
 800a6b4:	d150      	bne.n	800a758 <__ieee754_log+0x300>
 800a6b6:	4602      	mov	r2, r0
 800a6b8:	460b      	mov	r3, r1
 800a6ba:	4650      	mov	r0, sl
 800a6bc:	4659      	mov	r1, fp
 800a6be:	f7fe fe0b 	bl	80092d8 <__aeabi_dsub>
 800a6c2:	e734      	b.n	800a52e <__ieee754_log+0xd6>
 800a6c4:	2e00      	cmp	r6, #0
 800a6c6:	f040 8091 	bne.w	800a7ec <__ieee754_log+0x394>
 800a6ca:	4602      	mov	r2, r0
 800a6cc:	460b      	mov	r3, r1
 800a6ce:	4650      	mov	r0, sl
 800a6d0:	4659      	mov	r1, fp
 800a6d2:	f7fe fe01 	bl	80092d8 <__aeabi_dsub>
 800a6d6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a6da:	f7fe ffb5 	bl	8009648 <__aeabi_dmul>
 800a6de:	e7b9      	b.n	800a654 <__ieee754_log+0x1fc>
 800a6e0:	f7fe fdfa 	bl	80092d8 <__aeabi_dsub>
 800a6e4:	2200      	movs	r2, #0
 800a6e6:	2300      	movs	r3, #0
 800a6e8:	f7ff f8d8 	bl	800989c <__aeabi_ddiv>
 800a6ec:	e71f      	b.n	800a52e <__ieee754_log+0xd6>
 800a6ee:	a326      	add	r3, pc, #152	; (adr r3, 800a788 <__ieee754_log+0x330>)
 800a6f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a6f8:	f7fe ffa6 	bl	8009648 <__aeabi_dmul>
 800a6fc:	4622      	mov	r2, r4
 800a6fe:	462b      	mov	r3, r5
 800a700:	4606      	mov	r6, r0
 800a702:	460f      	mov	r7, r1
 800a704:	4640      	mov	r0, r8
 800a706:	4649      	mov	r1, r9
 800a708:	f7fe fde8 	bl	80092dc <__adddf3>
 800a70c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a710:	f7fe ff9a 	bl	8009648 <__aeabi_dmul>
 800a714:	a31e      	add	r3, pc, #120	; (adr r3, 800a790 <__ieee754_log+0x338>)
 800a716:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a71a:	4680      	mov	r8, r0
 800a71c:	4689      	mov	r9, r1
 800a71e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a722:	f7fe ff91 	bl	8009648 <__aeabi_dmul>
 800a726:	4602      	mov	r2, r0
 800a728:	460b      	mov	r3, r1
 800a72a:	4640      	mov	r0, r8
 800a72c:	4649      	mov	r1, r9
 800a72e:	f7fe fdd5 	bl	80092dc <__adddf3>
 800a732:	4602      	mov	r2, r0
 800a734:	460b      	mov	r3, r1
 800a736:	4620      	mov	r0, r4
 800a738:	4629      	mov	r1, r5
 800a73a:	f7fe fdcd 	bl	80092d8 <__aeabi_dsub>
 800a73e:	4652      	mov	r2, sl
 800a740:	465b      	mov	r3, fp
 800a742:	f7fe fdc9 	bl	80092d8 <__aeabi_dsub>
 800a746:	4602      	mov	r2, r0
 800a748:	460b      	mov	r3, r1
 800a74a:	4630      	mov	r0, r6
 800a74c:	4639      	mov	r1, r7
 800a74e:	f7fe fdc3 	bl	80092d8 <__aeabi_dsub>
 800a752:	b007      	add	sp, #28
 800a754:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a758:	4630      	mov	r0, r6
 800a75a:	f7fe ff0b 	bl	8009574 <__aeabi_i2d>
 800a75e:	a30a      	add	r3, pc, #40	; (adr r3, 800a788 <__ieee754_log+0x330>)
 800a760:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a764:	4680      	mov	r8, r0
 800a766:	4689      	mov	r9, r1
 800a768:	f7fe ff6e 	bl	8009648 <__aeabi_dmul>
 800a76c:	a308      	add	r3, pc, #32	; (adr r3, 800a790 <__ieee754_log+0x338>)
 800a76e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a772:	4606      	mov	r6, r0
 800a774:	460f      	mov	r7, r1
 800a776:	4640      	mov	r0, r8
 800a778:	4649      	mov	r1, r9
 800a77a:	f7fe ff65 	bl	8009648 <__aeabi_dmul>
 800a77e:	e7d8      	b.n	800a732 <__ieee754_log+0x2da>
 800a780:	2000      	movs	r0, #0
 800a782:	2100      	movs	r1, #0
 800a784:	e6d3      	b.n	800a52e <__ieee754_log+0xd6>
 800a786:	bf00      	nop
 800a788:	fee00000 	.word	0xfee00000
 800a78c:	3fe62e42 	.word	0x3fe62e42
 800a790:	35793c76 	.word	0x35793c76
 800a794:	3dea39ef 	.word	0x3dea39ef
 800a798:	df3e5244 	.word	0xdf3e5244
 800a79c:	3fc2f112 	.word	0x3fc2f112
 800a7a0:	96cb03de 	.word	0x96cb03de
 800a7a4:	3fc74664 	.word	0x3fc74664
 800a7a8:	94229359 	.word	0x94229359
 800a7ac:	3fd24924 	.word	0x3fd24924
 800a7b0:	55555593 	.word	0x55555593
 800a7b4:	3fe55555 	.word	0x3fe55555
 800a7b8:	d078c69f 	.word	0xd078c69f
 800a7bc:	3fc39a09 	.word	0x3fc39a09
 800a7c0:	1d8e78af 	.word	0x1d8e78af
 800a7c4:	3fcc71c5 	.word	0x3fcc71c5
 800a7c8:	9997fa04 	.word	0x9997fa04
 800a7cc:	3fd99999 	.word	0x3fd99999
 800a7d0:	55555555 	.word	0x55555555
 800a7d4:	3fd55555 	.word	0x3fd55555
 800a7d8:	43500000 	.word	0x43500000
 800a7dc:	7fefffff 	.word	0x7fefffff
 800a7e0:	3ff00000 	.word	0x3ff00000
 800a7e4:	3fe00000 	.word	0x3fe00000
 800a7e8:	c3500000 	.word	0xc3500000
 800a7ec:	a316      	add	r3, pc, #88	; (adr r3, 800a848 <__ieee754_log+0x3f0>)
 800a7ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a7f6:	f7fe ff27 	bl	8009648 <__aeabi_dmul>
 800a7fa:	4642      	mov	r2, r8
 800a7fc:	464b      	mov	r3, r9
 800a7fe:	4604      	mov	r4, r0
 800a800:	460d      	mov	r5, r1
 800a802:	4650      	mov	r0, sl
 800a804:	4659      	mov	r1, fp
 800a806:	f7fe fd67 	bl	80092d8 <__aeabi_dsub>
 800a80a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a80e:	f7fe ff1b 	bl	8009648 <__aeabi_dmul>
 800a812:	a30f      	add	r3, pc, #60	; (adr r3, 800a850 <__ieee754_log+0x3f8>)
 800a814:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a818:	4606      	mov	r6, r0
 800a81a:	460f      	mov	r7, r1
 800a81c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a820:	f7fe ff12 	bl	8009648 <__aeabi_dmul>
 800a824:	4602      	mov	r2, r0
 800a826:	460b      	mov	r3, r1
 800a828:	4630      	mov	r0, r6
 800a82a:	4639      	mov	r1, r7
 800a82c:	f7fe fd54 	bl	80092d8 <__aeabi_dsub>
 800a830:	4652      	mov	r2, sl
 800a832:	465b      	mov	r3, fp
 800a834:	f7fe fd50 	bl	80092d8 <__aeabi_dsub>
 800a838:	4602      	mov	r2, r0
 800a83a:	460b      	mov	r3, r1
 800a83c:	4620      	mov	r0, r4
 800a83e:	4629      	mov	r1, r5
 800a840:	f7fe fd4a 	bl	80092d8 <__aeabi_dsub>
 800a844:	e673      	b.n	800a52e <__ieee754_log+0xd6>
 800a846:	bf00      	nop
 800a848:	fee00000 	.word	0xfee00000
 800a84c:	3fe62e42 	.word	0x3fe62e42
 800a850:	35793c76 	.word	0x35793c76
 800a854:	3dea39ef 	.word	0x3dea39ef

0800a858 <nan>:
 800a858:	2000      	movs	r0, #0
 800a85a:	4901      	ldr	r1, [pc, #4]	; (800a860 <nan+0x8>)
 800a85c:	4770      	bx	lr
 800a85e:	bf00      	nop
 800a860:	7ff80000 	.word	0x7ff80000

0800a864 <__errno>:
 800a864:	4b01      	ldr	r3, [pc, #4]	; (800a86c <__errno+0x8>)
 800a866:	6818      	ldr	r0, [r3, #0]
 800a868:	4770      	bx	lr
 800a86a:	bf00      	nop
 800a86c:	20000024 	.word	0x20000024

0800a870 <CSWTCH.9>:
 800a870:	00000002 01000000                       ........

0800a878 <APBAHBPrescTable>:
 800a878:	00000000 04030201 04030201 09080706     ................

0800a888 <ADCPrescTable>:
 800a888:	08060402                                ....

0800a88c <sqrttable>:
 800a88c:	1b161000 2a272320 3532302d 3d3b3937     .... #'*-02579;=
 800a89c:	45434140 4c4b4947 5351504e 59575654     @ACEGIKLNPQSTVWY
 800a8ac:	5e5d5b5a 63626160 68676665 6d6c6b6a     Z[]^`abcefghjklm
 800a8bc:	7271706e 76757473 7a797877 7e7d7c7b     npqrstuvwxyz{|}~
 800a8cc:	82818080 86858483 8a898887 8e8d8c8b     ................
 800a8dc:	9190908f 95949392 98979696 9b9b9a99     ................
 800a8ec:	9f9e9d9c a2a1a0a0 a5a4a3a3 a8a7a7a6     ................
 800a8fc:	abaaaaa9 aeadadac b1b0b0af b4b3b2b2     ................
 800a90c:	b7b6b5b5 b9b9b8b7 bcbbbbba bfbebdbd     ................
 800a91c:	c1c1c0c0 c4c3c3c2 c7c6c5c5 c9c9c8c7     ................
 800a92c:	cccbcbca cececdcc d1d0d0cf d3d3d2d1     ................
 800a93c:	d6d5d4d4 d8d7d7d6 dadad9d9 dddcdbdb     ................
 800a94c:	dfdededd e1e1e0e0 e3e3e2e2 e6e5e5e4     ................
 800a95c:	e8e7e7e6 eaeae9e8 ececebeb eeeeeded     ................
 800a96c:	f1f0f0ef f3f2f2f1 f5f4f4f3 f7f6f6f5     ................
 800a97c:	f9f8f8f7 fbfafaf9 fdfcfcfb fffefefd     ................
 800a98c:	34333631 30303156 00000000              1634V100....

Disassembly of section .init:

0800a998 <_init>:
 800a998:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a99a:	bf00      	nop

Disassembly of section .fini:

0800a99c <_fini>:
 800a99c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a99e:	bf00      	nop
