library ieee;
use ieee.std_logic_1164.all;

entity bcd7seg is
  port(
    i_bcd : in  std_logic_vector(3 downto 0);  -- 0000..1001
    o_seg : out std_logic_vector(6 downto 0)   -- {a,b,c,d,e,f,g}, active-LOW
  );
end entity;

architecture rtl of bcd7seg is
begin
  -- Active-LOW: '0' lights a segment on DE2-115
  with i_bcd select
  o_seg <=
    "1000000" when "0000", -- 0
    "1111001" when "0001", -- 1
    "0100100" when "0010", -- 2
    "0110000" when "0011", -- 3
    "0011001" when "0100", -- 4
    "0010010" when "0101", -- 5
    "0000010" when "0110", -- 6
    "1111000" when "0111", -- 7
    "0000000" when "1000", -- 8
    "0010000" when "1001", -- 9
    "1111111" when others; -- blank (not BCD)
end architecture;
