// Seed: 1207122188
module module_0 (
    input logic id_0,
    output id_1
    , id_5,
    input logic id_2,
    input logic id_3,
    input id_4
);
  generate
    assign id_1 = ~1;
  endgenerate
endmodule
