Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Dec  5 13:26:23 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/vld_unredundant/cascade/mul12/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  144         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (144)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (144)
5. checking no_input_delay (23)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (144)
--------------------------
 There are 144 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src13_reg[0]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src13_reg[8]/C
src13_reg[9]/C
src14_reg[0]/C
src14_reg[1]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src14_reg[7]/C
src14_reg[8]/C
src15_reg[0]/C
src15_reg[1]/C
src15_reg[2]/C
src15_reg[3]/C
src15_reg[4]/C
src15_reg[5]/C
src15_reg[6]/C
src15_reg[7]/C
src16_reg[0]/C
src16_reg[1]/C
src16_reg[2]/C
src16_reg[3]/C
src16_reg[4]/C
src16_reg[5]/C
src16_reg[6]/C
src17_reg[0]/C
src17_reg[1]/C
src17_reg[2]/C
src17_reg[3]/C
src17_reg[4]/C
src17_reg[5]/C
src18_reg[0]/C
src18_reg[1]/C
src18_reg[2]/C
src18_reg[3]/C
src18_reg[4]/C
src19_reg[0]/C
src19_reg[1]/C
src19_reg[2]/C
src19_reg[3]/C
src1_reg[0]/C
src1_reg[1]/C
src20_reg[0]/C
src20_reg[1]/C
src20_reg[2]/C
src21_reg[0]/C
src21_reg[1]/C
src22_reg[0]/C
src2_reg[0]/C
src2_reg[1]/C
src2_reg[2]/C
src3_reg[0]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src4_reg[0]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src5_reg[0]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src6_reg[0]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src7_reg[0]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src8_reg[0]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src9_reg[0]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (144)
--------------------------------------------------
 There are 144 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src13_reg[0]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src13_reg[8]/D
src13_reg[9]/D
src14_reg[0]/D
src14_reg[1]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src14_reg[7]/D
src14_reg[8]/D
src15_reg[0]/D
src15_reg[1]/D
src15_reg[2]/D
src15_reg[3]/D
src15_reg[4]/D
src15_reg[5]/D
src15_reg[6]/D
src15_reg[7]/D
src16_reg[0]/D
src16_reg[1]/D
src16_reg[2]/D
src16_reg[3]/D
src16_reg[4]/D
src16_reg[5]/D
src16_reg[6]/D
src17_reg[0]/D
src17_reg[1]/D
src17_reg[2]/D
src17_reg[3]/D
src17_reg[4]/D
src17_reg[5]/D
src18_reg[0]/D
src18_reg[1]/D
src18_reg[2]/D
src18_reg[3]/D
src18_reg[4]/D
src19_reg[0]/D
src19_reg[1]/D
src19_reg[2]/D
src19_reg[3]/D
src1_reg[0]/D
src1_reg[1]/D
src20_reg[0]/D
src20_reg[1]/D
src20_reg[2]/D
src21_reg[0]/D
src21_reg[1]/D
src22_reg[0]/D
src2_reg[0]/D
src2_reg[1]/D
src2_reg[2]/D
src3_reg[0]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src4_reg[0]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src5_reg[0]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src6_reg[0]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src7_reg[0]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src8_reg[0]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src9_reg[0]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (23)
-------------------------------
 There are 23 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src16_
src17_
src18_
src19_
src1_
src20_
src21_
src22_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst19[0]
dst1[0]
dst20[0]
dst21[0]
dst22[0]
dst23[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  168          inf        0.000                      0                  168           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           168 Endpoints
Min Delay           168 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src5_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst22[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.184ns  (logic 5.058ns (55.076%)  route 4.126ns (44.924%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE                         0.000     0.000 r  src5_reg[1]/C
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src5_reg[1]/Q
                         net (fo=5, routed)           1.142     1.535    compressor/chain0_0/lut6_2_inst4/I0
    SLICE_X2Y71                                                       r  compressor/chain0_0/lut6_2_inst4/LUT6/I0
    SLICE_X2Y71          LUT6 (Prop_lut6_I0_O)        0.097     1.632 r  compressor/chain0_0/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     1.632    compressor/chain0_0/prop[4]
    SLICE_X2Y71                                                       r  compressor/chain0_0/carry4_inst1/S[0]
    SLICE_X2Y71          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     2.011 r  compressor/chain0_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     2.011    compressor/chain0_0/carryout[7]
    SLICE_X2Y72                                                       r  compressor/chain0_0/carry4_inst2/CI
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     2.248 r  compressor/chain0_0/carry4_inst2/O[3]
                         net (fo=4, routed)           0.695     2.943    compressor/chain1_0/dst[7]
    SLICE_X0Y73                                                       r  compressor/chain1_0/lut5_prop9/I0
    SLICE_X0Y73          LUT5 (Prop_lut5_I0_O)        0.222     3.165 r  compressor/chain1_0/lut5_prop9/O
                         net (fo=1, routed)           0.000     3.165    compressor/chain1_0/prop[9]
    SLICE_X0Y73                                                       r  compressor/chain1_0/carry4_inst2/S[1]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.577 r  compressor/chain1_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.577    compressor/chain1_0/carryout[11]
    SLICE_X0Y74                                                       r  compressor/chain1_0/carry4_inst3/CI
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.736 r  compressor/chain1_0/carry4_inst3/O[0]
                         net (fo=6, routed)           0.796     4.532    compressor/chain2_0/lut6_2_inst11/I0
    SLICE_X1Y73                                                       r  compressor/chain2_0/lut6_2_inst11/LUT6/I0
    SLICE_X1Y73          LUT6 (Prop_lut6_I0_O)        0.224     4.756 r  compressor/chain2_0/lut6_2_inst11/LUT6/O
                         net (fo=1, routed)           0.000     4.756    compressor/chain2_0/prop[11]
    SLICE_X1Y73                                                       r  compressor/chain2_0/carry4_inst2/S[3]
    SLICE_X1Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.055 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.055    compressor/chain2_0/carryout[11]
    SLICE_X1Y74                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.289 r  compressor/chain2_0/carry4_inst3/O[3]
                         net (fo=1, routed)           1.493     6.782    dst22_OBUF[0]
    U18                                                               r  dst22_OBUF[0]_inst/I
    U18                  OBUF (Prop_obuf_I_O)         2.402     9.184 r  dst22_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.184    dst22[0]
    U18                                                               r  dst22[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst20[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.173ns  (logic 5.048ns (55.035%)  route 4.125ns (44.965%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE                         0.000     0.000 r  src5_reg[1]/C
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src5_reg[1]/Q
                         net (fo=5, routed)           1.142     1.535    compressor/chain0_0/lut6_2_inst4/I0
    SLICE_X2Y71                                                       r  compressor/chain0_0/lut6_2_inst4/LUT6/I0
    SLICE_X2Y71          LUT6 (Prop_lut6_I0_O)        0.097     1.632 r  compressor/chain0_0/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     1.632    compressor/chain0_0/prop[4]
    SLICE_X2Y71                                                       r  compressor/chain0_0/carry4_inst1/S[0]
    SLICE_X2Y71          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     2.011 r  compressor/chain0_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     2.011    compressor/chain0_0/carryout[7]
    SLICE_X2Y72                                                       r  compressor/chain0_0/carry4_inst2/CI
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     2.248 r  compressor/chain0_0/carry4_inst2/O[3]
                         net (fo=4, routed)           0.695     2.943    compressor/chain1_0/dst[7]
    SLICE_X0Y73                                                       r  compressor/chain1_0/lut5_prop9/I0
    SLICE_X0Y73          LUT5 (Prop_lut5_I0_O)        0.222     3.165 r  compressor/chain1_0/lut5_prop9/O
                         net (fo=1, routed)           0.000     3.165    compressor/chain1_0/prop[9]
    SLICE_X0Y73                                                       r  compressor/chain1_0/carry4_inst2/S[1]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.577 r  compressor/chain1_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.577    compressor/chain1_0/carryout[11]
    SLICE_X0Y74                                                       r  compressor/chain1_0/carry4_inst3/CI
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.736 r  compressor/chain1_0/carry4_inst3/O[0]
                         net (fo=6, routed)           0.796     4.532    compressor/chain2_0/lut6_2_inst11/I0
    SLICE_X1Y73                                                       r  compressor/chain2_0/lut6_2_inst11/LUT6/I0
    SLICE_X1Y73          LUT6 (Prop_lut6_I0_O)        0.224     4.756 r  compressor/chain2_0/lut6_2_inst11/LUT6/O
                         net (fo=1, routed)           0.000     4.756    compressor/chain2_0/prop[11]
    SLICE_X1Y73                                                       r  compressor/chain2_0/carry4_inst2/S[3]
    SLICE_X1Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.055 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.055    compressor/chain2_0/carryout[11]
    SLICE_X1Y74                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.285 r  compressor/chain2_0/carry4_inst3/O[1]
                         net (fo=1, routed)           1.491     6.777    dst20_OBUF[0]
    V17                                                               r  dst20_OBUF[0]_inst/I
    V17                  OBUF (Prop_obuf_I_O)         2.396     9.173 r  dst20_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.173    dst20[0]
    V17                                                               r  dst20[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst21[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.137ns  (logic 5.008ns (54.805%)  route 4.130ns (45.195%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE                         0.000     0.000 r  src5_reg[1]/C
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src5_reg[1]/Q
                         net (fo=5, routed)           1.142     1.535    compressor/chain0_0/lut6_2_inst4/I0
    SLICE_X2Y71                                                       r  compressor/chain0_0/lut6_2_inst4/LUT6/I0
    SLICE_X2Y71          LUT6 (Prop_lut6_I0_O)        0.097     1.632 r  compressor/chain0_0/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     1.632    compressor/chain0_0/prop[4]
    SLICE_X2Y71                                                       r  compressor/chain0_0/carry4_inst1/S[0]
    SLICE_X2Y71          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     2.011 r  compressor/chain0_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     2.011    compressor/chain0_0/carryout[7]
    SLICE_X2Y72                                                       r  compressor/chain0_0/carry4_inst2/CI
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     2.248 r  compressor/chain0_0/carry4_inst2/O[3]
                         net (fo=4, routed)           0.695     2.943    compressor/chain1_0/dst[7]
    SLICE_X0Y73                                                       r  compressor/chain1_0/lut5_prop9/I0
    SLICE_X0Y73          LUT5 (Prop_lut5_I0_O)        0.222     3.165 r  compressor/chain1_0/lut5_prop9/O
                         net (fo=1, routed)           0.000     3.165    compressor/chain1_0/prop[9]
    SLICE_X0Y73                                                       r  compressor/chain1_0/carry4_inst2/S[1]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.577 r  compressor/chain1_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.577    compressor/chain1_0/carryout[11]
    SLICE_X0Y74                                                       r  compressor/chain1_0/carry4_inst3/CI
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.736 r  compressor/chain1_0/carry4_inst3/O[0]
                         net (fo=6, routed)           0.796     4.532    compressor/chain2_0/lut6_2_inst11/I0
    SLICE_X1Y73                                                       r  compressor/chain2_0/lut6_2_inst11/LUT6/I0
    SLICE_X1Y73          LUT6 (Prop_lut6_I0_O)        0.224     4.756 r  compressor/chain2_0/lut6_2_inst11/LUT6/O
                         net (fo=1, routed)           0.000     4.756    compressor/chain2_0/prop[11]
    SLICE_X1Y73                                                       r  compressor/chain2_0/carry4_inst2/S[3]
    SLICE_X1Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.055 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.055    compressor/chain2_0/carryout[11]
    SLICE_X1Y74                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.236 r  compressor/chain2_0/carry4_inst3/O[2]
                         net (fo=1, routed)           1.496     6.733    dst21_OBUF[0]
    U16                                                               r  dst21_OBUF[0]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         2.405     9.137 r  dst21_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.137    dst21[0]
    U16                                                               r  dst21[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst19[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.137ns  (logic 4.989ns (54.603%)  route 4.148ns (45.397%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE                         0.000     0.000 r  src5_reg[1]/C
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src5_reg[1]/Q
                         net (fo=5, routed)           1.142     1.535    compressor/chain0_0/lut6_2_inst4/I0
    SLICE_X2Y71                                                       r  compressor/chain0_0/lut6_2_inst4/LUT6/I0
    SLICE_X2Y71          LUT6 (Prop_lut6_I0_O)        0.097     1.632 r  compressor/chain0_0/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     1.632    compressor/chain0_0/prop[4]
    SLICE_X2Y71                                                       r  compressor/chain0_0/carry4_inst1/S[0]
    SLICE_X2Y71          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     2.011 r  compressor/chain0_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     2.011    compressor/chain0_0/carryout[7]
    SLICE_X2Y72                                                       r  compressor/chain0_0/carry4_inst2/CI
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     2.248 r  compressor/chain0_0/carry4_inst2/O[3]
                         net (fo=4, routed)           0.695     2.943    compressor/chain1_0/dst[7]
    SLICE_X0Y73                                                       r  compressor/chain1_0/lut5_prop9/I0
    SLICE_X0Y73          LUT5 (Prop_lut5_I0_O)        0.222     3.165 r  compressor/chain1_0/lut5_prop9/O
                         net (fo=1, routed)           0.000     3.165    compressor/chain1_0/prop[9]
    SLICE_X0Y73                                                       r  compressor/chain1_0/carry4_inst2/S[1]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.577 r  compressor/chain1_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.577    compressor/chain1_0/carryout[11]
    SLICE_X0Y74                                                       r  compressor/chain1_0/carry4_inst3/CI
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.736 r  compressor/chain1_0/carry4_inst3/O[0]
                         net (fo=6, routed)           0.796     4.532    compressor/chain2_0/lut6_2_inst11/I0
    SLICE_X1Y73                                                       r  compressor/chain2_0/lut6_2_inst11/LUT6/I0
    SLICE_X1Y73          LUT6 (Prop_lut6_I0_O)        0.224     4.756 r  compressor/chain2_0/lut6_2_inst11/LUT6/O
                         net (fo=1, routed)           0.000     4.756    compressor/chain2_0/prop[11]
    SLICE_X1Y73                                                       r  compressor/chain2_0/carry4_inst2/S[3]
    SLICE_X1Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.055 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.055    compressor/chain2_0/carryout[11]
    SLICE_X1Y74                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.214 r  compressor/chain2_0/carry4_inst3/O[0]
                         net (fo=1, routed)           1.515     6.729    dst19_OBUF[0]
    U11                                                               r  dst19_OBUF[0]_inst/I
    U11                  OBUF (Prop_obuf_I_O)         2.408     9.137 r  dst19_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.137    dst19[0]
    U11                                                               r  dst19[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst16[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.024ns  (logic 4.942ns (54.770%)  route 4.081ns (45.230%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE                         0.000     0.000 r  src5_reg[1]/C
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src5_reg[1]/Q
                         net (fo=5, routed)           1.142     1.535    compressor/chain0_0/lut6_2_inst4/I0
    SLICE_X2Y71                                                       r  compressor/chain0_0/lut6_2_inst4/LUT6/I0
    SLICE_X2Y71          LUT6 (Prop_lut6_I0_O)        0.097     1.632 r  compressor/chain0_0/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     1.632    compressor/chain0_0/prop[4]
    SLICE_X2Y71                                                       r  compressor/chain0_0/carry4_inst1/S[0]
    SLICE_X2Y71          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     2.011 r  compressor/chain0_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     2.011    compressor/chain0_0/carryout[7]
    SLICE_X2Y72                                                       r  compressor/chain0_0/carry4_inst2/CI
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     2.248 r  compressor/chain0_0/carry4_inst2/O[3]
                         net (fo=4, routed)           0.695     2.943    compressor/chain1_0/dst[7]
    SLICE_X0Y73                                                       r  compressor/chain1_0/lut5_prop9/I0
    SLICE_X0Y73          LUT5 (Prop_lut5_I0_O)        0.222     3.165 r  compressor/chain1_0/lut5_prop9/O
                         net (fo=1, routed)           0.000     3.165    compressor/chain1_0/prop[9]
    SLICE_X0Y73                                                       r  compressor/chain1_0/carry4_inst2/S[1]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.597 r  compressor/chain1_0/carry4_inst2/O[2]
                         net (fo=2, routed)           0.590     4.187    compressor/chain2_0/lut4_gene13_0[7]
    SLICE_X1Y72                                                       r  compressor/chain2_0/lut2_prop7/I0
    SLICE_X1Y72          LUT2 (Prop_lut2_I0_O)        0.230     4.417 r  compressor/chain2_0/lut2_prop7/O
                         net (fo=1, routed)           0.000     4.417    compressor/chain2_0/prop[7]
    SLICE_X1Y72                                                       r  compressor/chain2_0/carry4_inst1/S[3]
    SLICE_X1Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.716 r  compressor/chain2_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.716    compressor/chain2_0/carryout[7]
    SLICE_X1Y73                                                       r  compressor/chain2_0/carry4_inst2/CI
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.946 r  compressor/chain2_0/carry4_inst2/O[1]
                         net (fo=1, routed)           1.654     6.600    dst16_OBUF[0]
    V10                                                               r  dst16_OBUF[0]_inst/I
    V10                  OBUF (Prop_obuf_I_O)         2.423     9.024 r  dst16_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.024    dst16[0]
    V10                                                               r  dst16[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst18[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.011ns  (logic 4.852ns (53.842%)  route 4.159ns (46.158%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE                         0.000     0.000 r  src5_reg[1]/C
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src5_reg[1]/Q
                         net (fo=5, routed)           1.142     1.535    compressor/chain0_0/lut6_2_inst4/I0
    SLICE_X2Y71                                                       r  compressor/chain0_0/lut6_2_inst4/LUT6/I0
    SLICE_X2Y71          LUT6 (Prop_lut6_I0_O)        0.097     1.632 r  compressor/chain0_0/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     1.632    compressor/chain0_0/prop[4]
    SLICE_X2Y71                                                       r  compressor/chain0_0/carry4_inst1/S[0]
    SLICE_X2Y71          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     2.011 r  compressor/chain0_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     2.011    compressor/chain0_0/carryout[7]
    SLICE_X2Y72                                                       r  compressor/chain0_0/carry4_inst2/CI
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     2.248 r  compressor/chain0_0/carry4_inst2/O[3]
                         net (fo=4, routed)           0.695     2.943    compressor/chain1_0/dst[7]
    SLICE_X0Y73                                                       r  compressor/chain1_0/lut5_prop9/I0
    SLICE_X0Y73          LUT5 (Prop_lut5_I0_O)        0.222     3.165 r  compressor/chain1_0/lut5_prop9/O
                         net (fo=1, routed)           0.000     3.165    compressor/chain1_0/prop[9]
    SLICE_X0Y73                                                       r  compressor/chain1_0/carry4_inst2/S[1]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.577 r  compressor/chain1_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.577    compressor/chain1_0/carryout[11]
    SLICE_X0Y74                                                       r  compressor/chain1_0/carry4_inst3/CI
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.736 r  compressor/chain1_0/carry4_inst3/O[0]
                         net (fo=6, routed)           0.793     4.529    compressor/chain2_0/lut6_2_inst10/I0
    SLICE_X1Y73                                                       r  compressor/chain2_0/lut6_2_inst10/LUT5/I0
    SLICE_X1Y73          LUT5 (Prop_lut5_I0_O)        0.230     4.759 r  compressor/chain2_0/lut6_2_inst10/LUT5/O
                         net (fo=1, routed)           0.000     4.759    compressor/chain2_0/gene[10]
    SLICE_X1Y73                                                       r  compressor/chain2_0/carry4_inst2/DI[2]
    SLICE_X1Y73          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     5.050 r  compressor/chain2_0/carry4_inst2/O[3]
                         net (fo=1, routed)           1.529     6.579    dst18_OBUF[0]
    U12                                                               r  dst18_OBUF[0]_inst/I
    U12                  OBUF (Prop_obuf_I_O)         2.432     9.011 r  dst18_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.011    dst18[0]
    U12                                                               r  dst18[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst23[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.993ns  (logic 4.781ns (53.165%)  route 4.212ns (46.835%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE                         0.000     0.000 r  src5_reg[1]/C
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src5_reg[1]/Q
                         net (fo=5, routed)           1.142     1.535    compressor/chain0_0/lut6_2_inst4/I0
    SLICE_X2Y71                                                       r  compressor/chain0_0/lut6_2_inst4/LUT6/I0
    SLICE_X2Y71          LUT6 (Prop_lut6_I0_O)        0.097     1.632 r  compressor/chain0_0/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     1.632    compressor/chain0_0/prop[4]
    SLICE_X2Y71                                                       r  compressor/chain0_0/carry4_inst1/S[0]
    SLICE_X2Y71          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     2.011 r  compressor/chain0_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     2.011    compressor/chain0_0/carryout[7]
    SLICE_X2Y72                                                       r  compressor/chain0_0/carry4_inst2/CI
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     2.248 r  compressor/chain0_0/carry4_inst2/O[3]
                         net (fo=4, routed)           0.695     2.943    compressor/chain1_0/dst[7]
    SLICE_X0Y73                                                       r  compressor/chain1_0/lut5_prop9/I0
    SLICE_X0Y73          LUT5 (Prop_lut5_I0_O)        0.222     3.165 r  compressor/chain1_0/lut5_prop9/O
                         net (fo=1, routed)           0.000     3.165    compressor/chain1_0/prop[9]
    SLICE_X0Y73                                                       r  compressor/chain1_0/carry4_inst2/S[1]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.577 r  compressor/chain1_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.577    compressor/chain1_0/carryout[11]
    SLICE_X0Y74                                                       r  compressor/chain1_0/carry4_inst3/CI
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.736 r  compressor/chain1_0/carry4_inst3/O[0]
                         net (fo=6, routed)           0.796     4.532    compressor/chain2_0/lut6_2_inst11/I0
    SLICE_X1Y73                                                       r  compressor/chain2_0/lut6_2_inst11/LUT6/I0
    SLICE_X1Y73          LUT6 (Prop_lut6_I0_O)        0.224     4.756 r  compressor/chain2_0/lut6_2_inst11/LUT6/O
                         net (fo=1, routed)           0.000     4.756    compressor/chain2_0/prop[11]
    SLICE_X1Y73                                                       r  compressor/chain2_0/carry4_inst2/S[3]
    SLICE_X1Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.055 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.055    compressor/chain2_0/carryout[11]
    SLICE_X1Y74                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.144 r  compressor/chain2_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           1.579     6.723    dst23_OBUF[0]
    U17                                                               r  dst23_OBUF[0]_inst/I
    U17                  OBUF (Prop_obuf_I_O)         2.270     8.993 r  dst23_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.993    dst23[0]
    U17                                                               r  dst23[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst17[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.878ns  (logic 4.732ns (53.297%)  route 4.146ns (46.703%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE                         0.000     0.000 r  src5_reg[1]/C
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src5_reg[1]/Q
                         net (fo=5, routed)           1.142     1.535    compressor/chain0_0/lut6_2_inst4/I0
    SLICE_X2Y71                                                       r  compressor/chain0_0/lut6_2_inst4/LUT6/I0
    SLICE_X2Y71          LUT6 (Prop_lut6_I0_O)        0.097     1.632 r  compressor/chain0_0/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     1.632    compressor/chain0_0/prop[4]
    SLICE_X2Y71                                                       r  compressor/chain0_0/carry4_inst1/S[0]
    SLICE_X2Y71          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     2.011 r  compressor/chain0_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     2.011    compressor/chain0_0/carryout[7]
    SLICE_X2Y72                                                       r  compressor/chain0_0/carry4_inst2/CI
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     2.248 r  compressor/chain0_0/carry4_inst2/O[3]
                         net (fo=4, routed)           0.695     2.943    compressor/chain1_0/dst[7]
    SLICE_X0Y73                                                       r  compressor/chain1_0/lut5_prop9/I0
    SLICE_X0Y73          LUT5 (Prop_lut5_I0_O)        0.222     3.165 r  compressor/chain1_0/lut5_prop9/O
                         net (fo=1, routed)           0.000     3.165    compressor/chain1_0/prop[9]
    SLICE_X0Y73                                                       r  compressor/chain1_0/carry4_inst2/S[1]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.577 r  compressor/chain1_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.577    compressor/chain1_0/carryout[11]
    SLICE_X0Y74                                                       r  compressor/chain1_0/carry4_inst3/CI
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.736 r  compressor/chain1_0/carry4_inst3/O[0]
                         net (fo=6, routed)           0.793     4.529    compressor/chain2_0/lut6_2_inst10/I0
    SLICE_X1Y73                                                       r  compressor/chain2_0/lut6_2_inst10/LUT6/I0
    SLICE_X1Y73          LUT6 (Prop_lut6_I0_O)        0.224     4.753 r  compressor/chain2_0/lut6_2_inst10/LUT6/O
                         net (fo=1, routed)           0.000     4.753    compressor/chain2_0/prop[10]
    SLICE_X1Y73                                                       r  compressor/chain2_0/carry4_inst2/S[2]
    SLICE_X1Y73          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189     4.942 r  compressor/chain2_0/carry4_inst2/O[2]
                         net (fo=1, routed)           1.516     6.458    dst17_OBUF[0]
    V12                                                               r  dst17_OBUF[0]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         2.420     8.878 r  dst17_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.878    dst17[0]
    V12                                                               r  dst17[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst15[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.842ns  (logic 4.860ns (54.972%)  route 3.981ns (45.028%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE                         0.000     0.000 r  src5_reg[1]/C
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src5_reg[1]/Q
                         net (fo=5, routed)           1.142     1.535    compressor/chain0_0/lut6_2_inst4/I0
    SLICE_X2Y71                                                       r  compressor/chain0_0/lut6_2_inst4/LUT6/I0
    SLICE_X2Y71          LUT6 (Prop_lut6_I0_O)        0.097     1.632 r  compressor/chain0_0/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     1.632    compressor/chain0_0/prop[4]
    SLICE_X2Y71                                                       r  compressor/chain0_0/carry4_inst1/S[0]
    SLICE_X2Y71          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     2.011 r  compressor/chain0_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     2.011    compressor/chain0_0/carryout[7]
    SLICE_X2Y72                                                       r  compressor/chain0_0/carry4_inst2/CI
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     2.248 r  compressor/chain0_0/carry4_inst2/O[3]
                         net (fo=4, routed)           0.695     2.943    compressor/chain1_0/dst[7]
    SLICE_X0Y73                                                       r  compressor/chain1_0/lut5_prop9/I0
    SLICE_X0Y73          LUT5 (Prop_lut5_I0_O)        0.222     3.165 r  compressor/chain1_0/lut5_prop9/O
                         net (fo=1, routed)           0.000     3.165    compressor/chain1_0/prop[9]
    SLICE_X0Y73                                                       r  compressor/chain1_0/carry4_inst2/S[1]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.597 r  compressor/chain1_0/carry4_inst2/O[2]
                         net (fo=2, routed)           0.590     4.187    compressor/chain2_0/lut4_gene13_0[7]
    SLICE_X1Y72                                                       r  compressor/chain2_0/lut2_prop7/I0
    SLICE_X1Y72          LUT2 (Prop_lut2_I0_O)        0.230     4.417 r  compressor/chain2_0/lut2_prop7/O
                         net (fo=1, routed)           0.000     4.417    compressor/chain2_0/prop[7]
    SLICE_X1Y72                                                       r  compressor/chain2_0/carry4_inst1/S[3]
    SLICE_X1Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.716 r  compressor/chain2_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.716    compressor/chain2_0/carryout[7]
    SLICE_X1Y73                                                       r  compressor/chain2_0/carry4_inst2/CI
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.875 r  compressor/chain2_0/carry4_inst2/O[0]
                         net (fo=1, routed)           1.554     6.429    dst15_OBUF[0]
    V11                                                               r  dst15_OBUF[0]_inst/I
    V11                  OBUF (Prop_obuf_I_O)         2.412     8.842 r  dst15_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.842    dst15[0]
    V11                                                               r  dst15[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst12[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.835ns  (logic 4.827ns (54.636%)  route 4.008ns (45.364%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE                         0.000     0.000 r  src5_reg[1]/C
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src5_reg[1]/Q
                         net (fo=5, routed)           1.142     1.535    compressor/chain0_0/lut6_2_inst4/I0
    SLICE_X2Y71                                                       r  compressor/chain0_0/lut6_2_inst4/LUT6/I0
    SLICE_X2Y71          LUT6 (Prop_lut6_I0_O)        0.097     1.632 r  compressor/chain0_0/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     1.632    compressor/chain0_0/prop[4]
    SLICE_X2Y71                                                       r  compressor/chain0_0/carry4_inst1/S[0]
    SLICE_X2Y71          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     2.011 r  compressor/chain0_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     2.011    compressor/chain0_0/carryout[7]
    SLICE_X2Y72                                                       r  compressor/chain0_0/carry4_inst2/CI
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     2.168 r  compressor/chain0_0/carry4_inst2/O[0]
                         net (fo=6, routed)           0.601     2.768    compressor/chain1_0/dst[4]
    SLICE_X0Y72                                                       r  compressor/chain1_0/lut5_prop5/I4
    SLICE_X0Y72          LUT5 (Prop_lut5_I4_O)        0.209     2.977 r  compressor/chain1_0/lut5_prop5/O
                         net (fo=1, routed)           0.000     2.977    compressor/chain1_0/prop[5]
    SLICE_X0Y72                                                       r  compressor/chain1_0/carry4_inst1/S[1]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.409 r  compressor/chain1_0/carry4_inst1/O[2]
                         net (fo=2, routed)           0.591     4.001    compressor/chain2_0/lut4_gene13_0[3]
    SLICE_X1Y71                                                       r  compressor/chain2_0/lut2_prop3/I0
    SLICE_X1Y71          LUT2 (Prop_lut2_I0_O)        0.230     4.231 r  compressor/chain2_0/lut2_prop3/O
                         net (fo=1, routed)           0.000     4.231    compressor/chain2_0/prop[3]
    SLICE_X1Y71                                                       r  compressor/chain2_0/carry4_inst0/S[3]
    SLICE_X1Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.530 r  compressor/chain2_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     4.530    compressor/chain2_0/carryout[3]
    SLICE_X1Y72                                                       r  compressor/chain2_0/carry4_inst1/CI
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.760 r  compressor/chain2_0/carry4_inst1/O[1]
                         net (fo=1, routed)           1.674     6.434    dst12_OBUF[0]
    T13                                                               r  dst12_OBUF[0]_inst/I
    T13                  OBUF (Prop_obuf_I_O)         2.401     8.835 r  dst12_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.835    dst12[0]
    T13                                                               r  dst12[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src10_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src10_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.190ns  (logic 0.128ns (67.430%)  route 0.062ns (32.570%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE                         0.000     0.000 r  src10_reg[9]/C
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src10_reg[9]/Q
                         net (fo=5, routed)           0.062     0.190    src10[9]
    SLICE_X7Y73          FDRE                                         r  src10_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src5_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.225ns  (logic 0.164ns (72.788%)  route 0.061ns (27.212%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE                         0.000     0.000 r  src5_reg[1]/C
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  src5_reg[1]/Q
                         net (fo=5, routed)           0.061     0.225    src5[1]
    SLICE_X3Y71          FDRE                                         r  src5_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src13_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src13_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.128ns (53.585%)  route 0.111ns (46.415%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE                         0.000     0.000 r  src13_reg[8]/C
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src13_reg[8]/Q
                         net (fo=5, routed)           0.111     0.239    src13[8]
    SLICE_X7Y73          FDRE                                         r  src13_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src12_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src12_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.128ns (52.058%)  route 0.118ns (47.942%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE                         0.000     0.000 r  src12_reg[5]/C
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src12_reg[5]/Q
                         net (fo=2, routed)           0.118     0.246    src12[5]
    SLICE_X5Y74          FDRE                                         r  src12_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.544%)  route 0.120ns (48.456%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE                         0.000     0.000 r  src7_reg[3]/C
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src7_reg[3]/Q
                         net (fo=5, routed)           0.120     0.248    src7[3]
    SLICE_X3Y70          FDRE                                         r  src7_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.141ns (56.748%)  route 0.107ns (43.252%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE                         0.000     0.000 r  src9_reg[6]/C
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src9_reg[6]/Q
                         net (fo=2, routed)           0.107     0.248    src9[6]
    SLICE_X6Y71          FDRE                                         r  src9_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src13_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src13_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.898%)  route 0.111ns (44.102%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE                         0.000     0.000 r  src13_reg[0]/C
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src13_reg[0]/Q
                         net (fo=2, routed)           0.111     0.252    src13[0]
    SLICE_X2Y75          FDRE                                         r  src13_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.128ns (50.597%)  route 0.125ns (49.403%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE                         0.000     0.000 r  src7_reg[5]/C
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src7_reg[5]/Q
                         net (fo=5, routed)           0.125     0.253    src7[5]
    SLICE_X2Y71          FDRE                                         r  src7_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.466%)  route 0.126ns (49.534%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE                         0.000     0.000 r  src7_reg[1]/C
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src7_reg[1]/Q
                         net (fo=5, routed)           0.126     0.254    src7[1]
    SLICE_X3Y71          FDRE                                         r  src7_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src6_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.585%)  route 0.113ns (44.415%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE                         0.000     0.000 r  src6_reg[1]/C
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src6_reg[1]/Q
                         net (fo=5, routed)           0.113     0.254    src6[1]
    SLICE_X3Y70          FDRE                                         r  src6_reg[2]/D
  -------------------------------------------------------------------    -------------------





