SET_FLAG MODE BATCH
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE devicefamily kintex7
SET_PREFERENCE device xc7k325t
SET_PREFERENCE speedgrade -2
SET_PREFERENCE package ffg900
SET_PREFERENCE outputdirectory /home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/_tmp/
SET_PREFERENCE subworkingdirectory /home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/_tmp/
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE designentry Verilog
SET_PREFERENCE flowvendor Other
SET_PREFERENCE tool vivado
SET_PREFERENCE compnamestatus 0
SET_PARAMETER component_name design_1_mig_1_0
SET_PARAMETER xml_input_file /home/shep/projects/hotline/data/mig_100MHz_8B.prj
SET_CORE_NAME MIG 7 Series
SET_CORE_VERSION 1.9.a
SET_CORE_VLNV xilinx.com:ip:mig_7series:1.9.a
SET_CORE_PATH /opt/Xilinx/Vivado/2013.1/data/ip/xilinx/mig_7series_v1_9_a
SET_CORE_DATASHEET /opt/Xilinx/Vivado/2013.1/data/ip/xilinx/mig_7series_v1_9_a/data/docs/ds176_7series_MIS.pdf
