{"Source Block": ["hdl/library/common/up_axi.v@85:95@HdlIdDef", "  reg             up_wsel = 'd0;\n  reg     [ 4:0]  up_wcount = 'd0;\n  reg             up_rack_d = 'd0;\n  reg     [31:0]  up_rdata_d = 'd0;\n  reg             up_rsel = 'd0;\n  reg     [ 4:0]  up_rcount = 'd0;\n\n  // internal signals\n\n  wire            up_wack_s;\n  wire            up_rack_s;\n"], "Clone Blocks": [["hdl/library/common/up_axi.v@83:93", "\n  reg             up_wack_d = 'd0;\n  reg             up_wsel = 'd0;\n  reg     [ 4:0]  up_wcount = 'd0;\n  reg             up_rack_d = 'd0;\n  reg     [31:0]  up_rdata_d = 'd0;\n  reg             up_rsel = 'd0;\n  reg     [ 4:0]  up_rcount = 'd0;\n\n  // internal signals\n\n"], ["hdl/library/common/up_axi.v@81:91", "\n  // internal registers\n\n  reg             up_wack_d = 'd0;\n  reg             up_wsel = 'd0;\n  reg     [ 4:0]  up_wcount = 'd0;\n  reg             up_rack_d = 'd0;\n  reg     [31:0]  up_rdata_d = 'd0;\n  reg             up_rsel = 'd0;\n  reg     [ 4:0]  up_rcount = 'd0;\n\n"], ["hdl/library/common/up_axi.v@82:92", "  // internal registers\n\n  reg             up_wack_d = 'd0;\n  reg             up_wsel = 'd0;\n  reg     [ 4:0]  up_wcount = 'd0;\n  reg             up_rack_d = 'd0;\n  reg     [31:0]  up_rdata_d = 'd0;\n  reg             up_rsel = 'd0;\n  reg     [ 4:0]  up_rcount = 'd0;\n\n  // internal signals\n"], ["hdl/library/common/up_axi.v@80:90", "  localparam  AW = ADDRESS_WIDTH - 1;\n\n  // internal registers\n\n  reg             up_wack_d = 'd0;\n  reg             up_wsel = 'd0;\n  reg     [ 4:0]  up_wcount = 'd0;\n  reg             up_rack_d = 'd0;\n  reg     [31:0]  up_rdata_d = 'd0;\n  reg             up_rsel = 'd0;\n  reg     [ 4:0]  up_rcount = 'd0;\n"], ["hdl/library/common/up_axi.v@84:94", "  reg             up_wack_d = 'd0;\n  reg             up_wsel = 'd0;\n  reg     [ 4:0]  up_wcount = 'd0;\n  reg             up_rack_d = 'd0;\n  reg     [31:0]  up_rdata_d = 'd0;\n  reg             up_rsel = 'd0;\n  reg     [ 4:0]  up_rcount = 'd0;\n\n  // internal signals\n\n  wire            up_wack_s;\n"], ["hdl/library/common/up_axi.v@79:89", "  localparam  AXI_AW = AXI_ADDRESS_WIDTH - 1;\n  localparam  AW = ADDRESS_WIDTH - 1;\n\n  // internal registers\n\n  reg             up_wack_d = 'd0;\n  reg             up_wsel = 'd0;\n  reg     [ 4:0]  up_wcount = 'd0;\n  reg             up_rack_d = 'd0;\n  reg     [31:0]  up_rdata_d = 'd0;\n  reg             up_rsel = 'd0;\n"]], "Diff Content": {"Delete": [[90, "  reg     [ 4:0]  up_rcount = 'd0;\n"]], "Add": [[90, "  reg                               up_axi_awready_int = 'd0;\n"], [90, "  reg                               up_axi_wready_int = 'd0;\n"], [90, "  reg                               up_axi_bvalid_int = 'd0;\n"], [90, "  reg                               up_wack_d = 'd0;\n"], [90, "  reg                               up_wsel = 'd0;\n"], [90, "  reg                               up_wreq_int = 'd0;\n"], [90, "  reg     [(ADDRESS_WIDTH-1):0]     up_waddr_int = 'd0;\n"], [90, "  reg     [31:0]                    up_wdata_int = 'd0;\n"], [90, "  reg     [ 4:0]                    up_wcount = 'd0;\n"], [90, "  reg                               up_axi_arready_int = 'd0;\n"], [90, "  reg                               up_axi_rvalid_int = 'd0;\n"], [90, "  reg     [31:0]                    up_axi_rdata_int = 'd0;\n"], [90, "  reg                               up_rack_d = 'd0;\n"], [90, "  reg     [31:0]                    up_rdata_d = 'd0;\n"], [90, "  reg                               up_rsel = 'd0;\n"], [90, "  reg                               up_rreq_int = 'd0;\n"], [90, "  reg     [(ADDRESS_WIDTH-1):0]     up_raddr_int = 'd0;\n"], [90, "  reg     [ 4:0]                    up_rcount = 'd0;\n"]]}}