From c531045d89ca5ff6864d1a6fd9ac0f2ae2cb8014 Mon Sep 17 00:00:00 2001
From: Peng Fan <Peng.Fan@freescale.com>
Date: Fri, 29 May 2015 09:12:22 +0800
Subject: [PATCH 1193/1691] MLK-10996 imx: qspi fix ddr delay setting

commit c531045d89ca5ff6864d1a6fd9ac0f2ae2cb8014 from
git://git.freescale.com/imx/linux-2.6-imx.git imx_4.1.15_1.0.0_ga

For i.MX6UL and i.MX7D, ddr delay logic enable bit is changed from i.MX6SX.
If want to enable qspi ddr mode, ddr delay logic should be enabled.

Signed-off-by: Peng Fan <Peng.Fan@freescale.com>
(cherry picked and merge from commit f28986825a7be1cbf2b5103ea110db28c96e74c7)
Signed-off-by: Han Xu <b45815@freescale.com>

Conflicts:
	drivers/mtd/spi-nor/fsl-quadspi.c
---
 drivers/mtd/spi-nor/fsl-quadspi.c | 13 +++++++++++++
 1 file changed, 13 insertions(+)

diff --git a/drivers/mtd/spi-nor/fsl-quadspi.c b/drivers/mtd/spi-nor/fsl-quadspi.c
index 99fe22b..e6cd641 100644
--- a/drivers/mtd/spi-nor/fsl-quadspi.c
+++ b/drivers/mtd/spi-nor/fsl-quadspi.c
@@ -65,6 +65,11 @@
 #define QUADSPI_MCR_SWRSTSD_SHIFT	0
 #define QUADSPI_MCR_SWRSTSD_MASK	(1 << QUADSPI_MCR_SWRSTSD_SHIFT)
 
+#define QUADSPI_FLSHCR			0x0c
+#define QUADSPI_FLSHCR_TDH_SHIFT	16
+#define QUADSPI_FLSHCR_TDH_MASK		(3 << QUADSPI_FLSHCR_TDH_SHIFT)
+#define QUADSPI_FLSHCR_TDH_DDR_EN	(1 << QUADSPI_FLSHCR_TDH_SHIFT)
+
 #define QUADSPI_IPCR			0x08
 #define QUADSPI_IPCR_SEQID_SHIFT	24
 #define QUADSPI_IPCR_SEQID_MASK		(0xF << QUADSPI_IPCR_SEQID_SHIFT)
@@ -727,6 +732,14 @@ static void fsl_qspi_init_abh_read(struct fsl_qspi *q)
 			reg |= MX6SX_QUADSPI_MCR_TX_DDR_DELAY_EN_MASK;
 
 		writel(reg, q->iobase + QUADSPI_MCR);
+
+		if ((q->devtype_data->devtype == FSL_QUADSPI_IMX6UL) ||
+		    (q->devtype_data->devtype == FSL_QUADSPI_IMX7D)) {
+			reg = readl(q->iobase + QUADSPI_FLSHCR);
+			reg &= ~QUADSPI_FLSHCR_TDH_MASK;
+			reg |= QUADSPI_FLSHCR_TDH_DDR_EN;
+			writel(reg, q->iobase + QUADSPI_FLSHCR);
+		}
 	}
 }
 /* This function was used to prepare and enable QSPI clock */
-- 
1.9.1

