Reading OpenROAD database at '/mnt/d/APIC/FIR_Openlane/All/runs/RUN_2024-06-17_09-55-24/40-openroad-repairantennas/1-diodeinsertion/top.odb'…
Reading library file at '/home/nurwiyoso14/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib'…
Reading design constraints file at '/nix/store/ly0xjc8f0gmgmckxcrs0bw8vqc9gf9bk-python3-3.11.6-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 5
[INFO] Setting input delay to: 5
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 12 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   top
Die area:                 ( 0 0 ) ( 831750 842470 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     45156
Number of terminals:      40
Number of snets:          2
Number of nets:           34627

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
[INFO DRT-0164] Number of unique instances = 606.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 1019428.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 116000.
[INFO DRT-0033] via shape region query size = 9060.
[INFO DRT-0033] met2 shape region query size = 5451.
[INFO DRT-0033] via2 shape region query size = 7248.
[INFO DRT-0033] met3 shape region query size = 5459.
[INFO DRT-0033] via3 shape region query size = 7248.
[INFO DRT-0033] met4 shape region query size = 1908.
[INFO DRT-0033] via4 shape region query size = 72.
[INFO DRT-0033] met5 shape region query size = 96.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0077]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2444 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0079]   Complete 400 unique inst patterns.
[INFO DRT-0079]   Complete 500 unique inst patterns.
[INFO DRT-0079]   Complete 600 unique inst patterns.
[INFO DRT-0081]   Complete 600 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0083]   Complete 10000 groups.
[INFO DRT-0083]   Complete 20000 groups.
[INFO DRT-0084]   Complete 20110 groups.
#scanned instances     = 45156
#unique  instances     = 606
#stdCellGenAp          = 18276
#stdCellValidPlanarAp  = 150
#stdCellValidViaAp     = 13894
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 111870
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:05:52, elapsed time = 00:00:29, memory = 335.16 (MB), peak = 355.75 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.

Number of guides:     226023

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 120 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 122 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0027]   Complete 100000 origin guides.
[INFO DRT-0027]   Complete 200000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
  complete 10000 nets.
  complete 20000 nets.
  complete 30000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0029]   Complete 20000 nets (guide).
[INFO DRT-0029]   Complete 30000 nets (guide).
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 81207.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 61856.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 30869.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 2766.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1152.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 3.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 113228 vertical wires in 3 frboxes and 64625 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 10885 vertical wires in 3 frboxes and 18706 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:17, elapsed time = 00:00:05, memory = 642.77 (MB), peak = 694.54 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 642.77 (MB), peak = 694.54 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:11, memory = 1134.67 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:20, memory = 1348.84 (MB).
    Completing 30% with 4046 violations.
    elapsed time = 00:00:32, memory = 1543.52 (MB).
    Completing 40% with 4046 violations.
    elapsed time = 00:00:45, memory = 1645.45 (MB).
    Completing 50% with 4046 violations.
    elapsed time = 00:00:58, memory = 1632.63 (MB).
    Completing 60% with 8743 violations.
    elapsed time = 00:01:12, memory = 1662.47 (MB).
    Completing 70% with 8743 violations.
    elapsed time = 00:01:23, memory = 1691.45 (MB).
    Completing 80% with 13020 violations.
    elapsed time = 00:01:40, memory = 1767.50 (MB).
    Completing 90% with 13020 violations.
    elapsed time = 00:01:56, memory = 1757.34 (MB).
    Completing 100% with 18281 violations.
    elapsed time = 00:02:16, memory = 1802.60 (MB).
[INFO DRT-0199]   Number of violations = 21583.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4
Cut Spacing          0     36      0      0      0      0      0
Metal Spacing      376      0   3502      0    410     23      2
Min Hole             0      0     17      0      0      0      0
NS Metal             2      0      1      0      0      0      0
Recheck              9      0   2038      0   1068     81    106
Short                0      1  12393      8   1498     11      1
[INFO DRT-0267] cpu time = 00:23:43, elapsed time = 00:02:17, memory = 1931.16 (MB), peak = 1931.16 (MB)
Total wire length = 1249190 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 503387 um.
Total wire length on LAYER met2 = 505995 um.
Total wire length on LAYER met3 = 100919 um.
Total wire length on LAYER met4 = 138594 um.
Total wire length on LAYER met5 = 293 um.
Total number of vias = 226125.
Up-via summary (total 226125):.

-------------------------
 FR_MASTERSLICE         0
            li1    110721
           met1    109286
           met2      3902
           met3      2210
           met4         6
-------------------------
                   226125


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 21583 violations.
    elapsed time = 00:00:10, memory = 1921.40 (MB).
    Completing 20% with 21583 violations.
    elapsed time = 00:00:24, memory = 1922.18 (MB).
    Completing 30% with 19535 violations.
    elapsed time = 00:00:33, memory = 2005.95 (MB).
    Completing 40% with 19535 violations.
    elapsed time = 00:00:48, memory = 2026.93 (MB).
    Completing 50% with 19535 violations.
    elapsed time = 00:01:01, memory = 2018.00 (MB).
    Completing 60% with 17058 violations.
    elapsed time = 00:01:15, memory = 2046.46 (MB).
    Completing 70% with 17058 violations.
    elapsed time = 00:01:26, memory = 2048.46 (MB).
    Completing 80% with 15274 violations.
    elapsed time = 00:01:42, memory = 2073.45 (MB).
    Completing 90% with 15274 violations.
    elapsed time = 00:01:57, memory = 2073.71 (MB).
    Completing 100% with 12624 violations.
    elapsed time = 00:02:15, memory = 2050.94 (MB).
[INFO DRT-0199]   Number of violations = 12632.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing         41      0      0      0      0
Metal Spacing        0   2015    225     12      1
Min Hole             0      2      2      0      0
Recheck              0      8      0      0      0
Short                0   9704    620      2      0
[INFO DRT-0267] cpu time = 00:23:52, elapsed time = 00:02:16, memory = 2059.77 (MB), peak = 2101.17 (MB)
Total wire length = 1243213 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 500371 um.
Total wire length on LAYER met2 = 503129 um.
Total wire length on LAYER met3 = 101093 um.
Total wire length on LAYER met4 = 138310 um.
Total wire length on LAYER met5 = 309 um.
Total number of vias = 225260.
Up-via summary (total 225260):.

-------------------------
 FR_MASTERSLICE         0
            li1    110595
           met1    108483
           met2      3983
           met3      2193
           met4         6
-------------------------
                   225260


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 12632 violations.
    elapsed time = 00:00:10, memory = 2088.75 (MB).
    Completing 20% with 12632 violations.
    elapsed time = 00:00:22, memory = 2059.88 (MB).
    Completing 30% with 12797 violations.
    elapsed time = 00:00:33, memory = 2064.91 (MB).
    Completing 40% with 12797 violations.
    elapsed time = 00:00:53, memory = 2065.41 (MB).
    Completing 50% with 12797 violations.
    elapsed time = 00:01:08, memory = 2073.99 (MB).
    Completing 60% with 12756 violations.
    elapsed time = 00:01:21, memory = 2073.99 (MB).
    Completing 70% with 12756 violations.
    elapsed time = 00:01:34, memory = 2074.76 (MB).
    Completing 80% with 12693 violations.
    elapsed time = 00:01:51, memory = 2088.82 (MB).
    Completing 90% with 12693 violations.
    elapsed time = 00:02:02, memory = 2088.82 (MB).
    Completing 100% with 12849 violations.
    elapsed time = 00:02:20, memory = 2093.01 (MB).
[INFO DRT-0199]   Number of violations = 12858.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing         44      0      0      0      0
Metal Spacing        0   2109    253     19      1
Min Hole             0      1      0      0      0
Recheck              0      9      0      0      0
Short                0   9790    626      1      5
[INFO DRT-0267] cpu time = 00:25:09, elapsed time = 00:02:21, memory = 2046.25 (MB), peak = 2102.02 (MB)
Total wire length = 1241552 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 499595 um.
Total wire length on LAYER met2 = 502325 um.
Total wire length on LAYER met3 = 101190 um.
Total wire length on LAYER met4 = 138121 um.
Total wire length on LAYER met5 = 319 um.
Total number of vias = 224515.
Up-via summary (total 224515):.

-------------------------
 FR_MASTERSLICE         0
            li1    110594
           met1    107806
           met2      3906
           met3      2203
           met4         6
-------------------------
                   224515


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 12858 violations.
    elapsed time = 00:00:12, memory = 2046.25 (MB).
    Completing 20% with 12858 violations.
    elapsed time = 00:00:21, memory = 2049.02 (MB).
    Completing 30% with 10296 violations.
    elapsed time = 00:00:35, memory = 2054.02 (MB).
    Completing 40% with 10296 violations.
    elapsed time = 00:00:46, memory = 2064.41 (MB).
    Completing 50% with 10296 violations.
    elapsed time = 00:01:00, memory = 2063.28 (MB).
    Completing 60% with 7809 violations.
    elapsed time = 00:01:09, memory = 2066.30 (MB).
    Completing 70% with 7809 violations.
    elapsed time = 00:01:25, memory = 2067.08 (MB).
    Completing 80% with 4483 violations.
    elapsed time = 00:01:39, memory = 2067.08 (MB).
    Completing 90% with 4483 violations.
    elapsed time = 00:01:49, memory = 2081.08 (MB).
    Completing 100% with 1501 violations.
    elapsed time = 00:02:13, memory = 2146.10 (MB).
[INFO DRT-0199]   Number of violations = 1501.
Viol/Layer        mcon   met1    via   met2   met3
Cut Spacing          2      0      1      0      0
Metal Spacing        0    483      0     81      5
Min Hole             0      1      0      0      0
Short                0    813      0    113      2
[INFO DRT-0267] cpu time = 00:22:49, elapsed time = 00:02:14, memory = 2148.87 (MB), peak = 2235.93 (MB)
Total wire length = 1241343 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 468064 um.
Total wire length on LAYER met2 = 504528 um.
Total wire length on LAYER met3 = 129812 um.
Total wire length on LAYER met4 = 138618 um.
Total wire length on LAYER met5 = 319 um.
Total number of vias = 231349.
Up-via summary (total 231349):.

-------------------------
 FR_MASTERSLICE         0
            li1    110594
           met1    111247
           met2      7230
           met3      2272
           met4         6
-------------------------
                   231349


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 1501 violations.
    elapsed time = 00:00:00, memory = 2148.87 (MB).
    Completing 20% with 1501 violations.
    elapsed time = 00:00:01, memory = 2148.87 (MB).
    Completing 30% with 1290 violations.
    elapsed time = 00:00:05, memory = 2148.87 (MB).
    Completing 40% with 1290 violations.
    elapsed time = 00:00:06, memory = 2148.87 (MB).
    Completing 50% with 1290 violations.
    elapsed time = 00:00:09, memory = 2148.87 (MB).
    Completing 60% with 842 violations.
    elapsed time = 00:00:10, memory = 2148.87 (MB).
    Completing 70% with 842 violations.
    elapsed time = 00:00:11, memory = 2148.87 (MB).
    Completing 80% with 444 violations.
    elapsed time = 00:00:17, memory = 2149.64 (MB).
    Completing 90% with 444 violations.
    elapsed time = 00:00:18, memory = 2149.64 (MB).
    Completing 100% with 46 violations.
    elapsed time = 00:00:26, memory = 2152.08 (MB).
[INFO DRT-0199]   Number of violations = 46.
Viol/Layer        met1   met2   met3
Metal Spacing       18      1      5
Short               22      0      0
[INFO DRT-0267] cpu time = 00:02:45, elapsed time = 00:00:26, memory = 2151.07 (MB), peak = 2235.93 (MB)
Total wire length = 1241254 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 467124 um.
Total wire length on LAYER met2 = 504573 um.
Total wire length on LAYER met3 = 130648 um.
Total wire length on LAYER met4 = 138602 um.
Total wire length on LAYER met5 = 305 um.
Total number of vias = 231370.
Up-via summary (total 231370):.

-------------------------
 FR_MASTERSLICE         0
            li1    110594
           met1    111218
           met2      7278
           met3      2274
           met4         6
-------------------------
                   231370


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 46 violations.
    elapsed time = 00:00:00, memory = 2151.07 (MB).
    Completing 20% with 46 violations.
    elapsed time = 00:00:00, memory = 2151.07 (MB).
    Completing 30% with 42 violations.
    elapsed time = 00:00:00, memory = 2151.07 (MB).
    Completing 40% with 42 violations.
    elapsed time = 00:00:00, memory = 2151.07 (MB).
    Completing 50% with 42 violations.
    elapsed time = 00:00:03, memory = 2151.07 (MB).
    Completing 60% with 36 violations.
    elapsed time = 00:00:03, memory = 2151.07 (MB).
    Completing 70% with 36 violations.
    elapsed time = 00:00:03, memory = 2151.07 (MB).
    Completing 80% with 16 violations.
    elapsed time = 00:00:04, memory = 2151.07 (MB).
    Completing 90% with 16 violations.
    elapsed time = 00:00:04, memory = 2151.07 (MB).
    Completing 100% with 7 violations.
    elapsed time = 00:00:05, memory = 2151.07 (MB).
[INFO DRT-0199]   Number of violations = 7.
Viol/Layer        met1   met3
Metal Spacing        0      5
Short                2      0
[INFO DRT-0267] cpu time = 00:00:20, elapsed time = 00:00:05, memory = 2151.07 (MB), peak = 2235.93 (MB)
Total wire length = 1241202 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 467101 um.
Total wire length on LAYER met2 = 504553 um.
Total wire length on LAYER met3 = 130640 um.
Total wire length on LAYER met4 = 138600 um.
Total wire length on LAYER met5 = 305 um.
Total number of vias = 231347.
Up-via summary (total 231347):.

-------------------------
 FR_MASTERSLICE         0
            li1    110594
           met1    111200
           met2      7275
           met3      2272
           met4         6
-------------------------
                   231347


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 7 violations.
    elapsed time = 00:00:00, memory = 2151.07 (MB).
    Completing 20% with 7 violations.
    elapsed time = 00:00:00, memory = 2151.07 (MB).
    Completing 30% with 7 violations.
    elapsed time = 00:00:00, memory = 2151.07 (MB).
    Completing 40% with 7 violations.
    elapsed time = 00:00:00, memory = 2151.07 (MB).
    Completing 50% with 7 violations.
    elapsed time = 00:00:03, memory = 2151.07 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:03, memory = 2151.07 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:03, memory = 2151.07 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:03, memory = 2151.07 (MB).
    Completing 90% with 5 violations.
    elapsed time = 00:00:03, memory = 2151.07 (MB).
    Completing 100% with 5 violations.
    elapsed time = 00:00:03, memory = 2151.07 (MB).
[INFO DRT-0199]   Number of violations = 5.
Viol/Layer        met3
Metal Spacing        5
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:03, memory = 2151.07 (MB), peak = 2235.93 (MB)
Total wire length = 1241206 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 467080 um.
Total wire length on LAYER met2 = 504558 um.
Total wire length on LAYER met3 = 130660 um.
Total wire length on LAYER met4 = 138600 um.
Total wire length on LAYER met5 = 305 um.
Total number of vias = 231351.
Up-via summary (total 231351):.

-------------------------
 FR_MASTERSLICE         0
            li1    110594
           met1    111201
           met2      7278
           met3      2272
           met4         6
-------------------------
                   231351


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:00, memory = 2151.07 (MB).
    Completing 20% with 5 violations.
    elapsed time = 00:00:00, memory = 2151.07 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 2151.07 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 2151.07 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 2151.07 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 2151.07 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 2151.07 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 2151.07 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 2151.07 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 2151.07 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:00, memory = 2151.07 (MB), peak = 2235.93 (MB)
Total wire length = 1241211 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 467081 um.
Total wire length on LAYER met2 = 504559 um.
Total wire length on LAYER met3 = 130660 um.
Total wire length on LAYER met4 = 138604 um.
Total wire length on LAYER met5 = 305 um.
Total number of vias = 231355.
Up-via summary (total 231355):.

-------------------------
 FR_MASTERSLICE         0
            li1    110594
           met1    111201
           met2      7278
           met3      2276
           met4         6
-------------------------
                   231355


[INFO DRT-0198] Complete detail routing.
Total wire length = 1241211 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 467081 um.
Total wire length on LAYER met2 = 504559 um.
Total wire length on LAYER met3 = 130660 um.
Total wire length on LAYER met4 = 138604 um.
Total wire length on LAYER met5 = 305 um.
Total number of vias = 231355.
Up-via summary (total 231355):.

-------------------------
 FR_MASTERSLICE         0
            li1    110594
           met1    111201
           met2      7278
           met3      2276
           met4         6
-------------------------
                   231355


[INFO DRT-0267] cpu time = 01:39:02, elapsed time = 00:09:45, memory = 2151.07 (MB), peak = 2235.93 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/mnt/d/APIC/FIR_Openlane/All/runs/RUN_2024-06-17_09-55-24/42-openroad-detailedrouting/top.odb'…
Writing netlist to '/mnt/d/APIC/FIR_Openlane/All/runs/RUN_2024-06-17_09-55-24/42-openroad-detailedrouting/top.nl.v'…
Writing powered netlist to '/mnt/d/APIC/FIR_Openlane/All/runs/RUN_2024-06-17_09-55-24/42-openroad-detailedrouting/top.pnl.v'…
Writing layout to '/mnt/d/APIC/FIR_Openlane/All/runs/RUN_2024-06-17_09-55-24/42-openroad-detailedrouting/top.def'…
Writing timing constraints to '/mnt/d/APIC/FIR_Openlane/All/runs/RUN_2024-06-17_09-55-24/42-openroad-detailedrouting/top.sdc'…
