<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>SIFrameLowering.cpp source code [llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='SIFrameLowering.cpp.html'>SIFrameLowering.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===----------------------- SIFrameLowering.cpp --------------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//==-----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#include <a href="SIFrameLowering.h.html">"SIFrameLowering.h"</a></u></td></tr>
<tr><th id="10">10</th><td><u>#include <a href="AMDGPU.h.html">"AMDGPU.h"</a></u></td></tr>
<tr><th id="11">11</th><td><u>#include <a href="GCNSubtarget.h.html">"GCNSubtarget.h"</a></u></td></tr>
<tr><th id="12">12</th><td><u>#include <a href="MCTargetDesc/AMDGPUMCTargetDesc.h.html">"MCTargetDesc/AMDGPUMCTargetDesc.h"</a></u></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="SIMachineFunctionInfo.h.html">"SIMachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="../../../include/llvm/CodeGen/LivePhysRegs.h.html">"llvm/CodeGen/LivePhysRegs.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../include/llvm/CodeGen/RegisterScavenging.h.html">"llvm/CodeGen/RegisterScavenging.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/Target/TargetMachine.h.html">"llvm/Target/TargetMachine.h"</a></u></td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "frame-info"</u></td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><i  data-doc="_ZL32findScratchNonCalleeSaveRegisterRN4llvm19MachineRegisterInfoERNS_12LivePhysRegsERKNS_19TargetRegisterClassEb">// Find a scratch register that we can use at the start of the prologue to</i></td></tr>
<tr><th id="25">25</th><td><i  data-doc="_ZL32findScratchNonCalleeSaveRegisterRN4llvm19MachineRegisterInfoERNS_12LivePhysRegsERKNS_19TargetRegisterClassEb">// re-align the stack pointer. We avoid using callee-save registers since they</i></td></tr>
<tr><th id="26">26</th><td><i  data-doc="_ZL32findScratchNonCalleeSaveRegisterRN4llvm19MachineRegisterInfoERNS_12LivePhysRegsERKNS_19TargetRegisterClassEb">// may appear to be free when this is called from canUseAsPrologue (during</i></td></tr>
<tr><th id="27">27</th><td><i  data-doc="_ZL32findScratchNonCalleeSaveRegisterRN4llvm19MachineRegisterInfoERNS_12LivePhysRegsERKNS_19TargetRegisterClassEb">// shrink wrapping), but then no longer be free when this is called from</i></td></tr>
<tr><th id="28">28</th><td><i  data-doc="_ZL32findScratchNonCalleeSaveRegisterRN4llvm19MachineRegisterInfoERNS_12LivePhysRegsERKNS_19TargetRegisterClassEb">// emitPrologue.</i></td></tr>
<tr><th id="29">29</th><td><i  data-doc="_ZL32findScratchNonCalleeSaveRegisterRN4llvm19MachineRegisterInfoERNS_12LivePhysRegsERKNS_19TargetRegisterClassEb">//</i></td></tr>
<tr><th id="30">30</th><td><i  data-doc="_ZL32findScratchNonCalleeSaveRegisterRN4llvm19MachineRegisterInfoERNS_12LivePhysRegsERKNS_19TargetRegisterClassEb">// FIXME: This is a bit conservative, since in the above case we could use one</i></td></tr>
<tr><th id="31">31</th><td><i  data-doc="_ZL32findScratchNonCalleeSaveRegisterRN4llvm19MachineRegisterInfoERNS_12LivePhysRegsERKNS_19TargetRegisterClassEb">// of the callee-save registers as a scratch temp to re-align the stack pointer,</i></td></tr>
<tr><th id="32">32</th><td><i  data-doc="_ZL32findScratchNonCalleeSaveRegisterRN4llvm19MachineRegisterInfoERNS_12LivePhysRegsERKNS_19TargetRegisterClassEb">// but we would then have to make sure that we were in fact saving at least one</i></td></tr>
<tr><th id="33">33</th><td><i  data-doc="_ZL32findScratchNonCalleeSaveRegisterRN4llvm19MachineRegisterInfoERNS_12LivePhysRegsERKNS_19TargetRegisterClassEb">// callee-save register in the prologue, which is additional complexity that</i></td></tr>
<tr><th id="34">34</th><td><i  data-doc="_ZL32findScratchNonCalleeSaveRegisterRN4llvm19MachineRegisterInfoERNS_12LivePhysRegsERKNS_19TargetRegisterClassEb">// doesn't seem worth the benefit.</i></td></tr>
<tr><th id="35">35</th><td><em>static</em> <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="tu decl def fn" id="_ZL32findScratchNonCalleeSaveRegisterRN4llvm19MachineRegisterInfoERNS_12LivePhysRegsERKNS_19TargetRegisterClassEb" title='findScratchNonCalleeSaveRegister' data-type='llvm::MCRegister findScratchNonCalleeSaveRegister(llvm::MachineRegisterInfo &amp; MRI, llvm::LivePhysRegs &amp; LiveRegs, const llvm::TargetRegisterClass &amp; RC, bool Unused = false)' data-ref="_ZL32findScratchNonCalleeSaveRegisterRN4llvm19MachineRegisterInfoERNS_12LivePhysRegsERKNS_19TargetRegisterClassEb" data-ref-filename="_ZL32findScratchNonCalleeSaveRegisterRN4llvm19MachineRegisterInfoERNS_12LivePhysRegsERKNS_19TargetRegisterClassEb">findScratchNonCalleeSaveRegister</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="1MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1MRI" data-ref-filename="1MRI">MRI</dfn>,</td></tr>
<tr><th id="36">36</th><td>                                                   <a class="type" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs" data-ref-filename="llvm..LivePhysRegs">LivePhysRegs</a> &amp;<dfn class="local col2 decl" id="2LiveRegs" title='LiveRegs' data-type='llvm::LivePhysRegs &amp;' data-ref="2LiveRegs" data-ref-filename="2LiveRegs">LiveRegs</dfn>,</td></tr>
<tr><th id="37">37</th><td>                                                   <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col3 decl" id="3RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="3RC" data-ref-filename="3RC">RC</dfn>,</td></tr>
<tr><th id="38">38</th><td>                                                   <em>bool</em> <dfn class="local col4 decl" id="4Unused" title='Unused' data-type='bool' data-ref="4Unused" data-ref-filename="4Unused">Unused</dfn> = <b>false</b>) {</td></tr>
<tr><th id="39">39</th><td>  <i>// Mark callee saved registers as used so we will not choose them.</i></td></tr>
<tr><th id="40">40</th><td>  <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> *<dfn class="local col5 decl" id="5CSRegs" title='CSRegs' data-type='const llvm::MCPhysReg *' data-ref="5CSRegs" data-ref-filename="5CSRegs">CSRegs</dfn> = <a class="local col1 ref" href="#1MRI" title='MRI' data-ref="1MRI" data-ref-filename="1MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo18getCalleeSavedRegsEv" title='llvm::MachineRegisterInfo::getCalleeSavedRegs' data-ref="_ZNK4llvm19MachineRegisterInfo18getCalleeSavedRegsEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo18getCalleeSavedRegsEv">getCalleeSavedRegs</a>();</td></tr>
<tr><th id="41">41</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="6i" title='i' data-type='unsigned int' data-ref="6i" data-ref-filename="6i">i</dfn> = <var>0</var>; <a class="local col5 ref" href="#5CSRegs" title='CSRegs' data-ref="5CSRegs" data-ref-filename="5CSRegs">CSRegs</a>[<a class="local col6 ref" href="#6i" title='i' data-ref="6i" data-ref-filename="6i">i</a>]; ++<a class="local col6 ref" href="#6i" title='i' data-ref="6i" data-ref-filename="6i">i</a>)</td></tr>
<tr><th id="42">42</th><td>    <a class="local col2 ref" href="#2LiveRegs" title='LiveRegs' data-ref="2LiveRegs" data-ref-filename="2LiveRegs">LiveRegs</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs6addRegEt" title='llvm::LivePhysRegs::addReg' data-ref="_ZN4llvm12LivePhysRegs6addRegEt" data-ref-filename="_ZN4llvm12LivePhysRegs6addRegEt">addReg</a>(<a class="local col5 ref" href="#5CSRegs" title='CSRegs' data-ref="5CSRegs" data-ref-filename="5CSRegs">CSRegs</a>[<a class="local col6 ref" href="#6i" title='i' data-ref="6i" data-ref-filename="6i">i</a>]);</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td>  <b>if</b> (<a class="local col4 ref" href="#4Unused" title='Unused' data-ref="4Unused" data-ref-filename="4Unused">Unused</a>) {</td></tr>
<tr><th id="45">45</th><td>    <i>// We are looking for a register that can be used throughout the entire</i></td></tr>
<tr><th id="46">46</th><td><i>    // function, so any use is unacceptable.</i></td></tr>
<tr><th id="47">47</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col7 decl" id="7Reg" title='Reg' data-type='llvm::MCRegister' data-ref="7Reg" data-ref-filename="7Reg">Reg</dfn> : <a class="local col3 ref" href="#3RC" title='RC' data-ref="3RC" data-ref-filename="3RC">RC</a>) {</td></tr>
<tr><th id="48">48</th><td>      <b>if</b> (!<a class="local col1 ref" href="#1MRI" title='MRI' data-ref="1MRI" data-ref-filename="1MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo13isPhysRegUsedENS_10MCRegisterE" title='llvm::MachineRegisterInfo::isPhysRegUsed' data-ref="_ZNK4llvm19MachineRegisterInfo13isPhysRegUsedENS_10MCRegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo13isPhysRegUsedENS_10MCRegisterE">isPhysRegUsed</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col7 ref" href="#7Reg" title='Reg' data-ref="7Reg" data-ref-filename="7Reg">Reg</a>) &amp;&amp; <a class="local col2 ref" href="#2LiveRegs" title='LiveRegs' data-ref="2LiveRegs" data-ref-filename="2LiveRegs">LiveRegs</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZNK4llvm12LivePhysRegs9availableERKNS_19MachineRegisterInfoEt" title='llvm::LivePhysRegs::available' data-ref="_ZNK4llvm12LivePhysRegs9availableERKNS_19MachineRegisterInfoEt" data-ref-filename="_ZNK4llvm12LivePhysRegs9availableERKNS_19MachineRegisterInfoEt">available</a>(<a class="local col1 ref" href="#1MRI" title='MRI' data-ref="1MRI" data-ref-filename="1MRI">MRI</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col7 ref" href="#7Reg" title='Reg' data-ref="7Reg" data-ref-filename="7Reg">Reg</a>))</td></tr>
<tr><th id="49">49</th><td>        <b>return</b> <a class="local col7 ref" href="#7Reg" title='Reg' data-ref="7Reg" data-ref-filename="7Reg">Reg</a>;</td></tr>
<tr><th id="50">50</th><td>    }</td></tr>
<tr><th id="51">51</th><td>  } <b>else</b> {</td></tr>
<tr><th id="52">52</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col8 decl" id="8Reg" title='Reg' data-type='llvm::MCRegister' data-ref="8Reg" data-ref-filename="8Reg">Reg</dfn> : <a class="local col3 ref" href="#3RC" title='RC' data-ref="3RC" data-ref-filename="3RC">RC</a>) {</td></tr>
<tr><th id="53">53</th><td>      <b>if</b> (<a class="local col2 ref" href="#2LiveRegs" title='LiveRegs' data-ref="2LiveRegs" data-ref-filename="2LiveRegs">LiveRegs</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZNK4llvm12LivePhysRegs9availableERKNS_19MachineRegisterInfoEt" title='llvm::LivePhysRegs::available' data-ref="_ZNK4llvm12LivePhysRegs9availableERKNS_19MachineRegisterInfoEt" data-ref-filename="_ZNK4llvm12LivePhysRegs9availableERKNS_19MachineRegisterInfoEt">available</a>(<a class="local col1 ref" href="#1MRI" title='MRI' data-ref="1MRI" data-ref-filename="1MRI">MRI</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col8 ref" href="#8Reg" title='Reg' data-ref="8Reg" data-ref-filename="8Reg">Reg</a>))</td></tr>
<tr><th id="54">54</th><td>        <b>return</b> <a class="local col8 ref" href="#8Reg" title='Reg' data-ref="8Reg" data-ref-filename="8Reg">Reg</a>;</td></tr>
<tr><th id="55">55</th><td>    }</td></tr>
<tr><th id="56">56</th><td>  }</td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td>  <i>// If we require an unused register, this is used in contexts where failure is</i></td></tr>
<tr><th id="59">59</th><td><i>  // an option and has an alternative plan. In other contexts, this must</i></td></tr>
<tr><th id="60">60</th><td><i>  // succeed0.</i></td></tr>
<tr><th id="61">61</th><td>  <b>if</b> (!<a class="local col4 ref" href="#4Unused" title='Unused' data-ref="4Unused" data-ref-filename="4Unused">Unused</a>)</td></tr>
<tr><th id="62">62</th><td>    <a class="ref fn" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb" data-ref-filename="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<q>"failed to find free scratch register"</q>);</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a><a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej">(</a>);</td></tr>
<tr><th id="65">65</th><td>}</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL30getVGPRSpillLaneOrTempRegisterRN4llvm15MachineFunctionERNS_12LivePhysRegsERNS_8RegisterERNS_8OptionalIiEEb" title='getVGPRSpillLaneOrTempRegister' data-type='void getVGPRSpillLaneOrTempRegister(llvm::MachineFunction &amp; MF, llvm::LivePhysRegs &amp; LiveRegs, llvm::Register &amp; TempSGPR, Optional&lt;int&gt; &amp; FrameIndex, bool IsFP)' data-ref="_ZL30getVGPRSpillLaneOrTempRegisterRN4llvm15MachineFunctionERNS_12LivePhysRegsERNS_8RegisterERNS_8OptionalIiEEb" data-ref-filename="_ZL30getVGPRSpillLaneOrTempRegisterRN4llvm15MachineFunctionERNS_12LivePhysRegsERNS_8RegisterERNS_8OptionalIiEEb">getVGPRSpillLaneOrTempRegister</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="9MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="9MF" data-ref-filename="9MF">MF</dfn>,</td></tr>
<tr><th id="68">68</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs" data-ref-filename="llvm..LivePhysRegs">LivePhysRegs</a> &amp;<dfn class="local col0 decl" id="10LiveRegs" title='LiveRegs' data-type='llvm::LivePhysRegs &amp;' data-ref="10LiveRegs" data-ref-filename="10LiveRegs">LiveRegs</dfn>,</td></tr>
<tr><th id="69">69</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col1 decl" id="11TempSGPR" title='TempSGPR' data-type='llvm::Register &amp;' data-ref="11TempSGPR" data-ref-filename="11TempSGPR">TempSGPR</dfn>,</td></tr>
<tr><th id="70">70</th><td>                                           <a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<em>int</em>&gt; &amp;<dfn class="local col2 decl" id="12FrameIndex" title='FrameIndex' data-type='Optional&lt;int&gt; &amp;' data-ref="12FrameIndex" data-ref-filename="12FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="71">71</th><td>                                           <em>bool</em> <dfn class="local col3 decl" id="13IsFP" title='IsFP' data-type='bool' data-ref="13IsFP" data-ref-filename="13IsFP">IsFP</dfn>) {</td></tr>
<tr><th id="72">72</th><td>  <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col4 decl" id="14MFI" title='MFI' data-type='llvm::SIMachineFunctionInfo *' data-ref="14MFI" data-ref-filename="14MFI">MFI</dfn> = <a class="local col9 ref" href="#9MF" title='MF' data-ref="9MF" data-ref-filename="9MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="73">73</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col5 decl" id="15FrameInfo" title='FrameInfo' data-type='llvm::MachineFrameInfo &amp;' data-ref="15FrameInfo" data-ref-filename="15FrameInfo">FrameInfo</dfn> = <a class="local col9 ref" href="#9MF" title='MF' data-ref="9MF" data-ref-filename="9MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td><u>#<span data-ppcond="75">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="76">76</th><td>  <em>const</em> GCNSubtarget &amp;ST = MF.getSubtarget&lt;GCNSubtarget&gt;();</td></tr>
<tr><th id="77">77</th><td>  <em>const</em> SIRegisterInfo *TRI = ST.getRegisterInfo();</td></tr>
<tr><th id="78">78</th><td><u>#<span data-ppcond="75">endif</span></u></td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td>  <i>// We need to save and restore the current FP/BP.</i></td></tr>
<tr><th id="81">81</th><td><i></i></td></tr>
<tr><th id="82">82</th><td><i>  // 1: If there is already a VGPR with free lanes, use it. We</i></td></tr>
<tr><th id="83">83</th><td><i>  // may already have to pay the penalty for spilling a CSR VGPR.</i></td></tr>
<tr><th id="84">84</th><td>  <b>if</b> (<a class="local col4 ref" href="#14MFI" title='MFI' data-ref="14MFI" data-ref-filename="14MFI">MFI</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo25haveFreeLanesForSGPRSpillERKNS_15MachineFunctionEj" title='llvm::SIMachineFunctionInfo::haveFreeLanesForSGPRSpill' data-ref="_ZNK4llvm21SIMachineFunctionInfo25haveFreeLanesForSGPRSpillERKNS_15MachineFunctionEj" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo25haveFreeLanesForSGPRSpillERKNS_15MachineFunctionEj">haveFreeLanesForSGPRSpill</a>(<a class="local col9 ref" href="#9MF" title='MF' data-ref="9MF" data-ref-filename="9MF">MF</a>, <var>1</var>)) {</td></tr>
<tr><th id="85">85</th><td>    <em>int</em> <dfn class="local col6 decl" id="16NewFI" title='NewFI' data-type='int' data-ref="16NewFI" data-ref-filename="16NewFI">NewFI</dfn> = <a class="local col5 ref" href="#15FrameInfo" title='FrameInfo' data-ref="15FrameInfo" data-ref-filename="15FrameInfo">FrameInfo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo17CreateStackObjectEmNS_5AlignEbPKNS_10AllocaInstEh" title='llvm::MachineFrameInfo::CreateStackObject' data-ref="_ZN4llvm16MachineFrameInfo17CreateStackObjectEmNS_5AlignEbPKNS_10AllocaInstEh" data-ref-filename="_ZN4llvm16MachineFrameInfo17CreateStackObjectEmNS_5AlignEbPKNS_10AllocaInstEh">CreateStackObject</a>(<var>4</var>, <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a><a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1Em" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1Em" data-ref-filename="_ZN4llvm5AlignC1Em">(</a><var>4</var>), <b>true</b>, <b>nullptr</b>,</td></tr>
<tr><th id="86">86</th><td>                                            <span class="namespace">TargetStackID::</span><a class="enum" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::TargetStackID::SGPRSpill" title='llvm::TargetStackID::SGPRSpill' data-ref="llvm::TargetStackID::SGPRSpill" data-ref-filename="llvm..TargetStackID..SGPRSpill">SGPRSpill</a>);</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td>    <b>if</b> (!<a class="local col4 ref" href="#14MFI" title='MFI' data-ref="14MFI" data-ref-filename="14MFI">MFI</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo23allocateSGPRSpillToVGPRERNS_15MachineFunctionEi" title='llvm::SIMachineFunctionInfo::allocateSGPRSpillToVGPR' data-ref="_ZN4llvm21SIMachineFunctionInfo23allocateSGPRSpillToVGPRERNS_15MachineFunctionEi" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo23allocateSGPRSpillToVGPRERNS_15MachineFunctionEi">allocateSGPRSpillToVGPR</a>(<span class='refarg'><a class="local col9 ref" href="#9MF" title='MF' data-ref="9MF" data-ref-filename="9MF">MF</a></span>, <a class="local col6 ref" href="#16NewFI" title='NewFI' data-ref="16NewFI" data-ref-filename="16NewFI">NewFI</a>))</td></tr>
<tr><th id="89">89</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"allocate SGPR spill should have worked"</q>);</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td>    <a class="local col2 ref" href="#12FrameIndex" title='FrameIndex' data-ref="12FrameIndex" data-ref-filename="12FrameIndex">FrameIndex</a> <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalaSERKT_" title='llvm::Optional::operator=' data-ref="_ZN4llvm8OptionalaSERKT_" data-ref-filename="_ZN4llvm8OptionalaSERKT_">=</a> <a class="local col6 ref" href="#16NewFI" title='NewFI' data-ref="16NewFI" data-ref-filename="16NewFI">NewFI</a>;</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<em>auto</em> Spill = MFI-&gt;getSGPRToVGPRSpills(NewFI).front();</td></tr>
<tr><th id="94">94</th><td>               dbgs() &lt;&lt; <q>"Spilling "</q> &lt;&lt; (IsFP ? <q>"FP"</q> : <q>"BP"</q>) &lt;&lt; <q>" to  "</q></td></tr>
<tr><th id="95">95</th><td>                      &lt;&lt; printReg(Spill.VGPR, TRI) &lt;&lt; <kbd>':'</kbd> &lt;&lt; Spill.Lane</td></tr>
<tr><th id="96">96</th><td>                      &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="97">97</th><td>    <b>return</b>;</td></tr>
<tr><th id="98">98</th><td>  }</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td>  <i>// 2: Next, try to save the FP/BP in an unused SGPR.</i></td></tr>
<tr><th id="101">101</th><td>  <a class="local col1 ref" href="#11TempSGPR" title='TempSGPR' data-ref="11TempSGPR" data-ref-filename="11TempSGPR">TempSGPR</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="tu ref fn" href="#_ZL32findScratchNonCalleeSaveRegisterRN4llvm19MachineRegisterInfoERNS_12LivePhysRegsERKNS_19TargetRegisterClassEb" title='findScratchNonCalleeSaveRegister' data-use='c' data-ref="_ZL32findScratchNonCalleeSaveRegisterRN4llvm19MachineRegisterInfoERNS_12LivePhysRegsERKNS_19TargetRegisterClassEb" data-ref-filename="_ZL32findScratchNonCalleeSaveRegisterRN4llvm19MachineRegisterInfoERNS_12LivePhysRegsERKNS_19TargetRegisterClassEb">findScratchNonCalleeSaveRegister</a>(</td></tr>
<tr><th id="102">102</th><td>      <span class='refarg'><a class="local col9 ref" href="#9MF" title='MF' data-ref="9MF" data-ref-filename="9MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>()</span>, <span class='refarg'><a class="local col0 ref" href="#10LiveRegs" title='LiveRegs' data-ref="10LiveRegs" data-ref-filename="10LiveRegs">LiveRegs</a></span>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32_XM0_XEXECRegClass" title='llvm::AMDGPU::SReg_32_XM0_XEXECRegClass' data-ref="llvm::AMDGPU::SReg_32_XM0_XEXECRegClass" data-ref-filename="llvm..AMDGPU..SReg_32_XM0_XEXECRegClass">SReg_32_XM0_XEXECRegClass</a>, <b>true</b>);</td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td>  <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col1 ref" href="#11TempSGPR" title='TempSGPR' data-ref="11TempSGPR" data-ref-filename="11TempSGPR">TempSGPR</a>) {</td></tr>
<tr><th id="105">105</th><td>    <em>int</em> <dfn class="local col7 decl" id="17NewFI" title='NewFI' data-type='int' data-ref="17NewFI" data-ref-filename="17NewFI">NewFI</dfn> = <a class="local col5 ref" href="#15FrameInfo" title='FrameInfo' data-ref="15FrameInfo" data-ref-filename="15FrameInfo">FrameInfo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo17CreateStackObjectEmNS_5AlignEbPKNS_10AllocaInstEh" title='llvm::MachineFrameInfo::CreateStackObject' data-ref="_ZN4llvm16MachineFrameInfo17CreateStackObjectEmNS_5AlignEbPKNS_10AllocaInstEh" data-ref-filename="_ZN4llvm16MachineFrameInfo17CreateStackObjectEmNS_5AlignEbPKNS_10AllocaInstEh">CreateStackObject</a>(<var>4</var>, <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a><a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1Em" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1Em" data-ref-filename="_ZN4llvm5AlignC1Em">(</a><var>4</var>), <b>true</b>, <b>nullptr</b>,</td></tr>
<tr><th id="106">106</th><td>                                            <span class="namespace">TargetStackID::</span><a class="enum" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::TargetStackID::SGPRSpill" title='llvm::TargetStackID::SGPRSpill' data-ref="llvm::TargetStackID::SGPRSpill" data-ref-filename="llvm..TargetStackID..SGPRSpill">SGPRSpill</a>);</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td>    <b>if</b> (<a class="local col4 ref" href="#14MFI" title='MFI' data-ref="14MFI" data-ref-filename="14MFI">MFI</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo23allocateSGPRSpillToVGPRERNS_15MachineFunctionEi" title='llvm::SIMachineFunctionInfo::allocateSGPRSpillToVGPR' data-ref="_ZN4llvm21SIMachineFunctionInfo23allocateSGPRSpillToVGPRERNS_15MachineFunctionEi" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo23allocateSGPRSpillToVGPRERNS_15MachineFunctionEi">allocateSGPRSpillToVGPR</a>(<span class='refarg'><a class="local col9 ref" href="#9MF" title='MF' data-ref="9MF" data-ref-filename="9MF">MF</a></span>, <a class="local col7 ref" href="#17NewFI" title='NewFI' data-ref="17NewFI" data-ref-filename="17NewFI">NewFI</a>)) {</td></tr>
<tr><th id="109">109</th><td>      <i>// 3: There's no free lane to spill, and no free register to save FP/BP,</i></td></tr>
<tr><th id="110">110</th><td><i>      // so we're forced to spill another VGPR to use for the spill.</i></td></tr>
<tr><th id="111">111</th><td>      <a class="local col2 ref" href="#12FrameIndex" title='FrameIndex' data-ref="12FrameIndex" data-ref-filename="12FrameIndex">FrameIndex</a> <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalaSERKT_" title='llvm::Optional::operator=' data-ref="_ZN4llvm8OptionalaSERKT_" data-ref-filename="_ZN4llvm8OptionalaSERKT_">=</a> <a class="local col7 ref" href="#17NewFI" title='NewFI' data-ref="17NewFI" data-ref-filename="17NewFI">NewFI</a>;</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="114">114</th><td>          <em>auto</em> Spill = MFI-&gt;getSGPRToVGPRSpills(NewFI).front();</td></tr>
<tr><th id="115">115</th><td>          dbgs() &lt;&lt; (IsFP ? <q>"FP"</q> : <q>"BP"</q>) &lt;&lt; <q>" requires fallback spill to "</q></td></tr>
<tr><th id="116">116</th><td>                 &lt;&lt; printReg(Spill.VGPR, TRI) &lt;&lt; <kbd>':'</kbd> &lt;&lt; Spill.Lane &lt;&lt; <kbd>'\n'</kbd>;);</td></tr>
<tr><th id="117">117</th><td>    } <b>else</b> {</td></tr>
<tr><th id="118">118</th><td>      <i>// Remove dead &lt;NewFI&gt; index</i></td></tr>
<tr><th id="119">119</th><td>      <a class="local col9 ref" href="#9MF" title='MF' data-ref="9MF" data-ref-filename="9MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo17RemoveStackObjectEi" title='llvm::MachineFrameInfo::RemoveStackObject' data-ref="_ZN4llvm16MachineFrameInfo17RemoveStackObjectEi" data-ref-filename="_ZN4llvm16MachineFrameInfo17RemoveStackObjectEi">RemoveStackObject</a>(<a class="local col7 ref" href="#17NewFI" title='NewFI' data-ref="17NewFI" data-ref-filename="17NewFI">NewFI</a>);</td></tr>
<tr><th id="120">120</th><td>      <i>// 4: If all else fails, spill the FP/BP to memory.</i></td></tr>
<tr><th id="121">121</th><td>      <a class="local col2 ref" href="#12FrameIndex" title='FrameIndex' data-ref="12FrameIndex" data-ref-filename="12FrameIndex">FrameIndex</a> <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalaSEOT_" title='llvm::Optional::operator=' data-ref="_ZN4llvm8OptionalaSEOT_" data-ref-filename="_ZN4llvm8OptionalaSEOT_">=</a> <a class="local col5 ref" href="#15FrameInfo" title='FrameInfo' data-ref="15FrameInfo" data-ref-filename="15FrameInfo">FrameInfo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo22CreateSpillStackObjectEmNS_5AlignE" title='llvm::MachineFrameInfo::CreateSpillStackObject' data-ref="_ZN4llvm16MachineFrameInfo22CreateSpillStackObjectEmNS_5AlignE" data-ref-filename="_ZN4llvm16MachineFrameInfo22CreateSpillStackObjectEmNS_5AlignE">CreateSpillStackObject</a>(<var>4</var>, <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a><a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1Em" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1Em" data-ref-filename="_ZN4llvm5AlignC1Em">(</a><var>4</var>));</td></tr>
<tr><th id="122">122</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Reserved FI "</q> &lt;&lt; FrameIndex &lt;&lt; <q>" for spilling "</q></td></tr>
<tr><th id="123">123</th><td>                        &lt;&lt; (IsFP ? <q>"FP"</q> : <q>"BP"</q>) &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="124">124</th><td>    }</td></tr>
<tr><th id="125">125</th><td>  } <b>else</b> {</td></tr>
<tr><th id="126">126</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Saving "</q> &lt;&lt; (IsFP ? <q>"FP"</q> : <q>"BP"</q>) &lt;&lt; <q>" with copy to "</q></td></tr>
<tr><th id="127">127</th><td>                      &lt;&lt; printReg(TempSGPR, TRI) &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="128">128</th><td>  }</td></tr>
<tr><th id="129">129</th><td>}</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td><i  data-doc="_ZL16buildPrologSpillRKN4llvm12GCNSubtargetERNS_12LivePhysRegsERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_111306859">// We need to specially emit stack operations here because a different frame</i></td></tr>
<tr><th id="132">132</th><td><i  data-doc="_ZL16buildPrologSpillRKN4llvm12GCNSubtargetERNS_12LivePhysRegsERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_111306859">// register is used than in the rest of the function, as getFrameRegister would</i></td></tr>
<tr><th id="133">133</th><td><i  data-doc="_ZL16buildPrologSpillRKN4llvm12GCNSubtargetERNS_12LivePhysRegsERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_111306859">// use.</i></td></tr>
<tr><th id="134">134</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL16buildPrologSpillRKN4llvm12GCNSubtargetERNS_12LivePhysRegsERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_111306859" title='buildPrologSpill' data-type='void buildPrologSpill(const llvm::GCNSubtarget &amp; ST, llvm::LivePhysRegs &amp; LiveRegs, llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator I, const llvm::SIInstrInfo * TII, llvm::Register SpillReg, llvm::Register ScratchRsrcReg, llvm::Register SPReg, int FI)' data-ref="_ZL16buildPrologSpillRKN4llvm12GCNSubtargetERNS_12LivePhysRegsERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_111306859" data-ref-filename="_ZL16buildPrologSpillRKN4llvm12GCNSubtargetERNS_12LivePhysRegsERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_111306859">buildPrologSpill</dfn>(<em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col8 decl" id="18ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="18ST" data-ref-filename="18ST">ST</dfn>, <a class="type" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs" data-ref-filename="llvm..LivePhysRegs">LivePhysRegs</a> &amp;<dfn class="local col9 decl" id="19LiveRegs" title='LiveRegs' data-type='llvm::LivePhysRegs &amp;' data-ref="19LiveRegs" data-ref-filename="19LiveRegs">LiveRegs</dfn>,</td></tr>
<tr><th id="135">135</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="20MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="20MBB" data-ref-filename="20MBB">MBB</dfn>,</td></tr>
<tr><th id="136">136</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col1 decl" id="21I" title='I' data-type='MachineBasicBlock::iterator' data-ref="21I" data-ref-filename="21I">I</dfn>,</td></tr>
<tr><th id="137">137</th><td>                             <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a> *<dfn class="local col2 decl" id="22TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="22TII" data-ref-filename="22TII">TII</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="23SpillReg" title='SpillReg' data-type='llvm::Register' data-ref="23SpillReg" data-ref-filename="23SpillReg">SpillReg</dfn>,</td></tr>
<tr><th id="138">138</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="24ScratchRsrcReg" title='ScratchRsrcReg' data-type='llvm::Register' data-ref="24ScratchRsrcReg" data-ref-filename="24ScratchRsrcReg">ScratchRsrcReg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="25SPReg" title='SPReg' data-type='llvm::Register' data-ref="25SPReg" data-ref-filename="25SPReg">SPReg</dfn>, <em>int</em> <dfn class="local col6 decl" id="26FI" title='FI' data-type='int' data-ref="26FI" data-ref-filename="26FI">FI</dfn>) {</td></tr>
<tr><th id="139">139</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col7 decl" id="27MF" title='MF' data-type='llvm::MachineFunction *' data-ref="27MF" data-ref-filename="27MF">MF</dfn> = <a class="local col0 ref" href="#20MBB" title='MBB' data-ref="20MBB" data-ref-filename="20MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="140">140</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col8 decl" id="28MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="28MFI" data-ref-filename="28MFI">MFI</dfn> = <a class="local col7 ref" href="#27MF" title='MF' data-ref="27MF" data-ref-filename="27MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col9 decl" id="29Offset" title='Offset' data-type='int64_t' data-ref="29Offset" data-ref-filename="29Offset">Offset</dfn> = <a class="local col8 ref" href="#28MFI" title='MFI' data-ref="28MFI" data-ref-filename="28MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi" title='llvm::MachineFrameInfo::getObjectOffset' data-ref="_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi" data-ref-filename="_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi">getObjectOffset</a>(<a class="local col6 ref" href="#26FI" title='FI' data-ref="26FI" data-ref-filename="26FI">FI</a>);</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col0 decl" id="30MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="30MMO" data-ref-filename="30MMO">MMO</dfn> = <a class="local col7 ref" href="#27MF" title='MF' data-ref="27MF" data-ref-filename="27MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" data-ref-filename="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_">getMachineMemOperand</a>(</td></tr>
<tr><th id="145">145</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo" data-ref-filename="llvm..MachinePointerInfo">MachinePointerInfo</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" title='llvm::MachinePointerInfo::getFixedStack' data-ref="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" data-ref-filename="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil">getFixedStack</a>(<span class='refarg'>*<a class="local col7 ref" href="#27MF" title='MF' data-ref="27MF" data-ref-filename="27MF">MF</a></span>, <a class="local col6 ref" href="#26FI" title='FI' data-ref="26FI" data-ref-filename="26FI">FI</a>), <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MOStore" title='llvm::MachineMemOperand::MOStore' data-ref="llvm::MachineMemOperand::MOStore" data-ref-filename="llvm..MachineMemOperand..MOStore">MOStore</a>, <var>4</var>,</td></tr>
<tr><th id="146">146</th><td>      <a class="local col8 ref" href="#28MFI" title='MFI' data-ref="28MFI" data-ref-filename="28MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo14getObjectAlignEi" title='llvm::MachineFrameInfo::getObjectAlign' data-ref="_ZNK4llvm16MachineFrameInfo14getObjectAlignEi" data-ref-filename="_ZNK4llvm16MachineFrameInfo14getObjectAlignEi">getObjectAlign</a>(<a class="local col6 ref" href="#26FI" title='FI' data-ref="26FI" data-ref-filename="26FI">FI</a>));</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td>  <b>if</b> (<a class="local col8 ref" href="#18ST" title='ST' data-ref="18ST" data-ref-filename="18ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget17enableFlatScratchEv" title='llvm::GCNSubtarget::enableFlatScratch' data-ref="_ZNK4llvm12GCNSubtarget17enableFlatScratchEv" data-ref-filename="_ZNK4llvm12GCNSubtarget17enableFlatScratchEv">enableFlatScratch</a>()) {</td></tr>
<tr><th id="149">149</th><td>    <b>if</b> (<a class="local col2 ref" href="#22TII" title='TII' data-ref="22TII" data-ref-filename="22TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo17isLegalFLATOffsetEljb" title='llvm::SIInstrInfo::isLegalFLATOffset' data-ref="_ZNK4llvm11SIInstrInfo17isLegalFLATOffsetEljb" data-ref-filename="_ZNK4llvm11SIInstrInfo17isLegalFLATOffsetEljb">isLegalFLATOffset</a>(<a class="local col9 ref" href="#29Offset" title='Offset' data-ref="29Offset" data-ref-filename="29Offset">Offset</a>, <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::PRIVATE_ADDRESS" title='llvm::AMDGPUAS::PRIVATE_ADDRESS' data-ref="llvm::AMDGPUAS::PRIVATE_ADDRESS" data-ref-filename="llvm..AMDGPUAS..PRIVATE_ADDRESS">PRIVATE_ADDRESS</a>, <b>true</b>)) {</td></tr>
<tr><th id="150">150</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col0 ref" href="#20MBB" title='MBB' data-ref="20MBB" data-ref-filename="20MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#21I" title='I' data-ref="21I" data-ref-filename="21I">I</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="local col2 ref" href="#22TII" title='TII' data-ref="22TII" data-ref-filename="22TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SCRATCH_STORE_DWORD_SADDR" title='llvm::AMDGPU::SCRATCH_STORE_DWORD_SADDR' data-ref="llvm::AMDGPU::SCRATCH_STORE_DWORD_SADDR" data-ref-filename="llvm..AMDGPU..SCRATCH_STORE_DWORD_SADDR">SCRATCH_STORE_DWORD_SADDR</a>))</td></tr>
<tr><th id="151">151</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#23SpillReg" title='SpillReg' data-ref="23SpillReg" data-ref-filename="23SpillReg">SpillReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="152">152</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#25SPReg" title='SPReg' data-ref="25SPReg" data-ref-filename="25SPReg">SPReg</a>)</td></tr>
<tr><th id="153">153</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col9 ref" href="#29Offset" title='Offset' data-ref="29Offset" data-ref-filename="29Offset">Offset</a>)</td></tr>
<tr><th id="154">154</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>) <i>// glc</i></td></tr>
<tr><th id="155">155</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>) <i>// slc</i></td></tr>
<tr><th id="156">156</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>) <i>// dlc</i></td></tr>
<tr><th id="157">157</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col0 ref" href="#30MMO" title='MMO' data-ref="30MMO" data-ref-filename="30MMO">MMO</a>);</td></tr>
<tr><th id="158">158</th><td>      <b>return</b>;</td></tr>
<tr><th id="159">159</th><td>    }</td></tr>
<tr><th id="160">160</th><td>  } <b>else</b> <b>if</b> (<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo21isLegalMUBUFImmOffsetEj" title='llvm::SIInstrInfo::isLegalMUBUFImmOffset' data-ref="_ZN4llvm11SIInstrInfo21isLegalMUBUFImmOffsetEj" data-ref-filename="_ZN4llvm11SIInstrInfo21isLegalMUBUFImmOffsetEj">isLegalMUBUFImmOffset</a>(<a class="local col9 ref" href="#29Offset" title='Offset' data-ref="29Offset" data-ref-filename="29Offset">Offset</a>)) {</td></tr>
<tr><th id="161">161</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col0 ref" href="#20MBB" title='MBB' data-ref="20MBB" data-ref-filename="20MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#21I" title='I' data-ref="21I" data-ref-filename="21I">I</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="local col2 ref" href="#22TII" title='TII' data-ref="22TII" data-ref-filename="22TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_STORE_DWORD_OFFSET" title='llvm::AMDGPU::BUFFER_STORE_DWORD_OFFSET' data-ref="llvm::AMDGPU::BUFFER_STORE_DWORD_OFFSET" data-ref-filename="llvm..AMDGPU..BUFFER_STORE_DWORD_OFFSET">BUFFER_STORE_DWORD_OFFSET</a>))</td></tr>
<tr><th id="162">162</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#23SpillReg" title='SpillReg' data-ref="23SpillReg" data-ref-filename="23SpillReg">SpillReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="163">163</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#24ScratchRsrcReg" title='ScratchRsrcReg' data-ref="24ScratchRsrcReg" data-ref-filename="24ScratchRsrcReg">ScratchRsrcReg</a>)</td></tr>
<tr><th id="164">164</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#25SPReg" title='SPReg' data-ref="25SPReg" data-ref-filename="25SPReg">SPReg</a>)</td></tr>
<tr><th id="165">165</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col9 ref" href="#29Offset" title='Offset' data-ref="29Offset" data-ref-filename="29Offset">Offset</a>)</td></tr>
<tr><th id="166">166</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>) <i>// glc</i></td></tr>
<tr><th id="167">167</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>) <i>// slc</i></td></tr>
<tr><th id="168">168</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>) <i>// tfe</i></td></tr>
<tr><th id="169">169</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>) <i>// dlc</i></td></tr>
<tr><th id="170">170</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>) <i>// swz</i></td></tr>
<tr><th id="171">171</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col0 ref" href="#30MMO" title='MMO' data-ref="30MMO" data-ref-filename="30MMO">MMO</a>);</td></tr>
<tr><th id="172">172</th><td>    <b>return</b>;</td></tr>
<tr><th id="173">173</th><td>  }</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td>  <i>// Don't clobber the TmpVGPR if we also need a scratch reg for the stack</i></td></tr>
<tr><th id="176">176</th><td><i>  // offset in the spill.</i></td></tr>
<tr><th id="177">177</th><td>  <a class="local col9 ref" href="#19LiveRegs" title='LiveRegs' data-ref="19LiveRegs" data-ref-filename="19LiveRegs">LiveRegs</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs6addRegEt" title='llvm::LivePhysRegs::addReg' data-ref="_ZN4llvm12LivePhysRegs6addRegEt" data-ref-filename="_ZN4llvm12LivePhysRegs6addRegEt">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#23SpillReg" title='SpillReg' data-ref="23SpillReg" data-ref-filename="23SpillReg">SpillReg</a>);</td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td>  <b>if</b> (<a class="local col8 ref" href="#18ST" title='ST' data-ref="18ST" data-ref-filename="18ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget17enableFlatScratchEv" title='llvm::GCNSubtarget::enableFlatScratch' data-ref="_ZNK4llvm12GCNSubtarget17enableFlatScratchEv" data-ref-filename="_ZNK4llvm12GCNSubtarget17enableFlatScratchEv">enableFlatScratch</a>()) {</td></tr>
<tr><th id="180">180</th><td>    <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col1 decl" id="31OffsetReg" title='OffsetReg' data-type='llvm::MCPhysReg' data-ref="31OffsetReg" data-ref-filename="31OffsetReg">OffsetReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="tu ref fn" href="#_ZL32findScratchNonCalleeSaveRegisterRN4llvm19MachineRegisterInfoERNS_12LivePhysRegsERKNS_19TargetRegisterClassEb" title='findScratchNonCalleeSaveRegister' data-use='c' data-ref="_ZL32findScratchNonCalleeSaveRegisterRN4llvm19MachineRegisterInfoERNS_12LivePhysRegsERKNS_19TargetRegisterClassEb" data-ref-filename="_ZL32findScratchNonCalleeSaveRegisterRN4llvm19MachineRegisterInfoERNS_12LivePhysRegsERKNS_19TargetRegisterClassEb">findScratchNonCalleeSaveRegister</a>(</td></tr>
<tr><th id="181">181</th><td>      <span class='refarg'><a class="local col7 ref" href="#27MF" title='MF' data-ref="27MF" data-ref-filename="27MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>()</span>, <span class='refarg'><a class="local col9 ref" href="#19LiveRegs" title='LiveRegs' data-ref="19LiveRegs" data-ref-filename="19LiveRegs">LiveRegs</a></span>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32_XM0RegClass" title='llvm::AMDGPU::SReg_32_XM0RegClass' data-ref="llvm::AMDGPU::SReg_32_XM0RegClass" data-ref-filename="llvm..AMDGPU..SReg_32_XM0RegClass">SReg_32_XM0RegClass</a>);</td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col0 ref" href="#20MBB" title='MBB' data-ref="20MBB" data-ref-filename="20MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#21I" title='I' data-ref="21I" data-ref-filename="21I">I</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="local col2 ref" href="#22TII" title='TII' data-ref="22TII" data-ref-filename="22TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ADD_U32" title='llvm::AMDGPU::S_ADD_U32' data-ref="llvm::AMDGPU::S_ADD_U32" data-ref-filename="llvm..AMDGPU..S_ADD_U32">S_ADD_U32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#31OffsetReg" title='OffsetReg' data-ref="31OffsetReg" data-ref-filename="31OffsetReg">OffsetReg</a>)</td></tr>
<tr><th id="184">184</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#25SPReg" title='SPReg' data-ref="25SPReg" data-ref-filename="25SPReg">SPReg</a>)</td></tr>
<tr><th id="185">185</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col9 ref" href="#29Offset" title='Offset' data-ref="29Offset" data-ref-filename="29Offset">Offset</a>);</td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col0 ref" href="#20MBB" title='MBB' data-ref="20MBB" data-ref-filename="20MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#21I" title='I' data-ref="21I" data-ref-filename="21I">I</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="local col2 ref" href="#22TII" title='TII' data-ref="22TII" data-ref-filename="22TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SCRATCH_STORE_DWORD_SADDR" title='llvm::AMDGPU::SCRATCH_STORE_DWORD_SADDR' data-ref="llvm::AMDGPU::SCRATCH_STORE_DWORD_SADDR" data-ref-filename="llvm..AMDGPU..SCRATCH_STORE_DWORD_SADDR">SCRATCH_STORE_DWORD_SADDR</a>))</td></tr>
<tr><th id="188">188</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#23SpillReg" title='SpillReg' data-ref="23SpillReg" data-ref-filename="23SpillReg">SpillReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="189">189</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#31OffsetReg" title='OffsetReg' data-ref="31OffsetReg" data-ref-filename="31OffsetReg">OffsetReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="190">190</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="191">191</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>) <i>// glc</i></td></tr>
<tr><th id="192">192</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>) <i>// slc</i></td></tr>
<tr><th id="193">193</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>) <i>// dlc</i></td></tr>
<tr><th id="194">194</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col0 ref" href="#30MMO" title='MMO' data-ref="30MMO" data-ref-filename="30MMO">MMO</a>);</td></tr>
<tr><th id="195">195</th><td>  } <b>else</b> {</td></tr>
<tr><th id="196">196</th><td>    <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col2 decl" id="32OffsetReg" title='OffsetReg' data-type='llvm::MCPhysReg' data-ref="32OffsetReg" data-ref-filename="32OffsetReg">OffsetReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="tu ref fn" href="#_ZL32findScratchNonCalleeSaveRegisterRN4llvm19MachineRegisterInfoERNS_12LivePhysRegsERKNS_19TargetRegisterClassEb" title='findScratchNonCalleeSaveRegister' data-use='c' data-ref="_ZL32findScratchNonCalleeSaveRegisterRN4llvm19MachineRegisterInfoERNS_12LivePhysRegsERKNS_19TargetRegisterClassEb" data-ref-filename="_ZL32findScratchNonCalleeSaveRegisterRN4llvm19MachineRegisterInfoERNS_12LivePhysRegsERKNS_19TargetRegisterClassEb">findScratchNonCalleeSaveRegister</a>(</td></tr>
<tr><th id="197">197</th><td>      <span class='refarg'><a class="local col7 ref" href="#27MF" title='MF' data-ref="27MF" data-ref-filename="27MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>()</span>, <span class='refarg'><a class="local col9 ref" href="#19LiveRegs" title='LiveRegs' data-ref="19LiveRegs" data-ref-filename="19LiveRegs">LiveRegs</a></span>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>);</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col0 ref" href="#20MBB" title='MBB' data-ref="20MBB" data-ref-filename="20MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#21I" title='I' data-ref="21I" data-ref-filename="21I">I</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="local col2 ref" href="#22TII" title='TII' data-ref="22TII" data-ref-filename="22TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B32_e32" title='llvm::AMDGPU::V_MOV_B32_e32' data-ref="llvm::AMDGPU::V_MOV_B32_e32" data-ref-filename="llvm..AMDGPU..V_MOV_B32_e32">V_MOV_B32_e32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#32OffsetReg" title='OffsetReg' data-ref="32OffsetReg" data-ref-filename="32OffsetReg">OffsetReg</a>)</td></tr>
<tr><th id="200">200</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col9 ref" href="#29Offset" title='Offset' data-ref="29Offset" data-ref-filename="29Offset">Offset</a>);</td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col0 ref" href="#20MBB" title='MBB' data-ref="20MBB" data-ref-filename="20MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#21I" title='I' data-ref="21I" data-ref-filename="21I">I</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="local col2 ref" href="#22TII" title='TII' data-ref="22TII" data-ref-filename="22TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_STORE_DWORD_OFFEN" title='llvm::AMDGPU::BUFFER_STORE_DWORD_OFFEN' data-ref="llvm::AMDGPU::BUFFER_STORE_DWORD_OFFEN" data-ref-filename="llvm..AMDGPU..BUFFER_STORE_DWORD_OFFEN">BUFFER_STORE_DWORD_OFFEN</a>))</td></tr>
<tr><th id="203">203</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#23SpillReg" title='SpillReg' data-ref="23SpillReg" data-ref-filename="23SpillReg">SpillReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="204">204</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#32OffsetReg" title='OffsetReg' data-ref="32OffsetReg" data-ref-filename="32OffsetReg">OffsetReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="205">205</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#24ScratchRsrcReg" title='ScratchRsrcReg' data-ref="24ScratchRsrcReg" data-ref-filename="24ScratchRsrcReg">ScratchRsrcReg</a>)</td></tr>
<tr><th id="206">206</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#25SPReg" title='SPReg' data-ref="25SPReg" data-ref-filename="25SPReg">SPReg</a>)</td></tr>
<tr><th id="207">207</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="208">208</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>) <i>// glc</i></td></tr>
<tr><th id="209">209</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>) <i>// slc</i></td></tr>
<tr><th id="210">210</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>) <i>// tfe</i></td></tr>
<tr><th id="211">211</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>) <i>// dlc</i></td></tr>
<tr><th id="212">212</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>) <i>// swz</i></td></tr>
<tr><th id="213">213</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col0 ref" href="#30MMO" title='MMO' data-ref="30MMO" data-ref-filename="30MMO">MMO</a>);</td></tr>
<tr><th id="214">214</th><td>  }</td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td>  <a class="local col9 ref" href="#19LiveRegs" title='LiveRegs' data-ref="19LiveRegs" data-ref-filename="19LiveRegs">LiveRegs</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs9removeRegEt" title='llvm::LivePhysRegs::removeReg' data-ref="_ZN4llvm12LivePhysRegs9removeRegEt" data-ref-filename="_ZN4llvm12LivePhysRegs9removeRegEt">removeReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#23SpillReg" title='SpillReg' data-ref="23SpillReg" data-ref-filename="23SpillReg">SpillReg</a>);</td></tr>
<tr><th id="217">217</th><td>}</td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL17buildEpilogReloadRKN4llvm12GCNSubtargetERNS_12LivePhysRegsERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_13854685" title='buildEpilogReload' data-type='void buildEpilogReload(const llvm::GCNSubtarget &amp; ST, llvm::LivePhysRegs &amp; LiveRegs, llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator I, const llvm::SIInstrInfo * TII, llvm::Register SpillReg, llvm::Register ScratchRsrcReg, llvm::Register SPReg, int FI)' data-ref="_ZL17buildEpilogReloadRKN4llvm12GCNSubtargetERNS_12LivePhysRegsERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_13854685" data-ref-filename="_ZL17buildEpilogReloadRKN4llvm12GCNSubtargetERNS_12LivePhysRegsERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_13854685">buildEpilogReload</dfn>(<em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col3 decl" id="33ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="33ST" data-ref-filename="33ST">ST</dfn>, <a class="type" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs" data-ref-filename="llvm..LivePhysRegs">LivePhysRegs</a> &amp;<dfn class="local col4 decl" id="34LiveRegs" title='LiveRegs' data-type='llvm::LivePhysRegs &amp;' data-ref="34LiveRegs" data-ref-filename="34LiveRegs">LiveRegs</dfn>,</td></tr>
<tr><th id="220">220</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="35MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="35MBB" data-ref-filename="35MBB">MBB</dfn>,</td></tr>
<tr><th id="221">221</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col6 decl" id="36I" title='I' data-type='MachineBasicBlock::iterator' data-ref="36I" data-ref-filename="36I">I</dfn>,</td></tr>
<tr><th id="222">222</th><td>                              <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a> *<dfn class="local col7 decl" id="37TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="37TII" data-ref-filename="37TII">TII</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="38SpillReg" title='SpillReg' data-type='llvm::Register' data-ref="38SpillReg" data-ref-filename="38SpillReg">SpillReg</dfn>,</td></tr>
<tr><th id="223">223</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="39ScratchRsrcReg" title='ScratchRsrcReg' data-type='llvm::Register' data-ref="39ScratchRsrcReg" data-ref-filename="39ScratchRsrcReg">ScratchRsrcReg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="40SPReg" title='SPReg' data-type='llvm::Register' data-ref="40SPReg" data-ref-filename="40SPReg">SPReg</dfn>, <em>int</em> <dfn class="local col1 decl" id="41FI" title='FI' data-type='int' data-ref="41FI" data-ref-filename="41FI">FI</dfn>) {</td></tr>
<tr><th id="224">224</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col2 decl" id="42MF" title='MF' data-type='llvm::MachineFunction *' data-ref="42MF" data-ref-filename="42MF">MF</dfn> = <a class="local col5 ref" href="#35MBB" title='MBB' data-ref="35MBB" data-ref-filename="35MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="225">225</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col3 decl" id="43MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="43MFI" data-ref-filename="43MFI">MFI</dfn> = <a class="local col2 ref" href="#42MF" title='MF' data-ref="42MF" data-ref-filename="42MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="226">226</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col4 decl" id="44Offset" title='Offset' data-type='int64_t' data-ref="44Offset" data-ref-filename="44Offset">Offset</dfn> = <a class="local col3 ref" href="#43MFI" title='MFI' data-ref="43MFI" data-ref-filename="43MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi" title='llvm::MachineFrameInfo::getObjectOffset' data-ref="_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi" data-ref-filename="_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi">getObjectOffset</a>(<a class="local col1 ref" href="#41FI" title='FI' data-ref="41FI" data-ref-filename="41FI">FI</a>);</td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col5 decl" id="45MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="45MMO" data-ref-filename="45MMO">MMO</dfn> = <a class="local col2 ref" href="#42MF" title='MF' data-ref="42MF" data-ref-filename="42MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" data-ref-filename="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_">getMachineMemOperand</a>(</td></tr>
<tr><th id="229">229</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo" data-ref-filename="llvm..MachinePointerInfo">MachinePointerInfo</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" title='llvm::MachinePointerInfo::getFixedStack' data-ref="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" data-ref-filename="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil">getFixedStack</a>(<span class='refarg'>*<a class="local col2 ref" href="#42MF" title='MF' data-ref="42MF" data-ref-filename="42MF">MF</a></span>, <a class="local col1 ref" href="#41FI" title='FI' data-ref="41FI" data-ref-filename="41FI">FI</a>), <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MOLoad" title='llvm::MachineMemOperand::MOLoad' data-ref="llvm::MachineMemOperand::MOLoad" data-ref-filename="llvm..MachineMemOperand..MOLoad">MOLoad</a>, <var>4</var>,</td></tr>
<tr><th id="230">230</th><td>      <a class="local col3 ref" href="#43MFI" title='MFI' data-ref="43MFI" data-ref-filename="43MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo14getObjectAlignEi" title='llvm::MachineFrameInfo::getObjectAlign' data-ref="_ZNK4llvm16MachineFrameInfo14getObjectAlignEi" data-ref-filename="_ZNK4llvm16MachineFrameInfo14getObjectAlignEi">getObjectAlign</a>(<a class="local col1 ref" href="#41FI" title='FI' data-ref="41FI" data-ref-filename="41FI">FI</a>));</td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td>  <b>if</b> (<a class="local col3 ref" href="#33ST" title='ST' data-ref="33ST" data-ref-filename="33ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget17enableFlatScratchEv" title='llvm::GCNSubtarget::enableFlatScratch' data-ref="_ZNK4llvm12GCNSubtarget17enableFlatScratchEv" data-ref-filename="_ZNK4llvm12GCNSubtarget17enableFlatScratchEv">enableFlatScratch</a>()) {</td></tr>
<tr><th id="233">233</th><td>    <b>if</b> (<a class="local col7 ref" href="#37TII" title='TII' data-ref="37TII" data-ref-filename="37TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo17isLegalFLATOffsetEljb" title='llvm::SIInstrInfo::isLegalFLATOffset' data-ref="_ZNK4llvm11SIInstrInfo17isLegalFLATOffsetEljb" data-ref-filename="_ZNK4llvm11SIInstrInfo17isLegalFLATOffsetEljb">isLegalFLATOffset</a>(<a class="local col4 ref" href="#44Offset" title='Offset' data-ref="44Offset" data-ref-filename="44Offset">Offset</a>, <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::PRIVATE_ADDRESS" title='llvm::AMDGPUAS::PRIVATE_ADDRESS' data-ref="llvm::AMDGPUAS::PRIVATE_ADDRESS" data-ref-filename="llvm..AMDGPUAS..PRIVATE_ADDRESS">PRIVATE_ADDRESS</a>, <b>true</b>)) {</td></tr>
<tr><th id="234">234</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col5 ref" href="#35MBB" title='MBB' data-ref="35MBB" data-ref-filename="35MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#36I" title='I' data-ref="36I" data-ref-filename="36I">I</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>),</td></tr>
<tr><th id="235">235</th><td>              <a class="local col7 ref" href="#37TII" title='TII' data-ref="37TII" data-ref-filename="37TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SCRATCH_LOAD_DWORD_SADDR" title='llvm::AMDGPU::SCRATCH_LOAD_DWORD_SADDR' data-ref="llvm::AMDGPU::SCRATCH_LOAD_DWORD_SADDR" data-ref-filename="llvm..AMDGPU..SCRATCH_LOAD_DWORD_SADDR">SCRATCH_LOAD_DWORD_SADDR</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#38SpillReg" title='SpillReg' data-ref="38SpillReg" data-ref-filename="38SpillReg">SpillReg</a>)</td></tr>
<tr><th id="236">236</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#40SPReg" title='SPReg' data-ref="40SPReg" data-ref-filename="40SPReg">SPReg</a>)</td></tr>
<tr><th id="237">237</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col4 ref" href="#44Offset" title='Offset' data-ref="44Offset" data-ref-filename="44Offset">Offset</a>)</td></tr>
<tr><th id="238">238</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>) <i>// glc</i></td></tr>
<tr><th id="239">239</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>) <i>// slc</i></td></tr>
<tr><th id="240">240</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>) <i>// dlc</i></td></tr>
<tr><th id="241">241</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col5 ref" href="#45MMO" title='MMO' data-ref="45MMO" data-ref-filename="45MMO">MMO</a>);</td></tr>
<tr><th id="242">242</th><td>      <b>return</b>;</td></tr>
<tr><th id="243">243</th><td>    }</td></tr>
<tr><th id="244">244</th><td>    <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col6 decl" id="46OffsetReg" title='OffsetReg' data-type='llvm::MCPhysReg' data-ref="46OffsetReg" data-ref-filename="46OffsetReg">OffsetReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="tu ref fn" href="#_ZL32findScratchNonCalleeSaveRegisterRN4llvm19MachineRegisterInfoERNS_12LivePhysRegsERKNS_19TargetRegisterClassEb" title='findScratchNonCalleeSaveRegister' data-use='c' data-ref="_ZL32findScratchNonCalleeSaveRegisterRN4llvm19MachineRegisterInfoERNS_12LivePhysRegsERKNS_19TargetRegisterClassEb" data-ref-filename="_ZL32findScratchNonCalleeSaveRegisterRN4llvm19MachineRegisterInfoERNS_12LivePhysRegsERKNS_19TargetRegisterClassEb">findScratchNonCalleeSaveRegister</a>(</td></tr>
<tr><th id="245">245</th><td>      <span class='refarg'><a class="local col2 ref" href="#42MF" title='MF' data-ref="42MF" data-ref-filename="42MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>()</span>, <span class='refarg'><a class="local col4 ref" href="#34LiveRegs" title='LiveRegs' data-ref="34LiveRegs" data-ref-filename="34LiveRegs">LiveRegs</a></span>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32_XM0RegClass" title='llvm::AMDGPU::SReg_32_XM0RegClass' data-ref="llvm::AMDGPU::SReg_32_XM0RegClass" data-ref-filename="llvm..AMDGPU..SReg_32_XM0RegClass">SReg_32_XM0RegClass</a>);</td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col5 ref" href="#35MBB" title='MBB' data-ref="35MBB" data-ref-filename="35MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#36I" title='I' data-ref="36I" data-ref-filename="36I">I</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="local col7 ref" href="#37TII" title='TII' data-ref="37TII" data-ref-filename="37TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ADD_U32" title='llvm::AMDGPU::S_ADD_U32' data-ref="llvm::AMDGPU::S_ADD_U32" data-ref-filename="llvm..AMDGPU..S_ADD_U32">S_ADD_U32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#46OffsetReg" title='OffsetReg' data-ref="46OffsetReg" data-ref-filename="46OffsetReg">OffsetReg</a>)</td></tr>
<tr><th id="248">248</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#40SPReg" title='SPReg' data-ref="40SPReg" data-ref-filename="40SPReg">SPReg</a>)</td></tr>
<tr><th id="249">249</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col4 ref" href="#44Offset" title='Offset' data-ref="44Offset" data-ref-filename="44Offset">Offset</a>);</td></tr>
<tr><th id="250">250</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col5 ref" href="#35MBB" title='MBB' data-ref="35MBB" data-ref-filename="35MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#36I" title='I' data-ref="36I" data-ref-filename="36I">I</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="local col7 ref" href="#37TII" title='TII' data-ref="37TII" data-ref-filename="37TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SCRATCH_LOAD_DWORD_SADDR" title='llvm::AMDGPU::SCRATCH_LOAD_DWORD_SADDR' data-ref="llvm::AMDGPU::SCRATCH_LOAD_DWORD_SADDR" data-ref-filename="llvm..AMDGPU..SCRATCH_LOAD_DWORD_SADDR">SCRATCH_LOAD_DWORD_SADDR</a>),</td></tr>
<tr><th id="251">251</th><td>              <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#38SpillReg" title='SpillReg' data-ref="38SpillReg" data-ref-filename="38SpillReg">SpillReg</a>)</td></tr>
<tr><th id="252">252</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#46OffsetReg" title='OffsetReg' data-ref="46OffsetReg" data-ref-filename="46OffsetReg">OffsetReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="253">253</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="254">254</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>) <i>// glc</i></td></tr>
<tr><th id="255">255</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>) <i>// slc</i></td></tr>
<tr><th id="256">256</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>) <i>// dlc</i></td></tr>
<tr><th id="257">257</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col5 ref" href="#45MMO" title='MMO' data-ref="45MMO" data-ref-filename="45MMO">MMO</a>);</td></tr>
<tr><th id="258">258</th><td>      <b>return</b>;</td></tr>
<tr><th id="259">259</th><td>  }</td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td>  <b>if</b> (<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo21isLegalMUBUFImmOffsetEj" title='llvm::SIInstrInfo::isLegalMUBUFImmOffset' data-ref="_ZN4llvm11SIInstrInfo21isLegalMUBUFImmOffsetEj" data-ref-filename="_ZN4llvm11SIInstrInfo21isLegalMUBUFImmOffsetEj">isLegalMUBUFImmOffset</a>(<a class="local col4 ref" href="#44Offset" title='Offset' data-ref="44Offset" data-ref-filename="44Offset">Offset</a>)) {</td></tr>
<tr><th id="262">262</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col5 ref" href="#35MBB" title='MBB' data-ref="35MBB" data-ref-filename="35MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#36I" title='I' data-ref="36I" data-ref-filename="36I">I</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>),</td></tr>
<tr><th id="263">263</th><td>            <a class="local col7 ref" href="#37TII" title='TII' data-ref="37TII" data-ref-filename="37TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_LOAD_DWORD_OFFSET" title='llvm::AMDGPU::BUFFER_LOAD_DWORD_OFFSET' data-ref="llvm::AMDGPU::BUFFER_LOAD_DWORD_OFFSET" data-ref-filename="llvm..AMDGPU..BUFFER_LOAD_DWORD_OFFSET">BUFFER_LOAD_DWORD_OFFSET</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#38SpillReg" title='SpillReg' data-ref="38SpillReg" data-ref-filename="38SpillReg">SpillReg</a>)</td></tr>
<tr><th id="264">264</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#39ScratchRsrcReg" title='ScratchRsrcReg' data-ref="39ScratchRsrcReg" data-ref-filename="39ScratchRsrcReg">ScratchRsrcReg</a>)</td></tr>
<tr><th id="265">265</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#40SPReg" title='SPReg' data-ref="40SPReg" data-ref-filename="40SPReg">SPReg</a>)</td></tr>
<tr><th id="266">266</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col4 ref" href="#44Offset" title='Offset' data-ref="44Offset" data-ref-filename="44Offset">Offset</a>)</td></tr>
<tr><th id="267">267</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>) <i>// glc</i></td></tr>
<tr><th id="268">268</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>) <i>// slc</i></td></tr>
<tr><th id="269">269</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>) <i>// tfe</i></td></tr>
<tr><th id="270">270</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>) <i>// dlc</i></td></tr>
<tr><th id="271">271</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>) <i>// swz</i></td></tr>
<tr><th id="272">272</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col5 ref" href="#45MMO" title='MMO' data-ref="45MMO" data-ref-filename="45MMO">MMO</a>);</td></tr>
<tr><th id="273">273</th><td>    <b>return</b>;</td></tr>
<tr><th id="274">274</th><td>  }</td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td>  <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col7 decl" id="47OffsetReg" title='OffsetReg' data-type='llvm::MCPhysReg' data-ref="47OffsetReg" data-ref-filename="47OffsetReg">OffsetReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="tu ref fn" href="#_ZL32findScratchNonCalleeSaveRegisterRN4llvm19MachineRegisterInfoERNS_12LivePhysRegsERKNS_19TargetRegisterClassEb" title='findScratchNonCalleeSaveRegister' data-use='c' data-ref="_ZL32findScratchNonCalleeSaveRegisterRN4llvm19MachineRegisterInfoERNS_12LivePhysRegsERKNS_19TargetRegisterClassEb" data-ref-filename="_ZL32findScratchNonCalleeSaveRegisterRN4llvm19MachineRegisterInfoERNS_12LivePhysRegsERKNS_19TargetRegisterClassEb">findScratchNonCalleeSaveRegister</a>(</td></tr>
<tr><th id="277">277</th><td>    <span class='refarg'><a class="local col2 ref" href="#42MF" title='MF' data-ref="42MF" data-ref-filename="42MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>()</span>, <span class='refarg'><a class="local col4 ref" href="#34LiveRegs" title='LiveRegs' data-ref="34LiveRegs" data-ref-filename="34LiveRegs">LiveRegs</a></span>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>);</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col5 ref" href="#35MBB" title='MBB' data-ref="35MBB" data-ref-filename="35MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#36I" title='I' data-ref="36I" data-ref-filename="36I">I</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="local col7 ref" href="#37TII" title='TII' data-ref="37TII" data-ref-filename="37TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B32_e32" title='llvm::AMDGPU::V_MOV_B32_e32' data-ref="llvm::AMDGPU::V_MOV_B32_e32" data-ref-filename="llvm..AMDGPU..V_MOV_B32_e32">V_MOV_B32_e32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#47OffsetReg" title='OffsetReg' data-ref="47OffsetReg" data-ref-filename="47OffsetReg">OffsetReg</a>)</td></tr>
<tr><th id="280">280</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col4 ref" href="#44Offset" title='Offset' data-ref="44Offset" data-ref-filename="44Offset">Offset</a>);</td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col5 ref" href="#35MBB" title='MBB' data-ref="35MBB" data-ref-filename="35MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#36I" title='I' data-ref="36I" data-ref-filename="36I">I</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>),</td></tr>
<tr><th id="283">283</th><td>          <a class="local col7 ref" href="#37TII" title='TII' data-ref="37TII" data-ref-filename="37TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_LOAD_DWORD_OFFEN" title='llvm::AMDGPU::BUFFER_LOAD_DWORD_OFFEN' data-ref="llvm::AMDGPU::BUFFER_LOAD_DWORD_OFFEN" data-ref-filename="llvm..AMDGPU..BUFFER_LOAD_DWORD_OFFEN">BUFFER_LOAD_DWORD_OFFEN</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#38SpillReg" title='SpillReg' data-ref="38SpillReg" data-ref-filename="38SpillReg">SpillReg</a>)</td></tr>
<tr><th id="284">284</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#47OffsetReg" title='OffsetReg' data-ref="47OffsetReg" data-ref-filename="47OffsetReg">OffsetReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="285">285</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#39ScratchRsrcReg" title='ScratchRsrcReg' data-ref="39ScratchRsrcReg" data-ref-filename="39ScratchRsrcReg">ScratchRsrcReg</a>)</td></tr>
<tr><th id="286">286</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#40SPReg" title='SPReg' data-ref="40SPReg" data-ref-filename="40SPReg">SPReg</a>)</td></tr>
<tr><th id="287">287</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="288">288</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>) <i>// glc</i></td></tr>
<tr><th id="289">289</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>) <i>// slc</i></td></tr>
<tr><th id="290">290</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>) <i>// tfe</i></td></tr>
<tr><th id="291">291</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>) <i>// dlc</i></td></tr>
<tr><th id="292">292</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>) <i>// swz</i></td></tr>
<tr><th id="293">293</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col5 ref" href="#45MMO" title='MMO' data-ref="45MMO" data-ref-filename="45MMO">MMO</a>);</td></tr>
<tr><th id="294">294</th><td>}</td></tr>
<tr><th id="295">295</th><td></td></tr>
<tr><th id="296">296</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL11buildGitPtrRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEPKNS_11SIInstrInfoENS_8RegisterE" title='buildGitPtr' data-type='void buildGitPtr(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator I, const llvm::DebugLoc &amp; DL, const llvm::SIInstrInfo * TII, llvm::Register TargetReg)' data-ref="_ZL11buildGitPtrRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEPKNS_11SIInstrInfoENS_8RegisterE" data-ref-filename="_ZL11buildGitPtrRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEPKNS_11SIInstrInfoENS_8RegisterE">buildGitPtr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="48MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="48MBB" data-ref-filename="48MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col9 decl" id="49I" title='I' data-type='MachineBasicBlock::iterator' data-ref="49I" data-ref-filename="49I">I</dfn>,</td></tr>
<tr><th id="297">297</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col0 decl" id="50DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="50DL" data-ref-filename="50DL">DL</dfn>, <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a> *<dfn class="local col1 decl" id="51TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="51TII" data-ref-filename="51TII">TII</dfn>,</td></tr>
<tr><th id="298">298</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="52TargetReg" title='TargetReg' data-type='llvm::Register' data-ref="52TargetReg" data-ref-filename="52TargetReg">TargetReg</dfn>) {</td></tr>
<tr><th id="299">299</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col3 decl" id="53MF" title='MF' data-type='llvm::MachineFunction *' data-ref="53MF" data-ref-filename="53MF">MF</dfn> = <a class="local col8 ref" href="#48MBB" title='MBB' data-ref="48MBB" data-ref-filename="48MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="300">300</th><td>  <em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col4 decl" id="54MFI" title='MFI' data-type='const llvm::SIMachineFunctionInfo *' data-ref="54MFI" data-ref-filename="54MFI">MFI</dfn> = <a class="local col3 ref" href="#53MF" title='MF' data-ref="53MF" data-ref-filename="53MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="301">301</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col5 decl" id="55TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="55TRI" data-ref-filename="55TRI">TRI</dfn> = &amp;<a class="local col1 ref" href="#51TII" title='TII' data-ref="51TII" data-ref-filename="51TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getRegisterInfoEv" title='llvm::SIInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm11SIInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm11SIInstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="302">302</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col6 decl" id="56SMovB32" title='SMovB32' data-type='const llvm::MCInstrDesc &amp;' data-ref="56SMovB32" data-ref-filename="56SMovB32">SMovB32</dfn> = <a class="local col1 ref" href="#51TII" title='TII' data-ref="51TII" data-ref-filename="51TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B32" title='llvm::AMDGPU::S_MOV_B32' data-ref="llvm::AMDGPU::S_MOV_B32" data-ref-filename="llvm..AMDGPU..S_MOV_B32">S_MOV_B32</a>);</td></tr>
<tr><th id="303">303</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="57TargetLo" title='TargetLo' data-type='llvm::Register' data-ref="57TargetLo" data-ref-filename="57TargetLo">TargetLo</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col5 ref" href="#55TRI" title='TRI' data-ref="55TRI" data-ref-filename="55TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col2 ref" href="#52TargetReg" title='TargetReg' data-ref="52TargetReg" data-ref-filename="52TargetReg">TargetReg</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>);</td></tr>
<tr><th id="304">304</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="58TargetHi" title='TargetHi' data-type='llvm::Register' data-ref="58TargetHi" data-ref-filename="58TargetHi">TargetHi</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col5 ref" href="#55TRI" title='TRI' data-ref="55TRI" data-ref-filename="55TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col2 ref" href="#52TargetReg" title='TargetReg' data-ref="52TargetReg" data-ref-filename="52TargetReg">TargetReg</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub1" title='llvm::AMDGPU::sub1' data-ref="llvm::AMDGPU::sub1" data-ref-filename="llvm..AMDGPU..sub1">sub1</a>);</td></tr>
<tr><th id="305">305</th><td></td></tr>
<tr><th id="306">306</th><td>  <b>if</b> (<a class="local col4 ref" href="#54MFI" title='MFI' data-ref="54MFI" data-ref-filename="54MFI">MFI</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo13getGITPtrHighEv" title='llvm::SIMachineFunctionInfo::getGITPtrHigh' data-ref="_ZNK4llvm21SIMachineFunctionInfo13getGITPtrHighEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo13getGITPtrHighEv">getGITPtrHigh</a>() != <var>0xffffffff</var>) {</td></tr>
<tr><th id="307">307</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#48MBB" title='MBB' data-ref="48MBB" data-ref-filename="48MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#49I" title='I' data-ref="49I" data-ref-filename="49I">I</a>, <a class="local col0 ref" href="#50DL" title='DL' data-ref="50DL" data-ref-filename="50DL">DL</a>, <a class="local col6 ref" href="#56SMovB32" title='SMovB32' data-ref="56SMovB32" data-ref-filename="56SMovB32">SMovB32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#58TargetHi" title='TargetHi' data-ref="58TargetHi" data-ref-filename="58TargetHi">TargetHi</a>)</td></tr>
<tr><th id="308">308</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col4 ref" href="#54MFI" title='MFI' data-ref="54MFI" data-ref-filename="54MFI">MFI</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo13getGITPtrHighEv" title='llvm::SIMachineFunctionInfo::getGITPtrHigh' data-ref="_ZNK4llvm21SIMachineFunctionInfo13getGITPtrHighEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo13getGITPtrHighEv">getGITPtrHigh</a>())</td></tr>
<tr><th id="309">309</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#52TargetReg" title='TargetReg' data-ref="52TargetReg" data-ref-filename="52TargetReg">TargetReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::ImplicitDefine" title='llvm::RegState::ImplicitDefine' data-ref="llvm::RegState::ImplicitDefine" data-ref-filename="llvm..RegState..ImplicitDefine">ImplicitDefine</a>);</td></tr>
<tr><th id="310">310</th><td>  } <b>else</b> {</td></tr>
<tr><th id="311">311</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col9 decl" id="59GetPC64" title='GetPC64' data-type='const llvm::MCInstrDesc &amp;' data-ref="59GetPC64" data-ref-filename="59GetPC64">GetPC64</dfn> = <a class="local col1 ref" href="#51TII" title='TII' data-ref="51TII" data-ref-filename="51TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_GETPC_B64" title='llvm::AMDGPU::S_GETPC_B64' data-ref="llvm::AMDGPU::S_GETPC_B64" data-ref-filename="llvm..AMDGPU..S_GETPC_B64">S_GETPC_B64</a>);</td></tr>
<tr><th id="312">312</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#48MBB" title='MBB' data-ref="48MBB" data-ref-filename="48MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#49I" title='I' data-ref="49I" data-ref-filename="49I">I</a>, <a class="local col0 ref" href="#50DL" title='DL' data-ref="50DL" data-ref-filename="50DL">DL</a>, <a class="local col9 ref" href="#59GetPC64" title='GetPC64' data-ref="59GetPC64" data-ref-filename="59GetPC64">GetPC64</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#52TargetReg" title='TargetReg' data-ref="52TargetReg" data-ref-filename="52TargetReg">TargetReg</a>);</td></tr>
<tr><th id="313">313</th><td>  }</td></tr>
<tr><th id="314">314</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="60GitPtrLo" title='GitPtrLo' data-type='llvm::Register' data-ref="60GitPtrLo" data-ref-filename="60GitPtrLo">GitPtrLo</dfn> = <a class="local col4 ref" href="#54MFI" title='MFI' data-ref="54MFI" data-ref-filename="54MFI">MFI</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo14getGITPtrLoRegERKNS_15MachineFunctionE" title='llvm::SIMachineFunctionInfo::getGITPtrLoReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo14getGITPtrLoRegERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo14getGITPtrLoRegERKNS_15MachineFunctionE">getGITPtrLoReg</a>(*<a class="local col3 ref" href="#53MF" title='MF' data-ref="53MF" data-ref-filename="53MF">MF</a>);</td></tr>
<tr><th id="315">315</th><td>  <a class="local col3 ref" href="#53MF" title='MF' data-ref="53MF" data-ref-filename="53MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo9addLiveInENS_10MCRegisterENS_8RegisterE" title='llvm::MachineRegisterInfo::addLiveIn' data-ref="_ZN4llvm19MachineRegisterInfo9addLiveInENS_10MCRegisterENS_8RegisterE" data-ref-filename="_ZN4llvm19MachineRegisterInfo9addLiveInENS_10MCRegisterENS_8RegisterE">addLiveIn</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col0 ref" href="#60GitPtrLo" title='GitPtrLo' data-ref="60GitPtrLo" data-ref-filename="60GitPtrLo">GitPtrLo</a>);</td></tr>
<tr><th id="316">316</th><td>  <a class="local col8 ref" href="#48MBB" title='MBB' data-ref="48MBB" data-ref-filename="48MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE" title='llvm::MachineBasicBlock::addLiveIn' data-ref="_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE" data-ref-filename="_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE">addLiveIn</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col0 ref" href="#60GitPtrLo" title='GitPtrLo' data-ref="60GitPtrLo" data-ref-filename="60GitPtrLo">GitPtrLo</a>);</td></tr>
<tr><th id="317">317</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#48MBB" title='MBB' data-ref="48MBB" data-ref-filename="48MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#49I" title='I' data-ref="49I" data-ref-filename="49I">I</a>, <a class="local col0 ref" href="#50DL" title='DL' data-ref="50DL" data-ref-filename="50DL">DL</a>, <a class="local col6 ref" href="#56SMovB32" title='SMovB32' data-ref="56SMovB32" data-ref-filename="56SMovB32">SMovB32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#57TargetLo" title='TargetLo' data-ref="57TargetLo" data-ref-filename="57TargetLo">TargetLo</a>)</td></tr>
<tr><th id="318">318</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#60GitPtrLo" title='GitPtrLo' data-ref="60GitPtrLo" data-ref-filename="60GitPtrLo">GitPtrLo</a>);</td></tr>
<tr><th id="319">319</th><td>}</td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td><i>// Emit flat scratch setup code, assuming `MFI-&gt;hasFlatScratchInit()`</i></td></tr>
<tr><th id="322">322</th><td><em>void</em> <a class="type" href="SIFrameLowering.h.html#llvm::SIFrameLowering" title='llvm::SIFrameLowering' data-ref="llvm::SIFrameLowering" data-ref-filename="llvm..SIFrameLowering">SIFrameLowering</a>::<dfn class="decl def fn" id="_ZNK4llvm15SIFrameLowering32emitEntryFunctionFlatScratchInitERNS_15MachineFunctionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12Machin6808059" title='llvm::SIFrameLowering::emitEntryFunctionFlatScratchInit' data-ref="_ZNK4llvm15SIFrameLowering32emitEntryFunctionFlatScratchInitERNS_15MachineFunctionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12Machin6808059" data-ref-filename="_ZNK4llvm15SIFrameLowering32emitEntryFunctionFlatScratchInitERNS_15MachineFunctionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12Machin6808059">emitEntryFunctionFlatScratchInit</dfn>(</td></tr>
<tr><th id="323">323</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="61MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="61MF" data-ref-filename="61MF">MF</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="62MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="62MBB" data-ref-filename="62MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col3 decl" id="63I" title='I' data-type='MachineBasicBlock::iterator' data-ref="63I" data-ref-filename="63I">I</dfn>,</td></tr>
<tr><th id="324">324</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col4 decl" id="64DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="64DL" data-ref-filename="64DL">DL</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="65ScratchWaveOffsetReg" title='ScratchWaveOffsetReg' data-type='llvm::Register' data-ref="65ScratchWaveOffsetReg" data-ref-filename="65ScratchWaveOffsetReg">ScratchWaveOffsetReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="325">325</th><td>  <em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col6 decl" id="66ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="66ST" data-ref-filename="66ST">ST</dfn> = <a class="local col1 ref" href="#61MF" title='MF' data-ref="61MF" data-ref-filename="61MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="326">326</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a> *<dfn class="local col7 decl" id="67TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="67TII" data-ref-filename="67TII">TII</dfn> = <a class="local col6 ref" href="#66ST" title='ST' data-ref="66ST" data-ref-filename="66ST">ST</a>.<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="327">327</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col8 decl" id="68TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="68TRI" data-ref-filename="68TRI">TRI</dfn> = &amp;<a class="local col7 ref" href="#67TII" title='TII' data-ref="67TII" data-ref-filename="67TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getRegisterInfoEv" title='llvm::SIInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm11SIInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm11SIInstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="328">328</th><td>  <em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col9 decl" id="69MFI" title='MFI' data-type='const llvm::SIMachineFunctionInfo *' data-ref="69MFI" data-ref-filename="69MFI">MFI</dfn> = <a class="local col1 ref" href="#61MF" title='MF' data-ref="61MF" data-ref-filename="61MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td>  <i>// We don't need this if we only have spills since there is no user facing</i></td></tr>
<tr><th id="331">331</th><td><i>  // scratch.</i></td></tr>
<tr><th id="332">332</th><td><i></i></td></tr>
<tr><th id="333">333</th><td><i>  // TODO: If we know we don't have flat instructions earlier, we can omit</i></td></tr>
<tr><th id="334">334</th><td><i>  // this from the input registers.</i></td></tr>
<tr><th id="335">335</th><td><i>  //</i></td></tr>
<tr><th id="336">336</th><td><i>  // TODO: We only need to know if we access scratch space through a flat</i></td></tr>
<tr><th id="337">337</th><td><i>  // pointer. Because we only detect if flat instructions are used at all,</i></td></tr>
<tr><th id="338">338</th><td><i>  // this will be used more often than necessary on VI.</i></td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col0 decl" id="70FlatScrInitLo" title='FlatScrInitLo' data-type='llvm::Register' data-ref="70FlatScrInitLo" data-ref-filename="70FlatScrInitLo">FlatScrInitLo</dfn>;</td></tr>
<tr><th id="341">341</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col1 decl" id="71FlatScrInitHi" title='FlatScrInitHi' data-type='llvm::Register' data-ref="71FlatScrInitHi" data-ref-filename="71FlatScrInitHi">FlatScrInitHi</dfn>;</td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td>  <b>if</b> (<a class="local col6 ref" href="#66ST" title='ST' data-ref="66ST" data-ref-filename="66ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget10isAmdPalOSEv" title='llvm::AMDGPUSubtarget::isAmdPalOS' data-ref="_ZNK4llvm15AMDGPUSubtarget10isAmdPalOSEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget10isAmdPalOSEv">isAmdPalOS</a>()) {</td></tr>
<tr><th id="344">344</th><td>    <i>// Extract the scratch offset from the descriptor in the GIT</i></td></tr>
<tr><th id="345">345</th><td>    <a class="type" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs" data-ref-filename="llvm..LivePhysRegs">LivePhysRegs</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegsC1Ev" title='llvm::LivePhysRegs::LivePhysRegs' data-ref="_ZN4llvm12LivePhysRegsC1Ev" data-ref-filename="_ZN4llvm12LivePhysRegsC1Ev"></a><dfn class="local col2 decl" id="72LiveRegs" title='LiveRegs' data-type='llvm::LivePhysRegs' data-ref="72LiveRegs" data-ref-filename="72LiveRegs">LiveRegs</dfn>;</td></tr>
<tr><th id="346">346</th><td>    <a class="local col2 ref" href="#72LiveRegs" title='LiveRegs' data-ref="72LiveRegs" data-ref-filename="72LiveRegs">LiveRegs</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs4initERKNS_18TargetRegisterInfoE" title='llvm::LivePhysRegs::init' data-ref="_ZN4llvm12LivePhysRegs4initERKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm12LivePhysRegs4initERKNS_18TargetRegisterInfoE">init</a>(*<a class="local col8 ref" href="#68TRI" title='TRI' data-ref="68TRI" data-ref-filename="68TRI">TRI</a>);</td></tr>
<tr><th id="347">347</th><td>    <a class="local col2 ref" href="#72LiveRegs" title='LiveRegs' data-ref="72LiveRegs" data-ref-filename="72LiveRegs">LiveRegs</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs10addLiveInsERKNS_17MachineBasicBlockE" title='llvm::LivePhysRegs::addLiveIns' data-ref="_ZN4llvm12LivePhysRegs10addLiveInsERKNS_17MachineBasicBlockE" data-ref-filename="_ZN4llvm12LivePhysRegs10addLiveInsERKNS_17MachineBasicBlockE">addLiveIns</a>(<a class="local col2 ref" href="#62MBB" title='MBB' data-ref="62MBB" data-ref-filename="62MBB">MBB</a>);</td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td>    <i>// Find unused reg to load flat scratch init into</i></td></tr>
<tr><th id="350">350</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="73MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="73MRI" data-ref-filename="73MRI">MRI</dfn> = <a class="local col1 ref" href="#61MF" title='MF' data-ref="61MF" data-ref-filename="61MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="351">351</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="74FlatScrInit" title='FlatScrInit' data-type='llvm::Register' data-ref="74FlatScrInit" data-ref-filename="74FlatScrInit">FlatScrInit</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::NoRegister" title='llvm::AMDGPU::NoRegister' data-ref="llvm::AMDGPU::NoRegister" data-ref-filename="llvm..AMDGPU..NoRegister">NoRegister</a>;</td></tr>
<tr><th id="352">352</th><td>    <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a>&gt; <dfn class="local col5 decl" id="75AllSGPR64s" title='AllSGPR64s' data-type='ArrayRef&lt;llvm::MCPhysReg&gt;' data-ref="75AllSGPR64s" data-ref-filename="75AllSGPR64s">AllSGPR64s</dfn> = <a class="local col8 ref" href="#68TRI" title='TRI' data-ref="68TRI" data-ref-filename="68TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo12getAllSGPR64ERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::getAllSGPR64' data-ref="_ZNK4llvm14SIRegisterInfo12getAllSGPR64ERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm14SIRegisterInfo12getAllSGPR64ERKNS_15MachineFunctionE">getAllSGPR64</a>(<a class="local col1 ref" href="#61MF" title='MF' data-ref="61MF" data-ref-filename="61MF">MF</a>);</td></tr>
<tr><th id="353">353</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="76NumPreloaded" title='NumPreloaded' data-type='unsigned int' data-ref="76NumPreloaded" data-ref-filename="76NumPreloaded">NumPreloaded</dfn> = (<a class="local col9 ref" href="#69MFI" title='MFI' data-ref="69MFI" data-ref-filename="69MFI">MFI</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo20getNumPreloadedSGPRsEv" title='llvm::SIMachineFunctionInfo::getNumPreloadedSGPRs' data-ref="_ZNK4llvm21SIMachineFunctionInfo20getNumPreloadedSGPRsEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo20getNumPreloadedSGPRsEv">getNumPreloadedSGPRs</a>() + <var>1</var>) / <var>2</var>;</td></tr>
<tr><th id="354">354</th><td>    <a class="local col5 ref" href="#75AllSGPR64s" title='AllSGPR64s' data-ref="75AllSGPR64s" data-ref-filename="75AllSGPR64s">AllSGPR64s</a> <a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned short&gt;::operator=' data-ref="_ZN4llvm8ArrayRefItEaSEOS1_" data-ref-filename="_ZN4llvm8ArrayRefItEaSEOS1_">=</a> <a class="local col5 ref" href="#75AllSGPR64s" title='AllSGPR64s' data-ref="75AllSGPR64s" data-ref-filename="75AllSGPR64s">AllSGPR64s</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5sliceEm" title='llvm::ArrayRef::slice' data-ref="_ZNK4llvm8ArrayRef5sliceEm" data-ref-filename="_ZNK4llvm8ArrayRef5sliceEm">slice</a>(</td></tr>
<tr><th id="355">355</th><td>        <span class="namespace">std::</span><span class='ref fn' title='std::min' data-ref="_ZSt3minRKT_S1_" data-ref-filename="_ZSt3minRKT_S1_">min</span>(<b>static_cast</b>&lt;<em>unsigned</em>&gt;(<a class="local col5 ref" href="#75AllSGPR64s" title='AllSGPR64s' data-ref="75AllSGPR64s" data-ref-filename="75AllSGPR64s">AllSGPR64s</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv" data-ref-filename="_ZNK4llvm8ArrayRef4sizeEv">size</a>()), <a class="local col6 ref" href="#76NumPreloaded" title='NumPreloaded' data-ref="76NumPreloaded" data-ref-filename="76NumPreloaded">NumPreloaded</a>));</td></tr>
<tr><th id="356">356</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="77GITPtrLoReg" title='GITPtrLoReg' data-type='llvm::Register' data-ref="77GITPtrLoReg" data-ref-filename="77GITPtrLoReg">GITPtrLoReg</dfn> = <a class="local col9 ref" href="#69MFI" title='MFI' data-ref="69MFI" data-ref-filename="69MFI">MFI</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo14getGITPtrLoRegERKNS_15MachineFunctionE" title='llvm::SIMachineFunctionInfo::getGITPtrLoReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo14getGITPtrLoRegERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo14getGITPtrLoRegERKNS_15MachineFunctionE">getGITPtrLoReg</a>(<a class="local col1 ref" href="#61MF" title='MF' data-ref="61MF" data-ref-filename="61MF">MF</a>);</td></tr>
<tr><th id="357">357</th><td>    <b>for</b> (<a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col8 decl" id="78Reg" title='Reg' data-type='llvm::MCPhysReg' data-ref="78Reg" data-ref-filename="78Reg">Reg</dfn> : <a class="local col5 ref" href="#75AllSGPR64s" title='AllSGPR64s' data-ref="75AllSGPR64s" data-ref-filename="75AllSGPR64s">AllSGPR64s</a>) {</td></tr>
<tr><th id="358">358</th><td>      <b>if</b> (<a class="local col2 ref" href="#72LiveRegs" title='LiveRegs' data-ref="72LiveRegs" data-ref-filename="72LiveRegs">LiveRegs</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZNK4llvm12LivePhysRegs9availableERKNS_19MachineRegisterInfoEt" title='llvm::LivePhysRegs::available' data-ref="_ZNK4llvm12LivePhysRegs9availableERKNS_19MachineRegisterInfoEt" data-ref-filename="_ZNK4llvm12LivePhysRegs9availableERKNS_19MachineRegisterInfoEt">available</a>(<a class="local col3 ref" href="#73MRI" title='MRI' data-ref="73MRI" data-ref-filename="73MRI">MRI</a>, <a class="local col8 ref" href="#78Reg" title='Reg' data-ref="78Reg" data-ref-filename="78Reg">Reg</a>) &amp;&amp; <a class="local col3 ref" href="#73MRI" title='MRI' data-ref="73MRI" data-ref-filename="73MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo13isAllocatableENS_10MCRegisterE" title='llvm::MachineRegisterInfo::isAllocatable' data-ref="_ZNK4llvm19MachineRegisterInfo13isAllocatableENS_10MCRegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo13isAllocatableENS_10MCRegisterE">isAllocatable</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col8 ref" href="#78Reg" title='Reg' data-ref="78Reg" data-ref-filename="78Reg">Reg</a>) &amp;&amp;</td></tr>
<tr><th id="359">359</th><td>          !<a class="local col8 ref" href="#68TRI" title='TRI' data-ref="68TRI" data-ref-filename="68TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo15isSubRegisterEqENS_10MCRegisterES1_" title='llvm::MCRegisterInfo::isSubRegisterEq' data-ref="_ZNK4llvm14MCRegisterInfo15isSubRegisterEqENS_10MCRegisterES1_" data-ref-filename="_ZNK4llvm14MCRegisterInfo15isSubRegisterEqENS_10MCRegisterES1_">isSubRegisterEq</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col8 ref" href="#78Reg" title='Reg' data-ref="78Reg" data-ref-filename="78Reg">Reg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col7 ref" href="#77GITPtrLoReg" title='GITPtrLoReg' data-ref="77GITPtrLoReg" data-ref-filename="77GITPtrLoReg">GITPtrLoReg</a>)) {</td></tr>
<tr><th id="360">360</th><td>        <a class="local col4 ref" href="#74FlatScrInit" title='FlatScrInit' data-ref="74FlatScrInit" data-ref-filename="74FlatScrInit">FlatScrInit</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col8 ref" href="#78Reg" title='Reg' data-ref="78Reg" data-ref-filename="78Reg">Reg</a>;</td></tr>
<tr><th id="361">361</th><td>        <b>break</b>;</td></tr>
<tr><th id="362">362</th><td>      }</td></tr>
<tr><th id="363">363</th><td>    }</td></tr>
<tr><th id="364">364</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(FlatScrInit &amp;&amp; <q>"Failed to find free register for scratch init"</q>);</td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td>    <a class="local col0 ref" href="#70FlatScrInitLo" title='FlatScrInitLo' data-ref="70FlatScrInitLo" data-ref-filename="70FlatScrInitLo">FlatScrInitLo</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col8 ref" href="#68TRI" title='TRI' data-ref="68TRI" data-ref-filename="68TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col4 ref" href="#74FlatScrInit" title='FlatScrInit' data-ref="74FlatScrInit" data-ref-filename="74FlatScrInit">FlatScrInit</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>);</td></tr>
<tr><th id="367">367</th><td>    <a class="local col1 ref" href="#71FlatScrInitHi" title='FlatScrInitHi' data-ref="71FlatScrInitHi" data-ref-filename="71FlatScrInitHi">FlatScrInitHi</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col8 ref" href="#68TRI" title='TRI' data-ref="68TRI" data-ref-filename="68TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col4 ref" href="#74FlatScrInit" title='FlatScrInit' data-ref="74FlatScrInit" data-ref-filename="74FlatScrInit">FlatScrInit</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub1" title='llvm::AMDGPU::sub1' data-ref="llvm::AMDGPU::sub1" data-ref-filename="llvm..AMDGPU..sub1">sub1</a>);</td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td>    <a class="tu ref fn" href="#_ZL11buildGitPtrRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEPKNS_11SIInstrInfoENS_8RegisterE" title='buildGitPtr' data-use='c' data-ref="_ZL11buildGitPtrRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEPKNS_11SIInstrInfoENS_8RegisterE" data-ref-filename="_ZL11buildGitPtrRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEPKNS_11SIInstrInfoENS_8RegisterE">buildGitPtr</a>(<span class='refarg'><a class="local col2 ref" href="#62MBB" title='MBB' data-ref="62MBB" data-ref-filename="62MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#63I" title='I' data-ref="63I" data-ref-filename="63I">I</a>, <a class="local col4 ref" href="#64DL" title='DL' data-ref="64DL" data-ref-filename="64DL">DL</a>, <a class="local col7 ref" href="#67TII" title='TII' data-ref="67TII" data-ref-filename="67TII">TII</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#74FlatScrInit" title='FlatScrInit' data-ref="74FlatScrInit" data-ref-filename="74FlatScrInit">FlatScrInit</a>);</td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td>    <i>// We now have the GIT ptr - now get the scratch descriptor from the entry</i></td></tr>
<tr><th id="372">372</th><td><i>    // at offset 0 (or offset 16 for a compute shader).</i></td></tr>
<tr><th id="373">373</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo" data-ref-filename="llvm..MachinePointerInfo">MachinePointerInfo</a> <dfn class="local col9 decl" id="79PtrInfo" title='PtrInfo' data-type='llvm::MachinePointerInfo' data-ref="79PtrInfo" data-ref-filename="79PtrInfo">PtrInfo</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfoC1Ejl" title='llvm::MachinePointerInfo::MachinePointerInfo' data-ref="_ZN4llvm18MachinePointerInfoC1Ejl" data-ref-filename="_ZN4llvm18MachinePointerInfoC1Ejl">(</a><span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::CONSTANT_ADDRESS" title='llvm::AMDGPUAS::CONSTANT_ADDRESS' data-ref="llvm::AMDGPUAS::CONSTANT_ADDRESS" data-ref-filename="llvm..AMDGPUAS..CONSTANT_ADDRESS">CONSTANT_ADDRESS</a>);</td></tr>
<tr><th id="374">374</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col0 decl" id="80LoadDwordX2" title='LoadDwordX2' data-type='const llvm::MCInstrDesc &amp;' data-ref="80LoadDwordX2" data-ref-filename="80LoadDwordX2">LoadDwordX2</dfn> = <a class="local col7 ref" href="#67TII" title='TII' data-ref="67TII" data-ref-filename="67TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_LOAD_DWORDX2_IMM" title='llvm::AMDGPU::S_LOAD_DWORDX2_IMM' data-ref="llvm::AMDGPU::S_LOAD_DWORDX2_IMM" data-ref-filename="llvm..AMDGPU..S_LOAD_DWORDX2_IMM">S_LOAD_DWORDX2_IMM</a>);</td></tr>
<tr><th id="375">375</th><td>    <em>auto</em> *<dfn class="local col1 decl" id="81MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="81MMO" data-ref-filename="81MMO">MMO</dfn> = <a class="local col1 ref" href="#61MF" title='MF' data-ref="61MF" data-ref-filename="61MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" data-ref-filename="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_">getMachineMemOperand</a>(</td></tr>
<tr><th id="376">376</th><td>        <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#37" title='llvm::MachinePointerInfo::MachinePointerInfo' data-ref="_ZN4llvm18MachinePointerInfoC1ERKS0_" data-ref-filename="_ZN4llvm18MachinePointerInfoC1ERKS0_"></a><a class="local col9 ref" href="#79PtrInfo" title='PtrInfo' data-ref="79PtrInfo" data-ref-filename="79PtrInfo">PtrInfo</a>,</td></tr>
<tr><th id="377">377</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MOLoad" title='llvm::MachineMemOperand::MOLoad' data-ref="llvm::MachineMemOperand::MOLoad" data-ref-filename="llvm..MachineMemOperand..MOLoad">MOLoad</a> <a class="ref fn" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailorET_S1_" title='llvm::BitmaskEnumDetail::operator|' data-ref="_ZN4llvm17BitmaskEnumDetailorET_S1_" data-ref-filename="_ZN4llvm17BitmaskEnumDetailorET_S1_">|</a> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MOInvariant" title='llvm::MachineMemOperand::MOInvariant' data-ref="llvm::MachineMemOperand::MOInvariant" data-ref-filename="llvm..MachineMemOperand..MOInvariant">MOInvariant</a> <a class="ref fn" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailorET_S1_" title='llvm::BitmaskEnumDetail::operator|' data-ref="_ZN4llvm17BitmaskEnumDetailorET_S1_" data-ref-filename="_ZN4llvm17BitmaskEnumDetailorET_S1_">|</a></td></tr>
<tr><th id="378">378</th><td>            <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MODereferenceable" title='llvm::MachineMemOperand::MODereferenceable' data-ref="llvm::MachineMemOperand::MODereferenceable" data-ref-filename="llvm..MachineMemOperand..MODereferenceable">MODereferenceable</a>,</td></tr>
<tr><th id="379">379</th><td>        <var>8</var>, <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a><a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1Em" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1Em" data-ref-filename="_ZN4llvm5AlignC1Em">(</a><var>4</var>));</td></tr>
<tr><th id="380">380</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="82Offset" title='Offset' data-type='unsigned int' data-ref="82Offset" data-ref-filename="82Offset">Offset</dfn> =</td></tr>
<tr><th id="381">381</th><td>        <a class="local col1 ref" href="#61MF" title='MF' data-ref="61MF" data-ref-filename="61MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv" data-ref-filename="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>() == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_CS" title='llvm::CallingConv::AMDGPU_CS' data-ref="llvm::CallingConv::AMDGPU_CS" data-ref-filename="llvm..CallingConv..AMDGPU_CS">AMDGPU_CS</a> ? <var>16</var> : <var>0</var>;</td></tr>
<tr><th id="382">382</th><td>    <em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col3 decl" id="83Subtarget" title='Subtarget' data-type='const llvm::GCNSubtarget &amp;' data-ref="83Subtarget" data-ref-filename="83Subtarget">Subtarget</dfn> = <a class="local col1 ref" href="#61MF" title='MF' data-ref="61MF" data-ref-filename="61MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="383">383</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="84EncodedOffset" title='EncodedOffset' data-type='unsigned int' data-ref="84EncodedOffset" data-ref-filename="84EncodedOffset">EncodedOffset</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU22convertSMRDOffsetUnitsERKNS_15MCSubtargetInfoEm" title='llvm::AMDGPU::convertSMRDOffsetUnits' data-ref="_ZN4llvm6AMDGPU22convertSMRDOffsetUnitsERKNS_15MCSubtargetInfoEm" data-ref-filename="_ZN4llvm6AMDGPU22convertSMRDOffsetUnitsERKNS_15MCSubtargetInfoEm">convertSMRDOffsetUnits</a>(<a class="local col3 ref" href="#83Subtarget" title='Subtarget' data-ref="83Subtarget" data-ref-filename="83Subtarget">Subtarget</a>, <a class="local col2 ref" href="#82Offset" title='Offset' data-ref="82Offset" data-ref-filename="82Offset">Offset</a>);</td></tr>
<tr><th id="384">384</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#62MBB" title='MBB' data-ref="62MBB" data-ref-filename="62MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#63I" title='I' data-ref="63I" data-ref-filename="63I">I</a>, <a class="local col4 ref" href="#64DL" title='DL' data-ref="64DL" data-ref-filename="64DL">DL</a>, <a class="local col0 ref" href="#80LoadDwordX2" title='LoadDwordX2' data-ref="80LoadDwordX2" data-ref-filename="80LoadDwordX2">LoadDwordX2</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#74FlatScrInit" title='FlatScrInit' data-ref="74FlatScrInit" data-ref-filename="74FlatScrInit">FlatScrInit</a>)</td></tr>
<tr><th id="385">385</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#74FlatScrInit" title='FlatScrInit' data-ref="74FlatScrInit" data-ref-filename="74FlatScrInit">FlatScrInit</a>)</td></tr>
<tr><th id="386">386</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col4 ref" href="#84EncodedOffset" title='EncodedOffset' data-ref="84EncodedOffset" data-ref-filename="84EncodedOffset">EncodedOffset</a>) <i>// offset</i></td></tr>
<tr><th id="387">387</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)             <i>// glc</i></td></tr>
<tr><th id="388">388</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)             <i>// dlc</i></td></tr>
<tr><th id="389">389</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col1 ref" href="#81MMO" title='MMO' data-ref="81MMO" data-ref-filename="81MMO">MMO</a>);</td></tr>
<tr><th id="390">390</th><td></td></tr>
<tr><th id="391">391</th><td>    <i>// Mask the offset in [47:0] of the descriptor</i></td></tr>
<tr><th id="392">392</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col5 decl" id="85SAndB32" title='SAndB32' data-type='const llvm::MCInstrDesc &amp;' data-ref="85SAndB32" data-ref-filename="85SAndB32">SAndB32</dfn> = <a class="local col7 ref" href="#67TII" title='TII' data-ref="67TII" data-ref-filename="67TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_AND_B32" title='llvm::AMDGPU::S_AND_B32' data-ref="llvm::AMDGPU::S_AND_B32" data-ref-filename="llvm..AMDGPU..S_AND_B32">S_AND_B32</a>);</td></tr>
<tr><th id="393">393</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#62MBB" title='MBB' data-ref="62MBB" data-ref-filename="62MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#63I" title='I' data-ref="63I" data-ref-filename="63I">I</a>, <a class="local col4 ref" href="#64DL" title='DL' data-ref="64DL" data-ref-filename="64DL">DL</a>, <a class="local col5 ref" href="#85SAndB32" title='SAndB32' data-ref="85SAndB32" data-ref-filename="85SAndB32">SAndB32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#71FlatScrInitHi" title='FlatScrInitHi' data-ref="71FlatScrInitHi" data-ref-filename="71FlatScrInitHi">FlatScrInitHi</a>)</td></tr>
<tr><th id="394">394</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#71FlatScrInitHi" title='FlatScrInitHi' data-ref="71FlatScrInitHi" data-ref-filename="71FlatScrInitHi">FlatScrInitHi</a>)</td></tr>
<tr><th id="395">395</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0xffff</var>);</td></tr>
<tr><th id="396">396</th><td>  } <b>else</b> {</td></tr>
<tr><th id="397">397</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="86FlatScratchInitReg" title='FlatScratchInitReg' data-type='llvm::Register' data-ref="86FlatScratchInitReg" data-ref-filename="86FlatScratchInitReg">FlatScratchInitReg</dfn> =</td></tr>
<tr><th id="398">398</th><td>        <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#69MFI" title='MFI' data-ref="69MFI" data-ref-filename="69MFI">MFI</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo15getPreloadedRegENS_21AMDGPUFunctionArgInfo14PreloadedValueE" title='llvm::SIMachineFunctionInfo::getPreloadedReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo15getPreloadedRegENS_21AMDGPUFunctionArgInfo14PreloadedValueE" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo15getPreloadedRegENS_21AMDGPUFunctionArgInfo14PreloadedValueE">getPreloadedReg</a>(<a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo" data-ref-filename="llvm..AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="enum" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::FLAT_SCRATCH_INIT" title='llvm::AMDGPUFunctionArgInfo::FLAT_SCRATCH_INIT' data-ref="llvm::AMDGPUFunctionArgInfo::FLAT_SCRATCH_INIT" data-ref-filename="llvm..AMDGPUFunctionArgInfo..FLAT_SCRATCH_INIT">FLAT_SCRATCH_INIT</a>);</td></tr>
<tr><th id="399">399</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(FlatScratchInitReg);</td></tr>
<tr><th id="400">400</th><td></td></tr>
<tr><th id="401">401</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="87MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="87MRI" data-ref-filename="87MRI">MRI</dfn> = <a class="local col1 ref" href="#61MF" title='MF' data-ref="61MF" data-ref-filename="61MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="402">402</th><td>    <a class="local col7 ref" href="#87MRI" title='MRI' data-ref="87MRI" data-ref-filename="87MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo9addLiveInENS_10MCRegisterENS_8RegisterE" title='llvm::MachineRegisterInfo::addLiveIn' data-ref="_ZN4llvm19MachineRegisterInfo9addLiveInENS_10MCRegisterENS_8RegisterE" data-ref-filename="_ZN4llvm19MachineRegisterInfo9addLiveInENS_10MCRegisterENS_8RegisterE">addLiveIn</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col6 ref" href="#86FlatScratchInitReg" title='FlatScratchInitReg' data-ref="86FlatScratchInitReg" data-ref-filename="86FlatScratchInitReg">FlatScratchInitReg</a>);</td></tr>
<tr><th id="403">403</th><td>    <a class="local col2 ref" href="#62MBB" title='MBB' data-ref="62MBB" data-ref-filename="62MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE" title='llvm::MachineBasicBlock::addLiveIn' data-ref="_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE" data-ref-filename="_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE">addLiveIn</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col6 ref" href="#86FlatScratchInitReg" title='FlatScratchInitReg' data-ref="86FlatScratchInitReg" data-ref-filename="86FlatScratchInitReg">FlatScratchInitReg</a>);</td></tr>
<tr><th id="404">404</th><td></td></tr>
<tr><th id="405">405</th><td>    <a class="local col0 ref" href="#70FlatScrInitLo" title='FlatScrInitLo' data-ref="70FlatScrInitLo" data-ref-filename="70FlatScrInitLo">FlatScrInitLo</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col8 ref" href="#68TRI" title='TRI' data-ref="68TRI" data-ref-filename="68TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col6 ref" href="#86FlatScratchInitReg" title='FlatScratchInitReg' data-ref="86FlatScratchInitReg" data-ref-filename="86FlatScratchInitReg">FlatScratchInitReg</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>);</td></tr>
<tr><th id="406">406</th><td>    <a class="local col1 ref" href="#71FlatScrInitHi" title='FlatScrInitHi' data-ref="71FlatScrInitHi" data-ref-filename="71FlatScrInitHi">FlatScrInitHi</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col8 ref" href="#68TRI" title='TRI' data-ref="68TRI" data-ref-filename="68TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col6 ref" href="#86FlatScratchInitReg" title='FlatScratchInitReg' data-ref="86FlatScratchInitReg" data-ref-filename="86FlatScratchInitReg">FlatScratchInitReg</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub1" title='llvm::AMDGPU::sub1' data-ref="llvm::AMDGPU::sub1" data-ref-filename="llvm..AMDGPU..sub1">sub1</a>);</td></tr>
<tr><th id="407">407</th><td>  }</td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td>  <i>// Do a 64-bit pointer add.</i></td></tr>
<tr><th id="410">410</th><td>  <b>if</b> (<a class="local col6 ref" href="#66ST" title='ST' data-ref="66ST" data-ref-filename="66ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget20flatScratchIsPointerEv" title='llvm::GCNSubtarget::flatScratchIsPointer' data-ref="_ZNK4llvm12GCNSubtarget20flatScratchIsPointerEv" data-ref-filename="_ZNK4llvm12GCNSubtarget20flatScratchIsPointerEv">flatScratchIsPointer</a>()) {</td></tr>
<tr><th id="411">411</th><td>    <b>if</b> (<a class="local col6 ref" href="#66ST" title='ST' data-ref="66ST" data-ref-filename="66ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv" data-ref-filename="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &gt;= <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget" data-ref-filename="llvm..AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::GFX10" title='llvm::AMDGPUSubtarget::GFX10' data-ref="llvm::AMDGPUSubtarget::GFX10" data-ref-filename="llvm..AMDGPUSubtarget..GFX10">GFX10</a>) {</td></tr>
<tr><th id="412">412</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#62MBB" title='MBB' data-ref="62MBB" data-ref-filename="62MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#63I" title='I' data-ref="63I" data-ref-filename="63I">I</a>, <a class="local col4 ref" href="#64DL" title='DL' data-ref="64DL" data-ref-filename="64DL">DL</a>, <a class="local col7 ref" href="#67TII" title='TII' data-ref="67TII" data-ref-filename="67TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ADD_U32" title='llvm::AMDGPU::S_ADD_U32' data-ref="llvm::AMDGPU::S_ADD_U32" data-ref-filename="llvm..AMDGPU..S_ADD_U32">S_ADD_U32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#70FlatScrInitLo" title='FlatScrInitLo' data-ref="70FlatScrInitLo" data-ref-filename="70FlatScrInitLo">FlatScrInitLo</a>)</td></tr>
<tr><th id="413">413</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#70FlatScrInitLo" title='FlatScrInitLo' data-ref="70FlatScrInitLo" data-ref-filename="70FlatScrInitLo">FlatScrInitLo</a>)</td></tr>
<tr><th id="414">414</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#65ScratchWaveOffsetReg" title='ScratchWaveOffsetReg' data-ref="65ScratchWaveOffsetReg" data-ref-filename="65ScratchWaveOffsetReg">ScratchWaveOffsetReg</a>);</td></tr>
<tr><th id="415">415</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#62MBB" title='MBB' data-ref="62MBB" data-ref-filename="62MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#63I" title='I' data-ref="63I" data-ref-filename="63I">I</a>, <a class="local col4 ref" href="#64DL" title='DL' data-ref="64DL" data-ref-filename="64DL">DL</a>, <a class="local col7 ref" href="#67TII" title='TII' data-ref="67TII" data-ref-filename="67TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ADDC_U32" title='llvm::AMDGPU::S_ADDC_U32' data-ref="llvm::AMDGPU::S_ADDC_U32" data-ref-filename="llvm..AMDGPU..S_ADDC_U32">S_ADDC_U32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#71FlatScrInitHi" title='FlatScrInitHi' data-ref="71FlatScrInitHi" data-ref-filename="71FlatScrInitHi">FlatScrInitHi</a>)</td></tr>
<tr><th id="416">416</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#71FlatScrInitHi" title='FlatScrInitHi' data-ref="71FlatScrInitHi" data-ref-filename="71FlatScrInitHi">FlatScrInitHi</a>)</td></tr>
<tr><th id="417">417</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="418">418</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#62MBB" title='MBB' data-ref="62MBB" data-ref-filename="62MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#63I" title='I' data-ref="63I" data-ref-filename="63I">I</a>, <a class="local col4 ref" href="#64DL" title='DL' data-ref="64DL" data-ref-filename="64DL">DL</a>, <a class="local col7 ref" href="#67TII" title='TII' data-ref="67TII" data-ref-filename="67TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_SETREG_B32" title='llvm::AMDGPU::S_SETREG_B32' data-ref="llvm::AMDGPU::S_SETREG_B32" data-ref-filename="llvm..AMDGPU..S_SETREG_B32">S_SETREG_B32</a>)).</td></tr>
<tr><th id="419">419</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#70FlatScrInitLo" title='FlatScrInitLo' data-ref="70FlatScrInitLo" data-ref-filename="70FlatScrInitLo">FlatScrInitLo</a>).</td></tr>
<tr><th id="420">420</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t" data-ref-filename="int16_t">int16_t</a>(<span class="namespace">AMDGPU::Hwreg::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::Hwreg::ID_FLAT_SCR_LO" title='llvm::AMDGPU::Hwreg::ID_FLAT_SCR_LO' data-ref="llvm::AMDGPU::Hwreg::ID_FLAT_SCR_LO" data-ref-filename="llvm..AMDGPU..Hwreg..ID_FLAT_SCR_LO">ID_FLAT_SCR_LO</a> |</td></tr>
<tr><th id="421">421</th><td>                       (<var>31</var> &lt;&lt; <span class="namespace">AMDGPU::Hwreg::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::Hwreg::WIDTH_M1_SHIFT_" title='llvm::AMDGPU::Hwreg::WIDTH_M1_SHIFT_' data-ref="llvm::AMDGPU::Hwreg::WIDTH_M1_SHIFT_" data-ref-filename="llvm..AMDGPU..Hwreg..WIDTH_M1_SHIFT_">WIDTH_M1_SHIFT_</a>)));</td></tr>
<tr><th id="422">422</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#62MBB" title='MBB' data-ref="62MBB" data-ref-filename="62MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#63I" title='I' data-ref="63I" data-ref-filename="63I">I</a>, <a class="local col4 ref" href="#64DL" title='DL' data-ref="64DL" data-ref-filename="64DL">DL</a>, <a class="local col7 ref" href="#67TII" title='TII' data-ref="67TII" data-ref-filename="67TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_SETREG_B32" title='llvm::AMDGPU::S_SETREG_B32' data-ref="llvm::AMDGPU::S_SETREG_B32" data-ref-filename="llvm..AMDGPU..S_SETREG_B32">S_SETREG_B32</a>)).</td></tr>
<tr><th id="423">423</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#71FlatScrInitHi" title='FlatScrInitHi' data-ref="71FlatScrInitHi" data-ref-filename="71FlatScrInitHi">FlatScrInitHi</a>).</td></tr>
<tr><th id="424">424</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t" data-ref-filename="int16_t">int16_t</a>(<span class="namespace">AMDGPU::Hwreg::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::Hwreg::ID_FLAT_SCR_HI" title='llvm::AMDGPU::Hwreg::ID_FLAT_SCR_HI' data-ref="llvm::AMDGPU::Hwreg::ID_FLAT_SCR_HI" data-ref-filename="llvm..AMDGPU..Hwreg..ID_FLAT_SCR_HI">ID_FLAT_SCR_HI</a> |</td></tr>
<tr><th id="425">425</th><td>                       (<var>31</var> &lt;&lt; <span class="namespace">AMDGPU::Hwreg::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::Hwreg::WIDTH_M1_SHIFT_" title='llvm::AMDGPU::Hwreg::WIDTH_M1_SHIFT_' data-ref="llvm::AMDGPU::Hwreg::WIDTH_M1_SHIFT_" data-ref-filename="llvm..AMDGPU..Hwreg..WIDTH_M1_SHIFT_">WIDTH_M1_SHIFT_</a>)));</td></tr>
<tr><th id="426">426</th><td>      <b>return</b>;</td></tr>
<tr><th id="427">427</th><td>    }</td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td>    <i>// For GFX9.</i></td></tr>
<tr><th id="430">430</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#62MBB" title='MBB' data-ref="62MBB" data-ref-filename="62MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#63I" title='I' data-ref="63I" data-ref-filename="63I">I</a>, <a class="local col4 ref" href="#64DL" title='DL' data-ref="64DL" data-ref-filename="64DL">DL</a>, <a class="local col7 ref" href="#67TII" title='TII' data-ref="67TII" data-ref-filename="67TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ADD_U32" title='llvm::AMDGPU::S_ADD_U32' data-ref="llvm::AMDGPU::S_ADD_U32" data-ref-filename="llvm..AMDGPU..S_ADD_U32">S_ADD_U32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::FLAT_SCR_LO" title='llvm::AMDGPU::FLAT_SCR_LO' data-ref="llvm::AMDGPU::FLAT_SCR_LO" data-ref-filename="llvm..AMDGPU..FLAT_SCR_LO">FLAT_SCR_LO</a>)</td></tr>
<tr><th id="431">431</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#70FlatScrInitLo" title='FlatScrInitLo' data-ref="70FlatScrInitLo" data-ref-filename="70FlatScrInitLo">FlatScrInitLo</a>)</td></tr>
<tr><th id="432">432</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#65ScratchWaveOffsetReg" title='ScratchWaveOffsetReg' data-ref="65ScratchWaveOffsetReg" data-ref-filename="65ScratchWaveOffsetReg">ScratchWaveOffsetReg</a>);</td></tr>
<tr><th id="433">433</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#62MBB" title='MBB' data-ref="62MBB" data-ref-filename="62MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#63I" title='I' data-ref="63I" data-ref-filename="63I">I</a>, <a class="local col4 ref" href="#64DL" title='DL' data-ref="64DL" data-ref-filename="64DL">DL</a>, <a class="local col7 ref" href="#67TII" title='TII' data-ref="67TII" data-ref-filename="67TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ADDC_U32" title='llvm::AMDGPU::S_ADDC_U32' data-ref="llvm::AMDGPU::S_ADDC_U32" data-ref-filename="llvm..AMDGPU..S_ADDC_U32">S_ADDC_U32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::FLAT_SCR_HI" title='llvm::AMDGPU::FLAT_SCR_HI' data-ref="llvm::AMDGPU::FLAT_SCR_HI" data-ref-filename="llvm..AMDGPU..FLAT_SCR_HI">FLAT_SCR_HI</a>)</td></tr>
<tr><th id="434">434</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#71FlatScrInitHi" title='FlatScrInitHi' data-ref="71FlatScrInitHi" data-ref-filename="71FlatScrInitHi">FlatScrInitHi</a>)</td></tr>
<tr><th id="435">435</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="436">436</th><td></td></tr>
<tr><th id="437">437</th><td>    <b>return</b>;</td></tr>
<tr><th id="438">438</th><td>  }</td></tr>
<tr><th id="439">439</th><td></td></tr>
<tr><th id="440">440</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(ST.getGeneration() &lt; AMDGPUSubtarget::GFX9);</td></tr>
<tr><th id="441">441</th><td></td></tr>
<tr><th id="442">442</th><td>  <i>// Copy the size in bytes.</i></td></tr>
<tr><th id="443">443</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#62MBB" title='MBB' data-ref="62MBB" data-ref-filename="62MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#63I" title='I' data-ref="63I" data-ref-filename="63I">I</a>, <a class="local col4 ref" href="#64DL" title='DL' data-ref="64DL" data-ref-filename="64DL">DL</a>, <a class="local col7 ref" href="#67TII" title='TII' data-ref="67TII" data-ref-filename="67TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::FLAT_SCR_LO" title='llvm::AMDGPU::FLAT_SCR_LO' data-ref="llvm::AMDGPU::FLAT_SCR_LO" data-ref-filename="llvm..AMDGPU..FLAT_SCR_LO">FLAT_SCR_LO</a>)</td></tr>
<tr><th id="444">444</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#71FlatScrInitHi" title='FlatScrInitHi' data-ref="71FlatScrInitHi" data-ref-filename="71FlatScrInitHi">FlatScrInitHi</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>);</td></tr>
<tr><th id="445">445</th><td></td></tr>
<tr><th id="446">446</th><td>  <i>// Add wave offset in bytes to private base offset.</i></td></tr>
<tr><th id="447">447</th><td><i>  // See comment in AMDKernelCodeT.h for enable_sgpr_flat_scratch_init.</i></td></tr>
<tr><th id="448">448</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#62MBB" title='MBB' data-ref="62MBB" data-ref-filename="62MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#63I" title='I' data-ref="63I" data-ref-filename="63I">I</a>, <a class="local col4 ref" href="#64DL" title='DL' data-ref="64DL" data-ref-filename="64DL">DL</a>, <a class="local col7 ref" href="#67TII" title='TII' data-ref="67TII" data-ref-filename="67TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ADD_U32" title='llvm::AMDGPU::S_ADD_U32' data-ref="llvm::AMDGPU::S_ADD_U32" data-ref-filename="llvm..AMDGPU..S_ADD_U32">S_ADD_U32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#70FlatScrInitLo" title='FlatScrInitLo' data-ref="70FlatScrInitLo" data-ref-filename="70FlatScrInitLo">FlatScrInitLo</a>)</td></tr>
<tr><th id="449">449</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#70FlatScrInitLo" title='FlatScrInitLo' data-ref="70FlatScrInitLo" data-ref-filename="70FlatScrInitLo">FlatScrInitLo</a>)</td></tr>
<tr><th id="450">450</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#65ScratchWaveOffsetReg" title='ScratchWaveOffsetReg' data-ref="65ScratchWaveOffsetReg" data-ref-filename="65ScratchWaveOffsetReg">ScratchWaveOffsetReg</a>);</td></tr>
<tr><th id="451">451</th><td></td></tr>
<tr><th id="452">452</th><td>  <i>// Convert offset to 256-byte units.</i></td></tr>
<tr><th id="453">453</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#62MBB" title='MBB' data-ref="62MBB" data-ref-filename="62MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#63I" title='I' data-ref="63I" data-ref-filename="63I">I</a>, <a class="local col4 ref" href="#64DL" title='DL' data-ref="64DL" data-ref-filename="64DL">DL</a>, <a class="local col7 ref" href="#67TII" title='TII' data-ref="67TII" data-ref-filename="67TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_LSHR_B32" title='llvm::AMDGPU::S_LSHR_B32' data-ref="llvm::AMDGPU::S_LSHR_B32" data-ref-filename="llvm..AMDGPU..S_LSHR_B32">S_LSHR_B32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::FLAT_SCR_HI" title='llvm::AMDGPU::FLAT_SCR_HI' data-ref="llvm::AMDGPU::FLAT_SCR_HI" data-ref-filename="llvm..AMDGPU..FLAT_SCR_HI">FLAT_SCR_HI</a>)</td></tr>
<tr><th id="454">454</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#70FlatScrInitLo" title='FlatScrInitLo' data-ref="70FlatScrInitLo" data-ref-filename="70FlatScrInitLo">FlatScrInitLo</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="455">455</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>8</var>);</td></tr>
<tr><th id="456">456</th><td>}</td></tr>
<tr><th id="457">457</th><td></td></tr>
<tr><th id="458">458</th><td><i  data-doc="_ZL22allStackObjectsAreDeadRKN4llvm16MachineFrameInfoE">// Note SGPRSpill stack IDs should only be used for SGPR spilling to VGPRs, not</i></td></tr>
<tr><th id="459">459</th><td><i  data-doc="_ZL22allStackObjectsAreDeadRKN4llvm16MachineFrameInfoE">// memory. They should have been removed by now.</i></td></tr>
<tr><th id="460">460</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL22allStackObjectsAreDeadRKN4llvm16MachineFrameInfoE" title='allStackObjectsAreDead' data-type='bool allStackObjectsAreDead(const llvm::MachineFrameInfo &amp; MFI)' data-ref="_ZL22allStackObjectsAreDeadRKN4llvm16MachineFrameInfoE" data-ref-filename="_ZL22allStackObjectsAreDeadRKN4llvm16MachineFrameInfoE">allStackObjectsAreDead</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col8 decl" id="88MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="88MFI" data-ref-filename="88MFI">MFI</dfn>) {</td></tr>
<tr><th id="461">461</th><td>  <b>for</b> (<em>int</em> <dfn class="local col9 decl" id="89I" title='I' data-type='int' data-ref="89I" data-ref-filename="89I">I</dfn> = <a class="local col8 ref" href="#88MFI" title='MFI' data-ref="88MFI" data-ref-filename="88MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo19getObjectIndexBeginEv" title='llvm::MachineFrameInfo::getObjectIndexBegin' data-ref="_ZNK4llvm16MachineFrameInfo19getObjectIndexBeginEv" data-ref-filename="_ZNK4llvm16MachineFrameInfo19getObjectIndexBeginEv">getObjectIndexBegin</a>(), <dfn class="local col0 decl" id="90E" title='E' data-type='int' data-ref="90E" data-ref-filename="90E">E</dfn> = <a class="local col8 ref" href="#88MFI" title='MFI' data-ref="88MFI" data-ref-filename="88MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo17getObjectIndexEndEv" title='llvm::MachineFrameInfo::getObjectIndexEnd' data-ref="_ZNK4llvm16MachineFrameInfo17getObjectIndexEndEv" data-ref-filename="_ZNK4llvm16MachineFrameInfo17getObjectIndexEndEv">getObjectIndexEnd</a>();</td></tr>
<tr><th id="462">462</th><td>       <a class="local col9 ref" href="#89I" title='I' data-ref="89I" data-ref-filename="89I">I</a> != <a class="local col0 ref" href="#90E" title='E' data-ref="90E" data-ref-filename="90E">E</a>; ++<a class="local col9 ref" href="#89I" title='I' data-ref="89I" data-ref-filename="89I">I</a>) {</td></tr>
<tr><th id="463">463</th><td>    <b>if</b> (!<a class="local col8 ref" href="#88MFI" title='MFI' data-ref="88MFI" data-ref-filename="88MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo17isDeadObjectIndexEi" title='llvm::MachineFrameInfo::isDeadObjectIndex' data-ref="_ZNK4llvm16MachineFrameInfo17isDeadObjectIndexEi" data-ref-filename="_ZNK4llvm16MachineFrameInfo17isDeadObjectIndexEi">isDeadObjectIndex</a>(<a class="local col9 ref" href="#89I" title='I' data-ref="89I" data-ref-filename="89I">I</a>))</td></tr>
<tr><th id="464">464</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="465">465</th><td>  }</td></tr>
<tr><th id="466">466</th><td></td></tr>
<tr><th id="467">467</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="468">468</th><td>}</td></tr>
<tr><th id="469">469</th><td></td></tr>
<tr><th id="470">470</th><td><i>// Shift down registers reserved for the scratch RSRC.</i></td></tr>
<tr><th id="471">471</th><td><a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="type" href="SIFrameLowering.h.html#llvm::SIFrameLowering" title='llvm::SIFrameLowering' data-ref="llvm::SIFrameLowering" data-ref-filename="llvm..SIFrameLowering">SIFrameLowering</a>::<dfn class="decl def fn" id="_ZNK4llvm15SIFrameLowering38getEntryFunctionReservedScratchRsrcRegERNS_15MachineFunctionE" title='llvm::SIFrameLowering::getEntryFunctionReservedScratchRsrcReg' data-ref="_ZNK4llvm15SIFrameLowering38getEntryFunctionReservedScratchRsrcRegERNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15SIFrameLowering38getEntryFunctionReservedScratchRsrcRegERNS_15MachineFunctionE">getEntryFunctionReservedScratchRsrcReg</dfn>(</td></tr>
<tr><th id="472">472</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="91MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="91MF" data-ref-filename="91MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="473">473</th><td></td></tr>
<tr><th id="474">474</th><td>  <em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col2 decl" id="92ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="92ST" data-ref-filename="92ST">ST</dfn> = <a class="local col1 ref" href="#91MF" title='MF' data-ref="91MF" data-ref-filename="91MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="475">475</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a> *<dfn class="local col3 decl" id="93TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="93TII" data-ref-filename="93TII">TII</dfn> = <a class="local col2 ref" href="#92ST" title='ST' data-ref="92ST" data-ref-filename="92ST">ST</a>.<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="476">476</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col4 decl" id="94TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="94TRI" data-ref-filename="94TRI">TRI</dfn> = &amp;<a class="local col3 ref" href="#93TII" title='TII' data-ref="93TII" data-ref-filename="93TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getRegisterInfoEv" title='llvm::SIInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm11SIInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm11SIInstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="477">477</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="95MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="95MRI" data-ref-filename="95MRI">MRI</dfn> = <a class="local col1 ref" href="#91MF" title='MF' data-ref="91MF" data-ref-filename="91MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="478">478</th><td>  <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col6 decl" id="96MFI" title='MFI' data-type='llvm::SIMachineFunctionInfo *' data-ref="96MFI" data-ref-filename="96MFI">MFI</dfn> = <a class="local col1 ref" href="#91MF" title='MF' data-ref="91MF" data-ref-filename="91MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="479">479</th><td></td></tr>
<tr><th id="480">480</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MFI-&gt;isEntryFunction());</td></tr>
<tr><th id="481">481</th><td></td></tr>
<tr><th id="482">482</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="97ScratchRsrcReg" title='ScratchRsrcReg' data-type='llvm::Register' data-ref="97ScratchRsrcReg" data-ref-filename="97ScratchRsrcReg">ScratchRsrcReg</dfn> = <a class="local col6 ref" href="#96MFI" title='MFI' data-ref="96MFI" data-ref-filename="96MFI">MFI</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv" title='llvm::SIMachineFunctionInfo::getScratchRSrcReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv">getScratchRSrcReg</a>();</td></tr>
<tr><th id="483">483</th><td></td></tr>
<tr><th id="484">484</th><td>  <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#97ScratchRsrcReg" title='ScratchRsrcReg' data-ref="97ScratchRsrcReg" data-ref-filename="97ScratchRsrcReg">ScratchRsrcReg</a> || (!<a class="local col5 ref" href="#95MRI" title='MRI' data-ref="95MRI" data-ref-filename="95MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo13isPhysRegUsedENS_10MCRegisterE" title='llvm::MachineRegisterInfo::isPhysRegUsed' data-ref="_ZNK4llvm19MachineRegisterInfo13isPhysRegUsedENS_10MCRegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo13isPhysRegUsedENS_10MCRegisterE">isPhysRegUsed</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col7 ref" href="#97ScratchRsrcReg" title='ScratchRsrcReg' data-ref="97ScratchRsrcReg" data-ref-filename="97ScratchRsrcReg">ScratchRsrcReg</a>) &amp;&amp;</td></tr>
<tr><th id="485">485</th><td>                          <a class="tu ref fn" href="#_ZL22allStackObjectsAreDeadRKN4llvm16MachineFrameInfoE" title='allStackObjectsAreDead' data-use='c' data-ref="_ZL22allStackObjectsAreDeadRKN4llvm16MachineFrameInfoE" data-ref-filename="_ZL22allStackObjectsAreDeadRKN4llvm16MachineFrameInfoE">allStackObjectsAreDead</a>(<a class="local col1 ref" href="#91MF" title='MF' data-ref="91MF" data-ref-filename="91MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>())))</td></tr>
<tr><th id="486">486</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a><a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej">(</a>);</td></tr>
<tr><th id="487">487</th><td></td></tr>
<tr><th id="488">488</th><td>  <b>if</b> (<a class="local col2 ref" href="#92ST" title='ST' data-ref="92ST" data-ref-filename="92ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget14hasSGPRInitBugEv" title='llvm::GCNSubtarget::hasSGPRInitBug' data-ref="_ZNK4llvm12GCNSubtarget14hasSGPRInitBugEv" data-ref-filename="_ZNK4llvm12GCNSubtarget14hasSGPRInitBugEv">hasSGPRInitBug</a>() ||</td></tr>
<tr><th id="489">489</th><td>      <a class="local col7 ref" href="#97ScratchRsrcReg" title='ScratchRsrcReg' data-ref="97ScratchRsrcReg" data-ref-filename="97ScratchRsrcReg">ScratchRsrcReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneERKNS_10MCRegisterE" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneERKNS_10MCRegisterE" data-ref-filename="_ZNK4llvm8RegisterneERKNS_10MCRegisterE">!=</a> <a class="local col4 ref" href="#94TRI" title='TRI' data-ref="94TRI" data-ref-filename="94TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo31reservedPrivateSegmentBufferRegERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::reservedPrivateSegmentBufferReg' data-ref="_ZNK4llvm14SIRegisterInfo31reservedPrivateSegmentBufferRegERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm14SIRegisterInfo31reservedPrivateSegmentBufferRegERKNS_15MachineFunctionE">reservedPrivateSegmentBufferReg</a>(<a class="local col1 ref" href="#91MF" title='MF' data-ref="91MF" data-ref-filename="91MF">MF</a>))</td></tr>
<tr><th id="490">490</th><td>    <b>return</b> <a class="local col7 ref" href="#97ScratchRsrcReg" title='ScratchRsrcReg' data-ref="97ScratchRsrcReg" data-ref-filename="97ScratchRsrcReg">ScratchRsrcReg</a>;</td></tr>
<tr><th id="491">491</th><td></td></tr>
<tr><th id="492">492</th><td>  <i>// We reserved the last registers for this. Shift it down to the end of those</i></td></tr>
<tr><th id="493">493</th><td><i>  // which were actually used.</i></td></tr>
<tr><th id="494">494</th><td><i>  //</i></td></tr>
<tr><th id="495">495</th><td><i>  // FIXME: It might be safer to use a pseudoregister before replacement.</i></td></tr>
<tr><th id="496">496</th><td><i></i></td></tr>
<tr><th id="497">497</th><td><i>  // FIXME: We should be able to eliminate unused input registers. We only</i></td></tr>
<tr><th id="498">498</th><td><i>  // cannot do this for the resources required for scratch access. For now we</i></td></tr>
<tr><th id="499">499</th><td><i>  // skip over user SGPRs and may leave unused holes.</i></td></tr>
<tr><th id="500">500</th><td></td></tr>
<tr><th id="501">501</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="98NumPreloaded" title='NumPreloaded' data-type='unsigned int' data-ref="98NumPreloaded" data-ref-filename="98NumPreloaded">NumPreloaded</dfn> = (<a class="local col6 ref" href="#96MFI" title='MFI' data-ref="96MFI" data-ref-filename="96MFI">MFI</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo20getNumPreloadedSGPRsEv" title='llvm::SIMachineFunctionInfo::getNumPreloadedSGPRs' data-ref="_ZNK4llvm21SIMachineFunctionInfo20getNumPreloadedSGPRsEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo20getNumPreloadedSGPRsEv">getNumPreloadedSGPRs</a>() + <var>3</var>) / <var>4</var>;</td></tr>
<tr><th id="502">502</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a>&gt; <dfn class="local col9 decl" id="99AllSGPR128s" title='AllSGPR128s' data-type='ArrayRef&lt;llvm::MCPhysReg&gt;' data-ref="99AllSGPR128s" data-ref-filename="99AllSGPR128s">AllSGPR128s</dfn> = <a class="local col4 ref" href="#94TRI" title='TRI' data-ref="94TRI" data-ref-filename="94TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo13getAllSGPR128ERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::getAllSGPR128' data-ref="_ZNK4llvm14SIRegisterInfo13getAllSGPR128ERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm14SIRegisterInfo13getAllSGPR128ERKNS_15MachineFunctionE">getAllSGPR128</a>(<a class="local col1 ref" href="#91MF" title='MF' data-ref="91MF" data-ref-filename="91MF">MF</a>);</td></tr>
<tr><th id="503">503</th><td>  <a class="local col9 ref" href="#99AllSGPR128s" title='AllSGPR128s' data-ref="99AllSGPR128s" data-ref-filename="99AllSGPR128s">AllSGPR128s</a> <a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned short&gt;::operator=' data-ref="_ZN4llvm8ArrayRefItEaSEOS1_" data-ref-filename="_ZN4llvm8ArrayRefItEaSEOS1_">=</a> <a class="local col9 ref" href="#99AllSGPR128s" title='AllSGPR128s' data-ref="99AllSGPR128s" data-ref-filename="99AllSGPR128s">AllSGPR128s</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5sliceEm" title='llvm::ArrayRef::slice' data-ref="_ZNK4llvm8ArrayRef5sliceEm" data-ref-filename="_ZNK4llvm8ArrayRef5sliceEm">slice</a>(<span class="namespace">std::</span><span class='ref fn' title='std::min' data-ref="_ZSt3minRKT_S1_" data-ref-filename="_ZSt3minRKT_S1_">min</span>(<b>static_cast</b>&lt;<em>unsigned</em>&gt;(<a class="local col9 ref" href="#99AllSGPR128s" title='AllSGPR128s' data-ref="99AllSGPR128s" data-ref-filename="99AllSGPR128s">AllSGPR128s</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv" data-ref-filename="_ZNK4llvm8ArrayRef4sizeEv">size</a>()), <a class="local col8 ref" href="#98NumPreloaded" title='NumPreloaded' data-ref="98NumPreloaded" data-ref-filename="98NumPreloaded">NumPreloaded</a>));</td></tr>
<tr><th id="504">504</th><td></td></tr>
<tr><th id="505">505</th><td>  <i>// Skip the last N reserved elements because they should have already been</i></td></tr>
<tr><th id="506">506</th><td><i>  // reserved for VCC etc.</i></td></tr>
<tr><th id="507">507</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="100GITPtrLoReg" title='GITPtrLoReg' data-type='llvm::Register' data-ref="100GITPtrLoReg" data-ref-filename="100GITPtrLoReg">GITPtrLoReg</dfn> = <a class="local col6 ref" href="#96MFI" title='MFI' data-ref="96MFI" data-ref-filename="96MFI">MFI</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo14getGITPtrLoRegERKNS_15MachineFunctionE" title='llvm::SIMachineFunctionInfo::getGITPtrLoReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo14getGITPtrLoRegERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo14getGITPtrLoRegERKNS_15MachineFunctionE">getGITPtrLoReg</a>(<a class="local col1 ref" href="#91MF" title='MF' data-ref="91MF" data-ref-filename="91MF">MF</a>);</td></tr>
<tr><th id="508">508</th><td>  <b>for</b> (<a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col1 decl" id="101Reg" title='Reg' data-type='llvm::MCPhysReg' data-ref="101Reg" data-ref-filename="101Reg">Reg</dfn> : <a class="local col9 ref" href="#99AllSGPR128s" title='AllSGPR128s' data-ref="99AllSGPR128s" data-ref-filename="99AllSGPR128s">AllSGPR128s</a>) {</td></tr>
<tr><th id="509">509</th><td>    <i>// Pick the first unallocated one. Make sure we don't clobber the other</i></td></tr>
<tr><th id="510">510</th><td><i>    // reserved input we needed. Also for PAL, make sure we don't clobber</i></td></tr>
<tr><th id="511">511</th><td><i>    // the GIT pointer passed in SGPR0 or SGPR8.</i></td></tr>
<tr><th id="512">512</th><td>    <b>if</b> (!<a class="local col5 ref" href="#95MRI" title='MRI' data-ref="95MRI" data-ref-filename="95MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo13isPhysRegUsedENS_10MCRegisterE" title='llvm::MachineRegisterInfo::isPhysRegUsed' data-ref="_ZNK4llvm19MachineRegisterInfo13isPhysRegUsedENS_10MCRegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo13isPhysRegUsedENS_10MCRegisterE">isPhysRegUsed</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col1 ref" href="#101Reg" title='Reg' data-ref="101Reg" data-ref-filename="101Reg">Reg</a>) &amp;&amp; <a class="local col5 ref" href="#95MRI" title='MRI' data-ref="95MRI" data-ref-filename="95MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo13isAllocatableENS_10MCRegisterE" title='llvm::MachineRegisterInfo::isAllocatable' data-ref="_ZNK4llvm19MachineRegisterInfo13isAllocatableENS_10MCRegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo13isAllocatableENS_10MCRegisterE">isAllocatable</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col1 ref" href="#101Reg" title='Reg' data-ref="101Reg" data-ref-filename="101Reg">Reg</a>) &amp;&amp;</td></tr>
<tr><th id="513">513</th><td>        !<a class="local col4 ref" href="#94TRI" title='TRI' data-ref="94TRI" data-ref-filename="94TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo15isSubRegisterEqENS_10MCRegisterES1_" title='llvm::MCRegisterInfo::isSubRegisterEq' data-ref="_ZNK4llvm14MCRegisterInfo15isSubRegisterEqENS_10MCRegisterES1_" data-ref-filename="_ZNK4llvm14MCRegisterInfo15isSubRegisterEqENS_10MCRegisterES1_">isSubRegisterEq</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col1 ref" href="#101Reg" title='Reg' data-ref="101Reg" data-ref-filename="101Reg">Reg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col0 ref" href="#100GITPtrLoReg" title='GITPtrLoReg' data-ref="100GITPtrLoReg" data-ref-filename="100GITPtrLoReg">GITPtrLoReg</a>)) {</td></tr>
<tr><th id="514">514</th><td>      <a class="local col5 ref" href="#95MRI" title='MRI' data-ref="95MRI" data-ref-filename="95MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_" data-ref-filename="_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_">replaceRegWith</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#97ScratchRsrcReg" title='ScratchRsrcReg' data-ref="97ScratchRsrcReg" data-ref-filename="97ScratchRsrcReg">ScratchRsrcReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#101Reg" title='Reg' data-ref="101Reg" data-ref-filename="101Reg">Reg</a>);</td></tr>
<tr><th id="515">515</th><td>      <a class="local col6 ref" href="#96MFI" title='MFI' data-ref="96MFI" data-ref-filename="96MFI">MFI</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo17setScratchRSrcRegENS_8RegisterE" title='llvm::SIMachineFunctionInfo::setScratchRSrcReg' data-ref="_ZN4llvm21SIMachineFunctionInfo17setScratchRSrcRegENS_8RegisterE" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo17setScratchRSrcRegENS_8RegisterE">setScratchRSrcReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#101Reg" title='Reg' data-ref="101Reg" data-ref-filename="101Reg">Reg</a>);</td></tr>
<tr><th id="516">516</th><td>      <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#101Reg" title='Reg' data-ref="101Reg" data-ref-filename="101Reg">Reg</a>;</td></tr>
<tr><th id="517">517</th><td>    }</td></tr>
<tr><th id="518">518</th><td>  }</td></tr>
<tr><th id="519">519</th><td></td></tr>
<tr><th id="520">520</th><td>  <b>return</b> <a class="local col7 ref" href="#97ScratchRsrcReg" title='ScratchRsrcReg' data-ref="97ScratchRsrcReg" data-ref-filename="97ScratchRsrcReg">ScratchRsrcReg</a>;</td></tr>
<tr><th id="521">521</th><td>}</td></tr>
<tr><th id="522">522</th><td></td></tr>
<tr><th id="523">523</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL21getScratchScaleFactorRKN4llvm12GCNSubtargetE" title='getScratchScaleFactor' data-type='unsigned int getScratchScaleFactor(const llvm::GCNSubtarget &amp; ST)' data-ref="_ZL21getScratchScaleFactorRKN4llvm12GCNSubtargetE" data-ref-filename="_ZL21getScratchScaleFactorRKN4llvm12GCNSubtargetE">getScratchScaleFactor</dfn>(<em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col2 decl" id="102ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="102ST" data-ref-filename="102ST">ST</dfn>) {</td></tr>
<tr><th id="524">524</th><td>  <b>return</b> <a class="local col2 ref" href="#102ST" title='ST' data-ref="102ST" data-ref-filename="102ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget17enableFlatScratchEv" title='llvm::GCNSubtarget::enableFlatScratch' data-ref="_ZNK4llvm12GCNSubtarget17enableFlatScratchEv" data-ref-filename="_ZNK4llvm12GCNSubtarget17enableFlatScratchEv">enableFlatScratch</a>() ? <var>1</var> : <a class="local col2 ref" href="#102ST" title='ST' data-ref="102ST" data-ref-filename="102ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget16getWavefrontSizeEv" title='llvm::AMDGPUSubtarget::getWavefrontSize' data-ref="_ZNK4llvm15AMDGPUSubtarget16getWavefrontSizeEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget16getWavefrontSizeEv">getWavefrontSize</a>();</td></tr>
<tr><th id="525">525</th><td>}</td></tr>
<tr><th id="526">526</th><td></td></tr>
<tr><th id="527">527</th><td><em>void</em> <a class="type" href="SIFrameLowering.h.html#llvm::SIFrameLowering" title='llvm::SIFrameLowering' data-ref="llvm::SIFrameLowering" data-ref-filename="llvm..SIFrameLowering">SIFrameLowering</a>::<dfn class="decl def fn" id="_ZNK4llvm15SIFrameLowering25emitEntryFunctionPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE" title='llvm::SIFrameLowering::emitEntryFunctionPrologue' data-ref="_ZNK4llvm15SIFrameLowering25emitEntryFunctionPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE" data-ref-filename="_ZNK4llvm15SIFrameLowering25emitEntryFunctionPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE">emitEntryFunctionPrologue</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="103MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="103MF" data-ref-filename="103MF">MF</dfn>,</td></tr>
<tr><th id="528">528</th><td>                                                <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="104MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="104MBB" data-ref-filename="104MBB">MBB</dfn>) <em>const</em> {</td></tr>
<tr><th id="529">529</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(&amp;MF.front() == &amp;MBB &amp;&amp; <q>"Shrink-wrapping not yet supported"</q>);</td></tr>
<tr><th id="530">530</th><td></td></tr>
<tr><th id="531">531</th><td>  <i>// FIXME: If we only have SGPR spills, we won't actually be using scratch</i></td></tr>
<tr><th id="532">532</th><td><i>  // memory since these spill to VGPRs. We should be cleaning up these unused</i></td></tr>
<tr><th id="533">533</th><td><i>  // SGPR spill frame indices somewhere.</i></td></tr>
<tr><th id="534">534</th><td><i></i></td></tr>
<tr><th id="535">535</th><td><i>  // FIXME: We still have implicit uses on SGPR spill instructions in case they</i></td></tr>
<tr><th id="536">536</th><td><i>  // need to spill to vector memory. It's likely that will not happen, but at</i></td></tr>
<tr><th id="537">537</th><td><i>  // this point it appears we need the setup. This part of the prolog should be</i></td></tr>
<tr><th id="538">538</th><td><i>  // emitted after frame indices are eliminated.</i></td></tr>
<tr><th id="539">539</th><td><i></i></td></tr>
<tr><th id="540">540</th><td><i>  // FIXME: Remove all of the isPhysRegUsed checks</i></td></tr>
<tr><th id="541">541</th><td></td></tr>
<tr><th id="542">542</th><td>  <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col5 decl" id="105MFI" title='MFI' data-type='llvm::SIMachineFunctionInfo *' data-ref="105MFI" data-ref-filename="105MFI">MFI</dfn> = <a class="local col3 ref" href="#103MF" title='MF' data-ref="103MF" data-ref-filename="103MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="543">543</th><td>  <em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col6 decl" id="106ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="106ST" data-ref-filename="106ST">ST</dfn> = <a class="local col3 ref" href="#103MF" title='MF' data-ref="103MF" data-ref-filename="103MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="544">544</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a> *<dfn class="local col7 decl" id="107TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="107TII" data-ref-filename="107TII">TII</dfn> = <a class="local col6 ref" href="#106ST" title='ST' data-ref="106ST" data-ref-filename="106ST">ST</a>.<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="545">545</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col8 decl" id="108TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="108TRI" data-ref-filename="108TRI">TRI</dfn> = &amp;<a class="local col7 ref" href="#107TII" title='TII' data-ref="107TII" data-ref-filename="107TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getRegisterInfoEv" title='llvm::SIInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm11SIInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm11SIInstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="546">546</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="109MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="109MRI" data-ref-filename="109MRI">MRI</dfn> = <a class="local col3 ref" href="#103MF" title='MF' data-ref="103MF" data-ref-filename="103MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="547">547</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function" data-ref-filename="llvm..Function">Function</a> &amp;<dfn class="local col0 decl" id="110F" title='F' data-type='const llvm::Function &amp;' data-ref="110F" data-ref-filename="110F">F</dfn> = <a class="local col3 ref" href="#103MF" title='MF' data-ref="103MF" data-ref-filename="103MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>();</td></tr>
<tr><th id="548">548</th><td></td></tr>
<tr><th id="549">549</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MFI-&gt;isEntryFunction());</td></tr>
<tr><th id="550">550</th><td></td></tr>
<tr><th id="551">551</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="111PreloadedScratchWaveOffsetReg" title='PreloadedScratchWaveOffsetReg' data-type='llvm::Register' data-ref="111PreloadedScratchWaveOffsetReg" data-ref-filename="111PreloadedScratchWaveOffsetReg">PreloadedScratchWaveOffsetReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col5 ref" href="#105MFI" title='MFI' data-ref="105MFI" data-ref-filename="105MFI">MFI</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo15getPreloadedRegENS_21AMDGPUFunctionArgInfo14PreloadedValueE" title='llvm::SIMachineFunctionInfo::getPreloadedReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo15getPreloadedRegENS_21AMDGPUFunctionArgInfo14PreloadedValueE" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo15getPreloadedRegENS_21AMDGPUFunctionArgInfo14PreloadedValueE">getPreloadedReg</a>(</td></tr>
<tr><th id="552">552</th><td>      <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo" data-ref-filename="llvm..AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="enum" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::PRIVATE_SEGMENT_WAVE_BYTE_OFFSET" title='llvm::AMDGPUFunctionArgInfo::PRIVATE_SEGMENT_WAVE_BYTE_OFFSET' data-ref="llvm::AMDGPUFunctionArgInfo::PRIVATE_SEGMENT_WAVE_BYTE_OFFSET" data-ref-filename="llvm..AMDGPUFunctionArgInfo..PRIVATE_SEGMENT_WAVE_BYTE_OFFSET">PRIVATE_SEGMENT_WAVE_BYTE_OFFSET</a>);</td></tr>
<tr><th id="553">553</th><td>  <i>// FIXME: Hack to not crash in situations which emitted an error.</i></td></tr>
<tr><th id="554">554</th><td>  <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col1 ref" href="#111PreloadedScratchWaveOffsetReg" title='PreloadedScratchWaveOffsetReg' data-ref="111PreloadedScratchWaveOffsetReg" data-ref-filename="111PreloadedScratchWaveOffsetReg">PreloadedScratchWaveOffsetReg</a>)</td></tr>
<tr><th id="555">555</th><td>    <b>return</b>;</td></tr>
<tr><th id="556">556</th><td></td></tr>
<tr><th id="557">557</th><td>  <i>// We need to do the replacement of the private segment buffer register even</i></td></tr>
<tr><th id="558">558</th><td><i>  // if there are no stack objects. There could be stores to undef or a</i></td></tr>
<tr><th id="559">559</th><td><i>  // constant without an associated object.</i></td></tr>
<tr><th id="560">560</th><td><i>  //</i></td></tr>
<tr><th id="561">561</th><td><i>  // This will return `Register()` in cases where there are no actual</i></td></tr>
<tr><th id="562">562</th><td><i>  // uses of the SRSRC.</i></td></tr>
<tr><th id="563">563</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col2 decl" id="112ScratchRsrcReg" title='ScratchRsrcReg' data-type='llvm::Register' data-ref="112ScratchRsrcReg" data-ref-filename="112ScratchRsrcReg">ScratchRsrcReg</dfn>;</td></tr>
<tr><th id="564">564</th><td>  <b>if</b> (!<a class="local col6 ref" href="#106ST" title='ST' data-ref="106ST" data-ref-filename="106ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget17enableFlatScratchEv" title='llvm::GCNSubtarget::enableFlatScratch' data-ref="_ZNK4llvm12GCNSubtarget17enableFlatScratchEv" data-ref-filename="_ZNK4llvm12GCNSubtarget17enableFlatScratchEv">enableFlatScratch</a>())</td></tr>
<tr><th id="565">565</th><td>    <a class="local col2 ref" href="#112ScratchRsrcReg" title='ScratchRsrcReg' data-ref="112ScratchRsrcReg" data-ref-filename="112ScratchRsrcReg">ScratchRsrcReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="member fn" href="#_ZNK4llvm15SIFrameLowering38getEntryFunctionReservedScratchRsrcRegERNS_15MachineFunctionE" title='llvm::SIFrameLowering::getEntryFunctionReservedScratchRsrcReg' data-ref="_ZNK4llvm15SIFrameLowering38getEntryFunctionReservedScratchRsrcRegERNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15SIFrameLowering38getEntryFunctionReservedScratchRsrcRegERNS_15MachineFunctionE">getEntryFunctionReservedScratchRsrcReg</a>(<span class='refarg'><a class="local col3 ref" href="#103MF" title='MF' data-ref="103MF" data-ref-filename="103MF">MF</a></span>);</td></tr>
<tr><th id="566">566</th><td></td></tr>
<tr><th id="567">567</th><td>  <i>// Make the selected register live throughout the function.</i></td></tr>
<tr><th id="568">568</th><td>  <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#112ScratchRsrcReg" title='ScratchRsrcReg' data-ref="112ScratchRsrcReg" data-ref-filename="112ScratchRsrcReg">ScratchRsrcReg</a>) {</td></tr>
<tr><th id="569">569</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="113OtherBB" title='OtherBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="113OtherBB" data-ref-filename="113OtherBB">OtherBB</dfn> : <a class="local col3 ref" href="#103MF" title='MF' data-ref="103MF" data-ref-filename="103MF">MF</a>) {</td></tr>
<tr><th id="570">570</th><td>      <b>if</b> (&amp;<a class="local col3 ref" href="#113OtherBB" title='OtherBB' data-ref="113OtherBB" data-ref-filename="113OtherBB">OtherBB</a> != &amp;<a class="local col4 ref" href="#104MBB" title='MBB' data-ref="104MBB" data-ref-filename="104MBB">MBB</a>) {</td></tr>
<tr><th id="571">571</th><td>        <a class="local col3 ref" href="#113OtherBB" title='OtherBB' data-ref="113OtherBB" data-ref-filename="113OtherBB">OtherBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE" title='llvm::MachineBasicBlock::addLiveIn' data-ref="_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE" data-ref-filename="_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE">addLiveIn</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col2 ref" href="#112ScratchRsrcReg" title='ScratchRsrcReg' data-ref="112ScratchRsrcReg" data-ref-filename="112ScratchRsrcReg">ScratchRsrcReg</a>);</td></tr>
<tr><th id="572">572</th><td>      }</td></tr>
<tr><th id="573">573</th><td>    }</td></tr>
<tr><th id="574">574</th><td>  }</td></tr>
<tr><th id="575">575</th><td></td></tr>
<tr><th id="576">576</th><td>  <i>// Now that we have fixed the reserved SRSRC we need to locate the</i></td></tr>
<tr><th id="577">577</th><td><i>  // (potentially) preloaded SRSRC.</i></td></tr>
<tr><th id="578">578</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col4 decl" id="114PreloadedScratchRsrcReg" title='PreloadedScratchRsrcReg' data-type='llvm::Register' data-ref="114PreloadedScratchRsrcReg" data-ref-filename="114PreloadedScratchRsrcReg">PreloadedScratchRsrcReg</dfn>;</td></tr>
<tr><th id="579">579</th><td>  <b>if</b> (<a class="local col6 ref" href="#106ST" title='ST' data-ref="106ST" data-ref-filename="106ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget14isAmdHsaOrMesaERKNS_8FunctionE" title='llvm::AMDGPUSubtarget::isAmdHsaOrMesa' data-ref="_ZNK4llvm15AMDGPUSubtarget14isAmdHsaOrMesaERKNS_8FunctionE" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget14isAmdHsaOrMesaERKNS_8FunctionE">isAmdHsaOrMesa</a>(<a class="local col0 ref" href="#110F" title='F' data-ref="110F" data-ref-filename="110F">F</a>)) {</td></tr>
<tr><th id="580">580</th><td>    <a class="local col4 ref" href="#114PreloadedScratchRsrcReg" title='PreloadedScratchRsrcReg' data-ref="114PreloadedScratchRsrcReg" data-ref-filename="114PreloadedScratchRsrcReg">PreloadedScratchRsrcReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a></td></tr>
<tr><th id="581">581</th><td>        <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col5 ref" href="#105MFI" title='MFI' data-ref="105MFI" data-ref-filename="105MFI">MFI</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo15getPreloadedRegENS_21AMDGPUFunctionArgInfo14PreloadedValueE" title='llvm::SIMachineFunctionInfo::getPreloadedReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo15getPreloadedRegENS_21AMDGPUFunctionArgInfo14PreloadedValueE" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo15getPreloadedRegENS_21AMDGPUFunctionArgInfo14PreloadedValueE">getPreloadedReg</a>(<a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo" data-ref-filename="llvm..AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="enum" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::PRIVATE_SEGMENT_BUFFER" title='llvm::AMDGPUFunctionArgInfo::PRIVATE_SEGMENT_BUFFER' data-ref="llvm::AMDGPUFunctionArgInfo::PRIVATE_SEGMENT_BUFFER" data-ref-filename="llvm..AMDGPUFunctionArgInfo..PRIVATE_SEGMENT_BUFFER">PRIVATE_SEGMENT_BUFFER</a>);</td></tr>
<tr><th id="582">582</th><td>    <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#112ScratchRsrcReg" title='ScratchRsrcReg' data-ref="112ScratchRsrcReg" data-ref-filename="112ScratchRsrcReg">ScratchRsrcReg</a> &amp;&amp; <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col4 ref" href="#114PreloadedScratchRsrcReg" title='PreloadedScratchRsrcReg' data-ref="114PreloadedScratchRsrcReg" data-ref-filename="114PreloadedScratchRsrcReg">PreloadedScratchRsrcReg</a>) {</td></tr>
<tr><th id="583">583</th><td>      <i>// We added live-ins during argument lowering, but since they were not</i></td></tr>
<tr><th id="584">584</th><td><i>      // used they were deleted. We're adding the uses now, so add them back.</i></td></tr>
<tr><th id="585">585</th><td>      <a class="local col9 ref" href="#109MRI" title='MRI' data-ref="109MRI" data-ref-filename="109MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo9addLiveInENS_10MCRegisterENS_8RegisterE" title='llvm::MachineRegisterInfo::addLiveIn' data-ref="_ZN4llvm19MachineRegisterInfo9addLiveInENS_10MCRegisterENS_8RegisterE" data-ref-filename="_ZN4llvm19MachineRegisterInfo9addLiveInENS_10MCRegisterENS_8RegisterE">addLiveIn</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col4 ref" href="#114PreloadedScratchRsrcReg" title='PreloadedScratchRsrcReg' data-ref="114PreloadedScratchRsrcReg" data-ref-filename="114PreloadedScratchRsrcReg">PreloadedScratchRsrcReg</a>);</td></tr>
<tr><th id="586">586</th><td>      <a class="local col4 ref" href="#104MBB" title='MBB' data-ref="104MBB" data-ref-filename="104MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE" title='llvm::MachineBasicBlock::addLiveIn' data-ref="_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE" data-ref-filename="_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE">addLiveIn</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col4 ref" href="#114PreloadedScratchRsrcReg" title='PreloadedScratchRsrcReg' data-ref="114PreloadedScratchRsrcReg" data-ref-filename="114PreloadedScratchRsrcReg">PreloadedScratchRsrcReg</a>);</td></tr>
<tr><th id="587">587</th><td>    }</td></tr>
<tr><th id="588">588</th><td>  }</td></tr>
<tr><th id="589">589</th><td></td></tr>
<tr><th id="590">590</th><td>  <i>// Debug location must be unknown since the first debug location is used to</i></td></tr>
<tr><th id="591">591</th><td><i>  // determine the end of the prologue.</i></td></tr>
<tr><th id="592">592</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col5 decl" id="115DL" title='DL' data-type='llvm::DebugLoc' data-ref="115DL" data-ref-filename="115DL">DL</dfn>;</td></tr>
<tr><th id="593">593</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col6 decl" id="116I" title='I' data-type='MachineBasicBlock::iterator' data-ref="116I" data-ref-filename="116I">I</dfn> = <a class="local col4 ref" href="#104MBB" title='MBB' data-ref="104MBB" data-ref-filename="104MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="594">594</th><td></td></tr>
<tr><th id="595">595</th><td>  <i>// We found the SRSRC first because it needs four registers and has an</i></td></tr>
<tr><th id="596">596</th><td><i>  // alignment requirement. If the SRSRC that we found is clobbering with</i></td></tr>
<tr><th id="597">597</th><td><i>  // the scratch wave offset, which may be in a fixed SGPR or a free SGPR</i></td></tr>
<tr><th id="598">598</th><td><i>  // chosen by SITargetLowering::allocateSystemSGPRs, COPY the scratch</i></td></tr>
<tr><th id="599">599</th><td><i>  // wave offset to a free SGPR.</i></td></tr>
<tr><th id="600">600</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col7 decl" id="117ScratchWaveOffsetReg" title='ScratchWaveOffsetReg' data-type='llvm::Register' data-ref="117ScratchWaveOffsetReg" data-ref-filename="117ScratchWaveOffsetReg">ScratchWaveOffsetReg</dfn>;</td></tr>
<tr><th id="601">601</th><td>  <b>if</b> (<a class="local col8 ref" href="#108TRI" title='TRI' data-ref="108TRI" data-ref-filename="108TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo15isSubRegisterEqENS_10MCRegisterES1_" title='llvm::MCRegisterInfo::isSubRegisterEq' data-ref="_ZNK4llvm14MCRegisterInfo15isSubRegisterEqENS_10MCRegisterES1_" data-ref-filename="_ZNK4llvm14MCRegisterInfo15isSubRegisterEqENS_10MCRegisterES1_">isSubRegisterEq</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col2 ref" href="#112ScratchRsrcReg" title='ScratchRsrcReg' data-ref="112ScratchRsrcReg" data-ref-filename="112ScratchRsrcReg">ScratchRsrcReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col1 ref" href="#111PreloadedScratchWaveOffsetReg" title='PreloadedScratchWaveOffsetReg' data-ref="111PreloadedScratchWaveOffsetReg" data-ref-filename="111PreloadedScratchWaveOffsetReg">PreloadedScratchWaveOffsetReg</a>)) {</td></tr>
<tr><th id="602">602</th><td>    <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a>&gt; <dfn class="local col8 decl" id="118AllSGPRs" title='AllSGPRs' data-type='ArrayRef&lt;llvm::MCPhysReg&gt;' data-ref="118AllSGPRs" data-ref-filename="118AllSGPRs">AllSGPRs</dfn> = <a class="local col8 ref" href="#108TRI" title='TRI' data-ref="108TRI" data-ref-filename="108TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo12getAllSGPR32ERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::getAllSGPR32' data-ref="_ZNK4llvm14SIRegisterInfo12getAllSGPR32ERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm14SIRegisterInfo12getAllSGPR32ERKNS_15MachineFunctionE">getAllSGPR32</a>(<a class="local col3 ref" href="#103MF" title='MF' data-ref="103MF" data-ref-filename="103MF">MF</a>);</td></tr>
<tr><th id="603">603</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="119NumPreloaded" title='NumPreloaded' data-type='unsigned int' data-ref="119NumPreloaded" data-ref-filename="119NumPreloaded">NumPreloaded</dfn> = <a class="local col5 ref" href="#105MFI" title='MFI' data-ref="105MFI" data-ref-filename="105MFI">MFI</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo20getNumPreloadedSGPRsEv" title='llvm::SIMachineFunctionInfo::getNumPreloadedSGPRs' data-ref="_ZNK4llvm21SIMachineFunctionInfo20getNumPreloadedSGPRsEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo20getNumPreloadedSGPRsEv">getNumPreloadedSGPRs</a>();</td></tr>
<tr><th id="604">604</th><td>    <a class="local col8 ref" href="#118AllSGPRs" title='AllSGPRs' data-ref="118AllSGPRs" data-ref-filename="118AllSGPRs">AllSGPRs</a> <a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned short&gt;::operator=' data-ref="_ZN4llvm8ArrayRefItEaSEOS1_" data-ref-filename="_ZN4llvm8ArrayRefItEaSEOS1_">=</a> <a class="local col8 ref" href="#118AllSGPRs" title='AllSGPRs' data-ref="118AllSGPRs" data-ref-filename="118AllSGPRs">AllSGPRs</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5sliceEm" title='llvm::ArrayRef::slice' data-ref="_ZNK4llvm8ArrayRef5sliceEm" data-ref-filename="_ZNK4llvm8ArrayRef5sliceEm">slice</a>(</td></tr>
<tr><th id="605">605</th><td>        <span class="namespace">std::</span><span class='ref fn' title='std::min' data-ref="_ZSt3minRKT_S1_" data-ref-filename="_ZSt3minRKT_S1_">min</span>(<b>static_cast</b>&lt;<em>unsigned</em>&gt;(<a class="local col8 ref" href="#118AllSGPRs" title='AllSGPRs' data-ref="118AllSGPRs" data-ref-filename="118AllSGPRs">AllSGPRs</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv" data-ref-filename="_ZNK4llvm8ArrayRef4sizeEv">size</a>()), <a class="local col9 ref" href="#119NumPreloaded" title='NumPreloaded' data-ref="119NumPreloaded" data-ref-filename="119NumPreloaded">NumPreloaded</a>));</td></tr>
<tr><th id="606">606</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="120GITPtrLoReg" title='GITPtrLoReg' data-type='llvm::Register' data-ref="120GITPtrLoReg" data-ref-filename="120GITPtrLoReg">GITPtrLoReg</dfn> = <a class="local col5 ref" href="#105MFI" title='MFI' data-ref="105MFI" data-ref-filename="105MFI">MFI</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo14getGITPtrLoRegERKNS_15MachineFunctionE" title='llvm::SIMachineFunctionInfo::getGITPtrLoReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo14getGITPtrLoRegERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo14getGITPtrLoRegERKNS_15MachineFunctionE">getGITPtrLoReg</a>(<a class="local col3 ref" href="#103MF" title='MF' data-ref="103MF" data-ref-filename="103MF">MF</a>);</td></tr>
<tr><th id="607">607</th><td>    <b>for</b> (<a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col1 decl" id="121Reg" title='Reg' data-type='llvm::MCPhysReg' data-ref="121Reg" data-ref-filename="121Reg">Reg</dfn> : <a class="local col8 ref" href="#118AllSGPRs" title='AllSGPRs' data-ref="118AllSGPRs" data-ref-filename="118AllSGPRs">AllSGPRs</a>) {</td></tr>
<tr><th id="608">608</th><td>      <b>if</b> (!<a class="local col9 ref" href="#109MRI" title='MRI' data-ref="109MRI" data-ref-filename="109MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo13isPhysRegUsedENS_10MCRegisterE" title='llvm::MachineRegisterInfo::isPhysRegUsed' data-ref="_ZNK4llvm19MachineRegisterInfo13isPhysRegUsedENS_10MCRegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo13isPhysRegUsedENS_10MCRegisterE">isPhysRegUsed</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col1 ref" href="#121Reg" title='Reg' data-ref="121Reg" data-ref-filename="121Reg">Reg</a>) &amp;&amp; <a class="local col9 ref" href="#109MRI" title='MRI' data-ref="109MRI" data-ref-filename="109MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo13isAllocatableENS_10MCRegisterE" title='llvm::MachineRegisterInfo::isAllocatable' data-ref="_ZNK4llvm19MachineRegisterInfo13isAllocatableENS_10MCRegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo13isAllocatableENS_10MCRegisterE">isAllocatable</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col1 ref" href="#121Reg" title='Reg' data-ref="121Reg" data-ref-filename="121Reg">Reg</a>) &amp;&amp;</td></tr>
<tr><th id="609">609</th><td>          !<a class="local col8 ref" href="#108TRI" title='TRI' data-ref="108TRI" data-ref-filename="108TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo15isSubRegisterEqENS_10MCRegisterES1_" title='llvm::MCRegisterInfo::isSubRegisterEq' data-ref="_ZNK4llvm14MCRegisterInfo15isSubRegisterEqENS_10MCRegisterES1_" data-ref-filename="_ZNK4llvm14MCRegisterInfo15isSubRegisterEqENS_10MCRegisterES1_">isSubRegisterEq</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col2 ref" href="#112ScratchRsrcReg" title='ScratchRsrcReg' data-ref="112ScratchRsrcReg" data-ref-filename="112ScratchRsrcReg">ScratchRsrcReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col1 ref" href="#121Reg" title='Reg' data-ref="121Reg" data-ref-filename="121Reg">Reg</a>) &amp;&amp; <a class="local col0 ref" href="#120GITPtrLoReg" title='GITPtrLoReg' data-ref="120GITPtrLoReg" data-ref-filename="120GITPtrLoReg">GITPtrLoReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEt" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEt" data-ref-filename="_ZNK4llvm8RegisterneEt">!=</a> <a class="local col1 ref" href="#121Reg" title='Reg' data-ref="121Reg" data-ref-filename="121Reg">Reg</a>) {</td></tr>
<tr><th id="610">610</th><td>        <a class="local col7 ref" href="#117ScratchWaveOffsetReg" title='ScratchWaveOffsetReg' data-ref="117ScratchWaveOffsetReg" data-ref-filename="117ScratchWaveOffsetReg">ScratchWaveOffsetReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#121Reg" title='Reg' data-ref="121Reg" data-ref-filename="121Reg">Reg</a>;</td></tr>
<tr><th id="611">611</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#104MBB" title='MBB' data-ref="104MBB" data-ref-filename="104MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#116I" title='I' data-ref="116I" data-ref-filename="116I">I</a>, <a class="local col5 ref" href="#115DL" title='DL' data-ref="115DL" data-ref-filename="115DL">DL</a>, <a class="local col7 ref" href="#107TII" title='TII' data-ref="107TII" data-ref-filename="107TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#117ScratchWaveOffsetReg" title='ScratchWaveOffsetReg' data-ref="117ScratchWaveOffsetReg" data-ref-filename="117ScratchWaveOffsetReg">ScratchWaveOffsetReg</a>)</td></tr>
<tr><th id="612">612</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#111PreloadedScratchWaveOffsetReg" title='PreloadedScratchWaveOffsetReg' data-ref="111PreloadedScratchWaveOffsetReg" data-ref-filename="111PreloadedScratchWaveOffsetReg">PreloadedScratchWaveOffsetReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>);</td></tr>
<tr><th id="613">613</th><td>        <b>break</b>;</td></tr>
<tr><th id="614">614</th><td>      }</td></tr>
<tr><th id="615">615</th><td>    }</td></tr>
<tr><th id="616">616</th><td>  } <b>else</b> {</td></tr>
<tr><th id="617">617</th><td>    <a class="local col7 ref" href="#117ScratchWaveOffsetReg" title='ScratchWaveOffsetReg' data-ref="117ScratchWaveOffsetReg" data-ref-filename="117ScratchWaveOffsetReg">ScratchWaveOffsetReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col1 ref" href="#111PreloadedScratchWaveOffsetReg" title='PreloadedScratchWaveOffsetReg' data-ref="111PreloadedScratchWaveOffsetReg" data-ref-filename="111PreloadedScratchWaveOffsetReg">PreloadedScratchWaveOffsetReg</a>;</td></tr>
<tr><th id="618">618</th><td>  }</td></tr>
<tr><th id="619">619</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(ScratchWaveOffsetReg);</td></tr>
<tr><th id="620">620</th><td></td></tr>
<tr><th id="621">621</th><td>  <b>if</b> (<a class="member fn" href="#_ZNK4llvm15SIFrameLowering29requiresStackPointerReferenceERKNS_15MachineFunctionE" title='llvm::SIFrameLowering::requiresStackPointerReference' data-ref="_ZNK4llvm15SIFrameLowering29requiresStackPointerReferenceERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15SIFrameLowering29requiresStackPointerReferenceERKNS_15MachineFunctionE">requiresStackPointerReference</a>(<a class="local col3 ref" href="#103MF" title='MF' data-ref="103MF" data-ref-filename="103MF">MF</a>)) {</td></tr>
<tr><th id="622">622</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="122SPReg" title='SPReg' data-type='llvm::Register' data-ref="122SPReg" data-ref-filename="122SPReg">SPReg</dfn> = <a class="local col5 ref" href="#105MFI" title='MFI' data-ref="105MFI" data-ref-filename="105MFI">MFI</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv" title='llvm::SIMachineFunctionInfo::getStackPtrOffsetReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv">getStackPtrOffsetReg</a>();</td></tr>
<tr><th id="623">623</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(SPReg != AMDGPU::SP_REG);</td></tr>
<tr><th id="624">624</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#104MBB" title='MBB' data-ref="104MBB" data-ref-filename="104MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#116I" title='I' data-ref="116I" data-ref-filename="116I">I</a>, <a class="local col5 ref" href="#115DL" title='DL' data-ref="115DL" data-ref-filename="115DL">DL</a>, <a class="local col7 ref" href="#107TII" title='TII' data-ref="107TII" data-ref-filename="107TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B32" title='llvm::AMDGPU::S_MOV_B32' data-ref="llvm::AMDGPU::S_MOV_B32" data-ref-filename="llvm..AMDGPU..S_MOV_B32">S_MOV_B32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#122SPReg" title='SPReg' data-ref="122SPReg" data-ref-filename="122SPReg">SPReg</a>)</td></tr>
<tr><th id="625">625</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col3 ref" href="#103MF" title='MF' data-ref="103MF" data-ref-filename="103MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo12getStackSizeEv" title='llvm::MachineFrameInfo::getStackSize' data-ref="_ZNK4llvm16MachineFrameInfo12getStackSizeEv" data-ref-filename="_ZNK4llvm16MachineFrameInfo12getStackSizeEv">getStackSize</a>() * <a class="tu ref fn" href="#_ZL21getScratchScaleFactorRKN4llvm12GCNSubtargetE" title='getScratchScaleFactor' data-use='c' data-ref="_ZL21getScratchScaleFactorRKN4llvm12GCNSubtargetE" data-ref-filename="_ZL21getScratchScaleFactorRKN4llvm12GCNSubtargetE">getScratchScaleFactor</a>(<a class="local col6 ref" href="#106ST" title='ST' data-ref="106ST" data-ref-filename="106ST">ST</a>));</td></tr>
<tr><th id="626">626</th><td>  }</td></tr>
<tr><th id="627">627</th><td></td></tr>
<tr><th id="628">628</th><td>  <b>if</b> (<a class="virtual member fn" href="#_ZNK4llvm15SIFrameLowering5hasFPERKNS_15MachineFunctionE" title='llvm::SIFrameLowering::hasFP' data-ref="_ZNK4llvm15SIFrameLowering5hasFPERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15SIFrameLowering5hasFPERKNS_15MachineFunctionE">hasFP</a>(<a class="local col3 ref" href="#103MF" title='MF' data-ref="103MF" data-ref-filename="103MF">MF</a>)) {</td></tr>
<tr><th id="629">629</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="123FPReg" title='FPReg' data-type='llvm::Register' data-ref="123FPReg" data-ref-filename="123FPReg">FPReg</dfn> = <a class="local col5 ref" href="#105MFI" title='MFI' data-ref="105MFI" data-ref-filename="105MFI">MFI</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo17getFrameOffsetRegEv" title='llvm::SIMachineFunctionInfo::getFrameOffsetReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getFrameOffsetRegEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo17getFrameOffsetRegEv">getFrameOffsetReg</a>();</td></tr>
<tr><th id="630">630</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(FPReg != AMDGPU::FP_REG);</td></tr>
<tr><th id="631">631</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#104MBB" title='MBB' data-ref="104MBB" data-ref-filename="104MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#116I" title='I' data-ref="116I" data-ref-filename="116I">I</a>, <a class="local col5 ref" href="#115DL" title='DL' data-ref="115DL" data-ref-filename="115DL">DL</a>, <a class="local col7 ref" href="#107TII" title='TII' data-ref="107TII" data-ref-filename="107TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B32" title='llvm::AMDGPU::S_MOV_B32' data-ref="llvm::AMDGPU::S_MOV_B32" data-ref-filename="llvm..AMDGPU..S_MOV_B32">S_MOV_B32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#123FPReg" title='FPReg' data-ref="123FPReg" data-ref-filename="123FPReg">FPReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="632">632</th><td>  }</td></tr>
<tr><th id="633">633</th><td></td></tr>
<tr><th id="634">634</th><td>  <b>if</b> (<a class="local col5 ref" href="#105MFI" title='MFI' data-ref="105MFI" data-ref-filename="105MFI">MFI</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo18hasFlatScratchInitEv" title='llvm::SIMachineFunctionInfo::hasFlatScratchInit' data-ref="_ZNK4llvm21SIMachineFunctionInfo18hasFlatScratchInitEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo18hasFlatScratchInitEv">hasFlatScratchInit</a>() || <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#112ScratchRsrcReg" title='ScratchRsrcReg' data-ref="112ScratchRsrcReg" data-ref-filename="112ScratchRsrcReg">ScratchRsrcReg</a>) {</td></tr>
<tr><th id="635">635</th><td>    <a class="local col9 ref" href="#109MRI" title='MRI' data-ref="109MRI" data-ref-filename="109MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo9addLiveInENS_10MCRegisterENS_8RegisterE" title='llvm::MachineRegisterInfo::addLiveIn' data-ref="_ZN4llvm19MachineRegisterInfo9addLiveInENS_10MCRegisterENS_8RegisterE" data-ref-filename="_ZN4llvm19MachineRegisterInfo9addLiveInENS_10MCRegisterENS_8RegisterE">addLiveIn</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col1 ref" href="#111PreloadedScratchWaveOffsetReg" title='PreloadedScratchWaveOffsetReg' data-ref="111PreloadedScratchWaveOffsetReg" data-ref-filename="111PreloadedScratchWaveOffsetReg">PreloadedScratchWaveOffsetReg</a>);</td></tr>
<tr><th id="636">636</th><td>    <a class="local col4 ref" href="#104MBB" title='MBB' data-ref="104MBB" data-ref-filename="104MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE" title='llvm::MachineBasicBlock::addLiveIn' data-ref="_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE" data-ref-filename="_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE">addLiveIn</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col1 ref" href="#111PreloadedScratchWaveOffsetReg" title='PreloadedScratchWaveOffsetReg' data-ref="111PreloadedScratchWaveOffsetReg" data-ref-filename="111PreloadedScratchWaveOffsetReg">PreloadedScratchWaveOffsetReg</a>);</td></tr>
<tr><th id="637">637</th><td>  }</td></tr>
<tr><th id="638">638</th><td></td></tr>
<tr><th id="639">639</th><td>  <b>if</b> (<a class="local col5 ref" href="#105MFI" title='MFI' data-ref="105MFI" data-ref-filename="105MFI">MFI</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo18hasFlatScratchInitEv" title='llvm::SIMachineFunctionInfo::hasFlatScratchInit' data-ref="_ZNK4llvm21SIMachineFunctionInfo18hasFlatScratchInitEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo18hasFlatScratchInitEv">hasFlatScratchInit</a>()) {</td></tr>
<tr><th id="640">640</th><td>    <a class="member fn" href="#_ZNK4llvm15SIFrameLowering32emitEntryFunctionFlatScratchInitERNS_15MachineFunctionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12Machin6808059" title='llvm::SIFrameLowering::emitEntryFunctionFlatScratchInit' data-ref="_ZNK4llvm15SIFrameLowering32emitEntryFunctionFlatScratchInitERNS_15MachineFunctionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12Machin6808059" data-ref-filename="_ZNK4llvm15SIFrameLowering32emitEntryFunctionFlatScratchInitERNS_15MachineFunctionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12Machin6808059">emitEntryFunctionFlatScratchInit</a>(<span class='refarg'><a class="local col3 ref" href="#103MF" title='MF' data-ref="103MF" data-ref-filename="103MF">MF</a></span>, <span class='refarg'><a class="local col4 ref" href="#104MBB" title='MBB' data-ref="104MBB" data-ref-filename="104MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#116I" title='I' data-ref="116I" data-ref-filename="116I">I</a>, <a class="local col5 ref" href="#115DL" title='DL' data-ref="115DL" data-ref-filename="115DL">DL</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#117ScratchWaveOffsetReg" title='ScratchWaveOffsetReg' data-ref="117ScratchWaveOffsetReg" data-ref-filename="117ScratchWaveOffsetReg">ScratchWaveOffsetReg</a>);</td></tr>
<tr><th id="641">641</th><td>  }</td></tr>
<tr><th id="642">642</th><td></td></tr>
<tr><th id="643">643</th><td>  <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#112ScratchRsrcReg" title='ScratchRsrcReg' data-ref="112ScratchRsrcReg" data-ref-filename="112ScratchRsrcReg">ScratchRsrcReg</a>) {</td></tr>
<tr><th id="644">644</th><td>    <a class="member fn" href="#_ZNK4llvm15SIFrameLowering36emitEntryFunctionScratchRsrcRegSetupERNS_15MachineFunctionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12Ma11887851" title='llvm::SIFrameLowering::emitEntryFunctionScratchRsrcRegSetup' data-ref="_ZNK4llvm15SIFrameLowering36emitEntryFunctionScratchRsrcRegSetupERNS_15MachineFunctionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12Ma11887851" data-ref-filename="_ZNK4llvm15SIFrameLowering36emitEntryFunctionScratchRsrcRegSetupERNS_15MachineFunctionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12Ma11887851">emitEntryFunctionScratchRsrcRegSetup</a>(<span class='refarg'><a class="local col3 ref" href="#103MF" title='MF' data-ref="103MF" data-ref-filename="103MF">MF</a></span>, <span class='refarg'><a class="local col4 ref" href="#104MBB" title='MBB' data-ref="104MBB" data-ref-filename="104MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#116I" title='I' data-ref="116I" data-ref-filename="116I">I</a>, <a class="local col5 ref" href="#115DL" title='DL' data-ref="115DL" data-ref-filename="115DL">DL</a>,</td></tr>
<tr><th id="645">645</th><td>                                         <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#114PreloadedScratchRsrcReg" title='PreloadedScratchRsrcReg' data-ref="114PreloadedScratchRsrcReg" data-ref-filename="114PreloadedScratchRsrcReg">PreloadedScratchRsrcReg</a>,</td></tr>
<tr><th id="646">646</th><td>                                         <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#112ScratchRsrcReg" title='ScratchRsrcReg' data-ref="112ScratchRsrcReg" data-ref-filename="112ScratchRsrcReg">ScratchRsrcReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#117ScratchWaveOffsetReg" title='ScratchWaveOffsetReg' data-ref="117ScratchWaveOffsetReg" data-ref-filename="117ScratchWaveOffsetReg">ScratchWaveOffsetReg</a>);</td></tr>
<tr><th id="647">647</th><td>  }</td></tr>
<tr><th id="648">648</th><td>}</td></tr>
<tr><th id="649">649</th><td></td></tr>
<tr><th id="650">650</th><td><i>// Emit scratch RSRC setup code, assuming `ScratchRsrcReg != AMDGPU::NoReg`</i></td></tr>
<tr><th id="651">651</th><td><em>void</em> <a class="type" href="SIFrameLowering.h.html#llvm::SIFrameLowering" title='llvm::SIFrameLowering' data-ref="llvm::SIFrameLowering" data-ref-filename="llvm..SIFrameLowering">SIFrameLowering</a>::<dfn class="decl def fn" id="_ZNK4llvm15SIFrameLowering36emitEntryFunctionScratchRsrcRegSetupERNS_15MachineFunctionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12Ma11887851" title='llvm::SIFrameLowering::emitEntryFunctionScratchRsrcRegSetup' data-ref="_ZNK4llvm15SIFrameLowering36emitEntryFunctionScratchRsrcRegSetupERNS_15MachineFunctionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12Ma11887851" data-ref-filename="_ZNK4llvm15SIFrameLowering36emitEntryFunctionScratchRsrcRegSetupERNS_15MachineFunctionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12Ma11887851">emitEntryFunctionScratchRsrcRegSetup</dfn>(</td></tr>
<tr><th id="652">652</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="124MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="124MF" data-ref-filename="124MF">MF</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="125MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="125MBB" data-ref-filename="125MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col6 decl" id="126I" title='I' data-type='MachineBasicBlock::iterator' data-ref="126I" data-ref-filename="126I">I</dfn>,</td></tr>
<tr><th id="653">653</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col7 decl" id="127DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="127DL" data-ref-filename="127DL">DL</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="128PreloadedScratchRsrcReg" title='PreloadedScratchRsrcReg' data-type='llvm::Register' data-ref="128PreloadedScratchRsrcReg" data-ref-filename="128PreloadedScratchRsrcReg">PreloadedScratchRsrcReg</dfn>,</td></tr>
<tr><th id="654">654</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="129ScratchRsrcReg" title='ScratchRsrcReg' data-type='llvm::Register' data-ref="129ScratchRsrcReg" data-ref-filename="129ScratchRsrcReg">ScratchRsrcReg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="130ScratchWaveOffsetReg" title='ScratchWaveOffsetReg' data-type='llvm::Register' data-ref="130ScratchWaveOffsetReg" data-ref-filename="130ScratchWaveOffsetReg">ScratchWaveOffsetReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="655">655</th><td></td></tr>
<tr><th id="656">656</th><td>  <em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col1 decl" id="131ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="131ST" data-ref-filename="131ST">ST</dfn> = <a class="local col4 ref" href="#124MF" title='MF' data-ref="124MF" data-ref-filename="124MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="657">657</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a> *<dfn class="local col2 decl" id="132TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="132TII" data-ref-filename="132TII">TII</dfn> = <a class="local col1 ref" href="#131ST" title='ST' data-ref="131ST" data-ref-filename="131ST">ST</a>.<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="658">658</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col3 decl" id="133TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="133TRI" data-ref-filename="133TRI">TRI</dfn> = &amp;<a class="local col2 ref" href="#132TII" title='TII' data-ref="132TII" data-ref-filename="132TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getRegisterInfoEv" title='llvm::SIInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm11SIInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm11SIInstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="659">659</th><td>  <em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col4 decl" id="134MFI" title='MFI' data-type='const llvm::SIMachineFunctionInfo *' data-ref="134MFI" data-ref-filename="134MFI">MFI</dfn> = <a class="local col4 ref" href="#124MF" title='MF' data-ref="124MF" data-ref-filename="124MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="660">660</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function" data-ref-filename="llvm..Function">Function</a> &amp;<dfn class="local col5 decl" id="135Fn" title='Fn' data-type='const llvm::Function &amp;' data-ref="135Fn" data-ref-filename="135Fn">Fn</dfn> = <a class="local col4 ref" href="#124MF" title='MF' data-ref="124MF" data-ref-filename="124MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>();</td></tr>
<tr><th id="661">661</th><td></td></tr>
<tr><th id="662">662</th><td>  <b>if</b> (<a class="local col1 ref" href="#131ST" title='ST' data-ref="131ST" data-ref-filename="131ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget10isAmdPalOSEv" title='llvm::AMDGPUSubtarget::isAmdPalOS' data-ref="_ZNK4llvm15AMDGPUSubtarget10isAmdPalOSEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget10isAmdPalOSEv">isAmdPalOS</a>()) {</td></tr>
<tr><th id="663">663</th><td>    <i>// The pointer to the GIT is formed from the offset passed in and either</i></td></tr>
<tr><th id="664">664</th><td><i>    // the amdgpu-git-ptr-high function attribute or the top part of the PC</i></td></tr>
<tr><th id="665">665</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="136Rsrc01" title='Rsrc01' data-type='llvm::Register' data-ref="136Rsrc01" data-ref-filename="136Rsrc01">Rsrc01</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col3 ref" href="#133TRI" title='TRI' data-ref="133TRI" data-ref-filename="133TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col9 ref" href="#129ScratchRsrcReg" title='ScratchRsrcReg' data-ref="129ScratchRsrcReg" data-ref-filename="129ScratchRsrcReg">ScratchRsrcReg</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0_sub1" title='llvm::AMDGPU::sub0_sub1' data-ref="llvm::AMDGPU::sub0_sub1" data-ref-filename="llvm..AMDGPU..sub0_sub1">sub0_sub1</a>);</td></tr>
<tr><th id="666">666</th><td></td></tr>
<tr><th id="667">667</th><td>    <a class="tu ref fn" href="#_ZL11buildGitPtrRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEPKNS_11SIInstrInfoENS_8RegisterE" title='buildGitPtr' data-use='c' data-ref="_ZL11buildGitPtrRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEPKNS_11SIInstrInfoENS_8RegisterE" data-ref-filename="_ZL11buildGitPtrRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEPKNS_11SIInstrInfoENS_8RegisterE">buildGitPtr</a>(<span class='refarg'><a class="local col5 ref" href="#125MBB" title='MBB' data-ref="125MBB" data-ref-filename="125MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#126I" title='I' data-ref="126I" data-ref-filename="126I">I</a>, <a class="local col7 ref" href="#127DL" title='DL' data-ref="127DL" data-ref-filename="127DL">DL</a>, <a class="local col2 ref" href="#132TII" title='TII' data-ref="132TII" data-ref-filename="132TII">TII</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#136Rsrc01" title='Rsrc01' data-ref="136Rsrc01" data-ref-filename="136Rsrc01">Rsrc01</a>);</td></tr>
<tr><th id="668">668</th><td></td></tr>
<tr><th id="669">669</th><td>    <i>// We now have the GIT ptr - now get the scratch descriptor from the entry</i></td></tr>
<tr><th id="670">670</th><td><i>    // at offset 0 (or offset 16 for a compute shader).</i></td></tr>
<tr><th id="671">671</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo" data-ref-filename="llvm..MachinePointerInfo">MachinePointerInfo</a> <dfn class="local col7 decl" id="137PtrInfo" title='PtrInfo' data-type='llvm::MachinePointerInfo' data-ref="137PtrInfo" data-ref-filename="137PtrInfo">PtrInfo</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfoC1Ejl" title='llvm::MachinePointerInfo::MachinePointerInfo' data-ref="_ZN4llvm18MachinePointerInfoC1Ejl" data-ref-filename="_ZN4llvm18MachinePointerInfoC1Ejl">(</a><span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::CONSTANT_ADDRESS" title='llvm::AMDGPUAS::CONSTANT_ADDRESS' data-ref="llvm::AMDGPUAS::CONSTANT_ADDRESS" data-ref-filename="llvm..AMDGPUAS..CONSTANT_ADDRESS">CONSTANT_ADDRESS</a>);</td></tr>
<tr><th id="672">672</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col8 decl" id="138LoadDwordX4" title='LoadDwordX4' data-type='const llvm::MCInstrDesc &amp;' data-ref="138LoadDwordX4" data-ref-filename="138LoadDwordX4">LoadDwordX4</dfn> = <a class="local col2 ref" href="#132TII" title='TII' data-ref="132TII" data-ref-filename="132TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_LOAD_DWORDX4_IMM" title='llvm::AMDGPU::S_LOAD_DWORDX4_IMM' data-ref="llvm::AMDGPU::S_LOAD_DWORDX4_IMM" data-ref-filename="llvm..AMDGPU..S_LOAD_DWORDX4_IMM">S_LOAD_DWORDX4_IMM</a>);</td></tr>
<tr><th id="673">673</th><td>    <em>auto</em> <dfn class="local col9 decl" id="139MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="139MMO" data-ref-filename="139MMO">MMO</dfn> = <a class="local col4 ref" href="#124MF" title='MF' data-ref="124MF" data-ref-filename="124MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" data-ref-filename="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_">getMachineMemOperand</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#37" title='llvm::MachinePointerInfo::MachinePointerInfo' data-ref="_ZN4llvm18MachinePointerInfoC1ERKS0_" data-ref-filename="_ZN4llvm18MachinePointerInfoC1ERKS0_"></a><a class="local col7 ref" href="#137PtrInfo" title='PtrInfo' data-ref="137PtrInfo" data-ref-filename="137PtrInfo">PtrInfo</a>,</td></tr>
<tr><th id="674">674</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MOLoad" title='llvm::MachineMemOperand::MOLoad' data-ref="llvm::MachineMemOperand::MOLoad" data-ref-filename="llvm..MachineMemOperand..MOLoad">MOLoad</a> <a class="ref fn" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailorET_S1_" title='llvm::BitmaskEnumDetail::operator|' data-ref="_ZN4llvm17BitmaskEnumDetailorET_S1_" data-ref-filename="_ZN4llvm17BitmaskEnumDetailorET_S1_">|</a></td></tr>
<tr><th id="675">675</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MOInvariant" title='llvm::MachineMemOperand::MOInvariant' data-ref="llvm::MachineMemOperand::MOInvariant" data-ref-filename="llvm..MachineMemOperand..MOInvariant">MOInvariant</a> <a class="ref fn" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailorET_S1_" title='llvm::BitmaskEnumDetail::operator|' data-ref="_ZN4llvm17BitmaskEnumDetailorET_S1_" data-ref-filename="_ZN4llvm17BitmaskEnumDetailorET_S1_">|</a></td></tr>
<tr><th id="676">676</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MODereferenceable" title='llvm::MachineMemOperand::MODereferenceable' data-ref="llvm::MachineMemOperand::MODereferenceable" data-ref-filename="llvm..MachineMemOperand..MODereferenceable">MODereferenceable</a>,</td></tr>
<tr><th id="677">677</th><td>                                       <var>16</var>, <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a><a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1Em" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1Em" data-ref-filename="_ZN4llvm5AlignC1Em">(</a><var>4</var>));</td></tr>
<tr><th id="678">678</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="140Offset" title='Offset' data-type='unsigned int' data-ref="140Offset" data-ref-filename="140Offset">Offset</dfn> = <a class="local col5 ref" href="#135Fn" title='Fn' data-ref="135Fn" data-ref-filename="135Fn">Fn</a>.<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv" data-ref-filename="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>() == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_CS" title='llvm::CallingConv::AMDGPU_CS' data-ref="llvm::CallingConv::AMDGPU_CS" data-ref-filename="llvm..CallingConv..AMDGPU_CS">AMDGPU_CS</a> ? <var>16</var> : <var>0</var>;</td></tr>
<tr><th id="679">679</th><td>    <em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col1 decl" id="141Subtarget" title='Subtarget' data-type='const llvm::GCNSubtarget &amp;' data-ref="141Subtarget" data-ref-filename="141Subtarget">Subtarget</dfn> = <a class="local col4 ref" href="#124MF" title='MF' data-ref="124MF" data-ref-filename="124MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="680">680</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="142EncodedOffset" title='EncodedOffset' data-type='unsigned int' data-ref="142EncodedOffset" data-ref-filename="142EncodedOffset">EncodedOffset</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU22convertSMRDOffsetUnitsERKNS_15MCSubtargetInfoEm" title='llvm::AMDGPU::convertSMRDOffsetUnits' data-ref="_ZN4llvm6AMDGPU22convertSMRDOffsetUnitsERKNS_15MCSubtargetInfoEm" data-ref-filename="_ZN4llvm6AMDGPU22convertSMRDOffsetUnitsERKNS_15MCSubtargetInfoEm">convertSMRDOffsetUnits</a>(<a class="local col1 ref" href="#141Subtarget" title='Subtarget' data-ref="141Subtarget" data-ref-filename="141Subtarget">Subtarget</a>, <a class="local col0 ref" href="#140Offset" title='Offset' data-ref="140Offset" data-ref-filename="140Offset">Offset</a>);</td></tr>
<tr><th id="681">681</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col5 ref" href="#125MBB" title='MBB' data-ref="125MBB" data-ref-filename="125MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#126I" title='I' data-ref="126I" data-ref-filename="126I">I</a>, <a class="local col7 ref" href="#127DL" title='DL' data-ref="127DL" data-ref-filename="127DL">DL</a>, <a class="local col8 ref" href="#138LoadDwordX4" title='LoadDwordX4' data-ref="138LoadDwordX4" data-ref-filename="138LoadDwordX4">LoadDwordX4</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#129ScratchRsrcReg" title='ScratchRsrcReg' data-ref="129ScratchRsrcReg" data-ref-filename="129ScratchRsrcReg">ScratchRsrcReg</a>)</td></tr>
<tr><th id="682">682</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#136Rsrc01" title='Rsrc01' data-ref="136Rsrc01" data-ref-filename="136Rsrc01">Rsrc01</a>)</td></tr>
<tr><th id="683">683</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#142EncodedOffset" title='EncodedOffset' data-ref="142EncodedOffset" data-ref-filename="142EncodedOffset">EncodedOffset</a>) <i>// offset</i></td></tr>
<tr><th id="684">684</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>) <i>// glc</i></td></tr>
<tr><th id="685">685</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>) <i>// dlc</i></td></tr>
<tr><th id="686">686</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#129ScratchRsrcReg" title='ScratchRsrcReg' data-ref="129ScratchRsrcReg" data-ref-filename="129ScratchRsrcReg">ScratchRsrcReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::ImplicitDefine" title='llvm::RegState::ImplicitDefine' data-ref="llvm::RegState::ImplicitDefine" data-ref-filename="llvm..RegState..ImplicitDefine">ImplicitDefine</a>)</td></tr>
<tr><th id="687">687</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col9 ref" href="#139MMO" title='MMO' data-ref="139MMO" data-ref-filename="139MMO">MMO</a>);</td></tr>
<tr><th id="688">688</th><td>  } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#131ST" title='ST' data-ref="131ST" data-ref-filename="131ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget15isMesaGfxShaderERKNS_8FunctionE" title='llvm::GCNSubtarget::isMesaGfxShader' data-ref="_ZNK4llvm12GCNSubtarget15isMesaGfxShaderERKNS_8FunctionE" data-ref-filename="_ZNK4llvm12GCNSubtarget15isMesaGfxShaderERKNS_8FunctionE">isMesaGfxShader</a>(<a class="local col5 ref" href="#135Fn" title='Fn' data-ref="135Fn" data-ref-filename="135Fn">Fn</a>) || !<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col8 ref" href="#128PreloadedScratchRsrcReg" title='PreloadedScratchRsrcReg' data-ref="128PreloadedScratchRsrcReg" data-ref-filename="128PreloadedScratchRsrcReg">PreloadedScratchRsrcReg</a>) {</td></tr>
<tr><th id="689">689</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!ST.isAmdHsaOrMesa(Fn));</td></tr>
<tr><th id="690">690</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col3 decl" id="143SMovB32" title='SMovB32' data-type='const llvm::MCInstrDesc &amp;' data-ref="143SMovB32" data-ref-filename="143SMovB32">SMovB32</dfn> = <a class="local col2 ref" href="#132TII" title='TII' data-ref="132TII" data-ref-filename="132TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B32" title='llvm::AMDGPU::S_MOV_B32' data-ref="llvm::AMDGPU::S_MOV_B32" data-ref-filename="llvm..AMDGPU..S_MOV_B32">S_MOV_B32</a>);</td></tr>
<tr><th id="691">691</th><td></td></tr>
<tr><th id="692">692</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="144Rsrc2" title='Rsrc2' data-type='llvm::Register' data-ref="144Rsrc2" data-ref-filename="144Rsrc2">Rsrc2</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col3 ref" href="#133TRI" title='TRI' data-ref="133TRI" data-ref-filename="133TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col9 ref" href="#129ScratchRsrcReg" title='ScratchRsrcReg' data-ref="129ScratchRsrcReg" data-ref-filename="129ScratchRsrcReg">ScratchRsrcReg</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub2" title='llvm::AMDGPU::sub2' data-ref="llvm::AMDGPU::sub2" data-ref-filename="llvm..AMDGPU..sub2">sub2</a>);</td></tr>
<tr><th id="693">693</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="145Rsrc3" title='Rsrc3' data-type='llvm::Register' data-ref="145Rsrc3" data-ref-filename="145Rsrc3">Rsrc3</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col3 ref" href="#133TRI" title='TRI' data-ref="133TRI" data-ref-filename="133TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col9 ref" href="#129ScratchRsrcReg" title='ScratchRsrcReg' data-ref="129ScratchRsrcReg" data-ref-filename="129ScratchRsrcReg">ScratchRsrcReg</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub3" title='llvm::AMDGPU::sub3' data-ref="llvm::AMDGPU::sub3" data-ref-filename="llvm..AMDGPU..sub3">sub3</a>);</td></tr>
<tr><th id="694">694</th><td></td></tr>
<tr><th id="695">695</th><td>    <i>// Use relocations to get the pointer, and setup the other bits manually.</i></td></tr>
<tr><th id="696">696</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="146Rsrc23" title='Rsrc23' data-type='uint64_t' data-ref="146Rsrc23" data-ref-filename="146Rsrc23">Rsrc23</dfn> = <a class="local col2 ref" href="#132TII" title='TII' data-ref="132TII" data-ref-filename="132TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo21getScratchRsrcWords23Ev" title='llvm::SIInstrInfo::getScratchRsrcWords23' data-ref="_ZNK4llvm11SIInstrInfo21getScratchRsrcWords23Ev" data-ref-filename="_ZNK4llvm11SIInstrInfo21getScratchRsrcWords23Ev">getScratchRsrcWords23</a>();</td></tr>
<tr><th id="697">697</th><td></td></tr>
<tr><th id="698">698</th><td>    <b>if</b> (<a class="local col4 ref" href="#134MFI" title='MFI' data-ref="134MFI" data-ref-filename="134MFI">MFI</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo20hasImplicitBufferPtrEv" title='llvm::SIMachineFunctionInfo::hasImplicitBufferPtr' data-ref="_ZNK4llvm21SIMachineFunctionInfo20hasImplicitBufferPtrEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo20hasImplicitBufferPtrEv">hasImplicitBufferPtr</a>()) {</td></tr>
<tr><th id="699">699</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="147Rsrc01" title='Rsrc01' data-type='llvm::Register' data-ref="147Rsrc01" data-ref-filename="147Rsrc01">Rsrc01</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col3 ref" href="#133TRI" title='TRI' data-ref="133TRI" data-ref-filename="133TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col9 ref" href="#129ScratchRsrcReg" title='ScratchRsrcReg' data-ref="129ScratchRsrcReg" data-ref-filename="129ScratchRsrcReg">ScratchRsrcReg</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0_sub1" title='llvm::AMDGPU::sub0_sub1' data-ref="llvm::AMDGPU::sub0_sub1" data-ref-filename="llvm..AMDGPU..sub0_sub1">sub0_sub1</a>);</td></tr>
<tr><th id="700">700</th><td></td></tr>
<tr><th id="701">701</th><td>      <b>if</b> (<span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU9isComputeEj" title='llvm::AMDGPU::isCompute' data-ref="_ZN4llvm6AMDGPU9isComputeEj" data-ref-filename="_ZN4llvm6AMDGPU9isComputeEj">isCompute</a>(<a class="local col4 ref" href="#124MF" title='MF' data-ref="124MF" data-ref-filename="124MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv" data-ref-filename="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>())) {</td></tr>
<tr><th id="702">702</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col8 decl" id="148Mov64" title='Mov64' data-type='const llvm::MCInstrDesc &amp;' data-ref="148Mov64" data-ref-filename="148Mov64">Mov64</dfn> = <a class="local col2 ref" href="#132TII" title='TII' data-ref="132TII" data-ref-filename="132TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B64" title='llvm::AMDGPU::S_MOV_B64' data-ref="llvm::AMDGPU::S_MOV_B64" data-ref-filename="llvm..AMDGPU..S_MOV_B64">S_MOV_B64</a>);</td></tr>
<tr><th id="703">703</th><td></td></tr>
<tr><th id="704">704</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col5 ref" href="#125MBB" title='MBB' data-ref="125MBB" data-ref-filename="125MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#126I" title='I' data-ref="126I" data-ref-filename="126I">I</a>, <a class="local col7 ref" href="#127DL" title='DL' data-ref="127DL" data-ref-filename="127DL">DL</a>, <a class="local col8 ref" href="#148Mov64" title='Mov64' data-ref="148Mov64" data-ref-filename="148Mov64">Mov64</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#147Rsrc01" title='Rsrc01' data-ref="147Rsrc01" data-ref-filename="147Rsrc01">Rsrc01</a>)</td></tr>
<tr><th id="705">705</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="local col4 ref" href="#134MFI" title='MFI' data-ref="134MFI" data-ref-filename="134MFI">MFI</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo28getImplicitBufferPtrUserSGPREv" title='llvm::SIMachineFunctionInfo::getImplicitBufferPtrUserSGPR' data-ref="_ZNK4llvm21SIMachineFunctionInfo28getImplicitBufferPtrUserSGPREv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo28getImplicitBufferPtrUserSGPREv">getImplicitBufferPtrUserSGPR</a>())</td></tr>
<tr><th id="706">706</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#129ScratchRsrcReg" title='ScratchRsrcReg' data-ref="129ScratchRsrcReg" data-ref-filename="129ScratchRsrcReg">ScratchRsrcReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::ImplicitDefine" title='llvm::RegState::ImplicitDefine' data-ref="llvm::RegState::ImplicitDefine" data-ref-filename="llvm..RegState..ImplicitDefine">ImplicitDefine</a>);</td></tr>
<tr><th id="707">707</th><td>      } <b>else</b> {</td></tr>
<tr><th id="708">708</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col9 decl" id="149LoadDwordX2" title='LoadDwordX2' data-type='const llvm::MCInstrDesc &amp;' data-ref="149LoadDwordX2" data-ref-filename="149LoadDwordX2">LoadDwordX2</dfn> = <a class="local col2 ref" href="#132TII" title='TII' data-ref="132TII" data-ref-filename="132TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_LOAD_DWORDX2_IMM" title='llvm::AMDGPU::S_LOAD_DWORDX2_IMM' data-ref="llvm::AMDGPU::S_LOAD_DWORDX2_IMM" data-ref-filename="llvm..AMDGPU..S_LOAD_DWORDX2_IMM">S_LOAD_DWORDX2_IMM</a>);</td></tr>
<tr><th id="709">709</th><td></td></tr>
<tr><th id="710">710</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo" data-ref-filename="llvm..MachinePointerInfo">MachinePointerInfo</a> <dfn class="local col0 decl" id="150PtrInfo" title='PtrInfo' data-type='llvm::MachinePointerInfo' data-ref="150PtrInfo" data-ref-filename="150PtrInfo">PtrInfo</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfoC1Ejl" title='llvm::MachinePointerInfo::MachinePointerInfo' data-ref="_ZN4llvm18MachinePointerInfoC1Ejl" data-ref-filename="_ZN4llvm18MachinePointerInfoC1Ejl">(</a><span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::CONSTANT_ADDRESS" title='llvm::AMDGPUAS::CONSTANT_ADDRESS' data-ref="llvm::AMDGPUAS::CONSTANT_ADDRESS" data-ref-filename="llvm..AMDGPUAS..CONSTANT_ADDRESS">CONSTANT_ADDRESS</a>);</td></tr>
<tr><th id="711">711</th><td>        <em>auto</em> <dfn class="local col1 decl" id="151MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="151MMO" data-ref-filename="151MMO">MMO</dfn> = <a class="local col4 ref" href="#124MF" title='MF' data-ref="124MF" data-ref-filename="124MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" data-ref-filename="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_">getMachineMemOperand</a>(</td></tr>
<tr><th id="712">712</th><td>            <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#37" title='llvm::MachinePointerInfo::MachinePointerInfo' data-ref="_ZN4llvm18MachinePointerInfoC1ERKS0_" data-ref-filename="_ZN4llvm18MachinePointerInfoC1ERKS0_"></a><a class="local col0 ref" href="#150PtrInfo" title='PtrInfo' data-ref="150PtrInfo" data-ref-filename="150PtrInfo">PtrInfo</a>,</td></tr>
<tr><th id="713">713</th><td>            <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MOLoad" title='llvm::MachineMemOperand::MOLoad' data-ref="llvm::MachineMemOperand::MOLoad" data-ref-filename="llvm..MachineMemOperand..MOLoad">MOLoad</a> <a class="ref fn" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailorET_S1_" title='llvm::BitmaskEnumDetail::operator|' data-ref="_ZN4llvm17BitmaskEnumDetailorET_S1_" data-ref-filename="_ZN4llvm17BitmaskEnumDetailorET_S1_">|</a> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MOInvariant" title='llvm::MachineMemOperand::MOInvariant' data-ref="llvm::MachineMemOperand::MOInvariant" data-ref-filename="llvm..MachineMemOperand..MOInvariant">MOInvariant</a> <a class="ref fn" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailorET_S1_" title='llvm::BitmaskEnumDetail::operator|' data-ref="_ZN4llvm17BitmaskEnumDetailorET_S1_" data-ref-filename="_ZN4llvm17BitmaskEnumDetailorET_S1_">|</a></td></tr>
<tr><th id="714">714</th><td>                <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MODereferenceable" title='llvm::MachineMemOperand::MODereferenceable' data-ref="llvm::MachineMemOperand::MODereferenceable" data-ref-filename="llvm..MachineMemOperand..MODereferenceable">MODereferenceable</a>,</td></tr>
<tr><th id="715">715</th><td>            <var>8</var>, <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a><a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1Em" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1Em" data-ref-filename="_ZN4llvm5AlignC1Em">(</a><var>4</var>));</td></tr>
<tr><th id="716">716</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col5 ref" href="#125MBB" title='MBB' data-ref="125MBB" data-ref-filename="125MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#126I" title='I' data-ref="126I" data-ref-filename="126I">I</a>, <a class="local col7 ref" href="#127DL" title='DL' data-ref="127DL" data-ref-filename="127DL">DL</a>, <a class="local col9 ref" href="#149LoadDwordX2" title='LoadDwordX2' data-ref="149LoadDwordX2" data-ref-filename="149LoadDwordX2">LoadDwordX2</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#147Rsrc01" title='Rsrc01' data-ref="147Rsrc01" data-ref-filename="147Rsrc01">Rsrc01</a>)</td></tr>
<tr><th id="717">717</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="local col4 ref" href="#134MFI" title='MFI' data-ref="134MFI" data-ref-filename="134MFI">MFI</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo28getImplicitBufferPtrUserSGPREv" title='llvm::SIMachineFunctionInfo::getImplicitBufferPtrUserSGPR' data-ref="_ZNK4llvm21SIMachineFunctionInfo28getImplicitBufferPtrUserSGPREv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo28getImplicitBufferPtrUserSGPREv">getImplicitBufferPtrUserSGPR</a>())</td></tr>
<tr><th id="718">718</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>) <i>// offset</i></td></tr>
<tr><th id="719">719</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>) <i>// glc</i></td></tr>
<tr><th id="720">720</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>) <i>// dlc</i></td></tr>
<tr><th id="721">721</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col1 ref" href="#151MMO" title='MMO' data-ref="151MMO" data-ref-filename="151MMO">MMO</a>)</td></tr>
<tr><th id="722">722</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#129ScratchRsrcReg" title='ScratchRsrcReg' data-ref="129ScratchRsrcReg" data-ref-filename="129ScratchRsrcReg">ScratchRsrcReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::ImplicitDefine" title='llvm::RegState::ImplicitDefine' data-ref="llvm::RegState::ImplicitDefine" data-ref-filename="llvm..RegState..ImplicitDefine">ImplicitDefine</a>);</td></tr>
<tr><th id="723">723</th><td></td></tr>
<tr><th id="724">724</th><td>        <a class="local col4 ref" href="#124MF" title='MF' data-ref="124MF" data-ref-filename="124MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo9addLiveInENS_10MCRegisterENS_8RegisterE" title='llvm::MachineRegisterInfo::addLiveIn' data-ref="_ZN4llvm19MachineRegisterInfo9addLiveInENS_10MCRegisterENS_8RegisterE" data-ref-filename="_ZN4llvm19MachineRegisterInfo9addLiveInENS_10MCRegisterENS_8RegisterE">addLiveIn</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col4 ref" href="#134MFI" title='MFI' data-ref="134MFI" data-ref-filename="134MFI">MFI</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo28getImplicitBufferPtrUserSGPREv" title='llvm::SIMachineFunctionInfo::getImplicitBufferPtrUserSGPR' data-ref="_ZNK4llvm21SIMachineFunctionInfo28getImplicitBufferPtrUserSGPREv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo28getImplicitBufferPtrUserSGPREv">getImplicitBufferPtrUserSGPR</a>());</td></tr>
<tr><th id="725">725</th><td>        <a class="local col5 ref" href="#125MBB" title='MBB' data-ref="125MBB" data-ref-filename="125MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE" title='llvm::MachineBasicBlock::addLiveIn' data-ref="_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE" data-ref-filename="_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE">addLiveIn</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col4 ref" href="#134MFI" title='MFI' data-ref="134MFI" data-ref-filename="134MFI">MFI</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo28getImplicitBufferPtrUserSGPREv" title='llvm::SIMachineFunctionInfo::getImplicitBufferPtrUserSGPR' data-ref="_ZNK4llvm21SIMachineFunctionInfo28getImplicitBufferPtrUserSGPREv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo28getImplicitBufferPtrUserSGPREv">getImplicitBufferPtrUserSGPR</a>());</td></tr>
<tr><th id="726">726</th><td>      }</td></tr>
<tr><th id="727">727</th><td>    } <b>else</b> {</td></tr>
<tr><th id="728">728</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="152Rsrc0" title='Rsrc0' data-type='llvm::Register' data-ref="152Rsrc0" data-ref-filename="152Rsrc0">Rsrc0</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col3 ref" href="#133TRI" title='TRI' data-ref="133TRI" data-ref-filename="133TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col9 ref" href="#129ScratchRsrcReg" title='ScratchRsrcReg' data-ref="129ScratchRsrcReg" data-ref-filename="129ScratchRsrcReg">ScratchRsrcReg</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>);</td></tr>
<tr><th id="729">729</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="153Rsrc1" title='Rsrc1' data-type='llvm::Register' data-ref="153Rsrc1" data-ref-filename="153Rsrc1">Rsrc1</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col3 ref" href="#133TRI" title='TRI' data-ref="133TRI" data-ref-filename="133TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col9 ref" href="#129ScratchRsrcReg" title='ScratchRsrcReg' data-ref="129ScratchRsrcReg" data-ref-filename="129ScratchRsrcReg">ScratchRsrcReg</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub1" title='llvm::AMDGPU::sub1' data-ref="llvm::AMDGPU::sub1" data-ref-filename="llvm..AMDGPU..sub1">sub1</a>);</td></tr>
<tr><th id="730">730</th><td></td></tr>
<tr><th id="731">731</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col5 ref" href="#125MBB" title='MBB' data-ref="125MBB" data-ref-filename="125MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#126I" title='I' data-ref="126I" data-ref-filename="126I">I</a>, <a class="local col7 ref" href="#127DL" title='DL' data-ref="127DL" data-ref-filename="127DL">DL</a>, <a class="local col3 ref" href="#143SMovB32" title='SMovB32' data-ref="143SMovB32" data-ref-filename="143SMovB32">SMovB32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#152Rsrc0" title='Rsrc0' data-ref="152Rsrc0" data-ref-filename="152Rsrc0">Rsrc0</a>)</td></tr>
<tr><th id="732">732</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder17addExternalSymbolEPKcj" title='llvm::MachineInstrBuilder::addExternalSymbol' data-ref="_ZNK4llvm19MachineInstrBuilder17addExternalSymbolEPKcj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder17addExternalSymbolEPKcj">addExternalSymbol</a>(<q>"SCRATCH_RSRC_DWORD0"</q>)</td></tr>
<tr><th id="733">733</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#129ScratchRsrcReg" title='ScratchRsrcReg' data-ref="129ScratchRsrcReg" data-ref-filename="129ScratchRsrcReg">ScratchRsrcReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::ImplicitDefine" title='llvm::RegState::ImplicitDefine' data-ref="llvm::RegState::ImplicitDefine" data-ref-filename="llvm..RegState..ImplicitDefine">ImplicitDefine</a>);</td></tr>
<tr><th id="734">734</th><td></td></tr>
<tr><th id="735">735</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col5 ref" href="#125MBB" title='MBB' data-ref="125MBB" data-ref-filename="125MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#126I" title='I' data-ref="126I" data-ref-filename="126I">I</a>, <a class="local col7 ref" href="#127DL" title='DL' data-ref="127DL" data-ref-filename="127DL">DL</a>, <a class="local col3 ref" href="#143SMovB32" title='SMovB32' data-ref="143SMovB32" data-ref-filename="143SMovB32">SMovB32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#153Rsrc1" title='Rsrc1' data-ref="153Rsrc1" data-ref-filename="153Rsrc1">Rsrc1</a>)</td></tr>
<tr><th id="736">736</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder17addExternalSymbolEPKcj" title='llvm::MachineInstrBuilder::addExternalSymbol' data-ref="_ZNK4llvm19MachineInstrBuilder17addExternalSymbolEPKcj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder17addExternalSymbolEPKcj">addExternalSymbol</a>(<q>"SCRATCH_RSRC_DWORD1"</q>)</td></tr>
<tr><th id="737">737</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#129ScratchRsrcReg" title='ScratchRsrcReg' data-ref="129ScratchRsrcReg" data-ref-filename="129ScratchRsrcReg">ScratchRsrcReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::ImplicitDefine" title='llvm::RegState::ImplicitDefine' data-ref="llvm::RegState::ImplicitDefine" data-ref-filename="llvm..RegState..ImplicitDefine">ImplicitDefine</a>);</td></tr>
<tr><th id="738">738</th><td></td></tr>
<tr><th id="739">739</th><td>    }</td></tr>
<tr><th id="740">740</th><td></td></tr>
<tr><th id="741">741</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col5 ref" href="#125MBB" title='MBB' data-ref="125MBB" data-ref-filename="125MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#126I" title='I' data-ref="126I" data-ref-filename="126I">I</a>, <a class="local col7 ref" href="#127DL" title='DL' data-ref="127DL" data-ref-filename="127DL">DL</a>, <a class="local col3 ref" href="#143SMovB32" title='SMovB32' data-ref="143SMovB32" data-ref-filename="143SMovB32">SMovB32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#144Rsrc2" title='Rsrc2' data-ref="144Rsrc2" data-ref-filename="144Rsrc2">Rsrc2</a>)</td></tr>
<tr><th id="742">742</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col6 ref" href="#146Rsrc23" title='Rsrc23' data-ref="146Rsrc23" data-ref-filename="146Rsrc23">Rsrc23</a> &amp; <var>0xffffffff</var>)</td></tr>
<tr><th id="743">743</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#129ScratchRsrcReg" title='ScratchRsrcReg' data-ref="129ScratchRsrcReg" data-ref-filename="129ScratchRsrcReg">ScratchRsrcReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::ImplicitDefine" title='llvm::RegState::ImplicitDefine' data-ref="llvm::RegState::ImplicitDefine" data-ref-filename="llvm..RegState..ImplicitDefine">ImplicitDefine</a>);</td></tr>
<tr><th id="744">744</th><td></td></tr>
<tr><th id="745">745</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col5 ref" href="#125MBB" title='MBB' data-ref="125MBB" data-ref-filename="125MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#126I" title='I' data-ref="126I" data-ref-filename="126I">I</a>, <a class="local col7 ref" href="#127DL" title='DL' data-ref="127DL" data-ref-filename="127DL">DL</a>, <a class="local col3 ref" href="#143SMovB32" title='SMovB32' data-ref="143SMovB32" data-ref-filename="143SMovB32">SMovB32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#145Rsrc3" title='Rsrc3' data-ref="145Rsrc3" data-ref-filename="145Rsrc3">Rsrc3</a>)</td></tr>
<tr><th id="746">746</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col6 ref" href="#146Rsrc23" title='Rsrc23' data-ref="146Rsrc23" data-ref-filename="146Rsrc23">Rsrc23</a> &gt;&gt; <var>32</var>)</td></tr>
<tr><th id="747">747</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#129ScratchRsrcReg" title='ScratchRsrcReg' data-ref="129ScratchRsrcReg" data-ref-filename="129ScratchRsrcReg">ScratchRsrcReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::ImplicitDefine" title='llvm::RegState::ImplicitDefine' data-ref="llvm::RegState::ImplicitDefine" data-ref-filename="llvm..RegState..ImplicitDefine">ImplicitDefine</a>);</td></tr>
<tr><th id="748">748</th><td>  } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#131ST" title='ST' data-ref="131ST" data-ref-filename="131ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget14isAmdHsaOrMesaERKNS_8FunctionE" title='llvm::AMDGPUSubtarget::isAmdHsaOrMesa' data-ref="_ZNK4llvm15AMDGPUSubtarget14isAmdHsaOrMesaERKNS_8FunctionE" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget14isAmdHsaOrMesaERKNS_8FunctionE">isAmdHsaOrMesa</a>(<a class="local col5 ref" href="#135Fn" title='Fn' data-ref="135Fn" data-ref-filename="135Fn">Fn</a>)) {</td></tr>
<tr><th id="749">749</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(PreloadedScratchRsrcReg);</td></tr>
<tr><th id="750">750</th><td></td></tr>
<tr><th id="751">751</th><td>    <b>if</b> (<a class="local col9 ref" href="#129ScratchRsrcReg" title='ScratchRsrcReg' data-ref="129ScratchRsrcReg" data-ref-filename="129ScratchRsrcReg">ScratchRsrcReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneERKS0_" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneERKS0_" data-ref-filename="_ZNK4llvm8RegisterneERKS0_">!=</a> <a class="local col8 ref" href="#128PreloadedScratchRsrcReg" title='PreloadedScratchRsrcReg' data-ref="128PreloadedScratchRsrcReg" data-ref-filename="128PreloadedScratchRsrcReg">PreloadedScratchRsrcReg</a>) {</td></tr>
<tr><th id="752">752</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col5 ref" href="#125MBB" title='MBB' data-ref="125MBB" data-ref-filename="125MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#126I" title='I' data-ref="126I" data-ref-filename="126I">I</a>, <a class="local col7 ref" href="#127DL" title='DL' data-ref="127DL" data-ref-filename="127DL">DL</a>, <a class="local col2 ref" href="#132TII" title='TII' data-ref="132TII" data-ref-filename="132TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#129ScratchRsrcReg" title='ScratchRsrcReg' data-ref="129ScratchRsrcReg" data-ref-filename="129ScratchRsrcReg">ScratchRsrcReg</a>)</td></tr>
<tr><th id="753">753</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#128PreloadedScratchRsrcReg" title='PreloadedScratchRsrcReg' data-ref="128PreloadedScratchRsrcReg" data-ref-filename="128PreloadedScratchRsrcReg">PreloadedScratchRsrcReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>);</td></tr>
<tr><th id="754">754</th><td>    }</td></tr>
<tr><th id="755">755</th><td>  }</td></tr>
<tr><th id="756">756</th><td></td></tr>
<tr><th id="757">757</th><td>  <i>// Add the scratch wave offset into the scratch RSRC.</i></td></tr>
<tr><th id="758">758</th><td><i>  //</i></td></tr>
<tr><th id="759">759</th><td><i>  // We only want to update the first 48 bits, which is the base address</i></td></tr>
<tr><th id="760">760</th><td><i>  // pointer, without touching the adjacent 16 bits of flags. We know this add</i></td></tr>
<tr><th id="761">761</th><td><i>  // cannot carry-out from bit 47, otherwise the scratch allocation would be</i></td></tr>
<tr><th id="762">762</th><td><i>  // impossible to fit in the 48-bit global address space.</i></td></tr>
<tr><th id="763">763</th><td><i>  //</i></td></tr>
<tr><th id="764">764</th><td><i>  // TODO: Evaluate if it is better to just construct an SRD using the flat</i></td></tr>
<tr><th id="765">765</th><td><i>  // scratch init and some constants rather than update the one we are passed.</i></td></tr>
<tr><th id="766">766</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="154ScratchRsrcSub0" title='ScratchRsrcSub0' data-type='llvm::Register' data-ref="154ScratchRsrcSub0" data-ref-filename="154ScratchRsrcSub0">ScratchRsrcSub0</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col3 ref" href="#133TRI" title='TRI' data-ref="133TRI" data-ref-filename="133TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col9 ref" href="#129ScratchRsrcReg" title='ScratchRsrcReg' data-ref="129ScratchRsrcReg" data-ref-filename="129ScratchRsrcReg">ScratchRsrcReg</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>);</td></tr>
<tr><th id="767">767</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="155ScratchRsrcSub1" title='ScratchRsrcSub1' data-type='llvm::Register' data-ref="155ScratchRsrcSub1" data-ref-filename="155ScratchRsrcSub1">ScratchRsrcSub1</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col3 ref" href="#133TRI" title='TRI' data-ref="133TRI" data-ref-filename="133TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col9 ref" href="#129ScratchRsrcReg" title='ScratchRsrcReg' data-ref="129ScratchRsrcReg" data-ref-filename="129ScratchRsrcReg">ScratchRsrcReg</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub1" title='llvm::AMDGPU::sub1' data-ref="llvm::AMDGPU::sub1" data-ref-filename="llvm..AMDGPU..sub1">sub1</a>);</td></tr>
<tr><th id="768">768</th><td></td></tr>
<tr><th id="769">769</th><td>  <i>// We cannot Kill ScratchWaveOffsetReg here because we allow it to be used in</i></td></tr>
<tr><th id="770">770</th><td><i>  // the kernel body via inreg arguments.</i></td></tr>
<tr><th id="771">771</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col5 ref" href="#125MBB" title='MBB' data-ref="125MBB" data-ref-filename="125MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#126I" title='I' data-ref="126I" data-ref-filename="126I">I</a>, <a class="local col7 ref" href="#127DL" title='DL' data-ref="127DL" data-ref-filename="127DL">DL</a>, <a class="local col2 ref" href="#132TII" title='TII' data-ref="132TII" data-ref-filename="132TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ADD_U32" title='llvm::AMDGPU::S_ADD_U32' data-ref="llvm::AMDGPU::S_ADD_U32" data-ref-filename="llvm..AMDGPU..S_ADD_U32">S_ADD_U32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#154ScratchRsrcSub0" title='ScratchRsrcSub0' data-ref="154ScratchRsrcSub0" data-ref-filename="154ScratchRsrcSub0">ScratchRsrcSub0</a>)</td></tr>
<tr><th id="772">772</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#154ScratchRsrcSub0" title='ScratchRsrcSub0' data-ref="154ScratchRsrcSub0" data-ref-filename="154ScratchRsrcSub0">ScratchRsrcSub0</a>)</td></tr>
<tr><th id="773">773</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#130ScratchWaveOffsetReg" title='ScratchWaveOffsetReg' data-ref="130ScratchWaveOffsetReg" data-ref-filename="130ScratchWaveOffsetReg">ScratchWaveOffsetReg</a>)</td></tr>
<tr><th id="774">774</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#129ScratchRsrcReg" title='ScratchRsrcReg' data-ref="129ScratchRsrcReg" data-ref-filename="129ScratchRsrcReg">ScratchRsrcReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::ImplicitDefine" title='llvm::RegState::ImplicitDefine' data-ref="llvm::RegState::ImplicitDefine" data-ref-filename="llvm..RegState..ImplicitDefine">ImplicitDefine</a>);</td></tr>
<tr><th id="775">775</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col5 ref" href="#125MBB" title='MBB' data-ref="125MBB" data-ref-filename="125MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#126I" title='I' data-ref="126I" data-ref-filename="126I">I</a>, <a class="local col7 ref" href="#127DL" title='DL' data-ref="127DL" data-ref-filename="127DL">DL</a>, <a class="local col2 ref" href="#132TII" title='TII' data-ref="132TII" data-ref-filename="132TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ADDC_U32" title='llvm::AMDGPU::S_ADDC_U32' data-ref="llvm::AMDGPU::S_ADDC_U32" data-ref-filename="llvm..AMDGPU..S_ADDC_U32">S_ADDC_U32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#155ScratchRsrcSub1" title='ScratchRsrcSub1' data-ref="155ScratchRsrcSub1" data-ref-filename="155ScratchRsrcSub1">ScratchRsrcSub1</a>)</td></tr>
<tr><th id="776">776</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#155ScratchRsrcSub1" title='ScratchRsrcSub1' data-ref="155ScratchRsrcSub1" data-ref-filename="155ScratchRsrcSub1">ScratchRsrcSub1</a>)</td></tr>
<tr><th id="777">777</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="778">778</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#129ScratchRsrcReg" title='ScratchRsrcReg' data-ref="129ScratchRsrcReg" data-ref-filename="129ScratchRsrcReg">ScratchRsrcReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::ImplicitDefine" title='llvm::RegState::ImplicitDefine' data-ref="llvm::RegState::ImplicitDefine" data-ref-filename="llvm..RegState..ImplicitDefine">ImplicitDefine</a>);</td></tr>
<tr><th id="779">779</th><td>}</td></tr>
<tr><th id="780">780</th><td></td></tr>
<tr><th id="781">781</th><td><em>bool</em> <a class="type" href="SIFrameLowering.h.html#llvm::SIFrameLowering" title='llvm::SIFrameLowering' data-ref="llvm::SIFrameLowering" data-ref-filename="llvm..SIFrameLowering">SIFrameLowering</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15SIFrameLowering18isSupportedStackIDENS_13TargetStackID5ValueE" title='llvm::SIFrameLowering::isSupportedStackID' data-ref="_ZNK4llvm15SIFrameLowering18isSupportedStackIDENS_13TargetStackID5ValueE" data-ref-filename="_ZNK4llvm15SIFrameLowering18isSupportedStackIDENS_13TargetStackID5ValueE">isSupportedStackID</dfn>(<span class="namespace">TargetStackID::</span><a class="type" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::TargetStackID::Value" title='llvm::TargetStackID::Value' data-ref="llvm::TargetStackID::Value" data-ref-filename="llvm..TargetStackID..Value">Value</a> <dfn class="local col6 decl" id="156ID" title='ID' data-type='TargetStackID::Value' data-ref="156ID" data-ref-filename="156ID">ID</dfn>) <em>const</em> {</td></tr>
<tr><th id="782">782</th><td>  <b>switch</b> (<a class="local col6 ref" href="#156ID" title='ID' data-ref="156ID" data-ref-filename="156ID">ID</a>) {</td></tr>
<tr><th id="783">783</th><td>  <b>case</b> <span class="namespace">TargetStackID::</span><a class="enum" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::TargetStackID::Default" title='llvm::TargetStackID::Default' data-ref="llvm::TargetStackID::Default" data-ref-filename="llvm..TargetStackID..Default">Default</a>:</td></tr>
<tr><th id="784">784</th><td>  <b>case</b> <span class="namespace">TargetStackID::</span><a class="enum" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::TargetStackID::NoAlloc" title='llvm::TargetStackID::NoAlloc' data-ref="llvm::TargetStackID::NoAlloc" data-ref-filename="llvm..TargetStackID..NoAlloc">NoAlloc</a>:</td></tr>
<tr><th id="785">785</th><td>  <b>case</b> <span class="namespace">TargetStackID::</span><a class="enum" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::TargetStackID::SGPRSpill" title='llvm::TargetStackID::SGPRSpill' data-ref="llvm::TargetStackID::SGPRSpill" data-ref-filename="llvm..TargetStackID..SGPRSpill">SGPRSpill</a>:</td></tr>
<tr><th id="786">786</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="787">787</th><td>  <b>case</b> <span class="namespace">TargetStackID::</span><a class="enum" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::TargetStackID::ScalableVector" title='llvm::TargetStackID::ScalableVector' data-ref="llvm::TargetStackID::ScalableVector" data-ref-filename="llvm..TargetStackID..ScalableVector">ScalableVector</a>:</td></tr>
<tr><th id="788">788</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="789">789</th><td>  }</td></tr>
<tr><th id="790">790</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid TargetStackID::Value"</q>);</td></tr>
<tr><th id="791">791</th><td>}</td></tr>
<tr><th id="792">792</th><td></td></tr>
<tr><th id="793">793</th><td><i  data-doc="_ZL20buildScratchExecCopyRN4llvm12LivePhysRegsERNS_15MachineFunctionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEb">// Activate all lanes, returns saved exec.</i></td></tr>
<tr><th id="794">794</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="tu decl def fn" id="_ZL20buildScratchExecCopyRN4llvm12LivePhysRegsERNS_15MachineFunctionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEb" title='buildScratchExecCopy' data-type='llvm::Register buildScratchExecCopy(llvm::LivePhysRegs &amp; LiveRegs, llvm::MachineFunction &amp; MF, llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI, bool IsProlog)' data-ref="_ZL20buildScratchExecCopyRN4llvm12LivePhysRegsERNS_15MachineFunctionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEb" data-ref-filename="_ZL20buildScratchExecCopyRN4llvm12LivePhysRegsERNS_15MachineFunctionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEb">buildScratchExecCopy</dfn>(<a class="type" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs" data-ref-filename="llvm..LivePhysRegs">LivePhysRegs</a> &amp;<dfn class="local col7 decl" id="157LiveRegs" title='LiveRegs' data-type='llvm::LivePhysRegs &amp;' data-ref="157LiveRegs" data-ref-filename="157LiveRegs">LiveRegs</dfn>,</td></tr>
<tr><th id="795">795</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="158MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="158MF" data-ref-filename="158MF">MF</dfn>,</td></tr>
<tr><th id="796">796</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="159MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="159MBB" data-ref-filename="159MBB">MBB</dfn>,</td></tr>
<tr><th id="797">797</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col0 decl" id="160MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="160MBBI" data-ref-filename="160MBBI">MBBI</dfn>,</td></tr>
<tr><th id="798">798</th><td>                                     <em>bool</em> <dfn class="local col1 decl" id="161IsProlog" title='IsProlog' data-type='bool' data-ref="161IsProlog" data-ref-filename="161IsProlog">IsProlog</dfn>) {</td></tr>
<tr><th id="799">799</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col2 decl" id="162ScratchExecCopy" title='ScratchExecCopy' data-type='llvm::Register' data-ref="162ScratchExecCopy" data-ref-filename="162ScratchExecCopy">ScratchExecCopy</dfn>;</td></tr>
<tr><th id="800">800</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="163MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="163MRI" data-ref-filename="163MRI">MRI</dfn> = <a class="local col8 ref" href="#158MF" title='MF' data-ref="158MF" data-ref-filename="158MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="801">801</th><td>  <em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col4 decl" id="164ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="164ST" data-ref-filename="164ST">ST</dfn> = <a class="local col8 ref" href="#158MF" title='MF' data-ref="158MF" data-ref-filename="158MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="802">802</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a> *<dfn class="local col5 decl" id="165TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="165TII" data-ref-filename="165TII">TII</dfn> = <a class="local col4 ref" href="#164ST" title='ST' data-ref="164ST" data-ref-filename="164ST">ST</a>.<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="803">803</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col6 decl" id="166TRI" title='TRI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="166TRI" data-ref-filename="166TRI">TRI</dfn> = <a class="local col5 ref" href="#165TII" title='TII' data-ref="165TII" data-ref-filename="165TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getRegisterInfoEv" title='llvm::SIInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm11SIInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm11SIInstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="804">804</th><td>  <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col7 decl" id="167FuncInfo" title='FuncInfo' data-type='llvm::SIMachineFunctionInfo *' data-ref="167FuncInfo" data-ref-filename="167FuncInfo">FuncInfo</dfn> = <a class="local col8 ref" href="#158MF" title='MF' data-ref="158MF" data-ref-filename="158MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="805">805</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col8 decl" id="168DL" title='DL' data-type='llvm::DebugLoc' data-ref="168DL" data-ref-filename="168DL">DL</dfn>;</td></tr>
<tr><th id="806">806</th><td></td></tr>
<tr><th id="807">807</th><td>  <b>if</b> (<a class="local col7 ref" href="#157LiveRegs" title='LiveRegs' data-ref="157LiveRegs" data-ref-filename="157LiveRegs">LiveRegs</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZNK4llvm12LivePhysRegs5emptyEv" title='llvm::LivePhysRegs::empty' data-ref="_ZNK4llvm12LivePhysRegs5emptyEv" data-ref-filename="_ZNK4llvm12LivePhysRegs5emptyEv">empty</a>()) {</td></tr>
<tr><th id="808">808</th><td>    <b>if</b> (<a class="local col1 ref" href="#161IsProlog" title='IsProlog' data-ref="161IsProlog" data-ref-filename="161IsProlog">IsProlog</a>) {</td></tr>
<tr><th id="809">809</th><td>      <a class="local col7 ref" href="#157LiveRegs" title='LiveRegs' data-ref="157LiveRegs" data-ref-filename="157LiveRegs">LiveRegs</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs4initERKNS_18TargetRegisterInfoE" title='llvm::LivePhysRegs::init' data-ref="_ZN4llvm12LivePhysRegs4initERKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm12LivePhysRegs4initERKNS_18TargetRegisterInfoE">init</a>(<a class="local col6 ref" href="#166TRI" title='TRI' data-ref="166TRI" data-ref-filename="166TRI">TRI</a>);</td></tr>
<tr><th id="810">810</th><td>      <a class="local col7 ref" href="#157LiveRegs" title='LiveRegs' data-ref="157LiveRegs" data-ref-filename="157LiveRegs">LiveRegs</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs10addLiveInsERKNS_17MachineBasicBlockE" title='llvm::LivePhysRegs::addLiveIns' data-ref="_ZN4llvm12LivePhysRegs10addLiveInsERKNS_17MachineBasicBlockE" data-ref-filename="_ZN4llvm12LivePhysRegs10addLiveInsERKNS_17MachineBasicBlockE">addLiveIns</a>(<a class="local col9 ref" href="#159MBB" title='MBB' data-ref="159MBB" data-ref-filename="159MBB">MBB</a>);</td></tr>
<tr><th id="811">811</th><td>      <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#167FuncInfo" title='FuncInfo' data-ref="167FuncInfo" data-ref-filename="167FuncInfo">FuncInfo</a>-&gt;<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SGPRForFPSaveRestoreCopy" title='llvm::SIMachineFunctionInfo::SGPRForFPSaveRestoreCopy' data-ref="llvm::SIMachineFunctionInfo::SGPRForFPSaveRestoreCopy" data-ref-filename="llvm..SIMachineFunctionInfo..SGPRForFPSaveRestoreCopy">SGPRForFPSaveRestoreCopy</a>)</td></tr>
<tr><th id="812">812</th><td>        <a class="local col7 ref" href="#157LiveRegs" title='LiveRegs' data-ref="157LiveRegs" data-ref-filename="157LiveRegs">LiveRegs</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs9removeRegEt" title='llvm::LivePhysRegs::removeReg' data-ref="_ZN4llvm12LivePhysRegs9removeRegEt" data-ref-filename="_ZN4llvm12LivePhysRegs9removeRegEt">removeReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#167FuncInfo" title='FuncInfo' data-ref="167FuncInfo" data-ref-filename="167FuncInfo">FuncInfo</a>-&gt;<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SGPRForFPSaveRestoreCopy" title='llvm::SIMachineFunctionInfo::SGPRForFPSaveRestoreCopy' data-ref="llvm::SIMachineFunctionInfo::SGPRForFPSaveRestoreCopy" data-ref-filename="llvm..SIMachineFunctionInfo..SGPRForFPSaveRestoreCopy">SGPRForFPSaveRestoreCopy</a>);</td></tr>
<tr><th id="813">813</th><td></td></tr>
<tr><th id="814">814</th><td>      <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#167FuncInfo" title='FuncInfo' data-ref="167FuncInfo" data-ref-filename="167FuncInfo">FuncInfo</a>-&gt;<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SGPRForBPSaveRestoreCopy" title='llvm::SIMachineFunctionInfo::SGPRForBPSaveRestoreCopy' data-ref="llvm::SIMachineFunctionInfo::SGPRForBPSaveRestoreCopy" data-ref-filename="llvm..SIMachineFunctionInfo..SGPRForBPSaveRestoreCopy">SGPRForBPSaveRestoreCopy</a>)</td></tr>
<tr><th id="815">815</th><td>        <a class="local col7 ref" href="#157LiveRegs" title='LiveRegs' data-ref="157LiveRegs" data-ref-filename="157LiveRegs">LiveRegs</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs9removeRegEt" title='llvm::LivePhysRegs::removeReg' data-ref="_ZN4llvm12LivePhysRegs9removeRegEt" data-ref-filename="_ZN4llvm12LivePhysRegs9removeRegEt">removeReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#167FuncInfo" title='FuncInfo' data-ref="167FuncInfo" data-ref-filename="167FuncInfo">FuncInfo</a>-&gt;<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SGPRForBPSaveRestoreCopy" title='llvm::SIMachineFunctionInfo::SGPRForBPSaveRestoreCopy' data-ref="llvm::SIMachineFunctionInfo::SGPRForBPSaveRestoreCopy" data-ref-filename="llvm..SIMachineFunctionInfo..SGPRForBPSaveRestoreCopy">SGPRForBPSaveRestoreCopy</a>);</td></tr>
<tr><th id="816">816</th><td>    } <b>else</b> {</td></tr>
<tr><th id="817">817</th><td>      <i>// In epilog.</i></td></tr>
<tr><th id="818">818</th><td>      <a class="local col7 ref" href="#157LiveRegs" title='LiveRegs' data-ref="157LiveRegs" data-ref-filename="157LiveRegs">LiveRegs</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs4initERKNS_18TargetRegisterInfoE" title='llvm::LivePhysRegs::init' data-ref="_ZN4llvm12LivePhysRegs4initERKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm12LivePhysRegs4initERKNS_18TargetRegisterInfoE">init</a>(*<a class="local col4 ref" href="#164ST" title='ST' data-ref="164ST" data-ref-filename="164ST">ST</a>.<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" title='llvm::GCNSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv">getRegisterInfo</a>());</td></tr>
<tr><th id="819">819</th><td>      <a class="local col7 ref" href="#157LiveRegs" title='LiveRegs' data-ref="157LiveRegs" data-ref-filename="157LiveRegs">LiveRegs</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs11addLiveOutsERKNS_17MachineBasicBlockE" title='llvm::LivePhysRegs::addLiveOuts' data-ref="_ZN4llvm12LivePhysRegs11addLiveOutsERKNS_17MachineBasicBlockE" data-ref-filename="_ZN4llvm12LivePhysRegs11addLiveOutsERKNS_17MachineBasicBlockE">addLiveOuts</a>(<a class="local col9 ref" href="#159MBB" title='MBB' data-ref="159MBB" data-ref-filename="159MBB">MBB</a>);</td></tr>
<tr><th id="820">820</th><td>      <a class="local col7 ref" href="#157LiveRegs" title='LiveRegs' data-ref="157LiveRegs" data-ref-filename="157LiveRegs">LiveRegs</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs12stepBackwardERKNS_12MachineInstrE" title='llvm::LivePhysRegs::stepBackward' data-ref="_ZN4llvm12LivePhysRegs12stepBackwardERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm12LivePhysRegs12stepBackwardERKNS_12MachineInstrE">stepBackward</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col0 ref" href="#160MBBI" title='MBBI' data-ref="160MBBI" data-ref-filename="160MBBI">MBBI</a>);</td></tr>
<tr><th id="821">821</th><td>    }</td></tr>
<tr><th id="822">822</th><td>  }</td></tr>
<tr><th id="823">823</th><td></td></tr>
<tr><th id="824">824</th><td>  <a class="local col2 ref" href="#162ScratchExecCopy" title='ScratchExecCopy' data-ref="162ScratchExecCopy" data-ref-filename="162ScratchExecCopy">ScratchExecCopy</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="tu ref fn" href="#_ZL32findScratchNonCalleeSaveRegisterRN4llvm19MachineRegisterInfoERNS_12LivePhysRegsERKNS_19TargetRegisterClassEb" title='findScratchNonCalleeSaveRegister' data-use='c' data-ref="_ZL32findScratchNonCalleeSaveRegisterRN4llvm19MachineRegisterInfoERNS_12LivePhysRegsERKNS_19TargetRegisterClassEb" data-ref-filename="_ZL32findScratchNonCalleeSaveRegisterRN4llvm19MachineRegisterInfoERNS_12LivePhysRegsERKNS_19TargetRegisterClassEb">findScratchNonCalleeSaveRegister</a>(</td></tr>
<tr><th id="825">825</th><td>      <span class='refarg'><a class="local col3 ref" href="#163MRI" title='MRI' data-ref="163MRI" data-ref-filename="163MRI">MRI</a></span>, <span class='refarg'><a class="local col7 ref" href="#157LiveRegs" title='LiveRegs' data-ref="157LiveRegs" data-ref-filename="157LiveRegs">LiveRegs</a></span>, *<a class="local col6 ref" href="#166TRI" title='TRI' data-ref="166TRI" data-ref-filename="166TRI">TRI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo19getWaveMaskRegClassEv" title='llvm::SIRegisterInfo::getWaveMaskRegClass' data-ref="_ZNK4llvm14SIRegisterInfo19getWaveMaskRegClassEv" data-ref-filename="_ZNK4llvm14SIRegisterInfo19getWaveMaskRegClassEv">getWaveMaskRegClass</a>());</td></tr>
<tr><th id="826">826</th><td></td></tr>
<tr><th id="827">827</th><td>  <b>if</b> (!<a class="local col1 ref" href="#161IsProlog" title='IsProlog' data-ref="161IsProlog" data-ref-filename="161IsProlog">IsProlog</a>)</td></tr>
<tr><th id="828">828</th><td>    <a class="local col7 ref" href="#157LiveRegs" title='LiveRegs' data-ref="157LiveRegs" data-ref-filename="157LiveRegs">LiveRegs</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs9removeRegEt" title='llvm::LivePhysRegs::removeReg' data-ref="_ZN4llvm12LivePhysRegs9removeRegEt" data-ref-filename="_ZN4llvm12LivePhysRegs9removeRegEt">removeReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#162ScratchExecCopy" title='ScratchExecCopy' data-ref="162ScratchExecCopy" data-ref-filename="162ScratchExecCopy">ScratchExecCopy</a>);</td></tr>
<tr><th id="829">829</th><td></td></tr>
<tr><th id="830">830</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col9 decl" id="169OrSaveExec" title='OrSaveExec' data-type='const unsigned int' data-ref="169OrSaveExec" data-ref-filename="169OrSaveExec">OrSaveExec</dfn> =</td></tr>
<tr><th id="831">831</th><td>      <a class="local col4 ref" href="#164ST" title='ST' data-ref="164ST" data-ref-filename="164ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8isWave32Ev" title='llvm::GCNSubtarget::isWave32' data-ref="_ZNK4llvm12GCNSubtarget8isWave32Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget8isWave32Ev">isWave32</a>() ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_OR_SAVEEXEC_B32" title='llvm::AMDGPU::S_OR_SAVEEXEC_B32' data-ref="llvm::AMDGPU::S_OR_SAVEEXEC_B32" data-ref-filename="llvm..AMDGPU..S_OR_SAVEEXEC_B32">S_OR_SAVEEXEC_B32</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_OR_SAVEEXEC_B64" title='llvm::AMDGPU::S_OR_SAVEEXEC_B64' data-ref="llvm::AMDGPU::S_OR_SAVEEXEC_B64" data-ref-filename="llvm..AMDGPU..S_OR_SAVEEXEC_B64">S_OR_SAVEEXEC_B64</a>;</td></tr>
<tr><th id="832">832</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#159MBB" title='MBB' data-ref="159MBB" data-ref-filename="159MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#160MBBI" title='MBBI' data-ref="160MBBI" data-ref-filename="160MBBI">MBBI</a>, <a class="local col8 ref" href="#168DL" title='DL' data-ref="168DL" data-ref-filename="168DL">DL</a>, <a class="local col5 ref" href="#165TII" title='TII' data-ref="165TII" data-ref-filename="165TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#169OrSaveExec" title='OrSaveExec' data-ref="169OrSaveExec" data-ref-filename="169OrSaveExec">OrSaveExec</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#162ScratchExecCopy" title='ScratchExecCopy' data-ref="162ScratchExecCopy" data-ref-filename="162ScratchExecCopy">ScratchExecCopy</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(-<var>1</var>);</td></tr>
<tr><th id="833">833</th><td></td></tr>
<tr><th id="834">834</th><td>  <b>return</b> <a class="local col2 ref" href="#162ScratchExecCopy" title='ScratchExecCopy' data-ref="162ScratchExecCopy" data-ref-filename="162ScratchExecCopy">ScratchExecCopy</a>;</td></tr>
<tr><th id="835">835</th><td>}</td></tr>
<tr><th id="836">836</th><td></td></tr>
<tr><th id="837">837</th><td><em>void</em> <a class="type" href="SIFrameLowering.h.html#llvm::SIFrameLowering" title='llvm::SIFrameLowering' data-ref="llvm::SIFrameLowering" data-ref-filename="llvm..SIFrameLowering">SIFrameLowering</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15SIFrameLowering12emitPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE" title='llvm::SIFrameLowering::emitPrologue' data-ref="_ZNK4llvm15SIFrameLowering12emitPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE" data-ref-filename="_ZNK4llvm15SIFrameLowering12emitPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE">emitPrologue</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="170MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="170MF" data-ref-filename="170MF">MF</dfn>,</td></tr>
<tr><th id="838">838</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="171MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="171MBB" data-ref-filename="171MBB">MBB</dfn>) <em>const</em> {</td></tr>
<tr><th id="839">839</th><td>  <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col2 decl" id="172FuncInfo" title='FuncInfo' data-type='llvm::SIMachineFunctionInfo *' data-ref="172FuncInfo" data-ref-filename="172FuncInfo">FuncInfo</dfn> = <a class="local col0 ref" href="#170MF" title='MF' data-ref="170MF" data-ref-filename="170MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="840">840</th><td>  <b>if</b> (<a class="local col2 ref" href="#172FuncInfo" title='FuncInfo' data-ref="172FuncInfo" data-ref-filename="172FuncInfo">FuncInfo</a>-&gt;<a class="ref fn" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv" title='llvm::AMDGPUMachineFunction::isEntryFunction' data-ref="_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv" data-ref-filename="_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv">isEntryFunction</a>()) {</td></tr>
<tr><th id="841">841</th><td>    <a class="member fn" href="#_ZNK4llvm15SIFrameLowering25emitEntryFunctionPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE" title='llvm::SIFrameLowering::emitEntryFunctionPrologue' data-ref="_ZNK4llvm15SIFrameLowering25emitEntryFunctionPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE" data-ref-filename="_ZNK4llvm15SIFrameLowering25emitEntryFunctionPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE">emitEntryFunctionPrologue</a>(<span class='refarg'><a class="local col0 ref" href="#170MF" title='MF' data-ref="170MF" data-ref-filename="170MF">MF</a></span>, <span class='refarg'><a class="local col1 ref" href="#171MBB" title='MBB' data-ref="171MBB" data-ref-filename="171MBB">MBB</a></span>);</td></tr>
<tr><th id="842">842</th><td>    <b>return</b>;</td></tr>
<tr><th id="843">843</th><td>  }</td></tr>
<tr><th id="844">844</th><td></td></tr>
<tr><th id="845">845</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col3 decl" id="173MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="173MFI" data-ref-filename="173MFI">MFI</dfn> = <a class="local col0 ref" href="#170MF" title='MF' data-ref="170MF" data-ref-filename="170MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="846">846</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="174MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="174MRI" data-ref-filename="174MRI">MRI</dfn> = <a class="local col0 ref" href="#170MF" title='MF' data-ref="170MF" data-ref-filename="170MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="847">847</th><td>  <em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col5 decl" id="175ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="175ST" data-ref-filename="175ST">ST</dfn> = <a class="local col0 ref" href="#170MF" title='MF' data-ref="170MF" data-ref-filename="170MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="848">848</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a> *<dfn class="local col6 decl" id="176TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="176TII" data-ref-filename="176TII">TII</dfn> = <a class="local col5 ref" href="#175ST" title='ST' data-ref="175ST" data-ref-filename="175ST">ST</a>.<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="849">849</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col7 decl" id="177TRI" title='TRI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="177TRI" data-ref-filename="177TRI">TRI</dfn> = <a class="local col6 ref" href="#176TII" title='TII' data-ref="176TII" data-ref-filename="176TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getRegisterInfoEv" title='llvm::SIInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm11SIInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm11SIInstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="850">850</th><td></td></tr>
<tr><th id="851">851</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="178StackPtrReg" title='StackPtrReg' data-type='llvm::Register' data-ref="178StackPtrReg" data-ref-filename="178StackPtrReg">StackPtrReg</dfn> = <a class="local col2 ref" href="#172FuncInfo" title='FuncInfo' data-ref="172FuncInfo" data-ref-filename="172FuncInfo">FuncInfo</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv" title='llvm::SIMachineFunctionInfo::getStackPtrOffsetReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv">getStackPtrOffsetReg</a>();</td></tr>
<tr><th id="852">852</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="179FramePtrReg" title='FramePtrReg' data-type='llvm::Register' data-ref="179FramePtrReg" data-ref-filename="179FramePtrReg">FramePtrReg</dfn> = <a class="local col2 ref" href="#172FuncInfo" title='FuncInfo' data-ref="172FuncInfo" data-ref-filename="172FuncInfo">FuncInfo</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo17getFrameOffsetRegEv" title='llvm::SIMachineFunctionInfo::getFrameOffsetReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getFrameOffsetRegEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo17getFrameOffsetRegEv">getFrameOffsetReg</a>();</td></tr>
<tr><th id="853">853</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="180BasePtrReg" title='BasePtrReg' data-type='llvm::Register' data-ref="180BasePtrReg" data-ref-filename="180BasePtrReg">BasePtrReg</dfn> =</td></tr>
<tr><th id="854">854</th><td>      <a class="local col7 ref" href="#177TRI" title='TRI' data-ref="177TRI" data-ref-filename="177TRI">TRI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo14hasBasePointerERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::hasBasePointer' data-ref="_ZNK4llvm14SIRegisterInfo14hasBasePointerERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm14SIRegisterInfo14hasBasePointerERKNS_15MachineFunctionE">hasBasePointer</a>(<a class="local col0 ref" href="#170MF" title='MF' data-ref="170MF" data-ref-filename="170MF">MF</a>) ? <a class="local col7 ref" href="#177TRI" title='TRI' data-ref="177TRI" data-ref-filename="177TRI">TRI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo15getBaseRegisterEv" title='llvm::SIRegisterInfo::getBaseRegister' data-ref="_ZNK4llvm14SIRegisterInfo15getBaseRegisterEv" data-ref-filename="_ZNK4llvm14SIRegisterInfo15getBaseRegisterEv">getBaseRegister</a>() : <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a><a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej">(</a>);</td></tr>
<tr><th id="855">855</th><td>  <a class="type" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs" data-ref-filename="llvm..LivePhysRegs">LivePhysRegs</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegsC1Ev" title='llvm::LivePhysRegs::LivePhysRegs' data-ref="_ZN4llvm12LivePhysRegsC1Ev" data-ref-filename="_ZN4llvm12LivePhysRegsC1Ev"></a><dfn class="local col1 decl" id="181LiveRegs" title='LiveRegs' data-type='llvm::LivePhysRegs' data-ref="181LiveRegs" data-ref-filename="181LiveRegs">LiveRegs</dfn>;</td></tr>
<tr><th id="856">856</th><td></td></tr>
<tr><th id="857">857</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col2 decl" id="182MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="182MBBI" data-ref-filename="182MBBI">MBBI</dfn> = <a class="local col1 ref" href="#171MBB" title='MBB' data-ref="171MBB" data-ref-filename="171MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="858">858</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col3 decl" id="183DL" title='DL' data-type='llvm::DebugLoc' data-ref="183DL" data-ref-filename="183DL">DL</dfn>;</td></tr>
<tr><th id="859">859</th><td></td></tr>
<tr><th id="860">860</th><td>  <em>bool</em> <dfn class="local col4 decl" id="184HasFP" title='HasFP' data-type='bool' data-ref="184HasFP" data-ref-filename="184HasFP">HasFP</dfn> = <b>false</b>;</td></tr>
<tr><th id="861">861</th><td>  <em>bool</em> <dfn class="local col5 decl" id="185HasBP" title='HasBP' data-type='bool' data-ref="185HasBP" data-ref-filename="185HasBP">HasBP</dfn> = <b>false</b>;</td></tr>
<tr><th id="862">862</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col6 decl" id="186NumBytes" title='NumBytes' data-type='uint32_t' data-ref="186NumBytes" data-ref-filename="186NumBytes">NumBytes</dfn> = <a class="local col3 ref" href="#173MFI" title='MFI' data-ref="173MFI" data-ref-filename="173MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo12getStackSizeEv" title='llvm::MachineFrameInfo::getStackSize' data-ref="_ZNK4llvm16MachineFrameInfo12getStackSizeEv" data-ref-filename="_ZNK4llvm16MachineFrameInfo12getStackSizeEv">getStackSize</a>();</td></tr>
<tr><th id="863">863</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col7 decl" id="187RoundedSize" title='RoundedSize' data-type='uint32_t' data-ref="187RoundedSize" data-ref-filename="187RoundedSize">RoundedSize</dfn> = <a class="local col6 ref" href="#186NumBytes" title='NumBytes' data-ref="186NumBytes" data-ref-filename="186NumBytes">NumBytes</a>;</td></tr>
<tr><th id="864">864</th><td>  <i>// To avoid clobbering VGPRs in lanes that weren't active on function entry,</i></td></tr>
<tr><th id="865">865</th><td><i>  // turn on all lanes before doing the spill to memory.</i></td></tr>
<tr><th id="866">866</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col8 decl" id="188ScratchExecCopy" title='ScratchExecCopy' data-type='llvm::Register' data-ref="188ScratchExecCopy" data-ref-filename="188ScratchExecCopy">ScratchExecCopy</dfn>;</td></tr>
<tr><th id="867">867</th><td></td></tr>
<tr><th id="868">868</th><td>  <em>bool</em> <dfn class="local col9 decl" id="189HasFPSaveIndex" title='HasFPSaveIndex' data-type='bool' data-ref="189HasFPSaveIndex" data-ref-filename="189HasFPSaveIndex">HasFPSaveIndex</dfn> = <a class="local col2 ref" href="#172FuncInfo" title='FuncInfo' data-ref="172FuncInfo" data-ref-filename="172FuncInfo">FuncInfo</a>-&gt;<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::FramePointerSaveIndex" title='llvm::SIMachineFunctionInfo::FramePointerSaveIndex' data-ref="llvm::SIMachineFunctionInfo::FramePointerSaveIndex" data-ref-filename="llvm..SIMachineFunctionInfo..FramePointerSaveIndex">FramePointerSaveIndex</a>.<a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8Optional8hasValueEv" title='llvm::Optional::hasValue' data-ref="_ZNK4llvm8Optional8hasValueEv" data-ref-filename="_ZNK4llvm8Optional8hasValueEv">hasValue</a>();</td></tr>
<tr><th id="869">869</th><td>  <em>bool</em> <dfn class="local col0 decl" id="190SpillFPToMemory" title='SpillFPToMemory' data-type='bool' data-ref="190SpillFPToMemory" data-ref-filename="190SpillFPToMemory">SpillFPToMemory</dfn> = <b>false</b>;</td></tr>
<tr><th id="870">870</th><td>  <i>// A StackID of SGPRSpill implies that this is a spill from SGPR to VGPR.</i></td></tr>
<tr><th id="871">871</th><td><i>  // Otherwise we are spilling the FP to memory.</i></td></tr>
<tr><th id="872">872</th><td>  <b>if</b> (<a class="local col9 ref" href="#189HasFPSaveIndex" title='HasFPSaveIndex' data-ref="189HasFPSaveIndex" data-ref-filename="189HasFPSaveIndex">HasFPSaveIndex</a>) {</td></tr>
<tr><th id="873">873</th><td>    <a class="local col0 ref" href="#190SpillFPToMemory" title='SpillFPToMemory' data-ref="190SpillFPToMemory" data-ref-filename="190SpillFPToMemory">SpillFPToMemory</a> = <a class="local col3 ref" href="#173MFI" title='MFI' data-ref="173MFI" data-ref-filename="173MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo10getStackIDEi" title='llvm::MachineFrameInfo::getStackID' data-ref="_ZNK4llvm16MachineFrameInfo10getStackIDEi" data-ref-filename="_ZNK4llvm16MachineFrameInfo10getStackIDEi">getStackID</a>(<a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv" data-ref-filename="_ZNR4llvm8OptionaldeEv">*</a><a class="local col2 ref" href="#172FuncInfo" title='FuncInfo' data-ref="172FuncInfo" data-ref-filename="172FuncInfo">FuncInfo</a>-&gt;<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::FramePointerSaveIndex" title='llvm::SIMachineFunctionInfo::FramePointerSaveIndex' data-ref="llvm::SIMachineFunctionInfo::FramePointerSaveIndex" data-ref-filename="llvm..SIMachineFunctionInfo..FramePointerSaveIndex">FramePointerSaveIndex</a>) !=</td></tr>
<tr><th id="874">874</th><td>                      <span class="namespace">TargetStackID::</span><a class="enum" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::TargetStackID::SGPRSpill" title='llvm::TargetStackID::SGPRSpill' data-ref="llvm::TargetStackID::SGPRSpill" data-ref-filename="llvm..TargetStackID..SGPRSpill">SGPRSpill</a>;</td></tr>
<tr><th id="875">875</th><td>  }</td></tr>
<tr><th id="876">876</th><td></td></tr>
<tr><th id="877">877</th><td>  <em>bool</em> <dfn class="local col1 decl" id="191HasBPSaveIndex" title='HasBPSaveIndex' data-type='bool' data-ref="191HasBPSaveIndex" data-ref-filename="191HasBPSaveIndex">HasBPSaveIndex</dfn> = <a class="local col2 ref" href="#172FuncInfo" title='FuncInfo' data-ref="172FuncInfo" data-ref-filename="172FuncInfo">FuncInfo</a>-&gt;<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::BasePointerSaveIndex" title='llvm::SIMachineFunctionInfo::BasePointerSaveIndex' data-ref="llvm::SIMachineFunctionInfo::BasePointerSaveIndex" data-ref-filename="llvm..SIMachineFunctionInfo..BasePointerSaveIndex">BasePointerSaveIndex</a>.<a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8Optional8hasValueEv" title='llvm::Optional::hasValue' data-ref="_ZNK4llvm8Optional8hasValueEv" data-ref-filename="_ZNK4llvm8Optional8hasValueEv">hasValue</a>();</td></tr>
<tr><th id="878">878</th><td>  <em>bool</em> <dfn class="local col2 decl" id="192SpillBPToMemory" title='SpillBPToMemory' data-type='bool' data-ref="192SpillBPToMemory" data-ref-filename="192SpillBPToMemory">SpillBPToMemory</dfn> = <b>false</b>;</td></tr>
<tr><th id="879">879</th><td>  <i>// A StackID of SGPRSpill implies that this is a spill from SGPR to VGPR.</i></td></tr>
<tr><th id="880">880</th><td><i>  // Otherwise we are spilling the BP to memory.</i></td></tr>
<tr><th id="881">881</th><td>  <b>if</b> (<a class="local col1 ref" href="#191HasBPSaveIndex" title='HasBPSaveIndex' data-ref="191HasBPSaveIndex" data-ref-filename="191HasBPSaveIndex">HasBPSaveIndex</a>) {</td></tr>
<tr><th id="882">882</th><td>    <a class="local col2 ref" href="#192SpillBPToMemory" title='SpillBPToMemory' data-ref="192SpillBPToMemory" data-ref-filename="192SpillBPToMemory">SpillBPToMemory</a> = <a class="local col3 ref" href="#173MFI" title='MFI' data-ref="173MFI" data-ref-filename="173MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo10getStackIDEi" title='llvm::MachineFrameInfo::getStackID' data-ref="_ZNK4llvm16MachineFrameInfo10getStackIDEi" data-ref-filename="_ZNK4llvm16MachineFrameInfo10getStackIDEi">getStackID</a>(<a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv" data-ref-filename="_ZNR4llvm8OptionaldeEv">*</a><a class="local col2 ref" href="#172FuncInfo" title='FuncInfo' data-ref="172FuncInfo" data-ref-filename="172FuncInfo">FuncInfo</a>-&gt;<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::BasePointerSaveIndex" title='llvm::SIMachineFunctionInfo::BasePointerSaveIndex' data-ref="llvm::SIMachineFunctionInfo::BasePointerSaveIndex" data-ref-filename="llvm..SIMachineFunctionInfo..BasePointerSaveIndex">BasePointerSaveIndex</a>) !=</td></tr>
<tr><th id="883">883</th><td>                      <span class="namespace">TargetStackID::</span><a class="enum" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::TargetStackID::SGPRSpill" title='llvm::TargetStackID::SGPRSpill' data-ref="llvm::TargetStackID::SGPRSpill" data-ref-filename="llvm..TargetStackID..SGPRSpill">SGPRSpill</a>;</td></tr>
<tr><th id="884">884</th><td>  }</td></tr>
<tr><th id="885">885</th><td></td></tr>
<tr><th id="886">886</th><td>  <i>// Emit the copy if we need an FP, and are using a free SGPR to save it.</i></td></tr>
<tr><th id="887">887</th><td>  <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#172FuncInfo" title='FuncInfo' data-ref="172FuncInfo" data-ref-filename="172FuncInfo">FuncInfo</a>-&gt;<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SGPRForFPSaveRestoreCopy" title='llvm::SIMachineFunctionInfo::SGPRForFPSaveRestoreCopy' data-ref="llvm::SIMachineFunctionInfo::SGPRForFPSaveRestoreCopy" data-ref-filename="llvm..SIMachineFunctionInfo..SGPRForFPSaveRestoreCopy">SGPRForFPSaveRestoreCopy</a>) {</td></tr>
<tr><th id="888">888</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#171MBB" title='MBB' data-ref="171MBB" data-ref-filename="171MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#182MBBI" title='MBBI' data-ref="182MBBI" data-ref-filename="182MBBI">MBBI</a>, <a class="local col3 ref" href="#183DL" title='DL' data-ref="183DL" data-ref-filename="183DL">DL</a>, <a class="local col6 ref" href="#176TII" title='TII' data-ref="176TII" data-ref-filename="176TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#172FuncInfo" title='FuncInfo' data-ref="172FuncInfo" data-ref-filename="172FuncInfo">FuncInfo</a>-&gt;<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SGPRForFPSaveRestoreCopy" title='llvm::SIMachineFunctionInfo::SGPRForFPSaveRestoreCopy' data-ref="llvm::SIMachineFunctionInfo::SGPRForFPSaveRestoreCopy" data-ref-filename="llvm..SIMachineFunctionInfo..SGPRForFPSaveRestoreCopy">SGPRForFPSaveRestoreCopy</a>)</td></tr>
<tr><th id="889">889</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#179FramePtrReg" title='FramePtrReg' data-ref="179FramePtrReg" data-ref-filename="179FramePtrReg">FramePtrReg</a>)</td></tr>
<tr><th id="890">890</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder9setMIFlagENS_12MachineInstr6MIFlagE" title='llvm::MachineInstrBuilder::setMIFlag' data-ref="_ZNK4llvm19MachineInstrBuilder9setMIFlagENS_12MachineInstr6MIFlagE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder9setMIFlagENS_12MachineInstr6MIFlagE">setMIFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::FrameSetup" title='llvm::MachineInstr::FrameSetup' data-ref="llvm::MachineInstr::FrameSetup" data-ref-filename="llvm..MachineInstr..FrameSetup">FrameSetup</a>);</td></tr>
<tr><th id="891">891</th><td>  }</td></tr>
<tr><th id="892">892</th><td></td></tr>
<tr><th id="893">893</th><td>  <i>// Emit the copy if we need a BP, and are using a free SGPR to save it.</i></td></tr>
<tr><th id="894">894</th><td>  <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#172FuncInfo" title='FuncInfo' data-ref="172FuncInfo" data-ref-filename="172FuncInfo">FuncInfo</a>-&gt;<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SGPRForBPSaveRestoreCopy" title='llvm::SIMachineFunctionInfo::SGPRForBPSaveRestoreCopy' data-ref="llvm::SIMachineFunctionInfo::SGPRForBPSaveRestoreCopy" data-ref-filename="llvm..SIMachineFunctionInfo..SGPRForBPSaveRestoreCopy">SGPRForBPSaveRestoreCopy</a>) {</td></tr>
<tr><th id="895">895</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#171MBB" title='MBB' data-ref="171MBB" data-ref-filename="171MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#182MBBI" title='MBBI' data-ref="182MBBI" data-ref-filename="182MBBI">MBBI</a>, <a class="local col3 ref" href="#183DL" title='DL' data-ref="183DL" data-ref-filename="183DL">DL</a>, <a class="local col6 ref" href="#176TII" title='TII' data-ref="176TII" data-ref-filename="176TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>),</td></tr>
<tr><th id="896">896</th><td>            <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#172FuncInfo" title='FuncInfo' data-ref="172FuncInfo" data-ref-filename="172FuncInfo">FuncInfo</a>-&gt;<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SGPRForBPSaveRestoreCopy" title='llvm::SIMachineFunctionInfo::SGPRForBPSaveRestoreCopy' data-ref="llvm::SIMachineFunctionInfo::SGPRForBPSaveRestoreCopy" data-ref-filename="llvm..SIMachineFunctionInfo..SGPRForBPSaveRestoreCopy">SGPRForBPSaveRestoreCopy</a>)</td></tr>
<tr><th id="897">897</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#180BasePtrReg" title='BasePtrReg' data-ref="180BasePtrReg" data-ref-filename="180BasePtrReg">BasePtrReg</a>)</td></tr>
<tr><th id="898">898</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder9setMIFlagENS_12MachineInstr6MIFlagE" title='llvm::MachineInstrBuilder::setMIFlag' data-ref="_ZNK4llvm19MachineInstrBuilder9setMIFlagENS_12MachineInstr6MIFlagE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder9setMIFlagENS_12MachineInstr6MIFlagE">setMIFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::FrameSetup" title='llvm::MachineInstr::FrameSetup' data-ref="llvm::MachineInstr::FrameSetup" data-ref-filename="llvm..MachineInstr..FrameSetup">FrameSetup</a>);</td></tr>
<tr><th id="899">899</th><td>  }</td></tr>
<tr><th id="900">900</th><td></td></tr>
<tr><th id="901">901</th><td>  <i>// If a copy has been emitted for FP and/or BP, Make the SGPRs</i></td></tr>
<tr><th id="902">902</th><td><i>  // used in the copy instructions live throughout the function.</i></td></tr>
<tr><th id="903">903</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a>, <var>2</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col3 decl" id="193TempSGPRs" title='TempSGPRs' data-type='SmallVector&lt;llvm::MCPhysReg, 2&gt;' data-ref="193TempSGPRs" data-ref-filename="193TempSGPRs">TempSGPRs</dfn>;</td></tr>
<tr><th id="904">904</th><td>  <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#172FuncInfo" title='FuncInfo' data-ref="172FuncInfo" data-ref-filename="172FuncInfo">FuncInfo</a>-&gt;<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SGPRForFPSaveRestoreCopy" title='llvm::SIMachineFunctionInfo::SGPRForFPSaveRestoreCopy' data-ref="llvm::SIMachineFunctionInfo::SGPRForFPSaveRestoreCopy" data-ref-filename="llvm..SIMachineFunctionInfo..SGPRForFPSaveRestoreCopy">SGPRForFPSaveRestoreCopy</a>)</td></tr>
<tr><th id="905">905</th><td>    <a class="local col3 ref" href="#193TempSGPRs" title='TempSGPRs' data-ref="193TempSGPRs" data-ref-filename="193TempSGPRs">TempSGPRs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#172FuncInfo" title='FuncInfo' data-ref="172FuncInfo" data-ref-filename="172FuncInfo">FuncInfo</a>-&gt;<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SGPRForFPSaveRestoreCopy" title='llvm::SIMachineFunctionInfo::SGPRForFPSaveRestoreCopy' data-ref="llvm::SIMachineFunctionInfo::SGPRForFPSaveRestoreCopy" data-ref-filename="llvm..SIMachineFunctionInfo..SGPRForFPSaveRestoreCopy">SGPRForFPSaveRestoreCopy</a>);</td></tr>
<tr><th id="906">906</th><td></td></tr>
<tr><th id="907">907</th><td>  <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#172FuncInfo" title='FuncInfo' data-ref="172FuncInfo" data-ref-filename="172FuncInfo">FuncInfo</a>-&gt;<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SGPRForBPSaveRestoreCopy" title='llvm::SIMachineFunctionInfo::SGPRForBPSaveRestoreCopy' data-ref="llvm::SIMachineFunctionInfo::SGPRForBPSaveRestoreCopy" data-ref-filename="llvm..SIMachineFunctionInfo..SGPRForBPSaveRestoreCopy">SGPRForBPSaveRestoreCopy</a>)</td></tr>
<tr><th id="908">908</th><td>    <a class="local col3 ref" href="#193TempSGPRs" title='TempSGPRs' data-ref="193TempSGPRs" data-ref-filename="193TempSGPRs">TempSGPRs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#172FuncInfo" title='FuncInfo' data-ref="172FuncInfo" data-ref-filename="172FuncInfo">FuncInfo</a>-&gt;<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SGPRForBPSaveRestoreCopy" title='llvm::SIMachineFunctionInfo::SGPRForBPSaveRestoreCopy' data-ref="llvm::SIMachineFunctionInfo::SGPRForBPSaveRestoreCopy" data-ref-filename="llvm..SIMachineFunctionInfo..SGPRForBPSaveRestoreCopy">SGPRForBPSaveRestoreCopy</a>);</td></tr>
<tr><th id="909">909</th><td></td></tr>
<tr><th id="910">910</th><td>  <b>if</b> (!<a class="local col3 ref" href="#193TempSGPRs" title='TempSGPRs' data-ref="193TempSGPRs" data-ref-filename="193TempSGPRs">TempSGPRs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv" data-ref-filename="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="911">911</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="194MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="194MBB" data-ref-filename="194MBB">MBB</dfn> : <a class="local col0 ref" href="#170MF" title='MF' data-ref="170MF" data-ref-filename="170MF">MF</a>) {</td></tr>
<tr><th id="912">912</th><td>      <b>for</b> (<a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col5 decl" id="195Reg" title='Reg' data-type='llvm::MCPhysReg' data-ref="195Reg" data-ref-filename="195Reg">Reg</dfn> : <a class="local col3 ref" href="#193TempSGPRs" title='TempSGPRs' data-ref="193TempSGPRs" data-ref-filename="193TempSGPRs">TempSGPRs</a>)</td></tr>
<tr><th id="913">913</th><td>        <a class="local col4 ref" href="#194MBB" title='MBB' data-ref="194MBB" data-ref-filename="194MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE" title='llvm::MachineBasicBlock::addLiveIn' data-ref="_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE" data-ref-filename="_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE">addLiveIn</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col5 ref" href="#195Reg" title='Reg' data-ref="195Reg" data-ref-filename="195Reg">Reg</a>);</td></tr>
<tr><th id="914">914</th><td></td></tr>
<tr><th id="915">915</th><td>      <a class="local col4 ref" href="#194MBB" title='MBB' data-ref="194MBB" data-ref-filename="194MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock17sortUniqueLiveInsEv" title='llvm::MachineBasicBlock::sortUniqueLiveIns' data-ref="_ZN4llvm17MachineBasicBlock17sortUniqueLiveInsEv" data-ref-filename="_ZN4llvm17MachineBasicBlock17sortUniqueLiveInsEv">sortUniqueLiveIns</a>();</td></tr>
<tr><th id="916">916</th><td>    }</td></tr>
<tr><th id="917">917</th><td>  }</td></tr>
<tr><th id="918">918</th><td></td></tr>
<tr><th id="919">919</th><td>  <b>for</b> (<em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>::<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR" title='llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR' data-ref="llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR" data-ref-filename="llvm..SIMachineFunctionInfo..SGPRSpillVGPRCSR">SGPRSpillVGPRCSR</a> &amp;<dfn class="local col6 decl" id="196Reg" title='Reg' data-type='const SIMachineFunctionInfo::SGPRSpillVGPRCSR &amp;' data-ref="196Reg" data-ref-filename="196Reg">Reg</dfn></td></tr>
<tr><th id="920">920</th><td>         : <a class="local col2 ref" href="#172FuncInfo" title='FuncInfo' data-ref="172FuncInfo" data-ref-filename="172FuncInfo">FuncInfo</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo17getSGPRSpillVGPRsEv" title='llvm::SIMachineFunctionInfo::getSGPRSpillVGPRs' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getSGPRSpillVGPRsEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo17getSGPRSpillVGPRsEv">getSGPRSpillVGPRs</a>()) {</td></tr>
<tr><th id="921">921</th><td>    <b>if</b> (!<a class="local col6 ref" href="#196Reg" title='Reg' data-ref="196Reg" data-ref-filename="196Reg">Reg</a>.<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::FI" title='llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::FI' data-ref="llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::FI" data-ref-filename="llvm..SIMachineFunctionInfo..SGPRSpillVGPRCSR..FI">FI</a>.<a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8Optional8hasValueEv" title='llvm::Optional::hasValue' data-ref="_ZNK4llvm8Optional8hasValueEv" data-ref-filename="_ZNK4llvm8Optional8hasValueEv">hasValue</a>())</td></tr>
<tr><th id="922">922</th><td>      <b>continue</b>;</td></tr>
<tr><th id="923">923</th><td></td></tr>
<tr><th id="924">924</th><td>    <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col8 ref" href="#188ScratchExecCopy" title='ScratchExecCopy' data-ref="188ScratchExecCopy" data-ref-filename="188ScratchExecCopy">ScratchExecCopy</a>)</td></tr>
<tr><th id="925">925</th><td>      <a class="local col8 ref" href="#188ScratchExecCopy" title='ScratchExecCopy' data-ref="188ScratchExecCopy" data-ref-filename="188ScratchExecCopy">ScratchExecCopy</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="tu ref fn" href="#_ZL20buildScratchExecCopyRN4llvm12LivePhysRegsERNS_15MachineFunctionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEb" title='buildScratchExecCopy' data-use='c' data-ref="_ZL20buildScratchExecCopyRN4llvm12LivePhysRegsERNS_15MachineFunctionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEb" data-ref-filename="_ZL20buildScratchExecCopyRN4llvm12LivePhysRegsERNS_15MachineFunctionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEb">buildScratchExecCopy</a>(<span class='refarg'><a class="local col1 ref" href="#181LiveRegs" title='LiveRegs' data-ref="181LiveRegs" data-ref-filename="181LiveRegs">LiveRegs</a></span>, <span class='refarg'><a class="local col0 ref" href="#170MF" title='MF' data-ref="170MF" data-ref-filename="170MF">MF</a></span>, <span class='refarg'><a class="local col1 ref" href="#171MBB" title='MBB' data-ref="171MBB" data-ref-filename="171MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#182MBBI" title='MBBI' data-ref="182MBBI" data-ref-filename="182MBBI">MBBI</a>, <b>true</b>);</td></tr>
<tr><th id="926">926</th><td></td></tr>
<tr><th id="927">927</th><td>    <a class="tu ref fn" href="#_ZL16buildPrologSpillRKN4llvm12GCNSubtargetERNS_12LivePhysRegsERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_111306859" title='buildPrologSpill' data-use='c' data-ref="_ZL16buildPrologSpillRKN4llvm12GCNSubtargetERNS_12LivePhysRegsERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_111306859" data-ref-filename="_ZL16buildPrologSpillRKN4llvm12GCNSubtargetERNS_12LivePhysRegsERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_111306859">buildPrologSpill</a>(<a class="local col5 ref" href="#175ST" title='ST' data-ref="175ST" data-ref-filename="175ST">ST</a>, <span class='refarg'><a class="local col1 ref" href="#181LiveRegs" title='LiveRegs' data-ref="181LiveRegs" data-ref-filename="181LiveRegs">LiveRegs</a></span>, <span class='refarg'><a class="local col1 ref" href="#171MBB" title='MBB' data-ref="171MBB" data-ref-filename="171MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#182MBBI" title='MBBI' data-ref="182MBBI" data-ref-filename="182MBBI">MBBI</a>, <a class="local col6 ref" href="#176TII" title='TII' data-ref="176TII" data-ref-filename="176TII">TII</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#196Reg" title='Reg' data-ref="196Reg" data-ref-filename="196Reg">Reg</a>.<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::VGPR" title='llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::VGPR' data-ref="llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::VGPR" data-ref-filename="llvm..SIMachineFunctionInfo..SGPRSpillVGPRCSR..VGPR">VGPR</a>,</td></tr>
<tr><th id="928">928</th><td>                     <a class="local col2 ref" href="#172FuncInfo" title='FuncInfo' data-ref="172FuncInfo" data-ref-filename="172FuncInfo">FuncInfo</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv" title='llvm::SIMachineFunctionInfo::getScratchRSrcReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv">getScratchRSrcReg</a>(),</td></tr>
<tr><th id="929">929</th><td>                     <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#178StackPtrReg" title='StackPtrReg' data-ref="178StackPtrReg" data-ref-filename="178StackPtrReg">StackPtrReg</a>,</td></tr>
<tr><th id="930">930</th><td>                     <a class="local col6 ref" href="#196Reg" title='Reg' data-ref="196Reg" data-ref-filename="196Reg">Reg</a>.<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::FI" title='llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::FI' data-ref="llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::FI" data-ref-filename="llvm..SIMachineFunctionInfo..SGPRSpillVGPRCSR..FI">FI</a>.<a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZNKR4llvm8Optional8getValueEv" title='llvm::Optional::getValue' data-ref="_ZNKR4llvm8Optional8getValueEv" data-ref-filename="_ZNKR4llvm8Optional8getValueEv">getValue</a>());</td></tr>
<tr><th id="931">931</th><td>  }</td></tr>
<tr><th id="932">932</th><td></td></tr>
<tr><th id="933">933</th><td>  <b>if</b> (<a class="local col9 ref" href="#189HasFPSaveIndex" title='HasFPSaveIndex' data-ref="189HasFPSaveIndex" data-ref-filename="189HasFPSaveIndex">HasFPSaveIndex</a> &amp;&amp; <a class="local col0 ref" href="#190SpillFPToMemory" title='SpillFPToMemory' data-ref="190SpillFPToMemory" data-ref-filename="190SpillFPToMemory">SpillFPToMemory</a>) {</td></tr>
<tr><th id="934">934</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!MFI.isDeadObjectIndex(FuncInfo-&gt;FramePointerSaveIndex.getValue()));</td></tr>
<tr><th id="935">935</th><td></td></tr>
<tr><th id="936">936</th><td>    <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col8 ref" href="#188ScratchExecCopy" title='ScratchExecCopy' data-ref="188ScratchExecCopy" data-ref-filename="188ScratchExecCopy">ScratchExecCopy</a>)</td></tr>
<tr><th id="937">937</th><td>      <a class="local col8 ref" href="#188ScratchExecCopy" title='ScratchExecCopy' data-ref="188ScratchExecCopy" data-ref-filename="188ScratchExecCopy">ScratchExecCopy</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="tu ref fn" href="#_ZL20buildScratchExecCopyRN4llvm12LivePhysRegsERNS_15MachineFunctionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEb" title='buildScratchExecCopy' data-use='c' data-ref="_ZL20buildScratchExecCopyRN4llvm12LivePhysRegsERNS_15MachineFunctionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEb" data-ref-filename="_ZL20buildScratchExecCopyRN4llvm12LivePhysRegsERNS_15MachineFunctionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEb">buildScratchExecCopy</a>(<span class='refarg'><a class="local col1 ref" href="#181LiveRegs" title='LiveRegs' data-ref="181LiveRegs" data-ref-filename="181LiveRegs">LiveRegs</a></span>, <span class='refarg'><a class="local col0 ref" href="#170MF" title='MF' data-ref="170MF" data-ref-filename="170MF">MF</a></span>, <span class='refarg'><a class="local col1 ref" href="#171MBB" title='MBB' data-ref="171MBB" data-ref-filename="171MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#182MBBI" title='MBBI' data-ref="182MBBI" data-ref-filename="182MBBI">MBBI</a>, <b>true</b>);</td></tr>
<tr><th id="938">938</th><td></td></tr>
<tr><th id="939">939</th><td>    <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col7 decl" id="197TmpVGPR" title='TmpVGPR' data-type='llvm::MCPhysReg' data-ref="197TmpVGPR" data-ref-filename="197TmpVGPR">TmpVGPR</dfn> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="tu ref fn" href="#_ZL32findScratchNonCalleeSaveRegisterRN4llvm19MachineRegisterInfoERNS_12LivePhysRegsERKNS_19TargetRegisterClassEb" title='findScratchNonCalleeSaveRegister' data-use='c' data-ref="_ZL32findScratchNonCalleeSaveRegisterRN4llvm19MachineRegisterInfoERNS_12LivePhysRegsERKNS_19TargetRegisterClassEb" data-ref-filename="_ZL32findScratchNonCalleeSaveRegisterRN4llvm19MachineRegisterInfoERNS_12LivePhysRegsERKNS_19TargetRegisterClassEb">findScratchNonCalleeSaveRegister</a>(</td></tr>
<tr><th id="940">940</th><td>        <span class='refarg'><a class="local col4 ref" href="#174MRI" title='MRI' data-ref="174MRI" data-ref-filename="174MRI">MRI</a></span>, <span class='refarg'><a class="local col1 ref" href="#181LiveRegs" title='LiveRegs' data-ref="181LiveRegs" data-ref-filename="181LiveRegs">LiveRegs</a></span>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>);</td></tr>
<tr><th id="941">941</th><td></td></tr>
<tr><th id="942">942</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#171MBB" title='MBB' data-ref="171MBB" data-ref-filename="171MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#182MBBI" title='MBBI' data-ref="182MBBI" data-ref-filename="182MBBI">MBBI</a>, <a class="local col3 ref" href="#183DL" title='DL' data-ref="183DL" data-ref-filename="183DL">DL</a>, <a class="local col6 ref" href="#176TII" title='TII' data-ref="176TII" data-ref-filename="176TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B32_e32" title='llvm::AMDGPU::V_MOV_B32_e32' data-ref="llvm::AMDGPU::V_MOV_B32_e32" data-ref-filename="llvm..AMDGPU..V_MOV_B32_e32">V_MOV_B32_e32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#197TmpVGPR" title='TmpVGPR' data-ref="197TmpVGPR" data-ref-filename="197TmpVGPR">TmpVGPR</a>)</td></tr>
<tr><th id="943">943</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#179FramePtrReg" title='FramePtrReg' data-ref="179FramePtrReg" data-ref-filename="179FramePtrReg">FramePtrReg</a>);</td></tr>
<tr><th id="944">944</th><td></td></tr>
<tr><th id="945">945</th><td>    <a class="tu ref fn" href="#_ZL16buildPrologSpillRKN4llvm12GCNSubtargetERNS_12LivePhysRegsERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_111306859" title='buildPrologSpill' data-use='c' data-ref="_ZL16buildPrologSpillRKN4llvm12GCNSubtargetERNS_12LivePhysRegsERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_111306859" data-ref-filename="_ZL16buildPrologSpillRKN4llvm12GCNSubtargetERNS_12LivePhysRegsERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_111306859">buildPrologSpill</a>(<a class="local col5 ref" href="#175ST" title='ST' data-ref="175ST" data-ref-filename="175ST">ST</a>, <span class='refarg'><a class="local col1 ref" href="#181LiveRegs" title='LiveRegs' data-ref="181LiveRegs" data-ref-filename="181LiveRegs">LiveRegs</a></span>, <span class='refarg'><a class="local col1 ref" href="#171MBB" title='MBB' data-ref="171MBB" data-ref-filename="171MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#182MBBI" title='MBBI' data-ref="182MBBI" data-ref-filename="182MBBI">MBBI</a>, <a class="local col6 ref" href="#176TII" title='TII' data-ref="176TII" data-ref-filename="176TII">TII</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#197TmpVGPR" title='TmpVGPR' data-ref="197TmpVGPR" data-ref-filename="197TmpVGPR">TmpVGPR</a>,</td></tr>
<tr><th id="946">946</th><td>                     <a class="local col2 ref" href="#172FuncInfo" title='FuncInfo' data-ref="172FuncInfo" data-ref-filename="172FuncInfo">FuncInfo</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv" title='llvm::SIMachineFunctionInfo::getScratchRSrcReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv">getScratchRSrcReg</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#178StackPtrReg" title='StackPtrReg' data-ref="178StackPtrReg" data-ref-filename="178StackPtrReg">StackPtrReg</a>,</td></tr>
<tr><th id="947">947</th><td>                     <a class="local col2 ref" href="#172FuncInfo" title='FuncInfo' data-ref="172FuncInfo" data-ref-filename="172FuncInfo">FuncInfo</a>-&gt;<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::FramePointerSaveIndex" title='llvm::SIMachineFunctionInfo::FramePointerSaveIndex' data-ref="llvm::SIMachineFunctionInfo::FramePointerSaveIndex" data-ref-filename="llvm..SIMachineFunctionInfo..FramePointerSaveIndex">FramePointerSaveIndex</a>.<a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8Optional8getValueEv" title='llvm::Optional::getValue' data-ref="_ZNR4llvm8Optional8getValueEv" data-ref-filename="_ZNR4llvm8Optional8getValueEv">getValue</a>());</td></tr>
<tr><th id="948">948</th><td>  }</td></tr>
<tr><th id="949">949</th><td></td></tr>
<tr><th id="950">950</th><td>  <b>if</b> (<a class="local col1 ref" href="#191HasBPSaveIndex" title='HasBPSaveIndex' data-ref="191HasBPSaveIndex" data-ref-filename="191HasBPSaveIndex">HasBPSaveIndex</a> &amp;&amp; <a class="local col2 ref" href="#192SpillBPToMemory" title='SpillBPToMemory' data-ref="192SpillBPToMemory" data-ref-filename="192SpillBPToMemory">SpillBPToMemory</a>) {</td></tr>
<tr><th id="951">951</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!MFI.isDeadObjectIndex(*FuncInfo-&gt;BasePointerSaveIndex));</td></tr>
<tr><th id="952">952</th><td></td></tr>
<tr><th id="953">953</th><td>    <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col8 ref" href="#188ScratchExecCopy" title='ScratchExecCopy' data-ref="188ScratchExecCopy" data-ref-filename="188ScratchExecCopy">ScratchExecCopy</a>)</td></tr>
<tr><th id="954">954</th><td>      <a class="local col8 ref" href="#188ScratchExecCopy" title='ScratchExecCopy' data-ref="188ScratchExecCopy" data-ref-filename="188ScratchExecCopy">ScratchExecCopy</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="tu ref fn" href="#_ZL20buildScratchExecCopyRN4llvm12LivePhysRegsERNS_15MachineFunctionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEb" title='buildScratchExecCopy' data-use='c' data-ref="_ZL20buildScratchExecCopyRN4llvm12LivePhysRegsERNS_15MachineFunctionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEb" data-ref-filename="_ZL20buildScratchExecCopyRN4llvm12LivePhysRegsERNS_15MachineFunctionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEb">buildScratchExecCopy</a>(<span class='refarg'><a class="local col1 ref" href="#181LiveRegs" title='LiveRegs' data-ref="181LiveRegs" data-ref-filename="181LiveRegs">LiveRegs</a></span>, <span class='refarg'><a class="local col0 ref" href="#170MF" title='MF' data-ref="170MF" data-ref-filename="170MF">MF</a></span>, <span class='refarg'><a class="local col1 ref" href="#171MBB" title='MBB' data-ref="171MBB" data-ref-filename="171MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#182MBBI" title='MBBI' data-ref="182MBBI" data-ref-filename="182MBBI">MBBI</a>, <b>true</b>);</td></tr>
<tr><th id="955">955</th><td></td></tr>
<tr><th id="956">956</th><td>    <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col8 decl" id="198TmpVGPR" title='TmpVGPR' data-type='llvm::MCPhysReg' data-ref="198TmpVGPR" data-ref-filename="198TmpVGPR">TmpVGPR</dfn> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="tu ref fn" href="#_ZL32findScratchNonCalleeSaveRegisterRN4llvm19MachineRegisterInfoERNS_12LivePhysRegsERKNS_19TargetRegisterClassEb" title='findScratchNonCalleeSaveRegister' data-use='c' data-ref="_ZL32findScratchNonCalleeSaveRegisterRN4llvm19MachineRegisterInfoERNS_12LivePhysRegsERKNS_19TargetRegisterClassEb" data-ref-filename="_ZL32findScratchNonCalleeSaveRegisterRN4llvm19MachineRegisterInfoERNS_12LivePhysRegsERKNS_19TargetRegisterClassEb">findScratchNonCalleeSaveRegister</a>(</td></tr>
<tr><th id="957">957</th><td>        <span class='refarg'><a class="local col4 ref" href="#174MRI" title='MRI' data-ref="174MRI" data-ref-filename="174MRI">MRI</a></span>, <span class='refarg'><a class="local col1 ref" href="#181LiveRegs" title='LiveRegs' data-ref="181LiveRegs" data-ref-filename="181LiveRegs">LiveRegs</a></span>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>);</td></tr>
<tr><th id="958">958</th><td></td></tr>
<tr><th id="959">959</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#171MBB" title='MBB' data-ref="171MBB" data-ref-filename="171MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#182MBBI" title='MBBI' data-ref="182MBBI" data-ref-filename="182MBBI">MBBI</a>, <a class="local col3 ref" href="#183DL" title='DL' data-ref="183DL" data-ref-filename="183DL">DL</a>, <a class="local col6 ref" href="#176TII" title='TII' data-ref="176TII" data-ref-filename="176TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B32_e32" title='llvm::AMDGPU::V_MOV_B32_e32' data-ref="llvm::AMDGPU::V_MOV_B32_e32" data-ref-filename="llvm..AMDGPU..V_MOV_B32_e32">V_MOV_B32_e32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col8 ref" href="#198TmpVGPR" title='TmpVGPR' data-ref="198TmpVGPR" data-ref-filename="198TmpVGPR">TmpVGPR</a>)</td></tr>
<tr><th id="960">960</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#180BasePtrReg" title='BasePtrReg' data-ref="180BasePtrReg" data-ref-filename="180BasePtrReg">BasePtrReg</a>);</td></tr>
<tr><th id="961">961</th><td></td></tr>
<tr><th id="962">962</th><td>    <a class="tu ref fn" href="#_ZL16buildPrologSpillRKN4llvm12GCNSubtargetERNS_12LivePhysRegsERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_111306859" title='buildPrologSpill' data-use='c' data-ref="_ZL16buildPrologSpillRKN4llvm12GCNSubtargetERNS_12LivePhysRegsERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_111306859" data-ref-filename="_ZL16buildPrologSpillRKN4llvm12GCNSubtargetERNS_12LivePhysRegsERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_111306859">buildPrologSpill</a>(<a class="local col5 ref" href="#175ST" title='ST' data-ref="175ST" data-ref-filename="175ST">ST</a>, <span class='refarg'><a class="local col1 ref" href="#181LiveRegs" title='LiveRegs' data-ref="181LiveRegs" data-ref-filename="181LiveRegs">LiveRegs</a></span>, <span class='refarg'><a class="local col1 ref" href="#171MBB" title='MBB' data-ref="171MBB" data-ref-filename="171MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#182MBBI" title='MBBI' data-ref="182MBBI" data-ref-filename="182MBBI">MBBI</a>, <a class="local col6 ref" href="#176TII" title='TII' data-ref="176TII" data-ref-filename="176TII">TII</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col8 ref" href="#198TmpVGPR" title='TmpVGPR' data-ref="198TmpVGPR" data-ref-filename="198TmpVGPR">TmpVGPR</a>,</td></tr>
<tr><th id="963">963</th><td>                     <a class="local col2 ref" href="#172FuncInfo" title='FuncInfo' data-ref="172FuncInfo" data-ref-filename="172FuncInfo">FuncInfo</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv" title='llvm::SIMachineFunctionInfo::getScratchRSrcReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv">getScratchRSrcReg</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#178StackPtrReg" title='StackPtrReg' data-ref="178StackPtrReg" data-ref-filename="178StackPtrReg">StackPtrReg</a>,</td></tr>
<tr><th id="964">964</th><td>                     <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv" data-ref-filename="_ZNR4llvm8OptionaldeEv">*</a><a class="local col2 ref" href="#172FuncInfo" title='FuncInfo' data-ref="172FuncInfo" data-ref-filename="172FuncInfo">FuncInfo</a>-&gt;<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::BasePointerSaveIndex" title='llvm::SIMachineFunctionInfo::BasePointerSaveIndex' data-ref="llvm::SIMachineFunctionInfo::BasePointerSaveIndex" data-ref-filename="llvm..SIMachineFunctionInfo..BasePointerSaveIndex">BasePointerSaveIndex</a>);</td></tr>
<tr><th id="965">965</th><td>  }</td></tr>
<tr><th id="966">966</th><td></td></tr>
<tr><th id="967">967</th><td>  <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col8 ref" href="#188ScratchExecCopy" title='ScratchExecCopy' data-ref="188ScratchExecCopy" data-ref-filename="188ScratchExecCopy">ScratchExecCopy</a>) {</td></tr>
<tr><th id="968">968</th><td>    <i>// FIXME: Split block and make terminator.</i></td></tr>
<tr><th id="969">969</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="199ExecMov" title='ExecMov' data-type='unsigned int' data-ref="199ExecMov" data-ref-filename="199ExecMov">ExecMov</dfn> = <a class="local col5 ref" href="#175ST" title='ST' data-ref="175ST" data-ref-filename="175ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8isWave32Ev" title='llvm::GCNSubtarget::isWave32' data-ref="_ZNK4llvm12GCNSubtarget8isWave32Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget8isWave32Ev">isWave32</a>() ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B32" title='llvm::AMDGPU::S_MOV_B32' data-ref="llvm::AMDGPU::S_MOV_B32" data-ref-filename="llvm..AMDGPU..S_MOV_B32">S_MOV_B32</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B64" title='llvm::AMDGPU::S_MOV_B64' data-ref="llvm::AMDGPU::S_MOV_B64" data-ref-filename="llvm..AMDGPU..S_MOV_B64">S_MOV_B64</a>;</td></tr>
<tr><th id="970">970</th><td>    <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col0 decl" id="200Exec" title='Exec' data-type='llvm::MCRegister' data-ref="200Exec" data-ref-filename="200Exec">Exec</dfn> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col5 ref" href="#175ST" title='ST' data-ref="175ST" data-ref-filename="175ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8isWave32Ev" title='llvm::GCNSubtarget::isWave32' data-ref="_ZNK4llvm12GCNSubtarget8isWave32Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget8isWave32Ev">isWave32</a>() ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC_LO" title='llvm::AMDGPU::EXEC_LO' data-ref="llvm::AMDGPU::EXEC_LO" data-ref-filename="llvm..AMDGPU..EXEC_LO">EXEC_LO</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC" title='llvm::AMDGPU::EXEC' data-ref="llvm::AMDGPU::EXEC" data-ref-filename="llvm..AMDGPU..EXEC">EXEC</a>;</td></tr>
<tr><th id="971">971</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#171MBB" title='MBB' data-ref="171MBB" data-ref-filename="171MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#182MBBI" title='MBBI' data-ref="182MBBI" data-ref-filename="182MBBI">MBBI</a>, <a class="local col3 ref" href="#183DL" title='DL' data-ref="183DL" data-ref-filename="183DL">DL</a>, <a class="local col6 ref" href="#176TII" title='TII' data-ref="176TII" data-ref-filename="176TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#199ExecMov" title='ExecMov' data-ref="199ExecMov" data-ref-filename="199ExecMov">ExecMov</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#200Exec" title='Exec' data-ref="200Exec" data-ref-filename="200Exec">Exec</a>)</td></tr>
<tr><th id="972">972</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#188ScratchExecCopy" title='ScratchExecCopy' data-ref="188ScratchExecCopy" data-ref-filename="188ScratchExecCopy">ScratchExecCopy</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>);</td></tr>
<tr><th id="973">973</th><td>    <a class="local col1 ref" href="#181LiveRegs" title='LiveRegs' data-ref="181LiveRegs" data-ref-filename="181LiveRegs">LiveRegs</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs6addRegEt" title='llvm::LivePhysRegs::addReg' data-ref="_ZN4llvm12LivePhysRegs6addRegEt" data-ref-filename="_ZN4llvm12LivePhysRegs6addRegEt">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col8 ref" href="#188ScratchExecCopy" title='ScratchExecCopy' data-ref="188ScratchExecCopy" data-ref-filename="188ScratchExecCopy">ScratchExecCopy</a>);</td></tr>
<tr><th id="974">974</th><td>  }</td></tr>
<tr><th id="975">975</th><td></td></tr>
<tr><th id="976">976</th><td>  <i>// In this case, spill the FP to a reserved VGPR.</i></td></tr>
<tr><th id="977">977</th><td>  <b>if</b> (<a class="local col9 ref" href="#189HasFPSaveIndex" title='HasFPSaveIndex' data-ref="189HasFPSaveIndex" data-ref-filename="189HasFPSaveIndex">HasFPSaveIndex</a> &amp;&amp; !<a class="local col0 ref" href="#190SpillFPToMemory" title='SpillFPToMemory' data-ref="190SpillFPToMemory" data-ref-filename="190SpillFPToMemory">SpillFPToMemory</a>) {</td></tr>
<tr><th id="978">978</th><td>    <em>const</em> <em>int</em> <dfn class="local col1 decl" id="201FI" title='FI' data-type='const int' data-ref="201FI" data-ref-filename="201FI">FI</dfn> = <a class="local col2 ref" href="#172FuncInfo" title='FuncInfo' data-ref="172FuncInfo" data-ref-filename="172FuncInfo">FuncInfo</a>-&gt;<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::FramePointerSaveIndex" title='llvm::SIMachineFunctionInfo::FramePointerSaveIndex' data-ref="llvm::SIMachineFunctionInfo::FramePointerSaveIndex" data-ref-filename="llvm..SIMachineFunctionInfo..FramePointerSaveIndex">FramePointerSaveIndex</a>.<a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8Optional8getValueEv" title='llvm::Optional::getValue' data-ref="_ZNR4llvm8Optional8getValueEv" data-ref-filename="_ZNR4llvm8Optional8getValueEv">getValue</a>();</td></tr>
<tr><th id="979">979</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!MFI.isDeadObjectIndex(FI));</td></tr>
<tr><th id="980">980</th><td></td></tr>
<tr><th id="981">981</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MFI.getStackID(FI) == TargetStackID::SGPRSpill);</td></tr>
<tr><th id="982">982</th><td>    <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>::<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SpilledReg" title='llvm::SIMachineFunctionInfo::SpilledReg' data-ref="llvm::SIMachineFunctionInfo::SpilledReg" data-ref-filename="llvm..SIMachineFunctionInfo..SpilledReg">SpilledReg</a>&gt; <dfn class="local col2 decl" id="202Spill" title='Spill' data-type='ArrayRef&lt;SIMachineFunctionInfo::SpilledReg&gt;' data-ref="202Spill" data-ref-filename="202Spill">Spill</dfn> =</td></tr>
<tr><th id="983">983</th><td>        <a class="local col2 ref" href="#172FuncInfo" title='FuncInfo' data-ref="172FuncInfo" data-ref-filename="172FuncInfo">FuncInfo</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo19getSGPRToVGPRSpillsEi" title='llvm::SIMachineFunctionInfo::getSGPRToVGPRSpills' data-ref="_ZNK4llvm21SIMachineFunctionInfo19getSGPRToVGPRSpillsEi" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo19getSGPRToVGPRSpillsEi">getSGPRToVGPRSpills</a>(<a class="local col1 ref" href="#201FI" title='FI' data-ref="201FI" data-ref-filename="201FI">FI</a>);</td></tr>
<tr><th id="984">984</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Spill.size() == <var>1</var>);</td></tr>
<tr><th id="985">985</th><td></td></tr>
<tr><th id="986">986</th><td>    <i>// Save FP before setting it up.</i></td></tr>
<tr><th id="987">987</th><td><i>    // FIXME: This should respect spillSGPRToVGPR;</i></td></tr>
<tr><th id="988">988</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#171MBB" title='MBB' data-ref="171MBB" data-ref-filename="171MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#182MBBI" title='MBBI' data-ref="182MBBI" data-ref-filename="182MBBI">MBBI</a>, <a class="local col3 ref" href="#183DL" title='DL' data-ref="183DL" data-ref-filename="183DL">DL</a>, <a class="local col6 ref" href="#176TII" title='TII' data-ref="176TII" data-ref-filename="176TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_WRITELANE_B32" title='llvm::AMDGPU::V_WRITELANE_B32' data-ref="llvm::AMDGPU::V_WRITELANE_B32" data-ref-filename="llvm..AMDGPU..V_WRITELANE_B32">V_WRITELANE_B32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#202Spill" title='Spill' data-ref="202Spill" data-ref-filename="202Spill">Spill</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SpilledReg::VGPR" title='llvm::SIMachineFunctionInfo::SpilledReg::VGPR' data-ref="llvm::SIMachineFunctionInfo::SpilledReg::VGPR" data-ref-filename="llvm..SIMachineFunctionInfo..SpilledReg..VGPR">VGPR</a>)</td></tr>
<tr><th id="989">989</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#179FramePtrReg" title='FramePtrReg' data-ref="179FramePtrReg" data-ref-filename="179FramePtrReg">FramePtrReg</a>)</td></tr>
<tr><th id="990">990</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#202Spill" title='Spill' data-ref="202Spill" data-ref-filename="202Spill">Spill</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SpilledReg::Lane" title='llvm::SIMachineFunctionInfo::SpilledReg::Lane' data-ref="llvm::SIMachineFunctionInfo::SpilledReg::Lane" data-ref-filename="llvm..SIMachineFunctionInfo..SpilledReg..Lane">Lane</a>)</td></tr>
<tr><th id="991">991</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#202Spill" title='Spill' data-ref="202Spill" data-ref-filename="202Spill">Spill</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SpilledReg::VGPR" title='llvm::SIMachineFunctionInfo::SpilledReg::VGPR' data-ref="llvm::SIMachineFunctionInfo::SpilledReg::VGPR" data-ref-filename="llvm..SIMachineFunctionInfo..SpilledReg..VGPR">VGPR</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef" data-ref-filename="llvm..RegState..Undef">Undef</a>);</td></tr>
<tr><th id="992">992</th><td>  }</td></tr>
<tr><th id="993">993</th><td></td></tr>
<tr><th id="994">994</th><td>  <i>// In this case, spill the BP to a reserved VGPR.</i></td></tr>
<tr><th id="995">995</th><td>  <b>if</b> (<a class="local col1 ref" href="#191HasBPSaveIndex" title='HasBPSaveIndex' data-ref="191HasBPSaveIndex" data-ref-filename="191HasBPSaveIndex">HasBPSaveIndex</a> &amp;&amp; !<a class="local col2 ref" href="#192SpillBPToMemory" title='SpillBPToMemory' data-ref="192SpillBPToMemory" data-ref-filename="192SpillBPToMemory">SpillBPToMemory</a>) {</td></tr>
<tr><th id="996">996</th><td>    <em>const</em> <em>int</em> <dfn class="local col3 decl" id="203BasePtrFI" title='BasePtrFI' data-type='const int' data-ref="203BasePtrFI" data-ref-filename="203BasePtrFI">BasePtrFI</dfn> = <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv" data-ref-filename="_ZNR4llvm8OptionaldeEv">*</a><a class="local col2 ref" href="#172FuncInfo" title='FuncInfo' data-ref="172FuncInfo" data-ref-filename="172FuncInfo">FuncInfo</a>-&gt;<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::BasePointerSaveIndex" title='llvm::SIMachineFunctionInfo::BasePointerSaveIndex' data-ref="llvm::SIMachineFunctionInfo::BasePointerSaveIndex" data-ref-filename="llvm..SIMachineFunctionInfo..BasePointerSaveIndex">BasePointerSaveIndex</a>;</td></tr>
<tr><th id="997">997</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!MFI.isDeadObjectIndex(BasePtrFI));</td></tr>
<tr><th id="998">998</th><td></td></tr>
<tr><th id="999">999</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MFI.getStackID(BasePtrFI) == TargetStackID::SGPRSpill);</td></tr>
<tr><th id="1000">1000</th><td>    <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>::<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SpilledReg" title='llvm::SIMachineFunctionInfo::SpilledReg' data-ref="llvm::SIMachineFunctionInfo::SpilledReg" data-ref-filename="llvm..SIMachineFunctionInfo..SpilledReg">SpilledReg</a>&gt; <dfn class="local col4 decl" id="204Spill" title='Spill' data-type='ArrayRef&lt;SIMachineFunctionInfo::SpilledReg&gt;' data-ref="204Spill" data-ref-filename="204Spill">Spill</dfn> =</td></tr>
<tr><th id="1001">1001</th><td>        <a class="local col2 ref" href="#172FuncInfo" title='FuncInfo' data-ref="172FuncInfo" data-ref-filename="172FuncInfo">FuncInfo</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo19getSGPRToVGPRSpillsEi" title='llvm::SIMachineFunctionInfo::getSGPRToVGPRSpills' data-ref="_ZNK4llvm21SIMachineFunctionInfo19getSGPRToVGPRSpillsEi" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo19getSGPRToVGPRSpillsEi">getSGPRToVGPRSpills</a>(<a class="local col3 ref" href="#203BasePtrFI" title='BasePtrFI' data-ref="203BasePtrFI" data-ref-filename="203BasePtrFI">BasePtrFI</a>);</td></tr>
<tr><th id="1002">1002</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Spill.size() == <var>1</var>);</td></tr>
<tr><th id="1003">1003</th><td></td></tr>
<tr><th id="1004">1004</th><td>    <i>// Save BP before setting it up.</i></td></tr>
<tr><th id="1005">1005</th><td><i>    // FIXME: This should respect spillSGPRToVGPR;</i></td></tr>
<tr><th id="1006">1006</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#171MBB" title='MBB' data-ref="171MBB" data-ref-filename="171MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#182MBBI" title='MBBI' data-ref="182MBBI" data-ref-filename="182MBBI">MBBI</a>, <a class="local col3 ref" href="#183DL" title='DL' data-ref="183DL" data-ref-filename="183DL">DL</a>, <a class="local col6 ref" href="#176TII" title='TII' data-ref="176TII" data-ref-filename="176TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_WRITELANE_B32" title='llvm::AMDGPU::V_WRITELANE_B32' data-ref="llvm::AMDGPU::V_WRITELANE_B32" data-ref-filename="llvm..AMDGPU..V_WRITELANE_B32">V_WRITELANE_B32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#204Spill" title='Spill' data-ref="204Spill" data-ref-filename="204Spill">Spill</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SpilledReg::VGPR" title='llvm::SIMachineFunctionInfo::SpilledReg::VGPR' data-ref="llvm::SIMachineFunctionInfo::SpilledReg::VGPR" data-ref-filename="llvm..SIMachineFunctionInfo..SpilledReg..VGPR">VGPR</a>)</td></tr>
<tr><th id="1007">1007</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#180BasePtrReg" title='BasePtrReg' data-ref="180BasePtrReg" data-ref-filename="180BasePtrReg">BasePtrReg</a>)</td></tr>
<tr><th id="1008">1008</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col4 ref" href="#204Spill" title='Spill' data-ref="204Spill" data-ref-filename="204Spill">Spill</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SpilledReg::Lane" title='llvm::SIMachineFunctionInfo::SpilledReg::Lane' data-ref="llvm::SIMachineFunctionInfo::SpilledReg::Lane" data-ref-filename="llvm..SIMachineFunctionInfo..SpilledReg..Lane">Lane</a>)</td></tr>
<tr><th id="1009">1009</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#204Spill" title='Spill' data-ref="204Spill" data-ref-filename="204Spill">Spill</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SpilledReg::VGPR" title='llvm::SIMachineFunctionInfo::SpilledReg::VGPR' data-ref="llvm::SIMachineFunctionInfo::SpilledReg::VGPR" data-ref-filename="llvm..SIMachineFunctionInfo..SpilledReg..VGPR">VGPR</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef" data-ref-filename="llvm..RegState..Undef">Undef</a>);</td></tr>
<tr><th id="1010">1010</th><td>  }</td></tr>
<tr><th id="1011">1011</th><td></td></tr>
<tr><th id="1012">1012</th><td>  <b>if</b> (<a class="local col7 ref" href="#177TRI" title='TRI' data-ref="177TRI" data-ref-filename="177TRI">TRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo21needsStackRealignmentERKNS_15MachineFunctionE" title='llvm::TargetRegisterInfo::needsStackRealignment' data-ref="_ZNK4llvm18TargetRegisterInfo21needsStackRealignmentERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo21needsStackRealignmentERKNS_15MachineFunctionE">needsStackRealignment</a>(<a class="local col0 ref" href="#170MF" title='MF' data-ref="170MF" data-ref-filename="170MF">MF</a>)) {</td></tr>
<tr><th id="1013">1013</th><td>    <a class="local col4 ref" href="#184HasFP" title='HasFP' data-ref="184HasFP" data-ref-filename="184HasFP">HasFP</a> = <b>true</b>;</td></tr>
<tr><th id="1014">1014</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col5 decl" id="205Alignment" title='Alignment' data-type='const unsigned int' data-ref="205Alignment" data-ref-filename="205Alignment">Alignment</dfn> = <a class="local col3 ref" href="#173MFI" title='MFI' data-ref="173MFI" data-ref-filename="173MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo11getMaxAlignEv" title='llvm::MachineFrameInfo::getMaxAlign' data-ref="_ZNK4llvm16MachineFrameInfo11getMaxAlignEv" data-ref-filename="_ZNK4llvm16MachineFrameInfo11getMaxAlignEv">getMaxAlign</a>().<a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZNK4llvm5Align5valueEv" title='llvm::Align::value' data-ref="_ZNK4llvm5Align5valueEv" data-ref-filename="_ZNK4llvm5Align5valueEv">value</a>();</td></tr>
<tr><th id="1015">1015</th><td></td></tr>
<tr><th id="1016">1016</th><td>    <a class="local col7 ref" href="#187RoundedSize" title='RoundedSize' data-ref="187RoundedSize" data-ref-filename="187RoundedSize">RoundedSize</a> += <a class="local col5 ref" href="#205Alignment" title='Alignment' data-ref="205Alignment" data-ref-filename="205Alignment">Alignment</a>;</td></tr>
<tr><th id="1017">1017</th><td>    <b>if</b> (<a class="local col1 ref" href="#181LiveRegs" title='LiveRegs' data-ref="181LiveRegs" data-ref-filename="181LiveRegs">LiveRegs</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZNK4llvm12LivePhysRegs5emptyEv" title='llvm::LivePhysRegs::empty' data-ref="_ZNK4llvm12LivePhysRegs5emptyEv" data-ref-filename="_ZNK4llvm12LivePhysRegs5emptyEv">empty</a>()) {</td></tr>
<tr><th id="1018">1018</th><td>      <a class="local col1 ref" href="#181LiveRegs" title='LiveRegs' data-ref="181LiveRegs" data-ref-filename="181LiveRegs">LiveRegs</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs4initERKNS_18TargetRegisterInfoE" title='llvm::LivePhysRegs::init' data-ref="_ZN4llvm12LivePhysRegs4initERKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm12LivePhysRegs4initERKNS_18TargetRegisterInfoE">init</a>(<a class="local col7 ref" href="#177TRI" title='TRI' data-ref="177TRI" data-ref-filename="177TRI">TRI</a>);</td></tr>
<tr><th id="1019">1019</th><td>      <a class="local col1 ref" href="#181LiveRegs" title='LiveRegs' data-ref="181LiveRegs" data-ref-filename="181LiveRegs">LiveRegs</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs10addLiveInsERKNS_17MachineBasicBlockE" title='llvm::LivePhysRegs::addLiveIns' data-ref="_ZN4llvm12LivePhysRegs10addLiveInsERKNS_17MachineBasicBlockE" data-ref-filename="_ZN4llvm12LivePhysRegs10addLiveInsERKNS_17MachineBasicBlockE">addLiveIns</a>(<a class="local col1 ref" href="#171MBB" title='MBB' data-ref="171MBB" data-ref-filename="171MBB">MBB</a>);</td></tr>
<tr><th id="1020">1020</th><td>      <a class="local col1 ref" href="#181LiveRegs" title='LiveRegs' data-ref="181LiveRegs" data-ref-filename="181LiveRegs">LiveRegs</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs6addRegEt" title='llvm::LivePhysRegs::addReg' data-ref="_ZN4llvm12LivePhysRegs6addRegEt" data-ref-filename="_ZN4llvm12LivePhysRegs6addRegEt">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#172FuncInfo" title='FuncInfo' data-ref="172FuncInfo" data-ref-filename="172FuncInfo">FuncInfo</a>-&gt;<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SGPRForFPSaveRestoreCopy" title='llvm::SIMachineFunctionInfo::SGPRForFPSaveRestoreCopy' data-ref="llvm::SIMachineFunctionInfo::SGPRForFPSaveRestoreCopy" data-ref-filename="llvm..SIMachineFunctionInfo..SGPRForFPSaveRestoreCopy">SGPRForFPSaveRestoreCopy</a>);</td></tr>
<tr><th id="1021">1021</th><td>      <a class="local col1 ref" href="#181LiveRegs" title='LiveRegs' data-ref="181LiveRegs" data-ref-filename="181LiveRegs">LiveRegs</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs6addRegEt" title='llvm::LivePhysRegs::addReg' data-ref="_ZN4llvm12LivePhysRegs6addRegEt" data-ref-filename="_ZN4llvm12LivePhysRegs6addRegEt">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#172FuncInfo" title='FuncInfo' data-ref="172FuncInfo" data-ref-filename="172FuncInfo">FuncInfo</a>-&gt;<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SGPRForBPSaveRestoreCopy" title='llvm::SIMachineFunctionInfo::SGPRForBPSaveRestoreCopy' data-ref="llvm::SIMachineFunctionInfo::SGPRForBPSaveRestoreCopy" data-ref-filename="llvm..SIMachineFunctionInfo..SGPRForBPSaveRestoreCopy">SGPRForBPSaveRestoreCopy</a>);</td></tr>
<tr><th id="1022">1022</th><td>    }</td></tr>
<tr><th id="1023">1023</th><td></td></tr>
<tr><th id="1024">1024</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="206ScratchSPReg" title='ScratchSPReg' data-type='llvm::Register' data-ref="206ScratchSPReg" data-ref-filename="206ScratchSPReg">ScratchSPReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="tu ref fn" href="#_ZL32findScratchNonCalleeSaveRegisterRN4llvm19MachineRegisterInfoERNS_12LivePhysRegsERKNS_19TargetRegisterClassEb" title='findScratchNonCalleeSaveRegister' data-use='c' data-ref="_ZL32findScratchNonCalleeSaveRegisterRN4llvm19MachineRegisterInfoERNS_12LivePhysRegsERKNS_19TargetRegisterClassEb" data-ref-filename="_ZL32findScratchNonCalleeSaveRegisterRN4llvm19MachineRegisterInfoERNS_12LivePhysRegsERKNS_19TargetRegisterClassEb">findScratchNonCalleeSaveRegister</a>(</td></tr>
<tr><th id="1025">1025</th><td>        <span class='refarg'><a class="local col4 ref" href="#174MRI" title='MRI' data-ref="174MRI" data-ref-filename="174MRI">MRI</a></span>, <span class='refarg'><a class="local col1 ref" href="#181LiveRegs" title='LiveRegs' data-ref="181LiveRegs" data-ref-filename="181LiveRegs">LiveRegs</a></span>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32_XM0RegClass" title='llvm::AMDGPU::SReg_32_XM0RegClass' data-ref="llvm::AMDGPU::SReg_32_XM0RegClass" data-ref-filename="llvm..AMDGPU..SReg_32_XM0RegClass">SReg_32_XM0RegClass</a>);</td></tr>
<tr><th id="1026">1026</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(ScratchSPReg &amp;&amp; ScratchSPReg != FuncInfo-&gt;SGPRForFPSaveRestoreCopy &amp;&amp;</td></tr>
<tr><th id="1027">1027</th><td>           ScratchSPReg != FuncInfo-&gt;SGPRForBPSaveRestoreCopy);</td></tr>
<tr><th id="1028">1028</th><td></td></tr>
<tr><th id="1029">1029</th><td>    <i>// s_add_u32 tmp_reg, s32, NumBytes</i></td></tr>
<tr><th id="1030">1030</th><td><i>    // s_and_b32 s32, tmp_reg, 0b111...0000</i></td></tr>
<tr><th id="1031">1031</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#171MBB" title='MBB' data-ref="171MBB" data-ref-filename="171MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#182MBBI" title='MBBI' data-ref="182MBBI" data-ref-filename="182MBBI">MBBI</a>, <a class="local col3 ref" href="#183DL" title='DL' data-ref="183DL" data-ref-filename="183DL">DL</a>, <a class="local col6 ref" href="#176TII" title='TII' data-ref="176TII" data-ref-filename="176TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ADD_U32" title='llvm::AMDGPU::S_ADD_U32' data-ref="llvm::AMDGPU::S_ADD_U32" data-ref-filename="llvm..AMDGPU..S_ADD_U32">S_ADD_U32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#206ScratchSPReg" title='ScratchSPReg' data-ref="206ScratchSPReg" data-ref-filename="206ScratchSPReg">ScratchSPReg</a>)</td></tr>
<tr><th id="1032">1032</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#178StackPtrReg" title='StackPtrReg' data-ref="178StackPtrReg" data-ref-filename="178StackPtrReg">StackPtrReg</a>)</td></tr>
<tr><th id="1033">1033</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>((<a class="local col5 ref" href="#205Alignment" title='Alignment' data-ref="205Alignment" data-ref-filename="205Alignment">Alignment</a> - <var>1</var>) * <a class="tu ref fn" href="#_ZL21getScratchScaleFactorRKN4llvm12GCNSubtargetE" title='getScratchScaleFactor' data-use='c' data-ref="_ZL21getScratchScaleFactorRKN4llvm12GCNSubtargetE" data-ref-filename="_ZL21getScratchScaleFactorRKN4llvm12GCNSubtargetE">getScratchScaleFactor</a>(<a class="local col5 ref" href="#175ST" title='ST' data-ref="175ST" data-ref-filename="175ST">ST</a>))</td></tr>
<tr><th id="1034">1034</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder9setMIFlagENS_12MachineInstr6MIFlagE" title='llvm::MachineInstrBuilder::setMIFlag' data-ref="_ZNK4llvm19MachineInstrBuilder9setMIFlagENS_12MachineInstr6MIFlagE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder9setMIFlagENS_12MachineInstr6MIFlagE">setMIFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::FrameSetup" title='llvm::MachineInstr::FrameSetup' data-ref="llvm::MachineInstr::FrameSetup" data-ref-filename="llvm..MachineInstr..FrameSetup">FrameSetup</a>);</td></tr>
<tr><th id="1035">1035</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#171MBB" title='MBB' data-ref="171MBB" data-ref-filename="171MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#182MBBI" title='MBBI' data-ref="182MBBI" data-ref-filename="182MBBI">MBBI</a>, <a class="local col3 ref" href="#183DL" title='DL' data-ref="183DL" data-ref-filename="183DL">DL</a>, <a class="local col6 ref" href="#176TII" title='TII' data-ref="176TII" data-ref-filename="176TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_AND_B32" title='llvm::AMDGPU::S_AND_B32' data-ref="llvm::AMDGPU::S_AND_B32" data-ref-filename="llvm..AMDGPU..S_AND_B32">S_AND_B32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#179FramePtrReg" title='FramePtrReg' data-ref="179FramePtrReg" data-ref-filename="179FramePtrReg">FramePtrReg</a>)</td></tr>
<tr><th id="1036">1036</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#206ScratchSPReg" title='ScratchSPReg' data-ref="206ScratchSPReg" data-ref-filename="206ScratchSPReg">ScratchSPReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="1037">1037</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(-<a class="local col5 ref" href="#205Alignment" title='Alignment' data-ref="205Alignment" data-ref-filename="205Alignment">Alignment</a> * <a class="tu ref fn" href="#_ZL21getScratchScaleFactorRKN4llvm12GCNSubtargetE" title='getScratchScaleFactor' data-use='c' data-ref="_ZL21getScratchScaleFactorRKN4llvm12GCNSubtargetE" data-ref-filename="_ZL21getScratchScaleFactorRKN4llvm12GCNSubtargetE">getScratchScaleFactor</a>(<a class="local col5 ref" href="#175ST" title='ST' data-ref="175ST" data-ref-filename="175ST">ST</a>))</td></tr>
<tr><th id="1038">1038</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder9setMIFlagENS_12MachineInstr6MIFlagE" title='llvm::MachineInstrBuilder::setMIFlag' data-ref="_ZNK4llvm19MachineInstrBuilder9setMIFlagENS_12MachineInstr6MIFlagE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder9setMIFlagENS_12MachineInstr6MIFlagE">setMIFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::FrameSetup" title='llvm::MachineInstr::FrameSetup' data-ref="llvm::MachineInstr::FrameSetup" data-ref-filename="llvm..MachineInstr..FrameSetup">FrameSetup</a>);</td></tr>
<tr><th id="1039">1039</th><td>    <a class="local col2 ref" href="#172FuncInfo" title='FuncInfo' data-ref="172FuncInfo" data-ref-filename="172FuncInfo">FuncInfo</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo19setIsStackRealignedEb" title='llvm::SIMachineFunctionInfo::setIsStackRealigned' data-ref="_ZN4llvm21SIMachineFunctionInfo19setIsStackRealignedEb" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo19setIsStackRealignedEb">setIsStackRealigned</a>(<b>true</b>);</td></tr>
<tr><th id="1040">1040</th><td>  } <b>else</b> <b>if</b> ((<a class="local col4 ref" href="#184HasFP" title='HasFP' data-ref="184HasFP" data-ref-filename="184HasFP">HasFP</a> = <a class="virtual member fn" href="#_ZNK4llvm15SIFrameLowering5hasFPERKNS_15MachineFunctionE" title='llvm::SIFrameLowering::hasFP' data-ref="_ZNK4llvm15SIFrameLowering5hasFPERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15SIFrameLowering5hasFPERKNS_15MachineFunctionE">hasFP</a>(<a class="local col0 ref" href="#170MF" title='MF' data-ref="170MF" data-ref-filename="170MF">MF</a>))) {</td></tr>
<tr><th id="1041">1041</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#171MBB" title='MBB' data-ref="171MBB" data-ref-filename="171MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#182MBBI" title='MBBI' data-ref="182MBBI" data-ref-filename="182MBBI">MBBI</a>, <a class="local col3 ref" href="#183DL" title='DL' data-ref="183DL" data-ref-filename="183DL">DL</a>, <a class="local col6 ref" href="#176TII" title='TII' data-ref="176TII" data-ref-filename="176TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#179FramePtrReg" title='FramePtrReg' data-ref="179FramePtrReg" data-ref-filename="179FramePtrReg">FramePtrReg</a>)</td></tr>
<tr><th id="1042">1042</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#178StackPtrReg" title='StackPtrReg' data-ref="178StackPtrReg" data-ref-filename="178StackPtrReg">StackPtrReg</a>)</td></tr>
<tr><th id="1043">1043</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder9setMIFlagENS_12MachineInstr6MIFlagE" title='llvm::MachineInstrBuilder::setMIFlag' data-ref="_ZNK4llvm19MachineInstrBuilder9setMIFlagENS_12MachineInstr6MIFlagE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder9setMIFlagENS_12MachineInstr6MIFlagE">setMIFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::FrameSetup" title='llvm::MachineInstr::FrameSetup' data-ref="llvm::MachineInstr::FrameSetup" data-ref-filename="llvm..MachineInstr..FrameSetup">FrameSetup</a>);</td></tr>
<tr><th id="1044">1044</th><td>  }</td></tr>
<tr><th id="1045">1045</th><td></td></tr>
<tr><th id="1046">1046</th><td>  <i>// If we need a base pointer, set it up here. It's whatever the value of</i></td></tr>
<tr><th id="1047">1047</th><td><i>  // the stack pointer is at this point. Any variable size objects will be</i></td></tr>
<tr><th id="1048">1048</th><td><i>  // allocated after this, so we can still use the base pointer to reference</i></td></tr>
<tr><th id="1049">1049</th><td><i>  // the incoming arguments.</i></td></tr>
<tr><th id="1050">1050</th><td>  <b>if</b> ((<a class="local col5 ref" href="#185HasBP" title='HasBP' data-ref="185HasBP" data-ref-filename="185HasBP">HasBP</a> = <a class="local col7 ref" href="#177TRI" title='TRI' data-ref="177TRI" data-ref-filename="177TRI">TRI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo14hasBasePointerERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::hasBasePointer' data-ref="_ZNK4llvm14SIRegisterInfo14hasBasePointerERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm14SIRegisterInfo14hasBasePointerERKNS_15MachineFunctionE">hasBasePointer</a>(<a class="local col0 ref" href="#170MF" title='MF' data-ref="170MF" data-ref-filename="170MF">MF</a>))) {</td></tr>
<tr><th id="1051">1051</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#171MBB" title='MBB' data-ref="171MBB" data-ref-filename="171MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#182MBBI" title='MBBI' data-ref="182MBBI" data-ref-filename="182MBBI">MBBI</a>, <a class="local col3 ref" href="#183DL" title='DL' data-ref="183DL" data-ref-filename="183DL">DL</a>, <a class="local col6 ref" href="#176TII" title='TII' data-ref="176TII" data-ref-filename="176TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#180BasePtrReg" title='BasePtrReg' data-ref="180BasePtrReg" data-ref-filename="180BasePtrReg">BasePtrReg</a>)</td></tr>
<tr><th id="1052">1052</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#178StackPtrReg" title='StackPtrReg' data-ref="178StackPtrReg" data-ref-filename="178StackPtrReg">StackPtrReg</a>)</td></tr>
<tr><th id="1053">1053</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder9setMIFlagENS_12MachineInstr6MIFlagE" title='llvm::MachineInstrBuilder::setMIFlag' data-ref="_ZNK4llvm19MachineInstrBuilder9setMIFlagENS_12MachineInstr6MIFlagE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder9setMIFlagENS_12MachineInstr6MIFlagE">setMIFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::FrameSetup" title='llvm::MachineInstr::FrameSetup' data-ref="llvm::MachineInstr::FrameSetup" data-ref-filename="llvm..MachineInstr..FrameSetup">FrameSetup</a>);</td></tr>
<tr><th id="1054">1054</th><td>  }</td></tr>
<tr><th id="1055">1055</th><td></td></tr>
<tr><th id="1056">1056</th><td>  <b>if</b> (<a class="local col4 ref" href="#184HasFP" title='HasFP' data-ref="184HasFP" data-ref-filename="184HasFP">HasFP</a> &amp;&amp; <a class="local col7 ref" href="#187RoundedSize" title='RoundedSize' data-ref="187RoundedSize" data-ref-filename="187RoundedSize">RoundedSize</a> != <var>0</var>) {</td></tr>
<tr><th id="1057">1057</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#171MBB" title='MBB' data-ref="171MBB" data-ref-filename="171MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#182MBBI" title='MBBI' data-ref="182MBBI" data-ref-filename="182MBBI">MBBI</a>, <a class="local col3 ref" href="#183DL" title='DL' data-ref="183DL" data-ref-filename="183DL">DL</a>, <a class="local col6 ref" href="#176TII" title='TII' data-ref="176TII" data-ref-filename="176TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ADD_U32" title='llvm::AMDGPU::S_ADD_U32' data-ref="llvm::AMDGPU::S_ADD_U32" data-ref-filename="llvm..AMDGPU..S_ADD_U32">S_ADD_U32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#178StackPtrReg" title='StackPtrReg' data-ref="178StackPtrReg" data-ref-filename="178StackPtrReg">StackPtrReg</a>)</td></tr>
<tr><th id="1058">1058</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#178StackPtrReg" title='StackPtrReg' data-ref="178StackPtrReg" data-ref-filename="178StackPtrReg">StackPtrReg</a>)</td></tr>
<tr><th id="1059">1059</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#187RoundedSize" title='RoundedSize' data-ref="187RoundedSize" data-ref-filename="187RoundedSize">RoundedSize</a> * <a class="tu ref fn" href="#_ZL21getScratchScaleFactorRKN4llvm12GCNSubtargetE" title='getScratchScaleFactor' data-use='c' data-ref="_ZL21getScratchScaleFactorRKN4llvm12GCNSubtargetE" data-ref-filename="_ZL21getScratchScaleFactorRKN4llvm12GCNSubtargetE">getScratchScaleFactor</a>(<a class="local col5 ref" href="#175ST" title='ST' data-ref="175ST" data-ref-filename="175ST">ST</a>))</td></tr>
<tr><th id="1060">1060</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder9setMIFlagENS_12MachineInstr6MIFlagE" title='llvm::MachineInstrBuilder::setMIFlag' data-ref="_ZNK4llvm19MachineInstrBuilder9setMIFlagENS_12MachineInstr6MIFlagE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder9setMIFlagENS_12MachineInstr6MIFlagE">setMIFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::FrameSetup" title='llvm::MachineInstr::FrameSetup' data-ref="llvm::MachineInstr::FrameSetup" data-ref-filename="llvm..MachineInstr..FrameSetup">FrameSetup</a>);</td></tr>
<tr><th id="1061">1061</th><td>  }</td></tr>
<tr><th id="1062">1062</th><td></td></tr>
<tr><th id="1063">1063</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((!HasFP || (FuncInfo-&gt;SGPRForFPSaveRestoreCopy ||</td></tr>
<tr><th id="1064">1064</th><td>                     FuncInfo-&gt;FramePointerSaveIndex)) &amp;&amp;</td></tr>
<tr><th id="1065">1065</th><td>         <q>"Needed to save FP but didn't save it anywhere"</q>);</td></tr>
<tr><th id="1066">1066</th><td></td></tr>
<tr><th id="1067">1067</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((HasFP || (!FuncInfo-&gt;SGPRForFPSaveRestoreCopy &amp;&amp;</td></tr>
<tr><th id="1068">1068</th><td>                    !FuncInfo-&gt;FramePointerSaveIndex)) &amp;&amp;</td></tr>
<tr><th id="1069">1069</th><td>         <q>"Saved FP but didn't need it"</q>);</td></tr>
<tr><th id="1070">1070</th><td></td></tr>
<tr><th id="1071">1071</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((!HasBP || (FuncInfo-&gt;SGPRForBPSaveRestoreCopy ||</td></tr>
<tr><th id="1072">1072</th><td>                     FuncInfo-&gt;BasePointerSaveIndex)) &amp;&amp;</td></tr>
<tr><th id="1073">1073</th><td>         <q>"Needed to save BP but didn't save it anywhere"</q>);</td></tr>
<tr><th id="1074">1074</th><td></td></tr>
<tr><th id="1075">1075</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((HasBP || (!FuncInfo-&gt;SGPRForBPSaveRestoreCopy &amp;&amp;</td></tr>
<tr><th id="1076">1076</th><td>                    !FuncInfo-&gt;BasePointerSaveIndex)) &amp;&amp;</td></tr>
<tr><th id="1077">1077</th><td>         <q>"Saved BP but didn't need it"</q>);</td></tr>
<tr><th id="1078">1078</th><td>}</td></tr>
<tr><th id="1079">1079</th><td></td></tr>
<tr><th id="1080">1080</th><td><em>void</em> <a class="type" href="SIFrameLowering.h.html#llvm::SIFrameLowering" title='llvm::SIFrameLowering' data-ref="llvm::SIFrameLowering" data-ref-filename="llvm..SIFrameLowering">SIFrameLowering</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15SIFrameLowering12emitEpilogueERNS_15MachineFunctionERNS_17MachineBasicBlockE" title='llvm::SIFrameLowering::emitEpilogue' data-ref="_ZNK4llvm15SIFrameLowering12emitEpilogueERNS_15MachineFunctionERNS_17MachineBasicBlockE" data-ref-filename="_ZNK4llvm15SIFrameLowering12emitEpilogueERNS_15MachineFunctionERNS_17MachineBasicBlockE">emitEpilogue</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="207MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="207MF" data-ref-filename="207MF">MF</dfn>,</td></tr>
<tr><th id="1081">1081</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="208MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="208MBB" data-ref-filename="208MBB">MBB</dfn>) <em>const</em> {</td></tr>
<tr><th id="1082">1082</th><td>  <em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col9 decl" id="209FuncInfo" title='FuncInfo' data-type='const llvm::SIMachineFunctionInfo *' data-ref="209FuncInfo" data-ref-filename="209FuncInfo">FuncInfo</dfn> = <a class="local col7 ref" href="#207MF" title='MF' data-ref="207MF" data-ref-filename="207MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="1083">1083</th><td>  <b>if</b> (<a class="local col9 ref" href="#209FuncInfo" title='FuncInfo' data-ref="209FuncInfo" data-ref-filename="209FuncInfo">FuncInfo</a>-&gt;<a class="ref fn" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv" title='llvm::AMDGPUMachineFunction::isEntryFunction' data-ref="_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv" data-ref-filename="_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv">isEntryFunction</a>())</td></tr>
<tr><th id="1084">1084</th><td>    <b>return</b>;</td></tr>
<tr><th id="1085">1085</th><td></td></tr>
<tr><th id="1086">1086</th><td>  <em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col0 decl" id="210ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="210ST" data-ref-filename="210ST">ST</dfn> = <a class="local col7 ref" href="#207MF" title='MF' data-ref="207MF" data-ref-filename="207MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="1087">1087</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a> *<dfn class="local col1 decl" id="211TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="211TII" data-ref-filename="211TII">TII</dfn> = <a class="local col0 ref" href="#210ST" title='ST' data-ref="210ST" data-ref-filename="210ST">ST</a>.<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="1088">1088</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="212MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="212MRI" data-ref-filename="212MRI">MRI</dfn> = <a class="local col7 ref" href="#207MF" title='MF' data-ref="207MF" data-ref-filename="207MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="1089">1089</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col3 decl" id="213TRI" title='TRI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="213TRI" data-ref-filename="213TRI">TRI</dfn> = <a class="local col1 ref" href="#211TII" title='TII' data-ref="211TII" data-ref-filename="211TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getRegisterInfoEv" title='llvm::SIInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm11SIInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm11SIInstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="1090">1090</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col4 decl" id="214MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="214MBBI" data-ref-filename="214MBBI">MBBI</dfn> = <a class="local col8 ref" href="#208MBB" title='MBB' data-ref="208MBB" data-ref-filename="208MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" data-ref-filename="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>();</td></tr>
<tr><th id="1091">1091</th><td>  <a class="type" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs" data-ref-filename="llvm..LivePhysRegs">LivePhysRegs</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegsC1Ev" title='llvm::LivePhysRegs::LivePhysRegs' data-ref="_ZN4llvm12LivePhysRegsC1Ev" data-ref-filename="_ZN4llvm12LivePhysRegsC1Ev"></a><dfn class="local col5 decl" id="215LiveRegs" title='LiveRegs' data-type='llvm::LivePhysRegs' data-ref="215LiveRegs" data-ref-filename="215LiveRegs">LiveRegs</dfn>;</td></tr>
<tr><th id="1092">1092</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col6 decl" id="216DL" title='DL' data-type='llvm::DebugLoc' data-ref="216DL" data-ref-filename="216DL">DL</dfn>;</td></tr>
<tr><th id="1093">1093</th><td></td></tr>
<tr><th id="1094">1094</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col7 decl" id="217MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="217MFI" data-ref-filename="217MFI">MFI</dfn> = <a class="local col7 ref" href="#207MF" title='MF' data-ref="207MF" data-ref-filename="207MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="1095">1095</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col8 decl" id="218NumBytes" title='NumBytes' data-type='uint32_t' data-ref="218NumBytes" data-ref-filename="218NumBytes">NumBytes</dfn> = <a class="local col7 ref" href="#217MFI" title='MFI' data-ref="217MFI" data-ref-filename="217MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo12getStackSizeEv" title='llvm::MachineFrameInfo::getStackSize' data-ref="_ZNK4llvm16MachineFrameInfo12getStackSizeEv" data-ref-filename="_ZNK4llvm16MachineFrameInfo12getStackSizeEv">getStackSize</a>();</td></tr>
<tr><th id="1096">1096</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col9 decl" id="219RoundedSize" title='RoundedSize' data-type='uint32_t' data-ref="219RoundedSize" data-ref-filename="219RoundedSize">RoundedSize</dfn> = <a class="local col9 ref" href="#209FuncInfo" title='FuncInfo' data-ref="209FuncInfo" data-ref-filename="209FuncInfo">FuncInfo</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo16isStackRealignedEv" title='llvm::SIMachineFunctionInfo::isStackRealigned' data-ref="_ZNK4llvm21SIMachineFunctionInfo16isStackRealignedEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo16isStackRealignedEv">isStackRealigned</a>()</td></tr>
<tr><th id="1097">1097</th><td>                             ? <a class="local col8 ref" href="#218NumBytes" title='NumBytes' data-ref="218NumBytes" data-ref-filename="218NumBytes">NumBytes</a> + <a class="local col7 ref" href="#217MFI" title='MFI' data-ref="217MFI" data-ref-filename="217MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo11getMaxAlignEv" title='llvm::MachineFrameInfo::getMaxAlign' data-ref="_ZNK4llvm16MachineFrameInfo11getMaxAlignEv" data-ref-filename="_ZNK4llvm16MachineFrameInfo11getMaxAlignEv">getMaxAlign</a>().<a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZNK4llvm5Align5valueEv" title='llvm::Align::value' data-ref="_ZNK4llvm5Align5valueEv" data-ref-filename="_ZNK4llvm5Align5valueEv">value</a>()</td></tr>
<tr><th id="1098">1098</th><td>                             : <a class="local col8 ref" href="#218NumBytes" title='NumBytes' data-ref="218NumBytes" data-ref-filename="218NumBytes">NumBytes</a>;</td></tr>
<tr><th id="1099">1099</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="220StackPtrReg" title='StackPtrReg' data-type='const llvm::Register' data-ref="220StackPtrReg" data-ref-filename="220StackPtrReg">StackPtrReg</dfn> = <a class="local col9 ref" href="#209FuncInfo" title='FuncInfo' data-ref="209FuncInfo" data-ref-filename="209FuncInfo">FuncInfo</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv" title='llvm::SIMachineFunctionInfo::getStackPtrOffsetReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv">getStackPtrOffsetReg</a>();</td></tr>
<tr><th id="1100">1100</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="221FramePtrReg" title='FramePtrReg' data-type='const llvm::Register' data-ref="221FramePtrReg" data-ref-filename="221FramePtrReg">FramePtrReg</dfn> = <a class="local col9 ref" href="#209FuncInfo" title='FuncInfo' data-ref="209FuncInfo" data-ref-filename="209FuncInfo">FuncInfo</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo17getFrameOffsetRegEv" title='llvm::SIMachineFunctionInfo::getFrameOffsetReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getFrameOffsetRegEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo17getFrameOffsetRegEv">getFrameOffsetReg</a>();</td></tr>
<tr><th id="1101">1101</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="222BasePtrReg" title='BasePtrReg' data-type='const llvm::Register' data-ref="222BasePtrReg" data-ref-filename="222BasePtrReg">BasePtrReg</dfn> =</td></tr>
<tr><th id="1102">1102</th><td>      <a class="local col3 ref" href="#213TRI" title='TRI' data-ref="213TRI" data-ref-filename="213TRI">TRI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo14hasBasePointerERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::hasBasePointer' data-ref="_ZNK4llvm14SIRegisterInfo14hasBasePointerERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm14SIRegisterInfo14hasBasePointerERKNS_15MachineFunctionE">hasBasePointer</a>(<a class="local col7 ref" href="#207MF" title='MF' data-ref="207MF" data-ref-filename="207MF">MF</a>) ? <a class="local col3 ref" href="#213TRI" title='TRI' data-ref="213TRI" data-ref-filename="213TRI">TRI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo15getBaseRegisterEv" title='llvm::SIRegisterInfo::getBaseRegister' data-ref="_ZNK4llvm14SIRegisterInfo15getBaseRegisterEv" data-ref-filename="_ZNK4llvm14SIRegisterInfo15getBaseRegisterEv">getBaseRegister</a>() : <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a><a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej">(</a>);</td></tr>
<tr><th id="1103">1103</th><td></td></tr>
<tr><th id="1104">1104</th><td>  <em>bool</em> <dfn class="local col3 decl" id="223HasFPSaveIndex" title='HasFPSaveIndex' data-type='bool' data-ref="223HasFPSaveIndex" data-ref-filename="223HasFPSaveIndex">HasFPSaveIndex</dfn> = <a class="local col9 ref" href="#209FuncInfo" title='FuncInfo' data-ref="209FuncInfo" data-ref-filename="209FuncInfo">FuncInfo</a>-&gt;<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::FramePointerSaveIndex" title='llvm::SIMachineFunctionInfo::FramePointerSaveIndex' data-ref="llvm::SIMachineFunctionInfo::FramePointerSaveIndex" data-ref-filename="llvm..SIMachineFunctionInfo..FramePointerSaveIndex">FramePointerSaveIndex</a>.<a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8Optional8hasValueEv" title='llvm::Optional::hasValue' data-ref="_ZNK4llvm8Optional8hasValueEv" data-ref-filename="_ZNK4llvm8Optional8hasValueEv">hasValue</a>();</td></tr>
<tr><th id="1105">1105</th><td>  <em>bool</em> <dfn class="local col4 decl" id="224SpillFPToMemory" title='SpillFPToMemory' data-type='bool' data-ref="224SpillFPToMemory" data-ref-filename="224SpillFPToMemory">SpillFPToMemory</dfn> = <b>false</b>;</td></tr>
<tr><th id="1106">1106</th><td>  <b>if</b> (<a class="local col3 ref" href="#223HasFPSaveIndex" title='HasFPSaveIndex' data-ref="223HasFPSaveIndex" data-ref-filename="223HasFPSaveIndex">HasFPSaveIndex</a>) {</td></tr>
<tr><th id="1107">1107</th><td>    <a class="local col4 ref" href="#224SpillFPToMemory" title='SpillFPToMemory' data-ref="224SpillFPToMemory" data-ref-filename="224SpillFPToMemory">SpillFPToMemory</a> = <a class="local col7 ref" href="#217MFI" title='MFI' data-ref="217MFI" data-ref-filename="217MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo10getStackIDEi" title='llvm::MachineFrameInfo::getStackID' data-ref="_ZNK4llvm16MachineFrameInfo10getStackIDEi" data-ref-filename="_ZNK4llvm16MachineFrameInfo10getStackIDEi">getStackID</a>(<a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZNKR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNKR4llvm8OptionaldeEv" data-ref-filename="_ZNKR4llvm8OptionaldeEv">*</a><a class="local col9 ref" href="#209FuncInfo" title='FuncInfo' data-ref="209FuncInfo" data-ref-filename="209FuncInfo">FuncInfo</a>-&gt;<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::FramePointerSaveIndex" title='llvm::SIMachineFunctionInfo::FramePointerSaveIndex' data-ref="llvm::SIMachineFunctionInfo::FramePointerSaveIndex" data-ref-filename="llvm..SIMachineFunctionInfo..FramePointerSaveIndex">FramePointerSaveIndex</a>) !=</td></tr>
<tr><th id="1108">1108</th><td>                      <span class="namespace">TargetStackID::</span><a class="enum" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::TargetStackID::SGPRSpill" title='llvm::TargetStackID::SGPRSpill' data-ref="llvm::TargetStackID::SGPRSpill" data-ref-filename="llvm..TargetStackID..SGPRSpill">SGPRSpill</a>;</td></tr>
<tr><th id="1109">1109</th><td>  }</td></tr>
<tr><th id="1110">1110</th><td></td></tr>
<tr><th id="1111">1111</th><td>  <em>bool</em> <dfn class="local col5 decl" id="225HasBPSaveIndex" title='HasBPSaveIndex' data-type='bool' data-ref="225HasBPSaveIndex" data-ref-filename="225HasBPSaveIndex">HasBPSaveIndex</dfn> = <a class="local col9 ref" href="#209FuncInfo" title='FuncInfo' data-ref="209FuncInfo" data-ref-filename="209FuncInfo">FuncInfo</a>-&gt;<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::BasePointerSaveIndex" title='llvm::SIMachineFunctionInfo::BasePointerSaveIndex' data-ref="llvm::SIMachineFunctionInfo::BasePointerSaveIndex" data-ref-filename="llvm..SIMachineFunctionInfo..BasePointerSaveIndex">BasePointerSaveIndex</a>.<a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8Optional8hasValueEv" title='llvm::Optional::hasValue' data-ref="_ZNK4llvm8Optional8hasValueEv" data-ref-filename="_ZNK4llvm8Optional8hasValueEv">hasValue</a>();</td></tr>
<tr><th id="1112">1112</th><td>  <em>bool</em> <dfn class="local col6 decl" id="226SpillBPToMemory" title='SpillBPToMemory' data-type='bool' data-ref="226SpillBPToMemory" data-ref-filename="226SpillBPToMemory">SpillBPToMemory</dfn> = <b>false</b>;</td></tr>
<tr><th id="1113">1113</th><td>  <b>if</b> (<a class="local col5 ref" href="#225HasBPSaveIndex" title='HasBPSaveIndex' data-ref="225HasBPSaveIndex" data-ref-filename="225HasBPSaveIndex">HasBPSaveIndex</a>) {</td></tr>
<tr><th id="1114">1114</th><td>    <a class="local col6 ref" href="#226SpillBPToMemory" title='SpillBPToMemory' data-ref="226SpillBPToMemory" data-ref-filename="226SpillBPToMemory">SpillBPToMemory</a> = <a class="local col7 ref" href="#217MFI" title='MFI' data-ref="217MFI" data-ref-filename="217MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo10getStackIDEi" title='llvm::MachineFrameInfo::getStackID' data-ref="_ZNK4llvm16MachineFrameInfo10getStackIDEi" data-ref-filename="_ZNK4llvm16MachineFrameInfo10getStackIDEi">getStackID</a>(<a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZNKR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNKR4llvm8OptionaldeEv" data-ref-filename="_ZNKR4llvm8OptionaldeEv">*</a><a class="local col9 ref" href="#209FuncInfo" title='FuncInfo' data-ref="209FuncInfo" data-ref-filename="209FuncInfo">FuncInfo</a>-&gt;<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::BasePointerSaveIndex" title='llvm::SIMachineFunctionInfo::BasePointerSaveIndex' data-ref="llvm::SIMachineFunctionInfo::BasePointerSaveIndex" data-ref-filename="llvm..SIMachineFunctionInfo..BasePointerSaveIndex">BasePointerSaveIndex</a>) !=</td></tr>
<tr><th id="1115">1115</th><td>                      <span class="namespace">TargetStackID::</span><a class="enum" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::TargetStackID::SGPRSpill" title='llvm::TargetStackID::SGPRSpill' data-ref="llvm::TargetStackID::SGPRSpill" data-ref-filename="llvm..TargetStackID..SGPRSpill">SGPRSpill</a>;</td></tr>
<tr><th id="1116">1116</th><td>  }</td></tr>
<tr><th id="1117">1117</th><td></td></tr>
<tr><th id="1118">1118</th><td>  <b>if</b> (<a class="local col9 ref" href="#219RoundedSize" title='RoundedSize' data-ref="219RoundedSize" data-ref-filename="219RoundedSize">RoundedSize</a> != <var>0</var> &amp;&amp; <a class="virtual member fn" href="#_ZNK4llvm15SIFrameLowering5hasFPERKNS_15MachineFunctionE" title='llvm::SIFrameLowering::hasFP' data-ref="_ZNK4llvm15SIFrameLowering5hasFPERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15SIFrameLowering5hasFPERKNS_15MachineFunctionE">hasFP</a>(<a class="local col7 ref" href="#207MF" title='MF' data-ref="207MF" data-ref-filename="207MF">MF</a>)) {</td></tr>
<tr><th id="1119">1119</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#208MBB" title='MBB' data-ref="208MBB" data-ref-filename="208MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#214MBBI" title='MBBI' data-ref="214MBBI" data-ref-filename="214MBBI">MBBI</a>, <a class="local col6 ref" href="#216DL" title='DL' data-ref="216DL" data-ref-filename="216DL">DL</a>, <a class="local col1 ref" href="#211TII" title='TII' data-ref="211TII" data-ref-filename="211TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_SUB_U32" title='llvm::AMDGPU::S_SUB_U32' data-ref="llvm::AMDGPU::S_SUB_U32" data-ref-filename="llvm..AMDGPU..S_SUB_U32">S_SUB_U32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#220StackPtrReg" title='StackPtrReg' data-ref="220StackPtrReg" data-ref-filename="220StackPtrReg">StackPtrReg</a>)</td></tr>
<tr><th id="1120">1120</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#220StackPtrReg" title='StackPtrReg' data-ref="220StackPtrReg" data-ref-filename="220StackPtrReg">StackPtrReg</a>)</td></tr>
<tr><th id="1121">1121</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col9 ref" href="#219RoundedSize" title='RoundedSize' data-ref="219RoundedSize" data-ref-filename="219RoundedSize">RoundedSize</a> * <a class="tu ref fn" href="#_ZL21getScratchScaleFactorRKN4llvm12GCNSubtargetE" title='getScratchScaleFactor' data-use='c' data-ref="_ZL21getScratchScaleFactorRKN4llvm12GCNSubtargetE" data-ref-filename="_ZL21getScratchScaleFactorRKN4llvm12GCNSubtargetE">getScratchScaleFactor</a>(<a class="local col0 ref" href="#210ST" title='ST' data-ref="210ST" data-ref-filename="210ST">ST</a>))</td></tr>
<tr><th id="1122">1122</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder9setMIFlagENS_12MachineInstr6MIFlagE" title='llvm::MachineInstrBuilder::setMIFlag' data-ref="_ZNK4llvm19MachineInstrBuilder9setMIFlagENS_12MachineInstr6MIFlagE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder9setMIFlagENS_12MachineInstr6MIFlagE">setMIFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::FrameDestroy" title='llvm::MachineInstr::FrameDestroy' data-ref="llvm::MachineInstr::FrameDestroy" data-ref-filename="llvm..MachineInstr..FrameDestroy">FrameDestroy</a>);</td></tr>
<tr><th id="1123">1123</th><td>  }</td></tr>
<tr><th id="1124">1124</th><td></td></tr>
<tr><th id="1125">1125</th><td>  <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col9 ref" href="#209FuncInfo" title='FuncInfo' data-ref="209FuncInfo" data-ref-filename="209FuncInfo">FuncInfo</a>-&gt;<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SGPRForFPSaveRestoreCopy" title='llvm::SIMachineFunctionInfo::SGPRForFPSaveRestoreCopy' data-ref="llvm::SIMachineFunctionInfo::SGPRForFPSaveRestoreCopy" data-ref-filename="llvm..SIMachineFunctionInfo..SGPRForFPSaveRestoreCopy">SGPRForFPSaveRestoreCopy</a>) {</td></tr>
<tr><th id="1126">1126</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#208MBB" title='MBB' data-ref="208MBB" data-ref-filename="208MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#214MBBI" title='MBBI' data-ref="214MBBI" data-ref-filename="214MBBI">MBBI</a>, <a class="local col6 ref" href="#216DL" title='DL' data-ref="216DL" data-ref-filename="216DL">DL</a>, <a class="local col1 ref" href="#211TII" title='TII' data-ref="211TII" data-ref-filename="211TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#221FramePtrReg" title='FramePtrReg' data-ref="221FramePtrReg" data-ref-filename="221FramePtrReg">FramePtrReg</a>)</td></tr>
<tr><th id="1127">1127</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#209FuncInfo" title='FuncInfo' data-ref="209FuncInfo" data-ref-filename="209FuncInfo">FuncInfo</a>-&gt;<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SGPRForFPSaveRestoreCopy" title='llvm::SIMachineFunctionInfo::SGPRForFPSaveRestoreCopy' data-ref="llvm::SIMachineFunctionInfo::SGPRForFPSaveRestoreCopy" data-ref-filename="llvm..SIMachineFunctionInfo..SGPRForFPSaveRestoreCopy">SGPRForFPSaveRestoreCopy</a>)</td></tr>
<tr><th id="1128">1128</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder9setMIFlagENS_12MachineInstr6MIFlagE" title='llvm::MachineInstrBuilder::setMIFlag' data-ref="_ZNK4llvm19MachineInstrBuilder9setMIFlagENS_12MachineInstr6MIFlagE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder9setMIFlagENS_12MachineInstr6MIFlagE">setMIFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::FrameSetup" title='llvm::MachineInstr::FrameSetup' data-ref="llvm::MachineInstr::FrameSetup" data-ref-filename="llvm..MachineInstr..FrameSetup">FrameSetup</a>);</td></tr>
<tr><th id="1129">1129</th><td>  }</td></tr>
<tr><th id="1130">1130</th><td></td></tr>
<tr><th id="1131">1131</th><td>  <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col9 ref" href="#209FuncInfo" title='FuncInfo' data-ref="209FuncInfo" data-ref-filename="209FuncInfo">FuncInfo</a>-&gt;<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SGPRForBPSaveRestoreCopy" title='llvm::SIMachineFunctionInfo::SGPRForBPSaveRestoreCopy' data-ref="llvm::SIMachineFunctionInfo::SGPRForBPSaveRestoreCopy" data-ref-filename="llvm..SIMachineFunctionInfo..SGPRForBPSaveRestoreCopy">SGPRForBPSaveRestoreCopy</a>) {</td></tr>
<tr><th id="1132">1132</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#208MBB" title='MBB' data-ref="208MBB" data-ref-filename="208MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#214MBBI" title='MBBI' data-ref="214MBBI" data-ref-filename="214MBBI">MBBI</a>, <a class="local col6 ref" href="#216DL" title='DL' data-ref="216DL" data-ref-filename="216DL">DL</a>, <a class="local col1 ref" href="#211TII" title='TII' data-ref="211TII" data-ref-filename="211TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#222BasePtrReg" title='BasePtrReg' data-ref="222BasePtrReg" data-ref-filename="222BasePtrReg">BasePtrReg</a>)</td></tr>
<tr><th id="1133">1133</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#209FuncInfo" title='FuncInfo' data-ref="209FuncInfo" data-ref-filename="209FuncInfo">FuncInfo</a>-&gt;<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SGPRForBPSaveRestoreCopy" title='llvm::SIMachineFunctionInfo::SGPRForBPSaveRestoreCopy' data-ref="llvm::SIMachineFunctionInfo::SGPRForBPSaveRestoreCopy" data-ref-filename="llvm..SIMachineFunctionInfo..SGPRForBPSaveRestoreCopy">SGPRForBPSaveRestoreCopy</a>)</td></tr>
<tr><th id="1134">1134</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder9setMIFlagENS_12MachineInstr6MIFlagE" title='llvm::MachineInstrBuilder::setMIFlag' data-ref="_ZNK4llvm19MachineInstrBuilder9setMIFlagENS_12MachineInstr6MIFlagE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder9setMIFlagENS_12MachineInstr6MIFlagE">setMIFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::FrameSetup" title='llvm::MachineInstr::FrameSetup' data-ref="llvm::MachineInstr::FrameSetup" data-ref-filename="llvm..MachineInstr..FrameSetup">FrameSetup</a>);</td></tr>
<tr><th id="1135">1135</th><td>  }</td></tr>
<tr><th id="1136">1136</th><td></td></tr>
<tr><th id="1137">1137</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col7 decl" id="227ScratchExecCopy" title='ScratchExecCopy' data-type='llvm::Register' data-ref="227ScratchExecCopy" data-ref-filename="227ScratchExecCopy">ScratchExecCopy</dfn>;</td></tr>
<tr><th id="1138">1138</th><td>  <b>if</b> (<a class="local col3 ref" href="#223HasFPSaveIndex" title='HasFPSaveIndex' data-ref="223HasFPSaveIndex" data-ref-filename="223HasFPSaveIndex">HasFPSaveIndex</a>) {</td></tr>
<tr><th id="1139">1139</th><td>    <em>const</em> <em>int</em> <dfn class="local col8 decl" id="228FI" title='FI' data-type='const int' data-ref="228FI" data-ref-filename="228FI">FI</dfn> = <a class="local col9 ref" href="#209FuncInfo" title='FuncInfo' data-ref="209FuncInfo" data-ref-filename="209FuncInfo">FuncInfo</a>-&gt;<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::FramePointerSaveIndex" title='llvm::SIMachineFunctionInfo::FramePointerSaveIndex' data-ref="llvm::SIMachineFunctionInfo::FramePointerSaveIndex" data-ref-filename="llvm..SIMachineFunctionInfo..FramePointerSaveIndex">FramePointerSaveIndex</a>.<a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZNKR4llvm8Optional8getValueEv" title='llvm::Optional::getValue' data-ref="_ZNKR4llvm8Optional8getValueEv" data-ref-filename="_ZNKR4llvm8Optional8getValueEv">getValue</a>();</td></tr>
<tr><th id="1140">1140</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!MFI.isDeadObjectIndex(FI));</td></tr>
<tr><th id="1141">1141</th><td>    <b>if</b> (<a class="local col4 ref" href="#224SpillFPToMemory" title='SpillFPToMemory' data-ref="224SpillFPToMemory" data-ref-filename="224SpillFPToMemory">SpillFPToMemory</a>) {</td></tr>
<tr><th id="1142">1142</th><td>      <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#227ScratchExecCopy" title='ScratchExecCopy' data-ref="227ScratchExecCopy" data-ref-filename="227ScratchExecCopy">ScratchExecCopy</a>)</td></tr>
<tr><th id="1143">1143</th><td>        <a class="local col7 ref" href="#227ScratchExecCopy" title='ScratchExecCopy' data-ref="227ScratchExecCopy" data-ref-filename="227ScratchExecCopy">ScratchExecCopy</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="tu ref fn" href="#_ZL20buildScratchExecCopyRN4llvm12LivePhysRegsERNS_15MachineFunctionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEb" title='buildScratchExecCopy' data-use='c' data-ref="_ZL20buildScratchExecCopyRN4llvm12LivePhysRegsERNS_15MachineFunctionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEb" data-ref-filename="_ZL20buildScratchExecCopyRN4llvm12LivePhysRegsERNS_15MachineFunctionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEb">buildScratchExecCopy</a>(<span class='refarg'><a class="local col5 ref" href="#215LiveRegs" title='LiveRegs' data-ref="215LiveRegs" data-ref-filename="215LiveRegs">LiveRegs</a></span>, <span class='refarg'><a class="local col7 ref" href="#207MF" title='MF' data-ref="207MF" data-ref-filename="207MF">MF</a></span>, <span class='refarg'><a class="local col8 ref" href="#208MBB" title='MBB' data-ref="208MBB" data-ref-filename="208MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#214MBBI" title='MBBI' data-ref="214MBBI" data-ref-filename="214MBBI">MBBI</a>, <b>false</b>);</td></tr>
<tr><th id="1144">1144</th><td></td></tr>
<tr><th id="1145">1145</th><td>      <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col9 decl" id="229TempVGPR" title='TempVGPR' data-type='llvm::MCPhysReg' data-ref="229TempVGPR" data-ref-filename="229TempVGPR">TempVGPR</dfn> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="tu ref fn" href="#_ZL32findScratchNonCalleeSaveRegisterRN4llvm19MachineRegisterInfoERNS_12LivePhysRegsERKNS_19TargetRegisterClassEb" title='findScratchNonCalleeSaveRegister' data-use='c' data-ref="_ZL32findScratchNonCalleeSaveRegisterRN4llvm19MachineRegisterInfoERNS_12LivePhysRegsERKNS_19TargetRegisterClassEb" data-ref-filename="_ZL32findScratchNonCalleeSaveRegisterRN4llvm19MachineRegisterInfoERNS_12LivePhysRegsERKNS_19TargetRegisterClassEb">findScratchNonCalleeSaveRegister</a>(</td></tr>
<tr><th id="1146">1146</th><td>          <span class='refarg'><a class="local col2 ref" href="#212MRI" title='MRI' data-ref="212MRI" data-ref-filename="212MRI">MRI</a></span>, <span class='refarg'><a class="local col5 ref" href="#215LiveRegs" title='LiveRegs' data-ref="215LiveRegs" data-ref-filename="215LiveRegs">LiveRegs</a></span>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>);</td></tr>
<tr><th id="1147">1147</th><td>      <a class="tu ref fn" href="#_ZL17buildEpilogReloadRKN4llvm12GCNSubtargetERNS_12LivePhysRegsERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_13854685" title='buildEpilogReload' data-use='c' data-ref="_ZL17buildEpilogReloadRKN4llvm12GCNSubtargetERNS_12LivePhysRegsERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_13854685" data-ref-filename="_ZL17buildEpilogReloadRKN4llvm12GCNSubtargetERNS_12LivePhysRegsERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_13854685">buildEpilogReload</a>(<a class="local col0 ref" href="#210ST" title='ST' data-ref="210ST" data-ref-filename="210ST">ST</a>, <span class='refarg'><a class="local col5 ref" href="#215LiveRegs" title='LiveRegs' data-ref="215LiveRegs" data-ref-filename="215LiveRegs">LiveRegs</a></span>, <span class='refarg'><a class="local col8 ref" href="#208MBB" title='MBB' data-ref="208MBB" data-ref-filename="208MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#214MBBI" title='MBBI' data-ref="214MBBI" data-ref-filename="214MBBI">MBBI</a>, <a class="local col1 ref" href="#211TII" title='TII' data-ref="211TII" data-ref-filename="211TII">TII</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#229TempVGPR" title='TempVGPR' data-ref="229TempVGPR" data-ref-filename="229TempVGPR">TempVGPR</a>,</td></tr>
<tr><th id="1148">1148</th><td>                        <a class="local col9 ref" href="#209FuncInfo" title='FuncInfo' data-ref="209FuncInfo" data-ref-filename="209FuncInfo">FuncInfo</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv" title='llvm::SIMachineFunctionInfo::getScratchRSrcReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv">getScratchRSrcReg</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#220StackPtrReg" title='StackPtrReg' data-ref="220StackPtrReg" data-ref-filename="220StackPtrReg">StackPtrReg</a>, <a class="local col8 ref" href="#228FI" title='FI' data-ref="228FI" data-ref-filename="228FI">FI</a>);</td></tr>
<tr><th id="1149">1149</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#208MBB" title='MBB' data-ref="208MBB" data-ref-filename="208MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#214MBBI" title='MBBI' data-ref="214MBBI" data-ref-filename="214MBBI">MBBI</a>, <a class="local col6 ref" href="#216DL" title='DL' data-ref="216DL" data-ref-filename="216DL">DL</a>, <a class="local col1 ref" href="#211TII" title='TII' data-ref="211TII" data-ref-filename="211TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_READFIRSTLANE_B32" title='llvm::AMDGPU::V_READFIRSTLANE_B32' data-ref="llvm::AMDGPU::V_READFIRSTLANE_B32" data-ref-filename="llvm..AMDGPU..V_READFIRSTLANE_B32">V_READFIRSTLANE_B32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#221FramePtrReg" title='FramePtrReg' data-ref="221FramePtrReg" data-ref-filename="221FramePtrReg">FramePtrReg</a>)</td></tr>
<tr><th id="1150">1150</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#229TempVGPR" title='TempVGPR' data-ref="229TempVGPR" data-ref-filename="229TempVGPR">TempVGPR</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>);</td></tr>
<tr><th id="1151">1151</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1152">1152</th><td>      <i>// Reload from VGPR spill.</i></td></tr>
<tr><th id="1153">1153</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MFI.getStackID(FI) == TargetStackID::SGPRSpill);</td></tr>
<tr><th id="1154">1154</th><td>      <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>::<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SpilledReg" title='llvm::SIMachineFunctionInfo::SpilledReg' data-ref="llvm::SIMachineFunctionInfo::SpilledReg" data-ref-filename="llvm..SIMachineFunctionInfo..SpilledReg">SpilledReg</a>&gt; <dfn class="local col0 decl" id="230Spill" title='Spill' data-type='ArrayRef&lt;SIMachineFunctionInfo::SpilledReg&gt;' data-ref="230Spill" data-ref-filename="230Spill">Spill</dfn> =</td></tr>
<tr><th id="1155">1155</th><td>          <a class="local col9 ref" href="#209FuncInfo" title='FuncInfo' data-ref="209FuncInfo" data-ref-filename="209FuncInfo">FuncInfo</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo19getSGPRToVGPRSpillsEi" title='llvm::SIMachineFunctionInfo::getSGPRToVGPRSpills' data-ref="_ZNK4llvm21SIMachineFunctionInfo19getSGPRToVGPRSpillsEi" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo19getSGPRToVGPRSpillsEi">getSGPRToVGPRSpills</a>(<a class="local col8 ref" href="#228FI" title='FI' data-ref="228FI" data-ref-filename="228FI">FI</a>);</td></tr>
<tr><th id="1156">1156</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Spill.size() == <var>1</var>);</td></tr>
<tr><th id="1157">1157</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#208MBB" title='MBB' data-ref="208MBB" data-ref-filename="208MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#214MBBI" title='MBBI' data-ref="214MBBI" data-ref-filename="214MBBI">MBBI</a>, <a class="local col6 ref" href="#216DL" title='DL' data-ref="216DL" data-ref-filename="216DL">DL</a>, <a class="local col1 ref" href="#211TII" title='TII' data-ref="211TII" data-ref-filename="211TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_READLANE_B32" title='llvm::AMDGPU::V_READLANE_B32' data-ref="llvm::AMDGPU::V_READLANE_B32" data-ref-filename="llvm..AMDGPU..V_READLANE_B32">V_READLANE_B32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#221FramePtrReg" title='FramePtrReg' data-ref="221FramePtrReg" data-ref-filename="221FramePtrReg">FramePtrReg</a>)</td></tr>
<tr><th id="1158">1158</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#230Spill" title='Spill' data-ref="230Spill" data-ref-filename="230Spill">Spill</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SpilledReg::VGPR" title='llvm::SIMachineFunctionInfo::SpilledReg::VGPR' data-ref="llvm::SIMachineFunctionInfo::SpilledReg::VGPR" data-ref-filename="llvm..SIMachineFunctionInfo..SpilledReg..VGPR">VGPR</a>)</td></tr>
<tr><th id="1159">1159</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col0 ref" href="#230Spill" title='Spill' data-ref="230Spill" data-ref-filename="230Spill">Spill</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SpilledReg::Lane" title='llvm::SIMachineFunctionInfo::SpilledReg::Lane' data-ref="llvm::SIMachineFunctionInfo::SpilledReg::Lane" data-ref-filename="llvm..SIMachineFunctionInfo..SpilledReg..Lane">Lane</a>);</td></tr>
<tr><th id="1160">1160</th><td>    }</td></tr>
<tr><th id="1161">1161</th><td>  }</td></tr>
<tr><th id="1162">1162</th><td></td></tr>
<tr><th id="1163">1163</th><td>  <b>if</b> (<a class="local col5 ref" href="#225HasBPSaveIndex" title='HasBPSaveIndex' data-ref="225HasBPSaveIndex" data-ref-filename="225HasBPSaveIndex">HasBPSaveIndex</a>) {</td></tr>
<tr><th id="1164">1164</th><td>    <em>const</em> <em>int</em> <dfn class="local col1 decl" id="231BasePtrFI" title='BasePtrFI' data-type='const int' data-ref="231BasePtrFI" data-ref-filename="231BasePtrFI">BasePtrFI</dfn> = <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZNKR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNKR4llvm8OptionaldeEv" data-ref-filename="_ZNKR4llvm8OptionaldeEv">*</a><a class="local col9 ref" href="#209FuncInfo" title='FuncInfo' data-ref="209FuncInfo" data-ref-filename="209FuncInfo">FuncInfo</a>-&gt;<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::BasePointerSaveIndex" title='llvm::SIMachineFunctionInfo::BasePointerSaveIndex' data-ref="llvm::SIMachineFunctionInfo::BasePointerSaveIndex" data-ref-filename="llvm..SIMachineFunctionInfo..BasePointerSaveIndex">BasePointerSaveIndex</a>;</td></tr>
<tr><th id="1165">1165</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!MFI.isDeadObjectIndex(BasePtrFI));</td></tr>
<tr><th id="1166">1166</th><td>    <b>if</b> (<a class="local col6 ref" href="#226SpillBPToMemory" title='SpillBPToMemory' data-ref="226SpillBPToMemory" data-ref-filename="226SpillBPToMemory">SpillBPToMemory</a>) {</td></tr>
<tr><th id="1167">1167</th><td>      <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#227ScratchExecCopy" title='ScratchExecCopy' data-ref="227ScratchExecCopy" data-ref-filename="227ScratchExecCopy">ScratchExecCopy</a>)</td></tr>
<tr><th id="1168">1168</th><td>        <a class="local col7 ref" href="#227ScratchExecCopy" title='ScratchExecCopy' data-ref="227ScratchExecCopy" data-ref-filename="227ScratchExecCopy">ScratchExecCopy</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="tu ref fn" href="#_ZL20buildScratchExecCopyRN4llvm12LivePhysRegsERNS_15MachineFunctionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEb" title='buildScratchExecCopy' data-use='c' data-ref="_ZL20buildScratchExecCopyRN4llvm12LivePhysRegsERNS_15MachineFunctionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEb" data-ref-filename="_ZL20buildScratchExecCopyRN4llvm12LivePhysRegsERNS_15MachineFunctionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEb">buildScratchExecCopy</a>(<span class='refarg'><a class="local col5 ref" href="#215LiveRegs" title='LiveRegs' data-ref="215LiveRegs" data-ref-filename="215LiveRegs">LiveRegs</a></span>, <span class='refarg'><a class="local col7 ref" href="#207MF" title='MF' data-ref="207MF" data-ref-filename="207MF">MF</a></span>, <span class='refarg'><a class="local col8 ref" href="#208MBB" title='MBB' data-ref="208MBB" data-ref-filename="208MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#214MBBI" title='MBBI' data-ref="214MBBI" data-ref-filename="214MBBI">MBBI</a>, <b>false</b>);</td></tr>
<tr><th id="1169">1169</th><td></td></tr>
<tr><th id="1170">1170</th><td>      <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col2 decl" id="232TempVGPR" title='TempVGPR' data-type='llvm::MCPhysReg' data-ref="232TempVGPR" data-ref-filename="232TempVGPR">TempVGPR</dfn> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="tu ref fn" href="#_ZL32findScratchNonCalleeSaveRegisterRN4llvm19MachineRegisterInfoERNS_12LivePhysRegsERKNS_19TargetRegisterClassEb" title='findScratchNonCalleeSaveRegister' data-use='c' data-ref="_ZL32findScratchNonCalleeSaveRegisterRN4llvm19MachineRegisterInfoERNS_12LivePhysRegsERKNS_19TargetRegisterClassEb" data-ref-filename="_ZL32findScratchNonCalleeSaveRegisterRN4llvm19MachineRegisterInfoERNS_12LivePhysRegsERKNS_19TargetRegisterClassEb">findScratchNonCalleeSaveRegister</a>(</td></tr>
<tr><th id="1171">1171</th><td>          <span class='refarg'><a class="local col2 ref" href="#212MRI" title='MRI' data-ref="212MRI" data-ref-filename="212MRI">MRI</a></span>, <span class='refarg'><a class="local col5 ref" href="#215LiveRegs" title='LiveRegs' data-ref="215LiveRegs" data-ref-filename="215LiveRegs">LiveRegs</a></span>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>);</td></tr>
<tr><th id="1172">1172</th><td>      <a class="tu ref fn" href="#_ZL17buildEpilogReloadRKN4llvm12GCNSubtargetERNS_12LivePhysRegsERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_13854685" title='buildEpilogReload' data-use='c' data-ref="_ZL17buildEpilogReloadRKN4llvm12GCNSubtargetERNS_12LivePhysRegsERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_13854685" data-ref-filename="_ZL17buildEpilogReloadRKN4llvm12GCNSubtargetERNS_12LivePhysRegsERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_13854685">buildEpilogReload</a>(<a class="local col0 ref" href="#210ST" title='ST' data-ref="210ST" data-ref-filename="210ST">ST</a>, <span class='refarg'><a class="local col5 ref" href="#215LiveRegs" title='LiveRegs' data-ref="215LiveRegs" data-ref-filename="215LiveRegs">LiveRegs</a></span>, <span class='refarg'><a class="local col8 ref" href="#208MBB" title='MBB' data-ref="208MBB" data-ref-filename="208MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#214MBBI" title='MBBI' data-ref="214MBBI" data-ref-filename="214MBBI">MBBI</a>, <a class="local col1 ref" href="#211TII" title='TII' data-ref="211TII" data-ref-filename="211TII">TII</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#232TempVGPR" title='TempVGPR' data-ref="232TempVGPR" data-ref-filename="232TempVGPR">TempVGPR</a>,</td></tr>
<tr><th id="1173">1173</th><td>                        <a class="local col9 ref" href="#209FuncInfo" title='FuncInfo' data-ref="209FuncInfo" data-ref-filename="209FuncInfo">FuncInfo</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv" title='llvm::SIMachineFunctionInfo::getScratchRSrcReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv">getScratchRSrcReg</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#220StackPtrReg" title='StackPtrReg' data-ref="220StackPtrReg" data-ref-filename="220StackPtrReg">StackPtrReg</a>, <a class="local col1 ref" href="#231BasePtrFI" title='BasePtrFI' data-ref="231BasePtrFI" data-ref-filename="231BasePtrFI">BasePtrFI</a>);</td></tr>
<tr><th id="1174">1174</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#208MBB" title='MBB' data-ref="208MBB" data-ref-filename="208MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#214MBBI" title='MBBI' data-ref="214MBBI" data-ref-filename="214MBBI">MBBI</a>, <a class="local col6 ref" href="#216DL" title='DL' data-ref="216DL" data-ref-filename="216DL">DL</a>, <a class="local col1 ref" href="#211TII" title='TII' data-ref="211TII" data-ref-filename="211TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_READFIRSTLANE_B32" title='llvm::AMDGPU::V_READFIRSTLANE_B32' data-ref="llvm::AMDGPU::V_READFIRSTLANE_B32" data-ref-filename="llvm..AMDGPU..V_READFIRSTLANE_B32">V_READFIRSTLANE_B32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#222BasePtrReg" title='BasePtrReg' data-ref="222BasePtrReg" data-ref-filename="222BasePtrReg">BasePtrReg</a>)</td></tr>
<tr><th id="1175">1175</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#232TempVGPR" title='TempVGPR' data-ref="232TempVGPR" data-ref-filename="232TempVGPR">TempVGPR</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>);</td></tr>
<tr><th id="1176">1176</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1177">1177</th><td>      <i>// Reload from VGPR spill.</i></td></tr>
<tr><th id="1178">1178</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MFI.getStackID(BasePtrFI) == TargetStackID::SGPRSpill);</td></tr>
<tr><th id="1179">1179</th><td>      <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>::<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SpilledReg" title='llvm::SIMachineFunctionInfo::SpilledReg' data-ref="llvm::SIMachineFunctionInfo::SpilledReg" data-ref-filename="llvm..SIMachineFunctionInfo..SpilledReg">SpilledReg</a>&gt; <dfn class="local col3 decl" id="233Spill" title='Spill' data-type='ArrayRef&lt;SIMachineFunctionInfo::SpilledReg&gt;' data-ref="233Spill" data-ref-filename="233Spill">Spill</dfn> =</td></tr>
<tr><th id="1180">1180</th><td>          <a class="local col9 ref" href="#209FuncInfo" title='FuncInfo' data-ref="209FuncInfo" data-ref-filename="209FuncInfo">FuncInfo</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo19getSGPRToVGPRSpillsEi" title='llvm::SIMachineFunctionInfo::getSGPRToVGPRSpills' data-ref="_ZNK4llvm21SIMachineFunctionInfo19getSGPRToVGPRSpillsEi" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo19getSGPRToVGPRSpillsEi">getSGPRToVGPRSpills</a>(<a class="local col1 ref" href="#231BasePtrFI" title='BasePtrFI' data-ref="231BasePtrFI" data-ref-filename="231BasePtrFI">BasePtrFI</a>);</td></tr>
<tr><th id="1181">1181</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Spill.size() == <var>1</var>);</td></tr>
<tr><th id="1182">1182</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#208MBB" title='MBB' data-ref="208MBB" data-ref-filename="208MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#214MBBI" title='MBBI' data-ref="214MBBI" data-ref-filename="214MBBI">MBBI</a>, <a class="local col6 ref" href="#216DL" title='DL' data-ref="216DL" data-ref-filename="216DL">DL</a>, <a class="local col1 ref" href="#211TII" title='TII' data-ref="211TII" data-ref-filename="211TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_READLANE_B32" title='llvm::AMDGPU::V_READLANE_B32' data-ref="llvm::AMDGPU::V_READLANE_B32" data-ref-filename="llvm..AMDGPU..V_READLANE_B32">V_READLANE_B32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#222BasePtrReg" title='BasePtrReg' data-ref="222BasePtrReg" data-ref-filename="222BasePtrReg">BasePtrReg</a>)</td></tr>
<tr><th id="1183">1183</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#233Spill" title='Spill' data-ref="233Spill" data-ref-filename="233Spill">Spill</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SpilledReg::VGPR" title='llvm::SIMachineFunctionInfo::SpilledReg::VGPR' data-ref="llvm::SIMachineFunctionInfo::SpilledReg::VGPR" data-ref-filename="llvm..SIMachineFunctionInfo..SpilledReg..VGPR">VGPR</a>)</td></tr>
<tr><th id="1184">1184</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col3 ref" href="#233Spill" title='Spill' data-ref="233Spill" data-ref-filename="233Spill">Spill</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SpilledReg::Lane" title='llvm::SIMachineFunctionInfo::SpilledReg::Lane' data-ref="llvm::SIMachineFunctionInfo::SpilledReg::Lane" data-ref-filename="llvm..SIMachineFunctionInfo..SpilledReg..Lane">Lane</a>);</td></tr>
<tr><th id="1185">1185</th><td>    }</td></tr>
<tr><th id="1186">1186</th><td>  }</td></tr>
<tr><th id="1187">1187</th><td></td></tr>
<tr><th id="1188">1188</th><td>  <b>for</b> (<em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>::<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR" title='llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR' data-ref="llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR" data-ref-filename="llvm..SIMachineFunctionInfo..SGPRSpillVGPRCSR">SGPRSpillVGPRCSR</a> &amp;<dfn class="local col4 decl" id="234Reg" title='Reg' data-type='const SIMachineFunctionInfo::SGPRSpillVGPRCSR &amp;' data-ref="234Reg" data-ref-filename="234Reg">Reg</dfn> :</td></tr>
<tr><th id="1189">1189</th><td>       <a class="local col9 ref" href="#209FuncInfo" title='FuncInfo' data-ref="209FuncInfo" data-ref-filename="209FuncInfo">FuncInfo</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo17getSGPRSpillVGPRsEv" title='llvm::SIMachineFunctionInfo::getSGPRSpillVGPRs' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getSGPRSpillVGPRsEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo17getSGPRSpillVGPRsEv">getSGPRSpillVGPRs</a>()) {</td></tr>
<tr><th id="1190">1190</th><td>    <b>if</b> (!<a class="local col4 ref" href="#234Reg" title='Reg' data-ref="234Reg" data-ref-filename="234Reg">Reg</a>.<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::FI" title='llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::FI' data-ref="llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::FI" data-ref-filename="llvm..SIMachineFunctionInfo..SGPRSpillVGPRCSR..FI">FI</a>.<a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8Optional8hasValueEv" title='llvm::Optional::hasValue' data-ref="_ZNK4llvm8Optional8hasValueEv" data-ref-filename="_ZNK4llvm8Optional8hasValueEv">hasValue</a>())</td></tr>
<tr><th id="1191">1191</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1192">1192</th><td></td></tr>
<tr><th id="1193">1193</th><td>    <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#227ScratchExecCopy" title='ScratchExecCopy' data-ref="227ScratchExecCopy" data-ref-filename="227ScratchExecCopy">ScratchExecCopy</a>)</td></tr>
<tr><th id="1194">1194</th><td>      <a class="local col7 ref" href="#227ScratchExecCopy" title='ScratchExecCopy' data-ref="227ScratchExecCopy" data-ref-filename="227ScratchExecCopy">ScratchExecCopy</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="tu ref fn" href="#_ZL20buildScratchExecCopyRN4llvm12LivePhysRegsERNS_15MachineFunctionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEb" title='buildScratchExecCopy' data-use='c' data-ref="_ZL20buildScratchExecCopyRN4llvm12LivePhysRegsERNS_15MachineFunctionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEb" data-ref-filename="_ZL20buildScratchExecCopyRN4llvm12LivePhysRegsERNS_15MachineFunctionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEb">buildScratchExecCopy</a>(<span class='refarg'><a class="local col5 ref" href="#215LiveRegs" title='LiveRegs' data-ref="215LiveRegs" data-ref-filename="215LiveRegs">LiveRegs</a></span>, <span class='refarg'><a class="local col7 ref" href="#207MF" title='MF' data-ref="207MF" data-ref-filename="207MF">MF</a></span>, <span class='refarg'><a class="local col8 ref" href="#208MBB" title='MBB' data-ref="208MBB" data-ref-filename="208MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#214MBBI" title='MBBI' data-ref="214MBBI" data-ref-filename="214MBBI">MBBI</a>, <b>false</b>);</td></tr>
<tr><th id="1195">1195</th><td></td></tr>
<tr><th id="1196">1196</th><td>    <a class="tu ref fn" href="#_ZL17buildEpilogReloadRKN4llvm12GCNSubtargetERNS_12LivePhysRegsERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_13854685" title='buildEpilogReload' data-use='c' data-ref="_ZL17buildEpilogReloadRKN4llvm12GCNSubtargetERNS_12LivePhysRegsERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_13854685" data-ref-filename="_ZL17buildEpilogReloadRKN4llvm12GCNSubtargetERNS_12LivePhysRegsERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_13854685">buildEpilogReload</a>(<a class="local col0 ref" href="#210ST" title='ST' data-ref="210ST" data-ref-filename="210ST">ST</a>, <span class='refarg'><a class="local col5 ref" href="#215LiveRegs" title='LiveRegs' data-ref="215LiveRegs" data-ref-filename="215LiveRegs">LiveRegs</a></span>, <span class='refarg'><a class="local col8 ref" href="#208MBB" title='MBB' data-ref="208MBB" data-ref-filename="208MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#214MBBI" title='MBBI' data-ref="214MBBI" data-ref-filename="214MBBI">MBBI</a>, <a class="local col1 ref" href="#211TII" title='TII' data-ref="211TII" data-ref-filename="211TII">TII</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#234Reg" title='Reg' data-ref="234Reg" data-ref-filename="234Reg">Reg</a>.<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::VGPR" title='llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::VGPR' data-ref="llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::VGPR" data-ref-filename="llvm..SIMachineFunctionInfo..SGPRSpillVGPRCSR..VGPR">VGPR</a>,</td></tr>
<tr><th id="1197">1197</th><td>                      <a class="local col9 ref" href="#209FuncInfo" title='FuncInfo' data-ref="209FuncInfo" data-ref-filename="209FuncInfo">FuncInfo</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv" title='llvm::SIMachineFunctionInfo::getScratchRSrcReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv">getScratchRSrcReg</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#220StackPtrReg" title='StackPtrReg' data-ref="220StackPtrReg" data-ref-filename="220StackPtrReg">StackPtrReg</a>,</td></tr>
<tr><th id="1198">1198</th><td>                      <a class="local col4 ref" href="#234Reg" title='Reg' data-ref="234Reg" data-ref-filename="234Reg">Reg</a>.<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::FI" title='llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::FI' data-ref="llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::FI" data-ref-filename="llvm..SIMachineFunctionInfo..SGPRSpillVGPRCSR..FI">FI</a>.<a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZNKR4llvm8Optional8getValueEv" title='llvm::Optional::getValue' data-ref="_ZNKR4llvm8Optional8getValueEv" data-ref-filename="_ZNKR4llvm8Optional8getValueEv">getValue</a>());</td></tr>
<tr><th id="1199">1199</th><td>  }</td></tr>
<tr><th id="1200">1200</th><td></td></tr>
<tr><th id="1201">1201</th><td>  <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#227ScratchExecCopy" title='ScratchExecCopy' data-ref="227ScratchExecCopy" data-ref-filename="227ScratchExecCopy">ScratchExecCopy</a>) {</td></tr>
<tr><th id="1202">1202</th><td>    <i>// FIXME: Split block and make terminator.</i></td></tr>
<tr><th id="1203">1203</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="235ExecMov" title='ExecMov' data-type='unsigned int' data-ref="235ExecMov" data-ref-filename="235ExecMov">ExecMov</dfn> = <a class="local col0 ref" href="#210ST" title='ST' data-ref="210ST" data-ref-filename="210ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8isWave32Ev" title='llvm::GCNSubtarget::isWave32' data-ref="_ZNK4llvm12GCNSubtarget8isWave32Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget8isWave32Ev">isWave32</a>() ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B32" title='llvm::AMDGPU::S_MOV_B32' data-ref="llvm::AMDGPU::S_MOV_B32" data-ref-filename="llvm..AMDGPU..S_MOV_B32">S_MOV_B32</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B64" title='llvm::AMDGPU::S_MOV_B64' data-ref="llvm::AMDGPU::S_MOV_B64" data-ref-filename="llvm..AMDGPU..S_MOV_B64">S_MOV_B64</a>;</td></tr>
<tr><th id="1204">1204</th><td>    <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col6 decl" id="236Exec" title='Exec' data-type='llvm::MCRegister' data-ref="236Exec" data-ref-filename="236Exec">Exec</dfn> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#210ST" title='ST' data-ref="210ST" data-ref-filename="210ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8isWave32Ev" title='llvm::GCNSubtarget::isWave32' data-ref="_ZNK4llvm12GCNSubtarget8isWave32Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget8isWave32Ev">isWave32</a>() ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC_LO" title='llvm::AMDGPU::EXEC_LO' data-ref="llvm::AMDGPU::EXEC_LO" data-ref-filename="llvm..AMDGPU..EXEC_LO">EXEC_LO</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC" title='llvm::AMDGPU::EXEC' data-ref="llvm::AMDGPU::EXEC" data-ref-filename="llvm..AMDGPU..EXEC">EXEC</a>;</td></tr>
<tr><th id="1205">1205</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#208MBB" title='MBB' data-ref="208MBB" data-ref-filename="208MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#214MBBI" title='MBBI' data-ref="214MBBI" data-ref-filename="214MBBI">MBBI</a>, <a class="local col6 ref" href="#216DL" title='DL' data-ref="216DL" data-ref-filename="216DL">DL</a>, <a class="local col1 ref" href="#211TII" title='TII' data-ref="211TII" data-ref-filename="211TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#235ExecMov" title='ExecMov' data-ref="235ExecMov" data-ref-filename="235ExecMov">ExecMov</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col6 ref" href="#236Exec" title='Exec' data-ref="236Exec" data-ref-filename="236Exec">Exec</a>)</td></tr>
<tr><th id="1206">1206</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#227ScratchExecCopy" title='ScratchExecCopy' data-ref="227ScratchExecCopy" data-ref-filename="227ScratchExecCopy">ScratchExecCopy</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>);</td></tr>
<tr><th id="1207">1207</th><td>  }</td></tr>
<tr><th id="1208">1208</th><td>}</td></tr>
<tr><th id="1209">1209</th><td></td></tr>
<tr><th id="1210">1210</th><td><u>#<span data-ppcond="1210">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="1211">1211</th><td><em>static</em> <em>bool</em> allSGPRSpillsAreDead(<em>const</em> MachineFunction &amp;MF) {</td></tr>
<tr><th id="1212">1212</th><td>  <em>const</em> MachineFrameInfo &amp;MFI = MF.getFrameInfo();</td></tr>
<tr><th id="1213">1213</th><td>  <em>const</em> SIMachineFunctionInfo *FuncInfo = MF.getInfo&lt;SIMachineFunctionInfo&gt;();</td></tr>
<tr><th id="1214">1214</th><td>  <b>for</b> (<em>int</em> I = MFI.getObjectIndexBegin(), E = MFI.getObjectIndexEnd();</td></tr>
<tr><th id="1215">1215</th><td>       I != E; ++I) {</td></tr>
<tr><th id="1216">1216</th><td>    <b>if</b> (!MFI.isDeadObjectIndex(I) &amp;&amp;</td></tr>
<tr><th id="1217">1217</th><td>        MFI.getStackID(I) == TargetStackID::SGPRSpill &amp;&amp;</td></tr>
<tr><th id="1218">1218</th><td>        (I != FuncInfo-&gt;FramePointerSaveIndex &amp;&amp;</td></tr>
<tr><th id="1219">1219</th><td>         I != FuncInfo-&gt;BasePointerSaveIndex)) {</td></tr>
<tr><th id="1220">1220</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1221">1221</th><td>    }</td></tr>
<tr><th id="1222">1222</th><td>  }</td></tr>
<tr><th id="1223">1223</th><td></td></tr>
<tr><th id="1224">1224</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1225">1225</th><td>}</td></tr>
<tr><th id="1226">1226</th><td><u>#<span data-ppcond="1210">endif</span></u></td></tr>
<tr><th id="1227">1227</th><td></td></tr>
<tr><th id="1228">1228</th><td><a class="type" href="../../../include/llvm/Support/TypeSize.h.html#llvm::StackOffset" title='llvm::StackOffset' data-ref="llvm::StackOffset" data-ref-filename="llvm..StackOffset">StackOffset</a> <a class="type" href="SIFrameLowering.h.html#llvm::SIFrameLowering" title='llvm::SIFrameLowering' data-ref="llvm::SIFrameLowering" data-ref-filename="llvm..SIFrameLowering">SIFrameLowering</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15SIFrameLowering22getFrameIndexReferenceERKNS_15MachineFunctionEiRNS_8RegisterE" title='llvm::SIFrameLowering::getFrameIndexReference' data-ref="_ZNK4llvm15SIFrameLowering22getFrameIndexReferenceERKNS_15MachineFunctionEiRNS_8RegisterE" data-ref-filename="_ZNK4llvm15SIFrameLowering22getFrameIndexReferenceERKNS_15MachineFunctionEiRNS_8RegisterE">getFrameIndexReference</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="237MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="237MF" data-ref-filename="237MF">MF</dfn>,</td></tr>
<tr><th id="1229">1229</th><td>                                                    <em>int</em> <dfn class="local col8 decl" id="238FI" title='FI' data-type='int' data-ref="238FI" data-ref-filename="238FI">FI</dfn>,</td></tr>
<tr><th id="1230">1230</th><td>                                                    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col9 decl" id="239FrameReg" title='FrameReg' data-type='llvm::Register &amp;' data-ref="239FrameReg" data-ref-filename="239FrameReg">FrameReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="1231">1231</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col0 decl" id="240RI" title='RI' data-type='const llvm::SIRegisterInfo *' data-ref="240RI" data-ref-filename="240RI">RI</dfn> = <a class="local col7 ref" href="#237MF" title='MF' data-ref="237MF" data-ref-filename="237MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a>&gt;().<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" title='llvm::GCNSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="1232">1232</th><td></td></tr>
<tr><th id="1233">1233</th><td>  <a class="local col9 ref" href="#239FrameReg" title='FrameReg' data-ref="239FrameReg" data-ref-filename="239FrameReg">FrameReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col0 ref" href="#240RI" title='RI' data-ref="240RI" data-ref-filename="240RI">RI</a>-&gt;<a class="virtual ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::getFrameRegister' data-ref="_ZNK4llvm14SIRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm14SIRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE">getFrameRegister</a>(<a class="local col7 ref" href="#237MF" title='MF' data-ref="237MF" data-ref-filename="237MF">MF</a>);</td></tr>
<tr><th id="1234">1234</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/Support/TypeSize.h.html#llvm::StackOffset" title='llvm::StackOffset' data-ref="llvm::StackOffset" data-ref-filename="llvm..StackOffset">StackOffset</a>::<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZN4llvm11StackOffset8getFixedEl" title='llvm::StackOffset::getFixed' data-ref="_ZN4llvm11StackOffset8getFixedEl" data-ref-filename="_ZN4llvm11StackOffset8getFixedEl">getFixed</a>(<a class="local col7 ref" href="#237MF" title='MF' data-ref="237MF" data-ref-filename="237MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZNK4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi" title='llvm::MachineFrameInfo::getObjectOffset' data-ref="_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi" data-ref-filename="_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi">getObjectOffset</a>(<a class="local col8 ref" href="#238FI" title='FI' data-ref="238FI" data-ref-filename="238FI">FI</a>));</td></tr>
<tr><th id="1235">1235</th><td>}</td></tr>
<tr><th id="1236">1236</th><td></td></tr>
<tr><th id="1237">1237</th><td><em>void</em> <a class="type" href="SIFrameLowering.h.html#llvm::SIFrameLowering" title='llvm::SIFrameLowering' data-ref="llvm::SIFrameLowering" data-ref-filename="llvm..SIFrameLowering">SIFrameLowering</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15SIFrameLowering35processFunctionBeforeFrameFinalizedERNS_15MachineFunctionEPNS_12RegScavengerE" title='llvm::SIFrameLowering::processFunctionBeforeFrameFinalized' data-ref="_ZNK4llvm15SIFrameLowering35processFunctionBeforeFrameFinalizedERNS_15MachineFunctionEPNS_12RegScavengerE" data-ref-filename="_ZNK4llvm15SIFrameLowering35processFunctionBeforeFrameFinalizedERNS_15MachineFunctionEPNS_12RegScavengerE">processFunctionBeforeFrameFinalized</dfn>(</td></tr>
<tr><th id="1238">1238</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="241MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="241MF" data-ref-filename="241MF">MF</dfn>,</td></tr>
<tr><th id="1239">1239</th><td>  <a class="type" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger" data-ref-filename="llvm..RegScavenger">RegScavenger</a> *<dfn class="local col2 decl" id="242RS" title='RS' data-type='llvm::RegScavenger *' data-ref="242RS" data-ref-filename="242RS">RS</dfn>) <em>const</em> {</td></tr>
<tr><th id="1240">1240</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col3 decl" id="243MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="243MFI" data-ref-filename="243MFI">MFI</dfn> = <a class="local col1 ref" href="#241MF" title='MF' data-ref="241MF" data-ref-filename="241MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="1241">1241</th><td></td></tr>
<tr><th id="1242">1242</th><td>  <em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col4 decl" id="244ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="244ST" data-ref-filename="244ST">ST</dfn> = <a class="local col1 ref" href="#241MF" title='MF' data-ref="241MF" data-ref-filename="241MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="1243">1243</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col5 decl" id="245TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="245TRI" data-ref-filename="245TRI">TRI</dfn> = <a class="local col4 ref" href="#244ST" title='ST' data-ref="244ST" data-ref-filename="244ST">ST</a>.<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" title='llvm::GCNSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="1244">1244</th><td>  <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col6 decl" id="246FuncInfo" title='FuncInfo' data-type='llvm::SIMachineFunctionInfo *' data-ref="246FuncInfo" data-ref-filename="246FuncInfo">FuncInfo</dfn> = <a class="local col1 ref" href="#241MF" title='MF' data-ref="241MF" data-ref-filename="241MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="1245">1245</th><td></td></tr>
<tr><th id="1246">1246</th><td>  <a class="local col6 ref" href="#246FuncInfo" title='FuncInfo' data-ref="246FuncInfo" data-ref-filename="246FuncInfo">FuncInfo</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo22removeDeadFrameIndicesERNS_16MachineFrameInfoE" title='llvm::SIMachineFunctionInfo::removeDeadFrameIndices' data-ref="_ZN4llvm21SIMachineFunctionInfo22removeDeadFrameIndicesERNS_16MachineFrameInfoE" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo22removeDeadFrameIndicesERNS_16MachineFrameInfoE">removeDeadFrameIndices</a>(<span class='refarg'><a class="local col3 ref" href="#243MFI" title='MFI' data-ref="243MFI" data-ref-filename="243MFI">MFI</a></span>);</td></tr>
<tr><th id="1247">1247</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(allSGPRSpillsAreDead(MF) &amp;&amp;</td></tr>
<tr><th id="1248">1248</th><td>         <q>"SGPR spill should have been removed in SILowerSGPRSpills"</q>);</td></tr>
<tr><th id="1249">1249</th><td></td></tr>
<tr><th id="1250">1250</th><td>  <i>// FIXME: The other checks should be redundant with allStackObjectsAreDead,</i></td></tr>
<tr><th id="1251">1251</th><td><i>  // but currently hasNonSpillStackObjects is set only from source</i></td></tr>
<tr><th id="1252">1252</th><td><i>  // allocas. Stack temps produced from legalization are not counted currently.</i></td></tr>
<tr><th id="1253">1253</th><td>  <b>if</b> (!<a class="tu ref fn" href="#_ZL22allStackObjectsAreDeadRKN4llvm16MachineFrameInfoE" title='allStackObjectsAreDead' data-use='c' data-ref="_ZL22allStackObjectsAreDeadRKN4llvm16MachineFrameInfoE" data-ref-filename="_ZL22allStackObjectsAreDeadRKN4llvm16MachineFrameInfoE">allStackObjectsAreDead</a>(<a class="local col3 ref" href="#243MFI" title='MFI' data-ref="243MFI" data-ref-filename="243MFI">MFI</a>)) {</td></tr>
<tr><th id="1254">1254</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(RS &amp;&amp; <q>"RegScavenger required if spilling"</q>);</td></tr>
<tr><th id="1255">1255</th><td></td></tr>
<tr><th id="1256">1256</th><td>    <b>if</b> (<a class="local col6 ref" href="#246FuncInfo" title='FuncInfo' data-ref="246FuncInfo" data-ref-filename="246FuncInfo">FuncInfo</a>-&gt;<a class="ref fn" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv" title='llvm::AMDGPUMachineFunction::isEntryFunction' data-ref="_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv" data-ref-filename="_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv">isEntryFunction</a>()) {</td></tr>
<tr><th id="1257">1257</th><td>      <em>int</em> <dfn class="local col7 decl" id="247ScavengeFI" title='ScavengeFI' data-type='int' data-ref="247ScavengeFI" data-ref-filename="247ScavengeFI">ScavengeFI</dfn> = <a class="local col3 ref" href="#243MFI" title='MFI' data-ref="243MFI" data-ref-filename="243MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo17CreateFixedObjectEmlbb" title='llvm::MachineFrameInfo::CreateFixedObject' data-ref="_ZN4llvm16MachineFrameInfo17CreateFixedObjectEmlbb" data-ref-filename="_ZN4llvm16MachineFrameInfo17CreateFixedObjectEmlbb">CreateFixedObject</a>(</td></tr>
<tr><th id="1258">1258</th><td>        <a class="local col5 ref" href="#245TRI" title='TRI' data-ref="245TRI" data-ref-filename="245TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getSpillSize' data-ref="_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE">getSpillSize</a>(<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_32RegClass" title='llvm::AMDGPU::SGPR_32RegClass' data-ref="llvm::AMDGPU::SGPR_32RegClass" data-ref-filename="llvm..AMDGPU..SGPR_32RegClass">SGPR_32RegClass</a>), <var>0</var>, <b>false</b>);</td></tr>
<tr><th id="1259">1259</th><td>      <a class="local col2 ref" href="#242RS" title='RS' data-ref="242RS" data-ref-filename="242RS">RS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZN4llvm12RegScavenger23addScavengingFrameIndexEi" title='llvm::RegScavenger::addScavengingFrameIndex' data-ref="_ZN4llvm12RegScavenger23addScavengingFrameIndexEi" data-ref-filename="_ZN4llvm12RegScavenger23addScavengingFrameIndexEi">addScavengingFrameIndex</a>(<a class="local col7 ref" href="#247ScavengeFI" title='ScavengeFI' data-ref="247ScavengeFI" data-ref-filename="247ScavengeFI">ScavengeFI</a>);</td></tr>
<tr><th id="1260">1260</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1261">1261</th><td>      <em>int</em> <dfn class="local col8 decl" id="248ScavengeFI" title='ScavengeFI' data-type='int' data-ref="248ScavengeFI" data-ref-filename="248ScavengeFI">ScavengeFI</dfn> = <a class="local col3 ref" href="#243MFI" title='MFI' data-ref="243MFI" data-ref-filename="243MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo17CreateStackObjectEmNS_5AlignEbPKNS_10AllocaInstEh" title='llvm::MachineFrameInfo::CreateStackObject' data-ref="_ZN4llvm16MachineFrameInfo17CreateStackObjectEmNS_5AlignEbPKNS_10AllocaInstEh" data-ref-filename="_ZN4llvm16MachineFrameInfo17CreateStackObjectEmNS_5AlignEbPKNS_10AllocaInstEh">CreateStackObject</a>(</td></tr>
<tr><th id="1262">1262</th><td>          <a class="local col5 ref" href="#245TRI" title='TRI' data-ref="245TRI" data-ref-filename="245TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getSpillSize' data-ref="_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE">getSpillSize</a>(<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_32RegClass" title='llvm::AMDGPU::SGPR_32RegClass' data-ref="llvm::AMDGPU::SGPR_32RegClass" data-ref-filename="llvm..AMDGPU..SGPR_32RegClass">SGPR_32RegClass</a>),</td></tr>
<tr><th id="1263">1263</th><td>          <a class="local col5 ref" href="#245TRI" title='TRI' data-ref="245TRI" data-ref-filename="245TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo13getSpillAlignERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getSpillAlign' data-ref="_ZNK4llvm18TargetRegisterInfo13getSpillAlignERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo13getSpillAlignERKNS_19TargetRegisterClassE">getSpillAlign</a>(<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_32RegClass" title='llvm::AMDGPU::SGPR_32RegClass' data-ref="llvm::AMDGPU::SGPR_32RegClass" data-ref-filename="llvm..AMDGPU..SGPR_32RegClass">SGPR_32RegClass</a>), <b>false</b>);</td></tr>
<tr><th id="1264">1264</th><td>      <a class="local col2 ref" href="#242RS" title='RS' data-ref="242RS" data-ref-filename="242RS">RS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZN4llvm12RegScavenger23addScavengingFrameIndexEi" title='llvm::RegScavenger::addScavengingFrameIndex' data-ref="_ZN4llvm12RegScavenger23addScavengingFrameIndexEi" data-ref-filename="_ZN4llvm12RegScavenger23addScavengingFrameIndexEi">addScavengingFrameIndex</a>(<a class="local col8 ref" href="#248ScavengeFI" title='ScavengeFI' data-ref="248ScavengeFI" data-ref-filename="248ScavengeFI">ScavengeFI</a>);</td></tr>
<tr><th id="1265">1265</th><td>    }</td></tr>
<tr><th id="1266">1266</th><td>  }</td></tr>
<tr><th id="1267">1267</th><td>}</td></tr>
<tr><th id="1268">1268</th><td></td></tr>
<tr><th id="1269">1269</th><td><i>// Only report VGPRs to generic code.</i></td></tr>
<tr><th id="1270">1270</th><td><em>void</em> <a class="type" href="SIFrameLowering.h.html#llvm::SIFrameLowering" title='llvm::SIFrameLowering' data-ref="llvm::SIFrameLowering" data-ref-filename="llvm..SIFrameLowering">SIFrameLowering</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15SIFrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE" title='llvm::SIFrameLowering::determineCalleeSaves' data-ref="_ZNK4llvm15SIFrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE" data-ref-filename="_ZNK4llvm15SIFrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE">determineCalleeSaves</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="249MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="249MF" data-ref-filename="249MF">MF</dfn>,</td></tr>
<tr><th id="1271">1271</th><td>                                           <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector" data-ref-filename="llvm..BitVector">BitVector</a> &amp;<dfn class="local col0 decl" id="250SavedVGPRs" title='SavedVGPRs' data-type='llvm::BitVector &amp;' data-ref="250SavedVGPRs" data-ref-filename="250SavedVGPRs">SavedVGPRs</dfn>,</td></tr>
<tr><th id="1272">1272</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger" data-ref-filename="llvm..RegScavenger">RegScavenger</a> *<dfn class="local col1 decl" id="251RS" title='RS' data-type='llvm::RegScavenger *' data-ref="251RS" data-ref-filename="251RS">RS</dfn>) <em>const</em> {</td></tr>
<tr><th id="1273">1273</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::TargetFrameLowering" title='llvm::TargetFrameLowering' data-ref="llvm::TargetFrameLowering" data-ref-filename="llvm..TargetFrameLowering">TargetFrameLowering</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#_ZNK4llvm19TargetFrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE" title='llvm::TargetFrameLowering::determineCalleeSaves' data-ref="_ZNK4llvm19TargetFrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE" data-ref-filename="_ZNK4llvm19TargetFrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE">determineCalleeSaves</a>(<span class='refarg'><a class="local col9 ref" href="#249MF" title='MF' data-ref="249MF" data-ref-filename="249MF">MF</a></span>, <span class='refarg'><a class="local col0 ref" href="#250SavedVGPRs" title='SavedVGPRs' data-ref="250SavedVGPRs" data-ref-filename="250SavedVGPRs">SavedVGPRs</a></span>, <a class="local col1 ref" href="#251RS" title='RS' data-ref="251RS" data-ref-filename="251RS">RS</a>);</td></tr>
<tr><th id="1274">1274</th><td>  <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col2 decl" id="252MFI" title='MFI' data-type='llvm::SIMachineFunctionInfo *' data-ref="252MFI" data-ref-filename="252MFI">MFI</dfn> = <a class="local col9 ref" href="#249MF" title='MF' data-ref="249MF" data-ref-filename="249MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="1275">1275</th><td>  <b>if</b> (<a class="local col2 ref" href="#252MFI" title='MFI' data-ref="252MFI" data-ref-filename="252MFI">MFI</a>-&gt;<a class="ref fn" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv" title='llvm::AMDGPUMachineFunction::isEntryFunction' data-ref="_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv" data-ref-filename="_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv">isEntryFunction</a>())</td></tr>
<tr><th id="1276">1276</th><td>    <b>return</b>;</td></tr>
<tr><th id="1277">1277</th><td></td></tr>
<tr><th id="1278">1278</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col3 decl" id="253FrameInfo" title='FrameInfo' data-type='llvm::MachineFrameInfo &amp;' data-ref="253FrameInfo" data-ref-filename="253FrameInfo">FrameInfo</dfn> = <a class="local col9 ref" href="#249MF" title='MF' data-ref="249MF" data-ref-filename="249MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="1279">1279</th><td>  <em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col4 decl" id="254ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="254ST" data-ref-filename="254ST">ST</dfn> = <a class="local col9 ref" href="#249MF" title='MF' data-ref="249MF" data-ref-filename="249MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="1280">1280</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col5 decl" id="255TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="255TRI" data-ref-filename="255TRI">TRI</dfn> = <a class="local col4 ref" href="#254ST" title='ST' data-ref="254ST" data-ref-filename="254ST">ST</a>.<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" title='llvm::GCNSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="1281">1281</th><td></td></tr>
<tr><th id="1282">1282</th><td>  <i>// Ignore the SGPRs the default implementation found.</i></td></tr>
<tr><th id="1283">1283</th><td>  <a class="local col0 ref" href="#250SavedVGPRs" title='SavedVGPRs' data-ref="250SavedVGPRs" data-ref-filename="250SavedVGPRs">SavedVGPRs</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector18clearBitsNotInMaskEPKjj" title='llvm::BitVector::clearBitsNotInMask' data-ref="_ZN4llvm9BitVector18clearBitsNotInMaskEPKjj" data-ref-filename="_ZN4llvm9BitVector18clearBitsNotInMaskEPKjj">clearBitsNotInMask</a>(<a class="local col5 ref" href="#255TRI" title='TRI' data-ref="255TRI" data-ref-filename="255TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo17getAllVGPRRegMaskEv" title='llvm::SIRegisterInfo::getAllVGPRRegMask' data-ref="_ZNK4llvm14SIRegisterInfo17getAllVGPRRegMaskEv" data-ref-filename="_ZNK4llvm14SIRegisterInfo17getAllVGPRRegMaskEv">getAllVGPRRegMask</a>());</td></tr>
<tr><th id="1284">1284</th><td></td></tr>
<tr><th id="1285">1285</th><td>  <i>// hasFP only knows about stack objects that already exist. We're now</i></td></tr>
<tr><th id="1286">1286</th><td><i>  // determining the stack slots that will be created, so we have to predict</i></td></tr>
<tr><th id="1287">1287</th><td><i>  // them. Stack objects force FP usage with calls.</i></td></tr>
<tr><th id="1288">1288</th><td><i>  //</i></td></tr>
<tr><th id="1289">1289</th><td><i>  // Note a new VGPR CSR may be introduced if one is used for the spill, but we</i></td></tr>
<tr><th id="1290">1290</th><td><i>  // don't want to report it here.</i></td></tr>
<tr><th id="1291">1291</th><td><i>  //</i></td></tr>
<tr><th id="1292">1292</th><td><i>  // FIXME: Is this really hasReservedCallFrame?</i></td></tr>
<tr><th id="1293">1293</th><td>  <em>const</em> <em>bool</em> <dfn class="local col6 decl" id="256WillHaveFP" title='WillHaveFP' data-type='const bool' data-ref="256WillHaveFP" data-ref-filename="256WillHaveFP">WillHaveFP</dfn> =</td></tr>
<tr><th id="1294">1294</th><td>      <a class="local col3 ref" href="#253FrameInfo" title='FrameInfo' data-ref="253FrameInfo" data-ref-filename="253FrameInfo">FrameInfo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo8hasCallsEv" title='llvm::MachineFrameInfo::hasCalls' data-ref="_ZNK4llvm16MachineFrameInfo8hasCallsEv" data-ref-filename="_ZNK4llvm16MachineFrameInfo8hasCallsEv">hasCalls</a>() &amp;&amp;</td></tr>
<tr><th id="1295">1295</th><td>      (<a class="local col0 ref" href="#250SavedVGPRs" title='SavedVGPRs' data-ref="250SavedVGPRs" data-ref-filename="250SavedVGPRs">SavedVGPRs</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector3anyEv" title='llvm::BitVector::any' data-ref="_ZNK4llvm9BitVector3anyEv" data-ref-filename="_ZNK4llvm9BitVector3anyEv">any</a>() || !<a class="tu ref fn" href="#_ZL22allStackObjectsAreDeadRKN4llvm16MachineFrameInfoE" title='allStackObjectsAreDead' data-use='c' data-ref="_ZL22allStackObjectsAreDeadRKN4llvm16MachineFrameInfoE" data-ref-filename="_ZL22allStackObjectsAreDeadRKN4llvm16MachineFrameInfoE">allStackObjectsAreDead</a>(<a class="local col3 ref" href="#253FrameInfo" title='FrameInfo' data-ref="253FrameInfo" data-ref-filename="253FrameInfo">FrameInfo</a>));</td></tr>
<tr><th id="1296">1296</th><td></td></tr>
<tr><th id="1297">1297</th><td>  <i>// VGPRs used for SGPR spilling need to be specially inserted in the prolog,</i></td></tr>
<tr><th id="1298">1298</th><td><i>  // so don't allow the default insertion to handle them.</i></td></tr>
<tr><th id="1299">1299</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col7 decl" id="257SSpill" title='SSpill' data-type='llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR' data-ref="257SSpill" data-ref-filename="257SSpill">SSpill</dfn> : <a class="local col2 ref" href="#252MFI" title='MFI' data-ref="252MFI" data-ref-filename="252MFI">MFI</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo17getSGPRSpillVGPRsEv" title='llvm::SIMachineFunctionInfo::getSGPRSpillVGPRs' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getSGPRSpillVGPRsEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo17getSGPRSpillVGPRsEv">getSGPRSpillVGPRs</a>())</td></tr>
<tr><th id="1300">1300</th><td>    <a class="local col0 ref" href="#250SavedVGPRs" title='SavedVGPRs' data-ref="250SavedVGPRs" data-ref-filename="250SavedVGPRs">SavedVGPRs</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5resetEj" title='llvm::BitVector::reset' data-ref="_ZN4llvm9BitVector5resetEj" data-ref-filename="_ZN4llvm9BitVector5resetEj">reset</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#257SSpill" title='SSpill' data-ref="257SSpill" data-ref-filename="257SSpill">SSpill</a>.<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::VGPR" title='llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::VGPR' data-ref="llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::VGPR" data-ref-filename="llvm..SIMachineFunctionInfo..SGPRSpillVGPRCSR..VGPR">VGPR</a>);</td></tr>
<tr><th id="1301">1301</th><td></td></tr>
<tr><th id="1302">1302</th><td>  <a class="type" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs" data-ref-filename="llvm..LivePhysRegs">LivePhysRegs</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegsC1Ev" title='llvm::LivePhysRegs::LivePhysRegs' data-ref="_ZN4llvm12LivePhysRegsC1Ev" data-ref-filename="_ZN4llvm12LivePhysRegsC1Ev"></a><dfn class="local col8 decl" id="258LiveRegs" title='LiveRegs' data-type='llvm::LivePhysRegs' data-ref="258LiveRegs" data-ref-filename="258LiveRegs">LiveRegs</dfn>;</td></tr>
<tr><th id="1303">1303</th><td>  <a class="local col8 ref" href="#258LiveRegs" title='LiveRegs' data-ref="258LiveRegs" data-ref-filename="258LiveRegs">LiveRegs</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs4initERKNS_18TargetRegisterInfoE" title='llvm::LivePhysRegs::init' data-ref="_ZN4llvm12LivePhysRegs4initERKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm12LivePhysRegs4initERKNS_18TargetRegisterInfoE">init</a>(*<a class="local col5 ref" href="#255TRI" title='TRI' data-ref="255TRI" data-ref-filename="255TRI">TRI</a>);</td></tr>
<tr><th id="1304">1304</th><td></td></tr>
<tr><th id="1305">1305</th><td>  <b>if</b> (<a class="local col6 ref" href="#256WillHaveFP" title='WillHaveFP' data-ref="256WillHaveFP" data-ref-filename="256WillHaveFP">WillHaveFP</a> || <a class="virtual member fn" href="#_ZNK4llvm15SIFrameLowering5hasFPERKNS_15MachineFunctionE" title='llvm::SIFrameLowering::hasFP' data-ref="_ZNK4llvm15SIFrameLowering5hasFPERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15SIFrameLowering5hasFPERKNS_15MachineFunctionE">hasFP</a>(<a class="local col9 ref" href="#249MF" title='MF' data-ref="249MF" data-ref-filename="249MF">MF</a>)) {</td></tr>
<tr><th id="1306">1306</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!MFI-&gt;SGPRForFPSaveRestoreCopy &amp;&amp; !MFI-&gt;FramePointerSaveIndex &amp;&amp;</td></tr>
<tr><th id="1307">1307</th><td>           <q>"Re-reserving spill slot for FP"</q>);</td></tr>
<tr><th id="1308">1308</th><td>    <a class="tu ref fn" href="#_ZL30getVGPRSpillLaneOrTempRegisterRN4llvm15MachineFunctionERNS_12LivePhysRegsERNS_8RegisterERNS_8OptionalIiEEb" title='getVGPRSpillLaneOrTempRegister' data-use='c' data-ref="_ZL30getVGPRSpillLaneOrTempRegisterRN4llvm15MachineFunctionERNS_12LivePhysRegsERNS_8RegisterERNS_8OptionalIiEEb" data-ref-filename="_ZL30getVGPRSpillLaneOrTempRegisterRN4llvm15MachineFunctionERNS_12LivePhysRegsERNS_8RegisterERNS_8OptionalIiEEb">getVGPRSpillLaneOrTempRegister</a>(<span class='refarg'><a class="local col9 ref" href="#249MF" title='MF' data-ref="249MF" data-ref-filename="249MF">MF</a></span>, <span class='refarg'><a class="local col8 ref" href="#258LiveRegs" title='LiveRegs' data-ref="258LiveRegs" data-ref-filename="258LiveRegs">LiveRegs</a></span>, <span class='refarg'><a class="local col2 ref" href="#252MFI" title='MFI' data-ref="252MFI" data-ref-filename="252MFI">MFI</a>-&gt;<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SGPRForFPSaveRestoreCopy" title='llvm::SIMachineFunctionInfo::SGPRForFPSaveRestoreCopy' data-ref="llvm::SIMachineFunctionInfo::SGPRForFPSaveRestoreCopy" data-ref-filename="llvm..SIMachineFunctionInfo..SGPRForFPSaveRestoreCopy">SGPRForFPSaveRestoreCopy</a></span>,</td></tr>
<tr><th id="1309">1309</th><td>                                   <span class='refarg'><a class="local col2 ref" href="#252MFI" title='MFI' data-ref="252MFI" data-ref-filename="252MFI">MFI</a>-&gt;<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::FramePointerSaveIndex" title='llvm::SIMachineFunctionInfo::FramePointerSaveIndex' data-ref="llvm::SIMachineFunctionInfo::FramePointerSaveIndex" data-ref-filename="llvm..SIMachineFunctionInfo..FramePointerSaveIndex">FramePointerSaveIndex</a></span>, <b>true</b>);</td></tr>
<tr><th id="1310">1310</th><td>  }</td></tr>
<tr><th id="1311">1311</th><td></td></tr>
<tr><th id="1312">1312</th><td>  <b>if</b> (<a class="local col5 ref" href="#255TRI" title='TRI' data-ref="255TRI" data-ref-filename="255TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo14hasBasePointerERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::hasBasePointer' data-ref="_ZNK4llvm14SIRegisterInfo14hasBasePointerERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm14SIRegisterInfo14hasBasePointerERKNS_15MachineFunctionE">hasBasePointer</a>(<a class="local col9 ref" href="#249MF" title='MF' data-ref="249MF" data-ref-filename="249MF">MF</a>)) {</td></tr>
<tr><th id="1313">1313</th><td>    <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#252MFI" title='MFI' data-ref="252MFI" data-ref-filename="252MFI">MFI</a>-&gt;<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SGPRForFPSaveRestoreCopy" title='llvm::SIMachineFunctionInfo::SGPRForFPSaveRestoreCopy' data-ref="llvm::SIMachineFunctionInfo::SGPRForFPSaveRestoreCopy" data-ref-filename="llvm..SIMachineFunctionInfo..SGPRForFPSaveRestoreCopy">SGPRForFPSaveRestoreCopy</a>)</td></tr>
<tr><th id="1314">1314</th><td>      <a class="local col8 ref" href="#258LiveRegs" title='LiveRegs' data-ref="258LiveRegs" data-ref-filename="258LiveRegs">LiveRegs</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs6addRegEt" title='llvm::LivePhysRegs::addReg' data-ref="_ZN4llvm12LivePhysRegs6addRegEt" data-ref-filename="_ZN4llvm12LivePhysRegs6addRegEt">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#252MFI" title='MFI' data-ref="252MFI" data-ref-filename="252MFI">MFI</a>-&gt;<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SGPRForFPSaveRestoreCopy" title='llvm::SIMachineFunctionInfo::SGPRForFPSaveRestoreCopy' data-ref="llvm::SIMachineFunctionInfo::SGPRForFPSaveRestoreCopy" data-ref-filename="llvm..SIMachineFunctionInfo..SGPRForFPSaveRestoreCopy">SGPRForFPSaveRestoreCopy</a>);</td></tr>
<tr><th id="1315">1315</th><td></td></tr>
<tr><th id="1316">1316</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!MFI-&gt;SGPRForBPSaveRestoreCopy &amp;&amp;</td></tr>
<tr><th id="1317">1317</th><td>           !MFI-&gt;BasePointerSaveIndex &amp;&amp; <q>"Re-reserving spill slot for BP"</q>);</td></tr>
<tr><th id="1318">1318</th><td>    <a class="tu ref fn" href="#_ZL30getVGPRSpillLaneOrTempRegisterRN4llvm15MachineFunctionERNS_12LivePhysRegsERNS_8RegisterERNS_8OptionalIiEEb" title='getVGPRSpillLaneOrTempRegister' data-use='c' data-ref="_ZL30getVGPRSpillLaneOrTempRegisterRN4llvm15MachineFunctionERNS_12LivePhysRegsERNS_8RegisterERNS_8OptionalIiEEb" data-ref-filename="_ZL30getVGPRSpillLaneOrTempRegisterRN4llvm15MachineFunctionERNS_12LivePhysRegsERNS_8RegisterERNS_8OptionalIiEEb">getVGPRSpillLaneOrTempRegister</a>(<span class='refarg'><a class="local col9 ref" href="#249MF" title='MF' data-ref="249MF" data-ref-filename="249MF">MF</a></span>, <span class='refarg'><a class="local col8 ref" href="#258LiveRegs" title='LiveRegs' data-ref="258LiveRegs" data-ref-filename="258LiveRegs">LiveRegs</a></span>, <span class='refarg'><a class="local col2 ref" href="#252MFI" title='MFI' data-ref="252MFI" data-ref-filename="252MFI">MFI</a>-&gt;<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SGPRForBPSaveRestoreCopy" title='llvm::SIMachineFunctionInfo::SGPRForBPSaveRestoreCopy' data-ref="llvm::SIMachineFunctionInfo::SGPRForBPSaveRestoreCopy" data-ref-filename="llvm..SIMachineFunctionInfo..SGPRForBPSaveRestoreCopy">SGPRForBPSaveRestoreCopy</a></span>,</td></tr>
<tr><th id="1319">1319</th><td>                                   <span class='refarg'><a class="local col2 ref" href="#252MFI" title='MFI' data-ref="252MFI" data-ref-filename="252MFI">MFI</a>-&gt;<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::BasePointerSaveIndex" title='llvm::SIMachineFunctionInfo::BasePointerSaveIndex' data-ref="llvm::SIMachineFunctionInfo::BasePointerSaveIndex" data-ref-filename="llvm..SIMachineFunctionInfo..BasePointerSaveIndex">BasePointerSaveIndex</a></span>, <b>false</b>);</td></tr>
<tr><th id="1320">1320</th><td>  }</td></tr>
<tr><th id="1321">1321</th><td>}</td></tr>
<tr><th id="1322">1322</th><td></td></tr>
<tr><th id="1323">1323</th><td><em>void</em> <a class="type" href="SIFrameLowering.h.html#llvm::SIFrameLowering" title='llvm::SIFrameLowering' data-ref="llvm::SIFrameLowering" data-ref-filename="llvm..SIFrameLowering">SIFrameLowering</a>::<dfn class="decl def fn" id="_ZNK4llvm15SIFrameLowering24determineCalleeSavesSGPRERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE" title='llvm::SIFrameLowering::determineCalleeSavesSGPR' data-ref="_ZNK4llvm15SIFrameLowering24determineCalleeSavesSGPRERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE" data-ref-filename="_ZNK4llvm15SIFrameLowering24determineCalleeSavesSGPRERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE">determineCalleeSavesSGPR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="259MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="259MF" data-ref-filename="259MF">MF</dfn>,</td></tr>
<tr><th id="1324">1324</th><td>                                               <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector" data-ref-filename="llvm..BitVector">BitVector</a> &amp;<dfn class="local col0 decl" id="260SavedRegs" title='SavedRegs' data-type='llvm::BitVector &amp;' data-ref="260SavedRegs" data-ref-filename="260SavedRegs">SavedRegs</dfn>,</td></tr>
<tr><th id="1325">1325</th><td>                                               <a class="type" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger" data-ref-filename="llvm..RegScavenger">RegScavenger</a> *<dfn class="local col1 decl" id="261RS" title='RS' data-type='llvm::RegScavenger *' data-ref="261RS" data-ref-filename="261RS">RS</dfn>) <em>const</em> {</td></tr>
<tr><th id="1326">1326</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::TargetFrameLowering" title='llvm::TargetFrameLowering' data-ref="llvm::TargetFrameLowering" data-ref-filename="llvm..TargetFrameLowering">TargetFrameLowering</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#_ZNK4llvm19TargetFrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE" title='llvm::TargetFrameLowering::determineCalleeSaves' data-ref="_ZNK4llvm19TargetFrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE" data-ref-filename="_ZNK4llvm19TargetFrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE">determineCalleeSaves</a>(<span class='refarg'><a class="local col9 ref" href="#259MF" title='MF' data-ref="259MF" data-ref-filename="259MF">MF</a></span>, <span class='refarg'><a class="local col0 ref" href="#260SavedRegs" title='SavedRegs' data-ref="260SavedRegs" data-ref-filename="260SavedRegs">SavedRegs</a></span>, <a class="local col1 ref" href="#261RS" title='RS' data-ref="261RS" data-ref-filename="261RS">RS</a>);</td></tr>
<tr><th id="1327">1327</th><td>  <em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col2 decl" id="262MFI" title='MFI' data-type='const llvm::SIMachineFunctionInfo *' data-ref="262MFI" data-ref-filename="262MFI">MFI</dfn> = <a class="local col9 ref" href="#259MF" title='MF' data-ref="259MF" data-ref-filename="259MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="1328">1328</th><td>  <b>if</b> (<a class="local col2 ref" href="#262MFI" title='MFI' data-ref="262MFI" data-ref-filename="262MFI">MFI</a>-&gt;<a class="ref fn" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv" title='llvm::AMDGPUMachineFunction::isEntryFunction' data-ref="_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv" data-ref-filename="_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv">isEntryFunction</a>())</td></tr>
<tr><th id="1329">1329</th><td>    <b>return</b>;</td></tr>
<tr><th id="1330">1330</th><td></td></tr>
<tr><th id="1331">1331</th><td>  <em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col3 decl" id="263ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="263ST" data-ref-filename="263ST">ST</dfn> = <a class="local col9 ref" href="#259MF" title='MF' data-ref="259MF" data-ref-filename="259MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="1332">1332</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col4 decl" id="264TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="264TRI" data-ref-filename="264TRI">TRI</dfn> = <a class="local col3 ref" href="#263ST" title='ST' data-ref="263ST" data-ref-filename="263ST">ST</a>.<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" title='llvm::GCNSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="1333">1333</th><td></td></tr>
<tr><th id="1334">1334</th><td>  <i>// The SP is specifically managed and we don't want extra spills of it.</i></td></tr>
<tr><th id="1335">1335</th><td>  <a class="local col0 ref" href="#260SavedRegs" title='SavedRegs' data-ref="260SavedRegs" data-ref-filename="260SavedRegs">SavedRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5resetEj" title='llvm::BitVector::reset' data-ref="_ZN4llvm9BitVector5resetEj" data-ref-filename="_ZN4llvm9BitVector5resetEj">reset</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#262MFI" title='MFI' data-ref="262MFI" data-ref-filename="262MFI">MFI</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv" title='llvm::SIMachineFunctionInfo::getStackPtrOffsetReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv">getStackPtrOffsetReg</a>());</td></tr>
<tr><th id="1336">1336</th><td></td></tr>
<tr><th id="1337">1337</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector" data-ref-filename="llvm..BitVector">BitVector</a> <dfn class="local col5 decl" id="265AllSavedRegs" title='AllSavedRegs' data-type='const llvm::BitVector' data-ref="265AllSavedRegs" data-ref-filename="265AllSavedRegs">AllSavedRegs</dfn> = <a class="ref fn fake" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1ERKS0_" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1ERKS0_" data-ref-filename="_ZN4llvm9BitVectorC1ERKS0_"></a><a class="local col0 ref" href="#260SavedRegs" title='SavedRegs' data-ref="260SavedRegs" data-ref-filename="260SavedRegs">SavedRegs</a>;</td></tr>
<tr><th id="1338">1338</th><td>  <a class="local col0 ref" href="#260SavedRegs" title='SavedRegs' data-ref="260SavedRegs" data-ref-filename="260SavedRegs">SavedRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector15clearBitsInMaskEPKjj" title='llvm::BitVector::clearBitsInMask' data-ref="_ZN4llvm9BitVector15clearBitsInMaskEPKjj" data-ref-filename="_ZN4llvm9BitVector15clearBitsInMaskEPKjj">clearBitsInMask</a>(<a class="local col4 ref" href="#264TRI" title='TRI' data-ref="264TRI" data-ref-filename="264TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo17getAllVGPRRegMaskEv" title='llvm::SIRegisterInfo::getAllVGPRRegMask' data-ref="_ZNK4llvm14SIRegisterInfo17getAllVGPRRegMaskEv" data-ref-filename="_ZNK4llvm14SIRegisterInfo17getAllVGPRRegMaskEv">getAllVGPRRegMask</a>());</td></tr>
<tr><th id="1339">1339</th><td></td></tr>
<tr><th id="1340">1340</th><td>  <i>// If clearing VGPRs changed the mask, we will have some CSR VGPR spills.</i></td></tr>
<tr><th id="1341">1341</th><td>  <em>const</em> <em>bool</em> <dfn class="local col6 decl" id="266HaveAnyCSRVGPR" title='HaveAnyCSRVGPR' data-type='const bool' data-ref="266HaveAnyCSRVGPR" data-ref-filename="266HaveAnyCSRVGPR">HaveAnyCSRVGPR</dfn> = <a class="local col0 ref" href="#260SavedRegs" title='SavedRegs' data-ref="260SavedRegs" data-ref-filename="260SavedRegs">SavedRegs</a> <a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVectorneERKS0_" title='llvm::BitVector::operator!=' data-ref="_ZNK4llvm9BitVectorneERKS0_" data-ref-filename="_ZNK4llvm9BitVectorneERKS0_">!=</a> <a class="local col5 ref" href="#265AllSavedRegs" title='AllSavedRegs' data-ref="265AllSavedRegs" data-ref-filename="265AllSavedRegs">AllSavedRegs</a>;</td></tr>
<tr><th id="1342">1342</th><td></td></tr>
<tr><th id="1343">1343</th><td>  <i>// We have to anticipate introducing CSR VGPR spills if we don't have any</i></td></tr>
<tr><th id="1344">1344</th><td><i>  // stack objects already, since we require an FP if there is a call and stack.</i></td></tr>
<tr><th id="1345">1345</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col7 decl" id="267FrameInfo" title='FrameInfo' data-type='llvm::MachineFrameInfo &amp;' data-ref="267FrameInfo" data-ref-filename="267FrameInfo">FrameInfo</dfn> = <a class="local col9 ref" href="#259MF" title='MF' data-ref="259MF" data-ref-filename="259MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="1346">1346</th><td>  <em>const</em> <em>bool</em> <dfn class="local col8 decl" id="268WillHaveFP" title='WillHaveFP' data-type='const bool' data-ref="268WillHaveFP" data-ref-filename="268WillHaveFP">WillHaveFP</dfn> = <a class="local col7 ref" href="#267FrameInfo" title='FrameInfo' data-ref="267FrameInfo" data-ref-filename="267FrameInfo">FrameInfo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo8hasCallsEv" title='llvm::MachineFrameInfo::hasCalls' data-ref="_ZNK4llvm16MachineFrameInfo8hasCallsEv" data-ref-filename="_ZNK4llvm16MachineFrameInfo8hasCallsEv">hasCalls</a>() &amp;&amp; <a class="local col6 ref" href="#266HaveAnyCSRVGPR" title='HaveAnyCSRVGPR' data-ref="266HaveAnyCSRVGPR" data-ref-filename="266HaveAnyCSRVGPR">HaveAnyCSRVGPR</a>;</td></tr>
<tr><th id="1347">1347</th><td></td></tr>
<tr><th id="1348">1348</th><td>  <i>// FP will be specially managed like SP.</i></td></tr>
<tr><th id="1349">1349</th><td>  <b>if</b> (<a class="local col8 ref" href="#268WillHaveFP" title='WillHaveFP' data-ref="268WillHaveFP" data-ref-filename="268WillHaveFP">WillHaveFP</a> || <a class="virtual member fn" href="#_ZNK4llvm15SIFrameLowering5hasFPERKNS_15MachineFunctionE" title='llvm::SIFrameLowering::hasFP' data-ref="_ZNK4llvm15SIFrameLowering5hasFPERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15SIFrameLowering5hasFPERKNS_15MachineFunctionE">hasFP</a>(<a class="local col9 ref" href="#259MF" title='MF' data-ref="259MF" data-ref-filename="259MF">MF</a>))</td></tr>
<tr><th id="1350">1350</th><td>    <a class="local col0 ref" href="#260SavedRegs" title='SavedRegs' data-ref="260SavedRegs" data-ref-filename="260SavedRegs">SavedRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5resetEj" title='llvm::BitVector::reset' data-ref="_ZN4llvm9BitVector5resetEj" data-ref-filename="_ZN4llvm9BitVector5resetEj">reset</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#262MFI" title='MFI' data-ref="262MFI" data-ref-filename="262MFI">MFI</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo17getFrameOffsetRegEv" title='llvm::SIMachineFunctionInfo::getFrameOffsetReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getFrameOffsetRegEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo17getFrameOffsetRegEv">getFrameOffsetReg</a>());</td></tr>
<tr><th id="1351">1351</th><td>}</td></tr>
<tr><th id="1352">1352</th><td></td></tr>
<tr><th id="1353">1353</th><td><em>bool</em> <a class="type" href="SIFrameLowering.h.html#llvm::SIFrameLowering" title='llvm::SIFrameLowering' data-ref="llvm::SIFrameLowering" data-ref-filename="llvm..SIFrameLowering">SIFrameLowering</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15SIFrameLowering27assignCalleeSavedSpillSlotsERNS_15MachineFunctionEPKNS_18TargetRegisterInfoERSt6vectorINS_15CalleeSavedInfoESaIS7_EE" title='llvm::SIFrameLowering::assignCalleeSavedSpillSlots' data-ref="_ZNK4llvm15SIFrameLowering27assignCalleeSavedSpillSlotsERNS_15MachineFunctionEPKNS_18TargetRegisterInfoERSt6vectorINS_15CalleeSavedInfoESaIS7_EE" data-ref-filename="_ZNK4llvm15SIFrameLowering27assignCalleeSavedSpillSlotsERNS_15MachineFunctionEPKNS_18TargetRegisterInfoERSt6vectorINS_15CalleeSavedInfoESaIS7_EE">assignCalleeSavedSpillSlots</dfn>(</td></tr>
<tr><th id="1354">1354</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="269MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="269MF" data-ref-filename="269MF">MF</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col0 decl" id="270TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="270TRI" data-ref-filename="270TRI">TRI</dfn>,</td></tr>
<tr><th id="1355">1355</th><td>    <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::CalleeSavedInfo" title='llvm::CalleeSavedInfo' data-ref="llvm::CalleeSavedInfo" data-ref-filename="llvm..CalleeSavedInfo">CalleeSavedInfo</a>&gt; &amp;<dfn class="local col1 decl" id="271CSI" title='CSI' data-type='std::vector&lt;CalleeSavedInfo&gt; &amp;' data-ref="271CSI" data-ref-filename="271CSI">CSI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1356">1356</th><td>  <b>if</b> (<a class="local col1 ref" href="#271CSI" title='CSI' data-ref="271CSI" data-ref-filename="271CSI">CSI</a>.<span class='ref fn' title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv" data-ref-filename="_ZNKSt6vector5emptyEv">empty</span>())</td></tr>
<tr><th id="1357">1357</th><td>    <b>return</b> <b>true</b>; <i>// Early exit if no callee saved registers are modified!</i></td></tr>
<tr><th id="1358">1358</th><td></td></tr>
<tr><th id="1359">1359</th><td>  <em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col2 decl" id="272FuncInfo" title='FuncInfo' data-type='const llvm::SIMachineFunctionInfo *' data-ref="272FuncInfo" data-ref-filename="272FuncInfo">FuncInfo</dfn> = <a class="local col9 ref" href="#269MF" title='MF' data-ref="269MF" data-ref-filename="269MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="1360">1360</th><td>  <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#272FuncInfo" title='FuncInfo' data-ref="272FuncInfo" data-ref-filename="272FuncInfo">FuncInfo</a>-&gt;<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SGPRForFPSaveRestoreCopy" title='llvm::SIMachineFunctionInfo::SGPRForFPSaveRestoreCopy' data-ref="llvm::SIMachineFunctionInfo::SGPRForFPSaveRestoreCopy" data-ref-filename="llvm..SIMachineFunctionInfo..SGPRForFPSaveRestoreCopy">SGPRForFPSaveRestoreCopy</a> &amp;&amp;</td></tr>
<tr><th id="1361">1361</th><td>      !<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#272FuncInfo" title='FuncInfo' data-ref="272FuncInfo" data-ref-filename="272FuncInfo">FuncInfo</a>-&gt;<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SGPRForBPSaveRestoreCopy" title='llvm::SIMachineFunctionInfo::SGPRForBPSaveRestoreCopy' data-ref="llvm::SIMachineFunctionInfo::SGPRForBPSaveRestoreCopy" data-ref-filename="llvm..SIMachineFunctionInfo..SGPRForBPSaveRestoreCopy">SGPRForBPSaveRestoreCopy</a>)</td></tr>
<tr><th id="1362">1362</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1363">1363</th><td></td></tr>
<tr><th id="1364">1364</th><td>  <em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col3 decl" id="273ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="273ST" data-ref-filename="273ST">ST</dfn> = <a class="local col9 ref" href="#269MF" title='MF' data-ref="269MF" data-ref-filename="269MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="1365">1365</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col4 decl" id="274RI" title='RI' data-type='const llvm::SIRegisterInfo *' data-ref="274RI" data-ref-filename="274RI">RI</dfn> = <a class="local col3 ref" href="#273ST" title='ST' data-ref="273ST" data-ref-filename="273ST">ST</a>.<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" title='llvm::GCNSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="1366">1366</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="275FramePtrReg" title='FramePtrReg' data-type='llvm::Register' data-ref="275FramePtrReg" data-ref-filename="275FramePtrReg">FramePtrReg</dfn> = <a class="local col2 ref" href="#272FuncInfo" title='FuncInfo' data-ref="272FuncInfo" data-ref-filename="272FuncInfo">FuncInfo</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo17getFrameOffsetRegEv" title='llvm::SIMachineFunctionInfo::getFrameOffsetReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getFrameOffsetRegEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo17getFrameOffsetRegEv">getFrameOffsetReg</a>();</td></tr>
<tr><th id="1367">1367</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="276BasePtrReg" title='BasePtrReg' data-type='llvm::Register' data-ref="276BasePtrReg" data-ref-filename="276BasePtrReg">BasePtrReg</dfn> = <a class="local col4 ref" href="#274RI" title='RI' data-ref="274RI" data-ref-filename="274RI">RI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo15getBaseRegisterEv" title='llvm::SIRegisterInfo::getBaseRegister' data-ref="_ZNK4llvm14SIRegisterInfo15getBaseRegisterEv" data-ref-filename="_ZNK4llvm14SIRegisterInfo15getBaseRegisterEv">getBaseRegister</a>();</td></tr>
<tr><th id="1368">1368</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="277NumModifiedRegs" title='NumModifiedRegs' data-type='unsigned int' data-ref="277NumModifiedRegs" data-ref-filename="277NumModifiedRegs">NumModifiedRegs</dfn> = <var>0</var>;</td></tr>
<tr><th id="1369">1369</th><td></td></tr>
<tr><th id="1370">1370</th><td>  <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#272FuncInfo" title='FuncInfo' data-ref="272FuncInfo" data-ref-filename="272FuncInfo">FuncInfo</a>-&gt;<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SGPRForFPSaveRestoreCopy" title='llvm::SIMachineFunctionInfo::SGPRForFPSaveRestoreCopy' data-ref="llvm::SIMachineFunctionInfo::SGPRForFPSaveRestoreCopy" data-ref-filename="llvm..SIMachineFunctionInfo..SGPRForFPSaveRestoreCopy">SGPRForFPSaveRestoreCopy</a>)</td></tr>
<tr><th id="1371">1371</th><td>    <a class="local col7 ref" href="#277NumModifiedRegs" title='NumModifiedRegs' data-ref="277NumModifiedRegs" data-ref-filename="277NumModifiedRegs">NumModifiedRegs</a>++;</td></tr>
<tr><th id="1372">1372</th><td>  <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#272FuncInfo" title='FuncInfo' data-ref="272FuncInfo" data-ref-filename="272FuncInfo">FuncInfo</a>-&gt;<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SGPRForBPSaveRestoreCopy" title='llvm::SIMachineFunctionInfo::SGPRForBPSaveRestoreCopy' data-ref="llvm::SIMachineFunctionInfo::SGPRForBPSaveRestoreCopy" data-ref-filename="llvm..SIMachineFunctionInfo..SGPRForBPSaveRestoreCopy">SGPRForBPSaveRestoreCopy</a>)</td></tr>
<tr><th id="1373">1373</th><td>    <a class="local col7 ref" href="#277NumModifiedRegs" title='NumModifiedRegs' data-ref="277NumModifiedRegs" data-ref-filename="277NumModifiedRegs">NumModifiedRegs</a>++;</td></tr>
<tr><th id="1374">1374</th><td></td></tr>
<tr><th id="1375">1375</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col8 decl" id="278CS" title='CS' data-type='llvm::CalleeSavedInfo &amp;' data-ref="278CS" data-ref-filename="278CS">CS</dfn> : <a class="local col1 ref" href="#271CSI" title='CSI' data-ref="271CSI" data-ref-filename="271CSI">CSI</a>) {</td></tr>
<tr><th id="1376">1376</th><td>    <b>if</b> (<a class="local col8 ref" href="#278CS" title='CS' data-ref="278CS" data-ref-filename="278CS">CS</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm15CalleeSavedInfo6getRegEv" title='llvm::CalleeSavedInfo::getReg' data-ref="_ZNK4llvm15CalleeSavedInfo6getRegEv" data-ref-filename="_ZNK4llvm15CalleeSavedInfo6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col5 ref" href="#275FramePtrReg" title='FramePtrReg' data-ref="275FramePtrReg" data-ref-filename="275FramePtrReg">FramePtrReg</a> &amp;&amp; <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#272FuncInfo" title='FuncInfo' data-ref="272FuncInfo" data-ref-filename="272FuncInfo">FuncInfo</a>-&gt;<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SGPRForFPSaveRestoreCopy" title='llvm::SIMachineFunctionInfo::SGPRForFPSaveRestoreCopy' data-ref="llvm::SIMachineFunctionInfo::SGPRForFPSaveRestoreCopy" data-ref-filename="llvm..SIMachineFunctionInfo..SGPRForFPSaveRestoreCopy">SGPRForFPSaveRestoreCopy</a>) {</td></tr>
<tr><th id="1377">1377</th><td>      <a class="local col8 ref" href="#278CS" title='CS' data-ref="278CS" data-ref-filename="278CS">CS</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm15CalleeSavedInfo9setDstRegENS_8RegisterE" title='llvm::CalleeSavedInfo::setDstReg' data-ref="_ZN4llvm15CalleeSavedInfo9setDstRegENS_8RegisterE" data-ref-filename="_ZN4llvm15CalleeSavedInfo9setDstRegENS_8RegisterE">setDstReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#272FuncInfo" title='FuncInfo' data-ref="272FuncInfo" data-ref-filename="272FuncInfo">FuncInfo</a>-&gt;<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SGPRForFPSaveRestoreCopy" title='llvm::SIMachineFunctionInfo::SGPRForFPSaveRestoreCopy' data-ref="llvm::SIMachineFunctionInfo::SGPRForFPSaveRestoreCopy" data-ref-filename="llvm..SIMachineFunctionInfo..SGPRForFPSaveRestoreCopy">SGPRForFPSaveRestoreCopy</a>);</td></tr>
<tr><th id="1378">1378</th><td>      <b>if</b> (--<a class="local col7 ref" href="#277NumModifiedRegs" title='NumModifiedRegs' data-ref="277NumModifiedRegs" data-ref-filename="277NumModifiedRegs">NumModifiedRegs</a>)</td></tr>
<tr><th id="1379">1379</th><td>        <b>break</b>;</td></tr>
<tr><th id="1380">1380</th><td>    } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#278CS" title='CS' data-ref="278CS" data-ref-filename="278CS">CS</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm15CalleeSavedInfo6getRegEv" title='llvm::CalleeSavedInfo::getReg' data-ref="_ZNK4llvm15CalleeSavedInfo6getRegEv" data-ref-filename="_ZNK4llvm15CalleeSavedInfo6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col6 ref" href="#276BasePtrReg" title='BasePtrReg' data-ref="276BasePtrReg" data-ref-filename="276BasePtrReg">BasePtrReg</a> &amp;&amp;</td></tr>
<tr><th id="1381">1381</th><td>               <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#272FuncInfo" title='FuncInfo' data-ref="272FuncInfo" data-ref-filename="272FuncInfo">FuncInfo</a>-&gt;<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SGPRForBPSaveRestoreCopy" title='llvm::SIMachineFunctionInfo::SGPRForBPSaveRestoreCopy' data-ref="llvm::SIMachineFunctionInfo::SGPRForBPSaveRestoreCopy" data-ref-filename="llvm..SIMachineFunctionInfo..SGPRForBPSaveRestoreCopy">SGPRForBPSaveRestoreCopy</a>) {</td></tr>
<tr><th id="1382">1382</th><td>      <a class="local col8 ref" href="#278CS" title='CS' data-ref="278CS" data-ref-filename="278CS">CS</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm15CalleeSavedInfo9setDstRegENS_8RegisterE" title='llvm::CalleeSavedInfo::setDstReg' data-ref="_ZN4llvm15CalleeSavedInfo9setDstRegENS_8RegisterE" data-ref-filename="_ZN4llvm15CalleeSavedInfo9setDstRegENS_8RegisterE">setDstReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#272FuncInfo" title='FuncInfo' data-ref="272FuncInfo" data-ref-filename="272FuncInfo">FuncInfo</a>-&gt;<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SGPRForBPSaveRestoreCopy" title='llvm::SIMachineFunctionInfo::SGPRForBPSaveRestoreCopy' data-ref="llvm::SIMachineFunctionInfo::SGPRForBPSaveRestoreCopy" data-ref-filename="llvm..SIMachineFunctionInfo..SGPRForBPSaveRestoreCopy">SGPRForBPSaveRestoreCopy</a>);</td></tr>
<tr><th id="1383">1383</th><td>      <b>if</b> (--<a class="local col7 ref" href="#277NumModifiedRegs" title='NumModifiedRegs' data-ref="277NumModifiedRegs" data-ref-filename="277NumModifiedRegs">NumModifiedRegs</a>)</td></tr>
<tr><th id="1384">1384</th><td>        <b>break</b>;</td></tr>
<tr><th id="1385">1385</th><td>    }</td></tr>
<tr><th id="1386">1386</th><td>  }</td></tr>
<tr><th id="1387">1387</th><td></td></tr>
<tr><th id="1388">1388</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1389">1389</th><td>}</td></tr>
<tr><th id="1390">1390</th><td></td></tr>
<tr><th id="1391">1391</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <a class="type" href="SIFrameLowering.h.html#llvm::SIFrameLowering" title='llvm::SIFrameLowering' data-ref="llvm::SIFrameLowering" data-ref-filename="llvm..SIFrameLowering">SIFrameLowering</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15SIFrameLowering29eliminateCallFramePseudoInstrERNS_15MachineFunctionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::SIFrameLowering::eliminateCallFramePseudoInstr' data-ref="_ZNK4llvm15SIFrameLowering29eliminateCallFramePseudoInstrERNS_15MachineFunctionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm15SIFrameLowering29eliminateCallFramePseudoInstrERNS_15MachineFunctionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">eliminateCallFramePseudoInstr</dfn>(</td></tr>
<tr><th id="1392">1392</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="279MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="279MF" data-ref-filename="279MF">MF</dfn>,</td></tr>
<tr><th id="1393">1393</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="280MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="280MBB" data-ref-filename="280MBB">MBB</dfn>,</td></tr>
<tr><th id="1394">1394</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col1 decl" id="281I" title='I' data-type='MachineBasicBlock::iterator' data-ref="281I" data-ref-filename="281I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="1395">1395</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col2 decl" id="282Amount" title='Amount' data-type='int64_t' data-ref="282Amount" data-ref-filename="282Amount">Amount</dfn> = <a class="local col1 ref" href="#281I" title='I' data-ref="281I" data-ref-filename="281I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1396">1396</th><td>  <b>if</b> (<a class="local col2 ref" href="#282Amount" title='Amount' data-ref="282Amount" data-ref-filename="282Amount">Amount</a> == <var>0</var>)</td></tr>
<tr><th id="1397">1397</th><td>    <b>return</b> <a class="local col0 ref" href="#280MBB" title='MBB' data-ref="280MBB" data-ref-filename="280MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#281I" title='I' data-ref="281I" data-ref-filename="281I">I</a>);</td></tr>
<tr><th id="1398">1398</th><td></td></tr>
<tr><th id="1399">1399</th><td>  <em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col3 decl" id="283ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="283ST" data-ref-filename="283ST">ST</dfn> = <a class="local col9 ref" href="#279MF" title='MF' data-ref="279MF" data-ref-filename="279MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="1400">1400</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a> *<dfn class="local col4 decl" id="284TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="284TII" data-ref-filename="284TII">TII</dfn> = <a class="local col3 ref" href="#283ST" title='ST' data-ref="283ST" data-ref-filename="283ST">ST</a>.<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="1401">1401</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col5 decl" id="285DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="285DL" data-ref-filename="285DL">DL</dfn> = <a class="local col1 ref" href="#281I" title='I' data-ref="281I" data-ref-filename="281I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1402">1402</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="286Opc" title='Opc' data-type='unsigned int' data-ref="286Opc" data-ref-filename="286Opc">Opc</dfn> = <a class="local col1 ref" href="#281I" title='I' data-ref="281I" data-ref-filename="281I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1403">1403</th><td>  <em>bool</em> <dfn class="local col7 decl" id="287IsDestroy" title='IsDestroy' data-type='bool' data-ref="287IsDestroy" data-ref-filename="287IsDestroy">IsDestroy</dfn> = <a class="local col6 ref" href="#286Opc" title='Opc' data-ref="286Opc" data-ref-filename="286Opc">Opc</a> == <a class="local col4 ref" href="#284TII" title='TII' data-ref="284TII" data-ref-filename="284TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo25getCallFrameDestroyOpcodeEv" title='llvm::TargetInstrInfo::getCallFrameDestroyOpcode' data-ref="_ZNK4llvm15TargetInstrInfo25getCallFrameDestroyOpcodeEv" data-ref-filename="_ZNK4llvm15TargetInstrInfo25getCallFrameDestroyOpcodeEv">getCallFrameDestroyOpcode</a>();</td></tr>
<tr><th id="1404">1404</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="288CalleePopAmount" title='CalleePopAmount' data-type='uint64_t' data-ref="288CalleePopAmount" data-ref-filename="288CalleePopAmount">CalleePopAmount</dfn> = <a class="local col7 ref" href="#287IsDestroy" title='IsDestroy' data-ref="287IsDestroy" data-ref-filename="287IsDestroy">IsDestroy</a> ? <a class="local col1 ref" href="#281I" title='I' data-ref="281I" data-ref-filename="281I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() : <var>0</var>;</td></tr>
<tr><th id="1405">1405</th><td></td></tr>
<tr><th id="1406">1406</th><td>  <b>if</b> (!<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#_ZNK4llvm19TargetFrameLowering20hasReservedCallFrameERKNS_15MachineFunctionE" title='llvm::TargetFrameLowering::hasReservedCallFrame' data-ref="_ZNK4llvm19TargetFrameLowering20hasReservedCallFrameERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm19TargetFrameLowering20hasReservedCallFrameERKNS_15MachineFunctionE">hasReservedCallFrame</a>(<a class="local col9 ref" href="#279MF" title='MF' data-ref="279MF" data-ref-filename="279MF">MF</a>)) {</td></tr>
<tr><th id="1407">1407</th><td>    <a class="local col2 ref" href="#282Amount" title='Amount' data-ref="282Amount" data-ref-filename="282Amount">Amount</a> = <a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm7alignToEmNS_5AlignE" title='llvm::alignTo' data-ref="_ZN4llvm7alignToEmNS_5AlignE" data-ref-filename="_ZN4llvm7alignToEmNS_5AlignE">alignTo</a>(<a class="local col2 ref" href="#282Amount" title='Amount' data-ref="282Amount" data-ref-filename="282Amount">Amount</a>, <a class="member fn" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#_ZNK4llvm19TargetFrameLowering13getStackAlignEv" title='llvm::TargetFrameLowering::getStackAlign' data-ref="_ZNK4llvm19TargetFrameLowering13getStackAlignEv" data-ref-filename="_ZNK4llvm19TargetFrameLowering13getStackAlignEv">getStackAlign</a>());</td></tr>
<tr><th id="1408">1408</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(isUInt&lt;<var>32</var>&gt;(Amount) &amp;&amp; <q>"exceeded stack address space size"</q>);</td></tr>
<tr><th id="1409">1409</th><td>    <em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col9 decl" id="289MFI" title='MFI' data-type='const llvm::SIMachineFunctionInfo *' data-ref="289MFI" data-ref-filename="289MFI">MFI</dfn> = <a class="local col9 ref" href="#279MF" title='MF' data-ref="279MF" data-ref-filename="279MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="1410">1410</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="290SPReg" title='SPReg' data-type='llvm::Register' data-ref="290SPReg" data-ref-filename="290SPReg">SPReg</dfn> = <a class="local col9 ref" href="#289MFI" title='MFI' data-ref="289MFI" data-ref-filename="289MFI">MFI</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv" title='llvm::SIMachineFunctionInfo::getStackPtrOffsetReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv">getStackPtrOffsetReg</a>();</td></tr>
<tr><th id="1411">1411</th><td></td></tr>
<tr><th id="1412">1412</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="291Op" title='Op' data-type='unsigned int' data-ref="291Op" data-ref-filename="291Op">Op</dfn> = <a class="local col7 ref" href="#287IsDestroy" title='IsDestroy' data-ref="287IsDestroy" data-ref-filename="287IsDestroy">IsDestroy</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_SUB_U32" title='llvm::AMDGPU::S_SUB_U32' data-ref="llvm::AMDGPU::S_SUB_U32" data-ref-filename="llvm..AMDGPU..S_SUB_U32">S_SUB_U32</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ADD_U32" title='llvm::AMDGPU::S_ADD_U32' data-ref="llvm::AMDGPU::S_ADD_U32" data-ref-filename="llvm..AMDGPU..S_ADD_U32">S_ADD_U32</a>;</td></tr>
<tr><th id="1413">1413</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col0 ref" href="#280MBB" title='MBB' data-ref="280MBB" data-ref-filename="280MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#281I" title='I' data-ref="281I" data-ref-filename="281I">I</a>, <a class="local col5 ref" href="#285DL" title='DL' data-ref="285DL" data-ref-filename="285DL">DL</a>, <a class="local col4 ref" href="#284TII" title='TII' data-ref="284TII" data-ref-filename="284TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col1 ref" href="#291Op" title='Op' data-ref="291Op" data-ref-filename="291Op">Op</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#290SPReg" title='SPReg' data-ref="290SPReg" data-ref-filename="290SPReg">SPReg</a>)</td></tr>
<tr><th id="1414">1414</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#290SPReg" title='SPReg' data-ref="290SPReg" data-ref-filename="290SPReg">SPReg</a>)</td></tr>
<tr><th id="1415">1415</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#282Amount" title='Amount' data-ref="282Amount" data-ref-filename="282Amount">Amount</a> * <a class="tu ref fn" href="#_ZL21getScratchScaleFactorRKN4llvm12GCNSubtargetE" title='getScratchScaleFactor' data-use='c' data-ref="_ZL21getScratchScaleFactorRKN4llvm12GCNSubtargetE" data-ref-filename="_ZL21getScratchScaleFactorRKN4llvm12GCNSubtargetE">getScratchScaleFactor</a>(<a class="local col3 ref" href="#283ST" title='ST' data-ref="283ST" data-ref-filename="283ST">ST</a>));</td></tr>
<tr><th id="1416">1416</th><td>  } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#288CalleePopAmount" title='CalleePopAmount' data-ref="288CalleePopAmount" data-ref-filename="288CalleePopAmount">CalleePopAmount</a> != <var>0</var>) {</td></tr>
<tr><th id="1417">1417</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"is this used?"</q>);</td></tr>
<tr><th id="1418">1418</th><td>  }</td></tr>
<tr><th id="1419">1419</th><td></td></tr>
<tr><th id="1420">1420</th><td>  <b>return</b> <a class="local col0 ref" href="#280MBB" title='MBB' data-ref="280MBB" data-ref-filename="280MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#281I" title='I' data-ref="281I" data-ref-filename="281I">I</a>);</td></tr>
<tr><th id="1421">1421</th><td>}</td></tr>
<tr><th id="1422">1422</th><td></td></tr>
<tr><th id="1423">1423</th><td><i class="doc" data-doc="_ZL24frameTriviallyRequiresSPRKN4llvm16MachineFrameInfoE">/// Returns true if the frame will require a reference to the stack pointer.</i></td></tr>
<tr><th id="1424">1424</th><td><i class="doc" data-doc="_ZL24frameTriviallyRequiresSPRKN4llvm16MachineFrameInfoE">///</i></td></tr>
<tr><th id="1425">1425</th><td><i class="doc" data-doc="_ZL24frameTriviallyRequiresSPRKN4llvm16MachineFrameInfoE">/// This is the set of conditions common to setting up the stack pointer in a</i></td></tr>
<tr><th id="1426">1426</th><td><i class="doc" data-doc="_ZL24frameTriviallyRequiresSPRKN4llvm16MachineFrameInfoE">/// kernel, and for using a frame pointer in a callable function.</i></td></tr>
<tr><th id="1427">1427</th><td><i class="doc" data-doc="_ZL24frameTriviallyRequiresSPRKN4llvm16MachineFrameInfoE">///</i></td></tr>
<tr><th id="1428">1428</th><td><i class="doc" data-doc="_ZL24frameTriviallyRequiresSPRKN4llvm16MachineFrameInfoE">/// FIXME: Should also check hasOpaqueSPAdjustment and if any inline asm</i></td></tr>
<tr><th id="1429">1429</th><td><i class="doc" data-doc="_ZL24frameTriviallyRequiresSPRKN4llvm16MachineFrameInfoE">/// references SP.</i></td></tr>
<tr><th id="1430">1430</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL24frameTriviallyRequiresSPRKN4llvm16MachineFrameInfoE" title='frameTriviallyRequiresSP' data-type='bool frameTriviallyRequiresSP(const llvm::MachineFrameInfo &amp; MFI)' data-ref="_ZL24frameTriviallyRequiresSPRKN4llvm16MachineFrameInfoE" data-ref-filename="_ZL24frameTriviallyRequiresSPRKN4llvm16MachineFrameInfoE">frameTriviallyRequiresSP</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col2 decl" id="292MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="292MFI" data-ref-filename="292MFI">MFI</dfn>) {</td></tr>
<tr><th id="1431">1431</th><td>  <b>return</b> <a class="local col2 ref" href="#292MFI" title='MFI' data-ref="292MFI" data-ref-filename="292MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv" title='llvm::MachineFrameInfo::hasVarSizedObjects' data-ref="_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv" data-ref-filename="_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv">hasVarSizedObjects</a>() || <a class="local col2 ref" href="#292MFI" title='MFI' data-ref="292MFI" data-ref-filename="292MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo11hasStackMapEv" title='llvm::MachineFrameInfo::hasStackMap' data-ref="_ZNK4llvm16MachineFrameInfo11hasStackMapEv" data-ref-filename="_ZNK4llvm16MachineFrameInfo11hasStackMapEv">hasStackMap</a>() || <a class="local col2 ref" href="#292MFI" title='MFI' data-ref="292MFI" data-ref-filename="292MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo13hasPatchPointEv" title='llvm::MachineFrameInfo::hasPatchPoint' data-ref="_ZNK4llvm16MachineFrameInfo13hasPatchPointEv" data-ref-filename="_ZNK4llvm16MachineFrameInfo13hasPatchPointEv">hasPatchPoint</a>();</td></tr>
<tr><th id="1432">1432</th><td>}</td></tr>
<tr><th id="1433">1433</th><td></td></tr>
<tr><th id="1434">1434</th><td><i>// The FP for kernels is always known 0, so we never really need to setup an</i></td></tr>
<tr><th id="1435">1435</th><td><i>// explicit register for it. However, DisableFramePointerElim will force us to</i></td></tr>
<tr><th id="1436">1436</th><td><i>// use a register for it.</i></td></tr>
<tr><th id="1437">1437</th><td><em>bool</em> <a class="type" href="SIFrameLowering.h.html#llvm::SIFrameLowering" title='llvm::SIFrameLowering' data-ref="llvm::SIFrameLowering" data-ref-filename="llvm..SIFrameLowering">SIFrameLowering</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15SIFrameLowering5hasFPERKNS_15MachineFunctionE" title='llvm::SIFrameLowering::hasFP' data-ref="_ZNK4llvm15SIFrameLowering5hasFPERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15SIFrameLowering5hasFPERKNS_15MachineFunctionE">hasFP</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="293MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="293MF" data-ref-filename="293MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="1438">1438</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col4 decl" id="294MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="294MFI" data-ref-filename="294MFI">MFI</dfn> = <a class="local col3 ref" href="#293MF" title='MF' data-ref="293MF" data-ref-filename="293MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZNK4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="1439">1439</th><td></td></tr>
<tr><th id="1440">1440</th><td>  <i>// For entry functions we can use an immediate offset in most cases, so the</i></td></tr>
<tr><th id="1441">1441</th><td><i>  // presence of calls doesn't imply we need a distinct frame pointer.</i></td></tr>
<tr><th id="1442">1442</th><td>  <b>if</b> (<a class="local col4 ref" href="#294MFI" title='MFI' data-ref="294MFI" data-ref-filename="294MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo8hasCallsEv" title='llvm::MachineFrameInfo::hasCalls' data-ref="_ZNK4llvm16MachineFrameInfo8hasCallsEv" data-ref-filename="_ZNK4llvm16MachineFrameInfo8hasCallsEv">hasCalls</a>() &amp;&amp;</td></tr>
<tr><th id="1443">1443</th><td>      !<a class="local col3 ref" href="#293MF" title='MF' data-ref="293MF" data-ref-filename="293MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZNK4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;()-&gt;<a class="ref fn" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv" title='llvm::AMDGPUMachineFunction::isEntryFunction' data-ref="_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv" data-ref-filename="_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv">isEntryFunction</a>()) {</td></tr>
<tr><th id="1444">1444</th><td>    <i>// All offsets are unsigned, so need to be addressed in the same direction</i></td></tr>
<tr><th id="1445">1445</th><td><i>    // as stack growth.</i></td></tr>
<tr><th id="1446">1446</th><td><i></i></td></tr>
<tr><th id="1447">1447</th><td><i>    // FIXME: This function is pretty broken, since it can be called before the</i></td></tr>
<tr><th id="1448">1448</th><td><i>    // frame layout is determined or CSR spills are inserted.</i></td></tr>
<tr><th id="1449">1449</th><td>    <b>return</b> <a class="local col4 ref" href="#294MFI" title='MFI' data-ref="294MFI" data-ref-filename="294MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo12getStackSizeEv" title='llvm::MachineFrameInfo::getStackSize' data-ref="_ZNK4llvm16MachineFrameInfo12getStackSizeEv" data-ref-filename="_ZNK4llvm16MachineFrameInfo12getStackSizeEv">getStackSize</a>() != <var>0</var>;</td></tr>
<tr><th id="1450">1450</th><td>  }</td></tr>
<tr><th id="1451">1451</th><td></td></tr>
<tr><th id="1452">1452</th><td>  <b>return</b> <a class="tu ref fn" href="#_ZL24frameTriviallyRequiresSPRKN4llvm16MachineFrameInfoE" title='frameTriviallyRequiresSP' data-use='c' data-ref="_ZL24frameTriviallyRequiresSPRKN4llvm16MachineFrameInfoE" data-ref-filename="_ZL24frameTriviallyRequiresSPRKN4llvm16MachineFrameInfoE">frameTriviallyRequiresSP</a>(<a class="local col4 ref" href="#294MFI" title='MFI' data-ref="294MFI" data-ref-filename="294MFI">MFI</a>) || <a class="local col4 ref" href="#294MFI" title='MFI' data-ref="294MFI" data-ref-filename="294MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo19isFrameAddressTakenEv" title='llvm::MachineFrameInfo::isFrameAddressTaken' data-ref="_ZNK4llvm16MachineFrameInfo19isFrameAddressTakenEv" data-ref-filename="_ZNK4llvm16MachineFrameInfo19isFrameAddressTakenEv">isFrameAddressTaken</a>() ||</td></tr>
<tr><th id="1453">1453</th><td>    <a class="local col3 ref" href="#293MF" title='MF' data-ref="293MF" data-ref-filename="293MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a>&gt;().<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" title='llvm::GCNSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv">getRegisterInfo</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo21needsStackRealignmentERKNS_15MachineFunctionE" title='llvm::TargetRegisterInfo::needsStackRealignment' data-ref="_ZNK4llvm18TargetRegisterInfo21needsStackRealignmentERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo21needsStackRealignmentERKNS_15MachineFunctionE">needsStackRealignment</a>(<a class="local col3 ref" href="#293MF" title='MF' data-ref="293MF" data-ref-filename="293MF">MF</a>) ||</td></tr>
<tr><th id="1454">1454</th><td>    <a class="local col3 ref" href="#293MF" title='MF' data-ref="293MF" data-ref-filename="293MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv" data-ref-filename="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>().<a class="ref field" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine::Options" title='llvm::TargetMachine::Options' data-ref="llvm::TargetMachine::Options" data-ref-filename="llvm..TargetMachine..Options">Options</a>.<a class="ref fn" href="../../../include/llvm/Target/TargetOptions.h.html#_ZNK4llvm13TargetOptions23DisableFramePointerElimERKNS_15MachineFunctionE" title='llvm::TargetOptions::DisableFramePointerElim' data-ref="_ZNK4llvm13TargetOptions23DisableFramePointerElimERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm13TargetOptions23DisableFramePointerElimERKNS_15MachineFunctionE">DisableFramePointerElim</a>(<a class="local col3 ref" href="#293MF" title='MF' data-ref="293MF" data-ref-filename="293MF">MF</a>);</td></tr>
<tr><th id="1455">1455</th><td>}</td></tr>
<tr><th id="1456">1456</th><td></td></tr>
<tr><th id="1457">1457</th><td><i>// This is essentially a reduced version of hasFP for entry functions. Since the</i></td></tr>
<tr><th id="1458">1458</th><td><i>// stack pointer is known 0 on entry to kernels, we never really need an FP</i></td></tr>
<tr><th id="1459">1459</th><td><i>// register. We may need to initialize the stack pointer depending on the frame</i></td></tr>
<tr><th id="1460">1460</th><td><i>// properties, which logically overlaps many of the cases where an ordinary</i></td></tr>
<tr><th id="1461">1461</th><td><i>// function would require an FP.</i></td></tr>
<tr><th id="1462">1462</th><td><em>bool</em> <a class="type" href="SIFrameLowering.h.html#llvm::SIFrameLowering" title='llvm::SIFrameLowering' data-ref="llvm::SIFrameLowering" data-ref-filename="llvm..SIFrameLowering">SIFrameLowering</a>::<dfn class="decl def fn" id="_ZNK4llvm15SIFrameLowering29requiresStackPointerReferenceERKNS_15MachineFunctionE" title='llvm::SIFrameLowering::requiresStackPointerReference' data-ref="_ZNK4llvm15SIFrameLowering29requiresStackPointerReferenceERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15SIFrameLowering29requiresStackPointerReferenceERKNS_15MachineFunctionE">requiresStackPointerReference</dfn>(</td></tr>
<tr><th id="1463">1463</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="295MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="295MF" data-ref-filename="295MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="1464">1464</th><td>  <i>// Callable functions always require a stack pointer reference.</i></td></tr>
<tr><th id="1465">1465</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MF.getInfo&lt;SIMachineFunctionInfo&gt;()-&gt;isEntryFunction() &amp;&amp;</td></tr>
<tr><th id="1466">1466</th><td>         <q>"only expected to call this for entry points"</q>);</td></tr>
<tr><th id="1467">1467</th><td></td></tr>
<tr><th id="1468">1468</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col6 decl" id="296MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="296MFI" data-ref-filename="296MFI">MFI</dfn> = <a class="local col5 ref" href="#295MF" title='MF' data-ref="295MF" data-ref-filename="295MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZNK4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="1469">1469</th><td></td></tr>
<tr><th id="1470">1470</th><td>  <i>// Entry points ordinarily don't need to initialize SP. We have to set it up</i></td></tr>
<tr><th id="1471">1471</th><td><i>  // for callees if there are any. Also note tail calls are impossible/don't</i></td></tr>
<tr><th id="1472">1472</th><td><i>  // make any sense for kernels.</i></td></tr>
<tr><th id="1473">1473</th><td>  <b>if</b> (<a class="local col6 ref" href="#296MFI" title='MFI' data-ref="296MFI" data-ref-filename="296MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo8hasCallsEv" title='llvm::MachineFrameInfo::hasCalls' data-ref="_ZNK4llvm16MachineFrameInfo8hasCallsEv" data-ref-filename="_ZNK4llvm16MachineFrameInfo8hasCallsEv">hasCalls</a>())</td></tr>
<tr><th id="1474">1474</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1475">1475</th><td></td></tr>
<tr><th id="1476">1476</th><td>  <i>// We still need to initialize the SP if we're doing anything weird that</i></td></tr>
<tr><th id="1477">1477</th><td><i>  // references the SP, like variable sized stack objects.</i></td></tr>
<tr><th id="1478">1478</th><td>  <b>return</b> <a class="tu ref fn" href="#_ZL24frameTriviallyRequiresSPRKN4llvm16MachineFrameInfoE" title='frameTriviallyRequiresSP' data-use='c' data-ref="_ZL24frameTriviallyRequiresSPRKN4llvm16MachineFrameInfoE" data-ref-filename="_ZL24frameTriviallyRequiresSPRKN4llvm16MachineFrameInfoE">frameTriviallyRequiresSP</a>(<a class="local col6 ref" href="#296MFI" title='MFI' data-ref="296MFI" data-ref-filename="296MFI">MFI</a>);</td></tr>
<tr><th id="1479">1479</th><td>}</td></tr>
<tr><th id="1480">1480</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>