TimeQuest Timing Analyzer report for MIPS32
Fri Aug 15 11:05:02 2014
Quartus II 64-Bit Version 12.0 Build 178 05/31/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK_50'
 12. Slow Model Setup: 'IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26]'
 13. Slow Model Hold: 'IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26]'
 14. Slow Model Hold: 'CLOCK_50'
 15. Slow Model Minimum Pulse Width: 'CLOCK_50'
 16. Slow Model Minimum Pulse Width: 'IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26]'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'CLOCK_50'
 27. Fast Model Setup: 'IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26]'
 28. Fast Model Hold: 'IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26]'
 29. Fast Model Hold: 'CLOCK_50'
 30. Fast Model Minimum Pulse Width: 'CLOCK_50'
 31. Fast Model Minimum Pulse Width: 'IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26]'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Multicorner Timing Analysis Summary
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 12.0 Build 178 05/31/2012 SJ Full Version ;
; Revision Name      ; MIPS32                                            ;
; Device Family      ; Cyclone II                                        ;
; Device Name        ; EP2C35F672C6                                      ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Unavailable                                       ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
;     5-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------+
; Clock Name                                                   ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                          ;
+--------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------+
; CLOCK_50                                                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                                                     ;
; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] } ;
+--------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                               ;
+------------+-----------------+--------------------------------------------------------------+-------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                   ; Note                    ;
+------------+-----------------+--------------------------------------------------------------+-------------------------+
; INF MHz    ; 157.18 MHz      ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; limit due to hold check ;
; 110.84 MHz ; 110.84 MHz      ; CLOCK_50                                                     ;                         ;
+------------+-----------------+--------------------------------------------------------------+-------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                              ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                     ; -4.011 ; -738.431      ;
; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -1.254 ; -4.221        ;
+--------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                               ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -3.181 ; -19.913       ;
; CLOCK_50                                                     ; -2.092 ; -2.092        ;
+--------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                     ; -1.880 ; -1048.876     ;
; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500  ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.011 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg0 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.298     ; 4.249      ;
; -4.011 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg1 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.298     ; 4.249      ;
; -4.011 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg2 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.298     ; 4.249      ;
; -4.011 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg3 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.298     ; 4.249      ;
; -4.011 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg4 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.298     ; 4.249      ;
; -4.011 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg5 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.298     ; 4.249      ;
; -4.011 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg6 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.298     ; 4.249      ;
; -4.011 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg7 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.298     ; 4.249      ;
; -4.009 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg0 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.298     ; 4.247      ;
; -4.009 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg1 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.298     ; 4.247      ;
; -4.009 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg2 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.298     ; 4.247      ;
; -4.009 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg3 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.298     ; 4.247      ;
; -4.009 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg4 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.298     ; 4.247      ;
; -4.009 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg5 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.298     ; 4.247      ;
; -4.009 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg6 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.298     ; 4.247      ;
; -4.009 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg7 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.298     ; 4.247      ;
; -4.007 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg0 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.298     ; 4.245      ;
; -4.007 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg1 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.298     ; 4.245      ;
; -4.007 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg2 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.298     ; 4.245      ;
; -4.007 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg3 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.298     ; 4.245      ;
; -4.007 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg4 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.298     ; 4.245      ;
; -4.007 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg5 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.298     ; 4.245      ;
; -4.007 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg6 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.298     ; 4.245      ;
; -4.007 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg7 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.298     ; 4.245      ;
; -4.006 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg0 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.298     ; 4.244      ;
; -4.006 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg1 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.298     ; 4.244      ;
; -4.006 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg2 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.298     ; 4.244      ;
; -4.006 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg3 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.298     ; 4.244      ;
; -4.006 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg4 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.298     ; 4.244      ;
; -4.006 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg5 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.298     ; 4.244      ;
; -4.006 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg6 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.298     ; 4.244      ;
; -4.006 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg7 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.298     ; 4.244      ;
; -4.005 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg0 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.298     ; 4.243      ;
; -4.005 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg1 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.298     ; 4.243      ;
; -4.005 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg2 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.298     ; 4.243      ;
; -4.005 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg3 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.298     ; 4.243      ;
; -4.005 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg4 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.298     ; 4.243      ;
; -4.005 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg5 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.298     ; 4.243      ;
; -4.005 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg6 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.298     ; 4.243      ;
; -4.005 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg7 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.298     ; 4.243      ;
; -3.988 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.003     ; 4.450      ;
; -3.988 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.003     ; 4.450      ;
; -3.988 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.003     ; 4.450      ;
; -3.988 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.003     ; 4.450      ;
; -3.988 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.003     ; 4.450      ;
; -3.988 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.003     ; 4.450      ;
; -3.988 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.003     ; 4.450      ;
; -3.988 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.003     ; 4.450      ;
; -3.985 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.001      ; 4.451      ;
; -3.985 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.001      ; 4.451      ;
; -3.985 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.001      ; 4.451      ;
; -3.985 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.001      ; 4.451      ;
; -3.985 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.001      ; 4.451      ;
; -3.985 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.001      ; 4.451      ;
; -3.985 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.001      ; 4.451      ;
; -3.985 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.001      ; 4.451      ;
; -3.960 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.003     ; 4.422      ;
; -3.960 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.003     ; 4.422      ;
; -3.960 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.003     ; 4.422      ;
; -3.960 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.003     ; 4.422      ;
; -3.960 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.003     ; 4.422      ;
; -3.960 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.003     ; 4.422      ;
; -3.960 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.003     ; 4.422      ;
; -3.960 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.003     ; 4.422      ;
; -3.943 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.001      ; 4.409      ;
; -3.943 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.001      ; 4.409      ;
; -3.943 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.001      ; 4.409      ;
; -3.943 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.001      ; 4.409      ;
; -3.943 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.001      ; 4.409      ;
; -3.943 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.001      ; 4.409      ;
; -3.943 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.001      ; 4.409      ;
; -3.943 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.001      ; 4.409      ;
; -3.940 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.006     ; 4.399      ;
; -3.940 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.006     ; 4.399      ;
; -3.940 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.006     ; 4.399      ;
; -3.940 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.006     ; 4.399      ;
; -3.940 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.006     ; 4.399      ;
; -3.940 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.006     ; 4.399      ;
; -3.940 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.006     ; 4.399      ;
; -3.940 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.006     ; 4.399      ;
; -3.936 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.003     ; 4.398      ;
; -3.936 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.003     ; 4.398      ;
; -3.936 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.003     ; 4.398      ;
; -3.936 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.003     ; 4.398      ;
; -3.936 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.003     ; 4.398      ;
; -3.936 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.003     ; 4.398      ;
; -3.936 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.003     ; 4.398      ;
; -3.936 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.003     ; 4.398      ;
; -3.928 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[6]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.058     ; 4.406      ;
; -3.928 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[6]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.058     ; 4.406      ;
; -3.928 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[6]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.058     ; 4.406      ;
; -3.928 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[6]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.058     ; 4.406      ;
; -3.928 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[6]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.058     ; 4.406      ;
; -3.928 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[6]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.058     ; 4.406      ;
; -3.928 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[6]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.058     ; 4.406      ;
; -3.928 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[6]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.058     ; 4.406      ;
; -3.914 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.003     ; 4.376      ;
; -3.914 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.003     ; 4.376      ;
; -3.914 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.003     ; 4.376      ;
; -3.914 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.003     ; 4.376      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26]'                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------+-----------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                           ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+-----------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -1.254 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27] ; ID_Control:ID_Control|MemWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 2.294      ; 2.684      ;
; -1.241 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27] ; ID_Control:ID_Control|MemWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 1.807      ; 2.684      ;
; -0.891 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28] ; ID_Control:ID_Control|ALUSrc_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 2.171      ; 2.701      ;
; -0.878 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28] ; ID_Control:ID_Control|ALUSrc_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 1.684      ; 2.701      ;
; -0.833 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28] ; ID_Control:ID_Control|MemWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 2.294      ; 2.263      ;
; -0.820 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28] ; ID_Control:ID_Control|MemWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 1.807      ; 2.263      ;
; -0.598 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27] ; ID_Control:ID_Control|ALUSrc_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 2.171      ; 2.408      ;
; -0.585 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27] ; ID_Control:ID_Control|ALUSrc_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 1.684      ; 2.408      ;
; -0.556 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27] ; ID_Control:ID_Control|MemtoReg_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 2.171      ; 2.370      ;
; -0.543 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27] ; ID_Control:ID_Control|MemtoReg_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 1.684      ; 2.370      ;
; -0.538 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31] ; ID_Control:ID_Control|MemWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 2.294      ; 1.968      ;
; -0.534 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27] ; ID_Control:ID_Control|Branch_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 2.262      ; 2.346      ;
; -0.534 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27] ; ID_Control:ID_Control|RegDst_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 2.261      ; 2.346      ;
; -0.525 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31] ; ID_Control:ID_Control|MemWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 1.807      ; 1.968      ;
; -0.521 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27] ; ID_Control:ID_Control|Branch_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 1.775      ; 2.346      ;
; -0.521 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27] ; ID_Control:ID_Control|RegDst_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 1.774      ; 2.346      ;
; -0.489 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_Control:ID_Control|MemWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 2.294      ; 1.919      ;
; -0.476 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_Control:ID_Control|MemWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 1.807      ; 1.919      ;
; -0.448 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31] ; ID_Control:ID_Control|ALUSrc_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 2.171      ; 2.258      ;
; -0.435 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31] ; ID_Control:ID_Control|ALUSrc_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 1.684      ; 2.258      ;
; -0.274 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27] ; ID_Control:ID_Control|MemRead_ID  ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 2.172      ; 2.084      ;
; -0.261 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27] ; ID_Control:ID_Control|MemRead_ID  ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 1.685      ; 2.084      ;
; -0.192 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_Control:ID_Control|MemRead_ID  ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 2.172      ; 2.002      ;
; -0.179 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_Control:ID_Control|MemRead_ID  ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 1.685      ; 2.002      ;
; -0.178 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28] ; ID_Control:ID_Control|RegWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 2.298      ; 2.026      ;
; -0.165 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28] ; ID_Control:ID_Control|RegWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 1.811      ; 2.026      ;
; -0.126 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_Control:ID_Control|MemtoReg_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 2.171      ; 1.940      ;
; -0.113 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_Control:ID_Control|MemtoReg_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 1.684      ; 1.940      ;
; -0.104 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_Control:ID_Control|Branch_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 2.262      ; 1.916      ;
; -0.104 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_Control:ID_Control|RegDst_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 2.261      ; 1.916      ;
; -0.091 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_Control:ID_Control|Branch_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 1.775      ; 1.916      ;
; -0.091 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_Control:ID_Control|RegDst_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 1.774      ; 1.916      ;
; -0.078 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30] ; ID_Control:ID_Control|ALUSrc_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 2.171      ; 1.888      ;
; -0.065 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30] ; ID_Control:ID_Control|ALUSrc_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 1.684      ; 1.888      ;
; -0.029 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31] ; ID_Control:ID_Control|MemRead_ID  ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 2.172      ; 1.839      ;
; -0.016 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31] ; ID_Control:ID_Control|MemRead_ID  ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 1.685      ; 1.839      ;
; 0.008  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30] ; ID_Control:ID_Control|MemWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 2.294      ; 1.422      ;
; 0.021  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30] ; ID_Control:ID_Control|MemWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 1.807      ; 1.422      ;
; 0.104  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30] ; ID_Control:ID_Control|MemtoReg_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 2.171      ; 1.710      ;
; 0.117  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31] ; ID_Control:ID_Control|RegWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 2.298      ; 1.731      ;
; 0.117  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30] ; ID_Control:ID_Control|MemtoReg_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 1.684      ; 1.710      ;
; 0.120  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28] ; ID_Control:ID_Control|MemRead_ID  ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 2.172      ; 1.690      ;
; 0.126  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30] ; ID_Control:ID_Control|Branch_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 2.262      ; 1.686      ;
; 0.126  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30] ; ID_Control:ID_Control|RegDst_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 2.261      ; 1.686      ;
; 0.130  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31] ; ID_Control:ID_Control|RegWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 1.811      ; 1.731      ;
; 0.133  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28] ; ID_Control:ID_Control|MemRead_ID  ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 1.685      ; 1.690      ;
; 0.139  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30] ; ID_Control:ID_Control|Branch_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 1.775      ; 1.686      ;
; 0.139  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30] ; ID_Control:ID_Control|RegDst_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 1.774      ; 1.686      ;
; 0.161  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31] ; ID_Control:ID_Control|Branch_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 2.262      ; 1.651      ;
; 0.165  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31] ; ID_Control:ID_Control|RegDst_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 2.261      ; 1.647      ;
; 0.174  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31] ; ID_Control:ID_Control|Branch_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 1.775      ; 1.651      ;
; 0.178  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31] ; ID_Control:ID_Control|RegDst_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 1.774      ; 1.647      ;
; 0.232  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28] ; ID_Control:ID_Control|Branch_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 2.262      ; 1.580      ;
; 0.245  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28] ; ID_Control:ID_Control|RegDst_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 2.261      ; 1.567      ;
; 0.245  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28] ; ID_Control:ID_Control|Branch_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 1.775      ; 1.580      ;
; 0.258  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28] ; ID_Control:ID_Control|RegDst_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 1.774      ; 1.567      ;
; 0.271  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27] ; ID_Control:ID_Control|RegWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 2.298      ; 1.577      ;
; 0.284  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27] ; ID_Control:ID_Control|RegWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 1.811      ; 1.577      ;
; 0.292  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28] ; ID_Control:ID_Control|MemtoReg_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 2.171      ; 1.522      ;
; 0.305  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28] ; ID_Control:ID_Control|MemtoReg_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 1.684      ; 1.522      ;
; 0.317  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30] ; ID_Control:ID_Control|MemRead_ID  ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 2.172      ; 1.493      ;
; 0.330  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30] ; ID_Control:ID_Control|MemRead_ID  ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 1.685      ; 1.493      ;
; 0.364  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_Control:ID_Control|ALUSrc_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 2.171      ; 1.446      ;
; 0.377  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_Control:ID_Control|ALUSrc_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 1.684      ; 1.446      ;
; 0.425  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30] ; ID_Control:ID_Control|RegWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 2.298      ; 1.423      ;
; 0.438  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30] ; ID_Control:ID_Control|RegWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 1.811      ; 1.423      ;
; 0.601  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_Control:ID_Control|RegWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 2.298      ; 1.247      ;
; 0.614  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_Control:ID_Control|RegWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 1.811      ; 1.247      ;
; 1.305  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|ALUSrc_ID   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 4.138      ; 2.722      ;
; 1.792  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|ALUSrc_ID   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 4.625      ; 2.722      ;
; 1.805  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|ALUSrc_ID   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 4.138      ; 2.722      ;
; 1.830  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|MemWrite_ID ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 4.261      ; 1.817      ;
; 1.906  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|MemRead_ID  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 4.139      ; 2.121      ;
; 2.024  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|RegWrite_ID ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 4.265      ; 2.041      ;
; 2.034  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|MemtoReg_ID ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 4.138      ; 1.997      ;
; 2.056  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|Branch_ID   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 4.229      ; 1.973      ;
; 2.056  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|RegDst_ID   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 4.228      ; 1.973      ;
; 2.292  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|ALUSrc_ID   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 4.625      ; 2.722      ;
; 2.317  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|MemWrite_ID ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 4.748      ; 1.817      ;
; 2.330  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|MemWrite_ID ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 4.261      ; 1.817      ;
; 2.393  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|MemRead_ID  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 4.626      ; 2.121      ;
; 2.406  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|MemRead_ID  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 4.139      ; 2.121      ;
; 2.511  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|RegWrite_ID ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 4.752      ; 2.041      ;
; 2.521  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|MemtoReg_ID ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 4.625      ; 1.997      ;
; 2.524  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|RegWrite_ID ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 4.265      ; 2.041      ;
; 2.534  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|MemtoReg_ID ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 4.138      ; 1.997      ;
; 2.543  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|Branch_ID   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 4.716      ; 1.973      ;
; 2.543  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|RegDst_ID   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 4.715      ; 1.973      ;
; 2.556  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|Branch_ID   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 4.229      ; 1.973      ;
; 2.556  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|RegDst_ID   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 4.228      ; 1.973      ;
; 2.817  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|MemWrite_ID ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 4.748      ; 1.817      ;
; 2.893  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|MemRead_ID  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 4.626      ; 2.121      ;
; 3.011  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|RegWrite_ID ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 4.752      ; 2.041      ;
; 3.021  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|MemtoReg_ID ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 4.625      ; 1.997      ;
; 3.043  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|Branch_ID   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 4.716      ; 1.973      ;
; 3.043  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|RegDst_ID   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 4.715      ; 1.973      ;
+--------+--------------------------------------------------------------+-----------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26]'                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------+-----------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                           ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+-----------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -3.181 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|MemWrite_ID ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 4.748      ; 1.817      ;
; -2.993 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|Branch_ID   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 4.716      ; 1.973      ;
; -2.992 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|RegDst_ID   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 4.715      ; 1.973      ;
; -2.961 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|RegWrite_ID ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 4.752      ; 2.041      ;
; -2.878 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|MemtoReg_ID ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 4.625      ; 1.997      ;
; -2.755 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|MemRead_ID  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 4.626      ; 2.121      ;
; -2.694 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|MemWrite_ID ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 4.261      ; 1.817      ;
; -2.681 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|MemWrite_ID ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 4.748      ; 1.817      ;
; -2.506 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|Branch_ID   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 4.229      ; 1.973      ;
; -2.505 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|RegDst_ID   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 4.228      ; 1.973      ;
; -2.493 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|Branch_ID   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 4.716      ; 1.973      ;
; -2.492 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|RegDst_ID   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 4.715      ; 1.973      ;
; -2.474 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|RegWrite_ID ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 4.265      ; 2.041      ;
; -2.461 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|RegWrite_ID ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 4.752      ; 2.041      ;
; -2.391 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|MemtoReg_ID ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 4.138      ; 1.997      ;
; -2.378 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|MemtoReg_ID ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 4.625      ; 1.997      ;
; -2.268 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|MemRead_ID  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 4.139      ; 2.121      ;
; -2.255 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|MemRead_ID  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 4.626      ; 2.121      ;
; -2.194 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|MemWrite_ID ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 4.261      ; 1.817      ;
; -2.153 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|ALUSrc_ID   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 4.625      ; 2.722      ;
; -2.006 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|Branch_ID   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 4.229      ; 1.973      ;
; -2.005 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|RegDst_ID   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 4.228      ; 1.973      ;
; -1.974 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|RegWrite_ID ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 4.265      ; 2.041      ;
; -1.891 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|MemtoReg_ID ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 4.138      ; 1.997      ;
; -1.768 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|MemRead_ID  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 4.139      ; 2.121      ;
; -1.666 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|ALUSrc_ID   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 4.138      ; 2.722      ;
; -1.653 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|ALUSrc_ID   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 4.625      ; 2.722      ;
; -1.166 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|ALUSrc_ID   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 4.138      ; 2.722      ;
; -0.564 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_Control:ID_Control|RegWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 1.811      ; 1.247      ;
; -0.551 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_Control:ID_Control|RegWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 2.298      ; 1.247      ;
; -0.388 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30] ; ID_Control:ID_Control|RegWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 1.811      ; 1.423      ;
; -0.385 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30] ; ID_Control:ID_Control|MemWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 1.807      ; 1.422      ;
; -0.375 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30] ; ID_Control:ID_Control|RegWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 2.298      ; 1.423      ;
; -0.372 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30] ; ID_Control:ID_Control|MemWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 2.294      ; 1.422      ;
; -0.238 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_Control:ID_Control|ALUSrc_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 1.684      ; 1.446      ;
; -0.234 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27] ; ID_Control:ID_Control|RegWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 1.811      ; 1.577      ;
; -0.225 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_Control:ID_Control|ALUSrc_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 2.171      ; 1.446      ;
; -0.221 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27] ; ID_Control:ID_Control|RegWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 2.298      ; 1.577      ;
; -0.207 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28] ; ID_Control:ID_Control|RegDst_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 1.774      ; 1.567      ;
; -0.195 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28] ; ID_Control:ID_Control|Branch_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 1.775      ; 1.580      ;
; -0.194 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28] ; ID_Control:ID_Control|RegDst_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 2.261      ; 1.567      ;
; -0.192 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30] ; ID_Control:ID_Control|MemRead_ID  ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 1.685      ; 1.493      ;
; -0.182 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28] ; ID_Control:ID_Control|Branch_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 2.262      ; 1.580      ;
; -0.179 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30] ; ID_Control:ID_Control|MemRead_ID  ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 2.172      ; 1.493      ;
; -0.162 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28] ; ID_Control:ID_Control|MemtoReg_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 1.684      ; 1.522      ;
; -0.149 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28] ; ID_Control:ID_Control|MemtoReg_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 2.171      ; 1.522      ;
; -0.127 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31] ; ID_Control:ID_Control|RegDst_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 1.774      ; 1.647      ;
; -0.124 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31] ; ID_Control:ID_Control|Branch_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 1.775      ; 1.651      ;
; -0.114 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31] ; ID_Control:ID_Control|RegDst_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 2.261      ; 1.647      ;
; -0.111 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31] ; ID_Control:ID_Control|Branch_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 2.262      ; 1.651      ;
; -0.089 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30] ; ID_Control:ID_Control|Branch_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 1.775      ; 1.686      ;
; -0.088 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30] ; ID_Control:ID_Control|RegDst_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 1.774      ; 1.686      ;
; -0.080 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31] ; ID_Control:ID_Control|RegWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 1.811      ; 1.731      ;
; -0.076 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30] ; ID_Control:ID_Control|Branch_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 2.262      ; 1.686      ;
; -0.075 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30] ; ID_Control:ID_Control|RegDst_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 2.261      ; 1.686      ;
; -0.067 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31] ; ID_Control:ID_Control|RegWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 2.298      ; 1.731      ;
; 0.005  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28] ; ID_Control:ID_Control|MemRead_ID  ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 1.685      ; 1.690      ;
; 0.018  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28] ; ID_Control:ID_Control|MemRead_ID  ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 2.172      ; 1.690      ;
; 0.026  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30] ; ID_Control:ID_Control|MemtoReg_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 1.684      ; 1.710      ;
; 0.039  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30] ; ID_Control:ID_Control|MemtoReg_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 2.171      ; 1.710      ;
; 0.112  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_Control:ID_Control|MemWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 1.807      ; 1.919      ;
; 0.125  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_Control:ID_Control|MemWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 2.294      ; 1.919      ;
; 0.141  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_Control:ID_Control|Branch_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 1.775      ; 1.916      ;
; 0.142  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_Control:ID_Control|RegDst_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 1.774      ; 1.916      ;
; 0.154  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31] ; ID_Control:ID_Control|MemRead_ID  ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 1.685      ; 1.839      ;
; 0.154  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_Control:ID_Control|Branch_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 2.262      ; 1.916      ;
; 0.155  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_Control:ID_Control|RegDst_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 2.261      ; 1.916      ;
; 0.161  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31] ; ID_Control:ID_Control|MemWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 1.807      ; 1.968      ;
; 0.167  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31] ; ID_Control:ID_Control|MemRead_ID  ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 2.172      ; 1.839      ;
; 0.174  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31] ; ID_Control:ID_Control|MemWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 2.294      ; 1.968      ;
; 0.204  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30] ; ID_Control:ID_Control|ALUSrc_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 1.684      ; 1.888      ;
; 0.215  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28] ; ID_Control:ID_Control|RegWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 1.811      ; 2.026      ;
; 0.217  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30] ; ID_Control:ID_Control|ALUSrc_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 2.171      ; 1.888      ;
; 0.228  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28] ; ID_Control:ID_Control|RegWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 2.298      ; 2.026      ;
; 0.256  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_Control:ID_Control|MemtoReg_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 1.684      ; 1.940      ;
; 0.269  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_Control:ID_Control|MemtoReg_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 2.171      ; 1.940      ;
; 0.317  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_Control:ID_Control|MemRead_ID  ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 1.685      ; 2.002      ;
; 0.330  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_Control:ID_Control|MemRead_ID  ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 2.172      ; 2.002      ;
; 0.399  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27] ; ID_Control:ID_Control|MemRead_ID  ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 1.685      ; 2.084      ;
; 0.412  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27] ; ID_Control:ID_Control|MemRead_ID  ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 2.172      ; 2.084      ;
; 0.456  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28] ; ID_Control:ID_Control|MemWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 1.807      ; 2.263      ;
; 0.469  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28] ; ID_Control:ID_Control|MemWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 2.294      ; 2.263      ;
; 0.571  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27] ; ID_Control:ID_Control|Branch_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 1.775      ; 2.346      ;
; 0.572  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27] ; ID_Control:ID_Control|RegDst_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 1.774      ; 2.346      ;
; 0.574  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31] ; ID_Control:ID_Control|ALUSrc_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 1.684      ; 2.258      ;
; 0.584  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27] ; ID_Control:ID_Control|Branch_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 2.262      ; 2.346      ;
; 0.585  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27] ; ID_Control:ID_Control|RegDst_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 2.261      ; 2.346      ;
; 0.587  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31] ; ID_Control:ID_Control|ALUSrc_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 2.171      ; 2.258      ;
; 0.686  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27] ; ID_Control:ID_Control|MemtoReg_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 1.684      ; 2.370      ;
; 0.699  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27] ; ID_Control:ID_Control|MemtoReg_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 2.171      ; 2.370      ;
; 0.724  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27] ; ID_Control:ID_Control|ALUSrc_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 1.684      ; 2.408      ;
; 0.737  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27] ; ID_Control:ID_Control|ALUSrc_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 2.171      ; 2.408      ;
; 0.877  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27] ; ID_Control:ID_Control|MemWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 1.807      ; 2.684      ;
; 0.890  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27] ; ID_Control:ID_Control|MemWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 2.294      ; 2.684      ;
; 1.017  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28] ; ID_Control:ID_Control|ALUSrc_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 1.684      ; 2.701      ;
; 1.030  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28] ; ID_Control:ID_Control|ALUSrc_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 2.171      ; 2.701      ;
+--------+--------------------------------------------------------------+-----------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                                  ; Launch Clock                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.092 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[26]             ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; CLOCK_50    ; 0.000        ; 2.692      ; 1.116      ;
; -1.592 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[26]             ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; CLOCK_50    ; -0.500       ; 2.692      ; 1.116      ;
; 0.492  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[28]             ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.995      ;
; 0.517  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[1]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[1]                ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.783      ;
; 0.521  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[12] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[12]             ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.787      ;
; 0.523  ; IF_PC_Reg:IF_PC_Reg|PC_IF[0]                                 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]                ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.789      ;
; 0.524  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[12] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[12] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.790      ;
; 0.526  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[25]             ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.792      ;
; 0.530  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[11] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[11] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.796      ;
; 0.530  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[11] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[11]             ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.796      ;
; 0.610  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[30]             ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.237      ; 1.113      ;
; 0.657  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[27]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[27]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.923      ;
; 0.658  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[20] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[5]              ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.924      ;
; 0.659  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[24]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[24]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.926      ;
; 0.664  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[13] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[13] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.930      ;
; 0.673  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[20] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[20]             ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.939      ;
; 0.681  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[16] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[16]             ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.946      ;
; 0.696  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[0]                ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.963      ;
; 0.697  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[7]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[7]                ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.964      ;
; 0.701  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[5]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[5]                ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.968      ;
; 0.701  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[30]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[30]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.968      ;
; 0.701  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[31]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[31]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.968      ;
; 0.702  ; IF_PC_Reg:IF_PC_Reg|PC_IF[31]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[31]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.002      ; 0.970      ;
; 0.702  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[24] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[24]             ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.968      ;
; 0.705  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[17] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[17]             ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.970      ;
; 0.706  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[11]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[11]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.973      ;
; 0.707  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[4]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[4]                ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.974      ;
; 0.707  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[9]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[9]                ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.974      ;
; 0.707  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[12]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[12]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.974      ;
; 0.708  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[18]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[18]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.975      ;
; 0.708  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[7]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[7]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.974      ;
; 0.709  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[3]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]                ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.976      ;
; 0.709  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[6]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[6]                ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.976      ;
; 0.709  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[22]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[22]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.976      ;
; 0.709  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[7]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[7]              ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.975      ;
; 0.710  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[6]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[6]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.976      ;
; 0.711  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[2]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[2]                ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.978      ;
; 0.711  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[6]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[6]              ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.977      ;
; 0.712  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[2]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[2]              ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.977      ;
; 0.712  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[21] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[21]             ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.978      ;
; 0.715  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[2]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[2]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.980      ;
; 0.718  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[22] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[22]             ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.984      ;
; 0.728  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[29]             ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.237      ; 1.231      ;
; 0.798  ; IF_PC_Reg:IF_PC_Reg|PC_IF[13]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[13]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.064      ;
; 0.821  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[3]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[3]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.086      ;
; 0.822  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[3]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[3]              ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.087      ;
; 0.838  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[27]             ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.237      ; 1.341      ;
; 0.841  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[19]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[19]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.108      ;
; 0.843  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[31]             ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.237      ; 1.346      ;
; 0.844  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[17]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[17]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.111      ;
; 0.856  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[18] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[18]             ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.121      ;
; 0.858  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[4]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[4]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.123      ;
; 0.858  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[4]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[4]              ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.123      ;
; 0.858  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[19] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[19]             ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.123      ;
; 0.922  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[13]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[13]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.003      ; 1.191      ;
; 0.926  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[28]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[28]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.193      ;
; 0.929  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[5]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[5]              ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.194      ;
; 0.930  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[5]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[5]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.195      ;
; 0.932  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[14]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[14]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.003      ; 1.201      ;
; 0.934  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[0]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[0]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.199      ;
; 0.934  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[0]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[0]              ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.199      ;
; 0.937  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[1]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[1]              ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.202      ;
; 0.938  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[29]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[29]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.003      ; 1.207      ;
; 0.938  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[1]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[1]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.203      ;
; 0.945  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[25]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[25]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.212      ;
; 0.946  ; IF_PC_Reg:IF_PC_Reg|PC_IF[14]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[14]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.211      ;
; 0.946  ; IF_PC_Reg:IF_PC_Reg|PC_IF[23]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[23]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.211      ;
; 0.959  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[26]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[26]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.226      ;
; 0.962  ; IF_PC_Reg:IF_PC_Reg|PC_IF[18]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[18]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.230      ;
; 0.962  ; IF_PC_Reg:IF_PC_Reg|PC_IF[20]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[20]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.230      ;
; 0.963  ; IF_PC_Reg:IF_PC_Reg|PC_IF[15]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[15]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.230      ;
; 0.965  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[8]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[8]                ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.003      ; 1.234      ;
; 0.968  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[23] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[23]             ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.231      ;
; 0.970  ; IF_PC_Reg:IF_PC_Reg|PC_IF[30]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[30]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.238      ;
; 0.972  ; IF_PC_Reg:IF_PC_Reg|PC_IF[29]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[29]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.240      ;
; 0.976  ; IF_PC_Reg:IF_PC_Reg|PC_IF[24]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[24]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.244      ;
; 0.976  ; IF_PC_Reg:IF_PC_Reg|PC_IF[27]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[27]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.244      ;
; 0.977  ; IF_PC_Reg:IF_PC_Reg|PC_IF[26]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[26]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.245      ;
; 0.980  ; IF_PC_Reg:IF_PC_Reg|PC_IF[16]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[16]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.247      ;
; 0.981  ; IF_PC_Reg:IF_PC_Reg|PC_IF[17]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[17]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.249      ;
; 0.982  ; IF_PC_Reg:IF_PC_Reg|PC_IF[25]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[25]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.247      ;
; 0.984  ; IF_PC_Reg:IF_PC_Reg|PC_IF[8]                                 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[8]                ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.251      ;
; 0.986  ; IF_PC_Reg:IF_PC_Reg|PC_IF[21]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[21]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.251      ;
; 1.002  ; IF_PC_Reg:IF_PC_Reg|PC_IF[19]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[19]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.270      ;
; 1.007  ; IF_PC_Reg:IF_PC_Reg|PC_IF[22]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[22]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.275      ;
; 1.009  ; IF_PC_Reg:IF_PC_Reg|PC_IF[28]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[28]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.274      ;
; 1.024  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[9]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[9]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.279      ;
; 1.024  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[9]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[9]              ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.279      ;
; 1.025  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[20]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[20]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.289      ;
; 1.033  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[10] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[10] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.288      ;
; 1.033  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[10] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[10]             ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.288      ;
; 1.052  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[23]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[23]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.319      ;
; 1.081  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[15]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[15]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.003      ; 1.350      ;
; 1.086  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[16]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[16]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.352      ;
; 1.088  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[10]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[10]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.360      ;
; 1.133  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[21]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[21]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.400      ;
; 1.142  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[20] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[20]             ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.406      ;
; 1.146  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[20] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[25]             ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.410      ;
; 1.149  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[20] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[24]             ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.413      ;
; 1.168  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[20] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[6]              ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.429      ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg12  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg12  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg13  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg13  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg14  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg14  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg15  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg15  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg16  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg16  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg17  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg17  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a10~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a10~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a11~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a11~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a12~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a12~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a13~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a13~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a14~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a14~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a15~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a15~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a16~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a16~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a17~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a17~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg5 ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26]'                                                                                        ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                         ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control:ID_Control|ALUSrc_ID                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control:ID_Control|ALUSrc_ID                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control:ID_Control|ALUSrc_ID                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control:ID_Control|ALUSrc_ID                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control:ID_Control|Branch_ID                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control:ID_Control|Branch_ID                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control:ID_Control|Branch_ID                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control:ID_Control|Branch_ID                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control:ID_Control|MemRead_ID               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control:ID_Control|MemRead_ID               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control:ID_Control|MemRead_ID               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control:ID_Control|MemRead_ID               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control:ID_Control|MemWrite_ID              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control:ID_Control|MemWrite_ID              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control:ID_Control|MemWrite_ID              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control:ID_Control|MemWrite_ID              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control:ID_Control|MemtoReg_ID              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control:ID_Control|MemtoReg_ID              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control:ID_Control|MemtoReg_ID              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control:ID_Control|MemtoReg_ID              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control:ID_Control|RegDst_ID                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control:ID_Control|RegDst_ID                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control:ID_Control|RegDst_ID                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control:ID_Control|RegDst_ID                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control:ID_Control|RegWrite_ID              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control:ID_Control|RegWrite_ID              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control:ID_Control|RegWrite_ID              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control:ID_Control|RegWrite_ID              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control|ALUSrc_ID|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control|ALUSrc_ID|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control|ALUSrc_ID|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control|ALUSrc_ID|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control|Branch_ID|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control|Branch_ID|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control|Branch_ID|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control|Branch_ID|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control|Decoder0~2|combout                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control|Decoder0~2|combout                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control|Decoder0~2|dataa                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control|Decoder0~2|dataa                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control|MemRead_ID|datad                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control|MemRead_ID|datad                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control|MemRead_ID|datad                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control|MemRead_ID|datad                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control|MemWrite_ID|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control|MemWrite_ID|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control|MemWrite_ID|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control|MemWrite_ID|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control|MemtoReg_ID|datad                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control|MemtoReg_ID|datad                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control|MemtoReg_ID|datad                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control|MemtoReg_ID|datad                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control|RegDst_ID|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control|RegDst_ID|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control|RegDst_ID|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control|RegDst_ID|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control|RegWrite_ID|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control|RegWrite_ID|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control|RegWrite_ID|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control|RegWrite_ID|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control|WideOr0~0|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control|WideOr0~0|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control|WideOr0~0|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control|WideOr0~0|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control|WideOr0~1clkctrl|inclk[0]           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control|WideOr0~1clkctrl|inclk[0]           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control|WideOr0~1clkctrl|inclk[0]           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control|WideOr0~1clkctrl|inclk[0]           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control|WideOr0~1clkctrl|outclk             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control|WideOr0~1clkctrl|outclk             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control|WideOr0~1clkctrl|outclk             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control|WideOr0~1clkctrl|outclk             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control|WideOr0~1|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control|WideOr0~1|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control|WideOr0~1|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control|WideOr0~1|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control|WideOr0~1|dataa                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control|WideOr0~1|dataa                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control|WideOr0~1|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control|WideOr0~1|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; IF_ID_Pipeline_Stage|Instruction_ID[26]|regout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; IF_ID_Pipeline_Stage|Instruction_ID[26]|regout ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Setup Times                                                                       ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Branch_Dest_MEM[*]    ; CLOCK_50   ; 5.361 ; 5.361 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[0]   ; CLOCK_50   ; 4.251 ; 4.251 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[1]   ; CLOCK_50   ; 4.254 ; 4.254 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[2]   ; CLOCK_50   ; 4.139 ; 4.139 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[3]   ; CLOCK_50   ; 4.676 ; 4.676 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[4]   ; CLOCK_50   ; 4.925 ; 4.925 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[5]   ; CLOCK_50   ; 4.243 ; 4.243 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[6]   ; CLOCK_50   ; 4.973 ; 4.973 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[7]   ; CLOCK_50   ; 5.361 ; 5.361 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[8]   ; CLOCK_50   ; 3.924 ; 3.924 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[9]   ; CLOCK_50   ; 5.355 ; 5.355 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[10]  ; CLOCK_50   ; 4.154 ; 4.154 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[11]  ; CLOCK_50   ; 5.042 ; 5.042 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[12]  ; CLOCK_50   ; 4.338 ; 4.338 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[13]  ; CLOCK_50   ; 5.070 ; 5.070 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[14]  ; CLOCK_50   ; 3.915 ; 3.915 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[15]  ; CLOCK_50   ; 3.762 ; 3.762 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[16]  ; CLOCK_50   ; 4.174 ; 4.174 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[17]  ; CLOCK_50   ; 4.407 ; 4.407 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[18]  ; CLOCK_50   ; 3.795 ; 3.795 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[19]  ; CLOCK_50   ; 4.213 ; 4.213 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[20]  ; CLOCK_50   ; 3.997 ; 3.997 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[21]  ; CLOCK_50   ; 4.606 ; 4.606 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[22]  ; CLOCK_50   ; 3.952 ; 3.952 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[23]  ; CLOCK_50   ; 4.577 ; 4.577 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[24]  ; CLOCK_50   ; 4.143 ; 4.143 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[25]  ; CLOCK_50   ; 4.065 ; 4.065 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[26]  ; CLOCK_50   ; 3.939 ; 3.939 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[27]  ; CLOCK_50   ; 4.422 ; 4.422 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[28]  ; CLOCK_50   ; 4.567 ; 4.567 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[29]  ; CLOCK_50   ; 4.102 ; 4.102 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[30]  ; CLOCK_50   ; 4.501 ; 4.501 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[31]  ; CLOCK_50   ; 4.000 ; 4.000 ; Rise       ; CLOCK_50        ;
; PCSrc_MEM             ; CLOCK_50   ; 4.787 ; 4.787 ; Rise       ; CLOCK_50        ;
; RegWrite_WB           ; CLOCK_50   ; 1.929 ; 1.929 ; Fall       ; CLOCK_50        ;
; Write_Data_WB[*]      ; CLOCK_50   ; 4.610 ; 4.610 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[0]     ; CLOCK_50   ; 3.865 ; 3.865 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[1]     ; CLOCK_50   ; 4.067 ; 4.067 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[2]     ; CLOCK_50   ; 3.745 ; 3.745 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[3]     ; CLOCK_50   ; 4.263 ; 4.263 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[4]     ; CLOCK_50   ; 4.052 ; 4.052 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[5]     ; CLOCK_50   ; 4.585 ; 4.585 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[6]     ; CLOCK_50   ; 3.937 ; 3.937 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[7]     ; CLOCK_50   ; 4.117 ; 4.117 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[8]     ; CLOCK_50   ; 3.874 ; 3.874 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[9]     ; CLOCK_50   ; 4.021 ; 4.021 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[10]    ; CLOCK_50   ; 3.788 ; 3.788 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[11]    ; CLOCK_50   ; 4.116 ; 4.116 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[12]    ; CLOCK_50   ; 4.271 ; 4.271 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[13]    ; CLOCK_50   ; 3.872 ; 3.872 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[14]    ; CLOCK_50   ; 3.576 ; 3.576 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[15]    ; CLOCK_50   ; 3.658 ; 3.658 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[16]    ; CLOCK_50   ; 4.114 ; 4.114 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[17]    ; CLOCK_50   ; 3.973 ; 3.973 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[18]    ; CLOCK_50   ; 3.727 ; 3.727 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[19]    ; CLOCK_50   ; 3.972 ; 3.972 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[20]    ; CLOCK_50   ; 4.505 ; 4.505 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[21]    ; CLOCK_50   ; 4.610 ; 4.610 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[22]    ; CLOCK_50   ; 4.041 ; 4.041 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[23]    ; CLOCK_50   ; 4.144 ; 4.144 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[24]    ; CLOCK_50   ; 4.011 ; 4.011 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[25]    ; CLOCK_50   ; 4.012 ; 4.012 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[26]    ; CLOCK_50   ; 4.395 ; 4.395 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[27]    ; CLOCK_50   ; 3.507 ; 3.507 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[28]    ; CLOCK_50   ; 3.799 ; 3.799 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[29]    ; CLOCK_50   ; 4.464 ; 4.464 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[30]    ; CLOCK_50   ; 4.369 ; 4.369 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[31]    ; CLOCK_50   ; 3.765 ; 3.765 ; Fall       ; CLOCK_50        ;
; Write_Register_WB[*]  ; CLOCK_50   ; 6.491 ; 6.491 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[0] ; CLOCK_50   ; 6.039 ; 6.039 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[1] ; CLOCK_50   ; 5.928 ; 5.928 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[2] ; CLOCK_50   ; 6.490 ; 6.490 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[3] ; CLOCK_50   ; 6.491 ; 6.491 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[4] ; CLOCK_50   ; 2.386 ; 2.386 ; Fall       ; CLOCK_50        ;
+-----------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Hold Times                                                                          ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Branch_Dest_MEM[*]    ; CLOCK_50   ; -3.532 ; -3.532 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[0]   ; CLOCK_50   ; -4.021 ; -4.021 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[1]   ; CLOCK_50   ; -4.024 ; -4.024 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[2]   ; CLOCK_50   ; -3.909 ; -3.909 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[3]   ; CLOCK_50   ; -4.446 ; -4.446 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[4]   ; CLOCK_50   ; -4.695 ; -4.695 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[5]   ; CLOCK_50   ; -4.013 ; -4.013 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[6]   ; CLOCK_50   ; -4.743 ; -4.743 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[7]   ; CLOCK_50   ; -5.131 ; -5.131 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[8]   ; CLOCK_50   ; -3.694 ; -3.694 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[9]   ; CLOCK_50   ; -5.125 ; -5.125 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[10]  ; CLOCK_50   ; -3.924 ; -3.924 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[11]  ; CLOCK_50   ; -4.812 ; -4.812 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[12]  ; CLOCK_50   ; -4.108 ; -4.108 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[13]  ; CLOCK_50   ; -4.840 ; -4.840 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[14]  ; CLOCK_50   ; -3.685 ; -3.685 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[15]  ; CLOCK_50   ; -3.532 ; -3.532 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[16]  ; CLOCK_50   ; -3.944 ; -3.944 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[17]  ; CLOCK_50   ; -4.177 ; -4.177 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[18]  ; CLOCK_50   ; -3.565 ; -3.565 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[19]  ; CLOCK_50   ; -3.983 ; -3.983 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[20]  ; CLOCK_50   ; -3.767 ; -3.767 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[21]  ; CLOCK_50   ; -4.376 ; -4.376 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[22]  ; CLOCK_50   ; -3.722 ; -3.722 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[23]  ; CLOCK_50   ; -4.347 ; -4.347 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[24]  ; CLOCK_50   ; -3.913 ; -3.913 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[25]  ; CLOCK_50   ; -3.835 ; -3.835 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[26]  ; CLOCK_50   ; -3.709 ; -3.709 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[27]  ; CLOCK_50   ; -4.192 ; -4.192 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[28]  ; CLOCK_50   ; -4.337 ; -4.337 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[29]  ; CLOCK_50   ; -3.872 ; -3.872 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[30]  ; CLOCK_50   ; -4.271 ; -4.271 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[31]  ; CLOCK_50   ; -3.770 ; -3.770 ; Rise       ; CLOCK_50        ;
; PCSrc_MEM             ; CLOCK_50   ; -3.456 ; -3.456 ; Rise       ; CLOCK_50        ;
; RegWrite_WB           ; CLOCK_50   ; -0.976 ; -0.976 ; Fall       ; CLOCK_50        ;
; Write_Data_WB[*]      ; CLOCK_50   ; -3.207 ; -3.207 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[0]     ; CLOCK_50   ; -3.306 ; -3.306 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[1]     ; CLOCK_50   ; -3.780 ; -3.780 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[2]     ; CLOCK_50   ; -3.468 ; -3.468 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[3]     ; CLOCK_50   ; -3.767 ; -3.767 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[4]     ; CLOCK_50   ; -3.524 ; -3.524 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[5]     ; CLOCK_50   ; -4.030 ; -4.030 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[6]     ; CLOCK_50   ; -3.654 ; -3.654 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[7]     ; CLOCK_50   ; -3.596 ; -3.596 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[8]     ; CLOCK_50   ; -3.340 ; -3.340 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[9]     ; CLOCK_50   ; -3.732 ; -3.732 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[10]    ; CLOCK_50   ; -3.498 ; -3.498 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[11]    ; CLOCK_50   ; -3.842 ; -3.842 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[12]    ; CLOCK_50   ; -3.719 ; -3.719 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[13]    ; CLOCK_50   ; -3.319 ; -3.319 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[14]    ; CLOCK_50   ; -3.297 ; -3.297 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[15]    ; CLOCK_50   ; -3.332 ; -3.332 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[16]    ; CLOCK_50   ; -3.843 ; -3.843 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[17]    ; CLOCK_50   ; -3.686 ; -3.686 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[18]    ; CLOCK_50   ; -3.441 ; -3.441 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[19]    ; CLOCK_50   ; -3.652 ; -3.652 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[20]    ; CLOCK_50   ; -3.912 ; -3.912 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[21]    ; CLOCK_50   ; -4.038 ; -4.038 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[22]    ; CLOCK_50   ; -3.474 ; -3.474 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[23]    ; CLOCK_50   ; -3.556 ; -3.556 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[24]    ; CLOCK_50   ; -3.509 ; -3.509 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[25]    ; CLOCK_50   ; -3.676 ; -3.676 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[26]    ; CLOCK_50   ; -3.835 ; -3.835 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[27]    ; CLOCK_50   ; -3.218 ; -3.218 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[28]    ; CLOCK_50   ; -3.512 ; -3.512 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[29]    ; CLOCK_50   ; -3.907 ; -3.907 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[30]    ; CLOCK_50   ; -3.816 ; -3.816 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[31]    ; CLOCK_50   ; -3.207 ; -3.207 ; Fall       ; CLOCK_50        ;
; Write_Register_WB[*]  ; CLOCK_50   ; -0.338 ; -0.338 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[0] ; CLOCK_50   ; -3.293 ; -3.293 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[1] ; CLOCK_50   ; -3.306 ; -3.306 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[2] ; CLOCK_50   ; -3.268 ; -3.268 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[3] ; CLOCK_50   ; -3.301 ; -3.301 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[4] ; CLOCK_50   ; -0.338 ; -0.338 ; Fall       ; CLOCK_50        ;
+-----------------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+---------------------------------+------------+-------+-------+------------+-----------------+
; Data Port                       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------------------+------------+-------+-------+------------+-----------------+
; ALUOp_EX[*]                     ; CLOCK_50   ; 7.675 ; 7.675 ; Rise       ; CLOCK_50        ;
;  ALUOp_EX[0]                    ; CLOCK_50   ; 7.357 ; 7.357 ; Rise       ; CLOCK_50        ;
;  ALUOp_EX[1]                    ; CLOCK_50   ; 7.675 ; 7.675 ; Rise       ; CLOCK_50        ;
; ALUSrc_EX                       ; CLOCK_50   ; 7.079 ; 7.079 ; Rise       ; CLOCK_50        ;
; Branch_EX                       ; CLOCK_50   ; 7.030 ; 7.030 ; Rise       ; CLOCK_50        ;
; Instruction_EX[*]               ; CLOCK_50   ; 8.211 ; 8.211 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[0]              ; CLOCK_50   ; 8.021 ; 8.021 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[1]              ; CLOCK_50   ; 7.699 ; 7.699 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[2]              ; CLOCK_50   ; 7.388 ; 7.388 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[3]              ; CLOCK_50   ; 7.264 ; 7.264 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[4]              ; CLOCK_50   ; 7.407 ; 7.407 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[5]              ; CLOCK_50   ; 7.353 ; 7.353 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[6]              ; CLOCK_50   ; 7.435 ; 7.435 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[7]              ; CLOCK_50   ; 8.211 ; 8.211 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[8]              ; CLOCK_50   ; 7.549 ; 7.549 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[9]              ; CLOCK_50   ; 7.306 ; 7.306 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[10]             ; CLOCK_50   ; 6.971 ; 6.971 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[11]             ; CLOCK_50   ; 7.893 ; 7.893 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[12]             ; CLOCK_50   ; 7.900 ; 7.900 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[13]             ; CLOCK_50   ; 7.180 ; 7.180 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[14]             ; CLOCK_50   ; 6.053 ; 6.053 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[15]             ; CLOCK_50   ; 6.073 ; 6.073 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[16]             ; CLOCK_50   ; 7.363 ; 7.363 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[17]             ; CLOCK_50   ; 7.819 ; 7.819 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[18]             ; CLOCK_50   ; 8.131 ; 8.131 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[19]             ; CLOCK_50   ; 7.384 ; 7.384 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[20]             ; CLOCK_50   ; 7.879 ; 7.879 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[21]             ; CLOCK_50   ; 7.695 ; 7.695 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[22]             ; CLOCK_50   ; 8.143 ; 8.143 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[23]             ; CLOCK_50   ; 7.135 ; 7.135 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[24]             ; CLOCK_50   ; 7.939 ; 7.939 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[25]             ; CLOCK_50   ; 7.034 ; 7.034 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[26]             ; CLOCK_50   ; 7.627 ; 7.627 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[27]             ; CLOCK_50   ; 7.660 ; 7.660 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[28]             ; CLOCK_50   ; 7.381 ; 7.381 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[29]             ; CLOCK_50   ; 7.854 ; 7.854 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[30]             ; CLOCK_50   ; 7.064 ; 7.064 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[31]             ; CLOCK_50   ; 7.408 ; 7.408 ; Rise       ; CLOCK_50        ;
; MemRead_EX                      ; CLOCK_50   ; 7.368 ; 7.368 ; Rise       ; CLOCK_50        ;
; MemWrite_EX                     ; CLOCK_50   ; 7.365 ; 7.365 ; Rise       ; CLOCK_50        ;
; MemtoReg_EX                     ; CLOCK_50   ; 7.655 ; 7.655 ; Rise       ; CLOCK_50        ;
; PC_Plus_4_EX[*]                 ; CLOCK_50   ; 9.287 ; 9.287 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[0]                ; CLOCK_50   ; 7.339 ; 7.339 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[1]                ; CLOCK_50   ; 7.302 ; 7.302 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[2]                ; CLOCK_50   ; 8.090 ; 8.090 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[3]                ; CLOCK_50   ; 7.698 ; 7.698 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[4]                ; CLOCK_50   ; 7.962 ; 7.962 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[5]                ; CLOCK_50   ; 8.008 ; 8.008 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[6]                ; CLOCK_50   ; 7.661 ; 7.661 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[7]                ; CLOCK_50   ; 8.348 ; 8.348 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[8]                ; CLOCK_50   ; 7.830 ; 7.830 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[9]                ; CLOCK_50   ; 7.279 ; 7.279 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[10]               ; CLOCK_50   ; 7.979 ; 7.979 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[11]               ; CLOCK_50   ; 8.062 ; 8.062 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[12]               ; CLOCK_50   ; 9.287 ; 9.287 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[13]               ; CLOCK_50   ; 8.078 ; 8.078 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[14]               ; CLOCK_50   ; 7.581 ; 7.581 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[15]               ; CLOCK_50   ; 8.034 ; 8.034 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[16]               ; CLOCK_50   ; 7.308 ; 7.308 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[17]               ; CLOCK_50   ; 7.508 ; 7.508 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[18]               ; CLOCK_50   ; 8.868 ; 8.868 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[19]               ; CLOCK_50   ; 8.104 ; 8.104 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[20]               ; CLOCK_50   ; 8.157 ; 8.157 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[21]               ; CLOCK_50   ; 7.586 ; 7.586 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[22]               ; CLOCK_50   ; 8.395 ; 8.395 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[23]               ; CLOCK_50   ; 7.283 ; 7.283 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[24]               ; CLOCK_50   ; 8.404 ; 8.404 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[25]               ; CLOCK_50   ; 8.006 ; 8.006 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[26]               ; CLOCK_50   ; 8.642 ; 8.642 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[27]               ; CLOCK_50   ; 8.446 ; 8.446 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[28]               ; CLOCK_50   ; 8.219 ; 8.219 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[29]               ; CLOCK_50   ; 7.626 ; 7.626 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[30]               ; CLOCK_50   ; 8.167 ; 8.167 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[31]               ; CLOCK_50   ; 7.566 ; 7.566 ; Rise       ; CLOCK_50        ;
; Read_Data_1_EX[*]               ; CLOCK_50   ; 8.952 ; 8.952 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[0]              ; CLOCK_50   ; 7.537 ; 7.537 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[1]              ; CLOCK_50   ; 7.374 ; 7.374 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[2]              ; CLOCK_50   ; 7.369 ; 7.369 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[3]              ; CLOCK_50   ; 7.292 ; 7.292 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[4]              ; CLOCK_50   ; 7.800 ; 7.800 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[5]              ; CLOCK_50   ; 7.505 ; 7.505 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[6]              ; CLOCK_50   ; 7.076 ; 7.076 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[7]              ; CLOCK_50   ; 8.732 ; 8.732 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[8]              ; CLOCK_50   ; 7.159 ; 7.159 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[9]              ; CLOCK_50   ; 7.341 ; 7.341 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[10]             ; CLOCK_50   ; 7.401 ; 7.401 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[11]             ; CLOCK_50   ; 6.719 ; 6.719 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[12]             ; CLOCK_50   ; 7.571 ; 7.571 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[13]             ; CLOCK_50   ; 7.697 ; 7.697 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[14]             ; CLOCK_50   ; 7.337 ; 7.337 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[15]             ; CLOCK_50   ; 7.776 ; 7.776 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[16]             ; CLOCK_50   ; 7.452 ; 7.452 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[17]             ; CLOCK_50   ; 7.653 ; 7.653 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[18]             ; CLOCK_50   ; 7.078 ; 7.078 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[19]             ; CLOCK_50   ; 7.869 ; 7.869 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[20]             ; CLOCK_50   ; 7.182 ; 7.182 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[21]             ; CLOCK_50   ; 6.733 ; 6.733 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[22]             ; CLOCK_50   ; 7.651 ; 7.651 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[23]             ; CLOCK_50   ; 7.066 ; 7.066 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[24]             ; CLOCK_50   ; 7.356 ; 7.356 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[25]             ; CLOCK_50   ; 6.744 ; 6.744 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[26]             ; CLOCK_50   ; 7.561 ; 7.561 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[27]             ; CLOCK_50   ; 7.721 ; 7.721 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[28]             ; CLOCK_50   ; 7.356 ; 7.356 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[29]             ; CLOCK_50   ; 6.765 ; 6.765 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[30]             ; CLOCK_50   ; 6.964 ; 6.964 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[31]             ; CLOCK_50   ; 8.952 ; 8.952 ; Rise       ; CLOCK_50        ;
; Read_Data_2_EX[*]               ; CLOCK_50   ; 8.260 ; 8.260 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[0]              ; CLOCK_50   ; 7.393 ; 7.393 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[1]              ; CLOCK_50   ; 7.771 ; 7.771 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[2]              ; CLOCK_50   ; 7.025 ; 7.025 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[3]              ; CLOCK_50   ; 7.352 ; 7.352 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[4]              ; CLOCK_50   ; 7.361 ; 7.361 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[5]              ; CLOCK_50   ; 7.668 ; 7.668 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[6]              ; CLOCK_50   ; 7.255 ; 7.255 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[7]              ; CLOCK_50   ; 7.359 ; 7.359 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[8]              ; CLOCK_50   ; 7.349 ; 7.349 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[9]              ; CLOCK_50   ; 7.710 ; 7.710 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[10]             ; CLOCK_50   ; 7.322 ; 7.322 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[11]             ; CLOCK_50   ; 7.367 ; 7.367 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[12]             ; CLOCK_50   ; 7.044 ; 7.044 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[13]             ; CLOCK_50   ; 7.339 ; 7.339 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[14]             ; CLOCK_50   ; 7.293 ; 7.293 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[15]             ; CLOCK_50   ; 7.111 ; 7.111 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[16]             ; CLOCK_50   ; 7.510 ; 7.510 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[17]             ; CLOCK_50   ; 7.954 ; 7.954 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[18]             ; CLOCK_50   ; 7.406 ; 7.406 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[19]             ; CLOCK_50   ; 7.028 ; 7.028 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[20]             ; CLOCK_50   ; 7.557 ; 7.557 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[21]             ; CLOCK_50   ; 8.260 ; 8.260 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[22]             ; CLOCK_50   ; 7.383 ; 7.383 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[23]             ; CLOCK_50   ; 7.378 ; 7.378 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[24]             ; CLOCK_50   ; 7.061 ; 7.061 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[25]             ; CLOCK_50   ; 7.459 ; 7.459 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[26]             ; CLOCK_50   ; 7.041 ; 7.041 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[27]             ; CLOCK_50   ; 8.155 ; 8.155 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[28]             ; CLOCK_50   ; 7.970 ; 7.970 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[29]             ; CLOCK_50   ; 8.174 ; 8.174 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[30]             ; CLOCK_50   ; 7.745 ; 7.745 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[31]             ; CLOCK_50   ; 7.724 ; 7.724 ; Rise       ; CLOCK_50        ;
; RegDst_EX                       ; CLOCK_50   ; 7.518 ; 7.518 ; Rise       ; CLOCK_50        ;
; RegWrite_EX                     ; CLOCK_50   ; 7.081 ; 7.081 ; Rise       ; CLOCK_50        ;
; Sign_Extend_Instruction_EX[*]   ; CLOCK_50   ; 8.348 ; 8.348 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[0]  ; CLOCK_50   ; 7.809 ; 7.809 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[1]  ; CLOCK_50   ; 7.841 ; 7.841 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[2]  ; CLOCK_50   ; 8.130 ; 8.130 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[3]  ; CLOCK_50   ; 7.686 ; 7.686 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[4]  ; CLOCK_50   ; 7.059 ; 7.059 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[5]  ; CLOCK_50   ; 7.897 ; 7.897 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[6]  ; CLOCK_50   ; 7.142 ; 7.142 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[7]  ; CLOCK_50   ; 7.677 ; 7.677 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[8]  ; CLOCK_50   ; 7.585 ; 7.585 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[9]  ; CLOCK_50   ; 6.991 ; 6.991 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[10] ; CLOCK_50   ; 7.762 ; 7.762 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[11] ; CLOCK_50   ; 8.348 ; 8.348 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[12] ; CLOCK_50   ; 8.078 ; 8.078 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[13] ; CLOCK_50   ; 7.674 ; 7.674 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[14] ; CLOCK_50   ; 6.033 ; 6.033 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[15] ; CLOCK_50   ; 6.258 ; 6.258 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[16] ; CLOCK_50   ; 6.336 ; 6.336 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[17] ; CLOCK_50   ; 6.390 ; 6.390 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[18] ; CLOCK_50   ; 6.371 ; 6.371 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[19] ; CLOCK_50   ; 6.218 ; 6.218 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[20] ; CLOCK_50   ; 6.353 ; 6.353 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[21] ; CLOCK_50   ; 6.370 ; 6.370 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[22] ; CLOCK_50   ; 6.377 ; 6.377 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[23] ; CLOCK_50   ; 6.388 ; 6.388 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[24] ; CLOCK_50   ; 6.061 ; 6.061 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[25] ; CLOCK_50   ; 6.073 ; 6.073 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[26] ; CLOCK_50   ; 6.378 ; 6.378 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[27] ; CLOCK_50   ; 6.384 ; 6.384 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[28] ; CLOCK_50   ; 6.067 ; 6.067 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[29] ; CLOCK_50   ; 6.379 ; 6.379 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[30] ; CLOCK_50   ; 6.407 ; 6.407 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[31] ; CLOCK_50   ; 6.373 ; 6.373 ; Rise       ; CLOCK_50        ;
+---------------------------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+---------------------------------+------------+-------+-------+------------+-----------------+
; Data Port                       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------------------+------------+-------+-------+------------+-----------------+
; ALUOp_EX[*]                     ; CLOCK_50   ; 7.357 ; 7.357 ; Rise       ; CLOCK_50        ;
;  ALUOp_EX[0]                    ; CLOCK_50   ; 7.357 ; 7.357 ; Rise       ; CLOCK_50        ;
;  ALUOp_EX[1]                    ; CLOCK_50   ; 7.675 ; 7.675 ; Rise       ; CLOCK_50        ;
; ALUSrc_EX                       ; CLOCK_50   ; 7.079 ; 7.079 ; Rise       ; CLOCK_50        ;
; Branch_EX                       ; CLOCK_50   ; 7.030 ; 7.030 ; Rise       ; CLOCK_50        ;
; Instruction_EX[*]               ; CLOCK_50   ; 6.053 ; 6.053 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[0]              ; CLOCK_50   ; 8.021 ; 8.021 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[1]              ; CLOCK_50   ; 7.699 ; 7.699 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[2]              ; CLOCK_50   ; 7.388 ; 7.388 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[3]              ; CLOCK_50   ; 7.264 ; 7.264 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[4]              ; CLOCK_50   ; 7.407 ; 7.407 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[5]              ; CLOCK_50   ; 7.353 ; 7.353 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[6]              ; CLOCK_50   ; 7.435 ; 7.435 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[7]              ; CLOCK_50   ; 8.211 ; 8.211 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[8]              ; CLOCK_50   ; 7.549 ; 7.549 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[9]              ; CLOCK_50   ; 7.306 ; 7.306 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[10]             ; CLOCK_50   ; 6.971 ; 6.971 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[11]             ; CLOCK_50   ; 7.893 ; 7.893 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[12]             ; CLOCK_50   ; 7.900 ; 7.900 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[13]             ; CLOCK_50   ; 7.180 ; 7.180 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[14]             ; CLOCK_50   ; 6.053 ; 6.053 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[15]             ; CLOCK_50   ; 6.073 ; 6.073 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[16]             ; CLOCK_50   ; 7.363 ; 7.363 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[17]             ; CLOCK_50   ; 7.819 ; 7.819 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[18]             ; CLOCK_50   ; 8.131 ; 8.131 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[19]             ; CLOCK_50   ; 7.384 ; 7.384 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[20]             ; CLOCK_50   ; 7.879 ; 7.879 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[21]             ; CLOCK_50   ; 7.695 ; 7.695 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[22]             ; CLOCK_50   ; 8.143 ; 8.143 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[23]             ; CLOCK_50   ; 7.135 ; 7.135 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[24]             ; CLOCK_50   ; 7.939 ; 7.939 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[25]             ; CLOCK_50   ; 7.034 ; 7.034 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[26]             ; CLOCK_50   ; 7.627 ; 7.627 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[27]             ; CLOCK_50   ; 7.660 ; 7.660 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[28]             ; CLOCK_50   ; 7.381 ; 7.381 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[29]             ; CLOCK_50   ; 7.854 ; 7.854 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[30]             ; CLOCK_50   ; 7.064 ; 7.064 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[31]             ; CLOCK_50   ; 7.408 ; 7.408 ; Rise       ; CLOCK_50        ;
; MemRead_EX                      ; CLOCK_50   ; 7.368 ; 7.368 ; Rise       ; CLOCK_50        ;
; MemWrite_EX                     ; CLOCK_50   ; 7.365 ; 7.365 ; Rise       ; CLOCK_50        ;
; MemtoReg_EX                     ; CLOCK_50   ; 7.655 ; 7.655 ; Rise       ; CLOCK_50        ;
; PC_Plus_4_EX[*]                 ; CLOCK_50   ; 7.279 ; 7.279 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[0]                ; CLOCK_50   ; 7.339 ; 7.339 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[1]                ; CLOCK_50   ; 7.302 ; 7.302 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[2]                ; CLOCK_50   ; 8.090 ; 8.090 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[3]                ; CLOCK_50   ; 7.698 ; 7.698 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[4]                ; CLOCK_50   ; 7.962 ; 7.962 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[5]                ; CLOCK_50   ; 8.008 ; 8.008 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[6]                ; CLOCK_50   ; 7.661 ; 7.661 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[7]                ; CLOCK_50   ; 8.348 ; 8.348 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[8]                ; CLOCK_50   ; 7.830 ; 7.830 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[9]                ; CLOCK_50   ; 7.279 ; 7.279 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[10]               ; CLOCK_50   ; 7.979 ; 7.979 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[11]               ; CLOCK_50   ; 8.062 ; 8.062 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[12]               ; CLOCK_50   ; 9.287 ; 9.287 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[13]               ; CLOCK_50   ; 8.078 ; 8.078 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[14]               ; CLOCK_50   ; 7.581 ; 7.581 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[15]               ; CLOCK_50   ; 8.034 ; 8.034 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[16]               ; CLOCK_50   ; 7.308 ; 7.308 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[17]               ; CLOCK_50   ; 7.508 ; 7.508 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[18]               ; CLOCK_50   ; 8.868 ; 8.868 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[19]               ; CLOCK_50   ; 8.104 ; 8.104 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[20]               ; CLOCK_50   ; 8.157 ; 8.157 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[21]               ; CLOCK_50   ; 7.586 ; 7.586 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[22]               ; CLOCK_50   ; 8.395 ; 8.395 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[23]               ; CLOCK_50   ; 7.283 ; 7.283 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[24]               ; CLOCK_50   ; 8.404 ; 8.404 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[25]               ; CLOCK_50   ; 8.006 ; 8.006 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[26]               ; CLOCK_50   ; 8.642 ; 8.642 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[27]               ; CLOCK_50   ; 8.446 ; 8.446 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[28]               ; CLOCK_50   ; 8.219 ; 8.219 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[29]               ; CLOCK_50   ; 7.626 ; 7.626 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[30]               ; CLOCK_50   ; 8.167 ; 8.167 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[31]               ; CLOCK_50   ; 7.566 ; 7.566 ; Rise       ; CLOCK_50        ;
; Read_Data_1_EX[*]               ; CLOCK_50   ; 6.719 ; 6.719 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[0]              ; CLOCK_50   ; 7.537 ; 7.537 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[1]              ; CLOCK_50   ; 7.374 ; 7.374 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[2]              ; CLOCK_50   ; 7.369 ; 7.369 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[3]              ; CLOCK_50   ; 7.292 ; 7.292 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[4]              ; CLOCK_50   ; 7.800 ; 7.800 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[5]              ; CLOCK_50   ; 7.505 ; 7.505 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[6]              ; CLOCK_50   ; 7.076 ; 7.076 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[7]              ; CLOCK_50   ; 8.732 ; 8.732 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[8]              ; CLOCK_50   ; 7.159 ; 7.159 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[9]              ; CLOCK_50   ; 7.341 ; 7.341 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[10]             ; CLOCK_50   ; 7.401 ; 7.401 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[11]             ; CLOCK_50   ; 6.719 ; 6.719 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[12]             ; CLOCK_50   ; 7.571 ; 7.571 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[13]             ; CLOCK_50   ; 7.697 ; 7.697 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[14]             ; CLOCK_50   ; 7.337 ; 7.337 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[15]             ; CLOCK_50   ; 7.776 ; 7.776 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[16]             ; CLOCK_50   ; 7.452 ; 7.452 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[17]             ; CLOCK_50   ; 7.653 ; 7.653 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[18]             ; CLOCK_50   ; 7.078 ; 7.078 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[19]             ; CLOCK_50   ; 7.869 ; 7.869 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[20]             ; CLOCK_50   ; 7.182 ; 7.182 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[21]             ; CLOCK_50   ; 6.733 ; 6.733 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[22]             ; CLOCK_50   ; 7.651 ; 7.651 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[23]             ; CLOCK_50   ; 7.066 ; 7.066 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[24]             ; CLOCK_50   ; 7.356 ; 7.356 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[25]             ; CLOCK_50   ; 6.744 ; 6.744 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[26]             ; CLOCK_50   ; 7.561 ; 7.561 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[27]             ; CLOCK_50   ; 7.721 ; 7.721 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[28]             ; CLOCK_50   ; 7.356 ; 7.356 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[29]             ; CLOCK_50   ; 6.765 ; 6.765 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[30]             ; CLOCK_50   ; 6.964 ; 6.964 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[31]             ; CLOCK_50   ; 8.952 ; 8.952 ; Rise       ; CLOCK_50        ;
; Read_Data_2_EX[*]               ; CLOCK_50   ; 7.025 ; 7.025 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[0]              ; CLOCK_50   ; 7.393 ; 7.393 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[1]              ; CLOCK_50   ; 7.771 ; 7.771 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[2]              ; CLOCK_50   ; 7.025 ; 7.025 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[3]              ; CLOCK_50   ; 7.352 ; 7.352 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[4]              ; CLOCK_50   ; 7.361 ; 7.361 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[5]              ; CLOCK_50   ; 7.668 ; 7.668 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[6]              ; CLOCK_50   ; 7.255 ; 7.255 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[7]              ; CLOCK_50   ; 7.359 ; 7.359 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[8]              ; CLOCK_50   ; 7.349 ; 7.349 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[9]              ; CLOCK_50   ; 7.710 ; 7.710 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[10]             ; CLOCK_50   ; 7.322 ; 7.322 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[11]             ; CLOCK_50   ; 7.367 ; 7.367 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[12]             ; CLOCK_50   ; 7.044 ; 7.044 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[13]             ; CLOCK_50   ; 7.339 ; 7.339 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[14]             ; CLOCK_50   ; 7.293 ; 7.293 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[15]             ; CLOCK_50   ; 7.111 ; 7.111 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[16]             ; CLOCK_50   ; 7.510 ; 7.510 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[17]             ; CLOCK_50   ; 7.954 ; 7.954 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[18]             ; CLOCK_50   ; 7.406 ; 7.406 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[19]             ; CLOCK_50   ; 7.028 ; 7.028 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[20]             ; CLOCK_50   ; 7.557 ; 7.557 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[21]             ; CLOCK_50   ; 8.260 ; 8.260 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[22]             ; CLOCK_50   ; 7.383 ; 7.383 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[23]             ; CLOCK_50   ; 7.378 ; 7.378 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[24]             ; CLOCK_50   ; 7.061 ; 7.061 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[25]             ; CLOCK_50   ; 7.459 ; 7.459 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[26]             ; CLOCK_50   ; 7.041 ; 7.041 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[27]             ; CLOCK_50   ; 8.155 ; 8.155 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[28]             ; CLOCK_50   ; 7.970 ; 7.970 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[29]             ; CLOCK_50   ; 8.174 ; 8.174 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[30]             ; CLOCK_50   ; 7.745 ; 7.745 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[31]             ; CLOCK_50   ; 7.724 ; 7.724 ; Rise       ; CLOCK_50        ;
; RegDst_EX                       ; CLOCK_50   ; 7.518 ; 7.518 ; Rise       ; CLOCK_50        ;
; RegWrite_EX                     ; CLOCK_50   ; 7.081 ; 7.081 ; Rise       ; CLOCK_50        ;
; Sign_Extend_Instruction_EX[*]   ; CLOCK_50   ; 6.033 ; 6.033 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[0]  ; CLOCK_50   ; 7.809 ; 7.809 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[1]  ; CLOCK_50   ; 7.841 ; 7.841 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[2]  ; CLOCK_50   ; 8.130 ; 8.130 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[3]  ; CLOCK_50   ; 7.686 ; 7.686 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[4]  ; CLOCK_50   ; 7.059 ; 7.059 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[5]  ; CLOCK_50   ; 7.897 ; 7.897 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[6]  ; CLOCK_50   ; 7.142 ; 7.142 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[7]  ; CLOCK_50   ; 7.677 ; 7.677 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[8]  ; CLOCK_50   ; 7.585 ; 7.585 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[9]  ; CLOCK_50   ; 6.991 ; 6.991 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[10] ; CLOCK_50   ; 7.762 ; 7.762 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[11] ; CLOCK_50   ; 8.348 ; 8.348 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[12] ; CLOCK_50   ; 8.078 ; 8.078 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[13] ; CLOCK_50   ; 7.674 ; 7.674 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[14] ; CLOCK_50   ; 6.033 ; 6.033 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[15] ; CLOCK_50   ; 6.258 ; 6.258 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[16] ; CLOCK_50   ; 6.336 ; 6.336 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[17] ; CLOCK_50   ; 6.390 ; 6.390 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[18] ; CLOCK_50   ; 6.371 ; 6.371 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[19] ; CLOCK_50   ; 6.218 ; 6.218 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[20] ; CLOCK_50   ; 6.353 ; 6.353 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[21] ; CLOCK_50   ; 6.370 ; 6.370 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[22] ; CLOCK_50   ; 6.377 ; 6.377 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[23] ; CLOCK_50   ; 6.388 ; 6.388 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[24] ; CLOCK_50   ; 6.061 ; 6.061 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[25] ; CLOCK_50   ; 6.073 ; 6.073 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[26] ; CLOCK_50   ; 6.378 ; 6.378 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[27] ; CLOCK_50   ; 6.384 ; 6.384 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[28] ; CLOCK_50   ; 6.067 ; 6.067 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[29] ; CLOCK_50   ; 6.379 ; 6.379 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[30] ; CLOCK_50   ; 6.407 ; 6.407 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[31] ; CLOCK_50   ; 6.373 ; 6.373 ; Rise       ; CLOCK_50        ;
+---------------------------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                              ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                     ; -2.418 ; -344.455      ;
; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.182 ; -0.212        ;
+--------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                               ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -1.697 ; -11.049       ;
; CLOCK_50                                                     ; -1.398 ; -1.410        ;
+--------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                     ; -1.880 ; -1048.876     ;
; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500  ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.418 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg0 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.410     ; 2.540      ;
; -2.418 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg1 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.410     ; 2.540      ;
; -2.418 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg2 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.410     ; 2.540      ;
; -2.418 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg3 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.410     ; 2.540      ;
; -2.418 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg4 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.410     ; 2.540      ;
; -2.418 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg5 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.410     ; 2.540      ;
; -2.418 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg6 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.410     ; 2.540      ;
; -2.418 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg7 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.410     ; 2.540      ;
; -2.415 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg0 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.410     ; 2.537      ;
; -2.415 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg0 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.410     ; 2.537      ;
; -2.415 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg0 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.410     ; 2.537      ;
; -2.415 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg0 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.410     ; 2.537      ;
; -2.415 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg1 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.410     ; 2.537      ;
; -2.415 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg2 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.410     ; 2.537      ;
; -2.415 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg3 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.410     ; 2.537      ;
; -2.415 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg4 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.410     ; 2.537      ;
; -2.415 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg5 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.410     ; 2.537      ;
; -2.415 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg6 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.410     ; 2.537      ;
; -2.415 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg7 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.410     ; 2.537      ;
; -2.415 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg1 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.410     ; 2.537      ;
; -2.415 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg2 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.410     ; 2.537      ;
; -2.415 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg3 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.410     ; 2.537      ;
; -2.415 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg4 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.410     ; 2.537      ;
; -2.415 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg5 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.410     ; 2.537      ;
; -2.415 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg6 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.410     ; 2.537      ;
; -2.415 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg7 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.410     ; 2.537      ;
; -2.415 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg1 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.410     ; 2.537      ;
; -2.415 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg2 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.410     ; 2.537      ;
; -2.415 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg3 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.410     ; 2.537      ;
; -2.415 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg4 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.410     ; 2.537      ;
; -2.415 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg5 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.410     ; 2.537      ;
; -2.415 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg6 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.410     ; 2.537      ;
; -2.415 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg7 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.410     ; 2.537      ;
; -2.415 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg1 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.410     ; 2.537      ;
; -2.415 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg2 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.410     ; 2.537      ;
; -2.415 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg3 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.410     ; 2.537      ;
; -2.415 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg4 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.410     ; 2.537      ;
; -2.415 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg5 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.410     ; 2.537      ;
; -2.415 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg6 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.410     ; 2.537      ;
; -2.415 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a8~porta_address_reg7 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.410     ; 2.537      ;
; -2.137 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.004     ; 2.632      ;
; -2.137 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.004     ; 2.632      ;
; -2.137 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.004     ; 2.632      ;
; -2.137 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.004     ; 2.632      ;
; -2.137 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.004     ; 2.632      ;
; -2.137 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.004     ; 2.632      ;
; -2.137 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.004     ; 2.632      ;
; -2.137 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.004     ; 2.632      ;
; -2.125 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.002      ; 2.626      ;
; -2.125 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.002      ; 2.626      ;
; -2.125 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.002      ; 2.626      ;
; -2.125 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.002      ; 2.626      ;
; -2.125 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.002      ; 2.626      ;
; -2.125 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.002      ; 2.626      ;
; -2.125 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.002      ; 2.626      ;
; -2.125 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.002      ; 2.626      ;
; -2.123 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[6]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.062     ; 2.593      ;
; -2.123 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[6]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.062     ; 2.593      ;
; -2.123 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[6]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.062     ; 2.593      ;
; -2.123 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[6]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.062     ; 2.593      ;
; -2.123 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[6]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.062     ; 2.593      ;
; -2.123 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[6]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.062     ; 2.593      ;
; -2.123 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[6]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.062     ; 2.593      ;
; -2.123 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[6]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.062     ; 2.593      ;
; -2.121 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.004     ; 2.616      ;
; -2.121 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.004     ; 2.616      ;
; -2.121 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.004     ; 2.616      ;
; -2.121 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.004     ; 2.616      ;
; -2.121 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.004     ; 2.616      ;
; -2.121 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.004     ; 2.616      ;
; -2.121 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.004     ; 2.616      ;
; -2.121 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.004     ; 2.616      ;
; -2.104 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.005     ; 2.598      ;
; -2.104 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.005     ; 2.598      ;
; -2.104 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.005     ; 2.598      ;
; -2.104 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.005     ; 2.598      ;
; -2.104 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.005     ; 2.598      ;
; -2.104 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.005     ; 2.598      ;
; -2.104 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.005     ; 2.598      ;
; -2.104 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.005     ; 2.598      ;
; -2.101 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.004     ; 2.596      ;
; -2.101 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.004     ; 2.596      ;
; -2.101 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.004     ; 2.596      ;
; -2.101 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.004     ; 2.596      ;
; -2.101 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.004     ; 2.596      ;
; -2.101 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.004     ; 2.596      ;
; -2.101 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.004     ; 2.596      ;
; -2.101 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.004     ; 2.596      ;
; -2.100 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.002      ; 2.601      ;
; -2.100 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.002      ; 2.601      ;
; -2.100 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.002      ; 2.601      ;
; -2.100 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.002      ; 2.601      ;
; -2.100 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.002      ; 2.601      ;
; -2.100 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.002      ; 2.601      ;
; -2.100 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.002      ; 2.601      ;
; -2.100 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.002      ; 2.601      ;
; -2.084 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.002     ; 2.581      ;
; -2.084 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.002     ; 2.581      ;
; -2.084 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.002     ; 2.581      ;
; -2.084 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.002     ; 2.581      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26]'                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------+-----------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                           ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+-----------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -0.182 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27] ; ID_Control:ID_Control|MemWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 1.094      ; 1.202      ;
; -0.030 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28] ; ID_Control:ID_Control|ALUSrc_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 1.043      ; 1.218      ;
; -0.003 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28] ; ID_Control:ID_Control|MemWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 1.094      ; 1.023      ;
; 0.094  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27] ; ID_Control:ID_Control|ALUSrc_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 1.043      ; 1.094      ;
; 0.101  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27] ; ID_Control:ID_Control|RegDst_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 1.073      ; 1.078      ;
; 0.102  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27] ; ID_Control:ID_Control|Branch_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 1.074      ; 1.078      ;
; 0.109  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27] ; ID_Control:ID_Control|MemtoReg_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 1.044      ; 1.080      ;
; 0.122  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27] ; ID_Control:ID_Control|MemWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 0.898      ; 1.202      ;
; 0.125  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31] ; ID_Control:ID_Control|MemWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 1.094      ; 0.895      ;
; 0.131  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31] ; ID_Control:ID_Control|ALUSrc_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 1.043      ; 1.057      ;
; 0.135  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_Control:ID_Control|MemWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 1.094      ; 0.885      ;
; 0.230  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27] ; ID_Control:ID_Control|MemRead_ID  ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 1.044      ; 0.957      ;
; 0.252  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_Control:ID_Control|MemRead_ID  ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 1.044      ; 0.935      ;
; 0.274  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28] ; ID_Control:ID_Control|ALUSrc_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 0.847      ; 1.218      ;
; 0.274  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28] ; ID_Control:ID_Control|RegWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 1.093      ; 0.923      ;
; 0.282  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_Control:ID_Control|RegDst_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 1.073      ; 0.897      ;
; 0.283  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_Control:ID_Control|Branch_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 1.074      ; 0.897      ;
; 0.290  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_Control:ID_Control|MemtoReg_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 1.044      ; 0.899      ;
; 0.301  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28] ; ID_Control:ID_Control|MemWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 0.898      ; 1.023      ;
; 0.316  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30] ; ID_Control:ID_Control|ALUSrc_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 1.043      ; 0.872      ;
; 0.356  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31] ; ID_Control:ID_Control|MemRead_ID  ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 1.044      ; 0.831      ;
; 0.359  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30] ; ID_Control:ID_Control|MemWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 1.094      ; 0.661      ;
; 0.390  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28] ; ID_Control:ID_Control|MemRead_ID  ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 1.044      ; 0.797      ;
; 0.398  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27] ; ID_Control:ID_Control|ALUSrc_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 0.847      ; 1.094      ;
; 0.403  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31] ; ID_Control:ID_Control|RegWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 1.093      ; 0.794      ;
; 0.405  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27] ; ID_Control:ID_Control|RegDst_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 0.877      ; 1.078      ;
; 0.406  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27] ; ID_Control:ID_Control|Branch_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 0.878      ; 1.078      ;
; 0.407  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30] ; ID_Control:ID_Control|RegDst_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 1.073      ; 0.772      ;
; 0.408  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30] ; ID_Control:ID_Control|Branch_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 1.074      ; 0.772      ;
; 0.413  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27] ; ID_Control:ID_Control|MemtoReg_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 0.848      ; 1.080      ;
; 0.415  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30] ; ID_Control:ID_Control|MemtoReg_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 1.044      ; 0.774      ;
; 0.427  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31] ; ID_Control:ID_Control|Branch_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 1.074      ; 0.753      ;
; 0.428  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31] ; ID_Control:ID_Control|RegDst_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 1.073      ; 0.751      ;
; 0.429  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31] ; ID_Control:ID_Control|MemWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 0.898      ; 0.895      ;
; 0.435  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31] ; ID_Control:ID_Control|ALUSrc_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 0.847      ; 1.057      ;
; 0.439  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_Control:ID_Control|MemWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 0.898      ; 0.885      ;
; 0.439  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28] ; ID_Control:ID_Control|Branch_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 1.074      ; 0.741      ;
; 0.442  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27] ; ID_Control:ID_Control|RegWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 1.093      ; 0.755      ;
; 0.448  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28] ; ID_Control:ID_Control|RegDst_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 1.073      ; 0.731      ;
; 0.471  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28] ; ID_Control:ID_Control|MemtoReg_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 1.044      ; 0.718      ;
; 0.478  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_Control:ID_Control|ALUSrc_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 1.043      ; 0.710      ;
; 0.481  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30] ; ID_Control:ID_Control|MemRead_ID  ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 1.044      ; 0.706      ;
; 0.534  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27] ; ID_Control:ID_Control|MemRead_ID  ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 0.848      ; 0.957      ;
; 0.537  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30] ; ID_Control:ID_Control|RegWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 1.093      ; 0.660      ;
; 0.556  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_Control:ID_Control|MemRead_ID  ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 0.848      ; 0.935      ;
; 0.578  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28] ; ID_Control:ID_Control|RegWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 0.897      ; 0.923      ;
; 0.586  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_Control:ID_Control|RegDst_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 0.877      ; 0.897      ;
; 0.587  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_Control:ID_Control|Branch_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 0.878      ; 0.897      ;
; 0.594  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_Control:ID_Control|MemtoReg_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 0.848      ; 0.899      ;
; 0.606  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_Control:ID_Control|RegWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 1.093      ; 0.591      ;
; 0.620  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30] ; ID_Control:ID_Control|ALUSrc_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 0.847      ; 0.872      ;
; 0.660  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31] ; ID_Control:ID_Control|MemRead_ID  ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 0.848      ; 0.831      ;
; 0.663  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30] ; ID_Control:ID_Control|MemWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 0.898      ; 0.661      ;
; 0.694  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28] ; ID_Control:ID_Control|MemRead_ID  ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 0.848      ; 0.797      ;
; 0.707  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31] ; ID_Control:ID_Control|RegWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 0.897      ; 0.794      ;
; 0.711  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30] ; ID_Control:ID_Control|RegDst_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 0.877      ; 0.772      ;
; 0.712  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30] ; ID_Control:ID_Control|Branch_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 0.878      ; 0.772      ;
; 0.719  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30] ; ID_Control:ID_Control|MemtoReg_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 0.848      ; 0.774      ;
; 0.731  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31] ; ID_Control:ID_Control|Branch_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 0.878      ; 0.753      ;
; 0.732  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31] ; ID_Control:ID_Control|RegDst_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 0.877      ; 0.751      ;
; 0.743  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28] ; ID_Control:ID_Control|Branch_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 0.878      ; 0.741      ;
; 0.746  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27] ; ID_Control:ID_Control|RegWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 0.897      ; 0.755      ;
; 0.752  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28] ; ID_Control:ID_Control|RegDst_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 0.877      ; 0.731      ;
; 0.775  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28] ; ID_Control:ID_Control|MemtoReg_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 0.848      ; 0.718      ;
; 0.782  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_Control:ID_Control|ALUSrc_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 0.847      ; 0.710      ;
; 0.785  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30] ; ID_Control:ID_Control|MemRead_ID  ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 0.848      ; 0.706      ;
; 0.841  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30] ; ID_Control:ID_Control|RegWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 0.897      ; 0.660      ;
; 0.910  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_Control:ID_Control|RegWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 0.897      ; 0.591      ;
; 1.230  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|ALUSrc_ID   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 2.168      ; 1.224      ;
; 1.426  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|ALUSrc_ID   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 2.364      ; 1.224      ;
; 1.427  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|MemWrite_ID ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 2.219      ; 0.859      ;
; 1.483  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|MemRead_ID  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 2.169      ; 0.970      ;
; 1.541  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|RegWrite_ID ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 2.218      ; 0.922      ;
; 1.554  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|RegDst_ID   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 2.198      ; 0.891      ;
; 1.555  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|Branch_ID   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 2.199      ; 0.891      ;
; 1.562  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|MemtoReg_ID ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 2.169      ; 0.893      ;
; 1.623  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|MemWrite_ID ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 2.415      ; 0.859      ;
; 1.679  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|MemRead_ID  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 2.365      ; 0.970      ;
; 1.730  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|ALUSrc_ID   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 2.168      ; 1.224      ;
; 1.737  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|RegWrite_ID ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 2.414      ; 0.922      ;
; 1.750  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|RegDst_ID   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 2.394      ; 0.891      ;
; 1.751  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|Branch_ID   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 2.395      ; 0.891      ;
; 1.758  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|MemtoReg_ID ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.500        ; 2.365      ; 0.893      ;
; 1.926  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|ALUSrc_ID   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 2.364      ; 1.224      ;
; 1.927  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|MemWrite_ID ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 2.219      ; 0.859      ;
; 1.983  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|MemRead_ID  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 2.169      ; 0.970      ;
; 2.041  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|RegWrite_ID ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 2.218      ; 0.922      ;
; 2.054  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|RegDst_ID   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 2.198      ; 0.891      ;
; 2.055  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|Branch_ID   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 2.199      ; 0.891      ;
; 2.062  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|MemtoReg_ID ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 2.169      ; 0.893      ;
; 2.123  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|MemWrite_ID ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 2.415      ; 0.859      ;
; 2.179  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|MemRead_ID  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 2.365      ; 0.970      ;
; 2.237  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|RegWrite_ID ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 2.414      ; 0.922      ;
; 2.250  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|RegDst_ID   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 2.394      ; 0.891      ;
; 2.251  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|Branch_ID   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 2.395      ; 0.891      ;
; 2.258  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|MemtoReg_ID ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 1.000        ; 2.365      ; 0.893      ;
+--------+--------------------------------------------------------------+-----------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26]'                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------+-----------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                           ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+-----------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -1.697 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|MemWrite_ID ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 2.415      ; 0.859      ;
; -1.645 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|Branch_ID   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 2.395      ; 0.891      ;
; -1.644 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|RegDst_ID   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 2.394      ; 0.891      ;
; -1.633 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|RegWrite_ID ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 2.414      ; 0.922      ;
; -1.613 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|MemtoReg_ID ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 2.365      ; 0.893      ;
; -1.536 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|MemRead_ID  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 2.365      ; 0.970      ;
; -1.501 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|MemWrite_ID ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 2.219      ; 0.859      ;
; -1.449 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|Branch_ID   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 2.199      ; 0.891      ;
; -1.448 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|RegDst_ID   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 2.198      ; 0.891      ;
; -1.437 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|RegWrite_ID ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 2.218      ; 0.922      ;
; -1.417 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|MemtoReg_ID ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 2.169      ; 0.893      ;
; -1.340 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|MemRead_ID  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 2.169      ; 0.970      ;
; -1.281 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|ALUSrc_ID   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 2.364      ; 1.224      ;
; -1.197 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|MemWrite_ID ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 2.415      ; 0.859      ;
; -1.145 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|Branch_ID   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 2.395      ; 0.891      ;
; -1.144 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|RegDst_ID   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 2.394      ; 0.891      ;
; -1.133 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|RegWrite_ID ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 2.414      ; 0.922      ;
; -1.113 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|MemtoReg_ID ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 2.365      ; 0.893      ;
; -1.085 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|ALUSrc_ID   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 2.168      ; 1.224      ;
; -1.036 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|MemRead_ID  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 2.365      ; 0.970      ;
; -1.001 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|MemWrite_ID ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 2.219      ; 0.859      ;
; -0.949 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|Branch_ID   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 2.199      ; 0.891      ;
; -0.948 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|RegDst_ID   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 2.198      ; 0.891      ;
; -0.937 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|RegWrite_ID ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 2.218      ; 0.922      ;
; -0.917 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|MemtoReg_ID ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 2.169      ; 0.893      ;
; -0.840 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|MemRead_ID  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 2.169      ; 0.970      ;
; -0.781 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|ALUSrc_ID   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 2.364      ; 1.224      ;
; -0.585 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_Control:ID_Control|ALUSrc_ID   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 2.168      ; 1.224      ;
; -0.306 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_Control:ID_Control|RegWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 0.897      ; 0.591      ;
; -0.237 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30] ; ID_Control:ID_Control|MemWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 0.898      ; 0.661      ;
; -0.237 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30] ; ID_Control:ID_Control|RegWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 0.897      ; 0.660      ;
; -0.146 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28] ; ID_Control:ID_Control|RegDst_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 0.877      ; 0.731      ;
; -0.142 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30] ; ID_Control:ID_Control|MemRead_ID  ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 0.848      ; 0.706      ;
; -0.142 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27] ; ID_Control:ID_Control|RegWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 0.897      ; 0.755      ;
; -0.137 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28] ; ID_Control:ID_Control|Branch_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 0.878      ; 0.741      ;
; -0.137 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_Control:ID_Control|ALUSrc_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 0.847      ; 0.710      ;
; -0.130 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28] ; ID_Control:ID_Control|MemtoReg_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 0.848      ; 0.718      ;
; -0.126 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31] ; ID_Control:ID_Control|RegDst_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 0.877      ; 0.751      ;
; -0.125 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31] ; ID_Control:ID_Control|Branch_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 0.878      ; 0.753      ;
; -0.106 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30] ; ID_Control:ID_Control|Branch_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 0.878      ; 0.772      ;
; -0.105 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30] ; ID_Control:ID_Control|RegDst_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 0.877      ; 0.772      ;
; -0.103 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31] ; ID_Control:ID_Control|RegWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 0.897      ; 0.794      ;
; -0.074 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30] ; ID_Control:ID_Control|MemtoReg_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 0.848      ; 0.774      ;
; -0.051 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28] ; ID_Control:ID_Control|MemRead_ID  ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 0.848      ; 0.797      ;
; -0.017 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31] ; ID_Control:ID_Control|MemRead_ID  ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 0.848      ; 0.831      ;
; -0.013 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_Control:ID_Control|MemWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 0.898      ; 0.885      ;
; -0.003 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31] ; ID_Control:ID_Control|MemWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 0.898      ; 0.895      ;
; -0.002 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_Control:ID_Control|RegWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 1.093      ; 0.591      ;
; 0.019  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_Control:ID_Control|Branch_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 0.878      ; 0.897      ;
; 0.020  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_Control:ID_Control|RegDst_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 0.877      ; 0.897      ;
; 0.025  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30] ; ID_Control:ID_Control|ALUSrc_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 0.847      ; 0.872      ;
; 0.026  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28] ; ID_Control:ID_Control|RegWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 0.897      ; 0.923      ;
; 0.051  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_Control:ID_Control|MemtoReg_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 0.848      ; 0.899      ;
; 0.067  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30] ; ID_Control:ID_Control|MemWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 1.094      ; 0.661      ;
; 0.067  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30] ; ID_Control:ID_Control|RegWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 1.093      ; 0.660      ;
; 0.087  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_Control:ID_Control|MemRead_ID  ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 0.848      ; 0.935      ;
; 0.109  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27] ; ID_Control:ID_Control|MemRead_ID  ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 0.848      ; 0.957      ;
; 0.125  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28] ; ID_Control:ID_Control|MemWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 0.898      ; 1.023      ;
; 0.158  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28] ; ID_Control:ID_Control|RegDst_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 1.073      ; 0.731      ;
; 0.162  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30] ; ID_Control:ID_Control|MemRead_ID  ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 1.044      ; 0.706      ;
; 0.162  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27] ; ID_Control:ID_Control|RegWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 1.093      ; 0.755      ;
; 0.167  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28] ; ID_Control:ID_Control|Branch_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 1.074      ; 0.741      ;
; 0.167  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_Control:ID_Control|ALUSrc_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 1.043      ; 0.710      ;
; 0.174  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28] ; ID_Control:ID_Control|MemtoReg_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 1.044      ; 0.718      ;
; 0.178  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31] ; ID_Control:ID_Control|RegDst_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 1.073      ; 0.751      ;
; 0.179  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31] ; ID_Control:ID_Control|Branch_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 1.074      ; 0.753      ;
; 0.198  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30] ; ID_Control:ID_Control|Branch_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 1.074      ; 0.772      ;
; 0.199  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30] ; ID_Control:ID_Control|RegDst_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 1.073      ; 0.772      ;
; 0.200  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27] ; ID_Control:ID_Control|Branch_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 0.878      ; 1.078      ;
; 0.201  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27] ; ID_Control:ID_Control|RegDst_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 0.877      ; 1.078      ;
; 0.201  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31] ; ID_Control:ID_Control|RegWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 1.093      ; 0.794      ;
; 0.210  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31] ; ID_Control:ID_Control|ALUSrc_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 0.847      ; 1.057      ;
; 0.230  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30] ; ID_Control:ID_Control|MemtoReg_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 1.044      ; 0.774      ;
; 0.232  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27] ; ID_Control:ID_Control|MemtoReg_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 0.848      ; 1.080      ;
; 0.247  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27] ; ID_Control:ID_Control|ALUSrc_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 0.847      ; 1.094      ;
; 0.253  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28] ; ID_Control:ID_Control|MemRead_ID  ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 1.044      ; 0.797      ;
; 0.287  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31] ; ID_Control:ID_Control|MemRead_ID  ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 1.044      ; 0.831      ;
; 0.291  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_Control:ID_Control|MemWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 1.094      ; 0.885      ;
; 0.301  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31] ; ID_Control:ID_Control|MemWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 1.094      ; 0.895      ;
; 0.304  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27] ; ID_Control:ID_Control|MemWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 0.898      ; 1.202      ;
; 0.323  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_Control:ID_Control|Branch_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 1.074      ; 0.897      ;
; 0.324  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_Control:ID_Control|RegDst_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 1.073      ; 0.897      ;
; 0.329  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30] ; ID_Control:ID_Control|ALUSrc_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 1.043      ; 0.872      ;
; 0.330  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28] ; ID_Control:ID_Control|RegWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 1.093      ; 0.923      ;
; 0.355  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_Control:ID_Control|MemtoReg_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 1.044      ; 0.899      ;
; 0.371  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28] ; ID_Control:ID_Control|ALUSrc_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 0.000        ; 0.847      ; 1.218      ;
; 0.391  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_Control:ID_Control|MemRead_ID  ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 1.044      ; 0.935      ;
; 0.413  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27] ; ID_Control:ID_Control|MemRead_ID  ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 1.044      ; 0.957      ;
; 0.429  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28] ; ID_Control:ID_Control|MemWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 1.094      ; 1.023      ;
; 0.504  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27] ; ID_Control:ID_Control|Branch_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 1.074      ; 1.078      ;
; 0.505  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27] ; ID_Control:ID_Control|RegDst_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 1.073      ; 1.078      ;
; 0.514  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31] ; ID_Control:ID_Control|ALUSrc_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 1.043      ; 1.057      ;
; 0.536  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27] ; ID_Control:ID_Control|MemtoReg_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 1.044      ; 1.080      ;
; 0.551  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27] ; ID_Control:ID_Control|ALUSrc_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 1.043      ; 1.094      ;
; 0.608  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27] ; ID_Control:ID_Control|MemWrite_ID ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 1.094      ; 1.202      ;
; 0.675  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28] ; ID_Control:ID_Control|ALUSrc_ID   ; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -0.500       ; 1.043      ; 1.218      ;
+--------+--------------------------------------------------------------+-----------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                                  ; Launch Clock                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.398 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[26]             ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; CLOCK_50    ; 0.000        ; 1.667      ; 0.562      ;
; -0.898 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[26]             ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; CLOCK_50    ; -0.500       ; 1.667      ; 0.562      ;
; -0.012 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[28]             ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.485      ;
; 0.062  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[30]             ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.559      ;
; 0.109  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[29]             ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.606      ;
; 0.163  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[27]             ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.660      ;
; 0.167  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[31]             ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.664      ;
; 0.239  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[1]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[1]                ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.240  ; IF_PC_Reg:IF_PC_Reg|PC_IF[0]                                 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]                ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[12] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[12]             ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.241  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[25]             ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.243  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[12] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[12] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.247  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[11] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[11] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.399      ;
; 0.247  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[11] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[11]             ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.399      ;
; 0.292  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[20] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[5]              ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.444      ;
; 0.308  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[24]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[24]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.461      ;
; 0.316  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[7]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[7]                ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.469      ;
; 0.317  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[0]                ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.470      ;
; 0.318  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[24] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[24]             ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.470      ;
; 0.319  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[16] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[16]             ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.470      ;
; 0.320  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[5]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[5]                ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.473      ;
; 0.320  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[30]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[30]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.473      ;
; 0.320  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[31]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[31]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.473      ;
; 0.321  ; IF_PC_Reg:IF_PC_Reg|PC_IF[31]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[31]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.474      ;
; 0.321  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[17] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[17]             ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.472      ;
; 0.322  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[11]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[11]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.475      ;
; 0.322  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[7]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[7]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.474      ;
; 0.323  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[4]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[4]                ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.476      ;
; 0.323  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[27]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[27]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.475      ;
; 0.324  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[9]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[9]                ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.477      ;
; 0.324  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[12]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[12]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.477      ;
; 0.324  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[18]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[18]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.477      ;
; 0.324  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[7]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[7]              ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.476      ;
; 0.325  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[2]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[2]                ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.478      ;
; 0.325  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[21] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[21]             ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.477      ;
; 0.326  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[3]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]                ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.479      ;
; 0.326  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[6]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[6]                ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.479      ;
; 0.326  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[22]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[22]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.479      ;
; 0.326  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[6]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[6]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.478      ;
; 0.326  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[13] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[13] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.478      ;
; 0.326  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[6]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[6]              ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.478      ;
; 0.328  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[22] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[22]             ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.480      ;
; 0.329  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[2]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[2]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.480      ;
; 0.329  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[2]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[2]              ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.480      ;
; 0.332  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[20] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[20]             ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.484      ;
; 0.361  ; IF_PC_Reg:IF_PC_Reg|PC_IF[13]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[13]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.391  ; ID_Control:ID_Control|ALUSrc_ID                              ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUSrc_EX                      ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; CLOCK_50    ; 0.000        ; -0.501     ; 0.042      ;
; 0.392  ; ID_Control:ID_Control|MemRead_ID                             ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|MemRead_EX                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; CLOCK_50    ; 0.000        ; -0.502     ; 0.042      ;
; 0.405  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[19]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[19]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.558      ;
; 0.407  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[17]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[17]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.560      ;
; 0.408  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[3]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[3]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.559      ;
; 0.409  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[3]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[3]              ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.560      ;
; 0.413  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[18] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[18]             ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.564      ;
; 0.415  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[13]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[13]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.004      ; 0.571      ;
; 0.415  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[19] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[19]             ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.566      ;
; 0.416  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[4]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[4]              ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.567      ;
; 0.417  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[4]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[4]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.568      ;
; 0.418  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[28]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[28]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.571      ;
; 0.421  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[14]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[14]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.004      ; 0.577      ;
; 0.422  ; ID_Control:ID_Control|RegDst_ID                              ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|RegDst_EX                      ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; CLOCK_50    ; 0.000        ; -0.532     ; 0.042      ;
; 0.423  ; ID_Control:ID_Control|Branch_ID                              ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[0]                    ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; CLOCK_50    ; 0.000        ; -0.533     ; 0.042      ;
; 0.424  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[5]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[5]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.574      ;
; 0.424  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[5]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[5]              ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.574      ;
; 0.425  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[29]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[29]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.004      ; 0.581      ;
; 0.425  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[0]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[0]              ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.575      ;
; 0.426  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[0]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[0]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.576      ;
; 0.427  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[1]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[1]              ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.577      ;
; 0.429  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[1]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[1]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.579      ;
; 0.430  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[25]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[25]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.583      ;
; 0.432  ; IF_PC_Reg:IF_PC_Reg|PC_IF[23]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[23]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.583      ;
; 0.433  ; IF_PC_Reg:IF_PC_Reg|PC_IF[14]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[14]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.583      ;
; 0.435  ; IF_PC_Reg:IF_PC_Reg|PC_IF[15]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[15]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.588      ;
; 0.435  ; IF_PC_Reg:IF_PC_Reg|PC_IF[18]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[18]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.588      ;
; 0.435  ; IF_PC_Reg:IF_PC_Reg|PC_IF[20]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[20]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.588      ;
; 0.435  ; IF_PC_Reg:IF_PC_Reg|PC_IF[30]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[30]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.588      ;
; 0.436  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[26]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[26]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.589      ;
; 0.436  ; IF_PC_Reg:IF_PC_Reg|PC_IF[29]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[29]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.589      ;
; 0.437  ; IF_PC_Reg:IF_PC_Reg|PC_IF[16]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[16]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.590      ;
; 0.438  ; IF_PC_Reg:IF_PC_Reg|PC_IF[26]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[26]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.591      ;
; 0.438  ; IF_PC_Reg:IF_PC_Reg|PC_IF[27]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[27]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.591      ;
; 0.439  ; IF_PC_Reg:IF_PC_Reg|PC_IF[17]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[17]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.592      ;
; 0.439  ; IF_PC_Reg:IF_PC_Reg|PC_IF[24]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[24]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.592      ;
; 0.440  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[8]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[8]                ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.004      ; 0.596      ;
; 0.441  ; ID_Control:ID_Control|RegWrite_ID                            ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|RegWrite_EX                    ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; CLOCK_50    ; 0.000        ; -0.551     ; 0.042      ;
; 0.442  ; ID_Control:ID_Control|MemWrite_ID                            ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|MemWrite_EX                    ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; CLOCK_50    ; 0.000        ; -0.552     ; 0.042      ;
; 0.442  ; IF_PC_Reg:IF_PC_Reg|PC_IF[8]                                 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[8]                ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.595      ;
; 0.442  ; IF_PC_Reg:IF_PC_Reg|PC_IF[25]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[25]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.593      ;
; 0.443  ; IF_PC_Reg:IF_PC_Reg|PC_IF[19]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[19]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.596      ;
; 0.443  ; IF_PC_Reg:IF_PC_Reg|PC_IF[21]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[21]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.594      ;
; 0.446  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[23] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[23]             ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; -0.004     ; 0.594      ;
; 0.448  ; IF_PC_Reg:IF_PC_Reg|PC_IF[22]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[22]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.601      ;
; 0.448  ; IF_PC_Reg:IF_PC_Reg|PC_IF[28]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[28]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.599      ;
; 0.481  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[9]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[9]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; -0.010     ; 0.623      ;
; 0.481  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[9]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[9]              ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; -0.010     ; 0.623      ;
; 0.486  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[10] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[10] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; -0.010     ; 0.628      ;
; 0.486  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[10] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[10]             ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; -0.010     ; 0.628      ;
; 0.494  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[20]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[20]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.645      ;
; 0.496  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[23]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[23]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.649      ;
; 0.497  ; IF_PC_Reg:IF_PC_Reg|PC_IF[12]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[13]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.649      ;
; 0.499  ; IF_PC_Reg:IF_PC_Reg|PC_IF[13]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[14]               ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.651      ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg12  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg12  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg13  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg13  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg14  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg14  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg15  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg15  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg16  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg16  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg17  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg17  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a10~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a10~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a11~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a11~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a12~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a12~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a13~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a13~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a14~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a14~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a15~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a15~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a16~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a16~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a17~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a17~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg5 ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26]'                                                                                        ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                         ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control:ID_Control|ALUSrc_ID                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control:ID_Control|ALUSrc_ID                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control:ID_Control|ALUSrc_ID                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control:ID_Control|ALUSrc_ID                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control:ID_Control|Branch_ID                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control:ID_Control|Branch_ID                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control:ID_Control|Branch_ID                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control:ID_Control|Branch_ID                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control:ID_Control|MemRead_ID               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control:ID_Control|MemRead_ID               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control:ID_Control|MemRead_ID               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control:ID_Control|MemRead_ID               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control:ID_Control|MemWrite_ID              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control:ID_Control|MemWrite_ID              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control:ID_Control|MemWrite_ID              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control:ID_Control|MemWrite_ID              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control:ID_Control|MemtoReg_ID              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control:ID_Control|MemtoReg_ID              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control:ID_Control|MemtoReg_ID              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control:ID_Control|MemtoReg_ID              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control:ID_Control|RegDst_ID                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control:ID_Control|RegDst_ID                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control:ID_Control|RegDst_ID                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control:ID_Control|RegDst_ID                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control:ID_Control|RegWrite_ID              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control:ID_Control|RegWrite_ID              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control:ID_Control|RegWrite_ID              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control:ID_Control|RegWrite_ID              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control|ALUSrc_ID|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control|ALUSrc_ID|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control|ALUSrc_ID|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control|ALUSrc_ID|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control|Branch_ID|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control|Branch_ID|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control|Branch_ID|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control|Branch_ID|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control|Decoder0~2|combout                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control|Decoder0~2|combout                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control|Decoder0~2|dataa                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control|Decoder0~2|dataa                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control|MemRead_ID|datad                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control|MemRead_ID|datad                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control|MemRead_ID|datad                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control|MemRead_ID|datad                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control|MemWrite_ID|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control|MemWrite_ID|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control|MemWrite_ID|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control|MemWrite_ID|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control|MemtoReg_ID|datad                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control|MemtoReg_ID|datad                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control|MemtoReg_ID|datad                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control|MemtoReg_ID|datad                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control|RegDst_ID|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control|RegDst_ID|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control|RegDst_ID|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control|RegDst_ID|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control|RegWrite_ID|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control|RegWrite_ID|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control|RegWrite_ID|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control|RegWrite_ID|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control|WideOr0~0|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control|WideOr0~0|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control|WideOr0~0|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control|WideOr0~0|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control|WideOr0~1clkctrl|inclk[0]           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control|WideOr0~1clkctrl|inclk[0]           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control|WideOr0~1clkctrl|inclk[0]           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control|WideOr0~1clkctrl|inclk[0]           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control|WideOr0~1clkctrl|outclk             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control|WideOr0~1clkctrl|outclk             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control|WideOr0~1clkctrl|outclk             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control|WideOr0~1clkctrl|outclk             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control|WideOr0~1|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control|WideOr0~1|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control|WideOr0~1|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Fall       ; ID_Control|WideOr0~1|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control|WideOr0~1|dataa                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control|WideOr0~1|dataa                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control|WideOr0~1|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; ID_Control|WideOr0~1|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; IF_ID_Pipeline_Stage|Instruction_ID[26]|regout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; Rise       ; IF_ID_Pipeline_Stage|Instruction_ID[26]|regout ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Setup Times                                                                       ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Branch_Dest_MEM[*]    ; CLOCK_50   ; 2.819 ; 2.819 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[0]   ; CLOCK_50   ; 2.330 ; 2.330 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[1]   ; CLOCK_50   ; 2.301 ; 2.301 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[2]   ; CLOCK_50   ; 2.228 ; 2.228 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[3]   ; CLOCK_50   ; 2.458 ; 2.458 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[4]   ; CLOCK_50   ; 2.602 ; 2.602 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[5]   ; CLOCK_50   ; 2.304 ; 2.304 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[6]   ; CLOCK_50   ; 2.640 ; 2.640 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[7]   ; CLOCK_50   ; 2.783 ; 2.783 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[8]   ; CLOCK_50   ; 2.140 ; 2.140 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[9]   ; CLOCK_50   ; 2.819 ; 2.819 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[10]  ; CLOCK_50   ; 2.265 ; 2.265 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[11]  ; CLOCK_50   ; 2.649 ; 2.649 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[12]  ; CLOCK_50   ; 2.314 ; 2.314 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[13]  ; CLOCK_50   ; 2.691 ; 2.691 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[14]  ; CLOCK_50   ; 2.138 ; 2.138 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[15]  ; CLOCK_50   ; 2.035 ; 2.035 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[16]  ; CLOCK_50   ; 2.244 ; 2.244 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[17]  ; CLOCK_50   ; 2.370 ; 2.370 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[18]  ; CLOCK_50   ; 2.057 ; 2.057 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[19]  ; CLOCK_50   ; 2.263 ; 2.263 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[20]  ; CLOCK_50   ; 2.196 ; 2.196 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[21]  ; CLOCK_50   ; 2.468 ; 2.468 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[22]  ; CLOCK_50   ; 2.124 ; 2.124 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[23]  ; CLOCK_50   ; 2.456 ; 2.456 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[24]  ; CLOCK_50   ; 2.216 ; 2.216 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[25]  ; CLOCK_50   ; 2.178 ; 2.178 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[26]  ; CLOCK_50   ; 2.146 ; 2.146 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[27]  ; CLOCK_50   ; 2.365 ; 2.365 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[28]  ; CLOCK_50   ; 2.497 ; 2.497 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[29]  ; CLOCK_50   ; 2.236 ; 2.236 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[30]  ; CLOCK_50   ; 2.436 ; 2.436 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[31]  ; CLOCK_50   ; 2.132 ; 2.132 ; Rise       ; CLOCK_50        ;
; PCSrc_MEM             ; CLOCK_50   ; 2.523 ; 2.523 ; Rise       ; CLOCK_50        ;
; RegWrite_WB           ; CLOCK_50   ; 0.709 ; 0.709 ; Fall       ; CLOCK_50        ;
; Write_Data_WB[*]      ; CLOCK_50   ; 2.454 ; 2.454 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[0]     ; CLOCK_50   ; 2.054 ; 2.054 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[1]     ; CLOCK_50   ; 2.147 ; 2.147 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[2]     ; CLOCK_50   ; 1.996 ; 1.996 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[3]     ; CLOCK_50   ; 2.249 ; 2.249 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[4]     ; CLOCK_50   ; 2.152 ; 2.152 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[5]     ; CLOCK_50   ; 2.454 ; 2.454 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[6]     ; CLOCK_50   ; 2.122 ; 2.122 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[7]     ; CLOCK_50   ; 2.161 ; 2.161 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[8]     ; CLOCK_50   ; 2.063 ; 2.063 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[9]     ; CLOCK_50   ; 2.116 ; 2.116 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[10]    ; CLOCK_50   ; 2.032 ; 2.032 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[11]    ; CLOCK_50   ; 2.184 ; 2.184 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[12]    ; CLOCK_50   ; 2.281 ; 2.281 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[13]    ; CLOCK_50   ; 2.046 ; 2.046 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[14]    ; CLOCK_50   ; 1.941 ; 1.941 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[15]    ; CLOCK_50   ; 1.966 ; 1.966 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[16]    ; CLOCK_50   ; 2.192 ; 2.192 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[17]    ; CLOCK_50   ; 2.147 ; 2.147 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[18]    ; CLOCK_50   ; 1.986 ; 1.986 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[19]    ; CLOCK_50   ; 2.142 ; 2.142 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[20]    ; CLOCK_50   ; 2.374 ; 2.374 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[21]    ; CLOCK_50   ; 2.440 ; 2.440 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[22]    ; CLOCK_50   ; 2.123 ; 2.123 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[23]    ; CLOCK_50   ; 2.171 ; 2.171 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[24]    ; CLOCK_50   ; 2.115 ; 2.115 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[25]    ; CLOCK_50   ; 2.139 ; 2.139 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[26]    ; CLOCK_50   ; 2.297 ; 2.297 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[27]    ; CLOCK_50   ; 1.888 ; 1.888 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[28]    ; CLOCK_50   ; 2.039 ; 2.039 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[29]    ; CLOCK_50   ; 2.366 ; 2.366 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[30]    ; CLOCK_50   ; 2.295 ; 2.295 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[31]    ; CLOCK_50   ; 2.006 ; 2.006 ; Fall       ; CLOCK_50        ;
; Write_Register_WB[*]  ; CLOCK_50   ; 3.332 ; 3.332 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[0] ; CLOCK_50   ; 3.127 ; 3.127 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[1] ; CLOCK_50   ; 3.057 ; 3.057 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[2] ; CLOCK_50   ; 3.306 ; 3.306 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[3] ; CLOCK_50   ; 3.332 ; 3.332 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[4] ; CLOCK_50   ; 0.931 ; 0.931 ; Fall       ; CLOCK_50        ;
+-----------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Hold Times                                                                          ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Branch_Dest_MEM[*]    ; CLOCK_50   ; -1.915 ; -1.915 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[0]   ; CLOCK_50   ; -2.210 ; -2.210 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[1]   ; CLOCK_50   ; -2.181 ; -2.181 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[2]   ; CLOCK_50   ; -2.108 ; -2.108 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[3]   ; CLOCK_50   ; -2.338 ; -2.338 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[4]   ; CLOCK_50   ; -2.482 ; -2.482 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[5]   ; CLOCK_50   ; -2.184 ; -2.184 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[6]   ; CLOCK_50   ; -2.520 ; -2.520 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[7]   ; CLOCK_50   ; -2.663 ; -2.663 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[8]   ; CLOCK_50   ; -2.020 ; -2.020 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[9]   ; CLOCK_50   ; -2.699 ; -2.699 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[10]  ; CLOCK_50   ; -2.145 ; -2.145 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[11]  ; CLOCK_50   ; -2.529 ; -2.529 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[12]  ; CLOCK_50   ; -2.194 ; -2.194 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[13]  ; CLOCK_50   ; -2.571 ; -2.571 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[14]  ; CLOCK_50   ; -2.018 ; -2.018 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[15]  ; CLOCK_50   ; -1.915 ; -1.915 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[16]  ; CLOCK_50   ; -2.124 ; -2.124 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[17]  ; CLOCK_50   ; -2.250 ; -2.250 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[18]  ; CLOCK_50   ; -1.937 ; -1.937 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[19]  ; CLOCK_50   ; -2.143 ; -2.143 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[20]  ; CLOCK_50   ; -2.076 ; -2.076 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[21]  ; CLOCK_50   ; -2.348 ; -2.348 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[22]  ; CLOCK_50   ; -2.004 ; -2.004 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[23]  ; CLOCK_50   ; -2.336 ; -2.336 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[24]  ; CLOCK_50   ; -2.096 ; -2.096 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[25]  ; CLOCK_50   ; -2.058 ; -2.058 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[26]  ; CLOCK_50   ; -2.026 ; -2.026 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[27]  ; CLOCK_50   ; -2.245 ; -2.245 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[28]  ; CLOCK_50   ; -2.377 ; -2.377 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[29]  ; CLOCK_50   ; -2.116 ; -2.116 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[30]  ; CLOCK_50   ; -2.316 ; -2.316 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[31]  ; CLOCK_50   ; -2.012 ; -2.012 ; Rise       ; CLOCK_50        ;
; PCSrc_MEM             ; CLOCK_50   ; -1.883 ; -1.883 ; Rise       ; CLOCK_50        ;
; RegWrite_WB           ; CLOCK_50   ; -0.180 ; -0.180 ; Fall       ; CLOCK_50        ;
; Write_Data_WB[*]      ; CLOCK_50   ; -1.729 ; -1.729 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[0]     ; CLOCK_50   ; -1.781 ; -1.781 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[1]     ; CLOCK_50   ; -1.997 ; -1.997 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[2]     ; CLOCK_50   ; -1.851 ; -1.851 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[3]     ; CLOCK_50   ; -2.007 ; -2.007 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[4]     ; CLOCK_50   ; -1.897 ; -1.897 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[5]     ; CLOCK_50   ; -2.186 ; -2.186 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[6]     ; CLOCK_50   ; -1.969 ; -1.969 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[7]     ; CLOCK_50   ; -1.919 ; -1.919 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[8]     ; CLOCK_50   ; -1.806 ; -1.806 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[9]     ; CLOCK_50   ; -1.965 ; -1.965 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[10]    ; CLOCK_50   ; -1.879 ; -1.879 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[11]    ; CLOCK_50   ; -2.041 ; -2.041 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[12]    ; CLOCK_50   ; -2.020 ; -2.020 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[13]    ; CLOCK_50   ; -1.782 ; -1.782 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[14]    ; CLOCK_50   ; -1.792 ; -1.792 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[15]    ; CLOCK_50   ; -1.789 ; -1.789 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[16]    ; CLOCK_50   ; -2.051 ; -2.051 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[17]    ; CLOCK_50   ; -1.995 ; -1.995 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[18]    ; CLOCK_50   ; -1.832 ; -1.832 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[19]    ; CLOCK_50   ; -1.979 ; -1.979 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[20]    ; CLOCK_50   ; -2.077 ; -2.077 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[21]    ; CLOCK_50   ; -2.163 ; -2.163 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[22]    ; CLOCK_50   ; -1.850 ; -1.850 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[23]    ; CLOCK_50   ; -1.882 ; -1.882 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[24]    ; CLOCK_50   ; -1.873 ; -1.873 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[25]    ; CLOCK_50   ; -1.964 ; -1.964 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[26]    ; CLOCK_50   ; -2.028 ; -2.028 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[27]    ; CLOCK_50   ; -1.732 ; -1.732 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[28]    ; CLOCK_50   ; -1.882 ; -1.882 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[29]    ; CLOCK_50   ; -2.093 ; -2.093 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[30]    ; CLOCK_50   ; -2.022 ; -2.022 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[31]    ; CLOCK_50   ; -1.729 ; -1.729 ; Fall       ; CLOCK_50        ;
; Write_Register_WB[*]  ; CLOCK_50   ; 0.070  ; 0.070  ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[0] ; CLOCK_50   ; -1.802 ; -1.802 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[1] ; CLOCK_50   ; -1.805 ; -1.805 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[2] ; CLOCK_50   ; -1.775 ; -1.775 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[3] ; CLOCK_50   ; -1.810 ; -1.810 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[4] ; CLOCK_50   ; 0.070  ; 0.070  ; Fall       ; CLOCK_50        ;
+-----------------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+---------------------------------+------------+-------+-------+------------+-----------------+
; Data Port                       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------------------+------------+-------+-------+------------+-----------------+
; ALUOp_EX[*]                     ; CLOCK_50   ; 4.293 ; 4.293 ; Rise       ; CLOCK_50        ;
;  ALUOp_EX[0]                    ; CLOCK_50   ; 4.064 ; 4.064 ; Rise       ; CLOCK_50        ;
;  ALUOp_EX[1]                    ; CLOCK_50   ; 4.293 ; 4.293 ; Rise       ; CLOCK_50        ;
; ALUSrc_EX                       ; CLOCK_50   ; 3.939 ; 3.939 ; Rise       ; CLOCK_50        ;
; Branch_EX                       ; CLOCK_50   ; 3.896 ; 3.896 ; Rise       ; CLOCK_50        ;
; Instruction_EX[*]               ; CLOCK_50   ; 4.545 ; 4.545 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[0]              ; CLOCK_50   ; 4.453 ; 4.453 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[1]              ; CLOCK_50   ; 4.292 ; 4.292 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[2]              ; CLOCK_50   ; 4.177 ; 4.177 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[3]              ; CLOCK_50   ; 4.035 ; 4.035 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[4]              ; CLOCK_50   ; 4.186 ; 4.186 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[5]              ; CLOCK_50   ; 4.061 ; 4.061 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[6]              ; CLOCK_50   ; 4.210 ; 4.210 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[7]              ; CLOCK_50   ; 4.545 ; 4.545 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[8]              ; CLOCK_50   ; 4.227 ; 4.227 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[9]              ; CLOCK_50   ; 4.089 ; 4.089 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[10]             ; CLOCK_50   ; 3.870 ; 3.870 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[11]             ; CLOCK_50   ; 4.395 ; 4.395 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[12]             ; CLOCK_50   ; 4.401 ; 4.401 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[13]             ; CLOCK_50   ; 4.004 ; 4.004 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[14]             ; CLOCK_50   ; 3.444 ; 3.444 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[15]             ; CLOCK_50   ; 3.456 ; 3.456 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[16]             ; CLOCK_50   ; 4.077 ; 4.077 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[17]             ; CLOCK_50   ; 4.355 ; 4.355 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[18]             ; CLOCK_50   ; 4.498 ; 4.498 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[19]             ; CLOCK_50   ; 4.114 ; 4.114 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[20]             ; CLOCK_50   ; 4.369 ; 4.369 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[21]             ; CLOCK_50   ; 4.298 ; 4.298 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[22]             ; CLOCK_50   ; 4.513 ; 4.513 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[23]             ; CLOCK_50   ; 3.968 ; 3.968 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[24]             ; CLOCK_50   ; 4.415 ; 4.415 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[25]             ; CLOCK_50   ; 3.903 ; 3.903 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[26]             ; CLOCK_50   ; 4.257 ; 4.257 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[27]             ; CLOCK_50   ; 4.273 ; 4.273 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[28]             ; CLOCK_50   ; 4.080 ; 4.080 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[29]             ; CLOCK_50   ; 4.377 ; 4.377 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[30]             ; CLOCK_50   ; 3.929 ; 3.929 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[31]             ; CLOCK_50   ; 4.108 ; 4.108 ; Rise       ; CLOCK_50        ;
; MemRead_EX                      ; CLOCK_50   ; 4.073 ; 4.073 ; Rise       ; CLOCK_50        ;
; MemWrite_EX                     ; CLOCK_50   ; 4.074 ; 4.074 ; Rise       ; CLOCK_50        ;
; MemtoReg_EX                     ; CLOCK_50   ; 4.310 ; 4.310 ; Rise       ; CLOCK_50        ;
; PC_Plus_4_EX[*]                 ; CLOCK_50   ; 5.073 ; 5.073 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[0]                ; CLOCK_50   ; 4.118 ; 4.118 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[1]                ; CLOCK_50   ; 4.097 ; 4.097 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[2]                ; CLOCK_50   ; 4.471 ; 4.471 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[3]                ; CLOCK_50   ; 4.334 ; 4.334 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[4]                ; CLOCK_50   ; 4.415 ; 4.415 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[5]                ; CLOCK_50   ; 4.422 ; 4.422 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[6]                ; CLOCK_50   ; 4.216 ; 4.216 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[7]                ; CLOCK_50   ; 4.530 ; 4.530 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[8]                ; CLOCK_50   ; 4.400 ; 4.400 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[9]                ; CLOCK_50   ; 4.085 ; 4.085 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[10]               ; CLOCK_50   ; 4.405 ; 4.405 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[11]               ; CLOCK_50   ; 4.456 ; 4.456 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[12]               ; CLOCK_50   ; 5.073 ; 5.073 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[13]               ; CLOCK_50   ; 4.485 ; 4.485 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[14]               ; CLOCK_50   ; 4.269 ; 4.269 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[15]               ; CLOCK_50   ; 4.443 ; 4.443 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[16]               ; CLOCK_50   ; 4.101 ; 4.101 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[17]               ; CLOCK_50   ; 4.184 ; 4.184 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[18]               ; CLOCK_50   ; 4.725 ; 4.725 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[19]               ; CLOCK_50   ; 4.508 ; 4.508 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[20]               ; CLOCK_50   ; 4.509 ; 4.509 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[21]               ; CLOCK_50   ; 4.228 ; 4.228 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[22]               ; CLOCK_50   ; 4.626 ; 4.626 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[23]               ; CLOCK_50   ; 4.074 ; 4.074 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[24]               ; CLOCK_50   ; 4.626 ; 4.626 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[25]               ; CLOCK_50   ; 4.430 ; 4.430 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[26]               ; CLOCK_50   ; 4.732 ; 4.732 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[27]               ; CLOCK_50   ; 4.644 ; 4.644 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[28]               ; CLOCK_50   ; 4.544 ; 4.544 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[29]               ; CLOCK_50   ; 4.197 ; 4.197 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[30]               ; CLOCK_50   ; 4.518 ; 4.518 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[31]               ; CLOCK_50   ; 4.214 ; 4.214 ; Rise       ; CLOCK_50        ;
; Read_Data_1_EX[*]               ; CLOCK_50   ; 4.842 ; 4.842 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[0]              ; CLOCK_50   ; 4.208 ; 4.208 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[1]              ; CLOCK_50   ; 4.086 ; 4.086 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[2]              ; CLOCK_50   ; 4.068 ; 4.068 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[3]              ; CLOCK_50   ; 4.095 ; 4.095 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[4]              ; CLOCK_50   ; 4.390 ; 4.390 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[5]              ; CLOCK_50   ; 4.183 ; 4.183 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[6]              ; CLOCK_50   ; 3.937 ; 3.937 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[7]              ; CLOCK_50   ; 4.783 ; 4.783 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[8]              ; CLOCK_50   ; 3.987 ; 3.987 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[9]              ; CLOCK_50   ; 4.046 ; 4.046 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[10]             ; CLOCK_50   ; 4.104 ; 4.104 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[11]             ; CLOCK_50   ; 3.750 ; 3.750 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[12]             ; CLOCK_50   ; 4.224 ; 4.224 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[13]             ; CLOCK_50   ; 4.291 ; 4.291 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[14]             ; CLOCK_50   ; 4.043 ; 4.043 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[15]             ; CLOCK_50   ; 4.307 ; 4.307 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[16]             ; CLOCK_50   ; 4.173 ; 4.173 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[17]             ; CLOCK_50   ; 4.249 ; 4.249 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[18]             ; CLOCK_50   ; 3.939 ; 3.939 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[19]             ; CLOCK_50   ; 4.337 ; 4.337 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[20]             ; CLOCK_50   ; 3.998 ; 3.998 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[21]             ; CLOCK_50   ; 3.767 ; 3.767 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[22]             ; CLOCK_50   ; 4.198 ; 4.198 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[23]             ; CLOCK_50   ; 3.931 ; 3.931 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[24]             ; CLOCK_50   ; 4.062 ; 4.062 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[25]             ; CLOCK_50   ; 3.772 ; 3.772 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[26]             ; CLOCK_50   ; 4.220 ; 4.220 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[27]             ; CLOCK_50   ; 4.272 ; 4.272 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[28]             ; CLOCK_50   ; 4.129 ; 4.129 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[29]             ; CLOCK_50   ; 3.776 ; 3.776 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[30]             ; CLOCK_50   ; 3.866 ; 3.866 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[31]             ; CLOCK_50   ; 4.842 ; 4.842 ; Rise       ; CLOCK_50        ;
; Read_Data_2_EX[*]               ; CLOCK_50   ; 4.540 ; 4.540 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[0]              ; CLOCK_50   ; 4.089 ; 4.089 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[1]              ; CLOCK_50   ; 4.320 ; 4.320 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[2]              ; CLOCK_50   ; 3.901 ; 3.901 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[3]              ; CLOCK_50   ; 4.059 ; 4.059 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[4]              ; CLOCK_50   ; 4.064 ; 4.064 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[5]              ; CLOCK_50   ; 4.211 ; 4.211 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[6]              ; CLOCK_50   ; 4.075 ; 4.075 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[7]              ; CLOCK_50   ; 4.063 ; 4.063 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[8]              ; CLOCK_50   ; 4.128 ; 4.128 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[9]              ; CLOCK_50   ; 4.300 ; 4.300 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[10]             ; CLOCK_50   ; 4.036 ; 4.036 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[11]             ; CLOCK_50   ; 4.132 ; 4.132 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[12]             ; CLOCK_50   ; 3.918 ; 3.918 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[13]             ; CLOCK_50   ; 4.042 ; 4.042 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[14]             ; CLOCK_50   ; 4.094 ; 4.094 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[15]             ; CLOCK_50   ; 3.952 ; 3.952 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[16]             ; CLOCK_50   ; 4.183 ; 4.183 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[17]             ; CLOCK_50   ; 4.414 ; 4.414 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[18]             ; CLOCK_50   ; 4.094 ; 4.094 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[19]             ; CLOCK_50   ; 3.901 ; 3.901 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[20]             ; CLOCK_50   ; 4.213 ; 4.213 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[21]             ; CLOCK_50   ; 4.540 ; 4.540 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[22]             ; CLOCK_50   ; 4.090 ; 4.090 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[23]             ; CLOCK_50   ; 4.087 ; 4.087 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[24]             ; CLOCK_50   ; 3.925 ; 3.925 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[25]             ; CLOCK_50   ; 4.163 ; 4.163 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[26]             ; CLOCK_50   ; 3.914 ; 3.914 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[27]             ; CLOCK_50   ; 4.520 ; 4.520 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[28]             ; CLOCK_50   ; 4.460 ; 4.460 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[29]             ; CLOCK_50   ; 4.500 ; 4.500 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[30]             ; CLOCK_50   ; 4.300 ; 4.300 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[31]             ; CLOCK_50   ; 4.254 ; 4.254 ; Rise       ; CLOCK_50        ;
; RegDst_EX                       ; CLOCK_50   ; 4.182 ; 4.182 ; Rise       ; CLOCK_50        ;
; RegWrite_EX                     ; CLOCK_50   ; 3.939 ; 3.939 ; Rise       ; CLOCK_50        ;
; Sign_Extend_Instruction_EX[*]   ; CLOCK_50   ; 4.652 ; 4.652 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[0]  ; CLOCK_50   ; 4.347 ; 4.347 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[1]  ; CLOCK_50   ; 4.367 ; 4.367 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[2]  ; CLOCK_50   ; 4.498 ; 4.498 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[3]  ; CLOCK_50   ; 4.288 ; 4.288 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[4]  ; CLOCK_50   ; 3.924 ; 3.924 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[5]  ; CLOCK_50   ; 4.385 ; 4.385 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[6]  ; CLOCK_50   ; 4.047 ; 4.047 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[7]  ; CLOCK_50   ; 4.292 ; 4.292 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[8]  ; CLOCK_50   ; 4.243 ; 4.243 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[9]  ; CLOCK_50   ; 3.887 ; 3.887 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[10] ; CLOCK_50   ; 4.312 ; 4.312 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[11] ; CLOCK_50   ; 4.652 ; 4.652 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[12] ; CLOCK_50   ; 4.464 ; 4.464 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[13] ; CLOCK_50   ; 4.270 ; 4.270 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[14] ; CLOCK_50   ; 3.424 ; 3.424 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[15] ; CLOCK_50   ; 3.556 ; 3.556 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[16] ; CLOCK_50   ; 3.568 ; 3.568 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[17] ; CLOCK_50   ; 3.619 ; 3.619 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[18] ; CLOCK_50   ; 3.600 ; 3.600 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[19] ; CLOCK_50   ; 3.516 ; 3.516 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[20] ; CLOCK_50   ; 3.580 ; 3.580 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[21] ; CLOCK_50   ; 3.598 ; 3.598 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[22] ; CLOCK_50   ; 3.601 ; 3.601 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[23] ; CLOCK_50   ; 3.614 ; 3.614 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[24] ; CLOCK_50   ; 3.452 ; 3.452 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[25] ; CLOCK_50   ; 3.456 ; 3.456 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[26] ; CLOCK_50   ; 3.608 ; 3.608 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[27] ; CLOCK_50   ; 3.611 ; 3.611 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[28] ; CLOCK_50   ; 3.453 ; 3.453 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[29] ; CLOCK_50   ; 3.609 ; 3.609 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[30] ; CLOCK_50   ; 3.626 ; 3.626 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[31] ; CLOCK_50   ; 3.601 ; 3.601 ; Rise       ; CLOCK_50        ;
+---------------------------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+---------------------------------+------------+-------+-------+------------+-----------------+
; Data Port                       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------------------+------------+-------+-------+------------+-----------------+
; ALUOp_EX[*]                     ; CLOCK_50   ; 4.064 ; 4.064 ; Rise       ; CLOCK_50        ;
;  ALUOp_EX[0]                    ; CLOCK_50   ; 4.064 ; 4.064 ; Rise       ; CLOCK_50        ;
;  ALUOp_EX[1]                    ; CLOCK_50   ; 4.293 ; 4.293 ; Rise       ; CLOCK_50        ;
; ALUSrc_EX                       ; CLOCK_50   ; 3.939 ; 3.939 ; Rise       ; CLOCK_50        ;
; Branch_EX                       ; CLOCK_50   ; 3.896 ; 3.896 ; Rise       ; CLOCK_50        ;
; Instruction_EX[*]               ; CLOCK_50   ; 3.444 ; 3.444 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[0]              ; CLOCK_50   ; 4.453 ; 4.453 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[1]              ; CLOCK_50   ; 4.292 ; 4.292 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[2]              ; CLOCK_50   ; 4.177 ; 4.177 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[3]              ; CLOCK_50   ; 4.035 ; 4.035 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[4]              ; CLOCK_50   ; 4.186 ; 4.186 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[5]              ; CLOCK_50   ; 4.061 ; 4.061 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[6]              ; CLOCK_50   ; 4.210 ; 4.210 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[7]              ; CLOCK_50   ; 4.545 ; 4.545 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[8]              ; CLOCK_50   ; 4.227 ; 4.227 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[9]              ; CLOCK_50   ; 4.089 ; 4.089 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[10]             ; CLOCK_50   ; 3.870 ; 3.870 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[11]             ; CLOCK_50   ; 4.395 ; 4.395 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[12]             ; CLOCK_50   ; 4.401 ; 4.401 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[13]             ; CLOCK_50   ; 4.004 ; 4.004 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[14]             ; CLOCK_50   ; 3.444 ; 3.444 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[15]             ; CLOCK_50   ; 3.456 ; 3.456 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[16]             ; CLOCK_50   ; 4.077 ; 4.077 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[17]             ; CLOCK_50   ; 4.355 ; 4.355 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[18]             ; CLOCK_50   ; 4.498 ; 4.498 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[19]             ; CLOCK_50   ; 4.114 ; 4.114 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[20]             ; CLOCK_50   ; 4.369 ; 4.369 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[21]             ; CLOCK_50   ; 4.298 ; 4.298 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[22]             ; CLOCK_50   ; 4.513 ; 4.513 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[23]             ; CLOCK_50   ; 3.968 ; 3.968 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[24]             ; CLOCK_50   ; 4.415 ; 4.415 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[25]             ; CLOCK_50   ; 3.903 ; 3.903 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[26]             ; CLOCK_50   ; 4.257 ; 4.257 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[27]             ; CLOCK_50   ; 4.273 ; 4.273 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[28]             ; CLOCK_50   ; 4.080 ; 4.080 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[29]             ; CLOCK_50   ; 4.377 ; 4.377 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[30]             ; CLOCK_50   ; 3.929 ; 3.929 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[31]             ; CLOCK_50   ; 4.108 ; 4.108 ; Rise       ; CLOCK_50        ;
; MemRead_EX                      ; CLOCK_50   ; 4.073 ; 4.073 ; Rise       ; CLOCK_50        ;
; MemWrite_EX                     ; CLOCK_50   ; 4.074 ; 4.074 ; Rise       ; CLOCK_50        ;
; MemtoReg_EX                     ; CLOCK_50   ; 4.310 ; 4.310 ; Rise       ; CLOCK_50        ;
; PC_Plus_4_EX[*]                 ; CLOCK_50   ; 4.074 ; 4.074 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[0]                ; CLOCK_50   ; 4.118 ; 4.118 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[1]                ; CLOCK_50   ; 4.097 ; 4.097 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[2]                ; CLOCK_50   ; 4.471 ; 4.471 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[3]                ; CLOCK_50   ; 4.334 ; 4.334 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[4]                ; CLOCK_50   ; 4.415 ; 4.415 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[5]                ; CLOCK_50   ; 4.422 ; 4.422 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[6]                ; CLOCK_50   ; 4.216 ; 4.216 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[7]                ; CLOCK_50   ; 4.530 ; 4.530 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[8]                ; CLOCK_50   ; 4.400 ; 4.400 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[9]                ; CLOCK_50   ; 4.085 ; 4.085 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[10]               ; CLOCK_50   ; 4.405 ; 4.405 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[11]               ; CLOCK_50   ; 4.456 ; 4.456 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[12]               ; CLOCK_50   ; 5.073 ; 5.073 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[13]               ; CLOCK_50   ; 4.485 ; 4.485 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[14]               ; CLOCK_50   ; 4.269 ; 4.269 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[15]               ; CLOCK_50   ; 4.443 ; 4.443 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[16]               ; CLOCK_50   ; 4.101 ; 4.101 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[17]               ; CLOCK_50   ; 4.184 ; 4.184 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[18]               ; CLOCK_50   ; 4.725 ; 4.725 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[19]               ; CLOCK_50   ; 4.508 ; 4.508 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[20]               ; CLOCK_50   ; 4.509 ; 4.509 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[21]               ; CLOCK_50   ; 4.228 ; 4.228 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[22]               ; CLOCK_50   ; 4.626 ; 4.626 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[23]               ; CLOCK_50   ; 4.074 ; 4.074 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[24]               ; CLOCK_50   ; 4.626 ; 4.626 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[25]               ; CLOCK_50   ; 4.430 ; 4.430 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[26]               ; CLOCK_50   ; 4.732 ; 4.732 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[27]               ; CLOCK_50   ; 4.644 ; 4.644 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[28]               ; CLOCK_50   ; 4.544 ; 4.544 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[29]               ; CLOCK_50   ; 4.197 ; 4.197 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[30]               ; CLOCK_50   ; 4.518 ; 4.518 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[31]               ; CLOCK_50   ; 4.214 ; 4.214 ; Rise       ; CLOCK_50        ;
; Read_Data_1_EX[*]               ; CLOCK_50   ; 3.750 ; 3.750 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[0]              ; CLOCK_50   ; 4.208 ; 4.208 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[1]              ; CLOCK_50   ; 4.086 ; 4.086 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[2]              ; CLOCK_50   ; 4.068 ; 4.068 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[3]              ; CLOCK_50   ; 4.095 ; 4.095 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[4]              ; CLOCK_50   ; 4.390 ; 4.390 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[5]              ; CLOCK_50   ; 4.183 ; 4.183 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[6]              ; CLOCK_50   ; 3.937 ; 3.937 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[7]              ; CLOCK_50   ; 4.783 ; 4.783 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[8]              ; CLOCK_50   ; 3.987 ; 3.987 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[9]              ; CLOCK_50   ; 4.046 ; 4.046 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[10]             ; CLOCK_50   ; 4.104 ; 4.104 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[11]             ; CLOCK_50   ; 3.750 ; 3.750 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[12]             ; CLOCK_50   ; 4.224 ; 4.224 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[13]             ; CLOCK_50   ; 4.291 ; 4.291 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[14]             ; CLOCK_50   ; 4.043 ; 4.043 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[15]             ; CLOCK_50   ; 4.307 ; 4.307 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[16]             ; CLOCK_50   ; 4.173 ; 4.173 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[17]             ; CLOCK_50   ; 4.249 ; 4.249 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[18]             ; CLOCK_50   ; 3.939 ; 3.939 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[19]             ; CLOCK_50   ; 4.337 ; 4.337 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[20]             ; CLOCK_50   ; 3.998 ; 3.998 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[21]             ; CLOCK_50   ; 3.767 ; 3.767 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[22]             ; CLOCK_50   ; 4.198 ; 4.198 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[23]             ; CLOCK_50   ; 3.931 ; 3.931 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[24]             ; CLOCK_50   ; 4.062 ; 4.062 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[25]             ; CLOCK_50   ; 3.772 ; 3.772 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[26]             ; CLOCK_50   ; 4.220 ; 4.220 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[27]             ; CLOCK_50   ; 4.272 ; 4.272 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[28]             ; CLOCK_50   ; 4.129 ; 4.129 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[29]             ; CLOCK_50   ; 3.776 ; 3.776 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[30]             ; CLOCK_50   ; 3.866 ; 3.866 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[31]             ; CLOCK_50   ; 4.842 ; 4.842 ; Rise       ; CLOCK_50        ;
; Read_Data_2_EX[*]               ; CLOCK_50   ; 3.901 ; 3.901 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[0]              ; CLOCK_50   ; 4.089 ; 4.089 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[1]              ; CLOCK_50   ; 4.320 ; 4.320 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[2]              ; CLOCK_50   ; 3.901 ; 3.901 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[3]              ; CLOCK_50   ; 4.059 ; 4.059 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[4]              ; CLOCK_50   ; 4.064 ; 4.064 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[5]              ; CLOCK_50   ; 4.211 ; 4.211 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[6]              ; CLOCK_50   ; 4.075 ; 4.075 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[7]              ; CLOCK_50   ; 4.063 ; 4.063 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[8]              ; CLOCK_50   ; 4.128 ; 4.128 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[9]              ; CLOCK_50   ; 4.300 ; 4.300 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[10]             ; CLOCK_50   ; 4.036 ; 4.036 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[11]             ; CLOCK_50   ; 4.132 ; 4.132 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[12]             ; CLOCK_50   ; 3.918 ; 3.918 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[13]             ; CLOCK_50   ; 4.042 ; 4.042 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[14]             ; CLOCK_50   ; 4.094 ; 4.094 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[15]             ; CLOCK_50   ; 3.952 ; 3.952 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[16]             ; CLOCK_50   ; 4.183 ; 4.183 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[17]             ; CLOCK_50   ; 4.414 ; 4.414 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[18]             ; CLOCK_50   ; 4.094 ; 4.094 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[19]             ; CLOCK_50   ; 3.901 ; 3.901 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[20]             ; CLOCK_50   ; 4.213 ; 4.213 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[21]             ; CLOCK_50   ; 4.540 ; 4.540 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[22]             ; CLOCK_50   ; 4.090 ; 4.090 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[23]             ; CLOCK_50   ; 4.087 ; 4.087 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[24]             ; CLOCK_50   ; 3.925 ; 3.925 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[25]             ; CLOCK_50   ; 4.163 ; 4.163 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[26]             ; CLOCK_50   ; 3.914 ; 3.914 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[27]             ; CLOCK_50   ; 4.520 ; 4.520 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[28]             ; CLOCK_50   ; 4.460 ; 4.460 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[29]             ; CLOCK_50   ; 4.500 ; 4.500 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[30]             ; CLOCK_50   ; 4.300 ; 4.300 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[31]             ; CLOCK_50   ; 4.254 ; 4.254 ; Rise       ; CLOCK_50        ;
; RegDst_EX                       ; CLOCK_50   ; 4.182 ; 4.182 ; Rise       ; CLOCK_50        ;
; RegWrite_EX                     ; CLOCK_50   ; 3.939 ; 3.939 ; Rise       ; CLOCK_50        ;
; Sign_Extend_Instruction_EX[*]   ; CLOCK_50   ; 3.424 ; 3.424 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[0]  ; CLOCK_50   ; 4.347 ; 4.347 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[1]  ; CLOCK_50   ; 4.367 ; 4.367 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[2]  ; CLOCK_50   ; 4.498 ; 4.498 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[3]  ; CLOCK_50   ; 4.288 ; 4.288 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[4]  ; CLOCK_50   ; 3.924 ; 3.924 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[5]  ; CLOCK_50   ; 4.385 ; 4.385 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[6]  ; CLOCK_50   ; 4.047 ; 4.047 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[7]  ; CLOCK_50   ; 4.292 ; 4.292 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[8]  ; CLOCK_50   ; 4.243 ; 4.243 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[9]  ; CLOCK_50   ; 3.887 ; 3.887 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[10] ; CLOCK_50   ; 4.312 ; 4.312 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[11] ; CLOCK_50   ; 4.652 ; 4.652 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[12] ; CLOCK_50   ; 4.464 ; 4.464 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[13] ; CLOCK_50   ; 4.270 ; 4.270 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[14] ; CLOCK_50   ; 3.424 ; 3.424 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[15] ; CLOCK_50   ; 3.556 ; 3.556 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[16] ; CLOCK_50   ; 3.568 ; 3.568 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[17] ; CLOCK_50   ; 3.619 ; 3.619 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[18] ; CLOCK_50   ; 3.600 ; 3.600 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[19] ; CLOCK_50   ; 3.516 ; 3.516 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[20] ; CLOCK_50   ; 3.580 ; 3.580 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[21] ; CLOCK_50   ; 3.598 ; 3.598 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[22] ; CLOCK_50   ; 3.601 ; 3.601 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[23] ; CLOCK_50   ; 3.614 ; 3.614 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[24] ; CLOCK_50   ; 3.452 ; 3.452 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[25] ; CLOCK_50   ; 3.456 ; 3.456 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[26] ; CLOCK_50   ; 3.608 ; 3.608 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[27] ; CLOCK_50   ; 3.611 ; 3.611 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[28] ; CLOCK_50   ; 3.453 ; 3.453 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[29] ; CLOCK_50   ; 3.609 ; 3.609 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[30] ; CLOCK_50   ; 3.626 ; 3.626 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[31] ; CLOCK_50   ; 3.601 ; 3.601 ; Rise       ; CLOCK_50        ;
+---------------------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                           ;
+---------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                                         ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                              ; -4.011   ; -3.181  ; N/A      ; N/A     ; -1.880              ;
;  CLOCK_50                                                     ; -4.011   ; -2.092  ; N/A      ; N/A     ; -1.880              ;
;  IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -1.254   ; -3.181  ; N/A      ; N/A     ; 0.500               ;
; Design-wide TNS                                               ; -742.652 ; -22.005 ; 0.0      ; 0.0     ; -1048.876           ;
;  CLOCK_50                                                     ; -738.431 ; -2.092  ; N/A      ; N/A     ; -1048.876           ;
;  IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; -4.221   ; -19.913 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------------------+----------+---------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------+
; Setup Times                                                                       ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Branch_Dest_MEM[*]    ; CLOCK_50   ; 5.361 ; 5.361 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[0]   ; CLOCK_50   ; 4.251 ; 4.251 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[1]   ; CLOCK_50   ; 4.254 ; 4.254 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[2]   ; CLOCK_50   ; 4.139 ; 4.139 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[3]   ; CLOCK_50   ; 4.676 ; 4.676 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[4]   ; CLOCK_50   ; 4.925 ; 4.925 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[5]   ; CLOCK_50   ; 4.243 ; 4.243 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[6]   ; CLOCK_50   ; 4.973 ; 4.973 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[7]   ; CLOCK_50   ; 5.361 ; 5.361 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[8]   ; CLOCK_50   ; 3.924 ; 3.924 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[9]   ; CLOCK_50   ; 5.355 ; 5.355 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[10]  ; CLOCK_50   ; 4.154 ; 4.154 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[11]  ; CLOCK_50   ; 5.042 ; 5.042 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[12]  ; CLOCK_50   ; 4.338 ; 4.338 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[13]  ; CLOCK_50   ; 5.070 ; 5.070 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[14]  ; CLOCK_50   ; 3.915 ; 3.915 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[15]  ; CLOCK_50   ; 3.762 ; 3.762 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[16]  ; CLOCK_50   ; 4.174 ; 4.174 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[17]  ; CLOCK_50   ; 4.407 ; 4.407 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[18]  ; CLOCK_50   ; 3.795 ; 3.795 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[19]  ; CLOCK_50   ; 4.213 ; 4.213 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[20]  ; CLOCK_50   ; 3.997 ; 3.997 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[21]  ; CLOCK_50   ; 4.606 ; 4.606 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[22]  ; CLOCK_50   ; 3.952 ; 3.952 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[23]  ; CLOCK_50   ; 4.577 ; 4.577 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[24]  ; CLOCK_50   ; 4.143 ; 4.143 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[25]  ; CLOCK_50   ; 4.065 ; 4.065 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[26]  ; CLOCK_50   ; 3.939 ; 3.939 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[27]  ; CLOCK_50   ; 4.422 ; 4.422 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[28]  ; CLOCK_50   ; 4.567 ; 4.567 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[29]  ; CLOCK_50   ; 4.102 ; 4.102 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[30]  ; CLOCK_50   ; 4.501 ; 4.501 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[31]  ; CLOCK_50   ; 4.000 ; 4.000 ; Rise       ; CLOCK_50        ;
; PCSrc_MEM             ; CLOCK_50   ; 4.787 ; 4.787 ; Rise       ; CLOCK_50        ;
; RegWrite_WB           ; CLOCK_50   ; 1.929 ; 1.929 ; Fall       ; CLOCK_50        ;
; Write_Data_WB[*]      ; CLOCK_50   ; 4.610 ; 4.610 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[0]     ; CLOCK_50   ; 3.865 ; 3.865 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[1]     ; CLOCK_50   ; 4.067 ; 4.067 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[2]     ; CLOCK_50   ; 3.745 ; 3.745 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[3]     ; CLOCK_50   ; 4.263 ; 4.263 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[4]     ; CLOCK_50   ; 4.052 ; 4.052 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[5]     ; CLOCK_50   ; 4.585 ; 4.585 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[6]     ; CLOCK_50   ; 3.937 ; 3.937 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[7]     ; CLOCK_50   ; 4.117 ; 4.117 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[8]     ; CLOCK_50   ; 3.874 ; 3.874 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[9]     ; CLOCK_50   ; 4.021 ; 4.021 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[10]    ; CLOCK_50   ; 3.788 ; 3.788 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[11]    ; CLOCK_50   ; 4.116 ; 4.116 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[12]    ; CLOCK_50   ; 4.271 ; 4.271 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[13]    ; CLOCK_50   ; 3.872 ; 3.872 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[14]    ; CLOCK_50   ; 3.576 ; 3.576 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[15]    ; CLOCK_50   ; 3.658 ; 3.658 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[16]    ; CLOCK_50   ; 4.114 ; 4.114 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[17]    ; CLOCK_50   ; 3.973 ; 3.973 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[18]    ; CLOCK_50   ; 3.727 ; 3.727 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[19]    ; CLOCK_50   ; 3.972 ; 3.972 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[20]    ; CLOCK_50   ; 4.505 ; 4.505 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[21]    ; CLOCK_50   ; 4.610 ; 4.610 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[22]    ; CLOCK_50   ; 4.041 ; 4.041 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[23]    ; CLOCK_50   ; 4.144 ; 4.144 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[24]    ; CLOCK_50   ; 4.011 ; 4.011 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[25]    ; CLOCK_50   ; 4.012 ; 4.012 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[26]    ; CLOCK_50   ; 4.395 ; 4.395 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[27]    ; CLOCK_50   ; 3.507 ; 3.507 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[28]    ; CLOCK_50   ; 3.799 ; 3.799 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[29]    ; CLOCK_50   ; 4.464 ; 4.464 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[30]    ; CLOCK_50   ; 4.369 ; 4.369 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[31]    ; CLOCK_50   ; 3.765 ; 3.765 ; Fall       ; CLOCK_50        ;
; Write_Register_WB[*]  ; CLOCK_50   ; 6.491 ; 6.491 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[0] ; CLOCK_50   ; 6.039 ; 6.039 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[1] ; CLOCK_50   ; 5.928 ; 5.928 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[2] ; CLOCK_50   ; 6.490 ; 6.490 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[3] ; CLOCK_50   ; 6.491 ; 6.491 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[4] ; CLOCK_50   ; 2.386 ; 2.386 ; Fall       ; CLOCK_50        ;
+-----------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Hold Times                                                                          ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Branch_Dest_MEM[*]    ; CLOCK_50   ; -1.915 ; -1.915 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[0]   ; CLOCK_50   ; -2.210 ; -2.210 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[1]   ; CLOCK_50   ; -2.181 ; -2.181 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[2]   ; CLOCK_50   ; -2.108 ; -2.108 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[3]   ; CLOCK_50   ; -2.338 ; -2.338 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[4]   ; CLOCK_50   ; -2.482 ; -2.482 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[5]   ; CLOCK_50   ; -2.184 ; -2.184 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[6]   ; CLOCK_50   ; -2.520 ; -2.520 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[7]   ; CLOCK_50   ; -2.663 ; -2.663 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[8]   ; CLOCK_50   ; -2.020 ; -2.020 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[9]   ; CLOCK_50   ; -2.699 ; -2.699 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[10]  ; CLOCK_50   ; -2.145 ; -2.145 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[11]  ; CLOCK_50   ; -2.529 ; -2.529 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[12]  ; CLOCK_50   ; -2.194 ; -2.194 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[13]  ; CLOCK_50   ; -2.571 ; -2.571 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[14]  ; CLOCK_50   ; -2.018 ; -2.018 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[15]  ; CLOCK_50   ; -1.915 ; -1.915 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[16]  ; CLOCK_50   ; -2.124 ; -2.124 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[17]  ; CLOCK_50   ; -2.250 ; -2.250 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[18]  ; CLOCK_50   ; -1.937 ; -1.937 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[19]  ; CLOCK_50   ; -2.143 ; -2.143 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[20]  ; CLOCK_50   ; -2.076 ; -2.076 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[21]  ; CLOCK_50   ; -2.348 ; -2.348 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[22]  ; CLOCK_50   ; -2.004 ; -2.004 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[23]  ; CLOCK_50   ; -2.336 ; -2.336 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[24]  ; CLOCK_50   ; -2.096 ; -2.096 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[25]  ; CLOCK_50   ; -2.058 ; -2.058 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[26]  ; CLOCK_50   ; -2.026 ; -2.026 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[27]  ; CLOCK_50   ; -2.245 ; -2.245 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[28]  ; CLOCK_50   ; -2.377 ; -2.377 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[29]  ; CLOCK_50   ; -2.116 ; -2.116 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[30]  ; CLOCK_50   ; -2.316 ; -2.316 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[31]  ; CLOCK_50   ; -2.012 ; -2.012 ; Rise       ; CLOCK_50        ;
; PCSrc_MEM             ; CLOCK_50   ; -1.883 ; -1.883 ; Rise       ; CLOCK_50        ;
; RegWrite_WB           ; CLOCK_50   ; -0.180 ; -0.180 ; Fall       ; CLOCK_50        ;
; Write_Data_WB[*]      ; CLOCK_50   ; -1.729 ; -1.729 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[0]     ; CLOCK_50   ; -1.781 ; -1.781 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[1]     ; CLOCK_50   ; -1.997 ; -1.997 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[2]     ; CLOCK_50   ; -1.851 ; -1.851 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[3]     ; CLOCK_50   ; -2.007 ; -2.007 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[4]     ; CLOCK_50   ; -1.897 ; -1.897 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[5]     ; CLOCK_50   ; -2.186 ; -2.186 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[6]     ; CLOCK_50   ; -1.969 ; -1.969 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[7]     ; CLOCK_50   ; -1.919 ; -1.919 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[8]     ; CLOCK_50   ; -1.806 ; -1.806 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[9]     ; CLOCK_50   ; -1.965 ; -1.965 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[10]    ; CLOCK_50   ; -1.879 ; -1.879 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[11]    ; CLOCK_50   ; -2.041 ; -2.041 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[12]    ; CLOCK_50   ; -2.020 ; -2.020 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[13]    ; CLOCK_50   ; -1.782 ; -1.782 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[14]    ; CLOCK_50   ; -1.792 ; -1.792 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[15]    ; CLOCK_50   ; -1.789 ; -1.789 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[16]    ; CLOCK_50   ; -2.051 ; -2.051 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[17]    ; CLOCK_50   ; -1.995 ; -1.995 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[18]    ; CLOCK_50   ; -1.832 ; -1.832 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[19]    ; CLOCK_50   ; -1.979 ; -1.979 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[20]    ; CLOCK_50   ; -2.077 ; -2.077 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[21]    ; CLOCK_50   ; -2.163 ; -2.163 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[22]    ; CLOCK_50   ; -1.850 ; -1.850 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[23]    ; CLOCK_50   ; -1.882 ; -1.882 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[24]    ; CLOCK_50   ; -1.873 ; -1.873 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[25]    ; CLOCK_50   ; -1.964 ; -1.964 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[26]    ; CLOCK_50   ; -2.028 ; -2.028 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[27]    ; CLOCK_50   ; -1.732 ; -1.732 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[28]    ; CLOCK_50   ; -1.882 ; -1.882 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[29]    ; CLOCK_50   ; -2.093 ; -2.093 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[30]    ; CLOCK_50   ; -2.022 ; -2.022 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[31]    ; CLOCK_50   ; -1.729 ; -1.729 ; Fall       ; CLOCK_50        ;
; Write_Register_WB[*]  ; CLOCK_50   ; 0.070  ; 0.070  ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[0] ; CLOCK_50   ; -1.802 ; -1.802 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[1] ; CLOCK_50   ; -1.805 ; -1.805 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[2] ; CLOCK_50   ; -1.775 ; -1.775 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[3] ; CLOCK_50   ; -1.810 ; -1.810 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[4] ; CLOCK_50   ; 0.070  ; 0.070  ; Fall       ; CLOCK_50        ;
+-----------------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+---------------------------------+------------+-------+-------+------------+-----------------+
; Data Port                       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------------------+------------+-------+-------+------------+-----------------+
; ALUOp_EX[*]                     ; CLOCK_50   ; 7.675 ; 7.675 ; Rise       ; CLOCK_50        ;
;  ALUOp_EX[0]                    ; CLOCK_50   ; 7.357 ; 7.357 ; Rise       ; CLOCK_50        ;
;  ALUOp_EX[1]                    ; CLOCK_50   ; 7.675 ; 7.675 ; Rise       ; CLOCK_50        ;
; ALUSrc_EX                       ; CLOCK_50   ; 7.079 ; 7.079 ; Rise       ; CLOCK_50        ;
; Branch_EX                       ; CLOCK_50   ; 7.030 ; 7.030 ; Rise       ; CLOCK_50        ;
; Instruction_EX[*]               ; CLOCK_50   ; 8.211 ; 8.211 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[0]              ; CLOCK_50   ; 8.021 ; 8.021 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[1]              ; CLOCK_50   ; 7.699 ; 7.699 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[2]              ; CLOCK_50   ; 7.388 ; 7.388 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[3]              ; CLOCK_50   ; 7.264 ; 7.264 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[4]              ; CLOCK_50   ; 7.407 ; 7.407 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[5]              ; CLOCK_50   ; 7.353 ; 7.353 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[6]              ; CLOCK_50   ; 7.435 ; 7.435 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[7]              ; CLOCK_50   ; 8.211 ; 8.211 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[8]              ; CLOCK_50   ; 7.549 ; 7.549 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[9]              ; CLOCK_50   ; 7.306 ; 7.306 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[10]             ; CLOCK_50   ; 6.971 ; 6.971 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[11]             ; CLOCK_50   ; 7.893 ; 7.893 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[12]             ; CLOCK_50   ; 7.900 ; 7.900 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[13]             ; CLOCK_50   ; 7.180 ; 7.180 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[14]             ; CLOCK_50   ; 6.053 ; 6.053 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[15]             ; CLOCK_50   ; 6.073 ; 6.073 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[16]             ; CLOCK_50   ; 7.363 ; 7.363 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[17]             ; CLOCK_50   ; 7.819 ; 7.819 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[18]             ; CLOCK_50   ; 8.131 ; 8.131 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[19]             ; CLOCK_50   ; 7.384 ; 7.384 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[20]             ; CLOCK_50   ; 7.879 ; 7.879 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[21]             ; CLOCK_50   ; 7.695 ; 7.695 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[22]             ; CLOCK_50   ; 8.143 ; 8.143 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[23]             ; CLOCK_50   ; 7.135 ; 7.135 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[24]             ; CLOCK_50   ; 7.939 ; 7.939 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[25]             ; CLOCK_50   ; 7.034 ; 7.034 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[26]             ; CLOCK_50   ; 7.627 ; 7.627 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[27]             ; CLOCK_50   ; 7.660 ; 7.660 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[28]             ; CLOCK_50   ; 7.381 ; 7.381 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[29]             ; CLOCK_50   ; 7.854 ; 7.854 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[30]             ; CLOCK_50   ; 7.064 ; 7.064 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[31]             ; CLOCK_50   ; 7.408 ; 7.408 ; Rise       ; CLOCK_50        ;
; MemRead_EX                      ; CLOCK_50   ; 7.368 ; 7.368 ; Rise       ; CLOCK_50        ;
; MemWrite_EX                     ; CLOCK_50   ; 7.365 ; 7.365 ; Rise       ; CLOCK_50        ;
; MemtoReg_EX                     ; CLOCK_50   ; 7.655 ; 7.655 ; Rise       ; CLOCK_50        ;
; PC_Plus_4_EX[*]                 ; CLOCK_50   ; 9.287 ; 9.287 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[0]                ; CLOCK_50   ; 7.339 ; 7.339 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[1]                ; CLOCK_50   ; 7.302 ; 7.302 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[2]                ; CLOCK_50   ; 8.090 ; 8.090 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[3]                ; CLOCK_50   ; 7.698 ; 7.698 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[4]                ; CLOCK_50   ; 7.962 ; 7.962 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[5]                ; CLOCK_50   ; 8.008 ; 8.008 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[6]                ; CLOCK_50   ; 7.661 ; 7.661 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[7]                ; CLOCK_50   ; 8.348 ; 8.348 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[8]                ; CLOCK_50   ; 7.830 ; 7.830 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[9]                ; CLOCK_50   ; 7.279 ; 7.279 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[10]               ; CLOCK_50   ; 7.979 ; 7.979 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[11]               ; CLOCK_50   ; 8.062 ; 8.062 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[12]               ; CLOCK_50   ; 9.287 ; 9.287 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[13]               ; CLOCK_50   ; 8.078 ; 8.078 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[14]               ; CLOCK_50   ; 7.581 ; 7.581 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[15]               ; CLOCK_50   ; 8.034 ; 8.034 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[16]               ; CLOCK_50   ; 7.308 ; 7.308 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[17]               ; CLOCK_50   ; 7.508 ; 7.508 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[18]               ; CLOCK_50   ; 8.868 ; 8.868 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[19]               ; CLOCK_50   ; 8.104 ; 8.104 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[20]               ; CLOCK_50   ; 8.157 ; 8.157 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[21]               ; CLOCK_50   ; 7.586 ; 7.586 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[22]               ; CLOCK_50   ; 8.395 ; 8.395 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[23]               ; CLOCK_50   ; 7.283 ; 7.283 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[24]               ; CLOCK_50   ; 8.404 ; 8.404 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[25]               ; CLOCK_50   ; 8.006 ; 8.006 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[26]               ; CLOCK_50   ; 8.642 ; 8.642 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[27]               ; CLOCK_50   ; 8.446 ; 8.446 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[28]               ; CLOCK_50   ; 8.219 ; 8.219 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[29]               ; CLOCK_50   ; 7.626 ; 7.626 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[30]               ; CLOCK_50   ; 8.167 ; 8.167 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[31]               ; CLOCK_50   ; 7.566 ; 7.566 ; Rise       ; CLOCK_50        ;
; Read_Data_1_EX[*]               ; CLOCK_50   ; 8.952 ; 8.952 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[0]              ; CLOCK_50   ; 7.537 ; 7.537 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[1]              ; CLOCK_50   ; 7.374 ; 7.374 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[2]              ; CLOCK_50   ; 7.369 ; 7.369 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[3]              ; CLOCK_50   ; 7.292 ; 7.292 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[4]              ; CLOCK_50   ; 7.800 ; 7.800 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[5]              ; CLOCK_50   ; 7.505 ; 7.505 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[6]              ; CLOCK_50   ; 7.076 ; 7.076 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[7]              ; CLOCK_50   ; 8.732 ; 8.732 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[8]              ; CLOCK_50   ; 7.159 ; 7.159 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[9]              ; CLOCK_50   ; 7.341 ; 7.341 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[10]             ; CLOCK_50   ; 7.401 ; 7.401 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[11]             ; CLOCK_50   ; 6.719 ; 6.719 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[12]             ; CLOCK_50   ; 7.571 ; 7.571 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[13]             ; CLOCK_50   ; 7.697 ; 7.697 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[14]             ; CLOCK_50   ; 7.337 ; 7.337 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[15]             ; CLOCK_50   ; 7.776 ; 7.776 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[16]             ; CLOCK_50   ; 7.452 ; 7.452 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[17]             ; CLOCK_50   ; 7.653 ; 7.653 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[18]             ; CLOCK_50   ; 7.078 ; 7.078 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[19]             ; CLOCK_50   ; 7.869 ; 7.869 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[20]             ; CLOCK_50   ; 7.182 ; 7.182 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[21]             ; CLOCK_50   ; 6.733 ; 6.733 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[22]             ; CLOCK_50   ; 7.651 ; 7.651 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[23]             ; CLOCK_50   ; 7.066 ; 7.066 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[24]             ; CLOCK_50   ; 7.356 ; 7.356 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[25]             ; CLOCK_50   ; 6.744 ; 6.744 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[26]             ; CLOCK_50   ; 7.561 ; 7.561 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[27]             ; CLOCK_50   ; 7.721 ; 7.721 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[28]             ; CLOCK_50   ; 7.356 ; 7.356 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[29]             ; CLOCK_50   ; 6.765 ; 6.765 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[30]             ; CLOCK_50   ; 6.964 ; 6.964 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[31]             ; CLOCK_50   ; 8.952 ; 8.952 ; Rise       ; CLOCK_50        ;
; Read_Data_2_EX[*]               ; CLOCK_50   ; 8.260 ; 8.260 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[0]              ; CLOCK_50   ; 7.393 ; 7.393 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[1]              ; CLOCK_50   ; 7.771 ; 7.771 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[2]              ; CLOCK_50   ; 7.025 ; 7.025 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[3]              ; CLOCK_50   ; 7.352 ; 7.352 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[4]              ; CLOCK_50   ; 7.361 ; 7.361 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[5]              ; CLOCK_50   ; 7.668 ; 7.668 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[6]              ; CLOCK_50   ; 7.255 ; 7.255 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[7]              ; CLOCK_50   ; 7.359 ; 7.359 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[8]              ; CLOCK_50   ; 7.349 ; 7.349 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[9]              ; CLOCK_50   ; 7.710 ; 7.710 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[10]             ; CLOCK_50   ; 7.322 ; 7.322 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[11]             ; CLOCK_50   ; 7.367 ; 7.367 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[12]             ; CLOCK_50   ; 7.044 ; 7.044 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[13]             ; CLOCK_50   ; 7.339 ; 7.339 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[14]             ; CLOCK_50   ; 7.293 ; 7.293 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[15]             ; CLOCK_50   ; 7.111 ; 7.111 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[16]             ; CLOCK_50   ; 7.510 ; 7.510 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[17]             ; CLOCK_50   ; 7.954 ; 7.954 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[18]             ; CLOCK_50   ; 7.406 ; 7.406 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[19]             ; CLOCK_50   ; 7.028 ; 7.028 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[20]             ; CLOCK_50   ; 7.557 ; 7.557 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[21]             ; CLOCK_50   ; 8.260 ; 8.260 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[22]             ; CLOCK_50   ; 7.383 ; 7.383 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[23]             ; CLOCK_50   ; 7.378 ; 7.378 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[24]             ; CLOCK_50   ; 7.061 ; 7.061 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[25]             ; CLOCK_50   ; 7.459 ; 7.459 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[26]             ; CLOCK_50   ; 7.041 ; 7.041 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[27]             ; CLOCK_50   ; 8.155 ; 8.155 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[28]             ; CLOCK_50   ; 7.970 ; 7.970 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[29]             ; CLOCK_50   ; 8.174 ; 8.174 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[30]             ; CLOCK_50   ; 7.745 ; 7.745 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[31]             ; CLOCK_50   ; 7.724 ; 7.724 ; Rise       ; CLOCK_50        ;
; RegDst_EX                       ; CLOCK_50   ; 7.518 ; 7.518 ; Rise       ; CLOCK_50        ;
; RegWrite_EX                     ; CLOCK_50   ; 7.081 ; 7.081 ; Rise       ; CLOCK_50        ;
; Sign_Extend_Instruction_EX[*]   ; CLOCK_50   ; 8.348 ; 8.348 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[0]  ; CLOCK_50   ; 7.809 ; 7.809 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[1]  ; CLOCK_50   ; 7.841 ; 7.841 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[2]  ; CLOCK_50   ; 8.130 ; 8.130 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[3]  ; CLOCK_50   ; 7.686 ; 7.686 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[4]  ; CLOCK_50   ; 7.059 ; 7.059 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[5]  ; CLOCK_50   ; 7.897 ; 7.897 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[6]  ; CLOCK_50   ; 7.142 ; 7.142 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[7]  ; CLOCK_50   ; 7.677 ; 7.677 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[8]  ; CLOCK_50   ; 7.585 ; 7.585 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[9]  ; CLOCK_50   ; 6.991 ; 6.991 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[10] ; CLOCK_50   ; 7.762 ; 7.762 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[11] ; CLOCK_50   ; 8.348 ; 8.348 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[12] ; CLOCK_50   ; 8.078 ; 8.078 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[13] ; CLOCK_50   ; 7.674 ; 7.674 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[14] ; CLOCK_50   ; 6.033 ; 6.033 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[15] ; CLOCK_50   ; 6.258 ; 6.258 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[16] ; CLOCK_50   ; 6.336 ; 6.336 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[17] ; CLOCK_50   ; 6.390 ; 6.390 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[18] ; CLOCK_50   ; 6.371 ; 6.371 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[19] ; CLOCK_50   ; 6.218 ; 6.218 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[20] ; CLOCK_50   ; 6.353 ; 6.353 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[21] ; CLOCK_50   ; 6.370 ; 6.370 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[22] ; CLOCK_50   ; 6.377 ; 6.377 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[23] ; CLOCK_50   ; 6.388 ; 6.388 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[24] ; CLOCK_50   ; 6.061 ; 6.061 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[25] ; CLOCK_50   ; 6.073 ; 6.073 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[26] ; CLOCK_50   ; 6.378 ; 6.378 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[27] ; CLOCK_50   ; 6.384 ; 6.384 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[28] ; CLOCK_50   ; 6.067 ; 6.067 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[29] ; CLOCK_50   ; 6.379 ; 6.379 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[30] ; CLOCK_50   ; 6.407 ; 6.407 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[31] ; CLOCK_50   ; 6.373 ; 6.373 ; Rise       ; CLOCK_50        ;
+---------------------------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+---------------------------------+------------+-------+-------+------------+-----------------+
; Data Port                       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------------------+------------+-------+-------+------------+-----------------+
; ALUOp_EX[*]                     ; CLOCK_50   ; 4.064 ; 4.064 ; Rise       ; CLOCK_50        ;
;  ALUOp_EX[0]                    ; CLOCK_50   ; 4.064 ; 4.064 ; Rise       ; CLOCK_50        ;
;  ALUOp_EX[1]                    ; CLOCK_50   ; 4.293 ; 4.293 ; Rise       ; CLOCK_50        ;
; ALUSrc_EX                       ; CLOCK_50   ; 3.939 ; 3.939 ; Rise       ; CLOCK_50        ;
; Branch_EX                       ; CLOCK_50   ; 3.896 ; 3.896 ; Rise       ; CLOCK_50        ;
; Instruction_EX[*]               ; CLOCK_50   ; 3.444 ; 3.444 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[0]              ; CLOCK_50   ; 4.453 ; 4.453 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[1]              ; CLOCK_50   ; 4.292 ; 4.292 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[2]              ; CLOCK_50   ; 4.177 ; 4.177 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[3]              ; CLOCK_50   ; 4.035 ; 4.035 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[4]              ; CLOCK_50   ; 4.186 ; 4.186 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[5]              ; CLOCK_50   ; 4.061 ; 4.061 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[6]              ; CLOCK_50   ; 4.210 ; 4.210 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[7]              ; CLOCK_50   ; 4.545 ; 4.545 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[8]              ; CLOCK_50   ; 4.227 ; 4.227 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[9]              ; CLOCK_50   ; 4.089 ; 4.089 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[10]             ; CLOCK_50   ; 3.870 ; 3.870 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[11]             ; CLOCK_50   ; 4.395 ; 4.395 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[12]             ; CLOCK_50   ; 4.401 ; 4.401 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[13]             ; CLOCK_50   ; 4.004 ; 4.004 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[14]             ; CLOCK_50   ; 3.444 ; 3.444 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[15]             ; CLOCK_50   ; 3.456 ; 3.456 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[16]             ; CLOCK_50   ; 4.077 ; 4.077 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[17]             ; CLOCK_50   ; 4.355 ; 4.355 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[18]             ; CLOCK_50   ; 4.498 ; 4.498 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[19]             ; CLOCK_50   ; 4.114 ; 4.114 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[20]             ; CLOCK_50   ; 4.369 ; 4.369 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[21]             ; CLOCK_50   ; 4.298 ; 4.298 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[22]             ; CLOCK_50   ; 4.513 ; 4.513 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[23]             ; CLOCK_50   ; 3.968 ; 3.968 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[24]             ; CLOCK_50   ; 4.415 ; 4.415 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[25]             ; CLOCK_50   ; 3.903 ; 3.903 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[26]             ; CLOCK_50   ; 4.257 ; 4.257 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[27]             ; CLOCK_50   ; 4.273 ; 4.273 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[28]             ; CLOCK_50   ; 4.080 ; 4.080 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[29]             ; CLOCK_50   ; 4.377 ; 4.377 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[30]             ; CLOCK_50   ; 3.929 ; 3.929 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[31]             ; CLOCK_50   ; 4.108 ; 4.108 ; Rise       ; CLOCK_50        ;
; MemRead_EX                      ; CLOCK_50   ; 4.073 ; 4.073 ; Rise       ; CLOCK_50        ;
; MemWrite_EX                     ; CLOCK_50   ; 4.074 ; 4.074 ; Rise       ; CLOCK_50        ;
; MemtoReg_EX                     ; CLOCK_50   ; 4.310 ; 4.310 ; Rise       ; CLOCK_50        ;
; PC_Plus_4_EX[*]                 ; CLOCK_50   ; 4.074 ; 4.074 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[0]                ; CLOCK_50   ; 4.118 ; 4.118 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[1]                ; CLOCK_50   ; 4.097 ; 4.097 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[2]                ; CLOCK_50   ; 4.471 ; 4.471 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[3]                ; CLOCK_50   ; 4.334 ; 4.334 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[4]                ; CLOCK_50   ; 4.415 ; 4.415 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[5]                ; CLOCK_50   ; 4.422 ; 4.422 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[6]                ; CLOCK_50   ; 4.216 ; 4.216 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[7]                ; CLOCK_50   ; 4.530 ; 4.530 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[8]                ; CLOCK_50   ; 4.400 ; 4.400 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[9]                ; CLOCK_50   ; 4.085 ; 4.085 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[10]               ; CLOCK_50   ; 4.405 ; 4.405 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[11]               ; CLOCK_50   ; 4.456 ; 4.456 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[12]               ; CLOCK_50   ; 5.073 ; 5.073 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[13]               ; CLOCK_50   ; 4.485 ; 4.485 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[14]               ; CLOCK_50   ; 4.269 ; 4.269 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[15]               ; CLOCK_50   ; 4.443 ; 4.443 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[16]               ; CLOCK_50   ; 4.101 ; 4.101 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[17]               ; CLOCK_50   ; 4.184 ; 4.184 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[18]               ; CLOCK_50   ; 4.725 ; 4.725 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[19]               ; CLOCK_50   ; 4.508 ; 4.508 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[20]               ; CLOCK_50   ; 4.509 ; 4.509 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[21]               ; CLOCK_50   ; 4.228 ; 4.228 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[22]               ; CLOCK_50   ; 4.626 ; 4.626 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[23]               ; CLOCK_50   ; 4.074 ; 4.074 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[24]               ; CLOCK_50   ; 4.626 ; 4.626 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[25]               ; CLOCK_50   ; 4.430 ; 4.430 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[26]               ; CLOCK_50   ; 4.732 ; 4.732 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[27]               ; CLOCK_50   ; 4.644 ; 4.644 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[28]               ; CLOCK_50   ; 4.544 ; 4.544 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[29]               ; CLOCK_50   ; 4.197 ; 4.197 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[30]               ; CLOCK_50   ; 4.518 ; 4.518 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[31]               ; CLOCK_50   ; 4.214 ; 4.214 ; Rise       ; CLOCK_50        ;
; Read_Data_1_EX[*]               ; CLOCK_50   ; 3.750 ; 3.750 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[0]              ; CLOCK_50   ; 4.208 ; 4.208 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[1]              ; CLOCK_50   ; 4.086 ; 4.086 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[2]              ; CLOCK_50   ; 4.068 ; 4.068 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[3]              ; CLOCK_50   ; 4.095 ; 4.095 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[4]              ; CLOCK_50   ; 4.390 ; 4.390 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[5]              ; CLOCK_50   ; 4.183 ; 4.183 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[6]              ; CLOCK_50   ; 3.937 ; 3.937 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[7]              ; CLOCK_50   ; 4.783 ; 4.783 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[8]              ; CLOCK_50   ; 3.987 ; 3.987 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[9]              ; CLOCK_50   ; 4.046 ; 4.046 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[10]             ; CLOCK_50   ; 4.104 ; 4.104 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[11]             ; CLOCK_50   ; 3.750 ; 3.750 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[12]             ; CLOCK_50   ; 4.224 ; 4.224 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[13]             ; CLOCK_50   ; 4.291 ; 4.291 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[14]             ; CLOCK_50   ; 4.043 ; 4.043 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[15]             ; CLOCK_50   ; 4.307 ; 4.307 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[16]             ; CLOCK_50   ; 4.173 ; 4.173 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[17]             ; CLOCK_50   ; 4.249 ; 4.249 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[18]             ; CLOCK_50   ; 3.939 ; 3.939 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[19]             ; CLOCK_50   ; 4.337 ; 4.337 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[20]             ; CLOCK_50   ; 3.998 ; 3.998 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[21]             ; CLOCK_50   ; 3.767 ; 3.767 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[22]             ; CLOCK_50   ; 4.198 ; 4.198 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[23]             ; CLOCK_50   ; 3.931 ; 3.931 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[24]             ; CLOCK_50   ; 4.062 ; 4.062 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[25]             ; CLOCK_50   ; 3.772 ; 3.772 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[26]             ; CLOCK_50   ; 4.220 ; 4.220 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[27]             ; CLOCK_50   ; 4.272 ; 4.272 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[28]             ; CLOCK_50   ; 4.129 ; 4.129 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[29]             ; CLOCK_50   ; 3.776 ; 3.776 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[30]             ; CLOCK_50   ; 3.866 ; 3.866 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[31]             ; CLOCK_50   ; 4.842 ; 4.842 ; Rise       ; CLOCK_50        ;
; Read_Data_2_EX[*]               ; CLOCK_50   ; 3.901 ; 3.901 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[0]              ; CLOCK_50   ; 4.089 ; 4.089 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[1]              ; CLOCK_50   ; 4.320 ; 4.320 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[2]              ; CLOCK_50   ; 3.901 ; 3.901 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[3]              ; CLOCK_50   ; 4.059 ; 4.059 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[4]              ; CLOCK_50   ; 4.064 ; 4.064 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[5]              ; CLOCK_50   ; 4.211 ; 4.211 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[6]              ; CLOCK_50   ; 4.075 ; 4.075 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[7]              ; CLOCK_50   ; 4.063 ; 4.063 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[8]              ; CLOCK_50   ; 4.128 ; 4.128 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[9]              ; CLOCK_50   ; 4.300 ; 4.300 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[10]             ; CLOCK_50   ; 4.036 ; 4.036 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[11]             ; CLOCK_50   ; 4.132 ; 4.132 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[12]             ; CLOCK_50   ; 3.918 ; 3.918 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[13]             ; CLOCK_50   ; 4.042 ; 4.042 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[14]             ; CLOCK_50   ; 4.094 ; 4.094 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[15]             ; CLOCK_50   ; 3.952 ; 3.952 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[16]             ; CLOCK_50   ; 4.183 ; 4.183 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[17]             ; CLOCK_50   ; 4.414 ; 4.414 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[18]             ; CLOCK_50   ; 4.094 ; 4.094 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[19]             ; CLOCK_50   ; 3.901 ; 3.901 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[20]             ; CLOCK_50   ; 4.213 ; 4.213 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[21]             ; CLOCK_50   ; 4.540 ; 4.540 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[22]             ; CLOCK_50   ; 4.090 ; 4.090 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[23]             ; CLOCK_50   ; 4.087 ; 4.087 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[24]             ; CLOCK_50   ; 3.925 ; 3.925 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[25]             ; CLOCK_50   ; 4.163 ; 4.163 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[26]             ; CLOCK_50   ; 3.914 ; 3.914 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[27]             ; CLOCK_50   ; 4.520 ; 4.520 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[28]             ; CLOCK_50   ; 4.460 ; 4.460 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[29]             ; CLOCK_50   ; 4.500 ; 4.500 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[30]             ; CLOCK_50   ; 4.300 ; 4.300 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[31]             ; CLOCK_50   ; 4.254 ; 4.254 ; Rise       ; CLOCK_50        ;
; RegDst_EX                       ; CLOCK_50   ; 4.182 ; 4.182 ; Rise       ; CLOCK_50        ;
; RegWrite_EX                     ; CLOCK_50   ; 3.939 ; 3.939 ; Rise       ; CLOCK_50        ;
; Sign_Extend_Instruction_EX[*]   ; CLOCK_50   ; 3.424 ; 3.424 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[0]  ; CLOCK_50   ; 4.347 ; 4.347 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[1]  ; CLOCK_50   ; 4.367 ; 4.367 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[2]  ; CLOCK_50   ; 4.498 ; 4.498 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[3]  ; CLOCK_50   ; 4.288 ; 4.288 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[4]  ; CLOCK_50   ; 3.924 ; 3.924 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[5]  ; CLOCK_50   ; 4.385 ; 4.385 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[6]  ; CLOCK_50   ; 4.047 ; 4.047 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[7]  ; CLOCK_50   ; 4.292 ; 4.292 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[8]  ; CLOCK_50   ; 4.243 ; 4.243 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[9]  ; CLOCK_50   ; 3.887 ; 3.887 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[10] ; CLOCK_50   ; 4.312 ; 4.312 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[11] ; CLOCK_50   ; 4.652 ; 4.652 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[12] ; CLOCK_50   ; 4.464 ; 4.464 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[13] ; CLOCK_50   ; 4.270 ; 4.270 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[14] ; CLOCK_50   ; 3.424 ; 3.424 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[15] ; CLOCK_50   ; 3.556 ; 3.556 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[16] ; CLOCK_50   ; 3.568 ; 3.568 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[17] ; CLOCK_50   ; 3.619 ; 3.619 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[18] ; CLOCK_50   ; 3.600 ; 3.600 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[19] ; CLOCK_50   ; 3.516 ; 3.516 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[20] ; CLOCK_50   ; 3.580 ; 3.580 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[21] ; CLOCK_50   ; 3.598 ; 3.598 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[22] ; CLOCK_50   ; 3.601 ; 3.601 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[23] ; CLOCK_50   ; 3.614 ; 3.614 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[24] ; CLOCK_50   ; 3.452 ; 3.452 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[25] ; CLOCK_50   ; 3.456 ; 3.456 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[26] ; CLOCK_50   ; 3.608 ; 3.608 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[27] ; CLOCK_50   ; 3.611 ; 3.611 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[28] ; CLOCK_50   ; 3.453 ; 3.453 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[29] ; CLOCK_50   ; 3.609 ; 3.609 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[30] ; CLOCK_50   ; 3.626 ; 3.626 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[31] ; CLOCK_50   ; 3.601 ; 3.601 ; Rise       ; CLOCK_50        ;
+---------------------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                         ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                   ; To Clock                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                     ; CLOCK_50                                                     ; 1859     ; 416      ; 16       ; 64       ;
; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; CLOCK_50                                                     ; 10       ; 10       ; 0        ; 0        ;
; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 68       ; 0        ; 68       ; 0        ;
; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 14       ; 14       ; 14       ; 14       ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                          ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                   ; To Clock                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                     ; CLOCK_50                                                     ; 1859     ; 416      ; 16       ; 64       ;
; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; CLOCK_50                                                     ; 10       ; 10       ; 0        ; 0        ;
; CLOCK_50                                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 68       ; 0        ; 68       ; 0        ;
; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; 14       ; 14       ; 14       ; 14       ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 71    ; 71   ;
; Unconstrained Input Port Paths  ; 728   ; 728  ;
; Unconstrained Output Ports      ; 169   ; 169  ;
; Unconstrained Output Port Paths ; 169   ; 169  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.0 Build 178 05/31/2012 SJ Full Version
    Info: Processing started: Fri Aug 15 11:05:00 2014
Info: Command: quartus_sta MIPS32 -c MIPS32
Info: qsta_default_script.tcl version: #4
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'MIPS32.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: ID_Control|WideOr0~0  from: datac  to: combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.011
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.011      -738.431 CLOCK_50 
    Info (332119):    -1.254        -4.221 IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] 
Info (332146): Worst-case hold slack is -3.181
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.181       -19.913 IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] 
    Info (332119):    -2.092        -2.092 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880     -1048.876 CLOCK_50 
    Info (332119):     0.500         0.000 IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: ID_Control|WideOr0~0  from: datac  to: combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.418
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.418      -344.455 CLOCK_50 
    Info (332119):    -0.182        -0.212 IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] 
Info (332146): Worst-case hold slack is -1.697
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.697       -11.049 IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] 
    Info (332119):    -1.398        -1.410 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880     -1048.876 CLOCK_50 
    Info (332119):     0.500         0.000 IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 396 megabytes
    Info: Processing ended: Fri Aug 15 11:05:02 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


