<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="mark1_beaglebone_demo.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="mark1_beaglebone_demo.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="mark1_beaglebone_demo.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="mark1_beaglebone_demo.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="mark1_beaglebone_demo.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="mark1_beaglebone_demo.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="mark1_beaglebone_demo.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="mark1_beaglebone_demo.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="mark1_beaglebone_demo.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="mark1_beaglebone_demo.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="mark1_beaglebone_demo.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="mark1_beaglebone_demo.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="mark1_beaglebone_demo.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="mark1_beaglebone_demo.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mark1_beaglebone_demo.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="mark1_beaglebone_demo.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="mark1_beaglebone_demo.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="mark1_beaglebone_demo.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="mark1_beaglebone_demo.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="mark1_beaglebone_demo.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="mark1_beaglebone_demo.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="mark1_beaglebone_demo.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="mark1_beaglebone_demo.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="mark1_beaglebone_demo.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="mark1_beaglebone_demo_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="mark1_beaglebone_demo_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="mark1_beaglebone_demo_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="mark1_beaglebone_demo_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="mark1_beaglebone_demo_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mark1_beaglebone_demo_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mark1_beaglebone_demo_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="mark1_beaglebone_demo_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="mark1_beaglebone_demo_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mark1_beaglebone_demo_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="mark1_beaglebone_demo_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="mark1_beaglebone_demo_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="mark1_beaglebone_demo_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mark1_beaglebone_demo_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1357315007" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1357315007">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1357315007" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5833910264714080132" xil_pn:start_ts="1357315007">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1357315007" xil_pn:in_ck="2088049057168484748" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-8730006450106684332" xil_pn:start_ts="1357315007">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1357315007" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6524063601528057786" xil_pn:start_ts="1357315007">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1357315007" xil_pn:in_ck="-4881357408278203013" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1357315007">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1357315007" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3501498014997213662" xil_pn:start_ts="1357315007">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1357315015" xil_pn:in_ck="-7228865068690000635" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-4200464706933407827" xil_pn:start_ts="1357315007">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="mark1_beaglebone_demo.lso"/>
      <outfile xil_pn:name="mark1_beaglebone_demo.ngc"/>
      <outfile xil_pn:name="mark1_beaglebone_demo.ngr"/>
      <outfile xil_pn:name="mark1_beaglebone_demo.prj"/>
      <outfile xil_pn:name="mark1_beaglebone_demo.stx"/>
      <outfile xil_pn:name="mark1_beaglebone_demo.syr"/>
      <outfile xil_pn:name="mark1_beaglebone_demo.xst"/>
      <outfile xil_pn:name="mark1_beaglebone_demo_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1357315015" xil_pn:in_ck="-1394842279978323061" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="3986396874834976187" xil_pn:start_ts="1357315015">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1357315020" xil_pn:in_ck="6652519495372886964" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-1486693217461743105" xil_pn:start_ts="1357315015">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="mark1_beaglebone_demo.bld"/>
      <outfile xil_pn:name="mark1_beaglebone_demo.ngd"/>
      <outfile xil_pn:name="mark1_beaglebone_demo_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1357315039" xil_pn:in_ck="6652519495372886965" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="6093601622908603872" xil_pn:start_ts="1357315020">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="mark1_beaglebone_demo.pcf"/>
      <outfile xil_pn:name="mark1_beaglebone_demo_map.map"/>
      <outfile xil_pn:name="mark1_beaglebone_demo_map.mrp"/>
      <outfile xil_pn:name="mark1_beaglebone_demo_map.ncd"/>
      <outfile xil_pn:name="mark1_beaglebone_demo_map.ngm"/>
      <outfile xil_pn:name="mark1_beaglebone_demo_map.xrpt"/>
      <outfile xil_pn:name="mark1_beaglebone_demo_summary.xml"/>
      <outfile xil_pn:name="mark1_beaglebone_demo_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1357315090" xil_pn:in_ck="3726797874112066894" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1357315039">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="mark1_beaglebone_demo.ncd"/>
      <outfile xil_pn:name="mark1_beaglebone_demo.pad"/>
      <outfile xil_pn:name="mark1_beaglebone_demo.par"/>
      <outfile xil_pn:name="mark1_beaglebone_demo.ptwx"/>
      <outfile xil_pn:name="mark1_beaglebone_demo.unroutes"/>
      <outfile xil_pn:name="mark1_beaglebone_demo.xpi"/>
      <outfile xil_pn:name="mark1_beaglebone_demo_pad.csv"/>
      <outfile xil_pn:name="mark1_beaglebone_demo_pad.txt"/>
      <outfile xil_pn:name="mark1_beaglebone_demo_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1357315138" xil_pn:in_ck="4083161069264654118" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1357315090">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="mark1_beaglebone_demo.bgn"/>
      <outfile xil_pn:name="mark1_beaglebone_demo.bit"/>
      <outfile xil_pn:name="mark1_beaglebone_demo.drc"/>
      <outfile xil_pn:name="mark1_beaglebone_demo.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1357317860" xil_pn:in_ck="4083161069264641264" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1357317858">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1357315090" xil_pn:in_ck="6652519495372886833" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1357315086">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="mark1_beaglebone_demo.twr"/>
      <outfile xil_pn:name="mark1_beaglebone_demo.twx"/>
    </transform>
  </transforms>

</generated_project>
