Analysis & Synthesis report for CPU_chip
Thu Nov 29 09:17:13 2012
Quartus II 32-bit Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |CPU_chip|DE2_CLOCK:lcd_out|next_command
 11. State Machine - |CPU_chip|DE2_CLOCK:lcd_out|state
 12. State Machine - |CPU_chip|CPU_MARC1:CPU|Control_Unit:CU|op
 13. State Machine - |CPU_chip|CPU_MARC1:CPU|Control_Unit:CU|current_state
 14. Registers Removed During Synthesis
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for systemram:Ram1|altsyncram:altsyncram_component|altsyncram_sif1:auto_generated
 19. Source assignments for systemrom:ProgMem|altsyncram:altsyncram_component|altsyncram_nba1:auto_generated
 20. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h424:auto_generated
 21. Parameter Settings for User Entity Instance: systemram:Ram1|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: systemrom:ProgMem|altsyncram:altsyncram_component
 23. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 24. Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub
 25. altsyncram Parameter Settings by Entity Instance
 26. SignalTap II Logic Analyzer Settings
 27. Elapsed Time Per Partition
 28. Connections to In-System Debugging Instance "auto_signaltap_0"
 29. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Nov 29 09:17:13 2012         ;
; Quartus II 32-bit Version          ; 11.1 Build 216 11/23/2011 SP 1 SJ Web Edition ;
; Revision Name                      ; CPU_chip                                      ;
; Top-level Entity Name              ; CPU_chip                                      ;
; Family                             ; Cyclone IV E                                  ;
; Total logic elements               ; 5,131                                         ;
;     Total combinational functions  ; 2,366                                         ;
;     Dedicated logic registers      ; 3,830                                         ;
; Total registers                    ; 3830                                          ;
; Total pins                         ; 20                                            ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 3,014,656                                     ;
; Embedded Multiplier 9-bit elements ; 0                                             ;
; Total PLLs                         ; 0                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; CPU_chip           ; CPU_chip           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Create Debugging Nodes for IP Cores                                        ; On                 ; Off                ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ; < 0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                 ;
+------------------------------------------------------------------+-----------------+----------------------------------+--------------------------------------------------------------------------------+
; File Name with User-Entered Path                                 ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                   ;
+------------------------------------------------------------------+-----------------+----------------------------------+--------------------------------------------------------------------------------+
; MARC2_DE2_115_test1.mif                                          ; yes             ; User Memory Initialization File  ; C:/Users/paul.maxwell/Documents/MARC2_DE2/MARC2_DE2_115_test1.mif              ;
; DE2_CLOCK.vhd                                                    ; yes             ; User VHDL File                   ; C:/Users/paul.maxwell/Documents/MARC2_DE2/DE2_CLOCK.vhd                        ;
; reg16bit.vhd                                                     ; yes             ; User VHDL File                   ; C:/Users/paul.maxwell/Documents/MARC2_DE2/reg16bit.vhd                         ;
; function_unit.vhd                                                ; yes             ; User VHDL File                   ; C:/Users/paul.maxwell/Documents/MARC2_DE2/function_unit.vhd                    ;
; datapath.vhd                                                     ; yes             ; User VHDL File                   ; C:/Users/paul.maxwell/Documents/MARC2_DE2/datapath.vhd                         ;
; CPU.vhd                                                          ; yes             ; User VHDL File                   ; C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU.vhd                              ;
; CPU_chip.vhd                                                     ; yes             ; User VHDL File                   ; C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU_chip.vhd                         ;
; controlunit.vhd                                                  ; yes             ; User VHDL File                   ; C:/Users/paul.maxwell/Documents/MARC2_DE2/controlunit.vhd                      ;
; systemram.vhd                                                    ; yes             ; User Wizard-Generated File       ; C:/Users/paul.maxwell/Documents/MARC2_DE2/systemram.vhd                        ;
; systemrom.vhd                                                    ; yes             ; User Wizard-Generated File       ; C:/Users/paul.maxwell/Documents/MARC2_DE2/systemrom.vhd                        ;
; altsyncram.tdf                                                   ; yes             ; Megafunction                     ; c:/altera/11.1sp1/quartus/libraries/megafunctions/altsyncram.tdf               ;
; stratix_ram_block.inc                                            ; yes             ; Megafunction                     ; c:/altera/11.1sp1/quartus/libraries/megafunctions/stratix_ram_block.inc        ;
; lpm_mux.inc                                                      ; yes             ; Megafunction                     ; c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_mux.inc                  ;
; lpm_decode.inc                                                   ; yes             ; Megafunction                     ; c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_decode.inc               ;
; aglobal111.inc                                                   ; yes             ; Megafunction                     ; c:/altera/11.1sp1/quartus/libraries/megafunctions/aglobal111.inc               ;
; a_rdenreg.inc                                                    ; yes             ; Megafunction                     ; c:/altera/11.1sp1/quartus/libraries/megafunctions/a_rdenreg.inc                ;
; altrom.inc                                                       ; yes             ; Megafunction                     ; c:/altera/11.1sp1/quartus/libraries/megafunctions/altrom.inc                   ;
; altram.inc                                                       ; yes             ; Megafunction                     ; c:/altera/11.1sp1/quartus/libraries/megafunctions/altram.inc                   ;
; altdpram.inc                                                     ; yes             ; Megafunction                     ; c:/altera/11.1sp1/quartus/libraries/megafunctions/altdpram.inc                 ;
; db/altsyncram_sif1.tdf                                           ; yes             ; Auto-Generated Megafunction      ; C:/Users/paul.maxwell/Documents/MARC2_DE2/db/altsyncram_sif1.tdf               ;
; db/altsyncram_nba1.tdf                                           ; yes             ; Auto-Generated Megafunction      ; C:/Users/paul.maxwell/Documents/MARC2_DE2/db/altsyncram_nba1.tdf               ;
; sld_signaltap.vhd                                                ; yes             ; Encrypted Megafunction           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/sld_signaltap.vhd            ;
; sld_ela_control.vhd                                              ; yes             ; Encrypted Megafunction           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/sld_ela_control.vhd          ;
; lpm_shiftreg.tdf                                                 ; yes             ; Megafunction                     ; c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;
; lpm_constant.inc                                                 ; yes             ; Megafunction                     ; c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_constant.inc             ;
; dffeea.inc                                                       ; yes             ; Megafunction                     ; c:/altera/11.1sp1/quartus/libraries/megafunctions/dffeea.inc                   ;
; sld_mbpmg.vhd                                                    ; yes             ; Encrypted Megafunction           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;
; sld_ela_trigger_flow_mgr.vhd                                     ; yes             ; Encrypted Megafunction           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;
; sld_buffer_manager.vhd                                           ; yes             ; Encrypted Megafunction           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;
; sld_gap_detector.vhd                                             ; yes             ; Encrypted Megafunction           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/sld_gap_detector.vhd         ;
; db/altsyncram_h424.tdf                                           ; yes             ; Auto-Generated Megafunction      ; C:/Users/paul.maxwell/Documents/MARC2_DE2/db/altsyncram_h424.tdf               ;
; db/decode_jsa.tdf                                                ; yes             ; Auto-Generated Megafunction      ; C:/Users/paul.maxwell/Documents/MARC2_DE2/db/decode_jsa.tdf                    ;
; db/mux_7qb.tdf                                                   ; yes             ; Auto-Generated Megafunction      ; C:/Users/paul.maxwell/Documents/MARC2_DE2/db/mux_7qb.tdf                       ;
; altdpram.tdf                                                     ; yes             ; Megafunction                     ; c:/altera/11.1sp1/quartus/libraries/megafunctions/altdpram.tdf                 ;
; memmodes.inc                                                     ; yes             ; Megafunction                     ; c:/altera/11.1sp1/quartus/libraries/others/maxplus2/memmodes.inc               ;
; a_hdffe.inc                                                      ; yes             ; Megafunction                     ; c:/altera/11.1sp1/quartus/libraries/megafunctions/a_hdffe.inc                  ;
; alt_le_rden_reg.inc                                              ; yes             ; Megafunction                     ; c:/altera/11.1sp1/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;
; altsyncram.inc                                                   ; yes             ; Megafunction                     ; c:/altera/11.1sp1/quartus/libraries/megafunctions/altsyncram.inc               ;
; lpm_mux.tdf                                                      ; yes             ; Megafunction                     ; c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_mux.tdf                  ;
; muxlut.inc                                                       ; yes             ; Megafunction                     ; c:/altera/11.1sp1/quartus/libraries/megafunctions/muxlut.inc                   ;
; bypassff.inc                                                     ; yes             ; Megafunction                     ; c:/altera/11.1sp1/quartus/libraries/megafunctions/bypassff.inc                 ;
; altshift.inc                                                     ; yes             ; Megafunction                     ; c:/altera/11.1sp1/quartus/libraries/megafunctions/altshift.inc                 ;
; db/mux_1tc.tdf                                                   ; yes             ; Auto-Generated Megafunction      ; C:/Users/paul.maxwell/Documents/MARC2_DE2/db/mux_1tc.tdf                       ;
; lpm_decode.tdf                                                   ; yes             ; Megafunction                     ; c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_decode.tdf               ;
; declut.inc                                                       ; yes             ; Megafunction                     ; c:/altera/11.1sp1/quartus/libraries/megafunctions/declut.inc                   ;
; lpm_compare.inc                                                  ; yes             ; Megafunction                     ; c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_compare.inc              ;
; db/decode_dvf.tdf                                                ; yes             ; Auto-Generated Megafunction      ; C:/Users/paul.maxwell/Documents/MARC2_DE2/db/decode_dvf.tdf                    ;
; lpm_counter.tdf                                                  ; yes             ; Megafunction                     ; c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_counter.tdf              ;
; lpm_add_sub.inc                                                  ; yes             ; Megafunction                     ; c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_add_sub.inc              ;
; cmpconst.inc                                                     ; yes             ; Megafunction                     ; c:/altera/11.1sp1/quartus/libraries/megafunctions/cmpconst.inc                 ;
; lpm_counter.inc                                                  ; yes             ; Megafunction                     ; c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_counter.inc              ;
; alt_counter_stratix.inc                                          ; yes             ; Megafunction                     ; c:/altera/11.1sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;
; db/cntr_7ii.tdf                                                  ; yes             ; Auto-Generated Megafunction      ; C:/Users/paul.maxwell/Documents/MARC2_DE2/db/cntr_7ii.tdf                      ;
; db/cmpr_ugc.tdf                                                  ; yes             ; Auto-Generated Megafunction      ; C:/Users/paul.maxwell/Documents/MARC2_DE2/db/cmpr_ugc.tdf                      ;
; db/cntr_bbj.tdf                                                  ; yes             ; Auto-Generated Megafunction      ; C:/Users/paul.maxwell/Documents/MARC2_DE2/db/cntr_bbj.tdf                      ;
; db/cntr_kgi.tdf                                                  ; yes             ; Auto-Generated Megafunction      ; C:/Users/paul.maxwell/Documents/MARC2_DE2/db/cntr_kgi.tdf                      ;
; db/cmpr_rgc.tdf                                                  ; yes             ; Auto-Generated Megafunction      ; C:/Users/paul.maxwell/Documents/MARC2_DE2/db/cmpr_rgc.tdf                      ;
; db/cntr_23j.tdf                                                  ; yes             ; Auto-Generated Megafunction      ; C:/Users/paul.maxwell/Documents/MARC2_DE2/db/cntr_23j.tdf                      ;
; db/cmpr_ngc.tdf                                                  ; yes             ; Auto-Generated Megafunction      ; C:/Users/paul.maxwell/Documents/MARC2_DE2/db/cmpr_ngc.tdf                      ;
; sld_rom_sr.vhd                                                   ; yes             ; Encrypted Megafunction           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;
; sld_hub.vhd                                                      ; yes             ; Encrypted Megafunction           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/sld_hub.vhd                  ;
; C:/Users/paul.maxwell/Documents/MARC2_DE2/systemrom.mif          ; yes             ; User Memory Initialization File  ; C:/Users/paul.maxwell/Documents/MARC2_DE2/systemrom.mif                        ;
; C:/Users/paul.maxwell/Documents/MARC2_DE2/db/altsyncram_ln91.tdf ; yes             ; Auto-Generated Megafunction      ; C:/Users/paul.maxwell/Documents/MARC2_DE2/db/altsyncram_ln91.tdf               ;
; C:/Users/paul.maxwell/Documents/MARC2_DE2/db/altsyncram_a124.tdf ; yes             ; Auto-Generated Megafunction      ; C:/Users/paul.maxwell/Documents/MARC2_DE2/db/altsyncram_a124.tdf               ;
; C:/Users/paul.maxwell/Documents/MARC2_DE2/db/mux_iob.tdf         ; yes             ; Auto-Generated Megafunction      ; C:/Users/paul.maxwell/Documents/MARC2_DE2/db/mux_iob.tdf                       ;
; C:/Users/paul.maxwell/Documents/MARC2_DE2/db/cntr_fgi.tdf        ; yes             ; Auto-Generated Megafunction      ; C:/Users/paul.maxwell/Documents/MARC2_DE2/db/cntr_fgi.tdf                      ;
+------------------------------------------------------------------+-----------------+----------------------------------+--------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 5,131     ;
;                                             ;           ;
; Total combinational functions               ; 2366      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 1624      ;
;     -- 3 input functions                    ; 500       ;
;     -- <=2 input functions                  ; 242       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 2228      ;
;     -- arithmetic mode                      ; 138       ;
;                                             ;           ;
; Total registers                             ; 3830      ;
;     -- Dedicated logic registers            ; 3830      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 20        ;
; Total memory bits                           ; 3014656   ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 2418      ;
; Total fan-out                               ; 31638     ;
; Average fan-out                             ; 4.76      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                    ; Library Name ;
+------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |CPU_chip                                                                                                                          ; 2366 (141)        ; 3830 (17)    ; 3014656     ; 0            ; 0       ; 0         ; 20   ; 0            ; |CPU_chip                                                                                                                                                                                                                                                                                                                              ;              ;
;    |CPU_MARC1:CPU|                                                                                                                 ; 688 (32)          ; 258 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|CPU_MARC1:CPU                                                                                                                                                                                                                                                                                                                ;              ;
;       |Control_Unit:CU|                                                                                                            ; 363 (363)         ; 146 (146)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|CPU_MARC1:CPU|Control_Unit:CU                                                                                                                                                                                                                                                                                                ;              ;
;       |DP_MARC1:FNU|                                                                                                               ; 293 (175)         ; 112 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|CPU_MARC1:CPU|DP_MARC1:FNU                                                                                                                                                                                                                                                                                                   ;              ;
;          |function_unit:Fnc_unit|                                                                                                  ; 118 (118)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|CPU_MARC1:CPU|DP_MARC1:FNU|function_unit:Fnc_unit                                                                                                                                                                                                                                                                            ;              ;
;          |reg16bit:R1|                                                                                                             ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R1                                                                                                                                                                                                                                                                                       ;              ;
;          |reg16bit:R2|                                                                                                             ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R2                                                                                                                                                                                                                                                                                       ;              ;
;          |reg16bit:R3|                                                                                                             ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R3                                                                                                                                                                                                                                                                                       ;              ;
;          |reg16bit:R4|                                                                                                             ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R4                                                                                                                                                                                                                                                                                       ;              ;
;          |reg16bit:R5|                                                                                                             ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R5                                                                                                                                                                                                                                                                                       ;              ;
;          |reg16bit:R6|                                                                                                             ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R6                                                                                                                                                                                                                                                                                       ;              ;
;          |reg16bit:R7|                                                                                                             ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R7                                                                                                                                                                                                                                                                                       ;              ;
;    |DE2_CLOCK:lcd_out|                                                                                                             ; 107 (107)         ; 62 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|DE2_CLOCK:lcd_out                                                                                                                                                                                                                                                                                                            ;              ;
;    |sld_hub:auto_hub|                                                                                                              ; 105 (67)          ; 73 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                             ;              ;
;       |sld_rom_sr:hub_info_reg|                                                                                                    ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                                     ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                                                                                  ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                                   ;              ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                ; 1325 (1)          ; 3420 (0)     ; 2965504     ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                               ;              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                      ; 1324 (16)         ; 3420 (1121)  ; 2965504     ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                         ;              ;
;          |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                          ; 31 (0)            ; 88 (88)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                          ;              ;
;             |lpm_decode:wdecoder|                                                                                                  ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                      ;              ;
;                |decode_dvf:auto_generated|                                                                                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                                            ;              ;
;             |lpm_mux:mux|                                                                                                          ; 29 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                              ;              ;
;                |mux_1tc:auto_generated|                                                                                            ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_1tc:auto_generated                                                                                                                                                       ;              ;
;          |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                         ; 2 (0)             ; 1 (0)        ; 2965504     ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                         ;              ;
;             |altsyncram_h424:auto_generated|                                                                                       ; 2 (0)             ; 1 (1)        ; 2965504     ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h424:auto_generated                                                                                                                                                                          ;              ;
;                |decode_jsa:decode2|                                                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h424:auto_generated|decode_jsa:decode2                                                                                                                                                       ;              ;
;          |lpm_shiftreg:segment_offset_config_deserialize|                                                                          ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                          ;              ;
;          |lpm_shiftreg:status_register|                                                                                            ; 18 (18)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                            ;              ;
;          |sld_buffer_manager:sld_buffer_manager_inst|                                                                              ; 107 (107)         ; 79 (79)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                              ;              ;
;          |sld_ela_control:ela_control|                                                                                             ; 846 (3)           ; 1823 (5)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                             ;              ;
;             |lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize                                                                                                                                                           ;              ;
;             |lpm_shiftreg:trigger_config_deserialize|                                                                              ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                     ;              ;
;             |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                               ; 360 (0)           ; 900 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                                      ;              ;
;                |lpm_shiftreg:trigger_condition_deserialize|                                                                        ; 0 (0)             ; 540 (540)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                           ;              ;
;                |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                    ; 360 (0)           ; 360 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                                 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                                 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                                 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                                 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                                 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                                 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                                 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                                 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1                                ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                                 ;              ;
;             |sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic| ; 420 (0)           ; 900 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic                                                                                                        ;              ;
;                |lpm_shiftreg:trigger_condition_deserialize|                                                                        ; 0 (0)             ; 540 (540)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|lpm_shiftreg:trigger_condition_deserialize                                                             ;              ;
;                |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                    ; 420 (60)          ; 360 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                         ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1   ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1   ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1   ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1   ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1   ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1   ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1   ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1   ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1   ;              ;
;             |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                        ; 61 (61)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                               ;              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                           ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                       ;              ;
;             |sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|                                                    ; 2 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match                                                                                                                                                           ;              ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                             ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                     ;              ;
;          |sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector|                                                       ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector                                                                                                                                                                                       ;              ;
;          |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                        ; 285 (12)          ; 267 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                        ;              ;
;             |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                            ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                              ;              ;
;                |cntr_7ii:auto_generated|                                                                                           ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_7ii:auto_generated                                                                                      ;              ;
;             |lpm_counter:read_pointer_counter|                                                                                     ; 14 (0)            ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                       ;              ;
;                |cntr_bbj:auto_generated|                                                                                           ; 14 (14)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated                                                                                                               ;              ;
;             |lpm_counter:status_advance_pointer_counter|                                                                           ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                             ;              ;
;                |cntr_kgi:auto_generated|                                                                                           ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_kgi:auto_generated                                                                                                     ;              ;
;             |lpm_counter:status_read_pointer_counter|                                                                              ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                ;              ;
;                |cntr_23j:auto_generated|                                                                                           ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                                                        ;              ;
;             |lpm_shiftreg:info_data_shift_out|                                                                                     ; 29 (29)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                       ;              ;
;             |lpm_shiftreg:ram_data_shift_out|                                                                                      ; 181 (181)         ; 181 (181)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                        ;              ;
;             |lpm_shiftreg:status_data_shift_out|                                                                                   ; 29 (29)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                     ;              ;
;          |sld_rom_sr:crc_rom_sr|                                                                                                   ; 18 (18)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                   ;              ;
;    |systemram:Ram1|                                                                                                                ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|systemram:Ram1                                                                                                                                                                                                                                                                                                               ;              ;
;       |altsyncram:altsyncram_component|                                                                                            ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|systemram:Ram1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                               ;              ;
;          |altsyncram_sif1:auto_generated|                                                                                          ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|systemram:Ram1|altsyncram:altsyncram_component|altsyncram_sif1:auto_generated                                                                                                                                                                                                                                                ;              ;
;    |systemrom:ProgMem|                                                                                                             ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|systemrom:ProgMem                                                                                                                                                                                                                                                                                                            ;              ;
;       |altsyncram:altsyncram_component|                                                                                            ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|systemrom:ProgMem|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                            ;              ;
;          |altsyncram_nba1:auto_generated|                                                                                          ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_chip|systemrom:ProgMem|altsyncram:altsyncram_component|altsyncram_nba1:auto_generated                                                                                                                                                                                                                                             ;              ;
+------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-------------------------+
; Name                                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h424:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16384        ; 181          ; 16384        ; 181          ; 2965504 ; None                    ;
; systemram:Ram1|altsyncram:altsyncram_component|altsyncram_sif1:auto_generated|ALTSYNCRAM                                                                       ; AUTO ; Single Port      ; 2048         ; 16           ; --           ; --           ; 32768   ; None                    ;
; systemrom:ProgMem|altsyncram:altsyncram_component|altsyncram_nba1:auto_generated|ALTSYNCRAM                                                                    ; AUTO ; ROM              ; 1024         ; 16           ; --           ; --           ; 16384   ; MARC2_DE2_115_test1.mif ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                 ;
+--------+--------------+---------+--------------+--------------+-----------------------------+---------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance             ; IP Include File                                         ;
+--------+--------------+---------+--------------+--------------+-----------------------------+---------------------------------------------------------+
; Altera ; RAM: 1-PORT  ; 11.1    ; N/A          ; N/A          ; |CPU_chip|systemram:Ram1    ; C:/Users/paul.maxwell/Documents/MARC2_DE2/systemram.vhd ;
; Altera ; ROM: 1-PORT  ; 11.1    ; N/A          ; N/A          ; |CPU_chip|systemrom:ProgMem ; C:/Users/paul.maxwell/Documents/MARC2_DE2/systemrom.vhd ;
+--------+--------------+---------+--------------+--------------+-----------------------------+---------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CPU_chip|DE2_CLOCK:lcd_out|next_command                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------+----------------------------+--------------------------+---------------------+-------------------+---------------------+-----------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+-----------------------+-------------------------+-----------------------+---------------------+
; Name                       ; next_command.DISPLAY_CLEAR ; next_command.DISPLAY_OFF ; next_command.RESET3 ; next_command.HOLD ; next_command.RESET1 ; next_command.TOGGLE_E ; next_command.RETURN_HOME ; next_command.WRITE_CHAR6 ; next_command.WRITE_CHAR5 ; next_command.WRITE_CHAR4 ; next_command.WRITE_CHAR3 ; next_command.WRITE_CHAR2 ; next_command.WRITE_CHAR1 ; next_command.MODE_SET ; next_command.DISPLAY_ON ; next_command.FUNC_SET ; next_command.RESET2 ;
+----------------------------+----------------------------+--------------------------+---------------------+-------------------+---------------------+-----------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+-----------------------+-------------------------+-----------------------+---------------------+
; next_command.RESET2        ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                     ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                     ; 0                       ; 0                     ; 0                   ;
; next_command.FUNC_SET      ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                     ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                     ; 0                       ; 1                     ; 1                   ;
; next_command.DISPLAY_ON    ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                     ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                     ; 1                       ; 0                     ; 1                   ;
; next_command.MODE_SET      ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                     ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                     ; 0                       ; 0                     ; 1                   ;
; next_command.WRITE_CHAR1   ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                     ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.WRITE_CHAR2   ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                     ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ; 0                        ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.WRITE_CHAR3   ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                     ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ; 0                        ; 0                        ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.WRITE_CHAR4   ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                     ; 0                        ; 0                        ; 0                        ; 1                        ; 0                        ; 0                        ; 0                        ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.WRITE_CHAR5   ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                     ; 0                        ; 0                        ; 1                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.WRITE_CHAR6   ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                     ; 0                        ; 1                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.RETURN_HOME   ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                     ; 1                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.TOGGLE_E      ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 1                     ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.RESET1        ; 0                          ; 0                        ; 0                   ; 0                 ; 1                   ; 0                     ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.HOLD          ; 0                          ; 0                        ; 0                   ; 1                 ; 0                   ; 0                     ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.RESET3        ; 0                          ; 0                        ; 1                   ; 0                 ; 0                   ; 0                     ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.DISPLAY_OFF   ; 0                          ; 1                        ; 0                   ; 0                 ; 0                   ; 0                     ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.DISPLAY_CLEAR ; 1                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                     ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                     ; 0                       ; 0                     ; 1                   ;
+----------------------------+----------------------------+--------------------------+---------------------+-------------------+---------------------+-----------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+-----------------------+-------------------------+-----------------------+---------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CPU_chip|DE2_CLOCK:lcd_out|state                                                                                                                                                                                                                                                                                         ;
+---------------------+---------------------+-------------------+--------------+--------------+------------+----------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+----------------+------------------+----------------+--------------+
; Name                ; state.DISPLAY_CLEAR ; state.DISPLAY_OFF ; state.RESET3 ; state.RESET2 ; state.HOLD ; state.TOGGLE_E ; state.RETURN_HOME ; state.WRITE_CHAR6 ; state.WRITE_CHAR5 ; state.WRITE_CHAR4 ; state.WRITE_CHAR3 ; state.WRITE_CHAR2 ; state.WRITE_CHAR1 ; state.MODE_SET ; state.DISPLAY_ON ; state.FUNC_SET ; state.RESET1 ;
+---------------------+---------------------+-------------------+--------------+--------------+------------+----------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+----------------+------------------+----------------+--------------+
; state.RESET1        ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0              ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0                ; 0              ; 0            ;
; state.FUNC_SET      ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0              ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0                ; 1              ; 1            ;
; state.DISPLAY_ON    ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0              ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 1                ; 0              ; 1            ;
; state.MODE_SET      ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0              ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1              ; 0                ; 0              ; 1            ;
; state.WRITE_CHAR1   ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0              ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0              ; 0                ; 0              ; 1            ;
; state.WRITE_CHAR2   ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0              ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0              ; 0                ; 0              ; 1            ;
; state.WRITE_CHAR3   ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0              ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0              ; 0                ; 0              ; 1            ;
; state.WRITE_CHAR4   ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0              ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0              ; 0                ; 0              ; 1            ;
; state.WRITE_CHAR5   ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0              ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0                ; 0              ; 1            ;
; state.WRITE_CHAR6   ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0              ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0                ; 0              ; 1            ;
; state.RETURN_HOME   ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0              ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0                ; 0              ; 1            ;
; state.TOGGLE_E      ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 1              ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0                ; 0              ; 1            ;
; state.HOLD          ; 0                   ; 0                 ; 0            ; 0            ; 1          ; 0              ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0                ; 0              ; 1            ;
; state.RESET2        ; 0                   ; 0                 ; 0            ; 1            ; 0          ; 0              ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0                ; 0              ; 1            ;
; state.RESET3        ; 0                   ; 0                 ; 1            ; 0            ; 0          ; 0              ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0                ; 0              ; 1            ;
; state.DISPLAY_OFF   ; 0                   ; 1                 ; 0            ; 0            ; 0          ; 0              ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0                ; 0              ; 1            ;
; state.DISPLAY_CLEAR ; 1                   ; 0                 ; 0            ; 0            ; 0          ; 0              ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0                ; 0              ; 1            ;
+---------------------+---------------------+-------------------+--------------+--------------+------------+----------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+----------------+------------------+----------------+--------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CPU_chip|CPU_MARC1:CPU|Control_Unit:CU|op                                                                                                                               ;
+----------+--------+--------+---------+--------+-------+-------+-------+--------+---------+----------+--------+-------+---------+---------+---------+---------+---------+-------+---------+
; Name     ; op.jmp ; op.nop ; op.call ; op.orx ; op.ba ; op.bn ; op.bz ; op.ret ; op.addi ; op.sethi ; op.hlt ; op.ld ; op.sllx ; op.srlx ; op.notx ; op.andx ; op.addx ; op.st ; op.subx ;
+----------+--------+--------+---------+--------+-------+-------+-------+--------+---------+----------+--------+-------+---------+---------+---------+---------+---------+-------+---------+
; op.subx  ; 0      ; 0      ; 0       ; 0      ; 0     ; 0     ; 0     ; 0      ; 0       ; 0        ; 0      ; 0     ; 0       ; 0       ; 0       ; 0       ; 0       ; 0     ; 0       ;
; op.st    ; 0      ; 0      ; 0       ; 0      ; 0     ; 0     ; 0     ; 0      ; 0       ; 0        ; 0      ; 0     ; 0       ; 0       ; 0       ; 0       ; 0       ; 1     ; 1       ;
; op.addx  ; 0      ; 0      ; 0       ; 0      ; 0     ; 0     ; 0     ; 0      ; 0       ; 0        ; 0      ; 0     ; 0       ; 0       ; 0       ; 0       ; 1       ; 0     ; 1       ;
; op.andx  ; 0      ; 0      ; 0       ; 0      ; 0     ; 0     ; 0     ; 0      ; 0       ; 0        ; 0      ; 0     ; 0       ; 0       ; 0       ; 1       ; 0       ; 0     ; 1       ;
; op.notx  ; 0      ; 0      ; 0       ; 0      ; 0     ; 0     ; 0     ; 0      ; 0       ; 0        ; 0      ; 0     ; 0       ; 0       ; 1       ; 0       ; 0       ; 0     ; 1       ;
; op.srlx  ; 0      ; 0      ; 0       ; 0      ; 0     ; 0     ; 0     ; 0      ; 0       ; 0        ; 0      ; 0     ; 0       ; 1       ; 0       ; 0       ; 0       ; 0     ; 1       ;
; op.sllx  ; 0      ; 0      ; 0       ; 0      ; 0     ; 0     ; 0     ; 0      ; 0       ; 0        ; 0      ; 0     ; 1       ; 0       ; 0       ; 0       ; 0       ; 0     ; 1       ;
; op.ld    ; 0      ; 0      ; 0       ; 0      ; 0     ; 0     ; 0     ; 0      ; 0       ; 0        ; 0      ; 1     ; 0       ; 0       ; 0       ; 0       ; 0       ; 0     ; 1       ;
; op.hlt   ; 0      ; 0      ; 0       ; 0      ; 0     ; 0     ; 0     ; 0      ; 0       ; 0        ; 1      ; 0     ; 0       ; 0       ; 0       ; 0       ; 0       ; 0     ; 1       ;
; op.sethi ; 0      ; 0      ; 0       ; 0      ; 0     ; 0     ; 0     ; 0      ; 0       ; 1        ; 0      ; 0     ; 0       ; 0       ; 0       ; 0       ; 0       ; 0     ; 1       ;
; op.addi  ; 0      ; 0      ; 0       ; 0      ; 0     ; 0     ; 0     ; 0      ; 1       ; 0        ; 0      ; 0     ; 0       ; 0       ; 0       ; 0       ; 0       ; 0     ; 1       ;
; op.ret   ; 0      ; 0      ; 0       ; 0      ; 0     ; 0     ; 0     ; 1      ; 0       ; 0        ; 0      ; 0     ; 0       ; 0       ; 0       ; 0       ; 0       ; 0     ; 1       ;
; op.bz    ; 0      ; 0      ; 0       ; 0      ; 0     ; 0     ; 1     ; 0      ; 0       ; 0        ; 0      ; 0     ; 0       ; 0       ; 0       ; 0       ; 0       ; 0     ; 1       ;
; op.bn    ; 0      ; 0      ; 0       ; 0      ; 0     ; 1     ; 0     ; 0      ; 0       ; 0        ; 0      ; 0     ; 0       ; 0       ; 0       ; 0       ; 0       ; 0     ; 1       ;
; op.ba    ; 0      ; 0      ; 0       ; 0      ; 1     ; 0     ; 0     ; 0      ; 0       ; 0        ; 0      ; 0     ; 0       ; 0       ; 0       ; 0       ; 0       ; 0     ; 1       ;
; op.orx   ; 0      ; 0      ; 0       ; 1      ; 0     ; 0     ; 0     ; 0      ; 0       ; 0        ; 0      ; 0     ; 0       ; 0       ; 0       ; 0       ; 0       ; 0     ; 1       ;
; op.call  ; 0      ; 0      ; 1       ; 0      ; 0     ; 0     ; 0     ; 0      ; 0       ; 0        ; 0      ; 0     ; 0       ; 0       ; 0       ; 0       ; 0       ; 0     ; 1       ;
; op.nop   ; 0      ; 1      ; 0       ; 0      ; 0     ; 0     ; 0     ; 0      ; 0       ; 0        ; 0      ; 0     ; 0       ; 0       ; 0       ; 0       ; 0       ; 0     ; 1       ;
; op.jmp   ; 1      ; 0      ; 0       ; 0      ; 0     ; 0     ; 0     ; 0      ; 0       ; 0        ; 0      ; 0     ; 0       ; 0       ; 0       ; 0       ; 0       ; 0     ; 1       ;
+----------+--------+--------+---------+--------+-------+-------+-------+--------+---------+----------+--------+-------+---------+---------+---------+---------+---------+-------+---------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CPU_chip|CPU_MARC1:CPU|Control_Unit:CU|current_state                                                               ;
+-----------------------+------------------+-----------------------+----------------------+---------------------+---------------------+
; Name                  ; current_state.WB ; current_state.Execute ; current_state.Decode ; current_state.Fetch ; current_state.Reset ;
+-----------------------+------------------+-----------------------+----------------------+---------------------+---------------------+
; current_state.Reset   ; 0                ; 0                     ; 0                    ; 0                   ; 0                   ;
; current_state.Fetch   ; 0                ; 0                     ; 0                    ; 1                   ; 1                   ;
; current_state.Decode  ; 0                ; 0                     ; 1                    ; 0                   ; 1                   ;
; current_state.Execute ; 0                ; 1                     ; 0                    ; 0                   ; 1                   ;
; current_state.WB      ; 1                ; 0                     ; 0                    ; 0                   ; 1                   ;
+-----------------------+------------------+-----------------------+----------------------+---------------------+---------------------+


+-------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                        ;
+-----------------------------------------+-------------------------------------------------+
; Register name                           ; Reason for Removal                              ;
+-----------------------------------------+-------------------------------------------------+
; DE2_CLOCK:lcd_out|LCD_RW                ; Stuck at GND due to stuck port data_in          ;
; DE2_CLOCK:lcd_out|next_command.RESET1   ; Merged with DE2_CLOCK:lcd_out|next_command.HOLD ;
; DE2_CLOCK:lcd_out|next_command.TOGGLE_E ; Merged with DE2_CLOCK:lcd_out|next_command.HOLD ;
; DE2_CLOCK:lcd_out|next_command.HOLD     ; Stuck at GND due to stuck port data_in          ;
; Total Number of Removed Registers = 4   ;                                                 ;
+-----------------------------------------+-------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3830  ;
; Number of registers using Synchronous Clear  ; 33    ;
; Number of registers using Synchronous Load   ; 298   ;
; Number of registers using Asynchronous Clear ; 1632  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1629  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                       ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; DE2_CLOCK:lcd_out|LCD_E                                                                                                                 ; 2       ;
; CPU_MARC1:CPU|Control_Unit:CU|Mem_cs                                                                                                    ; 3       ;
; CPU_MARC1:CPU|Control_Unit:CU|Mem_rd                                                                                                    ; 3       ;
; CPU_MARC1:CPU|Control_Unit:CU|Mem_wr                                                                                                    ; 18      ;
; system_clock                                                                                                                            ; 259     ;
; DE2_CLOCK:lcd_out|DATA_BUS_VALUE[3]                                                                                                     ; 2       ;
; DE2_CLOCK:lcd_out|DATA_BUS_VALUE[4]                                                                                                     ; 2       ;
; DE2_CLOCK:lcd_out|DATA_BUS_VALUE[5]                                                                                                     ; 2       ;
; sld_hub:auto_hub|tdo                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13] ; 1       ;
; Total number of inverted registers = 23                                                                                                 ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                       ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------------------------------------------------------------+----------------------------+
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; |CPU_chip|DE2_CLOCK:lcd_out|CLK_COUNT_400HZ[1]                   ;                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; |CPU_chip|CPU_MARC1:CPU|Control_Unit:CU|SP[12]                   ;                            ;
; 11:1               ; 16 bits   ; 112 LEs       ; 48 LEs               ; 64 LEs                 ; |CPU_chip|CPU_MARC1:CPU|Control_Unit:CU|AR[13]                   ;                            ;
; 11:1               ; 16 bits   ; 112 LEs       ; 48 LEs               ; 64 LEs                 ; |CPU_chip|CPU_MARC1:CPU|Control_Unit:CU|PC[9]                    ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |CPU_chip|CPU_MARC1:CPU|Control_Unit:CU|PC                       ;                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |CPU_chip|CPU_MARC1:CPU|Control_Unit:CU|op.ld                    ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |CPU_chip|CPU_MARC1:CPU|Control_Unit:CU|ld_op                    ;                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; |CPU_chip|CPU_MARC1:CPU|DP_MARC1:FNU|Mux3                        ;                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; |CPU_chip|DisplayReg[2]                                          ;                            ;
; 9:1                ; 14 bits   ; 84 LEs        ; 70 LEs               ; 14 LEs                 ; |CPU_chip|CPU_MARC1:CPU|DP_MARC1:FNU|function_unit:Fnc_unit|Mux5 ;                            ;
; 9:1                ; 16 bits   ; 96 LEs        ; 80 LEs               ; 16 LEs                 ; |CPU_chip|CPU_MARC1:CPU|DP_MARC1:FNU|Bbus[4]                     ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; |CPU_chip|CPU_MARC1:CPU|Control_Unit:CU|op.srlx                  ;                            ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; |CPU_chip|CPU_MARC1:CPU|Control_Unit:CU|op.bn                    ;                            ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; |CPU_chip|CPU_MARC1:CPU|Control_Unit:CU|offset                   ;                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; |CPU_chip|CPU_MARC1:CPU|Control_Unit:CU|ctl_wd                   ;                            ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |CPU_chip|CPU_MARC1:CPU|Control_Unit:CU|ctl_wd                   ;                            ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; |CPU_chip|CPU_MARC1:CPU|Control_Unit:CU|offset                   ;                            ;
; 10:1               ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; |CPU_chip|CPU_MARC1:CPU|Control_Unit:CU|ctl_wd                   ;                            ;
; 10:1               ; 4 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; |CPU_chip|CPU_MARC1:CPU|Control_Unit:CU|ctl_wd                   ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------------------------------------------------------------+----------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for systemram:Ram1|altsyncram:altsyncram_component|altsyncram_sif1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for systemrom:ProgMem|altsyncram:altsyncram_component|altsyncram_nba1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h424:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: systemram:Ram1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                         ;
; WIDTH_A                            ; 16                   ; Signed Integer                  ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                  ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                  ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Untyped                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_sif1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: systemrom:ProgMem|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------+---------------------------------+
; Parameter Name                     ; Value                   ; Type                            ;
+------------------------------------+-------------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                         ;
; OPERATION_MODE                     ; ROM                     ; Untyped                         ;
; WIDTH_A                            ; 16                      ; Signed Integer                  ;
; WIDTHAD_A                          ; 10                      ; Signed Integer                  ;
; NUMWORDS_A                         ; 1024                    ; Signed Integer                  ;
; OUTDATA_REG_A                      ; CLOCK0                  ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                         ;
; WIDTH_B                            ; 1                       ; Untyped                         ;
; WIDTHAD_B                          ; 1                       ; Untyped                         ;
; NUMWORDS_B                         ; 1                       ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                       ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                         ;
; BYTE_SIZE                          ; 8                       ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                         ;
; INIT_FILE                          ; MARC2_DE2_115_test1.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                       ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                  ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                  ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E            ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_nba1         ; Untyped                         ;
+------------------------------------+-------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_data_bits                                   ; 180                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_trigger_bits                                ; 180                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_node_crc_hiword                             ; 51694                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_node_crc_loword                             ; 63707                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_sample_depth                                ; 16384                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_segment_size                                ; 16384                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_in_enabled                          ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; sld_inversion_mask_length                       ; 1109                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_storage_qualifier_bits                      ; 180                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_storage_qualifier_gap_record                ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_storage_qualifier_mode                      ; COMBINATIONAL                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_storage_qualifier_enable_advanced_condition ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_storage_qualifier_inversion_mask_length     ; 541                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_storage_qualifier_advanced_condition_entity ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_storage_qualifier_pipeline                  ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub             ;
+--------------------------+----------------------------------+-----------------+
; Parameter Name           ; Value                            ; Type            ;
+--------------------------+----------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                ; Untyped         ;
; sld_common_ip_version    ; 0                                ; Untyped         ;
; device_family            ; Cyclone IV E                     ; Untyped         ;
; n_nodes                  ; 1                                ; Untyped         ;
; n_sel_bits               ; 1                                ; Untyped         ;
; n_node_ir_bits           ; 8                                ; Untyped         ;
; node_info                ; 00110000000000000110111000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                ; Signed Integer  ;
+--------------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                              ;
+-------------------------------------------+---------------------------------------------------+
; Name                                      ; Value                                             ;
+-------------------------------------------+---------------------------------------------------+
; Number of entity instances                ; 2                                                 ;
; Entity Instance                           ; systemram:Ram1|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                       ;
;     -- WIDTH_A                            ; 16                                                ;
;     -- NUMWORDS_A                         ; 2048                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                            ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
; Entity Instance                           ; systemrom:ProgMem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                               ;
;     -- WIDTH_A                            ; 16                                                ;
;     -- NUMWORDS_A                         ; 1024                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                            ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
+-------------------------------------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 180                 ; 180              ; 16384        ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                  ;
+----------------------------------------------------------------+---------------+-----------+----------------+-------------------+-----------------------------------------------------+---------+
; Name                                                           ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                   ; Details ;
+----------------------------------------------------------------+---------------+-----------+----------------+-------------------+-----------------------------------------------------+---------+
; CPU_MARC1:CPU|Control_Unit:CU|AR[0]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|AR[0]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|AR[0]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|AR[0]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|AR[0]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|AR[0]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|AR[10]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|AR[10]                ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|AR[10]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|AR[10]                ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|AR[10]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|AR[10]                ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|AR[11]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|AR[11]                ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|AR[11]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|AR[11]                ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|AR[11]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|AR[11]                ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|AR[12]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|AR[12]                ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|AR[12]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|AR[12]                ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|AR[12]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|AR[12]                ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|AR[13]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|AR[13]                ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|AR[13]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|AR[13]                ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|AR[13]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|AR[13]                ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|AR[14]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|AR[14]                ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|AR[14]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|AR[14]                ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|AR[14]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|AR[14]                ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|AR[15]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|AR[15]                ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|AR[15]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|AR[15]                ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|AR[15]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|AR[15]                ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|AR[1]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|AR[1]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|AR[1]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|AR[1]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|AR[1]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|AR[1]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|AR[2]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|AR[2]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|AR[2]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|AR[2]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|AR[2]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|AR[2]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|AR[3]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|AR[3]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|AR[3]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|AR[3]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|AR[3]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|AR[3]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|AR[4]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|AR[4]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|AR[4]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|AR[4]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|AR[4]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|AR[4]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|AR[5]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|AR[5]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|AR[5]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|AR[5]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|AR[5]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|AR[5]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|AR[6]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|AR[6]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|AR[6]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|AR[6]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|AR[6]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|AR[6]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|AR[7]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|AR[7]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|AR[7]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|AR[7]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|AR[7]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|AR[7]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|AR[8]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|AR[8]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|AR[8]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|AR[8]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|AR[8]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|AR[8]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|AR[9]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|AR[9]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|AR[9]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|AR[9]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|AR[9]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|AR[9]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|AR_EN                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|AR_EN                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|AR_EN                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|AR_EN                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|AR_EN                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|AR_EN                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|IR[0]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|IR[0]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|IR[0]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|IR[0]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|IR[0]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|IR[0]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|IR[10]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|IR[10]                ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|IR[10]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|IR[10]                ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|IR[10]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|IR[10]                ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|IR[11]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|IR[11]                ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|IR[11]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|IR[11]                ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|IR[11]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|IR[11]                ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|IR[12]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|IR[12]                ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|IR[12]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|IR[12]                ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|IR[12]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|IR[12]                ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|IR[13]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|IR[13]                ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|IR[13]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|IR[13]                ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|IR[13]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|IR[13]                ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|IR[14]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|IR[14]                ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|IR[14]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|IR[14]                ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|IR[14]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|IR[14]                ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|IR[15]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|IR[15]                ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|IR[15]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|IR[15]                ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|IR[15]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|IR[15]                ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|IR[1]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|IR[1]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|IR[1]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|IR[1]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|IR[1]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|IR[1]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|IR[2]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|IR[2]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|IR[2]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|IR[2]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|IR[2]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|IR[2]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|IR[3]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|IR[3]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|IR[3]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|IR[3]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|IR[3]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|IR[3]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|IR[4]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|IR[4]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|IR[4]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|IR[4]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|IR[4]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|IR[4]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|IR[5]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|IR[5]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|IR[5]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|IR[5]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|IR[5]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|IR[5]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|IR[6]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|IR[6]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|IR[6]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|IR[6]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|IR[6]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|IR[6]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|IR[7]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|IR[7]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|IR[7]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|IR[7]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|IR[7]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|IR[7]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|IR[8]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|IR[8]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|IR[8]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|IR[8]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|IR[8]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|IR[8]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|IR[9]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|IR[9]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|IR[9]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|IR[9]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|IR[9]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|IR[9]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|PC[0]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|PC[0]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|PC[0]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|PC[0]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|PC[0]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|PC[0]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|PC[10]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|PC[10]                ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|PC[10]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|PC[10]                ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|PC[10]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|PC[10]                ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|PC[11]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|PC[11]                ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|PC[11]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|PC[11]                ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|PC[11]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|PC[11]                ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|PC[12]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|PC[12]                ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|PC[12]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|PC[12]                ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|PC[12]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|PC[12]                ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|PC[13]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|PC[13]                ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|PC[13]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|PC[13]                ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|PC[13]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|PC[13]                ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|PC[14]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|PC[14]                ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|PC[14]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|PC[14]                ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|PC[14]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|PC[14]                ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|PC[15]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|PC[15]                ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|PC[15]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|PC[15]                ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|PC[15]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|PC[15]                ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|PC[1]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|PC[1]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|PC[1]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|PC[1]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|PC[1]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|PC[1]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|PC[2]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|PC[2]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|PC[2]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|PC[2]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|PC[2]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|PC[2]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|PC[3]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|PC[3]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|PC[3]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|PC[3]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|PC[3]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|PC[3]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|PC[4]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|PC[4]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|PC[4]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|PC[4]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|PC[4]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|PC[4]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|PC[5]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|PC[5]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|PC[5]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|PC[5]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|PC[5]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|PC[5]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|PC[6]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|PC[6]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|PC[6]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|PC[6]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|PC[6]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|PC[6]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|PC[7]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|PC[7]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|PC[7]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|PC[7]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|PC[7]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|PC[7]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|PC[8]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|PC[8]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|PC[8]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|PC[8]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|PC[8]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|PC[8]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|PC[9]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|PC[9]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|PC[9]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|PC[9]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|PC[9]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|PC[9]                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|PSR[0]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|PSR[0]                ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|PSR[0]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|PSR[0]                ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|PSR[0]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|PSR[0]                ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|PSR[1]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|PSR[1]                ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|PSR[1]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|PSR[1]                ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|PSR[1]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|PSR[1]                ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|R_we                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|R_we                  ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|R_we                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|R_we                  ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|R_we                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|R_we                  ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|ld_op                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|ld_op                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|ld_op                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|ld_op                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|ld_op                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|ld_op                 ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|offset[0]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|offset[0]             ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|offset[0]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|offset[0]             ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|offset[0]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|offset[0]             ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|offset[10]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|offset[10]            ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|offset[10]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|offset[10]            ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|offset[10]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|offset[10]            ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|offset[11]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|offset[11]            ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|offset[11]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|offset[11]            ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|offset[11]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|offset[11]            ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|offset[12]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|offset[12]            ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|offset[12]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|offset[12]            ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|offset[12]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|offset[12]            ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|offset[13]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|offset[13]            ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|offset[13]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|offset[13]            ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|offset[13]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|offset[13]            ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|offset[14]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|offset[14]            ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|offset[14]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|offset[14]            ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|offset[14]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|offset[14]            ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|offset[15]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|offset[15]            ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|offset[15]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|offset[15]            ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|offset[15]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|offset[15]            ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|offset[1]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|offset[1]             ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|offset[1]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|offset[1]             ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|offset[1]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|offset[1]             ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|offset[2]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|offset[2]             ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|offset[2]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|offset[2]             ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|offset[2]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|offset[2]             ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|offset[3]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|offset[3]             ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|offset[3]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|offset[3]             ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|offset[3]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|offset[3]             ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|offset[4]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|offset[4]             ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|offset[4]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|offset[4]             ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|offset[4]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|offset[4]             ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|offset[5]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|offset[5]             ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|offset[5]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|offset[5]             ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|offset[5]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|offset[5]             ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|offset[6]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|offset[6]             ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|offset[6]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|offset[6]             ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|offset[6]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|offset[6]             ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|offset[7]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|offset[7]             ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|offset[7]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|offset[7]             ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|offset[7]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|offset[7]             ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|offset[8]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|offset[8]             ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|offset[8]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|offset[8]             ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|offset[8]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|offset[8]             ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|offset[9]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|offset[9]             ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|offset[9]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|offset[9]             ; N/A     ;
; CPU_MARC1:CPU|Control_Unit:CU|offset[9]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|offset[9]             ; N/A     ;
; CPU_MARC1:CPU|R1out[0]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R1|data_out[0]  ; N/A     ;
; CPU_MARC1:CPU|R1out[0]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R1|data_out[0]  ; N/A     ;
; CPU_MARC1:CPU|R1out[0]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R1|data_out[0]  ; N/A     ;
; CPU_MARC1:CPU|R1out[10]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R1|data_out[10] ; N/A     ;
; CPU_MARC1:CPU|R1out[10]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R1|data_out[10] ; N/A     ;
; CPU_MARC1:CPU|R1out[10]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R1|data_out[10] ; N/A     ;
; CPU_MARC1:CPU|R1out[11]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R1|data_out[11] ; N/A     ;
; CPU_MARC1:CPU|R1out[11]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R1|data_out[11] ; N/A     ;
; CPU_MARC1:CPU|R1out[11]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R1|data_out[11] ; N/A     ;
; CPU_MARC1:CPU|R1out[12]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R1|data_out[12] ; N/A     ;
; CPU_MARC1:CPU|R1out[12]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R1|data_out[12] ; N/A     ;
; CPU_MARC1:CPU|R1out[12]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R1|data_out[12] ; N/A     ;
; CPU_MARC1:CPU|R1out[13]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R1|data_out[13] ; N/A     ;
; CPU_MARC1:CPU|R1out[13]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R1|data_out[13] ; N/A     ;
; CPU_MARC1:CPU|R1out[13]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R1|data_out[13] ; N/A     ;
; CPU_MARC1:CPU|R1out[14]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R1|data_out[14] ; N/A     ;
; CPU_MARC1:CPU|R1out[14]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R1|data_out[14] ; N/A     ;
; CPU_MARC1:CPU|R1out[14]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R1|data_out[14] ; N/A     ;
; CPU_MARC1:CPU|R1out[15]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R1|data_out[15] ; N/A     ;
; CPU_MARC1:CPU|R1out[15]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R1|data_out[15] ; N/A     ;
; CPU_MARC1:CPU|R1out[15]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R1|data_out[15] ; N/A     ;
; CPU_MARC1:CPU|R1out[1]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R1|data_out[1]  ; N/A     ;
; CPU_MARC1:CPU|R1out[1]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R1|data_out[1]  ; N/A     ;
; CPU_MARC1:CPU|R1out[1]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R1|data_out[1]  ; N/A     ;
; CPU_MARC1:CPU|R1out[2]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R1|data_out[2]  ; N/A     ;
; CPU_MARC1:CPU|R1out[2]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R1|data_out[2]  ; N/A     ;
; CPU_MARC1:CPU|R1out[2]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R1|data_out[2]  ; N/A     ;
; CPU_MARC1:CPU|R1out[3]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R1|data_out[3]  ; N/A     ;
; CPU_MARC1:CPU|R1out[3]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R1|data_out[3]  ; N/A     ;
; CPU_MARC1:CPU|R1out[3]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R1|data_out[3]  ; N/A     ;
; CPU_MARC1:CPU|R1out[4]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R1|data_out[4]  ; N/A     ;
; CPU_MARC1:CPU|R1out[4]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R1|data_out[4]  ; N/A     ;
; CPU_MARC1:CPU|R1out[4]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R1|data_out[4]  ; N/A     ;
; CPU_MARC1:CPU|R1out[5]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R1|data_out[5]  ; N/A     ;
; CPU_MARC1:CPU|R1out[5]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R1|data_out[5]  ; N/A     ;
; CPU_MARC1:CPU|R1out[5]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R1|data_out[5]  ; N/A     ;
; CPU_MARC1:CPU|R1out[6]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R1|data_out[6]  ; N/A     ;
; CPU_MARC1:CPU|R1out[6]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R1|data_out[6]  ; N/A     ;
; CPU_MARC1:CPU|R1out[6]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R1|data_out[6]  ; N/A     ;
; CPU_MARC1:CPU|R1out[7]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R1|data_out[7]  ; N/A     ;
; CPU_MARC1:CPU|R1out[7]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R1|data_out[7]  ; N/A     ;
; CPU_MARC1:CPU|R1out[7]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R1|data_out[7]  ; N/A     ;
; CPU_MARC1:CPU|R1out[8]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R1|data_out[8]  ; N/A     ;
; CPU_MARC1:CPU|R1out[8]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R1|data_out[8]  ; N/A     ;
; CPU_MARC1:CPU|R1out[8]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R1|data_out[8]  ; N/A     ;
; CPU_MARC1:CPU|R1out[9]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R1|data_out[9]  ; N/A     ;
; CPU_MARC1:CPU|R1out[9]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R1|data_out[9]  ; N/A     ;
; CPU_MARC1:CPU|R1out[9]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R1|data_out[9]  ; N/A     ;
; CPU_MARC1:CPU|R2out[0]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R2|data_out[0]  ; N/A     ;
; CPU_MARC1:CPU|R2out[0]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R2|data_out[0]  ; N/A     ;
; CPU_MARC1:CPU|R2out[0]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R2|data_out[0]  ; N/A     ;
; CPU_MARC1:CPU|R2out[10]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R2|data_out[10] ; N/A     ;
; CPU_MARC1:CPU|R2out[10]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R2|data_out[10] ; N/A     ;
; CPU_MARC1:CPU|R2out[10]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R2|data_out[10] ; N/A     ;
; CPU_MARC1:CPU|R2out[11]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R2|data_out[11] ; N/A     ;
; CPU_MARC1:CPU|R2out[11]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R2|data_out[11] ; N/A     ;
; CPU_MARC1:CPU|R2out[11]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R2|data_out[11] ; N/A     ;
; CPU_MARC1:CPU|R2out[12]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R2|data_out[12] ; N/A     ;
; CPU_MARC1:CPU|R2out[12]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R2|data_out[12] ; N/A     ;
; CPU_MARC1:CPU|R2out[12]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R2|data_out[12] ; N/A     ;
; CPU_MARC1:CPU|R2out[13]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R2|data_out[13] ; N/A     ;
; CPU_MARC1:CPU|R2out[13]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R2|data_out[13] ; N/A     ;
; CPU_MARC1:CPU|R2out[13]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R2|data_out[13] ; N/A     ;
; CPU_MARC1:CPU|R2out[14]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R2|data_out[14] ; N/A     ;
; CPU_MARC1:CPU|R2out[14]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R2|data_out[14] ; N/A     ;
; CPU_MARC1:CPU|R2out[14]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R2|data_out[14] ; N/A     ;
; CPU_MARC1:CPU|R2out[15]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R2|data_out[15] ; N/A     ;
; CPU_MARC1:CPU|R2out[15]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R2|data_out[15] ; N/A     ;
; CPU_MARC1:CPU|R2out[15]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R2|data_out[15] ; N/A     ;
; CPU_MARC1:CPU|R2out[1]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R2|data_out[1]  ; N/A     ;
; CPU_MARC1:CPU|R2out[1]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R2|data_out[1]  ; N/A     ;
; CPU_MARC1:CPU|R2out[1]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R2|data_out[1]  ; N/A     ;
; CPU_MARC1:CPU|R2out[2]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R2|data_out[2]  ; N/A     ;
; CPU_MARC1:CPU|R2out[2]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R2|data_out[2]  ; N/A     ;
; CPU_MARC1:CPU|R2out[2]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R2|data_out[2]  ; N/A     ;
; CPU_MARC1:CPU|R2out[3]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R2|data_out[3]  ; N/A     ;
; CPU_MARC1:CPU|R2out[3]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R2|data_out[3]  ; N/A     ;
; CPU_MARC1:CPU|R2out[3]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R2|data_out[3]  ; N/A     ;
; CPU_MARC1:CPU|R2out[4]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R2|data_out[4]  ; N/A     ;
; CPU_MARC1:CPU|R2out[4]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R2|data_out[4]  ; N/A     ;
; CPU_MARC1:CPU|R2out[4]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R2|data_out[4]  ; N/A     ;
; CPU_MARC1:CPU|R2out[5]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R2|data_out[5]  ; N/A     ;
; CPU_MARC1:CPU|R2out[5]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R2|data_out[5]  ; N/A     ;
; CPU_MARC1:CPU|R2out[5]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R2|data_out[5]  ; N/A     ;
; CPU_MARC1:CPU|R2out[6]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R2|data_out[6]  ; N/A     ;
; CPU_MARC1:CPU|R2out[6]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R2|data_out[6]  ; N/A     ;
; CPU_MARC1:CPU|R2out[6]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R2|data_out[6]  ; N/A     ;
; CPU_MARC1:CPU|R2out[7]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R2|data_out[7]  ; N/A     ;
; CPU_MARC1:CPU|R2out[7]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R2|data_out[7]  ; N/A     ;
; CPU_MARC1:CPU|R2out[7]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R2|data_out[7]  ; N/A     ;
; CPU_MARC1:CPU|R2out[8]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R2|data_out[8]  ; N/A     ;
; CPU_MARC1:CPU|R2out[8]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R2|data_out[8]  ; N/A     ;
; CPU_MARC1:CPU|R2out[8]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R2|data_out[8]  ; N/A     ;
; CPU_MARC1:CPU|R2out[9]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R2|data_out[9]  ; N/A     ;
; CPU_MARC1:CPU|R2out[9]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R2|data_out[9]  ; N/A     ;
; CPU_MARC1:CPU|R2out[9]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R2|data_out[9]  ; N/A     ;
; CPU_MARC1:CPU|R3out[0]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R3|data_out[0]  ; N/A     ;
; CPU_MARC1:CPU|R3out[0]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R3|data_out[0]  ; N/A     ;
; CPU_MARC1:CPU|R3out[0]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R3|data_out[0]  ; N/A     ;
; CPU_MARC1:CPU|R3out[10]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R3|data_out[10] ; N/A     ;
; CPU_MARC1:CPU|R3out[10]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R3|data_out[10] ; N/A     ;
; CPU_MARC1:CPU|R3out[10]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R3|data_out[10] ; N/A     ;
; CPU_MARC1:CPU|R3out[11]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R3|data_out[11] ; N/A     ;
; CPU_MARC1:CPU|R3out[11]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R3|data_out[11] ; N/A     ;
; CPU_MARC1:CPU|R3out[11]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R3|data_out[11] ; N/A     ;
; CPU_MARC1:CPU|R3out[12]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R3|data_out[12] ; N/A     ;
; CPU_MARC1:CPU|R3out[12]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R3|data_out[12] ; N/A     ;
; CPU_MARC1:CPU|R3out[12]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R3|data_out[12] ; N/A     ;
; CPU_MARC1:CPU|R3out[13]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R3|data_out[13] ; N/A     ;
; CPU_MARC1:CPU|R3out[13]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R3|data_out[13] ; N/A     ;
; CPU_MARC1:CPU|R3out[13]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R3|data_out[13] ; N/A     ;
; CPU_MARC1:CPU|R3out[14]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R3|data_out[14] ; N/A     ;
; CPU_MARC1:CPU|R3out[14]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R3|data_out[14] ; N/A     ;
; CPU_MARC1:CPU|R3out[14]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R3|data_out[14] ; N/A     ;
; CPU_MARC1:CPU|R3out[15]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R3|data_out[15] ; N/A     ;
; CPU_MARC1:CPU|R3out[15]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R3|data_out[15] ; N/A     ;
; CPU_MARC1:CPU|R3out[15]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R3|data_out[15] ; N/A     ;
; CPU_MARC1:CPU|R3out[1]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R3|data_out[1]  ; N/A     ;
; CPU_MARC1:CPU|R3out[1]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R3|data_out[1]  ; N/A     ;
; CPU_MARC1:CPU|R3out[1]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R3|data_out[1]  ; N/A     ;
; CPU_MARC1:CPU|R3out[2]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R3|data_out[2]  ; N/A     ;
; CPU_MARC1:CPU|R3out[2]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R3|data_out[2]  ; N/A     ;
; CPU_MARC1:CPU|R3out[2]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R3|data_out[2]  ; N/A     ;
; CPU_MARC1:CPU|R3out[3]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R3|data_out[3]  ; N/A     ;
; CPU_MARC1:CPU|R3out[3]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R3|data_out[3]  ; N/A     ;
; CPU_MARC1:CPU|R3out[3]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R3|data_out[3]  ; N/A     ;
; CPU_MARC1:CPU|R3out[4]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R3|data_out[4]  ; N/A     ;
; CPU_MARC1:CPU|R3out[4]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R3|data_out[4]  ; N/A     ;
; CPU_MARC1:CPU|R3out[4]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R3|data_out[4]  ; N/A     ;
; CPU_MARC1:CPU|R3out[5]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R3|data_out[5]  ; N/A     ;
; CPU_MARC1:CPU|R3out[5]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R3|data_out[5]  ; N/A     ;
; CPU_MARC1:CPU|R3out[5]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R3|data_out[5]  ; N/A     ;
; CPU_MARC1:CPU|R3out[6]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R3|data_out[6]  ; N/A     ;
; CPU_MARC1:CPU|R3out[6]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R3|data_out[6]  ; N/A     ;
; CPU_MARC1:CPU|R3out[6]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R3|data_out[6]  ; N/A     ;
; CPU_MARC1:CPU|R3out[7]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R3|data_out[7]  ; N/A     ;
; CPU_MARC1:CPU|R3out[7]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R3|data_out[7]  ; N/A     ;
; CPU_MARC1:CPU|R3out[7]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R3|data_out[7]  ; N/A     ;
; CPU_MARC1:CPU|R3out[8]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R3|data_out[8]  ; N/A     ;
; CPU_MARC1:CPU|R3out[8]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R3|data_out[8]  ; N/A     ;
; CPU_MARC1:CPU|R3out[8]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R3|data_out[8]  ; N/A     ;
; CPU_MARC1:CPU|R3out[9]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R3|data_out[9]  ; N/A     ;
; CPU_MARC1:CPU|R3out[9]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R3|data_out[9]  ; N/A     ;
; CPU_MARC1:CPU|R3out[9]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R3|data_out[9]  ; N/A     ;
; CPU_MARC1:CPU|R4out[0]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R4|data_out[0]  ; N/A     ;
; CPU_MARC1:CPU|R4out[0]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R4|data_out[0]  ; N/A     ;
; CPU_MARC1:CPU|R4out[0]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R4|data_out[0]  ; N/A     ;
; CPU_MARC1:CPU|R4out[10]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R4|data_out[10] ; N/A     ;
; CPU_MARC1:CPU|R4out[10]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R4|data_out[10] ; N/A     ;
; CPU_MARC1:CPU|R4out[10]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R4|data_out[10] ; N/A     ;
; CPU_MARC1:CPU|R4out[11]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R4|data_out[11] ; N/A     ;
; CPU_MARC1:CPU|R4out[11]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R4|data_out[11] ; N/A     ;
; CPU_MARC1:CPU|R4out[11]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R4|data_out[11] ; N/A     ;
; CPU_MARC1:CPU|R4out[12]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R4|data_out[12] ; N/A     ;
; CPU_MARC1:CPU|R4out[12]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R4|data_out[12] ; N/A     ;
; CPU_MARC1:CPU|R4out[12]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R4|data_out[12] ; N/A     ;
; CPU_MARC1:CPU|R4out[13]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R4|data_out[13] ; N/A     ;
; CPU_MARC1:CPU|R4out[13]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R4|data_out[13] ; N/A     ;
; CPU_MARC1:CPU|R4out[13]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R4|data_out[13] ; N/A     ;
; CPU_MARC1:CPU|R4out[14]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R4|data_out[14] ; N/A     ;
; CPU_MARC1:CPU|R4out[14]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R4|data_out[14] ; N/A     ;
; CPU_MARC1:CPU|R4out[14]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R4|data_out[14] ; N/A     ;
; CPU_MARC1:CPU|R4out[15]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R4|data_out[15] ; N/A     ;
; CPU_MARC1:CPU|R4out[15]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R4|data_out[15] ; N/A     ;
; CPU_MARC1:CPU|R4out[15]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R4|data_out[15] ; N/A     ;
; CPU_MARC1:CPU|R4out[1]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R4|data_out[1]  ; N/A     ;
; CPU_MARC1:CPU|R4out[1]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R4|data_out[1]  ; N/A     ;
; CPU_MARC1:CPU|R4out[1]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R4|data_out[1]  ; N/A     ;
; CPU_MARC1:CPU|R4out[2]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R4|data_out[2]  ; N/A     ;
; CPU_MARC1:CPU|R4out[2]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R4|data_out[2]  ; N/A     ;
; CPU_MARC1:CPU|R4out[2]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R4|data_out[2]  ; N/A     ;
; CPU_MARC1:CPU|R4out[3]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R4|data_out[3]  ; N/A     ;
; CPU_MARC1:CPU|R4out[3]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R4|data_out[3]  ; N/A     ;
; CPU_MARC1:CPU|R4out[3]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R4|data_out[3]  ; N/A     ;
; CPU_MARC1:CPU|R4out[4]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R4|data_out[4]  ; N/A     ;
; CPU_MARC1:CPU|R4out[4]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R4|data_out[4]  ; N/A     ;
; CPU_MARC1:CPU|R4out[4]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R4|data_out[4]  ; N/A     ;
; CPU_MARC1:CPU|R4out[5]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R4|data_out[5]  ; N/A     ;
; CPU_MARC1:CPU|R4out[5]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R4|data_out[5]  ; N/A     ;
; CPU_MARC1:CPU|R4out[5]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R4|data_out[5]  ; N/A     ;
; CPU_MARC1:CPU|R4out[6]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R4|data_out[6]  ; N/A     ;
; CPU_MARC1:CPU|R4out[6]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R4|data_out[6]  ; N/A     ;
; CPU_MARC1:CPU|R4out[6]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R4|data_out[6]  ; N/A     ;
; CPU_MARC1:CPU|R4out[7]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R4|data_out[7]  ; N/A     ;
; CPU_MARC1:CPU|R4out[7]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R4|data_out[7]  ; N/A     ;
; CPU_MARC1:CPU|R4out[7]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R4|data_out[7]  ; N/A     ;
; CPU_MARC1:CPU|R4out[8]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R4|data_out[8]  ; N/A     ;
; CPU_MARC1:CPU|R4out[8]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R4|data_out[8]  ; N/A     ;
; CPU_MARC1:CPU|R4out[8]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R4|data_out[8]  ; N/A     ;
; CPU_MARC1:CPU|R4out[9]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R4|data_out[9]  ; N/A     ;
; CPU_MARC1:CPU|R4out[9]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R4|data_out[9]  ; N/A     ;
; CPU_MARC1:CPU|R4out[9]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R4|data_out[9]  ; N/A     ;
; CPU_MARC1:CPU|address[0]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[0]~1                          ; N/A     ;
; CPU_MARC1:CPU|address[0]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[0]~1                          ; N/A     ;
; CPU_MARC1:CPU|address[0]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[0]~1                          ; N/A     ;
; CPU_MARC1:CPU|address[10]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[10]~3                         ; N/A     ;
; CPU_MARC1:CPU|address[10]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[10]~3                         ; N/A     ;
; CPU_MARC1:CPU|address[10]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[10]~3                         ; N/A     ;
; CPU_MARC1:CPU|address[11]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[11]~5                         ; N/A     ;
; CPU_MARC1:CPU|address[11]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[11]~5                         ; N/A     ;
; CPU_MARC1:CPU|address[11]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[11]~5                         ; N/A     ;
; CPU_MARC1:CPU|address[12]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[12]~7                         ; N/A     ;
; CPU_MARC1:CPU|address[12]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[12]~7                         ; N/A     ;
; CPU_MARC1:CPU|address[12]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[12]~7                         ; N/A     ;
; CPU_MARC1:CPU|address[13]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[13]~9                         ; N/A     ;
; CPU_MARC1:CPU|address[13]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[13]~9                         ; N/A     ;
; CPU_MARC1:CPU|address[13]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[13]~9                         ; N/A     ;
; CPU_MARC1:CPU|address[14]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[14]~11                        ; N/A     ;
; CPU_MARC1:CPU|address[14]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[14]~11                        ; N/A     ;
; CPU_MARC1:CPU|address[14]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[14]~11                        ; N/A     ;
; CPU_MARC1:CPU|address[15]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[15]~13                        ; N/A     ;
; CPU_MARC1:CPU|address[15]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[15]~13                        ; N/A     ;
; CPU_MARC1:CPU|address[15]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[15]~13                        ; N/A     ;
; CPU_MARC1:CPU|address[1]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[1]~15                         ; N/A     ;
; CPU_MARC1:CPU|address[1]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[1]~15                         ; N/A     ;
; CPU_MARC1:CPU|address[1]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[1]~15                         ; N/A     ;
; CPU_MARC1:CPU|address[2]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[2]~17                         ; N/A     ;
; CPU_MARC1:CPU|address[2]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[2]~17                         ; N/A     ;
; CPU_MARC1:CPU|address[2]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[2]~17                         ; N/A     ;
; CPU_MARC1:CPU|address[3]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[3]~19                         ; N/A     ;
; CPU_MARC1:CPU|address[3]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[3]~19                         ; N/A     ;
; CPU_MARC1:CPU|address[3]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[3]~19                         ; N/A     ;
; CPU_MARC1:CPU|address[4]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[4]~21                         ; N/A     ;
; CPU_MARC1:CPU|address[4]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[4]~21                         ; N/A     ;
; CPU_MARC1:CPU|address[4]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[4]~21                         ; N/A     ;
; CPU_MARC1:CPU|address[5]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[5]~23                         ; N/A     ;
; CPU_MARC1:CPU|address[5]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[5]~23                         ; N/A     ;
; CPU_MARC1:CPU|address[5]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[5]~23                         ; N/A     ;
; CPU_MARC1:CPU|address[6]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[6]~25                         ; N/A     ;
; CPU_MARC1:CPU|address[6]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[6]~25                         ; N/A     ;
; CPU_MARC1:CPU|address[6]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[6]~25                         ; N/A     ;
; CPU_MARC1:CPU|address[7]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[7]~27                         ; N/A     ;
; CPU_MARC1:CPU|address[7]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[7]~27                         ; N/A     ;
; CPU_MARC1:CPU|address[7]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[7]~27                         ; N/A     ;
; CPU_MARC1:CPU|address[8]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[8]~29                         ; N/A     ;
; CPU_MARC1:CPU|address[8]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[8]~29                         ; N/A     ;
; CPU_MARC1:CPU|address[8]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[8]~29                         ; N/A     ;
; CPU_MARC1:CPU|address[9]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[9]~31                         ; N/A     ;
; CPU_MARC1:CPU|address[9]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[9]~31                         ; N/A     ;
; CPU_MARC1:CPU|address[9]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[9]~31                         ; N/A     ;
; CPU_MARC1:CPU|mem_cs                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|Mem_cs~_wirecell      ; N/A     ;
; CPU_MARC1:CPU|mem_cs                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|Mem_cs~_wirecell      ; N/A     ;
; CPU_MARC1:CPU|mem_cs                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|Mem_cs~_wirecell      ; N/A     ;
; CPU_MARC1:CPU|mem_rd                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|Mem_rd~_wirecell      ; N/A     ;
; CPU_MARC1:CPU|mem_rd                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|Mem_rd~_wirecell      ; N/A     ;
; CPU_MARC1:CPU|mem_rd                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|Mem_rd~_wirecell      ; N/A     ;
; CPU_MARC1:CPU|mem_wr                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|Mem_wr~_wirecell      ; N/A     ;
; CPU_MARC1:CPU|mem_wr                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|Mem_wr~_wirecell      ; N/A     ;
; CPU_MARC1:CPU|mem_wr                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|Control_Unit:CU|Mem_wr~_wirecell      ; N/A     ;
; mem_cs_ram                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mem_cs_ram~1                                        ; N/A     ;
; mem_cs_ram                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mem_cs_ram~1                                        ; N/A     ;
; mem_cs_ram                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mem_cs_ram~1                                        ; N/A     ;
; mem_cs_rom                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mem_cs_rom~0                                        ; N/A     ;
; mem_cs_rom                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mem_cs_rom~0                                        ; N/A     ;
; mem_cs_rom                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mem_cs_rom~0                                        ; N/A     ;
; run                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; run                                                 ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|address_a[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[0]~1                          ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|address_a[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[0]~1                          ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|address_a[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[0]~1                          ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|address_a[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[1]~15                         ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|address_a[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[1]~15                         ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|address_a[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[1]~15                         ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|address_a[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[2]~17                         ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|address_a[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[2]~17                         ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|address_a[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[2]~17                         ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|address_a[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[3]~19                         ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|address_a[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[3]~19                         ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|address_a[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[3]~19                         ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|address_a[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[4]~21                         ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|address_a[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[4]~21                         ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|address_a[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[4]~21                         ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|address_a[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[5]~23                         ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|address_a[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[5]~23                         ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|address_a[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[5]~23                         ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|address_a[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[6]~25                         ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|address_a[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[6]~25                         ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|address_a[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[6]~25                         ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|address_a[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[7]~27                         ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|address_a[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[7]~27                         ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|address_a[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[7]~27                         ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|address_a[8] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[8]~29                         ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|address_a[8] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[8]~29                         ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|address_a[8] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[8]~29                         ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|address_a[9] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[9]~31                         ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|address_a[9] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[9]~31                         ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|address_a[9] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_MARC1:CPU|address[9]~31                         ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|data_a[0]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                 ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|data_a[0]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                 ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|data_a[0]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                 ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|data_a[10]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                 ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|data_a[10]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                 ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|data_a[10]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                 ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|data_a[11]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                 ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|data_a[11]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                 ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|data_a[11]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                 ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|data_a[12]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                 ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|data_a[12]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                 ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|data_a[12]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                 ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|data_a[13]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                 ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|data_a[13]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                 ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|data_a[13]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                 ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|data_a[14]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                 ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|data_a[14]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                 ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|data_a[14]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                 ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|data_a[15]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                 ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|data_a[15]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                 ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|data_a[15]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                 ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|data_a[1]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                 ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|data_a[1]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                 ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|data_a[1]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                 ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|data_a[2]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                 ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|data_a[2]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                 ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|data_a[2]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                 ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|data_a[3]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                 ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|data_a[3]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                 ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|data_a[3]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                 ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|data_a[4]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                 ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|data_a[4]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                 ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|data_a[4]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                 ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|data_a[5]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                 ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|data_a[5]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                 ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|data_a[5]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                 ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|data_a[6]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                 ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|data_a[6]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                 ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|data_a[6]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                 ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|data_a[7]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                 ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|data_a[7]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                 ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|data_a[7]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                 ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|data_a[8]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                 ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|data_a[8]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                 ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|data_a[8]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                 ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|data_a[9]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                 ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|data_a[9]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                 ; N/A     ;
; systemrom:ProgMem|altsyncram:altsyncram_component|data_a[9]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                 ; N/A     ;
; clk                                                            ; post-fitting  ; connected ; Top            ; post-synthesis    ; clk                                                 ; N/A     ;
+----------------------------------------------------------------+---------------+-----------+----------------+-------------------+-----------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Nov 29 09:16:45 2012
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MARC2_DE2 -c CPU_chip
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file de2_clock.vhd
    Info (12022): Found design unit 1: DE2_CLOCK-a
    Info (12023): Found entity 1: DE2_CLOCK
Info (12021): Found 2 design units, including 1 entities, in source file reg16bit.vhd
    Info (12022): Found design unit 1: reg16bit-reg16bit
    Info (12023): Found entity 1: reg16bit
Info (12021): Found 2 design units, including 1 entities, in source file function_unit.vhd
    Info (12022): Found design unit 1: function_unit-function_unit
    Info (12023): Found entity 1: function_unit
Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhd
    Info (12022): Found design unit 1: DP_MARC1-dataflow
    Info (12023): Found entity 1: DP_MARC1
Info (12021): Found 2 design units, including 1 entities, in source file cpu.vhd
    Info (12022): Found design unit 1: CPU_MARC1-it
    Info (12023): Found entity 1: CPU_MARC1
Info (12021): Found 2 design units, including 1 entities, in source file cpu_chip.vhd
    Info (12022): Found design unit 1: CPU_chip-Behavioral
    Info (12023): Found entity 1: CPU_chip
Info (12021): Found 2 design units, including 1 entities, in source file controlunit.vhd
    Info (12022): Found design unit 1: Control_Unit-Control_Unit
    Info (12023): Found entity 1: Control_Unit
Info (12021): Found 2 design units, including 1 entities, in source file refreshcounter.vhd
    Info (12022): Found design unit 1: refreshcounter-SYN
    Info (12023): Found entity 1: refreshcounter
Info (12021): Found 2 design units, including 1 entities, in source file systemram.vhd
    Info (12022): Found design unit 1: systemram-SYN
    Info (12023): Found entity 1: systemram
Info (12021): Found 2 design units, including 1 entities, in source file systemrom.vhd
    Info (12022): Found design unit 1: systemrom-SYN
    Info (12023): Found entity 1: systemrom
Info (12127): Elaborating entity "CPU_chip" for the top level hierarchy
Info (12128): Elaborating entity "systemram" for hierarchy "systemram:Ram1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "systemram:Ram1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "systemram:Ram1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "systemram:Ram1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sif1.tdf
    Info (12023): Found entity 1: altsyncram_sif1
Info (12128): Elaborating entity "altsyncram_sif1" for hierarchy "systemram:Ram1|altsyncram:altsyncram_component|altsyncram_sif1:auto_generated"
Info (12128): Elaborating entity "systemrom" for hierarchy "systemrom:ProgMem"
Info (12128): Elaborating entity "altsyncram" for hierarchy "systemrom:ProgMem|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "systemrom:ProgMem|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "systemrom:ProgMem|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "MARC2_DE2_115_test1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nba1.tdf
    Info (12023): Found entity 1: altsyncram_nba1
Info (12128): Elaborating entity "altsyncram_nba1" for hierarchy "systemrom:ProgMem|altsyncram:altsyncram_component|altsyncram_nba1:auto_generated"
Info (12128): Elaborating entity "CPU_MARC1" for hierarchy "CPU_MARC1:CPU"
Info (12128): Elaborating entity "Control_Unit" for hierarchy "CPU_MARC1:CPU|Control_Unit:CU"
Info (12128): Elaborating entity "DP_MARC1" for hierarchy "CPU_MARC1:CPU|DP_MARC1:FNU"
Info (10041): Inferred latch for "func_data[0]" at datapath.vhd(110)
Info (10041): Inferred latch for "func_data[1]" at datapath.vhd(110)
Info (10041): Inferred latch for "func_data[2]" at datapath.vhd(110)
Info (10041): Inferred latch for "func_data[3]" at datapath.vhd(110)
Info (10041): Inferred latch for "func_data[4]" at datapath.vhd(110)
Info (10041): Inferred latch for "func_data[5]" at datapath.vhd(110)
Info (10041): Inferred latch for "func_data[6]" at datapath.vhd(110)
Info (10041): Inferred latch for "func_data[7]" at datapath.vhd(110)
Info (10041): Inferred latch for "func_data[8]" at datapath.vhd(110)
Info (10041): Inferred latch for "func_data[9]" at datapath.vhd(110)
Info (10041): Inferred latch for "func_data[10]" at datapath.vhd(110)
Info (10041): Inferred latch for "func_data[11]" at datapath.vhd(110)
Info (10041): Inferred latch for "func_data[12]" at datapath.vhd(110)
Info (10041): Inferred latch for "func_data[13]" at datapath.vhd(110)
Info (10041): Inferred latch for "func_data[14]" at datapath.vhd(110)
Info (10041): Inferred latch for "func_data[15]" at datapath.vhd(110)
Info (10041): Inferred latch for "Bbus[0]" at datapath.vhd(107)
Info (10041): Inferred latch for "Bbus[1]" at datapath.vhd(107)
Info (10041): Inferred latch for "Bbus[2]" at datapath.vhd(107)
Info (10041): Inferred latch for "Bbus[3]" at datapath.vhd(107)
Info (10041): Inferred latch for "Bbus[4]" at datapath.vhd(107)
Info (10041): Inferred latch for "Bbus[5]" at datapath.vhd(107)
Info (10041): Inferred latch for "Bbus[6]" at datapath.vhd(107)
Info (10041): Inferred latch for "Bbus[7]" at datapath.vhd(107)
Info (10041): Inferred latch for "Bbus[8]" at datapath.vhd(107)
Info (10041): Inferred latch for "Bbus[9]" at datapath.vhd(107)
Info (10041): Inferred latch for "Bbus[10]" at datapath.vhd(107)
Info (10041): Inferred latch for "Bbus[11]" at datapath.vhd(107)
Info (10041): Inferred latch for "Bbus[12]" at datapath.vhd(107)
Info (10041): Inferred latch for "Bbus[13]" at datapath.vhd(107)
Info (10041): Inferred latch for "Bbus[14]" at datapath.vhd(107)
Info (10041): Inferred latch for "Bbus[15]" at datapath.vhd(107)
Info (12128): Elaborating entity "reg16bit" for hierarchy "CPU_MARC1:CPU|DP_MARC1:FNU|reg16bit:R1"
Warning (10492): VHDL Process Statement warning at reg16bit.vhd(40): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "function_unit" for hierarchy "CPU_MARC1:CPU|DP_MARC1:FNU|function_unit:Fnc_unit"
Info (12128): Elaborating entity "DE2_CLOCK" for hierarchy "DE2_CLOCK:lcd_out"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h424.tdf
    Info (12023): Found entity 1: altsyncram_h424
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_7qb.tdf
    Info (12023): Found entity 1: mux_7qb
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_1tc.tdf
    Info (12023): Found entity 1: mux_1tc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7ii.tdf
    Info (12023): Found entity 1: cntr_7ii
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf
    Info (12023): Found entity 1: cmpr_ugc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_bbj.tdf
    Info (12023): Found entity 1: cntr_bbj
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kgi.tdf
    Info (12023): Found entity 1: cntr_kgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "CPU_MARC1:CPU|DP_MARC1:FNU|function_unit:Fnc_unit|F_out[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU_MARC1:CPU|DP_MARC1:FNU|function_unit:Fnc_unit|F_out[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU_MARC1:CPU|DP_MARC1:FNU|function_unit:Fnc_unit|F_out[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU_MARC1:CPU|DP_MARC1:FNU|function_unit:Fnc_unit|F_out[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU_MARC1:CPU|DP_MARC1:FNU|function_unit:Fnc_unit|F_out[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU_MARC1:CPU|DP_MARC1:FNU|function_unit:Fnc_unit|F_out[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU_MARC1:CPU|DP_MARC1:FNU|function_unit:Fnc_unit|F_out[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU_MARC1:CPU|DP_MARC1:FNU|function_unit:Fnc_unit|F_out[7]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU_MARC1:CPU|DP_MARC1:FNU|function_unit:Fnc_unit|F_out[8]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU_MARC1:CPU|DP_MARC1:FNU|function_unit:Fnc_unit|F_out[9]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU_MARC1:CPU|DP_MARC1:FNU|function_unit:Fnc_unit|F_out[10]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU_MARC1:CPU|DP_MARC1:FNU|function_unit:Fnc_unit|F_out[11]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU_MARC1:CPU|DP_MARC1:FNU|function_unit:Fnc_unit|F_out[12]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU_MARC1:CPU|DP_MARC1:FNU|function_unit:Fnc_unit|F_out[13]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU_MARC1:CPU|DP_MARC1:FNU|function_unit:Fnc_unit|F_out[14]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU_MARC1:CPU|DP_MARC1:FNU|function_unit:Fnc_unit|F_out[15]" feeding internal logic into a wire
Info (13005): Duplicate registers merged to single register
Warning (13044): Always-enabled tri-state buffer(s) removed
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU_MARC1:CPU|address[0]" to the node "pre_syn.bp.CPU_address_0_" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU_MARC1:CPU|address[0]" to the node "pre_syn.bp.ProgMem_altsyncram_component_address_a_0_" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU_MARC1:CPU|address[10]" to the node "pre_syn.bp.CPU_address_10_" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU_MARC1:CPU|address[11]" to the node "pre_syn.bp.CPU_address_11_" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU_MARC1:CPU|address[12]" to the node "pre_syn.bp.CPU_address_12_" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU_MARC1:CPU|address[13]" to the node "pre_syn.bp.CPU_address_13_" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU_MARC1:CPU|address[14]" to the node "pre_syn.bp.CPU_address_14_" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU_MARC1:CPU|address[15]" to the node "pre_syn.bp.CPU_address_15_" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU_MARC1:CPU|address[1]" to the node "pre_syn.bp.CPU_address_1_" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU_MARC1:CPU|address[1]" to the node "pre_syn.bp.ProgMem_altsyncram_component_address_a_1_" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU_MARC1:CPU|address[2]" to the node "pre_syn.bp.CPU_address_2_" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU_MARC1:CPU|address[2]" to the node "pre_syn.bp.ProgMem_altsyncram_component_address_a_2_" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU_MARC1:CPU|address[3]" to the node "pre_syn.bp.CPU_address_3_" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU_MARC1:CPU|address[3]" to the node "pre_syn.bp.ProgMem_altsyncram_component_address_a_3_" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU_MARC1:CPU|address[4]" to the node "pre_syn.bp.CPU_address_4_" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU_MARC1:CPU|address[4]" to the node "pre_syn.bp.ProgMem_altsyncram_component_address_a_4_" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU_MARC1:CPU|address[5]" to the node "pre_syn.bp.CPU_address_5_" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU_MARC1:CPU|address[5]" to the node "pre_syn.bp.ProgMem_altsyncram_component_address_a_5_" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU_MARC1:CPU|address[6]" to the node "pre_syn.bp.CPU_address_6_" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU_MARC1:CPU|address[6]" to the node "pre_syn.bp.ProgMem_altsyncram_component_address_a_6_" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU_MARC1:CPU|address[7]" to the node "pre_syn.bp.CPU_address_7_" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU_MARC1:CPU|address[7]" to the node "pre_syn.bp.ProgMem_altsyncram_component_address_a_7_" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU_MARC1:CPU|address[8]" to the node "pre_syn.bp.CPU_address_8_" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU_MARC1:CPU|address[8]" to the node "pre_syn.bp.ProgMem_altsyncram_component_address_a_8_" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU_MARC1:CPU|address[9]" to the node "pre_syn.bp.CPU_address_9_" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU_MARC1:CPU|address[9]" to the node "pre_syn.bp.ProgMem_altsyncram_component_address_a_9_" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU_MARC1:CPU|address[13]" to the node "Equal12" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU_MARC1:CPU|address[14]" to the node "Equal12" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU_MARC1:CPU|address[15]" to the node "Equal12" into a wire
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU_MARC1:CPU|Control_Unit:CU|CU_addr_bus[0]" to the node "CPU_MARC1:CPU|address[0]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU_MARC1:CPU|DP_MARC1:FNU|dp_addr_bus[0]" to the node "CPU_MARC1:CPU|address[0]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU_MARC1:CPU|Control_Unit:CU|CU_addr_bus[10]" to the node "CPU_MARC1:CPU|address[10]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU_MARC1:CPU|DP_MARC1:FNU|dp_addr_bus[10]" to the node "CPU_MARC1:CPU|address[10]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU_MARC1:CPU|Control_Unit:CU|CU_addr_bus[11]" to the node "CPU_MARC1:CPU|address[11]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU_MARC1:CPU|DP_MARC1:FNU|dp_addr_bus[11]" to the node "CPU_MARC1:CPU|address[11]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU_MARC1:CPU|Control_Unit:CU|CU_addr_bus[12]" to the node "CPU_MARC1:CPU|address[12]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU_MARC1:CPU|DP_MARC1:FNU|dp_addr_bus[12]" to the node "CPU_MARC1:CPU|address[12]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU_MARC1:CPU|Control_Unit:CU|CU_addr_bus[13]" to the node "CPU_MARC1:CPU|address[13]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU_MARC1:CPU|DP_MARC1:FNU|dp_addr_bus[13]" to the node "CPU_MARC1:CPU|address[13]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU_MARC1:CPU|Control_Unit:CU|CU_addr_bus[14]" to the node "CPU_MARC1:CPU|address[14]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU_MARC1:CPU|DP_MARC1:FNU|dp_addr_bus[14]" to the node "CPU_MARC1:CPU|address[14]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU_MARC1:CPU|Control_Unit:CU|CU_addr_bus[15]" to the node "CPU_MARC1:CPU|address[15]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU_MARC1:CPU|DP_MARC1:FNU|dp_addr_bus[15]" to the node "CPU_MARC1:CPU|address[15]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU_MARC1:CPU|Control_Unit:CU|CU_addr_bus[1]" to the node "CPU_MARC1:CPU|address[1]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU_MARC1:CPU|DP_MARC1:FNU|dp_addr_bus[1]" to the node "CPU_MARC1:CPU|address[1]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU_MARC1:CPU|Control_Unit:CU|CU_addr_bus[2]" to the node "CPU_MARC1:CPU|address[2]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU_MARC1:CPU|DP_MARC1:FNU|dp_addr_bus[2]" to the node "CPU_MARC1:CPU|address[2]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU_MARC1:CPU|Control_Unit:CU|CU_addr_bus[3]" to the node "CPU_MARC1:CPU|address[3]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU_MARC1:CPU|DP_MARC1:FNU|dp_addr_bus[3]" to the node "CPU_MARC1:CPU|address[3]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU_MARC1:CPU|Control_Unit:CU|CU_addr_bus[4]" to the node "CPU_MARC1:CPU|address[4]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU_MARC1:CPU|DP_MARC1:FNU|dp_addr_bus[4]" to the node "CPU_MARC1:CPU|address[4]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU_MARC1:CPU|Control_Unit:CU|CU_addr_bus[5]" to the node "CPU_MARC1:CPU|address[5]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU_MARC1:CPU|DP_MARC1:FNU|dp_addr_bus[5]" to the node "CPU_MARC1:CPU|address[5]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU_MARC1:CPU|Control_Unit:CU|CU_addr_bus[6]" to the node "CPU_MARC1:CPU|address[6]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU_MARC1:CPU|DP_MARC1:FNU|dp_addr_bus[6]" to the node "CPU_MARC1:CPU|address[6]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU_MARC1:CPU|Control_Unit:CU|CU_addr_bus[7]" to the node "CPU_MARC1:CPU|address[7]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU_MARC1:CPU|DP_MARC1:FNU|dp_addr_bus[7]" to the node "CPU_MARC1:CPU|address[7]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU_MARC1:CPU|Control_Unit:CU|CU_addr_bus[8]" to the node "CPU_MARC1:CPU|address[8]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU_MARC1:CPU|DP_MARC1:FNU|dp_addr_bus[8]" to the node "CPU_MARC1:CPU|address[8]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU_MARC1:CPU|Control_Unit:CU|CU_addr_bus[9]" to the node "CPU_MARC1:CPU|address[9]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU_MARC1:CPU|DP_MARC1:FNU|dp_addr_bus[9]" to the node "CPU_MARC1:CPU|address[9]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU_MARC1:CPU|address[0]" to the node "systemram:Ram1|altsyncram:altsyncram_component|altsyncram_sif1:auto_generated|q_a[0]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU_MARC1:CPU|address[10]" to the node "systemram:Ram1|altsyncram:altsyncram_component|altsyncram_sif1:auto_generated|q_a[0]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU_MARC1:CPU|address[11]" to the node "Equal0" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU_MARC1:CPU|address[12]" to the node "Equal0" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU_MARC1:CPU|address[1]" to the node "systemram:Ram1|altsyncram:altsyncram_component|altsyncram_sif1:auto_generated|q_a[0]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU_MARC1:CPU|address[2]" to the node "systemram:Ram1|altsyncram:altsyncram_component|altsyncram_sif1:auto_generated|q_a[0]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU_MARC1:CPU|address[3]" to the node "systemram:Ram1|altsyncram:altsyncram_component|altsyncram_sif1:auto_generated|q_a[0]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU_MARC1:CPU|address[4]" to the node "systemram:Ram1|altsyncram:altsyncram_component|altsyncram_sif1:auto_generated|q_a[0]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU_MARC1:CPU|address[5]" to the node "systemram:Ram1|altsyncram:altsyncram_component|altsyncram_sif1:auto_generated|q_a[0]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU_MARC1:CPU|address[6]" to the node "systemram:Ram1|altsyncram:altsyncram_component|altsyncram_sif1:auto_generated|q_a[0]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU_MARC1:CPU|address[7]" to the node "systemram:Ram1|altsyncram:altsyncram_component|altsyncram_sif1:auto_generated|q_a[0]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU_MARC1:CPU|address[8]" to the node "systemram:Ram1|altsyncram:altsyncram_component|altsyncram_sif1:auto_generated|q_a[0]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU_MARC1:CPU|address[9]" to the node "systemram:Ram1|altsyncram:altsyncram_component|altsyncram_sif1:auto_generated|q_a[0]" into an OR gate
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "data_bus_temp[0]" to the node "CPU_MARC1:CPU|Control_Unit:CU|Selector48" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "data_bus_temp[10]" to the node "CPU_MARC1:CPU|Control_Unit:CU|Selector38" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "data_bus_temp[11]" to the node "CPU_MARC1:CPU|Control_Unit:CU|Selector37" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "data_bus_temp[12]" to the node "CPU_MARC1:CPU|Control_Unit:CU|Selector36" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "data_bus_temp[13]" to the node "CPU_MARC1:CPU|Control_Unit:CU|Selector35" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "data_bus_temp[14]" to the node "CPU_MARC1:CPU|Control_Unit:CU|Selector34" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "data_bus_temp[15]" to the node "CPU_MARC1:CPU|Control_Unit:CU|Selector33" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "data_bus_temp[1]" to the node "CPU_MARC1:CPU|Control_Unit:CU|Selector47" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "data_bus_temp[2]" to the node "CPU_MARC1:CPU|Control_Unit:CU|Selector46" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "data_bus_temp[3]" to the node "CPU_MARC1:CPU|Control_Unit:CU|Selector45" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "data_bus_temp[4]" to the node "CPU_MARC1:CPU|Control_Unit:CU|Selector44" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "data_bus_temp[5]" to the node "CPU_MARC1:CPU|Control_Unit:CU|Selector43" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "data_bus_temp[6]" to the node "CPU_MARC1:CPU|Control_Unit:CU|Selector42" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "data_bus_temp[7]" to the node "CPU_MARC1:CPU|Control_Unit:CU|Selector41" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "data_bus_temp[8]" to the node "CPU_MARC1:CPU|Control_Unit:CU|Selector40" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "data_bus_temp[9]" to the node "CPU_MARC1:CPU|Control_Unit:CU|Selector39" into an OR gate
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "DE2_CLOCK:lcd_out|DATA_BUS[0]~synth"
    Warning (13010): Node "DE2_CLOCK:lcd_out|DATA_BUS[1]~synth"
    Warning (13010): Node "DE2_CLOCK:lcd_out|DATA_BUS[2]~synth"
    Warning (13010): Node "DE2_CLOCK:lcd_out|DATA_BUS[3]~synth"
    Warning (13010): Node "DE2_CLOCK:lcd_out|DATA_BUS[4]~synth"
    Warning (13010): Node "DE2_CLOCK:lcd_out|DATA_BUS[5]~synth"
    Warning (13010): Node "DE2_CLOCK:lcd_out|DATA_BUS[6]~synth"
    Warning (13010): Node "DE2_CLOCK:lcd_out|DATA_BUS[7]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LCD_ON" is stuck at VCC
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "SEC_LED" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 542 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
Info (21057): Implemented 5646 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 7 output pins
    Info (21060): Implemented 8 bidirectional pins
    Info (21061): Implemented 5227 logic cells
    Info (21064): Implemented 394 RAM segments
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 124 warnings
    Info: Peak virtual memory: 361 megabytes
    Info: Processing ended: Thu Nov 29 09:17:13 2012
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:19


