

================================================================
== Vitis HLS Report for 'D_drain_IO_L1_out_boundary_wrapper_1_x0'
================================================================
* Date:           Sun Sep 18 13:58:33 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.417 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3985|     3985|  13.282 us|  13.282 us|  3985|  3985|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                             Loop Name                                            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_1_D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_2   |     3984|     3984|       166|          -|          -|    24|        no|
        | + D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_3_D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_4  |      129|      129|         3|          1|          1|   128|       yes|
        | + D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_7                                                 |       32|       32|         3|          2|          2|    16|       yes|
        +--------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      140|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        4|      -|        0|        0|     -|
|Multiplexer          |        -|      -|        -|      258|     -|
|Register             |        -|      -|      453|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        4|      0|      453|      398|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |                       Module                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_D_V_U  |D_drain_IO_L1_out_boundary_wrapper_0_x0_local_D_V  |        4|  0|   0|    0|    32|  128|     1|         4096|
    +-------------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                                                   |        4|  0|   0|    0|    32|  128|     1|         4096|
    +-------------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln691_973_fu_393_p2           |         +|   0|  0|  12|           5|           1|
    |add_ln691_974_fu_340_p2           |         +|   0|  0|  12|           5|           1|
    |add_ln691_fu_287_p2               |         +|   0|  0|  12|           4|           1|
    |add_ln890_94_fu_275_p2            |         +|   0|  0|  15|           8|           1|
    |add_ln890_fu_263_p2               |         +|   0|  0|  12|           5|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage1_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state8_pp1_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_condition_309                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_314                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln890_920_fu_281_p2          |      icmp|   0|  0|  11|           8|           9|
    |icmp_ln890_921_fu_293_p2          |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_922_fu_399_p2          |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_fu_269_p2              |      icmp|   0|  0|   9|           5|           5|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |or_ln11375_fu_418_p2              |        or|   0|  0|   6|           6|           1|
    |select_ln890_62_fu_307_p3         |    select|   0|  0|   4|           1|           4|
    |select_ln890_fu_299_p3            |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 140|          70|          50|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  43|          8|    1|          8|
    |ap_done                                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                         |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                         |   9|          2|    1|          2|
    |ap_phi_mux_c5_V_phi_fu_256_p4                   |   9|          2|    5|         10|
    |ap_phi_mux_c7_V_phi_fu_182_p4                   |   9|          2|    4|          8|
    |ap_phi_reg_pp0_iter2_v1_V_reg_200               |  14|          3|   32|         96|
    |ap_phi_reg_pp0_iter2_v2_V_1849_reg_226          |  14|          3|   32|         96|
    |ap_phi_reg_pp0_iter2_v2_V_1850_reg_213          |  14|          3|   32|         96|
    |ap_phi_reg_pp0_iter2_v2_V_reg_239               |  14|          3|   32|         96|
    |c5_V_reg_252                                    |   9|          2|    5|         10|
    |c7_V_reg_178                                    |   9|          2|    4|          8|
    |c8_V_reg_189                                    |   9|          2|    5|         10|
    |fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_blk_n  |   9|          2|    1|          2|
    |fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_din    |  14|          3|  128|        384|
    |fifo_D_drain_PE_3_1_x0148_blk_n                 |   9|          2|    1|          2|
    |indvar_flatten7_reg_156                         |   9|          2|    5|         10|
    |indvar_flatten_reg_167                          |   9|          2|    8|         16|
    |local_D_V_address0                              |  14|          3|    5|         15|
    |local_D_V_address1                              |  14|          3|    5|         15|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 258|         55|  309|        890|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+-----+----+-----+-----------+
    |                  Name                  |  FF | LUT| Bits| Const Bits|
    +----------------------------------------+-----+----+-----+-----------+
    |add_ln691_973_reg_507                   |    5|   0|    5|          0|
    |add_ln890_reg_433                       |    5|   0|    5|          0|
    |ap_CS_fsm                               |    7|   0|    7|          0|
    |ap_done_reg                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                 |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                 |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_v1_V_reg_200       |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_v2_V_1849_reg_226  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_v2_V_1850_reg_213  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_v2_V_reg_239       |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_v1_V_reg_200       |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_v2_V_1849_reg_226  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_v2_V_1850_reg_213  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_v2_V_reg_239       |   32|   0|   32|          0|
    |c5_V_reg_252                            |    5|   0|    5|          0|
    |c7_V_reg_178                            |    4|   0|    4|          0|
    |c8_V_reg_189                            |    5|   0|    5|          0|
    |icmp_ln890_920_reg_447                  |    1|   0|    1|          0|
    |icmp_ln890_920_reg_447_pp0_iter1_reg    |    1|   0|    1|          0|
    |icmp_ln890_922_reg_512                  |    1|   0|    1|          0|
    |indvar_flatten7_reg_156                 |    5|   0|    5|          0|
    |indvar_flatten_reg_167                  |    8|   0|    8|          0|
    |local_D_V_addr_reg_460                  |    5|   0|    5|          0|
    |local_D_V_addr_reg_460_pp0_iter1_reg    |    5|   0|    5|          0|
    |local_D_V_load_1_reg_526                |  128|   0|  128|          0|
    |select_ln890_62_reg_451                 |    4|   0|    4|          0|
    |trunc_ln890_reg_456                     |    2|   0|    2|          0|
    +----------------------------------------+-----+----+-----+-----------+
    |Total                                   |  453|   0|  453|          0|
    +----------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|                    RTL Ports                    | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+-------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                                           |   in|    1|  ap_ctrl_hs|   D_drain_IO_L1_out_boundary_wrapper_1_x0|  return value|
|ap_rst                                           |   in|    1|  ap_ctrl_hs|   D_drain_IO_L1_out_boundary_wrapper_1_x0|  return value|
|ap_start                                         |   in|    1|  ap_ctrl_hs|   D_drain_IO_L1_out_boundary_wrapper_1_x0|  return value|
|ap_done                                          |  out|    1|  ap_ctrl_hs|   D_drain_IO_L1_out_boundary_wrapper_1_x0|  return value|
|ap_continue                                      |   in|    1|  ap_ctrl_hs|   D_drain_IO_L1_out_boundary_wrapper_1_x0|  return value|
|ap_idle                                          |  out|    1|  ap_ctrl_hs|   D_drain_IO_L1_out_boundary_wrapper_1_x0|  return value|
|ap_ready                                         |  out|    1|  ap_ctrl_hs|   D_drain_IO_L1_out_boundary_wrapper_1_x0|  return value|
|fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_din     |  out|  128|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_1_3_x0180|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_full_n  |   in|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_1_3_x0180|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_write   |  out|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_1_3_x0180|       pointer|
|fifo_D_drain_PE_3_1_x0148_dout                   |   in|   32|     ap_fifo|                 fifo_D_drain_PE_3_1_x0148|       pointer|
|fifo_D_drain_PE_3_1_x0148_empty_n                |   in|    1|     ap_fifo|                 fifo_D_drain_PE_3_1_x0148|       pointer|
|fifo_D_drain_PE_3_1_x0148_read                   |  out|    1|     ap_fifo|                 fifo_D_drain_PE_3_1_x0148|       pointer|
+-------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+

