[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   4957       tick       3028021       1401665       1353615       3028021 
      2   4957       tick       4361847       2130707       2114074       4361847 
      3   4957       tick       4359842       2130471       2115069       4359842 
      4   4957       tick       4222077       2062484       2046666       4222077 
      5   4957       tick       4508828       2202601       2186325       4508828 
      6   4957       tick       4371385       2134051       2108354       4371385 
      7   4957       tick       4364992       2131965       2110054       4364992 
      8   4957       tick       4367255       2133303       2112178       4367255 
      9   4957       tick       4362788       2130981       2111222       4362788 
     10   4957       tick       4361838       2129664       2114155       4361838 
     11   4957       tick       4359280       2128775       2112188       4359280 
     12   4957       tick       4362145       2130559       2113555       4362145 
     13   4957       tick       4371115       2135251       2116969       4371115 
     14   4957       tick       4363225       2131709       2115467       4363225 
     15   4957       tick       4365420       2131090       2111484       4365420 
     16   4957       tick       4357908       2129350       2113795       4357908 
     17   4957       tick       4317871       2109195       2094200       4317871 
     18   4957       tick       4398842       2148352       2127883       4398842 
     19   4957       tick       4362119       2131342       2111191       4362119 
     20   4957       tick       4364489       2131578       2116067       4364489 
     21   4957       tick       4164587       2034686       2014859       4164587 
     22   4957       exit             0             0             0             0 
