// Seed: 1275919337
module module_0 (
    input supply1 id_0,
    output wor id_1,
    output supply1 id_2,
    input tri0 id_3,
    input wor id_4,
    input wor id_5,
    input wire id_6,
    output tri1 id_7[-1  |  -1 : (  -1  )],
    output uwire id_8,
    output supply1 id_9
);
  assign id_7 = id_0 - -1 - id_0;
  assign id_2 = 1;
  parameter id_11 = 1;
  parameter id_12 = -1, id_13 = id_3, id_14 = 1, id_15 = 1, id_16 = id_5, id_17 = id_11;
  wire id_18 = id_16, id_19, id_20;
  wire id_21;
  wire id_22, id_23;
  wire [1 : 1  &  1] id_24;
endmodule
module module_1 #(
    parameter id_0 = 32'd94,
    parameter id_1 = 32'd60,
    parameter id_9 = 32'd63
) (
    input tri1 _id_0,
    input supply0 _id_1,
    input tri0 id_2,
    input tri0 id_3,
    output wor id_4,
    input tri id_5,
    output wire id_6,
    input uwire id_7,
    input wand id_8,
    input tri0 _id_9,
    output tri0 id_10,
    output tri0 id_11,
    output wor id_12,
    input wand id_13,
    output wand id_14
);
  assign id_6 = {id_13{-1}};
  module_0 modCall_1 (
      id_7,
      id_12,
      id_14,
      id_7,
      id_5,
      id_13,
      id_3,
      id_6,
      id_11,
      id_10
  );
  wire [id_9 : id_0] id_16[1 : id_1];
  wire id_17;
  wire id_18;
endmodule
