{"sha": "1feed51c7756a848d325a2861536cbec381dd9d3", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MWZlZWQ1MWM3NzU2YTg0OGQzMjVhMjg2MTUzNmNiZWMzODFkZDlkMw==", "commit": {"author": {"name": "Gavin Romig-Koch", "email": "gavin@cygnus.com", "date": "1999-02-04T07:51:51Z"}, "committer": {"name": "Gavin Romig-Koch", "email": "gavin@gcc.gnu.org", "date": "1999-02-04T07:51:51Z"}, "message": "mips.md ([u]divmodsi4,[u]divmoddi4,[u]divsi3,[u]divdi3, [...]): Don't copy the \"zero\" argument to a register before calling gen_div_trap.\n\n       * config/mips/mips.md ([u]divmodsi4,[u]divmoddi4,[u]divsi3,[u]divdi3,\n\t[u]modsi3,[u]moddi3) : Don't copy the \"zero\" argument to a register\n       \tbefore calling gen_div_trap.\n\nFrom-SVN: r25019", "tree": {"sha": "aa14e6d17560ed49b6b6443083a7fb3ad719305e", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/aa14e6d17560ed49b6b6443083a7fb3ad719305e"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/1feed51c7756a848d325a2861536cbec381dd9d3", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/1feed51c7756a848d325a2861536cbec381dd9d3", "html_url": "https://github.com/Rust-GCC/gccrs/commit/1feed51c7756a848d325a2861536cbec381dd9d3", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/1feed51c7756a848d325a2861536cbec381dd9d3/comments", "author": null, "committer": null, "parents": [{"sha": "333dc73199807815b613e11d4fc413e27c295cd7", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/333dc73199807815b613e11d4fc413e27c295cd7", "html_url": "https://github.com/Rust-GCC/gccrs/commit/333dc73199807815b613e11d4fc413e27c295cd7"}], "stats": {"total": 30, "additions": 18, "deletions": 12}, "files": [{"sha": "3a222884d01b6cfccda4af826bc393b742c761eb", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/1feed51c7756a848d325a2861536cbec381dd9d3/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/1feed51c7756a848d325a2861536cbec381dd9d3/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=1feed51c7756a848d325a2861536cbec381dd9d3", "patch": "@@ -1,3 +1,9 @@\n+Thu Feb  4 10:46:30 1999  Gavin Romig-Koch  <gavin@cygnus.com>\n+\n+       * config/mips/mips.md ([u]divmodsi4,[u]divmoddi4,[u]divsi3,[u]divdi3,\n+\t[u]modsi3,[u]moddi3) : Don't copy the \"zero\" argument to a register\n+       \tbefore calling gen_div_trap.\n+\n Wed Feb  3 21:56:27 1999  Jeffrey A Law  (law@cygnus.com)\n \n \t* configure.in (hppa1.1-*-*, hppa2*-*): Use symbolic value rather"}, {"sha": "71bd9a65edf853bf4d83af364625ca4dcddc402a", "filename": "gcc/config/mips/mips.md", "status": "modified", "additions": 12, "deletions": 12, "changes": 24, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/1feed51c7756a848d325a2861536cbec381dd9d3/gcc%2Fconfig%2Fmips%2Fmips.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/1feed51c7756a848d325a2861536cbec381dd9d3/gcc%2Fconfig%2Fmips%2Fmips.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fmips%2Fmips.md?ref=1feed51c7756a848d325a2861536cbec381dd9d3", "patch": "@@ -2248,7 +2248,7 @@\n   if (!TARGET_NO_CHECK_ZERO_DIV)\n     {\n       emit_insn (gen_div_trap (operands[2],\n-\t\t\t       copy_to_mode_reg (SImode, GEN_INT (0)),\n+\t\t\t       GEN_INT (0),\n \t\t\t       GEN_INT (0x7)));\n     }\n   if (TARGET_CHECK_RANGE_DIV)\n@@ -2298,7 +2298,7 @@\n   if (!TARGET_NO_CHECK_ZERO_DIV)\n     {\n       emit_insn (gen_div_trap (operands[2],\n-\t\t\t       copy_to_mode_reg (DImode, GEN_INT (0)),\n+\t\t\t       GEN_INT (0),\n \t\t\t       GEN_INT (0x7)));\n     }\n   if (TARGET_CHECK_RANGE_DIV)\n@@ -2348,7 +2348,7 @@\n   if (!TARGET_NO_CHECK_ZERO_DIV)\n     {\n       emit_insn (gen_div_trap (operands[2],\n-\t\t\t       copy_to_mode_reg (SImode, GEN_INT (0)),\n+\t\t\t       GEN_INT (0),\n \t\t\t       GEN_INT (0x7)));\n     }\n   \n@@ -2389,7 +2389,7 @@\n   if (!TARGET_NO_CHECK_ZERO_DIV)\n     {\n       emit_insn (gen_div_trap (operands[2],\n-\t\t\t       copy_to_mode_reg (DImode, GEN_INT (0)),\n+\t\t\t       GEN_INT (0),\n \t\t\t       GEN_INT (0x7)));\n     }\n   \n@@ -2516,7 +2516,7 @@\n   if (!TARGET_NO_CHECK_ZERO_DIV)\n     {\n       emit_insn (gen_div_trap (operands[2],\n-\t\t\t       copy_to_mode_reg (SImode, GEN_INT (0)),\n+\t\t\t       GEN_INT (0),\n \t\t\t       GEN_INT (0x7)));\n     }\n   if (TARGET_CHECK_RANGE_DIV)\n@@ -2559,7 +2559,7 @@\n   if (!TARGET_NO_CHECK_ZERO_DIV)\n     {\n       emit_insn (gen_div_trap (operands[2],\n-\t\t\t       copy_to_mode_reg (DImode, GEN_INT (0)),\n+\t\t\t       GEN_INT (0),\n \t\t\t       GEN_INT (0x7)));\n     }\n   if (TARGET_CHECK_RANGE_DIV)\n@@ -2602,7 +2602,7 @@\n   if (!TARGET_NO_CHECK_ZERO_DIV)\n     {\n       emit_insn (gen_div_trap (operands[2],\n-\t\t\t       copy_to_mode_reg (SImode, GEN_INT (0)),\n+\t\t\t       GEN_INT (0),\n \t\t\t       GEN_INT (0x7)));\n     }\n   if (TARGET_CHECK_RANGE_DIV)\n@@ -2645,7 +2645,7 @@\n   if (!TARGET_NO_CHECK_ZERO_DIV)\n     {\n       emit_insn (gen_div_trap (operands[2],\n-\t\t\t       copy_to_mode_reg (DImode, GEN_INT (0)),\n+\t\t\t       GEN_INT (0),\n \t\t\t       GEN_INT (0x7)));\n     }\n   if (TARGET_CHECK_RANGE_DIV)\n@@ -2688,7 +2688,7 @@\n   if (!TARGET_NO_CHECK_ZERO_DIV)\n     {\n       emit_insn (gen_div_trap (operands[2],\n-\t\t\t       copy_to_mode_reg (SImode, GEN_INT (0)),\n+\t\t\t       GEN_INT (0),\n \t\t\t       GEN_INT (0x7)));\n     }\n   \n@@ -2722,7 +2722,7 @@\n   if (!TARGET_NO_CHECK_ZERO_DIV)\n     {\n       emit_insn (gen_div_trap (operands[2],\n-\t\t\t       copy_to_mode_reg (DImode, GEN_INT (0)),\n+\t\t\t       GEN_INT (0),\n \t\t\t       GEN_INT (0x7)));\n     }\n   \n@@ -2756,7 +2756,7 @@\n   if (!TARGET_NO_CHECK_ZERO_DIV)\n     {\n       emit_insn (gen_div_trap (operands[2],\n-\t\t\t       copy_to_mode_reg (SImode, GEN_INT (0)),\n+\t\t\t       GEN_INT (0),\n \t\t\t       GEN_INT (0x7)));\n     }\n   \n@@ -2790,7 +2790,7 @@\n   if (!TARGET_NO_CHECK_ZERO_DIV)\n     {\n       emit_insn (gen_div_trap (operands[2],\n-\t\t\t       copy_to_mode_reg (DImode, GEN_INT (0)),\n+\t\t\t       GEN_INT (0),\n \t\t\t       GEN_INT (0x7)));\n     }\n   "}]}