

================================================================
== Vitis HLS Report for 'backprop_Pipeline_take_difference_loop1'
================================================================
* Date:           Wed Jul  2 18:04:21 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        BACKPROP
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.534 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       12|       12|  96.000 ns|  96.000 ns|   12|   12|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- take_difference_loop1  |       10|       10|         9|          1|          1|     3|       yes|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.30>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_20 = alloca i32 1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:112->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:374]   --->   Operation 12 'alloca' 'i_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%output_difference_0_1 = alloca i32 1"   --->   Operation 13 'alloca' 'output_difference_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%output_difference_1_1 = alloca i32 1"   --->   Operation 14 'alloca' 'output_difference_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%output_difference_2_1 = alloca i32 1"   --->   Operation 15 'alloca' 'output_difference_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %training_targets, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%dactivations3_2_1_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %dactivations3_2_1_reload"   --->   Operation 17 'read' 'dactivations3_2_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%dactivations3_1_1_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %dactivations3_1_1_reload"   --->   Operation 18 'read' 'dactivations3_1_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%dactivations3_0_1_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %dactivations3_0_1_reload"   --->   Operation 19 'read' 'dactivations3_0_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sub_ln374_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sub_ln374"   --->   Operation 20 'read' 'sub_ln374_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%net_outputs_2_1_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %net_outputs_2_1_reload"   --->   Operation 21 'read' 'net_outputs_2_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%net_outputs_1_1_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %net_outputs_1_1_reload"   --->   Operation 22 'read' 'net_outputs_1_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%net_outputs_0_1_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %net_outputs_0_1_reload"   --->   Operation 23 'read' 'net_outputs_0_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%output_difference_0_020_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %output_difference_0_020"   --->   Operation 24 'read' 'output_difference_0_020_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%output_difference_1_021_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %output_difference_1_021"   --->   Operation 25 'read' 'output_difference_1_021_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%output_difference_2_022_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %output_difference_2_022"   --->   Operation 26 'read' 'output_difference_2_022_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %output_difference_2_022_read, i64 %output_difference_2_1"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %output_difference_1_021_read, i64 %output_difference_1_1"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %output_difference_0_020_read, i64 %output_difference_0_1"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.38ns)   --->   "%store_ln112 = store i2 0, i2 %i_20" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:112->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:374]   --->   Operation 30 'store' 'store_ln112' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i47"   --->   Operation 31 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%i = load i2 %i_20" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:114->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:374]   --->   Operation 32 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.43ns)   --->   "%icmp_ln114 = icmp_eq  i2 %i, i2 3" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:114->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:374]   --->   Operation 33 'icmp' 'icmp_ln114' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.43ns)   --->   "%add_ln114 = add i2 %i, i2 1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:114->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:374]   --->   Operation 34 'add' 'add_ln114' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln114, void %for.inc.i47.split, void %take_difference.exit.exitStub" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:114->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:374]   --->   Operation 35 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i2 %i" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:114->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:374]   --->   Operation 36 'zext' 'zext_ln114' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.71ns)   --->   "%add_ln116 = add i9 %zext_ln114, i9 %sub_ln374_read" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:116->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:374]   --->   Operation 37 'add' 'add_ln116' <Predicate = (!icmp_ln114)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i9 %add_ln116" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:116->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:374]   --->   Operation 38 'zext' 'zext_ln116' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%training_targets_addr = getelementptr i64 %training_targets, i64 0, i64 %zext_ln116" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:116->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:374]   --->   Operation 39 'getelementptr' 'training_targets_addr' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (1.20ns)   --->   "%training_targets_load = load i9 %training_targets_addr" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:116->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:374]   --->   Operation 40 'load' 'training_targets_load' <Predicate = (!icmp_ln114)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 489> <RAM>
ST_1 : Operation 41 [1/1] (0.66ns)   --->   "%switch_ln116 = switch i2 %i, void %branch14, i2 0, void %for.inc.i47.split.for.inc.i47.split39_crit_edge, i2 1, void %for.inc.i47.split.for.inc.i47.split39_crit_edge11" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:116->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:374]   --->   Operation 41 'switch' 'switch_ln116' <Predicate = (!icmp_ln114)> <Delay = 0.66>
ST_1 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln112 = store i2 %add_ln114, i2 %i_20" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:112->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:374]   --->   Operation 42 'store' 'store_ln112' <Predicate = (!icmp_ln114)> <Delay = 0.38>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln114 = br void %for.inc.i47" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:114->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:374]   --->   Operation 43 'br' 'br_ln114' <Predicate = (!icmp_ln114)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.53>
ST_2 : Operation 44 [1/1] (0.41ns)   --->   "%tmp_8 = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %net_outputs_0_1_reload_read, i64 %net_outputs_1_1_reload_read, i64 %net_outputs_2_1_reload_read, i2 %i" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:116->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:374]   --->   Operation 44 'mux' 'tmp_8' <Predicate = true> <Delay = 0.41> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/2] (1.20ns)   --->   "%training_targets_load = load i9 %training_targets_addr" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:116->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:374]   --->   Operation 45 'load' 'training_targets_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 489> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%bitcast_ln116 = bitcast i64 %training_targets_load" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:116->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:374]   --->   Operation 46 'bitcast' 'bitcast_ln116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [4/4] (4.33ns)   --->   "%sub_i4 = dsub i64 %tmp_8, i64 %bitcast_ln116" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:116->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:374]   --->   Operation 47 'dsub' 'sub_i4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.33>
ST_3 : Operation 48 [3/4] (4.33ns)   --->   "%sub_i4 = dsub i64 %tmp_8, i64 %bitcast_ln116" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:116->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:374]   --->   Operation 48 'dsub' 'sub_i4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.33>
ST_4 : Operation 49 [2/4] (4.33ns)   --->   "%sub_i4 = dsub i64 %tmp_8, i64 %bitcast_ln116" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:116->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:374]   --->   Operation 49 'dsub' 'sub_i4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.33>
ST_5 : Operation 50 [1/4] (4.33ns)   --->   "%sub_i4 = dsub i64 %tmp_8, i64 %bitcast_ln116" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:116->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:374]   --->   Operation 50 'dsub' 'sub_i4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.92>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%bitcast_ln116_1 = bitcast i64 %sub_i4" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:116->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:374]   --->   Operation 51 'bitcast' 'bitcast_ln116_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.28ns)   --->   "%xor_ln116 = xor i64 %bitcast_ln116_1, i64 9223372036854775808" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:116->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:374]   --->   Operation 52 'xor' 'xor_ln116' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%bitcast_ln116_2 = bitcast i64 %xor_ln116" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:116->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:374]   --->   Operation 53 'bitcast' 'bitcast_ln116_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.41ns)   --->   "%tmp_9 = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %dactivations3_0_1_reload_read, i64 %dactivations3_1_1_reload_read, i64 %dactivations3_2_1_reload_read, i2 %i" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:116->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:374]   --->   Operation 54 'mux' 'tmp_9' <Predicate = true> <Delay = 0.41> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [4/4] (4.50ns)   --->   "%output_difference_1 = dmul i64 %bitcast_ln116_2, i64 %tmp_9" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:116->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:374]   --->   Operation 55 'dmul' 'output_difference_1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.50>
ST_7 : Operation 56 [3/4] (4.50ns)   --->   "%output_difference_1 = dmul i64 %bitcast_ln116_2, i64 %tmp_9" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:116->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:374]   --->   Operation 56 'dmul' 'output_difference_1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.50>
ST_8 : Operation 57 [2/4] (4.50ns)   --->   "%output_difference_1 = dmul i64 %bitcast_ln116_2, i64 %tmp_9" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:116->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:374]   --->   Operation 57 'dmul' 'output_difference_1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%output_difference_0_1_load = load i64 %output_difference_0_1"   --->   Operation 68 'load' 'output_difference_0_1_load' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%output_difference_1_1_load = load i64 %output_difference_1_1"   --->   Operation 69 'load' 'output_difference_1_1_load' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%output_difference_2_1_load = load i64 %output_difference_2_1"   --->   Operation 70 'load' 'output_difference_2_1_load' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %output_difference_2_1_out, i64 %output_difference_2_1_load"   --->   Operation 71 'write' 'write_ln0' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %output_difference_1_1_out, i64 %output_difference_1_1_load"   --->   Operation 72 'write' 'write_ln0' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %output_difference_0_1_out, i64 %output_difference_0_1_load"   --->   Operation 73 'write' 'write_ln0' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 74 'ret' 'ret_ln0' <Predicate = (icmp_ln114)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 4.89>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%specpipeline_ln112 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_42" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:112->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:374]   --->   Operation 58 'specpipeline' 'specpipeline_ln112' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%speclooptripcount_ln115 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:115->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:374]   --->   Operation 59 'speclooptripcount' 'speclooptripcount_ln115' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:114->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:374]   --->   Operation 60 'specloopname' 'specloopname_ln114' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 61 [1/4] (4.50ns)   --->   "%output_difference_1 = dmul i64 %bitcast_ln116_2, i64 %tmp_9" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:116->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:374]   --->   Operation 61 'dmul' 'output_difference_1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 62 [1/1] (0.38ns)   --->   "%store_ln116 = store i64 %output_difference_1, i64 %output_difference_1_1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:116->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:374]   --->   Operation 62 'store' 'store_ln116' <Predicate = (i == 1)> <Delay = 0.38>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln116 = br void %for.inc.i47.split39" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:116->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:374]   --->   Operation 63 'br' 'br_ln116' <Predicate = (i == 1)> <Delay = 0.00>
ST_9 : Operation 64 [1/1] (0.38ns)   --->   "%store_ln116 = store i64 %output_difference_1, i64 %output_difference_0_1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:116->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:374]   --->   Operation 64 'store' 'store_ln116' <Predicate = (i == 0)> <Delay = 0.38>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln116 = br void %for.inc.i47.split39" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:116->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:374]   --->   Operation 65 'br' 'br_ln116' <Predicate = (i == 0)> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.38ns)   --->   "%store_ln116 = store i64 %output_difference_1, i64 %output_difference_2_1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:116->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:374]   --->   Operation 66 'store' 'store_ln116' <Predicate = (i != 0 & i != 1)> <Delay = 0.38>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln116 = br void %for.inc.i47.split39" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:116->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:374]   --->   Operation 67 'br' 'br_ln116' <Predicate = (i != 0 & i != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 2.302ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln112', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:112->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:374) of constant 0 on local variable 'i', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:112->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:374 [33]  (0.387 ns)
	'load' operation 2 bit ('i', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:114->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:374) on local variable 'i', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:112->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:374 [36]  (0.000 ns)
	'add' operation 9 bit ('add_ln116', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:116->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:374) [46]  (0.715 ns)
	'getelementptr' operation 9 bit ('training_targets_addr', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:116->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:374) [48]  (0.000 ns)
	'load' operation 64 bit ('training_targets_load', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:116->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:374) on array 'training_targets' [49]  (1.200 ns)

 <State 2>: 5.534ns
The critical path consists of the following:
	'load' operation 64 bit ('training_targets_load', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:116->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:374) on array 'training_targets' [49]  (1.200 ns)
	'dsub' operation 64 bit ('sub_i4', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:116->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:374) [51]  (4.334 ns)

 <State 3>: 4.334ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub_i4', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:116->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:374) [51]  (4.334 ns)

 <State 4>: 4.334ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub_i4', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:116->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:374) [51]  (4.334 ns)

 <State 5>: 4.334ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub_i4', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:116->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:374) [51]  (4.334 ns)

 <State 6>: 4.923ns
The critical path consists of the following:
	'mux' operation 64 bit ('tmp_9', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:116->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:374) [55]  (0.420 ns)
	'dmul' operation 64 bit ('output_difference[1]', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:116->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:374) [56]  (4.503 ns)

 <State 7>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('output_difference[1]', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:116->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:374) [56]  (4.503 ns)

 <State 8>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('output_difference[1]', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:116->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:374) [56]  (4.503 ns)

 <State 9>: 4.890ns
The critical path consists of the following:
	'dmul' operation 64 bit ('output_difference[1]', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:116->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:374) [56]  (4.503 ns)
	'store' operation 0 bit ('store_ln116', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:116->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:374) of variable 'output_difference[1]', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:116->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:374 on local variable 'output_difference_1_1' [59]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
