==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.065 seconds; current allocated memory: 123.238 MB.
INFO: [HLS 200-10] Analyzing design file 'recv_mac_msg.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mac_logger_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mac_logger.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 28.233 seconds; current allocated memory: 125.309 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 7 and bit width 32 in loop 'VITIS_LOOP_28_1'(mac_logger.cpp:28:19) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 7 and bit width 32 in loop 'VITIS_LOOP_32_2'(mac_logger.cpp:32:19) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:32:19)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'anonymous'(mac_logger.cpp:101:3) has been inferred on bundle 'fifo_axi_full'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:101:3)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on bundle 'fifo_axi_full'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'tx_2_log_ddr'(mac_logger.cpp:512:4) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:512:4)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'tx_2_tap_ddr'(mac_logger.cpp:570:4) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:570:4)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.49 seconds; current allocated memory: 126.203 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 126.203 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 134.934 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 137.312 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (mac_logger.cpp:71) in function 'rx_fifo' automatically.
INFO: [XFORM 203-510] Pipelining loop 'rx_macfifo_data' (mac_logger.cpp:100) in function 'rx_fifo' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'rx_fifo' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'rx_macfifo_data' (mac_logger.cpp:100) in function 'rx_fifo' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' in function 'rx_fifo' completely with a factor of 16.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_697_1 (mac_logger.cpp:699)  of function 'mac_logger'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_697_1' (mac_logger.cpp:698:2), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'rx_ringbuffer_header'
	 'rx_fifo'
	 'tx_ddr'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mac_logger.cpp:307:8) to (mac_logger.cpp:327:3) in function 'tx_ddr'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mac_logger.cpp:80:7) to (mac_logger.cpp:91:20) in function 'rx_fifo'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 163.293 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'log_header' (mac_logger.cpp:473:16)
INFO: [HLS 200-472] Inferring partial write operation for 'tap_header' (mac_logger.cpp:533:16)
INFO: [HLS 200-472] Inferring partial write operation for 'log_header' (mac_logger.cpp:30:16)
INFO: [HLS 200-472] Inferring partial write operation for 'tap_header' (mac_logger.cpp:34:16)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:50:13)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:51:13)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:52:13)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:66:14)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:67:14)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp_buf' (mac_logger.cpp:75:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:82:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:93:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.054 seconds; current allocated memory: 321.848 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mac_logger' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.353 seconds; current allocated memory: 325.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 327.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 328.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 328.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_32_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 328.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 329.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_ringbuffer_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 329.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 329.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_VITIS_LOOP_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_71_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 329.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 329.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_VITIS_LOOP_91_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_91_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 329.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 329.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_rx_macfifo_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'rx_macfifo_data'.
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 25, loop 'rx_macfifo_data'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.428 seconds; current allocated memory: 331.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 331.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 331.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 331.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 331.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 332.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_VITIS_LOOP_471_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_471_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_471_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 332.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 332.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_tx_2_log_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tx_2_log_ddr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'tx_2_log_ddr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 332.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 332.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_VITIS_LOOP_531_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_531_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_531_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 333.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 333.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_tx_2_tap_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tx_2_tap_ddr'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'tx_2_tap_ddr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 333.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 333.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.811 seconds; current allocated memory: 341.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.253 seconds; current allocated memory: 357.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_697_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.932 seconds; current allocated memory: 357.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 357.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mac_logger' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.697 seconds; current allocated memory: 357.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.263 seconds; current allocated memory: 357.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.641 seconds; current allocated memory: 357.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1' pipeline 'VITIS_LOOP_28_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.505 seconds; current allocated memory: 357.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2' pipeline 'VITIS_LOOP_32_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.638 seconds; current allocated memory: 357.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_ringbuffer_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_ringbuffer_header'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 357.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_VITIS_LOOP_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_fifo_Pipeline_VITIS_LOOP_71_1' pipeline 'VITIS_LOOP_71_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_VITIS_LOOP_71_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.357 seconds; current allocated memory: 358.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_VITIS_LOOP_91_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_fifo_Pipeline_VITIS_LOOP_91_2' pipeline 'VITIS_LOOP_91_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_VITIS_LOOP_91_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 359.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_rx_macfifo_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_fifo_Pipeline_rx_macfifo_data' pipeline 'rx_macfifo_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_rx_macfifo_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 360.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_fifo_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.747 seconds; current allocated memory: 362.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo'.
INFO: [RTMG 210-278] Implementing memory 'mac_logger_rx_fifo_tmp_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.347 seconds; current allocated memory: 365.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_VITIS_LOOP_471_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_VITIS_LOOP_471_1' pipeline 'VITIS_LOOP_471_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_VITIS_LOOP_471_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 367.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_tx_2_log_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_tx_2_log_ddr' pipeline 'tx_2_log_ddr' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_tx_2_log_ddr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.494 seconds; current allocated memory: 367.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_VITIS_LOOP_531_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_VITIS_LOOP_531_2' pipeline 'VITIS_LOOP_531_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_VITIS_LOOP_531_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 368.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_tx_2_tap_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_tx_2_tap_ddr' pipeline 'tx_2_tap_ddr' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_tx_2_tap_ddr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.547 seconds; current allocated memory: 369.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'counter_vlan100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_droped' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'last_log_tx_index' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'last_tap_tx_index' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr'.
INFO: [RTMG 210-278] Implementing memory 'mac_logger_tx_ddr_log_header_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.214 seconds; current allocated memory: 378.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_697_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_mac_fifo_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_mac_fifo_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_mac_fifo_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_mac_fifo_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_mac_fifo_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_mac_fifo_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_mac_fifo_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_mac_fifo_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_mac_fifo_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_mac_fifo_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_mac_fifo_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_mac_fifo_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_mac_fifo_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_mac_fifo_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_mac_fifo_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_mac_fifo_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_mac_fifo_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_mac_fifo_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_mac_fifo_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_fifo_axi_full_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_fifo_axi_full_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_fifo_axi_full_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_fifo_axi_full_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_fifo_axi_full_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_fifo_axi_full_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_fifo_axi_full_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_fifo_axi_full_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_fifo_axi_full_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_fifo_axi_full_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_fifo_axi_full_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_fifo_axi_full_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_fifo_axi_full_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_fifo_axi_full_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_fifo_axi_full_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_fifo_axi_full_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_fifo_axi_full_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_fifo_axi_full_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_fifo_axi_full_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_697_1'.
INFO: [HLS 200-741] Implementing PIPO mac_logger_dataflow_in_loop_VITIS_LOOP_697_1_log_header_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'mac_logger_dataflow_in_loop_VITIS_LOOP_697_1_log_header_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO mac_logger_dataflow_in_loop_VITIS_LOOP_697_1_data_buf3_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'mac_logger_dataflow_in_loop_VITIS_LOOP_697_1_data_buf3_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'logger_vlan_enable_mask_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'multicast_recv_enable_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_filter_enable_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan100_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan100_macaddr_msb_c_U(mac_logger_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan101_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan101_macaddr_msb_c_U(mac_logger_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan102_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan102_macaddr_msb_c_U(mac_logger_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan103_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan103_macaddr_msb_c_U(mac_logger_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan104_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan104_macaddr_msb_c_U(mac_logger_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan105_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan105_macaddr_msb_c_U(mac_logger_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan106_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan106_macaddr_msb_c_U(mac_logger_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan107_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan107_macaddr_msb_c_U(mac_logger_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan108_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan108_macaddr_msb_c_U(mac_logger_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan109_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan109_macaddr_msb_c_U(mac_logger_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'log_all_mask_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ddr_c_channel_U(mac_logger_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'driver_c_channel_U(mac_logger_fifo_w64_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.716 seconds; current allocated memory: 391.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mac_logger' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/mac_fifo' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/ps' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/fifo_axi_full' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/fifo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/driver' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/status' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/writeStatus' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/timestamp' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/logger_vlan_enable_mask' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan100_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan101_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan102_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan103_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan104_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan105_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan106_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan107_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan108_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan109_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/droped' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/multicast_recv_enable' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_filter_enable' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan100_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan100_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan101_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan101_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan102_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan102_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan103_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan103_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan104_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan104_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan105_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan105_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan106_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan106_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan107_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan107_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan108_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan108_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan109_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan109_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/log_all_mask' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/fifo_axi_full_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mac_logger' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'fifo', 'ddr', 'status', 'writeStatus', 'logger_vlan_enable_mask', 'vlan100_received', 'vlan101_received', 'vlan102_received', 'vlan103_received', 'vlan104_received', 'vlan105_received', 'vlan106_received', 'vlan107_received', 'vlan108_received', 'vlan109_received', 'droped', 'multicast_recv_enable', 'unicast_filter_enable', 'unicast_vlan100_macaddr_lsb', 'unicast_vlan100_macaddr_msb', 'unicast_vlan101_macaddr_lsb', 'unicast_vlan101_macaddr_msb', 'unicast_vlan102_macaddr_lsb', 'unicast_vlan102_macaddr_msb', 'unicast_vlan103_macaddr_lsb', 'unicast_vlan103_macaddr_msb', 'unicast_vlan104_macaddr_lsb', 'unicast_vlan104_macaddr_msb', 'unicast_vlan105_macaddr_lsb', 'unicast_vlan105_macaddr_msb', 'unicast_vlan106_macaddr_lsb', 'unicast_vlan106_macaddr_msb', 'unicast_vlan107_macaddr_lsb', 'unicast_vlan107_macaddr_msb', 'unicast_vlan108_macaddr_lsb', 'unicast_vlan108_macaddr_msb', 'unicast_vlan109_macaddr_lsb', 'unicast_vlan109_macaddr_msb', 'log_all_mask', 'driver', 'fifo_axi_full_offset' to AXI-Lite port axilites.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mac_logger'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.644 seconds; current allocated memory: 394.793 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.954 seconds; current allocated memory: 400.836 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.324 seconds; current allocated memory: 414.395 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mac_logger.
INFO: [VLOG 209-307] Generating Verilog RTL for mac_logger.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 125.36 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 26 seconds. CPU system time: 2 seconds. Elapsed time: 70.853 seconds; current allocated memory: 291.176 MB.
INFO: [HLS 200-112] Total CPU user time: 28 seconds. Total CPU system time: 3 seconds. Total elapsed time: 83.759 seconds; peak allocated memory: 414.441 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file maclogger/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 33.942 seconds; current allocated memory: 14.426 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 1 seconds. Total elapsed time: 46.544 seconds; peak allocated memory: 134.562 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.064 seconds; current allocated memory: 133.285 MB.
INFO: [HLS 200-10] Analyzing design file 'mac_logger.cpp' ... 
ERROR: [HLS 207-3777] use of undeclared identifier 'vlan110_received'; did you mean 'vlan100_received'? (mac_logger.cpp:416:4)
INFO: [HLS 207-4436] 'vlan100_received' declared here (mac_logger.cpp:178:17)
ERROR: [HLS 207-3777] use of undeclared identifier 'vlan111_received'; did you mean 'vlan101_received'? (mac_logger.cpp:417:4)
INFO: [HLS 207-4436] 'vlan101_received' declared here (mac_logger.cpp:179:17)
ERROR: [HLS 207-3777] use of undeclared identifier 'vlan112_received'; did you mean 'vlan102_received'? (mac_logger.cpp:418:4)
INFO: [HLS 207-4436] 'vlan102_received' declared here (mac_logger.cpp:180:17)
ERROR: [HLS 207-3777] use of undeclared identifier 'vlan113_received'; did you mean 'vlan103_received'? (mac_logger.cpp:419:4)
INFO: [HLS 207-4436] 'vlan103_received' declared here (mac_logger.cpp:181:17)
ERROR: [HLS 207-3777] use of undeclared identifier 'vlan114_received'; did you mean 'vlan104_received'? (mac_logger.cpp:420:4)
INFO: [HLS 207-4436] 'vlan104_received' declared here (mac_logger.cpp:182:17)
ERROR: [HLS 207-3777] use of undeclared identifier 'vlan115_received'; did you mean 'vlan105_received'? (mac_logger.cpp:421:4)
INFO: [HLS 207-4436] 'vlan105_received' declared here (mac_logger.cpp:183:17)
ERROR: [HLS 207-3777] use of undeclared identifier 'vlan116_received'; did you mean 'vlan106_received'? (mac_logger.cpp:422:4)
INFO: [HLS 207-4436] 'vlan106_received' declared here (mac_logger.cpp:184:17)
ERROR: [HLS 207-3777] use of undeclared identifier 'vlan117_received'; did you mean 'vlan107_received'? (mac_logger.cpp:423:4)
INFO: [HLS 207-4436] 'vlan107_received' declared here (mac_logger.cpp:185:17)
ERROR: [HLS 207-3777] use of undeclared identifier 'vlan118_received'; did you mean 'vlan108_received'? (mac_logger.cpp:424:4)
INFO: [HLS 207-4436] 'vlan108_received' declared here (mac_logger.cpp:186:17)
ERROR: [HLS 207-3777] use of undeclared identifier 'vlan119_received'; did you mean 'vlan109_received'? (mac_logger.cpp:425:4)
INFO: [HLS 207-4436] 'vlan109_received' declared here (mac_logger.cpp:187:17)
ERROR: [HLS 207-3777] use of undeclared identifier 'vlan120_received'; did you mean 'vlan100_received'? (mac_logger.cpp:426:4)
ERROR: [HLS 207-3777] use of undeclared identifier 'vlan121_received'; did you mean 'vlan101_received'? (mac_logger.cpp:427:4)
ERROR: [HLS 207-3777] use of undeclared identifier 'vlan122_received'; did you mean 'vlan102_received'? (mac_logger.cpp:428:4)
ERROR: [HLS 207-3777] use of undeclared identifier 'vlan123_received'; did you mean 'vlan103_received'? (mac_logger.cpp:429:4)
ERROR: [HLS 207-3777] use of undeclared identifier 'vlan124_received'; did you mean 'vlan104_received'? (mac_logger.cpp:430:4)
ERROR: [HLS 207-3777] use of undeclared identifier 'vlan125_received'; did you mean 'vlan105_received'? (mac_logger.cpp:431:4)
ERROR: [HLS 207-3777] use of undeclared identifier 'vlan126_received'; did you mean 'vlan106_received'? (mac_logger.cpp:432:4)
ERROR: [HLS 207-3777] use of undeclared identifier 'vlan127_received'; did you mean 'vlan107_received'? (mac_logger.cpp:433:4)
ERROR: [HLS 207-3777] use of undeclared identifier 'vlan128_received'; did you mean 'vlan108_received'? (mac_logger.cpp:434:4)
ERROR: [HLS 207-59] too many errors emitted, stopping now
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.14 seconds; current allocated memory: 0.340 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 19.114 seconds; peak allocated memory: 133.613 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.11 seconds; current allocated memory: 121.281 MB.
INFO: [HLS 200-10] Analyzing design file 'mac_logger.cpp' ... 
ERROR: [HLS 207-3777] use of undeclared identifier 'vlan110_received'; did you mean 'vlan100_received'? (mac_logger.cpp:416:4)
INFO: [HLS 207-4436] 'vlan100_received' declared here (mac_logger.cpp:178:17)
ERROR: [HLS 207-3777] use of undeclared identifier 'vlan111_received'; did you mean 'vlan101_received'? (mac_logger.cpp:417:4)
INFO: [HLS 207-4436] 'vlan101_received' declared here (mac_logger.cpp:179:17)
ERROR: [HLS 207-3777] use of undeclared identifier 'vlan112_received'; did you mean 'vlan102_received'? (mac_logger.cpp:418:4)
INFO: [HLS 207-4436] 'vlan102_received' declared here (mac_logger.cpp:180:17)
ERROR: [HLS 207-3777] use of undeclared identifier 'vlan113_received'; did you mean 'vlan103_received'? (mac_logger.cpp:419:4)
INFO: [HLS 207-4436] 'vlan103_received' declared here (mac_logger.cpp:181:17)
ERROR: [HLS 207-3777] use of undeclared identifier 'vlan114_received'; did you mean 'vlan104_received'? (mac_logger.cpp:420:4)
INFO: [HLS 207-4436] 'vlan104_received' declared here (mac_logger.cpp:182:17)
ERROR: [HLS 207-3777] use of undeclared identifier 'vlan115_received'; did you mean 'vlan105_received'? (mac_logger.cpp:421:4)
INFO: [HLS 207-4436] 'vlan105_received' declared here (mac_logger.cpp:183:17)
ERROR: [HLS 207-3777] use of undeclared identifier 'vlan116_received'; did you mean 'vlan106_received'? (mac_logger.cpp:422:4)
INFO: [HLS 207-4436] 'vlan106_received' declared here (mac_logger.cpp:184:17)
ERROR: [HLS 207-3777] use of undeclared identifier 'vlan117_received'; did you mean 'vlan107_received'? (mac_logger.cpp:423:4)
INFO: [HLS 207-4436] 'vlan107_received' declared here (mac_logger.cpp:185:17)
ERROR: [HLS 207-3777] use of undeclared identifier 'vlan118_received'; did you mean 'vlan108_received'? (mac_logger.cpp:424:4)
INFO: [HLS 207-4436] 'vlan108_received' declared here (mac_logger.cpp:186:17)
ERROR: [HLS 207-3777] use of undeclared identifier 'vlan119_received'; did you mean 'vlan109_received'? (mac_logger.cpp:425:4)
INFO: [HLS 207-4436] 'vlan109_received' declared here (mac_logger.cpp:187:17)
ERROR: [HLS 207-3777] use of undeclared identifier 'vlan120_received'; did you mean 'vlan100_received'? (mac_logger.cpp:426:4)
ERROR: [HLS 207-3777] use of undeclared identifier 'vlan121_received'; did you mean 'vlan101_received'? (mac_logger.cpp:427:4)
ERROR: [HLS 207-3777] use of undeclared identifier 'vlan122_received'; did you mean 'vlan102_received'? (mac_logger.cpp:428:4)
ERROR: [HLS 207-3777] use of undeclared identifier 'vlan123_received'; did you mean 'vlan103_received'? (mac_logger.cpp:429:4)
ERROR: [HLS 207-3777] use of undeclared identifier 'vlan124_received'; did you mean 'vlan104_received'? (mac_logger.cpp:430:4)
ERROR: [HLS 207-3777] use of undeclared identifier 'vlan125_received'; did you mean 'vlan105_received'? (mac_logger.cpp:431:4)
ERROR: [HLS 207-3777] use of undeclared identifier 'vlan126_received'; did you mean 'vlan106_received'? (mac_logger.cpp:432:4)
ERROR: [HLS 207-3777] use of undeclared identifier 'vlan127_received'; did you mean 'vlan107_received'? (mac_logger.cpp:433:4)
ERROR: [HLS 207-3777] use of undeclared identifier 'vlan128_received'; did you mean 'vlan108_received'? (mac_logger.cpp:434:4)
ERROR: [HLS 207-59] too many errors emitted, stopping now
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.632 seconds; current allocated memory: 0.273 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.157 seconds; peak allocated memory: 121.551 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.087 seconds; current allocated memory: 120.777 MB.
INFO: [HLS 200-10] Analyzing design file 'mac_logger.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mac_logger_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'recv_mac_msg.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 25.323 seconds; current allocated memory: 124.293 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 7 and bit width 32 in loop 'VITIS_LOOP_28_1'(mac_logger.cpp:28:19) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 7 and bit width 32 in loop 'VITIS_LOOP_32_2'(mac_logger.cpp:32:19) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:32:19)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'anonymous'(mac_logger.cpp:101:3) has been inferred on bundle 'fifo_axi_full'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:101:3)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on bundle 'fifo_axi_full'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'tx_2_log_ddr'(mac_logger.cpp:956:4) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:956:4)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'tx_2_tap_ddr'(mac_logger.cpp:1014:4) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:1014:4)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 11.006 seconds; current allocated memory: 125.301 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 125.312 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 136.371 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 140.320 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (mac_logger.cpp:71) in function 'rx_fifo' automatically.
INFO: [XFORM 203-510] Pipelining loop 'rx_macfifo_data' (mac_logger.cpp:100) in function 'rx_fifo' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'rx_fifo' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'rx_macfifo_data' (mac_logger.cpp:100) in function 'rx_fifo' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' in function 'rx_fifo' completely with a factor of 16.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_1263_1 (mac_logger.cpp:1265)  of function 'mac_logger'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_1263_1' (mac_logger.cpp:1264:2), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'rx_ringbuffer_header'
	 'rx_fifo'
	 'tx_ddr'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mac_logger.cpp:511:8) to (mac_logger.cpp:531:3) in function 'tx_ddr'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mac_logger.cpp:80:7) to (mac_logger.cpp:91:20) in function 'rx_fifo'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.314 seconds; current allocated memory: 169.281 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'log_header' (mac_logger.cpp:917:16)
INFO: [HLS 200-472] Inferring partial write operation for 'tap_header' (mac_logger.cpp:977:16)
INFO: [HLS 200-472] Inferring partial write operation for 'log_header' (mac_logger.cpp:30:16)
INFO: [HLS 200-472] Inferring partial write operation for 'tap_header' (mac_logger.cpp:34:16)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:50:13)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:51:13)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:52:13)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:66:14)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:67:14)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp_buf' (mac_logger.cpp:75:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:82:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:93:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.46 seconds; current allocated memory: 336.277 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mac_logger' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.581 seconds; current allocated memory: 341.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 342.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 344.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 344.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_32_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 344.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 344.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_ringbuffer_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 344.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 344.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_VITIS_LOOP_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_71_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 345.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 345.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_VITIS_LOOP_91_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_91_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 345.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 345.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_rx_macfifo_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'rx_macfifo_data'.
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 25, loop 'rx_macfifo_data'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.337 seconds; current allocated memory: 347.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 347.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 347.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 347.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 347.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 348.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_VITIS_LOOP_915_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_915_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_915_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 348.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 348.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_tx_2_log_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tx_2_log_ddr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'tx_2_log_ddr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 348.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 348.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_VITIS_LOOP_975_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_975_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_975_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 348.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 348.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_tx_2_tap_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tx_2_tap_ddr'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'tx_2_tap_ddr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 348.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 348.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.54 seconds; current allocated memory: 369.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.224 seconds; current allocated memory: 385.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_1263_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.867 seconds; current allocated memory: 385.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.425 seconds; current allocated memory: 385.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mac_logger' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.169 seconds; current allocated memory: 385.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.405 seconds; current allocated memory: 385.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.127 seconds; current allocated memory: 385.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1' pipeline 'VITIS_LOOP_28_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 385.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2' pipeline 'VITIS_LOOP_32_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.332 seconds; current allocated memory: 385.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_ringbuffer_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_ringbuffer_header'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 386.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_VITIS_LOOP_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_fifo_Pipeline_VITIS_LOOP_71_1' pipeline 'VITIS_LOOP_71_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_VITIS_LOOP_71_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 386.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_VITIS_LOOP_91_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_fifo_Pipeline_VITIS_LOOP_91_2' pipeline 'VITIS_LOOP_91_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_VITIS_LOOP_91_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 387.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_rx_macfifo_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_fifo_Pipeline_rx_macfifo_data' pipeline 'rx_macfifo_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_rx_macfifo_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 389.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_fifo_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.579 seconds; current allocated memory: 390.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo'.
INFO: [RTMG 210-278] Implementing memory 'mac_logger_rx_fifo_tmp_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 393.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_VITIS_LOOP_915_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_VITIS_LOOP_915_1' pipeline 'VITIS_LOOP_915_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_VITIS_LOOP_915_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.452 seconds; current allocated memory: 395.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_tx_2_log_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_tx_2_log_ddr' pipeline 'tx_2_log_ddr' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_tx_2_log_ddr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 396.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_VITIS_LOOP_975_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_VITIS_LOOP_975_2' pipeline 'VITIS_LOOP_975_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_VITIS_LOOP_975_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 396.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_tx_2_tap_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_tx_2_tap_ddr' pipeline 'tx_2_tap_ddr' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_tx_2_tap_ddr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.389 seconds; current allocated memory: 397.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'counter_vlan100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan127' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan128' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan129' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_droped' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'last_log_tx_index' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'last_tap_tx_index' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr'.
INFO: [RTMG 210-278] Implementing memory 'mac_logger_tx_ddr_log_header_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.054 seconds; current allocated memory: 417.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_1263_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_1263_1/m_axi_mac_fifo_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_1263_1/m_axi_mac_fifo_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_1263_1/m_axi_mac_fifo_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_1263_1/m_axi_mac_fifo_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_1263_1/m_axi_mac_fifo_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_1263_1/m_axi_mac_fifo_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_1263_1/m_axi_mac_fifo_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_1263_1/m_axi_mac_fifo_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_1263_1/m_axi_mac_fifo_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_1263_1/m_axi_mac_fifo_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_1263_1/m_axi_mac_fifo_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_1263_1/m_axi_mac_fifo_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_1263_1/m_axi_mac_fifo_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_1263_1/m_axi_mac_fifo_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_1263_1/m_axi_mac_fifo_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_1263_1/m_axi_mac_fifo_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_1263_1/m_axi_mac_fifo_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_1263_1/m_axi_mac_fifo_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_1263_1/m_axi_mac_fifo_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_1263_1/m_axi_fifo_axi_full_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_1263_1/m_axi_fifo_axi_full_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_1263_1/m_axi_fifo_axi_full_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_1263_1/m_axi_fifo_axi_full_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_1263_1/m_axi_fifo_axi_full_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_1263_1/m_axi_fifo_axi_full_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_1263_1/m_axi_fifo_axi_full_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_1263_1/m_axi_fifo_axi_full_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_1263_1/m_axi_fifo_axi_full_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_1263_1/m_axi_fifo_axi_full_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_1263_1/m_axi_fifo_axi_full_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_1263_1/m_axi_fifo_axi_full_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_1263_1/m_axi_fifo_axi_full_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_1263_1/m_axi_fifo_axi_full_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_1263_1/m_axi_fifo_axi_full_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_1263_1/m_axi_fifo_axi_full_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_1263_1/m_axi_fifo_axi_full_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_1263_1/m_axi_fifo_axi_full_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_1263_1/m_axi_fifo_axi_full_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_1263_1'.
INFO: [HLS 200-741] Implementing PIPO mac_logger_dataflow_in_loop_VITIS_LOOP_1263_1_log_header_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'mac_logger_dataflow_in_loop_VITIS_LOOP_1263_1_log_header_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO mac_logger_dataflow_in_loop_VITIS_LOOP_1263_1_data_buf3_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'mac_logger_dataflow_in_loop_VITIS_LOOP_1263_1_data_buf3_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'logger_vlan_enable_mask_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'multicast_recv_enable_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_filter_enable_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan100_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan100_macaddr_msb_c_U(mac_logger_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan101_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan101_macaddr_msb_c_U(mac_logger_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan102_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan102_macaddr_msb_c_U(mac_logger_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan103_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan103_macaddr_msb_c_U(mac_logger_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan104_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan104_macaddr_msb_c_U(mac_logger_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan105_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan105_macaddr_msb_c_U(mac_logger_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan106_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan106_macaddr_msb_c_U(mac_logger_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan107_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan107_macaddr_msb_c_U(mac_logger_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan108_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan108_macaddr_msb_c_U(mac_logger_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan109_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan109_macaddr_msb_c_U(mac_logger_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan110_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan110_macaddr_msb_c_U(mac_logger_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan111_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan111_macaddr_msb_c_U(mac_logger_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan112_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan112_macaddr_msb_c_U(mac_logger_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan113_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan113_macaddr_msb_c_U(mac_logger_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan114_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan114_macaddr_msb_c_U(mac_logger_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan115_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan115_macaddr_msb_c_U(mac_logger_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan116_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan116_macaddr_msb_c_U(mac_logger_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan117_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan117_macaddr_msb_c_U(mac_logger_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan118_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan118_macaddr_msb_c_U(mac_logger_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan119_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan119_macaddr_msb_c_U(mac_logger_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan120_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan120_macaddr_msb_c_U(mac_logger_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan121_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan121_macaddr_msb_c_U(mac_logger_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan122_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan122_macaddr_msb_c_U(mac_logger_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan123_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan123_macaddr_msb_c_U(mac_logger_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan124_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan124_macaddr_msb_c_U(mac_logger_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan125_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan125_macaddr_msb_c_U(mac_logger_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan126_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan126_macaddr_msb_c_U(mac_logger_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan127_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan127_macaddr_msb_c_U(mac_logger_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan128_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan128_macaddr_msb_c_U(mac_logger_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan129_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan129_macaddr_msb_c_U(mac_logger_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'log_all_mask_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ddr_c_channel_U(mac_logger_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'driver_c_channel_U(mac_logger_fifo_w64_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 5.907 seconds; current allocated memory: 445.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mac_logger' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/mac_fifo' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/ps' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/fifo_axi_full' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/fifo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/driver' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/status' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/writeStatus' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/timestamp' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/logger_vlan_enable_mask' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan100_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan101_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan102_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan103_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan104_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan105_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan106_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan107_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan108_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan109_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan110_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan111_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan112_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan113_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan114_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan115_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan116_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan117_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan118_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan119_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan120_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan121_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan122_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan123_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan124_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan125_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan126_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan127_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan128_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan129_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/droped' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/multicast_recv_enable' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_filter_enable' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan100_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan100_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan101_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan101_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan102_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan102_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan103_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan103_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan104_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan104_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan105_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan105_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan106_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan106_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan107_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan107_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan108_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan108_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan109_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan109_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan110_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan110_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan111_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan111_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan112_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan112_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan113_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan113_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan114_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan114_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan115_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan115_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan116_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan116_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan117_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan117_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan118_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan118_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan119_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan119_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan120_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan120_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan121_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan121_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan122_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan122_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan123_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan123_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan124_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan124_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan125_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan125_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan126_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan126_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan127_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan127_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan128_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan128_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan129_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan129_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/log_all_mask' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/fifo_axi_full_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mac_logger' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'fifo', 'fifo_axi_full_offset', 'ddr', 'driver', 'status', 'writeStatus', 'logger_vlan_enable_mask', 'vlan100_received', 'vlan101_received', 'vlan102_received', 'vlan103_received', 'vlan104_received', 'vlan105_received', 'vlan106_received', 'vlan107_received', 'vlan108_received', 'vlan109_received', 'vlan110_received', 'vlan111_received', 'vlan112_received', 'vlan113_received', 'vlan114_received', 'vlan115_received', 'vlan116_received', 'vlan117_received', 'vlan118_received', 'vlan119_received', 'vlan120_received', 'vlan121_received', 'vlan122_received', 'vlan123_received', 'vlan124_received', 'vlan125_received', 'vlan126_received', 'vlan127_received', 'vlan128_received', 'vlan129_received', 'droped', 'multicast_recv_enable', 'unicast_filter_enable', 'unicast_vlan100_macaddr_lsb', 'unicast_vlan100_macaddr_msb', 'unicast_vlan101_macaddr_lsb', 'unicast_vlan101_macaddr_msb', 'unicast_vlan102_macaddr_lsb', 'unicast_vlan102_macaddr_msb', 'unicast_vlan103_macaddr_lsb', 'unicast_vlan103_macaddr_msb', 'unicast_vlan104_macaddr_lsb', 'unicast_vlan104_macaddr_msb', 'unicast_vlan105_macaddr_lsb', 'unicast_vlan105_macaddr_msb', 'unicast_vlan106_macaddr_lsb', 'unicast_vlan106_macaddr_msb', 'unicast_vlan107_macaddr_lsb', 'unicast_vlan107_macaddr_msb', 'unicast_vlan108_macaddr_lsb', 'unicast_vlan108_macaddr_msb', 'unicast_vlan109_macaddr_lsb', 'unicast_vlan109_macaddr_msb', 'unicast_vlan110_macaddr_lsb', 'unicast_vlan110_macaddr_msb', 'unicast_vlan111_macaddr_lsb', 'unicast_vlan111_macaddr_msb', 'unicast_vlan112_macaddr_lsb', 'unicast_vlan112_macaddr_msb', 'unicast_vlan113_macaddr_lsb', 'unicast_vlan113_macaddr_msb', 'unicast_vlan114_macaddr_lsb', 'unicast_vlan114_macaddr_msb', 'unicast_vlan115_macaddr_lsb', 'unicast_vlan115_macaddr_msb', 'unicast_vlan116_macaddr_lsb', 'unicast_vlan116_macaddr_msb', 'unicast_vlan117_macaddr_lsb', 'unicast_vlan117_macaddr_msb', 'unicast_vlan118_macaddr_lsb', 'unicast_vlan118_macaddr_msb', 'unicast_vlan119_macaddr_lsb', 'unicast_vlan119_macaddr_msb', 'unicast_vlan120_macaddr_lsb', 'unicast_vlan120_macaddr_msb', 'unicast_vlan121_macaddr_lsb', 'unicast_vlan121_macaddr_msb', 'unicast_vlan122_macaddr_lsb', 'unicast_vlan122_macaddr_msb', 'unicast_vlan123_macaddr_lsb', 'unicast_vlan123_macaddr_msb', 'unicast_vlan124_macaddr_lsb', 'unicast_vlan124_macaddr_msb', 'unicast_vlan125_macaddr_lsb', 'unicast_vlan125_macaddr_msb', 'unicast_vlan126_macaddr_lsb', 'unicast_vlan126_macaddr_msb', 'unicast_vlan127_macaddr_lsb', 'unicast_vlan127_macaddr_msb', 'unicast_vlan128_macaddr_lsb', 'unicast_vlan128_macaddr_msb', 'unicast_vlan129_macaddr_lsb', 'unicast_vlan129_macaddr_msb', 'log_all_mask' to AXI-Lite port axilites.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mac_logger'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.193 seconds; current allocated memory: 450.676 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.868 seconds; current allocated memory: 457.434 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 26 seconds. CPU system time: 0 seconds. Elapsed time: 27.824 seconds; current allocated memory: 475.617 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mac_logger.
INFO: [VLOG 209-307] Generating Verilog RTL for mac_logger.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 125.36 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 56 seconds. CPU system time: 2 seconds. Elapsed time: 99.198 seconds; current allocated memory: 354.852 MB.
INFO: [HLS 200-112] Total CPU user time: 59 seconds. Total CPU system time: 3 seconds. Total elapsed time: 111.785 seconds; peak allocated memory: 475.660 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file maclogger/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 28 seconds. CPU system time: 0 seconds. Elapsed time: 56.185 seconds; current allocated memory: 17.957 MB.
INFO: [HLS 200-112] Total CPU user time: 30 seconds. Total CPU system time: 1 seconds. Total elapsed time: 71.136 seconds; peak allocated memory: 151.109 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.875 seconds; current allocated memory: 0.270 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 16.879 seconds; peak allocated memory: 121.188 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.913 seconds; current allocated memory: 0.223 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.1 seconds; peak allocated memory: 123.320 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.811 seconds; current allocated memory: 0.234 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.788 seconds; peak allocated memory: 126.105 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.921 seconds; current allocated memory: 0.266 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.604 seconds; peak allocated memory: 126.469 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.248 seconds; current allocated memory: 0.234 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 20.704 seconds; peak allocated memory: 131.102 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.727 seconds; current allocated memory: 0.223 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.565 seconds; peak allocated memory: 120.539 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.766 seconds; current allocated memory: 0.215 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.758 seconds; peak allocated memory: 126.418 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.902 seconds; current allocated memory: 0.242 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.642 seconds; peak allocated memory: 122.562 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.329 seconds; current allocated memory: 0.223 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.255 seconds; peak allocated memory: 126.238 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.831 seconds; current allocated memory: 0.277 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.554 seconds; peak allocated memory: 121.137 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.384 seconds; current allocated memory: 0.312 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 26.149 seconds; peak allocated memory: 133.770 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.879 seconds; current allocated memory: 0.320 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.912 seconds; peak allocated memory: 126.125 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.762 seconds; current allocated memory: 0.297 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.549 seconds; peak allocated memory: 126.473 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.79 seconds; current allocated memory: 0.297 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.497 seconds; peak allocated memory: 125.547 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.033 seconds; current allocated memory: 0.316 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 19.984 seconds; peak allocated memory: 133.898 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.791 seconds; current allocated memory: 0.305 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.491 seconds; peak allocated memory: 126.398 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3 seconds; current allocated memory: 0.309 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.941 seconds; peak allocated memory: 125.926 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.716 seconds; current allocated memory: 0.324 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.411 seconds; peak allocated memory: 126.898 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.754 seconds; current allocated memory: 0.398 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.679 seconds; peak allocated memory: 126.262 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.107 seconds; current allocated memory: 133.805 MB.
INFO: [HLS 200-10] Analyzing design file 'recv_mac_msg.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mac_logger_test.cpp' ... 
WARNING: [HLS 207-4855] format specifies type 'int' but the argument has type 'long long' (mac_logger_test.cpp:308:17)
INFO: [HLS 200-10] Analyzing design file 'mac_logger.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 21.672 seconds; current allocated memory: 137.133 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 64 in loop 'VITIS_LOOP_28_1'(mac_logger.cpp:28:19) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 64 in loop 'VITIS_LOOP_33_2'(mac_logger.cpp:33:19) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:33:19)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 64 in loop 'tx_2_log_ddr'(mac_logger.cpp:958:4) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:958:4)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 64 in loop 'tx_2_tap_ddr'(mac_logger.cpp:1015:4) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:1015:4)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 12.025 seconds; current allocated memory: 137.957 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 137.957 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.527 seconds; current allocated memory: 148.648 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-62] mac_logger.cpp:1002: warning: out of bound array access on variable 'tap_header'.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 152.609 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'mac_logger' (mac_logger.cpp:1030), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'rx_ringbuffer_header'
	 'rx_fifo'
	 'tx_ddr'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mac_logger.cpp:513:8) to (mac_logger.cpp:533:3) in function 'tx_ddr'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.417 seconds; current allocated memory: 182.227 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'log_header' (mac_logger.cpp:919:16)
INFO: [HLS 200-472] Inferring partial write operation for 'tap_header' (mac_logger.cpp:978:16)
INFO: [HLS 200-472] Inferring partial write operation for 'log_header' (mac_logger.cpp:30:16)
INFO: [HLS 200-472] Inferring partial write operation for 'tap_header' (mac_logger.cpp:35:16)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:51:13)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:52:13)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:53:13)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:67:14)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:68:14)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:116:14)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:117:14)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:119:14)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:123:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:127:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:130:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:139:30)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:140:34)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.581 seconds; current allocated memory: 313.383 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mac_logger' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.783 seconds; current allocated memory: 318.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 320.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 321.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 321.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_33_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_33_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 321.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 321.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_ringbuffer_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 321.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 322.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_rx_macfifo_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'rx_macfifo_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'rx_macfifo_data'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 322.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 322.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 322.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 323.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_VITIS_LOOP_917_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_917_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_917_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 323.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 323.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_tx_2_log_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tx_2_log_ddr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'tx_2_log_ddr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 323.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 323.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_VITIS_LOOP_976_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_976_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_976_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 323.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 323.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_tx_2_tap_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tx_2_tap_ddr'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'tx_2_tap_ddr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 324.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 324.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.618 seconds; current allocated memory: 344.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.291 seconds; current allocated memory: 361.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mac_logger' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.837 seconds; current allocated memory: 361.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.407 seconds; current allocated memory: 361.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.118 seconds; current allocated memory: 361.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1' pipeline 'VITIS_LOOP_28_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.425 seconds; current allocated memory: 361.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_33_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_33_2' pipeline 'VITIS_LOOP_33_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_33_2/m_axi_ps_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_33_2/m_axi_ps_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_33_2/m_axi_ps_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_33_2/m_axi_ps_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_33_2/m_axi_ps_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_33_2/m_axi_ps_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_33_2/m_axi_ps_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_33_2/m_axi_ps_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_33_2/m_axi_ps_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_33_2/m_axi_ps_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_33_2/m_axi_ps_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_33_2/m_axi_ps_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_33_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.389 seconds; current allocated memory: 361.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_ringbuffer_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_ringbuffer_header'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 361.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_rx_macfifo_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_fifo_Pipeline_rx_macfifo_data' pipeline 'rx_macfifo_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_rx_macfifo_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 361.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 363.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_VITIS_LOOP_917_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_VITIS_LOOP_917_1' pipeline 'VITIS_LOOP_917_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_VITIS_LOOP_917_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.319 seconds; current allocated memory: 365.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_tx_2_log_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_tx_2_log_ddr' pipeline 'tx_2_log_ddr' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_tx_2_log_ddr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 365.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_VITIS_LOOP_976_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_VITIS_LOOP_976_2' pipeline 'VITIS_LOOP_976_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_VITIS_LOOP_976_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 366.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_tx_2_tap_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_tx_2_tap_ddr' pipeline 'tx_2_tap_ddr' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_tx_2_tap_ddr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.403 seconds; current allocated memory: 366.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'counter_vlan100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan127' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan128' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan129' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_droped' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'last_log_tx_index' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'last_tap_tx_index' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr'.
INFO: [RTMG 210-278] Implementing memory 'mac_logger_tx_ddr_log_header_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'mac_logger_tx_ddr_tap_header_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.759 seconds; current allocated memory: 386.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mac_logger' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/mac_fifo' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/ps' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/fifo_axi_full' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/fifo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/driver' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/status' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/writeStatus' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/timestamp' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/logger_vlan_enable_mask' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan100_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan101_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan102_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan103_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan104_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan105_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan106_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan107_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan108_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan109_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan110_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan111_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan112_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan113_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan114_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan115_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan116_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan117_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan118_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan119_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan120_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan121_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan122_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan123_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan124_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan125_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan126_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan127_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan128_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan129_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/droped' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/multicast_recv_enable' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_filter_enable' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan100_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan100_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan101_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan101_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan102_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan102_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan103_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan103_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan104_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan104_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan105_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan105_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan106_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan106_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan107_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan107_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan108_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan108_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan109_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan109_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan110_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan110_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan111_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan111_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan112_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan112_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan113_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan113_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan114_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan114_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan115_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan115_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan116_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan116_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan117_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan117_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan118_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan118_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan119_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan119_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan120_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan120_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan121_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan121_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan122_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan122_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan123_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan123_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan124_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan124_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan125_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan125_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan126_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan126_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan127_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan127_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan128_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan128_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan129_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan129_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/log_all_mask' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/fifo_axi_full_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mac_logger' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'fifo', 'ddr', 'driver', 'status', 'writeStatus', 'logger_vlan_enable_mask', 'vlan100_received', 'vlan101_received', 'vlan102_received', 'vlan103_received', 'vlan104_received', 'vlan105_received', 'vlan106_received', 'vlan107_received', 'vlan108_received', 'vlan109_received', 'vlan110_received', 'vlan111_received', 'vlan112_received', 'vlan113_received', 'vlan114_received', 'vlan115_received', 'vlan116_received', 'vlan117_received', 'vlan118_received', 'vlan119_received', 'vlan120_received', 'vlan121_received', 'vlan122_received', 'vlan123_received', 'vlan124_received', 'vlan125_received', 'vlan126_received', 'vlan127_received', 'vlan128_received', 'vlan129_received', 'droped', 'multicast_recv_enable', 'unicast_filter_enable', 'unicast_vlan100_macaddr_lsb', 'unicast_vlan100_macaddr_msb', 'unicast_vlan101_macaddr_lsb', 'unicast_vlan101_macaddr_msb', 'unicast_vlan102_macaddr_lsb', 'unicast_vlan102_macaddr_msb', 'unicast_vlan103_macaddr_lsb', 'unicast_vlan103_macaddr_msb', 'unicast_vlan104_macaddr_lsb', 'unicast_vlan104_macaddr_msb', 'unicast_vlan105_macaddr_lsb', 'unicast_vlan105_macaddr_msb', 'unicast_vlan106_macaddr_lsb', 'unicast_vlan106_macaddr_msb', 'unicast_vlan107_macaddr_lsb', 'unicast_vlan107_macaddr_msb', 'unicast_vlan108_macaddr_lsb', 'unicast_vlan108_macaddr_msb', 'unicast_vlan109_macaddr_lsb', 'unicast_vlan109_macaddr_msb', 'unicast_vlan110_macaddr_lsb', 'unicast_vlan110_macaddr_msb', 'unicast_vlan111_macaddr_lsb', 'unicast_vlan111_macaddr_msb', 'unicast_vlan112_macaddr_lsb', 'unicast_vlan112_macaddr_msb', 'unicast_vlan113_macaddr_lsb', 'unicast_vlan113_macaddr_msb', 'unicast_vlan114_macaddr_lsb', 'unicast_vlan114_macaddr_msb', 'unicast_vlan115_macaddr_lsb', 'unicast_vlan115_macaddr_msb', 'unicast_vlan116_macaddr_lsb', 'unicast_vlan116_macaddr_msb', 'unicast_vlan117_macaddr_lsb', 'unicast_vlan117_macaddr_msb', 'unicast_vlan118_macaddr_lsb', 'unicast_vlan118_macaddr_msb', 'unicast_vlan119_macaddr_lsb', 'unicast_vlan119_macaddr_msb', 'unicast_vlan120_macaddr_lsb', 'unicast_vlan120_macaddr_msb', 'unicast_vlan121_macaddr_lsb', 'unicast_vlan121_macaddr_msb', 'unicast_vlan122_macaddr_lsb', 'unicast_vlan122_macaddr_msb', 'unicast_vlan123_macaddr_lsb', 'unicast_vlan123_macaddr_msb', 'unicast_vlan124_macaddr_lsb', 'unicast_vlan124_macaddr_msb', 'unicast_vlan125_macaddr_lsb', 'unicast_vlan125_macaddr_msb', 'unicast_vlan126_macaddr_lsb', 'unicast_vlan126_macaddr_msb', 'unicast_vlan127_macaddr_lsb', 'unicast_vlan127_macaddr_msb', 'unicast_vlan128_macaddr_lsb', 'unicast_vlan128_macaddr_msb', 'unicast_vlan129_macaddr_lsb', 'unicast_vlan129_macaddr_msb', 'log_all_mask' to AXI-Lite port axilites.
INFO: [RTGEN 206-100] Bundling port 'fifo_axi_full_offset' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mac_logger'.
INFO: [HLS 200-740] Implementing PIPO mac_logger_data_buf_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'mac_logger_data_buf_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO mac_logger_log_header_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'mac_logger_log_header_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO mac_logger_tap_header_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'mac_logger_tap_header_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'logger_vlan_enable_mask_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'multicast_recv_enable_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_filter_enable_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan100_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan100_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan101_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan101_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan102_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan102_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan103_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan103_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan104_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan104_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan105_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan105_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan106_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan106_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan107_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan107_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan108_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan108_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan109_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan109_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan110_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan110_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan111_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan111_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan112_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan112_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan113_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan113_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan114_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan114_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan115_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan115_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan116_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan116_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan117_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan117_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan118_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan118_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan119_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan119_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan120_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan120_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan121_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan121_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan122_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan122_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan123_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan123_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan124_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan124_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan125_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan125_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan126_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan126_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan127_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan127_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan128_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan128_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan129_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan129_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'log_all_mask_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ddr_c_channel_U(mac_logger_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'driver_c_channel_U(mac_logger_fifo_w64_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 6.748 seconds; current allocated memory: 415.188 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.889 seconds; current allocated memory: 424.035 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 26 seconds. CPU system time: 0 seconds. Elapsed time: 26.058 seconds; current allocated memory: 439.828 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mac_logger.
INFO: [VLOG 209-307] Generating Verilog RTL for mac_logger.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 50 seconds. CPU system time: 2 seconds. Elapsed time: 90.099 seconds; current allocated memory: 306.066 MB.
INFO: [HLS 200-112] Total CPU user time: 52 seconds. Total CPU system time: 3 seconds. Total elapsed time: 105.699 seconds; peak allocated memory: 439.879 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file maclogger/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 27 seconds. CPU system time: 0 seconds. Elapsed time: 61.323 seconds; current allocated memory: 17.289 MB.
INFO: [HLS 200-112] Total CPU user time: 29 seconds. Total CPU system time: 1 seconds. Total elapsed time: 73.883 seconds; peak allocated memory: 138.371 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.112 seconds; current allocated memory: 120.477 MB.
INFO: [HLS 200-10] Analyzing design file 'recv_mac_msg.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mac_logger_test.cpp' ... 
WARNING: [HLS 207-4855] format specifies type 'int' but the argument has type 'long long' (mac_logger_test.cpp:308:17)
INFO: [HLS 200-10] Analyzing design file 'mac_logger.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 19.047 seconds; current allocated memory: 124.020 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 64 in loop 'VITIS_LOOP_28_1'(mac_logger.cpp:28:19) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 64 in loop 'VITIS_LOOP_33_2'(mac_logger.cpp:33:19) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:33:19)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 64 in loop 'tx_2_log_ddr'(mac_logger.cpp:958:4) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:958:4)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 64 in loop 'tx_2_tap_ddr'(mac_logger.cpp:1015:4) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:1015:4)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.419 seconds; current allocated memory: 125.016 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 125.016 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 135.586 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-62] mac_logger.cpp:1002: warning: out of bound array access on variable 'tap_header'.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 139.641 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'mac_logger' (mac_logger.cpp:1030), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'rx_ringbuffer_header'
	 'rx_fifo'
	 'tx_ddr'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mac_logger.cpp:513:8) to (mac_logger.cpp:533:3) in function 'tx_ddr'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.192 seconds; current allocated memory: 168.531 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'log_header' (mac_logger.cpp:919:16)
INFO: [HLS 200-472] Inferring partial write operation for 'tap_header' (mac_logger.cpp:978:16)
INFO: [HLS 200-472] Inferring partial write operation for 'log_header' (mac_logger.cpp:30:16)
INFO: [HLS 200-472] Inferring partial write operation for 'tap_header' (mac_logger.cpp:35:16)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:51:13)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:52:13)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:53:13)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:67:14)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:68:14)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:116:14)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:117:14)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:119:14)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:123:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:127:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:130:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:139:30)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:140:34)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.311 seconds; current allocated memory: 300.332 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mac_logger' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.533 seconds; current allocated memory: 305.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 306.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 308.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 308.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_33_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_33_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 308.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 308.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_ringbuffer_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 309.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 309.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_rx_macfifo_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'rx_macfifo_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'rx_macfifo_data'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 309.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 309.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 309.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 309.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_VITIS_LOOP_917_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_917_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_917_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 310.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 310.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_tx_2_log_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tx_2_log_ddr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'tx_2_log_ddr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 310.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 310.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_VITIS_LOOP_976_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_976_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_976_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 310.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 310.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_tx_2_tap_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tx_2_tap_ddr'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'tx_2_tap_ddr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 311.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 311.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.535 seconds; current allocated memory: 331.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.274 seconds; current allocated memory: 346.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mac_logger' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.816 seconds; current allocated memory: 346.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.407 seconds; current allocated memory: 346.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.027 seconds; current allocated memory: 346.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1' pipeline 'VITIS_LOOP_28_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.394 seconds; current allocated memory: 346.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_33_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_33_2' pipeline 'VITIS_LOOP_33_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_33_2/m_axi_ps_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_33_2/m_axi_ps_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_33_2/m_axi_ps_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_33_2/m_axi_ps_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_33_2/m_axi_ps_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_33_2/m_axi_ps_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_33_2/m_axi_ps_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_33_2/m_axi_ps_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_33_2/m_axi_ps_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_33_2/m_axi_ps_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_33_2/m_axi_ps_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_33_2/m_axi_ps_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_33_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.389 seconds; current allocated memory: 346.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_ringbuffer_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_ringbuffer_header'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 347.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_rx_macfifo_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_fifo_Pipeline_rx_macfifo_data' pipeline 'rx_macfifo_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_rx_macfifo_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 348.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 350.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_VITIS_LOOP_917_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_VITIS_LOOP_917_1' pipeline 'VITIS_LOOP_917_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_VITIS_LOOP_917_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.334 seconds; current allocated memory: 351.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_tx_2_log_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_tx_2_log_ddr' pipeline 'tx_2_log_ddr' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_tx_2_log_ddr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 352.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_VITIS_LOOP_976_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_VITIS_LOOP_976_2' pipeline 'VITIS_LOOP_976_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_VITIS_LOOP_976_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 353.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_tx_2_tap_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_tx_2_tap_ddr' pipeline 'tx_2_tap_ddr' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_tx_2_tap_ddr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.391 seconds; current allocated memory: 354.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'counter_vlan100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan127' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan128' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan129' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_droped' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'last_log_tx_index' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'last_tap_tx_index' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr'.
INFO: [RTMG 210-278] Implementing memory 'mac_logger_tx_ddr_log_header_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'mac_logger_tx_ddr_tap_header_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.273 seconds; current allocated memory: 373.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mac_logger' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/mac_fifo' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/ps' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/fifo_axi_full' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/fifo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/driver' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/status' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/writeStatus' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/timestamp' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/logger_vlan_enable_mask' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan100_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan101_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan102_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan103_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan104_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan105_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan106_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan107_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan108_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan109_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan110_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan111_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan112_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan113_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan114_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan115_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan116_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan117_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan118_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan119_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan120_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan121_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan122_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan123_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan124_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan125_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan126_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan127_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan128_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan129_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/droped' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/multicast_recv_enable' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_filter_enable' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan100_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan100_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan101_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan101_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan102_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan102_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan103_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan103_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan104_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan104_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan105_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan105_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan106_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan106_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan107_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan107_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan108_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan108_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan109_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan109_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan110_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan110_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan111_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan111_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan112_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan112_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan113_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan113_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan114_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan114_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan115_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan115_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan116_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan116_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan117_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan117_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan118_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan118_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan119_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan119_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan120_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan120_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan121_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan121_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan122_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan122_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan123_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan123_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan124_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan124_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan125_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan125_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan126_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan126_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan127_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan127_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan128_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan128_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan129_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan129_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/log_all_mask' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/fifo_axi_full_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mac_logger' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'fifo', 'fifo_axi_full_offset', 'ddr', 'driver', 'status', 'writeStatus', 'logger_vlan_enable_mask', 'vlan100_received', 'vlan101_received', 'vlan102_received', 'vlan103_received', 'vlan104_received', 'vlan105_received', 'vlan106_received', 'vlan107_received', 'vlan108_received', 'vlan109_received', 'vlan110_received', 'vlan111_received', 'vlan112_received', 'vlan113_received', 'vlan114_received', 'vlan115_received', 'vlan116_received', 'vlan117_received', 'vlan118_received', 'vlan119_received', 'vlan120_received', 'vlan121_received', 'vlan122_received', 'vlan123_received', 'vlan124_received', 'vlan125_received', 'vlan126_received', 'vlan127_received', 'vlan128_received', 'vlan129_received', 'droped', 'multicast_recv_enable', 'unicast_filter_enable', 'unicast_vlan100_macaddr_lsb', 'unicast_vlan100_macaddr_msb', 'unicast_vlan101_macaddr_lsb', 'unicast_vlan101_macaddr_msb', 'unicast_vlan102_macaddr_lsb', 'unicast_vlan102_macaddr_msb', 'unicast_vlan103_macaddr_lsb', 'unicast_vlan103_macaddr_msb', 'unicast_vlan104_macaddr_lsb', 'unicast_vlan104_macaddr_msb', 'unicast_vlan105_macaddr_lsb', 'unicast_vlan105_macaddr_msb', 'unicast_vlan106_macaddr_lsb', 'unicast_vlan106_macaddr_msb', 'unicast_vlan107_macaddr_lsb', 'unicast_vlan107_macaddr_msb', 'unicast_vlan108_macaddr_lsb', 'unicast_vlan108_macaddr_msb', 'unicast_vlan109_macaddr_lsb', 'unicast_vlan109_macaddr_msb', 'unicast_vlan110_macaddr_lsb', 'unicast_vlan110_macaddr_msb', 'unicast_vlan111_macaddr_lsb', 'unicast_vlan111_macaddr_msb', 'unicast_vlan112_macaddr_lsb', 'unicast_vlan112_macaddr_msb', 'unicast_vlan113_macaddr_lsb', 'unicast_vlan113_macaddr_msb', 'unicast_vlan114_macaddr_lsb', 'unicast_vlan114_macaddr_msb', 'unicast_vlan115_macaddr_lsb', 'unicast_vlan115_macaddr_msb', 'unicast_vlan116_macaddr_lsb', 'unicast_vlan116_macaddr_msb', 'unicast_vlan117_macaddr_lsb', 'unicast_vlan117_macaddr_msb', 'unicast_vlan118_macaddr_lsb', 'unicast_vlan118_macaddr_msb', 'unicast_vlan119_macaddr_lsb', 'unicast_vlan119_macaddr_msb', 'unicast_vlan120_macaddr_lsb', 'unicast_vlan120_macaddr_msb', 'unicast_vlan121_macaddr_lsb', 'unicast_vlan121_macaddr_msb', 'unicast_vlan122_macaddr_lsb', 'unicast_vlan122_macaddr_msb', 'unicast_vlan123_macaddr_lsb', 'unicast_vlan123_macaddr_msb', 'unicast_vlan124_macaddr_lsb', 'unicast_vlan124_macaddr_msb', 'unicast_vlan125_macaddr_lsb', 'unicast_vlan125_macaddr_msb', 'unicast_vlan126_macaddr_lsb', 'unicast_vlan126_macaddr_msb', 'unicast_vlan127_macaddr_lsb', 'unicast_vlan127_macaddr_msb', 'unicast_vlan128_macaddr_lsb', 'unicast_vlan128_macaddr_msb', 'unicast_vlan129_macaddr_lsb', 'unicast_vlan129_macaddr_msb', 'log_all_mask' to AXI-Lite port axilites.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mac_logger'.
INFO: [HLS 200-740] Implementing PIPO mac_logger_data_buf_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'mac_logger_data_buf_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO mac_logger_log_header_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'mac_logger_log_header_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO mac_logger_tap_header_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'mac_logger_tap_header_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'logger_vlan_enable_mask_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'multicast_recv_enable_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_filter_enable_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan100_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan100_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan101_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan101_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan102_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan102_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan103_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan103_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan104_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan104_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan105_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan105_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan106_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan106_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan107_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan107_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan108_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan108_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan109_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan109_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan110_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan110_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan111_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan111_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan112_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan112_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan113_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan113_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan114_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan114_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan115_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan115_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan116_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan116_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan117_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan117_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan118_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan118_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan119_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan119_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan120_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan120_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan121_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan121_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan122_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan122_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan123_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan123_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan124_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan124_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan125_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan125_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan126_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan126_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan127_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan127_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan128_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan128_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan129_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan129_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'log_all_mask_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ddr_c_channel_U(mac_logger_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'driver_c_channel_U(mac_logger_fifo_w64_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 6.76 seconds; current allocated memory: 401.371 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.134 seconds; current allocated memory: 410.613 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 26 seconds. CPU system time: 0 seconds. Elapsed time: 27.075 seconds; current allocated memory: 426.164 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mac_logger.
INFO: [VLOG 209-307] Generating Verilog RTL for mac_logger.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 50 seconds. CPU system time: 2 seconds. Elapsed time: 83.304 seconds; current allocated memory: 305.711 MB.
INFO: [HLS 200-112] Total CPU user time: 52 seconds. Total CPU system time: 3 seconds. Total elapsed time: 95.948 seconds; peak allocated memory: 426.207 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file maclogger/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 27 seconds. CPU system time: 0 seconds. Elapsed time: 48.329 seconds; current allocated memory: 18.160 MB.
INFO: [HLS 200-112] Total CPU user time: 29 seconds. Total CPU system time: 1 seconds. Total elapsed time: 63.692 seconds; peak allocated memory: 148.086 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 13.288 seconds; current allocated memory: 0.344 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 31.185 seconds; peak allocated memory: 133.574 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.291 seconds; current allocated memory: 0.332 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 16.285 seconds; peak allocated memory: 126.492 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.742 seconds; current allocated memory: 0.316 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.629 seconds; peak allocated memory: 126.359 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.134 seconds; current allocated memory: 0.242 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 17.24 seconds; peak allocated memory: 133.414 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.962 seconds; current allocated memory: 0.293 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 19.675 seconds; peak allocated memory: 129.859 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.889 seconds; current allocated memory: 0.309 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.743 seconds; peak allocated memory: 126.672 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.839 seconds; current allocated memory: 0.320 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.725 seconds; peak allocated memory: 126.180 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.011 seconds; current allocated memory: 0.328 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 19.78 seconds; peak allocated memory: 134.176 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.674 seconds; current allocated memory: 0.242 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 13.378 seconds; peak allocated memory: 125.898 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.79 seconds; current allocated memory: 0.332 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.927 seconds; peak allocated memory: 126.598 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.879 seconds; current allocated memory: 0.336 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.668 seconds; peak allocated memory: 125.984 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.796 seconds; current allocated memory: 0.340 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 19.748 seconds; peak allocated memory: 127.652 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.786 seconds; current allocated memory: 0.312 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 16.103 seconds; peak allocated memory: 120.016 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.783 seconds; current allocated memory: 0.355 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.481 seconds; peak allocated memory: 121.559 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.974 seconds; current allocated memory: 0.297 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 20.136 seconds; peak allocated memory: 127.363 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.667 seconds; current allocated memory: 0.312 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.667 seconds; peak allocated memory: 126.574 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.643 seconds; current allocated memory: 0.336 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.571 seconds; peak allocated memory: 126.570 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.608 seconds; current allocated memory: 0.336 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 19.662 seconds; peak allocated memory: 127.715 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.745 seconds; current allocated memory: 0.328 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.518 seconds; peak allocated memory: 126.988 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.844 seconds; current allocated memory: 0.324 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.749 seconds; peak allocated memory: 125.801 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.099 seconds; current allocated memory: 0.363 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 16.194 seconds; peak allocated memory: 123.109 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.8 seconds; current allocated memory: 0.348 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.708 seconds; peak allocated memory: 126.559 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.031 seconds; current allocated memory: 0.297 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 19.86 seconds; peak allocated memory: 133.238 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.821 seconds; current allocated memory: 0.297 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.584 seconds; peak allocated memory: 126.020 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.718 seconds; current allocated memory: 0.312 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 20.46 seconds; peak allocated memory: 129.316 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.248 seconds; current allocated memory: 0.250 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.317 seconds; peak allocated memory: 125.695 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.803 seconds; current allocated memory: 0.355 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.776 seconds; peak allocated memory: 126.469 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.947 seconds; current allocated memory: 0.352 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 16.303 seconds; peak allocated memory: 126.375 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.347 seconds; current allocated memory: 0.344 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 21.955 seconds; peak allocated memory: 126.535 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.082 seconds; current allocated memory: 0.332 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 19.962 seconds; peak allocated memory: 133.191 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.06 seconds; current allocated memory: 0.348 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 17.094 seconds; peak allocated memory: 126.512 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.91 seconds; current allocated memory: 0.297 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.807 seconds; peak allocated memory: 122.629 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.677 seconds; current allocated memory: 0.301 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.476 seconds; peak allocated memory: 126.191 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.818 seconds; current allocated memory: 0.426 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 24.353 seconds; peak allocated memory: 131.324 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.853 seconds; current allocated memory: 0.309 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 16.038 seconds; peak allocated memory: 145.625 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.513 seconds; current allocated memory: 0.422 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 22.323 seconds; peak allocated memory: 129.551 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.703 seconds; current allocated memory: 0.312 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.841 seconds; peak allocated memory: 126.383 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.661 seconds; current allocated memory: 0.348 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.614 seconds; peak allocated memory: 126.535 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 0.258 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 13.436 seconds; peak allocated memory: 123.500 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.095 seconds; current allocated memory: 122.223 MB.
INFO: [HLS 200-10] Analyzing design file 'recv_mac_msg.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mac_logger_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mac_logger.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 22.078 seconds; current allocated memory: 125.641 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 64 in loop 'VITIS_LOOP_28_1'(mac_logger.cpp:28:19) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 64 in loop 'VITIS_LOOP_32_2'(mac_logger.cpp:32:19) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:32:19)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'anonymous'(mac_logger.cpp:101:3) has been inferred on bundle 'fifo_axi_full'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:101:3)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on bundle 'fifo_axi_full'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 64 in loop 'tx_2_log_ddr'(mac_logger.cpp:956:4) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:956:4)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 64 in loop 'tx_2_tap_ddr'(mac_logger.cpp:1013:4) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:1013:4)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.9 seconds; current allocated memory: 126.473 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 126.473 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.387 seconds; current allocated memory: 137.340 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 141.215 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (mac_logger.cpp:71) in function 'rx_fifo' automatically.
INFO: [XFORM 203-510] Pipelining loop 'rx_macfifo_data' (mac_logger.cpp:100) in function 'rx_fifo' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'rx_fifo' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'rx_macfifo_data' (mac_logger.cpp:100) in function 'rx_fifo' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' in function 'rx_fifo' completely with a factor of 16.
INFO: [XFORM 203-712] Applying dataflow to function 'mac_logger' (mac_logger.cpp:1028), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'rx_ringbuffer_header'
	 'rx_fifo'
	 'tx_ddr'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mac_logger.cpp:511:8) to (mac_logger.cpp:531:3) in function 'tx_ddr'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mac_logger.cpp:80:7) to (mac_logger.cpp:91:20) in function 'rx_fifo'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.483 seconds; current allocated memory: 170.172 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'log_header' (mac_logger.cpp:917:16)
INFO: [HLS 200-472] Inferring partial write operation for 'tap_header' (mac_logger.cpp:976:16)
INFO: [HLS 200-472] Inferring partial write operation for 'log_header' (mac_logger.cpp:30:16)
INFO: [HLS 200-472] Inferring partial write operation for 'tap_header' (mac_logger.cpp:34:16)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:50:13)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:51:13)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:52:13)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:66:14)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:67:14)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp_buf' (mac_logger.cpp:75:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:82:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:93:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.848 seconds; current allocated memory: 329.039 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mac_logger' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.638 seconds; current allocated memory: 333.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 335.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 336.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 336.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_32_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 336.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 336.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_ringbuffer_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 337.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 337.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_VITIS_LOOP_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_71_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 337.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 337.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_VITIS_LOOP_91_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_91_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 337.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 337.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_rx_macfifo_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'rx_macfifo_data'.
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 25, loop 'rx_macfifo_data'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.337 seconds; current allocated memory: 339.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 339.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 339.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 339.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 339.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 340.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_VITIS_LOOP_915_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_915_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_915_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 340.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 340.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_tx_2_log_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tx_2_log_ddr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'tx_2_log_ddr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 340.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 340.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_VITIS_LOOP_974_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_974_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_974_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 340.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 340.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_tx_2_tap_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tx_2_tap_ddr'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'tx_2_tap_ddr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 341.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 341.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.615 seconds; current allocated memory: 362.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.244 seconds; current allocated memory: 378.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mac_logger' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.807 seconds; current allocated memory: 378.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.499 seconds; current allocated memory: 378.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.154 seconds; current allocated memory: 378.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1' pipeline 'VITIS_LOOP_28_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.431 seconds; current allocated memory: 378.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2' pipeline 'VITIS_LOOP_32_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.373 seconds; current allocated memory: 378.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_ringbuffer_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_ringbuffer_header'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 378.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_VITIS_LOOP_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_fifo_Pipeline_VITIS_LOOP_71_1' pipeline 'VITIS_LOOP_71_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_VITIS_LOOP_71_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 378.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_VITIS_LOOP_91_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_fifo_Pipeline_VITIS_LOOP_91_2' pipeline 'VITIS_LOOP_91_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_VITIS_LOOP_91_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 379.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_rx_macfifo_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_fifo_Pipeline_rx_macfifo_data' pipeline 'rx_macfifo_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_rx_macfifo_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 380.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_fifo_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 382.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo'.
INFO: [RTMG 210-278] Implementing memory 'mac_logger_rx_fifo_tmp_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 384.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_VITIS_LOOP_915_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_VITIS_LOOP_915_1' pipeline 'VITIS_LOOP_915_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_VITIS_LOOP_915_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.524 seconds; current allocated memory: 386.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_tx_2_log_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_tx_2_log_ddr' pipeline 'tx_2_log_ddr' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_tx_2_log_ddr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.383 seconds; current allocated memory: 387.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_VITIS_LOOP_974_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_VITIS_LOOP_974_2' pipeline 'VITIS_LOOP_974_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_VITIS_LOOP_974_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 387.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_tx_2_tap_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_tx_2_tap_ddr' pipeline 'tx_2_tap_ddr' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_tx_2_tap_ddr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.419 seconds; current allocated memory: 389.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'counter_vlan100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan127' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan128' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan129' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_droped' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'last_log_tx_index' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'last_tap_tx_index' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr'.
INFO: [RTMG 210-278] Implementing memory 'mac_logger_tx_ddr_log_header_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.491 seconds; current allocated memory: 408.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mac_logger' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/mac_fifo' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/ps' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/fifo_axi_full' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/fifo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/driver' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/status' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/writeStatus' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/timestamp' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/logger_vlan_enable_mask' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan100_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan101_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan102_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan103_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan104_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan105_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan106_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan107_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan108_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan109_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan110_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan111_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan112_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan113_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan114_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan115_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan116_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan117_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan118_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan119_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan120_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan121_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan122_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan123_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan124_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan125_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan126_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan127_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan128_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan129_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/droped' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/multicast_recv_enable' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_filter_enable' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan100_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan100_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan101_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan101_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan102_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan102_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan103_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan103_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan104_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan104_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan105_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan105_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan106_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan106_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan107_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan107_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan108_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan108_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan109_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan109_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan110_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan110_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan111_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan111_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan112_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan112_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan113_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan113_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan114_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan114_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan115_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan115_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan116_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan116_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan117_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan117_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan118_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan118_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan119_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan119_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan120_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan120_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan121_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan121_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan122_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan122_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan123_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan123_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan124_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan124_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan125_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan125_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan126_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan126_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan127_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan127_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan128_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan128_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan129_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan129_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/log_all_mask' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/fifo_axi_full_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mac_logger' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'fifo', 'fifo_axi_full_offset', 'ddr', 'driver', 'status', 'writeStatus', 'logger_vlan_enable_mask', 'vlan100_received', 'vlan101_received', 'vlan102_received', 'vlan103_received', 'vlan104_received', 'vlan105_received', 'vlan106_received', 'vlan107_received', 'vlan108_received', 'vlan109_received', 'vlan110_received', 'vlan111_received', 'vlan112_received', 'vlan113_received', 'vlan114_received', 'vlan115_received', 'vlan116_received', 'vlan117_received', 'vlan118_received', 'vlan119_received', 'vlan120_received', 'vlan121_received', 'vlan122_received', 'vlan123_received', 'vlan124_received', 'vlan125_received', 'vlan126_received', 'vlan127_received', 'vlan128_received', 'vlan129_received', 'droped', 'multicast_recv_enable', 'unicast_filter_enable', 'unicast_vlan100_macaddr_lsb', 'unicast_vlan100_macaddr_msb', 'unicast_vlan101_macaddr_lsb', 'unicast_vlan101_macaddr_msb', 'unicast_vlan102_macaddr_lsb', 'unicast_vlan102_macaddr_msb', 'unicast_vlan103_macaddr_lsb', 'unicast_vlan103_macaddr_msb', 'unicast_vlan104_macaddr_lsb', 'unicast_vlan104_macaddr_msb', 'unicast_vlan105_macaddr_lsb', 'unicast_vlan105_macaddr_msb', 'unicast_vlan106_macaddr_lsb', 'unicast_vlan106_macaddr_msb', 'unicast_vlan107_macaddr_lsb', 'unicast_vlan107_macaddr_msb', 'unicast_vlan108_macaddr_lsb', 'unicast_vlan108_macaddr_msb', 'unicast_vlan109_macaddr_lsb', 'unicast_vlan109_macaddr_msb', 'unicast_vlan110_macaddr_lsb', 'unicast_vlan110_macaddr_msb', 'unicast_vlan111_macaddr_lsb', 'unicast_vlan111_macaddr_msb', 'unicast_vlan112_macaddr_lsb', 'unicast_vlan112_macaddr_msb', 'unicast_vlan113_macaddr_lsb', 'unicast_vlan113_macaddr_msb', 'unicast_vlan114_macaddr_lsb', 'unicast_vlan114_macaddr_msb', 'unicast_vlan115_macaddr_lsb', 'unicast_vlan115_macaddr_msb', 'unicast_vlan116_macaddr_lsb', 'unicast_vlan116_macaddr_msb', 'unicast_vlan117_macaddr_lsb', 'unicast_vlan117_macaddr_msb', 'unicast_vlan118_macaddr_lsb', 'unicast_vlan118_macaddr_msb', 'unicast_vlan119_macaddr_lsb', 'unicast_vlan119_macaddr_msb', 'unicast_vlan120_macaddr_lsb', 'unicast_vlan120_macaddr_msb', 'unicast_vlan121_macaddr_lsb', 'unicast_vlan121_macaddr_msb', 'unicast_vlan122_macaddr_lsb', 'unicast_vlan122_macaddr_msb', 'unicast_vlan123_macaddr_lsb', 'unicast_vlan123_macaddr_msb', 'unicast_vlan124_macaddr_lsb', 'unicast_vlan124_macaddr_msb', 'unicast_vlan125_macaddr_lsb', 'unicast_vlan125_macaddr_msb', 'unicast_vlan126_macaddr_lsb', 'unicast_vlan126_macaddr_msb', 'unicast_vlan127_macaddr_lsb', 'unicast_vlan127_macaddr_msb', 'unicast_vlan128_macaddr_lsb', 'unicast_vlan128_macaddr_msb', 'unicast_vlan129_macaddr_lsb', 'unicast_vlan129_macaddr_msb', 'log_all_mask' to AXI-Lite port axilites.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mac_logger'.
INFO: [HLS 200-740] Implementing PIPO mac_logger_data_buf_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'mac_logger_data_buf_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO mac_logger_log_header_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'mac_logger_log_header_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'logger_vlan_enable_mask_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'multicast_recv_enable_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_filter_enable_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan100_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan100_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan101_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan101_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan102_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan102_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan103_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan103_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan104_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan104_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan105_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan105_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan106_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan106_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan107_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan107_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan108_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan108_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan109_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan109_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan110_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan110_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan111_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan111_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan112_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan112_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan113_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan113_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan114_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan114_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan115_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan115_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan116_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan116_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan117_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan117_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan118_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan118_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan119_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan119_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan120_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan120_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan121_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan121_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan122_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan122_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan123_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan123_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan124_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan124_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan125_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan125_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan126_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan126_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan127_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan127_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan128_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan128_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan129_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan129_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'log_all_mask_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ddr_c_channel_U(mac_logger_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'driver_c_channel_U(mac_logger_fifo_w64_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 7.075 seconds; current allocated memory: 437.004 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.99 seconds; current allocated memory: 445.633 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 27 seconds. CPU system time: 0 seconds. Elapsed time: 27.504 seconds; current allocated memory: 462.598 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mac_logger.
INFO: [VLOG 209-307] Generating Verilog RTL for mac_logger.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 54 seconds. CPU system time: 2 seconds. Elapsed time: 93.701 seconds; current allocated memory: 340.445 MB.
INFO: [HLS 200-112] Total CPU user time: 56 seconds. Total CPU system time: 3 seconds. Total elapsed time: 106.321 seconds; peak allocated memory: 462.645 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.161 seconds; current allocated memory: 133.363 MB.
INFO: [HLS 200-10] Analyzing design file 'recv_mac_msg.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mac_logger_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mac_logger.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 19.565 seconds; current allocated memory: 136.781 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (mac_logger.cpp:103:2)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (mac_logger.cpp:103:2) in function 'rx_fifo' completely with a factor of 16 (mac_logger.cpp:47:0)
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 64 in loop 'VITIS_LOOP_28_1'(mac_logger.cpp:28:19) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 64 in loop 'VITIS_LOOP_32_2'(mac_logger.cpp:32:19) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:32:19)
INFO: [HLS 214-115] Multiple burst reads of length 15 and bit width 32 has been inferred on bundle 'fifo_axi_full'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on bundle 'fifo_axi_full'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 64 in loop 'tx_2_log_ddr'(mac_logger.cpp:958:4) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:958:4)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 64 in loop 'tx_2_tap_ddr'(mac_logger.cpp:1015:4) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:1015:4)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.132 seconds; current allocated memory: 137.840 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 137.840 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.358 seconds; current allocated memory: 148.395 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 152.812 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (mac_logger.cpp:71) in function 'rx_fifo' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'rx_fifo' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'mac_logger' (mac_logger.cpp:1030), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'rx_ringbuffer_header'
	 'rx_fifo'
	 'tx_ddr'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mac_logger.cpp:513:8) to (mac_logger.cpp:533:3) in function 'tx_ddr'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mac_logger.cpp:80:7) to (mac_logger.cpp:91:20) in function 'rx_fifo'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.265 seconds; current allocated memory: 182.398 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'log_header' (mac_logger.cpp:919:16)
INFO: [HLS 200-472] Inferring partial write operation for 'tap_header' (mac_logger.cpp:978:16)
INFO: [HLS 200-472] Inferring partial write operation for 'log_header' (mac_logger.cpp:30:16)
INFO: [HLS 200-472] Inferring partial write operation for 'tap_header' (mac_logger.cpp:34:16)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:50:13)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:51:13)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:52:13)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:66:14)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:67:14)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp_buf' (mac_logger.cpp:75:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:82:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:93:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.632 seconds; current allocated memory: 340.328 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mac_logger' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.651 seconds; current allocated memory: 345.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 347.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 348.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 348.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_32_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 348.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 348.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_ringbuffer_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 348.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 348.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_VITIS_LOOP_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_71_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 349.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 349.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_VITIS_LOOP_91_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_91_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 349.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 349.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_rx_macfifo_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'rx_macfifo_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = 17, Final II = 16, Depth = 16, loop 'rx_macfifo_data'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 350.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 350.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 350.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 350.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 352.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.453 seconds; current allocated memory: 352.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_VITIS_LOOP_917_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_917_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_917_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.434 seconds; current allocated memory: 352.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 352.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_tx_2_log_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tx_2_log_ddr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'tx_2_log_ddr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 352.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 353.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_VITIS_LOOP_976_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_976_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_976_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 353.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 353.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_tx_2_tap_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tx_2_tap_ddr'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'tx_2_tap_ddr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 353.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 353.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.347 seconds; current allocated memory: 373.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.623 seconds; current allocated memory: 389.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mac_logger' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.841 seconds; current allocated memory: 389.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.452 seconds; current allocated memory: 389.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.155 seconds; current allocated memory: 389.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1' pipeline 'VITIS_LOOP_28_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.441 seconds; current allocated memory: 389.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2' pipeline 'VITIS_LOOP_32_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.416 seconds; current allocated memory: 389.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_ringbuffer_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_ringbuffer_header'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 389.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_VITIS_LOOP_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_fifo_Pipeline_VITIS_LOOP_71_1' pipeline 'VITIS_LOOP_71_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_VITIS_LOOP_71_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 389.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_VITIS_LOOP_91_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_fifo_Pipeline_VITIS_LOOP_91_2' pipeline 'VITIS_LOOP_91_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_VITIS_LOOP_91_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 390.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_rx_macfifo_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_rx_macfifo_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 392.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_fifo_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.625 seconds; current allocated memory: 393.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo'.
INFO: [RTMG 210-278] Implementing memory 'mac_logger_rx_fifo_tmp_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 397.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_VITIS_LOOP_917_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_VITIS_LOOP_917_1' pipeline 'VITIS_LOOP_917_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_VITIS_LOOP_917_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.575 seconds; current allocated memory: 399.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_tx_2_log_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_tx_2_log_ddr' pipeline 'tx_2_log_ddr' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_tx_2_log_ddr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.417 seconds; current allocated memory: 400.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_VITIS_LOOP_976_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_VITIS_LOOP_976_2' pipeline 'VITIS_LOOP_976_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_VITIS_LOOP_976_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 401.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_tx_2_tap_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_tx_2_tap_ddr' pipeline 'tx_2_tap_ddr' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_tx_2_tap_ddr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.414 seconds; current allocated memory: 401.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'counter_vlan100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan127' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan128' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan129' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_droped' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'last_log_tx_index' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'last_tap_tx_index' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr'.
INFO: [RTMG 210-278] Implementing memory 'mac_logger_tx_ddr_log_header_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.371 seconds; current allocated memory: 421.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mac_logger' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/mac_fifo' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/ps' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/fifo_axi_full' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/fifo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/driver' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/status' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/writeStatus' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/timestamp' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/logger_vlan_enable_mask' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan100_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan101_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan102_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan103_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan104_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan105_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan106_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan107_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan108_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan109_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan110_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan111_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan112_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan113_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan114_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan115_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan116_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan117_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan118_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan119_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan120_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan121_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan122_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan123_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan124_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan125_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan126_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan127_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan128_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan129_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/droped' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/multicast_recv_enable' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_filter_enable' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan100_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan100_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan101_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan101_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan102_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan102_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan103_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan103_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan104_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan104_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan105_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan105_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan106_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan106_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan107_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan107_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan108_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan108_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan109_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan109_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan110_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan110_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan111_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan111_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan112_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan112_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan113_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan113_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan114_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan114_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan115_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan115_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan116_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan116_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan117_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan117_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan118_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan118_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan119_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan119_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan120_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan120_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan121_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan121_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan122_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan122_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan123_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan123_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan124_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan124_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan125_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan125_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan126_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan126_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan127_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan127_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan128_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan128_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan129_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan129_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/log_all_mask' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/fifo_axi_full_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mac_logger' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'fifo', 'fifo_axi_full_offset', 'ddr', 'driver', 'status', 'writeStatus', 'logger_vlan_enable_mask', 'vlan100_received', 'vlan101_received', 'vlan102_received', 'vlan103_received', 'vlan104_received', 'vlan105_received', 'vlan106_received', 'vlan107_received', 'vlan108_received', 'vlan109_received', 'vlan110_received', 'vlan111_received', 'vlan112_received', 'vlan113_received', 'vlan114_received', 'vlan115_received', 'vlan116_received', 'vlan117_received', 'vlan118_received', 'vlan119_received', 'vlan120_received', 'vlan121_received', 'vlan122_received', 'vlan123_received', 'vlan124_received', 'vlan125_received', 'vlan126_received', 'vlan127_received', 'vlan128_received', 'vlan129_received', 'droped', 'multicast_recv_enable', 'unicast_filter_enable', 'unicast_vlan100_macaddr_lsb', 'unicast_vlan100_macaddr_msb', 'unicast_vlan101_macaddr_lsb', 'unicast_vlan101_macaddr_msb', 'unicast_vlan102_macaddr_lsb', 'unicast_vlan102_macaddr_msb', 'unicast_vlan103_macaddr_lsb', 'unicast_vlan103_macaddr_msb', 'unicast_vlan104_macaddr_lsb', 'unicast_vlan104_macaddr_msb', 'unicast_vlan105_macaddr_lsb', 'unicast_vlan105_macaddr_msb', 'unicast_vlan106_macaddr_lsb', 'unicast_vlan106_macaddr_msb', 'unicast_vlan107_macaddr_lsb', 'unicast_vlan107_macaddr_msb', 'unicast_vlan108_macaddr_lsb', 'unicast_vlan108_macaddr_msb', 'unicast_vlan109_macaddr_lsb', 'unicast_vlan109_macaddr_msb', 'unicast_vlan110_macaddr_lsb', 'unicast_vlan110_macaddr_msb', 'unicast_vlan111_macaddr_lsb', 'unicast_vlan111_macaddr_msb', 'unicast_vlan112_macaddr_lsb', 'unicast_vlan112_macaddr_msb', 'unicast_vlan113_macaddr_lsb', 'unicast_vlan113_macaddr_msb', 'unicast_vlan114_macaddr_lsb', 'unicast_vlan114_macaddr_msb', 'unicast_vlan115_macaddr_lsb', 'unicast_vlan115_macaddr_msb', 'unicast_vlan116_macaddr_lsb', 'unicast_vlan116_macaddr_msb', 'unicast_vlan117_macaddr_lsb', 'unicast_vlan117_macaddr_msb', 'unicast_vlan118_macaddr_lsb', 'unicast_vlan118_macaddr_msb', 'unicast_vlan119_macaddr_lsb', 'unicast_vlan119_macaddr_msb', 'unicast_vlan120_macaddr_lsb', 'unicast_vlan120_macaddr_msb', 'unicast_vlan121_macaddr_lsb', 'unicast_vlan121_macaddr_msb', 'unicast_vlan122_macaddr_lsb', 'unicast_vlan122_macaddr_msb', 'unicast_vlan123_macaddr_lsb', 'unicast_vlan123_macaddr_msb', 'unicast_vlan124_macaddr_lsb', 'unicast_vlan124_macaddr_msb', 'unicast_vlan125_macaddr_lsb', 'unicast_vlan125_macaddr_msb', 'unicast_vlan126_macaddr_lsb', 'unicast_vlan126_macaddr_msb', 'unicast_vlan127_macaddr_lsb', 'unicast_vlan127_macaddr_msb', 'unicast_vlan128_macaddr_lsb', 'unicast_vlan128_macaddr_msb', 'unicast_vlan129_macaddr_lsb', 'unicast_vlan129_macaddr_msb', 'log_all_mask' to AXI-Lite port axilites.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mac_logger'.
INFO: [HLS 200-740] Implementing PIPO mac_logger_data_buf_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'mac_logger_data_buf_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO mac_logger_log_header_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'mac_logger_log_header_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'logger_vlan_enable_mask_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'multicast_recv_enable_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_filter_enable_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan100_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan100_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan101_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan101_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan102_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan102_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan103_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan103_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan104_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan104_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan105_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan105_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan106_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan106_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan107_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan107_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan108_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan108_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan109_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan109_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan110_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan110_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan111_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan111_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan112_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan112_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan113_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan113_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan114_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan114_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan115_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan115_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan116_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan116_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan117_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan117_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan118_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan118_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan119_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan119_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan120_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan120_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan121_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan121_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan122_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan122_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan123_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan123_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan124_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan124_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan125_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan125_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan126_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan126_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan127_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan127_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan128_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan128_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan129_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan129_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'log_all_mask_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ddr_c_channel_U(mac_logger_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'driver_c_channel_U(mac_logger_fifo_w64_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 7.158 seconds; current allocated memory: 449.691 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.188 seconds; current allocated memory: 458.629 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 26 seconds. CPU system time: 0 seconds. Elapsed time: 27.375 seconds; current allocated memory: 475.359 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mac_logger.
INFO: [VLOG 209-307] Generating Verilog RTL for mac_logger.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 55 seconds. CPU system time: 3 seconds. Elapsed time: 90.833 seconds; current allocated memory: 342.105 MB.
INFO: [HLS 200-112] Total CPU user time: 57 seconds. Total CPU system time: 4 seconds. Total elapsed time: 108.929 seconds; peak allocated memory: 475.453 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file maclogger/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 28 seconds. CPU system time: 0 seconds. Elapsed time: 58.439 seconds; current allocated memory: 18.375 MB.
INFO: [HLS 200-112] Total CPU user time: 30 seconds. Total CPU system time: 1 seconds. Total elapsed time: 71.265 seconds; peak allocated memory: 138.266 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.13 seconds; current allocated memory: 130.578 MB.
INFO: [HLS 200-10] Analyzing design file 'recv_mac_msg.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mac_logger_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mac_logger.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 21.022 seconds; current allocated memory: 134.109 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (mac_logger.cpp:103:2)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (mac_logger.cpp:103:2) in function 'rx_fifo' completely with a factor of 16 (mac_logger.cpp:47:0)
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 64 in loop 'VITIS_LOOP_28_1'(mac_logger.cpp:28:19) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 64 in loop 'VITIS_LOOP_32_2'(mac_logger.cpp:32:19) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:32:19)
INFO: [HLS 214-115] Multiple burst reads of length 15 and bit width 32 has been inferred on bundle 'fifo_axi_full'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on bundle 'fifo_axi_full'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 64 in loop 'tx_2_log_ddr'(mac_logger.cpp:958:4) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:958:4)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 64 in loop 'tx_2_tap_ddr'(mac_logger.cpp:1017:4) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:1017:4)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.296 seconds; current allocated memory: 135.148 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 135.148 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 145.820 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.327 seconds; current allocated memory: 149.902 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (mac_logger.cpp:71) in function 'rx_fifo' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'rx_fifo' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'mac_logger' (mac_logger.cpp:1032), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'rx_ringbuffer_header'
	 'rx_fifo'
	 'tx_ddr'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mac_logger.cpp:513:8) to (mac_logger.cpp:533:3) in function 'tx_ddr'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mac_logger.cpp:80:7) to (mac_logger.cpp:91:20) in function 'rx_fifo'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.648 seconds; current allocated memory: 179.285 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'log_header' (mac_logger.cpp:919:16)
INFO: [HLS 200-472] Inferring partial write operation for 'tap_header' (mac_logger.cpp:980:16)
INFO: [HLS 200-472] Inferring partial write operation for 'log_header' (mac_logger.cpp:30:16)
INFO: [HLS 200-472] Inferring partial write operation for 'tap_header' (mac_logger.cpp:34:16)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:50:13)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:51:13)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:52:13)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:66:14)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:67:14)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp_buf' (mac_logger.cpp:75:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:82:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:93:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.998 seconds; current allocated memory: 337.414 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mac_logger' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.666 seconds; current allocated memory: 342.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 343.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 345.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 345.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_32_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 345.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 345.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_ringbuffer_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 345.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 346.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_VITIS_LOOP_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_71_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 346.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 346.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_VITIS_LOOP_91_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_91_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 346.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 346.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_rx_macfifo_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'rx_macfifo_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = 17, Final II = 16, Depth = 16, loop 'rx_macfifo_data'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 347.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 347.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 348.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 348.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 349.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.422 seconds; current allocated memory: 349.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_VITIS_LOOP_917_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_917_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_917_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 349.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 349.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_tx_2_log_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tx_2_log_ddr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'tx_2_log_ddr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 350.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 350.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_VITIS_LOOP_978_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_978_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_978_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 350.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 350.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_tx_2_tap_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tx_2_tap_ddr'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'tx_2_tap_ddr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 350.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 350.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.584 seconds; current allocated memory: 371.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.282 seconds; current allocated memory: 388.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mac_logger' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.9 seconds; current allocated memory: 388.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.479 seconds; current allocated memory: 388.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.164 seconds; current allocated memory: 388.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1' pipeline 'VITIS_LOOP_28_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.457 seconds; current allocated memory: 388.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2' pipeline 'VITIS_LOOP_32_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.379 seconds; current allocated memory: 388.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_ringbuffer_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_ringbuffer_header'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 388.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_VITIS_LOOP_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_fifo_Pipeline_VITIS_LOOP_71_1' pipeline 'VITIS_LOOP_71_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_VITIS_LOOP_71_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 388.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_VITIS_LOOP_91_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_fifo_Pipeline_VITIS_LOOP_91_2' pipeline 'VITIS_LOOP_91_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_VITIS_LOOP_91_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 388.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_rx_macfifo_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_rx_macfifo_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 389.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_fifo_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.538 seconds; current allocated memory: 390.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo'.
INFO: [RTMG 210-278] Implementing memory 'mac_logger_rx_fifo_tmp_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 394.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_VITIS_LOOP_917_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_VITIS_LOOP_917_1' pipeline 'VITIS_LOOP_917_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_VITIS_LOOP_917_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.573 seconds; current allocated memory: 396.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_tx_2_log_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_tx_2_log_ddr' pipeline 'tx_2_log_ddr' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_tx_2_log_ddr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.368 seconds; current allocated memory: 397.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_VITIS_LOOP_978_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_VITIS_LOOP_978_2' pipeline 'VITIS_LOOP_978_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_VITIS_LOOP_978_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 397.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_tx_2_tap_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_tx_2_tap_ddr' pipeline 'tx_2_tap_ddr' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_tx_2_tap_ddr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.486 seconds; current allocated memory: 398.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'counter_vlan100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan127' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan128' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan129' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_droped' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'last_log_tx_index' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'last_tap_tx_index' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr'.
INFO: [RTMG 210-278] Implementing memory 'mac_logger_tx_ddr_log_header_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.805 seconds; current allocated memory: 417.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mac_logger' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/mac_fifo' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/ps' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/fifo_axi_full' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/fifo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/driver' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/status' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/writeStatus' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/timestamp' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/logger_vlan_enable_mask' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan100_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan101_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan102_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan103_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan104_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan105_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan106_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan107_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan108_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan109_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan110_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan111_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan112_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan113_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan114_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan115_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan116_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan117_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan118_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan119_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan120_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan121_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan122_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan123_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan124_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan125_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan126_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan127_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan128_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan129_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/droped' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/multicast_recv_enable' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_filter_enable' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan100_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan100_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan101_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan101_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan102_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan102_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan103_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan103_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan104_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan104_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan105_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan105_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan106_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan106_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan107_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan107_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan108_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan108_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan109_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan109_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan110_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan110_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan111_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan111_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan112_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan112_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan113_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan113_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan114_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan114_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan115_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan115_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan116_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan116_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan117_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan117_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan118_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan118_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan119_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan119_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan120_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan120_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan121_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan121_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan122_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan122_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan123_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan123_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan124_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan124_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan125_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan125_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan126_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan126_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan127_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan127_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan128_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan128_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan129_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan129_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/log_all_mask' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/fifo_axi_full_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mac_logger' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'fifo', 'fifo_axi_full_offset', 'ddr', 'driver', 'status', 'writeStatus', 'logger_vlan_enable_mask', 'vlan100_received', 'vlan101_received', 'vlan102_received', 'vlan103_received', 'vlan104_received', 'vlan105_received', 'vlan106_received', 'vlan107_received', 'vlan108_received', 'vlan109_received', 'vlan110_received', 'vlan111_received', 'vlan112_received', 'vlan113_received', 'vlan114_received', 'vlan115_received', 'vlan116_received', 'vlan117_received', 'vlan118_received', 'vlan119_received', 'vlan120_received', 'vlan121_received', 'vlan122_received', 'vlan123_received', 'vlan124_received', 'vlan125_received', 'vlan126_received', 'vlan127_received', 'vlan128_received', 'vlan129_received', 'droped', 'multicast_recv_enable', 'unicast_filter_enable', 'unicast_vlan100_macaddr_lsb', 'unicast_vlan100_macaddr_msb', 'unicast_vlan101_macaddr_lsb', 'unicast_vlan101_macaddr_msb', 'unicast_vlan102_macaddr_lsb', 'unicast_vlan102_macaddr_msb', 'unicast_vlan103_macaddr_lsb', 'unicast_vlan103_macaddr_msb', 'unicast_vlan104_macaddr_lsb', 'unicast_vlan104_macaddr_msb', 'unicast_vlan105_macaddr_lsb', 'unicast_vlan105_macaddr_msb', 'unicast_vlan106_macaddr_lsb', 'unicast_vlan106_macaddr_msb', 'unicast_vlan107_macaddr_lsb', 'unicast_vlan107_macaddr_msb', 'unicast_vlan108_macaddr_lsb', 'unicast_vlan108_macaddr_msb', 'unicast_vlan109_macaddr_lsb', 'unicast_vlan109_macaddr_msb', 'unicast_vlan110_macaddr_lsb', 'unicast_vlan110_macaddr_msb', 'unicast_vlan111_macaddr_lsb', 'unicast_vlan111_macaddr_msb', 'unicast_vlan112_macaddr_lsb', 'unicast_vlan112_macaddr_msb', 'unicast_vlan113_macaddr_lsb', 'unicast_vlan113_macaddr_msb', 'unicast_vlan114_macaddr_lsb', 'unicast_vlan114_macaddr_msb', 'unicast_vlan115_macaddr_lsb', 'unicast_vlan115_macaddr_msb', 'unicast_vlan116_macaddr_lsb', 'unicast_vlan116_macaddr_msb', 'unicast_vlan117_macaddr_lsb', 'unicast_vlan117_macaddr_msb', 'unicast_vlan118_macaddr_lsb', 'unicast_vlan118_macaddr_msb', 'unicast_vlan119_macaddr_lsb', 'unicast_vlan119_macaddr_msb', 'unicast_vlan120_macaddr_lsb', 'unicast_vlan120_macaddr_msb', 'unicast_vlan121_macaddr_lsb', 'unicast_vlan121_macaddr_msb', 'unicast_vlan122_macaddr_lsb', 'unicast_vlan122_macaddr_msb', 'unicast_vlan123_macaddr_lsb', 'unicast_vlan123_macaddr_msb', 'unicast_vlan124_macaddr_lsb', 'unicast_vlan124_macaddr_msb', 'unicast_vlan125_macaddr_lsb', 'unicast_vlan125_macaddr_msb', 'unicast_vlan126_macaddr_lsb', 'unicast_vlan126_macaddr_msb', 'unicast_vlan127_macaddr_lsb', 'unicast_vlan127_macaddr_msb', 'unicast_vlan128_macaddr_lsb', 'unicast_vlan128_macaddr_msb', 'unicast_vlan129_macaddr_lsb', 'unicast_vlan129_macaddr_msb', 'log_all_mask' to AXI-Lite port axilites.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mac_logger'.
INFO: [HLS 200-740] Implementing PIPO mac_logger_data_buf_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'mac_logger_data_buf_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO mac_logger_log_header_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'mac_logger_log_header_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'logger_vlan_enable_mask_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'multicast_recv_enable_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_filter_enable_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan100_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan100_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan101_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan101_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan102_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan102_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan103_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan103_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan104_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan104_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan105_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan105_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan106_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan106_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan107_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan107_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan108_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan108_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan109_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan109_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan110_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan110_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan111_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan111_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan112_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan112_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan113_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan113_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan114_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan114_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan115_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan115_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan116_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan116_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan117_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan117_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan118_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan118_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan119_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan119_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan120_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan120_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan121_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan121_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan122_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan122_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan123_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan123_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan124_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan124_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan125_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan125_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan126_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan126_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan127_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan127_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan128_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan128_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan129_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan129_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'log_all_mask_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ddr_c_channel_U(mac_logger_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'driver_c_channel_U(mac_logger_fifo_w64_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 7.288 seconds; current allocated memory: 446.621 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.988 seconds; current allocated memory: 455.180 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 27 seconds. CPU system time: 0 seconds. Elapsed time: 27.29 seconds; current allocated memory: 472.117 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mac_logger.
INFO: [VLOG 209-307] Generating Verilog RTL for mac_logger.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 56 seconds. CPU system time: 2 seconds. Elapsed time: 92.837 seconds; current allocated memory: 341.570 MB.
INFO: [HLS 200-112] Total CPU user time: 58 seconds. Total CPU system time: 3 seconds. Total elapsed time: 109.192 seconds; peak allocated memory: 472.160 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file maclogger/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 28 seconds. CPU system time: 0 seconds. Elapsed time: 52.932 seconds; current allocated memory: 18.230 MB.
INFO: [HLS 200-112] Total CPU user time: 30 seconds. Total CPU system time: 1 seconds. Total elapsed time: 65.652 seconds; peak allocated memory: 138.945 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.164 seconds; current allocated memory: 120.457 MB.
INFO: [HLS 200-10] Analyzing design file 'recv_mac_msg.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mac_logger_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mac_logger.cpp' ... 
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:348:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:352:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:356:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:360:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:364:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:368:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:372:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:376:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:380:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:384:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:388:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:392:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:396:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:400:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:404:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:408:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:412:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:416:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:420:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:424:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:428:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:432:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:436:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:440:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:444:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:448:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:452:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:456:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:460:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:464:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:468:5)
ERROR: [HLS 207-3776] use of undeclared identifier 'nextWriteIndex' (mac_logger.cpp:331:24)
ERROR: [HLS 207-3776] use of undeclared identifier 'nextWriteIndex' (mac_logger.cpp:331:59)
ERROR: [HLS 207-3776] use of undeclared identifier 'nextWriteIndex' (mac_logger.cpp:331:96)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 17.359 seconds; current allocated memory: 1.074 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 29.973 seconds; peak allocated memory: 121.523 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.092 seconds; current allocated memory: 120.926 MB.
INFO: [HLS 200-10] Analyzing design file 'recv_mac_msg.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mac_logger_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mac_logger.cpp' ... 
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:349:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:353:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:357:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:361:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:365:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:369:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:373:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:377:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:381:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:385:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:389:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:393:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:397:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:401:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:405:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:409:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:413:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:417:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:421:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:425:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:429:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:433:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:437:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:441:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:445:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:449:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:453:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:457:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:461:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:465:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:469:5)
WARNING: [HLS 207-5292] unused parameter 'databuf' (mac_logger.cpp:150:28)
WARNING: [HLS 207-5292] unused parameter 'log_header1' (mac_logger.cpp:152:14)
WARNING: [HLS 207-5292] unused parameter 'tap_header1' (mac_logger.cpp:153:14)
WARNING: [HLS 207-5292] unused parameter 'tap_ddr' (mac_logger.cpp:155:14)
WARNING: [HLS 207-5292] unused parameter 'logger_vlan_enable_mask' (mac_logger.cpp:156:17)
WARNING: [HLS 207-5292] unused parameter 'multicast_recv_enable' (mac_logger.cpp:157:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_filter_enable' (mac_logger.cpp:158:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan100_macaddr_lsb' (mac_logger.cpp:159:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan100_macaddr_msb' (mac_logger.cpp:160:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan101_macaddr_lsb' (mac_logger.cpp:161:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan101_macaddr_msb' (mac_logger.cpp:162:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan102_macaddr_lsb' (mac_logger.cpp:163:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan102_macaddr_msb' (mac_logger.cpp:164:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan103_macaddr_lsb' (mac_logger.cpp:165:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan103_macaddr_msb' (mac_logger.cpp:166:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan104_macaddr_lsb' (mac_logger.cpp:167:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan104_macaddr_msb' (mac_logger.cpp:168:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan105_macaddr_lsb' (mac_logger.cpp:169:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan105_macaddr_msb' (mac_logger.cpp:170:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan106_macaddr_lsb' (mac_logger.cpp:171:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan106_macaddr_msb' (mac_logger.cpp:172:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan107_macaddr_lsb' (mac_logger.cpp:173:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan107_macaddr_msb' (mac_logger.cpp:174:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan108_macaddr_lsb' (mac_logger.cpp:175:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan108_macaddr_msb' (mac_logger.cpp:176:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan109_macaddr_lsb' (mac_logger.cpp:177:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan109_macaddr_msb' (mac_logger.cpp:178:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan110_macaddr_lsb' (mac_logger.cpp:179:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan110_macaddr_msb' (mac_logger.cpp:180:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan111_macaddr_lsb' (mac_logger.cpp:181:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan111_macaddr_msb' (mac_logger.cpp:182:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan112_macaddr_lsb' (mac_logger.cpp:183:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan112_macaddr_msb' (mac_logger.cpp:184:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan113_macaddr_lsb' (mac_logger.cpp:185:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan113_macaddr_msb' (mac_logger.cpp:186:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan114_macaddr_lsb' (mac_logger.cpp:187:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan114_macaddr_msb' (mac_logger.cpp:188:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan115_macaddr_lsb' (mac_logger.cpp:189:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan115_macaddr_msb' (mac_logger.cpp:190:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan116_macaddr_lsb' (mac_logger.cpp:191:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan116_macaddr_msb' (mac_logger.cpp:192:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan117_macaddr_lsb' (mac_logger.cpp:193:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan117_macaddr_msb' (mac_logger.cpp:194:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan118_macaddr_lsb' (mac_logger.cpp:195:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan118_macaddr_msb' (mac_logger.cpp:196:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan119_macaddr_lsb' (mac_logger.cpp:197:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan119_macaddr_msb' (mac_logger.cpp:198:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan120_macaddr_lsb' (mac_logger.cpp:199:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan120_macaddr_msb' (mac_logger.cpp:200:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan121_macaddr_lsb' (mac_logger.cpp:201:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan121_macaddr_msb' (mac_logger.cpp:202:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan122_macaddr_lsb' (mac_logger.cpp:203:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan122_macaddr_msb' (mac_logger.cpp:204:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan123_macaddr_lsb' (mac_logger.cpp:205:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan123_macaddr_msb' (mac_logger.cpp:206:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan124_macaddr_lsb' (mac_logger.cpp:207:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan124_macaddr_msb' (mac_logger.cpp:208:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan125_macaddr_lsb' (mac_logger.cpp:209:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan125_macaddr_msb' (mac_logger.cpp:210:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan126_macaddr_lsb' (mac_logger.cpp:211:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan126_macaddr_msb' (mac_logger.cpp:212:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan127_macaddr_lsb' (mac_logger.cpp:213:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan127_macaddr_msb' (mac_logger.cpp:214:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan128_macaddr_lsb' (mac_logger.cpp:215:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan128_macaddr_msb' (mac_logger.cpp:216:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan129_macaddr_lsb' (mac_logger.cpp:217:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan129_macaddr_msb' (mac_logger.cpp:218:17)
WARNING: [HLS 207-5292] unused parameter 'log_all_mask' (mac_logger.cpp:219:17)
WARNING: [HLS 207-5292] unused parameter 'vlan100_received' (mac_logger.cpp:220:17)
WARNING: [HLS 207-5292] unused parameter 'vlan101_received' (mac_logger.cpp:221:17)
WARNING: [HLS 207-5292] unused parameter 'vlan102_received' (mac_logger.cpp:222:17)
WARNING: [HLS 207-5292] unused parameter 'vlan103_received' (mac_logger.cpp:223:17)
WARNING: [HLS 207-5292] unused parameter 'vlan104_received' (mac_logger.cpp:224:17)
WARNING: [HLS 207-5292] unused parameter 'vlan105_received' (mac_logger.cpp:225:17)
WARNING: [HLS 207-5292] unused parameter 'vlan106_received' (mac_logger.cpp:226:17)
WARNING: [HLS 207-5292] unused parameter 'vlan107_received' (mac_logger.cpp:227:17)
WARNING: [HLS 207-5292] unused parameter 'vlan108_received' (mac_logger.cpp:228:17)
WARNING: [HLS 207-5292] unused parameter 'vlan109_received' (mac_logger.cpp:229:17)
WARNING: [HLS 207-5292] unused parameter 'vlan110_received' (mac_logger.cpp:230:17)
WARNING: [HLS 207-5292] unused parameter 'vlan111_received' (mac_logger.cpp:231:17)
WARNING: [HLS 207-5292] unused parameter 'vlan112_received' (mac_logger.cpp:232:17)
WARNING: [HLS 207-5292] unused parameter 'vlan113_received' (mac_logger.cpp:233:17)
WARNING: [HLS 207-5292] unused parameter 'vlan114_received' (mac_logger.cpp:234:17)
WARNING: [HLS 207-5292] unused parameter 'vlan115_received' (mac_logger.cpp:235:17)
WARNING: [HLS 207-5292] unused parameter 'vlan116_received' (mac_logger.cpp:236:17)
WARNING: [HLS 207-5292] unused parameter 'vlan117_received' (mac_logger.cpp:237:17)
WARNING: [HLS 207-5292] unused parameter 'vlan118_received' (mac_logger.cpp:238:17)
WARNING: [HLS 207-5292] unused parameter 'vlan119_received' (mac_logger.cpp:239:17)
WARNING: [HLS 207-5292] unused parameter 'vlan120_received' (mac_logger.cpp:240:17)
WARNING: [HLS 207-5292] unused parameter 'vlan121_received' (mac_logger.cpp:241:17)
WARNING: [HLS 207-5292] unused parameter 'vlan122_received' (mac_logger.cpp:242:17)
WARNING: [HLS 207-5292] unused parameter 'vlan123_received' (mac_logger.cpp:243:17)
WARNING: [HLS 207-5292] unused parameter 'vlan124_received' (mac_logger.cpp:244:17)
WARNING: [HLS 207-5292] unused parameter 'vlan125_received' (mac_logger.cpp:245:17)
WARNING: [HLS 207-5292] unused parameter 'vlan126_received' (mac_logger.cpp:246:17)
WARNING: [HLS 207-5292] unused parameter 'vlan127_received' (mac_logger.cpp:247:17)
WARNING: [HLS 207-5292] unused parameter 'vlan128_received' (mac_logger.cpp:248:17)
WARNING: [HLS 207-5292] unused parameter 'vlan129_received' (mac_logger.cpp:249:17)
WARNING: [HLS 207-5292] unused parameter 'droped' (mac_logger.cpp:250:17)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 20.145 seconds; current allocated memory: 126.812 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (mac_logger.cpp:103:2)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (mac_logger.cpp:103:2) in function 'rx_fifo' completely with a factor of 16 (mac_logger.cpp:47:0)
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 64 in loop 'VITIS_LOOP_28_1'(mac_logger.cpp:28:19) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 64 in loop 'VITIS_LOOP_32_2'(mac_logger.cpp:32:19) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:32:19)
INFO: [HLS 214-115] Multiple burst reads of length 15 and bit width 32 has been inferred on bundle 'fifo_axi_full'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on bundle 'fifo_axi_full'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of length 2 and bit width 64 has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:1036:1)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.395 seconds; current allocated memory: 128.035 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 128.180 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 134.496 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 136.645 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (mac_logger.cpp:71) in function 'rx_fifo' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'rx_fifo' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'mac_logger' (mac_logger.cpp:1038), detected/extracted 3 process function(s): 
	 'rx_ringbuffer_header'
	 'rx_fifo'
	 'tx_ddr'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.506 seconds; current allocated memory: 160.555 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 216.941 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mac_logger' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.349 seconds; current allocated memory: 221.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 222.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 223.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 223.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_ringbuffer_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 223.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 223.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_VITIS_LOOP_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_71_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 223.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 223.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 224.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 224.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 224.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.326 seconds; current allocated memory: 224.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 225.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.102 seconds; current allocated memory: 225.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mac_logger' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 226.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 227.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1' pipeline 'VITIS_LOOP_28_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 229.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2' pipeline 'VITIS_LOOP_32_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 231.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_ringbuffer_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_ringbuffer_header'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 232.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_VITIS_LOOP_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_fifo_Pipeline_VITIS_LOOP_71_1' pipeline 'VITIS_LOOP_71_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_VITIS_LOOP_71_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 233.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_2/m_axi_fifo_axi_full_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_2/m_axi_fifo_axi_full_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_2/m_axi_fifo_axi_full_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_2/m_axi_fifo_axi_full_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_2/m_axi_fifo_axi_full_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_2/m_axi_fifo_axi_full_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_2/m_axi_fifo_axi_full_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_2/m_axi_fifo_axi_full_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_2/m_axi_fifo_axi_full_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_2/m_axi_fifo_axi_full_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_2/m_axi_fifo_axi_full_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_2/m_axi_fifo_axi_full_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.288 seconds; current allocated memory: 234.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 236.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.315 seconds; current allocated memory: 237.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mac_logger' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/mac_fifo' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/ps' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/fifo_axi_full' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/fifo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/driver' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/status' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/writeStatus' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/timestamp' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/logger_vlan_enable_mask' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan100_received' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan101_received' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan102_received' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan103_received' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan104_received' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan105_received' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan106_received' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan107_received' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan108_received' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan109_received' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan110_received' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan111_received' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan112_received' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan113_received' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan114_received' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan115_received' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan116_received' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan117_received' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan118_received' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan119_received' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan120_received' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan121_received' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan122_received' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan123_received' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan124_received' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan125_received' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan126_received' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan127_received' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan128_received' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan129_received' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/droped' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/multicast_recv_enable' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_filter_enable' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan100_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan100_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan101_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan101_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan102_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan102_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan103_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan103_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan104_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan104_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan105_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan105_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan106_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan106_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan107_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan107_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan108_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan108_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan109_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan109_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan110_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan110_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan111_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan111_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan112_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan112_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan113_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan113_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan114_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan114_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan115_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan115_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan116_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan116_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan117_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan117_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan118_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan118_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan119_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan119_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan120_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan120_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan121_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan121_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan122_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan122_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan123_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan123_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan124_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan124_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan125_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan125_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan126_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan126_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan127_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan127_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan128_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan128_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan129_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan129_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/log_all_mask' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/fifo_axi_full_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mac_logger' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'fifo', 'fifo_axi_full_offset', 'ddr', 'driver', 'status', 'writeStatus', 'logger_vlan_enable_mask', 'vlan100_received', 'vlan101_received', 'vlan102_received', 'vlan103_received', 'vlan104_received', 'vlan105_received', 'vlan106_received', 'vlan107_received', 'vlan108_received', 'vlan109_received', 'vlan110_received', 'vlan111_received', 'vlan112_received', 'vlan113_received', 'vlan114_received', 'vlan115_received', 'vlan116_received', 'vlan117_received', 'vlan118_received', 'vlan119_received', 'vlan120_received', 'vlan121_received', 'vlan122_received', 'vlan123_received', 'vlan124_received', 'vlan125_received', 'vlan126_received', 'vlan127_received', 'vlan128_received', 'vlan129_received', 'droped', 'multicast_recv_enable', 'unicast_filter_enable', 'unicast_vlan100_macaddr_lsb', 'unicast_vlan100_macaddr_msb', 'unicast_vlan101_macaddr_lsb', 'unicast_vlan101_macaddr_msb', 'unicast_vlan102_macaddr_lsb', 'unicast_vlan102_macaddr_msb', 'unicast_vlan103_macaddr_lsb', 'unicast_vlan103_macaddr_msb', 'unicast_vlan104_macaddr_lsb', 'unicast_vlan104_macaddr_msb', 'unicast_vlan105_macaddr_lsb', 'unicast_vlan105_macaddr_msb', 'unicast_vlan106_macaddr_lsb', 'unicast_vlan106_macaddr_msb', 'unicast_vlan107_macaddr_lsb', 'unicast_vlan107_macaddr_msb', 'unicast_vlan108_macaddr_lsb', 'unicast_vlan108_macaddr_msb', 'unicast_vlan109_macaddr_lsb', 'unicast_vlan109_macaddr_msb', 'unicast_vlan110_macaddr_lsb', 'unicast_vlan110_macaddr_msb', 'unicast_vlan111_macaddr_lsb', 'unicast_vlan111_macaddr_msb', 'unicast_vlan112_macaddr_lsb', 'unicast_vlan112_macaddr_msb', 'unicast_vlan113_macaddr_lsb', 'unicast_vlan113_macaddr_msb', 'unicast_vlan114_macaddr_lsb', 'unicast_vlan114_macaddr_msb', 'unicast_vlan115_macaddr_lsb', 'unicast_vlan115_macaddr_msb', 'unicast_vlan116_macaddr_lsb', 'unicast_vlan116_macaddr_msb', 'unicast_vlan117_macaddr_lsb', 'unicast_vlan117_macaddr_msb', 'unicast_vlan118_macaddr_lsb', 'unicast_vlan118_macaddr_msb', 'unicast_vlan119_macaddr_lsb', 'unicast_vlan119_macaddr_msb', 'unicast_vlan120_macaddr_lsb', 'unicast_vlan120_macaddr_msb', 'unicast_vlan121_macaddr_lsb', 'unicast_vlan121_macaddr_msb', 'unicast_vlan122_macaddr_lsb', 'unicast_vlan122_macaddr_msb', 'unicast_vlan123_macaddr_lsb', 'unicast_vlan123_macaddr_msb', 'unicast_vlan124_macaddr_lsb', 'unicast_vlan124_macaddr_msb', 'unicast_vlan125_macaddr_lsb', 'unicast_vlan125_macaddr_msb', 'unicast_vlan126_macaddr_lsb', 'unicast_vlan126_macaddr_msb', 'unicast_vlan127_macaddr_lsb', 'unicast_vlan127_macaddr_msb', 'unicast_vlan128_macaddr_lsb', 'unicast_vlan128_macaddr_msb', 'unicast_vlan129_macaddr_lsb', 'unicast_vlan129_macaddr_msb', 'log_all_mask' and 'return' to AXI-Lite port axilites.
WARNING: [RTGEN 206-101] Port 'mac_logger/timestamp' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mac_logger'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.557 seconds; current allocated memory: 240.812 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.89 seconds; current allocated memory: 245.312 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 18 seconds. CPU system time: 0 seconds. Elapsed time: 18.422 seconds; current allocated memory: 258.336 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mac_logger.
INFO: [VLOG 209-307] Generating Verilog RTL for mac_logger.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 24 seconds. CPU system time: 1 seconds. Elapsed time: 54.748 seconds; current allocated memory: 137.410 MB.
INFO: [HLS 200-112] Total CPU user time: 26 seconds. Total CPU system time: 2 seconds. Total elapsed time: 67.285 seconds; peak allocated memory: 258.375 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file maclogger/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 18 seconds. CPU system time: 0 seconds. Elapsed time: 41.245 seconds; current allocated memory: 14.137 MB.
INFO: [HLS 200-112] Total CPU user time: 20 seconds. Total CPU system time: 1 seconds. Total elapsed time: 53.775 seconds; peak allocated memory: 134.836 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.083 seconds; current allocated memory: 129.629 MB.
INFO: [HLS 200-10] Analyzing design file 'recv_mac_msg.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mac_logger_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mac_logger.cpp' ... 
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:350:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:354:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:358:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:362:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:366:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:370:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:374:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:378:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:382:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:386:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:390:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:394:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:398:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:402:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:406:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:410:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:414:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:418:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:422:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:426:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:430:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:434:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:438:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:442:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:446:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:450:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:454:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:458:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:462:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:466:5)
WARNING: [HLS 207-997] '/*' within block comment (mac_logger.cpp:470:5)
WARNING: [HLS 207-5292] unused parameter 'databuf' (mac_logger.cpp:150:28)
WARNING: [HLS 207-5292] unused parameter 'log_header1' (mac_logger.cpp:152:14)
WARNING: [HLS 207-5292] unused parameter 'tap_header1' (mac_logger.cpp:153:14)
WARNING: [HLS 207-5292] unused parameter 'tap_ddr' (mac_logger.cpp:155:14)
WARNING: [HLS 207-5292] unused parameter 'logger_vlan_enable_mask' (mac_logger.cpp:156:17)
WARNING: [HLS 207-5292] unused parameter 'multicast_recv_enable' (mac_logger.cpp:157:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_filter_enable' (mac_logger.cpp:158:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan100_macaddr_lsb' (mac_logger.cpp:159:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan100_macaddr_msb' (mac_logger.cpp:160:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan101_macaddr_lsb' (mac_logger.cpp:161:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan101_macaddr_msb' (mac_logger.cpp:162:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan102_macaddr_lsb' (mac_logger.cpp:163:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan102_macaddr_msb' (mac_logger.cpp:164:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan103_macaddr_lsb' (mac_logger.cpp:165:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan103_macaddr_msb' (mac_logger.cpp:166:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan104_macaddr_lsb' (mac_logger.cpp:167:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan104_macaddr_msb' (mac_logger.cpp:168:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan105_macaddr_lsb' (mac_logger.cpp:169:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan105_macaddr_msb' (mac_logger.cpp:170:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan106_macaddr_lsb' (mac_logger.cpp:171:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan106_macaddr_msb' (mac_logger.cpp:172:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan107_macaddr_lsb' (mac_logger.cpp:173:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan107_macaddr_msb' (mac_logger.cpp:174:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan108_macaddr_lsb' (mac_logger.cpp:175:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan108_macaddr_msb' (mac_logger.cpp:176:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan109_macaddr_lsb' (mac_logger.cpp:177:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan109_macaddr_msb' (mac_logger.cpp:178:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan110_macaddr_lsb' (mac_logger.cpp:179:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan110_macaddr_msb' (mac_logger.cpp:180:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan111_macaddr_lsb' (mac_logger.cpp:181:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan111_macaddr_msb' (mac_logger.cpp:182:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan112_macaddr_lsb' (mac_logger.cpp:183:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan112_macaddr_msb' (mac_logger.cpp:184:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan113_macaddr_lsb' (mac_logger.cpp:185:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan113_macaddr_msb' (mac_logger.cpp:186:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan114_macaddr_lsb' (mac_logger.cpp:187:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan114_macaddr_msb' (mac_logger.cpp:188:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan115_macaddr_lsb' (mac_logger.cpp:189:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan115_macaddr_msb' (mac_logger.cpp:190:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan116_macaddr_lsb' (mac_logger.cpp:191:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan116_macaddr_msb' (mac_logger.cpp:192:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan117_macaddr_lsb' (mac_logger.cpp:193:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan117_macaddr_msb' (mac_logger.cpp:194:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan118_macaddr_lsb' (mac_logger.cpp:195:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan118_macaddr_msb' (mac_logger.cpp:196:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan119_macaddr_lsb' (mac_logger.cpp:197:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan119_macaddr_msb' (mac_logger.cpp:198:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan120_macaddr_lsb' (mac_logger.cpp:199:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan120_macaddr_msb' (mac_logger.cpp:200:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan121_macaddr_lsb' (mac_logger.cpp:201:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan121_macaddr_msb' (mac_logger.cpp:202:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan122_macaddr_lsb' (mac_logger.cpp:203:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan122_macaddr_msb' (mac_logger.cpp:204:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan123_macaddr_lsb' (mac_logger.cpp:205:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan123_macaddr_msb' (mac_logger.cpp:206:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan124_macaddr_lsb' (mac_logger.cpp:207:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan124_macaddr_msb' (mac_logger.cpp:208:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan125_macaddr_lsb' (mac_logger.cpp:209:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan125_macaddr_msb' (mac_logger.cpp:210:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan126_macaddr_lsb' (mac_logger.cpp:211:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan126_macaddr_msb' (mac_logger.cpp:212:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan127_macaddr_lsb' (mac_logger.cpp:213:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan127_macaddr_msb' (mac_logger.cpp:214:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan128_macaddr_lsb' (mac_logger.cpp:215:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan128_macaddr_msb' (mac_logger.cpp:216:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan129_macaddr_lsb' (mac_logger.cpp:217:17)
WARNING: [HLS 207-5292] unused parameter 'unicast_vlan129_macaddr_msb' (mac_logger.cpp:218:17)
WARNING: [HLS 207-5292] unused parameter 'log_all_mask' (mac_logger.cpp:219:17)
WARNING: [HLS 207-5292] unused parameter 'vlan100_received' (mac_logger.cpp:220:17)
WARNING: [HLS 207-5292] unused parameter 'vlan101_received' (mac_logger.cpp:221:17)
WARNING: [HLS 207-5292] unused parameter 'vlan102_received' (mac_logger.cpp:222:17)
WARNING: [HLS 207-5292] unused parameter 'vlan103_received' (mac_logger.cpp:223:17)
WARNING: [HLS 207-5292] unused parameter 'vlan104_received' (mac_logger.cpp:224:17)
WARNING: [HLS 207-5292] unused parameter 'vlan105_received' (mac_logger.cpp:225:17)
WARNING: [HLS 207-5292] unused parameter 'vlan106_received' (mac_logger.cpp:226:17)
WARNING: [HLS 207-5292] unused parameter 'vlan107_received' (mac_logger.cpp:227:17)
WARNING: [HLS 207-5292] unused parameter 'vlan108_received' (mac_logger.cpp:228:17)
WARNING: [HLS 207-5292] unused parameter 'vlan109_received' (mac_logger.cpp:229:17)
WARNING: [HLS 207-5292] unused parameter 'vlan110_received' (mac_logger.cpp:230:17)
WARNING: [HLS 207-5292] unused parameter 'vlan111_received' (mac_logger.cpp:231:17)
WARNING: [HLS 207-5292] unused parameter 'vlan112_received' (mac_logger.cpp:232:17)
WARNING: [HLS 207-5292] unused parameter 'vlan113_received' (mac_logger.cpp:233:17)
WARNING: [HLS 207-5292] unused parameter 'vlan114_received' (mac_logger.cpp:234:17)
WARNING: [HLS 207-5292] unused parameter 'vlan115_received' (mac_logger.cpp:235:17)
WARNING: [HLS 207-5292] unused parameter 'vlan116_received' (mac_logger.cpp:236:17)
WARNING: [HLS 207-5292] unused parameter 'vlan117_received' (mac_logger.cpp:237:17)
WARNING: [HLS 207-5292] unused parameter 'vlan118_received' (mac_logger.cpp:238:17)
WARNING: [HLS 207-5292] unused parameter 'vlan119_received' (mac_logger.cpp:239:17)
WARNING: [HLS 207-5292] unused parameter 'vlan120_received' (mac_logger.cpp:240:17)
WARNING: [HLS 207-5292] unused parameter 'vlan121_received' (mac_logger.cpp:241:17)
WARNING: [HLS 207-5292] unused parameter 'vlan122_received' (mac_logger.cpp:242:17)
WARNING: [HLS 207-5292] unused parameter 'vlan123_received' (mac_logger.cpp:243:17)
WARNING: [HLS 207-5292] unused parameter 'vlan124_received' (mac_logger.cpp:244:17)
WARNING: [HLS 207-5292] unused parameter 'vlan125_received' (mac_logger.cpp:245:17)
WARNING: [HLS 207-5292] unused parameter 'vlan126_received' (mac_logger.cpp:246:17)
WARNING: [HLS 207-5292] unused parameter 'vlan127_received' (mac_logger.cpp:247:17)
WARNING: [HLS 207-5292] unused parameter 'vlan128_received' (mac_logger.cpp:248:17)
WARNING: [HLS 207-5292] unused parameter 'vlan129_received' (mac_logger.cpp:249:17)
WARNING: [HLS 207-5292] unused parameter 'droped' (mac_logger.cpp:250:17)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 21.854 seconds; current allocated memory: 135.211 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (mac_logger.cpp:103:2)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (mac_logger.cpp:103:2) in function 'rx_fifo' completely with a factor of 16 (mac_logger.cpp:47:0)
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 64 in loop 'VITIS_LOOP_28_1'(mac_logger.cpp:28:19) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 64 in loop 'VITIS_LOOP_32_2'(mac_logger.cpp:32:19) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:32:19)
INFO: [HLS 214-115] Multiple burst reads of length 15 and bit width 32 has been inferred on bundle 'fifo_axi_full'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on bundle 'fifo_axi_full'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of length 2 and bit width 64 has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:1037:1)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.337 seconds; current allocated memory: 136.324 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 136.375 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 142.773 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 145.156 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (mac_logger.cpp:71) in function 'rx_fifo' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'rx_fifo' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'mac_logger' (mac_logger.cpp:1039), detected/extracted 3 process function(s): 
	 'rx_ringbuffer_header'
	 'rx_fifo'
	 'tx_ddr'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.493 seconds; current allocated memory: 168.742 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 225.629 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mac_logger' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.292 seconds; current allocated memory: 229.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 231.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 231.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 231.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_ringbuffer_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 231.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 231.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_VITIS_LOOP_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_71_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 232.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 232.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 232.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 232.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 233.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.329 seconds; current allocated memory: 233.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 233.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 233.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mac_logger' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 234.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 236.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1' pipeline 'VITIS_LOOP_28_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 237.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2' pipeline 'VITIS_LOOP_32_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 239.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_ringbuffer_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_ringbuffer_header'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 240.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_VITIS_LOOP_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_fifo_Pipeline_VITIS_LOOP_71_1' pipeline 'VITIS_LOOP_71_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_VITIS_LOOP_71_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 241.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_2/m_axi_fifo_axi_full_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_2/m_axi_fifo_axi_full_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_2/m_axi_fifo_axi_full_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_2/m_axi_fifo_axi_full_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_2/m_axi_fifo_axi_full_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_2/m_axi_fifo_axi_full_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_2/m_axi_fifo_axi_full_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_2/m_axi_fifo_axi_full_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_2/m_axi_fifo_axi_full_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_2/m_axi_fifo_axi_full_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_2/m_axi_fifo_axi_full_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_2/m_axi_fifo_axi_full_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.274 seconds; current allocated memory: 242.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 244.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.315 seconds; current allocated memory: 245.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mac_logger' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/mac_fifo' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/ps' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/fifo_axi_full' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/fifo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/driver' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/status' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/writeStatus' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/timestamp' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/logger_vlan_enable_mask' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan100_received' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan101_received' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan102_received' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan103_received' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan104_received' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan105_received' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan106_received' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan107_received' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan108_received' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan109_received' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan110_received' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan111_received' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan112_received' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan113_received' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan114_received' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan115_received' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan116_received' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan117_received' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan118_received' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan119_received' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan120_received' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan121_received' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan122_received' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan123_received' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan124_received' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan125_received' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan126_received' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan127_received' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan128_received' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan129_received' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/droped' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/multicast_recv_enable' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_filter_enable' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan100_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan100_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan101_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan101_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan102_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan102_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan103_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan103_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan104_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan104_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan105_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan105_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan106_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan106_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan107_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan107_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan108_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan108_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan109_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan109_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan110_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan110_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan111_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan111_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan112_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan112_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan113_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan113_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan114_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan114_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan115_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan115_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan116_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan116_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan117_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan117_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan118_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan118_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan119_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan119_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan120_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan120_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan121_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan121_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan122_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan122_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan123_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan123_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan124_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan124_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan125_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan125_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan126_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan126_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan127_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan127_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan128_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan128_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan129_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan129_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/log_all_mask' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/fifo_axi_full_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mac_logger' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'fifo', 'fifo_axi_full_offset', 'ddr', 'driver', 'status', 'writeStatus', 'logger_vlan_enable_mask', 'vlan100_received', 'vlan101_received', 'vlan102_received', 'vlan103_received', 'vlan104_received', 'vlan105_received', 'vlan106_received', 'vlan107_received', 'vlan108_received', 'vlan109_received', 'vlan110_received', 'vlan111_received', 'vlan112_received', 'vlan113_received', 'vlan114_received', 'vlan115_received', 'vlan116_received', 'vlan117_received', 'vlan118_received', 'vlan119_received', 'vlan120_received', 'vlan121_received', 'vlan122_received', 'vlan123_received', 'vlan124_received', 'vlan125_received', 'vlan126_received', 'vlan127_received', 'vlan128_received', 'vlan129_received', 'droped', 'multicast_recv_enable', 'unicast_filter_enable', 'unicast_vlan100_macaddr_lsb', 'unicast_vlan100_macaddr_msb', 'unicast_vlan101_macaddr_lsb', 'unicast_vlan101_macaddr_msb', 'unicast_vlan102_macaddr_lsb', 'unicast_vlan102_macaddr_msb', 'unicast_vlan103_macaddr_lsb', 'unicast_vlan103_macaddr_msb', 'unicast_vlan104_macaddr_lsb', 'unicast_vlan104_macaddr_msb', 'unicast_vlan105_macaddr_lsb', 'unicast_vlan105_macaddr_msb', 'unicast_vlan106_macaddr_lsb', 'unicast_vlan106_macaddr_msb', 'unicast_vlan107_macaddr_lsb', 'unicast_vlan107_macaddr_msb', 'unicast_vlan108_macaddr_lsb', 'unicast_vlan108_macaddr_msb', 'unicast_vlan109_macaddr_lsb', 'unicast_vlan109_macaddr_msb', 'unicast_vlan110_macaddr_lsb', 'unicast_vlan110_macaddr_msb', 'unicast_vlan111_macaddr_lsb', 'unicast_vlan111_macaddr_msb', 'unicast_vlan112_macaddr_lsb', 'unicast_vlan112_macaddr_msb', 'unicast_vlan113_macaddr_lsb', 'unicast_vlan113_macaddr_msb', 'unicast_vlan114_macaddr_lsb', 'unicast_vlan114_macaddr_msb', 'unicast_vlan115_macaddr_lsb', 'unicast_vlan115_macaddr_msb', 'unicast_vlan116_macaddr_lsb', 'unicast_vlan116_macaddr_msb', 'unicast_vlan117_macaddr_lsb', 'unicast_vlan117_macaddr_msb', 'unicast_vlan118_macaddr_lsb', 'unicast_vlan118_macaddr_msb', 'unicast_vlan119_macaddr_lsb', 'unicast_vlan119_macaddr_msb', 'unicast_vlan120_macaddr_lsb', 'unicast_vlan120_macaddr_msb', 'unicast_vlan121_macaddr_lsb', 'unicast_vlan121_macaddr_msb', 'unicast_vlan122_macaddr_lsb', 'unicast_vlan122_macaddr_msb', 'unicast_vlan123_macaddr_lsb', 'unicast_vlan123_macaddr_msb', 'unicast_vlan124_macaddr_lsb', 'unicast_vlan124_macaddr_msb', 'unicast_vlan125_macaddr_lsb', 'unicast_vlan125_macaddr_msb', 'unicast_vlan126_macaddr_lsb', 'unicast_vlan126_macaddr_msb', 'unicast_vlan127_macaddr_lsb', 'unicast_vlan127_macaddr_msb', 'unicast_vlan128_macaddr_lsb', 'unicast_vlan128_macaddr_msb', 'unicast_vlan129_macaddr_lsb', 'unicast_vlan129_macaddr_msb', 'log_all_mask' and 'return' to AXI-Lite port axilites.
WARNING: [RTGEN 206-101] Port 'mac_logger/timestamp' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mac_logger'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.582 seconds; current allocated memory: 249.324 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.935 seconds; current allocated memory: 253.543 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 18 seconds. CPU system time: 0 seconds. Elapsed time: 18.131 seconds; current allocated memory: 267.297 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mac_logger.
INFO: [VLOG 209-307] Generating Verilog RTL for mac_logger.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 24 seconds. CPU system time: 1 seconds. Elapsed time: 54.961 seconds; current allocated memory: 137.703 MB.
INFO: [HLS 200-112] Total CPU user time: 26 seconds. Total CPU system time: 2 seconds. Total elapsed time: 70.352 seconds; peak allocated memory: 267.344 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file maclogger/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 20 seconds. CPU system time: 0 seconds. Elapsed time: 38.717 seconds; current allocated memory: 14.098 MB.
INFO: [HLS 200-112] Total CPU user time: 22 seconds. Total CPU system time: 1 seconds. Total elapsed time: 51.264 seconds; peak allocated memory: 135.363 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.057 seconds; current allocated memory: 125.629 MB.
INFO: [HLS 200-10] Analyzing design file 'recv_mac_msg.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mac_logger_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mac_logger.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 20.138 seconds; current allocated memory: 129.855 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (mac_logger.cpp:103:2)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (mac_logger.cpp:103:2) in function 'rx_fifo' completely with a factor of 16 (mac_logger.cpp:47:0)
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 64 in loop 'VITIS_LOOP_28_1'(mac_logger.cpp:28:19) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 64 in loop 'VITIS_LOOP_32_2'(mac_logger.cpp:32:19) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:32:19)
INFO: [HLS 214-115] Multiple burst reads of length 15 and bit width 32 has been inferred on bundle 'fifo_axi_full'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on bundle 'fifo_axi_full'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 64 in loop 'tx_2_log_ddr'(mac_logger.cpp:964:4) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:964:4)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 64 in loop 'tx_2_tap_ddr'(mac_logger.cpp:1023:4) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:1023:4)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.183 seconds; current allocated memory: 130.820 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 130.824 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 141.395 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 145.617 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (mac_logger.cpp:71) in function 'rx_fifo' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'rx_fifo' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'mac_logger' (mac_logger.cpp:1039), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'rx_ringbuffer_header'
	 'rx_fifo'
	 'tx_ddr'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mac_logger.cpp:519:8) to (mac_logger.cpp:539:3) in function 'tx_ddr'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mac_logger.cpp:80:7) to (mac_logger.cpp:91:20) in function 'rx_fifo'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.332 seconds; current allocated memory: 175.523 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'log_header' (mac_logger.cpp:925:16)
INFO: [HLS 200-472] Inferring partial write operation for 'tap_header' (mac_logger.cpp:986:16)
INFO: [HLS 200-472] Inferring partial write operation for 'log_header' (mac_logger.cpp:30:16)
INFO: [HLS 200-472] Inferring partial write operation for 'tap_header' (mac_logger.cpp:34:16)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:50:13)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:51:13)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:52:13)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:66:14)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:67:14)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp_buf' (mac_logger.cpp:75:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:82:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:93:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.786 seconds; current allocated memory: 333.598 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mac_logger' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.618 seconds; current allocated memory: 338.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 339.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 341.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 341.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_32_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 341.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 341.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_ringbuffer_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 342.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 342.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_VITIS_LOOP_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_71_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 342.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 342.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_VITIS_LOOP_91_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_91_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 342.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 342.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_rx_macfifo_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'rx_macfifo_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = 17, Final II = 16, Depth = 16, loop 'rx_macfifo_data'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 343.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 343.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 343.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 343.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 345.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.454 seconds; current allocated memory: 345.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_VITIS_LOOP_923_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_923_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_923_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.308 seconds; current allocated memory: 345.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 345.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_tx_2_log_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tx_2_log_ddr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'tx_2_log_ddr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 345.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 346.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_VITIS_LOOP_984_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_984_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_984_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 346.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 346.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_tx_2_tap_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tx_2_tap_ddr'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'tx_2_tap_ddr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 346.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 346.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.64 seconds; current allocated memory: 367.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.394 seconds; current allocated memory: 381.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mac_logger' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.918 seconds; current allocated memory: 381.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 381.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.112 seconds; current allocated memory: 381.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1' pipeline 'VITIS_LOOP_28_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.438 seconds; current allocated memory: 381.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2' pipeline 'VITIS_LOOP_32_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 381.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_ringbuffer_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_ringbuffer_header'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 381.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_VITIS_LOOP_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_fifo_Pipeline_VITIS_LOOP_71_1' pipeline 'VITIS_LOOP_71_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_VITIS_LOOP_71_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 382.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_VITIS_LOOP_91_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_fifo_Pipeline_VITIS_LOOP_91_2' pipeline 'VITIS_LOOP_91_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_VITIS_LOOP_91_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 383.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_rx_macfifo_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_rx_macfifo_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 384.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_fifo_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.649 seconds; current allocated memory: 386.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo'.
INFO: [RTMG 210-278] Implementing memory 'mac_logger_rx_fifo_tmp_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 389.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_VITIS_LOOP_923_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_VITIS_LOOP_923_1' pipeline 'VITIS_LOOP_923_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_VITIS_LOOP_923_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.619 seconds; current allocated memory: 392.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_tx_2_log_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_tx_2_log_ddr' pipeline 'tx_2_log_ddr' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_tx_2_log_ddr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.447 seconds; current allocated memory: 392.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_VITIS_LOOP_984_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_VITIS_LOOP_984_2' pipeline 'VITIS_LOOP_984_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_VITIS_LOOP_984_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 393.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_tx_2_tap_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_tx_2_tap_ddr' pipeline 'tx_2_tap_ddr' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_tx_2_tap_ddr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 393.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'counter_vlan100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan127' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan128' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan129' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_droped' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'last_log_tx_index' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'last_tap_tx_index' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr'.
INFO: [RTMG 210-278] Implementing memory 'mac_logger_tx_ddr_log_header_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.458 seconds; current allocated memory: 413.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mac_logger' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/mac_fifo' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/ps' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/fifo_axi_full' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/fifo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/driver' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/status' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/writeStatus' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/timestamp' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/logger_vlan_enable_mask' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan100_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan101_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan102_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan103_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan104_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan105_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan106_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan107_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan108_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan109_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan110_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan111_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan112_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan113_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan114_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan115_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan116_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan117_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan118_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan119_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan120_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan121_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan122_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan123_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan124_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan125_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan126_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan127_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan128_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan129_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/droped' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/multicast_recv_enable' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_filter_enable' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan100_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan100_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan101_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan101_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan102_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan102_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan103_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan103_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan104_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan104_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan105_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan105_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan106_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan106_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan107_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan107_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan108_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan108_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan109_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan109_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan110_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan110_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan111_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan111_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan112_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan112_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan113_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan113_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan114_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan114_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan115_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan115_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan116_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan116_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan117_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan117_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan118_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan118_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan119_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan119_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan120_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan120_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan121_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan121_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan122_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan122_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan123_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan123_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan124_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan124_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan125_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan125_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan126_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan126_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan127_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan127_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan128_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan128_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan129_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan129_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/log_all_mask' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/fifo_axi_full_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mac_logger' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'fifo', 'fifo_axi_full_offset', 'ddr', 'driver', 'status', 'writeStatus', 'logger_vlan_enable_mask', 'vlan100_received', 'vlan101_received', 'vlan102_received', 'vlan103_received', 'vlan104_received', 'vlan105_received', 'vlan106_received', 'vlan107_received', 'vlan108_received', 'vlan109_received', 'vlan110_received', 'vlan111_received', 'vlan112_received', 'vlan113_received', 'vlan114_received', 'vlan115_received', 'vlan116_received', 'vlan117_received', 'vlan118_received', 'vlan119_received', 'vlan120_received', 'vlan121_received', 'vlan122_received', 'vlan123_received', 'vlan124_received', 'vlan125_received', 'vlan126_received', 'vlan127_received', 'vlan128_received', 'vlan129_received', 'droped', 'multicast_recv_enable', 'unicast_filter_enable', 'unicast_vlan100_macaddr_lsb', 'unicast_vlan100_macaddr_msb', 'unicast_vlan101_macaddr_lsb', 'unicast_vlan101_macaddr_msb', 'unicast_vlan102_macaddr_lsb', 'unicast_vlan102_macaddr_msb', 'unicast_vlan103_macaddr_lsb', 'unicast_vlan103_macaddr_msb', 'unicast_vlan104_macaddr_lsb', 'unicast_vlan104_macaddr_msb', 'unicast_vlan105_macaddr_lsb', 'unicast_vlan105_macaddr_msb', 'unicast_vlan106_macaddr_lsb', 'unicast_vlan106_macaddr_msb', 'unicast_vlan107_macaddr_lsb', 'unicast_vlan107_macaddr_msb', 'unicast_vlan108_macaddr_lsb', 'unicast_vlan108_macaddr_msb', 'unicast_vlan109_macaddr_lsb', 'unicast_vlan109_macaddr_msb', 'unicast_vlan110_macaddr_lsb', 'unicast_vlan110_macaddr_msb', 'unicast_vlan111_macaddr_lsb', 'unicast_vlan111_macaddr_msb', 'unicast_vlan112_macaddr_lsb', 'unicast_vlan112_macaddr_msb', 'unicast_vlan113_macaddr_lsb', 'unicast_vlan113_macaddr_msb', 'unicast_vlan114_macaddr_lsb', 'unicast_vlan114_macaddr_msb', 'unicast_vlan115_macaddr_lsb', 'unicast_vlan115_macaddr_msb', 'unicast_vlan116_macaddr_lsb', 'unicast_vlan116_macaddr_msb', 'unicast_vlan117_macaddr_lsb', 'unicast_vlan117_macaddr_msb', 'unicast_vlan118_macaddr_lsb', 'unicast_vlan118_macaddr_msb', 'unicast_vlan119_macaddr_lsb', 'unicast_vlan119_macaddr_msb', 'unicast_vlan120_macaddr_lsb', 'unicast_vlan120_macaddr_msb', 'unicast_vlan121_macaddr_lsb', 'unicast_vlan121_macaddr_msb', 'unicast_vlan122_macaddr_lsb', 'unicast_vlan122_macaddr_msb', 'unicast_vlan123_macaddr_lsb', 'unicast_vlan123_macaddr_msb', 'unicast_vlan124_macaddr_lsb', 'unicast_vlan124_macaddr_msb', 'unicast_vlan125_macaddr_lsb', 'unicast_vlan125_macaddr_msb', 'unicast_vlan126_macaddr_lsb', 'unicast_vlan126_macaddr_msb', 'unicast_vlan127_macaddr_lsb', 'unicast_vlan127_macaddr_msb', 'unicast_vlan128_macaddr_lsb', 'unicast_vlan128_macaddr_msb', 'unicast_vlan129_macaddr_lsb', 'unicast_vlan129_macaddr_msb', 'log_all_mask' to AXI-Lite port axilites.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mac_logger'.
INFO: [HLS 200-740] Implementing PIPO mac_logger_data_buf_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'mac_logger_data_buf_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO mac_logger_log_header_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'mac_logger_log_header_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'logger_vlan_enable_mask_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'multicast_recv_enable_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_filter_enable_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan100_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan100_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan101_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan101_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan102_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan102_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan103_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan103_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan104_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan104_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan105_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan105_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan106_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan106_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan107_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan107_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan108_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan108_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan109_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan109_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan110_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan110_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan111_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan111_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan112_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan112_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan113_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan113_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan114_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan114_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan115_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan115_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan116_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan116_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan117_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan117_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan118_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan118_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan119_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan119_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan120_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan120_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan121_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan121_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan122_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan122_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan123_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan123_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan124_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan124_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan125_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan125_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan126_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan126_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan127_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan127_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan128_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan128_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan129_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan129_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'log_all_mask_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ddr_c_channel_U(mac_logger_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'driver_c_channel_U(mac_logger_fifo_w64_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 7.299 seconds; current allocated memory: 442.078 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.88 seconds; current allocated memory: 450.926 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 26 seconds. CPU system time: 0 seconds. Elapsed time: 26.786 seconds; current allocated memory: 467.664 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mac_logger.
INFO: [VLOG 209-307] Generating Verilog RTL for mac_logger.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 55 seconds. CPU system time: 2 seconds. Elapsed time: 89.652 seconds; current allocated memory: 342.047 MB.
INFO: [HLS 200-112] Total CPU user time: 57 seconds. Total CPU system time: 3 seconds. Total elapsed time: 102.625 seconds; peak allocated memory: 467.711 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file maclogger/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 28 seconds. CPU system time: 0 seconds. Elapsed time: 44.465 seconds; current allocated memory: 18.758 MB.
INFO: [HLS 200-112] Total CPU user time: 30 seconds. Total CPU system time: 1 seconds. Total elapsed time: 57.042 seconds; peak allocated memory: 139.289 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.105 seconds; current allocated memory: 133.336 MB.
INFO: [HLS 200-10] Analyzing design file 'recv_mac_msg.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mac_logger_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mac_logger.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 19.325 seconds; current allocated memory: 136.867 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (mac_logger.cpp:103:2)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (mac_logger.cpp:103:2) in function 'rx_fifo' completely with a factor of 16 (mac_logger.cpp:47:0)
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 64 in loop 'VITIS_LOOP_28_1'(mac_logger.cpp:28:19) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 64 in loop 'VITIS_LOOP_32_2'(mac_logger.cpp:32:19) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:32:19)
INFO: [HLS 214-115] Multiple burst reads of length 15 and bit width 32 has been inferred on bundle 'fifo_axi_full'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on bundle 'fifo_axi_full'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 64 in loop 'tx_2_log_ddr'(mac_logger.cpp:964:4) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:964:4)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 64 in loop 'tx_2_tap_ddr'(mac_logger.cpp:1023:4) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:1023:4)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.375 seconds; current allocated memory: 137.820 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 137.820 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 148.547 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 152.410 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (mac_logger.cpp:71) in function 'rx_fifo' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'rx_fifo' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'mac_logger' (mac_logger.cpp:1039), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'rx_ringbuffer_header'
	 'rx_fifo'
	 'tx_ddr'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mac_logger.cpp:519:8) to (mac_logger.cpp:539:3) in function 'tx_ddr'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mac_logger.cpp:80:7) to (mac_logger.cpp:91:20) in function 'rx_fifo'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.207 seconds; current allocated memory: 182.441 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'log_header' (mac_logger.cpp:925:16)
INFO: [HLS 200-472] Inferring partial write operation for 'tap_header' (mac_logger.cpp:986:16)
INFO: [HLS 200-472] Inferring partial write operation for 'log_header' (mac_logger.cpp:30:16)
INFO: [HLS 200-472] Inferring partial write operation for 'tap_header' (mac_logger.cpp:34:16)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:50:13)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:51:13)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:52:13)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:66:14)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:67:14)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp_buf' (mac_logger.cpp:75:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:82:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:93:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.565 seconds; current allocated memory: 340.297 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mac_logger' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.569 seconds; current allocated memory: 344.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 346.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 348.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 348.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_32_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 348.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 348.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_ringbuffer_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 348.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 348.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_VITIS_LOOP_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_71_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 349.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 349.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_VITIS_LOOP_91_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_91_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 349.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 349.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_rx_macfifo_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'rx_macfifo_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = 17, Final II = 16, Depth = 16, loop 'rx_macfifo_data'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 350.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 350.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 350.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 350.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 351.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.364 seconds; current allocated memory: 352.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_VITIS_LOOP_923_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_923_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_923_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 352.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 352.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_tx_2_log_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tx_2_log_ddr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'tx_2_log_ddr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 352.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 352.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_VITIS_LOOP_984_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_984_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_984_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 353.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 353.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_tx_2_tap_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tx_2_tap_ddr'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'tx_2_tap_ddr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 353.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 353.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.58 seconds; current allocated memory: 374.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.267 seconds; current allocated memory: 390.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mac_logger' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.872 seconds; current allocated memory: 390.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.484 seconds; current allocated memory: 390.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.182 seconds; current allocated memory: 390.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1' pipeline 'VITIS_LOOP_28_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 390.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2' pipeline 'VITIS_LOOP_32_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 390.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_ringbuffer_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_ringbuffer_header'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 390.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_VITIS_LOOP_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_fifo_Pipeline_VITIS_LOOP_71_1' pipeline 'VITIS_LOOP_71_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_VITIS_LOOP_71_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 390.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_VITIS_LOOP_91_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_fifo_Pipeline_VITIS_LOOP_91_2' pipeline 'VITIS_LOOP_91_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_VITIS_LOOP_91_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 391.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_rx_macfifo_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_rx_macfifo_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 392.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_fifo_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.706 seconds; current allocated memory: 394.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo'.
INFO: [RTMG 210-278] Implementing memory 'mac_logger_rx_fifo_tmp_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 397.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_VITIS_LOOP_923_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_VITIS_LOOP_923_1' pipeline 'VITIS_LOOP_923_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_VITIS_LOOP_923_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.726 seconds; current allocated memory: 399.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_tx_2_log_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_tx_2_log_ddr' pipeline 'tx_2_log_ddr' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_tx_2_log_ddr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.423 seconds; current allocated memory: 400.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_VITIS_LOOP_984_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_VITIS_LOOP_984_2' pipeline 'VITIS_LOOP_984_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_VITIS_LOOP_984_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 400.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_tx_2_tap_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_tx_2_tap_ddr' pipeline 'tx_2_tap_ddr' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_tx_2_tap_ddr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.432 seconds; current allocated memory: 401.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'counter_vlan100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan127' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan128' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan129' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_droped' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'last_log_tx_index' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'last_tap_tx_index' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr'.
INFO: [RTMG 210-278] Implementing memory 'mac_logger_tx_ddr_log_header_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.328 seconds; current allocated memory: 420.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mac_logger' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/mac_fifo' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/ps' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/fifo_axi_full' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/fifo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/driver' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/status' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/writeStatus' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/timestamp' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/logger_vlan_enable_mask' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan100_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan101_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan102_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan103_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan104_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan105_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan106_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan107_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan108_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan109_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan110_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan111_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan112_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan113_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan114_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan115_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan116_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan117_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan118_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan119_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan120_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan121_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan122_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan123_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan124_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan125_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan126_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan127_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan128_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan129_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/droped' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/multicast_recv_enable' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_filter_enable' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan100_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan100_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan101_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan101_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan102_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan102_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan103_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan103_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan104_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan104_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan105_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan105_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan106_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan106_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan107_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan107_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan108_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan108_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan109_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan109_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan110_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan110_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan111_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan111_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan112_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan112_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan113_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan113_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan114_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan114_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan115_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan115_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan116_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan116_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan117_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan117_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan118_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan118_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan119_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan119_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan120_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan120_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan121_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan121_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan122_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan122_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan123_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan123_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan124_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan124_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan125_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan125_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan126_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan126_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan127_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan127_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan128_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan128_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan129_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan129_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/log_all_mask' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/fifo_axi_full_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mac_logger' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'fifo', 'fifo_axi_full_offset', 'ddr', 'driver', 'status', 'writeStatus', 'logger_vlan_enable_mask', 'vlan100_received', 'vlan101_received', 'vlan102_received', 'vlan103_received', 'vlan104_received', 'vlan105_received', 'vlan106_received', 'vlan107_received', 'vlan108_received', 'vlan109_received', 'vlan110_received', 'vlan111_received', 'vlan112_received', 'vlan113_received', 'vlan114_received', 'vlan115_received', 'vlan116_received', 'vlan117_received', 'vlan118_received', 'vlan119_received', 'vlan120_received', 'vlan121_received', 'vlan122_received', 'vlan123_received', 'vlan124_received', 'vlan125_received', 'vlan126_received', 'vlan127_received', 'vlan128_received', 'vlan129_received', 'droped', 'multicast_recv_enable', 'unicast_filter_enable', 'unicast_vlan100_macaddr_lsb', 'unicast_vlan100_macaddr_msb', 'unicast_vlan101_macaddr_lsb', 'unicast_vlan101_macaddr_msb', 'unicast_vlan102_macaddr_lsb', 'unicast_vlan102_macaddr_msb', 'unicast_vlan103_macaddr_lsb', 'unicast_vlan103_macaddr_msb', 'unicast_vlan104_macaddr_lsb', 'unicast_vlan104_macaddr_msb', 'unicast_vlan105_macaddr_lsb', 'unicast_vlan105_macaddr_msb', 'unicast_vlan106_macaddr_lsb', 'unicast_vlan106_macaddr_msb', 'unicast_vlan107_macaddr_lsb', 'unicast_vlan107_macaddr_msb', 'unicast_vlan108_macaddr_lsb', 'unicast_vlan108_macaddr_msb', 'unicast_vlan109_macaddr_lsb', 'unicast_vlan109_macaddr_msb', 'unicast_vlan110_macaddr_lsb', 'unicast_vlan110_macaddr_msb', 'unicast_vlan111_macaddr_lsb', 'unicast_vlan111_macaddr_msb', 'unicast_vlan112_macaddr_lsb', 'unicast_vlan112_macaddr_msb', 'unicast_vlan113_macaddr_lsb', 'unicast_vlan113_macaddr_msb', 'unicast_vlan114_macaddr_lsb', 'unicast_vlan114_macaddr_msb', 'unicast_vlan115_macaddr_lsb', 'unicast_vlan115_macaddr_msb', 'unicast_vlan116_macaddr_lsb', 'unicast_vlan116_macaddr_msb', 'unicast_vlan117_macaddr_lsb', 'unicast_vlan117_macaddr_msb', 'unicast_vlan118_macaddr_lsb', 'unicast_vlan118_macaddr_msb', 'unicast_vlan119_macaddr_lsb', 'unicast_vlan119_macaddr_msb', 'unicast_vlan120_macaddr_lsb', 'unicast_vlan120_macaddr_msb', 'unicast_vlan121_macaddr_lsb', 'unicast_vlan121_macaddr_msb', 'unicast_vlan122_macaddr_lsb', 'unicast_vlan122_macaddr_msb', 'unicast_vlan123_macaddr_lsb', 'unicast_vlan123_macaddr_msb', 'unicast_vlan124_macaddr_lsb', 'unicast_vlan124_macaddr_msb', 'unicast_vlan125_macaddr_lsb', 'unicast_vlan125_macaddr_msb', 'unicast_vlan126_macaddr_lsb', 'unicast_vlan126_macaddr_msb', 'unicast_vlan127_macaddr_lsb', 'unicast_vlan127_macaddr_msb', 'unicast_vlan128_macaddr_lsb', 'unicast_vlan128_macaddr_msb', 'unicast_vlan129_macaddr_lsb', 'unicast_vlan129_macaddr_msb', 'log_all_mask' to AXI-Lite port axilites.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mac_logger'.
INFO: [HLS 200-740] Implementing PIPO mac_logger_data_buf_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'mac_logger_data_buf_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO mac_logger_log_header_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'mac_logger_log_header_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'logger_vlan_enable_mask_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'multicast_recv_enable_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_filter_enable_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan100_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan100_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan101_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan101_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan102_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan102_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan103_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan103_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan104_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan104_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan105_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan105_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan106_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan106_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan107_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan107_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan108_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan108_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan109_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan109_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan110_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan110_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan111_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan111_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan112_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan112_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan113_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan113_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan114_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan114_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan115_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan115_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan116_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan116_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan117_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan117_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan118_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan118_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan119_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan119_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan120_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan120_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan121_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan121_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan122_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan122_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan123_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan123_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan124_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan124_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan125_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan125_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan126_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan126_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan127_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan127_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan128_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan128_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan129_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan129_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'log_all_mask_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ddr_c_channel_U(mac_logger_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'driver_c_channel_U(mac_logger_fifo_w64_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 7.435 seconds; current allocated memory: 449.680 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.117 seconds; current allocated memory: 458.512 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 27 seconds. CPU system time: 0 seconds. Elapsed time: 27.308 seconds; current allocated memory: 475.281 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mac_logger.
INFO: [VLOG 209-307] Generating Verilog RTL for mac_logger.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 54 seconds. CPU system time: 2 seconds. Elapsed time: 88.2 seconds; current allocated memory: 341.969 MB.
INFO: [HLS 200-112] Total CPU user time: 56 seconds. Total CPU system time: 3 seconds. Total elapsed time: 103.784 seconds; peak allocated memory: 475.324 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file maclogger/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 28 seconds. CPU system time: 0 seconds. Elapsed time: 48.533 seconds; current allocated memory: 18.262 MB.
INFO: [HLS 200-112] Total CPU user time: 30 seconds. Total CPU system time: 1 seconds. Total elapsed time: 61.036 seconds; peak allocated memory: 144.219 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.112 seconds; current allocated memory: 120.871 MB.
INFO: [HLS 200-10] Analyzing design file 'recv_mac_msg.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mac_logger_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mac_logger.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 20.946 seconds; current allocated memory: 124.188 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 64 in loop 'VITIS_LOOP_28_1'(mac_logger.cpp:28:19) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 64 in loop 'VITIS_LOOP_32_2'(mac_logger.cpp:32:19) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:32:19)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'anonymous'(mac_logger.cpp:101:3) has been inferred on bundle 'fifo_axi_full'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:101:3)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on bundle 'fifo_axi_full'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 64 in loop 'tx_2_log_ddr'(mac_logger.cpp:963:4) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:963:4)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 64 in loop 'tx_2_tap_ddr'(mac_logger.cpp:1022:4) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:1022:4)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.731 seconds; current allocated memory: 124.914 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 124.914 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.563 seconds; current allocated memory: 135.875 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 139.996 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (mac_logger.cpp:71) in function 'rx_fifo' automatically.
INFO: [XFORM 203-510] Pipelining loop 'rx_macfifo_data' (mac_logger.cpp:100) in function 'rx_fifo' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'rx_fifo' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'rx_macfifo_data' (mac_logger.cpp:100) in function 'rx_fifo' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' in function 'rx_fifo' completely with a factor of 16.
INFO: [XFORM 203-712] Applying dataflow to function 'mac_logger' (mac_logger.cpp:1038), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'rx_ringbuffer_header'
	 'rx_fifo'
	 'tx_ddr'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mac_logger.cpp:518:8) to (mac_logger.cpp:538:3) in function 'tx_ddr'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mac_logger.cpp:80:7) to (mac_logger.cpp:91:20) in function 'rx_fifo'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.319 seconds; current allocated memory: 169.145 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'log_header' (mac_logger.cpp:924:16)
INFO: [HLS 200-472] Inferring partial write operation for 'tap_header' (mac_logger.cpp:985:16)
INFO: [HLS 200-472] Inferring partial write operation for 'log_header' (mac_logger.cpp:30:16)
INFO: [HLS 200-472] Inferring partial write operation for 'tap_header' (mac_logger.cpp:34:16)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:50:13)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:51:13)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:52:13)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:66:14)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:67:14)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp_buf' (mac_logger.cpp:75:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:82:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:93:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.568 seconds; current allocated memory: 327.000 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mac_logger' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.719 seconds; current allocated memory: 331.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 333.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 334.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 335.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_32_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 335.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 335.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_ringbuffer_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 335.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 335.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_VITIS_LOOP_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_71_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 335.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 335.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_VITIS_LOOP_91_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_91_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 336.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 336.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_rx_macfifo_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'rx_macfifo_data'.
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 25, loop 'rx_macfifo_data'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.359 seconds; current allocated memory: 337.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 337.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 337.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 337.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 338.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 338.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_VITIS_LOOP_922_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_922_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_922_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 338.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 338.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_tx_2_log_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tx_2_log_ddr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'tx_2_log_ddr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 338.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 338.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_VITIS_LOOP_983_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_983_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_983_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 339.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 339.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_tx_2_tap_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tx_2_tap_ddr'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'tx_2_tap_ddr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 339.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 339.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.494 seconds; current allocated memory: 360.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.21 seconds; current allocated memory: 374.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mac_logger' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.794 seconds; current allocated memory: 374.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.455 seconds; current allocated memory: 374.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.343 seconds; current allocated memory: 374.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1' pipeline 'VITIS_LOOP_28_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.478 seconds; current allocated memory: 374.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2' pipeline 'VITIS_LOOP_32_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.375 seconds; current allocated memory: 374.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_ringbuffer_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_ringbuffer_header'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.219 seconds; current allocated memory: 375.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_VITIS_LOOP_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_fifo_Pipeline_VITIS_LOOP_71_1' pipeline 'VITIS_LOOP_71_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_VITIS_LOOP_71_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 376.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_VITIS_LOOP_91_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_fifo_Pipeline_VITIS_LOOP_91_2' pipeline 'VITIS_LOOP_91_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_VITIS_LOOP_91_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 376.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_rx_macfifo_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_fifo_Pipeline_rx_macfifo_data' pipeline 'rx_macfifo_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_rx_macfifo_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 378.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_fifo_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.651 seconds; current allocated memory: 380.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo'.
INFO: [RTMG 210-278] Implementing memory 'mac_logger_rx_fifo_tmp_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 383.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_VITIS_LOOP_922_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_VITIS_LOOP_922_1' pipeline 'VITIS_LOOP_922_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_VITIS_LOOP_922_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.543 seconds; current allocated memory: 385.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_tx_2_log_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_tx_2_log_ddr' pipeline 'tx_2_log_ddr' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_tx_2_log_ddr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.405 seconds; current allocated memory: 385.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_VITIS_LOOP_983_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_VITIS_LOOP_983_2' pipeline 'VITIS_LOOP_983_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_VITIS_LOOP_983_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 386.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_tx_2_tap_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_tx_2_tap_ddr' pipeline 'tx_2_tap_ddr' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_tx_2_tap_ddr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.387 seconds; current allocated memory: 387.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'counter_vlan100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan127' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan128' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan129' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_droped' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'last_log_tx_index' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'last_tap_tx_index' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr'.
INFO: [RTMG 210-278] Implementing memory 'mac_logger_tx_ddr_log_header_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.309 seconds; current allocated memory: 406.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mac_logger' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/mac_fifo' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/ps' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/fifo_axi_full' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/fifo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/driver' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/status' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/writeStatus' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/timestamp' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/logger_vlan_enable_mask' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan100_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan101_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan102_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan103_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan104_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan105_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan106_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan107_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan108_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan109_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan110_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan111_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan112_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan113_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan114_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan115_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan116_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan117_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan118_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan119_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan120_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan121_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan122_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan123_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan124_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan125_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan126_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan127_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan128_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan129_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/droped' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/multicast_recv_enable' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_filter_enable' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan100_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan100_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan101_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan101_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan102_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan102_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan103_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan103_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan104_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan104_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan105_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan105_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan106_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan106_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan107_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan107_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan108_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan108_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan109_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan109_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan110_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan110_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan111_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan111_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan112_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan112_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan113_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan113_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan114_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan114_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan115_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan115_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan116_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan116_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan117_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan117_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan118_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan118_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan119_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan119_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan120_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan120_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan121_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan121_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan122_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan122_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan123_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan123_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan124_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan124_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan125_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan125_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan126_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan126_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan127_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan127_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan128_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan128_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan129_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan129_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/log_all_mask' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/fifo_axi_full_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mac_logger' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'fifo', 'fifo_axi_full_offset', 'ddr', 'driver', 'status', 'writeStatus', 'logger_vlan_enable_mask', 'vlan100_received', 'vlan101_received', 'vlan102_received', 'vlan103_received', 'vlan104_received', 'vlan105_received', 'vlan106_received', 'vlan107_received', 'vlan108_received', 'vlan109_received', 'vlan110_received', 'vlan111_received', 'vlan112_received', 'vlan113_received', 'vlan114_received', 'vlan115_received', 'vlan116_received', 'vlan117_received', 'vlan118_received', 'vlan119_received', 'vlan120_received', 'vlan121_received', 'vlan122_received', 'vlan123_received', 'vlan124_received', 'vlan125_received', 'vlan126_received', 'vlan127_received', 'vlan128_received', 'vlan129_received', 'droped', 'multicast_recv_enable', 'unicast_filter_enable', 'unicast_vlan100_macaddr_lsb', 'unicast_vlan100_macaddr_msb', 'unicast_vlan101_macaddr_lsb', 'unicast_vlan101_macaddr_msb', 'unicast_vlan102_macaddr_lsb', 'unicast_vlan102_macaddr_msb', 'unicast_vlan103_macaddr_lsb', 'unicast_vlan103_macaddr_msb', 'unicast_vlan104_macaddr_lsb', 'unicast_vlan104_macaddr_msb', 'unicast_vlan105_macaddr_lsb', 'unicast_vlan105_macaddr_msb', 'unicast_vlan106_macaddr_lsb', 'unicast_vlan106_macaddr_msb', 'unicast_vlan107_macaddr_lsb', 'unicast_vlan107_macaddr_msb', 'unicast_vlan108_macaddr_lsb', 'unicast_vlan108_macaddr_msb', 'unicast_vlan109_macaddr_lsb', 'unicast_vlan109_macaddr_msb', 'unicast_vlan110_macaddr_lsb', 'unicast_vlan110_macaddr_msb', 'unicast_vlan111_macaddr_lsb', 'unicast_vlan111_macaddr_msb', 'unicast_vlan112_macaddr_lsb', 'unicast_vlan112_macaddr_msb', 'unicast_vlan113_macaddr_lsb', 'unicast_vlan113_macaddr_msb', 'unicast_vlan114_macaddr_lsb', 'unicast_vlan114_macaddr_msb', 'unicast_vlan115_macaddr_lsb', 'unicast_vlan115_macaddr_msb', 'unicast_vlan116_macaddr_lsb', 'unicast_vlan116_macaddr_msb', 'unicast_vlan117_macaddr_lsb', 'unicast_vlan117_macaddr_msb', 'unicast_vlan118_macaddr_lsb', 'unicast_vlan118_macaddr_msb', 'unicast_vlan119_macaddr_lsb', 'unicast_vlan119_macaddr_msb', 'unicast_vlan120_macaddr_lsb', 'unicast_vlan120_macaddr_msb', 'unicast_vlan121_macaddr_lsb', 'unicast_vlan121_macaddr_msb', 'unicast_vlan122_macaddr_lsb', 'unicast_vlan122_macaddr_msb', 'unicast_vlan123_macaddr_lsb', 'unicast_vlan123_macaddr_msb', 'unicast_vlan124_macaddr_lsb', 'unicast_vlan124_macaddr_msb', 'unicast_vlan125_macaddr_lsb', 'unicast_vlan125_macaddr_msb', 'unicast_vlan126_macaddr_lsb', 'unicast_vlan126_macaddr_msb', 'unicast_vlan127_macaddr_lsb', 'unicast_vlan127_macaddr_msb', 'unicast_vlan128_macaddr_lsb', 'unicast_vlan128_macaddr_msb', 'unicast_vlan129_macaddr_lsb', 'unicast_vlan129_macaddr_msb', 'log_all_mask' to AXI-Lite port axilites.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mac_logger'.
INFO: [HLS 200-740] Implementing PIPO mac_logger_data_buf_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'mac_logger_data_buf_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO mac_logger_log_header_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'mac_logger_log_header_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'logger_vlan_enable_mask_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'multicast_recv_enable_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_filter_enable_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan100_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan100_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan101_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan101_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan102_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan102_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan103_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan103_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan104_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan104_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan105_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan105_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan106_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan106_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan107_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan107_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan108_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan108_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan109_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan109_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan110_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan110_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan111_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan111_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan112_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan112_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan113_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan113_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan114_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan114_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan115_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan115_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan116_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan116_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan117_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan117_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan118_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan118_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan119_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan119_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan120_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan120_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan121_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan121_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan122_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan122_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan123_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan123_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan124_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan124_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan125_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan125_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan126_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan126_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan127_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan127_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan128_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan128_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan129_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan129_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'log_all_mask_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ddr_c_channel_U(mac_logger_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'driver_c_channel_U(mac_logger_fifo_w64_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 6.958 seconds; current allocated memory: 434.723 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.964 seconds; current allocated memory: 444.332 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 26 seconds. CPU system time: 0 seconds. Elapsed time: 26.515 seconds; current allocated memory: 460.754 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mac_logger.
INFO: [VLOG 209-307] Generating Verilog RTL for mac_logger.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 53 seconds. CPU system time: 2 seconds. Elapsed time: 91.146 seconds; current allocated memory: 339.895 MB.
INFO: [HLS 200-112] Total CPU user time: 55 seconds. Total CPU system time: 3 seconds. Total elapsed time: 103.98 seconds; peak allocated memory: 460.797 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file maclogger/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 27 seconds. CPU system time: 0 seconds. Elapsed time: 58.597 seconds; current allocated memory: 17.922 MB.
INFO: [HLS 200-112] Total CPU user time: 29 seconds. Total CPU system time: 1 seconds. Total elapsed time: 71.137 seconds; peak allocated memory: 138.797 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.068 seconds; current allocated memory: 128.477 MB.
INFO: [HLS 200-10] Analyzing design file 'recv_mac_msg.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mac_logger_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mac_logger.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 19.847 seconds; current allocated memory: 132.180 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (mac_logger.cpp:103:2)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (mac_logger.cpp:103:2) in function 'rx_fifo' completely with a factor of 16 (mac_logger.cpp:47:0)
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 64 in loop 'VITIS_LOOP_28_1'(mac_logger.cpp:28:19) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 64 in loop 'VITIS_LOOP_32_2'(mac_logger.cpp:32:19) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:32:19)
INFO: [HLS 214-115] Multiple burst reads of length 15 and bit width 32 has been inferred on bundle 'fifo_axi_full'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on bundle 'fifo_axi_full'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 64 in loop 'tx_2_log_ddr'(mac_logger.cpp:965:4) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:965:4)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 64 in loop 'tx_2_tap_ddr'(mac_logger.cpp:1024:4) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:1024:4)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.034 seconds; current allocated memory: 133.117 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 133.148 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 143.883 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 147.957 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (mac_logger.cpp:71) in function 'rx_fifo' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'rx_fifo' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'mac_logger' (mac_logger.cpp:1040), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'rx_ringbuffer_header'
	 'rx_fifo'
	 'tx_ddr'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mac_logger.cpp:520:8) to (mac_logger.cpp:540:3) in function 'tx_ddr'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mac_logger.cpp:80:7) to (mac_logger.cpp:91:20) in function 'rx_fifo'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.23 seconds; current allocated memory: 176.922 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'log_header' (mac_logger.cpp:926:16)
INFO: [HLS 200-472] Inferring partial write operation for 'tap_header' (mac_logger.cpp:987:16)
INFO: [HLS 200-472] Inferring partial write operation for 'log_header' (mac_logger.cpp:30:16)
INFO: [HLS 200-472] Inferring partial write operation for 'tap_header' (mac_logger.cpp:34:16)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:50:13)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:51:13)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:52:13)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:66:14)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:67:14)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp_buf' (mac_logger.cpp:75:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:82:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:93:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.621 seconds; current allocated memory: 335.633 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mac_logger' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.559 seconds; current allocated memory: 340.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 341.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 343.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 343.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_32_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 343.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 343.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_ringbuffer_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 343.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 343.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_VITIS_LOOP_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_71_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 344.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 344.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_VITIS_LOOP_91_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_91_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 344.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 344.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_rx_macfifo_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'rx_macfifo_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = 17, Final II = 16, Depth = 16, loop 'rx_macfifo_data'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 345.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 345.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 345.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 345.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 346.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.378 seconds; current allocated memory: 347.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_VITIS_LOOP_924_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_924_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_924_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 347.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 347.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_tx_2_log_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tx_2_log_ddr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'tx_2_log_ddr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 347.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.068 seconds; current allocated memory: 347.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_VITIS_LOOP_985_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_985_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_985_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 348.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 348.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_tx_2_tap_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tx_2_tap_ddr'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'tx_2_tap_ddr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 348.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 348.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.599 seconds; current allocated memory: 369.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.348 seconds; current allocated memory: 385.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mac_logger' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.916 seconds; current allocated memory: 385.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.478 seconds; current allocated memory: 385.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.132 seconds; current allocated memory: 385.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1' pipeline 'VITIS_LOOP_28_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.431 seconds; current allocated memory: 385.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2' pipeline 'VITIS_LOOP_32_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.349 seconds; current allocated memory: 385.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_ringbuffer_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_ringbuffer_header'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 385.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_VITIS_LOOP_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_fifo_Pipeline_VITIS_LOOP_71_1' pipeline 'VITIS_LOOP_71_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_VITIS_LOOP_71_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 385.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_VITIS_LOOP_91_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_fifo_Pipeline_VITIS_LOOP_91_2' pipeline 'VITIS_LOOP_91_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_VITIS_LOOP_91_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 385.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_rx_macfifo_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_rx_macfifo_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 386.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_fifo_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.635 seconds; current allocated memory: 388.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo'.
INFO: [RTMG 210-278] Implementing memory 'mac_logger_rx_fifo_tmp_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.335 seconds; current allocated memory: 391.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_VITIS_LOOP_924_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_VITIS_LOOP_924_1' pipeline 'VITIS_LOOP_924_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_VITIS_LOOP_924_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.713 seconds; current allocated memory: 394.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_tx_2_log_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_tx_2_log_ddr' pipeline 'tx_2_log_ddr' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_tx_2_log_ddr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.417 seconds; current allocated memory: 394.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_VITIS_LOOP_985_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_VITIS_LOOP_985_2' pipeline 'VITIS_LOOP_985_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_VITIS_LOOP_985_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 395.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_tx_2_tap_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_tx_2_tap_ddr' pipeline 'tx_2_tap_ddr' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_tx_2_tap_ddr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.417 seconds; current allocated memory: 396.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'counter_vlan100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan127' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan128' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan129' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_droped' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'last_log_tx_index' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'last_tap_tx_index' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr'.
INFO: [RTMG 210-278] Implementing memory 'mac_logger_tx_ddr_log_header_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.586 seconds; current allocated memory: 416.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mac_logger' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/mac_fifo' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/ps' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/fifo_axi_full' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/fifo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/driver' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/status' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/writeStatus' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/timestamp' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/logger_vlan_enable_mask' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan100_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan101_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan102_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan103_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan104_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan105_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan106_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan107_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan108_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan109_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan110_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan111_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan112_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan113_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan114_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan115_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan116_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan117_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan118_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan119_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan120_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan121_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan122_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan123_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan124_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan125_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan126_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan127_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan128_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan129_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/droped' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/multicast_recv_enable' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_filter_enable' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan100_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan100_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan101_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan101_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan102_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan102_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan103_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan103_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan104_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan104_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan105_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan105_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan106_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan106_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan107_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan107_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan108_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan108_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan109_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan109_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan110_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan110_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan111_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan111_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan112_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan112_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan113_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan113_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan114_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan114_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan115_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan115_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan116_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan116_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan117_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan117_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan118_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan118_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan119_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan119_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan120_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan120_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan121_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan121_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan122_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan122_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan123_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan123_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan124_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan124_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan125_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan125_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan126_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan126_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan127_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan127_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan128_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan128_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan129_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan129_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/log_all_mask' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/fifo_axi_full_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mac_logger' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'fifo', 'fifo_axi_full_offset', 'ddr', 'driver', 'status', 'writeStatus', 'logger_vlan_enable_mask', 'vlan100_received', 'vlan101_received', 'vlan102_received', 'vlan103_received', 'vlan104_received', 'vlan105_received', 'vlan106_received', 'vlan107_received', 'vlan108_received', 'vlan109_received', 'vlan110_received', 'vlan111_received', 'vlan112_received', 'vlan113_received', 'vlan114_received', 'vlan115_received', 'vlan116_received', 'vlan117_received', 'vlan118_received', 'vlan119_received', 'vlan120_received', 'vlan121_received', 'vlan122_received', 'vlan123_received', 'vlan124_received', 'vlan125_received', 'vlan126_received', 'vlan127_received', 'vlan128_received', 'vlan129_received', 'droped', 'multicast_recv_enable', 'unicast_filter_enable', 'unicast_vlan100_macaddr_lsb', 'unicast_vlan100_macaddr_msb', 'unicast_vlan101_macaddr_lsb', 'unicast_vlan101_macaddr_msb', 'unicast_vlan102_macaddr_lsb', 'unicast_vlan102_macaddr_msb', 'unicast_vlan103_macaddr_lsb', 'unicast_vlan103_macaddr_msb', 'unicast_vlan104_macaddr_lsb', 'unicast_vlan104_macaddr_msb', 'unicast_vlan105_macaddr_lsb', 'unicast_vlan105_macaddr_msb', 'unicast_vlan106_macaddr_lsb', 'unicast_vlan106_macaddr_msb', 'unicast_vlan107_macaddr_lsb', 'unicast_vlan107_macaddr_msb', 'unicast_vlan108_macaddr_lsb', 'unicast_vlan108_macaddr_msb', 'unicast_vlan109_macaddr_lsb', 'unicast_vlan109_macaddr_msb', 'unicast_vlan110_macaddr_lsb', 'unicast_vlan110_macaddr_msb', 'unicast_vlan111_macaddr_lsb', 'unicast_vlan111_macaddr_msb', 'unicast_vlan112_macaddr_lsb', 'unicast_vlan112_macaddr_msb', 'unicast_vlan113_macaddr_lsb', 'unicast_vlan113_macaddr_msb', 'unicast_vlan114_macaddr_lsb', 'unicast_vlan114_macaddr_msb', 'unicast_vlan115_macaddr_lsb', 'unicast_vlan115_macaddr_msb', 'unicast_vlan116_macaddr_lsb', 'unicast_vlan116_macaddr_msb', 'unicast_vlan117_macaddr_lsb', 'unicast_vlan117_macaddr_msb', 'unicast_vlan118_macaddr_lsb', 'unicast_vlan118_macaddr_msb', 'unicast_vlan119_macaddr_lsb', 'unicast_vlan119_macaddr_msb', 'unicast_vlan120_macaddr_lsb', 'unicast_vlan120_macaddr_msb', 'unicast_vlan121_macaddr_lsb', 'unicast_vlan121_macaddr_msb', 'unicast_vlan122_macaddr_lsb', 'unicast_vlan122_macaddr_msb', 'unicast_vlan123_macaddr_lsb', 'unicast_vlan123_macaddr_msb', 'unicast_vlan124_macaddr_lsb', 'unicast_vlan124_macaddr_msb', 'unicast_vlan125_macaddr_lsb', 'unicast_vlan125_macaddr_msb', 'unicast_vlan126_macaddr_lsb', 'unicast_vlan126_macaddr_msb', 'unicast_vlan127_macaddr_lsb', 'unicast_vlan127_macaddr_msb', 'unicast_vlan128_macaddr_lsb', 'unicast_vlan128_macaddr_msb', 'unicast_vlan129_macaddr_lsb', 'unicast_vlan129_macaddr_msb', 'log_all_mask' to AXI-Lite port axilites.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mac_logger'.
INFO: [HLS 200-740] Implementing PIPO mac_logger_data_buf_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'mac_logger_data_buf_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO mac_logger_log_header_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'mac_logger_log_header_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'logger_vlan_enable_mask_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'multicast_recv_enable_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_filter_enable_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan100_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan100_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan101_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan101_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan102_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan102_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan103_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan103_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan104_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan104_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan105_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan105_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan106_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan106_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan107_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan107_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan108_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan108_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan109_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan109_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan110_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan110_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan111_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan111_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan112_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan112_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan113_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan113_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan114_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan114_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan115_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan115_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan116_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan116_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan117_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan117_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan118_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan118_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan119_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan119_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan120_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan120_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan121_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan121_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan122_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan122_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan123_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan123_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan124_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan124_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan125_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan125_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan126_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan126_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan127_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan127_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan128_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan128_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan129_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan129_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'log_all_mask_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ddr_c_channel_U(mac_logger_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'driver_c_channel_U(mac_logger_fifo_w64_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 7.266 seconds; current allocated memory: 444.359 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.098 seconds; current allocated memory: 453.152 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 26 seconds. CPU system time: 1 seconds. Elapsed time: 27.232 seconds; current allocated memory: 469.871 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mac_logger.
INFO: [VLOG 209-307] Generating Verilog RTL for mac_logger.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 55 seconds. CPU system time: 3 seconds. Elapsed time: 89.242 seconds; current allocated memory: 341.465 MB.
INFO: [HLS 200-112] Total CPU user time: 57 seconds. Total CPU system time: 4 seconds. Total elapsed time: 104.727 seconds; peak allocated memory: 469.918 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.078 seconds; current allocated memory: 127.867 MB.
INFO: [HLS 200-10] Analyzing design file 'recv_mac_msg.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mac_logger_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mac_logger.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 19.761 seconds; current allocated memory: 131.258 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 64 in loop 'VITIS_LOOP_28_1'(mac_logger.cpp:28:19) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 64 in loop 'VITIS_LOOP_32_2'(mac_logger.cpp:32:19) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:32:19)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'anonymous'(mac_logger.cpp:103:2) has been inferred on bundle 'fifo_axi_full'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:103:2)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on bundle 'fifo_axi_full'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 64 in loop 'tx_2_log_ddr'(mac_logger.cpp:965:4) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:965:4)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 64 in loop 'tx_2_tap_ddr'(mac_logger.cpp:1024:4) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:1024:4)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.977 seconds; current allocated memory: 132.121 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 132.121 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 142.453 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 146.520 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (mac_logger.cpp:71) in function 'rx_fifo' automatically.
INFO: [XFORM 203-510] Pipelining loop 'rx_macfifo_data' (mac_logger.cpp:100) in function 'rx_fifo' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'rx_fifo' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'rx_macfifo_data' (mac_logger.cpp:100) in function 'rx_fifo' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' in function 'rx_fifo' completely with a factor of 16.
INFO: [XFORM 203-712] Applying dataflow to function 'mac_logger' (mac_logger.cpp:1040), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'rx_ringbuffer_header'
	 'rx_fifo'
	 'tx_ddr'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mac_logger.cpp:520:8) to (mac_logger.cpp:540:3) in function 'tx_ddr'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mac_logger.cpp:80:7) to (mac_logger.cpp:91:20) in function 'rx_fifo'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.204 seconds; current allocated memory: 176.539 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'log_header' (mac_logger.cpp:926:16)
INFO: [HLS 200-472] Inferring partial write operation for 'tap_header' (mac_logger.cpp:987:16)
INFO: [HLS 200-472] Inferring partial write operation for 'log_header' (mac_logger.cpp:30:16)
INFO: [HLS 200-472] Inferring partial write operation for 'tap_header' (mac_logger.cpp:34:16)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:50:13)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:51:13)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:52:13)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:66:14)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:67:14)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp_buf' (mac_logger.cpp:75:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:82:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:93:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.746 seconds; current allocated memory: 334.383 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mac_logger' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.561 seconds; current allocated memory: 338.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 340.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 341.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 341.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_32_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 342.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 342.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_ringbuffer_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 342.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 342.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_VITIS_LOOP_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_71_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 342.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 342.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_VITIS_LOOP_91_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_91_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 342.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 343.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_rx_macfifo_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'rx_macfifo_data'.
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 25, loop 'rx_macfifo_data'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 344.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 344.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 344.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 344.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 345.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 345.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_VITIS_LOOP_924_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_924_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_924_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 345.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 345.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_tx_2_log_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tx_2_log_ddr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'tx_2_log_ddr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 345.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.061 seconds; current allocated memory: 345.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_VITIS_LOOP_985_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_985_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_985_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 345.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 345.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_tx_2_tap_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tx_2_tap_ddr'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'tx_2_tap_ddr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 346.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 346.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.53 seconds; current allocated memory: 367.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.332 seconds; current allocated memory: 382.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mac_logger' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.971 seconds; current allocated memory: 382.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.454 seconds; current allocated memory: 382.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.093 seconds; current allocated memory: 382.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1' pipeline 'VITIS_LOOP_28_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.407 seconds; current allocated memory: 382.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2' pipeline 'VITIS_LOOP_32_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.424 seconds; current allocated memory: 382.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_ringbuffer_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_ringbuffer_header'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.331 seconds; current allocated memory: 382.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_VITIS_LOOP_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_fifo_Pipeline_VITIS_LOOP_71_1' pipeline 'VITIS_LOOP_71_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_VITIS_LOOP_71_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 383.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_VITIS_LOOP_91_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_fifo_Pipeline_VITIS_LOOP_91_2' pipeline 'VITIS_LOOP_91_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_VITIS_LOOP_91_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 384.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_rx_macfifo_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_fifo_Pipeline_rx_macfifo_data' pipeline 'rx_macfifo_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_rx_macfifo_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 385.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_fifo_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.653 seconds; current allocated memory: 387.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo'.
INFO: [RTMG 210-278] Implementing memory 'mac_logger_rx_fifo_tmp_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 389.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_VITIS_LOOP_924_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_VITIS_LOOP_924_1' pipeline 'VITIS_LOOP_924_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_VITIS_LOOP_924_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.555 seconds; current allocated memory: 392.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_tx_2_log_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_tx_2_log_ddr' pipeline 'tx_2_log_ddr' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_tx_2_log_ddr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.417 seconds; current allocated memory: 392.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_VITIS_LOOP_985_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_VITIS_LOOP_985_2' pipeline 'VITIS_LOOP_985_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_VITIS_LOOP_985_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 393.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_tx_2_tap_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_tx_2_tap_ddr' pipeline 'tx_2_tap_ddr' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_tx_2_tap_ddr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.432 seconds; current allocated memory: 394.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'counter_vlan100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan127' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan128' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan129' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_droped' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'last_log_tx_index' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'last_tap_tx_index' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr'.
INFO: [RTMG 210-278] Implementing memory 'mac_logger_tx_ddr_log_header_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.351 seconds; current allocated memory: 412.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mac_logger' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/mac_fifo' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/ps' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/fifo_axi_full' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/fifo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/driver' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/status' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/writeStatus' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/timestamp' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/logger_vlan_enable_mask' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan100_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan101_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan102_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan103_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan104_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan105_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan106_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan107_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan108_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan109_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan110_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan111_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan112_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan113_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan114_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan115_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan116_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan117_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan118_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan119_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan120_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan121_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan122_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan123_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan124_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan125_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan126_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan127_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan128_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan129_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/droped' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/multicast_recv_enable' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_filter_enable' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan100_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan100_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan101_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan101_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan102_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan102_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan103_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan103_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan104_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan104_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan105_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan105_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan106_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan106_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan107_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan107_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan108_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan108_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan109_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan109_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan110_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan110_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan111_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan111_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan112_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan112_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan113_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan113_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan114_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan114_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan115_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan115_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan116_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan116_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan117_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan117_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan118_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan118_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan119_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan119_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan120_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan120_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan121_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan121_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan122_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan122_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan123_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan123_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan124_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan124_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan125_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan125_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan126_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan126_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan127_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan127_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan128_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan128_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan129_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan129_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/log_all_mask' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/fifo_axi_full_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mac_logger' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'fifo', 'fifo_axi_full_offset', 'ddr', 'driver', 'status', 'writeStatus', 'logger_vlan_enable_mask', 'vlan100_received', 'vlan101_received', 'vlan102_received', 'vlan103_received', 'vlan104_received', 'vlan105_received', 'vlan106_received', 'vlan107_received', 'vlan108_received', 'vlan109_received', 'vlan110_received', 'vlan111_received', 'vlan112_received', 'vlan113_received', 'vlan114_received', 'vlan115_received', 'vlan116_received', 'vlan117_received', 'vlan118_received', 'vlan119_received', 'vlan120_received', 'vlan121_received', 'vlan122_received', 'vlan123_received', 'vlan124_received', 'vlan125_received', 'vlan126_received', 'vlan127_received', 'vlan128_received', 'vlan129_received', 'droped', 'multicast_recv_enable', 'unicast_filter_enable', 'unicast_vlan100_macaddr_lsb', 'unicast_vlan100_macaddr_msb', 'unicast_vlan101_macaddr_lsb', 'unicast_vlan101_macaddr_msb', 'unicast_vlan102_macaddr_lsb', 'unicast_vlan102_macaddr_msb', 'unicast_vlan103_macaddr_lsb', 'unicast_vlan103_macaddr_msb', 'unicast_vlan104_macaddr_lsb', 'unicast_vlan104_macaddr_msb', 'unicast_vlan105_macaddr_lsb', 'unicast_vlan105_macaddr_msb', 'unicast_vlan106_macaddr_lsb', 'unicast_vlan106_macaddr_msb', 'unicast_vlan107_macaddr_lsb', 'unicast_vlan107_macaddr_msb', 'unicast_vlan108_macaddr_lsb', 'unicast_vlan108_macaddr_msb', 'unicast_vlan109_macaddr_lsb', 'unicast_vlan109_macaddr_msb', 'unicast_vlan110_macaddr_lsb', 'unicast_vlan110_macaddr_msb', 'unicast_vlan111_macaddr_lsb', 'unicast_vlan111_macaddr_msb', 'unicast_vlan112_macaddr_lsb', 'unicast_vlan112_macaddr_msb', 'unicast_vlan113_macaddr_lsb', 'unicast_vlan113_macaddr_msb', 'unicast_vlan114_macaddr_lsb', 'unicast_vlan114_macaddr_msb', 'unicast_vlan115_macaddr_lsb', 'unicast_vlan115_macaddr_msb', 'unicast_vlan116_macaddr_lsb', 'unicast_vlan116_macaddr_msb', 'unicast_vlan117_macaddr_lsb', 'unicast_vlan117_macaddr_msb', 'unicast_vlan118_macaddr_lsb', 'unicast_vlan118_macaddr_msb', 'unicast_vlan119_macaddr_lsb', 'unicast_vlan119_macaddr_msb', 'unicast_vlan120_macaddr_lsb', 'unicast_vlan120_macaddr_msb', 'unicast_vlan121_macaddr_lsb', 'unicast_vlan121_macaddr_msb', 'unicast_vlan122_macaddr_lsb', 'unicast_vlan122_macaddr_msb', 'unicast_vlan123_macaddr_lsb', 'unicast_vlan123_macaddr_msb', 'unicast_vlan124_macaddr_lsb', 'unicast_vlan124_macaddr_msb', 'unicast_vlan125_macaddr_lsb', 'unicast_vlan125_macaddr_msb', 'unicast_vlan126_macaddr_lsb', 'unicast_vlan126_macaddr_msb', 'unicast_vlan127_macaddr_lsb', 'unicast_vlan127_macaddr_msb', 'unicast_vlan128_macaddr_lsb', 'unicast_vlan128_macaddr_msb', 'unicast_vlan129_macaddr_lsb', 'unicast_vlan129_macaddr_msb', 'log_all_mask' to AXI-Lite port axilites.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mac_logger'.
INFO: [HLS 200-740] Implementing PIPO mac_logger_data_buf_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'mac_logger_data_buf_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO mac_logger_log_header_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'mac_logger_log_header_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'logger_vlan_enable_mask_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'multicast_recv_enable_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_filter_enable_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan100_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan100_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan101_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan101_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan102_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan102_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan103_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan103_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan104_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan104_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan105_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan105_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan106_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan106_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan107_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan107_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan108_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan108_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan109_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan109_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan110_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan110_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan111_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan111_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan112_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan112_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan113_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan113_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan114_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan114_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan115_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan115_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan116_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan116_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan117_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan117_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan118_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan118_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan119_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan119_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan120_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan120_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan121_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan121_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan122_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan122_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan123_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan123_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan124_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan124_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan125_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan125_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan126_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan126_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan127_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan127_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan128_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan128_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan129_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan129_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'log_all_mask_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ddr_c_channel_U(mac_logger_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'driver_c_channel_U(mac_logger_fifo_w64_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 7.877 seconds; current allocated memory: 441.582 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.211 seconds; current allocated memory: 450.602 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 28 seconds. CPU system time: 0 seconds. Elapsed time: 28.859 seconds; current allocated memory: 467.816 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mac_logger.
INFO: [VLOG 209-307] Generating Verilog RTL for mac_logger.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 56 seconds. CPU system time: 2 seconds. Elapsed time: 91.285 seconds; current allocated memory: 339.965 MB.
INFO: [HLS 200-112] Total CPU user time: 58 seconds. Total CPU system time: 4 seconds. Total elapsed time: 106.525 seconds; peak allocated memory: 467.859 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.136 seconds; current allocated memory: 127.441 MB.
INFO: [HLS 200-10] Analyzing design file 'recv_mac_msg.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mac_logger_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mac_logger.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 20.3 seconds; current allocated memory: 130.672 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 64 in loop 'VITIS_LOOP_28_1'(mac_logger.cpp:28:19) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 64 in loop 'VITIS_LOOP_32_2'(mac_logger.cpp:32:19) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:32:19)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'anonymous'(mac_logger.cpp:103:2) has been inferred on bundle 'fifo_axi_full'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:103:2)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on bundle 'fifo_axi_full'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 64 in loop 'tx_2_log_ddr'(mac_logger.cpp:965:4) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:965:4)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 64 in loop 'tx_2_tap_ddr'(mac_logger.cpp:1024:4) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:1024:4)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.57 seconds; current allocated memory: 131.445 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 131.445 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 142.398 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 146.004 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (mac_logger.cpp:71) in function 'rx_fifo' automatically.
INFO: [XFORM 203-510] Pipelining loop 'rx_macfifo_data' (mac_logger.cpp:100) in function 'rx_fifo' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'rx_fifo' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'rx_macfifo_data' (mac_logger.cpp:100) in function 'rx_fifo' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' in function 'rx_fifo' completely with a factor of 16.
INFO: [XFORM 203-712] Applying dataflow to function 'mac_logger' (mac_logger.cpp:1041), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'rx_ringbuffer_header'
	 'rx_fifo'
	 'tx_ddr'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mac_logger.cpp:520:8) to (mac_logger.cpp:540:3) in function 'tx_ddr'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mac_logger.cpp:80:7) to (mac_logger.cpp:91:20) in function 'rx_fifo'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.293 seconds; current allocated memory: 175.090 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'log_header' (mac_logger.cpp:926:16)
INFO: [HLS 200-472] Inferring partial write operation for 'tap_header' (mac_logger.cpp:987:16)
INFO: [HLS 200-472] Inferring partial write operation for 'log_header' (mac_logger.cpp:30:16)
INFO: [HLS 200-472] Inferring partial write operation for 'tap_header' (mac_logger.cpp:34:16)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:50:13)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:51:13)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:52:13)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:66:14)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:67:14)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp_buf' (mac_logger.cpp:75:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:82:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:93:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.52 seconds; current allocated memory: 333.695 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mac_logger' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.551 seconds; current allocated memory: 338.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 339.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 341.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 341.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_32_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 341.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 341.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_ringbuffer_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 342.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 342.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_VITIS_LOOP_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_71_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 342.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 342.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_VITIS_LOOP_91_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_91_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 342.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 342.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_rx_macfifo_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'rx_macfifo_data'.
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 25, loop 'rx_macfifo_data'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.382 seconds; current allocated memory: 344.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 344.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 344.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 344.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 344.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 344.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_VITIS_LOOP_924_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_924_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_924_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 345.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 345.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_tx_2_log_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tx_2_log_ddr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'tx_2_log_ddr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 345.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 345.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_VITIS_LOOP_985_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_985_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_985_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 345.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 345.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_tx_2_tap_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tx_2_tap_ddr'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'tx_2_tap_ddr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 345.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 345.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.688 seconds; current allocated memory: 366.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.227 seconds; current allocated memory: 382.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mac_logger' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.85 seconds; current allocated memory: 382.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.451 seconds; current allocated memory: 382.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.071 seconds; current allocated memory: 382.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1' pipeline 'VITIS_LOOP_28_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.398 seconds; current allocated memory: 382.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2' pipeline 'VITIS_LOOP_32_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.321 seconds; current allocated memory: 382.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_ringbuffer_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_ringbuffer_header'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 382.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_VITIS_LOOP_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_fifo_Pipeline_VITIS_LOOP_71_1' pipeline 'VITIS_LOOP_71_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_VITIS_LOOP_71_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 382.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_VITIS_LOOP_91_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_fifo_Pipeline_VITIS_LOOP_91_2' pipeline 'VITIS_LOOP_91_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_VITIS_LOOP_91_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 383.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_rx_macfifo_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_fifo_Pipeline_rx_macfifo_data' pipeline 'rx_macfifo_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_rx_macfifo_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 385.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_fifo_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.559 seconds; current allocated memory: 387.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo'.
INFO: [RTMG 210-278] Implementing memory 'mac_logger_rx_fifo_tmp_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 389.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_VITIS_LOOP_924_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_VITIS_LOOP_924_1' pipeline 'VITIS_LOOP_924_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_VITIS_LOOP_924_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.499 seconds; current allocated memory: 391.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_tx_2_log_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_tx_2_log_ddr' pipeline 'tx_2_log_ddr' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_tx_2_log_ddr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.386 seconds; current allocated memory: 392.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_VITIS_LOOP_985_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_VITIS_LOOP_985_2' pipeline 'VITIS_LOOP_985_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_VITIS_LOOP_985_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 392.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_tx_2_tap_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_tx_2_tap_ddr' pipeline 'tx_2_tap_ddr' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_tx_2_tap_ddr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.407 seconds; current allocated memory: 393.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'counter_vlan100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan127' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan128' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan129' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_droped' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'last_log_tx_index' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'last_tap_tx_index' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr'.
INFO: [RTMG 210-278] Implementing memory 'mac_logger_tx_ddr_log_header_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.508 seconds; current allocated memory: 411.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mac_logger' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/mac_fifo' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/ps' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/fifo_axi_full' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/fifo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/driver' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/status' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/writeStatus' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/timestamp' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/logger_vlan_enable_mask' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan100_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan101_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan102_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan103_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan104_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan105_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan106_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan107_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan108_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan109_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan110_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan111_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan112_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan113_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan114_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan115_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan116_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan117_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan118_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan119_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan120_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan121_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan122_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan123_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan124_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan125_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan126_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan127_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan128_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan129_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/droped' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/multicast_recv_enable' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_filter_enable' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan100_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan100_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan101_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan101_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan102_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan102_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan103_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan103_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan104_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan104_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan105_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan105_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan106_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan106_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan107_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan107_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan108_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan108_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan109_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan109_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan110_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan110_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan111_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan111_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan112_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan112_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan113_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan113_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan114_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan114_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan115_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan115_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan116_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan116_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan117_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan117_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan118_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan118_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan119_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan119_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan120_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan120_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan121_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan121_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan122_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan122_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan123_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan123_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan124_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan124_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan125_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan125_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan126_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan126_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan127_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan127_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan128_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan128_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan129_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan129_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/log_all_mask' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/fifo_axi_full_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mac_logger' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'fifo', 'fifo_axi_full_offset', 'ddr', 'driver', 'status', 'writeStatus', 'logger_vlan_enable_mask', 'vlan100_received', 'vlan101_received', 'vlan102_received', 'vlan103_received', 'vlan104_received', 'vlan105_received', 'vlan106_received', 'vlan107_received', 'vlan108_received', 'vlan109_received', 'vlan110_received', 'vlan111_received', 'vlan112_received', 'vlan113_received', 'vlan114_received', 'vlan115_received', 'vlan116_received', 'vlan117_received', 'vlan118_received', 'vlan119_received', 'vlan120_received', 'vlan121_received', 'vlan122_received', 'vlan123_received', 'vlan124_received', 'vlan125_received', 'vlan126_received', 'vlan127_received', 'vlan128_received', 'vlan129_received', 'droped', 'multicast_recv_enable', 'unicast_filter_enable', 'unicast_vlan100_macaddr_lsb', 'unicast_vlan100_macaddr_msb', 'unicast_vlan101_macaddr_lsb', 'unicast_vlan101_macaddr_msb', 'unicast_vlan102_macaddr_lsb', 'unicast_vlan102_macaddr_msb', 'unicast_vlan103_macaddr_lsb', 'unicast_vlan103_macaddr_msb', 'unicast_vlan104_macaddr_lsb', 'unicast_vlan104_macaddr_msb', 'unicast_vlan105_macaddr_lsb', 'unicast_vlan105_macaddr_msb', 'unicast_vlan106_macaddr_lsb', 'unicast_vlan106_macaddr_msb', 'unicast_vlan107_macaddr_lsb', 'unicast_vlan107_macaddr_msb', 'unicast_vlan108_macaddr_lsb', 'unicast_vlan108_macaddr_msb', 'unicast_vlan109_macaddr_lsb', 'unicast_vlan109_macaddr_msb', 'unicast_vlan110_macaddr_lsb', 'unicast_vlan110_macaddr_msb', 'unicast_vlan111_macaddr_lsb', 'unicast_vlan111_macaddr_msb', 'unicast_vlan112_macaddr_lsb', 'unicast_vlan112_macaddr_msb', 'unicast_vlan113_macaddr_lsb', 'unicast_vlan113_macaddr_msb', 'unicast_vlan114_macaddr_lsb', 'unicast_vlan114_macaddr_msb', 'unicast_vlan115_macaddr_lsb', 'unicast_vlan115_macaddr_msb', 'unicast_vlan116_macaddr_lsb', 'unicast_vlan116_macaddr_msb', 'unicast_vlan117_macaddr_lsb', 'unicast_vlan117_macaddr_msb', 'unicast_vlan118_macaddr_lsb', 'unicast_vlan118_macaddr_msb', 'unicast_vlan119_macaddr_lsb', 'unicast_vlan119_macaddr_msb', 'unicast_vlan120_macaddr_lsb', 'unicast_vlan120_macaddr_msb', 'unicast_vlan121_macaddr_lsb', 'unicast_vlan121_macaddr_msb', 'unicast_vlan122_macaddr_lsb', 'unicast_vlan122_macaddr_msb', 'unicast_vlan123_macaddr_lsb', 'unicast_vlan123_macaddr_msb', 'unicast_vlan124_macaddr_lsb', 'unicast_vlan124_macaddr_msb', 'unicast_vlan125_macaddr_lsb', 'unicast_vlan125_macaddr_msb', 'unicast_vlan126_macaddr_lsb', 'unicast_vlan126_macaddr_msb', 'unicast_vlan127_macaddr_lsb', 'unicast_vlan127_macaddr_msb', 'unicast_vlan128_macaddr_lsb', 'unicast_vlan128_macaddr_msb', 'unicast_vlan129_macaddr_lsb', 'unicast_vlan129_macaddr_msb', 'log_all_mask' to AXI-Lite port axilites.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mac_logger'.
INFO: [HLS 200-740] Implementing PIPO mac_logger_data_buf_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'mac_logger_data_buf_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO mac_logger_log_header_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'mac_logger_log_header_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'logger_vlan_enable_mask_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'multicast_recv_enable_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_filter_enable_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan100_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan100_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan101_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan101_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan102_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan102_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan103_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan103_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan104_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan104_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan105_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan105_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan106_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan106_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan107_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan107_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan108_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan108_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan109_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan109_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan110_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan110_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan111_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan111_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan112_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan112_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan113_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan113_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan114_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan114_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan115_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan115_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan116_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan116_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan117_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan117_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan118_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan118_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan119_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan119_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan120_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan120_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan121_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan121_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan122_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan122_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan123_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan123_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan124_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan124_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan125_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan125_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan126_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan126_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan127_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan127_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan128_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan128_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan129_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan129_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'log_all_mask_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ddr_c_channel_U(mac_logger_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'driver_c_channel_U(mac_logger_fifo_w64_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 7.328 seconds; current allocated memory: 440.652 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.034 seconds; current allocated memory: 449.766 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 26 seconds. CPU system time: 0 seconds. Elapsed time: 26.65 seconds; current allocated memory: 466.516 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mac_logger.
INFO: [VLOG 209-307] Generating Verilog RTL for mac_logger.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 53 seconds. CPU system time: 2 seconds. Elapsed time: 89.085 seconds; current allocated memory: 339.086 MB.
INFO: [HLS 200-112] Total CPU user time: 55 seconds. Total CPU system time: 3 seconds. Total elapsed time: 104.52 seconds; peak allocated memory: 466.559 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file maclogger/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 28 seconds. CPU system time: 0 seconds. Elapsed time: 47.225 seconds; current allocated memory: 17.828 MB.
INFO: [HLS 200-112] Total CPU user time: 30 seconds. Total CPU system time: 1 seconds. Total elapsed time: 60.068 seconds; peak allocated memory: 138.984 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.068 seconds; current allocated memory: 119.867 MB.
INFO: [HLS 200-10] Analyzing design file 'recv_mac_msg.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mac_logger_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mac_logger.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 19.653 seconds; current allocated memory: 123.961 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 64 in loop 'VITIS_LOOP_28_1'(mac_logger.cpp:28:19) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 64 in loop 'VITIS_LOOP_32_2'(mac_logger.cpp:32:19) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:32:19)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'anonymous'(mac_logger.cpp:103:2) has been inferred on bundle 'fifo_axi_full'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:103:2)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on bundle 'fifo_axi_full'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 64 in loop 'tx_2_log_ddr'(mac_logger.cpp:965:4) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:965:4)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 64 in loop 'tx_2_tap_ddr'(mac_logger.cpp:1024:4) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:1024:4)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.72 seconds; current allocated memory: 124.840 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 124.840 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 136.027 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 139.762 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (mac_logger.cpp:71) in function 'rx_fifo' automatically.
INFO: [XFORM 203-510] Pipelining loop 'rx_macfifo_data' (mac_logger.cpp:100) in function 'rx_fifo' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'rx_fifo' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mac_logger' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'rx_macfifo_data' (mac_logger.cpp:100) in function 'rx_fifo' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' in function 'rx_fifo' completely with a factor of 16.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' to a process function for dataflow in function 'mac_logger'.
ERROR: [HLS 200-979] Variable 'data_buf' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Variable 'data_buf' has write operations in process function 'Loop_1_proc'.
INFO: [HLS 200-992] Variable 'data_buf' has write operations in process function 'rx_fifo' (mac_logger.cpp:48:2) (around mac_logger.cpp:1284).
ERROR: [HLS 200-779] Non-shared array 'data_buf' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Variable 'data_buf' has write operations in process function 'Loop_1_proc'.
INFO: [HLS 200-992] Variable 'data_buf' has write operations in process function 'rx_fifo' (mac_logger.cpp:48:2) (around mac_logger.cpp:1284).
INFO: [HLS 200-992] Variable 'data_buf' has read operations in process function 'tx_ddr' (mac_logger.cpp:252:4) (around mac_logger.cpp:1287).
ERROR: [HLS 200-1715] Encountered problem during source synthesis
ERROR: [HLS 200-70] Pre-synthesis failed.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 29.791 seconds; current allocated memory: 29.988 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 42.528 seconds; peak allocated memory: 149.887 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.112 seconds; current allocated memory: 130.859 MB.
INFO: [HLS 200-10] Analyzing design file 'mac_logger.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mac_logger_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'recv_mac_msg.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 20.828 seconds; current allocated memory: 134.332 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 64 in loop 'VITIS_LOOP_28_1'(mac_logger.cpp:28:19) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 64 in loop 'VITIS_LOOP_32_2'(mac_logger.cpp:32:19) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:32:19)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'anonymous'(mac_logger.cpp:103:2) has been inferred on bundle 'fifo_axi_full'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:103:2)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on bundle 'fifo_axi_full'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 64 in loop 'tx_2_log_ddr'(mac_logger.cpp:965:4) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:965:4)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 64 in loop 'tx_2_tap_ddr'(mac_logger.cpp:1025:4) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:1025:4)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 13.166 seconds; current allocated memory: 135.293 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 135.293 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.612 seconds; current allocated memory: 146.008 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 150.031 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (mac_logger.cpp:71) in function 'rx_fifo' automatically.
INFO: [XFORM 203-510] Pipelining loop 'rx_macfifo_data' (mac_logger.cpp:100) in function 'rx_fifo' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'rx_fifo' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'rx_macfifo_data' (mac_logger.cpp:100) in function 'rx_fifo' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' in function 'rx_fifo' completely with a factor of 16.
INFO: [XFORM 203-712] Applying dataflow to function 'mac_logger' (mac_logger.cpp:1042), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'rx_ringbuffer_header'
	 'rx_fifo'
	 'tx_ddr'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mac_logger.cpp:520:8) to (mac_logger.cpp:540:3) in function 'tx_ddr'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mac_logger.cpp:80:7) to (mac_logger.cpp:91:20) in function 'rx_fifo'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.336 seconds; current allocated memory: 179.148 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'log_header' (mac_logger.cpp:926:16)
INFO: [HLS 200-472] Inferring partial write operation for 'tap_header' (mac_logger.cpp:988:16)
INFO: [HLS 200-472] Inferring partial write operation for 'log_header' (mac_logger.cpp:30:16)
INFO: [HLS 200-472] Inferring partial write operation for 'tap_header' (mac_logger.cpp:34:16)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:50:13)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:51:13)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:52:13)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:66:14)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:67:14)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp_buf' (mac_logger.cpp:75:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:82:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:93:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.518 seconds; current allocated memory: 337.445 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mac_logger' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.746 seconds; current allocated memory: 342.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 343.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 345.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 345.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_32_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.085 seconds; current allocated memory: 345.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 345.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_ringbuffer_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 345.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 345.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_VITIS_LOOP_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_71_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 345.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 346.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_VITIS_LOOP_91_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_91_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 346.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 346.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_rx_macfifo_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'rx_macfifo_data'.
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 25, loop 'rx_macfifo_data'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.524 seconds; current allocated memory: 347.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.312 seconds; current allocated memory: 347.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 348.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 348.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 348.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 348.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_VITIS_LOOP_924_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_924_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_924_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 349.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 349.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_tx_2_log_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tx_2_log_ddr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'tx_2_log_ddr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 349.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 349.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_VITIS_LOOP_986_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_986_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_986_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 349.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 349.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_tx_2_tap_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tx_2_tap_ddr'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'tx_2_tap_ddr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 349.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 349.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.538 seconds; current allocated memory: 369.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.32 seconds; current allocated memory: 385.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mac_logger' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.831 seconds; current allocated memory: 385.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 385.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.194 seconds; current allocated memory: 385.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1' pipeline 'VITIS_LOOP_28_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.494 seconds; current allocated memory: 385.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2' pipeline 'VITIS_LOOP_32_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.515 seconds; current allocated memory: 385.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_ringbuffer_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_ringbuffer_header'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 385.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_VITIS_LOOP_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_fifo_Pipeline_VITIS_LOOP_71_1' pipeline 'VITIS_LOOP_71_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_VITIS_LOOP_71_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 386.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_VITIS_LOOP_91_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_fifo_Pipeline_VITIS_LOOP_91_2' pipeline 'VITIS_LOOP_91_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_VITIS_LOOP_91_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 387.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_rx_macfifo_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_fifo_Pipeline_rx_macfifo_data' pipeline 'rx_macfifo_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_rx_macfifo_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 389.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_fifo_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.553 seconds; current allocated memory: 390.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo'.
INFO: [RTMG 210-278] Implementing memory 'mac_logger_rx_fifo_tmp_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 392.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_VITIS_LOOP_924_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_VITIS_LOOP_924_1' pipeline 'VITIS_LOOP_924_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_VITIS_LOOP_924_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.449 seconds; current allocated memory: 395.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_tx_2_log_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_tx_2_log_ddr' pipeline 'tx_2_log_ddr' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_tx_2_log_ddr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.329 seconds; current allocated memory: 395.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_VITIS_LOOP_986_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_VITIS_LOOP_986_2' pipeline 'VITIS_LOOP_986_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_VITIS_LOOP_986_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 396.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_tx_2_tap_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_tx_2_tap_ddr' pipeline 'tx_2_tap_ddr' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_tx_2_tap_ddr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.337 seconds; current allocated memory: 397.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'counter_vlan100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan127' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan128' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan129' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_droped' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'last_log_tx_index' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'last_tap_tx_index' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr'.
INFO: [RTMG 210-278] Implementing memory 'mac_logger_tx_ddr_log_header_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.123 seconds; current allocated memory: 415.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mac_logger' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/mac_fifo' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/ps' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/fifo_axi_full' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/fifo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/driver' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/status' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/writeStatus' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/timestamp' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/logger_vlan_enable_mask' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan100_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan101_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan102_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan103_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan104_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan105_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan106_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan107_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan108_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan109_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan110_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan111_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan112_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan113_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan114_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan115_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan116_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan117_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan118_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan119_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan120_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan121_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan122_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan123_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan124_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan125_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan126_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan127_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan128_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan129_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/droped' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/multicast_recv_enable' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_filter_enable' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan100_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan100_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan101_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan101_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan102_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan102_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan103_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan103_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan104_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan104_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan105_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan105_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan106_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan106_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan107_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan107_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan108_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan108_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan109_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan109_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan110_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan110_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan111_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan111_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan112_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan112_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan113_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan113_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan114_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan114_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan115_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan115_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan116_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan116_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan117_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan117_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan118_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan118_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan119_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan119_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan120_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan120_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan121_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan121_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan122_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan122_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan123_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan123_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan124_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan124_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan125_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan125_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan126_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan126_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan127_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan127_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan128_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan128_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan129_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan129_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/log_all_mask' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/fifo_axi_full_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mac_logger' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'fifo', 'fifo_axi_full_offset', 'ddr', 'driver', 'status', 'writeStatus', 'logger_vlan_enable_mask', 'vlan100_received', 'vlan101_received', 'vlan102_received', 'vlan103_received', 'vlan104_received', 'vlan105_received', 'vlan106_received', 'vlan107_received', 'vlan108_received', 'vlan109_received', 'vlan110_received', 'vlan111_received', 'vlan112_received', 'vlan113_received', 'vlan114_received', 'vlan115_received', 'vlan116_received', 'vlan117_received', 'vlan118_received', 'vlan119_received', 'vlan120_received', 'vlan121_received', 'vlan122_received', 'vlan123_received', 'vlan124_received', 'vlan125_received', 'vlan126_received', 'vlan127_received', 'vlan128_received', 'vlan129_received', 'droped', 'multicast_recv_enable', 'unicast_filter_enable', 'unicast_vlan100_macaddr_lsb', 'unicast_vlan100_macaddr_msb', 'unicast_vlan101_macaddr_lsb', 'unicast_vlan101_macaddr_msb', 'unicast_vlan102_macaddr_lsb', 'unicast_vlan102_macaddr_msb', 'unicast_vlan103_macaddr_lsb', 'unicast_vlan103_macaddr_msb', 'unicast_vlan104_macaddr_lsb', 'unicast_vlan104_macaddr_msb', 'unicast_vlan105_macaddr_lsb', 'unicast_vlan105_macaddr_msb', 'unicast_vlan106_macaddr_lsb', 'unicast_vlan106_macaddr_msb', 'unicast_vlan107_macaddr_lsb', 'unicast_vlan107_macaddr_msb', 'unicast_vlan108_macaddr_lsb', 'unicast_vlan108_macaddr_msb', 'unicast_vlan109_macaddr_lsb', 'unicast_vlan109_macaddr_msb', 'unicast_vlan110_macaddr_lsb', 'unicast_vlan110_macaddr_msb', 'unicast_vlan111_macaddr_lsb', 'unicast_vlan111_macaddr_msb', 'unicast_vlan112_macaddr_lsb', 'unicast_vlan112_macaddr_msb', 'unicast_vlan113_macaddr_lsb', 'unicast_vlan113_macaddr_msb', 'unicast_vlan114_macaddr_lsb', 'unicast_vlan114_macaddr_msb', 'unicast_vlan115_macaddr_lsb', 'unicast_vlan115_macaddr_msb', 'unicast_vlan116_macaddr_lsb', 'unicast_vlan116_macaddr_msb', 'unicast_vlan117_macaddr_lsb', 'unicast_vlan117_macaddr_msb', 'unicast_vlan118_macaddr_lsb', 'unicast_vlan118_macaddr_msb', 'unicast_vlan119_macaddr_lsb', 'unicast_vlan119_macaddr_msb', 'unicast_vlan120_macaddr_lsb', 'unicast_vlan120_macaddr_msb', 'unicast_vlan121_macaddr_lsb', 'unicast_vlan121_macaddr_msb', 'unicast_vlan122_macaddr_lsb', 'unicast_vlan122_macaddr_msb', 'unicast_vlan123_macaddr_lsb', 'unicast_vlan123_macaddr_msb', 'unicast_vlan124_macaddr_lsb', 'unicast_vlan124_macaddr_msb', 'unicast_vlan125_macaddr_lsb', 'unicast_vlan125_macaddr_msb', 'unicast_vlan126_macaddr_lsb', 'unicast_vlan126_macaddr_msb', 'unicast_vlan127_macaddr_lsb', 'unicast_vlan127_macaddr_msb', 'unicast_vlan128_macaddr_lsb', 'unicast_vlan128_macaddr_msb', 'unicast_vlan129_macaddr_lsb', 'unicast_vlan129_macaddr_msb', 'log_all_mask' to AXI-Lite port axilites.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mac_logger'.
INFO: [HLS 200-740] Implementing PIPO mac_logger_data_buf_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'mac_logger_data_buf_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO mac_logger_log_header_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'mac_logger_log_header_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'logger_vlan_enable_mask_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'multicast_recv_enable_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_filter_enable_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan100_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan100_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan101_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan101_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan102_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan102_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan103_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan103_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan104_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan104_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan105_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan105_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan106_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan106_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan107_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan107_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan108_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan108_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan109_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan109_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan110_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan110_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan111_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan111_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan112_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan112_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan113_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan113_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan114_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan114_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan115_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan115_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan116_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan116_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan117_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan117_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan118_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan118_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan119_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan119_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan120_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan120_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan121_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan121_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan122_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan122_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan123_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan123_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan124_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan124_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan125_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan125_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan126_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan126_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan127_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan127_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan128_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan128_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan129_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan129_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'log_all_mask_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ddr_c_channel_U(mac_logger_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'driver_c_channel_U(mac_logger_fifo_w64_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 6.884 seconds; current allocated memory: 444.320 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.924 seconds; current allocated memory: 453.336 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 26 seconds. CPU system time: 0 seconds. Elapsed time: 27.483 seconds; current allocated memory: 470.172 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mac_logger.
INFO: [VLOG 209-307] Generating Verilog RTL for mac_logger.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 53 seconds. CPU system time: 2 seconds. Elapsed time: 94.068 seconds; current allocated memory: 339.348 MB.
INFO: [HLS 200-112] Total CPU user time: 55 seconds. Total CPU system time: 4 seconds. Total elapsed time: 109.826 seconds; peak allocated memory: 470.223 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file maclogger/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 27 seconds. CPU system time: 0 seconds. Elapsed time: 62.54 seconds; current allocated memory: 18.242 MB.
INFO: [HLS 200-112] Total CPU user time: 29 seconds. Total CPU system time: 1 seconds. Total elapsed time: 77.955 seconds; peak allocated memory: 151.348 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.102 seconds; current allocated memory: 133.270 MB.
INFO: [HLS 200-10] Analyzing design file 'mac_logger.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mac_logger_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'recv_mac_msg.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 19.137 seconds; current allocated memory: 136.918 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 64 in loop 'VITIS_LOOP_28_1'(mac_logger.cpp:28:19) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 64 in loop 'VITIS_LOOP_32_2'(mac_logger.cpp:32:19) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:32:19)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'anonymous'(mac_logger.cpp:103:2) has been inferred on bundle 'fifo_axi_full'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:103:2)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on bundle 'fifo_axi_full'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 64 in loop 'tx_2_log_ddr'(mac_logger.cpp:965:4) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:965:4)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 64 in loop 'tx_2_tap_ddr'(mac_logger.cpp:1025:4) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:1025:4)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.338 seconds; current allocated memory: 137.957 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 137.977 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 148.691 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 152.707 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (mac_logger.cpp:71) in function 'rx_fifo' automatically.
INFO: [XFORM 203-510] Pipelining loop 'rx_macfifo_data' (mac_logger.cpp:100) in function 'rx_fifo' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'rx_fifo' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'rx_macfifo_data' (mac_logger.cpp:100) in function 'rx_fifo' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' in function 'rx_fifo' completely with a factor of 16.
INFO: [XFORM 203-712] Applying dataflow to function 'mac_logger' (mac_logger.cpp:1042), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'rx_ringbuffer_header'
	 'rx_fifo'
	 'tx_ddr'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mac_logger.cpp:520:8) to (mac_logger.cpp:540:3) in function 'tx_ddr'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mac_logger.cpp:80:7) to (mac_logger.cpp:91:20) in function 'rx_fifo'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.168 seconds; current allocated memory: 182.457 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'log_header' (mac_logger.cpp:926:16)
INFO: [HLS 200-472] Inferring partial write operation for 'tap_header' (mac_logger.cpp:988:16)
INFO: [HLS 200-472] Inferring partial write operation for 'log_header' (mac_logger.cpp:30:16)
INFO: [HLS 200-472] Inferring partial write operation for 'tap_header' (mac_logger.cpp:34:16)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:50:13)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:51:13)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:52:13)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:66:14)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:67:14)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp_buf' (mac_logger.cpp:75:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:82:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:93:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.429 seconds; current allocated memory: 340.660 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mac_logger' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.533 seconds; current allocated memory: 345.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 346.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 348.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 348.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_32_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 348.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 348.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_ringbuffer_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 348.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 348.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_VITIS_LOOP_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_71_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 349.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 349.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_VITIS_LOOP_91_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_91_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 349.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 349.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_rx_macfifo_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'rx_macfifo_data'.
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 25, loop 'rx_macfifo_data'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.332 seconds; current allocated memory: 350.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 350.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 351.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 351.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.175 seconds; current allocated memory: 351.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 351.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_VITIS_LOOP_924_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_924_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_924_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 352.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 352.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_tx_2_log_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tx_2_log_ddr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'tx_2_log_ddr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 352.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 352.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_VITIS_LOOP_986_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_986_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_986_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 352.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 352.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_tx_2_tap_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tx_2_tap_ddr'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'tx_2_tap_ddr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 352.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 352.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.506 seconds; current allocated memory: 373.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.258 seconds; current allocated memory: 388.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mac_logger' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.791 seconds; current allocated memory: 388.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.453 seconds; current allocated memory: 388.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.077 seconds; current allocated memory: 388.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1' pipeline 'VITIS_LOOP_28_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 388.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2' pipeline 'VITIS_LOOP_32_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.388 seconds; current allocated memory: 388.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_ringbuffer_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_ringbuffer_header'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 388.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_VITIS_LOOP_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_fifo_Pipeline_VITIS_LOOP_71_1' pipeline 'VITIS_LOOP_71_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_VITIS_LOOP_71_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 389.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_VITIS_LOOP_91_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_fifo_Pipeline_VITIS_LOOP_91_2' pipeline 'VITIS_LOOP_91_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_VITIS_LOOP_91_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 390.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_rx_macfifo_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_fifo_Pipeline_rx_macfifo_data' pipeline 'rx_macfifo_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_rx_macfifo_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 391.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_fifo_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.559 seconds; current allocated memory: 393.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo'.
INFO: [RTMG 210-278] Implementing memory 'mac_logger_rx_fifo_tmp_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 396.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_VITIS_LOOP_924_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_VITIS_LOOP_924_1' pipeline 'VITIS_LOOP_924_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_VITIS_LOOP_924_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.485 seconds; current allocated memory: 398.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_tx_2_log_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_tx_2_log_ddr' pipeline 'tx_2_log_ddr' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_tx_2_log_ddr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.327 seconds; current allocated memory: 399.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_VITIS_LOOP_986_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_VITIS_LOOP_986_2' pipeline 'VITIS_LOOP_986_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_VITIS_LOOP_986_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 399.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_tx_2_tap_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_tx_2_tap_ddr' pipeline 'tx_2_tap_ddr' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_tx_2_tap_ddr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 400.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'counter_vlan100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan127' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan128' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan129' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_droped' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'last_log_tx_index' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'last_tap_tx_index' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr'.
INFO: [RTMG 210-278] Implementing memory 'mac_logger_tx_ddr_log_header_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.851 seconds; current allocated memory: 419.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mac_logger' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/mac_fifo' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/ps' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/fifo_axi_full' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/fifo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/driver' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/status' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/writeStatus' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/timestamp' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/logger_vlan_enable_mask' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan100_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan101_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan102_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan103_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan104_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan105_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan106_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan107_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan108_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan109_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan110_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan111_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan112_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan113_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan114_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan115_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan116_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan117_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan118_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan119_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan120_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan121_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan122_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan123_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan124_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan125_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan126_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan127_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan128_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan129_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/droped' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/multicast_recv_enable' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_filter_enable' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan100_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan100_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan101_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan101_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan102_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan102_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan103_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan103_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan104_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan104_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan105_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan105_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan106_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan106_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan107_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan107_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan108_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan108_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan109_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan109_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan110_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan110_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan111_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan111_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan112_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan112_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan113_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan113_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan114_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan114_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan115_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan115_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan116_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan116_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan117_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan117_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan118_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan118_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan119_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan119_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan120_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan120_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan121_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan121_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan122_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan122_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan123_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan123_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan124_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan124_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan125_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan125_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan126_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan126_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan127_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan127_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan128_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan128_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan129_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan129_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/log_all_mask' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/fifo_axi_full_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mac_logger' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'fifo', 'fifo_axi_full_offset', 'ddr', 'driver', 'status', 'writeStatus', 'logger_vlan_enable_mask', 'vlan100_received', 'vlan101_received', 'vlan102_received', 'vlan103_received', 'vlan104_received', 'vlan105_received', 'vlan106_received', 'vlan107_received', 'vlan108_received', 'vlan109_received', 'vlan110_received', 'vlan111_received', 'vlan112_received', 'vlan113_received', 'vlan114_received', 'vlan115_received', 'vlan116_received', 'vlan117_received', 'vlan118_received', 'vlan119_received', 'vlan120_received', 'vlan121_received', 'vlan122_received', 'vlan123_received', 'vlan124_received', 'vlan125_received', 'vlan126_received', 'vlan127_received', 'vlan128_received', 'vlan129_received', 'droped', 'multicast_recv_enable', 'unicast_filter_enable', 'unicast_vlan100_macaddr_lsb', 'unicast_vlan100_macaddr_msb', 'unicast_vlan101_macaddr_lsb', 'unicast_vlan101_macaddr_msb', 'unicast_vlan102_macaddr_lsb', 'unicast_vlan102_macaddr_msb', 'unicast_vlan103_macaddr_lsb', 'unicast_vlan103_macaddr_msb', 'unicast_vlan104_macaddr_lsb', 'unicast_vlan104_macaddr_msb', 'unicast_vlan105_macaddr_lsb', 'unicast_vlan105_macaddr_msb', 'unicast_vlan106_macaddr_lsb', 'unicast_vlan106_macaddr_msb', 'unicast_vlan107_macaddr_lsb', 'unicast_vlan107_macaddr_msb', 'unicast_vlan108_macaddr_lsb', 'unicast_vlan108_macaddr_msb', 'unicast_vlan109_macaddr_lsb', 'unicast_vlan109_macaddr_msb', 'unicast_vlan110_macaddr_lsb', 'unicast_vlan110_macaddr_msb', 'unicast_vlan111_macaddr_lsb', 'unicast_vlan111_macaddr_msb', 'unicast_vlan112_macaddr_lsb', 'unicast_vlan112_macaddr_msb', 'unicast_vlan113_macaddr_lsb', 'unicast_vlan113_macaddr_msb', 'unicast_vlan114_macaddr_lsb', 'unicast_vlan114_macaddr_msb', 'unicast_vlan115_macaddr_lsb', 'unicast_vlan115_macaddr_msb', 'unicast_vlan116_macaddr_lsb', 'unicast_vlan116_macaddr_msb', 'unicast_vlan117_macaddr_lsb', 'unicast_vlan117_macaddr_msb', 'unicast_vlan118_macaddr_lsb', 'unicast_vlan118_macaddr_msb', 'unicast_vlan119_macaddr_lsb', 'unicast_vlan119_macaddr_msb', 'unicast_vlan120_macaddr_lsb', 'unicast_vlan120_macaddr_msb', 'unicast_vlan121_macaddr_lsb', 'unicast_vlan121_macaddr_msb', 'unicast_vlan122_macaddr_lsb', 'unicast_vlan122_macaddr_msb', 'unicast_vlan123_macaddr_lsb', 'unicast_vlan123_macaddr_msb', 'unicast_vlan124_macaddr_lsb', 'unicast_vlan124_macaddr_msb', 'unicast_vlan125_macaddr_lsb', 'unicast_vlan125_macaddr_msb', 'unicast_vlan126_macaddr_lsb', 'unicast_vlan126_macaddr_msb', 'unicast_vlan127_macaddr_lsb', 'unicast_vlan127_macaddr_msb', 'unicast_vlan128_macaddr_lsb', 'unicast_vlan128_macaddr_msb', 'unicast_vlan129_macaddr_lsb', 'unicast_vlan129_macaddr_msb', 'log_all_mask' to AXI-Lite port axilites.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mac_logger'.
INFO: [HLS 200-740] Implementing PIPO mac_logger_data_buf_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'mac_logger_data_buf_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO mac_logger_log_header_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'mac_logger_log_header_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'logger_vlan_enable_mask_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'multicast_recv_enable_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_filter_enable_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan100_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan100_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan101_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan101_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan102_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan102_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan103_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan103_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan104_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan104_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan105_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan105_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan106_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan106_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan107_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan107_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan108_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan108_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan109_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan109_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan110_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan110_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan111_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan111_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan112_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan112_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan113_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan113_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan114_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan114_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan115_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan115_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan116_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan116_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan117_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan117_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan118_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan118_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan119_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan119_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan120_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan120_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan121_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan121_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan122_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan122_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan123_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan123_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan124_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan124_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan125_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan125_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan126_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan126_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan127_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan127_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan128_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan128_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan129_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan129_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'log_all_mask_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ddr_c_channel_U(mac_logger_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'driver_c_channel_U(mac_logger_fifo_w64_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 6.861 seconds; current allocated memory: 447.473 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.898 seconds; current allocated memory: 456.754 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 27 seconds. CPU system time: 0 seconds. Elapsed time: 27.638 seconds; current allocated memory: 473.617 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mac_logger.
INFO: [VLOG 209-307] Generating Verilog RTL for mac_logger.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 53 seconds. CPU system time: 2 seconds. Elapsed time: 85.85 seconds; current allocated memory: 340.371 MB.
INFO: [HLS 200-112] Total CPU user time: 55 seconds. Total CPU system time: 3 seconds. Total elapsed time: 101.585 seconds; peak allocated memory: 473.660 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file maclogger/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 28 seconds. CPU system time: 0 seconds. Elapsed time: 49.551 seconds; current allocated memory: 18.930 MB.
INFO: [HLS 200-112] Total CPU user time: 30 seconds. Total CPU system time: 1 seconds. Total elapsed time: 61.972 seconds; peak allocated memory: 139.781 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.21 seconds; current allocated memory: 120.719 MB.
INFO: [HLS 200-10] Analyzing design file 'recv_mac_msg.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mac_logger_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mac_logger.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 21.865 seconds; current allocated memory: 124.332 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 64 in loop 'VITIS_LOOP_28_1'(mac_logger.cpp:28:19) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 64 in loop 'VITIS_LOOP_32_2'(mac_logger.cpp:32:19) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:32:19)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'anonymous'(mac_logger.cpp:103:2) has been inferred on bundle 'fifo_axi_full'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:103:2)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on bundle 'fifo_axi_full'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 64 in loop 'tx_2_log_ddr'(mac_logger.cpp:965:4) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:965:4)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 64 in loop 'tx_2_tap_ddr'(mac_logger.cpp:1025:4) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:1025:4)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.676 seconds; current allocated memory: 125.207 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 125.207 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.498 seconds; current allocated memory: 136.176 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 140.266 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (mac_logger.cpp:71) in function 'rx_fifo' automatically.
INFO: [XFORM 203-510] Pipelining loop 'rx_macfifo_data' (mac_logger.cpp:100) in function 'rx_fifo' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'rx_fifo' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'rx_macfifo_data' (mac_logger.cpp:100) in function 'rx_fifo' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' in function 'rx_fifo' completely with a factor of 16.
INFO: [XFORM 203-712] Applying dataflow to function 'mac_logger' (mac_logger.cpp:1042), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'rx_ringbuffer_header'
	 'rx_fifo'
	 'tx_ddr'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mac_logger.cpp:520:8) to (mac_logger.cpp:540:3) in function 'tx_ddr'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mac_logger.cpp:80:7) to (mac_logger.cpp:91:20) in function 'rx_fifo'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.348 seconds; current allocated memory: 169.590 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'log_header' (mac_logger.cpp:926:16)
INFO: [HLS 200-472] Inferring partial write operation for 'tap_header' (mac_logger.cpp:988:16)
INFO: [HLS 200-472] Inferring partial write operation for 'log_header' (mac_logger.cpp:30:16)
INFO: [HLS 200-472] Inferring partial write operation for 'tap_header' (mac_logger.cpp:34:16)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:50:13)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:51:13)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:52:13)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:66:14)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:67:14)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp_buf' (mac_logger.cpp:75:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:82:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:93:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.588 seconds; current allocated memory: 327.953 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mac_logger' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.717 seconds; current allocated memory: 332.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 334.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 335.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 335.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_32_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 336.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 336.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_ringbuffer_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 336.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 336.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_VITIS_LOOP_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_71_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 336.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 336.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_VITIS_LOOP_91_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_91_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 337.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 337.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_rx_macfifo_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'rx_macfifo_data'.
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 25, loop 'rx_macfifo_data'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.423 seconds; current allocated memory: 338.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.335 seconds; current allocated memory: 338.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 338.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 338.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 338.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 339.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_VITIS_LOOP_924_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_924_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_924_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 339.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 339.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_tx_2_log_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tx_2_log_ddr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'tx_2_log_ddr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 339.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 339.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_VITIS_LOOP_986_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_986_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_986_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 339.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 339.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_tx_2_tap_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tx_2_tap_ddr'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'tx_2_tap_ddr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 340.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 340.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.532 seconds; current allocated memory: 361.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.293 seconds; current allocated memory: 377.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mac_logger' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.817 seconds; current allocated memory: 377.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.434 seconds; current allocated memory: 377.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.082 seconds; current allocated memory: 377.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1' pipeline 'VITIS_LOOP_28_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.479 seconds; current allocated memory: 377.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2' pipeline 'VITIS_LOOP_32_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.481 seconds; current allocated memory: 377.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_ringbuffer_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_ringbuffer_header'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 377.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_VITIS_LOOP_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_fifo_Pipeline_VITIS_LOOP_71_1' pipeline 'VITIS_LOOP_71_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_VITIS_LOOP_71_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 377.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_VITIS_LOOP_91_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_fifo_Pipeline_VITIS_LOOP_91_2' pipeline 'VITIS_LOOP_91_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_VITIS_LOOP_91_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 378.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_rx_macfifo_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_fifo_Pipeline_rx_macfifo_data' pipeline 'rx_macfifo_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_rx_macfifo_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 379.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_fifo_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.669 seconds; current allocated memory: 381.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo'.
INFO: [RTMG 210-278] Implementing memory 'mac_logger_rx_fifo_tmp_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 383.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_VITIS_LOOP_924_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_VITIS_LOOP_924_1' pipeline 'VITIS_LOOP_924_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_VITIS_LOOP_924_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.438 seconds; current allocated memory: 385.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_tx_2_log_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_tx_2_log_ddr' pipeline 'tx_2_log_ddr' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_tx_2_log_ddr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.367 seconds; current allocated memory: 386.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_VITIS_LOOP_986_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_VITIS_LOOP_986_2' pipeline 'VITIS_LOOP_986_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_VITIS_LOOP_986_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 387.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_tx_2_tap_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_tx_2_tap_ddr' pipeline 'tx_2_tap_ddr' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_tx_2_tap_ddr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.435 seconds; current allocated memory: 388.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'counter_vlan100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan127' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan128' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan129' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_droped' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'last_log_tx_index' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'last_tap_tx_index' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr'.
INFO: [RTMG 210-278] Implementing memory 'mac_logger_tx_ddr_log_header_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.406 seconds; current allocated memory: 407.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mac_logger' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/mac_fifo' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/ps' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/fifo_axi_full' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/fifo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/driver' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/status' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/writeStatus' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/timestamp' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/logger_vlan_enable_mask' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan100_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan101_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan102_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan103_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan104_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan105_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan106_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan107_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan108_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan109_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan110_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan111_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan112_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan113_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan114_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan115_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan116_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan117_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan118_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan119_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan120_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan121_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan122_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan123_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan124_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan125_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan126_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan127_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan128_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan129_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/droped' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/multicast_recv_enable' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_filter_enable' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan100_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan100_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan101_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan101_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan102_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan102_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan103_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan103_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan104_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan104_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan105_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan105_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan106_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan106_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan107_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan107_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan108_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan108_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan109_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan109_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan110_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan110_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan111_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan111_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan112_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan112_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan113_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan113_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan114_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan114_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan115_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan115_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan116_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan116_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan117_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan117_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan118_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan118_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan119_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan119_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan120_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan120_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan121_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan121_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan122_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan122_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan123_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan123_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan124_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan124_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan125_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan125_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan126_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan126_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan127_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan127_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan128_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan128_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan129_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan129_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/log_all_mask' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/fifo_axi_full_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mac_logger' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'fifo', 'fifo_axi_full_offset', 'ddr', 'driver', 'status', 'writeStatus', 'logger_vlan_enable_mask', 'vlan100_received', 'vlan101_received', 'vlan102_received', 'vlan103_received', 'vlan104_received', 'vlan105_received', 'vlan106_received', 'vlan107_received', 'vlan108_received', 'vlan109_received', 'vlan110_received', 'vlan111_received', 'vlan112_received', 'vlan113_received', 'vlan114_received', 'vlan115_received', 'vlan116_received', 'vlan117_received', 'vlan118_received', 'vlan119_received', 'vlan120_received', 'vlan121_received', 'vlan122_received', 'vlan123_received', 'vlan124_received', 'vlan125_received', 'vlan126_received', 'vlan127_received', 'vlan128_received', 'vlan129_received', 'droped', 'multicast_recv_enable', 'unicast_filter_enable', 'unicast_vlan100_macaddr_lsb', 'unicast_vlan100_macaddr_msb', 'unicast_vlan101_macaddr_lsb', 'unicast_vlan101_macaddr_msb', 'unicast_vlan102_macaddr_lsb', 'unicast_vlan102_macaddr_msb', 'unicast_vlan103_macaddr_lsb', 'unicast_vlan103_macaddr_msb', 'unicast_vlan104_macaddr_lsb', 'unicast_vlan104_macaddr_msb', 'unicast_vlan105_macaddr_lsb', 'unicast_vlan105_macaddr_msb', 'unicast_vlan106_macaddr_lsb', 'unicast_vlan106_macaddr_msb', 'unicast_vlan107_macaddr_lsb', 'unicast_vlan107_macaddr_msb', 'unicast_vlan108_macaddr_lsb', 'unicast_vlan108_macaddr_msb', 'unicast_vlan109_macaddr_lsb', 'unicast_vlan109_macaddr_msb', 'unicast_vlan110_macaddr_lsb', 'unicast_vlan110_macaddr_msb', 'unicast_vlan111_macaddr_lsb', 'unicast_vlan111_macaddr_msb', 'unicast_vlan112_macaddr_lsb', 'unicast_vlan112_macaddr_msb', 'unicast_vlan113_macaddr_lsb', 'unicast_vlan113_macaddr_msb', 'unicast_vlan114_macaddr_lsb', 'unicast_vlan114_macaddr_msb', 'unicast_vlan115_macaddr_lsb', 'unicast_vlan115_macaddr_msb', 'unicast_vlan116_macaddr_lsb', 'unicast_vlan116_macaddr_msb', 'unicast_vlan117_macaddr_lsb', 'unicast_vlan117_macaddr_msb', 'unicast_vlan118_macaddr_lsb', 'unicast_vlan118_macaddr_msb', 'unicast_vlan119_macaddr_lsb', 'unicast_vlan119_macaddr_msb', 'unicast_vlan120_macaddr_lsb', 'unicast_vlan120_macaddr_msb', 'unicast_vlan121_macaddr_lsb', 'unicast_vlan121_macaddr_msb', 'unicast_vlan122_macaddr_lsb', 'unicast_vlan122_macaddr_msb', 'unicast_vlan123_macaddr_lsb', 'unicast_vlan123_macaddr_msb', 'unicast_vlan124_macaddr_lsb', 'unicast_vlan124_macaddr_msb', 'unicast_vlan125_macaddr_lsb', 'unicast_vlan125_macaddr_msb', 'unicast_vlan126_macaddr_lsb', 'unicast_vlan126_macaddr_msb', 'unicast_vlan127_macaddr_lsb', 'unicast_vlan127_macaddr_msb', 'unicast_vlan128_macaddr_lsb', 'unicast_vlan128_macaddr_msb', 'unicast_vlan129_macaddr_lsb', 'unicast_vlan129_macaddr_msb', 'log_all_mask' to AXI-Lite port axilites.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mac_logger'.
INFO: [HLS 200-740] Implementing PIPO mac_logger_data_buf_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'mac_logger_data_buf_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO mac_logger_log_header_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'mac_logger_log_header_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'logger_vlan_enable_mask_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'multicast_recv_enable_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_filter_enable_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan100_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan100_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan101_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan101_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan102_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan102_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan103_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan103_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan104_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan104_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan105_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan105_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan106_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan106_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan107_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan107_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan108_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan108_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan109_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan109_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan110_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan110_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan111_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan111_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan112_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan112_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan113_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan113_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan114_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan114_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan115_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan115_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan116_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan116_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan117_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan117_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan118_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan118_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan119_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan119_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan120_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan120_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan121_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan121_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan122_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan122_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan123_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan123_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan124_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan124_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan125_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan125_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan126_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan126_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan127_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan127_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan128_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan128_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan129_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan129_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'log_all_mask_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ddr_c_channel_U(mac_logger_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'driver_c_channel_U(mac_logger_fifo_w64_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 6.654 seconds; current allocated memory: 435.438 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.805 seconds; current allocated memory: 444.613 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 24 seconds. CPU system time: 0 seconds. Elapsed time: 25.119 seconds; current allocated memory: 461.488 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mac_logger.
INFO: [VLOG 209-307] Generating Verilog RTL for mac_logger.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 51 seconds. CPU system time: 2 seconds. Elapsed time: 90.45 seconds; current allocated memory: 340.793 MB.
INFO: [HLS 200-112] Total CPU user time: 53 seconds. Total CPU system time: 3 seconds. Total elapsed time: 103.739 seconds; peak allocated memory: 461.531 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file maclogger/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 25 seconds. CPU system time: 0 seconds. Elapsed time: 55.444 seconds; current allocated memory: 17.191 MB.
INFO: [HLS 200-112] Total CPU user time: 27 seconds. Total CPU system time: 1 seconds. Total elapsed time: 67.808 seconds; peak allocated memory: 138.426 MB.
