







.version 5.0
.target sm_61
.address_size 64

.const .align 8 .b8 kokkos_impl_cuda_constant_memory_buffer[32768];
.global .align 8 .b8 _ZTVN10__cxxabiv117__class_type_infoE[8];
.global .align 8 .b8 _ZN6Kokkos4Impl25g_device_cuda_lock_arraysE[24];
.extern .shared .align 4 .b8 sh[];

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm2_FunctorINS_4ViewIdJNS_10LayoutLeftENS_9HostSpaceENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS_6DeviceINS_4CudaENS_9CudaSpaceEEESA_EEEiEENS_11RangePolicyIJSF_iEEENS_11InvalidTypeESF_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm2_FunctorINS_4ViewIdJNS_10LayoutLeftENS_9HostSpaceENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS_6DeviceINS_4CudaENS_9CudaSpaceEEESA_EEEiEENS_11RangePolicyIJSF_iEEENS_11InvalidTypeESF_EEEEvT__param_0[112]
)
{
.local .align 8 .b8 __local_depot0[8];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<42>;
.reg .b16 %rs<21>;
.reg .b32 %r<208>;
.reg .f64 %fd<49>;
.reg .b64 %rd<122>;


mov.u64 %rd121, __local_depot0;
cvta.local.u64 %SP, %rd121;
ld.param.v2.u32 {%r45, %r46}, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm2_FunctorINS_4ViewIdJNS_10LayoutLeftENS_9HostSpaceENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS_6DeviceINS_4CudaENS_9CudaSpaceEEESA_EEEiEENS_11RangePolicyIJSF_iEEENS_11InvalidTypeESF_EEEEvT__param_0+56];
ld.param.v2.u32 {%r47, %r48}, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm2_FunctorINS_4ViewIdJNS_10LayoutLeftENS_9HostSpaceENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS_6DeviceINS_4CudaENS_9CudaSpaceEEESA_EEEiEENS_11RangePolicyIJSF_iEEENS_11InvalidTypeESF_EEEEvT__param_0+48];
ld.param.u64 %rd18, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm2_FunctorINS_4ViewIdJNS_10LayoutLeftENS_9HostSpaceENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS_6DeviceINS_4CudaENS_9CudaSpaceEEESA_EEEiEENS_11RangePolicyIJSF_iEEENS_11InvalidTypeESF_EEEEvT__param_0+104];
ld.param.u64 %rd16, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm2_FunctorINS_4ViewIdJNS_10LayoutLeftENS_9HostSpaceENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS_6DeviceINS_4CudaENS_9CudaSpaceEEESA_EEEiEENS_11RangePolicyIJSF_iEEENS_11InvalidTypeESF_EEEEvT__param_0+88];
ld.param.u64 %rd15, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm2_FunctorINS_4ViewIdJNS_10LayoutLeftENS_9HostSpaceENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS_6DeviceINS_4CudaENS_9CudaSpaceEEESA_EEEiEENS_11RangePolicyIJSF_iEEENS_11InvalidTypeESF_EEEEvT__param_0+72];
ld.param.u64 %rd12, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm2_FunctorINS_4ViewIdJNS_10LayoutLeftENS_9HostSpaceENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS_6DeviceINS_4CudaENS_9CudaSpaceEEESA_EEEiEENS_11RangePolicyIJSF_iEEENS_11InvalidTypeESF_EEEEvT__param_0+8];
ld.param.u64 %rd17, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm2_FunctorINS_4ViewIdJNS_10LayoutLeftENS_9HostSpaceENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS_6DeviceINS_4CudaENS_9CudaSpaceEEESA_EEEiEENS_11RangePolicyIJSF_iEEENS_11InvalidTypeESF_EEEEvT__param_0+96];
ld.param.v4.u8 {%rs15, %rs16, %rs17, %rs18}, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm2_FunctorINS_4ViewIdJNS_10LayoutLeftENS_9HostSpaceENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS_6DeviceINS_4CudaENS_9CudaSpaceEEESA_EEEiEENS_11RangePolicyIJSF_iEEENS_11InvalidTypeESF_EEEEvT__param_0+24];
ld.param.u8 %rs10, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm2_FunctorINS_4ViewIdJNS_10LayoutLeftENS_9HostSpaceENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS_6DeviceINS_4CudaENS_9CudaSpaceEEESA_EEEiEENS_11RangePolicyIJSF_iEEENS_11InvalidTypeESF_EEEEvT__param_0+80];
cvta.to.global.u64 %rd1, %rd17;
mov.u32 %r207, %tid.y;
shl.b32 %r50, %r207, 1;
mul.wide.u32 %rd19, %r50, 4;
mov.u64 %rd20, sh;
add.s64 %rd21, %rd20, %rd19;
mov.u64 %rd22, 0;
st.shared.u64 [%rd21], %rd22;
mov.u32 %r51, %nctaid.x;
setp.eq.s32	%p3, %r51, 0;
mov.u32 %r200, 0;
mov.u32 %r199, %r200;
@%p3 bra BB0_2;

mov.u32 %r52, %ctaid.x;
not.b32 %r53, %r47;
add.s32 %r54, %r48, %r53;
add.s32 %r56, %r54, %r51;
div.s32 %r57, %r56, %r51;
add.s32 %r58, %r57, %r46;
not.b32 %r59, %r46;
and.b32 %r60, %r58, %r59;
mad.lo.s32 %r61, %r60, %r52, %r47;
add.s32 %r62, %r61, %r60;
min.s32 %r199, %r48, %r61;
min.s32 %r200, %r48, %r62;

BB0_2:
add.s32 %r201, %r199, %r207;
mov.f64 %fd47, 0d0000000000000000;
setp.ge.s32	%p4, %r201, %r200;
@%p4 bra BB0_6;

cvta.to.global.u64 %rd2, %rd12;
mov.f64 %fd47, 0d0000000000000000;
mov.u32 %r6, %ntid.y;

BB0_4:
mul.wide.s32 %rd23, %r201, 8;
add.s64 %rd24, %rd2, %rd23;
ld.global.f64 %fd8, [%rd24];
abs.f64 %fd9, %fd8;
fma.rn.f64 %fd47, %fd9, %fd9, %fd47;
add.s32 %r201, %r6, %r201;
setp.lt.s32	%p5, %r201, %r200;
@%p5 bra BB0_4;

mov.u32 %r64, %tid.y;
shl.b32 %r65, %r64, 1;
mul.wide.u32 %rd25, %r65, 4;
add.s64 %rd27, %rd20, %rd25;
st.shared.f64 [%rd27], %fd47;

BB0_6:
add.u64 %rd28, %SP, 0;
cvta.to.local.u64 %rd29, %rd28;
st.local.f64 [%rd29], %fd47;
bar.sync 0;
mov.u32 %r9, %ntid.x;
mul.lo.s32 %r10, %r9, %r207;
cvt.u64.u32	%rd30, %r10;
mov.u32 %r11, %tid.x;
cvt.u64.u32	%rd31, %r11;
add.s64 %rd32, %rd30, %rd31;
shl.b64 %rd33, %rd32, 3;
add.s64 %rd3, %rd20, %rd33;
st.shared.f64 [%rd3], %fd47;
setp.gt.s32	%p6, %r9, 31;
@%p6 bra BB0_11;

mov.u32 %r202, %r9;

BB0_8:
mov.u32 %r12, %r202;
mad.lo.s32 %r70, %r9, %r207, %r11;
and.b32 %r71, %r70, 31;
add.s32 %r72, %r12, %r71;
setp.gt.s32	%p7, %r72, 31;
@%p7 bra BB0_10;

cvt.s64.s32	%rd35, %r12;
mov.u32 %r74, %ntid.x;
mul.lo.s32 %r75, %r74, %r207;
cvt.u64.u32	%rd36, %r75;
add.s64 %rd38, %rd36, %rd31;
add.s64 %rd39, %rd35, %rd38;
shl.b64 %rd40, %rd39, 3;
add.s64 %rd42, %rd20, %rd40;
ld.volatile.shared.f64 %fd10, [%rd3];
ld.volatile.shared.f64 %fd11, [%rd42];
add.f64 %fd12, %fd11, %fd10;
st.volatile.shared.f64 [%rd3], %fd12;

BB0_10:
membar.cta;
shl.b32 %r13, %r12, 1;
setp.lt.s32	%p8, %r13, 32;
mov.u32 %r202, %r13;
@%p8 bra BB0_8;

BB0_11:
mov.u32 %r77, %ntid.x;
mul.lo.s32 %r14, %r77, %r207;
add.s32 %r80, %r14, %r11;
and.b32 %r81, %r80, 31;
neg.s32 %r82, %r81;
cvt.s64.s32	%rd43, %r82;
cvt.u64.u32	%rd44, %r14;
add.s64 %rd46, %rd44, %rd31;
add.s64 %rd47, %rd43, %rd46;
shl.b64 %rd48, %rd47, 3;
add.s64 %rd50, %rd20, %rd48;
ld.shared.f64 %fd13, [%rd50];
st.shared.f64 [%rd3], %fd13;
bar.sync 0;
setp.gt.u32	%p9, %r14, 31;
@%p9 bra BB0_20;

add.s32 %r15, %r10, %r11;
mov.u32 %r84, %tid.y;
mad.lo.s32 %r86, %r77, %r84, %r11;
shl.b32 %r87, %r86, 5;
mov.u32 %r88, %ntid.y;
mul.lo.s32 %r89, %r88, %r77;
setp.ge.u32	%p10, %r87, %r89;
@%p10 bra BB0_14;

mul.wide.u32 %rd51, %r87, 8;
add.s64 %rd53, %rd20, %rd51;
ld.shared.f64 %fd14, [%rd53];
st.shared.f64 [%rd3], %fd14;

BB0_14:
membar.cta;
and.b32 %r16, %r15, 31;
mov.u32 %r203, 1;
setp.lt.u32	%p11, %r89, 64;
@%p11 bra BB0_18;

BB0_15:
add.s32 %r99, %r203, %r16;
setp.gt.s32	%p12, %r99, 31;
@%p12 bra BB0_17;

cvt.s64.s32	%rd54, %r203;
mul.lo.s32 %r102, %r77, %r84;
cvt.u64.u32	%rd55, %r102;
add.s64 %rd57, %rd55, %rd31;
add.s64 %rd58, %rd54, %rd57;
shl.b64 %rd59, %rd58, 3;
add.s64 %rd61, %rd20, %rd59;
ld.volatile.shared.f64 %fd15, [%rd3];
ld.volatile.shared.f64 %fd16, [%rd61];
add.f64 %fd17, %fd16, %fd15;
st.volatile.shared.f64 [%rd3], %fd17;

BB0_17:
membar.cta;
shr.u32 %r107, %r89, 5;
shl.b32 %r203, %r203, 1;
setp.lt.s32	%p13, %r203, %r107;
@%p13 bra BB0_15;

BB0_18:
mul.lo.s32 %r111, %r77, %r84;
add.s32 %r112, %r111, %r11;
and.b32 %r113, %r112, 31;
neg.s32 %r114, %r113;
cvt.s64.s32	%rd62, %r114;
cvt.u64.u32	%rd63, %r111;
add.s64 %rd65, %rd63, %rd31;
add.s64 %rd66, %rd62, %rd65;
shl.b64 %rd67, %rd66, 3;
add.s64 %rd69, %rd20, %rd67;
ld.shared.f64 %fd18, [%rd69];
st.shared.f64 [%rd3], %fd18;
neg.s32 %r115, %r84;
setp.ne.s32	%p14, %r11, %r115;
@%p14 bra BB0_20;

ld.shared.f64 %fd19, [sh];
mov.u32 %r116, %ctaid.x;
cvta.to.global.u64 %rd70, %rd16;
mul.wide.u32 %rd71, %r116, 8;
add.s64 %rd72, %rd70, %rd71;
st.global.f64 [%rd72], %fd19;

BB0_20:
neg.s32 %r19, %r207;
bar.sync 0;
mov.u32 %r204, 0;
setp.ne.s32	%p15, %r11, %r19;
@%p15 bra BB0_22;

membar.gl;
atom.global.add.u32 %r120, [%rd1], 1;
add.s32 %r204, %r120, 1;

BB0_22:
setp.eq.s32	%p16, %r204, %r51;
selp.u32	%r22, 1, 0, %p16;
{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r22, 0; 
bar.red.or.pred %p2, 0, %p1; 
selp.u32 %r23, 1, 0, %p2; 
}
setp.eq.s32	%p18, %r23, 0;
mov.pred %p41, -1;
@%p18 bra BB0_45;

mov.u32 %r122, 0;
st.global.u32 [%rd1], %r122;
st.local.u64 [%rd29], %rd22;
mad.lo.s32 %r126, %r77, %r207, %r11;
mov.f64 %fd48, 0d0000000000000000;
setp.ge.s32	%p19, %r126, %r51;
@%p19 bra BB0_26;

mov.u32 %r129, %ntid.y;
mul.lo.s32 %r24, %r129, %r77;
cvta.to.global.u64 %rd5, %rd16;
mov.u32 %r205, %r126;

BB0_25:
mov.u32 %r27, %r205;
mul.wide.s32 %rd76, %r27, 8;
add.s64 %rd77, %rd5, %rd76;
ld.local.f64 %fd21, [%rd29];
ld.volatile.global.f64 %fd22, [%rd77];
add.f64 %fd48, %fd22, %fd21;
st.local.f64 [%rd29], %fd48;
add.s32 %r28, %r24, %r27;
setp.lt.s32	%p20, %r28, %r51;
mov.u32 %r205, %r28;
@%p20 bra BB0_25;

BB0_26:
st.shared.f64 [%rd3], %fd48;
and.b32 %r29, %r126, 31;
add.s32 %r136, %r29, 1;
setp.gt.u32	%p21, %r136, 31;
@%p21 bra BB0_28;

ld.volatile.shared.f64 %fd23, [%rd3];
ld.volatile.shared.f64 %fd24, [%rd3+8];
add.f64 %fd25, %fd24, %fd23;
st.volatile.shared.f64 [%rd3], %fd25;

BB0_28:
membar.cta;
add.s32 %r142, %r29, 2;
setp.gt.u32	%p22, %r142, 31;
@%p22 bra BB0_30;

ld.volatile.shared.f64 %fd26, [%rd3];
ld.volatile.shared.f64 %fd27, [%rd3+16];
add.f64 %fd28, %fd27, %fd26;
st.volatile.shared.f64 [%rd3], %fd28;

BB0_30:
membar.cta;
add.s32 %r148, %r29, 4;
setp.gt.u32	%p23, %r148, 31;
@%p23 bra BB0_32;

ld.volatile.shared.f64 %fd29, [%rd3];
ld.volatile.shared.f64 %fd30, [%rd3+32];
add.f64 %fd31, %fd30, %fd29;
st.volatile.shared.f64 [%rd3], %fd31;

BB0_32:
membar.cta;
add.s32 %r154, %r29, 8;
setp.gt.u32	%p24, %r154, 31;
@%p24 bra BB0_34;

ld.volatile.shared.f64 %fd32, [%rd3];
ld.volatile.shared.f64 %fd33, [%rd3+64];
add.f64 %fd34, %fd33, %fd32;
st.volatile.shared.f64 [%rd3], %fd34;

BB0_34:
membar.cta;
add.s32 %r160, %r29, 16;
setp.gt.u32	%p25, %r160, 31;
@%p25 bra BB0_36;

ld.volatile.shared.f64 %fd35, [%rd3];
ld.volatile.shared.f64 %fd36, [%rd3+128];
add.f64 %fd37, %fd36, %fd35;
st.volatile.shared.f64 [%rd3], %fd37;

BB0_36:
setp.lt.u32	%p1, %r14, 32;
membar.cta;
ld.shared.f64 %fd38, [%rd50];
st.shared.f64 [%rd3], %fd38;
bar.sync 0;
mov.pred %p41, 0;
@!%p1 bra BB0_45;
bra.uni BB0_37;

BB0_37:
mov.u32 %r169, %ntid.y;
mul.lo.s32 %r30, %r169, %r77;
shl.b32 %r173, %r126, 5;
setp.ge.u32	%p27, %r173, %r30;
@%p27 bra BB0_39;

mul.wide.u32 %rd88, %r173, 8;
add.s64 %rd90, %rd20, %rd88;
ld.shared.f64 %fd39, [%rd90];
st.shared.f64 [%rd3], %fd39;

BB0_39:
membar.cta;
shr.u32 %r31, %r30, 5;
mov.u32 %r206, 1;
setp.lt.u32	%p28, %r30, 64;
@%p28 bra BB0_43;

BB0_40:
add.s32 %r180, %r206, %r29;
setp.gt.s32	%p29, %r180, 31;
@%p29 bra BB0_42;

cvt.s64.s32	%rd91, %r206;
add.s64 %rd95, %rd91, %rd46;
shl.b64 %rd96, %rd95, 3;
add.s64 %rd98, %rd20, %rd96;
ld.volatile.shared.f64 %fd40, [%rd3];
ld.volatile.shared.f64 %fd41, [%rd98];
add.f64 %fd42, %fd41, %fd40;
st.volatile.shared.f64 [%rd3], %fd42;

BB0_42:
membar.cta;
shl.b32 %r206, %r206, 1;
setp.lt.s32	%p30, %r206, %r31;
@%p30 bra BB0_40;

BB0_43:
ld.shared.f64 %fd43, [%rd50];
st.shared.f64 [%rd3], %fd43;
@%p15 bra BB0_45;

add.s32 %r194, %r169, -1;
mul.wide.u32 %rd107, %r194, 8;
add.s64 %rd109, %rd20, %rd107;
ld.shared.f64 %fd44, [sh];
st.shared.f64 [%rd109], %fd44;

BB0_45:
@%p41 bra BB0_53;

mov.u32 %r34, %ntid.y;
add.s32 %r195, %r34, 2147483647;
shl.b32 %r196, %r195, 1;
cvt.u64.u32	%rd6, %r196;
mul.wide.u32 %rd110, %r196, 4;
add.s64 %rd7, %rd20, %rd110;
setp.eq.s16	%p34, %rs10, 0;
@%p34 bra BB0_48;

cvta.to.global.u64 %rd120, %rd15;
bra.uni BB0_49;

BB0_48:
setp.eq.s64	%p35, %rd18, 0;
selp.b64	%rd112, %rd16, %rd18, %p35;
cvta.to.global.u64 %rd120, %rd112;

BB0_49:
setp.ne.s32	%p36, %r207, 0;
setp.eq.s16	%p37, %rs15, 0;
or.pred %p38, %p36, %p37;
@%p38 bra BB0_51;

ld.shared.f64 %fd45, [%rd7];
sqrt.rn.f64 %fd46, %fd45;
st.shared.f64 [%rd7], %fd46;

BB0_51:
setp.gt.u32	%p39, %r207, 1;
@%p39 bra BB0_53;

BB0_52:
cvt.u64.u32	%rd113, %r207;
add.s64 %rd114, %rd113, %rd6;
shl.b64 %rd115, %rd114, 2;
add.s64 %rd117, %rd20, %rd115;
ld.shared.u32 %r198, [%rd117];
mul.wide.u32 %rd118, %r207, 4;
add.s64 %rd119, %rd120, %rd118;
st.global.u32 [%rd119], %r198;
add.s32 %r207, %r207, %r34;
setp.lt.u32	%p40, %r207, 2;
@%p40 bra BB0_52;

BB0_53:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm2_FunctorINS_4ViewIdJNS_10LayoutLeftENS_9HostSpaceENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS_6DeviceINS_4CudaENS_9CudaSpaceEEESA_EEElEENS_11RangePolicyIJSF_lEEENS_11InvalidTypeESF_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm2_FunctorINS_4ViewIdJNS_10LayoutLeftENS_9HostSpaceENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS_6DeviceINS_4CudaENS_9CudaSpaceEEESA_EEElEENS_11RangePolicyIJSF_lEEENS_11InvalidTypeESF_EEEEvT__param_0[128]
)
{
.local .align 8 .b8 __local_depot1[8];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<43>;
.reg .b16 %rs<3>;
.reg .b32 %r<153>;
.reg .f64 %fd<49>;
.reg .b64 %rd<158>;


mov.u64 %rd157, __local_depot1;
cvta.local.u64 %SP, %rd157;
mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm2_FunctorINS_4ViewIdJNS_10LayoutLeftENS_9HostSpaceENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS_6DeviceINS_4CudaENS_9CudaSpaceEEESA_EEElEENS_11RangePolicyIJSF_lEEENS_11InvalidTypeESF_EEEEvT__param_0;
ld.param.u64 %rd28, [%rd1+112];
cvta.to.global.u64 %rd2, %rd28;
mov.u32 %r152, %tid.y;
shl.b32 %r26, %r152, 1;
mul.wide.u32 %rd29, %r26, 4;
mov.u64 %rd30, sh;
add.s64 %rd31, %rd30, %rd29;
mov.u64 %rd154, 0;
st.shared.u64 [%rd31], %rd154;
mov.u32 %r27, %nctaid.x;
setp.eq.s32	%p3, %r27, 0;
mov.u64 %rd153, %rd154;
@%p3 bra BB1_5;

ld.param.u64 %rd3, [%rd1+48];
ld.param.u64 %rd4, [%rd1+56];
sub.s64 %rd32, %rd4, %rd3;
add.s32 %r29, %r27, -1;
cvt.s64.s32	%rd33, %r29;
add.s64 %rd34, %rd32, %rd33;
cvt.s64.s32	%rd35, %r27;
or.b64 %rd36, %rd34, %rd35;
and.b64 %rd37, %rd36, -4294967296;
setp.eq.s64	%p4, %rd37, 0;
@%p4 bra BB1_3;

div.s64 %rd152, %rd34, %rd35;
bra.uni BB1_4;

BB1_3:
cvt.u64.u32	%rd42, %r29;
add.s64 %rd44, %rd32, %rd42;
cvt.u32.u64	%r34, %rd44;
div.u32 %r35, %r34, %r27;
cvt.u64.u32	%rd152, %r35;

BB1_4:
ld.param.u64 %rd45, [%rd1+72];
not.b64 %rd46, %rd45;
add.s64 %rd47, %rd152, %rd45;
and.b64 %rd48, %rd47, %rd46;
mov.u32 %r36, %ctaid.x;
cvt.s64.s32	%rd49, %r36;
mul.lo.s64 %rd50, %rd48, %rd49;
add.s64 %rd51, %rd50, %rd3;
add.s64 %rd52, %rd51, %rd48;
min.s64 %rd153, %rd4, %rd51;
min.s64 %rd154, %rd4, %rd52;

BB1_5:
cvt.u64.u32	%rd53, %r152;
add.s64 %rd155, %rd153, %rd53;
mov.f64 %fd47, 0d0000000000000000;
setp.ge.s64	%p5, %rd155, %rd154;
@%p5 bra BB1_9;

ld.param.u64 %rd54, [%rd1+8];
cvta.to.global.u64 %rd13, %rd54;
mov.u32 %r38, %ntid.y;
cvt.u64.u32	%rd14, %r38;
mov.f64 %fd47, 0d0000000000000000;

BB1_7:
shl.b64 %rd55, %rd155, 3;
add.s64 %rd56, %rd13, %rd55;
ld.global.f64 %fd8, [%rd56];
abs.f64 %fd9, %fd8;
fma.rn.f64 %fd47, %fd9, %fd9, %fd47;
add.s64 %rd155, %rd14, %rd155;
setp.lt.s64	%p6, %rd155, %rd154;
@%p6 bra BB1_7;

mov.u32 %r39, %tid.y;
shl.b32 %r40, %r39, 1;
mul.wide.u32 %rd57, %r40, 4;
add.s64 %rd59, %rd30, %rd57;
st.shared.f64 [%rd59], %fd47;

BB1_9:
add.u64 %rd60, %SP, 0;
cvta.to.local.u64 %rd61, %rd60;
st.local.f64 [%rd61], %fd47;
bar.sync 0;
mov.u32 %r147, %ntid.x;
mul.lo.s32 %r42, %r147, %r152;
cvt.u64.u32	%rd62, %r42;
mov.u32 %r43, %tid.x;
cvt.u64.u32	%rd63, %r43;
add.s64 %rd64, %rd62, %rd63;
shl.b64 %rd65, %rd64, 3;
add.s64 %rd17, %rd30, %rd65;
st.shared.f64 [%rd17], %fd47;
add.s32 %r44, %r42, %r43;
and.b32 %r2, %r44, 31;
setp.gt.s32	%p7, %r147, 31;
@%p7 bra BB1_13;

BB1_10:
add.s32 %r45, %r147, %r2;
setp.gt.s32	%p8, %r45, 31;
@%p8 bra BB1_12;

cvt.s64.s32	%rd67, %r147;
mov.u32 %r47, %ntid.x;
mul.lo.s32 %r48, %r47, %r152;
cvt.u64.u32	%rd68, %r48;
add.s64 %rd70, %rd68, %rd63;
add.s64 %rd71, %rd67, %rd70;
shl.b64 %rd72, %rd71, 3;
add.s64 %rd74, %rd30, %rd72;
ld.volatile.shared.f64 %fd10, [%rd17];
ld.volatile.shared.f64 %fd11, [%rd74];
add.f64 %fd12, %fd11, %fd10;
st.volatile.shared.f64 [%rd17], %fd12;

BB1_12:
membar.cta;
shl.b32 %r147, %r147, 1;
setp.lt.s32	%p9, %r147, 32;
@%p9 bra BB1_10;

BB1_13:
ld.param.u64 %rd18, [%rd1+104];
neg.s32 %r50, %r2;
cvt.s64.s32	%rd75, %r50;
mov.u32 %r52, %ntid.x;
mul.lo.s32 %r5, %r52, %r152;
cvt.u64.u32	%rd76, %r5;
add.s64 %rd78, %rd76, %rd63;
add.s64 %rd79, %rd75, %rd78;
shl.b64 %rd80, %rd79, 3;
add.s64 %rd82, %rd30, %rd80;
ld.shared.f64 %fd13, [%rd82];
st.shared.f64 [%rd17], %fd13;
bar.sync 0;
setp.gt.u32	%p10, %r5, 31;
@%p10 bra BB1_22;

mov.u32 %r55, %tid.y;
mad.lo.s32 %r57, %r52, %r55, %r43;
shl.b32 %r58, %r57, 5;
mov.u32 %r59, %ntid.y;
mul.lo.s32 %r60, %r59, %r52;
setp.ge.u32	%p11, %r58, %r60;
@%p11 bra BB1_16;

mul.wide.u32 %rd83, %r58, 8;
add.s64 %rd85, %rd30, %rd83;
ld.shared.f64 %fd14, [%rd85];
st.shared.f64 [%rd17], %fd14;

BB1_16:
membar.cta;
mov.u32 %r148, 1;
setp.lt.u32	%p12, %r60, 64;
@%p12 bra BB1_20;

BB1_17:
add.s32 %r70, %r148, %r2;
setp.gt.s32	%p13, %r70, 31;
@%p13 bra BB1_19;

cvt.s64.s32	%rd86, %r148;
mul.lo.s32 %r73, %r52, %r55;
cvt.u64.u32	%rd87, %r73;
add.s64 %rd89, %rd87, %rd63;
add.s64 %rd90, %rd86, %rd89;
shl.b64 %rd91, %rd90, 3;
add.s64 %rd93, %rd30, %rd91;
ld.volatile.shared.f64 %fd15, [%rd17];
ld.volatile.shared.f64 %fd16, [%rd93];
add.f64 %fd17, %fd16, %fd15;
st.volatile.shared.f64 [%rd17], %fd17;

BB1_19:
membar.cta;
shr.u32 %r78, %r60, 5;
shl.b32 %r148, %r148, 1;
setp.lt.s32	%p14, %r148, %r78;
@%p14 bra BB1_17;

BB1_20:
mul.lo.s32 %r82, %r52, %r55;
add.s32 %r83, %r82, %r43;
and.b32 %r84, %r83, 31;
neg.s32 %r85, %r84;
cvt.s64.s32	%rd94, %r85;
cvt.u64.u32	%rd95, %r82;
add.s64 %rd97, %rd95, %rd63;
add.s64 %rd98, %rd94, %rd97;
shl.b64 %rd99, %rd98, 3;
add.s64 %rd101, %rd30, %rd99;
ld.shared.f64 %fd18, [%rd101];
st.shared.f64 [%rd17], %fd18;
neg.s32 %r86, %r55;
setp.ne.s32	%p15, %r43, %r86;
@%p15 bra BB1_22;

ld.shared.f64 %fd19, [sh];
mov.u32 %r87, %ctaid.x;
cvta.to.global.u64 %rd102, %rd18;
mul.wide.u32 %rd103, %r87, 8;
add.s64 %rd104, %rd102, %rd103;
st.global.f64 [%rd104], %fd19;

BB1_22:
neg.s32 %r8, %r152;
bar.sync 0;
mov.u32 %r149, 0;
setp.ne.s32	%p16, %r43, %r8;
@%p16 bra BB1_24;

membar.gl;
atom.global.add.u32 %r91, [%rd2], 1;
add.s32 %r149, %r91, 1;

BB1_24:
setp.eq.s32	%p17, %r149, %r27;
selp.u32	%r11, 1, 0, %p17;
{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r11, 0; 
bar.red.or.pred %p2, 0, %p1; 
selp.u32 %r12, 1, 0, %p2; 
}
setp.eq.s32	%p19, %r12, 0;
mov.pred %p42, -1;
@%p19 bra BB1_47;

mov.u32 %r93, 0;
st.global.u32 [%rd2], %r93;
mov.u64 %rd107, 0;
st.local.u64 [%rd61], %rd107;
mad.lo.s32 %r97, %r52, %r152, %r43;
mov.f64 %fd48, 0d0000000000000000;
setp.ge.s32	%p20, %r97, %r27;
@%p20 bra BB1_28;

mov.u32 %r99, %ntid.y;
mul.lo.s32 %r13, %r99, %r52;
cvta.to.global.u64 %rd19, %rd18;
mov.u32 %r150, %r97;

BB1_27:
mov.u32 %r15, %r150;
mul.wide.s32 %rd108, %r15, 8;
add.s64 %rd109, %rd19, %rd108;
ld.local.f64 %fd21, [%rd61];
ld.volatile.global.f64 %fd22, [%rd109];
add.f64 %fd48, %fd22, %fd21;
st.local.f64 [%rd61], %fd48;
add.s32 %r16, %r13, %r15;
setp.lt.s32	%p21, %r16, %r27;
mov.u32 %r150, %r16;
@%p21 bra BB1_27;

BB1_28:
st.shared.f64 [%rd17], %fd48;
add.s32 %r104, %r2, 1;
setp.gt.u32	%p22, %r104, 31;
@%p22 bra BB1_30;

ld.volatile.shared.f64 %fd23, [%rd17];
ld.volatile.shared.f64 %fd24, [%rd17+8];
add.f64 %fd25, %fd24, %fd23;
st.volatile.shared.f64 [%rd17], %fd25;

BB1_30:
membar.cta;
add.s32 %r105, %r2, 2;
setp.gt.u32	%p23, %r105, 31;
@%p23 bra BB1_32;

ld.volatile.shared.f64 %fd26, [%rd17];
ld.volatile.shared.f64 %fd27, [%rd17+16];
add.f64 %fd28, %fd27, %fd26;
st.volatile.shared.f64 [%rd17], %fd28;

BB1_32:
membar.cta;
add.s32 %r106, %r2, 4;
setp.gt.u32	%p24, %r106, 31;
@%p24 bra BB1_34;

ld.volatile.shared.f64 %fd29, [%rd17];
ld.volatile.shared.f64 %fd30, [%rd17+32];
add.f64 %fd31, %fd30, %fd29;
st.volatile.shared.f64 [%rd17], %fd31;

BB1_34:
membar.cta;
add.s32 %r107, %r2, 8;
setp.gt.u32	%p25, %r107, 31;
@%p25 bra BB1_36;

ld.volatile.shared.f64 %fd32, [%rd17];
ld.volatile.shared.f64 %fd33, [%rd17+64];
add.f64 %fd34, %fd33, %fd32;
st.volatile.shared.f64 [%rd17], %fd34;

BB1_36:
membar.cta;
add.s32 %r108, %r2, 16;
setp.gt.u32	%p26, %r108, 31;
@%p26 bra BB1_38;

ld.volatile.shared.f64 %fd35, [%rd17];
ld.volatile.shared.f64 %fd36, [%rd17+128];
add.f64 %fd37, %fd36, %fd35;
st.volatile.shared.f64 [%rd17], %fd37;

BB1_38:
mov.u32 %r109, %ntid.y;
add.s32 %r110, %r109, -1;
setp.lt.u32	%p1, %r5, 32;
membar.cta;
mul.wide.u32 %rd112, %r110, 8;
add.s64 %rd20, %rd30, %rd112;
add.s32 %r115, %r5, %r43;
and.b32 %r116, %r115, 31;
neg.s32 %r117, %r116;
cvt.s64.s32	%rd114, %r117;
add.s64 %rd118, %rd114, %rd78;
shl.b64 %rd119, %rd118, 3;
add.s64 %rd120, %rd30, %rd119;
ld.shared.f64 %fd38, [%rd120];
st.shared.f64 [%rd17], %fd38;
bar.sync 0;
mov.pred %p42, 0;
@!%p1 bra BB1_47;
bra.uni BB1_39;

BB1_39:
mul.lo.s32 %r17, %r109, %r52;
shl.b32 %r123, %r97, 5;
setp.ge.u32	%p28, %r123, %r17;
@%p28 bra BB1_41;

mul.wide.u32 %rd121, %r123, 8;
add.s64 %rd123, %rd30, %rd121;
ld.shared.f64 %fd39, [%rd123];
st.shared.f64 [%rd17], %fd39;

BB1_41:
membar.cta;
shr.u32 %r18, %r17, 5;
mov.u32 %r151, 1;
setp.lt.u32	%p29, %r17, 64;
@%p29 bra BB1_45;

BB1_42:
add.s32 %r130, %r151, %r2;
setp.gt.s32	%p30, %r130, 31;
@%p30 bra BB1_44;

cvt.s64.s32	%rd124, %r151;
add.s64 %rd128, %rd124, %rd78;
shl.b64 %rd129, %rd128, 3;
add.s64 %rd131, %rd30, %rd129;
ld.volatile.shared.f64 %fd40, [%rd17];
ld.volatile.shared.f64 %fd41, [%rd131];
add.f64 %fd42, %fd41, %fd40;
st.volatile.shared.f64 [%rd17], %fd42;

BB1_44:
membar.cta;
shl.b32 %r151, %r151, 1;
setp.lt.s32	%p31, %r151, %r18;
@%p31 bra BB1_42;

BB1_45:
ld.shared.f64 %fd43, [%rd120];
st.shared.f64 [%rd17], %fd43;
@%p16 bra BB1_47;

ld.shared.f64 %fd44, [sh];
st.shared.f64 [%rd20], %fd44;

BB1_47:
@%p42 bra BB1_55;

ld.param.u8 %rs1, [%rd1+96];
mov.u32 %r21, %ntid.y;
add.s32 %r143, %r21, 2147483647;
shl.b32 %r144, %r143, 1;
cvt.u64.u32	%rd21, %r144;
mul.wide.u32 %rd140, %r144, 4;
add.s64 %rd22, %rd30, %rd140;
setp.eq.s16	%p35, %rs1, 0;
@%p35 bra BB1_50;

ld.param.u64 %rd142, [%rd1+88];
cvta.to.global.u64 %rd156, %rd142;
bra.uni BB1_51;

BB1_50:
ld.param.u64 %rd143, [%rd1+120];
setp.eq.s64	%p36, %rd143, 0;
selp.b64	%rd144, %rd18, %rd143, %p36;
cvta.to.global.u64 %rd156, %rd144;

BB1_51:
ld.param.u8 %rs2, [%rd1+24];
setp.ne.s32	%p37, %r152, 0;
setp.eq.s16	%p38, %rs2, 0;
or.pred %p39, %p37, %p38;
@%p39 bra BB1_53;

ld.shared.f64 %fd45, [%rd22];
sqrt.rn.f64 %fd46, %fd45;
st.shared.f64 [%rd22], %fd46;

BB1_53:
setp.gt.u32	%p40, %r152, 1;
@%p40 bra BB1_55;

BB1_54:
cvt.u64.u32	%rd145, %r152;
add.s64 %rd146, %rd145, %rd21;
shl.b64 %rd147, %rd146, 2;
add.s64 %rd149, %rd30, %rd147;
ld.shared.u32 %r146, [%rd149];
mul.wide.u32 %rd150, %r152, 4;
add.s64 %rd151, %rd156, %rd150;
st.global.u32 [%rd151], %r146;
add.s32 %r152, %r152, %r21;
setp.lt.u32	%p41, %r152, 2;
@%p41 bra BB1_54;

BB1_55:
ret;
}


