<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#setting" style=" font-size: 16px;">Design Settings</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#timing report" style=" font-size: 14px;">Timing Report</a></li>
<li><a href="#performance" style=" font-size: 14px;">Performance Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
<li><a href="#message" style=" font-size: 16px;">Message</a></li>
<li><a href="#summary" style=" font-size: 16px;">Summary</a></li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\top_watch.v<br>
D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\btn_deb.v<br>
D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\seq_control.v<br>
D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\watch_data_gen.v<br>
D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\div_clk.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">GowinSynthesis Verision</td>
<td>GowinSynthesis V1.9.5Beta</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed May 13 11:43:47 2020
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2020 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="setting">Design Settings</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module:</td>
<td>top_watch</td>
</tr>
<tr>
<td class="label">Part Number:</td>
<td>GW1N-UV4LQ144C6/I5</td>
</tr>
</table><br/>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>I/OPORT Usage:</b></td>
<td>17</td>
</tr>
<tr>
<td class="label"><b>I/OBUF Usage:</b></td>
<td>17</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>13</td>
</tr>
<tr>
<td class="label"><b>REG Usage:</b></td>
<td>136</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>29</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>25</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>49</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>29</td>
</tr>
<tr>
<td class="label"><b>LUT Usage:</b></td>
<td>207</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>21</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>62</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>124</td>
</tr>
<tr>
<td class="label"><b>ALU Usage:</b></td>
<td>70</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>70</td>
</tr>
<tr>
<td class="label"><b>INV Usage:</b></td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>7</td>
</tr>
</table><br/>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
Target Device: GW1N-4-LQFP144
<table class="summary_table">
<tr>
<td class="label">CFU Logics</td>
<td>284(214 LUTs, 70 ALUs) / 4608</td>
<td>6%</td>
</tr>
<tr>
<td class="label">Registers</td>
<td>136 / 3756</td>
<td>4%</td>
</tr>
<tr>
<td class="label">BSRAMs</td>
<td>0 / 10</td>
<td>0%</td>
</tr>
<tr>
<td class="label">DSP Macros</td>
<td>0 / (4*2)</td>
<td>0%</td>
</tr>
</table><br/><br/>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock</th>
<th>Type</th>
<th>Frequency</th>
<th>Period</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>DEFAULT_CLK</td>
<td>Base</td>
<td>100.0 MHz</td>
<td>10.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td> </td>
</tr>
</table><br/>
<h2><a name="timing report">Timing Report:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Top View:</td>
<td>top_watch</td>
</tr>
<tr>
<td class="label">Requested Frequency:</td>
<td>100.0 MHz</td>
</tr>
<tr>
<td class="label">Paths Requested:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Constraint File(ignored):</td>
<td></td>
</tr>
</table>
<b>All time values displayed in nanoseconds(ns).</b><br/><br/>
<h2><a name="performance">Performance Summary:</a></h2>
Worst Slack in Design:&nbsp0.964<br/>
<table class="summary_table">
<tr>
<th>Start Clock</th>
<th>Slack</th>
<th>Requested Frequency</th>
<th>Estimated Frequency</th>
<th>Requested Period</th>
<th>Estimated Period</th>
<th>Clock Type</th>
</tr>
<tr>
<td>DEFAULT_CLK</td>
<td>0.964</td>
<td>100.0 MHz</td>
<td>110.7 MHz</td>
<td>10.000</td>
<td>9.036</td>
<td>Base</td>
</tr>
</table><br/>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<b>Path information for path number&nbsp</b>1&nbsp:&nbsp<br/>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">    Slack(critical):</td>
<td>0.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time:</td>
<td>9.781</td>
</tr>
<tr>
<td class="label">Data Required Time:</td>
<td>10.745</td>
</tr>
<tr>
<td class="label">Number of Logic Level:</td>
<td>7</td>
</tr>
<tr>
<td class="label">Starting Point:</td>
<td>u_watch_data_gen/key_cnt_1_ins1617</td>
</tr>
<tr>
<td class="label">Ending Point:</td>
<td>u_watch_data_gen/hour_h_fix_1_ins1870</td>
</tr>
<tr>
<td class="label">The Start Point Is Clocked By:</td>
<td>DEFAULT_CLK[rising]</td>
</tr>
<tr>
<td class="label">The End Point Is Clocked By:</td>
<td>DEFAULT_CLK[rising]</td>
</tr>
</table><br/><br/>
<table class="summary_table">
<tr>
<th>Instance/Net Name</th>
<th>Type</th>
<th>Pin Name</th>
<th>Pin Dir</th>
<th>Delay</th>
<th>Arrival Time</th>
<th>Fanout</th>
</tr>
<tr>
<td>clk_ibuf715</td>
<td>IBUF</td>
<td>I</td>
<td>In</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
</tr>
<tr>
<td>clk_ibuf715</td>
<td>IBUF</td>
<td>O</td>
<td>Out</td>
<td>0.982</td>
<td>0.982</td>
<td>-</td>
</tr>
<tr>
<td>clk</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.363</td>
<td>-</td>
<td>122</td>
</tr>
<tr>
<td>\u_watch_data_gen/key_cnt_1_ins1617 </td>
<td>DFFRE</td>
<td>CLK</td>
<td>In</td>
<td>-</td>
<td>1.345</td>
<td>-</td>
</tr>
<tr>
<td>\u_watch_data_gen/key_cnt_1_ins1617 </td>
<td>DFFRE</td>
<td>Q</td>
<td>Out</td>
<td>0.458</td>
<td>1.803</td>
<td>-</td>
</tr>
<tr>
<td>u_watch_data_gen_key_cnt[1]</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>17</td>
</tr>
<tr>
<td>\u_watch_data_gen/n155_ins2449 </td>
<td>LUT3</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>2.283</td>
<td>-</td>
</tr>
<tr>
<td>\u_watch_data_gen/n155_ins2449 </td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>3.382</td>
<td>-</td>
</tr>
<tr>
<td>u_watch_data_gen_n155</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>12</td>
</tr>
<tr>
<td>\u_watch_data_gen/n424_ins2568 </td>
<td>LUT3</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>3.862</td>
<td>-</td>
</tr>
<tr>
<td>\u_watch_data_gen/n424_ins2568 </td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>1.032</td>
<td>4.894</td>
<td>-</td>
</tr>
<tr>
<td>u_watch_data_gen_n424</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>4</td>
</tr>
<tr>
<td>\u_watch_data_gen/n443_ins1965 </td>
<td>ALU</td>
<td>I3</td>
<td>In</td>
<td>-</td>
<td>5.374</td>
<td>-</td>
</tr>
<tr>
<td>\u_watch_data_gen/n443_ins1965 </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.550</td>
<td>5.924</td>
<td>-</td>
</tr>
<tr>
<td>u_watch_data_gen_n443_4_COUT</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_watch_data_gen/n442_ins1966 </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>5.924</td>
<td>-</td>
</tr>
<tr>
<td>\u_watch_data_gen/n442_ins1966 </td>
<td>ALU</td>
<td>SUM</td>
<td>Out</td>
<td>0.563</td>
<td>6.487</td>
<td>-</td>
</tr>
<tr>
<td>u_watch_data_gen_n442</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>\u_watch_data_gen/n454_ins2468 </td>
<td>LUT4</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>6.967</td>
<td>-</td>
</tr>
<tr>
<td>\u_watch_data_gen/n454_ins2468 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.822</td>
<td>7.789</td>
<td>-</td>
</tr>
<tr>
<td>u_watch_data_gen_n454</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_watch_data_gen/n454_ins2362 </td>
<td>LUT4</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>8.269</td>
<td>-</td>
</tr>
<tr>
<td>\u_watch_data_gen/n454_ins2362 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>1.032</td>
<td>9.301</td>
<td>-</td>
</tr>
<tr>
<td>u_watch_data_gen_n454_9</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_watch_data_gen/hour_h_fix_1_ins1870 </td>
<td>DFFE</td>
<td>D</td>
<td>In</td>
<td>-</td>
<td>9.781</td>
<td>-</td>
</tr>
</table><br/>
<b>Total Path Delay: </b>9.781<br/>
<b>Logic Delay: </b>6.538(66.8%)<br/>
<b>Route Delay: </b>3.243(33.2%)<br/>
<br/><br/>
<b>Path information for path number&nbsp</b>2&nbsp:&nbsp<br/>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">    Slack(non-critical):</td>
<td>2.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time:</td>
<td>8.660</td>
</tr>
<tr>
<td class="label">Data Required Time:</td>
<td>10.745</td>
</tr>
<tr>
<td class="label">Number of Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Starting Point:</td>
<td>u_watch_data_gen/key_out_reg_1_ins1614</td>
</tr>
<tr>
<td class="label">Ending Point:</td>
<td>u_watch_data_gen/minutes_l_fix_3_ins1800</td>
</tr>
<tr>
<td class="label">The Start Point Is Clocked By:</td>
<td>DEFAULT_CLK[rising]</td>
</tr>
<tr>
<td class="label">The End Point Is Clocked By:</td>
<td>DEFAULT_CLK[rising]</td>
</tr>
</table><br/><br/>
<table class="summary_table">
<tr>
<th>Instance/Net Name</th>
<th>Type</th>
<th>Pin Name</th>
<th>Pin Dir</th>
<th>Delay</th>
<th>Arrival Time</th>
<th>Fanout</th>
</tr>
<tr>
<td>clk_ibuf715</td>
<td>IBUF</td>
<td>I</td>
<td>In</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
</tr>
<tr>
<td>clk_ibuf715</td>
<td>IBUF</td>
<td>O</td>
<td>Out</td>
<td>0.982</td>
<td>0.982</td>
<td>-</td>
</tr>
<tr>
<td>clk</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.363</td>
<td>-</td>
<td>122</td>
</tr>
<tr>
<td>\u_watch_data_gen/key_out_reg_1_ins1614 </td>
<td>DFF</td>
<td>CLK</td>
<td>In</td>
<td>-</td>
<td>1.345</td>
<td>-</td>
</tr>
<tr>
<td>\u_watch_data_gen/key_out_reg_1_ins1614 </td>
<td>DFF</td>
<td>Q</td>
<td>Out</td>
<td>0.458</td>
<td>1.803</td>
<td>-</td>
</tr>
<tr>
<td>u_watch_data_gen_key_out_reg[1]</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>8</td>
</tr>
<tr>
<td>\u_watch_data_gen/n193_ins2450 </td>
<td>LUT2</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>2.283</td>
<td>-</td>
</tr>
<tr>
<td>\u_watch_data_gen/n193_ins2450 </td>
<td>LUT2</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>3.382</td>
<td>-</td>
</tr>
<tr>
<td>u_watch_data_gen_n193</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>7</td>
</tr>
<tr>
<td>\u_watch_data_gen/n193_ins2562 </td>
<td>LUT4</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>3.862</td>
<td>-</td>
</tr>
<tr>
<td>\u_watch_data_gen/n193_ins2562 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>1.032</td>
<td>4.894</td>
<td>-</td>
</tr>
<tr>
<td>u_watch_data_gen_n193_15</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>4</td>
</tr>
<tr>
<td>\u_watch_data_gen/n212_ins1950 </td>
<td>ALU</td>
<td>I3</td>
<td>In</td>
<td>-</td>
<td>5.374</td>
<td>-</td>
</tr>
<tr>
<td>\u_watch_data_gen/n212_ins1950 </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.550</td>
<td>5.924</td>
<td>-</td>
</tr>
<tr>
<td>u_watch_data_gen_n212_4_COUT</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_watch_data_gen/n211_ins1951 </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>5.924</td>
<td>-</td>
</tr>
<tr>
<td>\u_watch_data_gen/n211_ins1951 </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.057</td>
<td>5.981</td>
<td>-</td>
</tr>
<tr>
<td>u_watch_data_gen_n211_4_COUT</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_watch_data_gen/n210_ins1952 </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>5.981</td>
<td>-</td>
</tr>
<tr>
<td>\u_watch_data_gen/n210_ins1952 </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.057</td>
<td>6.038</td>
<td>-</td>
</tr>
<tr>
<td>u_watch_data_gen_n210_4_COUT</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_watch_data_gen/n209_ins1953 </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>6.038</td>
<td>-</td>
</tr>
<tr>
<td>\u_watch_data_gen/n209_ins1953 </td>
<td>ALU</td>
<td>SUM</td>
<td>Out</td>
<td>0.563</td>
<td>6.601</td>
<td>-</td>
</tr>
<tr>
<td>u_watch_data_gen_n209</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_watch_data_gen/n221_ins2347 </td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>7.081</td>
<td>-</td>
</tr>
<tr>
<td>\u_watch_data_gen/n221_ins2347 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>8.180</td>
<td>-</td>
</tr>
<tr>
<td>u_watch_data_gen_n221</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_watch_data_gen/minutes_l_fix_3_ins1800 </td>
<td>DFFE</td>
<td>D</td>
<td>In</td>
<td>-</td>
<td>8.660</td>
<td>-</td>
</tr>
</table><br/>
<b>Total Path Delay: </b>8.660<br/>
<b>Logic Delay: </b>5.897(68.1%)<br/>
<b>Route Delay: </b>2.763(31.9%)<br/>
<br/><br/>
<b>Path information for path number&nbsp</b>3&nbsp:&nbsp<br/>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">    Slack(non-critical):</td>
<td>2.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time:</td>
<td>8.660</td>
</tr>
<tr>
<td class="label">Data Required Time:</td>
<td>10.745</td>
</tr>
<tr>
<td class="label">Number of Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Starting Point:</td>
<td>u_watch_data_gen/key_cnt_1_ins1617</td>
</tr>
<tr>
<td class="label">Ending Point:</td>
<td>u_watch_data_gen/hour_h_fix_3_ins1859</td>
</tr>
<tr>
<td class="label">The Start Point Is Clocked By:</td>
<td>DEFAULT_CLK[rising]</td>
</tr>
<tr>
<td class="label">The End Point Is Clocked By:</td>
<td>DEFAULT_CLK[rising]</td>
</tr>
</table><br/><br/>
<table class="summary_table">
<tr>
<th>Instance/Net Name</th>
<th>Type</th>
<th>Pin Name</th>
<th>Pin Dir</th>
<th>Delay</th>
<th>Arrival Time</th>
<th>Fanout</th>
</tr>
<tr>
<td>clk_ibuf715</td>
<td>IBUF</td>
<td>I</td>
<td>In</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
</tr>
<tr>
<td>clk_ibuf715</td>
<td>IBUF</td>
<td>O</td>
<td>Out</td>
<td>0.982</td>
<td>0.982</td>
<td>-</td>
</tr>
<tr>
<td>clk</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.363</td>
<td>-</td>
<td>122</td>
</tr>
<tr>
<td>\u_watch_data_gen/key_cnt_1_ins1617 </td>
<td>DFFRE</td>
<td>CLK</td>
<td>In</td>
<td>-</td>
<td>1.345</td>
<td>-</td>
</tr>
<tr>
<td>\u_watch_data_gen/key_cnt_1_ins1617 </td>
<td>DFFRE</td>
<td>Q</td>
<td>Out</td>
<td>0.458</td>
<td>1.803</td>
<td>-</td>
</tr>
<tr>
<td>u_watch_data_gen_key_cnt[1]</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>17</td>
</tr>
<tr>
<td>\u_watch_data_gen/n155_ins2449 </td>
<td>LUT3</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>2.283</td>
<td>-</td>
</tr>
<tr>
<td>\u_watch_data_gen/n155_ins2449 </td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>3.382</td>
<td>-</td>
</tr>
<tr>
<td>u_watch_data_gen_n155</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>12</td>
</tr>
<tr>
<td>\u_watch_data_gen/n424_ins2568 </td>
<td>LUT3</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>3.862</td>
<td>-</td>
</tr>
<tr>
<td>\u_watch_data_gen/n424_ins2568 </td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>1.032</td>
<td>4.894</td>
<td>-</td>
</tr>
<tr>
<td>u_watch_data_gen_n424</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>4</td>
</tr>
<tr>
<td>\u_watch_data_gen/n443_ins1965 </td>
<td>ALU</td>
<td>I3</td>
<td>In</td>
<td>-</td>
<td>5.374</td>
<td>-</td>
</tr>
<tr>
<td>\u_watch_data_gen/n443_ins1965 </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.550</td>
<td>5.924</td>
<td>-</td>
</tr>
<tr>
<td>u_watch_data_gen_n443_4_COUT</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_watch_data_gen/n442_ins1966 </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>5.924</td>
<td>-</td>
</tr>
<tr>
<td>\u_watch_data_gen/n442_ins1966 </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.057</td>
<td>5.981</td>
<td>-</td>
</tr>
<tr>
<td>u_watch_data_gen_n442_4_COUT</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_watch_data_gen/n441_ins1967 </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>5.981</td>
<td>-</td>
</tr>
<tr>
<td>\u_watch_data_gen/n441_ins1967 </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.057</td>
<td>6.038</td>
<td>-</td>
</tr>
<tr>
<td>u_watch_data_gen_n441_4_COUT</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_watch_data_gen/n440_ins1968 </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>6.038</td>
<td>-</td>
</tr>
<tr>
<td>\u_watch_data_gen/n440_ins1968 </td>
<td>ALU</td>
<td>SUM</td>
<td>Out</td>
<td>0.563</td>
<td>6.601</td>
<td>-</td>
</tr>
<tr>
<td>u_watch_data_gen_n440</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_watch_data_gen/n452_ins2359 </td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>7.081</td>
<td>-</td>
</tr>
<tr>
<td>\u_watch_data_gen/n452_ins2359 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>8.180</td>
<td>-</td>
</tr>
<tr>
<td>u_watch_data_gen_n452</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_watch_data_gen/hour_h_fix_3_ins1859 </td>
<td>DFFE</td>
<td>D</td>
<td>In</td>
<td>-</td>
<td>8.660</td>
<td>-</td>
</tr>
</table><br/>
<b>Total Path Delay: </b>8.660<br/>
<b>Logic Delay: </b>5.897(68.1%)<br/>
<b>Route Delay: </b>2.763(31.9%)<br/>
<br/><br/>
<b>Path information for path number&nbsp</b>4&nbsp:&nbsp<br/>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">    Slack(non-critical):</td>
<td>2.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time:</td>
<td>8.660</td>
</tr>
<tr>
<td class="label">Data Required Time:</td>
<td>10.745</td>
</tr>
<tr>
<td class="label">Number of Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Starting Point:</td>
<td>u_watch_data_gen/key_out_reg_1_ins1614</td>
</tr>
<tr>
<td class="label">Ending Point:</td>
<td>u_watch_data_gen/hour_l_fix_3_ins1843</td>
</tr>
<tr>
<td class="label">The Start Point Is Clocked By:</td>
<td>DEFAULT_CLK[rising]</td>
</tr>
<tr>
<td class="label">The End Point Is Clocked By:</td>
<td>DEFAULT_CLK[rising]</td>
</tr>
</table><br/><br/>
<table class="summary_table">
<tr>
<th>Instance/Net Name</th>
<th>Type</th>
<th>Pin Name</th>
<th>Pin Dir</th>
<th>Delay</th>
<th>Arrival Time</th>
<th>Fanout</th>
</tr>
<tr>
<td>clk_ibuf715</td>
<td>IBUF</td>
<td>I</td>
<td>In</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
</tr>
<tr>
<td>clk_ibuf715</td>
<td>IBUF</td>
<td>O</td>
<td>Out</td>
<td>0.982</td>
<td>0.982</td>
<td>-</td>
</tr>
<tr>
<td>clk</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.363</td>
<td>-</td>
<td>122</td>
</tr>
<tr>
<td>\u_watch_data_gen/key_out_reg_1_ins1614 </td>
<td>DFF</td>
<td>CLK</td>
<td>In</td>
<td>-</td>
<td>1.345</td>
<td>-</td>
</tr>
<tr>
<td>\u_watch_data_gen/key_out_reg_1_ins1614 </td>
<td>DFF</td>
<td>Q</td>
<td>Out</td>
<td>0.458</td>
<td>1.803</td>
<td>-</td>
</tr>
<tr>
<td>u_watch_data_gen_key_out_reg[1]</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>8</td>
</tr>
<tr>
<td>\u_watch_data_gen/n193_ins2450 </td>
<td>LUT2</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>2.283</td>
<td>-</td>
</tr>
<tr>
<td>\u_watch_data_gen/n193_ins2450 </td>
<td>LUT2</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>3.382</td>
<td>-</td>
</tr>
<tr>
<td>u_watch_data_gen_n193</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>7</td>
</tr>
<tr>
<td>\u_watch_data_gen/n353_ins2564 </td>
<td>LUT4</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>3.862</td>
<td>-</td>
</tr>
<tr>
<td>\u_watch_data_gen/n353_ins2564 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>1.032</td>
<td>4.894</td>
<td>-</td>
</tr>
<tr>
<td>u_watch_data_gen_n353</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>4</td>
</tr>
<tr>
<td>\u_watch_data_gen/n373_ins1960 </td>
<td>ALU</td>
<td>I3</td>
<td>In</td>
<td>-</td>
<td>5.374</td>
<td>-</td>
</tr>
<tr>
<td>\u_watch_data_gen/n373_ins1960 </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.550</td>
<td>5.924</td>
<td>-</td>
</tr>
<tr>
<td>u_watch_data_gen_n373_4_COUT</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_watch_data_gen/n372_ins1961 </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>5.924</td>
<td>-</td>
</tr>
<tr>
<td>\u_watch_data_gen/n372_ins1961 </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.057</td>
<td>5.981</td>
<td>-</td>
</tr>
<tr>
<td>u_watch_data_gen_n372_4_COUT</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_watch_data_gen/n371_ins1962 </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>5.981</td>
<td>-</td>
</tr>
<tr>
<td>\u_watch_data_gen/n371_ins1962 </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.057</td>
<td>6.038</td>
<td>-</td>
</tr>
<tr>
<td>u_watch_data_gen_n371_4_COUT</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_watch_data_gen/n370_ins1963 </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>6.038</td>
<td>-</td>
</tr>
<tr>
<td>\u_watch_data_gen/n370_ins1963 </td>
<td>ALU</td>
<td>SUM</td>
<td>Out</td>
<td>0.563</td>
<td>6.601</td>
<td>-</td>
</tr>
<tr>
<td>u_watch_data_gen_n370</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_watch_data_gen/n378_ins2415 </td>
<td>LUT3</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>7.081</td>
<td>-</td>
</tr>
<tr>
<td>\u_watch_data_gen/n378_ins2415 </td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>8.180</td>
<td>-</td>
</tr>
<tr>
<td>u_watch_data_gen_n378</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_watch_data_gen/hour_l_fix_3_ins1843 </td>
<td>DFFRE</td>
<td>D</td>
<td>In</td>
<td>-</td>
<td>8.660</td>
<td>-</td>
</tr>
</table><br/>
<b>Total Path Delay: </b>8.660<br/>
<b>Logic Delay: </b>5.897(68.1%)<br/>
<b>Route Delay: </b>2.763(31.9%)<br/>
<br/><br/>
<b>Path information for path number&nbsp</b>5&nbsp:&nbsp<br/>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">    Slack(non-critical):</td>
<td>2.142</td>
</tr>
<tr>
<td class="label">Data Arrival Time:</td>
<td>8.603</td>
</tr>
<tr>
<td class="label">Data Required Time:</td>
<td>10.745</td>
</tr>
<tr>
<td class="label">Number of Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Starting Point:</td>
<td>u_watch_data_gen/key_cnt_1_ins1617</td>
</tr>
<tr>
<td class="label">Ending Point:</td>
<td>u_watch_data_gen/hour_h_fix_2_ins1864</td>
</tr>
<tr>
<td class="label">The Start Point Is Clocked By:</td>
<td>DEFAULT_CLK[rising]</td>
</tr>
<tr>
<td class="label">The End Point Is Clocked By:</td>
<td>DEFAULT_CLK[rising]</td>
</tr>
</table><br/><br/>
<table class="summary_table">
<tr>
<th>Instance/Net Name</th>
<th>Type</th>
<th>Pin Name</th>
<th>Pin Dir</th>
<th>Delay</th>
<th>Arrival Time</th>
<th>Fanout</th>
</tr>
<tr>
<td>clk_ibuf715</td>
<td>IBUF</td>
<td>I</td>
<td>In</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
</tr>
<tr>
<td>clk_ibuf715</td>
<td>IBUF</td>
<td>O</td>
<td>Out</td>
<td>0.982</td>
<td>0.982</td>
<td>-</td>
</tr>
<tr>
<td>clk</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.363</td>
<td>-</td>
<td>122</td>
</tr>
<tr>
<td>\u_watch_data_gen/key_cnt_1_ins1617 </td>
<td>DFFRE</td>
<td>CLK</td>
<td>In</td>
<td>-</td>
<td>1.345</td>
<td>-</td>
</tr>
<tr>
<td>\u_watch_data_gen/key_cnt_1_ins1617 </td>
<td>DFFRE</td>
<td>Q</td>
<td>Out</td>
<td>0.458</td>
<td>1.803</td>
<td>-</td>
</tr>
<tr>
<td>u_watch_data_gen_key_cnt[1]</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>17</td>
</tr>
<tr>
<td>\u_watch_data_gen/n155_ins2449 </td>
<td>LUT3</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>2.283</td>
<td>-</td>
</tr>
<tr>
<td>\u_watch_data_gen/n155_ins2449 </td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>3.382</td>
<td>-</td>
</tr>
<tr>
<td>u_watch_data_gen_n155</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>12</td>
</tr>
<tr>
<td>\u_watch_data_gen/n424_ins2568 </td>
<td>LUT3</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>3.862</td>
<td>-</td>
</tr>
<tr>
<td>\u_watch_data_gen/n424_ins2568 </td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>1.032</td>
<td>4.894</td>
<td>-</td>
</tr>
<tr>
<td>u_watch_data_gen_n424</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>4</td>
</tr>
<tr>
<td>\u_watch_data_gen/n443_ins1965 </td>
<td>ALU</td>
<td>I3</td>
<td>In</td>
<td>-</td>
<td>5.374</td>
<td>-</td>
</tr>
<tr>
<td>\u_watch_data_gen/n443_ins1965 </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.550</td>
<td>5.924</td>
<td>-</td>
</tr>
<tr>
<td>u_watch_data_gen_n443_4_COUT</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_watch_data_gen/n442_ins1966 </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>5.924</td>
<td>-</td>
</tr>
<tr>
<td>\u_watch_data_gen/n442_ins1966 </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.057</td>
<td>5.981</td>
<td>-</td>
</tr>
<tr>
<td>u_watch_data_gen_n442_4_COUT</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_watch_data_gen/n441_ins1967 </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>5.981</td>
<td>-</td>
</tr>
<tr>
<td>\u_watch_data_gen/n441_ins1967 </td>
<td>ALU</td>
<td>SUM</td>
<td>Out</td>
<td>0.563</td>
<td>6.544</td>
<td>-</td>
</tr>
<tr>
<td>u_watch_data_gen_n441</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_watch_data_gen/n453_ins2360 </td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>7.024</td>
<td>-</td>
</tr>
<tr>
<td>\u_watch_data_gen/n453_ins2360 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>8.123</td>
<td>-</td>
</tr>
<tr>
<td>u_watch_data_gen_n453</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_watch_data_gen/hour_h_fix_2_ins1864 </td>
<td>DFFE</td>
<td>D</td>
<td>In</td>
<td>-</td>
<td>8.603</td>
<td>-</td>
</tr>
</table><br/>
<b>Total Path Delay: </b>8.603<br/>
<b>Logic Delay: </b>5.840(67.9%)<br/>
<b>Route Delay: </b>2.763(32.1%)<br/>
<br/><br/>
<h1><a name="message">Message</a></h1>
<big>Info    (EXT0100) : Run analyzation & elaboration</big><br/>
<big>Info    (EXT1482) : Analyzing Verilog file 'D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\top_watch.v'</big><br/>
<big>Info    (EXT1482) : Analyzing Verilog file 'D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\btn_deb.v'</big><br/>
<big>Warning (EXT1199) : Parameter declaration becomes local in 'btn_deb' with formal parameter declaration list(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\btn_deb.v:34)</big><br/>
<big>Info    (EXT1482) : Analyzing Verilog file 'D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\seq_control.v'</big><br/>
<big>Info    (EXT1482) : Analyzing Verilog file 'D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\watch_data_gen.v'</big><br/>
<big>Info    (EXT1482) : Analyzing Verilog file 'D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\div_clk.v'</big><br/>
<big>Warning (EXT1199) : Parameter declaration becomes local in 'div_clk' with formal parameter declaration list(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\div_clk.v:29)</big><br/>
<big>Info    (EXT1018) : Compiling module 'top_watch'(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\top_watch.v:21)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\top_watch.v:38)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\top_watch.v:40)</big><br/>
<big>Info    (EXT1018) : Compiling module 'watch_data_gen(CLK_FRE=26'b0101101110001101100000000)'(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\watch_data_gen.v:21)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\watch_data_gen.v:44)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\watch_data_gen.v:46)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\watch_data_gen.v:52)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\watch_data_gen.v:54)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\watch_data_gen.v:56)</big><br/>
<big>Info    (EXT1018) : Compiling module 'btn_deb(BT_WIDTH=4'b011,CLK_FRE=26'b0101101110001101100000000)'(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\btn_deb.v:23)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\btn_deb.v:40)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\btn_deb.v:42)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\btn_deb.v:48)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\watch_data_gen.v:94)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\watch_data_gen.v:101)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\watch_data_gen.v:103)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\watch_data_gen.v:111)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\watch_data_gen.v:113)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\watch_data_gen.v:115)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\watch_data_gen.v:117)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\watch_data_gen.v:119)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\watch_data_gen.v:126)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\watch_data_gen.v:128)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\watch_data_gen.v:130)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\watch_data_gen.v:132)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\watch_data_gen.v:134)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\watch_data_gen.v:141)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\watch_data_gen.v:143)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\watch_data_gen.v:145)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\watch_data_gen.v:147)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\watch_data_gen.v:149)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\watch_data_gen.v:151)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\watch_data_gen.v:153)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\watch_data_gen.v:160)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\watch_data_gen.v:162)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\watch_data_gen.v:164)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\watch_data_gen.v:166)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\watch_data_gen.v:168)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\watch_data_gen.v:178)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\watch_data_gen.v:180)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\watch_data_gen.v:189)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\watch_data_gen.v:191)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\watch_data_gen.v:193)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\watch_data_gen.v:195)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\watch_data_gen.v:201)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\watch_data_gen.v:203)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\watch_data_gen.v:205)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\watch_data_gen.v:207)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\watch_data_gen.v:215)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\watch_data_gen.v:217)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\watch_data_gen.v:219)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\watch_data_gen.v:221)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\watch_data_gen.v:223)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\watch_data_gen.v:229)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\watch_data_gen.v:231)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\watch_data_gen.v:233)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\watch_data_gen.v:235)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\watch_data_gen.v:251)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\watch_data_gen.v:256)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\watch_data_gen.v:261)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\watch_data_gen.v:266)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\watch_data_gen.v:271)</big><br/>
<big>Info    (EXT1018) : Compiling module 'div_clk(CLK_FRE=26'b0101101110001101100000000)'(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\div_clk.v:21)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\div_clk.v:34)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\div_clk.v:36)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\div_clk.v:43)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\div_clk.v:45)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\top_watch.v:84)</big><br/>
<big>Info    (EXT1018) : Compiling module 'seq_control'(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\seq_control.v:21)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\top_watch.v:144)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\top_watch.v:146)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\top_watch.v:148)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\top_watch.v:150)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\top_watch.v:157)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\top_watch.v:159)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\top_watch.v:161)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\top_watch.v:163)</big><br/>
<big>Info    (EXT0101) : Current top module is "top_watch"</big><br/>
<big>Info    (CVT0001) : Run conversion</big><br/>
<big>Info    (DIO0001) : Run device independent optimization</big><br/>
<big>Info    (DIO0006) : Register and gate optimizing before inferencing</big><br/>
<big>Info    (DSP0001) : DSP inferencing</big><br/>
<big>Info    (RAM0001) : RAM inferencing</big><br/>
<big>Info    (ATO0001) : Adder tree reduction</big><br/>
<big>Info    (ATO0002) : Rebuild ALU instances from adder tree nodes</big><br/>
<big>Info    (DIO0001) : Run device independent optimization</big><br/>
<big>Info    (DIO0007) : Register and gate optimizing before mapping</big><br/>
<big>Info    (MAP0001) : Run tech-mapping</big><br/>
<big>Info    (MAP0003) : Run logic optimization</big><br/>
<big>Info    (DIO0001) : Run device independent optimization</big><br/>
<big>Info    (SYN0009) : Write post-map netlist to file: D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\impl\gwsynthesis\watch.vg</big><br/>
<br/>
<h1><a name="summary">Summary</a></h1>
<table class="summary_table">
<tr>
<td class="label"><b>Total Warnings:</b></td> 
<td>74</td>
</tr>
<tr>
<td class="label"><b>Total Informations:</b></td> 
<td>25</td>
</tr>
</table><br/>
<b>Synthesis completed successfully!</b><br/>
Process took 0h:0m:2s realtime, 0h:0m:2s cputime
<br/>
Memory peak: 86.6MB
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
