INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/lab_5/test/Table_Tennis/Table_Tennis.sim/sim_1/impl/timing/xsim/Table_Tennis_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Table_Tennis
INFO: [VRFC 10-311] analyzing module glbl
