{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530812087142 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530812087143 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 05 14:34:46 2018 " "Processing started: Thu Jul 05 14:34:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530812087143 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530812087143 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto_crc -c projeto_lcd_controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto_crc -c projeto_lcd_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530812087143 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1530812088338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vinicius/desktop/pbl - sistemas digitais/tec499-problema2/verilog/uart_controller/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/vinicius/desktop/pbl - sistemas digitais/tec499-problema2/verilog/uart_controller/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../../verilog/uart_controller/uart_rx.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/uart_controller/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812088469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vinicius/desktop/pbl - sistemas digitais/tec499-problema2/verilog/uart_controller/uart_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/vinicius/desktop/pbl - sistemas digitais/tec499-problema2/verilog/uart_controller/uart_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_controller " "Found entity 1: uart_controller" {  } { { "../../verilog/uart_controller/uart_controller.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/uart_controller/uart_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812088477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vinicius/desktop/pbl - sistemas digitais/tec499-problema2/verilog/uart_controller/mux4_1_4bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/vinicius/desktop/pbl - sistemas digitais/tec499-problema2/verilog/uart_controller/mux4_1_4bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1_4bits " "Found entity 1: mux4_1_4bits" {  } { { "../../verilog/uart_controller/mux4_1_4bits.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/uart_controller/mux4_1_4bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812088487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vinicius/desktop/pbl - sistemas digitais/tec499-problema2/verilog/uart_controller/mux4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/vinicius/desktop/pbl - sistemas digitais/tec499-problema2/verilog/uart_controller/mux4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "../../verilog/uart_controller/mux4_1.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/uart_controller/mux4_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812088496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vinicius/desktop/pbl - sistemas digitais/tec499-problema2/verilog/uart_controller/fifo_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/vinicius/desktop/pbl - sistemas digitais/tec499-problema2/verilog/uart_controller/fifo_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_controller " "Found entity 1: fifo_controller" {  } { { "../../verilog/uart_controller/fifo_controller.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/uart_controller/fifo_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812088507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vinicius/desktop/pbl - sistemas digitais/tec499-problema2/verilog/uart_controller/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/vinicius/desktop/pbl - sistemas digitais/tec499-problema2/verilog/uart_controller/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../../verilog/uart_controller/fifo.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/uart_controller/fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812088519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vinicius/desktop/pbl - sistemas digitais/tec499-problema2/verilog/uart_controller/baud_115200_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/vinicius/desktop/pbl - sistemas digitais/tec499-problema2/verilog/uart_controller/baud_115200_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 baud_115200_generator " "Found entity 1: baud_115200_generator" {  } { { "../../verilog/uart_controller/baud_115200_generator.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/uart_controller/baud_115200_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812088530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vinicius/desktop/pbl - sistemas digitais/tec499-problema2/verilog/uart_controller/baud_19200_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/vinicius/desktop/pbl - sistemas digitais/tec499-problema2/verilog/uart_controller/baud_19200_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 baud_19200_generator " "Found entity 1: baud_19200_generator" {  } { { "../../verilog/uart_controller/baud_19200_generator.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/uart_controller/baud_19200_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812088542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vinicius/desktop/pbl - sistemas digitais/tec499-problema2/verilog/uart_controller/baud_9600_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/vinicius/desktop/pbl - sistemas digitais/tec499-problema2/verilog/uart_controller/baud_9600_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 baud_9600_generator " "Found entity 1: baud_9600_generator" {  } { { "../../verilog/uart_controller/baud_9600_generator.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/uart_controller/baud_9600_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812088553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vinicius/desktop/pbl - sistemas digitais/tec499-problema2/verilog/uart_controller/baud_7200_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/vinicius/desktop/pbl - sistemas digitais/tec499-problema2/verilog/uart_controller/baud_7200_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 baud_7200_generator " "Found entity 1: baud_7200_generator" {  } { { "../../verilog/uart_controller/baud_7200_generator.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/uart_controller/baud_7200_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812088565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/projeto_crc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file projeto_qsys/niosqsys/synthesis/projeto_crc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 projeto_crc " "Found entity 1: projeto_crc" {  } { { "projeto_qsys/NiosQsys/synthesis/projeto_crc.bdf" "" { Schematic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/projeto_crc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812088576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/niosqsys_rx_dados.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/niosqsys_rx_dados.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosQsys_rx_dados " "Found entity 1: NiosQsys_rx_dados" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_rx_dados.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_rx_dados.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812088589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/niosqsys_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/niosqsys_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosQsys_rsp_xbar_mux " "Found entity 1: NiosQsys_rsp_xbar_mux" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_rsp_xbar_mux.sv" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812088598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/niosqsys_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/niosqsys_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosQsys_rsp_xbar_demux " "Found entity 1: NiosQsys_rsp_xbar_demux" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_rsp_xbar_demux.sv" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812088608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/niosqsys_read.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/niosqsys_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosQsys_read " "Found entity 1: NiosQsys_read" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_read.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_read.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812088619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/niosqsys_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/niosqsys_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosQsys_pio_0 " "Found entity 1: NiosQsys_pio_0" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_pio_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812088634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/niosqsys_parallel_port_0.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/niosqsys_parallel_port_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosQsys_parallel_port_0 " "Found entity 1: NiosQsys_parallel_port_0" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_parallel_port_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_parallel_port_0.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812088648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/niosqsys_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/niosqsys_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosQsys_onchip_memory2_0 " "Found entity 1: NiosQsys_onchip_memory2_0" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_onchip_memory2_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812088661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/niosqsys_number_received_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/niosqsys_number_received_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosQsys_number_received_bytes " "Found entity 1: NiosQsys_number_received_bytes" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_number_received_bytes.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_number_received_bytes.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812088673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/niosqsys_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/niosqsys_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosQsys_nios2_qsys_0_test_bench " "Found entity 1: NiosQsys_nios2_qsys_0_test_bench" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0_test_bench.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812088685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/niosqsys_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/niosqsys_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosQsys_nios2_qsys_0_oci_test_bench " "Found entity 1: NiosQsys_nios2_qsys_0_oci_test_bench" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812088695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/niosqsys_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/niosqsys_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812088706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/niosqsys_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/niosqsys_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosQsys_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: NiosQsys_nios2_qsys_0_jtag_debug_module_tck" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812088715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/niosqsys_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/niosqsys_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosQsys_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: NiosQsys_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812088729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/niosqsys_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/niosqsys_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosQsys_nios2_qsys_0_register_bank_a_module " "Found entity 1: NiosQsys_nios2_qsys_0_register_bank_a_module" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088771 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosQsys_nios2_qsys_0_register_bank_b_module " "Found entity 2: NiosQsys_nios2_qsys_0_register_bank_b_module" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088771 ""} { "Info" "ISGN_ENTITY_NAME" "3 NiosQsys_nios2_qsys_0_nios2_oci_debug " "Found entity 3: NiosQsys_nios2_qsys_0_nios2_oci_debug" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088771 ""} { "Info" "ISGN_ENTITY_NAME" "4 NiosQsys_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: NiosQsys_nios2_qsys_0_ociram_sp_ram_module" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088771 ""} { "Info" "ISGN_ENTITY_NAME" "5 NiosQsys_nios2_qsys_0_nios2_ocimem " "Found entity 5: NiosQsys_nios2_qsys_0_nios2_ocimem" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088771 ""} { "Info" "ISGN_ENTITY_NAME" "6 NiosQsys_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: NiosQsys_nios2_qsys_0_nios2_avalon_reg" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088771 ""} { "Info" "ISGN_ENTITY_NAME" "7 NiosQsys_nios2_qsys_0_nios2_oci_break " "Found entity 7: NiosQsys_nios2_qsys_0_nios2_oci_break" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088771 ""} { "Info" "ISGN_ENTITY_NAME" "8 NiosQsys_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: NiosQsys_nios2_qsys_0_nios2_oci_xbrk" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088771 ""} { "Info" "ISGN_ENTITY_NAME" "9 NiosQsys_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: NiosQsys_nios2_qsys_0_nios2_oci_dbrk" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088771 ""} { "Info" "ISGN_ENTITY_NAME" "10 NiosQsys_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: NiosQsys_nios2_qsys_0_nios2_oci_itrace" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088771 ""} { "Info" "ISGN_ENTITY_NAME" "11 NiosQsys_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: NiosQsys_nios2_qsys_0_nios2_oci_td_mode" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088771 ""} { "Info" "ISGN_ENTITY_NAME" "12 NiosQsys_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: NiosQsys_nios2_qsys_0_nios2_oci_dtrace" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088771 ""} { "Info" "ISGN_ENTITY_NAME" "13 NiosQsys_nios2_qsys_0_nios2_oci_compute_tm_count " "Found entity 13: NiosQsys_nios2_qsys_0_nios2_oci_compute_tm_count" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088771 ""} { "Info" "ISGN_ENTITY_NAME" "14 NiosQsys_nios2_qsys_0_nios2_oci_fifowp_inc " "Found entity 14: NiosQsys_nios2_qsys_0_nios2_oci_fifowp_inc" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088771 ""} { "Info" "ISGN_ENTITY_NAME" "15 NiosQsys_nios2_qsys_0_nios2_oci_fifocount_inc " "Found entity 15: NiosQsys_nios2_qsys_0_nios2_oci_fifocount_inc" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088771 ""} { "Info" "ISGN_ENTITY_NAME" "16 NiosQsys_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: NiosQsys_nios2_qsys_0_nios2_oci_fifo" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088771 ""} { "Info" "ISGN_ENTITY_NAME" "17 NiosQsys_nios2_qsys_0_nios2_oci_pib " "Found entity 17: NiosQsys_nios2_qsys_0_nios2_oci_pib" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088771 ""} { "Info" "ISGN_ENTITY_NAME" "18 NiosQsys_nios2_qsys_0_nios2_oci_im " "Found entity 18: NiosQsys_nios2_qsys_0_nios2_oci_im" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088771 ""} { "Info" "ISGN_ENTITY_NAME" "19 NiosQsys_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: NiosQsys_nios2_qsys_0_nios2_performance_monitors" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088771 ""} { "Info" "ISGN_ENTITY_NAME" "20 NiosQsys_nios2_qsys_0_nios2_oci " "Found entity 20: NiosQsys_nios2_qsys_0_nios2_oci" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088771 ""} { "Info" "ISGN_ENTITY_NAME" "21 NiosQsys_nios2_qsys_0 " "Found entity 21: NiosQsys_nios2_qsys_0" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812088771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/niosqsys_modo_operacao_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/niosqsys_modo_operacao_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosQsys_modo_operacao_lcd " "Found entity 1: NiosQsys_modo_operacao_lcd" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_modo_operacao_lcd.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_modo_operacao_lcd.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812088782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/niosqsys_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/niosqsys_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosQsys_jtag_uart_0_sim_scfifo_w " "Found entity 1: NiosQsys_jtag_uart_0_sim_scfifo_w" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_jtag_uart_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088794 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosQsys_jtag_uart_0_scfifo_w " "Found entity 2: NiosQsys_jtag_uart_0_scfifo_w" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_jtag_uart_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088794 ""} { "Info" "ISGN_ENTITY_NAME" "3 NiosQsys_jtag_uart_0_sim_scfifo_r " "Found entity 3: NiosQsys_jtag_uart_0_sim_scfifo_r" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_jtag_uart_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088794 ""} { "Info" "ISGN_ENTITY_NAME" "4 NiosQsys_jtag_uart_0_scfifo_r " "Found entity 4: NiosQsys_jtag_uart_0_scfifo_r" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_jtag_uart_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088794 ""} { "Info" "ISGN_ENTITY_NAME" "5 NiosQsys_jtag_uart_0 " "Found entity 5: NiosQsys_jtag_uart_0" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_jtag_uart_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812088794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/niosqsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/niosqsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosQsys_irq_mapper " "Found entity 1: NiosQsys_irq_mapper" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_irq_mapper.sv" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812088803 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NiosQsys_id_router.sv(48) " "Verilog HDL Declaration information at NiosQsys_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_id_router.sv" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530812088811 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NiosQsys_id_router.sv(49) " "Verilog HDL Declaration information at NiosQsys_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_id_router.sv" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530812088811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/niosqsys_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/niosqsys_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosQsys_id_router_default_decode " "Found entity 1: NiosQsys_id_router_default_decode" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_id_router.sv" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088813 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosQsys_id_router " "Found entity 2: NiosQsys_id_router" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_id_router.sv" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812088813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/niosqsys_entrada_lcd_1.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/niosqsys_entrada_lcd_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosQsys_entrada_lcd_1 " "Found entity 1: NiosQsys_entrada_lcd_1" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_entrada_lcd_1.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_entrada_lcd_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812088822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/niosqsys_entrada_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/niosqsys_entrada_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosQsys_entrada_lcd " "Found entity 1: NiosQsys_entrada_lcd" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_entrada_lcd.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_entrada_lcd.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812088832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/niosqsys_empty.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/niosqsys_empty.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosQsys_empty " "Found entity 1: NiosQsys_empty" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_empty.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_empty.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812088843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/niosqsys_controls_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/niosqsys_controls_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosQsys_controls_uart " "Found entity 1: NiosQsys_controls_uart" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_controls_uart.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_controls_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812088855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/niosqsys_control_words.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/niosqsys_control_words.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosQsys_control_words " "Found entity 1: NiosQsys_control_words" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_control_words.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_control_words.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812088867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/niosqsys_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/niosqsys_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosQsys_cmd_xbar_mux " "Found entity 1: NiosQsys_cmd_xbar_mux" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_cmd_xbar_mux.sv" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812088880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/niosqsys_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/niosqsys_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosQsys_cmd_xbar_demux " "Found entity 1: NiosQsys_cmd_xbar_demux" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_cmd_xbar_demux.sv" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812088890 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NiosQsys_addr_router.sv(48) " "Verilog HDL Declaration information at NiosQsys_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_addr_router.sv" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530812088897 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NiosQsys_addr_router.sv(49) " "Verilog HDL Declaration information at NiosQsys_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_addr_router.sv" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530812088897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/niosqsys_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/niosqsys_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosQsys_addr_router_default_decode " "Found entity 1: NiosQsys_addr_router_default_decode" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_addr_router.sv" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088900 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosQsys_addr_router " "Found entity 2: NiosQsys_addr_router" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_addr_router.sv" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812088900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812088909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812088919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812088928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812088940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812088952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812088964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812088978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088990 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812088990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812088990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812089002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812089002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/niosqsys.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto_qsys/niosqsys/synthesis/niosqsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosQsys " "Found entity 1: NiosQsys" {  } { { "projeto_qsys/NiosQsys/synthesis/NiosQsys.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/NiosQsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812089038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812089038 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Estado estado Inicializador_LCD.v(50) " "Verilog HDL Declaration information at Inicializador_LCD.v(50): object \"Estado\" differs only in case from object \"estado\" in the same scope" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 50 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530812089046 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Dados dados Inicializador_LCD.v(54) " "Verilog HDL Declaration information at Inicializador_LCD.v(54): object \"Dados\" differs only in case from object \"dados\" in the same scope" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530812089046 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Enable enable Inicializador_LCD.v(51) " "Verilog HDL Declaration information at Inicializador_LCD.v(51): object \"Enable\" differs only in case from object \"enable\" in the same scope" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530812089046 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RS rs Inicializador_LCD.v(52) " "Verilog HDL Declaration information at Inicializador_LCD.v(52): object \"RS\" differs only in case from object \"rs\" in the same scope" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 52 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530812089046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vinicius/desktop/pbl - sistemas digitais/tec499-problema2/verilog/lcd_controller/inicializador_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/vinicius/desktop/pbl - sistemas digitais/tec499-problema2/verilog/lcd_controller/inicializador_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 Inicializador_LCD " "Found entity 1: Inicializador_LCD" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812089047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812089047 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "byte Escritor_LCD.v(32) " "Verilog HDL Declaration warning at Escritor_LCD.v(32): \"byte\" is SystemVerilog-2005 keyword" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 32 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1530812089056 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Dados dados Escritor_LCD.v(59) " "Verilog HDL Declaration information at Escritor_LCD.v(59): object \"Dados\" differs only in case from object \"dados\" in the same scope" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 59 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530812089057 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Enable enable Escritor_LCD.v(55) " "Verilog HDL Declaration information at Escritor_LCD.v(55): object \"Enable\" differs only in case from object \"enable\" in the same scope" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 55 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530812089057 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RS rs Escritor_LCD.v(56) " "Verilog HDL Declaration information at Escritor_LCD.v(56): object \"RS\" differs only in case from object \"rs\" in the same scope" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 56 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530812089057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vinicius/desktop/pbl - sistemas digitais/tec499-problema2/verilog/lcd_controller/escritor_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/vinicius/desktop/pbl - sistemas digitais/tec499-problema2/verilog/lcd_controller/escritor_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 Escritor_LCD " "Found entity 1: Escritor_LCD" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812089058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812089058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vinicius/desktop/pbl - sistemas digitais/tec499-problema2/verilog/lcd_controller/controller_lcd_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/vinicius/desktop/pbl - sistemas digitais/tec499-problema2/verilog/lcd_controller/controller_lcd_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller_LCD_TOP " "Found entity 1: Controller_LCD_TOP" {  } { { "../../verilog/lcd_controller/Controller_LCD_TOP.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Controller_LCD_TOP.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812089072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812089072 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NiosQsys_nios2_qsys_0.v(1567) " "Verilog HDL or VHDL warning at NiosQsys_nios2_qsys_0.v(1567): conditional expression evaluates to a constant" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1530812089095 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NiosQsys_nios2_qsys_0.v(1569) " "Verilog HDL or VHDL warning at NiosQsys_nios2_qsys_0.v(1569): conditional expression evaluates to a constant" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1530812089095 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NiosQsys_nios2_qsys_0.v(1725) " "Verilog HDL or VHDL warning at NiosQsys_nios2_qsys_0.v(1725): conditional expression evaluates to a constant" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1530812089095 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NiosQsys_nios2_qsys_0.v(2553) " "Verilog HDL or VHDL warning at NiosQsys_nios2_qsys_0.v(2553): conditional expression evaluates to a constant" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1530812089101 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projeto_crc " "Elaborating entity \"projeto_crc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1530812089738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller_LCD_TOP Controller_LCD_TOP:inst " "Elaborating entity \"Controller_LCD_TOP\" for hierarchy \"Controller_LCD_TOP:inst\"" {  } { { "projeto_qsys/NiosQsys/synthesis/projeto_crc.bdf" "inst" { Schematic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/projeto_crc.bdf" { { 16 616 824 160 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812089821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Inicializador_LCD Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador " "Elaborating entity \"Inicializador_LCD\" for hierarchy \"Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\"" {  } { { "../../verilog/lcd_controller/Controller_LCD_TOP.v" "Inicializador" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Controller_LCD_TOP.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812089830 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Modo Inicializador_LCD.v(101) " "Verilog HDL Always Construct warning at Inicializador_LCD.v(101): variable \"Modo\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530812089835 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "delay Inicializador_LCD.v(106) " "Verilog HDL Always Construct warning at Inicializador_LCD.v(106): variable \"delay\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530812089835 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "delay Inicializador_LCD.v(109) " "Verilog HDL Always Construct warning at Inicializador_LCD.v(109): variable \"delay\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530812089835 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "delay Inicializador_LCD.v(125) " "Verilog HDL Always Construct warning at Inicializador_LCD.v(125): variable \"delay\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 125 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530812089835 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "delay Inicializador_LCD.v(128) " "Verilog HDL Always Construct warning at Inicializador_LCD.v(128): variable \"delay\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 128 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530812089836 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Modo Inicializador_LCD.v(136) " "Verilog HDL Always Construct warning at Inicializador_LCD.v(136): variable \"Modo\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 136 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530812089836 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Modo Inicializador_LCD.v(137) " "Verilog HDL Always Construct warning at Inicializador_LCD.v(137): variable \"Modo\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530812089836 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "delay Inicializador_LCD.v(145) " "Verilog HDL Always Construct warning at Inicializador_LCD.v(145): variable \"delay\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 145 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530812089836 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "delay Inicializador_LCD.v(148) " "Verilog HDL Always Construct warning at Inicializador_LCD.v(148): variable \"delay\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 148 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530812089836 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "delay Inicializador_LCD.v(162) " "Verilog HDL Always Construct warning at Inicializador_LCD.v(162): variable \"delay\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 162 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530812089836 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "delay Inicializador_LCD.v(165) " "Verilog HDL Always Construct warning at Inicializador_LCD.v(165): variable \"delay\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 165 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530812089836 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Inicializador_LCD.v(99) " "Verilog HDL Case Statement warning at Inicializador_LCD.v(99): incomplete case statement has no default case item" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 99 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1530812089836 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "proximo Inicializador_LCD.v(98) " "Verilog HDL Always Construct warning at Inicializador_LCD.v(98): inferring latch(es) for variable \"proximo\", which holds its previous value in one or more paths through the always construct" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1530812089836 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enable Inicializador_LCD.v(98) " "Verilog HDL Always Construct warning at Inicializador_LCD.v(98): inferring latch(es) for variable \"enable\", which holds its previous value in one or more paths through the always construct" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1530812089837 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dados Inicializador_LCD.v(98) " "Verilog HDL Always Construct warning at Inicializador_LCD.v(98): inferring latch(es) for variable \"dados\", which holds its previous value in one or more paths through the always construct" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1530812089837 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "delay_temp Inicializador_LCD.v(98) " "Verilog HDL Always Construct warning at Inicializador_LCD.v(98): inferring latch(es) for variable \"delay_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1530812089837 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_temp\[0\] Inicializador_LCD.v(98) " "Inferred latch for \"delay_temp\[0\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089837 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_temp\[1\] Inicializador_LCD.v(98) " "Inferred latch for \"delay_temp\[1\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089837 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_temp\[2\] Inicializador_LCD.v(98) " "Inferred latch for \"delay_temp\[2\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089837 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_temp\[3\] Inicializador_LCD.v(98) " "Inferred latch for \"delay_temp\[3\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089837 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_temp\[4\] Inicializador_LCD.v(98) " "Inferred latch for \"delay_temp\[4\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089838 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_temp\[5\] Inicializador_LCD.v(98) " "Inferred latch for \"delay_temp\[5\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089838 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_temp\[6\] Inicializador_LCD.v(98) " "Inferred latch for \"delay_temp\[6\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089838 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_temp\[7\] Inicializador_LCD.v(98) " "Inferred latch for \"delay_temp\[7\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089838 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_temp\[8\] Inicializador_LCD.v(98) " "Inferred latch for \"delay_temp\[8\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089838 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_temp\[9\] Inicializador_LCD.v(98) " "Inferred latch for \"delay_temp\[9\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089838 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_temp\[10\] Inicializador_LCD.v(98) " "Inferred latch for \"delay_temp\[10\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089838 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_temp\[11\] Inicializador_LCD.v(98) " "Inferred latch for \"delay_temp\[11\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089838 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_temp\[12\] Inicializador_LCD.v(98) " "Inferred latch for \"delay_temp\[12\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089838 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_temp\[13\] Inicializador_LCD.v(98) " "Inferred latch for \"delay_temp\[13\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089838 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_temp\[14\] Inicializador_LCD.v(98) " "Inferred latch for \"delay_temp\[14\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089839 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_temp\[15\] Inicializador_LCD.v(98) " "Inferred latch for \"delay_temp\[15\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089839 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_temp\[16\] Inicializador_LCD.v(98) " "Inferred latch for \"delay_temp\[16\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089839 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_temp\[17\] Inicializador_LCD.v(98) " "Inferred latch for \"delay_temp\[17\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089839 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_temp\[18\] Inicializador_LCD.v(98) " "Inferred latch for \"delay_temp\[18\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089839 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_temp\[19\] Inicializador_LCD.v(98) " "Inferred latch for \"delay_temp\[19\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089839 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_temp\[20\] Inicializador_LCD.v(98) " "Inferred latch for \"delay_temp\[20\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089839 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_temp\[21\] Inicializador_LCD.v(98) " "Inferred latch for \"delay_temp\[21\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089839 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_temp\[22\] Inicializador_LCD.v(98) " "Inferred latch for \"delay_temp\[22\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089839 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_temp\[23\] Inicializador_LCD.v(98) " "Inferred latch for \"delay_temp\[23\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089840 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_temp\[24\] Inicializador_LCD.v(98) " "Inferred latch for \"delay_temp\[24\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089840 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_temp\[25\] Inicializador_LCD.v(98) " "Inferred latch for \"delay_temp\[25\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089840 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_temp\[26\] Inicializador_LCD.v(98) " "Inferred latch for \"delay_temp\[26\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089840 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_temp\[27\] Inicializador_LCD.v(98) " "Inferred latch for \"delay_temp\[27\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089840 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_temp\[28\] Inicializador_LCD.v(98) " "Inferred latch for \"delay_temp\[28\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089840 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_temp\[29\] Inicializador_LCD.v(98) " "Inferred latch for \"delay_temp\[29\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089840 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_temp\[30\] Inicializador_LCD.v(98) " "Inferred latch for \"delay_temp\[30\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089840 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_temp\[31\] Inicializador_LCD.v(98) " "Inferred latch for \"delay_temp\[31\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089840 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dados\[0\] Inicializador_LCD.v(98) " "Inferred latch for \"dados\[0\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089841 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dados\[1\] Inicializador_LCD.v(98) " "Inferred latch for \"dados\[1\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089841 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dados\[2\] Inicializador_LCD.v(98) " "Inferred latch for \"dados\[2\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089841 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dados\[3\] Inicializador_LCD.v(98) " "Inferred latch for \"dados\[3\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089841 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dados\[4\] Inicializador_LCD.v(98) " "Inferred latch for \"dados\[4\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089841 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dados\[5\] Inicializador_LCD.v(98) " "Inferred latch for \"dados\[5\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089841 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dados\[6\] Inicializador_LCD.v(98) " "Inferred latch for \"dados\[6\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089841 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dados\[7\] Inicializador_LCD.v(98) " "Inferred latch for \"dados\[7\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089841 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable Inicializador_LCD.v(98) " "Inferred latch for \"enable\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089841 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo\[0\] Inicializador_LCD.v(98) " "Inferred latch for \"proximo\[0\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089842 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo\[1\] Inicializador_LCD.v(98) " "Inferred latch for \"proximo\[1\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089842 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo\[2\] Inicializador_LCD.v(98) " "Inferred latch for \"proximo\[2\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089842 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo\[3\] Inicializador_LCD.v(98) " "Inferred latch for \"proximo\[3\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089842 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Escritor_LCD Controller_LCD_TOP:inst\|Escritor_LCD:Escritor " "Elaborating entity \"Escritor_LCD\" for hierarchy \"Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\"" {  } { { "../../verilog/lcd_controller/Controller_LCD_TOP.v" "Escritor" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Controller_LCD_TOP.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812089848 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Inicializado Escritor_LCD.v(104) " "Verilog HDL Always Construct warning at Escritor_LCD.v(104): variable \"Inicializado\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530812089852 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Entrada Escritor_LCD.v(104) " "Verilog HDL Always Construct warning at Escritor_LCD.v(104): variable \"Entrada\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530812089853 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "contador_delay Escritor_LCD.v(110) " "Verilog HDL Always Construct warning at Escritor_LCD.v(110): variable \"contador_delay\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530812089853 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "contador_delay Escritor_LCD.v(114) " "Verilog HDL Always Construct warning at Escritor_LCD.v(114): variable \"contador_delay\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530812089853 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Entrada Escritor_LCD.v(124) " "Verilog HDL Always Construct warning at Escritor_LCD.v(124): variable \"Entrada\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 124 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530812089853 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "index Escritor_LCD.v(124) " "Verilog HDL Always Construct warning at Escritor_LCD.v(124): variable \"index\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 124 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530812089853 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "index Escritor_LCD.v(126) " "Verilog HDL Always Construct warning at Escritor_LCD.v(126): variable \"index\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 126 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530812089853 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "byte Escritor_LCD.v(126) " "Verilog HDL Always Construct warning at Escritor_LCD.v(126): variable \"byte\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 126 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530812089853 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "index Escritor_LCD.v(135) " "Verilog HDL Always Construct warning at Escritor_LCD.v(135): variable \"index\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 135 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530812089853 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "index Escritor_LCD.v(137) " "Verilog HDL Always Construct warning at Escritor_LCD.v(137): variable \"index\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530812089853 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "contador_delay Escritor_LCD.v(141) " "Verilog HDL Always Construct warning at Escritor_LCD.v(141): variable \"contador_delay\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 141 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530812089853 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "contador_delay Escritor_LCD.v(144) " "Verilog HDL Always Construct warning at Escritor_LCD.v(144): variable \"contador_delay\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 144 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530812089854 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enable Escritor_LCD.v(101) " "Verilog HDL Always Construct warning at Escritor_LCD.v(101): inferring latch(es) for variable \"enable\", which holds its previous value in one or more paths through the always construct" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1530812089854 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rs Escritor_LCD.v(101) " "Verilog HDL Always Construct warning at Escritor_LCD.v(101): inferring latch(es) for variable \"rs\", which holds its previous value in one or more paths through the always construct" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1530812089854 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dados Escritor_LCD.v(101) " "Verilog HDL Always Construct warning at Escritor_LCD.v(101): inferring latch(es) for variable \"dados\", which holds its previous value in one or more paths through the always construct" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1530812089854 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "index_temp Escritor_LCD.v(101) " "Verilog HDL Always Construct warning at Escritor_LCD.v(101): inferring latch(es) for variable \"index_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1530812089854 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "contador_delay_temp Escritor_LCD.v(101) " "Verilog HDL Always Construct warning at Escritor_LCD.v(101): inferring latch(es) for variable \"contador_delay_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1530812089854 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Contador Escritor_LCD.v(58) " "Output port \"Contador\" at Escritor_LCD.v(58) has no driver" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1530812089854 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[0\] Escritor_LCD.v(101) " "Inferred latch for \"contador_delay_temp\[0\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089854 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[1\] Escritor_LCD.v(101) " "Inferred latch for \"contador_delay_temp\[1\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089854 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[2\] Escritor_LCD.v(101) " "Inferred latch for \"contador_delay_temp\[2\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089855 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[3\] Escritor_LCD.v(101) " "Inferred latch for \"contador_delay_temp\[3\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089855 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[4\] Escritor_LCD.v(101) " "Inferred latch for \"contador_delay_temp\[4\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089855 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[5\] Escritor_LCD.v(101) " "Inferred latch for \"contador_delay_temp\[5\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089855 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[6\] Escritor_LCD.v(101) " "Inferred latch for \"contador_delay_temp\[6\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089855 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[7\] Escritor_LCD.v(101) " "Inferred latch for \"contador_delay_temp\[7\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089855 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[8\] Escritor_LCD.v(101) " "Inferred latch for \"contador_delay_temp\[8\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089855 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[9\] Escritor_LCD.v(101) " "Inferred latch for \"contador_delay_temp\[9\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089855 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[10\] Escritor_LCD.v(101) " "Inferred latch for \"contador_delay_temp\[10\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089856 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[11\] Escritor_LCD.v(101) " "Inferred latch for \"contador_delay_temp\[11\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089856 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[12\] Escritor_LCD.v(101) " "Inferred latch for \"contador_delay_temp\[12\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089856 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[13\] Escritor_LCD.v(101) " "Inferred latch for \"contador_delay_temp\[13\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089856 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[14\] Escritor_LCD.v(101) " "Inferred latch for \"contador_delay_temp\[14\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089856 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[15\] Escritor_LCD.v(101) " "Inferred latch for \"contador_delay_temp\[15\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089856 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[16\] Escritor_LCD.v(101) " "Inferred latch for \"contador_delay_temp\[16\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089856 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[17\] Escritor_LCD.v(101) " "Inferred latch for \"contador_delay_temp\[17\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089856 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[18\] Escritor_LCD.v(101) " "Inferred latch for \"contador_delay_temp\[18\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089856 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[19\] Escritor_LCD.v(101) " "Inferred latch for \"contador_delay_temp\[19\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089857 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[20\] Escritor_LCD.v(101) " "Inferred latch for \"contador_delay_temp\[20\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089857 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[21\] Escritor_LCD.v(101) " "Inferred latch for \"contador_delay_temp\[21\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089857 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[22\] Escritor_LCD.v(101) " "Inferred latch for \"contador_delay_temp\[22\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089857 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[23\] Escritor_LCD.v(101) " "Inferred latch for \"contador_delay_temp\[23\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089857 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[24\] Escritor_LCD.v(101) " "Inferred latch for \"contador_delay_temp\[24\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089857 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[25\] Escritor_LCD.v(101) " "Inferred latch for \"contador_delay_temp\[25\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089857 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[26\] Escritor_LCD.v(101) " "Inferred latch for \"contador_delay_temp\[26\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089857 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[27\] Escritor_LCD.v(101) " "Inferred latch for \"contador_delay_temp\[27\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089857 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_temp\[0\] Escritor_LCD.v(101) " "Inferred latch for \"index_temp\[0\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089857 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_temp\[1\] Escritor_LCD.v(101) " "Inferred latch for \"index_temp\[1\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089858 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_temp\[2\] Escritor_LCD.v(101) " "Inferred latch for \"index_temp\[2\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089858 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_temp\[3\] Escritor_LCD.v(101) " "Inferred latch for \"index_temp\[3\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089858 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_temp\[4\] Escritor_LCD.v(101) " "Inferred latch for \"index_temp\[4\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089858 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_temp\[5\] Escritor_LCD.v(101) " "Inferred latch for \"index_temp\[5\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089858 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_temp\[6\] Escritor_LCD.v(101) " "Inferred latch for \"index_temp\[6\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089858 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_temp\[7\] Escritor_LCD.v(101) " "Inferred latch for \"index_temp\[7\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089858 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_temp\[8\] Escritor_LCD.v(101) " "Inferred latch for \"index_temp\[8\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089858 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_temp\[9\] Escritor_LCD.v(101) " "Inferred latch for \"index_temp\[9\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089858 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_temp\[10\] Escritor_LCD.v(101) " "Inferred latch for \"index_temp\[10\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089859 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dados\[0\] Escritor_LCD.v(101) " "Inferred latch for \"dados\[0\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089859 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dados\[1\] Escritor_LCD.v(101) " "Inferred latch for \"dados\[1\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089859 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dados\[2\] Escritor_LCD.v(101) " "Inferred latch for \"dados\[2\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089859 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dados\[3\] Escritor_LCD.v(101) " "Inferred latch for \"dados\[3\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089859 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dados\[4\] Escritor_LCD.v(101) " "Inferred latch for \"dados\[4\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089859 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dados\[5\] Escritor_LCD.v(101) " "Inferred latch for \"dados\[5\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089859 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dados\[6\] Escritor_LCD.v(101) " "Inferred latch for \"dados\[6\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089859 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dados\[7\] Escritor_LCD.v(101) " "Inferred latch for \"dados\[7\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089859 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs Escritor_LCD.v(101) " "Inferred latch for \"rs\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089859 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable Escritor_LCD.v(101) " "Inferred latch for \"enable\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812089860 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys NiosQsys:inst1 " "Elaborating entity \"NiosQsys\" for hierarchy \"NiosQsys:inst1\"" {  } { { "projeto_qsys/NiosQsys/synthesis/projeto_crc.bdf" "inst1" { Schematic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/projeto_crc.bdf" { { 208 464 1024 872 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812089866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_nios2_qsys_0 NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"NiosQsys_nios2_qsys_0\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\"" {  } { { "projeto_qsys/NiosQsys/synthesis/NiosQsys.v" "nios2_qsys_0" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/NiosQsys.v" 1319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812089983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_nios2_qsys_0_test_bench NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_test_bench:the_NiosQsys_nios2_qsys_0_test_bench " "Elaborating entity \"NiosQsys_nios2_qsys_0_test_bench\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_test_bench:the_NiosQsys_nios2_qsys_0_test_bench\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "the_NiosQsys_nios2_qsys_0_test_bench" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812090003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_nios2_qsys_0_register_bank_a_module NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_register_bank_a_module:NiosQsys_nios2_qsys_0_register_bank_a " "Elaborating entity \"NiosQsys_nios2_qsys_0_register_bank_a_module\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_register_bank_a_module:NiosQsys_nios2_qsys_0_register_bank_a\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "NiosQsys_nios2_qsys_0_register_bank_a" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812090013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_register_bank_a_module:NiosQsys_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_register_bank_a_module:NiosQsys_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812090136 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_register_bank_a_module:NiosQsys_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_register_bank_a_module:NiosQsys_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530812090139 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_register_bank_a_module:NiosQsys_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_register_bank_a_module:NiosQsys_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812090139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NiosQsys_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"NiosQsys_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812090139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812090139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812090139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812090139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812090139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812090139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812090139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812090139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812090139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812090139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812090139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812090139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812090139 ""}  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1530812090139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b5h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b5h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b5h1 " "Found entity 1: altsyncram_b5h1" {  } { { "db/altsyncram_b5h1.tdf" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/db/altsyncram_b5h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812090268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812090268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b5h1 NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_register_bank_a_module:NiosQsys_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_b5h1:auto_generated " "Elaborating entity \"altsyncram_b5h1\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_register_bank_a_module:NiosQsys_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_b5h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812090271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_nios2_qsys_0_register_bank_b_module NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_register_bank_b_module:NiosQsys_nios2_qsys_0_register_bank_b " "Elaborating entity \"NiosQsys_nios2_qsys_0_register_bank_b_module\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_register_bank_b_module:NiosQsys_nios2_qsys_0_register_bank_b\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "NiosQsys_nios2_qsys_0_register_bank_b" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812090292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_register_bank_b_module:NiosQsys_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_register_bank_b_module:NiosQsys_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812090310 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_register_bank_b_module:NiosQsys_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_register_bank_b_module:NiosQsys_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530812090313 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_register_bank_b_module:NiosQsys_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_register_bank_b_module:NiosQsys_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812090313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NiosQsys_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"NiosQsys_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812090313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812090313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812090313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812090313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812090313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812090313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812090313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812090313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812090313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812090313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812090313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812090313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812090313 ""}  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1530812090313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c5h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c5h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c5h1 " "Found entity 1: altsyncram_c5h1" {  } { { "db/altsyncram_c5h1.tdf" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/db/altsyncram_c5h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812090434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812090434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c5h1 NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_register_bank_b_module:NiosQsys_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_c5h1:auto_generated " "Elaborating entity \"altsyncram_c5h1\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_register_bank_b_module:NiosQsys_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_c5h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812090438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_nios2_qsys_0_nios2_oci NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci " "Elaborating entity \"NiosQsys_nios2_qsys_0_nios2_oci\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "the_NiosQsys_nios2_qsys_0_nios2_oci" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812090458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_nios2_qsys_0_nios2_oci_debug NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_debug:the_NiosQsys_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"NiosQsys_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_debug:the_NiosQsys_nios2_qsys_0_nios2_oci_debug\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "the_NiosQsys_nios2_qsys_0_nios2_oci_debug" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812090468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_debug:the_NiosQsys_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_debug:the_NiosQsys_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812090552 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_debug:the_NiosQsys_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_debug:the_NiosQsys_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530812090554 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_debug:the_NiosQsys_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_debug:the_NiosQsys_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812090555 ""}  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1530812090555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_nios2_qsys_0_nios2_ocimem NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_ocimem:the_NiosQsys_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"NiosQsys_nios2_qsys_0_nios2_ocimem\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_ocimem:the_NiosQsys_nios2_qsys_0_nios2_ocimem\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "the_NiosQsys_nios2_qsys_0_nios2_ocimem" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812090560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_nios2_qsys_0_ociram_sp_ram_module NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_ocimem:the_NiosQsys_nios2_qsys_0_nios2_ocimem\|NiosQsys_nios2_qsys_0_ociram_sp_ram_module:NiosQsys_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"NiosQsys_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_ocimem:the_NiosQsys_nios2_qsys_0_nios2_ocimem\|NiosQsys_nios2_qsys_0_ociram_sp_ram_module:NiosQsys_nios2_qsys_0_ociram_sp_ram\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "NiosQsys_nios2_qsys_0_ociram_sp_ram" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812090630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_ocimem:the_NiosQsys_nios2_qsys_0_nios2_ocimem\|NiosQsys_nios2_qsys_0_ociram_sp_ram_module:NiosQsys_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_ocimem:the_NiosQsys_nios2_qsys_0_nios2_ocimem\|NiosQsys_nios2_qsys_0_ociram_sp_ram_module:NiosQsys_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812090688 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_ocimem:the_NiosQsys_nios2_qsys_0_nios2_ocimem\|NiosQsys_nios2_qsys_0_ociram_sp_ram_module:NiosQsys_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_ocimem:the_NiosQsys_nios2_qsys_0_nios2_ocimem\|NiosQsys_nios2_qsys_0_ociram_sp_ram_module:NiosQsys_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530812090692 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_ocimem:the_NiosQsys_nios2_qsys_0_nios2_ocimem\|NiosQsys_nios2_qsys_0_ociram_sp_ram_module:NiosQsys_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_ocimem:the_NiosQsys_nios2_qsys_0_nios2_ocimem\|NiosQsys_nios2_qsys_0_ociram_sp_ram_module:NiosQsys_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NiosQsys_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"NiosQsys_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812090692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812090692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812090692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812090692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812090692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812090692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812090692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812090692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812090692 ""}  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1530812090692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fi81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fi81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fi81 " "Found entity 1: altsyncram_fi81" {  } { { "db/altsyncram_fi81.tdf" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/db/altsyncram_fi81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812090949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812090949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fi81 NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_ocimem:the_NiosQsys_nios2_qsys_0_nios2_ocimem\|NiosQsys_nios2_qsys_0_ociram_sp_ram_module:NiosQsys_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_fi81:auto_generated " "Elaborating entity \"altsyncram_fi81\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_ocimem:the_NiosQsys_nios2_qsys_0_nios2_ocimem\|NiosQsys_nios2_qsys_0_ociram_sp_ram_module:NiosQsys_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_fi81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812090955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_nios2_qsys_0_nios2_avalon_reg NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_avalon_reg:the_NiosQsys_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"NiosQsys_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_avalon_reg:the_NiosQsys_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "the_NiosQsys_nios2_qsys_0_nios2_avalon_reg" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812090990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_nios2_qsys_0_nios2_oci_break NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_break:the_NiosQsys_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"NiosQsys_nios2_qsys_0_nios2_oci_break\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_break:the_NiosQsys_nios2_qsys_0_nios2_oci_break\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "the_NiosQsys_nios2_qsys_0_nios2_oci_break" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812090998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_nios2_qsys_0_nios2_oci_xbrk NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_xbrk:the_NiosQsys_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"NiosQsys_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_xbrk:the_NiosQsys_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "the_NiosQsys_nios2_qsys_0_nios2_oci_xbrk" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812091009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_nios2_qsys_0_nios2_oci_dbrk NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_dbrk:the_NiosQsys_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"NiosQsys_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_dbrk:the_NiosQsys_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "the_NiosQsys_nios2_qsys_0_nios2_oci_dbrk" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812091017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_nios2_qsys_0_nios2_oci_itrace NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_itrace:the_NiosQsys_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"NiosQsys_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_itrace:the_NiosQsys_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "the_NiosQsys_nios2_qsys_0_nios2_oci_itrace" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812091027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_nios2_qsys_0_nios2_oci_dtrace NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_dtrace:the_NiosQsys_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"NiosQsys_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_dtrace:the_NiosQsys_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "the_NiosQsys_nios2_qsys_0_nios2_oci_dtrace" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812091038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_nios2_qsys_0_nios2_oci_td_mode NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_dtrace:the_NiosQsys_nios2_qsys_0_nios2_oci_dtrace\|NiosQsys_nios2_qsys_0_nios2_oci_td_mode:NiosQsys_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"NiosQsys_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_dtrace:the_NiosQsys_nios2_qsys_0_nios2_oci_dtrace\|NiosQsys_nios2_qsys_0_nios2_oci_td_mode:NiosQsys_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "NiosQsys_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812091049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_nios2_qsys_0_nios2_oci_fifo NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_fifo:the_NiosQsys_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"NiosQsys_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_fifo:the_NiosQsys_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "the_NiosQsys_nios2_qsys_0_nios2_oci_fifo" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812091060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_nios2_qsys_0_nios2_oci_compute_tm_count NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_fifo:the_NiosQsys_nios2_qsys_0_nios2_oci_fifo\|NiosQsys_nios2_qsys_0_nios2_oci_compute_tm_count:NiosQsys_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"NiosQsys_nios2_qsys_0_nios2_oci_compute_tm_count\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_fifo:the_NiosQsys_nios2_qsys_0_nios2_oci_fifo\|NiosQsys_nios2_qsys_0_nios2_oci_compute_tm_count:NiosQsys_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "NiosQsys_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812091068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_nios2_qsys_0_nios2_oci_fifowp_inc NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_fifo:the_NiosQsys_nios2_qsys_0_nios2_oci_fifo\|NiosQsys_nios2_qsys_0_nios2_oci_fifowp_inc:NiosQsys_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"NiosQsys_nios2_qsys_0_nios2_oci_fifowp_inc\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_fifo:the_NiosQsys_nios2_qsys_0_nios2_oci_fifo\|NiosQsys_nios2_qsys_0_nios2_oci_fifowp_inc:NiosQsys_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "NiosQsys_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812091077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_nios2_qsys_0_nios2_oci_fifocount_inc NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_fifo:the_NiosQsys_nios2_qsys_0_nios2_oci_fifo\|NiosQsys_nios2_qsys_0_nios2_oci_fifocount_inc:NiosQsys_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"NiosQsys_nios2_qsys_0_nios2_oci_fifocount_inc\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_fifo:the_NiosQsys_nios2_qsys_0_nios2_oci_fifo\|NiosQsys_nios2_qsys_0_nios2_oci_fifocount_inc:NiosQsys_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "NiosQsys_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812091085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_nios2_qsys_0_oci_test_bench NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_fifo:the_NiosQsys_nios2_qsys_0_nios2_oci_fifo\|NiosQsys_nios2_qsys_0_oci_test_bench:the_NiosQsys_nios2_qsys_0_oci_test_bench " "Elaborating entity \"NiosQsys_nios2_qsys_0_oci_test_bench\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_fifo:the_NiosQsys_nios2_qsys_0_nios2_oci_fifo\|NiosQsys_nios2_qsys_0_oci_test_bench:the_NiosQsys_nios2_qsys_0_oci_test_bench\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "the_NiosQsys_nios2_qsys_0_oci_test_bench" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812091094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_nios2_qsys_0_nios2_oci_pib NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_pib:the_NiosQsys_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"NiosQsys_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_pib:the_NiosQsys_nios2_qsys_0_nios2_oci_pib\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "the_NiosQsys_nios2_qsys_0_nios2_oci_pib" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812091104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_nios2_qsys_0_nios2_oci_im NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_im:the_NiosQsys_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"NiosQsys_nios2_qsys_0_nios2_oci_im\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_im:the_NiosQsys_nios2_qsys_0_nios2_oci_im\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "the_NiosQsys_nios2_qsys_0_nios2_oci_im" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812091111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper:the_NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper:the_NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "the_NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812091117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_nios2_qsys_0_jtag_debug_module_tck NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper:the_NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper\|NiosQsys_nios2_qsys_0_jtag_debug_module_tck:the_NiosQsys_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"NiosQsys_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper:the_NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper\|NiosQsys_nios2_qsys_0_jtag_debug_module_tck:the_NiosQsys_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_NiosQsys_nios2_qsys_0_jtag_debug_module_tck" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812091127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_nios2_qsys_0_jtag_debug_module_sysclk NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper:the_NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper\|NiosQsys_nios2_qsys_0_jtag_debug_module_sysclk:the_NiosQsys_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"NiosQsys_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper:the_NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper\|NiosQsys_nios2_qsys_0_jtag_debug_module_sysclk:the_NiosQsys_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_NiosQsys_nios2_qsys_0_jtag_debug_module_sysclk" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812091146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper:the_NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NiosQsys_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper:the_NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NiosQsys_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper.v" "NiosQsys_nios2_qsys_0_jtag_debug_module_phy" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812091211 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper:the_NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NiosQsys_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper:the_NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NiosQsys_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530812091213 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper:the_NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NiosQsys_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper:the_NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NiosQsys_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812091213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812091213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812091213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812091213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812091213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812091213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812091213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812091213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812091213 ""}  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1530812091213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper:the_NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NiosQsys_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper:the_NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NiosQsys_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812091219 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper:the_NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NiosQsys_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper:the_NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NiosQsys_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper:the_NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NiosQsys_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper:the_NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NiosQsys_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812091223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_onchip_memory2_0 NiosQsys:inst1\|NiosQsys_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"NiosQsys_onchip_memory2_0\" for hierarchy \"NiosQsys:inst1\|NiosQsys_onchip_memory2_0:onchip_memory2_0\"" {  } { { "projeto_qsys/NiosQsys/synthesis/NiosQsys.v" "onchip_memory2_0" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/NiosQsys.v" 1332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812091229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NiosQsys:inst1\|NiosQsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NiosQsys:inst1\|NiosQsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812091243 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosQsys:inst1\|NiosQsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NiosQsys:inst1\|NiosQsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_onchip_memory2_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530812091246 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosQsys:inst1\|NiosQsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"NiosQsys:inst1\|NiosQsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812091246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:SERSADY_DESKTOPPROJETOPROCESSADORQUARTUSONCHIP_MEM.HEX " "Parameter \"init_file\" = \"C:SERSADY_DESKTOPPROJETOPROCESSADORQUARTUSONCHIP_MEM.HEX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812091246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812091246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812091246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812091246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812091246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812091246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812091246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812091246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812091246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812091246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812091246 ""}  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_onchip_memory2_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1530812091246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k4g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k4g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k4g1 " "Found entity 1: altsyncram_k4g1" {  } { { "db/altsyncram_k4g1.tdf" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/db/altsyncram_k4g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812091380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812091380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k4g1 NiosQsys:inst1\|NiosQsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_k4g1:auto_generated " "Elaborating entity \"altsyncram_k4g1\" for hierarchy \"NiosQsys:inst1\|NiosQsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_k4g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812091385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_jtag_uart_0 NiosQsys:inst1\|NiosQsys_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"NiosQsys_jtag_uart_0\" for hierarchy \"NiosQsys:inst1\|NiosQsys_jtag_uart_0:jtag_uart_0\"" {  } { { "projeto_qsys/NiosQsys/synthesis/NiosQsys.v" "jtag_uart_0" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/NiosQsys.v" 1345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812091411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_jtag_uart_0_scfifo_w NiosQsys:inst1\|NiosQsys_jtag_uart_0:jtag_uart_0\|NiosQsys_jtag_uart_0_scfifo_w:the_NiosQsys_jtag_uart_0_scfifo_w " "Elaborating entity \"NiosQsys_jtag_uart_0_scfifo_w\" for hierarchy \"NiosQsys:inst1\|NiosQsys_jtag_uart_0:jtag_uart_0\|NiosQsys_jtag_uart_0_scfifo_w:the_NiosQsys_jtag_uart_0_scfifo_w\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_jtag_uart_0.v" "the_NiosQsys_jtag_uart_0_scfifo_w" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812091419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo NiosQsys:inst1\|NiosQsys_jtag_uart_0:jtag_uart_0\|NiosQsys_jtag_uart_0_scfifo_w:the_NiosQsys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"NiosQsys:inst1\|NiosQsys_jtag_uart_0:jtag_uart_0\|NiosQsys_jtag_uart_0_scfifo_w:the_NiosQsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_jtag_uart_0.v" "wfifo" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812091551 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosQsys:inst1\|NiosQsys_jtag_uart_0:jtag_uart_0\|NiosQsys_jtag_uart_0_scfifo_w:the_NiosQsys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"NiosQsys:inst1\|NiosQsys_jtag_uart_0:jtag_uart_0\|NiosQsys_jtag_uart_0_scfifo_w:the_NiosQsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_jtag_uart_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530812091554 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosQsys:inst1\|NiosQsys_jtag_uart_0:jtag_uart_0\|NiosQsys_jtag_uart_0_scfifo_w:the_NiosQsys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"NiosQsys:inst1\|NiosQsys_jtag_uart_0:jtag_uart_0\|NiosQsys_jtag_uart_0_scfifo_w:the_NiosQsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812091554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812091554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812091554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812091554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812091554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812091554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812091554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812091554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812091554 ""}  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_jtag_uart_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1530812091554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812091678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812091678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 NiosQsys:inst1\|NiosQsys_jtag_uart_0:jtag_uart_0\|NiosQsys_jtag_uart_0_scfifo_w:the_NiosQsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"NiosQsys:inst1\|NiosQsys_jtag_uart_0:jtag_uart_0\|NiosQsys_jtag_uart_0_scfifo_w:the_NiosQsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812091681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812091719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812091719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 NiosQsys:inst1\|NiosQsys_jtag_uart_0:jtag_uart_0\|NiosQsys_jtag_uart_0_scfifo_w:the_NiosQsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"NiosQsys:inst1\|NiosQsys_jtag_uart_0:jtag_uart_0\|NiosQsys_jtag_uart_0_scfifo_w:the_NiosQsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812091723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812091760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812091760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf NiosQsys:inst1\|NiosQsys_jtag_uart_0:jtag_uart_0\|NiosQsys_jtag_uart_0_scfifo_w:the_NiosQsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"NiosQsys:inst1\|NiosQsys_jtag_uart_0:jtag_uart_0\|NiosQsys_jtag_uart_0_scfifo_w:the_NiosQsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812091763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812091880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812091880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 NiosQsys:inst1\|NiosQsys_jtag_uart_0:jtag_uart_0\|NiosQsys_jtag_uart_0_scfifo_w:the_NiosQsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"NiosQsys:inst1\|NiosQsys_jtag_uart_0:jtag_uart_0\|NiosQsys_jtag_uart_0_scfifo_w:the_NiosQsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812091885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812092007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812092007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 NiosQsys:inst1\|NiosQsys_jtag_uart_0:jtag_uart_0\|NiosQsys_jtag_uart_0_scfifo_w:the_NiosQsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"NiosQsys:inst1\|NiosQsys_jtag_uart_0:jtag_uart_0\|NiosQsys_jtag_uart_0_scfifo_w:the_NiosQsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812092011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812092131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812092131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 NiosQsys:inst1\|NiosQsys_jtag_uart_0:jtag_uart_0\|NiosQsys_jtag_uart_0_scfifo_w:the_NiosQsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"NiosQsys:inst1\|NiosQsys_jtag_uart_0:jtag_uart_0\|NiosQsys_jtag_uart_0_scfifo_w:the_NiosQsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812092136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812092283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812092283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob NiosQsys:inst1\|NiosQsys_jtag_uart_0:jtag_uart_0\|NiosQsys_jtag_uart_0_scfifo_w:the_NiosQsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"NiosQsys:inst1\|NiosQsys_jtag_uart_0:jtag_uart_0\|NiosQsys_jtag_uart_0_scfifo_w:the_NiosQsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812092289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_jtag_uart_0_scfifo_r NiosQsys:inst1\|NiosQsys_jtag_uart_0:jtag_uart_0\|NiosQsys_jtag_uart_0_scfifo_r:the_NiosQsys_jtag_uart_0_scfifo_r " "Elaborating entity \"NiosQsys_jtag_uart_0_scfifo_r\" for hierarchy \"NiosQsys:inst1\|NiosQsys_jtag_uart_0:jtag_uart_0\|NiosQsys_jtag_uart_0_scfifo_r:the_NiosQsys_jtag_uart_0_scfifo_r\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_jtag_uart_0.v" "the_NiosQsys_jtag_uart_0_scfifo_r" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812092307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic NiosQsys:inst1\|NiosQsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NiosQsys_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"NiosQsys:inst1\|NiosQsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NiosQsys_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_jtag_uart_0.v" "NiosQsys_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812092532 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosQsys:inst1\|NiosQsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NiosQsys_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"NiosQsys:inst1\|NiosQsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NiosQsys_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_jtag_uart_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530812092534 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosQsys:inst1\|NiosQsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NiosQsys_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"NiosQsys:inst1\|NiosQsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NiosQsys_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812092535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812092535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812092535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812092535 ""}  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_jtag_uart_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1530812092535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_modo_operacao_lcd NiosQsys:inst1\|NiosQsys_modo_operacao_lcd:modo_operacao_lcd " "Elaborating entity \"NiosQsys_modo_operacao_lcd\" for hierarchy \"NiosQsys:inst1\|NiosQsys_modo_operacao_lcd:modo_operacao_lcd\"" {  } { { "projeto_qsys/NiosQsys/synthesis/NiosQsys.v" "modo_operacao_lcd" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/NiosQsys.v" 1356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812092546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_rx_dados NiosQsys:inst1\|NiosQsys_rx_dados:rx_dados " "Elaborating entity \"NiosQsys_rx_dados\" for hierarchy \"NiosQsys:inst1\|NiosQsys_rx_dados:rx_dados\"" {  } { { "projeto_qsys/NiosQsys/synthesis/NiosQsys.v" "rx_dados" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/NiosQsys.v" 1367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812092555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_empty NiosQsys:inst1\|NiosQsys_empty:empty " "Elaborating entity \"NiosQsys_empty\" for hierarchy \"NiosQsys:inst1\|NiosQsys_empty:empty\"" {  } { { "projeto_qsys/NiosQsys/synthesis/NiosQsys.v" "empty" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/NiosQsys.v" 1375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812092566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_controls_uart NiosQsys:inst1\|NiosQsys_controls_uart:controls_uart " "Elaborating entity \"NiosQsys_controls_uart\" for hierarchy \"NiosQsys:inst1\|NiosQsys_controls_uart:controls_uart\"" {  } { { "projeto_qsys/NiosQsys/synthesis/NiosQsys.v" "controls_uart" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/NiosQsys.v" 1386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812092576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_read NiosQsys:inst1\|NiosQsys_read:read " "Elaborating entity \"NiosQsys_read\" for hierarchy \"NiosQsys:inst1\|NiosQsys_read:read\"" {  } { { "projeto_qsys/NiosQsys/synthesis/NiosQsys.v" "read" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/NiosQsys.v" 1397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812092588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NiosQsys:inst1\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NiosQsys:inst1\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "projeto_qsys/NiosQsys/synthesis/NiosQsys.v" "nios2_qsys_0_instruction_master_translator" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/NiosQsys.v" 1558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812092644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NiosQsys:inst1\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NiosQsys:inst1\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "projeto_qsys/NiosQsys/synthesis/NiosQsys.v" "nios2_qsys_0_data_master_translator" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/NiosQsys.v" 1620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812092653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NiosQsys:inst1\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NiosQsys:inst1\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "projeto_qsys/NiosQsys/synthesis/NiosQsys.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/NiosQsys.v" 1686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812092665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NiosQsys:inst1\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NiosQsys:inst1\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "projeto_qsys/NiosQsys/synthesis/NiosQsys.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/NiosQsys.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812092678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NiosQsys:inst1\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NiosQsys:inst1\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "projeto_qsys/NiosQsys/synthesis/NiosQsys.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/NiosQsys.v" 1818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812092688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NiosQsys:inst1\|altera_merlin_slave_translator:modo_operacao_lcd_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NiosQsys:inst1\|altera_merlin_slave_translator:modo_operacao_lcd_s1_translator\"" {  } { { "projeto_qsys/NiosQsys/synthesis/NiosQsys.v" "modo_operacao_lcd_s1_translator" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/NiosQsys.v" 1884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812092698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NiosQsys:inst1\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NiosQsys:inst1\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "projeto_qsys/NiosQsys/synthesis/NiosQsys.v" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/NiosQsys.v" 2822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812092801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NiosQsys:inst1\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NiosQsys:inst1\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "projeto_qsys/NiosQsys/synthesis/NiosQsys.v" "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/NiosQsys.v" 2902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812092815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent NiosQsys:inst1\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"NiosQsys:inst1\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "projeto_qsys/NiosQsys/synthesis/NiosQsys.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/NiosQsys.v" 2983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812092827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor NiosQsys:inst1\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"NiosQsys:inst1\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812092839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NiosQsys:inst1\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NiosQsys:inst1\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "projeto_qsys/NiosQsys/synthesis/NiosQsys.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/NiosQsys.v" 3024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812092851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_addr_router NiosQsys:inst1\|NiosQsys_addr_router:addr_router " "Elaborating entity \"NiosQsys_addr_router\" for hierarchy \"NiosQsys:inst1\|NiosQsys_addr_router:addr_router\"" {  } { { "projeto_qsys/NiosQsys/synthesis/NiosQsys.v" "addr_router" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/NiosQsys.v" 4992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812093131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_addr_router_default_decode NiosQsys:inst1\|NiosQsys_addr_router:addr_router\|NiosQsys_addr_router_default_decode:the_default_decode " "Elaborating entity \"NiosQsys_addr_router_default_decode\" for hierarchy \"NiosQsys:inst1\|NiosQsys_addr_router:addr_router\|NiosQsys_addr_router_default_decode:the_default_decode\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_addr_router.sv" "the_default_decode" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_addr_router.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812093141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_id_router NiosQsys:inst1\|NiosQsys_id_router:id_router " "Elaborating entity \"NiosQsys_id_router\" for hierarchy \"NiosQsys:inst1\|NiosQsys_id_router:id_router\"" {  } { { "projeto_qsys/NiosQsys/synthesis/NiosQsys.v" "id_router" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/NiosQsys.v" 5024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812093158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_id_router_default_decode NiosQsys:inst1\|NiosQsys_id_router:id_router\|NiosQsys_id_router_default_decode:the_default_decode " "Elaborating entity \"NiosQsys_id_router_default_decode\" for hierarchy \"NiosQsys:inst1\|NiosQsys_id_router:id_router\|NiosQsys_id_router_default_decode:the_default_decode\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_id_router.sv" "the_default_decode" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812093164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NiosQsys:inst1\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NiosQsys:inst1\|altera_reset_controller:rst_controller\"" {  } { { "projeto_qsys/NiosQsys/synthesis/NiosQsys.v" "rst_controller" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/NiosQsys.v" 5307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812093308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NiosQsys:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NiosQsys:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812093315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NiosQsys:inst1\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NiosQsys:inst1\|altera_reset_controller:rst_controller_001\"" {  } { { "projeto_qsys/NiosQsys/synthesis/NiosQsys.v" "rst_controller_001" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/NiosQsys.v" 5334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812093323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_cmd_xbar_demux NiosQsys:inst1\|NiosQsys_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"NiosQsys_cmd_xbar_demux\" for hierarchy \"NiosQsys:inst1\|NiosQsys_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "projeto_qsys/NiosQsys/synthesis/NiosQsys.v" "cmd_xbar_demux" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/NiosQsys.v" 5447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812093337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_cmd_xbar_mux NiosQsys:inst1\|NiosQsys_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"NiosQsys_cmd_xbar_mux\" for hierarchy \"NiosQsys:inst1\|NiosQsys_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "projeto_qsys/NiosQsys/synthesis/NiosQsys.v" "cmd_xbar_mux" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/NiosQsys.v" 5583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812093360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NiosQsys:inst1\|NiosQsys_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NiosQsys:inst1\|NiosQsys_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_cmd_xbar_mux.sv" "arb" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812093370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NiosQsys:inst1\|NiosQsys_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NiosQsys:inst1\|NiosQsys_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812093380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_rsp_xbar_demux NiosQsys:inst1\|NiosQsys_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"NiosQsys_rsp_xbar_demux\" for hierarchy \"NiosQsys:inst1\|NiosQsys_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "projeto_qsys/NiosQsys/synthesis/NiosQsys.v" "rsp_xbar_demux" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/NiosQsys.v" 5974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812093623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_rsp_xbar_mux NiosQsys:inst1\|NiosQsys_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"NiosQsys_rsp_xbar_mux\" for hierarchy \"NiosQsys:inst1\|NiosQsys_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "projeto_qsys/NiosQsys/synthesis/NiosQsys.v" "rsp_xbar_mux" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/NiosQsys.v" 6455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812093700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NiosQsys:inst1\|NiosQsys_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NiosQsys:inst1\|NiosQsys_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_rsp_xbar_mux.sv" "arb" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_rsp_xbar_mux.sv" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812093718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NiosQsys:inst1\|NiosQsys_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NiosQsys:inst1\|NiosQsys_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812093727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_irq_mapper NiosQsys:inst1\|NiosQsys_irq_mapper:irq_mapper " "Elaborating entity \"NiosQsys_irq_mapper\" for hierarchy \"NiosQsys:inst1\|NiosQsys_irq_mapper:irq_mapper\"" {  } { { "projeto_qsys/NiosQsys/synthesis/NiosQsys.v" "irq_mapper" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/NiosQsys.v" 6575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812093756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_controller uart_controller:inst2 " "Elaborating entity \"uart_controller\" for hierarchy \"uart_controller:inst2\"" {  } { { "projeto_qsys/NiosQsys/synthesis/projeto_crc.bdf" "inst2" { Schematic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/projeto_crc.bdf" { { 400 -16 192 544 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812093768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 uart_controller:inst2\|mux4_1:mux4_1 " "Elaborating entity \"mux4_1\" for hierarchy \"uart_controller:inst2\|mux4_1:mux4_1\"" {  } { { "../../verilog/uart_controller/uart_controller.v" "mux4_1" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/uart_controller/uart_controller.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812093776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_controller uart_controller:inst2\|fifo_controller:fifo_controller " "Elaborating entity \"fifo_controller\" for hierarchy \"uart_controller:inst2\|fifo_controller:fifo_controller\"" {  } { { "../../verilog/uart_controller/uart_controller.v" "fifo_controller" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/uart_controller/uart_controller.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812093785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo uart_controller:inst2\|fifo_controller:fifo_controller\|fifo:fifo " "Elaborating entity \"fifo\" for hierarchy \"uart_controller:inst2\|fifo_controller:fifo_controller\|fifo:fifo\"" {  } { { "../../verilog/uart_controller/fifo_controller.v" "fifo" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/uart_controller/fifo_controller.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812093804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo uart_controller:inst2\|fifo_controller:fifo_controller\|fifo:fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"uart_controller:inst2\|fifo_controller:fifo_controller\|fifo:fifo\|scfifo:scfifo_component\"" {  } { { "../../verilog/uart_controller/fifo.v" "scfifo_component" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/uart_controller/fifo.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812093856 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_controller:inst2\|fifo_controller:fifo_controller\|fifo:fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"uart_controller:inst2\|fifo_controller:fifo_controller\|fifo:fifo\|scfifo:scfifo_component\"" {  } { { "../../verilog/uart_controller/fifo.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/uart_controller/fifo.v" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530812093857 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_controller:inst2\|fifo_controller:fifo_controller\|fifo:fifo\|scfifo:scfifo_component " "Instantiated megafunction \"uart_controller:inst2\|fifo_controller:fifo_controller\|fifo:fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812093857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812093857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812093857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812093857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812093857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812093857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812093857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812093857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812093857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812093857 ""}  } { { "../../verilog/uart_controller/fifo.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/uart_controller/fifo.v" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1530812093857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_la31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_la31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_la31 " "Found entity 1: scfifo_la31" {  } { { "db/scfifo_la31.tdf" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/db/scfifo_la31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812093983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812093983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_la31 uart_controller:inst2\|fifo_controller:fifo_controller\|fifo:fifo\|scfifo:scfifo_component\|scfifo_la31:auto_generated " "Elaborating entity \"scfifo_la31\" for hierarchy \"uart_controller:inst2\|fifo_controller:fifo_controller\|fifo:fifo\|scfifo:scfifo_component\|scfifo_la31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812093987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_sg31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_sg31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_sg31 " "Found entity 1: a_dpfifo_sg31" {  } { { "db/a_dpfifo_sg31.tdf" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/db/a_dpfifo_sg31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812094024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812094024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_sg31 uart_controller:inst2\|fifo_controller:fifo_controller\|fifo:fifo\|scfifo:scfifo_component\|scfifo_la31:auto_generated\|a_dpfifo_sg31:dpfifo " "Elaborating entity \"a_dpfifo_sg31\" for hierarchy \"uart_controller:inst2\|fifo_controller:fifo_controller\|fifo:fifo\|scfifo:scfifo_component\|scfifo_la31:auto_generated\|a_dpfifo_sg31:dpfifo\"" {  } { { "db/scfifo_la31.tdf" "dpfifo" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/db/scfifo_la31.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812094027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_raf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_raf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_raf " "Found entity 1: a_fefifo_raf" {  } { { "db/a_fefifo_raf.tdf" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/db/a_fefifo_raf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812094069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812094069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_raf uart_controller:inst2\|fifo_controller:fifo_controller\|fifo:fifo\|scfifo:scfifo_component\|scfifo_la31:auto_generated\|a_dpfifo_sg31:dpfifo\|a_fefifo_raf:fifo_state " "Elaborating entity \"a_fefifo_raf\" for hierarchy \"uart_controller:inst2\|fifo_controller:fifo_controller\|fifo:fifo\|scfifo:scfifo_component\|scfifo_la31:auto_generated\|a_dpfifo_sg31:dpfifo\|a_fefifo_raf:fifo_state\"" {  } { { "db/a_dpfifo_sg31.tdf" "fifo_state" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/db/a_dpfifo_sg31.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812094073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pp7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pp7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pp7 " "Found entity 1: cntr_pp7" {  } { { "db/cntr_pp7.tdf" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/db/cntr_pp7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812094193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812094193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_pp7 uart_controller:inst2\|fifo_controller:fifo_controller\|fifo:fifo\|scfifo:scfifo_component\|scfifo_la31:auto_generated\|a_dpfifo_sg31:dpfifo\|a_fefifo_raf:fifo_state\|cntr_pp7:count_usedw " "Elaborating entity \"cntr_pp7\" for hierarchy \"uart_controller:inst2\|fifo_controller:fifo_controller\|fifo:fifo\|scfifo:scfifo_component\|scfifo_la31:auto_generated\|a_dpfifo_sg31:dpfifo\|a_fefifo_raf:fifo_state\|cntr_pp7:count_usedw\"" {  } { { "db/a_fefifo_raf.tdf" "count_usedw" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/db/a_fefifo_raf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812094197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_e811.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_e811.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_e811 " "Found entity 1: dpram_e811" {  } { { "db/dpram_e811.tdf" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/db/dpram_e811.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812094311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812094311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_e811 uart_controller:inst2\|fifo_controller:fifo_controller\|fifo:fifo\|scfifo:scfifo_component\|scfifo_la31:auto_generated\|a_dpfifo_sg31:dpfifo\|dpram_e811:FIFOram " "Elaborating entity \"dpram_e811\" for hierarchy \"uart_controller:inst2\|fifo_controller:fifo_controller\|fifo:fifo\|scfifo:scfifo_component\|scfifo_la31:auto_generated\|a_dpfifo_sg31:dpfifo\|dpram_e811:FIFOram\"" {  } { { "db/a_dpfifo_sg31.tdf" "FIFOram" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/db/a_dpfifo_sg31.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812094317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e3k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e3k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e3k1 " "Found entity 1: altsyncram_e3k1" {  } { { "db/altsyncram_e3k1.tdf" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/db/altsyncram_e3k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812094462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812094462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e3k1 uart_controller:inst2\|fifo_controller:fifo_controller\|fifo:fifo\|scfifo:scfifo_component\|scfifo_la31:auto_generated\|a_dpfifo_sg31:dpfifo\|dpram_e811:FIFOram\|altsyncram_e3k1:altsyncram1 " "Elaborating entity \"altsyncram_e3k1\" for hierarchy \"uart_controller:inst2\|fifo_controller:fifo_controller\|fifo:fifo\|scfifo:scfifo_component\|scfifo_la31:auto_generated\|a_dpfifo_sg31:dpfifo\|dpram_e811:FIFOram\|altsyncram_e3k1:altsyncram1\"" {  } { { "db/dpram_e811.tdf" "altsyncram1" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/db/dpram_e811.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812094468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dpb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dpb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dpb " "Found entity 1: cntr_dpb" {  } { { "db/cntr_dpb.tdf" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/db/cntr_dpb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812094587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812094587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_dpb uart_controller:inst2\|fifo_controller:fifo_controller\|fifo:fifo\|scfifo:scfifo_component\|scfifo_la31:auto_generated\|a_dpfifo_sg31:dpfifo\|cntr_dpb:rd_ptr_count " "Elaborating entity \"cntr_dpb\" for hierarchy \"uart_controller:inst2\|fifo_controller:fifo_controller\|fifo:fifo\|scfifo:scfifo_component\|scfifo_la31:auto_generated\|a_dpfifo_sg31:dpfifo\|cntr_dpb:rd_ptr_count\"" {  } { { "db/a_dpfifo_sg31.tdf" "rd_ptr_count" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/db/a_dpfifo_sg31.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812094592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1_4bits uart_controller:inst2\|mux4_1_4bits:mux4_1_4bits " "Elaborating entity \"mux4_1_4bits\" for hierarchy \"uart_controller:inst2\|mux4_1_4bits:mux4_1_4bits\"" {  } { { "../../verilog/uart_controller/uart_controller.v" "mux4_1_4bits" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/uart_controller/uart_controller.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812094607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_controller:inst2\|uart_rx:uart_rx " "Elaborating entity \"uart_rx\" for hierarchy \"uart_controller:inst2\|uart_rx:uart_rx\"" {  } { { "../../verilog/uart_controller/uart_controller.v" "uart_rx" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/uart_controller/uart_controller.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812094613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_7200_generator uart_controller:inst2\|baud_7200_generator:baud_7200_generator " "Elaborating entity \"baud_7200_generator\" for hierarchy \"uart_controller:inst2\|baud_7200_generator:baud_7200_generator\"" {  } { { "../../verilog/uart_controller/uart_controller.v" "baud_7200_generator" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/uart_controller/uart_controller.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812094620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_9600_generator uart_controller:inst2\|baud_9600_generator:baud_9600_generator " "Elaborating entity \"baud_9600_generator\" for hierarchy \"uart_controller:inst2\|baud_9600_generator:baud_9600_generator\"" {  } { { "../../verilog/uart_controller/uart_controller.v" "baud_9600_generator" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/uart_controller/uart_controller.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812094627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_19200_generator uart_controller:inst2\|baud_19200_generator:baud_19200_generator " "Elaborating entity \"baud_19200_generator\" for hierarchy \"uart_controller:inst2\|baud_19200_generator:baud_19200_generator\"" {  } { { "../../verilog/uart_controller/uart_controller.v" "baud_19200_generator" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/uart_controller/uart_controller.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812094637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_115200_generator uart_controller:inst2\|baud_115200_generator:baud_115200_generator " "Elaborating entity \"baud_115200_generator\" for hierarchy \"uart_controller:inst2\|baud_115200_generator:baud_115200_generator\"" {  } { { "../../verilog/uart_controller/uart_controller.v" "baud_115200_generator" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/uart_controller/uart_controller.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812094644 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "uart_controller:inst2\|mux4_1:mux4_1\|Mux0 " "Found clock multiplexer uart_controller:inst2\|mux4_1:mux4_1\|Mux0" {  } { { "../../verilog/uart_controller/mux4_1.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/uart_controller/mux4_1.v" 13 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1530812101445 "|projeto_crc|uart_controller:inst2|mux4_1:mux4_1|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1530812101445 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1530812108208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|dados\[7\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|dados\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108524 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|dados\[6\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|dados\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108524 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|dados\[5\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|dados\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108524 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|dados\[4\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|dados\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108525 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|dados\[3\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|dados\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[2\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[2\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108525 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|dados\[3\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|dados\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108525 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|dados\[2\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|dados\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[2\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[2\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108525 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|dados\[2\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|dados\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108525 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|dados\[1\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|dados\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[1\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[1\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108526 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108526 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|dados\[1\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|dados\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108526 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108526 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|dados\[0\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|dados\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[2\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[2\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108526 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108526 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|dados\[0\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|dados\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108526 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108526 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|proximo\[3\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|proximo\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108527 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108527 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|proximo\[2\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|proximo\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[2\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[2\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108527 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108527 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|proximo\[1\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|proximo\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[1\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[1\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108527 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108527 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|proximo\[0\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|proximo\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[3\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[3\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108527 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108527 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|index_temp\[2\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|index_temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WAIT_30MS " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WAIT_30MS" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108527 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108527 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|index_temp\[1\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|index_temp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WAIT_30MS " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WAIT_30MS" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108528 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|index_temp\[0\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|index_temp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WAIT_30MS " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WAIT_30MS" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108528 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[27\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108528 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[26\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108528 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[25\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108529 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[24\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108529 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[23\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108529 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[22\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108529 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[21\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108529 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[20\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108530 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[19\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108530 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[18\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108530 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[17\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108530 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[16\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108531 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[15\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108532 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[14\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108532 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[13\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108532 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[12\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108532 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[11\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108532 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[10\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108533 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[9\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108533 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[8\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108533 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[7\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108533 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[6\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108533 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[5\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108534 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[4\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108534 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[3\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108534 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[2\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108534 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[1\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108534 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[0\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108535 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[31\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108535 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[30\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108535 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[29\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108535 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[28\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108535 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[27\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108536 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[26\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108536 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[25\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108536 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[24\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108536 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[23\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[2\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[2\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108536 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[22\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108537 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[21\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108537 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[20\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108537 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[19\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[2\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[2\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108537 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[18\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108537 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[17\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108538 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[16\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[2\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[2\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108538 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[15\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108538 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[14\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[2\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[2\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108538 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[13\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108538 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[12\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[2\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[2\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108539 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[11\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[2\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[2\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108539 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[10\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108539 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[9\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[2\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[2\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108539 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[8\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[2\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[2\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108539 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[7\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[2\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[2\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108539 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[6\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[2\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[2\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108540 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[5\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[2\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[2\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108540 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[4\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108540 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[3\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108540 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[2\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108540 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[1\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108541 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[0\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812108541 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812108541 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 3167 -1 0 } } { "projeto_qsys/NiosQsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_jtag_uart_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_jtag_uart_0.v" 348 -1 0 } } { "projeto_qsys/NiosQsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "projeto_qsys/NiosQsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 3740 -1 0 } } { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_jtag_uart_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_jtag_uart_0.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 599 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1530812108572 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1530812108573 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RW GND " "Pin \"RW\" is stuck at GND" {  } { { "projeto_qsys/NiosQsys/synthesis/projeto_crc.bdf" "" { Schematic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/projeto_crc.bdf" { { 88 952 1128 104 "RW" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530812111744 "|projeto_crc|RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "Estado\[3\] GND " "Pin \"Estado\[3\]\" is stuck at GND" {  } { { "projeto_qsys/NiosQsys/synthesis/projeto_crc.bdf" "" { Schematic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/projeto_crc.bdf" { { 40 952 1128 56 "Estado\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530812111744 "|projeto_crc|Estado[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1530812111744 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530812112296 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "30 " "30 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1530812115084 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1530812115267 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1530812115267 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530812115401 "|projeto_crc|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1530812115401 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530812115616 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/output_files/projeto_lcd_controller.map.smsg " "Generated suppressed messages file C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/output_files/projeto_lcd_controller.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1530812117134 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1530812118874 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530812118874 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RTS " "No output dependent on input pin \"RTS\"" {  } { { "projeto_qsys/NiosQsys/synthesis/projeto_crc.bdf" "" { Schematic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/projeto_crc.bdf" { { 488 -248 -80 504 "RTS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530812119734 "|projeto_crc|RTS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1530812119734 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3571 " "Implemented 3571 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1530812119735 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1530812119735 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3392 " "Implemented 3392 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1530812119735 ""} { "Info" "ICUT_CUT_TM_RAMS" "152 " "Implemented 152 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1530812119735 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1530812119735 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 208 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 208 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530812119988 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 05 14:35:19 2018 " "Processing ended: Thu Jul 05 14:35:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530812119988 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530812119988 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530812119988 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530812119988 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530812122027 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530812122029 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 05 14:35:20 2018 " "Processing started: Thu Jul 05 14:35:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530812122029 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1530812122029 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off projeto_crc -c projeto_lcd_controller " "Command: quartus_fit --read_settings_files=off --write_settings_files=off projeto_crc -c projeto_lcd_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1530812122029 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1530812122297 ""}
{ "Info" "0" "" "Project  = projeto_crc" {  } {  } 0 0 "Project  = projeto_crc" 0 0 "Fitter" 0 0 1530812122298 ""}
{ "Info" "0" "" "Revision = projeto_lcd_controller" {  } {  } 0 0 "Revision = projeto_lcd_controller" 0 0 "Fitter" 0 0 1530812122298 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1530812122613 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "projeto_lcd_controller EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"projeto_lcd_controller\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1530812122692 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1530812122774 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1530812122774 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1530812123241 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1530812123260 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1530812123781 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1530812123781 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1530812123781 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1530812123781 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/" { { 0 { 0 ""} 0 9486 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1530812123803 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/" { { 0 { 0 ""} 0 9488 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1530812123803 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/" { { 0 { 0 ""} 0 9490 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1530812123803 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/" { { 0 { 0 ""} 0 9492 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1530812123803 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/" { { 0 { 0 ""} 0 9494 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1530812123803 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1530812123803 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1530812123807 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1530812123822 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 22 " "No exact pin location assignment(s) for 4 pins of 22 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RTS " "Pin RTS not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RTS } } } { "projeto_qsys/NiosQsys/synthesis/projeto_crc.bdf" "" { Schematic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/projeto_crc.bdf" { { 488 -248 -80 504 "RTS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RTS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/" { { 0 { 0 ""} 0 315 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530812124441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name1 " "Pin pin_name1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pin_name1 } } } { "projeto_qsys/NiosQsys/synthesis/projeto_crc.bdf" "" { Schematic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/projeto_crc.bdf" { { 176 368 544 192 "pin_name1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pin_name1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/" { { 0 { 0 ""} 0 318 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530812124441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Estado\[3\] " "Pin Estado\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Estado[3] } } } { "projeto_qsys/NiosQsys/synthesis/projeto_crc.bdf" "" { Schematic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/projeto_crc.bdf" { { 40 952 1128 56 "Estado" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Estado[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/" { { 0 { 0 ""} 0 305 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530812124441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Estado\[2\] " "Pin Estado\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Estado[2] } } } { "projeto_qsys/NiosQsys/synthesis/projeto_crc.bdf" "" { Schematic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/projeto_crc.bdf" { { 40 952 1128 56 "Estado" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Estado[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/" { { 0 { 0 ""} 0 306 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530812124441 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1530812124441 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "90 " "TimeQuest Timing Analyzer is analyzing 90 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1530812125291 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1530812125299 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1530812125299 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1530812125299 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1530812125299 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1530812125299 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1530812125299 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1530812125299 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1530812125299 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1530812125299 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1530812125299 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1530812125299 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1530812125299 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1530812125299 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1530812125299 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1530812125299 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1530812125299 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1530812125299 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1530812125299 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1530812125299 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1530812125299 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1530812125299 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1530812125299 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1530812125299 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1530812125299 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1530812125299 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1530812125299 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1530812125299 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1530812125299 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1530812125299 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1530812125299 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1530812125299 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1530812125299 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1530812125299 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projeto_lcd_controller.sdc " "Synopsys Design Constraints File file not found: 'projeto_lcd_controller.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1530812125350 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock " "Node: Clock was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1530812125367 "|projeto_crc|Clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart_controller:inst2\|baud_115200_generator:baud_115200_generator\|clk_out " "Node: uart_controller:inst2\|baud_115200_generator:baud_115200_generator\|clk_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1530812125367 "|projeto_crc|uart_controller:inst2|baud_115200_generator:baud_115200_generator|clk_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay\[0\] " "Node: Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1530812125367 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor|contador_delay[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\] " "Node: Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1530812125367 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador|estado[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[3\] " "Node: Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[3\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1530812125368 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador|estado[3]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1530812125446 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1530812125446 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1530812125446 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1530812125446 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1530812125447 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1530812125447 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1530812125447 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1530812125447 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1530812125447 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node Clock~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1530812125686 ""}  } { { "projeto_qsys/NiosQsys/synthesis/projeto_crc.bdf" "" { Schematic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/projeto_crc.bdf" { { 152 -16 152 168 "Clock" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/" { { 0 { 0 ""} 0 9474 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530812125686 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1530812125686 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/" { { 0 { 0 ""} 0 4088 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530812125686 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|Mux37~1  " "Automatically promoted node Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|Mux37~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1530812125687 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 99 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador|Mux37~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/" { { 0 { 0 ""} 0 5572 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530812125687 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|Selector0~0  " "Automatically promoted node Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|Selector0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1530812125687 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 102 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Controller_LCD_TOP:inst|Escritor_LCD:Escritor|Selector0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/" { { 0 { 0 ""} 0 5451 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530812125687 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart_controller:inst2\|mux4_1:mux4_1\|Mux0  " "Automatically promoted node uart_controller:inst2\|mux4_1:mux4_1\|Mux0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1530812125688 ""}  } { { "../../verilog/uart_controller/mux4_1.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/uart_controller/mux4_1.v" 13 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_controller:inst2|mux4_1:mux4_1|Mux0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/" { { 0 { 0 ""} 0 570 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530812125688 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|Selector33~0  " "Automatically promoted node Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|Selector33~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1530812125689 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 102 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Controller_LCD_TOP:inst|Escritor_LCD:Escritor|Selector33~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/" { { 0 { 0 ""} 0 5005 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530812125689 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|Selector52~0  " "Automatically promoted node Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|Selector52~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1530812125689 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 102 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Controller_LCD_TOP:inst|Escritor_LCD:Escritor|Selector52~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/" { { 0 { 0 ""} 0 4411 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530812125689 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|Mux38~0  " "Automatically promoted node Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|Mux38~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1530812125689 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 99 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador|Mux38~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/" { { 0 { 0 ""} 0 4444 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530812125689 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|Mux40~0  " "Automatically promoted node Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|Mux40~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1530812125689 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 99 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador|Mux40~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/" { { 0 { 0 ""} 0 4570 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530812125689 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|Selector55~0  " "Automatically promoted node Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|Selector55~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1530812125689 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 102 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Controller_LCD_TOP:inst|Escritor_LCD:Escritor|Selector55~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/" { { 0 { 0 ""} 0 4344 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530812125689 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1530812126910 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1530812126919 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1530812126920 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1530812126930 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1530812126944 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1530812126954 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1530812126954 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1530812126964 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1530812127073 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1530812127084 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1530812127084 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 2.5V 1 3 0 " "Number of I/O pins in group: 4 (unused VREF, 2.5V VCCIO, 1 input, 3 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1530812127122 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1530812127122 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1530812127122 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 15 0 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 15 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1530812127125 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1530812127125 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1530812127125 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1530812127125 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 4 9 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1530812127125 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1530812127125 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 1 12 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1530812127125 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 5 7 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1530812127125 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1530812127125 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1530812127125 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530812127310 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1530812129356 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530812131742 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1530812131786 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1530812133067 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530812133068 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1530812134398 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/" { { 1 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1530812136975 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1530812136975 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530812137803 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1530812137807 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1530812137807 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1530812137807 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.94 " "Total time spent on timing analysis during the Fitter is 0.94 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1530812137991 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1530812138099 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1530812139510 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1530812139675 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1530812141323 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530812142599 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/output_files/projeto_lcd_controller.fit.smsg " "Generated suppressed messages file C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/output_files/projeto_lcd_controller.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1530812143674 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4984 " "Peak virtual memory: 4984 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530812146149 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 05 14:35:46 2018 " "Processing ended: Thu Jul 05 14:35:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530812146149 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530812146149 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530812146149 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1530812146149 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1530812147418 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530812147419 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 05 14:35:47 2018 " "Processing started: Thu Jul 05 14:35:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530812147419 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1530812147419 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off projeto_crc -c projeto_lcd_controller " "Command: quartus_asm --read_settings_files=off --write_settings_files=off projeto_crc -c projeto_lcd_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1530812147419 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1530812149323 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1530812149400 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4580 " "Peak virtual memory: 4580 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530812150171 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 05 14:35:50 2018 " "Processing ended: Thu Jul 05 14:35:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530812150171 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530812150171 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530812150171 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1530812150171 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1530812150941 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1530812152173 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530812152176 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 05 14:35:51 2018 " "Processing started: Thu Jul 05 14:35:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530812152176 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530812152176 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta projeto_crc -c projeto_lcd_controller " "Command: quartus_sta projeto_crc -c projeto_lcd_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530812152177 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1530812152479 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1530812153066 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1530812153157 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1530812153157 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "90 " "TimeQuest Timing Analyzer is analyzing 90 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1530812154024 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1530812154259 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1530812154259 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1530812154259 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1530812154259 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1530812154259 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1530812154259 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1530812154259 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1530812154259 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1530812154259 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1530812154259 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1530812154259 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1530812154259 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1530812154259 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1530812154259 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1530812154259 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1530812154259 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1530812154259 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1530812154259 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1530812154259 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1530812154259 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1530812154259 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1530812154259 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1530812154259 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1530812154259 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1530812154259 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1530812154259 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1530812154259 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1530812154259 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1530812154259 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1530812154259 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1530812154259 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1530812154259 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1530812154259 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projeto_lcd_controller.sdc " "Synopsys Design Constraints File file not found: 'projeto_lcd_controller.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1530812154301 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock " "Node: Clock was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1530812154314 "|projeto_crc|Clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart_controller:inst2\|baud_115200_generator:baud_115200_generator\|clk_out " "Node: uart_controller:inst2\|baud_115200_generator:baud_115200_generator\|clk_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1530812154314 "|projeto_crc|uart_controller:inst2|baud_115200_generator:baud_115200_generator|clk_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay\[0\] " "Node: Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1530812154314 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor|contador_delay[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\] " "Node: Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1530812154314 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador|estado[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[3\] " "Node: Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[3\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1530812154315 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador|estado[3]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1530812154504 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1530812154504 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1530812154504 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1530812154504 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1530812154506 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1530812154556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.277 " "Worst-case setup slack is 46.277" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530812154692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530812154692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.277         0.000 altera_reserved_tck  " "   46.277         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530812154692 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530812154692 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.454 " "Worst-case hold slack is 0.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530812154711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530812154711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454         0.000 altera_reserved_tck  " "    0.454         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530812154711 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530812154711 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.765 " "Worst-case recovery slack is 47.765" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530812154770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530812154770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.765         0.000 altera_reserved_tck  " "   47.765         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530812154770 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530812154770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.152 " "Worst-case removal slack is 1.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530812154787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530812154787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.152         0.000 altera_reserved_tck  " "    1.152         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530812154787 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530812154787 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.528 " "Worst-case minimum pulse width slack is 49.528" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530812154805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530812154805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.528         0.000 altera_reserved_tck  " "   49.528         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530812154805 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530812154805 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1530812155032 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1530812155032 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1530812155032 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1530812155032 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.863 ns " "Worst Case Available Settling Time: 196.863 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1530812155032 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1530812155032 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1530812155032 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1530812155032 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1530812155032 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1530812155060 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1530812155110 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1530812157125 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock " "Node: Clock was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1530812157709 "|projeto_crc|Clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart_controller:inst2\|baud_115200_generator:baud_115200_generator\|clk_out " "Node: uart_controller:inst2\|baud_115200_generator:baud_115200_generator\|clk_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1530812157709 "|projeto_crc|uart_controller:inst2|baud_115200_generator:baud_115200_generator|clk_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay\[0\] " "Node: Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1530812157709 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor|contador_delay[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\] " "Node: Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1530812157709 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador|estado[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[3\] " "Node: Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[3\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1530812157709 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador|estado[3]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1530812157720 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1530812157720 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1530812157720 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1530812157720 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.657 " "Worst-case setup slack is 46.657" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530812158171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530812158171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.657         0.000 altera_reserved_tck  " "   46.657         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530812158171 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530812158171 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530812158244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530812158244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402         0.000 altera_reserved_tck  " "    0.402         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530812158244 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530812158244 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.049 " "Worst-case recovery slack is 48.049" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530812158454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530812158454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.049         0.000 altera_reserved_tck  " "   48.049         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530812158454 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530812158454 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.052 " "Worst-case removal slack is 1.052" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530812158485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530812158485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.052         0.000 altera_reserved_tck  " "    1.052         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530812158485 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530812158485 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.408 " "Worst-case minimum pulse width slack is 49.408" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530812158568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530812158568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.408         0.000 altera_reserved_tck  " "   49.408         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530812158568 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530812158568 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1530812158967 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1530812158967 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1530812158967 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1530812158967 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.062 ns " "Worst Case Available Settling Time: 197.062 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1530812158967 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1530812158967 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1530812158967 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1530812158967 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1530812158967 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1530812159059 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock " "Node: Clock was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1530812159546 "|projeto_crc|Clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart_controller:inst2\|baud_115200_generator:baud_115200_generator\|clk_out " "Node: uart_controller:inst2\|baud_115200_generator:baud_115200_generator\|clk_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1530812159546 "|projeto_crc|uart_controller:inst2|baud_115200_generator:baud_115200_generator|clk_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay\[0\] " "Node: Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1530812159546 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor|contador_delay[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\] " "Node: Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1530812159546 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador|estado[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[3\] " "Node: Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[3\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1530812159546 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador|estado[3]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1530812159556 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1530812159556 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1530812159556 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1530812159556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.601 " "Worst-case setup slack is 48.601" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530812159589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530812159589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.601         0.000 altera_reserved_tck  " "   48.601         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530812159589 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530812159589 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.185 " "Worst-case hold slack is 0.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530812159651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530812159651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185         0.000 altera_reserved_tck  " "    0.185         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530812159651 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530812159651 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.175 " "Worst-case recovery slack is 49.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530812159696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530812159696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.175         0.000 altera_reserved_tck  " "   49.175         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530812159696 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530812159696 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.507 " "Worst-case removal slack is 0.507" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530812159748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530812159748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.507         0.000 altera_reserved_tck  " "    0.507         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530812159748 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530812159748 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.465 " "Worst-case minimum pulse width slack is 49.465" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530812159863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530812159863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.465         0.000 altera_reserved_tck  " "   49.465         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530812159863 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530812159863 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1530812160171 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1530812160171 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1530812160171 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1530812160171 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.696 ns " "Worst Case Available Settling Time: 198.696 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1530812160171 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1530812160171 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1530812160171 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1530812160171 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1530812160171 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1530812161102 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1530812161103 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4668 " "Peak virtual memory: 4668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530812161633 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 05 14:36:01 2018 " "Processing ended: Thu Jul 05 14:36:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530812161633 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530812161633 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530812161633 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530812161633 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 253 s " "Quartus II Full Compilation was successful. 0 errors, 253 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530812162650 ""}
