

================================================================
== Vivado HLS Report for 'Loop_2_proc'
================================================================
* Date:           Sat Apr 10 19:07:29 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        digit_t1
* Solution:       latency
* Product family: kintexuplus
* Target device:  xcku5p-ffvb676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.075|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |    2|  2002|    2|  2002|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+------+----------+-----------+-----------+----------+----------+
        |          |   Latency  | Iteration|  Initiation Interval  |   Trip   |          |
        | Loop Name| min |  max |  Latency |  achieved |   target  |   Count  | Pipelined|
        +----------+-----+------+----------+-----------+-----------+----------+----------+
        |- Loop 1  |    0|  2000|         2|          1|          1| 0 ~ 2000 |    yes   |
        +----------+-----+------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      68|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      72|    -|
|Register         |        -|      -|      70|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      70|     140|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      960|   1824|  433920|  216960|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_97_p2                        |     +    |      0|  0|  38|          31|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln172_fu_92_p2               |   icmp   |      0|  0|  20|          32|          32|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  68|          69|          39|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |i1_0_i_i_reg_77          |   9|          2|   31|         62|
    |num_test_blk_n           |   9|          2|    1|          2|
    |test_set_V_blk_n         |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         15|   36|         75|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i1_0_i_i_reg_77          |  31|   0|   31|          0|
    |icmp_ln172_reg_113       |   1|   0|    1|          0|
    |num_test_read_reg_108    |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  70|   0|   70|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |    Loop_2_proc    | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |    Loop_2_proc    | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |    Loop_2_proc    | return value |
|ap_done                     | out |    1| ap_ctrl_hs |    Loop_2_proc    | return value |
|ap_continue                 |  in |    1| ap_ctrl_hs |    Loop_2_proc    | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |    Loop_2_proc    | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |    Loop_2_proc    | return value |
|num_test_dout               |  in |   32|   ap_fifo  |      num_test     |    pointer   |
|num_test_empty_n            |  in |    1|   ap_fifo  |      num_test     |    pointer   |
|num_test_read               | out |    1|   ap_fifo  |      num_test     |    pointer   |
|global_test_set_V_address0  | out |   11|  ap_memory | global_test_set_V |     array    |
|global_test_set_V_ce0       | out |    1|  ap_memory | global_test_set_V |     array    |
|global_test_set_V_q0        |  in |  256|  ap_memory | global_test_set_V |     array    |
|test_set_V_din              | out |  256|   ap_fifo  |     test_set_V    |    pointer   |
|test_set_V_full_n           |  in |    1|   ap_fifo  |     test_set_V    |    pointer   |
|test_set_V_write            | out |    1|   ap_fifo  |     test_set_V    |    pointer   |
+----------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i256* @test_set_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %num_test, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 6 'specinterface' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.83ns)   --->   "%num_test_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %num_test)" [digitrec.cpp:172]   --->   Operation 7 'read' 'num_test_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (0.65ns)   --->   "br label %.preheader18.i.i"   --->   Operation 8 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.27>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%i1_0_i_i = phi i31 [ %i, %hls_label_1 ], [ 0, %entry ]"   --->   Operation 9 'phi' 'i1_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln172 = zext i31 %i1_0_i_i to i32" [digitrec.cpp:172->digitrec.cpp:144]   --->   Operation 10 'zext' 'zext_ln172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.99ns)   --->   "%icmp_ln172 = icmp slt i32 %zext_ln172, %num_test_read" [digitrec.cpp:172->digitrec.cpp:144]   --->   Operation 11 'icmp' 'icmp_ln172' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (1.00ns)   --->   "%i = add i31 %i1_0_i_i, 1" [digitrec.cpp:172->digitrec.cpp:144]   --->   Operation 12 'add' 'i' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %icmp_ln172, label %hls_label_1, label %.exit" [digitrec.cpp:172->digitrec.cpp:144]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln175 = zext i31 %i1_0_i_i to i64" [digitrec.cpp:175->digitrec.cpp:144]   --->   Operation 14 'zext' 'zext_ln175' <Predicate = (icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%global_test_set_V_ad = getelementptr [2000 x i256]* %global_test_set_V, i64 0, i64 %zext_ln175" [digitrec.cpp:175->digitrec.cpp:144]   --->   Operation 15 'getelementptr' 'global_test_set_V_ad' <Predicate = (icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (1.23ns)   --->   "%global_test_set_V_lo = load i256* %global_test_set_V_ad, align 32" [digitrec.cpp:175->digitrec.cpp:144]   --->   Operation 16 'load' 'global_test_set_V_lo' <Predicate = (icmp_ln172)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 2000> <RAM>

State 3 <SV = 2> <Delay = 3.07>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_8_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str13)" [digitrec.cpp:172->digitrec.cpp:144]   --->   Operation 17 'specregionbegin' 'tmp_8_i_i' <Predicate = (icmp_ln172)> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 2000, i32 1000, [1 x i8]* @p_str2) nounwind" [digitrec.cpp:173->digitrec.cpp:144]   --->   Operation 18 'speclooptripcount' <Predicate = (icmp_ln172)> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [digitrec.cpp:174->digitrec.cpp:144]   --->   Operation 19 'specpipeline' <Predicate = (icmp_ln172)> <Delay = 0.00>
ST_3 : Operation 20 [1/2] (1.23ns)   --->   "%global_test_set_V_lo = load i256* %global_test_set_V_ad, align 32" [digitrec.cpp:175->digitrec.cpp:144]   --->   Operation 20 'load' 'global_test_set_V_lo' <Predicate = (icmp_ln172)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 2000> <RAM>
ST_3 : Operation 21 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i256P(i256* @test_set_V, i256 %global_test_set_V_lo)" [digitrec.cpp:175->digitrec.cpp:144]   --->   Operation 21 'write' <Predicate = (icmp_ln172)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str13, i32 %tmp_8_i_i)" [digitrec.cpp:176->digitrec.cpp:144]   --->   Operation 22 'specregionend' 'empty_32' <Predicate = (icmp_ln172)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "br label %.preheader18.i.i" [digitrec.cpp:172->digitrec.cpp:144]   --->   Operation 23 'br' <Predicate = (icmp_ln172)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "ret void" [digitrec.cpp:144]   --->   Operation 24 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ num_test]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ global_test_set_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ test_set_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                   (specinterface    ) [ 00000]
empty_31                (specinterface    ) [ 00000]
num_test_read           (read             ) [ 00110]
br_ln0                  (br               ) [ 01110]
i1_0_i_i                (phi              ) [ 00100]
zext_ln172              (zext             ) [ 00000]
icmp_ln172              (icmp             ) [ 00110]
i                       (add              ) [ 01110]
br_ln172                (br               ) [ 00000]
zext_ln175              (zext             ) [ 00000]
global_test_set_V_ad    (getelementptr    ) [ 00110]
tmp_8_i_i               (specregionbegin  ) [ 00000]
speclooptripcount_ln173 (speclooptripcount) [ 00000]
specpipeline_ln174      (specpipeline     ) [ 00000]
global_test_set_V_lo    (load             ) [ 00000]
write_ln175             (write            ) [ 00000]
empty_32                (specregionend    ) [ 00000]
br_ln172                (br               ) [ 01110]
ret_ln144               (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="num_test">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_test"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="global_test_set_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="global_test_set_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="test_set_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="test_set_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="num_test_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_test_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="write_ln175_write_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="256" slack="0"/>
<pin id="59" dir="0" index="2" bw="256" slack="0"/>
<pin id="60" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln175/3 "/>
</bind>
</comp>

<comp id="63" class="1004" name="global_test_set_V_ad_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="256" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="31" slack="0"/>
<pin id="67" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="global_test_set_V_ad/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="11" slack="0"/>
<pin id="72" dir="0" index="1" bw="256" slack="2147483647"/>
<pin id="73" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="global_test_set_V_lo/2 "/>
</bind>
</comp>

<comp id="77" class="1005" name="i1_0_i_i_reg_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="31" slack="1"/>
<pin id="79" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i1_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="81" class="1004" name="i1_0_i_i_phi_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="31" slack="0"/>
<pin id="83" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="1" slack="1"/>
<pin id="85" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0_i_i/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="zext_ln172_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="31" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln172/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="icmp_ln172_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="1"/>
<pin id="95" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln172/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="i_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="31" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="zext_ln175_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="31" slack="0"/>
<pin id="105" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln175/2 "/>
</bind>
</comp>

<comp id="108" class="1005" name="num_test_read_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="1"/>
<pin id="110" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_test_read "/>
</bind>
</comp>

<comp id="113" class="1005" name="icmp_ln172_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="1"/>
<pin id="115" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln172 "/>
</bind>
</comp>

<comp id="117" class="1005" name="i_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="31" slack="0"/>
<pin id="119" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="122" class="1005" name="global_test_set_V_ad_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="11" slack="1"/>
<pin id="124" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="global_test_set_V_ad "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="20" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="46" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="4" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="2" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="26" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="75"><net_src comp="70" pin="3"/><net_sink comp="56" pin=2"/></net>

<net id="76"><net_src comp="63" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="80"><net_src comp="22" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="87"><net_src comp="77" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="91"><net_src comp="81" pin="4"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="88" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="101"><net_src comp="81" pin="4"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="24" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="106"><net_src comp="81" pin="4"/><net_sink comp="103" pin=0"/></net>

<net id="107"><net_src comp="103" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="111"><net_src comp="50" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="112"><net_src comp="108" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="116"><net_src comp="92" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="120"><net_src comp="97" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="125"><net_src comp="63" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="70" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: global_test_set_V | {}
	Port: test_set_V | {3 }
 - Input state : 
	Port: Loop_2_proc : num_test | {1 }
	Port: Loop_2_proc : global_test_set_V | {2 3 }
	Port: Loop_2_proc : test_set_V | {}
  - Chain level:
	State 1
	State 2
		zext_ln172 : 1
		icmp_ln172 : 2
		i : 1
		br_ln172 : 3
		zext_ln175 : 1
		global_test_set_V_ad : 2
		global_test_set_V_lo : 3
	State 3
		write_ln175 : 1
		empty_32 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|    add   |          i_fu_97         |    0    |    38   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln172_fu_92     |    0    |    20   |
|----------|--------------------------|---------|---------|
|   read   | num_test_read_read_fu_50 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  |  write_ln175_write_fu_56 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   zext   |     zext_ln172_fu_88     |    0    |    0    |
|          |     zext_ln175_fu_103    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    58   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|global_test_set_V_ad_reg_122|   11   |
|       i1_0_i_i_reg_77      |   31   |
|          i_reg_117         |   31   |
|     icmp_ln172_reg_113     |    1   |
|    num_test_read_reg_108   |   32   |
+----------------------------+--------+
|            Total           |   106  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_70 |  p0  |   2  |  11  |   22   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   22   ||  0.656  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   58   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   106  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   106  |   67   |
+-----------+--------+--------+--------+
