FSP Configuration
  Board "Custom User Board (Any Device)"
  R7FA2L1AB2DFP
    part_number: R7FA2L1AB2DFP
    rom_size_bytes: 262144
    ram_size_bytes: 32768
    data_flash_size_bytes: 8192
    package_style: LQFP
    package_pins: 100
    
  RA2L1
    series: 2
    
  RA2L1 Family
    OFS0 register settings: Independent WDT: Start Mode: IWDT is Disabled
    OFS0 register settings: Independent WDT: Timeout Period: 2048 cycles
    OFS0 register settings: Independent WDT: Dedicated Clock Frequency Divisor: 128
    OFS0 register settings: Independent WDT: Window End Position:  0% (no window end position)
    OFS0 register settings: Independent WDT: Window Start Position: 100% (no window start position)
    OFS0 register settings: Independent WDT: Reset Interrupt Request Select: Reset is enabled
    OFS0 register settings: Independent WDT: Stop Control: Stop counting when in Sleep, Snooze mode, or Software Standby
    OFS0 register settings: WDT: Start Mode Select: Stop WDT after a reset (register-start mode)
    OFS0 register settings: WDT: Timeout Period: 16384 cycles
    OFS0 register settings: WDT: Clock Frequency Division Ratio: 128
    OFS0 register settings: WDT: Window End Position:  0% (no window end position)
    OFS0 register settings: WDT: Window Start Position: 100% (no window start position)
    OFS0 register settings: WDT: Reset Interrupt Request: Reset
    OFS0 register settings: WDT: Stop Control: Stop counting when entering Sleep mode
    OFS1 register settings: Internal Clock Supply Architecture Type: Type A
    OFS1 register settings: Voltage Detection 0 Circuit Start: Voltage monitor 0 reset is disabled after reset
    OFS1 register settings: Voltage Detection 0 Level: 1.90 V
    OFS1 register settings: HOCO Oscillation Enable: HOCO oscillation is enabled after reset
    Use Low Voltage Mode: Not Supported
    MPU: Enable or disable PC Region 0: Disabled
    MPU: PC0 Start: 0x000FFFFC
    MPU: PC0 End: 0x000FFFFF
    MPU: Enable or disable PC Region 1: Disabled
    MPU: PC1 Start: 0x000FFFFC
    MPU: PC1 End: 0x000FFFFF
    MPU: Enable or disable Memory Region 0: Disabled
    MPU: Memory Region 0 Start: 0x000FFFFC
    MPU: Memory Region 0 End: 0x000FFFFF
    MPU: Enable or disable Memory Region 1: Disabled
    MPU: Memory Region 1 Start: 0x200FFFFC
    MPU: Memory Region 1 End: 0x200FFFFF
    MPU: Enable or disable Memory Region 2: Disabled
    MPU: Memory Region 2 Start: 0x407FFFFC
    MPU: Memory Region 2 End: 0x407FFFFF
    MPU: Enable or disable Memory Region 3: Disabled
    MPU: Memory Region 3 Start: 0x400DFFFC
    MPU: Memory Region 3 End: 0x400DFFFF
    Power: DC-DC Regulator: Disabled
    Power: DC-DC Supply Range: 2.7V to 3.6V
    Main Oscillator Wait Time: 262144 cycles
    ID Code Mode: Unlocked (Ignore ID)
    ID Code (32 Hex Characters): FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
    
  RA Common
    Main stack size (bytes): 0x800
    Heap size (bytes): 0
    MCU Vcc (mV): 3300
    Parameter checking: Disabled
    Assert Failures: Return FSP_ERR_ASSERTION
    Error Log: No Error Log
    Clock Registers not Reset Values during Startup: Disabled
    Main Oscillator Populated: Not Populated
    PFS Protect: Enabled
    C Runtime Initialization : Enabled
    Early BSP Initialization : Disabled
    Main Oscillator Clock Source: Crystal or Resonator
    Subclock Populated: Not Populated
    Subclock Drive (Drive capacitance availability varies by MCU): Standard/Normal mode
    Subclock Stabilization Time (ms): 1000
    
  Clocks
    XTAL 20000000Hz
    HOCO 48MHz
    Clock Src: HOCO
    ICLK Div /1
    PCLKB Div /2
    PCLKD Div /1
    CLKOUT Disabled
    CLKOUT Div /1
    
  Pin Configurations
    R7FA2L1AB2DFP.pincfg -> g_bsp_pin_cfg
      AVCC0 88 ANALOG0_AVCC0 - - - - - - - - IO "Read only" - 
      AVSS0 89 ANALOG0_AVSS0 - - - - - - - - IO "Read only" - 
      P000 100 - SW1_1 - - Disabled - - "ADC0: AN000; CTSU0: TS21; ICU0: IRQ06" - ‚È‚µ - - 
      P001 99 - SW1_2 - - Disabled - - "ADC0: AN001; CTSU0: TS22; ICU0: IRQ07" - ‚È‚µ - - 
      P002 98 - SW1_3 - - Disabled - - "ADC0: AN002; CTSU0: TS23; ICU0: IRQ02" - ‚È‚µ - - 
      P003 97 - SW1_4 - - Disabled - - "ADC0: AN003; CTSU0: TS24" - ‚È‚µ - - 
      P004 96 - SW1_5 - - Disabled - - "ADC0: AN004; CTSU0: TS25; ICU0: IRQ03" - ‚È‚µ - - 
      P005 95 - SW1_6 - - Disabled - - "ADC0: AN011" - ‚È‚µ - - 
      P006 94 - SW1_7 - - Disabled - - "ADC0: AN012" - ‚È‚µ - - 
      P007 93 - SW1_8 - - Disabled - - "ADC0: AN013" - ‚È‚µ - - 
      P008 92 - BD_SEL1 - - Disabled - - "ADC0: AN014" - ‚È‚µ - - 
      P010 91 - BD_SEL2 - - Disabled - - "ADC0: AN005; ANALOG0: VREFH0; CTSU0: TS30-CFC" - ‚È‚µ - - 
      P011 90 - BD_SEL3 - - Disabled - - "ADC0: AN006; ANALOG0: VREFL0; CTSU0: TS31-CFC" - ‚È‚µ - - 
      P012 87 GPIO TEST1 - - "Output mode (Initial Low)" - - "ADC0: AN007; CTSU0: TS32-CFC" - IO - - 
      P013 86 GPIO TEST2 - - "Output mode (Initial Low)" - - "ADC0: AN008; CTSU0: TS33-CFC" - IO - - 
      P014 85 GPIO TEST3 - - "Output mode (Initial Low)" - - "ADC0: AN009; DAC0: DA0" - IO - - 
      P015 84 GPIO TEST4 - None "Output mode (Initial Low)" - - "ADC0: AN010; CTSU0: TS28-CFC; ICU0: IRQ07" - IO - - 
      P100 75 GPIO LED_Left_R - None "Output mode (Initial Low)" CMOS - "ACMPLP0: CMPIN0; AGT0: AGTIO0; CTSU0: TS26-CFC; GPT_POEG0: GTETRGA; GPT5: GTIOC5B; ICU0: IRQ02; IIC1: SCL1; KINT0: KRM00; SCI0: RXD0; SCI0: SCL0; SCI1: SCK1; SPI0: MISOA" - IO - - 
      P101 74 GPIO LED_Left_G - None "Output mode (Initial Low)" CMOS - "ACMPLP0: CMPREF0; AGT0: AGTEE0; CTSU0: TS16-CFC; GPT_POEG1: GTETRGB; GPT5: GTIOC5A; ICU0: IRQ01; IIC1: SDA1; KINT0: KRM01; SCI0: SDA0; SCI0: TXD0; SCI1: CTS1; SPI0: MOSIA" - IO - - 
      P102 73 GPIO LED_Left_B - - "Output mode (Initial Low)" CMOS - "ACMPLP1: CMPIN1; ADC0: ADTRG0; AGT0: AGTO0; CAN0: CRX0; CTSU0: TS15-CFC; GPT_OPS0: GTOWLO; GPT2: GTIOC2B; KINT0: KRM02; SCI0: SCK0; SCI2: SDA2; SCI2: TXD2; SPI0: RSPCKA" - IO - - 
      P103 72 GPIO LED_Center_G - - "Output mode (Initial Low)" CMOS - "ACMPLP1: CMPREF1; CAN0: CTX0; CTSU0: TS14-CFC; GPT_OPS0: GTOWUP; GPT2: GTIOC2A; KINT0: KRM03; SCI0: CTS0; SPI0: SSLA0" - IO - - 
      P104 71 GPIO LED_Center_R - None "Output mode (Initial Low)" CMOS - "CTSU0: TS13-CFC; GPT_POEG1: GTETRGB; GPT1: GTIOC1B; ICU0: IRQ01; KINT0: KRM04; SCI0: RXD0; SCI0: SCL0; SPI0: SSLA1" - IO - - 
      P105 70 GPIO LED_Right_G - None "Output mode (Initial Low)" CMOS - "CTSU0: TS34-CFC; GPT_POEG0: GTETRGA; GPT1: GTIOC1A; ICU0: IRQ00; KINT0: KRM05; SPI0: SSLA2" - IO - - 
      P106 69 GPIO LED_Center_B - - "Output mode (Initial Low)" CMOS - "GPT8: GTIOC8B; KINT0: KRM06; SPI0: SSLA3" - IO - - 
      P107 68 GPIO LED_Frame_G - - "Input mode" - None "GPT8: GTIOC8A; KINT0: KRM07" - IO - - 
      P108 51 DEBUG0_SWDIO Emulator_SWDIO - - "Peripheral mode" - None "DEBUG0: SWDIO; GPT_OPS0: GTOULO; GPT0: GTIOC0B; SCI9: CTS9; SPI1: SSLB0" - IO - - 
      P109 52 - Emulator_TXD - - Disabled - - "CAN0: CTX0; CGC0: CLKOUT; CTSU0: TS10-CFC; GPT_OPS0: GTOVUP; GPT1: GTIOC1A; SCI1: SCK1; SCI9: SDA9; SCI9: TXD9; SPI1: MOSIB" - ‚È‚µ - - 
      P110 53 - Emulator_RXD - - Disabled - - "ACMP(0-1): VCOUT; CAN0: CRX0; CTSU0: TS11-CFC; GPT_OPS0: GTOVLO; GPT1: GTIOC1B; ICU0: IRQ03; SCI2: CTS2; SCI9: RXD9; SCI9: SCL9; SPI1: MISOB" - ‚È‚µ - - 
      P111 54 GPIO - - None "Output mode (Initial Low)" CMOS - "AGT0: AGTOA0; CTSU0: TS12-CFC; GPT3: GTIOC3A; ICU0: IRQ04; SCI2: SCK2; SCI9: SCK9; SPI1: RSPCKB" - IO - - 
      P112 55 GPIO - - - "Output mode (Initial Low)" CMOS - "AGT0: AGTOB0; CTSU0: TSCAP; GPT3: GTIOC3B; SCI1: SCK1; SCI2: SDA2; SCI2: TXD2; SPI1: SSLB0" - IO - - 
      P113 56 GPIO - - - "Output mode (Initial Low)" CMOS - "CTSU0: TS27-CFC; GPT2: GTIOC2A" - IO - - 
      P114 57 GPIO - - - "Output mode (Initial Low)" CMOS - "CTSU0: TS29-CFC; GPT2: GTIOC2B" - IO - - 
      P115 58 GPIO Buzzer - - "Output mode (Initial Low)" CMOS - "CTSU0: TS35-CFC; GPT4: GTIOC4A" - IO - - 
      P200 40 - - - - Disabled - - "ICU0: NMI" - ‚È‚µ - - 
      P201 39 GPIO NFC_RST - - "Output mode (Initial High)" CMOS - "SYSTEM0: MD" - IO - - 
      P202 35 - SPI_MISO - - Disabled - - "SCI2: SCK2; SCI9: RXD9; SCI9: SCL9; SPI1: MISOB" - ‚È‚µ - - 
      P203 34 - SPI_MOSI - - Disabled - - "SCI2: CTS2; SCI9: SDA9; SCI9: TXD9; SPI1: MOSIB" - ‚È‚µ - - 
      P204 33 - SPI_CLK - - Disabled - - "AGT1: AGTIO1; CAC0: CACREF; CTSU0: TS00; GPT_OPS0: GTIW; GPT4: GTIOC4B; IIC0: SCL0; SCI0: SCK0; SCI9: SCK9; SPI1: RSPCKB" - ‚È‚µ - - 
      P205 32 - IRQ - - Disabled - - "AGT1: AGTO1; CGC0: CLKOUT; GPT_OPS0: GTIV; GPT4: GTIOC4A; ICU0: IRQ01; IIC1: SCL1; SCI0: SDA0; SCI0: TXD0; SCI9: CTS9; SPI1: SSLB0" - ‚È‚µ - - 
      P206 31 GPIO - - None "Output mode (Initial Low)" CMOS - "GPT_OPS0: GTIU; ICU0: IRQ00; IIC1: SDA1; SCI0: RXD0; SCI0: SCL0; SPI1: SSLB1" - IO - - 
      P207 30 GPIO - - - "Output mode (Initial Low)" CMOS - - - IO - - 
      P208 29 GPIO - - - "Output mode (Initial Low)" CMOS - "AGT0: AGTOB0" - IO - - 
      P212 14 GPIO - - None "Output mode (Initial Low)" CMOS - "AGT1: AGTEE1; CGC0: EXTAL; GPT_POEG1: GTETRGB; GPT0: GTIOC0B; ICU0: IRQ03; SCI1: RXD1; SCI1: SCL1" - IO - - 
      P213 13 GPIO - - None "Output mode (Initial Low)" CMOS - "CGC0: XTAL; GPT_POEG0: GTETRGA; GPT0: GTIOC0A; ICU0: IRQ02; SCI1: SDA1; SCI1: TXD1" - IO - - 
      P214 11 - - - - Disabled - - "CGC0: XCOUT" - ‚È‚µ - - 
      P215 10 - - - - Disabled - - "CGC0: XCIN" - ‚È‚µ - - 
      P300 50 DEBUG0_SWCLK Emulator_SWCLK - - "Peripheral mode" - None "DEBUG0: SWCLK; GPT_OPS0: GTOUUP; GPT0: GTIOC0A; SPI1: SSLB1" - IO - - 
      P301 49 - no_use_rxd2 - - Disabled - - "AGT0: AGTIO0; CTSU0: TS09-CFC; GPT_OPS0: GTOULO; GPT4: GTIOC4B; ICU0: IRQ06; SCI2: RXD2; SCI2: SCL2; SCI9: CTS9; SPI1: SSLB2" - ‚È‚µ - - 
      P302 48 - no_use_txd2 - - Disabled - - "CTSU0: TS08-CFC; GPT_OPS0: GTOUUP; GPT4: GTIOC4A; ICU0: IRQ05; SCI2: SDA2; SCI2: TXD2; SPI1: SSLB3" - ‚È‚µ - - 
      P303 47 GPIO - - - "Output mode (Initial Low)" CMOS - "CTSU0: TS02-CFC; GPT7: GTIOC7B" - IO - - 
      P304 44 GPIO - - - "Output mode (Initial Low)" CMOS - "GPT7: GTIOC7A" - IO - - 
      P305 43 GPIO - - - "Output mode (Initial Low)" CMOS - - - IO - - 
      P306 42 GPIO SPI_SS - - "Output mode (Initial Low)" CMOS - - - IO - - 
      P307 41 GPIO - - - "Input mode" - None - - IO - - 
      P400 1 - SW2_1 - - Disabled - - "AGT1: AGTIO1; CAC0: CACREF; GPT6: GTIOC6A; ICU0: IRQ00; IIC0: SCL0; SCI0: SCK0; SCI1: SCK1" - ‚È‚µ - - 
      P401 2 - SW2_2 - - Disabled - - "CAN0: CTX0; GPT_POEG0: GTETRGA; GPT6: GTIOC6B; ICU0: IRQ05; IIC0: SDA0; SCI0: CTS0; SCI1: SDA1; SCI1: TXD1" - ‚È‚µ - - 
      P402 3 - SW2_3 - - Disabled - - "AGT0: AGTIO0; AGT1: AGTIO1; CAN0: CRX0; CTSU0: TS18; ICU0: IRQ04; SCI1: RXD1; SCI1: SCL1" - ‚È‚µ - - 
      P403 4 - SW2_4 - - Disabled - - "AGT0: AGTIO0; AGT1: AGTIO1; CTSU0: TS17; GPT3: GTIOC3A; SCI1: CTS1" - ‚È‚µ - - 
      P404 5 - SW2_5 - - Disabled - - "GPT3: GTIOC3B" - ‚È‚µ - - 
      P405 6 - SW2_6 - - Disabled - - "GPT1: GTIOC1A" - ‚È‚µ - - 
      P406 7 - SW2_7 - - Disabled - - "GPT1: GTIOC1B" - ‚È‚µ - - 
      P407 25 - SW2_8 - - Disabled - - "ADC0: ADTRG0; AGT0: AGTIO0; IIC0: SDA0; RTC0: RTCOUT; SCI0: CTS0; SPI1: SSLB3" - ‚È‚µ - - 
      P408 24 - QR_Rx - - Disabled - - "CTSU0: TS04; GPT_OPS0: GTOWLO; GPT5: GTIOC5B; ICU0: IRQ07; IIC0: SCL0; SCI1: CTS1; SCI3: RXD3; SCI3: SCL3" - ‚È‚µ - - 
      P409 23 - QR_Tx - - Disabled - - "CTSU0: TS05; GPT_OPS0: GTOWUP; GPT5: GTIOC5A; ICU0: IRQ06; SCI3: SDA3; SCI3: TXD3" - ‚È‚µ - - 
      P410 22 - RS485_RO - - Disabled - - "AGT1: AGTOB1; CTSU0: TS06; GPT_OPS0: GTOVLO; GPT9: GTIOC9B; ICU0: IRQ05; SCI0: RXD0; SCI0: SCL0; SCI3: SCK3; SPI0: MISOA" - ‚È‚µ - - 
      P411 21 - RS485_DI - - Disabled - - "AGT1: AGTOA1; CTSU0: TS07; GPT_OPS0: GTOVUP; GPT9: GTIOC9A; ICU0: IRQ04; SCI0: SDA0; SCI0: TXD0; SCI3: CTS3; SPI0: MOSIA" - ‚È‚µ - - 
      P412 20 GPIO RS485_RE - - "Output mode (Initial High)" CMOS - "GPT_OPS0: GTOULO; SCI0: SCK0; SPI0: RSPCKA" - IO - - 
      P413 19 GPIO RS485_DE - - "Output mode (Initial Low)" CMOS - "GPT_OPS0: GTOUUP; SCI0: CTS0; SPI0: SSLA0" - IO - - 
      P414 18 GPIO RS485_PO - - "Output mode (Initial High)" CMOS - "GPT0: GTIOC0B; SPI0: SSLA1" - IO - - 
      P415 17 GPIO - - - "Output mode (Initial Low)" CMOS - "GPT0: GTIOC0A; SPI0: SSLA2" - IO - - 
      P500 76 GPIO - - - "Output mode (Initial Low)" CMOS - "GPT_OPS0: GTIU; GPT2: GTIOC2A" - IO - - 
      P501 77 - SP_Tx - - Disabled - - "ADC0: AN017; GPT_OPS0: GTIV; GPT2: GTIOC2B; SCI1: SDA1; SCI1: TXD1" - ‚È‚µ - - 
      P502 78 - SP_Rx - - Disabled - - "ADC0: AN018; GPT_OPS0: GTIW; GPT3: GTIOC3B; SCI1: RXD1; SCI1: SCL1" - ‚È‚µ - - 
      P503 79 GPIO - - - "Output mode (Initial Low)" CMOS - "ADC0: AN019; GPT_POEG0: GTETRGA; SCI1: SCK1" - IO - - 
      P504 80 GPIO - - - "Input mode" - None "ADC0: AN020; GPT_POEG1: GTETRGB; SCI1: CTS1" - IO - - 
      P505 81 GPIO - - - "Output mode (Initial Low)" CMOS - - - IO - - 
      P600 67 GPIO LED_Right_R - - "Output mode (Initial Low)" CMOS - "GPT6: GTIOC6B; SCI9: SCK9" - IO - - 
      P601 66 GPIO LED_Frame_R - - "Output mode (Initial Low)" CMOS - "GPT6: GTIOC6A; SCI9: RXD9; SCI9: SCL9" - IO - - 
      P602 65 GPIO LED_Right_B - - "Output mode (Initial Low)" CMOS - "GPT7: GTIOC7B; SCI9: SDA9; SCI9: TXD9" - IO - - 
      P603 64 GPIO LED_Frame_B - - "Output mode (Initial Low)" CMOS - "GPT7: GTIOC7A; SCI9: CTS9" - IO - - 
      P608 59 GPIO AutoDoor - - "Output mode (Initial Low)" CMOS - "GPT4: GTIOC4B" - IO - - 
      P609 60 GPIO - - - "Output mode (Initial Low)" CMOS - "GPT5: GTIOC5A" - IO - - 
      P610 61 GPIO - - - "Output mode (Initial Low)" CMOS - "GPT5: GTIOC5B" - IO - - 
      P708 16 GPIO - - - "Output mode (Initial Low)" CMOS - "SCI1: RXD1; SCI1: SCL1; SPI0: SSLA3" - IO - - 
      P714 8 GPIO - - - "Output mode (Initial Low)" CMOS - - - IO - - 
      P808 45 GPIO - - - "Output mode (Initial Low)" CMOS - - - IO - - 
      P809 46 GPIO - - - "Output mode (Initial Low)" CMOS - - - IO - - 
      RES# 38 SYSTEM0_RES - - - - - - - - IO "Read only" - 
      VCC 15 SYSTEM0_VCC - - - - - - - - IO "Read only" - 
      VCC 37 SYSTEM0_VCC - - - - - - - - IO "Read only" - 
      VCC 62 SYSTEM0_VCC - - - - - - - - IO "Read only" - 
      VCC 82 SYSTEM0_VCC - - - - - - - - IO "Read only" - 
      VCCDCDC 28 SYSTEM0_VCC_DCDC - - - - - - - - IO "Read only" - 
      VCL 9 SYSTEM0_VCL - - - - - - - - IO "Read only" - 
      VLO 27 SYSTEM0_VLO - - - - - - - - IO "Read only" - 
      VSS 12 SYSTEM0_VSS - - - - - - - - IO "Read only" - 
      VSS 36 SYSTEM0_VSS - - - - - - - - IO "Read only" - 
      VSS 63 SYSTEM0_VSS - - - - - - - - IO "Read only" - 
      VSS 83 SYSTEM0_VSS - - - - - - - - IO "Read only" - 
      VSSDCDC 26 SYSTEM0_VSS_DCDC - - - - - - - - IO "Read only" - 
    
  User Events
    
  User Event Links
    
  Module "MCUboot"
    General: Custom mcuboot_config.h: 
    Signing and Encryption Options: Signature Type: ECDSA P-256
    General: Upgrade Mode: Overwrite Only
    General: Validate Primary Image: Enabled
    General: Downgrade Prevention (Overwrite Only): Disabled
    General: Number of Images Per Application: 1
    General: Watchdog Feed: 
    Flash Layout: Bootloader Flash Area Size (Bytes): 0x3800
    Flash Layout: Image 1 Header Size (Bytes): 0x100
    Flash Layout: Image 1 Flash Area Size (Bytes): 0x1E000
    Flash Layout: Scratch Flash Area Size (Bytes): 0x0
    General: Measured Boot: Disabled
    General: Data Sharing: Disabled
    Data Sharing: Maximum Measured Boot Record Size (Bytes): 0x64
    Data Sharing: Shared Data Size (Bytes): 0x380
    Data Sharing: Shared Data Address: 0x20000000
    Flash Layout: TrustZone: Non-Secure Callable Region Size (Bytes): 0x0
    Flash Layout: TrustZone: Non-Secure Flash Area Size (Bytes) (TrustZone Non-Secure): 0x0
    Flash Layout: TrustZone: Non-Secure Callable RAM Region Size (Bytes): 0x0
    Flash Layout: TrustZone: Non-Secure RAM Region Size (Bytes) (TrustZone Non-Secure): 0x0
    Flash Layout: TrustZone: Image 2 Header Size (Bytes): 0x200
    Signing and Encryption Options: Boot Record: 
    Signing and Encryption Options: TrustZone: Boot Record (Image 2): 
    Signing and Encryption Options: Custom:  --confirm
    Signing and Encryption Options: TrustZone: Custom (Image 2):  --confirm
    Signing and Encryption Options: Python: python
    Signing and Encryption Options: Encryption Scheme: Encryption Disabled
    
  Module "MCUboot Port for RA (rm_mcuboot_port)"
  Module "MCUboot logging"
    Debugging: Log Level: Off
    
  Module "MCUboot TinyCrypt (S/W Only)"
  Module "Flash (r_flash_lp)"
    Parameter Checking: Default (BSP)
    Code Flash Programming: Enabled
    Data Flash Programming: Disabled
    
  Module "MCUboot Example Keys (NOT FOR PRODUCTION)"
  Module "MCUboot ASN.1 Parser"
  Module "I/O Port (r_ioport)"
    Parameter Checking: Default (BSP)
    
  HAL
    Instance "MCUboot"
      Instance "MCUboot Port for RA (rm_mcuboot_port)"
        Instance "MCUboot TinyCrypt (S/W Only)"
        Instance "g_flash0 Flash (r_flash_lp)"
          Name: g_flash0
          Data Flash Background Operation: Disabled
          Callback: NULL
          Flash Ready Interrupt Priority: Disabled
          
      Instance "MCUboot logging"
      Instance "MCUboot Example Keys (NOT FOR PRODUCTION)"
      Instance "MCUboot ASN.1 Parser"
    Instance "g_ioport I/O Port (r_ioport)"
      Name: g_ioport
      1st Port ELC Trigger Source: Disabled
      2nd Port ELC Trigger Source: Disabled
      3rd Port ELC Trigger Source: Disabled
      4th Port ELC Trigger Source: Disabled
      Pin Configuration Name: g_bsp_pin_cfg
      
