
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack INF

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
No launch/capture paths found.


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
No paths found.

==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
No paths found.

==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rd_ptr_bin[1]$_DFFE_PN0P_ (rising edge-triggered flip-flop)
Endpoint: almost_empty (output port)
Path Group: unconstrained
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.27    0.00    0.00 ^ rd_ptr_bin[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
     6    0.13    0.28    0.68    0.68 ^ rd_ptr_bin[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         rd_ptr_bin[1] (net)
                  0.28    0.00    0.68 ^ _480_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.21    0.20    0.25    0.93 ^ _480_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _190_ (net)
                  0.20    0.00    0.94 ^ _481_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.20    0.19    0.23    1.17 ^ _481_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _191_ (net)
                  0.19    0.00    1.17 ^ _482_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.03    0.14    0.12    1.29 v _482_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _387_ (net)
                  0.14    0.00    1.29 v _851_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.21    0.44    1.73 ^ _851_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _400_ (net)
                  0.21    0.00    1.73 ^ _445_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.12    0.10    1.83 v _445_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _173_ (net)
                  0.12    0.00    1.83 v _447_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.19    0.15    1.98 ^ _447_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _175_ (net)
                  0.19    0.00    1.98 ^ _448_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.12    0.07    2.05 v _448_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _176_ (net)
                  0.12    0.00    2.05 v _449_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_4)
     2    0.17    0.31    0.59    2.64 ^ _449_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_4)
                                         net23 (net)
                  0.32    0.03    2.67 ^ _843_/A3 (gf180mcu_fd_sc_mcu9t5v0__nor4_2)
     1    0.01    0.18    0.13    2.80 v _843_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor4_2)
                                         net15 (net)
                  0.18    0.00    2.80 v output15/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.14    0.72    3.52 v output15/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         almost_empty (net)
                  0.14    0.00    3.52 v almost_empty (out)
                                  3.52   data arrival time
-----------------------------------------------------------------------------
(Path is unconstrained)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
1.6874467134475708

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6027

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.21721811592578888

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9736

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
-1

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
0

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.22e-02   7.22e-03   1.12e-07   2.94e-02  58.6%
Combinational          1.61e-02   4.68e-03   1.25e-07   2.08e-02  41.4%
Clock                 -1.05e-10   0.00e+00   3.22e-06   3.22e-06   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.83e-02   1.19e-02   3.46e-06   5.02e-02 100.0%
                          76.3%      23.7%       0.0%
