Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mbeDadda_mult_wRegs
Version: Z-2007.03-SP1
Date   : Mon Dec 31 01:26:30 2018
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: y_reg_in/Q_reg[0]
              (rising edge-triggered flip-flop clocked by CLOCK)
  Endpoint: p_reg_out/Q_reg[13]
            (rising edge-triggered flip-flop clocked by CLOCK)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mbeDadda_mult_wRegs
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  y_reg_in/Q_reg[0]/CK (SDFFR_X1)                         0.00       0.00 r
  y_reg_in/Q_reg[0]/Q (SDFFR_X1)                          0.08       0.08 r
  y_reg_in/Q[0] (reg_N24_1)                               0.00       0.08 r
  recoding_block_0/y_tri[1] (r4mbePP_preprocessing_n_bit24_0)
                                                          0.00       0.08 r
  recoding_block_0/U6/ZN (XNOR2_X1)                       0.07       0.14 r
  recoding_block_0/MUX_X/sel (mux2_n_bit25_1)             0.00       0.14 r
  recoding_block_0/MUX_X/U1/Z (BUF_X1)                    0.05       0.19 r
  recoding_block_0/MUX_X/U28/Z (MUX2_X1)                  0.08       0.27 f
  recoding_block_0/MUX_X/o[24] (mux2_n_bit25_1)           0.00       0.27 f
  recoding_block_0/MUX_0/i1[24] (mux2_n_bit25_0)          0.00       0.27 f
  recoding_block_0/MUX_0/U3/Z (MUX2_X2)                   0.07       0.34 f
  recoding_block_0/MUX_0/o[24] (mux2_n_bit25_0)           0.00       0.34 f
  recoding_block_0/x_absY[24] (r4mbePP_preprocessing_n_bit24_0)
                                                          0.00       0.34 f
  bitwiseInverterX_0/dataIn[24] (bitwiseInv_n_bit25_0)
                                                          0.00       0.34 f
  bitwiseInverterX_0/U9/Z (XOR2_X2)                       0.07       0.42 r
  bitwiseInverterX_0/dataOut[24] (bitwiseInv_n_bit25_0)
                                                          0.00       0.42 r
  U30/ZN (INV_X1)                                         0.03       0.45 f
  lv4_c26_FA_0/i0 (fullAdder_196)                         0.00       0.45 f
  lv4_c26_FA_0/HA_0/i0 (halfAdder_393)                    0.00       0.45 f
  lv4_c26_FA_0/HA_0/U3/Z (XOR2_X1)                        0.07       0.52 f
  lv4_c26_FA_0/HA_0/s (halfAdder_393)                     0.00       0.52 f
  lv4_c26_FA_0/HA_1/i1 (halfAdder_392)                    0.00       0.52 f
  lv4_c26_FA_0/HA_1/U1/ZN (AND2_X1)                       0.04       0.56 f
  lv4_c26_FA_0/HA_1/co (halfAdder_392)                    0.00       0.56 f
  lv4_c26_FA_0/U1/ZN (OR2_X2)                             0.05       0.62 f
  lv4_c26_FA_0/co (fullAdder_196)                         0.00       0.62 f
  lv3_c27_FA_0/i0 (fullAdder_147)                         0.00       0.62 f
  lv3_c27_FA_0/HA_0/i0 (halfAdder_295)                    0.00       0.62 f
  lv3_c27_FA_0/HA_0/U2/Z (XOR2_X1)                        0.07       0.69 f
  lv3_c27_FA_0/HA_0/s (halfAdder_295)                     0.00       0.69 f
  lv3_c27_FA_0/HA_1/i1 (halfAdder_294)                    0.00       0.69 f
  lv3_c27_FA_0/HA_1/U1/ZN (AND2_X1)                       0.04       0.73 f
  lv3_c27_FA_0/HA_1/co (halfAdder_294)                    0.00       0.73 f
  lv3_c27_FA_0/U1/ZN (OR2_X2)                             0.05       0.79 f
  lv3_c27_FA_0/co (fullAdder_147)                         0.00       0.79 f
  lv2_c28_FA_0/i0 (fullAdder_89)                          0.00       0.79 f
  lv2_c28_FA_0/HA_0/i0 (halfAdder_179)                    0.00       0.79 f
  lv2_c28_FA_0/HA_0/U2/Z (XOR2_X1)                        0.07       0.86 f
  lv2_c28_FA_0/HA_0/s (halfAdder_179)                     0.00       0.86 f
  lv2_c28_FA_0/HA_1/i1 (halfAdder_178)                    0.00       0.86 f
  lv2_c28_FA_0/HA_1/U3/ZN (AND2_X1)                       0.04       0.90 f
  lv2_c28_FA_0/HA_1/co (halfAdder_178)                    0.00       0.90 f
  lv2_c28_FA_0/U1/ZN (OR2_X2)                             0.05       0.95 f
  lv2_c28_FA_0/co (fullAdder_89)                          0.00       0.95 f
  lv1_c29_FA_0/i0 (fullAdder_47)                          0.00       0.95 f
  lv1_c29_FA_0/HA_0/i0 (halfAdder_95)                     0.00       0.95 f
  lv1_c29_FA_0/HA_0/U2/Z (XOR2_X1)                        0.07       1.02 f
  lv1_c29_FA_0/HA_0/s (halfAdder_95)                      0.00       1.02 f
  lv1_c29_FA_0/HA_1/i1 (halfAdder_94)                     0.00       1.02 f
  lv1_c29_FA_0/HA_1/U2/ZN (AND2_X1)                       0.04       1.06 f
  lv1_c29_FA_0/HA_1/co (halfAdder_94)                     0.00       1.06 f
  lv1_c29_FA_0/U2/ZN (INV_X1)                             0.02       1.09 r
  lv1_c29_FA_0/U1/ZN (NAND2_X1)                           0.03       1.11 f
  lv1_c29_FA_0/co (fullAdder_47)                          0.00       1.11 f
  lv0_c30_FA_0/i0 (fullAdder_14)                          0.00       1.11 f
  lv0_c30_FA_0/HA_0/i0 (halfAdder_29)                     0.00       1.11 f
  lv0_c30_FA_0/HA_0/U5/ZN (XNOR2_X1)                      0.06       1.18 f
  lv0_c30_FA_0/HA_0/s (halfAdder_29)                      0.00       1.18 f
  lv0_c30_FA_0/HA_1/i1 (halfAdder_28)                     0.00       1.18 f
  lv0_c30_FA_0/HA_1/U1/ZN (AND2_X1)                       0.04       1.22 f
  lv0_c30_FA_0/HA_1/co (halfAdder_28)                     0.00       1.22 f
  lv0_c30_FA_0/U1/ZN (OR2_X2)                             0.06       1.27 f
  lv0_c30_FA_0/co (fullAdder_14)                          0.00       1.27 f
  add_3828/A[21] (mbeDadda_mult_wRegs_DW01_add_0)         0.00       1.27 f
  add_3828/U399/ZN (NOR2_X1)                              0.04       1.32 r
  add_3828/U611/ZN (OAI21_X1)                             0.03       1.35 f
  add_3828/U610/ZN (AOI21_X1)                             0.04       1.39 r
  add_3828/U665/ZN (OAI21_X1)                             0.04       1.43 f
  add_3828/U598/ZN (AOI21_X1)                             0.09       1.52 r
  add_3828/U652/ZN (OAI21_X1)                             0.04       1.56 f
  add_3828/U649/ZN (XNOR2_X1)                             0.06       1.62 f
  add_3828/SUM[25] (mbeDadda_mult_wRegs_DW01_add_0)       0.00       1.62 f
  p_reg_out/D[13] (reg_N24_0)                             0.00       1.62 f
  p_reg_out/U24/ZN (NAND2_X1)                             0.03       1.65 r
  p_reg_out/U25/ZN (NAND2_X1)                             0.02       1.67 f
  p_reg_out/Q_reg[13]/D (DFFR_X1)                         0.01       1.68 f
  data arrival time                                                  1.68

  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.07      -0.07
  p_reg_out/Q_reg[13]/CK (DFFR_X1)                        0.00      -0.07 r
  library setup time                                     -0.04      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.79


1
