<stg><name>lucas_kanade_hls</name>


<trans_list>

<trans id="1289" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1290" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1291" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1292" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1293" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1294" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1295" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1296" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1297" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1298" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1299" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1300" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1301" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1302" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1303" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1304" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1305" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1306" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1307" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1308" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1309" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1310" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1311" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1312" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1313" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1314" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1315" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1316" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1317" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1318" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1319" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1320" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1321" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1322" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1323" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1324" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1325" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1326" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1327" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1328" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1329" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1330" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1331" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1332" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1333" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1334" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1335" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1336" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1337" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1338" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1339" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1340" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1341" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1342" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1343" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1344" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1345" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1346" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1347" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1348" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1349" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1350" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1351" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1352" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1353" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1354" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1355" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1356" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1357" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1358" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1359" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1360" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1361" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1362" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1363" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1364" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1365" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1366" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1367" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1368" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1369" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1370" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1371" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1372" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1373" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1374" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1375" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1376" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1377" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1378" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1379" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1380" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1381" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1382" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1383" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1384" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1385" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1386" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1387" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1388" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1389" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1390" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1391" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1392" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1393" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1394" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1395" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1396" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1397" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1398" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1399" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1400" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="14" op_0_bw="32">
<![CDATA[
entry:0 %indvar_flatten4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten4"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="7" op_0_bw="32">
<![CDATA[
entry:1 %indvar5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar5"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="7" op_0_bw="32">
<![CDATA[
entry:2 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="32">
<![CDATA[
entry:3 %add_ln34_227 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_ln34_227"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="7" op_0_bw="32">
<![CDATA[
entry:4 %indvar458 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar458"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="7" op_0_bw="32">
<![CDATA[
entry:5 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="32">
<![CDATA[
entry:6 %add_ln34_311 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_ln34_311"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:7 %spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12

]]></Node>
<StgValue><ssdm name="spectopmodule_ln3"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %I1, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %I1, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %I2, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %I2, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %u, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %u, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %v, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %v, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_11, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:19 %v_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %v

]]></Node>
<StgValue><ssdm name="v_read"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:20 %u_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %u

]]></Node>
<StgValue><ssdm name="u_read"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:21 %I2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %I2

]]></Node>
<StgValue><ssdm name="I2_read"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:22 %I1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %I1

]]></Node>
<StgValue><ssdm name="I1_read"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:23 %store_ln0 = store i7 2, i7 %add_ln34_311

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:24 %store_ln19 = store i7 1, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:25 %store_ln0 = store i7 0, i7 %indvar458

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:26 %store_ln18 = store i7 1, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:27 %store_ln0 = store i7 0, i7 %indvar5

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:28 %store_ln0 = store i14 0, i14 %indvar_flatten4

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
entry:29 %br_ln0 = br void %for.inc196

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc196:0 %icmp_ln1910 = phi i1 0, void %entry, i1 %icmp_ln19, void %for.inc193

]]></Node>
<StgValue><ssdm name="icmp_ln1910"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc196:2 %indvar5_load = load i7 %indvar5

]]></Node>
<StgValue><ssdm name="indvar5_load"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc196:3 %i_2 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="7">
<![CDATA[
for.inc196:4 %add_ln34_227_load = load i7 %add_ln34_227

]]></Node>
<StgValue><ssdm name="add_ln34_227_load"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc196:5 %indvar458_load = load i7 %indvar458

]]></Node>
<StgValue><ssdm name="indvar458_load"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc196:6 %j_1 = load i7 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc196:7 %add_ln34_311_load = load i7 %add_ln34_311

]]></Node>
<StgValue><ssdm name="add_ln34_311_load"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc196:10 %select_ln18 = select i1 %icmp_ln1910, i7 0, i7 %indvar458_load

]]></Node>
<StgValue><ssdm name="select_ln18"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc196:11 %select_ln18_1 = select i1 %icmp_ln1910, i7 %add_ln34_227_load, i7 %indvar5_load

]]></Node>
<StgValue><ssdm name="select_ln18_1"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc196:12 %i_3 = select i1 %icmp_ln1910, i7 %add_ln34_311_load, i7 %i_2

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
for.inc196:13 %shl_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %i_3, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="15">
<![CDATA[
for.inc196:14 %zext_ln34 = zext i15 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln34"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
for.inc196:15 %or_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %i_3, i8 2

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="15">
<![CDATA[
for.inc196:16 %zext_ln34_1 = zext i15 %or_ln

]]></Node>
<StgValue><ssdm name="zext_ln34_1"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc196:17 %add_ln34 = add i64 %zext_ln34_1, i64 %v_read

]]></Node>
<StgValue><ssdm name="add_ln34"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc196:18 %add_ln34_1 = add i64 %zext_ln34_1, i64 %u_read

]]></Node>
<StgValue><ssdm name="add_ln34_1"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:19 %trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln34_1, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="63">
<![CDATA[
for.inc196:20 %sext_ln19 = sext i63 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln19"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:21 %trunc_ln19_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln34, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_1"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="63">
<![CDATA[
for.inc196:22 %sext_ln19_1 = sext i63 %trunc_ln19_1

]]></Node>
<StgValue><ssdm name="sext_ln19_1"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
for.inc196:23 %shl_ln1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %select_ln18_1, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="15">
<![CDATA[
for.inc196:24 %zext_ln33 = zext i15 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="15">
<![CDATA[
for.inc196:25 %zext_ln33_1 = zext i15 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_1"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc196:26 %add_ln33 = add i16 %zext_ln33_1, i16 768

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="16">
<![CDATA[
for.inc196:27 %zext_ln33_2 = zext i16 %add_ln33

]]></Node>
<StgValue><ssdm name="zext_ln33_2"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc196:28 %add_ln33_1 = add i64 %zext_ln33, i64 %I2_read

]]></Node>
<StgValue><ssdm name="add_ln33_1"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc196:29 %add_ln33_2 = add i16 %zext_ln33_1, i16 65280

]]></Node>
<StgValue><ssdm name="add_ln33_2"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="16">
<![CDATA[
for.inc196:30 %sext_ln33_4 = sext i16 %add_ln33_2

]]></Node>
<StgValue><ssdm name="sext_ln33_4"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc196:31 %add_ln33_3 = add i64 %zext_ln33, i64 %I1_read

]]></Node>
<StgValue><ssdm name="add_ln33_3"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="7">
<![CDATA[
for.inc196:32 %zext_ln19 = zext i7 %select_ln18

]]></Node>
<StgValue><ssdm name="zext_ln19"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
for.inc196:34 %shl_ln33_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %select_ln18, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln33_1"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="8">
<![CDATA[
for.inc196:35 %zext_ln33_3 = zext i8 %shl_ln33_1

]]></Node>
<StgValue><ssdm name="zext_ln33_3"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="8">
<![CDATA[
for.inc196:36 %zext_ln33_4 = zext i8 %shl_ln33_1

]]></Node>
<StgValue><ssdm name="zext_ln33_4"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc196:37 %add_ln33_4 = add i64 %zext_ln33_3, i64 %I2_read

]]></Node>
<StgValue><ssdm name="add_ln33_4"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc196:38 %add_ln33_5 = add i64 %add_ln33_4, i64 %zext_ln33_2

]]></Node>
<StgValue><ssdm name="add_ln33_5"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc196:39 %add_ln33_6 = add i9 %zext_ln33_4, i9 254

]]></Node>
<StgValue><ssdm name="add_ln33_6"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="9">
<![CDATA[
for.inc196:40 %zext_ln33_5 = zext i9 %add_ln33_6

]]></Node>
<StgValue><ssdm name="zext_ln33_5"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc196:41 %add_ln33_7 = add i64 %zext_ln33_5, i64 %I2_read

]]></Node>
<StgValue><ssdm name="add_ln33_7"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc196:42 %add_ln33_8 = add i64 %add_ln33_7, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="add_ln33_8"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc196:43 %add_ln33_9 = add i64 %zext_ln33_5, i64 %add_ln33_1

]]></Node>
<StgValue><ssdm name="add_ln33_9"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc196:44 %add_ln33_10 = add i64 %add_ln33_4, i64 %sext_ln33_4

]]></Node>
<StgValue><ssdm name="add_ln33_10"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc196:45 %add_ln33_11 = add i9 %zext_ln33_4, i9 510

]]></Node>
<StgValue><ssdm name="add_ln33_11"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="9">
<![CDATA[
for.inc196:46 %sext_ln33_5 = sext i9 %add_ln33_11

]]></Node>
<StgValue><ssdm name="sext_ln33_5"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc196:47 %add_ln33_12 = add i64 %sext_ln33_5, i64 %add_ln33_1

]]></Node>
<StgValue><ssdm name="add_ln33_12"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc196:48 %add_ln33_13 = add i64 %zext_ln33_3, i64 %I1_read

]]></Node>
<StgValue><ssdm name="add_ln33_13"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc196:49 %add_ln33_14 = add i64 %add_ln33_13, i64 %zext_ln33_2

]]></Node>
<StgValue><ssdm name="add_ln33_14"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc196:50 %add_ln33_15 = add i64 %zext_ln33_5, i64 %I1_read

]]></Node>
<StgValue><ssdm name="add_ln33_15"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc196:51 %add_ln33_16 = add i64 %add_ln33_15, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="add_ln33_16"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc196:52 %add_ln33_17 = add i64 %zext_ln33_5, i64 %add_ln33_3

]]></Node>
<StgValue><ssdm name="add_ln33_17"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc196:53 %add_ln33_18 = add i64 %add_ln33_13, i64 %sext_ln33_4

]]></Node>
<StgValue><ssdm name="add_ln33_18"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc196:54 %add_ln33_19 = add i64 %sext_ln33_5, i64 %add_ln33_3

]]></Node>
<StgValue><ssdm name="add_ln33_19"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc196:55 %add_ln33_20 = add i7 %select_ln18, i7 1

]]></Node>
<StgValue><ssdm name="add_ln33_20"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:56 %trunc_ln1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln33_19, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="63">
<![CDATA[
for.inc196:57 %sext_ln33_6 = sext i63 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln33_6"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
for.inc196:58 %gmem_addr = getelementptr i16 %gmem, i64 %sext_ln33_6

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:69 %trunc_ln33_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln33_12, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln33_1"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="63">
<![CDATA[
for.inc196:70 %sext_ln33_10 = sext i63 %trunc_ln33_1

]]></Node>
<StgValue><ssdm name="sext_ln33_10"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
for.inc196:71 %gmem_addr_1 = getelementptr i16 %gmem, i64 %sext_ln33_10

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:88 %trunc_ln2 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln33_17, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="63">
<![CDATA[
for.inc196:89 %sext_ln34_4 = sext i63 %trunc_ln2

]]></Node>
<StgValue><ssdm name="sext_ln34_4"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
for.inc196:90 %gmem_addr_2 = getelementptr i16 %gmem, i64 %sext_ln34_4

]]></Node>
<StgValue><ssdm name="gmem_addr_2"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:98 %trunc_ln34_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln33_18, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln34_1"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="63">
<![CDATA[
for.inc196:99 %sext_ln34_5 = sext i63 %trunc_ln34_1

]]></Node>
<StgValue><ssdm name="sext_ln34_5"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
for.inc196:100 %gmem_addr_3 = getelementptr i16 %gmem, i64 %sext_ln34_5

]]></Node>
<StgValue><ssdm name="gmem_addr_3"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:108 %trunc_ln34_2 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln33_9, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln34_2"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="63">
<![CDATA[
for.inc196:109 %sext_ln34_6 = sext i63 %trunc_ln34_2

]]></Node>
<StgValue><ssdm name="sext_ln34_6"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
for.inc196:110 %gmem_addr_4 = getelementptr i16 %gmem, i64 %sext_ln34_6

]]></Node>
<StgValue><ssdm name="gmem_addr_4"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:119 %trunc_ln34_3 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln33_10, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln34_3"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="63">
<![CDATA[
for.inc196:120 %sext_ln34_11 = sext i63 %trunc_ln34_3

]]></Node>
<StgValue><ssdm name="sext_ln34_11"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
for.inc196:121 %gmem_addr_5 = getelementptr i16 %gmem, i64 %sext_ln34_11

]]></Node>
<StgValue><ssdm name="gmem_addr_5"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc196:144 %add_ln33_22 = add i7 %j_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln33_22"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc196:145 %j_3 = select i1 %icmp_ln1910, i7 2, i7 %add_ln33_22

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:259 %trunc_ln34_7 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln33_16, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln34_7"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="63">
<![CDATA[
for.inc196:260 %sext_ln34_19 = sext i63 %trunc_ln34_7

]]></Node>
<StgValue><ssdm name="sext_ln34_19"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
for.inc196:261 %gmem_addr_6 = getelementptr i16 %gmem, i64 %sext_ln34_19

]]></Node>
<StgValue><ssdm name="gmem_addr_6"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:271 %trunc_ln34_10 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln33_8, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln34_10"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="63">
<![CDATA[
for.inc196:272 %sext_ln34_22 = sext i63 %trunc_ln34_10

]]></Node>
<StgValue><ssdm name="sext_ln34_22"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
for.inc196:273 %gmem_addr_7 = getelementptr i16 %gmem, i64 %sext_ln34_22

]]></Node>
<StgValue><ssdm name="gmem_addr_7"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:419 %trunc_ln34_17 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln33_14, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln34_17"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="63">
<![CDATA[
for.inc196:420 %sext_ln34_30 = sext i63 %trunc_ln34_17

]]></Node>
<StgValue><ssdm name="sext_ln34_30"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
for.inc196:421 %gmem_addr_8 = getelementptr i16 %gmem, i64 %sext_ln34_30

]]></Node>
<StgValue><ssdm name="gmem_addr_8"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:429 %trunc_ln34_18 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln33_5, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln34_18"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="63">
<![CDATA[
for.inc196:430 %sext_ln34_33 = sext i63 %trunc_ln34_18

]]></Node>
<StgValue><ssdm name="sext_ln34_33"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
for.inc196:431 %gmem_addr_9 = getelementptr i16 %gmem, i64 %sext_ln34_33

]]></Node>
<StgValue><ssdm name="gmem_addr_9"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc193:2 %empty = add i64 %zext_ln19, i64 %sext_ln19

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
for.inc193:3 %gmem_addr_10 = getelementptr i16 %gmem, i64 %empty

]]></Node>
<StgValue><ssdm name="gmem_addr_10"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc193:7 %empty_24 = add i64 %zext_ln19, i64 %sext_ln19_1

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
for.inc193:8 %gmem_addr_11 = getelementptr i16 %gmem, i64 %empty_24

]]></Node>
<StgValue><ssdm name="gmem_addr_11"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc193:12 %add_ln34_2 = add i7 %select_ln18_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln34_2"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc193:13 %icmp_ln19 = icmp_eq  i7 %j_3, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln19"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc193:14 %add_ln34_3 = add i7 %i_3, i7 1

]]></Node>
<StgValue><ssdm name="add_ln34_3"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc193:16 %store_ln34 = store i7 %add_ln34_3, i7 %add_ln34_311

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc193:17 %store_ln19 = store i7 %j_3, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc193:18 %store_ln33 = store i7 %add_ln33_20, i7 %indvar458

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0">
<![CDATA[
for.inc193:19 %store_ln34 = store i7 %add_ln34_2, i7 %add_ln34_227

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc193:20 %store_ln18 = store i7 %i_3, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc193:21 %store_ln18 = store i7 %select_ln18_1, i7 %indvar5

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="243" st_id="2" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64">
<![CDATA[
for.inc196:59 %empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i64 5

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="244" st_id="3" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64">
<![CDATA[
for.inc196:59 %empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i64 5

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="245" st_id="4" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64">
<![CDATA[
for.inc196:59 %empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i64 5

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="246" st_id="5" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64">
<![CDATA[
for.inc196:59 %empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i64 5

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="247" st_id="6" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64">
<![CDATA[
for.inc196:59 %empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i64 5

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="248" st_id="7" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64">
<![CDATA[
for.inc196:59 %empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i64 5

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="249" st_id="7" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:72 %empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i64 5

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="250" st_id="8" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64">
<![CDATA[
for.inc196:59 %empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i64 5

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="251" st_id="8" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:72 %empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i64 5

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="252" st_id="9" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64">
<![CDATA[
for.inc196:59 %empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i64 5

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="253" st_id="9" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:72 %empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i64 5

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="254" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc196:60 %gmem_addr_read = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="255" st_id="10" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:72 %empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i64 5

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="256" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc196:61 %gmem_addr_read_1 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_1"/></StgValue>
</operation>

<operation id="257" st_id="11" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:72 %empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i64 5

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="258" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc196:62 %gmem_addr_read_2 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_2"/></StgValue>
</operation>

<operation id="259" st_id="12" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:72 %empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i64 5

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="260" st_id="12" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:91 %empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i64 5

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="261" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc196:63 %gmem_addr_read_3 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_3"/></StgValue>
</operation>

<operation id="262" st_id="13" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:72 %empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i64 5

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="263" st_id="13" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:91 %empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i64 5

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="264" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc196:64 %gmem_addr_read_4 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_4"/></StgValue>
</operation>

<operation id="265" st_id="14" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:72 %empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i64 5

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="266" st_id="14" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:91 %empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i64 5

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="267" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc196:73 %gmem_addr_1_read = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read"/></StgValue>
</operation>

<operation id="268" st_id="15" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:91 %empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i64 5

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="269" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc196:74 %gmem_addr_1_read_1 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read_1"/></StgValue>
</operation>

<operation id="270" st_id="16" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:91 %empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i64 5

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="271" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="17" op_0_bw="16">
<![CDATA[
for.inc196:65 %sext_ln33 = sext i16 %gmem_addr_read_2

]]></Node>
<StgValue><ssdm name="sext_ln33"/></StgValue>
</operation>

<operation id="272" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="17" op_0_bw="16">
<![CDATA[
for.inc196:66 %sext_ln33_1 = sext i16 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="sext_ln33_1"/></StgValue>
</operation>

<operation id="273" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc196:67 %sub_ln33 = sub i17 %sext_ln33, i17 %sext_ln33_1

]]></Node>
<StgValue><ssdm name="sub_ln33"/></StgValue>
</operation>

<operation id="274" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc196:75 %gmem_addr_1_read_2 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read_2"/></StgValue>
</operation>

<operation id="275" st_id="17" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:91 %empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i64 5

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="276" st_id="17" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:101 %empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i64 3

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="277" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="18" op_0_bw="17">
<![CDATA[
for.inc196:68 %sext_ln33_2 = sext i17 %sub_ln33

]]></Node>
<StgValue><ssdm name="sext_ln33_2"/></StgValue>
</operation>

<operation id="278" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc196:76 %gmem_addr_1_read_3 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read_3"/></StgValue>
</operation>

<operation id="279" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="18" op_0_bw="16">
<![CDATA[
for.inc196:78 %sext_ln33_3 = sext i16 %gmem_addr_1_read_2

]]></Node>
<StgValue><ssdm name="sext_ln33_3"/></StgValue>
</operation>

<operation id="280" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc196:79 %add_ln33_21 = add i18 %sext_ln33_2, i18 %sext_ln33_3

]]></Node>
<StgValue><ssdm name="add_ln33_21"/></StgValue>
</operation>

<operation id="281" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="18" op_0_bw="16">
<![CDATA[
for.inc196:80 %sext_ln33_11 = sext i16 %gmem_addr_1_read

]]></Node>
<StgValue><ssdm name="sext_ln33_11"/></StgValue>
</operation>

<operation id="282" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc196:81 %sub_ln33_1 = sub i18 %add_ln33_21, i18 %sext_ln33_11

]]></Node>
<StgValue><ssdm name="sub_ln33_1"/></StgValue>
</operation>

<operation id="283" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
for.inc196:82 %tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %sub_ln33_1, i32 17

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="284" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc196:83 %sub_ln33_18 = sub i18 0, i18 %sub_ln33_1

]]></Node>
<StgValue><ssdm name="sub_ln33_18"/></StgValue>
</operation>

<operation id="285" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:84 %trunc_ln33_3 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln33_18, i32 2, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln33_3"/></StgValue>
</operation>

<operation id="286" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc196:85 %sub_ln33_19 = sub i16 0, i16 %trunc_ln33_3

]]></Node>
<StgValue><ssdm name="sub_ln33_19"/></StgValue>
</operation>

<operation id="287" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:86 %trunc_ln33_4 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln33_1, i32 2, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln33_4"/></StgValue>
</operation>

<operation id="288" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc196:87 %ix = select i1 %tmp_42, i16 %sub_ln33_19, i16 %trunc_ln33_4

]]></Node>
<StgValue><ssdm name="ix"/></StgValue>
</operation>

<operation id="289" st_id="18" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:91 %empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i64 5

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="290" st_id="18" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:101 %empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i64 3

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="291" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="26" op_0_bw="16">
<![CDATA[
for.inc196:136 %sext_ln37 = sext i16 %ix

]]></Node>
<StgValue><ssdm name="sext_ln37"/></StgValue>
</operation>

<operation id="292" st_id="18" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:137 %mul_ln37 = mul i26 %sext_ln37, i26 %sext_ln37

]]></Node>
<StgValue><ssdm name="mul_ln37"/></StgValue>
</operation>

<operation id="293" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc196:173 %it_1 = sub i16 %gmem_addr_1_read_2, i16 %gmem_addr_read_2

]]></Node>
<StgValue><ssdm name="it_1"/></StgValue>
</operation>

<operation id="294" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:175 %tmp = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln37, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="295" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc196:77 %gmem_addr_1_read_4 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read_4"/></StgValue>
</operation>

<operation id="296" st_id="19" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:91 %empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i64 5

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="297" st_id="19" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:101 %empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i64 3

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="298" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="17" op_0_bw="16">
<![CDATA[
for.inc196:134 %sext_ln35 = sext i16 %gmem_addr_read_1

]]></Node>
<StgValue><ssdm name="sext_ln35"/></StgValue>
</operation>

<operation id="299" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc196:135 %it = sub i16 %gmem_addr_1_read_1, i16 %gmem_addr_read_1

]]></Node>
<StgValue><ssdm name="it"/></StgValue>
</operation>

<operation id="300" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="26" op_0_bw="16">
<![CDATA[
for.inc196:141 %sext_ln40 = sext i16 %it

]]></Node>
<StgValue><ssdm name="sext_ln40"/></StgValue>
</operation>

<operation id="301" st_id="19" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:142 %mul_ln40 = mul i26 %sext_ln37, i26 %sext_ln40

]]></Node>
<StgValue><ssdm name="mul_ln40"/></StgValue>
</operation>

<operation id="302" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="17" op_0_bw="16">
<![CDATA[
for.inc196:146 %sext_ln33_7 = sext i16 %gmem_addr_read_3

]]></Node>
<StgValue><ssdm name="sext_ln33_7"/></StgValue>
</operation>

<operation id="303" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc196:147 %sub_ln33_2 = sub i17 %sext_ln33_7, i17 %sext_ln35

]]></Node>
<StgValue><ssdm name="sub_ln33_2"/></StgValue>
</operation>

<operation id="304" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="18" op_0_bw="17">
<![CDATA[
for.inc196:148 %sext_ln33_8 = sext i17 %sub_ln33_2

]]></Node>
<StgValue><ssdm name="sext_ln33_8"/></StgValue>
</operation>

<operation id="305" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="18" op_0_bw="16">
<![CDATA[
for.inc196:149 %sext_ln33_9 = sext i16 %gmem_addr_1_read_3

]]></Node>
<StgValue><ssdm name="sext_ln33_9"/></StgValue>
</operation>

<operation id="306" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc196:150 %add_ln33_23 = add i18 %sext_ln33_8, i18 %sext_ln33_9

]]></Node>
<StgValue><ssdm name="add_ln33_23"/></StgValue>
</operation>

<operation id="307" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="18" op_0_bw="16">
<![CDATA[
for.inc196:151 %sext_ln33_12 = sext i16 %gmem_addr_1_read_1

]]></Node>
<StgValue><ssdm name="sext_ln33_12"/></StgValue>
</operation>

<operation id="308" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc196:152 %sub_ln33_3 = sub i18 %add_ln33_23, i18 %sext_ln33_12

]]></Node>
<StgValue><ssdm name="sub_ln33_3"/></StgValue>
</operation>

<operation id="309" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
for.inc196:153 %tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %sub_ln33_3, i32 17

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="310" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc196:154 %sub_ln33_20 = sub i18 0, i18 %sub_ln33_3

]]></Node>
<StgValue><ssdm name="sub_ln33_20"/></StgValue>
</operation>

<operation id="311" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:155 %trunc_ln33_6 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln33_20, i32 2, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln33_6"/></StgValue>
</operation>

<operation id="312" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc196:156 %sub_ln33_21 = sub i16 0, i16 %trunc_ln33_6

]]></Node>
<StgValue><ssdm name="sub_ln33_21"/></StgValue>
</operation>

<operation id="313" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:157 %trunc_ln33_7 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln33_3, i32 2, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln33_7"/></StgValue>
</operation>

<operation id="314" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc196:158 %ix_1 = select i1 %tmp_44, i16 %sub_ln33_21, i16 %trunc_ln33_7

]]></Node>
<StgValue><ssdm name="ix_1"/></StgValue>
</operation>

<operation id="315" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="26" op_0_bw="16">
<![CDATA[
for.inc196:174 %sext_ln37_1 = sext i16 %ix_1

]]></Node>
<StgValue><ssdm name="sext_ln37_1"/></StgValue>
</operation>

<operation id="316" st_id="19" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:177 %mul_ln37_1 = mul i26 %sext_ln37_1, i26 %sext_ln37_1

]]></Node>
<StgValue><ssdm name="mul_ln37_1"/></StgValue>
</operation>

<operation id="317" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="26" op_0_bw="16">
<![CDATA[
for.inc196:188 %sext_ln40_1 = sext i16 %it_1

]]></Node>
<StgValue><ssdm name="sext_ln40_1"/></StgValue>
</operation>

<operation id="318" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:189 %tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln40, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="319" st_id="19" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:191 %mul_ln40_1 = mul i26 %sext_ln37_1, i26 %sext_ln40_1

]]></Node>
<StgValue><ssdm name="mul_ln40_1"/></StgValue>
</operation>

<operation id="320" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc196:223 %it_2 = sub i16 %gmem_addr_1_read_3, i16 %gmem_addr_read_3

]]></Node>
<StgValue><ssdm name="it_2"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="321" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc196:92 %gmem_addr_2_read = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="gmem_addr_2_read"/></StgValue>
</operation>

<operation id="322" st_id="20" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:101 %empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i64 3

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="323" st_id="20" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:111 %empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i64 5

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="324" st_id="20" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:177 %mul_ln37_1 = mul i26 %sext_ln37_1, i26 %sext_ln37_1

]]></Node>
<StgValue><ssdm name="mul_ln37_1"/></StgValue>
</operation>

<operation id="325" st_id="20" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:191 %mul_ln40_1 = mul i26 %sext_ln37_1, i26 %sext_ln40_1

]]></Node>
<StgValue><ssdm name="mul_ln40_1"/></StgValue>
</operation>

<operation id="326" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="17" op_0_bw="16">
<![CDATA[
for.inc196:197 %sext_ln33_13 = sext i16 %gmem_addr_read_4

]]></Node>
<StgValue><ssdm name="sext_ln33_13"/></StgValue>
</operation>

<operation id="327" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc196:198 %sub_ln33_4 = sub i17 %sext_ln33_13, i17 %sext_ln33

]]></Node>
<StgValue><ssdm name="sub_ln33_4"/></StgValue>
</operation>

<operation id="328" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="18" op_0_bw="17">
<![CDATA[
for.inc196:199 %sext_ln33_14 = sext i17 %sub_ln33_4

]]></Node>
<StgValue><ssdm name="sext_ln33_14"/></StgValue>
</operation>

<operation id="329" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="18" op_0_bw="16">
<![CDATA[
for.inc196:200 %sext_ln33_15 = sext i16 %gmem_addr_1_read_4

]]></Node>
<StgValue><ssdm name="sext_ln33_15"/></StgValue>
</operation>

<operation id="330" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc196:201 %add_ln33_24 = add i18 %sext_ln33_14, i18 %sext_ln33_15

]]></Node>
<StgValue><ssdm name="add_ln33_24"/></StgValue>
</operation>

<operation id="331" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc196:202 %sub_ln33_5 = sub i18 %add_ln33_24, i18 %sext_ln33_3

]]></Node>
<StgValue><ssdm name="sub_ln33_5"/></StgValue>
</operation>

<operation id="332" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
for.inc196:203 %tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %sub_ln33_5, i32 17

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="333" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc196:204 %sub_ln33_22 = sub i18 0, i18 %sub_ln33_5

]]></Node>
<StgValue><ssdm name="sub_ln33_22"/></StgValue>
</operation>

<operation id="334" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:205 %trunc_ln33_9 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln33_22, i32 2, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln33_9"/></StgValue>
</operation>

<operation id="335" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc196:206 %sub_ln33_23 = sub i16 0, i16 %trunc_ln33_9

]]></Node>
<StgValue><ssdm name="sub_ln33_23"/></StgValue>
</operation>

<operation id="336" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:207 %trunc_ln33_s = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln33_5, i32 2, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln33_s"/></StgValue>
</operation>

<operation id="337" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc196:208 %ix_2 = select i1 %tmp_46, i16 %sub_ln33_23, i16 %trunc_ln33_s

]]></Node>
<StgValue><ssdm name="ix_2"/></StgValue>
</operation>

<operation id="338" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="26" op_0_bw="16">
<![CDATA[
for.inc196:224 %sext_ln37_2 = sext i16 %ix_2

]]></Node>
<StgValue><ssdm name="sext_ln37_2"/></StgValue>
</operation>

<operation id="339" st_id="20" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:227 %mul_ln37_2 = mul i26 %sext_ln37_2, i26 %sext_ln37_2

]]></Node>
<StgValue><ssdm name="mul_ln37_2"/></StgValue>
</operation>

<operation id="340" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="26" op_0_bw="16">
<![CDATA[
for.inc196:238 %sext_ln40_2 = sext i16 %it_2

]]></Node>
<StgValue><ssdm name="sext_ln40_2"/></StgValue>
</operation>

<operation id="341" st_id="20" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:241 %mul_ln40_2 = mul i26 %sext_ln37_2, i26 %sext_ln40_2

]]></Node>
<StgValue><ssdm name="mul_ln40_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="342" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc196:93 %gmem_addr_2_read_1 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="gmem_addr_2_read_1"/></StgValue>
</operation>

<operation id="343" st_id="21" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:101 %empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i64 3

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="344" st_id="21" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:111 %empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i64 5

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="345" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
for.inc196:176 %shl_ln2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="346" st_id="21" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:177 %mul_ln37_1 = mul i26 %sext_ln37_1, i26 %sext_ln37_1

]]></Node>
<StgValue><ssdm name="mul_ln37_1"/></StgValue>
</operation>

<operation id="347" st_id="21" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:178 %add_ln37 = add i26 %shl_ln2, i26 %mul_ln37_1

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="348" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
for.inc196:190 %shl_ln5 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_3, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln5"/></StgValue>
</operation>

<operation id="349" st_id="21" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:191 %mul_ln40_1 = mul i26 %sext_ln37_1, i26 %sext_ln40_1

]]></Node>
<StgValue><ssdm name="mul_ln40_1"/></StgValue>
</operation>

<operation id="350" st_id="21" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:192 %add_ln40 = add i26 %shl_ln5, i26 %mul_ln40_1

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="351" st_id="21" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:227 %mul_ln37_2 = mul i26 %sext_ln37_2, i26 %sext_ln37_2

]]></Node>
<StgValue><ssdm name="mul_ln37_2"/></StgValue>
</operation>

<operation id="352" st_id="21" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:241 %mul_ln40_2 = mul i26 %sext_ln37_2, i26 %sext_ln40_2

]]></Node>
<StgValue><ssdm name="mul_ln40_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="353" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc196:94 %gmem_addr_2_read_2 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="gmem_addr_2_read_2"/></StgValue>
</operation>

<operation id="354" st_id="22" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:101 %empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i64 3

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="355" st_id="22" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:111 %empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i64 5

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="356" st_id="22" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:178 %add_ln37 = add i26 %shl_ln2, i26 %mul_ln37_1

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="357" st_id="22" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:192 %add_ln40 = add i26 %shl_ln5, i26 %mul_ln40_1

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="358" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:225 %tmp_5 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln37, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="359" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
for.inc196:226 %shl_ln37_1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_5, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln37_1"/></StgValue>
</operation>

<operation id="360" st_id="22" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:227 %mul_ln37_2 = mul i26 %sext_ln37_2, i26 %sext_ln37_2

]]></Node>
<StgValue><ssdm name="mul_ln37_2"/></StgValue>
</operation>

<operation id="361" st_id="22" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:228 %add_ln37_1 = add i26 %shl_ln37_1, i26 %mul_ln37_2

]]></Node>
<StgValue><ssdm name="add_ln37_1"/></StgValue>
</operation>

<operation id="362" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:239 %tmp_8 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln40, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="363" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
for.inc196:240 %shl_ln40_1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_8, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln40_1"/></StgValue>
</operation>

<operation id="364" st_id="22" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:241 %mul_ln40_2 = mul i26 %sext_ln37_2, i26 %sext_ln40_2

]]></Node>
<StgValue><ssdm name="mul_ln40_2"/></StgValue>
</operation>

<operation id="365" st_id="22" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:242 %add_ln40_1 = add i26 %shl_ln40_1, i26 %mul_ln40_2

]]></Node>
<StgValue><ssdm name="add_ln40_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="366" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc196:95 %gmem_addr_2_read_3 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="gmem_addr_2_read_3"/></StgValue>
</operation>

<operation id="367" st_id="23" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:101 %empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i64 3

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="368" st_id="23" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:111 %empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i64 5

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="369" st_id="23" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:228 %add_ln37_1 = add i26 %shl_ln37_1, i26 %mul_ln37_2

]]></Node>
<StgValue><ssdm name="add_ln37_1"/></StgValue>
</operation>

<operation id="370" st_id="23" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:242 %add_ln40_1 = add i26 %shl_ln40_1, i26 %mul_ln40_2

]]></Node>
<StgValue><ssdm name="add_ln40_1"/></StgValue>
</operation>

<operation id="371" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:291 %tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln37_1, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="372" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:305 %tmp_12 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln40_1, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="373" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc196:96 %gmem_addr_2_read_4 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="gmem_addr_2_read_4"/></StgValue>
</operation>

<operation id="374" st_id="24" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:101 %empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i64 3

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="375" st_id="24" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:111 %empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i64 5

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="376" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc196:102 %gmem_addr_3_read = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="gmem_addr_3_read"/></StgValue>
</operation>

<operation id="377" st_id="25" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:111 %empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i64 5

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="378" st_id="25" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:122 %empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i64 3

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="379" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc196:103 %gmem_addr_3_read_1 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="gmem_addr_3_read_1"/></StgValue>
</operation>

<operation id="380" st_id="26" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:111 %empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i64 5

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="381" st_id="26" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:122 %empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i64 3

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="382" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc196:104 %gmem_addr_3_read_2 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="gmem_addr_3_read_2"/></StgValue>
</operation>

<operation id="383" st_id="27" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:111 %empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i64 5

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="384" st_id="27" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:122 %empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i64 3

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="385" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc196:112 %gmem_addr_4_read = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_4

]]></Node>
<StgValue><ssdm name="gmem_addr_4_read"/></StgValue>
</operation>

<operation id="386" st_id="28" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:122 %empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i64 3

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="387" st_id="28" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:262 %empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_6, i64 5

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="388" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc196:113 %gmem_addr_4_read_1 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_4

]]></Node>
<StgValue><ssdm name="gmem_addr_4_read_1"/></StgValue>
</operation>

<operation id="389" st_id="29" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:122 %empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i64 3

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="390" st_id="29" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:262 %empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_6, i64 5

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="391" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc196:114 %gmem_addr_4_read_2 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_4

]]></Node>
<StgValue><ssdm name="gmem_addr_4_read_2"/></StgValue>
</operation>

<operation id="392" st_id="30" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:122 %empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i64 3

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="393" st_id="30" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:262 %empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_6, i64 5

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="394" st_id="31" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc196:115 %gmem_addr_4_read_3 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_4

]]></Node>
<StgValue><ssdm name="gmem_addr_4_read_3"/></StgValue>
</operation>

<operation id="395" st_id="31" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:122 %empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i64 3

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="396" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="17" op_0_bw="16">
<![CDATA[
for.inc196:159 %sext_ln34_7 = sext i16 %gmem_addr_2_read_2

]]></Node>
<StgValue><ssdm name="sext_ln34_7"/></StgValue>
</operation>

<operation id="397" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="18" op_0_bw="16">
<![CDATA[
for.inc196:163 %sext_ln34_10 = sext i16 %gmem_addr_4_read_2

]]></Node>
<StgValue><ssdm name="sext_ln34_10"/></StgValue>
</operation>

<operation id="398" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="17" op_0_bw="16">
<![CDATA[
for.inc196:247 %sext_ln33_16 = sext i16 %gmem_addr_2_read

]]></Node>
<StgValue><ssdm name="sext_ln33_16"/></StgValue>
</operation>

<operation id="399" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc196:248 %sub_ln33_6 = sub i17 %sext_ln34_7, i17 %sext_ln33_16

]]></Node>
<StgValue><ssdm name="sub_ln33_6"/></StgValue>
</operation>

<operation id="400" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="18" op_0_bw="17">
<![CDATA[
for.inc196:249 %sext_ln33_17 = sext i17 %sub_ln33_6

]]></Node>
<StgValue><ssdm name="sext_ln33_17"/></StgValue>
</operation>

<operation id="401" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc196:250 %add_ln33_25 = add i18 %sext_ln33_17, i18 %sext_ln34_10

]]></Node>
<StgValue><ssdm name="add_ln33_25"/></StgValue>
</operation>

<operation id="402" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="18" op_0_bw="16">
<![CDATA[
for.inc196:251 %sext_ln33_18 = sext i16 %gmem_addr_4_read

]]></Node>
<StgValue><ssdm name="sext_ln33_18"/></StgValue>
</operation>

<operation id="403" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc196:252 %sub_ln33_7 = sub i18 %add_ln33_25, i18 %sext_ln33_18

]]></Node>
<StgValue><ssdm name="sub_ln33_7"/></StgValue>
</operation>

<operation id="404" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
for.inc196:253 %tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %sub_ln33_7, i32 17

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="405" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc196:254 %sub_ln33_24 = sub i18 0, i18 %sub_ln33_7

]]></Node>
<StgValue><ssdm name="sub_ln33_24"/></StgValue>
</operation>

<operation id="406" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:255 %trunc_ln33_2 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln33_24, i32 2, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln33_2"/></StgValue>
</operation>

<operation id="407" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc196:256 %sub_ln33_25 = sub i16 0, i16 %trunc_ln33_2

]]></Node>
<StgValue><ssdm name="sub_ln33_25"/></StgValue>
</operation>

<operation id="408" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:257 %trunc_ln33_5 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln33_7, i32 2, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln33_5"/></StgValue>
</operation>

<operation id="409" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc196:258 %ix_3 = select i1 %tmp_48, i16 %sub_ln33_25, i16 %trunc_ln33_5

]]></Node>
<StgValue><ssdm name="ix_3"/></StgValue>
</operation>

<operation id="410" st_id="31" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:262 %empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_6, i64 5

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="411" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc196:289 %it_3 = sub i16 %gmem_addr_4_read_1, i16 %gmem_addr_2_read_1

]]></Node>
<StgValue><ssdm name="it_3"/></StgValue>
</operation>

<operation id="412" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="26" op_0_bw="16">
<![CDATA[
for.inc196:290 %sext_ln37_3 = sext i16 %ix_3

]]></Node>
<StgValue><ssdm name="sext_ln37_3"/></StgValue>
</operation>

<operation id="413" st_id="31" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:293 %mul_ln37_3 = mul i26 %sext_ln37_3, i26 %sext_ln37_3

]]></Node>
<StgValue><ssdm name="mul_ln37_3"/></StgValue>
</operation>

<operation id="414" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="26" op_0_bw="16">
<![CDATA[
for.inc196:304 %sext_ln40_3 = sext i16 %it_3

]]></Node>
<StgValue><ssdm name="sext_ln40_3"/></StgValue>
</operation>

<operation id="415" st_id="31" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:307 %mul_ln40_3 = mul i26 %sext_ln37_3, i26 %sext_ln40_3

]]></Node>
<StgValue><ssdm name="mul_ln40_3"/></StgValue>
</operation>

<operation id="416" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc196:335 %it_4 = sub i16 %gmem_addr_4_read_2, i16 %gmem_addr_2_read_2

]]></Node>
<StgValue><ssdm name="it_4"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="417" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="17" op_0_bw="16">
<![CDATA[
for.inc196:97 %sext_ln34 = sext i16 %gmem_addr_2_read_1

]]></Node>
<StgValue><ssdm name="sext_ln34"/></StgValue>
</operation>

<operation id="418" st_id="32" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc196:116 %gmem_addr_4_read_4 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_4

]]></Node>
<StgValue><ssdm name="gmem_addr_4_read_4"/></StgValue>
</operation>

<operation id="419" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="18" op_0_bw="16">
<![CDATA[
for.inc196:117 %sext_ln34_3 = sext i16 %gmem_addr_4_read_1

]]></Node>
<StgValue><ssdm name="sext_ln34_3"/></StgValue>
</operation>

<operation id="420" st_id="32" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:122 %empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i64 3

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="421" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="17" op_0_bw="16">
<![CDATA[
for.inc196:209 %sext_ln34_14 = sext i16 %gmem_addr_2_read_3

]]></Node>
<StgValue><ssdm name="sext_ln34_14"/></StgValue>
</operation>

<operation id="422" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="18" op_0_bw="16">
<![CDATA[
for.inc196:213 %sext_ln34_17 = sext i16 %gmem_addr_4_read_3

]]></Node>
<StgValue><ssdm name="sext_ln34_17"/></StgValue>
</operation>

<operation id="423" st_id="32" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:262 %empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_6, i64 5

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="424" st_id="32" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:293 %mul_ln37_3 = mul i26 %sext_ln37_3, i26 %sext_ln37_3

]]></Node>
<StgValue><ssdm name="mul_ln37_3"/></StgValue>
</operation>

<operation id="425" st_id="32" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:307 %mul_ln40_3 = mul i26 %sext_ln37_3, i26 %sext_ln40_3

]]></Node>
<StgValue><ssdm name="mul_ln40_3"/></StgValue>
</operation>

<operation id="426" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc196:313 %sub_ln33_8 = sub i17 %sext_ln34_14, i17 %sext_ln34

]]></Node>
<StgValue><ssdm name="sub_ln33_8"/></StgValue>
</operation>

<operation id="427" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="18" op_0_bw="17">
<![CDATA[
for.inc196:314 %sext_ln33_19 = sext i17 %sub_ln33_8

]]></Node>
<StgValue><ssdm name="sext_ln33_19"/></StgValue>
</operation>

<operation id="428" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc196:315 %add_ln33_26 = add i18 %sext_ln33_19, i18 %sext_ln34_17

]]></Node>
<StgValue><ssdm name="add_ln33_26"/></StgValue>
</operation>

<operation id="429" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc196:316 %sub_ln33_9 = sub i18 %add_ln33_26, i18 %sext_ln34_3

]]></Node>
<StgValue><ssdm name="sub_ln33_9"/></StgValue>
</operation>

<operation id="430" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
for.inc196:317 %tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %sub_ln33_9, i32 17

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="431" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc196:318 %sub_ln33_26 = sub i18 0, i18 %sub_ln33_9

]]></Node>
<StgValue><ssdm name="sub_ln33_26"/></StgValue>
</operation>

<operation id="432" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:319 %trunc_ln33_8 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln33_26, i32 2, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln33_8"/></StgValue>
</operation>

<operation id="433" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc196:320 %sub_ln33_27 = sub i16 0, i16 %trunc_ln33_8

]]></Node>
<StgValue><ssdm name="sub_ln33_27"/></StgValue>
</operation>

<operation id="434" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:321 %trunc_ln33_10 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln33_9, i32 2, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln33_10"/></StgValue>
</operation>

<operation id="435" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc196:322 %ix_4 = select i1 %tmp_50, i16 %sub_ln33_27, i16 %trunc_ln33_10

]]></Node>
<StgValue><ssdm name="ix_4"/></StgValue>
</operation>

<operation id="436" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="26" op_0_bw="16">
<![CDATA[
for.inc196:336 %sext_ln37_4 = sext i16 %ix_4

]]></Node>
<StgValue><ssdm name="sext_ln37_4"/></StgValue>
</operation>

<operation id="437" st_id="32" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:339 %mul_ln37_4 = mul i26 %sext_ln37_4, i26 %sext_ln37_4

]]></Node>
<StgValue><ssdm name="mul_ln37_4"/></StgValue>
</operation>

<operation id="438" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="26" op_0_bw="16">
<![CDATA[
for.inc196:350 %sext_ln40_4 = sext i16 %it_4

]]></Node>
<StgValue><ssdm name="sext_ln40_4"/></StgValue>
</operation>

<operation id="439" st_id="32" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:353 %mul_ln40_4 = mul i26 %sext_ln37_4, i26 %sext_ln40_4

]]></Node>
<StgValue><ssdm name="mul_ln40_4"/></StgValue>
</operation>

<operation id="440" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc196:383 %it_5 = sub i16 %gmem_addr_4_read_3, i16 %gmem_addr_2_read_3

]]></Node>
<StgValue><ssdm name="it_5"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="441" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="17" op_0_bw="16">
<![CDATA[
for.inc196:105 %sext_ln34_1 = sext i16 %gmem_addr_3_read

]]></Node>
<StgValue><ssdm name="sext_ln34_1"/></StgValue>
</operation>

<operation id="442" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc196:106 %sub_ln34 = sub i17 %sext_ln34, i17 %sext_ln34_1

]]></Node>
<StgValue><ssdm name="sub_ln34"/></StgValue>
</operation>

<operation id="443" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc196:123 %gmem_addr_5_read = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_5

]]></Node>
<StgValue><ssdm name="gmem_addr_5_read"/></StgValue>
</operation>

<operation id="444" st_id="33" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:262 %empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_6, i64 5

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="445" st_id="33" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:274 %empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_7, i64 5

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="446" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
for.inc196:292 %shl_ln37_2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_s, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln37_2"/></StgValue>
</operation>

<operation id="447" st_id="33" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:293 %mul_ln37_3 = mul i26 %sext_ln37_3, i26 %sext_ln37_3

]]></Node>
<StgValue><ssdm name="mul_ln37_3"/></StgValue>
</operation>

<operation id="448" st_id="33" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:294 %add_ln37_2 = add i26 %shl_ln37_2, i26 %mul_ln37_3

]]></Node>
<StgValue><ssdm name="add_ln37_2"/></StgValue>
</operation>

<operation id="449" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
for.inc196:306 %shl_ln40_2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_12, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln40_2"/></StgValue>
</operation>

<operation id="450" st_id="33" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:307 %mul_ln40_3 = mul i26 %sext_ln37_3, i26 %sext_ln40_3

]]></Node>
<StgValue><ssdm name="mul_ln40_3"/></StgValue>
</operation>

<operation id="451" st_id="33" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:308 %add_ln40_2 = add i26 %shl_ln40_2, i26 %mul_ln40_3

]]></Node>
<StgValue><ssdm name="add_ln40_2"/></StgValue>
</operation>

<operation id="452" st_id="33" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:339 %mul_ln37_4 = mul i26 %sext_ln37_4, i26 %sext_ln37_4

]]></Node>
<StgValue><ssdm name="mul_ln37_4"/></StgValue>
</operation>

<operation id="453" st_id="33" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:353 %mul_ln40_4 = mul i26 %sext_ln37_4, i26 %sext_ln40_4

]]></Node>
<StgValue><ssdm name="mul_ln40_4"/></StgValue>
</operation>

<operation id="454" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="17" op_0_bw="16">
<![CDATA[
for.inc196:359 %sext_ln33_20 = sext i16 %gmem_addr_2_read_4

]]></Node>
<StgValue><ssdm name="sext_ln33_20"/></StgValue>
</operation>

<operation id="455" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc196:360 %sub_ln33_10 = sub i17 %sext_ln33_20, i17 %sext_ln34_7

]]></Node>
<StgValue><ssdm name="sub_ln33_10"/></StgValue>
</operation>

<operation id="456" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="18" op_0_bw="17">
<![CDATA[
for.inc196:361 %sext_ln33_21 = sext i17 %sub_ln33_10

]]></Node>
<StgValue><ssdm name="sext_ln33_21"/></StgValue>
</operation>

<operation id="457" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="18" op_0_bw="16">
<![CDATA[
for.inc196:362 %sext_ln33_22 = sext i16 %gmem_addr_4_read_4

]]></Node>
<StgValue><ssdm name="sext_ln33_22"/></StgValue>
</operation>

<operation id="458" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc196:363 %add_ln33_27 = add i18 %sext_ln33_21, i18 %sext_ln33_22

]]></Node>
<StgValue><ssdm name="add_ln33_27"/></StgValue>
</operation>

<operation id="459" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc196:364 %sub_ln33_11 = sub i18 %add_ln33_27, i18 %sext_ln34_10

]]></Node>
<StgValue><ssdm name="sub_ln33_11"/></StgValue>
</operation>

<operation id="460" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
for.inc196:365 %tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %sub_ln33_11, i32 17

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="461" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc196:366 %sub_ln33_28 = sub i18 0, i18 %sub_ln33_11

]]></Node>
<StgValue><ssdm name="sub_ln33_28"/></StgValue>
</operation>

<operation id="462" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:367 %trunc_ln33_11 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln33_28, i32 2, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln33_11"/></StgValue>
</operation>

<operation id="463" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc196:368 %sub_ln33_29 = sub i16 0, i16 %trunc_ln33_11

]]></Node>
<StgValue><ssdm name="sub_ln33_29"/></StgValue>
</operation>

<operation id="464" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:369 %trunc_ln33_12 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln33_11, i32 2, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln33_12"/></StgValue>
</operation>

<operation id="465" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc196:370 %ix_5 = select i1 %tmp_52, i16 %sub_ln33_29, i16 %trunc_ln33_12

]]></Node>
<StgValue><ssdm name="ix_5"/></StgValue>
</operation>

<operation id="466" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="26" op_0_bw="16">
<![CDATA[
for.inc196:384 %sext_ln37_5 = sext i16 %ix_5

]]></Node>
<StgValue><ssdm name="sext_ln37_5"/></StgValue>
</operation>

<operation id="467" st_id="33" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:387 %mul_ln37_5 = mul i26 %sext_ln37_5, i26 %sext_ln37_5

]]></Node>
<StgValue><ssdm name="mul_ln37_5"/></StgValue>
</operation>

<operation id="468" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="26" op_0_bw="16">
<![CDATA[
for.inc196:398 %sext_ln40_5 = sext i16 %it_5

]]></Node>
<StgValue><ssdm name="sext_ln40_5"/></StgValue>
</operation>

<operation id="469" st_id="33" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:401 %mul_ln40_5 = mul i26 %sext_ln37_5, i26 %sext_ln40_5

]]></Node>
<StgValue><ssdm name="mul_ln40_5"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="470" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="18" op_0_bw="17">
<![CDATA[
for.inc196:107 %sext_ln34_2 = sext i17 %sub_ln34

]]></Node>
<StgValue><ssdm name="sext_ln34_2"/></StgValue>
</operation>

<operation id="471" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc196:118 %add_ln34_4 = add i18 %sext_ln34_2, i18 %sext_ln34_3

]]></Node>
<StgValue><ssdm name="add_ln34_4"/></StgValue>
</operation>

<operation id="472" st_id="34" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc196:124 %gmem_addr_5_read_1 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_5

]]></Node>
<StgValue><ssdm name="gmem_addr_5_read_1"/></StgValue>
</operation>

<operation id="473" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="18" op_0_bw="16">
<![CDATA[
for.inc196:126 %sext_ln34_12 = sext i16 %gmem_addr_5_read

]]></Node>
<StgValue><ssdm name="sext_ln34_12"/></StgValue>
</operation>

<operation id="474" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc196:127 %sub_ln34_1 = sub i18 %add_ln34_4, i18 %sext_ln34_12

]]></Node>
<StgValue><ssdm name="sub_ln34_1"/></StgValue>
</operation>

<operation id="475" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
for.inc196:128 %tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %sub_ln34_1, i32 17

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="476" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc196:129 %sub_ln34_18 = sub i18 0, i18 %sub_ln34_1

]]></Node>
<StgValue><ssdm name="sub_ln34_18"/></StgValue>
</operation>

<operation id="477" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:130 %trunc_ln34_5 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln34_18, i32 2, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln34_5"/></StgValue>
</operation>

<operation id="478" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc196:131 %sub_ln34_19 = sub i16 0, i16 %trunc_ln34_5

]]></Node>
<StgValue><ssdm name="sub_ln34_19"/></StgValue>
</operation>

<operation id="479" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:132 %trunc_ln34_6 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln34_1, i32 2, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln34_6"/></StgValue>
</operation>

<operation id="480" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc196:133 %iy = select i1 %tmp_43, i16 %sub_ln34_19, i16 %trunc_ln34_6

]]></Node>
<StgValue><ssdm name="iy"/></StgValue>
</operation>

<operation id="481" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="26" op_0_bw="16">
<![CDATA[
for.inc196:138 %sext_ln38 = sext i16 %iy

]]></Node>
<StgValue><ssdm name="sext_ln38"/></StgValue>
</operation>

<operation id="482" st_id="34" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:140 %mul_ln39 = mul i26 %sext_ln38, i26 %sext_ln37

]]></Node>
<StgValue><ssdm name="mul_ln39"/></StgValue>
</operation>

<operation id="483" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:184 %tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln39, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="484" st_id="34" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:262 %empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_6, i64 5

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="485" st_id="34" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:274 %empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_7, i64 5

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="486" st_id="34" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:294 %add_ln37_2 = add i26 %shl_ln37_2, i26 %mul_ln37_3

]]></Node>
<StgValue><ssdm name="add_ln37_2"/></StgValue>
</operation>

<operation id="487" st_id="34" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:308 %add_ln40_2 = add i26 %shl_ln40_2, i26 %mul_ln40_3

]]></Node>
<StgValue><ssdm name="add_ln40_2"/></StgValue>
</operation>

<operation id="488" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:337 %tmp_14 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln37_2, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="489" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
for.inc196:338 %shl_ln37_3 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_14, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln37_3"/></StgValue>
</operation>

<operation id="490" st_id="34" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:339 %mul_ln37_4 = mul i26 %sext_ln37_4, i26 %sext_ln37_4

]]></Node>
<StgValue><ssdm name="mul_ln37_4"/></StgValue>
</operation>

<operation id="491" st_id="34" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:340 %add_ln37_3 = add i26 %shl_ln37_3, i26 %mul_ln37_4

]]></Node>
<StgValue><ssdm name="add_ln37_3"/></StgValue>
</operation>

<operation id="492" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:351 %tmp_17 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln40_2, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="493" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
for.inc196:352 %shl_ln40_3 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_17, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln40_3"/></StgValue>
</operation>

<operation id="494" st_id="34" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:353 %mul_ln40_4 = mul i26 %sext_ln37_4, i26 %sext_ln40_4

]]></Node>
<StgValue><ssdm name="mul_ln40_4"/></StgValue>
</operation>

<operation id="495" st_id="34" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:354 %add_ln40_3 = add i26 %shl_ln40_3, i26 %mul_ln40_4

]]></Node>
<StgValue><ssdm name="add_ln40_3"/></StgValue>
</operation>

<operation id="496" st_id="34" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:387 %mul_ln37_5 = mul i26 %sext_ln37_5, i26 %sext_ln37_5

]]></Node>
<StgValue><ssdm name="mul_ln37_5"/></StgValue>
</operation>

<operation id="497" st_id="34" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:401 %mul_ln40_5 = mul i26 %sext_ln37_5, i26 %sext_ln40_5

]]></Node>
<StgValue><ssdm name="mul_ln40_5"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="498" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc196:125 %gmem_addr_5_read_2 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_5

]]></Node>
<StgValue><ssdm name="gmem_addr_5_read_2"/></StgValue>
</operation>

<operation id="499" st_id="35" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:139 %mul_ln38 = mul i26 %sext_ln38, i26 %sext_ln38

]]></Node>
<StgValue><ssdm name="mul_ln38"/></StgValue>
</operation>

<operation id="500" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="17" op_0_bw="16">
<![CDATA[
for.inc196:160 %sext_ln34_8 = sext i16 %gmem_addr_3_read_1

]]></Node>
<StgValue><ssdm name="sext_ln34_8"/></StgValue>
</operation>

<operation id="501" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc196:161 %sub_ln34_2 = sub i17 %sext_ln34_7, i17 %sext_ln34_8

]]></Node>
<StgValue><ssdm name="sub_ln34_2"/></StgValue>
</operation>

<operation id="502" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="18" op_0_bw="17">
<![CDATA[
for.inc196:162 %sext_ln34_9 = sext i17 %sub_ln34_2

]]></Node>
<StgValue><ssdm name="sext_ln34_9"/></StgValue>
</operation>

<operation id="503" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc196:164 %add_ln34_5 = add i18 %sext_ln34_9, i18 %sext_ln34_10

]]></Node>
<StgValue><ssdm name="add_ln34_5"/></StgValue>
</operation>

<operation id="504" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="18" op_0_bw="16">
<![CDATA[
for.inc196:165 %sext_ln34_13 = sext i16 %gmem_addr_5_read_1

]]></Node>
<StgValue><ssdm name="sext_ln34_13"/></StgValue>
</operation>

<operation id="505" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc196:166 %sub_ln34_3 = sub i18 %add_ln34_5, i18 %sext_ln34_13

]]></Node>
<StgValue><ssdm name="sub_ln34_3"/></StgValue>
</operation>

<operation id="506" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
for.inc196:167 %tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %sub_ln34_3, i32 17

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="507" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc196:168 %sub_ln34_20 = sub i18 0, i18 %sub_ln34_3

]]></Node>
<StgValue><ssdm name="sub_ln34_20"/></StgValue>
</operation>

<operation id="508" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:169 %trunc_ln34_8 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln34_20, i32 2, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln34_8"/></StgValue>
</operation>

<operation id="509" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc196:170 %sub_ln34_21 = sub i16 0, i16 %trunc_ln34_8

]]></Node>
<StgValue><ssdm name="sub_ln34_21"/></StgValue>
</operation>

<operation id="510" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:171 %trunc_ln34_9 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln34_3, i32 2, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln34_9"/></StgValue>
</operation>

<operation id="511" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc196:172 %iy_1 = select i1 %tmp_45, i16 %sub_ln34_21, i16 %trunc_ln34_9

]]></Node>
<StgValue><ssdm name="iy_1"/></StgValue>
</operation>

<operation id="512" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="26" op_0_bw="16">
<![CDATA[
for.inc196:179 %sext_ln38_1 = sext i16 %iy_1

]]></Node>
<StgValue><ssdm name="sext_ln38_1"/></StgValue>
</operation>

<operation id="513" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:180 %tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln38, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="514" st_id="35" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:182 %mul_ln38_1 = mul i26 %sext_ln38_1, i26 %sext_ln38_1

]]></Node>
<StgValue><ssdm name="mul_ln38_1"/></StgValue>
</operation>

<operation id="515" st_id="35" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:186 %mul_ln39_1 = mul i26 %sext_ln38_1, i26 %sext_ln37_1

]]></Node>
<StgValue><ssdm name="mul_ln39_1"/></StgValue>
</operation>

<operation id="516" st_id="35" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:262 %empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_6, i64 5

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="517" st_id="35" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:274 %empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_7, i64 5

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="518" st_id="35" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:340 %add_ln37_3 = add i26 %shl_ln37_3, i26 %mul_ln37_4

]]></Node>
<StgValue><ssdm name="add_ln37_3"/></StgValue>
</operation>

<operation id="519" st_id="35" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:354 %add_ln40_3 = add i26 %shl_ln40_3, i26 %mul_ln40_4

]]></Node>
<StgValue><ssdm name="add_ln40_3"/></StgValue>
</operation>

<operation id="520" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:385 %tmp_19 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln37_3, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="521" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
for.inc196:386 %shl_ln37_4 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_19, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln37_4"/></StgValue>
</operation>

<operation id="522" st_id="35" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:387 %mul_ln37_5 = mul i26 %sext_ln37_5, i26 %sext_ln37_5

]]></Node>
<StgValue><ssdm name="mul_ln37_5"/></StgValue>
</operation>

<operation id="523" st_id="35" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:388 %add_ln37_4 = add i26 %shl_ln37_4, i26 %mul_ln37_5

]]></Node>
<StgValue><ssdm name="add_ln37_4"/></StgValue>
</operation>

<operation id="524" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:399 %tmp_22 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln40_3, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="525" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
for.inc196:400 %shl_ln40_4 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_22, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln40_4"/></StgValue>
</operation>

<operation id="526" st_id="35" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:401 %mul_ln40_5 = mul i26 %sext_ln37_5, i26 %sext_ln40_5

]]></Node>
<StgValue><ssdm name="mul_ln40_5"/></StgValue>
</operation>

<operation id="527" st_id="35" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:402 %add_ln40_4 = add i26 %shl_ln40_4, i26 %mul_ln40_5

]]></Node>
<StgValue><ssdm name="add_ln40_4"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="528" st_id="36" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:143 %mul_ln41 = mul i26 %sext_ln38, i26 %sext_ln40

]]></Node>
<StgValue><ssdm name="mul_ln41"/></StgValue>
</operation>

<operation id="529" st_id="36" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:182 %mul_ln38_1 = mul i26 %sext_ln38_1, i26 %sext_ln38_1

]]></Node>
<StgValue><ssdm name="mul_ln38_1"/></StgValue>
</operation>

<operation id="530" st_id="36" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:186 %mul_ln39_1 = mul i26 %sext_ln38_1, i26 %sext_ln37_1

]]></Node>
<StgValue><ssdm name="mul_ln39_1"/></StgValue>
</operation>

<operation id="531" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:193 %tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln41, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="532" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="17" op_0_bw="16">
<![CDATA[
for.inc196:210 %sext_ln34_15 = sext i16 %gmem_addr_3_read_2

]]></Node>
<StgValue><ssdm name="sext_ln34_15"/></StgValue>
</operation>

<operation id="533" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc196:211 %sub_ln34_4 = sub i17 %sext_ln34_14, i17 %sext_ln34_15

]]></Node>
<StgValue><ssdm name="sub_ln34_4"/></StgValue>
</operation>

<operation id="534" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="18" op_0_bw="17">
<![CDATA[
for.inc196:212 %sext_ln34_16 = sext i17 %sub_ln34_4

]]></Node>
<StgValue><ssdm name="sext_ln34_16"/></StgValue>
</operation>

<operation id="535" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc196:214 %add_ln34_6 = add i18 %sext_ln34_16, i18 %sext_ln34_17

]]></Node>
<StgValue><ssdm name="add_ln34_6"/></StgValue>
</operation>

<operation id="536" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="18" op_0_bw="16">
<![CDATA[
for.inc196:215 %sext_ln34_18 = sext i16 %gmem_addr_5_read_2

]]></Node>
<StgValue><ssdm name="sext_ln34_18"/></StgValue>
</operation>

<operation id="537" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc196:216 %sub_ln34_5 = sub i18 %add_ln34_6, i18 %sext_ln34_18

]]></Node>
<StgValue><ssdm name="sub_ln34_5"/></StgValue>
</operation>

<operation id="538" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
for.inc196:217 %tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %sub_ln34_5, i32 17

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="539" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc196:218 %sub_ln34_22 = sub i18 0, i18 %sub_ln34_5

]]></Node>
<StgValue><ssdm name="sub_ln34_22"/></StgValue>
</operation>

<operation id="540" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:219 %trunc_ln34_s = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln34_22, i32 2, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln34_s"/></StgValue>
</operation>

<operation id="541" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc196:220 %sub_ln34_23 = sub i16 0, i16 %trunc_ln34_s

]]></Node>
<StgValue><ssdm name="sub_ln34_23"/></StgValue>
</operation>

<operation id="542" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:221 %trunc_ln34_4 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln34_5, i32 2, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln34_4"/></StgValue>
</operation>

<operation id="543" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc196:222 %iy_2 = select i1 %tmp_47, i16 %sub_ln34_23, i16 %trunc_ln34_4

]]></Node>
<StgValue><ssdm name="iy_2"/></StgValue>
</operation>

<operation id="544" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="26" op_0_bw="16">
<![CDATA[
for.inc196:229 %sext_ln38_2 = sext i16 %iy_2

]]></Node>
<StgValue><ssdm name="sext_ln38_2"/></StgValue>
</operation>

<operation id="545" st_id="36" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:232 %mul_ln38_2 = mul i26 %sext_ln38_2, i26 %sext_ln38_2

]]></Node>
<StgValue><ssdm name="mul_ln38_2"/></StgValue>
</operation>

<operation id="546" st_id="36" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:236 %mul_ln39_2 = mul i26 %sext_ln38_2, i26 %sext_ln37_2

]]></Node>
<StgValue><ssdm name="mul_ln39_2"/></StgValue>
</operation>

<operation id="547" st_id="36" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc196:263 %gmem_addr_6_read = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_6

]]></Node>
<StgValue><ssdm name="gmem_addr_6_read"/></StgValue>
</operation>

<operation id="548" st_id="36" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:274 %empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_7, i64 5

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="549" st_id="36" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:388 %add_ln37_4 = add i26 %shl_ln37_4, i26 %mul_ln37_5

]]></Node>
<StgValue><ssdm name="add_ln37_4"/></StgValue>
</operation>

<operation id="550" st_id="36" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:402 %add_ln40_4 = add i26 %shl_ln40_4, i26 %mul_ln40_5

]]></Node>
<StgValue><ssdm name="add_ln40_4"/></StgValue>
</operation>

<operation id="551" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:447 %tmp_24 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln37_4, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="552" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:461 %tmp_27 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln40_4, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="553" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
for.inc196:181 %shl_ln3 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_1, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="554" st_id="37" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:182 %mul_ln38_1 = mul i26 %sext_ln38_1, i26 %sext_ln38_1

]]></Node>
<StgValue><ssdm name="mul_ln38_1"/></StgValue>
</operation>

<operation id="555" st_id="37" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:183 %add_ln38 = add i26 %shl_ln3, i26 %mul_ln38_1

]]></Node>
<StgValue><ssdm name="add_ln38"/></StgValue>
</operation>

<operation id="556" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
for.inc196:185 %shl_ln4 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_2, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln4"/></StgValue>
</operation>

<operation id="557" st_id="37" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:186 %mul_ln39_1 = mul i26 %sext_ln38_1, i26 %sext_ln37_1

]]></Node>
<StgValue><ssdm name="mul_ln39_1"/></StgValue>
</operation>

<operation id="558" st_id="37" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:187 %add_ln39 = add i26 %shl_ln4, i26 %mul_ln39_1

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="559" st_id="37" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:195 %mul_ln41_1 = mul i26 %sext_ln38_1, i26 %sext_ln40_1

]]></Node>
<StgValue><ssdm name="mul_ln41_1"/></StgValue>
</operation>

<operation id="560" st_id="37" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:232 %mul_ln38_2 = mul i26 %sext_ln38_2, i26 %sext_ln38_2

]]></Node>
<StgValue><ssdm name="mul_ln38_2"/></StgValue>
</operation>

<operation id="561" st_id="37" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:236 %mul_ln39_2 = mul i26 %sext_ln38_2, i26 %sext_ln37_2

]]></Node>
<StgValue><ssdm name="mul_ln39_2"/></StgValue>
</operation>

<operation id="562" st_id="37" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc196:264 %gmem_addr_6_read_1 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_6

]]></Node>
<StgValue><ssdm name="gmem_addr_6_read_1"/></StgValue>
</operation>

<operation id="563" st_id="37" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:274 %empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_7, i64 5

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="564" st_id="38" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:183 %add_ln38 = add i26 %shl_ln3, i26 %mul_ln38_1

]]></Node>
<StgValue><ssdm name="add_ln38"/></StgValue>
</operation>

<operation id="565" st_id="38" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:187 %add_ln39 = add i26 %shl_ln4, i26 %mul_ln39_1

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="566" st_id="38" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:195 %mul_ln41_1 = mul i26 %sext_ln38_1, i26 %sext_ln40_1

]]></Node>
<StgValue><ssdm name="mul_ln41_1"/></StgValue>
</operation>

<operation id="567" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:230 %tmp_6 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln38, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="568" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
for.inc196:231 %shl_ln38_1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_6, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln38_1"/></StgValue>
</operation>

<operation id="569" st_id="38" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:232 %mul_ln38_2 = mul i26 %sext_ln38_2, i26 %sext_ln38_2

]]></Node>
<StgValue><ssdm name="mul_ln38_2"/></StgValue>
</operation>

<operation id="570" st_id="38" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:233 %add_ln38_1 = add i26 %shl_ln38_1, i26 %mul_ln38_2

]]></Node>
<StgValue><ssdm name="add_ln38_1"/></StgValue>
</operation>

<operation id="571" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:234 %tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln39, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="572" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
for.inc196:235 %shl_ln39_1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_7, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln39_1"/></StgValue>
</operation>

<operation id="573" st_id="38" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:236 %mul_ln39_2 = mul i26 %sext_ln38_2, i26 %sext_ln37_2

]]></Node>
<StgValue><ssdm name="mul_ln39_2"/></StgValue>
</operation>

<operation id="574" st_id="38" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:237 %add_ln39_1 = add i26 %shl_ln39_1, i26 %mul_ln39_2

]]></Node>
<StgValue><ssdm name="add_ln39_1"/></StgValue>
</operation>

<operation id="575" st_id="38" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:245 %mul_ln41_2 = mul i26 %sext_ln38_2, i26 %sext_ln40_2

]]></Node>
<StgValue><ssdm name="mul_ln41_2"/></StgValue>
</operation>

<operation id="576" st_id="38" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc196:265 %gmem_addr_6_read_2 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_6

]]></Node>
<StgValue><ssdm name="gmem_addr_6_read_2"/></StgValue>
</operation>

<operation id="577" st_id="38" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:274 %empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_7, i64 5

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="578" st_id="38" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:422 %empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_8, i64 3

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="579" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
for.inc196:194 %shl_ln6 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_4, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln6"/></StgValue>
</operation>

<operation id="580" st_id="39" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:195 %mul_ln41_1 = mul i26 %sext_ln38_1, i26 %sext_ln40_1

]]></Node>
<StgValue><ssdm name="mul_ln41_1"/></StgValue>
</operation>

<operation id="581" st_id="39" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:196 %add_ln41 = add i26 %shl_ln6, i26 %mul_ln41_1

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="582" st_id="39" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:233 %add_ln38_1 = add i26 %shl_ln38_1, i26 %mul_ln38_2

]]></Node>
<StgValue><ssdm name="add_ln38_1"/></StgValue>
</operation>

<operation id="583" st_id="39" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:237 %add_ln39_1 = add i26 %shl_ln39_1, i26 %mul_ln39_2

]]></Node>
<StgValue><ssdm name="add_ln39_1"/></StgValue>
</operation>

<operation id="584" st_id="39" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:245 %mul_ln41_2 = mul i26 %sext_ln38_2, i26 %sext_ln40_2

]]></Node>
<StgValue><ssdm name="mul_ln41_2"/></StgValue>
</operation>

<operation id="585" st_id="39" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc196:266 %gmem_addr_6_read_3 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_6

]]></Node>
<StgValue><ssdm name="gmem_addr_6_read_3"/></StgValue>
</operation>

<operation id="586" st_id="39" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:274 %empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_7, i64 5

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="587" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:296 %tmp_10 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln38_1, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="588" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:300 %tmp_11 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln39_1, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="589" st_id="39" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:422 %empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_8, i64 3

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="590" st_id="40" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:196 %add_ln41 = add i26 %shl_ln6, i26 %mul_ln41_1

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="591" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:243 %tmp_9 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln41, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="592" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
for.inc196:244 %shl_ln41_1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_9, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln41_1"/></StgValue>
</operation>

<operation id="593" st_id="40" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:245 %mul_ln41_2 = mul i26 %sext_ln38_2, i26 %sext_ln40_2

]]></Node>
<StgValue><ssdm name="mul_ln41_2"/></StgValue>
</operation>

<operation id="594" st_id="40" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:246 %add_ln41_1 = add i26 %shl_ln41_1, i26 %mul_ln41_2

]]></Node>
<StgValue><ssdm name="add_ln41_1"/></StgValue>
</operation>

<operation id="595" st_id="40" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc196:267 %gmem_addr_6_read_4 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_6

]]></Node>
<StgValue><ssdm name="gmem_addr_6_read_4"/></StgValue>
</operation>

<operation id="596" st_id="40" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:274 %empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_7, i64 5

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="597" st_id="40" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:422 %empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_8, i64 3

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="598" st_id="41" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:246 %add_ln41_1 = add i26 %shl_ln41_1, i26 %mul_ln41_2

]]></Node>
<StgValue><ssdm name="add_ln41_1"/></StgValue>
</operation>

<operation id="599" st_id="41" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc196:275 %gmem_addr_7_read = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_7

]]></Node>
<StgValue><ssdm name="gmem_addr_7_read"/></StgValue>
</operation>

<operation id="600" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:309 %tmp_13 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln41_1, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="601" st_id="41" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:422 %empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_8, i64 3

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="602" st_id="41" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:432 %empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_9, i64 3

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="603" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
for.inc196:1 %indvar_flatten4_load = load i14 %indvar_flatten4

]]></Node>
<StgValue><ssdm name="indvar_flatten4_load"/></StgValue>
</operation>

<operation id="604" st_id="42" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc196:276 %gmem_addr_7_read_1 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_7

]]></Node>
<StgValue><ssdm name="gmem_addr_7_read_1"/></StgValue>
</operation>

<operation id="605" st_id="42" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:422 %empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_8, i64 3

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="606" st_id="42" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:432 %empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_9, i64 3

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="607" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc196:579 %add_ln18 = add i14 %indvar_flatten4_load, i14 1

]]></Node>
<StgValue><ssdm name="add_ln18"/></StgValue>
</operation>

<operation id="608" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc193:15 %icmp_ln18 = icmp_eq  i14 %indvar_flatten4_load, i14 15875

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="609" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc193:22 %store_ln18 = store i14 %add_ln18, i14 %indvar_flatten4

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="610" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc193:23 %br_ln18 = br i1 %icmp_ln18, void %for.inc196, void %for.end198

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="611" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="17" op_0_bw="16">
<![CDATA[
for.inc196:268 %sext_ln34_20 = sext i16 %gmem_addr_6_read_1

]]></Node>
<StgValue><ssdm name="sext_ln34_20"/></StgValue>
</operation>

<operation id="612" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc196:269 %sub_ln34_6 = sub i17 %sext_ln34_20, i17 %sext_ln35

]]></Node>
<StgValue><ssdm name="sub_ln34_6"/></StgValue>
</operation>

<operation id="613" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="18" op_0_bw="17">
<![CDATA[
for.inc196:270 %sext_ln34_21 = sext i17 %sub_ln34_6

]]></Node>
<StgValue><ssdm name="sext_ln34_21"/></StgValue>
</operation>

<operation id="614" st_id="43" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc196:277 %gmem_addr_7_read_2 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_7

]]></Node>
<StgValue><ssdm name="gmem_addr_7_read_2"/></StgValue>
</operation>

<operation id="615" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="18" op_0_bw="16">
<![CDATA[
for.inc196:280 %sext_ln34_23 = sext i16 %gmem_addr_7_read_1

]]></Node>
<StgValue><ssdm name="sext_ln34_23"/></StgValue>
</operation>

<operation id="616" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc196:281 %add_ln34_7 = add i18 %sext_ln34_21, i18 %sext_ln34_23

]]></Node>
<StgValue><ssdm name="add_ln34_7"/></StgValue>
</operation>

<operation id="617" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc196:282 %sub_ln34_7 = sub i18 %add_ln34_7, i18 %sext_ln33_12

]]></Node>
<StgValue><ssdm name="sub_ln34_7"/></StgValue>
</operation>

<operation id="618" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
for.inc196:283 %tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %sub_ln34_7, i32 17

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="619" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc196:284 %sub_ln34_24 = sub i18 0, i18 %sub_ln34_7

]]></Node>
<StgValue><ssdm name="sub_ln34_24"/></StgValue>
</operation>

<operation id="620" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:285 %trunc_ln34_11 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln34_24, i32 2, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln34_11"/></StgValue>
</operation>

<operation id="621" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc196:286 %sub_ln34_25 = sub i16 0, i16 %trunc_ln34_11

]]></Node>
<StgValue><ssdm name="sub_ln34_25"/></StgValue>
</operation>

<operation id="622" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:287 %trunc_ln34_12 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln34_7, i32 2, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln34_12"/></StgValue>
</operation>

<operation id="623" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc196:288 %iy_3 = select i1 %tmp_49, i16 %sub_ln34_25, i16 %trunc_ln34_12

]]></Node>
<StgValue><ssdm name="iy_3"/></StgValue>
</operation>

<operation id="624" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="26" op_0_bw="16">
<![CDATA[
for.inc196:295 %sext_ln38_3 = sext i16 %iy_3

]]></Node>
<StgValue><ssdm name="sext_ln38_3"/></StgValue>
</operation>

<operation id="625" st_id="43" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:298 %mul_ln38_3 = mul i26 %sext_ln38_3, i26 %sext_ln38_3

]]></Node>
<StgValue><ssdm name="mul_ln38_3"/></StgValue>
</operation>

<operation id="626" st_id="43" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:302 %mul_ln39_3 = mul i26 %sext_ln38_3, i26 %sext_ln37_3

]]></Node>
<StgValue><ssdm name="mul_ln39_3"/></StgValue>
</operation>

<operation id="627" st_id="43" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:422 %empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_8, i64 3

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="628" st_id="43" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:432 %empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_9, i64 3

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="629" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc196:445 %it_6 = sub i16 %gmem_addr_7_read_1, i16 %gmem_addr_6_read_1

]]></Node>
<StgValue><ssdm name="it_6"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="630" st_id="44" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc196:278 %gmem_addr_7_read_3 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_7

]]></Node>
<StgValue><ssdm name="gmem_addr_7_read_3"/></StgValue>
</operation>

<operation id="631" st_id="44" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:298 %mul_ln38_3 = mul i26 %sext_ln38_3, i26 %sext_ln38_3

]]></Node>
<StgValue><ssdm name="mul_ln38_3"/></StgValue>
</operation>

<operation id="632" st_id="44" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:302 %mul_ln39_3 = mul i26 %sext_ln38_3, i26 %sext_ln37_3

]]></Node>
<StgValue><ssdm name="mul_ln39_3"/></StgValue>
</operation>

<operation id="633" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="17" op_0_bw="16">
<![CDATA[
for.inc196:323 %sext_ln34_24 = sext i16 %gmem_addr_6_read_2

]]></Node>
<StgValue><ssdm name="sext_ln34_24"/></StgValue>
</operation>

<operation id="634" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc196:324 %sub_ln34_8 = sub i17 %sext_ln34_24, i17 %sext_ln33

]]></Node>
<StgValue><ssdm name="sub_ln34_8"/></StgValue>
</operation>

<operation id="635" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="18" op_0_bw="17">
<![CDATA[
for.inc196:325 %sext_ln34_25 = sext i17 %sub_ln34_8

]]></Node>
<StgValue><ssdm name="sext_ln34_25"/></StgValue>
</operation>

<operation id="636" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="18" op_0_bw="16">
<![CDATA[
for.inc196:326 %sext_ln34_26 = sext i16 %gmem_addr_7_read_2

]]></Node>
<StgValue><ssdm name="sext_ln34_26"/></StgValue>
</operation>

<operation id="637" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc196:327 %add_ln34_8 = add i18 %sext_ln34_25, i18 %sext_ln34_26

]]></Node>
<StgValue><ssdm name="add_ln34_8"/></StgValue>
</operation>

<operation id="638" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc196:328 %sub_ln34_9 = sub i18 %add_ln34_8, i18 %sext_ln33_3

]]></Node>
<StgValue><ssdm name="sub_ln34_9"/></StgValue>
</operation>

<operation id="639" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
for.inc196:329 %tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %sub_ln34_9, i32 17

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="640" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc196:330 %sub_ln34_26 = sub i18 0, i18 %sub_ln34_9

]]></Node>
<StgValue><ssdm name="sub_ln34_26"/></StgValue>
</operation>

<operation id="641" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:331 %trunc_ln34_13 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln34_26, i32 2, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln34_13"/></StgValue>
</operation>

<operation id="642" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc196:332 %sub_ln34_27 = sub i16 0, i16 %trunc_ln34_13

]]></Node>
<StgValue><ssdm name="sub_ln34_27"/></StgValue>
</operation>

<operation id="643" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:333 %trunc_ln34_14 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln34_9, i32 2, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln34_14"/></StgValue>
</operation>

<operation id="644" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc196:334 %iy_4 = select i1 %tmp_51, i16 %sub_ln34_27, i16 %trunc_ln34_14

]]></Node>
<StgValue><ssdm name="iy_4"/></StgValue>
</operation>

<operation id="645" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="26" op_0_bw="16">
<![CDATA[
for.inc196:341 %sext_ln38_4 = sext i16 %iy_4

]]></Node>
<StgValue><ssdm name="sext_ln38_4"/></StgValue>
</operation>

<operation id="646" st_id="44" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:344 %mul_ln38_4 = mul i26 %sext_ln38_4, i26 %sext_ln38_4

]]></Node>
<StgValue><ssdm name="mul_ln38_4"/></StgValue>
</operation>

<operation id="647" st_id="44" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:348 %mul_ln39_4 = mul i26 %sext_ln38_4, i26 %sext_ln37_4

]]></Node>
<StgValue><ssdm name="mul_ln39_4"/></StgValue>
</operation>

<operation id="648" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="17" op_0_bw="16">
<![CDATA[
for.inc196:407 %sext_ln33_23 = sext i16 %gmem_addr_6_read

]]></Node>
<StgValue><ssdm name="sext_ln33_23"/></StgValue>
</operation>

<operation id="649" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc196:408 %sub_ln33_12 = sub i17 %sext_ln34_24, i17 %sext_ln33_23

]]></Node>
<StgValue><ssdm name="sub_ln33_12"/></StgValue>
</operation>

<operation id="650" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="18" op_0_bw="17">
<![CDATA[
for.inc196:409 %sext_ln33_24 = sext i17 %sub_ln33_12

]]></Node>
<StgValue><ssdm name="sext_ln33_24"/></StgValue>
</operation>

<operation id="651" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc196:410 %add_ln33_28 = add i18 %sext_ln33_24, i18 %sext_ln34_26

]]></Node>
<StgValue><ssdm name="add_ln33_28"/></StgValue>
</operation>

<operation id="652" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="18" op_0_bw="16">
<![CDATA[
for.inc196:411 %sext_ln33_25 = sext i16 %gmem_addr_7_read

]]></Node>
<StgValue><ssdm name="sext_ln33_25"/></StgValue>
</operation>

<operation id="653" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc196:412 %sub_ln33_13 = sub i18 %add_ln33_28, i18 %sext_ln33_25

]]></Node>
<StgValue><ssdm name="sub_ln33_13"/></StgValue>
</operation>

<operation id="654" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
for.inc196:413 %tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %sub_ln33_13, i32 17

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="655" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc196:414 %sub_ln33_30 = sub i18 0, i18 %sub_ln33_13

]]></Node>
<StgValue><ssdm name="sub_ln33_30"/></StgValue>
</operation>

<operation id="656" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:415 %trunc_ln33_13 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln33_30, i32 2, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln33_13"/></StgValue>
</operation>

<operation id="657" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc196:416 %sub_ln33_31 = sub i16 0, i16 %trunc_ln33_13

]]></Node>
<StgValue><ssdm name="sub_ln33_31"/></StgValue>
</operation>

<operation id="658" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:417 %trunc_ln33_14 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln33_13, i32 2, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln33_14"/></StgValue>
</operation>

<operation id="659" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc196:418 %ix_6 = select i1 %tmp_54, i16 %sub_ln33_31, i16 %trunc_ln33_14

]]></Node>
<StgValue><ssdm name="ix_6"/></StgValue>
</operation>

<operation id="660" st_id="44" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:422 %empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_8, i64 3

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="661" st_id="44" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:432 %empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_9, i64 3

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="662" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc196:491 %it_7 = sub i16 %gmem_addr_7_read_2, i16 %gmem_addr_6_read_2

]]></Node>
<StgValue><ssdm name="it_7"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="663" st_id="45" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc196:279 %gmem_addr_7_read_4 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_7

]]></Node>
<StgValue><ssdm name="gmem_addr_7_read_4"/></StgValue>
</operation>

<operation id="664" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
for.inc196:297 %shl_ln38_2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_10, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln38_2"/></StgValue>
</operation>

<operation id="665" st_id="45" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:298 %mul_ln38_3 = mul i26 %sext_ln38_3, i26 %sext_ln38_3

]]></Node>
<StgValue><ssdm name="mul_ln38_3"/></StgValue>
</operation>

<operation id="666" st_id="45" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:299 %add_ln38_2 = add i26 %shl_ln38_2, i26 %mul_ln38_3

]]></Node>
<StgValue><ssdm name="add_ln38_2"/></StgValue>
</operation>

<operation id="667" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
for.inc196:301 %shl_ln39_2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_11, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln39_2"/></StgValue>
</operation>

<operation id="668" st_id="45" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:302 %mul_ln39_3 = mul i26 %sext_ln38_3, i26 %sext_ln37_3

]]></Node>
<StgValue><ssdm name="mul_ln39_3"/></StgValue>
</operation>

<operation id="669" st_id="45" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:303 %add_ln39_2 = add i26 %shl_ln39_2, i26 %mul_ln39_3

]]></Node>
<StgValue><ssdm name="add_ln39_2"/></StgValue>
</operation>

<operation id="670" st_id="45" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:311 %mul_ln41_3 = mul i26 %sext_ln38_3, i26 %sext_ln40_3

]]></Node>
<StgValue><ssdm name="mul_ln41_3"/></StgValue>
</operation>

<operation id="671" st_id="45" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:344 %mul_ln38_4 = mul i26 %sext_ln38_4, i26 %sext_ln38_4

]]></Node>
<StgValue><ssdm name="mul_ln38_4"/></StgValue>
</operation>

<operation id="672" st_id="45" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:348 %mul_ln39_4 = mul i26 %sext_ln38_4, i26 %sext_ln37_4

]]></Node>
<StgValue><ssdm name="mul_ln39_4"/></StgValue>
</operation>

<operation id="673" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="17" op_0_bw="16">
<![CDATA[
for.inc196:371 %sext_ln34_27 = sext i16 %gmem_addr_6_read_3

]]></Node>
<StgValue><ssdm name="sext_ln34_27"/></StgValue>
</operation>

<operation id="674" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc196:372 %sub_ln34_10 = sub i17 %sext_ln34_27, i17 %sext_ln33_7

]]></Node>
<StgValue><ssdm name="sub_ln34_10"/></StgValue>
</operation>

<operation id="675" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="18" op_0_bw="17">
<![CDATA[
for.inc196:373 %sext_ln34_28 = sext i17 %sub_ln34_10

]]></Node>
<StgValue><ssdm name="sext_ln34_28"/></StgValue>
</operation>

<operation id="676" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="18" op_0_bw="16">
<![CDATA[
for.inc196:374 %sext_ln34_29 = sext i16 %gmem_addr_7_read_3

]]></Node>
<StgValue><ssdm name="sext_ln34_29"/></StgValue>
</operation>

<operation id="677" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc196:375 %add_ln34_9 = add i18 %sext_ln34_28, i18 %sext_ln34_29

]]></Node>
<StgValue><ssdm name="add_ln34_9"/></StgValue>
</operation>

<operation id="678" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc196:376 %sub_ln34_11 = sub i18 %add_ln34_9, i18 %sext_ln33_9

]]></Node>
<StgValue><ssdm name="sub_ln34_11"/></StgValue>
</operation>

<operation id="679" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
for.inc196:377 %tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %sub_ln34_11, i32 17

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="680" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc196:378 %sub_ln34_28 = sub i18 0, i18 %sub_ln34_11

]]></Node>
<StgValue><ssdm name="sub_ln34_28"/></StgValue>
</operation>

<operation id="681" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:379 %trunc_ln34_15 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln34_28, i32 2, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln34_15"/></StgValue>
</operation>

<operation id="682" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc196:380 %sub_ln34_29 = sub i16 0, i16 %trunc_ln34_15

]]></Node>
<StgValue><ssdm name="sub_ln34_29"/></StgValue>
</operation>

<operation id="683" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:381 %trunc_ln34_16 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln34_11, i32 2, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln34_16"/></StgValue>
</operation>

<operation id="684" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc196:382 %iy_5 = select i1 %tmp_53, i16 %sub_ln34_29, i16 %trunc_ln34_16

]]></Node>
<StgValue><ssdm name="iy_5"/></StgValue>
</operation>

<operation id="685" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="26" op_0_bw="16">
<![CDATA[
for.inc196:389 %sext_ln38_5 = sext i16 %iy_5

]]></Node>
<StgValue><ssdm name="sext_ln38_5"/></StgValue>
</operation>

<operation id="686" st_id="45" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:396 %mul_ln39_5 = mul i26 %sext_ln38_5, i26 %sext_ln37_5

]]></Node>
<StgValue><ssdm name="mul_ln39_5"/></StgValue>
</operation>

<operation id="687" st_id="45" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:422 %empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_8, i64 3

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="688" st_id="45" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:432 %empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_9, i64 3

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="689" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc196:469 %sub_ln33_14 = sub i17 %sext_ln34_27, i17 %sext_ln34_20

]]></Node>
<StgValue><ssdm name="sub_ln33_14"/></StgValue>
</operation>

<operation id="690" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="18" op_0_bw="17">
<![CDATA[
for.inc196:470 %sext_ln33_26 = sext i17 %sub_ln33_14

]]></Node>
<StgValue><ssdm name="sext_ln33_26"/></StgValue>
</operation>

<operation id="691" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc196:471 %add_ln33_29 = add i18 %sext_ln33_26, i18 %sext_ln34_29

]]></Node>
<StgValue><ssdm name="add_ln33_29"/></StgValue>
</operation>

<operation id="692" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc196:472 %sub_ln33_15 = sub i18 %add_ln33_29, i18 %sext_ln34_23

]]></Node>
<StgValue><ssdm name="sub_ln33_15"/></StgValue>
</operation>

<operation id="693" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
for.inc196:473 %tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %sub_ln33_15, i32 17

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="694" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc196:474 %sub_ln33_32 = sub i18 0, i18 %sub_ln33_15

]]></Node>
<StgValue><ssdm name="sub_ln33_32"/></StgValue>
</operation>

<operation id="695" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:475 %trunc_ln33_15 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln33_32, i32 2, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln33_15"/></StgValue>
</operation>

<operation id="696" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc196:476 %sub_ln33_33 = sub i16 0, i16 %trunc_ln33_15

]]></Node>
<StgValue><ssdm name="sub_ln33_33"/></StgValue>
</operation>

<operation id="697" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:477 %trunc_ln33_16 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln33_15, i32 2, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln33_16"/></StgValue>
</operation>

<operation id="698" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc196:478 %ix_7 = select i1 %tmp_56, i16 %sub_ln33_33, i16 %trunc_ln33_16

]]></Node>
<StgValue><ssdm name="ix_7"/></StgValue>
</operation>

<operation id="699" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc196:539 %it_8 = sub i16 %gmem_addr_7_read_3, i16 %gmem_addr_6_read_3

]]></Node>
<StgValue><ssdm name="it_8"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="700" st_id="46" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:299 %add_ln38_2 = add i26 %shl_ln38_2, i26 %mul_ln38_3

]]></Node>
<StgValue><ssdm name="add_ln38_2"/></StgValue>
</operation>

<operation id="701" st_id="46" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:303 %add_ln39_2 = add i26 %shl_ln39_2, i26 %mul_ln39_3

]]></Node>
<StgValue><ssdm name="add_ln39_2"/></StgValue>
</operation>

<operation id="702" st_id="46" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:311 %mul_ln41_3 = mul i26 %sext_ln38_3, i26 %sext_ln40_3

]]></Node>
<StgValue><ssdm name="mul_ln41_3"/></StgValue>
</operation>

<operation id="703" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:342 %tmp_15 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln38_2, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="704" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
for.inc196:343 %shl_ln38_3 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_15, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln38_3"/></StgValue>
</operation>

<operation id="705" st_id="46" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:344 %mul_ln38_4 = mul i26 %sext_ln38_4, i26 %sext_ln38_4

]]></Node>
<StgValue><ssdm name="mul_ln38_4"/></StgValue>
</operation>

<operation id="706" st_id="46" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:345 %add_ln38_3 = add i26 %shl_ln38_3, i26 %mul_ln38_4

]]></Node>
<StgValue><ssdm name="add_ln38_3"/></StgValue>
</operation>

<operation id="707" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:346 %tmp_16 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln39_2, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="708" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
for.inc196:347 %shl_ln39_3 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_16, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln39_3"/></StgValue>
</operation>

<operation id="709" st_id="46" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:348 %mul_ln39_4 = mul i26 %sext_ln38_4, i26 %sext_ln37_4

]]></Node>
<StgValue><ssdm name="mul_ln39_4"/></StgValue>
</operation>

<operation id="710" st_id="46" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:349 %add_ln39_3 = add i26 %shl_ln39_3, i26 %mul_ln39_4

]]></Node>
<StgValue><ssdm name="add_ln39_3"/></StgValue>
</operation>

<operation id="711" st_id="46" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:357 %mul_ln41_4 = mul i26 %sext_ln38_4, i26 %sext_ln40_4

]]></Node>
<StgValue><ssdm name="mul_ln41_4"/></StgValue>
</operation>

<operation id="712" st_id="46" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:392 %mul_ln38_5 = mul i26 %sext_ln38_5, i26 %sext_ln38_5

]]></Node>
<StgValue><ssdm name="mul_ln38_5"/></StgValue>
</operation>

<operation id="713" st_id="46" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:396 %mul_ln39_5 = mul i26 %sext_ln38_5, i26 %sext_ln37_5

]]></Node>
<StgValue><ssdm name="mul_ln39_5"/></StgValue>
</operation>

<operation id="714" st_id="46" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc196:423 %gmem_addr_8_read = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_8

]]></Node>
<StgValue><ssdm name="gmem_addr_8_read"/></StgValue>
</operation>

<operation id="715" st_id="46" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:432 %empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_9, i64 3

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="716" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="17" op_0_bw="16">
<![CDATA[
for.inc196:515 %sext_ln33_27 = sext i16 %gmem_addr_6_read_4

]]></Node>
<StgValue><ssdm name="sext_ln33_27"/></StgValue>
</operation>

<operation id="717" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc196:516 %sub_ln33_16 = sub i17 %sext_ln33_27, i17 %sext_ln34_24

]]></Node>
<StgValue><ssdm name="sub_ln33_16"/></StgValue>
</operation>

<operation id="718" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="18" op_0_bw="17">
<![CDATA[
for.inc196:517 %sext_ln33_28 = sext i17 %sub_ln33_16

]]></Node>
<StgValue><ssdm name="sext_ln33_28"/></StgValue>
</operation>

<operation id="719" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="18" op_0_bw="16">
<![CDATA[
for.inc196:518 %sext_ln33_29 = sext i16 %gmem_addr_7_read_4

]]></Node>
<StgValue><ssdm name="sext_ln33_29"/></StgValue>
</operation>

<operation id="720" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc196:519 %add_ln33_30 = add i18 %sext_ln33_28, i18 %sext_ln33_29

]]></Node>
<StgValue><ssdm name="add_ln33_30"/></StgValue>
</operation>

<operation id="721" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc196:520 %sub_ln33_17 = sub i18 %add_ln33_30, i18 %sext_ln34_26

]]></Node>
<StgValue><ssdm name="sub_ln33_17"/></StgValue>
</operation>

<operation id="722" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
for.inc196:521 %tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %sub_ln33_17, i32 17

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="723" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc196:522 %sub_ln33_34 = sub i18 0, i18 %sub_ln33_17

]]></Node>
<StgValue><ssdm name="sub_ln33_34"/></StgValue>
</operation>

<operation id="724" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:523 %trunc_ln33_17 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln33_34, i32 2, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln33_17"/></StgValue>
</operation>

<operation id="725" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc196:524 %sub_ln33_35 = sub i16 0, i16 %trunc_ln33_17

]]></Node>
<StgValue><ssdm name="sub_ln33_35"/></StgValue>
</operation>

<operation id="726" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:525 %trunc_ln33_18 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln33_17, i32 2, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln33_18"/></StgValue>
</operation>

<operation id="727" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc196:526 %ix_8 = select i1 %tmp_58, i16 %sub_ln33_35, i16 %trunc_ln33_18

]]></Node>
<StgValue><ssdm name="ix_8"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="728" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
for.inc196:310 %shl_ln41_2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_13, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln41_2"/></StgValue>
</operation>

<operation id="729" st_id="47" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:311 %mul_ln41_3 = mul i26 %sext_ln38_3, i26 %sext_ln40_3

]]></Node>
<StgValue><ssdm name="mul_ln41_3"/></StgValue>
</operation>

<operation id="730" st_id="47" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:312 %add_ln41_2 = add i26 %shl_ln41_2, i26 %mul_ln41_3

]]></Node>
<StgValue><ssdm name="add_ln41_2"/></StgValue>
</operation>

<operation id="731" st_id="47" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:345 %add_ln38_3 = add i26 %shl_ln38_3, i26 %mul_ln38_4

]]></Node>
<StgValue><ssdm name="add_ln38_3"/></StgValue>
</operation>

<operation id="732" st_id="47" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:349 %add_ln39_3 = add i26 %shl_ln39_3, i26 %mul_ln39_4

]]></Node>
<StgValue><ssdm name="add_ln39_3"/></StgValue>
</operation>

<operation id="733" st_id="47" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:357 %mul_ln41_4 = mul i26 %sext_ln38_4, i26 %sext_ln40_4

]]></Node>
<StgValue><ssdm name="mul_ln41_4"/></StgValue>
</operation>

<operation id="734" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:390 %tmp_20 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln38_3, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="735" st_id="47" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:392 %mul_ln38_5 = mul i26 %sext_ln38_5, i26 %sext_ln38_5

]]></Node>
<StgValue><ssdm name="mul_ln38_5"/></StgValue>
</operation>

<operation id="736" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:394 %tmp_21 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln39_3, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="737" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
for.inc196:395 %shl_ln39_4 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_21, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln39_4"/></StgValue>
</operation>

<operation id="738" st_id="47" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:396 %mul_ln39_5 = mul i26 %sext_ln38_5, i26 %sext_ln37_5

]]></Node>
<StgValue><ssdm name="mul_ln39_5"/></StgValue>
</operation>

<operation id="739" st_id="47" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:397 %add_ln39_4 = add i26 %shl_ln39_4, i26 %mul_ln39_5

]]></Node>
<StgValue><ssdm name="add_ln39_4"/></StgValue>
</operation>

<operation id="740" st_id="47" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc196:424 %gmem_addr_8_read_1 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_8

]]></Node>
<StgValue><ssdm name="gmem_addr_8_read_1"/></StgValue>
</operation>

<operation id="741" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="17" op_0_bw="16">
<![CDATA[
for.inc196:426 %sext_ln34_31 = sext i16 %gmem_addr_8_read

]]></Node>
<StgValue><ssdm name="sext_ln34_31"/></StgValue>
</operation>

<operation id="742" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc196:427 %sub_ln34_12 = sub i17 %sext_ln34_31, i17 %sext_ln34

]]></Node>
<StgValue><ssdm name="sub_ln34_12"/></StgValue>
</operation>

<operation id="743" st_id="47" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:432 %empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_9, i64 3

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="744" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="26" op_0_bw="16">
<![CDATA[
for.inc196:446 %sext_ln37_6 = sext i16 %ix_6

]]></Node>
<StgValue><ssdm name="sext_ln37_6"/></StgValue>
</operation>

<operation id="745" st_id="47" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:449 %mul_ln37_6 = mul i26 %sext_ln37_6, i26 %sext_ln37_6

]]></Node>
<StgValue><ssdm name="mul_ln37_6"/></StgValue>
</operation>

<operation id="746" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="26" op_0_bw="16">
<![CDATA[
for.inc196:460 %sext_ln40_6 = sext i16 %it_6

]]></Node>
<StgValue><ssdm name="sext_ln40_6"/></StgValue>
</operation>

<operation id="747" st_id="47" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:463 %mul_ln40_6 = mul i26 %sext_ln37_6, i26 %sext_ln40_6

]]></Node>
<StgValue><ssdm name="mul_ln40_6"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="748" st_id="48" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:312 %add_ln41_2 = add i26 %shl_ln41_2, i26 %mul_ln41_3

]]></Node>
<StgValue><ssdm name="add_ln41_2"/></StgValue>
</operation>

<operation id="749" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:355 %tmp_18 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln41_2, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="750" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
for.inc196:356 %shl_ln41_3 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_18, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln41_3"/></StgValue>
</operation>

<operation id="751" st_id="48" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:357 %mul_ln41_4 = mul i26 %sext_ln38_4, i26 %sext_ln40_4

]]></Node>
<StgValue><ssdm name="mul_ln41_4"/></StgValue>
</operation>

<operation id="752" st_id="48" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:358 %add_ln41_3 = add i26 %shl_ln41_3, i26 %mul_ln41_4

]]></Node>
<StgValue><ssdm name="add_ln41_3"/></StgValue>
</operation>

<operation id="753" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
for.inc196:391 %shl_ln38_4 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_20, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln38_4"/></StgValue>
</operation>

<operation id="754" st_id="48" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:392 %mul_ln38_5 = mul i26 %sext_ln38_5, i26 %sext_ln38_5

]]></Node>
<StgValue><ssdm name="mul_ln38_5"/></StgValue>
</operation>

<operation id="755" st_id="48" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:393 %add_ln38_4 = add i26 %shl_ln38_4, i26 %mul_ln38_5

]]></Node>
<StgValue><ssdm name="add_ln38_4"/></StgValue>
</operation>

<operation id="756" st_id="48" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:397 %add_ln39_4 = add i26 %shl_ln39_4, i26 %mul_ln39_5

]]></Node>
<StgValue><ssdm name="add_ln39_4"/></StgValue>
</operation>

<operation id="757" st_id="48" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:405 %mul_ln41_5 = mul i26 %sext_ln38_5, i26 %sext_ln40_5

]]></Node>
<StgValue><ssdm name="mul_ln41_5"/></StgValue>
</operation>

<operation id="758" st_id="48" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc196:425 %gmem_addr_8_read_2 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_8

]]></Node>
<StgValue><ssdm name="gmem_addr_8_read_2"/></StgValue>
</operation>

<operation id="759" st_id="48" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc196:432 %empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_9, i64 3

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="760" st_id="48" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:449 %mul_ln37_6 = mul i26 %sext_ln37_6, i26 %sext_ln37_6

]]></Node>
<StgValue><ssdm name="mul_ln37_6"/></StgValue>
</operation>

<operation id="761" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:456 %tmp_26 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln39_4, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="762" st_id="48" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:463 %mul_ln40_6 = mul i26 %sext_ln37_6, i26 %sext_ln40_6

]]></Node>
<StgValue><ssdm name="mul_ln40_6"/></StgValue>
</operation>

<operation id="763" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="17" op_0_bw="16">
<![CDATA[
for.inc196:479 %sext_ln34_35 = sext i16 %gmem_addr_8_read_1

]]></Node>
<StgValue><ssdm name="sext_ln34_35"/></StgValue>
</operation>

<operation id="764" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc196:480 %sub_ln34_14 = sub i17 %sext_ln34_35, i17 %sext_ln34_7

]]></Node>
<StgValue><ssdm name="sub_ln34_14"/></StgValue>
</operation>

<operation id="765" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="26" op_0_bw="16">
<![CDATA[
for.inc196:492 %sext_ln37_7 = sext i16 %ix_7

]]></Node>
<StgValue><ssdm name="sext_ln37_7"/></StgValue>
</operation>

<operation id="766" st_id="48" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:495 %mul_ln37_7 = mul i26 %sext_ln37_7, i26 %sext_ln37_7

]]></Node>
<StgValue><ssdm name="mul_ln37_7"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="767" st_id="49" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:358 %add_ln41_3 = add i26 %shl_ln41_3, i26 %mul_ln41_4

]]></Node>
<StgValue><ssdm name="add_ln41_3"/></StgValue>
</operation>

<operation id="768" st_id="49" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:393 %add_ln38_4 = add i26 %shl_ln38_4, i26 %mul_ln38_5

]]></Node>
<StgValue><ssdm name="add_ln38_4"/></StgValue>
</operation>

<operation id="769" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:403 %tmp_23 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln41_3, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="770" st_id="49" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:405 %mul_ln41_5 = mul i26 %sext_ln38_5, i26 %sext_ln40_5

]]></Node>
<StgValue><ssdm name="mul_ln41_5"/></StgValue>
</operation>

<operation id="771" st_id="49" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc196:433 %gmem_addr_9_read = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_9

]]></Node>
<StgValue><ssdm name="gmem_addr_9_read"/></StgValue>
</operation>

<operation id="772" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
for.inc196:448 %shl_ln37_5 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_24, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln37_5"/></StgValue>
</operation>

<operation id="773" st_id="49" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:449 %mul_ln37_6 = mul i26 %sext_ln37_6, i26 %sext_ln37_6

]]></Node>
<StgValue><ssdm name="mul_ln37_6"/></StgValue>
</operation>

<operation id="774" st_id="49" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:450 %add_ln37_5 = add i26 %shl_ln37_5, i26 %mul_ln37_6

]]></Node>
<StgValue><ssdm name="add_ln37_5"/></StgValue>
</operation>

<operation id="775" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:452 %tmp_25 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln38_4, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="776" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
for.inc196:462 %shl_ln40_5 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_27, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln40_5"/></StgValue>
</operation>

<operation id="777" st_id="49" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:463 %mul_ln40_6 = mul i26 %sext_ln37_6, i26 %sext_ln40_6

]]></Node>
<StgValue><ssdm name="mul_ln40_6"/></StgValue>
</operation>

<operation id="778" st_id="49" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:464 %add_ln40_5 = add i26 %shl_ln40_5, i26 %mul_ln40_6

]]></Node>
<StgValue><ssdm name="add_ln40_5"/></StgValue>
</operation>

<operation id="779" st_id="49" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:495 %mul_ln37_7 = mul i26 %sext_ln37_7, i26 %sext_ln37_7

]]></Node>
<StgValue><ssdm name="mul_ln37_7"/></StgValue>
</operation>

<operation id="780" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="26" op_0_bw="16">
<![CDATA[
for.inc196:506 %sext_ln40_7 = sext i16 %it_7

]]></Node>
<StgValue><ssdm name="sext_ln40_7"/></StgValue>
</operation>

<operation id="781" st_id="49" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:509 %mul_ln40_7 = mul i26 %sext_ln37_7, i26 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="mul_ln40_7"/></StgValue>
</operation>

<operation id="782" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="26" op_0_bw="16">
<![CDATA[
for.inc196:540 %sext_ln37_8 = sext i16 %ix_8

]]></Node>
<StgValue><ssdm name="sext_ln37_8"/></StgValue>
</operation>

<operation id="783" st_id="49" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:543 %mul_ln37_8 = mul i26 %sext_ln37_8, i26 %sext_ln37_8

]]></Node>
<StgValue><ssdm name="mul_ln37_8"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="784" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
for.inc196:404 %shl_ln41_4 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_23, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln41_4"/></StgValue>
</operation>

<operation id="785" st_id="50" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:405 %mul_ln41_5 = mul i26 %sext_ln38_5, i26 %sext_ln40_5

]]></Node>
<StgValue><ssdm name="mul_ln41_5"/></StgValue>
</operation>

<operation id="786" st_id="50" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:406 %add_ln41_4 = add i26 %shl_ln41_4, i26 %mul_ln41_5

]]></Node>
<StgValue><ssdm name="add_ln41_4"/></StgValue>
</operation>

<operation id="787" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="18" op_0_bw="17">
<![CDATA[
for.inc196:428 %sext_ln34_32 = sext i17 %sub_ln34_12

]]></Node>
<StgValue><ssdm name="sext_ln34_32"/></StgValue>
</operation>

<operation id="788" st_id="50" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc196:434 %gmem_addr_9_read_1 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_9

]]></Node>
<StgValue><ssdm name="gmem_addr_9_read_1"/></StgValue>
</operation>

<operation id="789" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="18" op_0_bw="16">
<![CDATA[
for.inc196:436 %sext_ln34_34 = sext i16 %gmem_addr_9_read

]]></Node>
<StgValue><ssdm name="sext_ln34_34"/></StgValue>
</operation>

<operation id="790" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc196:437 %add_ln34_10 = add i18 %sext_ln34_32, i18 %sext_ln34_34

]]></Node>
<StgValue><ssdm name="add_ln34_10"/></StgValue>
</operation>

<operation id="791" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc196:438 %sub_ln34_13 = sub i18 %add_ln34_10, i18 %sext_ln34_3

]]></Node>
<StgValue><ssdm name="sub_ln34_13"/></StgValue>
</operation>

<operation id="792" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
for.inc196:439 %tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %sub_ln34_13, i32 17

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="793" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc196:440 %sub_ln34_30 = sub i18 0, i18 %sub_ln34_13

]]></Node>
<StgValue><ssdm name="sub_ln34_30"/></StgValue>
</operation>

<operation id="794" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:441 %trunc_ln34_19 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln34_30, i32 2, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln34_19"/></StgValue>
</operation>

<operation id="795" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc196:442 %sub_ln34_31 = sub i16 0, i16 %trunc_ln34_19

]]></Node>
<StgValue><ssdm name="sub_ln34_31"/></StgValue>
</operation>

<operation id="796" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:443 %trunc_ln34_20 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln34_13, i32 2, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln34_20"/></StgValue>
</operation>

<operation id="797" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc196:444 %iy_6 = select i1 %tmp_55, i16 %sub_ln34_31, i16 %trunc_ln34_20

]]></Node>
<StgValue><ssdm name="iy_6"/></StgValue>
</operation>

<operation id="798" st_id="50" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:450 %add_ln37_5 = add i26 %shl_ln37_5, i26 %mul_ln37_6

]]></Node>
<StgValue><ssdm name="add_ln37_5"/></StgValue>
</operation>

<operation id="799" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="26" op_0_bw="16">
<![CDATA[
for.inc196:451 %sext_ln38_6 = sext i16 %iy_6

]]></Node>
<StgValue><ssdm name="sext_ln38_6"/></StgValue>
</operation>

<operation id="800" st_id="50" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:454 %mul_ln38_6 = mul i26 %sext_ln38_6, i26 %sext_ln38_6

]]></Node>
<StgValue><ssdm name="mul_ln38_6"/></StgValue>
</operation>

<operation id="801" st_id="50" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:458 %mul_ln39_6 = mul i26 %sext_ln38_6, i26 %sext_ln37_6

]]></Node>
<StgValue><ssdm name="mul_ln39_6"/></StgValue>
</operation>

<operation id="802" st_id="50" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:464 %add_ln40_5 = add i26 %shl_ln40_5, i26 %mul_ln40_6

]]></Node>
<StgValue><ssdm name="add_ln40_5"/></StgValue>
</operation>

<operation id="803" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:493 %tmp_29 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln37_5, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="804" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
for.inc196:494 %shl_ln37_6 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_29, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln37_6"/></StgValue>
</operation>

<operation id="805" st_id="50" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:495 %mul_ln37_7 = mul i26 %sext_ln37_7, i26 %sext_ln37_7

]]></Node>
<StgValue><ssdm name="mul_ln37_7"/></StgValue>
</operation>

<operation id="806" st_id="50" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:496 %add_ln37_6 = add i26 %shl_ln37_6, i26 %mul_ln37_7

]]></Node>
<StgValue><ssdm name="add_ln37_6"/></StgValue>
</operation>

<operation id="807" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:507 %tmp_32 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln40_5, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="808" st_id="50" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:509 %mul_ln40_7 = mul i26 %sext_ln37_7, i26 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="mul_ln40_7"/></StgValue>
</operation>

<operation id="809" st_id="50" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:543 %mul_ln37_8 = mul i26 %sext_ln37_8, i26 %sext_ln37_8

]]></Node>
<StgValue><ssdm name="mul_ln37_8"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="810" st_id="51" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:406 %add_ln41_4 = add i26 %shl_ln41_4, i26 %mul_ln41_5

]]></Node>
<StgValue><ssdm name="add_ln41_4"/></StgValue>
</operation>

<operation id="811" st_id="51" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc196:435 %gmem_addr_9_read_2 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_9

]]></Node>
<StgValue><ssdm name="gmem_addr_9_read_2"/></StgValue>
</operation>

<operation id="812" st_id="51" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:454 %mul_ln38_6 = mul i26 %sext_ln38_6, i26 %sext_ln38_6

]]></Node>
<StgValue><ssdm name="mul_ln38_6"/></StgValue>
</operation>

<operation id="813" st_id="51" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:458 %mul_ln39_6 = mul i26 %sext_ln38_6, i26 %sext_ln37_6

]]></Node>
<StgValue><ssdm name="mul_ln39_6"/></StgValue>
</operation>

<operation id="814" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:465 %tmp_28 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln41_4, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="815" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="18" op_0_bw="17">
<![CDATA[
for.inc196:481 %sext_ln34_36 = sext i17 %sub_ln34_14

]]></Node>
<StgValue><ssdm name="sext_ln34_36"/></StgValue>
</operation>

<operation id="816" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="18" op_0_bw="16">
<![CDATA[
for.inc196:482 %sext_ln34_37 = sext i16 %gmem_addr_9_read_1

]]></Node>
<StgValue><ssdm name="sext_ln34_37"/></StgValue>
</operation>

<operation id="817" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc196:483 %add_ln34_11 = add i18 %sext_ln34_36, i18 %sext_ln34_37

]]></Node>
<StgValue><ssdm name="add_ln34_11"/></StgValue>
</operation>

<operation id="818" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc196:484 %sub_ln34_15 = sub i18 %add_ln34_11, i18 %sext_ln34_10

]]></Node>
<StgValue><ssdm name="sub_ln34_15"/></StgValue>
</operation>

<operation id="819" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
for.inc196:485 %tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %sub_ln34_15, i32 17

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="820" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc196:486 %sub_ln34_32 = sub i18 0, i18 %sub_ln34_15

]]></Node>
<StgValue><ssdm name="sub_ln34_32"/></StgValue>
</operation>

<operation id="821" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:487 %trunc_ln34_21 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln34_32, i32 2, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln34_21"/></StgValue>
</operation>

<operation id="822" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc196:488 %sub_ln34_33 = sub i16 0, i16 %trunc_ln34_21

]]></Node>
<StgValue><ssdm name="sub_ln34_33"/></StgValue>
</operation>

<operation id="823" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:489 %trunc_ln34_22 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln34_15, i32 2, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln34_22"/></StgValue>
</operation>

<operation id="824" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc196:490 %iy_7 = select i1 %tmp_57, i16 %sub_ln34_33, i16 %trunc_ln34_22

]]></Node>
<StgValue><ssdm name="iy_7"/></StgValue>
</operation>

<operation id="825" st_id="51" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:496 %add_ln37_6 = add i26 %shl_ln37_6, i26 %mul_ln37_7

]]></Node>
<StgValue><ssdm name="add_ln37_6"/></StgValue>
</operation>

<operation id="826" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="26" op_0_bw="16">
<![CDATA[
for.inc196:497 %sext_ln38_7 = sext i16 %iy_7

]]></Node>
<StgValue><ssdm name="sext_ln38_7"/></StgValue>
</operation>

<operation id="827" st_id="51" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:500 %mul_ln38_7 = mul i26 %sext_ln38_7, i26 %sext_ln38_7

]]></Node>
<StgValue><ssdm name="mul_ln38_7"/></StgValue>
</operation>

<operation id="828" st_id="51" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:504 %mul_ln39_7 = mul i26 %sext_ln38_7, i26 %sext_ln37_7

]]></Node>
<StgValue><ssdm name="mul_ln39_7"/></StgValue>
</operation>

<operation id="829" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
for.inc196:508 %shl_ln40_6 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_32, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln40_6"/></StgValue>
</operation>

<operation id="830" st_id="51" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:509 %mul_ln40_7 = mul i26 %sext_ln37_7, i26 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="mul_ln40_7"/></StgValue>
</operation>

<operation id="831" st_id="51" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:510 %add_ln40_6 = add i26 %shl_ln40_6, i26 %mul_ln40_7

]]></Node>
<StgValue><ssdm name="add_ln40_6"/></StgValue>
</operation>

<operation id="832" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:541 %tmp_34 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln37_6, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="833" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
for.inc196:542 %shl_ln37_7 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_34, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln37_7"/></StgValue>
</operation>

<operation id="834" st_id="51" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:543 %mul_ln37_8 = mul i26 %sext_ln37_8, i26 %sext_ln37_8

]]></Node>
<StgValue><ssdm name="mul_ln37_8"/></StgValue>
</operation>

<operation id="835" st_id="51" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:544 %add_ln37_7 = add i26 %shl_ln37_7, i26 %mul_ln37_8

]]></Node>
<StgValue><ssdm name="add_ln37_7"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="836" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
for.inc196:453 %shl_ln38_5 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_25, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln38_5"/></StgValue>
</operation>

<operation id="837" st_id="52" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:454 %mul_ln38_6 = mul i26 %sext_ln38_6, i26 %sext_ln38_6

]]></Node>
<StgValue><ssdm name="mul_ln38_6"/></StgValue>
</operation>

<operation id="838" st_id="52" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:455 %add_ln38_5 = add i26 %shl_ln38_5, i26 %mul_ln38_6

]]></Node>
<StgValue><ssdm name="add_ln38_5"/></StgValue>
</operation>

<operation id="839" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
for.inc196:457 %shl_ln39_5 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_26, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln39_5"/></StgValue>
</operation>

<operation id="840" st_id="52" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:458 %mul_ln39_6 = mul i26 %sext_ln38_6, i26 %sext_ln37_6

]]></Node>
<StgValue><ssdm name="mul_ln39_6"/></StgValue>
</operation>

<operation id="841" st_id="52" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:459 %add_ln39_5 = add i26 %shl_ln39_5, i26 %mul_ln39_6

]]></Node>
<StgValue><ssdm name="add_ln39_5"/></StgValue>
</operation>

<operation id="842" st_id="52" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:467 %mul_ln41_6 = mul i26 %sext_ln38_6, i26 %sext_ln40_6

]]></Node>
<StgValue><ssdm name="mul_ln41_6"/></StgValue>
</operation>

<operation id="843" st_id="52" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:500 %mul_ln38_7 = mul i26 %sext_ln38_7, i26 %sext_ln38_7

]]></Node>
<StgValue><ssdm name="mul_ln38_7"/></StgValue>
</operation>

<operation id="844" st_id="52" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:504 %mul_ln39_7 = mul i26 %sext_ln38_7, i26 %sext_ln37_7

]]></Node>
<StgValue><ssdm name="mul_ln39_7"/></StgValue>
</operation>

<operation id="845" st_id="52" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:510 %add_ln40_6 = add i26 %shl_ln40_6, i26 %mul_ln40_7

]]></Node>
<StgValue><ssdm name="add_ln40_6"/></StgValue>
</operation>

<operation id="846" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="17" op_0_bw="16">
<![CDATA[
for.inc196:527 %sext_ln34_38 = sext i16 %gmem_addr_8_read_2

]]></Node>
<StgValue><ssdm name="sext_ln34_38"/></StgValue>
</operation>

<operation id="847" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc196:528 %sub_ln34_16 = sub i17 %sext_ln34_38, i17 %sext_ln34_14

]]></Node>
<StgValue><ssdm name="sub_ln34_16"/></StgValue>
</operation>

<operation id="848" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="18" op_0_bw="17">
<![CDATA[
for.inc196:529 %sext_ln34_39 = sext i17 %sub_ln34_16

]]></Node>
<StgValue><ssdm name="sext_ln34_39"/></StgValue>
</operation>

<operation id="849" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="18" op_0_bw="16">
<![CDATA[
for.inc196:530 %sext_ln34_40 = sext i16 %gmem_addr_9_read_2

]]></Node>
<StgValue><ssdm name="sext_ln34_40"/></StgValue>
</operation>

<operation id="850" st_id="52" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc196:531 %add_ln34_12 = add i18 %sext_ln34_39, i18 %sext_ln34_40

]]></Node>
<StgValue><ssdm name="add_ln34_12"/></StgValue>
</operation>

<operation id="851" st_id="52" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc196:532 %sub_ln34_17 = sub i18 %add_ln34_12, i18 %sext_ln34_17

]]></Node>
<StgValue><ssdm name="sub_ln34_17"/></StgValue>
</operation>

<operation id="852" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
for.inc196:533 %tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %sub_ln34_17, i32 17

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="853" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc196:534 %sub_ln34_34 = sub i18 0, i18 %sub_ln34_17

]]></Node>
<StgValue><ssdm name="sub_ln34_34"/></StgValue>
</operation>

<operation id="854" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:535 %trunc_ln34_23 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln34_34, i32 2, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln34_23"/></StgValue>
</operation>

<operation id="855" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc196:536 %sub_ln34_35 = sub i16 0, i16 %trunc_ln34_23

]]></Node>
<StgValue><ssdm name="sub_ln34_35"/></StgValue>
</operation>

<operation id="856" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:537 %trunc_ln34_24 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln34_17, i32 2, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln34_24"/></StgValue>
</operation>

<operation id="857" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc196:538 %iy_8 = select i1 %tmp_59, i16 %sub_ln34_35, i16 %trunc_ln34_24

]]></Node>
<StgValue><ssdm name="iy_8"/></StgValue>
</operation>

<operation id="858" st_id="52" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:544 %add_ln37_7 = add i26 %shl_ln37_7, i26 %mul_ln37_8

]]></Node>
<StgValue><ssdm name="add_ln37_7"/></StgValue>
</operation>

<operation id="859" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="26" op_0_bw="16">
<![CDATA[
for.inc196:545 %sext_ln38_8 = sext i16 %iy_8

]]></Node>
<StgValue><ssdm name="sext_ln38_8"/></StgValue>
</operation>

<operation id="860" st_id="52" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:552 %mul_ln39_8 = mul i26 %sext_ln38_8, i26 %sext_ln37_8

]]></Node>
<StgValue><ssdm name="mul_ln39_8"/></StgValue>
</operation>

<operation id="861" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:555 %tmp_37 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln40_6, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="862" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:563 %trunc_ln3 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln37_7, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="863" st_id="53" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:455 %add_ln38_5 = add i26 %shl_ln38_5, i26 %mul_ln38_6

]]></Node>
<StgValue><ssdm name="add_ln38_5"/></StgValue>
</operation>

<operation id="864" st_id="53" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:459 %add_ln39_5 = add i26 %shl_ln39_5, i26 %mul_ln39_6

]]></Node>
<StgValue><ssdm name="add_ln39_5"/></StgValue>
</operation>

<operation id="865" st_id="53" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:467 %mul_ln41_6 = mul i26 %sext_ln38_6, i26 %sext_ln40_6

]]></Node>
<StgValue><ssdm name="mul_ln41_6"/></StgValue>
</operation>

<operation id="866" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:498 %tmp_30 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln38_5, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="867" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
for.inc196:499 %shl_ln38_6 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_30, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln38_6"/></StgValue>
</operation>

<operation id="868" st_id="53" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:500 %mul_ln38_7 = mul i26 %sext_ln38_7, i26 %sext_ln38_7

]]></Node>
<StgValue><ssdm name="mul_ln38_7"/></StgValue>
</operation>

<operation id="869" st_id="53" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:501 %add_ln38_6 = add i26 %shl_ln38_6, i26 %mul_ln38_7

]]></Node>
<StgValue><ssdm name="add_ln38_6"/></StgValue>
</operation>

<operation id="870" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:502 %tmp_31 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln39_5, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="871" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
for.inc196:503 %shl_ln39_6 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_31, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln39_6"/></StgValue>
</operation>

<operation id="872" st_id="53" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:504 %mul_ln39_7 = mul i26 %sext_ln38_7, i26 %sext_ln37_7

]]></Node>
<StgValue><ssdm name="mul_ln39_7"/></StgValue>
</operation>

<operation id="873" st_id="53" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:505 %add_ln39_6 = add i26 %shl_ln39_6, i26 %mul_ln39_7

]]></Node>
<StgValue><ssdm name="add_ln39_6"/></StgValue>
</operation>

<operation id="874" st_id="53" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:548 %mul_ln38_8 = mul i26 %sext_ln38_8, i26 %sext_ln38_8

]]></Node>
<StgValue><ssdm name="mul_ln38_8"/></StgValue>
</operation>

<operation id="875" st_id="53" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:552 %mul_ln39_8 = mul i26 %sext_ln38_8, i26 %sext_ln37_8

]]></Node>
<StgValue><ssdm name="mul_ln39_8"/></StgValue>
</operation>

<operation id="876" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="26" op_0_bw="16">
<![CDATA[
for.inc196:554 %sext_ln40_8 = sext i16 %it_8

]]></Node>
<StgValue><ssdm name="sext_ln40_8"/></StgValue>
</operation>

<operation id="877" st_id="53" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:557 %mul_ln40_8 = mul i26 %sext_ln37_8, i26 %sext_ln40_8

]]></Node>
<StgValue><ssdm name="mul_ln40_8"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="878" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
for.inc196:466 %shl_ln41_5 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_28, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln41_5"/></StgValue>
</operation>

<operation id="879" st_id="54" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:467 %mul_ln41_6 = mul i26 %sext_ln38_6, i26 %sext_ln40_6

]]></Node>
<StgValue><ssdm name="mul_ln41_6"/></StgValue>
</operation>

<operation id="880" st_id="54" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:468 %add_ln41_5 = add i26 %shl_ln41_5, i26 %mul_ln41_6

]]></Node>
<StgValue><ssdm name="add_ln41_5"/></StgValue>
</operation>

<operation id="881" st_id="54" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:501 %add_ln38_6 = add i26 %shl_ln38_6, i26 %mul_ln38_7

]]></Node>
<StgValue><ssdm name="add_ln38_6"/></StgValue>
</operation>

<operation id="882" st_id="54" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:505 %add_ln39_6 = add i26 %shl_ln39_6, i26 %mul_ln39_7

]]></Node>
<StgValue><ssdm name="add_ln39_6"/></StgValue>
</operation>

<operation id="883" st_id="54" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:513 %mul_ln41_7 = mul i26 %sext_ln38_7, i26 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="mul_ln41_7"/></StgValue>
</operation>

<operation id="884" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:546 %tmp_35 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln38_6, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="885" st_id="54" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:548 %mul_ln38_8 = mul i26 %sext_ln38_8, i26 %sext_ln38_8

]]></Node>
<StgValue><ssdm name="mul_ln38_8"/></StgValue>
</operation>

<operation id="886" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:550 %tmp_36 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln39_6, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="887" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
for.inc196:551 %shl_ln39_7 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_36, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln39_7"/></StgValue>
</operation>

<operation id="888" st_id="54" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:552 %mul_ln39_8 = mul i26 %sext_ln38_8, i26 %sext_ln37_8

]]></Node>
<StgValue><ssdm name="mul_ln39_8"/></StgValue>
</operation>

<operation id="889" st_id="54" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:553 %add_ln39_7 = add i26 %shl_ln39_7, i26 %mul_ln39_8

]]></Node>
<StgValue><ssdm name="add_ln39_7"/></StgValue>
</operation>

<operation id="890" st_id="54" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:557 %mul_ln40_8 = mul i26 %sext_ln37_8, i26 %sext_ln40_8

]]></Node>
<StgValue><ssdm name="mul_ln40_8"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="891" st_id="55" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:468 %add_ln41_5 = add i26 %shl_ln41_5, i26 %mul_ln41_6

]]></Node>
<StgValue><ssdm name="add_ln41_5"/></StgValue>
</operation>

<operation id="892" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:511 %tmp_33 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln41_5, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="893" st_id="55" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:513 %mul_ln41_7 = mul i26 %sext_ln38_7, i26 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="mul_ln41_7"/></StgValue>
</operation>

<operation id="894" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
for.inc196:547 %shl_ln38_7 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_35, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln38_7"/></StgValue>
</operation>

<operation id="895" st_id="55" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:548 %mul_ln38_8 = mul i26 %sext_ln38_8, i26 %sext_ln38_8

]]></Node>
<StgValue><ssdm name="mul_ln38_8"/></StgValue>
</operation>

<operation id="896" st_id="55" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:549 %add_ln38_7 = add i26 %shl_ln38_7, i26 %mul_ln38_8

]]></Node>
<StgValue><ssdm name="add_ln38_7"/></StgValue>
</operation>

<operation id="897" st_id="55" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:553 %add_ln39_7 = add i26 %shl_ln39_7, i26 %mul_ln39_8

]]></Node>
<StgValue><ssdm name="add_ln39_7"/></StgValue>
</operation>

<operation id="898" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
for.inc196:556 %shl_ln40_7 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_37, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln40_7"/></StgValue>
</operation>

<operation id="899" st_id="55" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:557 %mul_ln40_8 = mul i26 %sext_ln37_8, i26 %sext_ln40_8

]]></Node>
<StgValue><ssdm name="mul_ln40_8"/></StgValue>
</operation>

<operation id="900" st_id="55" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:558 %add_ln40_7 = add i26 %shl_ln40_7, i26 %mul_ln40_8

]]></Node>
<StgValue><ssdm name="add_ln40_7"/></StgValue>
</operation>

<operation id="901" st_id="55" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:561 %mul_ln41_8 = mul i26 %sext_ln38_8, i26 %sext_ln40_8

]]></Node>
<StgValue><ssdm name="mul_ln41_8"/></StgValue>
</operation>

<operation id="902" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:565 %trunc_ln5 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln39_7, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="903" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="26" op_0_bw="16">
<![CDATA[
for.inc196:573 %sext_ln46_5 = sext i16 %trunc_ln5

]]></Node>
<StgValue><ssdm name="sext_ln46_5"/></StgValue>
</operation>

<operation id="904" st_id="55" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:575 %mul_ln46_1 = mul i26 %sext_ln46_5, i26 %sext_ln46_5

]]></Node>
<StgValue><ssdm name="mul_ln46_1"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="905" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
for.inc196:512 %shl_ln41_6 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_33, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln41_6"/></StgValue>
</operation>

<operation id="906" st_id="56" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:513 %mul_ln41_7 = mul i26 %sext_ln38_7, i26 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="mul_ln41_7"/></StgValue>
</operation>

<operation id="907" st_id="56" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:514 %add_ln41_6 = add i26 %shl_ln41_6, i26 %mul_ln41_7

]]></Node>
<StgValue><ssdm name="add_ln41_6"/></StgValue>
</operation>

<operation id="908" st_id="56" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:549 %add_ln38_7 = add i26 %shl_ln38_7, i26 %mul_ln38_8

]]></Node>
<StgValue><ssdm name="add_ln38_7"/></StgValue>
</operation>

<operation id="909" st_id="56" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:558 %add_ln40_7 = add i26 %shl_ln40_7, i26 %mul_ln40_8

]]></Node>
<StgValue><ssdm name="add_ln40_7"/></StgValue>
</operation>

<operation id="910" st_id="56" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:561 %mul_ln41_8 = mul i26 %sext_ln38_8, i26 %sext_ln40_8

]]></Node>
<StgValue><ssdm name="mul_ln41_8"/></StgValue>
</operation>

<operation id="911" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:564 %trunc_ln4 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln38_7, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="912" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:566 %trunc_ln6 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln40_7, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="913" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="26" op_0_bw="16">
<![CDATA[
for.inc196:570 %sext_ln46_3 = sext i16 %trunc_ln4

]]></Node>
<StgValue><ssdm name="sext_ln46_3"/></StgValue>
</operation>

<operation id="914" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="26" op_0_bw="16">
<![CDATA[
for.inc196:571 %sext_ln46_4 = sext i16 %trunc_ln3

]]></Node>
<StgValue><ssdm name="sext_ln46_4"/></StgValue>
</operation>

<operation id="915" st_id="56" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:574 %mul_ln46 = mul i26 %sext_ln46_3, i26 %sext_ln46_4

]]></Node>
<StgValue><ssdm name="mul_ln46"/></StgValue>
</operation>

<operation id="916" st_id="56" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:575 %mul_ln46_1 = mul i26 %sext_ln46_5, i26 %sext_ln46_5

]]></Node>
<StgValue><ssdm name="mul_ln46_1"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="917" st_id="57" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:514 %add_ln41_6 = add i26 %shl_ln41_6, i26 %mul_ln41_7

]]></Node>
<StgValue><ssdm name="add_ln41_6"/></StgValue>
</operation>

<operation id="918" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:559 %tmp_38 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln41_6, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="919" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
for.inc196:560 %shl_ln41_7 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_38, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln41_7"/></StgValue>
</operation>

<operation id="920" st_id="57" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:561 %mul_ln41_8 = mul i26 %sext_ln38_8, i26 %sext_ln40_8

]]></Node>
<StgValue><ssdm name="mul_ln41_8"/></StgValue>
</operation>

<operation id="921" st_id="57" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:562 %add_ln41_7 = add i26 %shl_ln41_7, i26 %mul_ln41_8

]]></Node>
<StgValue><ssdm name="add_ln41_7"/></StgValue>
</operation>

<operation id="922" st_id="57" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:575 %mul_ln46_1 = mul i26 %sext_ln46_5, i26 %sext_ln46_5

]]></Node>
<StgValue><ssdm name="mul_ln46_1"/></StgValue>
</operation>

<operation id="923" st_id="57" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:576 %sub_ln46 = sub i26 %mul_ln46, i26 %mul_ln46_1

]]></Node>
<StgValue><ssdm name="sub_ln46"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="924" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc196:8 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_18_1_VITIS_LOOP_19_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="925" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc196:9 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15876, i64 15876, i64 15876

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="926" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="0">
<![CDATA[
for.inc196:33 %specpipeline_ln20 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, i32 4294967295, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln20"/></StgValue>
</operation>

<operation id="927" st_id="58" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:562 %add_ln41_7 = add i26 %shl_ln41_7, i26 %mul_ln41_8

]]></Node>
<StgValue><ssdm name="add_ln41_7"/></StgValue>
</operation>

<operation id="928" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:567 %trunc_ln7 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln41_7, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="929" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="16">
<![CDATA[
for.inc196:568 %sext_ln46 = sext i16 %trunc_ln3

]]></Node>
<StgValue><ssdm name="sext_ln46"/></StgValue>
</operation>

<operation id="930" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="16">
<![CDATA[
for.inc196:569 %sext_ln46_1 = sext i16 %trunc_ln4

]]></Node>
<StgValue><ssdm name="sext_ln46_1"/></StgValue>
</operation>

<operation id="931" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="16">
<![CDATA[
for.inc196:572 %sext_ln46_2 = sext i16 %trunc_ln5

]]></Node>
<StgValue><ssdm name="sext_ln46_2"/></StgValue>
</operation>

<operation id="932" st_id="58" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc196:576 %sub_ln46 = sub i26 %mul_ln46, i26 %mul_ln46_1

]]></Node>
<StgValue><ssdm name="sub_ln46"/></StgValue>
</operation>

<operation id="933" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:577 %det = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %sub_ln46, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="det"/></StgValue>
</operation>

<operation id="934" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc196:578 %icmp_ln47 = icmp_eq  i16 %det, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln47"/></StgValue>
</operation>

<operation id="935" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc196:580 %br_ln47 = br i1 %icmp_ln47, void %if.then, void %for.inc193

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="936" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="16">
<![CDATA[
if.then:0 %sext_ln48 = sext i16 %trunc_ln6

]]></Node>
<StgValue><ssdm name="sext_ln48"/></StgValue>
</operation>

<operation id="937" st_id="58" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:1 %mul_ln48 = mul i32 %sext_ln48, i32 %sext_ln46_1

]]></Node>
<StgValue><ssdm name="mul_ln48"/></StgValue>
</operation>

<operation id="938" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="16">
<![CDATA[
if.then:2 %sext_ln48_1 = sext i16 %trunc_ln7

]]></Node>
<StgValue><ssdm name="sext_ln48_1"/></StgValue>
</operation>

<operation id="939" st_id="58" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:3 %mul_ln48_1 = mul i32 %sext_ln48_1, i32 %sext_ln46_2

]]></Node>
<StgValue><ssdm name="mul_ln48_1"/></StgValue>
</operation>

<operation id="940" st_id="58" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:9 %mul_ln49 = mul i32 %sext_ln48_1, i32 %sext_ln46

]]></Node>
<StgValue><ssdm name="mul_ln49"/></StgValue>
</operation>

<operation id="941" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="0">
<![CDATA[
if.then:15 %br_ln50 = br void %for.inc193

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="942" st_id="59" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:1 %mul_ln48 = mul i32 %sext_ln48, i32 %sext_ln46_1

]]></Node>
<StgValue><ssdm name="mul_ln48"/></StgValue>
</operation>

<operation id="943" st_id="59" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:9 %mul_ln49 = mul i32 %sext_ln48_1, i32 %sext_ln46

]]></Node>
<StgValue><ssdm name="mul_ln49"/></StgValue>
</operation>

<operation id="944" st_id="59" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:10 %mul_ln49_1 = mul i32 %sext_ln48, i32 %sext_ln46_2

]]></Node>
<StgValue><ssdm name="mul_ln49_1"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="945" st_id="60" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:1 %mul_ln48 = mul i32 %sext_ln48, i32 %sext_ln46_1

]]></Node>
<StgValue><ssdm name="mul_ln48"/></StgValue>
</operation>

<operation id="946" st_id="60" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:4 %sub_ln48 = sub i32 %mul_ln48_1, i32 %mul_ln48

]]></Node>
<StgValue><ssdm name="sub_ln48"/></StgValue>
</operation>

<operation id="947" st_id="60" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:9 %mul_ln49 = mul i32 %sext_ln48_1, i32 %sext_ln46

]]></Node>
<StgValue><ssdm name="mul_ln49"/></StgValue>
</operation>

<operation id="948" st_id="60" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:11 %sub_ln49 = sub i32 %mul_ln49_1, i32 %mul_ln49

]]></Node>
<StgValue><ssdm name="sub_ln49"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="949" st_id="61" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:4 %sub_ln48 = sub i32 %mul_ln48_1, i32 %mul_ln48

]]></Node>
<StgValue><ssdm name="sub_ln48"/></StgValue>
</operation>

<operation id="950" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="42" op_0_bw="42" op_1_bw="32" op_2_bw="10">
<![CDATA[
if.then:5 %tmp_39 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i32.i10, i32 %sub_ln48, i10 0

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="951" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="42" op_0_bw="16">
<![CDATA[
if.then:6 %sext_ln48_2 = sext i16 %det

]]></Node>
<StgValue><ssdm name="sext_ln48_2"/></StgValue>
</operation>

<operation id="952" st_id="61" stage="46" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:7 %sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln48"/></StgValue>
</operation>

<operation id="953" st_id="61" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:11 %sub_ln49 = sub i32 %mul_ln49_1, i32 %mul_ln49

]]></Node>
<StgValue><ssdm name="sub_ln49"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="954" st_id="62" stage="45" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:7 %sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln48"/></StgValue>
</operation>

<operation id="955" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="42" op_0_bw="42" op_1_bw="32" op_2_bw="10">
<![CDATA[
if.then:12 %tmp_40 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i32.i10, i32 %sub_ln49, i10 0

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="956" st_id="62" stage="46" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:13 %sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln49"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="957" st_id="63" stage="44" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:7 %sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln48"/></StgValue>
</operation>

<operation id="958" st_id="63" stage="45" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:13 %sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln49"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="959" st_id="64" stage="43" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:7 %sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln48"/></StgValue>
</operation>

<operation id="960" st_id="64" stage="44" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:13 %sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln49"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="961" st_id="65" stage="42" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:7 %sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln48"/></StgValue>
</operation>

<operation id="962" st_id="65" stage="43" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:13 %sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln49"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="963" st_id="66" stage="41" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:7 %sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln48"/></StgValue>
</operation>

<operation id="964" st_id="66" stage="42" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:13 %sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln49"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="965" st_id="67" stage="40" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:7 %sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln48"/></StgValue>
</operation>

<operation id="966" st_id="67" stage="41" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:13 %sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln49"/></StgValue>
</operation>
</state>

<state id="68" st_id="69">

<operation id="967" st_id="68" stage="39" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:7 %sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln48"/></StgValue>
</operation>

<operation id="968" st_id="68" stage="40" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:13 %sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln49"/></StgValue>
</operation>
</state>

<state id="69" st_id="70">

<operation id="969" st_id="69" stage="38" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:7 %sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln48"/></StgValue>
</operation>

<operation id="970" st_id="69" stage="39" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:13 %sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln49"/></StgValue>
</operation>
</state>

<state id="70" st_id="71">

<operation id="971" st_id="70" stage="37" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:7 %sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln48"/></StgValue>
</operation>

<operation id="972" st_id="70" stage="38" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:13 %sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln49"/></StgValue>
</operation>
</state>

<state id="71" st_id="72">

<operation id="973" st_id="71" stage="36" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:7 %sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln48"/></StgValue>
</operation>

<operation id="974" st_id="71" stage="37" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:13 %sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln49"/></StgValue>
</operation>
</state>

<state id="72" st_id="73">

<operation id="975" st_id="72" stage="35" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:7 %sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln48"/></StgValue>
</operation>

<operation id="976" st_id="72" stage="36" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:13 %sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln49"/></StgValue>
</operation>
</state>

<state id="73" st_id="74">

<operation id="977" st_id="73" stage="34" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:7 %sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln48"/></StgValue>
</operation>

<operation id="978" st_id="73" stage="35" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:13 %sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln49"/></StgValue>
</operation>
</state>

<state id="74" st_id="75">

<operation id="979" st_id="74" stage="33" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:7 %sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln48"/></StgValue>
</operation>

<operation id="980" st_id="74" stage="34" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:13 %sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln49"/></StgValue>
</operation>
</state>

<state id="75" st_id="76">

<operation id="981" st_id="75" stage="32" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:7 %sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln48"/></StgValue>
</operation>

<operation id="982" st_id="75" stage="33" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:13 %sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln49"/></StgValue>
</operation>
</state>

<state id="76" st_id="77">

<operation id="983" st_id="76" stage="31" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:7 %sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln48"/></StgValue>
</operation>

<operation id="984" st_id="76" stage="32" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:13 %sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln49"/></StgValue>
</operation>
</state>

<state id="77" st_id="78">

<operation id="985" st_id="77" stage="30" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:7 %sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln48"/></StgValue>
</operation>

<operation id="986" st_id="77" stage="31" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:13 %sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln49"/></StgValue>
</operation>
</state>

<state id="78" st_id="79">

<operation id="987" st_id="78" stage="29" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:7 %sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln48"/></StgValue>
</operation>

<operation id="988" st_id="78" stage="30" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:13 %sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln49"/></StgValue>
</operation>
</state>

<state id="79" st_id="80">

<operation id="989" st_id="79" stage="28" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:7 %sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln48"/></StgValue>
</operation>

<operation id="990" st_id="79" stage="29" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:13 %sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln49"/></StgValue>
</operation>
</state>

<state id="80" st_id="81">

<operation id="991" st_id="80" stage="27" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:7 %sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln48"/></StgValue>
</operation>

<operation id="992" st_id="80" stage="28" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:13 %sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln49"/></StgValue>
</operation>
</state>

<state id="81" st_id="82">

<operation id="993" st_id="81" stage="26" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:7 %sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln48"/></StgValue>
</operation>

<operation id="994" st_id="81" stage="27" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:13 %sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln49"/></StgValue>
</operation>
</state>

<state id="82" st_id="83">

<operation id="995" st_id="82" stage="25" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:7 %sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln48"/></StgValue>
</operation>

<operation id="996" st_id="82" stage="26" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:13 %sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln49"/></StgValue>
</operation>
</state>

<state id="83" st_id="84">

<operation id="997" st_id="83" stage="24" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:7 %sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln48"/></StgValue>
</operation>

<operation id="998" st_id="83" stage="25" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:13 %sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln49"/></StgValue>
</operation>
</state>

<state id="84" st_id="85">

<operation id="999" st_id="84" stage="23" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:7 %sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln48"/></StgValue>
</operation>

<operation id="1000" st_id="84" stage="24" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:13 %sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln49"/></StgValue>
</operation>
</state>

<state id="85" st_id="86">

<operation id="1001" st_id="85" stage="22" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:7 %sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln48"/></StgValue>
</operation>

<operation id="1002" st_id="85" stage="23" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:13 %sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln49"/></StgValue>
</operation>
</state>

<state id="86" st_id="87">

<operation id="1003" st_id="86" stage="21" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:7 %sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln48"/></StgValue>
</operation>

<operation id="1004" st_id="86" stage="22" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:13 %sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln49"/></StgValue>
</operation>
</state>

<state id="87" st_id="88">

<operation id="1005" st_id="87" stage="20" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:7 %sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln48"/></StgValue>
</operation>

<operation id="1006" st_id="87" stage="21" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:13 %sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln49"/></StgValue>
</operation>
</state>

<state id="88" st_id="89">

<operation id="1007" st_id="88" stage="19" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:7 %sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln48"/></StgValue>
</operation>

<operation id="1008" st_id="88" stage="20" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:13 %sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln49"/></StgValue>
</operation>
</state>

<state id="89" st_id="90">

<operation id="1009" st_id="89" stage="18" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:7 %sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln48"/></StgValue>
</operation>

<operation id="1010" st_id="89" stage="19" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:13 %sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln49"/></StgValue>
</operation>
</state>

<state id="90" st_id="91">

<operation id="1011" st_id="90" stage="17" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:7 %sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln48"/></StgValue>
</operation>

<operation id="1012" st_id="90" stage="18" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:13 %sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln49"/></StgValue>
</operation>
</state>

<state id="91" st_id="92">

<operation id="1013" st_id="91" stage="16" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:7 %sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln48"/></StgValue>
</operation>

<operation id="1014" st_id="91" stage="17" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:13 %sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln49"/></StgValue>
</operation>
</state>

<state id="92" st_id="93">

<operation id="1015" st_id="92" stage="15" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:7 %sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln48"/></StgValue>
</operation>

<operation id="1016" st_id="92" stage="16" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:13 %sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln49"/></StgValue>
</operation>
</state>

<state id="93" st_id="94">

<operation id="1017" st_id="93" stage="14" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:7 %sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln48"/></StgValue>
</operation>

<operation id="1018" st_id="93" stage="15" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:13 %sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln49"/></StgValue>
</operation>
</state>

<state id="94" st_id="95">

<operation id="1019" st_id="94" stage="13" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:7 %sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln48"/></StgValue>
</operation>

<operation id="1020" st_id="94" stage="14" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:13 %sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln49"/></StgValue>
</operation>
</state>

<state id="95" st_id="96">

<operation id="1021" st_id="95" stage="12" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:7 %sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln48"/></StgValue>
</operation>

<operation id="1022" st_id="95" stage="13" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:13 %sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln49"/></StgValue>
</operation>
</state>

<state id="96" st_id="97">

<operation id="1023" st_id="96" stage="11" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:7 %sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln48"/></StgValue>
</operation>

<operation id="1024" st_id="96" stage="12" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:13 %sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln49"/></StgValue>
</operation>
</state>

<state id="97" st_id="98">

<operation id="1025" st_id="97" stage="10" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:7 %sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln48"/></StgValue>
</operation>

<operation id="1026" st_id="97" stage="11" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:13 %sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln49"/></StgValue>
</operation>
</state>

<state id="98" st_id="99">

<operation id="1027" st_id="98" stage="9" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:7 %sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln48"/></StgValue>
</operation>

<operation id="1028" st_id="98" stage="10" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:13 %sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln49"/></StgValue>
</operation>
</state>

<state id="99" st_id="100">

<operation id="1029" st_id="99" stage="8" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:7 %sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln48"/></StgValue>
</operation>

<operation id="1030" st_id="99" stage="9" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:13 %sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln49"/></StgValue>
</operation>
</state>

<state id="100" st_id="101">

<operation id="1031" st_id="100" stage="7" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:7 %sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln48"/></StgValue>
</operation>

<operation id="1032" st_id="100" stage="8" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:13 %sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln49"/></StgValue>
</operation>
</state>

<state id="101" st_id="102">

<operation id="1033" st_id="101" stage="6" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:7 %sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln48"/></StgValue>
</operation>

<operation id="1034" st_id="101" stage="7" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:13 %sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln49"/></StgValue>
</operation>
</state>

<state id="102" st_id="103">

<operation id="1035" st_id="102" stage="5" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:7 %sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln48"/></StgValue>
</operation>

<operation id="1036" st_id="102" stage="6" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:13 %sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln49"/></StgValue>
</operation>
</state>

<state id="103" st_id="104">

<operation id="1037" st_id="103" stage="4" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:7 %sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln48"/></StgValue>
</operation>

<operation id="1038" st_id="103" stage="5" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:13 %sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln49"/></StgValue>
</operation>
</state>

<state id="104" st_id="105">

<operation id="1039" st_id="104" stage="3" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:7 %sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln48"/></StgValue>
</operation>

<operation id="1040" st_id="104" stage="4" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:13 %sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln49"/></StgValue>
</operation>
</state>

<state id="105" st_id="106">

<operation id="1041" st_id="105" stage="2" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:7 %sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln48"/></StgValue>
</operation>

<operation id="1042" st_id="105" stage="3" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:13 %sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln49"/></StgValue>
</operation>
</state>

<state id="106" st_id="107">

<operation id="1043" st_id="106" stage="1" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:7 %sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln48"/></StgValue>
</operation>

<operation id="1044" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="16" op_0_bw="16" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:8 %trunc_ln8 = partselect i16 @_ssdm_op_PartSelect.i16.i42.i32.i32, i42 %sdiv_ln48, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="1045" st_id="106" stage="2" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:13 %sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln49"/></StgValue>
</operation>

<operation id="1046" st_id="106" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64">
<![CDATA[
for.inc193:4 %gmem_addr_10_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_addr_10_req"/></StgValue>
</operation>
</state>

<state id="107" st_id="108">

<operation id="1047" st_id="107" stage="1" lat="46">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
if.then:13 %sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="sdiv_ln49"/></StgValue>
</operation>

<operation id="1048" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="16" op_0_bw="16" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:14 %trunc_ln9 = partselect i16 @_ssdm_op_PartSelect.i16.i42.i32.i32, i42 %sdiv_ln49, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="1049" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
for.inc193:1 %storereflowmerge = phi i16 %trunc_ln8, void %if.then, i16 0, void %for.inc196

]]></Node>
<StgValue><ssdm name="storereflowmerge"/></StgValue>
</operation>

<operation id="1050" st_id="107" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
for.inc193:5 %write_ln19 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %gmem_addr_10, i16 %storereflowmerge, i2 3

]]></Node>
<StgValue><ssdm name="write_ln19"/></StgValue>
</operation>

<operation id="1051" st_id="107" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc193:9 %gmem_addr_11_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_addr_11_req"/></StgValue>
</operation>
</state>

<state id="108" st_id="109">

<operation id="1052" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
for.inc193:0 %storemerge = phi i16 %trunc_ln9, void %if.then, i16 0, void %for.inc196

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="1053" st_id="108" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc193:6 %gmem_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_10

]]></Node>
<StgValue><ssdm name="gmem_addr_10_resp"/></StgValue>
</operation>

<operation id="1054" st_id="108" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
for.inc193:10 %write_ln19 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %gmem_addr_11, i16 %storemerge, i2 3

]]></Node>
<StgValue><ssdm name="write_ln19"/></StgValue>
</operation>
</state>

<state id="109" st_id="110">

<operation id="1055" st_id="109" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc193:6 %gmem_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_10

]]></Node>
<StgValue><ssdm name="gmem_addr_10_resp"/></StgValue>
</operation>

<operation id="1056" st_id="109" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc193:11 %gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_11

]]></Node>
<StgValue><ssdm name="gmem_addr_11_resp"/></StgValue>
</operation>
</state>

<state id="110" st_id="111">

<operation id="1057" st_id="110" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc193:6 %gmem_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_10

]]></Node>
<StgValue><ssdm name="gmem_addr_10_resp"/></StgValue>
</operation>

<operation id="1058" st_id="110" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc193:11 %gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_11

]]></Node>
<StgValue><ssdm name="gmem_addr_11_resp"/></StgValue>
</operation>
</state>

<state id="111" st_id="112">

<operation id="1059" st_id="111" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc193:6 %gmem_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_10

]]></Node>
<StgValue><ssdm name="gmem_addr_10_resp"/></StgValue>
</operation>

<operation id="1060" st_id="111" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc193:11 %gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_11

]]></Node>
<StgValue><ssdm name="gmem_addr_11_resp"/></StgValue>
</operation>
</state>

<state id="112" st_id="113">

<operation id="1061" st_id="112" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc193:6 %gmem_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_10

]]></Node>
<StgValue><ssdm name="gmem_addr_10_resp"/></StgValue>
</operation>

<operation id="1062" st_id="112" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc193:11 %gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_11

]]></Node>
<StgValue><ssdm name="gmem_addr_11_resp"/></StgValue>
</operation>
</state>

<state id="113" st_id="114">

<operation id="1063" st_id="113" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc193:11 %gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_11

]]></Node>
<StgValue><ssdm name="gmem_addr_11_resp"/></StgValue>
</operation>

<operation id="1064" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="0">
<![CDATA[
for.end198:0 %ret_ln56 = ret

]]></Node>
<StgValue><ssdm name="ret_ln56"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
