Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (win64) Build 2615518 Fri Aug  9 15:55:25 MDT 2019
| Date         : Mon Mar 24 13:02:43 2025
| Host         : c306-pc3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7s50-csga324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 40 register/latch pins with no clock driven by root clock pin: CPU/i_decode/uop_reg[0]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: CPU/i_decode/uop_reg[1]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: CPU/i_decode/uop_reg[2]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: CPU/i_decode/uop_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 40 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.000        0.000                      0                 1777        0.138        0.000                      0                 1777        3.870        0.000                       0                  1327  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.000        0.000                      0                 1777        0.138        0.000                      0                 1777        3.870        0.000                       0                  1327  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 download_program_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/i_execute/i_dcache/last_clock_state_reg/D
                            (positive level-sensitive latch clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.420ns  (logic 0.753ns (17.038%)  route 3.667ns (82.962%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.658ns
    Source Clock Delay      (SCD):    3.927ns
    Clock Pessimism Removal (CPR):    0.037ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.026ns
    Computed max time borrow:         4.974ns
    Time borrowed from endpoint:      4.652ns
    Time given to startpoint:         4.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.689     2.475    CLK100MHZ_IBUF
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.081     2.556 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.371     3.927    CLK100MHZ_IBUF_BUFG
    SLICE_X49Y39         FDRE                                         r  download_program_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.379     4.306 f  download_program_reg/Q
                         net (fo=14, routed)          1.150     5.456    CPU/i_execute/i_dcache/index_reg[7]
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     5.580 r  CPU/i_execute/i_dcache/data_out_reg[31]_i_5/O
                         net (fo=31, routed)          1.008     6.588    CPU_n_14
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.250     6.838 r  last_clock_state_reg_i_1/O
                         net (fo=145, routed)         1.509     8.347    CPU/i_execute/i_dcache/CLK
    SLICE_X33Y47         LDCE                                         r  CPU/i_execute/i_dcache/last_clock_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.750     0.750 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.605     2.354    CPU/i_execute/i_dcache/CLK100MHZ_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.086     2.440 r  CPU/i_execute/i_dcache/data_out_reg[31]_i_5/O
                         net (fo=31, routed)          0.463     2.903    CPU/i_execute/i_dcache/download_program_reg
    SLICE_X33Y47         LUT2 (Prop_lut2_I1_O)        0.219     3.122 r  CPU/i_execute/i_dcache/last_clock_state_reg_i_2/O
                         net (fo=1, routed)           0.535     3.658    CPU/i_execute/i_dcache/last_clock_state_reg_i_2_n_10
    SLICE_X33Y47         LDCE                                         r  CPU/i_execute/i_dcache/last_clock_state_reg/G
                         clock pessimism              0.037     3.694    
                         time borrowed                4.652     8.347    
  -------------------------------------------------------------------
                         required time                          8.347    
                         arrival time                          -8.347    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 CPU/i_decode/uop_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/i_execute/i_dcache/data_out_reg[11]/D
                            (positive level-sensitive latch clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.007ns  (logic 0.872ns (21.764%)  route 3.135ns (78.236%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.654ns = ( 9.654 - 5.000 ) 
    Source Clock Delay      (SCD):    5.427ns = ( 10.427 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.356ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.038ns
    Computed max time borrow:         4.962ns
    Time borrowed from endpoint:      4.424ns
    Time given to startpoint:         4.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    R2                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.786     5.786 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.903     7.689    CPU/i_execute/i_dcache/CLK100MHZ_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.107     7.796 f  CPU/i_execute/i_dcache/data_out_reg[31]_i_5/O
                         net (fo=31, routed)          1.008     8.804    CPU_n_14
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.250     9.054 f  last_clock_state_reg_i_1/O
                         net (fo=145, routed)         1.373    10.427    CPU/i_decode/CLK
    SLICE_X48Y43         FDRE                                         r  CPU/i_decode/uop_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_fdre_C_Q)         0.353    10.780 r  CPU/i_decode/uop_reg[3]/Q
                         net (fo=102, routed)         1.316    12.096    CPU/i_decode/Q[3]
    SLICE_X33Y49         LUT4 (Prop_lut4_I1_O)        0.252    12.348 r  CPU/i_decode/data_out_reg[30]_i_2/O
                         net (fo=26, routed)          1.288    13.636    CPU/i_execute/i_dcache/data_out_reg[0]_0
    SLICE_X54Y51         LUT4 (Prop_lut4_I0_O)        0.267    13.903 r  CPU/i_execute/i_dcache/data_out_reg[11]_i_1/O
                         net (fo=1, routed)           0.531    14.434    CPU/i_execute/i_dcache/data_out_reg[11]_i_1_n_10
    SLICE_X48Y50         LDCE                                         r  CPU/i_execute/i_dcache/data_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    R2                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.750     5.750 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.605     7.354    CPU/i_execute/i_dcache/CLK100MHZ_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.086     7.440 f  CPU/i_execute/i_dcache/data_out_reg[31]_i_5/O
                         net (fo=31, routed)          1.153     8.593    CPU/i_execute/i_dcache/download_program_reg
    SLICE_X32Y50         LUT2 (Prop_lut2_I1_O)        0.219     8.812 r  CPU/i_execute/i_dcache/data_out_reg[31]_i_2/O
                         net (fo=32, routed)          0.841     9.654    CPU/i_execute/i_dcache/data_out_reg[31]_i_2_n_10
    SLICE_X48Y50         LDCE                                         r  CPU/i_execute/i_dcache/data_out_reg[11]/G
                         clock pessimism              0.356    10.009    
                         time borrowed                4.424    14.434    
  -------------------------------------------------------------------
                         required time                         14.434    
                         arrival time                         -14.434    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 CPU/i_decode/uop_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/i_execute/i_dcache/data_out_reg[10]/D
                            (positive level-sensitive latch clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.977ns  (logic 0.872ns (21.924%)  route 3.105ns (78.076%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.654ns = ( 9.654 - 5.000 ) 
    Source Clock Delay      (SCD):    5.427ns = ( 10.427 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.356ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.026ns
    Computed max time borrow:         4.974ns
    Time borrowed from endpoint:      4.395ns
    Time given to startpoint:         4.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    R2                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.786     5.786 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.903     7.689    CPU/i_execute/i_dcache/CLK100MHZ_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.107     7.796 f  CPU/i_execute/i_dcache/data_out_reg[31]_i_5/O
                         net (fo=31, routed)          1.008     8.804    CPU_n_14
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.250     9.054 f  last_clock_state_reg_i_1/O
                         net (fo=145, routed)         1.373    10.427    CPU/i_decode/CLK
    SLICE_X48Y43         FDRE                                         r  CPU/i_decode/uop_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_fdre_C_Q)         0.353    10.780 r  CPU/i_decode/uop_reg[3]/Q
                         net (fo=102, routed)         1.316    12.096    CPU/i_decode/Q[3]
    SLICE_X33Y49         LUT4 (Prop_lut4_I1_O)        0.252    12.348 r  CPU/i_decode/data_out_reg[30]_i_2/O
                         net (fo=26, routed)          1.378    13.725    CPU/i_execute/i_dcache/data_out_reg[0]_0
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.267    13.992 r  CPU/i_execute/i_dcache/data_out_reg[10]_i_1/O
                         net (fo=1, routed)           0.412    14.404    CPU/i_execute/i_dcache/data_out_reg[10]_i_1_n_10
    SLICE_X48Y50         LDCE                                         r  CPU/i_execute/i_dcache/data_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    R2                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.750     5.750 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.605     7.354    CPU/i_execute/i_dcache/CLK100MHZ_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.086     7.440 f  CPU/i_execute/i_dcache/data_out_reg[31]_i_5/O
                         net (fo=31, routed)          1.153     8.593    CPU/i_execute/i_dcache/download_program_reg
    SLICE_X32Y50         LUT2 (Prop_lut2_I1_O)        0.219     8.812 r  CPU/i_execute/i_dcache/data_out_reg[31]_i_2/O
                         net (fo=32, routed)          0.841     9.654    CPU/i_execute/i_dcache/data_out_reg[31]_i_2_n_10
    SLICE_X48Y50         LDCE                                         r  CPU/i_execute/i_dcache/data_out_reg[10]/G
                         clock pessimism              0.356    10.009    
                         time borrowed                4.395    14.404    
  -------------------------------------------------------------------
                         required time                         14.404    
                         arrival time                         -14.404    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 CPU/i_decode/uop_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/i_execute/i_dcache/data_out_reg[8]/D
                            (positive level-sensitive latch clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.989ns  (logic 0.872ns (21.860%)  route 3.117ns (78.140%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.702ns = ( 9.702 - 5.000 ) 
    Source Clock Delay      (SCD):    5.427ns = ( 10.427 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.356ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.021ns
    Computed max time borrow:         4.979ns
    Time borrowed from endpoint:      4.359ns
    Time given to startpoint:         4.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    R2                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.786     5.786 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.903     7.689    CPU/i_execute/i_dcache/CLK100MHZ_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.107     7.796 f  CPU/i_execute/i_dcache/data_out_reg[31]_i_5/O
                         net (fo=31, routed)          1.008     8.804    CPU_n_14
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.250     9.054 f  last_clock_state_reg_i_1/O
                         net (fo=145, routed)         1.373    10.427    CPU/i_decode/CLK
    SLICE_X48Y43         FDRE                                         r  CPU/i_decode/uop_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_fdre_C_Q)         0.353    10.780 r  CPU/i_decode/uop_reg[3]/Q
                         net (fo=102, routed)         1.316    12.096    CPU/i_decode/Q[3]
    SLICE_X33Y49         LUT4 (Prop_lut4_I1_O)        0.252    12.348 r  CPU/i_decode/data_out_reg[30]_i_2/O
                         net (fo=26, routed)          1.279    13.627    CPU/i_execute/i_dcache/data_out_reg[0]_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I3_O)        0.267    13.894 r  CPU/i_execute/i_dcache/data_out_reg[8]_i_1/O
                         net (fo=1, routed)           0.522    14.416    CPU/i_execute/i_dcache/data_out_reg[8]_i_1_n_10
    SLICE_X49Y48         LDCE                                         r  CPU/i_execute/i_dcache/data_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    R2                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.750     5.750 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.605     7.354    CPU/i_execute/i_dcache/CLK100MHZ_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.086     7.440 f  CPU/i_execute/i_dcache/data_out_reg[31]_i_5/O
                         net (fo=31, routed)          1.153     8.593    CPU/i_execute/i_dcache/download_program_reg
    SLICE_X32Y50         LUT2 (Prop_lut2_I1_O)        0.219     8.812 r  CPU/i_execute/i_dcache/data_out_reg[31]_i_2/O
                         net (fo=32, routed)          0.890     9.702    CPU/i_execute/i_dcache/data_out_reg[31]_i_2_n_10
    SLICE_X49Y48         LDCE                                         r  CPU/i_execute/i_dcache/data_out_reg[8]/G
                         clock pessimism              0.356    10.057    
                         time borrowed                4.359    14.416    
  -------------------------------------------------------------------
                         required time                         14.416    
                         arrival time                         -14.416    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 CPU/i_decode/uop_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/i_execute/i_dcache/data_out_reg[30]/D
                            (positive level-sensitive latch clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.656ns  (logic 0.872ns (23.850%)  route 2.784ns (76.150%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 9.371 - 5.000 ) 
    Source Clock Delay      (SCD):    5.427ns = ( 10.427 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.356ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.021ns
    Computed max time borrow:         4.979ns
    Time borrowed from endpoint:      4.357ns
    Time given to startpoint:         4.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    R2                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.786     5.786 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.903     7.689    CPU/i_execute/i_dcache/CLK100MHZ_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.107     7.796 f  CPU/i_execute/i_dcache/data_out_reg[31]_i_5/O
                         net (fo=31, routed)          1.008     8.804    CPU_n_14
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.250     9.054 f  last_clock_state_reg_i_1/O
                         net (fo=145, routed)         1.373    10.427    CPU/i_decode/CLK
    SLICE_X48Y43         FDRE                                         r  CPU/i_decode/uop_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_fdre_C_Q)         0.353    10.780 r  CPU/i_decode/uop_reg[3]/Q
                         net (fo=102, routed)         1.316    12.096    CPU/i_decode/Q[3]
    SLICE_X33Y49         LUT4 (Prop_lut4_I1_O)        0.252    12.348 r  CPU/i_decode/data_out_reg[30]_i_2/O
                         net (fo=26, routed)          0.855    13.203    CPU/i_execute/i_dcache/data_out_reg[0]_0
    SLICE_X30Y55         LUT4 (Prop_lut4_I0_O)        0.267    13.470 r  CPU/i_execute/i_dcache/data_out_reg[30]_i_1/O
                         net (fo=1, routed)           0.613    14.083    CPU/i_execute/i_dcache/data_out_reg[30]_i_1_n_10
    SLICE_X32Y49         LDCE                                         r  CPU/i_execute/i_dcache/data_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    R2                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.750     5.750 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.605     7.354    CPU/i_execute/i_dcache/CLK100MHZ_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.086     7.440 f  CPU/i_execute/i_dcache/data_out_reg[31]_i_5/O
                         net (fo=31, routed)          1.153     8.593    CPU/i_execute/i_dcache/download_program_reg
    SLICE_X32Y50         LUT2 (Prop_lut2_I1_O)        0.219     8.812 r  CPU/i_execute/i_dcache/data_out_reg[31]_i_2/O
                         net (fo=32, routed)          0.559     9.371    CPU/i_execute/i_dcache/data_out_reg[31]_i_2_n_10
    SLICE_X32Y49         LDCE                                         r  CPU/i_execute/i_dcache/data_out_reg[30]/G
                         clock pessimism              0.356     9.727    
                         time borrowed                4.357    14.083    
  -------------------------------------------------------------------
                         required time                         14.083    
                         arrival time                         -14.083    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 CPU/i_decode/uop_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/i_execute/i_dcache/data_out_reg[16]/D
                            (positive level-sensitive latch clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.617ns  (logic 0.872ns (24.110%)  route 2.745ns (75.890%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.372ns = ( 9.372 - 5.000 ) 
    Source Clock Delay      (SCD):    5.427ns = ( 10.427 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.356ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.026ns
    Computed max time borrow:         4.974ns
    Time borrowed from endpoint:      4.317ns
    Time given to startpoint:         4.317ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    R2                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.786     5.786 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.903     7.689    CPU/i_execute/i_dcache/CLK100MHZ_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.107     7.796 f  CPU/i_execute/i_dcache/data_out_reg[31]_i_5/O
                         net (fo=31, routed)          1.008     8.804    CPU_n_14
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.250     9.054 f  last_clock_state_reg_i_1/O
                         net (fo=145, routed)         1.373    10.427    CPU/i_decode/CLK
    SLICE_X48Y43         FDRE                                         r  CPU/i_decode/uop_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_fdre_C_Q)         0.353    10.780 r  CPU/i_decode/uop_reg[3]/Q
                         net (fo=102, routed)         1.316    12.096    CPU/i_decode/Q[3]
    SLICE_X33Y49         LUT4 (Prop_lut4_I1_O)        0.252    12.348 r  CPU/i_decode/data_out_reg[30]_i_2/O
                         net (fo=26, routed)          0.933    13.281    CPU/i_execute/i_dcache/data_out_reg[0]_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.267    13.548 r  CPU/i_execute/i_dcache/data_out_reg[16]_i_1/O
                         net (fo=1, routed)           0.496    14.044    CPU/i_execute/i_dcache/data_out_reg[16]_i_1_n_10
    SLICE_X32Y50         LDCE                                         r  CPU/i_execute/i_dcache/data_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    R2                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.750     5.750 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.605     7.354    CPU/i_execute/i_dcache/CLK100MHZ_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.086     7.440 f  CPU/i_execute/i_dcache/data_out_reg[31]_i_5/O
                         net (fo=31, routed)          1.153     8.593    CPU/i_execute/i_dcache/download_program_reg
    SLICE_X32Y50         LUT2 (Prop_lut2_I1_O)        0.219     8.812 r  CPU/i_execute/i_dcache/data_out_reg[31]_i_2/O
                         net (fo=32, routed)          0.559     9.372    CPU/i_execute/i_dcache/data_out_reg[31]_i_2_n_10
    SLICE_X32Y50         LDCE                                         r  CPU/i_execute/i_dcache/data_out_reg[16]/G
                         clock pessimism              0.356     9.727    
                         time borrowed                4.317    14.044    
  -------------------------------------------------------------------
                         required time                         14.044    
                         arrival time                         -14.044    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 CPU/i_decode/uop_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/i_execute/i_dcache/data_out_reg[17]/D
                            (positive level-sensitive latch clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.701ns  (logic 0.872ns (23.561%)  route 2.829ns (76.439%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 9.466 - 5.000 ) 
    Source Clock Delay      (SCD):    5.427ns = ( 10.427 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.356ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.026ns
    Computed max time borrow:         4.974ns
    Time borrowed from endpoint:      4.306ns
    Time given to startpoint:         4.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    R2                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.786     5.786 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.903     7.689    CPU/i_execute/i_dcache/CLK100MHZ_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.107     7.796 f  CPU/i_execute/i_dcache/data_out_reg[31]_i_5/O
                         net (fo=31, routed)          1.008     8.804    CPU_n_14
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.250     9.054 f  last_clock_state_reg_i_1/O
                         net (fo=145, routed)         1.373    10.427    CPU/i_decode/CLK
    SLICE_X48Y43         FDRE                                         r  CPU/i_decode/uop_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_fdre_C_Q)         0.353    10.780 r  CPU/i_decode/uop_reg[3]/Q
                         net (fo=102, routed)         1.316    12.096    CPU/i_decode/Q[3]
    SLICE_X33Y49         LUT4 (Prop_lut4_I1_O)        0.252    12.348 r  CPU/i_decode/data_out_reg[30]_i_2/O
                         net (fo=26, routed)          1.084    13.432    CPU/i_execute/i_dcache/data_out_reg[0]_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I5_O)        0.267    13.699 r  CPU/i_execute/i_dcache/data_out_reg[17]_i_1/O
                         net (fo=1, routed)           0.429    14.128    CPU/i_execute/i_dcache/data_out_reg[17]_i_1_n_10
    SLICE_X44Y54         LDCE                                         r  CPU/i_execute/i_dcache/data_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    R2                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.750     5.750 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.605     7.354    CPU/i_execute/i_dcache/CLK100MHZ_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.086     7.440 f  CPU/i_execute/i_dcache/data_out_reg[31]_i_5/O
                         net (fo=31, routed)          1.153     8.593    CPU/i_execute/i_dcache/download_program_reg
    SLICE_X32Y50         LUT2 (Prop_lut2_I1_O)        0.219     8.812 r  CPU/i_execute/i_dcache/data_out_reg[31]_i_2/O
                         net (fo=32, routed)          0.654     9.466    CPU/i_execute/i_dcache/data_out_reg[31]_i_2_n_10
    SLICE_X44Y54         LDCE                                         r  CPU/i_execute/i_dcache/data_out_reg[17]/G
                         clock pessimism              0.356     9.822    
                         time borrowed                4.306    14.128    
  -------------------------------------------------------------------
                         required time                         14.128    
                         arrival time                         -14.128    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 CPU/i_decode/uop_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/i_execute/i_dcache/data_out_reg[26]/D
                            (positive level-sensitive latch clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.541ns  (logic 0.872ns (24.627%)  route 2.669ns (75.373%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.685ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.387ns = ( 9.387 - 5.000 ) 
    Source Clock Delay      (SCD):    5.427ns = ( 10.427 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.356ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.011ns
    Computed max time borrow:         4.989ns
    Time borrowed from endpoint:      4.225ns
    Time given to startpoint:         4.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    R2                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.786     5.786 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.903     7.689    CPU/i_execute/i_dcache/CLK100MHZ_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.107     7.796 f  CPU/i_execute/i_dcache/data_out_reg[31]_i_5/O
                         net (fo=31, routed)          1.008     8.804    CPU_n_14
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.250     9.054 f  last_clock_state_reg_i_1/O
                         net (fo=145, routed)         1.373    10.427    CPU/i_decode/CLK
    SLICE_X48Y43         FDRE                                         r  CPU/i_decode/uop_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_fdre_C_Q)         0.353    10.780 r  CPU/i_decode/uop_reg[3]/Q
                         net (fo=102, routed)         1.316    12.096    CPU/i_decode/Q[3]
    SLICE_X33Y49         LUT4 (Prop_lut4_I1_O)        0.252    12.348 r  CPU/i_decode/data_out_reg[30]_i_2/O
                         net (fo=26, routed)          0.982    13.330    CPU/i_execute/i_dcache/data_out_reg[0]_0
    SLICE_X34Y55         LUT4 (Prop_lut4_I0_O)        0.267    13.597 r  CPU/i_execute/i_dcache/data_out_reg[26]_i_1/O
                         net (fo=1, routed)           0.371    13.968    CPU/i_execute/i_dcache/data_out_reg[26]_i_1_n_10
    SLICE_X34Y54         LDCE                                         r  CPU/i_execute/i_dcache/data_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    R2                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.750     5.750 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.605     7.354    CPU/i_execute/i_dcache/CLK100MHZ_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.086     7.440 f  CPU/i_execute/i_dcache/data_out_reg[31]_i_5/O
                         net (fo=31, routed)          1.153     8.593    CPU/i_execute/i_dcache/download_program_reg
    SLICE_X32Y50         LUT2 (Prop_lut2_I1_O)        0.219     8.812 r  CPU/i_execute/i_dcache/data_out_reg[31]_i_2/O
                         net (fo=32, routed)          0.575     9.387    CPU/i_execute/i_dcache/data_out_reg[31]_i_2_n_10
    SLICE_X34Y54         LDCE                                         r  CPU/i_execute/i_dcache/data_out_reg[26]/G
                         clock pessimism              0.356     9.742    
                         time borrowed                4.225    13.968    
  -------------------------------------------------------------------
                         required time                         13.968    
                         arrival time                         -13.968    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 CPU/i_decode/uop_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/i_execute/i_dcache/data_out_reg[23]/D
                            (positive level-sensitive latch clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.738ns  (logic 0.872ns (23.328%)  route 2.866ns (76.672%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.608ns = ( 9.608 - 5.000 ) 
    Source Clock Delay      (SCD):    5.427ns = ( 10.427 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.356ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.004ns
    Computed max time borrow:         5.004ns
    Time borrowed from endpoint:      4.202ns
    Time given to startpoint:         4.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    R2                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.786     5.786 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.903     7.689    CPU/i_execute/i_dcache/CLK100MHZ_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.107     7.796 f  CPU/i_execute/i_dcache/data_out_reg[31]_i_5/O
                         net (fo=31, routed)          1.008     8.804    CPU_n_14
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.250     9.054 f  last_clock_state_reg_i_1/O
                         net (fo=145, routed)         1.373    10.427    CPU/i_decode/CLK
    SLICE_X48Y43         FDRE                                         r  CPU/i_decode/uop_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_fdre_C_Q)         0.353    10.780 r  CPU/i_decode/uop_reg[3]/Q
                         net (fo=102, routed)         1.316    12.096    CPU/i_decode/Q[3]
    SLICE_X33Y49         LUT4 (Prop_lut4_I1_O)        0.252    12.348 r  CPU/i_decode/data_out_reg[30]_i_2/O
                         net (fo=26, routed)          0.943    13.291    CPU/i_execute/i_dcache/data_out_reg[0]_0
    SLICE_X38Y59         LUT4 (Prop_lut4_I0_O)        0.267    13.558 r  CPU/i_execute/i_dcache/data_out_reg[23]_i_1/O
                         net (fo=1, routed)           0.607    14.165    CPU/i_execute/i_dcache/data_out_reg[23]_i_1_n_10
    SLICE_X38Y53         LDCE                                         r  CPU/i_execute/i_dcache/data_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    R2                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.750     5.750 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.605     7.354    CPU/i_execute/i_dcache/CLK100MHZ_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.086     7.440 f  CPU/i_execute/i_dcache/data_out_reg[31]_i_5/O
                         net (fo=31, routed)          1.153     8.593    CPU/i_execute/i_dcache/download_program_reg
    SLICE_X32Y50         LUT2 (Prop_lut2_I1_O)        0.219     8.812 r  CPU/i_execute/i_dcache/data_out_reg[31]_i_2/O
                         net (fo=32, routed)          0.795     9.608    CPU/i_execute/i_dcache/data_out_reg[31]_i_2_n_10
    SLICE_X38Y53         LDCE                                         r  CPU/i_execute/i_dcache/data_out_reg[23]/G
                         clock pessimism              0.356     9.963    
                         time borrowed                4.202    14.165    
  -------------------------------------------------------------------
                         required time                         14.165    
                         arrival time                         -14.165    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 CPU/i_decode/uop_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/i_execute/i_dcache/data_out_reg[24]/D
                            (positive level-sensitive latch clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.514ns  (logic 0.872ns (24.818%)  route 2.642ns (75.182%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.685ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.387ns = ( 9.387 - 5.000 ) 
    Source Clock Delay      (SCD):    5.427ns = ( 10.427 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.356ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.001ns
    Computed max time borrow:         5.001ns
    Time borrowed from endpoint:      4.198ns
    Time given to startpoint:         4.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    R2                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.786     5.786 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.903     7.689    CPU/i_execute/i_dcache/CLK100MHZ_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.107     7.796 f  CPU/i_execute/i_dcache/data_out_reg[31]_i_5/O
                         net (fo=31, routed)          1.008     8.804    CPU_n_14
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.250     9.054 f  last_clock_state_reg_i_1/O
                         net (fo=145, routed)         1.373    10.427    CPU/i_decode/CLK
    SLICE_X48Y43         FDRE                                         r  CPU/i_decode/uop_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_fdre_C_Q)         0.353    10.780 r  CPU/i_decode/uop_reg[3]/Q
                         net (fo=102, routed)         1.316    12.096    CPU/i_decode/Q[3]
    SLICE_X33Y49         LUT4 (Prop_lut4_I1_O)        0.252    12.348 r  CPU/i_decode/data_out_reg[30]_i_2/O
                         net (fo=26, routed)          0.914    13.262    CPU/i_execute/i_dcache/data_out_reg[0]_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I5_O)        0.267    13.529 r  CPU/i_execute/i_dcache/data_out_reg[24]_i_1/O
                         net (fo=1, routed)           0.411    13.941    CPU/i_execute/i_dcache/data_out_reg[24]_i_1_n_10
    SLICE_X34Y54         LDCE                                         r  CPU/i_execute/i_dcache/data_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    R2                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.750     5.750 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.605     7.354    CPU/i_execute/i_dcache/CLK100MHZ_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.086     7.440 f  CPU/i_execute/i_dcache/data_out_reg[31]_i_5/O
                         net (fo=31, routed)          1.153     8.593    CPU/i_execute/i_dcache/download_program_reg
    SLICE_X32Y50         LUT2 (Prop_lut2_I1_O)        0.219     8.812 r  CPU/i_execute/i_dcache/data_out_reg[31]_i_2/O
                         net (fo=32, routed)          0.575     9.387    CPU/i_execute/i_dcache/data_out_reg[31]_i_2_n_10
    SLICE_X34Y54         LDCE                                         r  CPU/i_execute/i_dcache/data_out_reg[24]/G
                         clock pessimism              0.356     9.742    
                         time borrowed                4.198    13.941    
  -------------------------------------------------------------------
                         required time                         13.941    
                         arrival time                         -13.941    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 CLK100MHZ
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/i_execute/i_dcache/last_clock_state_reg/D
                            (positive level-sensitive latch clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.510ns  (logic 0.462ns (18.388%)  route 2.048ns (81.612%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.267ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.915     1.234    CPU/i_execute/i_dcache/CLK100MHZ_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.049     1.283 r  CPU/i_execute/i_dcache/data_out_reg[31]_i_5/O
                         net (fo=31, routed)          0.513     1.796    CPU_n_14
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.889 r  last_clock_state_reg_i_1/O
                         net (fo=145, routed)         0.621     2.510    CPU/i_execute/i_dcache/CLK
    SLICE_X33Y47         LDCE                                         r  CPU/i_execute/i_dcache/last_clock_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.424    CPU/i_execute/i_dcache/CLK100MHZ_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.061     1.485 r  CPU/i_execute/i_dcache/data_out_reg[31]_i_5/O
                         net (fo=31, routed)          0.298     1.783    CPU/i_execute/i_dcache/download_program_reg
    SLICE_X33Y47         LUT2 (Prop_lut2_I1_O)        0.140     1.923 f  CPU/i_execute/i_dcache/last_clock_state_reg_i_2/O
                         net (fo=1, routed)           0.344     2.267    CPU/i_execute/i_dcache/last_clock_state_reg_i_2_n_10
    SLICE_X33Y47         LDCE                                         f  CPU/i_execute/i_dcache/last_clock_state_reg/G
                         clock pessimism              0.000     2.267    
                         clock uncertainty            0.035     2.302    
    SLICE_X33Y47         LDCE (Hold_ldce_G_D)         0.070     2.372    CPU/i_execute/i_dcache/last_clock_state_reg
  -------------------------------------------------------------------
                         required time                         -2.372    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 CPU/i_execute/i_regs/out_flags_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/i_execute/i_bcc/do_branch_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.248ns (43.107%)  route 0.327ns (56.893%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.007ns
    Source Clock Delay      (SCD):    2.451ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.915     1.234    CPU/i_execute/i_dcache/CLK100MHZ_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.049     1.283 r  CPU/i_execute/i_dcache/data_out_reg[31]_i_5/O
                         net (fo=31, routed)          0.513     1.796    CPU_n_14
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.889 r  last_clock_state_reg_i_1/O
                         net (fo=145, routed)         0.562     2.451    CPU/i_execute/i_regs/CLK
    SLICE_X40Y50         FDRE                                         r  CPU/i_execute/i_regs/out_flags_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.141     2.592 r  CPU/i_execute/i_regs/out_flags_reg[0]/Q
                         net (fo=2, routed)           0.327     2.919    CPU/i_execute/i_regs/out_flags_reg_n_10_[0]
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.045     2.964 r  CPU/i_execute/i_regs/do_branch_i_2/O
                         net (fo=1, routed)           0.000     2.964    CPU/i_decode/do_branch_reg
    SLICE_X44Y49         MUXF7 (Prop_muxf7_I0_O)      0.062     3.026 r  CPU/i_decode/do_branch_reg_i_1/O
                         net (fo=1, routed)           0.000     3.026    CPU/i_execute/i_bcc/do_branch
    SLICE_X44Y49         FDRE                                         r  CPU/i_execute/i_bcc/do_branch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.424    CPU/i_execute/i_dcache/CLK100MHZ_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.061     1.485 r  CPU/i_execute/i_dcache/data_out_reg[31]_i_5/O
                         net (fo=31, routed)          0.575     2.060    CPU_n_14
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.173 r  last_clock_state_reg_i_1/O
                         net (fo=145, routed)         0.835     3.007    CPU/i_execute/i_bcc/CLK
    SLICE_X44Y49         FDRE                                         r  CPU/i_execute/i_bcc/do_branch_reg/C
                         clock pessimism             -0.284     2.724    
    SLICE_X44Y49         FDRE (Hold_fdre_C_D)         0.105     2.829    CPU/i_execute/i_bcc/do_branch_reg
  -------------------------------------------------------------------
                         required time                         -2.829    
                         arrival time                           3.026    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 instruction_index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instruction_index_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.858%)  route 0.147ns (44.142%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.564     1.540    CLK100MHZ_IBUF_BUFG
    SLICE_X49Y38         FDRE                                         r  instruction_index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  instruction_index_reg[5]/Q
                         net (fo=6, routed)           0.147     1.828    instruction_index_reg[5]
    SLICE_X48Y39         LUT5 (Prop_lut5_I4_O)        0.045     1.873 r  instruction_index[6]_i_1/O
                         net (fo=1, routed)           0.000     1.873    p_0_in__1[6]
    SLICE_X48Y39         FDRE                                         r  instruction_index_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.834     1.897    CLK100MHZ_IBUF_BUFG
    SLICE_X48Y39         FDRE                                         r  instruction_index_reg[6]/C
                         clock pessimism             -0.341     1.556    
    SLICE_X48Y39         FDRE (Hold_fdre_C_D)         0.092     1.648    instruction_index_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 instruction_index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instruction_index_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.889%)  route 0.147ns (44.111%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.564     1.540    CLK100MHZ_IBUF_BUFG
    SLICE_X49Y38         FDRE                                         r  instruction_index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  instruction_index_reg[5]/Q
                         net (fo=6, routed)           0.147     1.828    instruction_index_reg[5]
    SLICE_X48Y39         LUT6 (Prop_lut6_I1_O)        0.045     1.873 r  instruction_index[7]_i_1/O
                         net (fo=1, routed)           0.000     1.873    p_0_in__1[7]
    SLICE_X48Y39         FDRE                                         r  instruction_index_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.834     1.897    CLK100MHZ_IBUF_BUFG
    SLICE_X48Y39         FDRE                                         r  instruction_index_reg[7]/C
                         clock pessimism             -0.341     1.556    
    SLICE_X48Y39         FDRE (Hold_fdre_C_D)         0.091     1.647    instruction_index_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 instruction_index_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            download_program_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.187ns (52.575%)  route 0.169ns (47.425%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.564     1.540    CLK100MHZ_IBUF_BUFG
    SLICE_X48Y39         FDRE                                         r  instruction_index_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  instruction_index_reg[6]/Q
                         net (fo=5, routed)           0.169     1.850    instruction_index_reg[6]
    SLICE_X49Y39         LUT5 (Prop_lut5_I0_O)        0.046     1.896 r  download_program_i_1/O
                         net (fo=1, routed)           0.000     1.896    download_program_i_1_n_10
    SLICE_X49Y39         FDRE                                         r  download_program_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.834     1.897    CLK100MHZ_IBUF_BUFG
    SLICE_X49Y39         FDRE                                         r  download_program_reg/C
                         clock pessimism             -0.344     1.553    
    SLICE_X49Y39         FDRE (Hold_fdre_C_D)         0.105     1.658    download_program_reg
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 CPU/i_fetch/index_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/i_fetch/index_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.353ns  (logic 0.273ns (77.327%)  route 0.080ns (22.674%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.007ns = ( 8.007 - 5.000 ) 
    Source Clock Delay      (SCD):    2.454ns = ( 7.454 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    R2                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     5.320 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.915     6.234    CPU/i_execute/i_dcache/CLK100MHZ_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.049     6.283 f  CPU/i_execute/i_dcache/data_out_reg[31]_i_5/O
                         net (fo=31, routed)          0.513     6.796    CPU_n_14
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.889 f  last_clock_state_reg_i_1/O
                         net (fo=145, routed)         0.565     7.454    CPU/i_fetch/CLK
    SLICE_X48Y41         FDRE                                         r  CPU/i_fetch/index_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDRE (Prop_fdre_C_Q)         0.146     7.600 r  CPU/i_fetch/index_reg[6]/Q
                         net (fo=3, routed)           0.080     7.680    CPU/i_fetch/Q[6]
    SLICE_X48Y41         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     7.807 r  CPU/i_fetch/index0_carry__0/O[3]
                         net (fo=1, routed)           0.000     7.807    CPU/i_fetch/p_0_in[7]
    SLICE_X48Y41         FDRE                                         r  CPU/i_fetch/index_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    R2                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     5.350 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.074     6.424    CPU/i_execute/i_dcache/CLK100MHZ_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.061     6.485 f  CPU/i_execute/i_dcache/data_out_reg[31]_i_5/O
                         net (fo=31, routed)          0.575     7.060    CPU_n_14
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.173 f  last_clock_state_reg_i_1/O
                         net (fo=145, routed)         0.835     8.007    CPU/i_fetch/CLK
    SLICE_X48Y41         FDRE                                         r  CPU/i_fetch/index_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.554     7.454    
    SLICE_X48Y41         FDRE (Hold_fdre_C_D)         0.112     7.566    CPU/i_fetch/index_reg[7]
  -------------------------------------------------------------------
                         required time                         -7.566    
                         arrival time                           7.807    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 CPU/i_fetch/index_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/i_fetch/index_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.353ns  (logic 0.273ns (77.308%)  route 0.080ns (22.692%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.007ns = ( 8.007 - 5.000 ) 
    Source Clock Delay      (SCD):    2.454ns = ( 7.454 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    R2                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     5.320 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.915     6.234    CPU/i_execute/i_dcache/CLK100MHZ_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.049     6.283 f  CPU/i_execute/i_dcache/data_out_reg[31]_i_5/O
                         net (fo=31, routed)          0.513     6.796    CPU_n_14
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.889 f  last_clock_state_reg_i_1/O
                         net (fo=145, routed)         0.565     7.454    CPU/i_fetch/CLK
    SLICE_X48Y40         FDRE                                         r  CPU/i_fetch/index_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.146     7.600 r  CPU/i_fetch/index_reg[2]/Q
                         net (fo=3, routed)           0.080     7.680    CPU/i_fetch/Q[2]
    SLICE_X48Y40         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     7.807 r  CPU/i_fetch/index0_carry/O[3]
                         net (fo=1, routed)           0.000     7.807    CPU/i_fetch/p_0_in[3]
    SLICE_X48Y40         FDRE                                         r  CPU/i_fetch/index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    R2                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     5.350 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.074     6.424    CPU/i_execute/i_dcache/CLK100MHZ_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.061     6.485 f  CPU/i_execute/i_dcache/data_out_reg[31]_i_5/O
                         net (fo=31, routed)          0.575     7.060    CPU_n_14
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.173 f  last_clock_state_reg_i_1/O
                         net (fo=145, routed)         0.835     8.007    CPU/i_fetch/CLK
    SLICE_X48Y40         FDRE                                         r  CPU/i_fetch/index_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.554     7.454    
    SLICE_X48Y40         FDRE (Hold_fdre_C_D)         0.112     7.566    CPU/i_fetch/index_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.566    
                         arrival time                           7.807    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 instruction_index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instruction_index_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.226ns (67.298%)  route 0.110ns (32.702%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.564     1.540    CLK100MHZ_IBUF_BUFG
    SLICE_X49Y38         FDRE                                         r  instruction_index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.128     1.668 r  instruction_index_reg[4]/Q
                         net (fo=9, routed)           0.110     1.778    instruction_index_reg[4]
    SLICE_X49Y38         LUT6 (Prop_lut6_I5_O)        0.098     1.876 r  instruction_index[5]_i_1/O
                         net (fo=1, routed)           0.000     1.876    p_0_in__1[5]
    SLICE_X49Y38         FDRE                                         r  instruction_index_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.834     1.897    CLK100MHZ_IBUF_BUFG
    SLICE_X49Y38         FDRE                                         r  instruction_index_reg[5]/C
                         clock pessimism             -0.357     1.540    
    SLICE_X49Y38         FDRE (Hold_fdre_C_D)         0.092     1.632    instruction_index_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 CPU/i_fetch/index_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/i_fetch/index_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.356ns  (logic 0.270ns (75.876%)  route 0.086ns (24.124%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.007ns = ( 8.007 - 5.000 ) 
    Source Clock Delay      (SCD):    2.454ns = ( 7.454 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    R2                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     5.320 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.915     6.234    CPU/i_execute/i_dcache/CLK100MHZ_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.049     6.283 f  CPU/i_execute/i_dcache/data_out_reg[31]_i_5/O
                         net (fo=31, routed)          0.513     6.796    CPU_n_14
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.889 f  last_clock_state_reg_i_1/O
                         net (fo=145, routed)         0.565     7.454    CPU/i_fetch/CLK
    SLICE_X48Y41         FDRE                                         r  CPU/i_fetch/index_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDRE (Prop_fdre_C_Q)         0.146     7.600 r  CPU/i_fetch/index_reg[4]/Q
                         net (fo=3, routed)           0.086     7.686    CPU/i_fetch/Q[4]
    SLICE_X48Y41         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     7.810 r  CPU/i_fetch/index0_carry__0/O[1]
                         net (fo=1, routed)           0.000     7.810    CPU/i_fetch/p_0_in[5]
    SLICE_X48Y41         FDRE                                         r  CPU/i_fetch/index_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    R2                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     5.350 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.074     6.424    CPU/i_execute/i_dcache/CLK100MHZ_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.061     6.485 f  CPU/i_execute/i_dcache/data_out_reg[31]_i_5/O
                         net (fo=31, routed)          0.575     7.060    CPU_n_14
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.173 f  last_clock_state_reg_i_1/O
                         net (fo=145, routed)         0.835     8.007    CPU/i_fetch/CLK
    SLICE_X48Y41         FDRE                                         r  CPU/i_fetch/index_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.554     7.454    
    SLICE_X48Y41         FDRE (Hold_fdre_C_D)         0.112     7.566    CPU/i_fetch/index_reg[5]
  -------------------------------------------------------------------
                         required time                         -7.566    
                         arrival time                           7.810    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 CPU/i_fetch/index_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/i_fetch/index_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.358ns  (logic 0.270ns (75.423%)  route 0.088ns (24.578%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.007ns = ( 8.007 - 5.000 ) 
    Source Clock Delay      (SCD):    2.454ns = ( 7.454 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    R2                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     5.320 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.915     6.234    CPU/i_execute/i_dcache/CLK100MHZ_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.049     6.283 f  CPU/i_execute/i_dcache/data_out_reg[31]_i_5/O
                         net (fo=31, routed)          0.513     6.796    CPU_n_14
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.889 f  last_clock_state_reg_i_1/O
                         net (fo=145, routed)         0.565     7.454    CPU/i_fetch/CLK
    SLICE_X48Y40         FDRE                                         r  CPU/i_fetch/index_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.146     7.600 r  CPU/i_fetch/index_reg[0]/Q
                         net (fo=3, routed)           0.088     7.688    CPU/i_fetch/Q[0]
    SLICE_X48Y40         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     7.812 r  CPU/i_fetch/index0_carry/O[1]
                         net (fo=1, routed)           0.000     7.812    CPU/i_fetch/p_0_in[1]
    SLICE_X48Y40         FDRE                                         r  CPU/i_fetch/index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    R2                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     5.350 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.074     6.424    CPU/i_execute/i_dcache/CLK100MHZ_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.061     6.485 f  CPU/i_execute/i_dcache/data_out_reg[31]_i_5/O
                         net (fo=31, routed)          0.575     7.060    CPU_n_14
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.173 f  last_clock_state_reg_i_1/O
                         net (fo=145, routed)         0.835     8.007    CPU/i_fetch/CLK
    SLICE_X48Y40         FDRE                                         r  CPU/i_fetch/index_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.554     7.454    
    SLICE_X48Y40         FDRE (Hold_fdre_C_D)         0.112     7.566    CPU/i_fetch/index_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.566    
                         arrival time                           7.812    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB18_X1Y16    CPU/i_icache/instructions_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X1Y16    CPU/i_icache/instructions_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y11  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0   last_clock_state_reg_i_1/I
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y2   n_1_115_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y3   n_2_96_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y4   n_3_105_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y5   n_4_102_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y6   n_5_119_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y7   n_6_100_BUFG_inst/I
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y47    CPU/i_execute/i_regs/regs_reg_r1_0_15_18_23/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y48    CPU/i_execute/i_regs/regs_reg_r1_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y48    CPU/i_execute/i_regs/regs_reg_r1_0_15_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y48    CPU/i_execute/i_regs/regs_reg_r1_0_15_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y48    CPU/i_execute/i_regs/regs_reg_r1_0_15_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y48    CPU/i_execute/i_regs/regs_reg_r1_0_15_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y48    CPU/i_execute/i_regs/regs_reg_r1_0_15_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y48    CPU/i_execute/i_regs/regs_reg_r1_0_15_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y48    CPU/i_execute/i_regs/regs_reg_r1_0_15_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y47    CPU/i_execute/i_regs/regs_reg_r2_0_15_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y50    CPU/i_execute/i_regs/regs_reg_r1_0_15_24_29/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y50    CPU/i_execute/i_regs/regs_reg_r1_0_15_24_29/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y50    CPU/i_execute/i_regs/regs_reg_r1_0_15_24_29/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y50    CPU/i_execute/i_regs/regs_reg_r1_0_15_24_29/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y50    CPU/i_execute/i_regs/regs_reg_r1_0_15_24_29/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y50    CPU/i_execute/i_regs/regs_reg_r1_0_15_24_29/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y50    CPU/i_execute/i_regs/regs_reg_r1_0_15_24_29/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y50    CPU/i_execute/i_regs/regs_reg_r1_0_15_24_29/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y48    CPU/i_execute/i_regs/regs_reg_r1_0_15_30_31/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y48    CPU/i_execute/i_regs/regs_reg_r1_0_15_30_31/RAMA_D1/CLK



