#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: matrix_multiplication.ram+matrix_c_00^q0~51_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~51.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication.ram+matrix_c_00^q0~51_FF_NODE.clk[0] (.latch)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00^q0~51_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     1.462
matrix_multiplication^data_from_out_mat~51.in[0] (.names)                                 1.338     2.800
matrix_multiplication^data_from_out_mat~51.out[0] (.names)                                0.235     3.035
out:matrix_multiplication^data_from_out_mat~51.outpad[0] (.output)                        1.338     4.372
data arrival time                                                                                   4.372

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.372
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.372


#Path 2
Startpoint: matrix_multiplication.ram+matrix_c_00^q0~59_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~59.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication.ram+matrix_c_00^q0~59_FF_NODE.clk[0] (.latch)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00^q0~59_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     1.462
matrix_multiplication^data_from_out_mat~59.in[0] (.names)                                 1.338     2.800
matrix_multiplication^data_from_out_mat~59.out[0] (.names)                                0.235     3.035
out:matrix_multiplication^data_from_out_mat~59.outpad[0] (.output)                        1.338     4.372
data arrival time                                                                                   4.372

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.372
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.372


#Path 3
Startpoint: matrix_multiplication.ram+matrix_c_00^q0~58_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~58.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication.ram+matrix_c_00^q0~58_FF_NODE.clk[0] (.latch)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00^q0~58_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     1.462
matrix_multiplication^data_from_out_mat~58.in[0] (.names)                                 1.338     2.800
matrix_multiplication^data_from_out_mat~58.out[0] (.names)                                0.235     3.035
out:matrix_multiplication^data_from_out_mat~58.outpad[0] (.output)                        1.338     4.372
data arrival time                                                                                   4.372

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.372
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.372


#Path 4
Startpoint: matrix_multiplication.ram+matrix_c_00^q0~57_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~57.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication.ram+matrix_c_00^q0~57_FF_NODE.clk[0] (.latch)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00^q0~57_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     1.462
matrix_multiplication^data_from_out_mat~57.in[0] (.names)                                 1.338     2.800
matrix_multiplication^data_from_out_mat~57.out[0] (.names)                                0.235     3.035
out:matrix_multiplication^data_from_out_mat~57.outpad[0] (.output)                        1.338     4.372
data arrival time                                                                                   4.372

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.372
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.372


#Path 5
Startpoint: matrix_multiplication.ram+matrix_c_00^q0~56_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~56.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication.ram+matrix_c_00^q0~56_FF_NODE.clk[0] (.latch)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00^q0~56_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     1.462
matrix_multiplication^data_from_out_mat~56.in[0] (.names)                                 1.338     2.800
matrix_multiplication^data_from_out_mat~56.out[0] (.names)                                0.235     3.035
out:matrix_multiplication^data_from_out_mat~56.outpad[0] (.output)                        1.338     4.372
data arrival time                                                                                   4.372

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.372
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.372


#Path 6
Startpoint: matrix_multiplication.ram+matrix_c_00^q0~55_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~55.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication.ram+matrix_c_00^q0~55_FF_NODE.clk[0] (.latch)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00^q0~55_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     1.462
matrix_multiplication^data_from_out_mat~55.in[0] (.names)                                 1.338     2.800
matrix_multiplication^data_from_out_mat~55.out[0] (.names)                                0.235     3.035
out:matrix_multiplication^data_from_out_mat~55.outpad[0] (.output)                        1.338     4.372
data arrival time                                                                                   4.372

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.372
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.372


#Path 7
Startpoint: matrix_multiplication.ram+matrix_c_00^q0~54_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~54.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication.ram+matrix_c_00^q0~54_FF_NODE.clk[0] (.latch)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00^q0~54_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     1.462
matrix_multiplication^data_from_out_mat~54.in[0] (.names)                                 1.338     2.800
matrix_multiplication^data_from_out_mat~54.out[0] (.names)                                0.235     3.035
out:matrix_multiplication^data_from_out_mat~54.outpad[0] (.output)                        1.338     4.372
data arrival time                                                                                   4.372

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.372
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.372


#Path 8
Startpoint: matrix_multiplication.ram+matrix_c_00^q0~53_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~53.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication.ram+matrix_c_00^q0~53_FF_NODE.clk[0] (.latch)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00^q0~53_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     1.462
matrix_multiplication^data_from_out_mat~53.in[0] (.names)                                 1.338     2.800
matrix_multiplication^data_from_out_mat~53.out[0] (.names)                                0.235     3.035
out:matrix_multiplication^data_from_out_mat~53.outpad[0] (.output)                        1.338     4.372
data arrival time                                                                                   4.372

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.372
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.372


#Path 9
Startpoint: matrix_multiplication.ram+matrix_c_00^q0~52_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~52.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication.ram+matrix_c_00^q0~52_FF_NODE.clk[0] (.latch)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00^q0~52_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     1.462
matrix_multiplication^data_from_out_mat~52.in[0] (.names)                                 1.338     2.800
matrix_multiplication^data_from_out_mat~52.out[0] (.names)                                0.235     3.035
out:matrix_multiplication^data_from_out_mat~52.outpad[0] (.output)                        1.338     4.372
data arrival time                                                                                   4.372

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.372
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.372


#Path 10
Startpoint: matrix_multiplication.ram+matrix_c_00^q0~60_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~60.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication.ram+matrix_c_00^q0~60_FF_NODE.clk[0] (.latch)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00^q0~60_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     1.462
matrix_multiplication^data_from_out_mat~60.in[0] (.names)                                 1.338     2.800
matrix_multiplication^data_from_out_mat~60.out[0] (.names)                                0.235     3.035
out:matrix_multiplication^data_from_out_mat~60.outpad[0] (.output)                        1.338     4.372
data arrival time                                                                                   4.372

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.372
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.372


#Path 11
Startpoint: matrix_multiplication.ram+matrix_c_00^q0~50_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~50.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication.ram+matrix_c_00^q0~50_FF_NODE.clk[0] (.latch)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00^q0~50_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     1.462
matrix_multiplication^data_from_out_mat~50.in[0] (.names)                                 1.338     2.800
matrix_multiplication^data_from_out_mat~50.out[0] (.names)                                0.235     3.035
out:matrix_multiplication^data_from_out_mat~50.outpad[0] (.output)                        1.338     4.372
data arrival time                                                                                   4.372

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.372
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.372


#Path 12
Startpoint: matrix_multiplication.ram+matrix_c_00^q0~49_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~49.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication.ram+matrix_c_00^q0~49_FF_NODE.clk[0] (.latch)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00^q0~49_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     1.462
matrix_multiplication^data_from_out_mat~49.in[0] (.names)                                 1.338     2.800
matrix_multiplication^data_from_out_mat~49.out[0] (.names)                                0.235     3.035
out:matrix_multiplication^data_from_out_mat~49.outpad[0] (.output)                        1.338     4.372
data arrival time                                                                                   4.372

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.372
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.372


#Path 13
Startpoint: matrix_multiplication.ram+matrix_c_00^q0~48_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~48.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication.ram+matrix_c_00^q0~48_FF_NODE.clk[0] (.latch)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00^q0~48_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     1.462
matrix_multiplication^data_from_out_mat~48.in[0] (.names)                                 1.338     2.800
matrix_multiplication^data_from_out_mat~48.out[0] (.names)                                0.235     3.035
out:matrix_multiplication^data_from_out_mat~48.outpad[0] (.output)                        1.338     4.372
data arrival time                                                                                   4.372

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.372
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.372


#Path 14
Startpoint: matrix_multiplication.ram+matrix_c_00^q0~47_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~47.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication.ram+matrix_c_00^q0~47_FF_NODE.clk[0] (.latch)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00^q0~47_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     1.462
matrix_multiplication^data_from_out_mat~47.in[0] (.names)                                 1.338     2.800
matrix_multiplication^data_from_out_mat~47.out[0] (.names)                                0.235     3.035
out:matrix_multiplication^data_from_out_mat~47.outpad[0] (.output)                        1.338     4.372
data arrival time                                                                                   4.372

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.372
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.372


#Path 15
Startpoint: matrix_multiplication.ram+matrix_c_00^q0~46_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~46.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication.ram+matrix_c_00^q0~46_FF_NODE.clk[0] (.latch)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00^q0~46_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     1.462
matrix_multiplication^data_from_out_mat~46.in[0] (.names)                                 1.338     2.800
matrix_multiplication^data_from_out_mat~46.out[0] (.names)                                0.235     3.035
out:matrix_multiplication^data_from_out_mat~46.outpad[0] (.output)                        1.338     4.372
data arrival time                                                                                   4.372

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.372
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.372


#Path 16
Startpoint: matrix_multiplication.ram+matrix_c_00^q0~45_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~45.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication.ram+matrix_c_00^q0~45_FF_NODE.clk[0] (.latch)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00^q0~45_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     1.462
matrix_multiplication^data_from_out_mat~45.in[0] (.names)                                 1.338     2.800
matrix_multiplication^data_from_out_mat~45.out[0] (.names)                                0.235     3.035
out:matrix_multiplication^data_from_out_mat~45.outpad[0] (.output)                        1.338     4.372
data arrival time                                                                                   4.372

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.372
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.372


#Path 17
Startpoint: matrix_multiplication.ram+matrix_c_00^q0~44_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~44.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication.ram+matrix_c_00^q0~44_FF_NODE.clk[0] (.latch)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00^q0~44_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     1.462
matrix_multiplication^data_from_out_mat~44.in[0] (.names)                                 1.338     2.800
matrix_multiplication^data_from_out_mat~44.out[0] (.names)                                0.235     3.035
out:matrix_multiplication^data_from_out_mat~44.outpad[0] (.output)                        1.338     4.372
data arrival time                                                                                   4.372

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.372
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.372


#Path 18
Startpoint: matrix_multiplication.ram+matrix_c_00^q0~12_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~12.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication.ram+matrix_c_00^q0~12_FF_NODE.clk[0] (.latch)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00^q0~12_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     1.462
matrix_multiplication^data_from_out_mat~12.in[0] (.names)                                 1.338     2.800
matrix_multiplication^data_from_out_mat~12.out[0] (.names)                                0.235     3.035
out:matrix_multiplication^data_from_out_mat~12.outpad[0] (.output)                        1.338     4.372
data arrival time                                                                                   4.372

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.372
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.372


#Path 19
Startpoint: matrix_multiplication.ram+matrix_c_00^q0~61_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~61.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication.ram+matrix_c_00^q0~61_FF_NODE.clk[0] (.latch)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00^q0~61_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     1.462
matrix_multiplication^data_from_out_mat~61.in[0] (.names)                                 1.338     2.800
matrix_multiplication^data_from_out_mat~61.out[0] (.names)                                0.235     3.035
out:matrix_multiplication^data_from_out_mat~61.outpad[0] (.output)                        1.338     4.372
data arrival time                                                                                   4.372

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.372
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.372


#Path 20
Startpoint: matrix_multiplication.ram+matrix_c_00^q0~62_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~62.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication.ram+matrix_c_00^q0~62_FF_NODE.clk[0] (.latch)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00^q0~62_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     1.462
matrix_multiplication^data_from_out_mat~62.in[0] (.names)                                 1.338     2.800
matrix_multiplication^data_from_out_mat~62.out[0] (.names)                                0.235     3.035
out:matrix_multiplication^data_from_out_mat~62.outpad[0] (.output)                        1.338     4.372
data arrival time                                                                                   4.372

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.372
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.372


#Path 21
Startpoint: matrix_multiplication.ram+matrix_c_00^q0~63_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~63.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication.ram+matrix_c_00^q0~63_FF_NODE.clk[0] (.latch)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00^q0~63_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     1.462
matrix_multiplication^data_from_out_mat~63.in[0] (.names)                                 1.338     2.800
matrix_multiplication^data_from_out_mat~63.out[0] (.names)                                0.235     3.035
out:matrix_multiplication^data_from_out_mat~63.outpad[0] (.output)                        1.338     4.372
data arrival time                                                                                   4.372

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.372
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.372


#Path 22
Startpoint: matrix_multiplication.ram+matrix_c_00^q0~11_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~11.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication.ram+matrix_c_00^q0~11_FF_NODE.clk[0] (.latch)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00^q0~11_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     1.462
matrix_multiplication^data_from_out_mat~11.in[0] (.names)                                 1.338     2.800
matrix_multiplication^data_from_out_mat~11.out[0] (.names)                                0.235     3.035
out:matrix_multiplication^data_from_out_mat~11.outpad[0] (.output)                        1.338     4.372
data arrival time                                                                                   4.372

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.372
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.372


#Path 23
Startpoint: matrix_multiplication.ram+matrix_c_00^q0~10_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~10.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication.ram+matrix_c_00^q0~10_FF_NODE.clk[0] (.latch)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00^q0~10_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     1.462
matrix_multiplication^data_from_out_mat~10.in[0] (.names)                                 1.338     2.800
matrix_multiplication^data_from_out_mat~10.out[0] (.names)                                0.235     3.035
out:matrix_multiplication^data_from_out_mat~10.outpad[0] (.output)                        1.338     4.372
data arrival time                                                                                   4.372

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.372
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.372


#Path 24
Startpoint: matrix_multiplication.ram+matrix_c_00^q0~9_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~9.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                              0.000     0.000
clock source latency                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                              0.000     0.000
matrix_multiplication.ram+matrix_c_00^q0~9_FF_NODE.clk[0] (.latch)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00^q0~9_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     1.462
matrix_multiplication^data_from_out_mat~9.in[0] (.names)                                 1.338     2.800
matrix_multiplication^data_from_out_mat~9.out[0] (.names)                                0.235     3.035
out:matrix_multiplication^data_from_out_mat~9.outpad[0] (.output)                        1.338     4.372
data arrival time                                                                                  4.372

clock matrix_multiplication^clk (rise edge)                                              0.000     0.000
clock source latency                                                                     0.000     0.000
clock uncertainty                                                                        0.000     0.000
output external delay                                                                    0.000     0.000
data required time                                                                                 0.000
--------------------------------------------------------------------------------------------------------
data required time                                                                                 0.000
data arrival time                                                                                 -4.372
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -4.372


#Path 25
Startpoint: matrix_multiplication.ram+matrix_c_00^q0~8_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~8.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                              0.000     0.000
clock source latency                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                              0.000     0.000
matrix_multiplication.ram+matrix_c_00^q0~8_FF_NODE.clk[0] (.latch)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00^q0~8_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     1.462
matrix_multiplication^data_from_out_mat~8.in[0] (.names)                                 1.338     2.800
matrix_multiplication^data_from_out_mat~8.out[0] (.names)                                0.235     3.035
out:matrix_multiplication^data_from_out_mat~8.outpad[0] (.output)                        1.338     4.372
data arrival time                                                                                  4.372

clock matrix_multiplication^clk (rise edge)                                              0.000     0.000
clock source latency                                                                     0.000     0.000
clock uncertainty                                                                        0.000     0.000
output external delay                                                                    0.000     0.000
data required time                                                                                 0.000
--------------------------------------------------------------------------------------------------------
data required time                                                                                 0.000
data arrival time                                                                                 -4.372
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -4.372


#Path 26
Startpoint: matrix_multiplication.ram+matrix_c_00^q0~7_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~7.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                              0.000     0.000
clock source latency                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                              0.000     0.000
matrix_multiplication.ram+matrix_c_00^q0~7_FF_NODE.clk[0] (.latch)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00^q0~7_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     1.462
matrix_multiplication^data_from_out_mat~7.in[0] (.names)                                 1.338     2.800
matrix_multiplication^data_from_out_mat~7.out[0] (.names)                                0.235     3.035
out:matrix_multiplication^data_from_out_mat~7.outpad[0] (.output)                        1.338     4.372
data arrival time                                                                                  4.372

clock matrix_multiplication^clk (rise edge)                                              0.000     0.000
clock source latency                                                                     0.000     0.000
clock uncertainty                                                                        0.000     0.000
output external delay                                                                    0.000     0.000
data required time                                                                                 0.000
--------------------------------------------------------------------------------------------------------
data required time                                                                                 0.000
data arrival time                                                                                 -4.372
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -4.372


#Path 27
Startpoint: matrix_multiplication.ram+matrix_c_00^q0~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~6.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                              0.000     0.000
clock source latency                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                              0.000     0.000
matrix_multiplication.ram+matrix_c_00^q0~6_FF_NODE.clk[0] (.latch)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00^q0~6_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     1.462
matrix_multiplication^data_from_out_mat~6.in[0] (.names)                                 1.338     2.800
matrix_multiplication^data_from_out_mat~6.out[0] (.names)                                0.235     3.035
out:matrix_multiplication^data_from_out_mat~6.outpad[0] (.output)                        1.338     4.372
data arrival time                                                                                  4.372

clock matrix_multiplication^clk (rise edge)                                              0.000     0.000
clock source latency                                                                     0.000     0.000
clock uncertainty                                                                        0.000     0.000
output external delay                                                                    0.000     0.000
data required time                                                                                 0.000
--------------------------------------------------------------------------------------------------------
data required time                                                                                 0.000
data arrival time                                                                                 -4.372
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -4.372


#Path 28
Startpoint: matrix_multiplication.ram+matrix_c_00^q0~5_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~5.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                              0.000     0.000
clock source latency                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                              0.000     0.000
matrix_multiplication.ram+matrix_c_00^q0~5_FF_NODE.clk[0] (.latch)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00^q0~5_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     1.462
matrix_multiplication^data_from_out_mat~5.in[0] (.names)                                 1.338     2.800
matrix_multiplication^data_from_out_mat~5.out[0] (.names)                                0.235     3.035
out:matrix_multiplication^data_from_out_mat~5.outpad[0] (.output)                        1.338     4.372
data arrival time                                                                                  4.372

clock matrix_multiplication^clk (rise edge)                                              0.000     0.000
clock source latency                                                                     0.000     0.000
clock uncertainty                                                                        0.000     0.000
output external delay                                                                    0.000     0.000
data required time                                                                                 0.000
--------------------------------------------------------------------------------------------------------
data required time                                                                                 0.000
data arrival time                                                                                 -4.372
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -4.372


#Path 29
Startpoint: matrix_multiplication.ram+matrix_c_00^q0~4_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~4.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                              0.000     0.000
clock source latency                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                              0.000     0.000
matrix_multiplication.ram+matrix_c_00^q0~4_FF_NODE.clk[0] (.latch)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00^q0~4_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     1.462
matrix_multiplication^data_from_out_mat~4.in[0] (.names)                                 1.338     2.800
matrix_multiplication^data_from_out_mat~4.out[0] (.names)                                0.235     3.035
out:matrix_multiplication^data_from_out_mat~4.outpad[0] (.output)                        1.338     4.372
data arrival time                                                                                  4.372

clock matrix_multiplication^clk (rise edge)                                              0.000     0.000
clock source latency                                                                     0.000     0.000
clock uncertainty                                                                        0.000     0.000
output external delay                                                                    0.000     0.000
data required time                                                                                 0.000
--------------------------------------------------------------------------------------------------------
data required time                                                                                 0.000
data arrival time                                                                                 -4.372
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -4.372


#Path 30
Startpoint: matrix_multiplication.ram+matrix_c_00^q0~3_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~3.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                              0.000     0.000
clock source latency                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                              0.000     0.000
matrix_multiplication.ram+matrix_c_00^q0~3_FF_NODE.clk[0] (.latch)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00^q0~3_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     1.462
matrix_multiplication^data_from_out_mat~3.in[0] (.names)                                 1.338     2.800
matrix_multiplication^data_from_out_mat~3.out[0] (.names)                                0.235     3.035
out:matrix_multiplication^data_from_out_mat~3.outpad[0] (.output)                        1.338     4.372
data arrival time                                                                                  4.372

clock matrix_multiplication^clk (rise edge)                                              0.000     0.000
clock source latency                                                                     0.000     0.000
clock uncertainty                                                                        0.000     0.000
output external delay                                                                    0.000     0.000
data required time                                                                                 0.000
--------------------------------------------------------------------------------------------------------
data required time                                                                                 0.000
data arrival time                                                                                 -4.372
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -4.372


#Path 31
Startpoint: matrix_multiplication.ram+matrix_c_00^q0~2_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~2.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                              0.000     0.000
clock source latency                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                              0.000     0.000
matrix_multiplication.ram+matrix_c_00^q0~2_FF_NODE.clk[0] (.latch)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00^q0~2_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     1.462
matrix_multiplication^data_from_out_mat~2.in[0] (.names)                                 1.338     2.800
matrix_multiplication^data_from_out_mat~2.out[0] (.names)                                0.235     3.035
out:matrix_multiplication^data_from_out_mat~2.outpad[0] (.output)                        1.338     4.372
data arrival time                                                                                  4.372

clock matrix_multiplication^clk (rise edge)                                              0.000     0.000
clock source latency                                                                     0.000     0.000
clock uncertainty                                                                        0.000     0.000
output external delay                                                                    0.000     0.000
data required time                                                                                 0.000
--------------------------------------------------------------------------------------------------------
data required time                                                                                 0.000
data arrival time                                                                                 -4.372
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -4.372


#Path 32
Startpoint: matrix_multiplication.ram+matrix_c_00^q0~1_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~1.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                              0.000     0.000
clock source latency                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                              0.000     0.000
matrix_multiplication.ram+matrix_c_00^q0~1_FF_NODE.clk[0] (.latch)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00^q0~1_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     1.462
matrix_multiplication^data_from_out_mat~1.in[0] (.names)                                 1.338     2.800
matrix_multiplication^data_from_out_mat~1.out[0] (.names)                                0.235     3.035
out:matrix_multiplication^data_from_out_mat~1.outpad[0] (.output)                        1.338     4.372
data arrival time                                                                                  4.372

clock matrix_multiplication^clk (rise edge)                                              0.000     0.000
clock source latency                                                                     0.000     0.000
clock uncertainty                                                                        0.000     0.000
output external delay                                                                    0.000     0.000
data required time                                                                                 0.000
--------------------------------------------------------------------------------------------------------
data required time                                                                                 0.000
data arrival time                                                                                 -4.372
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -4.372


#Path 33
Startpoint: matrix_multiplication.ram+matrix_c_00^q0~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~0.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                              0.000     0.000
clock source latency                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                              0.000     0.000
matrix_multiplication.ram+matrix_c_00^q0~0_FF_NODE.clk[0] (.latch)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00^q0~0_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     1.462
matrix_multiplication^data_from_out_mat~0.in[0] (.names)                                 1.338     2.800
matrix_multiplication^data_from_out_mat~0.out[0] (.names)                                0.235     3.035
out:matrix_multiplication^data_from_out_mat~0.outpad[0] (.output)                        1.338     4.372
data arrival time                                                                                  4.372

clock matrix_multiplication^clk (rise edge)                                              0.000     0.000
clock source latency                                                                     0.000     0.000
clock uncertainty                                                                        0.000     0.000
output external delay                                                                    0.000     0.000
data required time                                                                                 0.000
--------------------------------------------------------------------------------------------------------
data required time                                                                                 0.000
data arrival time                                                                                 -4.372
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -4.372


#Path 34
Startpoint: matrix_multiplication.ram+matrix_c_00^q0~42_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~42.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication.ram+matrix_c_00^q0~42_FF_NODE.clk[0] (.latch)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00^q0~42_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     1.462
matrix_multiplication^data_from_out_mat~42.in[0] (.names)                                 1.338     2.800
matrix_multiplication^data_from_out_mat~42.out[0] (.names)                                0.235     3.035
out:matrix_multiplication^data_from_out_mat~42.outpad[0] (.output)                        1.338     4.372
data arrival time                                                                                   4.372

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.372
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.372


#Path 35
Startpoint: matrix_multiplication.ram+matrix_c_00^q0~13_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~13.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication.ram+matrix_c_00^q0~13_FF_NODE.clk[0] (.latch)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00^q0~13_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     1.462
matrix_multiplication^data_from_out_mat~13.in[0] (.names)                                 1.338     2.800
matrix_multiplication^data_from_out_mat~13.out[0] (.names)                                0.235     3.035
out:matrix_multiplication^data_from_out_mat~13.outpad[0] (.output)                        1.338     4.372
data arrival time                                                                                   4.372

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.372
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.372


#Path 36
Startpoint: matrix_multiplication.ram+matrix_c_00^q0~14_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~14.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication.ram+matrix_c_00^q0~14_FF_NODE.clk[0] (.latch)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00^q0~14_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     1.462
matrix_multiplication^data_from_out_mat~14.in[0] (.names)                                 1.338     2.800
matrix_multiplication^data_from_out_mat~14.out[0] (.names)                                0.235     3.035
out:matrix_multiplication^data_from_out_mat~14.outpad[0] (.output)                        1.338     4.372
data arrival time                                                                                   4.372

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.372
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.372


#Path 37
Startpoint: matrix_multiplication.ram+matrix_c_00^q0~15_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~15.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication.ram+matrix_c_00^q0~15_FF_NODE.clk[0] (.latch)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00^q0~15_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     1.462
matrix_multiplication^data_from_out_mat~15.in[0] (.names)                                 1.338     2.800
matrix_multiplication^data_from_out_mat~15.out[0] (.names)                                0.235     3.035
out:matrix_multiplication^data_from_out_mat~15.outpad[0] (.output)                        1.338     4.372
data arrival time                                                                                   4.372

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.372
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.372


#Path 38
Startpoint: matrix_multiplication.ram+matrix_c_00^q0~16_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~16.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication.ram+matrix_c_00^q0~16_FF_NODE.clk[0] (.latch)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00^q0~16_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     1.462
matrix_multiplication^data_from_out_mat~16.in[0] (.names)                                 1.338     2.800
matrix_multiplication^data_from_out_mat~16.out[0] (.names)                                0.235     3.035
out:matrix_multiplication^data_from_out_mat~16.outpad[0] (.output)                        1.338     4.372
data arrival time                                                                                   4.372

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.372
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.372


#Path 39
Startpoint: matrix_multiplication.ram+matrix_c_00^q0~17_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~17.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication.ram+matrix_c_00^q0~17_FF_NODE.clk[0] (.latch)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00^q0~17_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     1.462
matrix_multiplication^data_from_out_mat~17.in[0] (.names)                                 1.338     2.800
matrix_multiplication^data_from_out_mat~17.out[0] (.names)                                0.235     3.035
out:matrix_multiplication^data_from_out_mat~17.outpad[0] (.output)                        1.338     4.372
data arrival time                                                                                   4.372

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.372
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.372


#Path 40
Startpoint: matrix_multiplication.ram+matrix_c_00^q0~18_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~18.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication.ram+matrix_c_00^q0~18_FF_NODE.clk[0] (.latch)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00^q0~18_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     1.462
matrix_multiplication^data_from_out_mat~18.in[0] (.names)                                 1.338     2.800
matrix_multiplication^data_from_out_mat~18.out[0] (.names)                                0.235     3.035
out:matrix_multiplication^data_from_out_mat~18.outpad[0] (.output)                        1.338     4.372
data arrival time                                                                                   4.372

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.372
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.372


#Path 41
Startpoint: matrix_multiplication.ram+matrix_c_00^q0~19_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~19.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication.ram+matrix_c_00^q0~19_FF_NODE.clk[0] (.latch)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00^q0~19_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     1.462
matrix_multiplication^data_from_out_mat~19.in[0] (.names)                                 1.338     2.800
matrix_multiplication^data_from_out_mat~19.out[0] (.names)                                0.235     3.035
out:matrix_multiplication^data_from_out_mat~19.outpad[0] (.output)                        1.338     4.372
data arrival time                                                                                   4.372

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.372
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.372


#Path 42
Startpoint: matrix_multiplication.ram+matrix_c_00^q0~20_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~20.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication.ram+matrix_c_00^q0~20_FF_NODE.clk[0] (.latch)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00^q0~20_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     1.462
matrix_multiplication^data_from_out_mat~20.in[0] (.names)                                 1.338     2.800
matrix_multiplication^data_from_out_mat~20.out[0] (.names)                                0.235     3.035
out:matrix_multiplication^data_from_out_mat~20.outpad[0] (.output)                        1.338     4.372
data arrival time                                                                                   4.372

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.372
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.372


#Path 43
Startpoint: matrix_multiplication.ram+matrix_c_00^q0~21_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~21.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication.ram+matrix_c_00^q0~21_FF_NODE.clk[0] (.latch)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00^q0~21_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     1.462
matrix_multiplication^data_from_out_mat~21.in[0] (.names)                                 1.338     2.800
matrix_multiplication^data_from_out_mat~21.out[0] (.names)                                0.235     3.035
out:matrix_multiplication^data_from_out_mat~21.outpad[0] (.output)                        1.338     4.372
data arrival time                                                                                   4.372

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.372
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.372


#Path 44
Startpoint: matrix_multiplication.ram+matrix_c_00^q0~22_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~22.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication.ram+matrix_c_00^q0~22_FF_NODE.clk[0] (.latch)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00^q0~22_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     1.462
matrix_multiplication^data_from_out_mat~22.in[0] (.names)                                 1.338     2.800
matrix_multiplication^data_from_out_mat~22.out[0] (.names)                                0.235     3.035
out:matrix_multiplication^data_from_out_mat~22.outpad[0] (.output)                        1.338     4.372
data arrival time                                                                                   4.372

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.372
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.372


#Path 45
Startpoint: matrix_multiplication.ram+matrix_c_00^q0~23_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~23.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication.ram+matrix_c_00^q0~23_FF_NODE.clk[0] (.latch)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00^q0~23_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     1.462
matrix_multiplication^data_from_out_mat~23.in[0] (.names)                                 1.338     2.800
matrix_multiplication^data_from_out_mat~23.out[0] (.names)                                0.235     3.035
out:matrix_multiplication^data_from_out_mat~23.outpad[0] (.output)                        1.338     4.372
data arrival time                                                                                   4.372

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.372
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.372


#Path 46
Startpoint: matrix_multiplication.ram+matrix_c_00^q0~24_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~24.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication.ram+matrix_c_00^q0~24_FF_NODE.clk[0] (.latch)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00^q0~24_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     1.462
matrix_multiplication^data_from_out_mat~24.in[0] (.names)                                 1.338     2.800
matrix_multiplication^data_from_out_mat~24.out[0] (.names)                                0.235     3.035
out:matrix_multiplication^data_from_out_mat~24.outpad[0] (.output)                        1.338     4.372
data arrival time                                                                                   4.372

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.372
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.372


#Path 47
Startpoint: matrix_multiplication.ram+matrix_c_00^q0~25_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~25.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication.ram+matrix_c_00^q0~25_FF_NODE.clk[0] (.latch)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00^q0~25_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     1.462
matrix_multiplication^data_from_out_mat~25.in[0] (.names)                                 1.338     2.800
matrix_multiplication^data_from_out_mat~25.out[0] (.names)                                0.235     3.035
out:matrix_multiplication^data_from_out_mat~25.outpad[0] (.output)                        1.338     4.372
data arrival time                                                                                   4.372

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.372
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.372


#Path 48
Startpoint: matrix_multiplication.ram+matrix_c_00^q0~26_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~26.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication.ram+matrix_c_00^q0~26_FF_NODE.clk[0] (.latch)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00^q0~26_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     1.462
matrix_multiplication^data_from_out_mat~26.in[0] (.names)                                 1.338     2.800
matrix_multiplication^data_from_out_mat~26.out[0] (.names)                                0.235     3.035
out:matrix_multiplication^data_from_out_mat~26.outpad[0] (.output)                        1.338     4.372
data arrival time                                                                                   4.372

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.372
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.372


#Path 49
Startpoint: matrix_multiplication.ram+matrix_c_00^q0~27_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~27.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication.ram+matrix_c_00^q0~27_FF_NODE.clk[0] (.latch)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00^q0~27_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     1.462
matrix_multiplication^data_from_out_mat~27.in[0] (.names)                                 1.338     2.800
matrix_multiplication^data_from_out_mat~27.out[0] (.names)                                0.235     3.035
out:matrix_multiplication^data_from_out_mat~27.outpad[0] (.output)                        1.338     4.372
data arrival time                                                                                   4.372

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.372
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.372


#Path 50
Startpoint: matrix_multiplication.ram+matrix_c_00^q0~29_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~29.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication.ram+matrix_c_00^q0~29_FF_NODE.clk[0] (.latch)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00^q0~29_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     1.462
matrix_multiplication^data_from_out_mat~29.in[0] (.names)                                 1.338     2.800
matrix_multiplication^data_from_out_mat~29.out[0] (.names)                                0.235     3.035
out:matrix_multiplication^data_from_out_mat~29.outpad[0] (.output)                        1.338     4.372
data arrival time                                                                                   4.372

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.372
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.372


#Path 51
Startpoint: matrix_multiplication.ram+matrix_c_00^q0~43_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~43.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication.ram+matrix_c_00^q0~43_FF_NODE.clk[0] (.latch)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00^q0~43_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     1.462
matrix_multiplication^data_from_out_mat~43.in[0] (.names)                                 1.338     2.800
matrix_multiplication^data_from_out_mat~43.out[0] (.names)                                0.235     3.035
out:matrix_multiplication^data_from_out_mat~43.outpad[0] (.output)                        1.338     4.372
data arrival time                                                                                   4.372

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.372
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.372


#Path 52
Startpoint: matrix_multiplication.ram+matrix_c_00^q0~41_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~41.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication.ram+matrix_c_00^q0~41_FF_NODE.clk[0] (.latch)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00^q0~41_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     1.462
matrix_multiplication^data_from_out_mat~41.in[0] (.names)                                 1.338     2.800
matrix_multiplication^data_from_out_mat~41.out[0] (.names)                                0.235     3.035
out:matrix_multiplication^data_from_out_mat~41.outpad[0] (.output)                        1.338     4.372
data arrival time                                                                                   4.372

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.372
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.372


#Path 53
Startpoint: matrix_multiplication.ram+matrix_c_00^q0~40_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~40.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication.ram+matrix_c_00^q0~40_FF_NODE.clk[0] (.latch)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00^q0~40_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     1.462
matrix_multiplication^data_from_out_mat~40.in[0] (.names)                                 1.338     2.800
matrix_multiplication^data_from_out_mat~40.out[0] (.names)                                0.235     3.035
out:matrix_multiplication^data_from_out_mat~40.outpad[0] (.output)                        1.338     4.372
data arrival time                                                                                   4.372

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.372
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.372


#Path 54
Startpoint: matrix_multiplication.ram+matrix_c_00^q0~39_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~39.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication.ram+matrix_c_00^q0~39_FF_NODE.clk[0] (.latch)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00^q0~39_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     1.462
matrix_multiplication^data_from_out_mat~39.in[0] (.names)                                 1.338     2.800
matrix_multiplication^data_from_out_mat~39.out[0] (.names)                                0.235     3.035
out:matrix_multiplication^data_from_out_mat~39.outpad[0] (.output)                        1.338     4.372
data arrival time                                                                                   4.372

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.372
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.372


#Path 55
Startpoint: matrix_multiplication.ram+matrix_c_00^q0~38_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~38.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication.ram+matrix_c_00^q0~38_FF_NODE.clk[0] (.latch)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00^q0~38_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     1.462
matrix_multiplication^data_from_out_mat~38.in[0] (.names)                                 1.338     2.800
matrix_multiplication^data_from_out_mat~38.out[0] (.names)                                0.235     3.035
out:matrix_multiplication^data_from_out_mat~38.outpad[0] (.output)                        1.338     4.372
data arrival time                                                                                   4.372

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.372
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.372


#Path 56
Startpoint: matrix_multiplication.ram+matrix_c_00^q0~37_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~37.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication.ram+matrix_c_00^q0~37_FF_NODE.clk[0] (.latch)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00^q0~37_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     1.462
matrix_multiplication^data_from_out_mat~37.in[0] (.names)                                 1.338     2.800
matrix_multiplication^data_from_out_mat~37.out[0] (.names)                                0.235     3.035
out:matrix_multiplication^data_from_out_mat~37.outpad[0] (.output)                        1.338     4.372
data arrival time                                                                                   4.372

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.372
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.372


#Path 57
Startpoint: matrix_multiplication.ram+matrix_c_00^q0~36_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~36.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication.ram+matrix_c_00^q0~36_FF_NODE.clk[0] (.latch)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00^q0~36_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     1.462
matrix_multiplication^data_from_out_mat~36.in[0] (.names)                                 1.338     2.800
matrix_multiplication^data_from_out_mat~36.out[0] (.names)                                0.235     3.035
out:matrix_multiplication^data_from_out_mat~36.outpad[0] (.output)                        1.338     4.372
data arrival time                                                                                   4.372

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.372
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.372


#Path 58
Startpoint: matrix_multiplication.ram+matrix_c_00^q0~35_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~35.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication.ram+matrix_c_00^q0~35_FF_NODE.clk[0] (.latch)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00^q0~35_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     1.462
matrix_multiplication^data_from_out_mat~35.in[0] (.names)                                 1.338     2.800
matrix_multiplication^data_from_out_mat~35.out[0] (.names)                                0.235     3.035
out:matrix_multiplication^data_from_out_mat~35.outpad[0] (.output)                        1.338     4.372
data arrival time                                                                                   4.372

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.372
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.372


#Path 59
Startpoint: matrix_multiplication.ram+matrix_c_00^q0~34_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~34.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication.ram+matrix_c_00^q0~34_FF_NODE.clk[0] (.latch)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00^q0~34_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     1.462
matrix_multiplication^data_from_out_mat~34.in[0] (.names)                                 1.338     2.800
matrix_multiplication^data_from_out_mat~34.out[0] (.names)                                0.235     3.035
out:matrix_multiplication^data_from_out_mat~34.outpad[0] (.output)                        1.338     4.372
data arrival time                                                                                   4.372

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.372
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.372


#Path 60
Startpoint: matrix_multiplication.ram+matrix_c_00^q0~33_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~33.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication.ram+matrix_c_00^q0~33_FF_NODE.clk[0] (.latch)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00^q0~33_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     1.462
matrix_multiplication^data_from_out_mat~33.in[0] (.names)                                 1.338     2.800
matrix_multiplication^data_from_out_mat~33.out[0] (.names)                                0.235     3.035
out:matrix_multiplication^data_from_out_mat~33.outpad[0] (.output)                        1.338     4.372
data arrival time                                                                                   4.372

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.372
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.372


#Path 61
Startpoint: matrix_multiplication.ram+matrix_c_00^q0~32_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~32.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication.ram+matrix_c_00^q0~32_FF_NODE.clk[0] (.latch)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00^q0~32_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     1.462
matrix_multiplication^data_from_out_mat~32.in[0] (.names)                                 1.338     2.800
matrix_multiplication^data_from_out_mat~32.out[0] (.names)                                0.235     3.035
out:matrix_multiplication^data_from_out_mat~32.outpad[0] (.output)                        1.338     4.372
data arrival time                                                                                   4.372

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.372
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.372


#Path 62
Startpoint: matrix_multiplication.ram+matrix_c_00^q0~31_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~31.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication.ram+matrix_c_00^q0~31_FF_NODE.clk[0] (.latch)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00^q0~31_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     1.462
matrix_multiplication^data_from_out_mat~31.in[0] (.names)                                 1.338     2.800
matrix_multiplication^data_from_out_mat~31.out[0] (.names)                                0.235     3.035
out:matrix_multiplication^data_from_out_mat~31.outpad[0] (.output)                        1.338     4.372
data arrival time                                                                                   4.372

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.372
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.372


#Path 63
Startpoint: matrix_multiplication.ram+matrix_c_00^q0~30_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~30.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication.ram+matrix_c_00^q0~30_FF_NODE.clk[0] (.latch)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00^q0~30_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     1.462
matrix_multiplication^data_from_out_mat~30.in[0] (.names)                                 1.338     2.800
matrix_multiplication^data_from_out_mat~30.out[0] (.names)                                0.235     3.035
out:matrix_multiplication^data_from_out_mat~30.outpad[0] (.output)                        1.338     4.372
data arrival time                                                                                   4.372

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.372
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.372


#Path 64
Startpoint: matrix_multiplication.ram+matrix_c_00^q0~28_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~28.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication.ram+matrix_c_00^q0~28_FF_NODE.clk[0] (.latch)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00^q0~28_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     1.462
matrix_multiplication^data_from_out_mat~28.in[0] (.names)                                 1.338     2.800
matrix_multiplication^data_from_out_mat~28.out[0] (.names)                                0.235     3.035
out:matrix_multiplication^data_from_out_mat~28.outpad[0] (.output)                        1.338     4.372
data arrival time                                                                                   4.372

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.372
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.372


#Path 65
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~196.addr2[4] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590.in[1] (.names)                                                                                            1.338     2.896
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590.out[0] (.names)                                                                                           0.235     3.131
dummy_implicit_memory_output~196.addr2[4] (dual_port_ram)                                                                                                                   1.338     4.468
data arrival time                                                                                                                                                                     4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~196.clk[0] (dual_port_ram)                                                                                                                     1.338     1.338
clock uncertainty                                                                                                                                                           0.000     1.338
cell setup time                                                                                                                                                            -0.509     0.829
data required time                                                                                                                                                                    0.829
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                    0.829
data arrival time                                                                                                                                                                    -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.640


#Path 66
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~194.addr2[4] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590.in[1] (.names)                                                                                            1.338     2.896
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590.out[0] (.names)                                                                                           0.235     3.131
dummy_implicit_memory_output~194.addr2[4] (dual_port_ram)                                                                                                                   1.338     4.468
data arrival time                                                                                                                                                                     4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~194.clk[0] (dual_port_ram)                                                                                                                     1.338     1.338
clock uncertainty                                                                                                                                                           0.000     1.338
cell setup time                                                                                                                                                            -0.509     0.829
data required time                                                                                                                                                                    0.829
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                    0.829
data arrival time                                                                                                                                                                    -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.640


#Path 67
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~195.addr2[4] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590.in[1] (.names)                                                                                            1.338     2.896
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590.out[0] (.names)                                                                                           0.235     3.131
dummy_implicit_memory_output~195.addr2[4] (dual_port_ram)                                                                                                                   1.338     4.468
data arrival time                                                                                                                                                                     4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~195.clk[0] (dual_port_ram)                                                                                                                     1.338     1.338
clock uncertainty                                                                                                                                                           0.000     1.338
cell setup time                                                                                                                                                            -0.509     0.829
data required time                                                                                                                                                                    0.829
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                    0.829
data arrival time                                                                                                                                                                    -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.640


#Path 68
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~237.addr2[4] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590.in[1] (.names)                                                                                            1.338     2.896
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590.out[0] (.names)                                                                                           0.235     3.131
dummy_implicit_memory_output~237.addr2[4] (dual_port_ram)                                                                                                                   1.338     4.468
data arrival time                                                                                                                                                                     4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~237.clk[0] (dual_port_ram)                                                                                                                     1.338     1.338
clock uncertainty                                                                                                                                                           0.000     1.338
cell setup time                                                                                                                                                            -0.509     0.829
data required time                                                                                                                                                                    0.829
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                    0.829
data arrival time                                                                                                                                                                    -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.640


#Path 69
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~245.addr2[4] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590.in[1] (.names)                                                                                            1.338     2.896
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590.out[0] (.names)                                                                                           0.235     3.131
dummy_implicit_memory_output~245.addr2[4] (dual_port_ram)                                                                                                                   1.338     4.468
data arrival time                                                                                                                                                                     4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~245.clk[0] (dual_port_ram)                                                                                                                     1.338     1.338
clock uncertainty                                                                                                                                                           0.000     1.338
cell setup time                                                                                                                                                            -0.509     0.829
data required time                                                                                                                                                                    0.829
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                    0.829
data arrival time                                                                                                                                                                    -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.640


#Path 70
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~244.addr2[4] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590.in[1] (.names)                                                                                            1.338     2.896
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590.out[0] (.names)                                                                                           0.235     3.131
dummy_implicit_memory_output~244.addr2[4] (dual_port_ram)                                                                                                                   1.338     4.468
data arrival time                                                                                                                                                                     4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~244.clk[0] (dual_port_ram)                                                                                                                     1.338     1.338
clock uncertainty                                                                                                                                                           0.000     1.338
cell setup time                                                                                                                                                            -0.509     0.829
data required time                                                                                                                                                                    0.829
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                    0.829
data arrival time                                                                                                                                                                    -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.640


#Path 71
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~243.addr2[4] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590.in[1] (.names)                                                                                            1.338     2.896
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590.out[0] (.names)                                                                                           0.235     3.131
dummy_implicit_memory_output~243.addr2[4] (dual_port_ram)                                                                                                                   1.338     4.468
data arrival time                                                                                                                                                                     4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~243.clk[0] (dual_port_ram)                                                                                                                     1.338     1.338
clock uncertainty                                                                                                                                                           0.000     1.338
cell setup time                                                                                                                                                            -0.509     0.829
data required time                                                                                                                                                                    0.829
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                    0.829
data arrival time                                                                                                                                                                    -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.640


#Path 72
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~242.addr2[4] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590.in[1] (.names)                                                                                            1.338     2.896
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590.out[0] (.names)                                                                                           0.235     3.131
dummy_implicit_memory_output~242.addr2[4] (dual_port_ram)                                                                                                                   1.338     4.468
data arrival time                                                                                                                                                                     4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~242.clk[0] (dual_port_ram)                                                                                                                     1.338     1.338
clock uncertainty                                                                                                                                                           0.000     1.338
cell setup time                                                                                                                                                            -0.509     0.829
data required time                                                                                                                                                                    0.829
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                    0.829
data arrival time                                                                                                                                                                    -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.640


#Path 73
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~241.addr2[4] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590.in[1] (.names)                                                                                            1.338     2.896
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590.out[0] (.names)                                                                                           0.235     3.131
dummy_implicit_memory_output~241.addr2[4] (dual_port_ram)                                                                                                                   1.338     4.468
data arrival time                                                                                                                                                                     4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~241.clk[0] (dual_port_ram)                                                                                                                     1.338     1.338
clock uncertainty                                                                                                                                                           0.000     1.338
cell setup time                                                                                                                                                            -0.509     0.829
data required time                                                                                                                                                                    0.829
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                    0.829
data arrival time                                                                                                                                                                    -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.640


#Path 74
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~240.addr2[4] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590.in[1] (.names)                                                                                            1.338     2.896
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590.out[0] (.names)                                                                                           0.235     3.131
dummy_implicit_memory_output~240.addr2[4] (dual_port_ram)                                                                                                                   1.338     4.468
data arrival time                                                                                                                                                                     4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~240.clk[0] (dual_port_ram)                                                                                                                     1.338     1.338
clock uncertainty                                                                                                                                                           0.000     1.338
cell setup time                                                                                                                                                            -0.509     0.829
data required time                                                                                                                                                                    0.829
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                    0.829
data arrival time                                                                                                                                                                    -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.640


#Path 75
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~239.addr2[4] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590.in[1] (.names)                                                                                            1.338     2.896
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590.out[0] (.names)                                                                                           0.235     3.131
dummy_implicit_memory_output~239.addr2[4] (dual_port_ram)                                                                                                                   1.338     4.468
data arrival time                                                                                                                                                                     4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~239.clk[0] (dual_port_ram)                                                                                                                     1.338     1.338
clock uncertainty                                                                                                                                                           0.000     1.338
cell setup time                                                                                                                                                            -0.509     0.829
data required time                                                                                                                                                                    0.829
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                    0.829
data arrival time                                                                                                                                                                    -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.640


#Path 76
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~238.addr2[4] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590.in[1] (.names)                                                                                            1.338     2.896
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590.out[0] (.names)                                                                                           0.235     3.131
dummy_implicit_memory_output~238.addr2[4] (dual_port_ram)                                                                                                                   1.338     4.468
data arrival time                                                                                                                                                                     4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~238.clk[0] (dual_port_ram)                                                                                                                     1.338     1.338
clock uncertainty                                                                                                                                                           0.000     1.338
cell setup time                                                                                                                                                            -0.509     0.829
data required time                                                                                                                                                                    0.829
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                    0.829
data arrival time                                                                                                                                                                    -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.640


#Path 77
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~246.addr2[4] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590.in[1] (.names)                                                                                            1.338     2.896
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590.out[0] (.names)                                                                                           0.235     3.131
dummy_implicit_memory_output~246.addr2[4] (dual_port_ram)                                                                                                                   1.338     4.468
data arrival time                                                                                                                                                                     4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~246.clk[0] (dual_port_ram)                                                                                                                     1.338     1.338
clock uncertainty                                                                                                                                                           0.000     1.338
cell setup time                                                                                                                                                            -0.509     0.829
data required time                                                                                                                                                                    0.829
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                    0.829
data arrival time                                                                                                                                                                    -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.640


#Path 78
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~236.addr2[4] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590.in[1] (.names)                                                                                            1.338     2.896
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590.out[0] (.names)                                                                                           0.235     3.131
dummy_implicit_memory_output~236.addr2[4] (dual_port_ram)                                                                                                                   1.338     4.468
data arrival time                                                                                                                                                                     4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~236.clk[0] (dual_port_ram)                                                                                                                     1.338     1.338
clock uncertainty                                                                                                                                                           0.000     1.338
cell setup time                                                                                                                                                            -0.509     0.829
data required time                                                                                                                                                                    0.829
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                    0.829
data arrival time                                                                                                                                                                    -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.640


#Path 79
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~235.addr2[4] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590.in[1] (.names)                                                                                            1.338     2.896
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590.out[0] (.names)                                                                                           0.235     3.131
dummy_implicit_memory_output~235.addr2[4] (dual_port_ram)                                                                                                                   1.338     4.468
data arrival time                                                                                                                                                                     4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~235.clk[0] (dual_port_ram)                                                                                                                     1.338     1.338
clock uncertainty                                                                                                                                                           0.000     1.338
cell setup time                                                                                                                                                            -0.509     0.829
data required time                                                                                                                                                                    0.829
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                    0.829
data arrival time                                                                                                                                                                    -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.640


#Path 80
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~234.addr2[4] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590.in[1] (.names)                                                                                            1.338     2.896
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590.out[0] (.names)                                                                                           0.235     3.131
dummy_implicit_memory_output~234.addr2[4] (dual_port_ram)                                                                                                                   1.338     4.468
data arrival time                                                                                                                                                                     4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~234.clk[0] (dual_port_ram)                                                                                                                     1.338     1.338
clock uncertainty                                                                                                                                                           0.000     1.338
cell setup time                                                                                                                                                            -0.509     0.829
data required time                                                                                                                                                                    0.829
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                    0.829
data arrival time                                                                                                                                                                    -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.640


#Path 81
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~233.addr2[4] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590.in[1] (.names)                                                                                            1.338     2.896
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590.out[0] (.names)                                                                                           0.235     3.131
dummy_implicit_memory_output~233.addr2[4] (dual_port_ram)                                                                                                                   1.338     4.468
data arrival time                                                                                                                                                                     4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~233.clk[0] (dual_port_ram)                                                                                                                     1.338     1.338
clock uncertainty                                                                                                                                                           0.000     1.338
cell setup time                                                                                                                                                            -0.509     0.829
data required time                                                                                                                                                                    0.829
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                    0.829
data arrival time                                                                                                                                                                    -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.640


#Path 82
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~232.addr2[4] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590.in[1] (.names)                                                                                            1.338     2.896
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590.out[0] (.names)                                                                                           0.235     3.131
dummy_implicit_memory_output~232.addr2[4] (dual_port_ram)                                                                                                                   1.338     4.468
data arrival time                                                                                                                                                                     4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~232.clk[0] (dual_port_ram)                                                                                                                     1.338     1.338
clock uncertainty                                                                                                                                                           0.000     1.338
cell setup time                                                                                                                                                            -0.509     0.829
data required time                                                                                                                                                                    0.829
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                    0.829
data arrival time                                                                                                                                                                    -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.640


#Path 83
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~231.addr2[4] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590.in[1] (.names)                                                                                            1.338     2.896
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590.out[0] (.names)                                                                                           0.235     3.131
dummy_implicit_memory_output~231.addr2[4] (dual_port_ram)                                                                                                                   1.338     4.468
data arrival time                                                                                                                                                                     4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~231.clk[0] (dual_port_ram)                                                                                                                     1.338     1.338
clock uncertainty                                                                                                                                                           0.000     1.338
cell setup time                                                                                                                                                            -0.509     0.829
data required time                                                                                                                                                                    0.829
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                    0.829
data arrival time                                                                                                                                                                    -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.640


#Path 84
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~230.addr2[4] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590.in[1] (.names)                                                                                            1.338     2.896
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590.out[0] (.names)                                                                                           0.235     3.131
dummy_implicit_memory_output~230.addr2[4] (dual_port_ram)                                                                                                                   1.338     4.468
data arrival time                                                                                                                                                                     4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~230.clk[0] (dual_port_ram)                                                                                                                     1.338     1.338
clock uncertainty                                                                                                                                                           0.000     1.338
cell setup time                                                                                                                                                            -0.509     0.829
data required time                                                                                                                                                                    0.829
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                    0.829
data arrival time                                                                                                                                                                    -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.640


#Path 85
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~229.addr2[4] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590.in[1] (.names)                                                                                            1.338     2.896
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590.out[0] (.names)                                                                                           0.235     3.131
dummy_implicit_memory_output~229.addr2[4] (dual_port_ram)                                                                                                                   1.338     4.468
data arrival time                                                                                                                                                                     4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~229.clk[0] (dual_port_ram)                                                                                                                     1.338     1.338
clock uncertainty                                                                                                                                                           0.000     1.338
cell setup time                                                                                                                                                            -0.509     0.829
data required time                                                                                                                                                                    0.829
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                    0.829
data arrival time                                                                                                                                                                    -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.640


#Path 86
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~247.addr2[4] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590.in[1] (.names)                                                                                            1.338     2.896
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590.out[0] (.names)                                                                                           0.235     3.131
dummy_implicit_memory_output~247.addr2[4] (dual_port_ram)                                                                                                                   1.338     4.468
data arrival time                                                                                                                                                                     4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~247.clk[0] (dual_port_ram)                                                                                                                     1.338     1.338
clock uncertainty                                                                                                                                                           0.000     1.338
cell setup time                                                                                                                                                            -0.509     0.829
data required time                                                                                                                                                                    0.829
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                    0.829
data arrival time                                                                                                                                                                    -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.640


#Path 87
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~248.addr2[4] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590.in[1] (.names)                                                                                            1.338     2.896
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590.out[0] (.names)                                                                                           0.235     3.131
dummy_implicit_memory_output~248.addr2[4] (dual_port_ram)                                                                                                                   1.338     4.468
data arrival time                                                                                                                                                                     4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~248.clk[0] (dual_port_ram)                                                                                                                     1.338     1.338
clock uncertainty                                                                                                                                                           0.000     1.338
cell setup time                                                                                                                                                            -0.509     0.829
data required time                                                                                                                                                                    0.829
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                    0.829
data arrival time                                                                                                                                                                    -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.640


#Path 88
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~249.addr2[4] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590.in[1] (.names)                                                                                            1.338     2.896
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590.out[0] (.names)                                                                                           0.235     3.131
dummy_implicit_memory_output~249.addr2[4] (dual_port_ram)                                                                                                                   1.338     4.468
data arrival time                                                                                                                                                                     4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~249.clk[0] (dual_port_ram)                                                                                                                     1.338     1.338
clock uncertainty                                                                                                                                                           0.000     1.338
cell setup time                                                                                                                                                            -0.509     0.829
data required time                                                                                                                                                                    0.829
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                    0.829
data arrival time                                                                                                                                                                    -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.640


#Path 89
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~250.addr2[4] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590.in[1] (.names)                                                                                            1.338     2.896
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590.out[0] (.names)                                                                                           0.235     3.131
dummy_implicit_memory_output~250.addr2[4] (dual_port_ram)                                                                                                                   1.338     4.468
data arrival time                                                                                                                                                                     4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~250.clk[0] (dual_port_ram)                                                                                                                     1.338     1.338
clock uncertainty                                                                                                                                                           0.000     1.338
cell setup time                                                                                                                                                            -0.509     0.829
data required time                                                                                                                                                                    0.829
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                    0.829
data arrival time                                                                                                                                                                    -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.640


#Path 90
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~251.addr2[4] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590.in[1] (.names)                                                                                            1.338     2.896
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590.out[0] (.names)                                                                                           0.235     3.131
dummy_implicit_memory_output~251.addr2[4] (dual_port_ram)                                                                                                                   1.338     4.468
data arrival time                                                                                                                                                                     4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~251.clk[0] (dual_port_ram)                                                                                                                     1.338     1.338
clock uncertainty                                                                                                                                                           0.000     1.338
cell setup time                                                                                                                                                            -0.509     0.829
data required time                                                                                                                                                                    0.829
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                    0.829
data arrival time                                                                                                                                                                    -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.640


#Path 91
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~252.addr2[4] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590.in[1] (.names)                                                                                            1.338     2.896
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590.out[0] (.names)                                                                                           0.235     3.131
dummy_implicit_memory_output~252.addr2[4] (dual_port_ram)                                                                                                                   1.338     4.468
data arrival time                                                                                                                                                                     4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~252.clk[0] (dual_port_ram)                                                                                                                     1.338     1.338
clock uncertainty                                                                                                                                                           0.000     1.338
cell setup time                                                                                                                                                            -0.509     0.829
data required time                                                                                                                                                                    0.829
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                    0.829
data arrival time                                                                                                                                                                    -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.640


#Path 92
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~253.addr2[4] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590.in[1] (.names)                                                                                            1.338     2.896
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590.out[0] (.names)                                                                                           0.235     3.131
dummy_implicit_memory_output~253.addr2[4] (dual_port_ram)                                                                                                                   1.338     4.468
data arrival time                                                                                                                                                                     4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~253.clk[0] (dual_port_ram)                                                                                                                     1.338     1.338
clock uncertainty                                                                                                                                                           0.000     1.338
cell setup time                                                                                                                                                            -0.509     0.829
data required time                                                                                                                                                                    0.829
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                    0.829
data arrival time                                                                                                                                                                    -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.640


#Path 93
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~254.addr2[4] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590.in[1] (.names)                                                                                            1.338     2.896
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590.out[0] (.names)                                                                                           0.235     3.131
dummy_implicit_memory_output~254.addr2[4] (dual_port_ram)                                                                                                                   1.338     4.468
data arrival time                                                                                                                                                                     4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~254.clk[0] (dual_port_ram)                                                                                                                     1.338     1.338
clock uncertainty                                                                                                                                                           0.000     1.338
cell setup time                                                                                                                                                            -0.509     0.829
data required time                                                                                                                                                                    0.829
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                    0.829
data arrival time                                                                                                                                                                    -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.640


#Path 94
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~255.addr1[4] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662.in[1] (.names)                                                                                                            1.338     2.896
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662.out[0] (.names)                                                                                                           0.235     3.131
dummy_implicit_memory_output~255.addr1[4] (dual_port_ram)                                                                                                                   1.338     4.468
data arrival time                                                                                                                                                                     4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~255.clk[0] (dual_port_ram)                                                                                                                     1.338     1.338
clock uncertainty                                                                                                                                                           0.000     1.338
cell setup time                                                                                                                                                            -0.509     0.829
data required time                                                                                                                                                                    0.829
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                    0.829
data arrival time                                                                                                                                                                    -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.640


#Path 95
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~192.addr1[4] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662.in[1] (.names)                                                                                                            1.338     2.896
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662.out[0] (.names)                                                                                                           0.235     3.131
dummy_implicit_memory_output~192.addr1[4] (dual_port_ram)                                                                                                                   1.338     4.468
data arrival time                                                                                                                                                                     4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~192.clk[0] (dual_port_ram)                                                                                                                     1.338     1.338
clock uncertainty                                                                                                                                                           0.000     1.338
cell setup time                                                                                                                                                            -0.509     0.829
data required time                                                                                                                                                                    0.829
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                    0.829
data arrival time                                                                                                                                                                    -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.640


#Path 96
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~193.addr1[4] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662.in[1] (.names)                                                                                                            1.338     2.896
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662.out[0] (.names)                                                                                                           0.235     3.131
dummy_implicit_memory_output~193.addr1[4] (dual_port_ram)                                                                                                                   1.338     4.468
data arrival time                                                                                                                                                                     4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~193.clk[0] (dual_port_ram)                                                                                                                     1.338     1.338
clock uncertainty                                                                                                                                                           0.000     1.338
cell setup time                                                                                                                                                            -0.509     0.829
data required time                                                                                                                                                                    0.829
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                    0.829
data arrival time                                                                                                                                                                    -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.640


#Path 97
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~194.addr1[4] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662.in[1] (.names)                                                                                                            1.338     2.896
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662.out[0] (.names)                                                                                                           0.235     3.131
dummy_implicit_memory_output~194.addr1[4] (dual_port_ram)                                                                                                                   1.338     4.468
data arrival time                                                                                                                                                                     4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~194.clk[0] (dual_port_ram)                                                                                                                     1.338     1.338
clock uncertainty                                                                                                                                                           0.000     1.338
cell setup time                                                                                                                                                            -0.509     0.829
data required time                                                                                                                                                                    0.829
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                    0.829
data arrival time                                                                                                                                                                    -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.640


#Path 98
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~195.addr1[4] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662.in[1] (.names)                                                                                                            1.338     2.896
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662.out[0] (.names)                                                                                                           0.235     3.131
dummy_implicit_memory_output~195.addr1[4] (dual_port_ram)                                                                                                                   1.338     4.468
data arrival time                                                                                                                                                                     4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~195.clk[0] (dual_port_ram)                                                                                                                     1.338     1.338
clock uncertainty                                                                                                                                                           0.000     1.338
cell setup time                                                                                                                                                            -0.509     0.829
data required time                                                                                                                                                                    0.829
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                    0.829
data arrival time                                                                                                                                                                    -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.640


#Path 99
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~196.addr1[4] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662.in[1] (.names)                                                                                                            1.338     2.896
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662.out[0] (.names)                                                                                                           0.235     3.131
dummy_implicit_memory_output~196.addr1[4] (dual_port_ram)                                                                                                                   1.338     4.468
data arrival time                                                                                                                                                                     4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~196.clk[0] (dual_port_ram)                                                                                                                     1.338     1.338
clock uncertainty                                                                                                                                                           0.000     1.338
cell setup time                                                                                                                                                            -0.509     0.829
data required time                                                                                                                                                                    0.829
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                    0.829
data arrival time                                                                                                                                                                    -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.640


#Path 100
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~230.addr1[4] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662.in[1] (.names)                                                                                                            1.338     2.896
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662.out[0] (.names)                                                                                                           0.235     3.131
dummy_implicit_memory_output~230.addr1[4] (dual_port_ram)                                                                                                                   1.338     4.468
data arrival time                                                                                                                                                                     4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~230.clk[0] (dual_port_ram)                                                                                                                     1.338     1.338
clock uncertainty                                                                                                                                                           0.000     1.338
cell setup time                                                                                                                                                            -0.509     0.829
data required time                                                                                                                                                                    0.829
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                    0.829
data arrival time                                                                                                                                                                    -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.640


#End of timing report
