lbl_802F3D20:
/* 802F3D20  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 802F3D24  39 40 00 00 */	li r10, 0
/* 802F3D28  38 E0 00 00 */	li r7, 0
/* 802F3D2C  3D 00 80 3A */	lis r8, j2dDefaultIndTexMtxInfo@ha /* 0x803A1BC4@ha */
/* 802F3D30  39 08 1B C4 */	addi r8, r8, j2dDefaultIndTexMtxInfo@l /* 0x803A1BC4@l */
lbl_802F3D34:
/* 802F3D34  39 20 00 00 */	li r9, 0
/* 802F3D38  7D 68 3A 14 */	add r11, r8, r7
/* 802F3D3C  39 81 00 08 */	addi r12, r1, 8
/* 802F3D40  7D 8C 3A 14 */	add r12, r12, r7
/* 802F3D44  38 00 00 03 */	li r0, 3
/* 802F3D48  7C 09 03 A6 */	mtctr r0
lbl_802F3D4C:
/* 802F3D4C  7C 0B 4C 2E */	lfsx f0, r11, r9
/* 802F3D50  7C 0C 4D 2E */	stfsx f0, r12, r9
/* 802F3D54  39 29 00 04 */	addi r9, r9, 4
/* 802F3D58  42 00 FF F4 */	bdnz lbl_802F3D4C
/* 802F3D5C  39 4A 00 01 */	addi r10, r10, 1
/* 802F3D60  2C 0A 00 02 */	cmpwi r10, 2
/* 802F3D64  38 E7 00 0C */	addi r7, r7, 0xc
/* 802F3D68  41 80 FF CC */	blt lbl_802F3D34
/* 802F3D6C  3C E0 80 3A */	lis r7, j2dDefaultIndTexMtxInfo@ha /* 0x803A1BC4@ha */
/* 802F3D70  38 E7 1B C4 */	addi r7, r7, j2dDefaultIndTexMtxInfo@l /* 0x803A1BC4@l */
/* 802F3D74  88 07 00 18 */	lbz r0, 0x18(r7)
/* 802F3D78  98 01 00 20 */	stb r0, 0x20(r1)
/* 802F3D7C  80 84 00 0C */	lwz r4, 0xc(r4)
/* 802F3D80  28 04 00 00 */	cmplwi r4, 0
/* 802F3D84  41 82 00 6C */	beq lbl_802F3DF0
/* 802F3D88  1C 05 01 28 */	mulli r0, r5, 0x128
/* 802F3D8C  7C A4 02 14 */	add r5, r4, r0
/* 802F3D90  88 05 00 00 */	lbz r0, 0(r5)
/* 802F3D94  28 00 00 01 */	cmplwi r0, 1
/* 802F3D98  40 82 00 58 */	bne lbl_802F3DF0
/* 802F3D9C  1C 86 00 1C */	mulli r4, r6, 0x1c
/* 802F3DA0  38 C4 00 0C */	addi r6, r4, 0xc
/* 802F3DA4  7C C5 32 14 */	add r6, r5, r6
/* 802F3DA8  38 E0 00 00 */	li r7, 0
/* 802F3DAC  38 80 00 00 */	li r4, 0
lbl_802F3DB0:
/* 802F3DB0  38 A0 00 00 */	li r5, 0
/* 802F3DB4  7D 06 22 14 */	add r8, r6, r4
/* 802F3DB8  7D 23 22 14 */	add r9, r3, r4
/* 802F3DBC  38 00 00 03 */	li r0, 3
/* 802F3DC0  7C 09 03 A6 */	mtctr r0
lbl_802F3DC4:
/* 802F3DC4  7C 08 2C 2E */	lfsx f0, r8, r5
/* 802F3DC8  7C 09 2D 2E */	stfsx f0, r9, r5
/* 802F3DCC  38 A5 00 04 */	addi r5, r5, 4
/* 802F3DD0  42 00 FF F4 */	bdnz lbl_802F3DC4
/* 802F3DD4  38 E7 00 01 */	addi r7, r7, 1
/* 802F3DD8  2C 07 00 02 */	cmpwi r7, 2
/* 802F3DDC  38 84 00 0C */	addi r4, r4, 0xc
/* 802F3DE0  41 80 FF D0 */	blt lbl_802F3DB0
/* 802F3DE4  88 06 00 18 */	lbz r0, 0x18(r6)
/* 802F3DE8  98 03 00 18 */	stb r0, 0x18(r3)
/* 802F3DEC  48 00 00 30 */	b lbl_802F3E1C
lbl_802F3DF0:
/* 802F3DF0  38 A3 FF FC */	addi r5, r3, -4
/* 802F3DF4  38 81 00 04 */	addi r4, r1, 4
/* 802F3DF8  38 00 00 03 */	li r0, 3
/* 802F3DFC  7C 09 03 A6 */	mtctr r0
lbl_802F3E00:
/* 802F3E00  80 64 00 04 */	lwz r3, 4(r4)
/* 802F3E04  84 04 00 08 */	lwzu r0, 8(r4)
/* 802F3E08  90 65 00 04 */	stw r3, 4(r5)
/* 802F3E0C  94 05 00 08 */	stwu r0, 8(r5)
/* 802F3E10  42 00 FF F0 */	bdnz lbl_802F3E00
/* 802F3E14  80 04 00 04 */	lwz r0, 4(r4)
/* 802F3E18  90 05 00 04 */	stw r0, 4(r5)
lbl_802F3E1C:
/* 802F3E1C  38 21 00 30 */	addi r1, r1, 0x30
/* 802F3E20  4E 80 00 20 */	blr 
