
*** Running vivado
    with args -log _7Seg_Driver_Choice.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source _7Seg_Driver_Choice.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source _7Seg_Driver_Choice.tcl -notrace
Command: synth_design -top _7Seg_Driver_Choice -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 73400 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 432.047 ; gain = 98.563
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module '_7Seg_Driver_Choice' [F:/vivado/2 -  _v3_2/project_1/project_1.srcs/sources_1/new/lab2-3.v:117]
INFO: [Synth 8-6157] synthesizing module '_7Seg_Driver_decoder' [F:/vivado/2 -  _v3_2/project_1/project_1.srcs/sources_1/new/lab2-3.v:22]
INFO: [Synth 8-6155] done synthesizing module '_7Seg_Driver_decoder' (1#1) [F:/vivado/2 -  _v3_2/project_1/project_1.srcs/sources_1/new/lab2-3.v:22]
INFO: [Synth 8-6157] synthesizing module '_7Seg_Driver_selector' [F:/vivado/2 -  _v3_2/project_1/project_1.srcs/sources_1/new/lab2-3.v:82]
INFO: [Synth 8-6155] done synthesizing module '_7Seg_Driver_selector' (2#1) [F:/vivado/2 -  _v3_2/project_1/project_1.srcs/sources_1/new/lab2-3.v:82]
INFO: [Synth 8-6155] done synthesizing module '_7Seg_Driver_Choice' (3#1) [F:/vivado/2 -  _v3_2/project_1/project_1.srcs/sources_1/new/lab2-3.v:117]
WARNING: [Synth 8-3331] design _7Seg_Driver_selector has unconnected port SW[12]
WARNING: [Synth 8-3331] design _7Seg_Driver_selector has unconnected port SW[11]
WARNING: [Synth 8-3331] design _7Seg_Driver_selector has unconnected port SW[10]
WARNING: [Synth 8-3331] design _7Seg_Driver_selector has unconnected port SW[9]
WARNING: [Synth 8-3331] design _7Seg_Driver_selector has unconnected port SW[8]
WARNING: [Synth 8-3331] design _7Seg_Driver_selector has unconnected port SW[7]
WARNING: [Synth 8-3331] design _7Seg_Driver_selector has unconnected port SW[6]
WARNING: [Synth 8-3331] design _7Seg_Driver_selector has unconnected port SW[5]
WARNING: [Synth 8-3331] design _7Seg_Driver_selector has unconnected port SW[4]
WARNING: [Synth 8-3331] design _7Seg_Driver_selector has unconnected port SW[3]
WARNING: [Synth 8-3331] design _7Seg_Driver_selector has unconnected port SW[2]
WARNING: [Synth 8-3331] design _7Seg_Driver_selector has unconnected port SW[1]
WARNING: [Synth 8-3331] design _7Seg_Driver_selector has unconnected port SW[0]
WARNING: [Synth 8-3331] design _7Seg_Driver_decoder has unconnected port SW[15]
WARNING: [Synth 8-3331] design _7Seg_Driver_decoder has unconnected port SW[14]
WARNING: [Synth 8-3331] design _7Seg_Driver_decoder has unconnected port SW[13]
WARNING: [Synth 8-3331] design _7Seg_Driver_decoder has unconnected port SW[12]
WARNING: [Synth 8-3331] design _7Seg_Driver_decoder has unconnected port SW[11]
WARNING: [Synth 8-3331] design _7Seg_Driver_decoder has unconnected port SW[10]
WARNING: [Synth 8-3331] design _7Seg_Driver_decoder has unconnected port SW[9]
WARNING: [Synth 8-3331] design _7Seg_Driver_decoder has unconnected port SW[8]
WARNING: [Synth 8-3331] design _7Seg_Driver_decoder has unconnected port SW[7]
WARNING: [Synth 8-3331] design _7Seg_Driver_decoder has unconnected port SW[6]
WARNING: [Synth 8-3331] design _7Seg_Driver_decoder has unconnected port SW[5]
WARNING: [Synth 8-3331] design _7Seg_Driver_decoder has unconnected port SW[4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 488.266 ; gain = 154.781
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 488.266 ; gain = 154.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 488.266 ; gain = 154.781
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/vivado/实验2 -  简单组合电路设计_v3_2/Nexys4DDR_Master 2.xdc]
WARNING: [Vivado 12-507] No nets matched 'LED_OBUF[3]'. [F:/vivado/实验2 -  简单组合电路设计_v3_2/Nexys4DDR_Master 2.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/vivado/实验2 -  简单组合电路设计_v3_2/Nexys4DDR_Master 2.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [F:/vivado/实验2 -  简单组合电路设计_v3_2/Nexys4DDR_Master 2.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/vivado/实验2 -  简单组合电路设计_v3_2/Nexys4DDR_Master 2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/_7Seg_Driver_Choice_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/_7Seg_Driver_Choice_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [F:/vivado/实验2 -  简单组合电路设计_v3_2/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CA'. [F:/vivado/实验2 -  简单组合电路设计_v3_2/Nexys4DDR_Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/vivado/实验2 -  简单组合电路设计_v3_2/Nexys4DDR_Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CB'. [F:/vivado/实验2 -  简单组合电路设计_v3_2/Nexys4DDR_Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/vivado/实验2 -  简单组合电路设计_v3_2/Nexys4DDR_Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CC'. [F:/vivado/实验2 -  简单组合电路设计_v3_2/Nexys4DDR_Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/vivado/实验2 -  简单组合电路设计_v3_2/Nexys4DDR_Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CD'. [F:/vivado/实验2 -  简单组合电路设计_v3_2/Nexys4DDR_Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/vivado/实验2 -  简单组合电路设计_v3_2/Nexys4DDR_Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CE'. [F:/vivado/实验2 -  简单组合电路设计_v3_2/Nexys4DDR_Master.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/vivado/实验2 -  简单组合电路设计_v3_2/Nexys4DDR_Master.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CF'. [F:/vivado/实验2 -  简单组合电路设计_v3_2/Nexys4DDR_Master.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/vivado/实验2 -  简单组合电路设计_v3_2/Nexys4DDR_Master.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CG'. [F:/vivado/实验2 -  简单组合电路设计_v3_2/Nexys4DDR_Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/vivado/实验2 -  简单组合电路设计_v3_2/Nexys4DDR_Master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DP'. [F:/vivado/实验2 -  简单组合电路设计_v3_2/Nexys4DDR_Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/vivado/实验2 -  简单组合电路设计_v3_2/Nexys4DDR_Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [F:/vivado/实验2 -  简单组合电路设计_v3_2/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/vivado/实验2 -  简单组合电路设计_v3_2/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/_7Seg_Driver_Choice_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/_7Seg_Driver_Choice_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 823.621 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 823.621 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 823.621 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 823.621 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 823.621 ; gain = 490.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 823.621 ; gain = 490.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 823.621 ; gain = 490.137
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'S_reg' [F:/vivado/2 -  _v3_2/project_1/project_1.srcs/sources_1/new/lab2-3.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'A_reg' [F:/vivado/2 -  _v3_2/project_1/project_1.srcs/sources_1/new/lab2-3.v:86]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 823.621 ; gain = 490.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module _7Seg_Driver_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      8 Bit        Muxes := 2     
Module _7Seg_Driver_selector 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3332] Sequential element (nolabel_line124/A_reg[7]) is unused and will be removed from module _7Seg_Driver_Choice.
WARNING: [Synth 8-3332] Sequential element (nolabel_line124/A_reg[6]) is unused and will be removed from module _7Seg_Driver_Choice.
WARNING: [Synth 8-3332] Sequential element (nolabel_line124/A_reg[5]) is unused and will be removed from module _7Seg_Driver_Choice.
WARNING: [Synth 8-3332] Sequential element (nolabel_line124/A_reg[4]) is unused and will be removed from module _7Seg_Driver_Choice.
WARNING: [Synth 8-3332] Sequential element (nolabel_line124/A_reg[3]) is unused and will be removed from module _7Seg_Driver_Choice.
WARNING: [Synth 8-3332] Sequential element (nolabel_line124/A_reg[2]) is unused and will be removed from module _7Seg_Driver_Choice.
WARNING: [Synth 8-3332] Sequential element (nolabel_line124/A_reg[1]) is unused and will be removed from module _7Seg_Driver_Choice.
WARNING: [Synth 8-3332] Sequential element (nolabel_line124/A_reg[0]) is unused and will be removed from module _7Seg_Driver_Choice.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 823.621 ; gain = 490.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 825.480 ; gain = 491.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 825.480 ; gain = 491.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 835.082 ; gain = 501.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 835.082 ; gain = 501.598
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 835.082 ; gain = 501.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 835.082 ; gain = 501.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 835.082 ; gain = 501.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 835.082 ; gain = 501.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 835.082 ; gain = 501.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     1|
|3     |LUT3 |    10|
|4     |LUT4 |    12|
|5     |LDC  |     6|
|6     |LDP  |     2|
|7     |IBUF |    16|
|8     |OBUF |    32|
+------+-----+------+

Report Instance Areas: 
+------+------------------+---------------------+------+
|      |Instance          |Module               |Cells |
+------+------------------+---------------------+------+
|1     |top               |                     |    80|
|2     |  nolabel_line123 |_7Seg_Driver_decoder |    23|
+------+------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 835.082 ; gain = 501.598
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 835.082 ; gain = 166.242
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 835.082 ; gain = 501.598
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 848.352 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LDC => LDCE: 6 instances
  LDP => LDPE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 44 Warnings, 9 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 848.352 ; gain = 527.871
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 848.352 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/vivado/2 -  _v3_2/project_1/project_1.runs/synth_1/_7Seg_Driver_Choice.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file _7Seg_Driver_Choice_utilization_synth.rpt -pb _7Seg_Driver_Choice_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May  8 21:37:33 2019...
