m255
K4
z2
!s11e MIXED_VERSIONS
!s11f vlog 2019.4_2 2019.12, Dec  7 2019
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/questa
Xarch_package
Z1 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
Z2 !s110 1634162540
!i10b 1
!s100 XRS:n[2T6CiW=<M:9c8l>2
!s11b 7VCO^`A[P4mzMAX[V4?I91
I;g:86@jzaM11;@SidN0eI2
V;g:86@jzaM11;@SidN0eI2
S1
R0
Z3 w1633557699
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/arch_package.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/arch_package.sv
Z4 F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/arch_defines.v
!i122 -1
L0 5
Z5 OL;L;2019.4_2;69
r1
!s85 0
31
Z6 !s108 1634162538.000000
Z7 !s107 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/timing_tasks.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/MemoryArray.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/StateTableCore.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/StateTable.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_sdram_model_wrapper.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/arch_defines.v|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4_v2_2_6_ddr4_assert.vh|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_6_chipscope_icon2xsdb_mstrbr_ver_inc.vh|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_6_cs_ver_inc.vh|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_6_cal_assert.vh|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map/ddr4_phy_ddrMapDDR4.vh|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map/ddr4_phy_riuMap.vh|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map/ddr4_phy_iobMapDDR4.vh|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/sim_tb_top.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/interface.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/example_top.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_prbs_mode_gen.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_data_gen.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_data_chk.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_custom_mode_gen.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_boot_mode_gen.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_wrapper.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_tg_top.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_opcode_gen.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_model.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/proj_package.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/arch_package.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/tb/microblaze_mcs_0.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_ddr4_cal_riu.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4_ddr4_mem_intfc.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4_ddr4.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_dp_AB9.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_top.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_addr_decode.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_config_rom.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_cplx.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_cplx_data.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_mc_odt.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_pi.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_rd_en.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_read.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_sync.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_wr_bit.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_wr_byte.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_write.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/clocking/ddr4_v2_2_infrastructure.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_write.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_top.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg_bank.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_read.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_addr_decode.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_w_upsizer.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_r_upsizer.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator_sel_static.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator_sel.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_command_fifo.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_or.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_latch_or.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_latch_and.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_and.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axic_register_slice.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_upsizer.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_register_slice.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_a_upsizer.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_wr_cmd_fsm.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_w_channel.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_r_channel.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_fifo.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_fsm.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_arbiter.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_b_channel.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_aw_channel.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_ar_channel.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_cmd.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_rd_data.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_wr_data.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_act_rank.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_act_timer.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_a.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_c.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_p.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ctl.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_buf.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_dec_fix.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_fi_xor.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_gen.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_merge_enc.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_group.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_periodic.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_rd_wr.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ref.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_wtr.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/ip_top/ddr4_phy.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_ddr4.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy_behav.sv|
Z8 !s90 -reportprogress|300|-work|xil_defaultlib|-64|-sv|+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top|+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal|+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map|+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy_behav.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_ddr4.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/ip_top/ddr4_phy.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_wtr.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ref.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_rd_wr.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_periodic.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_group.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_merge_enc.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_gen.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_fi_xor.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_dec_fix.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_buf.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ctl.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_p.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_c.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_a.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_act_timer.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_act_rank.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_wr_data.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_rd_data.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_cmd.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_ar_channel.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_aw_channel.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_b_channel.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_arbiter.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_fsm.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_fifo.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_r_channel.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_w_channel.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_wr_cmd_fsm.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_a_upsizer.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_register_slice.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_upsizer.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axic_register_slice.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_and.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_latch_and.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_latch_or.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_or.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_command_fifo.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator_sel.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator_sel_static.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_r_upsizer.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_w_upsizer.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_addr_decode.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_read.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg_bank.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_top.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_write.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/clocking/ddr4_v2_2_infrastructure.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_write.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_wr_byte.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_wr_bit.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_sync.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_read.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_rd_en.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_pi.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_mc_odt.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_cplx_data.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_cplx.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_config_rom.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_addr_decode.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_top.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_dp_AB9.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4_ddr4.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4_ddr4_mem_intfc.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_ddr4_cal_riu.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/tb/microblaze_mcs_0.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/arch_package.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/proj_package.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_model.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_opcode_gen.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_tg_top.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_wrapper.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_boot_mode_gen.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_custom_mode_gen.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_data_chk.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_data_gen.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_prbs_mode_gen.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/example_top.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/interface.sv|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/sim_tb_top.sv|
!i113 0
Z9 o-work xil_defaultlib -64 -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z10 !s92 -work xil_defaultlib -64 -sv +incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top +incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal +incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map +incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z11 tCvgOpt 0
vasym_bwe_bb
R1
Z12 !s110 1634162521
!i10b 1
!s100 =OE^[O9KBC6g;Bdf>YXU13
!s11b [?28e9^Qf`l852Il>h7h42
In0VFn4iOBClnccZN^;`RD3
Z13 VDg1SIo80bB@j0V0VzS_@n1
S1
R0
Z14 w1544171246
Z15 8/home/software/vivado-2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Z16 F/home/software/vivado-2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
!i122 -1
L0 8013
R5
r1
!s85 0
31
Z17 !s108 1634162521.000000
Z18 !s107 /home/software/vivado-2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv|
Z19 !s90 -reportprogress|300|-work|xil_defaultlib|-64|-sv|+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top|+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal|+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map|+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports|/home/software/vivado-2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv|
!i113 0
R9
R10
R11
vbd_c703
Z20 !s110 1634162538
!i10b 1
!s100 CYfSz0519U6MzRTLeY1`i0
!s11b :9K8<:F=4]jKBF3OlTfL^3
I86_`Nf`GC0jCbQl<YRWd23
R13
R0
w1633105802
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/sim/bd_c703.v
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/sim/bd_c703.v
!i122 -1
L0 10
R5
r1
!s85 0
31
R6
!s107 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_0/sim/ddr4_microblaze_mcs.v|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/sim/bd_c703.v|
!s90 -reportprogress|300|-work|xil_defaultlib|-64|+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top|+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal|+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map|+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/sim/bd_c703.v|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_0/sim/ddr4_microblaze_mcs.v|
!i113 0
Z21 o-work xil_defaultlib -64 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z22 !s92 -work xil_defaultlib -64 +incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top +incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal +incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map +incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R11
Ebd_c703_dlmb_0
Z23 w1633105807
Z24 DEx14 lmb_v10_v3_0_9 7 lmb_v10 0 22 ^hkH6CIEKoOm]jC5N^RlJ3
Z25 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z26 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z27 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 -1
R0
Z28 8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_3/sim/bd_c703_dlmb_0.vhd
Z29 F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_3/sim/bd_c703_dlmb_0.vhd
l0
L59
VoioFC50JiYf=Inb^b;ie@1
!s100 C9:UnMLzKAJg2;bl7_TFk0
Z30 OL;C;2019.4_2;69
31
Z31 !s110 1634162533
!i10b 1
Z32 !s108 1634162533.000000
Z33 !s90 -reportprogress|300|-work|xil_defaultlib|-64|-93|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_2/sim/bd_c703_ilmb_0.vhd|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_3/sim/bd_c703_dlmb_0.vhd|
Z34 !s107 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_3/sim/bd_c703_dlmb_0.vhd|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_2/sim/bd_c703_ilmb_0.vhd|
!i113 0
Z35 o-work xil_defaultlib -64 -93
Z36 tExplicit 1 CvgOpt 0
Abd_c703_dlmb_0_arch
R25
R26
R27
DEx4 work 14 bd_c703_dlmb_0 0 22 oioFC50JiYf=Inb^b;ie@1
!i122 -1
l157
L89
VnR[VKW2o;R[OFgTG>lS4A2
!s100 ee[UkjhhDjec]2Sb@9Pei0
R30
31
R31
!i10b 1
R32
R33
R34
!i113 0
R35
R36
Ebd_c703_dlmb_cntlr_0
R23
Z37 DEx25 lmb_bram_if_cntlr_v4_0_15 17 lmb_bram_if_cntlr 0 22 M7T:[7E6XUSVS>fk3d_<T1
R25
R26
R27
!i122 -1
R0
Z38 8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_4/sim/bd_c703_dlmb_cntlr_0.vhd
Z39 F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_4/sim/bd_c703_dlmb_cntlr_0.vhd
l0
L59
VnLndE^j24hlJfWKHB>Snc1
!s100 i^W<MaEGLjS;eTY8aY1=01
R30
31
Z40 !s110 1634162534
!i10b 1
Z41 !s108 1634162534.000000
Z42 !s90 -reportprogress|300|-work|xil_defaultlib|-64|-93|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_4/sim/bd_c703_dlmb_cntlr_0.vhd|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_5/sim/bd_c703_ilmb_cntlr_0.vhd|
Z43 !s107 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_5/sim/bd_c703_ilmb_cntlr_0.vhd|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_4/sim/bd_c703_dlmb_cntlr_0.vhd|
!i113 0
R35
R36
Abd_c703_dlmb_cntlr_0_arch
R25
R26
R27
DEx4 work 20 bd_c703_dlmb_cntlr_0 0 22 nLndE^j24hlJfWKHB>Snc1
!i122 -1
l217
L84
VNEGUfoIED=eU01hf_EEai0
!s100 hU9<omR@MLLBKMkT@>lJC1
R30
31
R40
!i10b 1
R41
R42
R43
!i113 0
R35
R36
Ebd_c703_ilmb_0
Z44 w1633105806
R24
R25
R26
R27
!i122 -1
R0
Z45 8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_2/sim/bd_c703_ilmb_0.vhd
Z46 F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_2/sim/bd_c703_ilmb_0.vhd
l0
L59
V<9l:YZ2D8dbzRg2a7mQU=1
!s100 MQW5>g5b7ozg8QCi2<b3X1
R30
31
R31
!i10b 1
R32
R33
R34
!i113 0
R35
R36
Abd_c703_ilmb_0_arch
R25
R26
R27
DEx4 work 14 bd_c703_ilmb_0 0 22 <9l:YZ2D8dbzRg2a7mQU=1
!i122 -1
l157
L89
Vje8mmoVn:egNY9AYkfZE`1
!s100 HcTBBBHHU_M414BKOf4Cz3
R30
31
R31
!i10b 1
R32
R33
R34
!i113 0
R35
R36
Ebd_c703_ilmb_cntlr_0
R23
R37
R25
R26
R27
!i122 -1
R0
Z47 8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_5/sim/bd_c703_ilmb_cntlr_0.vhd
Z48 F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_5/sim/bd_c703_ilmb_cntlr_0.vhd
l0
L59
VgMGhbQ1=8PzmV2jYR?haP3
!s100 G79gA`hOW0:kE`2=Yc8;72
R30
31
R40
!i10b 1
R41
R42
R43
!i113 0
R35
R36
Abd_c703_ilmb_cntlr_0_arch
R25
R26
R27
DEx4 work 20 bd_c703_ilmb_cntlr_0 0 22 gMGhbQ1=8PzmV2jYR?haP3
!i122 -1
l217
L84
Vl2n@J>7UJTgmeLWJ[l>lR3
!s100 nXQAEW5FWfdCXmYJPRP<C0
R30
31
R40
!i10b 1
R41
R42
R43
!i113 0
R35
R36
Ebd_c703_iomodule_0_0
Z49 w1633105811
Z50 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z51 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z52 DPx15 iomodule_v3_1_4 14 iomodule_funcs 0 22 Qi0]@WRe>o=elQmjIga9=0
DEx15 iomodule_v3_1_4 8 iomodule 0 22 Bhn6WdV<_3Pn4VK``WZh10
R25
R26
R27
!i122 -1
R0
Z53 8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_10/sim/bd_c703_iomodule_0_0.vhd
Z54 F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_10/sim/bd_c703_iomodule_0_0.vhd
l0
L59
VZ9TlA1af?Q2AE;Y4[WGiE3
!s100 W:8z111z[lmo^VihQ_5?f2
R30
31
R20
!i10b 1
Z55 !s108 1634162537.000000
Z56 !s90 -reportprogress|300|-work|xil_defaultlib|-64|-93|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_10/sim/bd_c703_iomodule_0_0.vhd|
Z57 !s107 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_10/sim/bd_c703_iomodule_0_0.vhd|
!i113 0
R35
R36
Abd_c703_iomodule_0_0_arch
R50
R51
R52
R25
R26
R27
DEx4 work 20 bd_c703_iomodule_0_0 0 22 Z9TlA1af?Q2AE;Y4[WGiE3
!i122 -1
l278
L85
V[nBKR3Ibg@C?L8XWBH@dW0
!s100 e^]ENjOX82aHangV0NMVH2
R30
31
R20
!i10b 1
R55
R56
R57
!i113 0
R35
R36
vbd_c703_lmb_bram_I_0
Z58 !s110 1634162535
!i10b 1
!s100 b6BY9;Jmg]f[RFb5KCPOo1
!s11b B?bSI<n4QF^hFkU7SM1`k2
I85G6`2I^dQheYDDI4D>il2
R13
R0
Z59 w1633105809
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_6/sim/bd_c703_lmb_bram_I_0.v
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_6/sim/bd_c703_lmb_bram_I_0.v
!i122 -1
Z60 L0 56
R5
r1
!s85 0
31
Z61 !s108 1634162535.000000
!s107 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_6/sim/bd_c703_lmb_bram_I_0.v|
!s90 -reportprogress|300|-work|xil_defaultlib|-64|+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top|+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal|+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map|+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_6/sim/bd_c703_lmb_bram_I_0.v|
!i113 0
R21
R22
R11
nbd_c703_lmb_bram_@i_0
Ebd_c703_microblaze_i_0
Z62 w1633105805
Z63 DPx18 microblaze_v11_0_0 16 microblaze_types 0 22 NagVU:f_DdjHdM117R5Pl0
Z64 DPx18 microblaze_v11_0_0 14 microblaze_isa 0 22 NXG6mm0ko7@6KdFo32n=Z1
DEx18 microblaze_v11_0_0 10 microblaze 0 22 5Nhj2R3Xach97in36bLb[3
R25
R26
R27
!i122 -1
R0
Z65 8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_0/sim/bd_c703_microblaze_I_0.vhd
Z66 F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_0/sim/bd_c703_microblaze_I_0.vhd
l0
L59
VPP=N`0^[_AY:ad=Rji:]h0
!s100 40jAhGdZ:d_;W08H:cBTj3
R30
31
Z67 !s110 1634162530
!i10b 1
Z68 !s108 1634162529.000000
Z69 !s90 -reportprogress|300|-work|xil_defaultlib|-64|-93|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_0/sim/bd_c703_microblaze_I_0.vhd|
Z70 !s107 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_0/sim/bd_c703_microblaze_I_0.vhd|
!i113 0
R35
R36
Abd_c703_microblaze_i_0_arch
R63
R64
R25
R26
R27
DEx4 work 22 bd_c703_microblaze_i_0 0 22 PP=N`0^[_AY:ad=Rji:]h0
!i122 -1
l795
L118
Vje<f84^^GC0@8>94dYJn31
!s100 UPObDF36M[aF7@c89C5`20
R30
31
R67
!i10b 1
R68
R69
R70
!i113 0
R35
R36
Ebd_c703_rst_0_0
R44
Z71 DPx6 unisim 11 vcomponents 0 22 i3d]Ea8FD?VA7G@iPBVHF2
DEx22 proc_sys_reset_v5_0_13 14 proc_sys_reset 0 22 ]cG7FmKHi@d580`49C6g]3
R25
R26
R27
!i122 -1
R0
Z72 8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_1/sim/bd_c703_rst_0_0.vhd
Z73 F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_1/sim/bd_c703_rst_0_0.vhd
l0
L59
Vl[VHkm4Df<2fh4fdDmMBA2
!s100 J6bM]jMMzHOe:PfNK4CT03
R30
31
Z74 !s110 1634162532
!i10b 1
Z75 !s108 1634162532.000000
Z76 !s90 -reportprogress|300|-work|xil_defaultlib|-64|-93|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_1/sim/bd_c703_rst_0_0.vhd|
Z77 !s107 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_1/sim/bd_c703_rst_0_0.vhd|
!i113 0
R35
R36
Abd_c703_rst_0_0_arch
R71
R25
R26
R27
DEx4 work 15 bd_c703_rst_0_0 0 22 l[VHkm4Df<2fh4fdDmMBA2
!i122 -1
l122
L74
VlUI7bQcnN`:1eheofKG`I2
!s100 ]MfT;;^XWV]zi2n0oX2<e1
R30
31
R74
!i10b 1
R75
R76
R77
!i113 0
R35
R36
Ebd_c703_second_dlmb_cntlr_0
R59
R37
R25
R26
R27
!i122 -1
R0
Z78 8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_7/sim/bd_c703_second_dlmb_cntlr_0.vhd
Z79 F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_7/sim/bd_c703_second_dlmb_cntlr_0.vhd
l0
L59
VY1?BYTEYQPVdoE>S=]W1l3
!s100 1cN>:dW36QodGJ]Jz8AP33
R30
31
R58
!i10b 1
R61
Z80 !s90 -reportprogress|300|-work|xil_defaultlib|-64|-93|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_7/sim/bd_c703_second_dlmb_cntlr_0.vhd|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_8/sim/bd_c703_second_ilmb_cntlr_0.vhd|
Z81 !s107 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_8/sim/bd_c703_second_ilmb_cntlr_0.vhd|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_7/sim/bd_c703_second_dlmb_cntlr_0.vhd|
!i113 0
R35
R36
Abd_c703_second_dlmb_cntlr_0_arch
R25
R26
R27
DEx4 work 27 bd_c703_second_dlmb_cntlr_0 0 22 Y1?BYTEYQPVdoE>S=]W1l3
!i122 -1
l217
L84
Vcl[ULWS>13z?gLh8fl_;E2
!s100 AP_N6P:5XIB;XLf8JDM593
R30
31
R58
!i10b 1
R61
R80
R81
!i113 0
R35
R36
Ebd_c703_second_ilmb_cntlr_0
R59
R37
R25
R26
R27
!i122 -1
R0
Z82 8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_8/sim/bd_c703_second_ilmb_cntlr_0.vhd
Z83 F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_8/sim/bd_c703_second_ilmb_cntlr_0.vhd
l0
L59
V<KLAZ4A0S5EdPJXI8;a_m0
!s100 [J1VS3C@OAUK_XX4OFXZQ0
R30
31
R58
!i10b 1
R61
R80
R81
!i113 0
R35
R36
Abd_c703_second_ilmb_cntlr_0_arch
R25
R26
R27
DEx4 work 27 bd_c703_second_ilmb_cntlr_0 0 22 <KLAZ4A0S5EdPJXI8;a_m0
!i122 -1
l217
L84
V`CB4W2PW]]cgB6Rik`b>13
!s100 ^_G?nilP[gOFMCC:7I^eR0
R30
31
R58
!i10b 1
R61
R80
R81
!i113 0
R35
R36
vbd_c703_second_lmb_bram_I_0
!s110 1634162536
!i10b 1
!s100 _7=CJY@LLa47_`_NYe78i2
!s11b mWj0Ng@zO0cM;Rhm?I3Uz1
IbJEX1WZXGlQK;>e<YbYA>2
R13
R0
R49
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_9/sim/bd_c703_second_lmb_bram_I_0.v
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_9/sim/bd_c703_second_lmb_bram_I_0.v
!i122 -1
R60
R5
r1
!s85 0
31
R61
!s107 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_9/sim/bd_c703_second_lmb_bram_I_0.v|
!s90 -reportprogress|300|-work|xil_defaultlib|-64|+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top|+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal|+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map|+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_9/sim/bd_c703_second_lmb_bram_I_0.v|
!i113 0
R21
R22
R11
nbd_c703_second_lmb_bram_@i_0
vddr4
R1
Z84 !s110 1634162539
!i10b 1
!s100 Td2]OAGWU<YRFD:QlSzYI2
!s11b k2o0f0UDii<T@P79n]CBV3
Ik[<3D[^NXLDPENn^HbnnI3
R13
S1
R0
Z85 w1633105798
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4.sv
!i122 -1
Z86 L0 73
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_ddr4
R1
R84
!i10b 1
!s100 T4Iji[del;bbLgo`ae25T0
!s11b on9UeJ<@m]c^I9:B[kQlm3
IW6D@V52mP9?iM[lPLzimg2
R13
S1
R0
Z87 w1633105797
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4_ddr4.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4_ddr4.sv
!i122 -1
L0 162
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_ddr4_cal_riu
R1
R2
!i10b 1
!s100 i3XbN2bS0BZFNX7MW;Q>h0
!s11b 9EM40@lO;]7;nAQM0ccEn1
IbZ?NjVJW1]aY]F1Z6l8`X1
R13
S1
R0
R85
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_ddr4_cal_riu.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_ddr4_cal_riu.sv
!i122 -1
Z88 L0 89
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_ddr4_mem_intfc
R1
R2
!i10b 1
!s100 8zFmmjdgJKJcV;zRb:gSZ1
!s11b N;S<W@AdM1om9V=gezX<`1
Iz=^O0E:RLII8VTA?1K0B32
R13
S1
R0
R85
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4_ddr4_mem_intfc.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4_ddr4_mem_intfc.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4_v2_2_6_ddr4_assert.vh
!i122 -1
Z89 L0 70
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
YDDR4_if
R1
Z90 DXx4 work 12 arch_package 0 22 ;g:86@jzaM11;@SidN0eI2
Z91 !s110 1634162541
!i10b 1
!s100 9oT[1lbO4Wjll<YMWUcWL2
!s11b IGngO4gjP1W74fCz@[Q]73
ImDj7<jRNNGnoKKMUhHZLY1
R13
S1
R0
R3
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/interface.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/interface.sv
!i122 -1
L0 3
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
n@d@d@r4_if
vddr4_microblaze_mcs
R1
R2
!i10b 1
!s100 ^_ERPleHRea53CJB06LZ_0
!s11b `ER52dBjKhJnTR?b6;I=V0
I^4A3bZnD`AR78J^`;Z?X02
R13
S1
R0
Z92 w1633557703
Z93 8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/tb/microblaze_mcs_0.sv
Z94 F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/tb/microblaze_mcs_0.sv
!i122 -1
L0 36
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vjC0JzIazTVSLdOyMfVYSKw==
R1
R90
Z95 DXx4 work 18 ddr4_model_sv_unit 0 22 5D8FV179X[>j4]h<MYLYk1
DXx4 work 8 MemArray 0 22 1jI;M_ZKMSoOiC=VmETFl2
Z96 DXx4 work 12 proj_package 0 22 4E>;Y4iObAB2?VKS`T6Ye1
R2
R13
r1
!s85 0
!i10b 1
!s100 B@eTYRX[D1gco06UP^mhQ2
I<N_Yi9jVo0U^6:9:T_h4R2
!i8a 473188464
Z97 !s105 ddr4_model_sv_unit
S1
R0
Z98 w1633557700
Z99 8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_model.sv
Z100 F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_model.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/timing_tasks.sv
!i122 -1
Z101 L0 64
R5
31
R6
R7
R8
!i113 0
R9
R10
R11
na66f1ec
XvnyMimIRIvHsoaJyDhzf7xeGYvcQsvFrEExVTkbJgyM=
R1
R90
R2
V5D8FV179X[>j4]h<MYLYk1
r1
!s85 0
!i10b 0
!s100 ]2?CM3CGO0QTR=bcGQh?X0
I5D8FV179X[>j4]h<MYLYk1
!i103 1
!i119 1
!i8a 402338016
S1
R0
R98
R99
R100
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_sdram_model_wrapper.sv
R4
Z102 F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/StateTable.sv
Z103 F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/MemoryArray.sv
!i122 -1
R101
R5
31
R6
R7
R8
!i113 0
R9
R10
R11
nc575904
vddr4_phy
R1
R84
!i10b 1
!s100 gzVd`=XJ@98=oGP142zR22
!s11b SL2Bo:l^P?fT70Ga0Mb<n1
I;]9G0c[>;@lnKnF]Oi8192
R13
S1
R0
Z104 w1633105815
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/ip_top/ddr4_phy.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/ip_top/ddr4_phy.sv
!i122 -1
L0 80
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_phy_ddr4
R1
R84
!i10b 1
!s100 4RE4HcL]742:6Akc3K4Z=1
!s11b zEzL30DzjPd>;5?UZGQn^2
IT_hmbNZnSMCGZ3j9Ye;MO2
R13
S1
R0
R104
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_ddr4.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_ddr4.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map/ddr4_phy_iobMapDDR4.vh
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map/ddr4_phy_riuMap.vh
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map/ddr4_phy_ddrMapDDR4.vh
!i122 -1
L0 90
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_phy_v2_2_0_bitslice_behav
R1
R84
!i10b 1
!s100 84WHeaef:XQM>H0hG6>Ek2
!s11b >gh1o>j:=gT_2Gf?0U`ZW0
IZ1WX7:cDZ5RK=fb:6Vc@J2
R13
S1
R0
R104
Z105 8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy_behav.sv
Z106 F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy_behav.sv
!i122 -1
L0 369
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_phy_v2_2_0_fifo_sv
R1
R84
!i10b 1
!s100 lE1fA4NRom7<BK6_XD=2j0
!s11b 41n2laUdWdUG`T0DiEZzZ2
Ig[EY?bdE8i_2zS0=N_=oh2
R13
S1
R0
R104
R105
R106
!i122 -1
L0 689
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_phy_v2_2_0_iob
R1
R84
!i10b 1
!s100 5ah1UJidNF4mFQhb7g>kD0
!s11b G1k01<K@h`=kFYdLkA5g60
Ii2JPP??_OllBYE;T=GMNF0
R13
S1
R0
R104
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv
!i122 -1
Z107 L0 72
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_phy_v2_2_0_iob_byte
R1
R84
!i10b 1
!s100 gC=?PHd^R3H3VQ<QiLS7U3
!s11b JRFP@Y>TF;zOkzce[N0J72
IYLS3TPQUJEK8NmggFm0Yb1
R13
S1
R0
R104
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv
!i122 -1
L0 93
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_phy_v2_2_0_pll
R1
R84
!i10b 1
!s100 <62G945=o;2]Wz@nRL06_0
!s11b Rm<nE4IgU:RzT?[TnocjL3
IC0olzZ8d`_P]Q9]A@QCM11
R13
S1
R0
Z108 w1633105816
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv
!i122 -1
Z109 L0 67
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_phy_v2_2_0_xiphy
R1
R84
!i10b 1
!s100 F[Ro?dE`POBn>35:BMgMD0
!s11b ^g<]g<7mQ=kg@C07;D:aK3
IBI;Hj3Xm]XJo7iR7nVVRB2
R13
S1
R0
R104
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv
!i122 -1
Z110 L0 68
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_phy_v2_2_0_xiphy_behav
R1
R20
!i10b 1
!s100 OhF8mU]VPSM3o<]]T3m^h3
!s11b OFBJ[OeLOBQPI3^4hU]^70
I[:<W2MIWmY8jcIP]j>:FQ1
R13
S1
R0
R104
R105
R106
!i122 -1
R110
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_phy_v2_2_0_xiphy_bitslice_wrapper
R1
R84
!i10b 1
!s100 Z4nc@_aoGcmmF@ALii]ed0
!s11b JRiEESOH=WdM]f]gJ6CFM2
Ic2DP`><a=69XXIjnB>SEo3
R13
S1
R0
R108
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv
!i122 -1
Z111 L0 69
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_phy_v2_2_0_xiphy_byte_wrapper
R1
R84
!i10b 1
!s100 Ci`gk=aS7cFAmYFCD?gCZ2
!s11b ?;ZAmcWleaB7<So>LBNX50
IgFF<hVW3U7dmTkiaA_GVc3
R13
S1
R0
R108
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv
!i122 -1
R111
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_phy_v2_2_0_xiphy_control_wrapper
R1
R84
!i10b 1
!s100 2LgFVcGMh]:5;G@GMloRi1
!s11b o5ITC^MESZ?`Maio;akG60
IAEXb^b[iniI1:ZZ0FJ<a31
R13
S1
R0
R108
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv
!i122 -1
R111
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_phy_v2_2_0_xiphy_riuor_wrapper
R1
R84
!i10b 1
!s100 =30]SJClI7h?1K2PQDL8T2
!s11b >I<9OkzhjblE8`1D9BW<03
IMmGCG<lOQ?HQkGkkzi?>U1
R13
S1
R0
R108
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv
!i122 -1
R111
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_phy_v2_2_0_xiphy_tristate_wrapper
R1
R84
!i10b 1
!s100 @TP2VEWNdh7zRSdMR0]1V3
!s11b b671KKGXHo7B1GVYz[GE@3
IgC9>7G87S7i?AeNG2nN633
R13
S1
R0
R108
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv
!i122 -1
R111
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_a_upsizer
R1
R84
!i10b 1
!s100 bOj4hSg^B>B@CWG];kYo>2
!s11b H@ie=XkEPaIfcPA<]Bd]D3
I?GC6RU6F^Sjden7:9Y5Oj1
R13
S1
R0
Z112 w1633105791
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_a_upsizer.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_a_upsizer.sv
!i122 -1
L0 75
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_axi
R1
R84
!i10b 1
!s100 =1HnLeXbQJZ90PHP4YOU73
!s11b ZXikoM<Xl`f6UaL@=fZe^1
IlI8XB?@jVF;2JaVUJJSNG1
R13
S1
R0
R112
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi.sv
!i122 -1
L0 83
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_axi_ar_channel
R1
R84
!i10b 1
!s100 Szf[ILOA;Qj1WPK_0Fz:l3
!s11b KQVAcSROzE4>]VI8bD3H`1
I9m6UZzl=MA]I@FFOjf4N[1
R13
S1
R0
Z113 w1633105790
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_ar_channel.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_ar_channel.sv
!i122 -1
R109
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_axi_aw_channel
R1
R84
!i10b 1
!s100 @3gBZS;[KR1AkEWKT]ao@3
!s11b lD`jJ2DP>aYB>V=6Gn;462
ISCR4JX3MP<L=NJ_Hj?NFz1
R13
S1
R0
R113
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_aw_channel.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_aw_channel.sv
!i122 -1
R110
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_axi_b_channel
R1
R84
!i10b 1
!s100 GDo5ajQ?[E8RY6:W8ShS>2
!s11b IHj]W5:lOHo4gbS:]2YL41
IXldRH3cEjVO9hd7D@YcJj0
R13
S1
R0
R113
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_b_channel.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_b_channel.sv
!i122 -1
L0 97
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_axi_cmd_arbiter
R1
R84
!i10b 1
!s100 Z@EDP0h:K4a4J]_fRck[R2
!s11b B?TeiMzRL_PI:`C:Z6=P^0
I;CS7BI>M?4e02VN7]]m1b2
R13
S1
R0
R113
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_arbiter.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_arbiter.sv
!i122 -1
R86
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_axi_cmd_fsm
R1
R84
!i10b 1
!s100 :`k:a>agK7dg@`]eJ9WHg0
!s11b 4Re^AGk`zoj54HD82?`Hj1
IzK2VD4F5M6Z711BzdGSgY2
R13
S1
R0
R113
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_fsm.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_fsm.sv
!i122 -1
Z114 L0 85
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_axi_cmd_translator
R1
R84
!i10b 1
!s100 VWl2j1fM5_bgom5?1EX9A1
!s11b CoaK4e@oS:@W07;MiG^ID1
I20[L9?_l<d<UkhV8?gf3A1
R13
S1
R0
R113
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv
!i122 -1
R89
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_axi_ctrl_addr_decode
R1
R84
!i10b 1
!s100 cFh8miY2HXhff77Ph>ICZ0
!s11b P;W2RJWL4iHHK@O0R7GB<0
IGYgS5Um_K>KPjY9L5Xf>>3
R13
S1
R0
Z115 w1633105793
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_addr_decode.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_addr_decode.sv
!i122 -1
Z116 L0 61
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_axi_ctrl_read
R1
R84
!i10b 1
!s100 G]XjkMcS@a?4NTU[35>k[2
!s11b OA@7iQRLTk3omka@=Ub3<3
I]_[J3I;WDYnNEUS]??P510
R13
S1
R0
R115
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_read.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_read.sv
!i122 -1
R110
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_axi_ctrl_reg
R1
R84
!i10b 1
!s100 hmhC?@57AMVi@=c?]2ec]0
!s11b GX8WW7J<Om90g2NanQBNN2
Ic:M7^zk_lFza0zmQo>dCY3
R13
S1
R0
R115
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg.sv
!i122 -1
L0 74
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_axi_ctrl_reg_bank
R1
R84
!i10b 1
!s100 WmQT3mI[?4<4n^BH`>0OG3
!s11b n:@MQL:oEHTiCHzHeQdPY2
IbVOl?k2H55S3m1gdFQmFn1
R13
S1
R0
R115
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg_bank.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg_bank.sv
!i122 -1
R116
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_axi_ctrl_top
R1
R84
!i10b 1
!s100 UzM7X][4^FEfn0b^Lok;z1
!s11b <o;?jYN[f]JcK;Iz4T[ZG3
I<RWK^QE9a4<G=CTQgFQY_0
R13
S1
R0
R115
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_top.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_top.sv
!i122 -1
R110
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_axi_ctrl_write
R1
R84
!i10b 1
!s100 C]<90Aa@RjfLEGRfVzDHV2
!s11b Y0aU;CmQOCURZlBDWnB_[3
I[[hka?K3V9@oB00ETW3Si0
R13
S1
R0
R115
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_write.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_write.sv
!i122 -1
R110
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_axi_fifo
R1
R84
!i10b 1
!s100 kQ::]BBE:PzN5U[H]d@e]3
!s11b <?omgTm5EK9kQ4m93=zHA2
IadoHQmj[^^YLf_ET<2@Qg3
R13
S1
R0
R113
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_fifo.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_fifo.sv
!i122 -1
Z117 L0 82
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_axi_incr_cmd
R1
R84
!i10b 1
!s100 V70bT;FNHJTCIdAW=dChA2
!s11b 9K2DmCcSn>SA7JBUnh>2a0
IDf]ZW05H0aj;^JQajTQDn0
R13
S1
R0
R113
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv
!i122 -1
Z118 L0 76
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_axi_opcode_gen
R1
R2
!i10b 1
!s100 Mim;<eFcXIS]FTjM:mo0J1
!s11b APYoU7fTf5C?_e72S=aU03
IGfS17fK>jRAiiac4k6g=O0
R13
S1
R0
Z119 w1633557698
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_opcode_gen.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_opcode_gen.sv
!i122 -1
R109
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_axi_r_channel
R1
R84
!i10b 1
!s100 f2H[Fk6ZCWbN74jTR?7NT0
!s11b bB<J<VWYCK8K6IXQS=>dT1
Ih7gL^[0lF<BMF?:E@ETgU2
R13
S1
R0
R112
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_r_channel.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_r_channel.sv
!i122 -1
Z120 L0 78
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_axi_register_slice
R1
R84
!i10b 1
!s100 hPF_i83g^1k61R[5IMkKK3
!s11b IG?nUInS3:Uf6]JcVkeFK2
IUo2W<J:1]@i:RQ9WZe8:=0
R13
S1
R0
R112
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_register_slice.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_register_slice.sv
!i122 -1
R120
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_axi_tg_top
R1
R2
!i10b 1
!s100 lQa7>3AzaiLhT;BobUM_D3
!s11b giGVDo?NE=GAmMzCNB<mC3
IMiBRgCl>fUgVlC]>6;QcA0
R13
S1
R0
R119
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_tg_top.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_tg_top.sv
!i122 -1
R111
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_axi_upsizer
R1
R84
!i10b 1
!s100 d1K0dj;ETCz;eN[F?@GP22
!s11b WM`zNT^jcj3S24SU8_XPk1
I9]La0^T9P>M9fOePn=f4V1
R13
S1
R0
Z121 w1633105792
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_upsizer.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_upsizer.sv
!i122 -1
R114
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_axi_w_channel
R1
R84
!i10b 1
!s100 _3IS>ReAKnN?:]?Klc1J32
!s11b 2Pkm>YehL@>D`1nJ<?]I:3
I7@OO6@Jm2JfGTa<hGO;<@0
R13
S1
R0
R112
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_w_channel.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_w_channel.sv
!i122 -1
R118
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_axi_wr_cmd_fsm
R1
R84
!i10b 1
!s100 BzHjGVHWo;O4h_g=QBmIF0
!s11b z^W`5EAzZLUjPJVnSBh@53
Io9]GfmDzoR7CAiOSK61n^3
R13
S1
R0
R112
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_wr_cmd_fsm.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_wr_cmd_fsm.sv
!i122 -1
R88
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_axi_wrap_cmd
R1
R84
!i10b 1
!s100 ^OHNnNOG:PmC3McjWS_ha0
!s11b U>kmeDkh>B1agWeHB2Lh_0
I5j0KlCM4jFlT;KO@0MiDL3
R13
S1
R0
R112
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv
!i122 -1
L0 111
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_axi_wrapper
R1
R2
!i10b 1
!s100 gbWn5ZDG2YR18UC=DLWgH1
!s11b SO4k5AAZYlMR8<of<kb1g3
IahnhK_1[Dfc`1l59XfczZ2
R13
S1
R0
R119
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_wrapper.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_wrapper.sv
!i122 -1
R89
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_axic_register_slice
R1
R84
!i10b 1
!s100 ^NcWKceR[47IYc>ZEOleD2
!s11b Cl@kTW_Sg>GW99h6Xz_7R3
IJbVl:3YBDWz0GZzm86EA_3
R13
S1
R0
R121
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axic_register_slice.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axic_register_slice.sv
!i122 -1
L0 77
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_boot_mode_gen
R1
R2
!i10b 1
!s100 RA[bg0Z=f=Td1RoiKAFlo1
!s11b W9_KF3I2SGnmb?eEMhMCV1
I=<=38C[A1j>MP4m>cVPcA2
R13
S1
R0
R119
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_boot_mode_gen.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_boot_mode_gen.sv
!i122 -1
Z122 L0 66
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_bram_tdp
R1
R84
!i10b 1
!s100 l1DF2S;alQ6CHmFoUlWO60
!s11b `hZzWazh[]P<dn>m8hM:51
I]mY5g[G?938?^k@MAma;K1
R13
S1
R0
R87
Z123 8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_dp_AB9.sv
Z124 F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_dp_AB9.sv
!i122 -1
L0 174
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_cal
R1
R84
!i10b 1
!s100 8[@jLgl18S=;7XMJE^DGi3
!s11b Jb;>@WzfKRG3P:FB35C0[0
I:VD4`gC9zNlnJH^>Na:k[1
R13
S1
R0
Z125 w1633105796
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal.sv
!i122 -1
R89
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_cal_addr_decode
R1
R84
!i10b 1
!s100 8k^^ZJ2j[TmU13@>G`^AK1
!s11b aOhN8LRfX<aik6Xg72WO81
I;K0f@X@_`o<V@6AcO:BzK0
R13
S1
R0
Z126 w1633105795
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_addr_decode.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_addr_decode.sv
!i122 -1
R88
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_cal_config_rom
R1
R84
!i10b 1
!s100 ^Pk0X2W6QDLN8gWFVehZz0
!s11b `1JP]AK^zG65j?jIh=>Bh1
IbeS7MIiPL:eW2KJSa7lB62
R13
S1
R0
R126
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_config_rom.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_config_rom.sv
!i122 -1
R110
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_cal_cplx
R1
R84
!i10b 1
!s100 QlWOmfd2^ePoZ=BH46Hic0
!s11b 5f=Mn^V?ZP_O8VQZk2IZP3
IYe`:XeZlCLN80XeSjioTg1
R13
S1
R0
R126
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_cplx.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_cplx.sv
!i122 -1
R110
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_cal_cplx_data
R1
R84
!i10b 1
!s100 jBbYlB7D]]Fng[5Mc?I=^1
!s11b 8LHilLXJn>L<[FLW22]mW1
IkbL2hXdfFAZ;Zc`7Rozd40
R13
S1
R0
R126
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_cplx_data.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_cplx_data.sv
!i122 -1
Z127 L0 71
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_cal_debug_microblaze
R1
R84
!i10b 1
!s100 `gjUQFHNL_`O9?WiMSlFF0
!s11b hMLU4f]jP7?H3E2RR5oNj1
ITTSkcO;_i]SaD<89kEFHX1
R13
S1
R0
Z128 w1633105794
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv
!i122 -1
R110
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_cal_mc_odt
R1
R84
!i10b 1
!s100 f71o1??eY`V>g7fm:>Uia3
!s11b eZR>SDP:`Y7o1;[L1gZVT1
I>0OnPV^AIJI]3e8fPkXQO3
R13
S1
R0
R128
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_mc_odt.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_mc_odt.sv
!i122 -1
R110
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_cal_pi
R1
R84
!i10b 1
!s100 3OTTN]Bej8Eo>C^>JF6]31
!s11b n7^@2fFoP`MFJk46Z;El70
I>6mGGh9a_lUVBnb;RQ1>21
R13
S1
R0
R128
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_pi.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_pi.sv
!i122 -1
R110
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_cal_rd_en
R1
R84
!i10b 1
!s100 Qec0^mY^9]GVPlCF?ib[a3
!s11b oLm6:PB=f=Lm:`_fOAZX?1
IV8HRUZRW42nmmC4b[M14F0
R13
S1
R0
R128
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_rd_en.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_rd_en.sv
!i122 -1
R110
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_cal_read
R1
R84
!i10b 1
!s100 Xee[F<;^;Y4OjkoOe@zdR2
!s11b 6B9EOTUQAzT7l;]TePNRI1
IZ5l<]dM@kWm]z1cHWfDa30
R13
S1
R0
R128
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_read.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_read.sv
!i122 -1
R110
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_cal_sync
R1
R84
!i10b 1
!s100 >EIWU5ZCMz4D>ea>inMdn1
!s11b AZ<<=`B_;0Nf_?cP[HB9L3
I>f0eXb`fCViOBfhfM[zOl2
R13
S1
R0
R128
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_sync.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_sync.sv
!i122 -1
R110
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_cal_top
R1
R84
!i10b 1
!s100 gnPZlCjEe4@CC@>fH8OOS1
!s11b NiVXZj5e_@XVC^_?=WIj93
IGSh<XDE8D4<<2X]G^A3cA2
R13
S1
R0
R87
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_top.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_top.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_6_cal_assert.vh
!i122 -1
R111
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_cal_wr_bit
R1
R84
!i10b 1
!s100 o>[z[2QYMf2;C`^=57Ji11
!s11b F[2mGV5C0@OJ5h1`d<=;V2
ION:S;a=GEglzES:?=AY;i1
R13
S1
R0
R128
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_wr_bit.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_wr_bit.sv
!i122 -1
R110
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_cal_wr_byte
R1
R84
!i10b 1
!s100 Q[H`;[_KV=iTGa1Y:S@_z2
!s11b F<JZh7B[4XJVP:Klz^E5[1
IKfH2KN?e9iTKjI<9VJ_XN1
R13
S1
R0
R128
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_wr_byte.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_wr_byte.sv
!i122 -1
R110
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_cal_write
R1
R84
!i10b 1
!s100 [@QjE5eBDd1VznDQl_[GO0
!s11b ERUco]6SEc_DhLH48oFH33
I88:M9AhLAF=AQOlnIXS5D0
R13
S1
R0
R128
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_write.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_write.sv
!i122 -1
R110
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_cal_xsdb_arbiter
R1
R84
!i10b 1
!s100 m4]mgYT`gMik0U3d=QOc00
!s11b 4XZfbgU6BmT]^8A=eSZ_23
IkCn6AWg;]VEmC14IQnQei0
R13
S1
R0
R125
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv
!i122 -1
R110
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_cal_xsdb_bram
R1
R84
!i10b 1
!s100 9A2jF1Z:b7Vh5k^@gedc51
!s11b ohaZDThegWP?;ZZU084>J1
IdT7X1i<g1fZI^kj200^eY1
R13
S1
R0
R128
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv
!i122 -1
R111
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_carry_and
R1
R84
!i10b 1
!s100 `9mDV@nOgHUib:XM6RB933
!s11b lERM@OQiTNdV=G5?>4[L;3
IL^@>Fn=JTzRF?ng^MPnK^1
R13
S1
R0
R121
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_and.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_and.sv
!i122 -1
R111
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_carry_latch_and
R1
R84
!i10b 1
!s100 R]5O@4LZiQTQ_z_>1Kf6e1
!s11b z4i`bO6m<i8KaLYQLI=ZU3
IEiOWf<_CVo2Q5lZJ9_gaV1
R13
S1
R0
R121
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_latch_and.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_latch_and.sv
!i122 -1
R111
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_carry_latch_or
R1
R84
!i10b 1
!s100 9cH?]MW_PXXCbLYh^`fi93
!s11b eVo3Pz_LAoC9miP]?d]Fl1
IW4GWO2zGZiCM2IY45ZdiM0
R13
S1
R0
R121
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_latch_or.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_latch_or.sv
!i122 -1
R111
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_carry_or
R1
R84
!i10b 1
!s100 >SWXO5<Qcg]jm`@KQQjED0
!s11b OiA4kiF8:R?oeJHY=b<`33
Im?:KkecnGB4K;h;eJk2IR2
R13
S1
R0
R121
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_or.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_or.sv
!i122 -1
R86
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_cfg_mem_mod
R1
R84
!i10b 1
!s100 NLV:Amn1ze[]OPKa`eUjl1
!s11b [fnWTzWUbKAL5c@<Eg;Vn2
IY`zjX7OOah[;oV>k^H7EP1
R13
S1
R0
R87
R123
R124
!i122 -1
R122
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_chipscope_xsdb_slave
R1
R84
!i10b 1
!s100 8ngIcWh3V^X7db>Y[leh63
!s11b `[dj42:J0XYYV3J]o]M]P2
I[;E[U5d3N1CgWNI[VRI[01
R13
S1
R0
R87
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv
!i122 -1
L0 29
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_command_fifo
R1
R84
!i10b 1
!s100 N?A24l`A`:6e=;@R7]zHo0
!s11b Yd`GaGFkHl3MVLFO0b@5=0
Izl:K:b0`Bd@lYA8OFg@1W1
R13
S1
R0
R121
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_command_fifo.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_command_fifo.sv
!i122 -1
R110
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_comparator
R1
R84
!i10b 1
!s100 ]UhYXYiJY8ffl>BV::WZ72
!s11b c@[>GJ6Akno]9ekUoiRMa2
I9S:dDob1JIC8059KeQnZV0
R13
S1
R0
R121
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator.sv
!i122 -1
R110
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_comparator_sel
R1
R84
!i10b 1
!s100 Kz_4Ihk``?EWV^>Oce^b82
!s11b EEgkjaP1Qd_BF9olRM@750
I9YgA77P>SMPH=k@@=dA:f2
R13
S1
R0
R121
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator_sel.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator_sel.sv
!i122 -1
R110
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_comparator_sel_static
R1
R84
!i10b 1
!s100 B_5[LS6P;=:hXQc>`>fc_3
!s11b FK[7kQC];hE@Yb8OQ;CYE3
IlDagT_acVKNd0R7LG?lD_3
R13
S1
R0
R121
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator_sel_static.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator_sel_static.sv
!i122 -1
R127
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_custom_mode_gen
R1
R2
!i10b 1
!s100 blHePGRFV^PRQ`aLClGC61
!s11b nh1g_::nYX[Y]fU@VG:;A2
IWjgM_<L]^LAO7:hV>QT;K0
R13
S1
R0
R119
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_custom_mode_gen.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_custom_mode_gen.sv
!i122 -1
R109
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_data_chk
R1
R2
!i10b 1
!s100 R?Y@6eC6>=n9kGd7PhMeH3
!s11b glzDWJRle9RPSR?Be[4bN3
Io7A[MIEA[bOD:WM>g3V100
R13
S1
R0
R119
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_data_chk.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_data_chk.sv
!i122 -1
R109
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_data_gen
R1
R2
!i10b 1
!s100 0mdN3KnIbP8bJE180Y]?m1
!s11b 3BcVZL[Ek^PVC849L6A363
IoMNz^d6=Fc:N5OSfSn@Zj2
R13
S1
R0
R3
Z129 8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_data_gen.sv
Z130 F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_data_gen.sv
!i122 -1
R127
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_infrastructure
R1
R84
!i10b 1
!s100 aESlaKKm7kiEjfSCzgG>E0
!s11b >zeM[1zZbJ;7HJR3<=1[02
IH0YCUaPo;^eTZNca79alE1
R13
S1
R0
R128
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/clocking/ddr4_v2_2_infrastructure.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/clocking/ddr4_v2_2_infrastructure.sv
!i122 -1
R110
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_mc
R1
R84
!i10b 1
!s100 a]kFm:=Y2XLk>bX6Eo=CE3
!s11b `YS?aHfVg<=OkZIZnH<R40
IjHn@T9:iAC<7:o:7F0MTk2
R13
S1
R0
Z131 w1633105789
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc.sv
!i122 -1
R110
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_mc_act_rank
R1
R84
!i10b 1
!s100 UnR?MV927RfJHEPn66cJH3
!s11b E7SdcEmR4cN6l6b9IER6F2
Ij>mnNZQb`0gH85oRF`FMc1
R13
S1
R0
R131
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_act_rank.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_act_rank.sv
!i122 -1
R110
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_mc_act_timer
R1
R84
!i10b 1
!s100 43?NCmZ6czKX;]YRb;fk?3
!s11b B8U:XcOK:c52z>3j<QCX63
IR?QDL@0W52=X]z_P]i7@n2
R13
S1
R0
R131
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_act_timer.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_act_timer.sv
!i122 -1
R110
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_mc_arb_a
R1
R84
!i10b 1
!s100 41Fi4F:i]mIShF5nLiZEB2
!s11b i^N]7?T0W`SED5QWmL:]?3
II3hX`3OaW0JOeN2iiz2iW1
R13
S1
R0
R131
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_a.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_a.sv
!i122 -1
R110
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_mc_arb_c
R1
R84
!i10b 1
!s100 3;0Ug<cQCIi15X0g>6GI@2
!s11b =1?Yfz0VLCI=69WOK0_]J1
IUALHO=4PVggPmK;nL;eIR3
R13
S1
R0
R131
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_c.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_c.sv
!i122 -1
R110
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_mc_arb_mux_p
R1
R84
!i10b 1
!s100 EJ_i;R_2i[ESfoY=R@dMd0
!s11b N]OZR4JSK:OV^XFnz:kOA0
Iak4B6Qk?[i2CmOWQ@Age51
R13
S1
R0
R131
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv
!i122 -1
R110
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_mc_arb_p
R1
R84
!i10b 1
!s100 WaDWG5P]HeBN8j;S<YGO=3
!s11b cl^G7>kYLS6C:TP_JP]=X2
IWegGHcCPXFS2fczCYd`L83
R13
S1
R0
R131
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_p.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_p.sv
!i122 -1
R110
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_mc_cmd_mux_ap
R1
R84
!i10b 1
!s100 7z7i]8S9>Mc5kmT`S<>Nl2
!s11b JEDXLU3K19hVKD0Q7RVUc0
I41L;fYP;b@Mi8JJ=H[VzO0
R13
S1
R0
R131
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv
!i122 -1
R110
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_mc_cmd_mux_c
R1
R84
!i10b 1
!s100 C4<^QLIaPWE8jg@^d>BKB1
!s11b 6A:@EZg]nC2ml0FV2]:Z21
IF:Bh_>N1e:6ZhKU@Kn_<80
R13
S1
R0
R131
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv
!i122 -1
R110
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_mc_ctl
R1
R84
!i10b 1
!s100 kh?Wb=L6AUR1@m]Z6GPbR3
!s11b g0b^ZoHL9X?F[??DIh^Z80
IO^z<[T=80VGMC=:Jg4ACC2
R13
S1
R0
R131
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ctl.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ctl.sv
!i122 -1
R110
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_mc_ecc
R1
R84
!i10b 1
!s100 ^<43dY>hN]zcbOXAW:dHl0
!s11b a=W9Kf9PZYV@lnW@fjFFA3
IV3bhEkY2Yn6EAX3gTl4I92
R13
S1
R0
Z132 w1633105788
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc.sv
!i122 -1
R111
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_mc_ecc_buf
R1
R84
!i10b 1
!s100 9eHgRFmFfW;jzF3EFA]_L0
!s11b 9@]djLR2Q]mbFK8J^IoFT2
I42_?JSaGbkVJZiJkTb?4e2
R13
S1
R0
R132
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_buf.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_buf.sv
!i122 -1
R111
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_mc_ecc_dec_fix
R1
R84
!i10b 1
!s100 CB8JQ73ozI1_dg4gzUd5Q3
!s11b @X465AkVKnfIjc^]5gMWH2
ITYSTWEe5L;:=P0U>Wk>9Z3
R13
S1
R0
R132
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_dec_fix.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_dec_fix.sv
!i122 -1
R110
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_mc_ecc_fi_xor
R1
R84
!i10b 1
!s100 a3H4P1a4bbm5<;L@DnCXE3
!s11b g5k?AY`XUGXMg7zjEhY^@1
Ik7gTbL0fBhl^Bo2CeZfQ02
R13
S1
R0
R132
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_fi_xor.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_fi_xor.sv
!i122 -1
R89
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_mc_ecc_gen
R1
R84
!i10b 1
!s100 OA:CiETZ7b`Pz<I7^G0iC0
!s11b fNDU7Taai98:4AFERgMPT3
IZXEzUC86FU7?:G;^F6B=g3
R13
S1
R0
R132
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_gen.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_gen.sv
!i122 -1
L0 105
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_mc_ecc_merge_enc
R1
R84
!i10b 1
!s100 YFS?X2K:UklG97fCiTB1g1
!s11b Gh=F4XUi[@<gF=0`I48G52
Ii[]mIO1H5]cOZkDPh8F0c3
R13
S1
R0
R132
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_merge_enc.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_merge_enc.sv
!i122 -1
R111
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_mc_group
R1
R84
!i10b 1
!s100 RUE_4omZ<cO4=05Q59bOT3
!s11b Ybi^]k2@ohJn2lBa0^zW=2
I_g`?<;72D9AVzG0=GK6893
R13
S1
R0
R132
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_group.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_group.sv
!i122 -1
R110
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_mc_periodic
R1
R84
!i10b 1
!s100 ]H4j=14V0EMSKN@MA]3Ml3
!s11b ka6TjE2G<3ck]?lY_SEUC2
Iz<WYE33P_[dlRUK:djXEO1
R13
S1
R0
R132
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_periodic.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_periodic.sv
!i122 -1
R110
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_mc_rd_wr
R1
R84
!i10b 1
!s100 2CZ9^D[Zc^oSo?>cFR[V?0
!s11b LOB1Wk>JO>DYIoZ9kiD8e3
Id@g@NPWDW=a_JXebA@Lo_3
R13
S1
R0
R132
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_rd_wr.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_rd_wr.sv
!i122 -1
R110
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_mc_ref
R1
R84
!i10b 1
!s100 0nVXl:KCjhW0E2cnV[6ZU1
!s11b g4zak4@^RkDNcnKYP37b02
IOAc`ZL7Q0jEQL?XJgm>a`1
R13
S1
R0
Z133 w1633105787
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ref.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ref.sv
!i122 -1
R110
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_mc_wtr
R1
R84
!i10b 1
!s100 =U3K5DEH5=M:5Rj:`ecn42
!s11b 2JP@K6=2Jd3@^HOk276le2
Im>RBVF<]d8YG0VIIXaE<b1
R13
S1
R0
R133
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_wtr.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_wtr.sv
!i122 -1
R110
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_prbs_mode_gen
R1
R91
!i10b 1
!s100 oWgKV72:Y7>ShDC121>7]3
!s11b dn[>bV][S9cU6@N4kBUSD2
IYk_KGQg4nEXleNj?kzdCT1
R13
S1
R0
R119
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_prbs_mode_gen.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_prbs_mode_gen.sv
!i122 -1
R122
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_r_upsizer
R1
R84
!i10b 1
!s100 ;Tb6^7Ab1=o8Sh6<aJEW;1
!s11b kB7bFgWBg`]i2>dIZaLhJ1
I_mYBFf2CA6zGSF]UY3@FH1
R13
S1
R0
R121
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_r_upsizer.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_r_upsizer.sv
!i122 -1
R107
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_ui
R1
R84
!i10b 1
!s100 IZD3clT4RZ2T]7KO?zHR>2
!s11b lE6Kk>o?oEjV7S8k0L^:U1
I=2Vf0Y7loBD];eXBjPN`92
R13
S1
R0
R113
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui.sv
!i122 -1
R127
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_ui_cmd
R1
R84
!i10b 1
!s100 f?Id>NHQPfFNgBE`^09ER1
!s11b MMzV8=S>?>`RH0ZE=C[6k2
IChP?CA<F4MzN`I?Q]:FiK0
R13
S1
R0
R113
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_cmd.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_cmd.sv
!i122 -1
R89
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_ui_rd_data
R1
R84
!i10b 1
!s100 Um`;XzADh^;hF3F@NVlIQ3
!s11b L2;VfmBGc;WAn7<ijfS];0
IliL?@`2CR^38@nom5ZN=a3
R13
S1
R0
R113
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_rd_data.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_rd_data.sv
!i122 -1
L0 140
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_ui_wr_data
R1
R84
!i10b 1
!s100 <FK=i=41=hHOn1KoW1Se_1
!s11b m?Rm=dIaOH]W3L8Y0U3lS1
I64OcO;NWWm[58Qh:C?gQY0
R13
S1
R0
R113
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_wr_data.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_wr_data.sv
!i122 -1
L0 131
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr4_v2_2_6_w_upsizer
R1
R84
!i10b 1
!s100 _E[42gSABN<iI7^OlHQiP0
!s11b ZU7=A?BGo38T_jbG4hXOZ2
IgX:^gm?n=CeLRJ@0:JS1?0
R13
S1
R0
R115
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_w_upsizer.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_w_upsizer.sv
!i122 -1
R107
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vexample_top
R1
R91
!i10b 1
!s100 gW0Pik^7HV][T5G4WWm0b3
!s11b @QmnHEO0jc93AXe@oa;R73
IFdcXbmn?@;zd>6@JhYiOT1
R13
S1
R0
w1634162496
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/example_top.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/example_top.sv
!i122 -1
R88
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vglbl
!s110 1634162542
!i10b 1
!s100 DCW3=ePZ4oEojGg2KL;HS0
!s11b :OElb9;ejghaOl1Q4Ld<o3
II8G;8fJFC2YS9_hMFOeSl2
R13
R0
w1544155481
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/questa/glbl.v
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/questa/glbl.v
!i122 -1
L0 6
R5
r1
!s85 0
31
!s108 1634162541.000000
!s107 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/questa/glbl.v|
!s90 -reportprogress|300|-work|xil_defaultlib|/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/questa/glbl.v|
!i113 0
o-work xil_defaultlib -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R11
X7pXmrVjtyNXBa51I3RJ1+Q==
R1
R90
R2
V1jI;M_ZKMSoOiC=VmETFl2
r1
!s85 0
!i10b 0
!s100 B5hAiI_cV<km5TVR`R]QP3
I1jI;M_ZKMSoOiC=VmETFl2
!i119 1
!i8a 327032816
S1
R0
w1634162540
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/MemoryArray.sv
R103
!i122 -1
R101
R5
31
R6
R7
R8
!i113 0
R9
R10
R11
nc189db9
vmicroblaze_mcs
R1
R2
!i10b 1
!s100 hbF:GlY4>bjM9:zIIB]_g3
!s11b `jHoE@Vb2<jTJZhaQVanc3
IKz4>4ITbPUEB0GZI45fZE0
R13
S1
R0
R92
R93
R94
!i122 -1
R118
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vprbs_data_gen
R1
R91
!i10b 1
!s100 MhFDN?`CdP^4gc:4[Aceg0
!s11b 4a]bJ]OM;RD9;OKZ?<MG=1
ICjEM0=`QzcFR1CBG_m<l50
R13
S1
R0
R3
R129
R130
!i122 -1
L0 441
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
Xproj_package
R1
R90
R2
!i10b 1
!s100 dVSWi8n2bjZ6JOh10kH7N1
!s11b 3ZBK4>:`PFT8aSRO[l4Qa3
I4E>;Y4iObAB2?VKS`T6Ye1
V4E>;Y4iObAB2?VKS`T6Ye1
S1
R0
R3
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/proj_package.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/proj_package.sv
!i122 -1
L0 3
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vsim_tb_top
R1
R90
R91
!i10b 1
!s100 H`ijAe>=oe[fQ2VK=iH081
!s11b QkOz35:9KUM_DkY:cem>00
I50egM4>V@@:L5b2EFa3Ji1
R13
S1
R0
R98
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/sim_tb_top.sv
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/sim_tb_top.sv
!i122 -1
R117
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
Tsim_tb_top_opt
!s110 1634162544
V1GHGO0d23_oh<AiAj_1VE1
04 10 4 work sim_tb_top fast 0
04 4 4 work glbl fast 0
o+acc -L xil_defaultlib -L xpm -L microblaze_v11_0_0 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L blk_mem_gen_v8_4_2 -L iomodule_v3_1_4 -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib
R11
nsim_tb_top_opt
OL;O;2019.4_2;69
vgOp6Rg0EVtow9NA2fFfNgg==
R1
R90
R95
R96
R2
R13
r1
!s85 0
!i10b 0
!s100 T9VVf4YEjOVnQnLYogj0z3
IgG;7dPS0@RWVnaBaBChNj3
!i119 1
!i8a 1961020320
R97
S1
R0
R98
8/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/StateTable.sv
R102
F/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/StateTableCore.sv
!i122 -1
R101
R5
31
R6
R7
R8
!i113 0
R9
R10
R11
naafd3a5
vxpm_memory_base
R1
R12
!i10b 1
!s100 UIhcUcQOChGJG]ciKPf2M0
!s11b Sn;JdM9i98cFc`YjWBNA?0
I7nl[J_GDc`9N=H`FnAl2Z0
R13
S1
R0
R14
R15
R16
!i122 -1
L0 57
R5
r1
!s85 0
31
R17
R18
R19
!i113 0
R9
R10
R11
vxpm_memory_dpdistram
R1
R12
!i10b 1
!s100 j74kegJn5Ja<`gSi[gUPi0
!s11b DYhbU]zBWlHZTDRi?6;[42
I>WOOcYbUX<Vo^XVaD0JPc3
R13
S1
R0
R14
R15
R16
!i122 -1
L0 8072
R5
r1
!s85 0
31
R17
R18
R19
!i113 0
R9
R10
R11
vxpm_memory_dprom
R1
R12
!i10b 1
!s100 zjRD[hl?DNL1:F0X^PfFF1
!s11b G>WhnmFVB4:AP`^;WH5i21
I<d9[cf70kV?_H@7TWPGGR1
R13
S1
R0
R14
R15
R16
!i122 -1
L0 8210
R5
r1
!s85 0
31
R17
R18
R19
!i113 0
R9
R10
R11
vxpm_memory_sdpram
R1
R12
!i10b 1
!s100 :iRh<EnN>01aD65A<lDmB3
!s11b Q`HeM4RFREUALBIlaIZTB3
I@INP?0CY0FB3L`5C^?i8A3
R13
S1
R0
R14
R15
R16
!i122 -1
L0 8368
R5
r1
!s85 0
31
R17
R18
R19
!i113 0
R9
R10
R11
vxpm_memory_spram
R1
R12
!i10b 1
!s100 AK5MzcV1HoZEV1hE>Sie;3
!s11b AiQV=QzFn60f:ONH>a9TX1
IM^;]ecY_8nH^NMKgGUTf23
R13
S1
R0
R14
R15
R16
!i122 -1
L0 8527
R5
r1
!s85 0
31
R17
R18
R19
!i113 0
R9
R10
R11
vxpm_memory_sprom
R1
R12
!i10b 1
!s100 A<_hA2hicJ7Sez<`>kAb;1
!s11b ;RSBG5<4n_9bUe6I;K>cJ3
IA<519P3YkIZIjz@RdZ@0W1
R13
S1
R0
R14
R15
R16
!i122 -1
L0 8675
R5
r1
!s85 0
31
R17
R18
R19
!i113 0
R9
R10
R11
vxpm_memory_tdpram
R1
R12
!i10b 1
!s100 g_h>:[^WAWe6?2m@6518Z1
!s11b QO0G0R]fT>7Ge9?DaLTGL1
Ii9JY:=21V=G_EY6Q_UVoS0
R13
S1
R0
R14
R15
R16
!i122 -1
L0 8813
R5
r1
!s85 0
31
R17
R18
R19
!i113 0
R9
R10
R11
