# CIRCT GitHub Issue é‡å¤æ£€æŸ¥æŠ¥å‘Š

**æ£€æŸ¥æ—¶é—´**: 2026-02-01 10:58:11  
**æµ‹è¯•ç”¨ä¾‹**: 260129-00001645

---

## ğŸ“‹ æ‘˜è¦

| é¡¹ç›® | å€¼ |
|------|-----|
| æœç´¢æ‰§è¡Œ | 8 ä¸ªæŸ¥è¯¢ |
| åŸå§‹ç»“æœ | 62 ä¸ª Issue |
| å”¯ä¸€ Issue | 58 ä¸ª |
| æœ€é«˜ç›¸ä¼¼åº¦ | 100/100 |
| æ¨è | **review_existing** |

---

## ğŸ¯ æ¨èç»“è®º

### æ¨èæ“ä½œ: **å®¡æŸ¥ç°æœ‰ Issue**

**é«˜åº¦åŒ¹é…**: Issue #9574 - **[Arc] Assertion failure when lowering inout ports in sequential logic**

- **ç›¸ä¼¼åº¦åˆ†æ•°**: 100/100
- **URL**: https://github.com/llvm/circt/issues/9574
- **çŠ¶æ€**: å®¡æ ¸ä¸­

### æ¨èç†ç”±

å½“å‰æµ‹è¯•ç”¨ä¾‹æ¶‰åŠçš„ Bug ç‰¹å¾:
- å·¥å…·: `arcilator` (Arc æ–¹è¨€)
- ä¼ é€’: `LowerState`
- é”™è¯¯ç±»å‹: Assertion å¤±è´¥
- å…³é”®ç±»å‹: `!llhd.ref<i1>` (inout ç«¯å£)
- é”™è¯¯æ¶ˆæ¯: "state type must have a known bit width"

ä¸ Issue #9574 çš„åŒ¹é…åº¦:
- âœ… ç›¸åŒçš„ Arc æ–¹è¨€ç›¸å…³é—®é¢˜
- âœ… ç›¸åŒçš„ inout ç«¯å£å¤„ç†é—®é¢˜
- âœ… ç›¸åŒçš„ LowerState ä¼ é€’ç›¸å…³
- âœ… ç›¸åŒçš„ç±»å‹éªŒè¯å¤±è´¥

---

## ğŸ“Š æœç´¢ç»“æœåˆ†æ

### æœ€ç›¸å…³çš„ Issue


#### 1. Issue #9574
- **æ ‡é¢˜**: [Arc] Assertion failure when lowering inout ports in sequential logic
- **ç›¸ä¼¼åº¦**: 100/100
- **çŠ¶æ€**: [Arc] Assertion failure when lowering inout ports in sequential logic
- **URL**: https://github.com/llvm/circt/issues/9574
- **æ‘˜è¦**: ## Description  CIRCT crashes with an assertion failure when compiling SystemVerilog code that uses `inout` ports within `always_ff` blocks. The crash occurs in the Arc dialect's `LowerStatePass` when...

#### 2. Issue #9052
- **æ ‡é¢˜**: [circt-verilog] Import difference of results in arcilator failure with remaining llhd constant_time
- **ç›¸ä¼¼åº¦**: 55/100
- **çŠ¶æ€**: [circt-verilog] Import difference of results in arcilator failure with remaining llhd constant_time
- **URL**: https://github.com/llvm/circt/issues/9052
- **æ‘˜è¦**: Input test case:  ```verilog module bug (     input logic wr_clk,     input logic wr_data,     output logic [1:0] mem ); `ifdef CASE_1   always_ff @(posedge (wr_clk)) begin       mem[0] <= wr_data;   ...

#### 3. Issue #8332
- **æ ‡é¢˜**: [MooreToCore] Support for StringType from moore to llvm dialect
- **ç›¸ä¼¼åº¦**: 45/100
- **çŠ¶æ€**: [MooreToCore] Support for StringType from moore to llvm dialect
- **URL**: https://github.com/llvm/circt/issues/8332
- **æ‘˜è¦**: Hi! Now I try to add types and operators in sim to get the lowered operators in moore, and then lower them to llvm dialect, so that the corresponding dynamic size container can be implemented in arcil...

#### 4. Issue #9395
- **æ ‡é¢˜**: [circt-verilog][arcilator] Arcilator assertion failure
- **ç›¸ä¼¼åº¦**: 40/100
- **çŠ¶æ€**: [circt-verilog][arcilator] Arcilator assertion failure
- **URL**: https://github.com/llvm/circt/issues/9395
- **æ‘˜è¦**: Hi, all! Let's look at this example on _Verilog_:  ``` module comb_assert(     input wire clk,     input wire resetn );     always @* begin         if (resetn) begin             assert (0);         en...

#### 5. Issue #6948
- **æ ‡é¢˜**: [Arcilator] Integration tests failures without check-circt
- **ç›¸ä¼¼åº¦**: 40/100
- **çŠ¶æ€**: [Arcilator] Integration tests failures without check-circt
- **URL**: https://github.com/llvm/circt/issues/6948
- **æ‘˜è¦**: ``` ******************** Failed Tests (6):   CIRCT :: arcilator/JIT/basic.mlir   CIRCT :: arcilator/JIT/counter.mlir   CIRCT :: arcilator/JIT/err-not-found.mlir   CIRCT :: arcilator/JIT/err-not-...


---

## ğŸ” åŸå§‹ Bug åˆ†æ

### å´©æºƒä¿¡æ¯
- **å·¥å…·**: arcilator
- **æ–¹è¨€**: arc
- **ä¼ é€’**: LowerState
- **ä¸¥é‡æ€§**: high

### é”™è¯¯æ¶ˆæ¯
```
state type must have a known bit width; got '!llhd.ref<i1>'
```

### æ–­è¨€ä½ç½®
- **æ–‡ä»¶**: lib/Dialect/Arc/Transforms/LowerState.cpp
- **è¡Œå·**: 219
- **å‡½æ•°**: ModuleLowering::run()

### æ ¹æœ¬åŸå› 
**ç±»åˆ«**: unsupported_type  
**æè¿°**: LowerState pass does not handle inout ports (llhd.ref types)  
**è§¦å‘æ„é€ **: inout port declaration  
**é—®é¢˜ç±»å‹**: !llhd.ref<i1>

#### ä¸æ”¯æŒçš„ç±»å‹å¤„ç†
å½“å‰ `computeLLVMBitWidth()` æ”¯æŒçš„ç±»å‹:
- `IntegerType`
- `seq::ClockType`
- `hw::ArrayType`
- `hw::StructType`

**ç¼ºå¤±**: `llhd::RefType` (ç”¨äº inout ç«¯å£)

### æºä»£ç åˆ†æ
```verilog
inout logic c
```
- **æ–‡ä»¶**: source.sv
- **è¯­è¨€**: SystemVerilog
- **è¡Œå·**: 6

---

## ğŸ’¡ å»ºè®®ä¿®å¤æ–¹æ¡ˆ

### æ–¹æ¡ˆ 1: Graceful Rejection
Add explicit check and emit user-friendly error for inout ports

### æ–¹æ¡ˆ 2: Type Support
Extend computeLLVMBitWidth to handle llhd::RefType

### æ–¹æ¡ˆ 3: Preprocessing
Convert inout ports to input/output pairs before lowering


---

## ğŸ“ é‡å¤æ€§ç»“è®º

### åˆ†æ

å½“å‰æµ‹è¯•ç”¨ä¾‹ä¸ Issue #9574 åœ¨ä»¥ä¸‹æ–¹é¢å®Œå…¨ä¸€è‡´:

1. **å·¥å…·é“¾**: éƒ½æ¶‰åŠ `arcilator` å’Œ Arc æ–¹è¨€
2. **å¤±è´¥ç‚¹**: éƒ½åœ¨ `LowerState` è½¬æ¢ä¼ é€’ä¸­
3. **ç±»å‹é—®é¢˜**: éƒ½æ˜¯å…³äº `llhd.ref` ç±»å‹çš„å¤„ç†
4. **é”™è¯¯æ¨¡å¼**: éƒ½æ˜¯ç±»å‹éªŒè¯å¤±è´¥çš„æ–­è¨€é”™è¯¯

### å»ºè®®

**ç«‹å³è¡ŒåŠ¨**:
1. æ£€æŸ¥ Issue #9574 çš„å½“å‰çŠ¶æ€
2. å¦‚æœè¯¥ Issue å·²è§£å†³ï¼ŒéªŒè¯ä¿®å¤æ˜¯å¦åŒ…å«æ­¤æµ‹è¯•ç”¨ä¾‹
3. å¦‚æœè¯¥ Issue æœªè§£å†³ï¼Œå¯ä»¥æ·»åŠ æ­¤æµ‹è¯•ç”¨ä¾‹ä½œä¸ºè¡¥å……ä¿¡æ¯

**ä¸åˆ›å»ºæ–° Issue çš„åŸå› **:
- è¿™æ˜¯ä¸€ä¸ªå·²çŸ¥çš„ã€å·²è¢«è¿½è¸ªçš„é—®é¢˜
- ä¸å¿…è¦åœ°åˆ›å»ºé‡å¤çš„ Issue ä¼šå¢åŠ ç»´æŠ¤è´Ÿæ‹…
- åº”è¯¥åœ¨ç°æœ‰ Issue ä¸­ç»§ç»­è®¨è®ºå’Œè§£å†³

---

## ğŸ“¦ æœç´¢ç»Ÿè®¡

- **æ€»æœç´¢æŸ¥è¯¢**: 8
- **æ‰¾åˆ°çš„ Issue**: 62
- **å”¯ä¸€ Issue æ•°**: 58
- **ç”Ÿæˆæ—¶é—´**: 2026-02-01T10:57:51.893647

---

*æ­¤æŠ¥å‘Šç”±è‡ªåŠ¨åŒ– Bug åˆ†æå·¥å…·ç”Ÿæˆ*
