<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>MSP430 Peripheral Driver Library: ucs.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="$relpath/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="$relpath/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">ucs.h File Reference</div>  </div>
</div>
<div class="contents">

<p><a href="ucs_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#a35ea68e842326c521356b72efb077618">__MSP430_HAS_SFR__</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#ae937e0ae9c9bffec1a45b3d0fa164f32">__MSP430_HAS_UCS__</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#a476da4d069f4cff738ad2469b16aebec">UCS_ACLK</a>&#160;&#160;&#160;0x01</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#ae85a1dfd1445d5b9af92dcb070f0e767">UCS_MCLK</a>&#160;&#160;&#160;0x02</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#afc1c5e8060e4033db86f081a897fa7d0">UCS_SMCLK</a>&#160;&#160;&#160;0x04</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#a62bb5c9d22f1575344ad4e9e540250fb">UCS_FLLREF</a>&#160;&#160;&#160;0x08</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#acc6b87a9eeca03ee33da90758229063a">UCS_MODOSC</a>&#160;&#160;&#160;MODOSCREQEN</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#a4ae14e1aafe2def7fbd4bd35452d3258">UCS_XT1CLK_SELECT</a>&#160;&#160;&#160;SELM__XT1CLK</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#a51fa3420d138642adba3e93cc060f6a5">UCS_VLOCLK_SELECT</a>&#160;&#160;&#160;SELM__VLOCLK</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#a0e3e3ec2eab84428841de3c79ceb9532">UCS_REFOCLK_SELECT</a>&#160;&#160;&#160;SELM__REFOCLK</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#a7884aeeed9a80b1cf888702fd4ac4ca6">UCS_DCOCLK_SELECT</a>&#160;&#160;&#160;SELM__DCOCLK</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#aede7bfa0b2da664478d8ed0ec1c4e030">UCS_DCOCLKDIV_SELECT</a>&#160;&#160;&#160;SELM__DCOCLKDIV</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#a3d8e7d05030b51c78a7a29ed1bd71f75">UCS_XT2CLK_SELECT</a>&#160;&#160;&#160;SELM__XT2CLK</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#a4bff778b902d15aef35a75e9d9654084">UCS_CLOCK_DIVIDER_1</a>&#160;&#160;&#160;DIVM__1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#ab21c4db6d247cefacd34ea9b5963cdac">UCS_CLOCK_DIVIDER_2</a>&#160;&#160;&#160;DIVM__2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#aaa00648f9de22c81456a8ada39cfe775">UCS_CLOCK_DIVIDER_4</a>&#160;&#160;&#160;DIVM__4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#aa1292aaae77552daa7ebecfb76446862">UCS_CLOCK_DIVIDER_8</a>&#160;&#160;&#160;DIVM__8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#a3cdadc25b6f6f5d814633b52e0d7861b">UCS_CLOCK_DIVIDER_12</a>&#160;&#160;&#160;DIVM__32</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#a872cb76f68ad469e4cee6dce34f7265c">UCS_CLOCK_DIVIDER_16</a>&#160;&#160;&#160;DIVM__16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#a98e4c5a03462b0baa3a6b308064691df">UCS_CLOCK_DIVIDER_32</a>&#160;&#160;&#160;DIVM__32</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#aef595238d4922a1de1d3eda0dc3d2d4d">UCS_XT1_DRIVE0</a>&#160;&#160;&#160;XT1DRIVE_0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#a219dd7be7d1130f5fc9d4f1b33e2969c">UCS_XT1_DRIVE1</a>&#160;&#160;&#160;XT1DRIVE_1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#a932493e0483b54d67f9c3fdc0717581f">UCS_XT1_DRIVE2</a>&#160;&#160;&#160;XT1DRIVE_2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#acae2b682aa02cd79534723901cec29f3">UCS_XT1_DRIVE3</a>&#160;&#160;&#160;XT1DRIVE_3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#a605bf51e4d4672a4cfb316eebe492ef5">UCS_XT1_HIGH_FREQUENCY</a>&#160;&#160;&#160;XTS</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#a9234eebae43940e60b0902ef1ef41755">UCS_XT1_LOW_FREQUENCY</a>&#160;&#160;&#160;0x00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#ad090a23b08294c942ef06c08f7fd1195">UCS_XT2DRIVE_4MHZ_8MHZ</a>&#160;&#160;&#160;XT2DRIVE_0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#a710cd5ca9e47ac5ae04aec1b394e2b9d">UCS_XT2DRIVE_8MHZ_16MHZ</a>&#160;&#160;&#160;XT2DRIVE_1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#ae1384a088e8565fdb096254614ea24d3">UCS_XT2DRIVE_16MHZ_24MHZ</a>&#160;&#160;&#160;XT2DRIVE_2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#a88f0df01f717fa2fd781d77e107b73ed">UCS_XT2DRIVE_24MHZ_32MHZ</a>&#160;&#160;&#160;XT2DRIVE_3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#a651af43dcd713c6b21cb13cf7480649d">UCS_XT2OFFG</a>&#160;&#160;&#160;XT2OFFG</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#a60766ad8b66f39b80419e4d174071d7d">UCS_XT1HFOFFG</a>&#160;&#160;&#160;XT1HFOFFG</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#a22b8785919bc702f733b5c9bf1edbaa5">UCS_XT1LFOFFG</a>&#160;&#160;&#160;XT1LFOFFG</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#afe8447160903789997e3b3806c76f238">UCS_DCOFFG</a>&#160;&#160;&#160;DCOFFG</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#ad7c4171cb64363c84c2582d574425b89">UCS_XCAP_0</a>&#160;&#160;&#160;XCAP_0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#a37f52cce669e479dae4e5626e26e74c4">UCS_XCAP_1</a>&#160;&#160;&#160;XCAP_1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#ae5f4f10ff0f191d9508652e2349efe23">UCS_XCAP_2</a>&#160;&#160;&#160;XCAP_2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#ace34cbe63d2b70d185a5a5910638ff0e">UCS_XCAP_3</a>&#160;&#160;&#160;XCAP_3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#a1e379b110b611f71d599a1326ad1366a">UCS_VLOCLK_FREQUENCY</a>&#160;&#160;&#160;10000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#aeecf4c382757aa14d0546876c5d137d8">UCS_REFOCLK_FREQUENCY</a>&#160;&#160;&#160;32768</td></tr>
<tr><td colspan="2"><h2><a name="func-members"></a>
Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#ad4eb71cbbc1a72dec03a026a9a645bc8">UCS_setExternalClockSource</a> (unsigned int baseaddress, unsigned long XT1CLK_frequency, unsigned long XT2CLK_frequency)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#aa250ddb6b22125043209beedc4859ff6">UCS_clockSignalInit</a> (unsigned int baseaddress, unsigned char selectedClockSignal, unsigned int clockSource, unsigned char clockSourceDivider)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#a27218dc426ea81bf9a96bae97beacc3b">UCS_LFXT1Start</a> (unsigned int baseAddress, unsigned int xt1drive, unsigned char xcap)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#ab88702d3f982e7663133fb518046ac0b">UCS_HFXT1Start</a> (unsigned int baseAddress, unsigned int xt1drive)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#a982dbf81c89c87779c97dfad3ea76f6f">UCS_bypassXT1</a> (unsigned int baseAddress, unsigned char highOrLowFrequency)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">unsigned short&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#ad466f7c3fee0c6d7ca7b9a3e589a64ab">UCS_bypassXT1WithTimeout</a> (unsigned int baseAddress, unsigned char highOrLowFrequency, unsigned int timeout)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#a846e876b1a4707c65011b6d098e718a9">UCS_XT1Off</a> (unsigned int baseAddress)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">unsigned short&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#af4e80b898f58fe8b4a8ff618e01014cf">UCS_LFXT1StartWithTimeout</a> (unsigned int baseAddress, unsigned int xt1drive, unsigned char xcap, unsigned int timeout)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">unsigned short&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#ad56e03fc4792146781dbf6b53f871c4e">UCS_HFXT1StartWithTimeout</a> (unsigned int baseAddress, unsigned int xt1drive, unsigned int timeout)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#af70d5f446ce32e2d8c5e3d27c24b592c">UCS_XT2Start</a> (unsigned int baseAddress, unsigned int xt2drive)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#a69e2446b3143444335ec547e4a485be2">UCS_bypassXT2</a> (unsigned int baseAddress)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">unsigned short&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#a2610b7df5723796e739082d379337470">UCS_XT2StartWithTimeout</a> (unsigned int baseAddress, unsigned int xt2drive, unsigned int timeout)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">unsigned short&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#aa5f2e30feefe1092ee680581831c13a7">UCS_bypassXT2WithTimeout</a> (unsigned int baseAddress, unsigned int timeout)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#a00b70198ed3ff549c78bcccae74b663b">UCS_XT2Off</a> (unsigned int baseAddress)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#aeaa1d3cbd1d2d6d6011f021f485c225c">UCS_initFLL</a> (unsigned int baseAddress, unsigned int fsystem, unsigned int ratio)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#a6eddde2c3c6a13e494415db26c827fee">UCS_initFLLSettle</a> (unsigned int baseAddress, unsigned int fsystem, unsigned int ratio)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#a38e9da813c1cb4bb774f3dbcbb9db225">UCS_enableClockRequest</a> (unsigned int baseAddress, unsigned char selectClock)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#a8728ea27d33edc54f24f352059070875">UCS_disableClockRequest</a> (unsigned int baseAddress, unsigned char selectClock)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">unsigned char&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#a9e601886ed4117f4bab1a24443d009a8">UCS_faultFlagStatus</a> (unsigned int baseAddress, unsigned char mask)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#aa834d38c1ae781ea1dffcffccd732b01">UCS_clearFaultFlag</a> (unsigned int baseAddress, unsigned char mask)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#a2ce2d41cd185920cb626c5ec8da6f1b8">UCS_SMCLKOff</a> (unsigned int baseAddress)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#ad693b5c1c99250040e5c78659eac59ad">UCS_SMCLKOn</a> (unsigned int baseAddress)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#a020d55ea5bddaf9392cc2af6099d1685">UCS_getACLK</a> (unsigned int baseAddress)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#a03a458d18ce45c396cbca94a92bc3fc5">UCS_getSMCLK</a> (unsigned int baseAddress)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#a06a36662fde7dab4996dd11b5778fb1b">UCS_getMCLK</a> (unsigned int baseAddress)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ucs_8h.html#a9f50043e332dfd3e65bf8d667650143f">UCS_clearAllOscFlagsWithTimeout</a> (unsigned int baseAddress, unsigned int timeout)</td></tr>
</table>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="a35ea68e842326c521356b72efb077618"></a><!-- doxytag: member="ucs.h::__MSP430_HAS_SFR__" ref="a35ea68e842326c521356b72efb077618" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __MSP430_HAS_SFR__</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae937e0ae9c9bffec1a45b3d0fa164f32"></a><!-- doxytag: member="ucs.h::__MSP430_HAS_UCS__" ref="ae937e0ae9c9bffec1a45b3d0fa164f32" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __MSP430_HAS_UCS__</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a476da4d069f4cff738ad2469b16aebec"></a><!-- doxytag: member="ucs.h::UCS_ACLK" ref="a476da4d069f4cff738ad2469b16aebec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCS_ACLK&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="ucs_8h.html#aa250ddb6b22125043209beedc4859ff6">UCS_clockSignalInit()</a>.</p>

</div>
</div>
<a class="anchor" id="ae85a1dfd1445d5b9af92dcb070f0e767"></a><!-- doxytag: member="ucs.h::UCS_MCLK" ref="ae85a1dfd1445d5b9af92dcb070f0e767" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCS_MCLK&#160;&#160;&#160;0x02</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="ucs_8h.html#aa250ddb6b22125043209beedc4859ff6">UCS_clockSignalInit()</a>.</p>

</div>
</div>
<a class="anchor" id="afc1c5e8060e4033db86f081a897fa7d0"></a><!-- doxytag: member="ucs.h::UCS_SMCLK" ref="afc1c5e8060e4033db86f081a897fa7d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCS_SMCLK&#160;&#160;&#160;0x04</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="ucs_8h.html#aa250ddb6b22125043209beedc4859ff6">UCS_clockSignalInit()</a>.</p>

</div>
</div>
<a class="anchor" id="a62bb5c9d22f1575344ad4e9e540250fb"></a><!-- doxytag: member="ucs.h::UCS_FLLREF" ref="a62bb5c9d22f1575344ad4e9e540250fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCS_FLLREF&#160;&#160;&#160;0x08</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="ucs_8h.html#aa250ddb6b22125043209beedc4859ff6">UCS_clockSignalInit()</a>.</p>

</div>
</div>
<a class="anchor" id="acc6b87a9eeca03ee33da90758229063a"></a><!-- doxytag: member="ucs.h::UCS_MODOSC" ref="acc6b87a9eeca03ee33da90758229063a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCS_MODOSC&#160;&#160;&#160;MODOSCREQEN</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4ae14e1aafe2def7fbd4bd35452d3258"></a><!-- doxytag: member="ucs.h::UCS_XT1CLK_SELECT" ref="a4ae14e1aafe2def7fbd4bd35452d3258" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCS_XT1CLK_SELECT&#160;&#160;&#160;SELM__XT1CLK</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="ucs_8h.html#aa250ddb6b22125043209beedc4859ff6">UCS_clockSignalInit()</a>.</p>

</div>
</div>
<a class="anchor" id="a51fa3420d138642adba3e93cc060f6a5"></a><!-- doxytag: member="ucs.h::UCS_VLOCLK_SELECT" ref="a51fa3420d138642adba3e93cc060f6a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCS_VLOCLK_SELECT&#160;&#160;&#160;SELM__VLOCLK</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="ucs_8h.html#aa250ddb6b22125043209beedc4859ff6">UCS_clockSignalInit()</a>.</p>

</div>
</div>
<a class="anchor" id="a0e3e3ec2eab84428841de3c79ceb9532"></a><!-- doxytag: member="ucs.h::UCS_REFOCLK_SELECT" ref="a0e3e3ec2eab84428841de3c79ceb9532" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCS_REFOCLK_SELECT&#160;&#160;&#160;SELM__REFOCLK</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="ucs_8h.html#aa250ddb6b22125043209beedc4859ff6">UCS_clockSignalInit()</a>.</p>

</div>
</div>
<a class="anchor" id="a7884aeeed9a80b1cf888702fd4ac4ca6"></a><!-- doxytag: member="ucs.h::UCS_DCOCLK_SELECT" ref="a7884aeeed9a80b1cf888702fd4ac4ca6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCS_DCOCLK_SELECT&#160;&#160;&#160;SELM__DCOCLK</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="ucs_8h.html#aa250ddb6b22125043209beedc4859ff6">UCS_clockSignalInit()</a>.</p>

</div>
</div>
<a class="anchor" id="aede7bfa0b2da664478d8ed0ec1c4e030"></a><!-- doxytag: member="ucs.h::UCS_DCOCLKDIV_SELECT" ref="aede7bfa0b2da664478d8ed0ec1c4e030" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCS_DCOCLKDIV_SELECT&#160;&#160;&#160;SELM__DCOCLKDIV</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="ucs_8h.html#aa250ddb6b22125043209beedc4859ff6">UCS_clockSignalInit()</a>.</p>

</div>
</div>
<a class="anchor" id="a3d8e7d05030b51c78a7a29ed1bd71f75"></a><!-- doxytag: member="ucs.h::UCS_XT2CLK_SELECT" ref="a3d8e7d05030b51c78a7a29ed1bd71f75" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCS_XT2CLK_SELECT&#160;&#160;&#160;SELM__XT2CLK</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="ucs_8h.html#aa250ddb6b22125043209beedc4859ff6">UCS_clockSignalInit()</a>.</p>

</div>
</div>
<a class="anchor" id="a4bff778b902d15aef35a75e9d9654084"></a><!-- doxytag: member="ucs.h::UCS_CLOCK_DIVIDER_1" ref="a4bff778b902d15aef35a75e9d9654084" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCS_CLOCK_DIVIDER_1&#160;&#160;&#160;DIVM__1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="ucs_8h.html#aa250ddb6b22125043209beedc4859ff6">UCS_clockSignalInit()</a>.</p>

</div>
</div>
<a class="anchor" id="ab21c4db6d247cefacd34ea9b5963cdac"></a><!-- doxytag: member="ucs.h::UCS_CLOCK_DIVIDER_2" ref="ab21c4db6d247cefacd34ea9b5963cdac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCS_CLOCK_DIVIDER_2&#160;&#160;&#160;DIVM__2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="ucs_8h.html#aa250ddb6b22125043209beedc4859ff6">UCS_clockSignalInit()</a>.</p>

</div>
</div>
<a class="anchor" id="aaa00648f9de22c81456a8ada39cfe775"></a><!-- doxytag: member="ucs.h::UCS_CLOCK_DIVIDER_4" ref="aaa00648f9de22c81456a8ada39cfe775" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCS_CLOCK_DIVIDER_4&#160;&#160;&#160;DIVM__4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="ucs_8h.html#aa250ddb6b22125043209beedc4859ff6">UCS_clockSignalInit()</a>.</p>

</div>
</div>
<a class="anchor" id="aa1292aaae77552daa7ebecfb76446862"></a><!-- doxytag: member="ucs.h::UCS_CLOCK_DIVIDER_8" ref="aa1292aaae77552daa7ebecfb76446862" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCS_CLOCK_DIVIDER_8&#160;&#160;&#160;DIVM__8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="ucs_8h.html#aa250ddb6b22125043209beedc4859ff6">UCS_clockSignalInit()</a>.</p>

</div>
</div>
<a class="anchor" id="a3cdadc25b6f6f5d814633b52e0d7861b"></a><!-- doxytag: member="ucs.h::UCS_CLOCK_DIVIDER_12" ref="a3cdadc25b6f6f5d814633b52e0d7861b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCS_CLOCK_DIVIDER_12&#160;&#160;&#160;DIVM__32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="ucs_8h.html#aa250ddb6b22125043209beedc4859ff6">UCS_clockSignalInit()</a>.</p>

</div>
</div>
<a class="anchor" id="a872cb76f68ad469e4cee6dce34f7265c"></a><!-- doxytag: member="ucs.h::UCS_CLOCK_DIVIDER_16" ref="a872cb76f68ad469e4cee6dce34f7265c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCS_CLOCK_DIVIDER_16&#160;&#160;&#160;DIVM__16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="ucs_8h.html#aa250ddb6b22125043209beedc4859ff6">UCS_clockSignalInit()</a>.</p>

</div>
</div>
<a class="anchor" id="a98e4c5a03462b0baa3a6b308064691df"></a><!-- doxytag: member="ucs.h::UCS_CLOCK_DIVIDER_32" ref="a98e4c5a03462b0baa3a6b308064691df" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCS_CLOCK_DIVIDER_32&#160;&#160;&#160;DIVM__32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="ucs_8h.html#aa250ddb6b22125043209beedc4859ff6">UCS_clockSignalInit()</a>.</p>

</div>
</div>
<a class="anchor" id="aef595238d4922a1de1d3eda0dc3d2d4d"></a><!-- doxytag: member="ucs.h::UCS_XT1_DRIVE0" ref="aef595238d4922a1de1d3eda0dc3d2d4d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCS_XT1_DRIVE0&#160;&#160;&#160;XT1DRIVE_0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="ucs_8h.html#ad56e03fc4792146781dbf6b53f871c4e">UCS_HFXT1StartWithTimeout()</a>, <a class="el" href="ucs_8h.html#a27218dc426ea81bf9a96bae97beacc3b">UCS_LFXT1Start()</a>, and <a class="el" href="ucs_8h.html#af4e80b898f58fe8b4a8ff618e01014cf">UCS_LFXT1StartWithTimeout()</a>.</p>

</div>
</div>
<a class="anchor" id="a219dd7be7d1130f5fc9d4f1b33e2969c"></a><!-- doxytag: member="ucs.h::UCS_XT1_DRIVE1" ref="a219dd7be7d1130f5fc9d4f1b33e2969c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCS_XT1_DRIVE1&#160;&#160;&#160;XT1DRIVE_1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="ucs_8h.html#ad56e03fc4792146781dbf6b53f871c4e">UCS_HFXT1StartWithTimeout()</a>, <a class="el" href="ucs_8h.html#a27218dc426ea81bf9a96bae97beacc3b">UCS_LFXT1Start()</a>, and <a class="el" href="ucs_8h.html#af4e80b898f58fe8b4a8ff618e01014cf">UCS_LFXT1StartWithTimeout()</a>.</p>

</div>
</div>
<a class="anchor" id="a932493e0483b54d67f9c3fdc0717581f"></a><!-- doxytag: member="ucs.h::UCS_XT1_DRIVE2" ref="a932493e0483b54d67f9c3fdc0717581f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCS_XT1_DRIVE2&#160;&#160;&#160;XT1DRIVE_2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="ucs_8h.html#ad56e03fc4792146781dbf6b53f871c4e">UCS_HFXT1StartWithTimeout()</a>, <a class="el" href="ucs_8h.html#a27218dc426ea81bf9a96bae97beacc3b">UCS_LFXT1Start()</a>, and <a class="el" href="ucs_8h.html#af4e80b898f58fe8b4a8ff618e01014cf">UCS_LFXT1StartWithTimeout()</a>.</p>

</div>
</div>
<a class="anchor" id="acae2b682aa02cd79534723901cec29f3"></a><!-- doxytag: member="ucs.h::UCS_XT1_DRIVE3" ref="acae2b682aa02cd79534723901cec29f3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCS_XT1_DRIVE3&#160;&#160;&#160;XT1DRIVE_3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="ucs_8h.html#ad56e03fc4792146781dbf6b53f871c4e">UCS_HFXT1StartWithTimeout()</a>, <a class="el" href="ucs_8h.html#a27218dc426ea81bf9a96bae97beacc3b">UCS_LFXT1Start()</a>, and <a class="el" href="ucs_8h.html#af4e80b898f58fe8b4a8ff618e01014cf">UCS_LFXT1StartWithTimeout()</a>.</p>

</div>
</div>
<a class="anchor" id="a605bf51e4d4672a4cfb316eebe492ef5"></a><!-- doxytag: member="ucs.h::UCS_XT1_HIGH_FREQUENCY" ref="a605bf51e4d4672a4cfb316eebe492ef5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCS_XT1_HIGH_FREQUENCY&#160;&#160;&#160;XTS</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="ucs_8h.html#a982dbf81c89c87779c97dfad3ea76f6f">UCS_bypassXT1()</a>, and <a class="el" href="ucs_8h.html#ad466f7c3fee0c6d7ca7b9a3e589a64ab">UCS_bypassXT1WithTimeout()</a>.</p>

</div>
</div>
<a class="anchor" id="a9234eebae43940e60b0902ef1ef41755"></a><!-- doxytag: member="ucs.h::UCS_XT1_LOW_FREQUENCY" ref="a9234eebae43940e60b0902ef1ef41755" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCS_XT1_LOW_FREQUENCY&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="ucs_8h.html#a982dbf81c89c87779c97dfad3ea76f6f">UCS_bypassXT1()</a>, and <a class="el" href="ucs_8h.html#ad466f7c3fee0c6d7ca7b9a3e589a64ab">UCS_bypassXT1WithTimeout()</a>.</p>

</div>
</div>
<a class="anchor" id="ad090a23b08294c942ef06c08f7fd1195"></a><!-- doxytag: member="ucs.h::UCS_XT2DRIVE_4MHZ_8MHZ" ref="ad090a23b08294c942ef06c08f7fd1195" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCS_XT2DRIVE_4MHZ_8MHZ&#160;&#160;&#160;XT2DRIVE_0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a710cd5ca9e47ac5ae04aec1b394e2b9d"></a><!-- doxytag: member="ucs.h::UCS_XT2DRIVE_8MHZ_16MHZ" ref="a710cd5ca9e47ac5ae04aec1b394e2b9d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCS_XT2DRIVE_8MHZ_16MHZ&#160;&#160;&#160;XT2DRIVE_1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae1384a088e8565fdb096254614ea24d3"></a><!-- doxytag: member="ucs.h::UCS_XT2DRIVE_16MHZ_24MHZ" ref="ae1384a088e8565fdb096254614ea24d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCS_XT2DRIVE_16MHZ_24MHZ&#160;&#160;&#160;XT2DRIVE_2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a88f0df01f717fa2fd781d77e107b73ed"></a><!-- doxytag: member="ucs.h::UCS_XT2DRIVE_24MHZ_32MHZ" ref="a88f0df01f717fa2fd781d77e107b73ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCS_XT2DRIVE_24MHZ_32MHZ&#160;&#160;&#160;XT2DRIVE_3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a651af43dcd713c6b21cb13cf7480649d"></a><!-- doxytag: member="ucs.h::UCS_XT2OFFG" ref="a651af43dcd713c6b21cb13cf7480649d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCS_XT2OFFG&#160;&#160;&#160;XT2OFFG</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="ucs_8h.html#aa834d38c1ae781ea1dffcffccd732b01">UCS_clearFaultFlag()</a>, and <a class="el" href="ucs_8h.html#a9e601886ed4117f4bab1a24443d009a8">UCS_faultFlagStatus()</a>.</p>

</div>
</div>
<a class="anchor" id="a60766ad8b66f39b80419e4d174071d7d"></a><!-- doxytag: member="ucs.h::UCS_XT1HFOFFG" ref="a60766ad8b66f39b80419e4d174071d7d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCS_XT1HFOFFG&#160;&#160;&#160;XT1HFOFFG</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a22b8785919bc702f733b5c9bf1edbaa5"></a><!-- doxytag: member="ucs.h::UCS_XT1LFOFFG" ref="a22b8785919bc702f733b5c9bf1edbaa5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCS_XT1LFOFFG&#160;&#160;&#160;XT1LFOFFG</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="afe8447160903789997e3b3806c76f238"></a><!-- doxytag: member="ucs.h::UCS_DCOFFG" ref="afe8447160903789997e3b3806c76f238" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCS_DCOFFG&#160;&#160;&#160;DCOFFG</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad7c4171cb64363c84c2582d574425b89"></a><!-- doxytag: member="ucs.h::UCS_XCAP_0" ref="ad7c4171cb64363c84c2582d574425b89" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCS_XCAP_0&#160;&#160;&#160;XCAP_0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="ucs_8h.html#a27218dc426ea81bf9a96bae97beacc3b">UCS_LFXT1Start()</a>, and <a class="el" href="ucs_8h.html#af4e80b898f58fe8b4a8ff618e01014cf">UCS_LFXT1StartWithTimeout()</a>.</p>

</div>
</div>
<a class="anchor" id="a37f52cce669e479dae4e5626e26e74c4"></a><!-- doxytag: member="ucs.h::UCS_XCAP_1" ref="a37f52cce669e479dae4e5626e26e74c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCS_XCAP_1&#160;&#160;&#160;XCAP_1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="ucs_8h.html#a27218dc426ea81bf9a96bae97beacc3b">UCS_LFXT1Start()</a>, and <a class="el" href="ucs_8h.html#af4e80b898f58fe8b4a8ff618e01014cf">UCS_LFXT1StartWithTimeout()</a>.</p>

</div>
</div>
<a class="anchor" id="ae5f4f10ff0f191d9508652e2349efe23"></a><!-- doxytag: member="ucs.h::UCS_XCAP_2" ref="ae5f4f10ff0f191d9508652e2349efe23" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCS_XCAP_2&#160;&#160;&#160;XCAP_2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="ucs_8h.html#a27218dc426ea81bf9a96bae97beacc3b">UCS_LFXT1Start()</a>, and <a class="el" href="ucs_8h.html#af4e80b898f58fe8b4a8ff618e01014cf">UCS_LFXT1StartWithTimeout()</a>.</p>

</div>
</div>
<a class="anchor" id="ace34cbe63d2b70d185a5a5910638ff0e"></a><!-- doxytag: member="ucs.h::UCS_XCAP_3" ref="ace34cbe63d2b70d185a5a5910638ff0e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCS_XCAP_3&#160;&#160;&#160;XCAP_3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="ucs_8h.html#a27218dc426ea81bf9a96bae97beacc3b">UCS_LFXT1Start()</a>, and <a class="el" href="ucs_8h.html#af4e80b898f58fe8b4a8ff618e01014cf">UCS_LFXT1StartWithTimeout()</a>.</p>

</div>
</div>
<a class="anchor" id="a1e379b110b611f71d599a1326ad1366a"></a><!-- doxytag: member="ucs.h::UCS_VLOCLK_FREQUENCY" ref="a1e379b110b611f71d599a1326ad1366a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCS_VLOCLK_FREQUENCY&#160;&#160;&#160;10000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="ucs_8c.html#a6767b69c368807882b8177b271a20cc4">privateUCSComputeCLKFrequency()</a>.</p>

</div>
</div>
<a class="anchor" id="aeecf4c382757aa14d0546876c5d137d8"></a><!-- doxytag: member="ucs.h::UCS_REFOCLK_FREQUENCY" ref="aeecf4c382757aa14d0546876c5d137d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCS_REFOCLK_FREQUENCY&#160;&#160;&#160;32768</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="ucs_8c.html#a6767b69c368807882b8177b271a20cc4">privateUCSComputeCLKFrequency()</a>, and <a class="el" href="ucs_8c.html#abb87640be998e066a6a3987a42dc267b">privateUCSSourceClockFromDCO()</a>.</p>

</div>
</div>
<hr/><h2>Function Documentation</h2>
<a class="anchor" id="ad4eb71cbbc1a72dec03a026a9a645bc8"></a><!-- doxytag: member="ucs.h::UCS_setExternalClockSource" ref="ad4eb71cbbc1a72dec03a026a9a645bc8" args="(unsigned int baseaddress, unsigned long XT1CLK_frequency, unsigned long XT2CLK_frequency)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UCS_setExternalClockSource </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseaddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>XT1CLK_frequency</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>XT2CLK_frequency</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>This function sets the external clock sources XT1 and XT2 crystal oscillator frequency values. This function must be called if an external crystal XT1 or XT2 is used and the user intends to call UCS_getMCLK, UCS_getSMCLK or UCS_getACLK APIs. If not, it is not necessary to invoke this API.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the UCS module. </td></tr>
    <tr><td class="paramname">XT1CLK_frequency</td><td>is the XT1 crystal frequencies in Hz </td></tr>
    <tr><td class="paramname">XT2CLK_frequency</td><td>is the XT2 crystal frequencies in Hz</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None </dd></dl>

<p>References <a class="el" href="ucs_8c.html#af90b4c4f59f634577dc867aedcb37ce2">XT1ClockFrequency</a>, and <a class="el" href="ucs_8c.html#a9005b462eeef0b15b518de7d58d3029c">XT2ClockFrequency</a>.</p>

</div>
</div>
<a class="anchor" id="aa250ddb6b22125043209beedc4859ff6"></a><!-- doxytag: member="ucs.h::UCS_clockSignalInit" ref="aa250ddb6b22125043209beedc4859ff6" args="(unsigned int baseaddress, unsigned char selectedClockSignal, unsigned int clockSource, unsigned char clockSourceDivider)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UCS_clockSignalInit </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseaddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned char&#160;</td>
          <td class="paramname"><em>selectedClockSignal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>clockSource</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned char&#160;</td>
          <td class="paramname"><em>clockSourceDivider</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>This function initializes each of the clock signals. The user must ensure that this function is called for each clock signal. If not, the default state is assumed for the particular clock signal. Refer MSP430ware documentation for UCS module or Device Family User's Guide for details of default clock signal states</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the UCS module. </td></tr>
    <tr><td class="paramname">selectedClockSignal</td><td>- Valid values are <b>UCS_ACLK</b>, <b>UCS_MCLK</b>, <b>UCS_SMCLK</b>, <b>UCS_FLLREF</b> </td></tr>
    <tr><td class="paramname">clockSource</td><td>is Clock source for the selectedClock Signal Valid values are <b>UCS_XT1CLK_SELECT</b>, <b>UCS_VLOCLK_SELECT</b>, <b>UCS_REFOCLK_SELECT</b>, <b>UCS_DCOCLK_SELECT</b>, <b>UCS_DCOCLKDIV_SELECT</b> <b>UCS_XT2CLK_SELECT</b> </td></tr>
    <tr><td class="paramname">clockSourceDivider</td><td>- selected the clock divider to calculate clocksignal from clock source. Valid values are <b>UCS_CLOCK_DIVIDER_1</b> [Default Value], <b>UCS_CLOCK_DIVIDER_2</b>, <b>UCS_CLOCK_DIVIDER_4</b>, <b>UCS_CLOCK_DIVIDER_8</b>, <b>UCS_CLOCK_DIVIDER_12</b>, [Valid ONLY for <b>UCS_FLLREF</b>] <b>UCS_CLOCK_DIVIDER_16</b>, <b>UCS_CLOCK_DIVIDER_32</b> [Not valid for <b>UCS_FLLREF</b>]</td></tr>
  </table>
  </dd>
</dl>
<p>Modified registers are <b>UCSCTL4</b>, <b>UCSCTL5</b>, <b>UCSCTL3</b> Note that the dividers for <b>UCS_FLLREF</b> are different from the available clock dividers.</p>
<dl class="return"><dt><b>Returns:</b></dt><dd>NONE </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>, <a class="el" href="hw__types_8h.html#a084083ee12e5262f8e54bb56c15ac8c7">HWREGB</a>, <a class="el" href="ucs_8h.html#a476da4d069f4cff738ad2469b16aebec">UCS_ACLK</a>, <a class="el" href="ucs_8h.html#a4bff778b902d15aef35a75e9d9654084">UCS_CLOCK_DIVIDER_1</a>, <a class="el" href="ucs_8h.html#a3cdadc25b6f6f5d814633b52e0d7861b">UCS_CLOCK_DIVIDER_12</a>, <a class="el" href="ucs_8h.html#a872cb76f68ad469e4cee6dce34f7265c">UCS_CLOCK_DIVIDER_16</a>, <a class="el" href="ucs_8h.html#ab21c4db6d247cefacd34ea9b5963cdac">UCS_CLOCK_DIVIDER_2</a>, <a class="el" href="ucs_8h.html#a98e4c5a03462b0baa3a6b308064691df">UCS_CLOCK_DIVIDER_32</a>, <a class="el" href="ucs_8h.html#aaa00648f9de22c81456a8ada39cfe775">UCS_CLOCK_DIVIDER_4</a>, <a class="el" href="ucs_8h.html#aa1292aaae77552daa7ebecfb76446862">UCS_CLOCK_DIVIDER_8</a>, <a class="el" href="ucs_8h.html#a7884aeeed9a80b1cf888702fd4ac4ca6">UCS_DCOCLK_SELECT</a>, <a class="el" href="ucs_8h.html#aede7bfa0b2da664478d8ed0ec1c4e030">UCS_DCOCLKDIV_SELECT</a>, <a class="el" href="ucs_8h.html#a62bb5c9d22f1575344ad4e9e540250fb">UCS_FLLREF</a>, <a class="el" href="ucs_8h.html#ae85a1dfd1445d5b9af92dcb070f0e767">UCS_MCLK</a>, <a class="el" href="ucs_8h.html#a0e3e3ec2eab84428841de3c79ceb9532">UCS_REFOCLK_SELECT</a>, <a class="el" href="ucs_8h.html#afc1c5e8060e4033db86f081a897fa7d0">UCS_SMCLK</a>, <a class="el" href="ucs_8h.html#a51fa3420d138642adba3e93cc060f6a5">UCS_VLOCLK_SELECT</a>, <a class="el" href="ucs_8h.html#a4ae14e1aafe2def7fbd4bd35452d3258">UCS_XT1CLK_SELECT</a>, and <a class="el" href="ucs_8h.html#a3d8e7d05030b51c78a7a29ed1bd71f75">UCS_XT2CLK_SELECT</a>.</p>

</div>
</div>
<a class="anchor" id="a27218dc426ea81bf9a96bae97beacc3b"></a><!-- doxytag: member="ucs.h::UCS_LFXT1Start" ref="a27218dc426ea81bf9a96bae97beacc3b" args="(unsigned int baseAddress, unsigned int xt1drive, unsigned char xcap)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UCS_LFXT1Start </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>xt1drive</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned char&#160;</td>
          <td class="paramname"><em>xcap</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Initializes the XT1 crystal oscillator in low frequency mode. Loops until all oscillator fault flags are cleared, with no timeout. See the device-specific data sheet for appropriate drive settings.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the UCS module. </td></tr>
    <tr><td class="paramname">xt1drive</td><td>is the target drive strength for the XT1 crystal oscillator. Valid values are <b>UCS_XT1_DRIVE0</b>, <b>UCS_XT1_DRIVE1</b>, <b>UCS_XT1_DRIVE2</b>, <b>UCS_XT1_DRIVE3</b> [Default value]. Modified bits are <b>XT1DRIVE</b> of <b>UCSCTL6</b> register. </td></tr>
    <tr><td class="paramname">xcap</td><td>is the selected capactor value. Valid values are: <b>UCS_XCAP_0</b>, <b>UCS_XCAP_1</b>, <b>UCS_XCAP_2</b> <b>UCS_XCAP_3</b> [Default value] This parameter selects the capacitors applied to the LF crystal (XT1) or resonator in the LF mode. The effective capacitance (seen by the crystal) is Ceff . (CXIN + 2 pF)/2. It is assumed that CXIN = CXOUT and that a parasitic capacitance of 2 pF is added by the package and the printed circuit board. For details about the typical internal and the effective capacitors, refer to the device-specific data sheet.</td></tr>
  </table>
  </dd>
</dl>
<p>Modified bits are <b>XCAP</b> of <b>UCSCTL6</b> register.</p>
<dl class="return"><dt><b>Returns:</b></dt><dd>None </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>, <a class="el" href="hw__types_8h.html#a084083ee12e5262f8e54bb56c15ac8c7">HWREGB</a>, <a class="el" href="sfr__sys__base_address_8h.html#aee978ffb2587c71b946daeaf0a474df6">SFR_BASEADDRESS</a>, <a class="el" href="ucs_8h.html#ad7c4171cb64363c84c2582d574425b89">UCS_XCAP_0</a>, <a class="el" href="ucs_8h.html#a37f52cce669e479dae4e5626e26e74c4">UCS_XCAP_1</a>, <a class="el" href="ucs_8h.html#ae5f4f10ff0f191d9508652e2349efe23">UCS_XCAP_2</a>, <a class="el" href="ucs_8h.html#ace34cbe63d2b70d185a5a5910638ff0e">UCS_XCAP_3</a>, <a class="el" href="ucs_8h.html#aef595238d4922a1de1d3eda0dc3d2d4d">UCS_XT1_DRIVE0</a>, <a class="el" href="ucs_8h.html#a219dd7be7d1130f5fc9d4f1b33e2969c">UCS_XT1_DRIVE1</a>, <a class="el" href="ucs_8h.html#a932493e0483b54d67f9c3fdc0717581f">UCS_XT1_DRIVE2</a>, and <a class="el" href="ucs_8h.html#acae2b682aa02cd79534723901cec29f3">UCS_XT1_DRIVE3</a>.</p>

</div>
</div>
<a class="anchor" id="ab88702d3f982e7663133fb518046ac0b"></a><!-- doxytag: member="ucs.h::UCS_HFXT1Start" ref="ab88702d3f982e7663133fb518046ac0b" args="(unsigned int baseAddress, unsigned int xt1drive)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UCS_HFXT1Start </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>xt1drive</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Initializes the XT1 crystal oscillator in high frequency mode. Loops until all oscillator fault flags are cleared, with no timeout. See the device-specific data sheet for appropriate drive settings.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the UCS module. </td></tr>
    <tr><td class="paramname">xt1drive</td><td>is the target drive strength for the XT1 crystal oscillator. Valid values are <b>UCS_XT1_DRIVE0</b> , <b>UCS_XT1_DRIVE1</b>, <b>UCS_XT1_DRIVE2</b> , <b>UCS_XT1_DRIVE3</b>[Default Value]</td></tr>
  </table>
  </dd>
</dl>
<p>Modified registers are <b>UCSCTL6</b>, <b>UCSCTL7</b>, <b>SFRIFG</b> </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>None </dd></dl>

<p>References <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>, <a class="el" href="hw__types_8h.html#a084083ee12e5262f8e54bb56c15ac8c7">HWREGB</a>, and <a class="el" href="sfr__sys__base_address_8h.html#aee978ffb2587c71b946daeaf0a474df6">SFR_BASEADDRESS</a>.</p>

</div>
</div>
<a class="anchor" id="a982dbf81c89c87779c97dfad3ea76f6f"></a><!-- doxytag: member="ucs.h::UCS_bypassXT1" ref="a982dbf81c89c87779c97dfad3ea76f6f" args="(unsigned int baseAddress, unsigned char highOrLowFrequency)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UCS_bypassXT1 </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned char&#160;</td>
          <td class="paramname"><em>highOrLowFrequency</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bypasses the XT1 crystal oscillator. Loops until all oscillator fault flags are cleared, with no timeout.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the UCS module. </td></tr>
    <tr><td class="paramname">highOrLowFrequency</td><td>selects high frequency or low frequency mode for XT1. Valid values are <b>UCS_XT1_HIGH_FREQUENCY</b>, <b>UCS_XT1_LOW_FREQUENCY</b> [Default Value]</td></tr>
  </table>
  </dd>
</dl>
<p>Modified registers are <b>UCSCTL6</b>, <b>UCSCTL7</b>, <b>SFRIFG</b> </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>None </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>, <a class="el" href="hw__types_8h.html#a084083ee12e5262f8e54bb56c15ac8c7">HWREGB</a>, <a class="el" href="sfr__sys__base_address_8h.html#aee978ffb2587c71b946daeaf0a474df6">SFR_BASEADDRESS</a>, <a class="el" href="ucs_8h.html#a605bf51e4d4672a4cfb316eebe492ef5">UCS_XT1_HIGH_FREQUENCY</a>, and <a class="el" href="ucs_8h.html#a9234eebae43940e60b0902ef1ef41755">UCS_XT1_LOW_FREQUENCY</a>.</p>

</div>
</div>
<a class="anchor" id="ad466f7c3fee0c6d7ca7b9a3e589a64ab"></a><!-- doxytag: member="ucs.h::UCS_bypassXT1WithTimeout" ref="ad466f7c3fee0c6d7ca7b9a3e589a64ab" args="(unsigned int baseAddress, unsigned char highOrLowFrequency, unsigned int timeout)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned short UCS_bypassXT1WithTimeout </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned char&#160;</td>
          <td class="paramname"><em>highOrLowFrequency</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>timeout</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bypasses the XT1 crystal oscillator with time out. Loops until all oscillator fault flags are cleared or until a timeout counter is decremented and equals to zero.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the UCS module. </td></tr>
    <tr><td class="paramname">highOrLowFrequency</td><td>selects high frequency or low frequency mode for XT1. Valid values are <b>UCS_XT1_HIGH_FREQUENCY</b>, <b>UCS_XT1_LOW_FREQUENCY</b> [Default Value] </td></tr>
    <tr><td class="paramname">timeout</td><td>is the count value that gets decremented every time the loop that clears oscillator fault flags gets executed.</td></tr>
  </table>
  </dd>
</dl>
<p>Modified registers are <b>UCSCTL6</b>, <b>UCSCTL7</b>, <b>SFRIFG</b> </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>STATUS_SUCCESS or STATUS_FAIL </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>, <a class="el" href="hw__types_8h.html#a084083ee12e5262f8e54bb56c15ac8c7">HWREGB</a>, <a class="el" href="sfr__sys__base_address_8h.html#aee978ffb2587c71b946daeaf0a474df6">SFR_BASEADDRESS</a>, <a class="el" href="hw__memmap_8h.html#a9024ed05f7df784637ef7b44ca8caf97">STATUS_FAIL</a>, <a class="el" href="hw__memmap_8h.html#ae56fdb340b23940f7a64ed2e37c1774a">STATUS_SUCCESS</a>, <a class="el" href="ucs_8h.html#a605bf51e4d4672a4cfb316eebe492ef5">UCS_XT1_HIGH_FREQUENCY</a>, and <a class="el" href="ucs_8h.html#a9234eebae43940e60b0902ef1ef41755">UCS_XT1_LOW_FREQUENCY</a>.</p>

</div>
</div>
<a class="anchor" id="a846e876b1a4707c65011b6d098e718a9"></a><!-- doxytag: member="ucs.h::UCS_XT1Off" ref="a846e876b1a4707c65011b6d098e718a9" args="(unsigned int baseAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UCS_XT1Off </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Stops the XT1 oscillator using the XT1OFF bit.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the UCS module.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>NONE </dd></dl>

<p>References <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>.</p>

</div>
</div>
<a class="anchor" id="af4e80b898f58fe8b4a8ff618e01014cf"></a><!-- doxytag: member="ucs.h::UCS_LFXT1StartWithTimeout" ref="af4e80b898f58fe8b4a8ff618e01014cf" args="(unsigned int baseAddress, unsigned int xt1drive, unsigned char xcap, unsigned int timeout)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned short UCS_LFXT1StartWithTimeout </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>xt1drive</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned char&#160;</td>
          <td class="paramname"><em>xcap</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>timeout</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Initializes the XT1 crystal oscillator in low frequency mode with timeout. Loops until all oscillator fault flags are cleared or until a timeout counter is decremented and equals to zero. See the device-specific datasheet for appropriate drive settings.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the UCS module. </td></tr>
    <tr><td class="paramname">xt1drive</td><td>is the target drive strength for the XT1 crystal oscillator. Valid values are <b>UCS_XT1_DRIVE0</b>, <b>UCS_XT1_DRIVE1</b>, <b>UCS_XT1_DRIVE2</b>, <b>UCS_XT1_DRIVE3</b>[Default Value] </td></tr>
    <tr><td class="paramname">xcap</td><td>is the selected capactor value. Valid values are: <b>UCS_XCAP_0</b>, <b>UCS_XCAP_1</b>, <b>UCS_XCAP_2</b>, <b>UCS_XCAP_3</b>[Default Value] This parameter selects the capacitors applied to the LF crystal (XT1) or resonator in the LF mode. The effective capacitance (seen by the crystal) is Ceff . (CXIN + 2 pF)/2. It is assumed that CXIN = CXOUT and that a parasitic capacitance of 2 pF is added by the package and the printed circuit board. For details about the typical internal and the effective capacitors, refer to the device-specific data sheet.</td></tr>
    <tr><td class="paramname">timeout</td><td>is the count value that gets decremented every time the loop that clears oscillator fault flags gets executed.</td></tr>
  </table>
  </dd>
</dl>
<p>Modified registers are <b>UCSCTL6</b>, <b>UCSCTL7</b>, <b>SFRIFG</b> </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>STATUS_SUCCESS or STATUS_FAIL </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>, <a class="el" href="hw__types_8h.html#a084083ee12e5262f8e54bb56c15ac8c7">HWREGB</a>, <a class="el" href="sfr__sys__base_address_8h.html#aee978ffb2587c71b946daeaf0a474df6">SFR_BASEADDRESS</a>, <a class="el" href="hw__memmap_8h.html#a9024ed05f7df784637ef7b44ca8caf97">STATUS_FAIL</a>, <a class="el" href="hw__memmap_8h.html#ae56fdb340b23940f7a64ed2e37c1774a">STATUS_SUCCESS</a>, <a class="el" href="ucs_8h.html#ad7c4171cb64363c84c2582d574425b89">UCS_XCAP_0</a>, <a class="el" href="ucs_8h.html#a37f52cce669e479dae4e5626e26e74c4">UCS_XCAP_1</a>, <a class="el" href="ucs_8h.html#ae5f4f10ff0f191d9508652e2349efe23">UCS_XCAP_2</a>, <a class="el" href="ucs_8h.html#ace34cbe63d2b70d185a5a5910638ff0e">UCS_XCAP_3</a>, <a class="el" href="ucs_8h.html#aef595238d4922a1de1d3eda0dc3d2d4d">UCS_XT1_DRIVE0</a>, <a class="el" href="ucs_8h.html#a219dd7be7d1130f5fc9d4f1b33e2969c">UCS_XT1_DRIVE1</a>, <a class="el" href="ucs_8h.html#a932493e0483b54d67f9c3fdc0717581f">UCS_XT1_DRIVE2</a>, and <a class="el" href="ucs_8h.html#acae2b682aa02cd79534723901cec29f3">UCS_XT1_DRIVE3</a>.</p>

</div>
</div>
<a class="anchor" id="ad56e03fc4792146781dbf6b53f871c4e"></a><!-- doxytag: member="ucs.h::UCS_HFXT1StartWithTimeout" ref="ad56e03fc4792146781dbf6b53f871c4e" args="(unsigned int baseAddress, unsigned int xt1drive, unsigned int timeout)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned short UCS_HFXT1StartWithTimeout </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>xt1drive</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>timeout</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Initializes the XT1 crystal oscillator in high freqquency mode with timeout. Loops until all oscillator fault flags are cleared or until a timeout counter is decremented and equals to zero. See the device-specific data sheet for appropriate drive settings.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the UCS module. </td></tr>
    <tr><td class="paramname">xt1drive</td><td>is the target drive strength for the XT1 crystal oscillator. Valid values are <b>UCS_XT1_DRIVE0</b>, <b>UCS_XT1_DRIVE1</b>, <b>UCS_XT1_DRIVE2</b>, <b>UCS_XT1_DRIVE3</b> [Default Value] </td></tr>
    <tr><td class="paramname">timeout</td><td>is the count value that gets decremented every time the loop that clears oscillator fault flags gets executed.</td></tr>
  </table>
  </dd>
</dl>
<p>Modified registers are <b>UCSCTL6</b>, <b>UCSCTL7</b>, <b>SFRIFG</b> </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>STATUS_SUCCESS or STATUS_FAIL </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>, <a class="el" href="hw__types_8h.html#a084083ee12e5262f8e54bb56c15ac8c7">HWREGB</a>, <a class="el" href="sfr__sys__base_address_8h.html#aee978ffb2587c71b946daeaf0a474df6">SFR_BASEADDRESS</a>, <a class="el" href="hw__memmap_8h.html#a9024ed05f7df784637ef7b44ca8caf97">STATUS_FAIL</a>, <a class="el" href="hw__memmap_8h.html#ae56fdb340b23940f7a64ed2e37c1774a">STATUS_SUCCESS</a>, <a class="el" href="ucs_8h.html#aef595238d4922a1de1d3eda0dc3d2d4d">UCS_XT1_DRIVE0</a>, <a class="el" href="ucs_8h.html#a219dd7be7d1130f5fc9d4f1b33e2969c">UCS_XT1_DRIVE1</a>, <a class="el" href="ucs_8h.html#a932493e0483b54d67f9c3fdc0717581f">UCS_XT1_DRIVE2</a>, and <a class="el" href="ucs_8h.html#acae2b682aa02cd79534723901cec29f3">UCS_XT1_DRIVE3</a>.</p>

</div>
</div>
<a class="anchor" id="af70d5f446ce32e2d8c5e3d27c24b592c"></a><!-- doxytag: member="ucs.h::UCS_XT2Start" ref="af70d5f446ce32e2d8c5e3d27c24b592c" args="(unsigned int baseAddress, unsigned int xt2drive)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UCS_XT2Start </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>xt2drive</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Initializes the XT2 crystal oscillator, which supports crystal frequencies between 4 MHz and 32 MHz, depending on the selected drive strength. Loops until all oscillator fault flags are cleared, with no timeout. See the device-specific data sheet for appropriate drive settings.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the UCS module. </td></tr>
    <tr><td class="paramname">xt2drive</td><td>is the target drive strength for the XT2 crystal oscillator. Valid values are <b>UCS_XT2DRIVE_4MHZ_8MHZ</b>, <b>UCS_XT2DRIVE_8MHZ_16MHZ</b>, <b>UCS_XT2DRIVE_16MHZ_24MHZ</b>, <b>UCS_XT2DRIVE_24MHZ_32MHZ</b> [Default Value]</td></tr>
  </table>
  </dd>
</dl>
<p>Modified registers are <b>UCSCTL6</b>, <b>UCSCTL7</b>, <b>SFRIFG</b> </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>NONE </dd></dl>

<p>References <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>, <a class="el" href="hw__types_8h.html#a084083ee12e5262f8e54bb56c15ac8c7">HWREGB</a>, and <a class="el" href="sfr__sys__base_address_8h.html#aee978ffb2587c71b946daeaf0a474df6">SFR_BASEADDRESS</a>.</p>

</div>
</div>
<a class="anchor" id="a69e2446b3143444335ec547e4a485be2"></a><!-- doxytag: member="ucs.h::UCS_bypassXT2" ref="a69e2446b3143444335ec547e4a485be2" args="(unsigned int baseAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UCS_bypassXT2 </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bypasses the XT2 crystal oscillator, which supports crystal frequencies between 4 MHz and 32 MHz. Loops until all oscillator fault flags are cleared, with no timeout.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the UCS module.</td></tr>
  </table>
  </dd>
</dl>
<p>Modified registers are <b>UCSCTL6</b>, <b>UCSCTL7</b>, <b>SFRIFG</b> </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>NONE </dd></dl>

<p>References <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>, <a class="el" href="hw__types_8h.html#a084083ee12e5262f8e54bb56c15ac8c7">HWREGB</a>, and <a class="el" href="sfr__sys__base_address_8h.html#aee978ffb2587c71b946daeaf0a474df6">SFR_BASEADDRESS</a>.</p>

</div>
</div>
<a class="anchor" id="a2610b7df5723796e739082d379337470"></a><!-- doxytag: member="ucs.h::UCS_XT2StartWithTimeout" ref="a2610b7df5723796e739082d379337470" args="(unsigned int baseAddress, unsigned int xt2drive, unsigned int timeout)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned short UCS_XT2StartWithTimeout </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>xt2drive</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>timeout</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Initializes the XT2 crystal oscillator, which supports crystal frequencies between 4 MHz and 32 MHz, depending on the selected drive strength. Loops until all oscillator fault flags are cleared or until a timeout counter is decremented and equals to zero. See the device-specific data sheet for appropriate drive settings.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the UCS module. </td></tr>
    <tr><td class="paramname">xt2drive</td><td>is the target drive strength for the XT2 crystal oscillator. Valid values are <b>UCS_XT2_4MHZ_8MHZ</b>, <b>UCS_XT2_8MHZ_16MHZ</b>, <b>UCS_XT2_16MHZ_24MHZ</b> <b>UCS_XT2_24MHZ_32MHZ</b> [Default Value] </td></tr>
    <tr><td class="paramname">timeout</td><td>is the count value that gets decremented every time the loop that clears oscillator fault flags gets executed.</td></tr>
  </table>
  </dd>
</dl>
<p>Modified registers are <b>UCSCTL6</b>, <b>UCSCTL7</b>, <b>SFRIFG</b> </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>STATUS_SUCCESS or STATUS_FAIL </dd></dl>

<p>References <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>, <a class="el" href="hw__types_8h.html#a084083ee12e5262f8e54bb56c15ac8c7">HWREGB</a>, <a class="el" href="sfr__sys__base_address_8h.html#aee978ffb2587c71b946daeaf0a474df6">SFR_BASEADDRESS</a>, <a class="el" href="hw__memmap_8h.html#a9024ed05f7df784637ef7b44ca8caf97">STATUS_FAIL</a>, and <a class="el" href="hw__memmap_8h.html#ae56fdb340b23940f7a64ed2e37c1774a">STATUS_SUCCESS</a>.</p>

</div>
</div>
<a class="anchor" id="aa5f2e30feefe1092ee680581831c13a7"></a><!-- doxytag: member="ucs.h::UCS_bypassXT2WithTimeout" ref="aa5f2e30feefe1092ee680581831c13a7" args="(unsigned int baseAddress, unsigned int timeout)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned short UCS_bypassXT2WithTimeout </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>timeout</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bypasses the XT2 crystal oscillator, which supports crystal frequencies between 4 MHz and 32 MHz. Loops until all oscillator fault flags are cleared or until a timeout counter is decremented and equals to zero.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the UCS module. </td></tr>
    <tr><td class="paramname">timeout</td><td>is the count value that gets decremented every time the loop that clears oscillator fault flags gets executed.</td></tr>
  </table>
  </dd>
</dl>
<p>Modified registers are <b>UCSCTL6</b>, <b>UCSCTL7</b>, <b>SFRIFG</b> </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>STATUS_SUCCESS or STATUS_FAIL </dd></dl>

<p>References <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>, <a class="el" href="hw__types_8h.html#a084083ee12e5262f8e54bb56c15ac8c7">HWREGB</a>, <a class="el" href="sfr__sys__base_address_8h.html#aee978ffb2587c71b946daeaf0a474df6">SFR_BASEADDRESS</a>, <a class="el" href="hw__memmap_8h.html#a9024ed05f7df784637ef7b44ca8caf97">STATUS_FAIL</a>, and <a class="el" href="hw__memmap_8h.html#ae56fdb340b23940f7a64ed2e37c1774a">STATUS_SUCCESS</a>.</p>

</div>
</div>
<a class="anchor" id="a00b70198ed3ff549c78bcccae74b663b"></a><!-- doxytag: member="ucs.h::UCS_XT2Off" ref="a00b70198ed3ff549c78bcccae74b663b" args="(unsigned int baseAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UCS_XT2Off </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Stops the XT2 oscillator using the XT2OFF bit.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the UCS module.</td></tr>
  </table>
  </dd>
</dl>
<p>Modified registers are <b>UCSCTL6</b> </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>NONE </dd></dl>

<p>References <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>.</p>

</div>
</div>
<a class="anchor" id="aeaa1d3cbd1d2d6d6011f021f485c225c"></a><!-- doxytag: member="ucs.h::UCS_initFLL" ref="aeaa1d3cbd1d2d6d6011f021f485c225c" args="(unsigned int baseAddress, unsigned int fsystem, unsigned int ratio)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UCS_initFLL </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>fsystem</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>ratio</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Initializes the DCO to operate a frequency that is a multiple of the reference frequency into the FLL. Loops until all oscillator fault flags are cleared, with no timeout. If the frequency is greater than 16 MHz, the function sets the MCLK and SMCLK source to the undivided DCO frequency. Otherwise, the function sets the MCLK and SMCLK source to the DCOCLKDIV frequency.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the UCS module. </td></tr>
    <tr><td class="paramname">fsystem</td><td>is the target frequency for MCLK in kHz </td></tr>
    <tr><td class="paramname">ratio</td><td>is the ratio x/y, where x = fsystem and y = FLL reference frequency.</td></tr>
  </table>
  </dd>
</dl>
<p>Modified registers are <b>UCSCTL0</b>, <b>UCSCTL1</b>, <b>UCSCTL2</b>, <b>UCSCTL4</b>, <b>UCSCTL7</b>, <b>SFRIFG1</b> </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>NONE </dd></dl>

<p>References <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>, <a class="el" href="hw__types_8h.html#a084083ee12e5262f8e54bb56c15ac8c7">HWREGB</a>, and <a class="el" href="sfr__sys__base_address_8h.html#aee978ffb2587c71b946daeaf0a474df6">SFR_BASEADDRESS</a>.</p>

<p>Referenced by <a class="el" href="ucs_8h.html#a6eddde2c3c6a13e494415db26c827fee">UCS_initFLLSettle()</a>.</p>

</div>
</div>
<a class="anchor" id="a6eddde2c3c6a13e494415db26c827fee"></a><!-- doxytag: member="ucs.h::UCS_initFLLSettle" ref="a6eddde2c3c6a13e494415db26c827fee" args="(unsigned int baseAddress, unsigned int fsystem, unsigned int ratio)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UCS_initFLLSettle </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>fsystem</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>ratio</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Initializes the DCO to operate a frequency that is a multiple of the reference frequency into the FLL. Loops until all oscillator fault flags are cleared, with a timeout. If the frequency is greater than 16 MHz, the function sets the MCLK and SMCLK source to the undivided DCO frequency. Otherwise, the function sets the MCLK and SMCLK source to the DCOCLKDIV frequency. This function executes a software delay that is proportional in length to the ratio of the target FLL frequency and the FLL reference.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the UCS module. </td></tr>
    <tr><td class="paramname">fsystem</td><td>is the target frequency for MCLK in kHz </td></tr>
    <tr><td class="paramname">ratio</td><td>is the ratio x/y, where x = fsystem and y = FLL reference frequency.</td></tr>
  </table>
  </dd>
</dl>
<p>Modified registers are <b>UCSCTL0</b>, <b>UCSCTL1</b>, <b>UCSCTL2</b>, <b>UCSCTL4</b>, <b>UCSCTL7</b>, <b>SFRIFG1</b> </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>NONE </dd></dl>

<p>References <a class="el" href="ucs_8c.html#aeaa1d3cbd1d2d6d6011f021f485c225c">UCS_initFLL()</a>.</p>

</div>
</div>
<a class="anchor" id="a38e9da813c1cb4bb774f3dbcbb9db225"></a><!-- doxytag: member="ucs.h::UCS_enableClockRequest" ref="a38e9da813c1cb4bb774f3dbcbb9db225" args="(unsigned int baseAddress, unsigned char selectClock)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UCS_enableClockRequest </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned char&#160;</td>
          <td class="paramname"><em>selectClock</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enables conditional module requests</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the UCS module. </td></tr>
    <tr><td class="paramname">selectClock</td><td>selects specific request enables. Valid values are <b>UCS_ACLK</b>, <b>UCS_SMCLK</b>, <b>UCS_MCLK</b>, <b>UCS_MODOSC</b> </td></tr>
  </table>
  </dd>
</dl>
<p>Modified registers are <b>UCSCTL7</b> </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>NONE </dd></dl>

<p>References <a class="el" href="hw__types_8h.html#a084083ee12e5262f8e54bb56c15ac8c7">HWREGB</a>.</p>

</div>
</div>
<a class="anchor" id="a8728ea27d33edc54f24f352059070875"></a><!-- doxytag: member="ucs.h::UCS_disableClockRequest" ref="a8728ea27d33edc54f24f352059070875" args="(unsigned int baseAddress, unsigned char selectClock)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UCS_disableClockRequest </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned char&#160;</td>
          <td class="paramname"><em>selectClock</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Disables conditional module requests</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the UCS module. </td></tr>
    <tr><td class="paramname">selectClock</td><td>selects specific request enables. Valid values are <b>UCS_ACLK</b>, <b>UCS_SMCLK</b>, <b>UCS_MCLK</b>, <b>UCS_MODOSC</b> </td></tr>
  </table>
  </dd>
</dl>
<p>Modified registers are <b>UCSCTL7</b> </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>NONE </dd></dl>

<p>References <a class="el" href="hw__types_8h.html#a084083ee12e5262f8e54bb56c15ac8c7">HWREGB</a>.</p>

</div>
</div>
<a class="anchor" id="a9e601886ed4117f4bab1a24443d009a8"></a><!-- doxytag: member="ucs.h::UCS_faultFlagStatus" ref="a9e601886ed4117f4bab1a24443d009a8" args="(unsigned int baseAddress, unsigned char mask)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned char UCS_faultFlagStatus </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned char&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Gets the current UCS fault flag status.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the UCS module. </td></tr>
    <tr><td class="paramname">mask</td><td>is the masked interrupt flag status to be returned. Mask parameter can be either any of the following selection.<ul>
<li><b>UCS_XT2OFFG</b> - XT2 oscillator fault flag</li>
<li><b>UCS_XT1HFOFFG</b> - XT1 oscillator fault flag (HF mode)</li>
<li><b>UCS_XT1LFOFFG</b> - XT1 oscillator fault flag (LF mode)</li>
<li><b>UCS_DCOFFG</b> - DCO fault flag</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<p>Modified registers are <b>UCSCTL7</b> </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>The current flag status for the corresponding masked bit </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="hw__types_8h.html#a084083ee12e5262f8e54bb56c15ac8c7">HWREGB</a>, and <a class="el" href="ucs_8h.html#a651af43dcd713c6b21cb13cf7480649d">UCS_XT2OFFG</a>.</p>

</div>
</div>
<a class="anchor" id="aa834d38c1ae781ea1dffcffccd732b01"></a><!-- doxytag: member="ucs.h::UCS_clearFaultFlag" ref="aa834d38c1ae781ea1dffcffccd732b01" args="(unsigned int baseAddress, unsigned char mask)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UCS_clearFaultFlag </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned char&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clears the current UCS fault flag status for the masked bit.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the UCS module. </td></tr>
    <tr><td class="paramname">mask</td><td>is the masked interrupt flag status to be returned. mask parameter can be any one of the following<ul>
<li><b>UCS_XT2OFFG</b> - XT2 oscillator fault flag</li>
<li><b>UCS_XT1HFOFFG</b> - XT1 oscillator fault flag (HF mode)</li>
<li><b>UCS_XT1LFOFFG</b> - XT1 oscillator fault flag (LF mode)</li>
<li><b>UCS_DCOFFG</b> - DCO fault flag</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<p>Modified registers are <b>UCSCTL7</b> </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>NONE </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="hw__types_8h.html#a084083ee12e5262f8e54bb56c15ac8c7">HWREGB</a>, and <a class="el" href="ucs_8h.html#a651af43dcd713c6b21cb13cf7480649d">UCS_XT2OFFG</a>.</p>

</div>
</div>
<a class="anchor" id="a2ce2d41cd185920cb626c5ec8da6f1b8"></a><!-- doxytag: member="ucs.h::UCS_SMCLKOff" ref="a2ce2d41cd185920cb626c5ec8da6f1b8" args="(unsigned int baseAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UCS_SMCLKOff </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Turns off SMCLK using the SMCLKOFF bit</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the UCS module.</td></tr>
  </table>
  </dd>
</dl>
<p>Modified registers are UCSCTL6</p>
<dl class="return"><dt><b>Returns:</b></dt><dd>NONE </dd></dl>

<p>References <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>.</p>

</div>
</div>
<a class="anchor" id="ad693b5c1c99250040e5c78659eac59ad"></a><!-- doxytag: member="ucs.h::UCS_SMCLKOn" ref="ad693b5c1c99250040e5c78659eac59ad" args="(unsigned int baseAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UCS_SMCLKOn </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Turns ON SMCLK using the SMCLKOFF bit</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the UCS module.</td></tr>
  </table>
  </dd>
</dl>
<p>Modified registers are <b>UCSCTL6</b> </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>NONE </dd></dl>

<p>References <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>.</p>

</div>
</div>
<a class="anchor" id="a020d55ea5bddaf9392cc2af6099d1685"></a><!-- doxytag: member="ucs.h::UCS_getACLK" ref="a020d55ea5bddaf9392cc2af6099d1685" args="(unsigned int baseAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long UCS_getACLK </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Get the current ACLK frequency. The user of this API must ensure that UCS_externalClockSourceInit API was invoked before in case XT1 or XT2 is being used.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the UCS module.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>Current ACLK frequency in Hz </dd></dl>

<p>References <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>, and <a class="el" href="ucs_8c.html#a6767b69c368807882b8177b271a20cc4">privateUCSComputeCLKFrequency()</a>.</p>

</div>
</div>
<a class="anchor" id="a03a458d18ce45c396cbca94a92bc3fc5"></a><!-- doxytag: member="ucs.h::UCS_getSMCLK" ref="a03a458d18ce45c396cbca94a92bc3fc5" args="(unsigned int baseAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long UCS_getSMCLK </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Get the current SMCLK frequency. The user of this API must ensure that UCS_externalClockSourceInit API was invoked before in case XT1 or XT2 is being used.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the UCS module.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>Current SMCLK frequency in Hz </dd></dl>

<p>References <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>, <a class="el" href="hw__types_8h.html#a084083ee12e5262f8e54bb56c15ac8c7">HWREGB</a>, and <a class="el" href="ucs_8c.html#a6767b69c368807882b8177b271a20cc4">privateUCSComputeCLKFrequency()</a>.</p>

</div>
</div>
<a class="anchor" id="a06a36662fde7dab4996dd11b5778fb1b"></a><!-- doxytag: member="ucs.h::UCS_getMCLK" ref="a06a36662fde7dab4996dd11b5778fb1b" args="(unsigned int baseAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long UCS_getMCLK </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Get the current MCLK frequency. The user of this API must ensure that UCS_externalClockSourceInit API was invoked before in case XT1 or XT2 is being used.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the UCS module.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>Current MCLK frequency in Hz </dd></dl>

<p>References <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>, and <a class="el" href="ucs_8c.html#a6767b69c368807882b8177b271a20cc4">privateUCSComputeCLKFrequency()</a>.</p>

</div>
</div>
<a class="anchor" id="a9f50043e332dfd3e65bf8d667650143f"></a><!-- doxytag: member="ucs.h::UCS_clearAllOscFlagsWithTimeout" ref="a9f50043e332dfd3e65bf8d667650143f" args="(unsigned int baseAddress, unsigned int timeout)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int UCS_clearAllOscFlagsWithTimeout </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>timeout</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clears all the Oscillator Flags</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the UCS module. </td></tr>
    <tr><td class="paramname">timeout</td><td>is the count value that gets decremented every time the loop that clears oscillator fault flags gets executed.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>the mask of the oscillator flag status. </dd></dl>

<p>References <a class="el" href="hw__types_8h.html#a084083ee12e5262f8e54bb56c15ac8c7">HWREGB</a>, and <a class="el" href="sfr__sys__base_address_8h.html#aee978ffb2587c71b946daeaf0a474df6">SFR_BASEADDRESS</a>.</p>

</div>
</div>
</div>
<hr size="1" /><small>
Copyright  2011, Texas Instruments Incorporated</small>
</body>
</html>
