
# Messages from "go new"

# Info: Branching solution 'solution.v2' at state 'initial' (PRJ-2)

# Messages from "go analyze"

# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
solution design set EdgeDetect_IP::EdgeDetect_MagAng -top (HC-8)
go compile
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
Front End called with arguments: -I../hls_c/inc -I../cmodel/inc -I../bmpUtil/inc -- /home/m111/m111061545/catapult/catapult-for-soc-course/lab2_edgedetec_fsic/01_edgedetect/hls_c/inc/EdgeDetect.h (CIN-69)
Edison Design Group C++/C Front End - Version 6.3 (CIN-1)
# Warning: Cannot bind pragma 'hls_waive ISE' to any valid construct. Please check if a valid construct follows the pragma. (CIN-319)
# Warning: Cannot bind pragma 'hls_waive CNS' to any valid construct. Please check if a valid construct follows the pragma. (CIN-319)
Pragma 'hls_design<top>' detected on class 'EdgeDetect_IP::EdgeDetect_Top' (CIN-6)
Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 3.80 seconds, memory usage 1416636kB, peak memory usage 1514944kB (SOL-9)

# Messages from "go compile"

# Info: Starting transformation 'compile' on solution 'EdgeDetect_IP::EdgeDetect_MagAng.v1' (SOL-8)
Generating synthesis internal form... (CIN-3)
Found top design routine 'EdgeDetect_IP::EdgeDetect_MagAng' specified by directive (CIN-52)
# Warning: Instantiating global variable 'atan_pow2_table' which may be accessed outside this scope (CIN-18)
Inlining member function 'EdgeDetect_IP::EdgeDetect_MagAng::EdgeDetect_MagAng' on object '' (CIN-64)
Synthesizing method 'EdgeDetect_IP::EdgeDetect_MagAng::run' (CIN-13)
Inlining member function 'EdgeDetect_IP::EdgeDetect_MagAng::run' on object '' (CIN-64)
Pragma 'hls_pipeline_init_interval<1>' detected on '/EdgeDetect_IP::EdgeDetect_MagAng/run/MCOL' (CIN-203)
Inlining routine 'ac_math::ac_sqrt_pwl<AC_TRN, 19, 19, AC_TRN, AC_WRAP, 16, 9, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'ac_math::ac_normalize<19, 19, false, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator<<=<19, 0, false, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator!=<19, 19, false, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'ac_math::ac_shift_left<25, 1, AC_TRN, AC_WRAP, 16, 9, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator<<<33, 9, false, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator==<19, 19, false, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'ac_math::ac_atan2_cordic<9, 9, AC_TRN, AC_WRAP, 9, 9, AC_TRN, AC_WRAP, 8, 3, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator<<9, 9, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'ac_math::atan_2mi' (CIN-14)
Inlining routine 'operator>><26, 10, false, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator>><27, 11, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator<<27, 11, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator<<9, 9, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator<<9, 9, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator-<11, false>' (CIN-14)
Inlining routine 'operator-<10, false>' (CIN-14)
Optimizing block '/EdgeDetect_IP::EdgeDetect_MagAng' ... (CIN-4)
INOUT port 'dx_in' is only used as an input. (OPT-10)
INOUT port 'dy_in' is only used as an input. (OPT-10)
INOUT port 'widthIn' is only used as an input. (OPT-10)
INOUT port 'heightIn' is only used as an input. (OPT-10)
INOUT port 'magn' is only used as an output. (OPT-11)
INOUT port 'angle' is only used as an output. (OPT-11)
# Info: Partition '/EdgeDetect_IP::EdgeDetect_MagAng/constructor' is found empty and is optimized away. (OPT-12)
# Warning: Reducing the number of bits used to represent array elements of 'ac_math::ac_sqrt_pwl<AC_TRN,19,19,AC_TRN,AC_WRAP,16,9,AC_TRN,AC_WRAP>:m_lut.rom', from '10' bits to '6' bits. (MEM-87)
# Warning: Reducing the number of bits used to represent array elements of 'ac_math::ac_sqrt_pwl<AC_TRN,19,19,AC_TRN,AC_WRAP,16,9,AC_TRN,AC_WRAP>:c_lut.rom', from '13' bits to '10' bits. (MEM-87)
# Warning: Reducing the number of bits used to represent array elements of 'ac_math::atan_pow2_table', from '71' bits to '12' bits. (MEM-87)
Loop '/EdgeDetect_IP::EdgeDetect_MagAng/run/ac_math::ac_atan2_cordic<9,9,AC_TRN,AC_WRAP,9,9,AC_TRN,AC_WRAP,8,3,AC_TRN,AC_WRAP>:for' iterated at most 8 times. (LOOP-2)
Design 'EdgeDetect_IP::EdgeDetect_MagAng' was read (SOL-1)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Warning: Toplevel found in header $PROJECT_HOME/../hls_c/inc/EdgeDetect_MagAng.h, using $PROJECT_HOME/../hls_c/inc/EdgeDetect.h for header dependencies.
# Info: CDesignChecker Shell script written to '/home/m111/m111061545/catapult/catapult-for-soc-course/lab2_edgedetec_fsic/01_edgedetect/catapult_work/Catapult/EdgeDetect_IP_EdgeDetect_MagAng.v1/CDesignChecker/design_checker.sh'
# Warning: VSCode workspace '/home/m111/m111061545/catapult/catapult-for-soc-course/lab2_edgedetec_fsic/01_edgedetect/catapult_work/.vscode' exists - overwriting files
# Info: Completed transformation 'compile' on solution 'EdgeDetect_IP::EdgeDetect_MagAng.v1': elapsed time 3.79 seconds, memory usage 1416636kB, peak memory usage 1514944kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 210, Real ops = 90, Vars = 49 (SOL-21)

# Messages from "go libraries"

solution library add nangate-45nm_beh -- -rtlsyntool OasysRTL -vendor Nangate -technology 045nm
solution library add ccs_sample_mem
go libraries
# Info: Starting transformation 'libraries' on solution 'EdgeDetect_IP::EdgeDetect_MagAng.v1' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'EdgeDetect_IP::EdgeDetect_MagAng.v1': elapsed time 0.25 seconds, memory usage 1416636kB, peak memory usage 1514944kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 210, Real ops = 90, Vars = 49 (SOL-21)

# Messages from "go assembly"

directive set -CLOCKS {clk {-CLOCK_PERIOD 10.0 -CLOCK_EDGE rising -CLOCK_UNCERTAINTY 0.0 -CLOCK_HIGH_TIME 5.0 -RESET_SYNC_NAME rst -RESET_ASYNC_NAME arst_n -RESET_KIND both -RESET_SYNC_ACTIVE high -RESET_ASYNC_ACTIVE low -ENABLE_ACTIVE high}}
/CLOCKS {clk {-CLOCK_PERIOD 10.0 -CLOCK_EDGE rising -CLOCK_UNCERTAINTY 0.0 -CLOCK_HIGH_TIME 5.0 -RESET_SYNC_NAME rst -RESET_ASYNC_NAME arst_n -RESET_KIND both -RESET_SYNC_ACTIVE high -RESET_ASYNC_ACTIVE low -ENABLE_ACTIVE high}}
go assembly
# Info: Starting transformation 'assembly' on solution 'EdgeDetect_IP::EdgeDetect_MagAng.v1' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'EdgeDetect_IP::EdgeDetect_MagAng.v1': elapsed time 0.30 seconds, memory usage 1449404kB, peak memory usage 1514944kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 226, Real ops = 95, Vars = 52 (SOL-21)

# Messages from "go architect"

directive set /EdgeDetect_IP::EdgeDetect_MagAng/run/ac_math::ac_atan2_cordic<9,9,AC_TRN,AC_WRAP,9,9,AC_TRN,AC_WRAP,8,3,AC_TRN,AC_WRAP>:for -UNROLL yes
/EdgeDetect_IP::EdgeDetect_MagAng/run/ac_math::ac_atan2_cordic<9,9,AC_TRN,AC_WRAP,9,9,AC_TRN,AC_WRAP,8,3,AC_TRN,AC_WRAP>:for/UNROLL yes
directive set /EdgeDetect_IP::EdgeDetect_MagAng -RESET_CLEARS_ALL_REGS no
/EdgeDetect_IP::EdgeDetect_MagAng/RESET_CLEARS_ALL_REGS no
go architect
# Info: Starting transformation 'loops' on solution 'EdgeDetect_IP::EdgeDetect_MagAng.v1' (SOL-8)
Loop '/EdgeDetect_IP::EdgeDetect_MagAng/run/ac_math::ac_atan2_cordic<9,9,AC_TRN,AC_WRAP,9,9,AC_TRN,AC_WRAP,8,3,AC_TRN,AC_WRAP>:for' is being fully unrolled (8 times). (LOOP-7)
Loop '/EdgeDetect_IP::EdgeDetect_MagAng/run/MCOL' is left rolled. (LOOP-4)
Loop '/EdgeDetect_IP::EdgeDetect_MagAng/run/MROW' is left rolled. (LOOP-4)
Loop '/EdgeDetect_IP::EdgeDetect_MagAng/run/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'EdgeDetect_IP::EdgeDetect_MagAng.v1': elapsed time 1.04 seconds, memory usage 1449404kB, peak memory usage 1514944kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 362, Real ops = 136, Vars = 69 (SOL-21)
# Info: Starting transformation 'memories' on solution 'EdgeDetect_IP::EdgeDetect_MagAng.v1' (SOL-8)
I/O-Port Resource '/EdgeDetect_IP::EdgeDetect_MagAng/widthIn:rsc' (from var: widthIn) mapped to 'ccs_ioport.ccs_in' (size: 11). (MEM-2)
I/O-Port Resource '/EdgeDetect_IP::EdgeDetect_MagAng/heightIn:rsc' (from var: heightIn) mapped to 'ccs_ioport.ccs_in' (size: 10). (MEM-2)
# Info: Completed transformation 'memories' on solution 'EdgeDetect_IP::EdgeDetect_MagAng.v1': elapsed time 0.28 seconds, memory usage 1449404kB, peak memory usage 1514944kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 364, Real ops = 136, Vars = 69 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'EdgeDetect_IP::EdgeDetect_MagAng.v1' (SOL-8)
Module 'leading_sign_19_0_db8a43ecf0ceb544432782a6d06851306744_0' in the cache is valid & accepted for CCORE 'leading_sign_19_0_db8a43ecf0ceb544432782a6d06851306744' (TD-3)
Reading solution library '/home/m111/m111061545/catapult/catapult-for-soc-course/lab2_edgedetec_fsic/01_edgedetect/catapult_work/Catapult/td_ccore_solutions/leading_sign_19_0_db8a43ecf0ceb544432782a6d06851306744_0/.sif/solIndex_2_97186cad-d3ca-4d67-aabc-bc5483f5c79c.xml' ... (LIB-129)
Module for CCORE 'leading_sign_19_0_db8a43ecf0ceb544432782a6d06851306744' has been successfully synthesized (TD-4)
# Info: Completed transformation 'cluster' on solution 'EdgeDetect_IP::EdgeDetect_MagAng.v1': elapsed time 0.24 seconds, memory usage 1449404kB, peak memory usage 1514944kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 271, Real ops = 79, Vars = 52 (SOL-21)
# Info: Starting transformation 'architect' on solution 'EdgeDetect_IP::EdgeDetect_MagAng.v1' (SOL-8)
Design 'EdgeDetect_IP::EdgeDetect_MagAng' contains '138' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'EdgeDetect_IP::EdgeDetect_MagAng.v1': elapsed time 1.61 seconds, memory usage 1457596kB, peak memory usage 1514944kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 474, Real ops = 138, Vars = 102 (SOL-21)

# Messages from "go allocate"

go extract
# Info: Starting transformation 'allocate' on solution 'EdgeDetect_IP::EdgeDetect_MagAng.v1' (SOL-8)
Performing concurrent resource allocation and scheduling on '/EdgeDetect_IP::EdgeDetect_MagAng/run' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
Prescheduled LOOP '/EdgeDetect_IP::EdgeDetect_MagAng/run/MCOL' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/EdgeDetect_IP::EdgeDetect_MagAng/run/MROW' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/EdgeDetect_IP::EdgeDetect_MagAng/run/main' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/EdgeDetect_IP::EdgeDetect_MagAng/run/run:rlp' (0 c-steps) (SCHD-7)
Prescheduled SEQUENTIAL '/EdgeDetect_IP::EdgeDetect_MagAng/run' (total length 5 c-steps) (SCHD-8)
# Info: Initial schedule of SEQUENTIAL '/EdgeDetect_IP::EdgeDetect_MagAng/run': Latency = 1, Area (Datapath, Register, Total) = 14592.94, 99.48, 14692.43 (CRAAS-11)
At least one feasible schedule exists. (CRAAS-9)
# Info: Final schedule of SEQUENTIAL '/EdgeDetect_IP::EdgeDetect_MagAng/run': Latency = 1, Area (Datapath, Register, Total) = 7462.34, 99.48, 7561.82 (CRAAS-12)
Resource allocation and scheduling done. (CRAAS-2)
Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'EdgeDetect_IP::EdgeDetect_MagAng.v1': elapsed time 1.83 seconds, memory usage 1457596kB, peak memory usage 1514944kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 474, Real ops = 138, Vars = 102 (SOL-21)

# Messages from "go schedule"

# Info: Starting transformation 'schedule' on solution 'EdgeDetect_IP::EdgeDetect_MagAng.v1' (SOL-8)
Performing concurrent resource allocation and scheduling on '/EdgeDetect_IP::EdgeDetect_MagAng/run' (CRAAS-1)
Global signal 'dx_in:rsc.rdy' added to design 'EdgeDetect_IP::EdgeDetect_MagAng' for component 'dx_in:rsci' (LIB-3)
Global signal 'dx_in:rsc.vld' added to design 'EdgeDetect_IP::EdgeDetect_MagAng' for component 'dx_in:rsci' (LIB-3)
Global signal 'dx_in:rsc.dat' added to design 'EdgeDetect_IP::EdgeDetect_MagAng' for component 'dx_in:rsci' (LIB-3)
# Info: Creating buffer for wait controller for component 'dx_in:rsc' (SCHD-46)
Global signal 'dy_in:rsc.rdy' added to design 'EdgeDetect_IP::EdgeDetect_MagAng' for component 'dy_in:rsci' (LIB-3)
Global signal 'dy_in:rsc.vld' added to design 'EdgeDetect_IP::EdgeDetect_MagAng' for component 'dy_in:rsci' (LIB-3)
Global signal 'dy_in:rsc.dat' added to design 'EdgeDetect_IP::EdgeDetect_MagAng' for component 'dy_in:rsci' (LIB-3)
# Info: Creating buffer for wait controller for component 'dy_in:rsc' (SCHD-46)
Global signal 'widthIn:rsc.dat' added to design 'EdgeDetect_IP::EdgeDetect_MagAng' for component 'widthIn:rsci' (LIB-3)
# Info: Creating buffer for wait controller for component 'widthIn:rsc' (SCHD-46)
Global signal 'heightIn:rsc.dat' added to design 'EdgeDetect_IP::EdgeDetect_MagAng' for component 'heightIn:rsci' (LIB-3)
# Info: Creating buffer for wait controller for component 'heightIn:rsc' (SCHD-46)
Global signal 'magn:rsc.rdy' added to design 'EdgeDetect_IP::EdgeDetect_MagAng' for component 'magn:rsci' (LIB-3)
Global signal 'magn:rsc.vld' added to design 'EdgeDetect_IP::EdgeDetect_MagAng' for component 'magn:rsci' (LIB-3)
Global signal 'magn:rsc.dat' added to design 'EdgeDetect_IP::EdgeDetect_MagAng' for component 'magn:rsci' (LIB-3)
Global signal 'angle:rsc.rdy' added to design 'EdgeDetect_IP::EdgeDetect_MagAng' for component 'angle:rsci' (LIB-3)
Global signal 'angle:rsc.vld' added to design 'EdgeDetect_IP::EdgeDetect_MagAng' for component 'angle:rsci' (LIB-3)
Global signal 'angle:rsc.dat' added to design 'EdgeDetect_IP::EdgeDetect_MagAng' for component 'angle:rsci' (LIB-3)
Global signal 'widthIn.triosy.lz' added to design 'EdgeDetect_IP::EdgeDetect_MagAng' for component 'widthIn.triosy:obj' (LIB-3)
Global signal 'heightIn.triosy.lz' added to design 'EdgeDetect_IP::EdgeDetect_MagAng' for component 'heightIn.triosy:obj' (LIB-3)
# Info: Loop '/EdgeDetect_IP::EdgeDetect_MagAng/run/MCOL' is pipelined with initiation interval 1 and no flushing (SCHD-43)
Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'EdgeDetect_IP::EdgeDetect_MagAng.v1': elapsed time 16.05 seconds, memory usage 1449404kB, peak memory usage 1514944kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 812, Real ops = 209, Vars = 323 (SOL-21)

# Messages from "go dpfsm"

# Info: Starting transformation 'dpfsm' on solution 'EdgeDetect_IP::EdgeDetect_MagAng.v1' (SOL-8)
Performing FSM extraction... (FSM-1)
# Info: Completed transformation 'dpfsm' on solution 'EdgeDetect_IP::EdgeDetect_MagAng.v1': elapsed time 1.13 seconds, memory usage 1449404kB, peak memory usage 1514944kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 906, Real ops = 314, Vars = 327 (SOL-21)

# Messages from "go extract"

# Info: Starting transformation 'instance' on solution 'EdgeDetect_IP::EdgeDetect_MagAng.v1' (SOL-8)
Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'EdgeDetect_IP::EdgeDetect_MagAng.v1': elapsed time 10.82 seconds, memory usage 1449404kB, peak memory usage 1514944kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 1032, Real ops = 349, Vars = 998 (SOL-21)
# Info: Starting transformation 'extract' on solution 'EdgeDetect_IP::EdgeDetect_MagAng.v1' (SOL-8)
Report written to file 'rtl.rpt'
Generating scverify_top.cpp ()
Netlist written to file 'rtl.v' (NET-4)
generate concat
order file name is: rtl.v_order.txt
Add dependent file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
Add dependent file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
Add dependent file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
Add dependent file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/ccs_in_v1.v
Add dependent file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/mgc_shift_bl_beh_v5.v
Add dependent file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
Add dependent file: ../td_ccore_solutions/leading_sign_19_0_db8a43ecf0ceb544432782a6d06851306744_0/rtl.v
Add dependent file: ./rtl.v
Finished writing concatenated file: /home/m111/m111061545/catapult/catapult-for-soc-course/lab2_edgedetec_fsic/01_edgedetect/catapult_work/Catapult/EdgeDetect_IP_EdgeDetect_MagAng.v1/concat_rtl.v
order file name is: rtl.v_order_sim.txt
Add dependent file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
Add dependent file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
Add dependent file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
Add dependent file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/ccs_in_v1.v
Add dependent file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/mgc_shift_bl_beh_v5.v
Add dependent file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
Add dependent file: ../td_ccore_solutions/leading_sign_19_0_db8a43ecf0ceb544432782a6d06851306744_0/rtl.v
Add dependent file: ./rtl.v
Finished writing concatenated simulation file: /home/m111/m111061545/catapult/catapult-for-soc-course/lab2_edgedetec_fsic/01_edgedetect/catapult_work/Catapult/EdgeDetect_IP_EdgeDetect_MagAng.v1/concat_sim_rtl.v
Generating SCVerify testbench files
# Warning: Toplevel found in header $PROJECT_HOME/../hls_c/inc/EdgeDetect_MagAng.h, using $PROJECT_HOME/../hls_c/inc/EdgeDetect.h for header dependencies.
Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'EdgeDetect_IP::EdgeDetect_MagAng.v1': elapsed time 5.62 seconds, memory usage 1449404kB, peak memory usage 1514944kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 1036, Real ops = 361, Vars = 327 (SOL-21)
