xst -intstyle ise -ifn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.xst" -ofn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.syr" 
netgen -intstyle ise -ar Structure -tm LongDivisionCircuit -w -dir netgen/synthesis -ofmt vhdl -sim LongDivisionCircuit.ngc LongDivisionCircuit_synthesis.vhd 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s200-pq208-5 LongDivisionCircuit.ngc LongDivisionCircuit.ngd  
map -intstyle ise -p xc3s200-pq208-5 -cm area -ir off -pr off -c 100 -o LongDivisionCircuit_map.ncd LongDivisionCircuit.ngd LongDivisionCircuit.pcf 
par -w -intstyle ise -ol high -t 1 LongDivisionCircuit_map.ncd LongDivisionCircuit.ncd LongDivisionCircuit.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml LongDivisionCircuit.twx LongDivisionCircuit.ncd -o LongDivisionCircuit.twr LongDivisionCircuit.pcf 
xst -intstyle ise -ifn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.xst" -ofn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.syr" 
xst -intstyle ise -ifn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.xst" -ofn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s200-pq208-5 LongDivisionCircuit.ngc LongDivisionCircuit.ngd  
map -intstyle ise -p xc3s200-pq208-5 -cm area -ir off -pr off -c 100 -o LongDivisionCircuit_map.ncd LongDivisionCircuit.ngd LongDivisionCircuit.pcf 
par -w -intstyle ise -ol high -t 1 LongDivisionCircuit_map.ncd LongDivisionCircuit.ncd LongDivisionCircuit.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml LongDivisionCircuit.twx LongDivisionCircuit.ncd -o LongDivisionCircuit.twr LongDivisionCircuit.pcf 
netgen -intstyle ise -s 5  -pcf LongDivisionCircuit.pcf -rpw 100 -tpw 0 -ar Structure -tm LongDivisionCircuit -insert_pp_buffers true -w -dir netgen/par -ofmt vhdl -sim LongDivisionCircuit.ncd LongDivisionCircuit_timesim.vhd 
xst -intstyle ise -ifn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.xst" -ofn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.syr" 
netgen -intstyle ise -ar Structure -tm LongDivisionCircuit -w -dir netgen/synthesis -ofmt vhdl -sim LongDivisionCircuit.ngc LongDivisionCircuit_synthesis.vhd 
xst -intstyle ise -ifn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.xst" -ofn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.syr" 
netgen -intstyle ise -ar Structure -tm LongDivisionCircuit -w -dir netgen/synthesis -ofmt vhdl -sim LongDivisionCircuit.ngc LongDivisionCircuit_synthesis.vhd 
xst -intstyle ise -ifn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.xst" -ofn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.syr" 
xst -intstyle ise -ifn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.xst" -ofn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.syr" 
xst -intstyle ise -ifn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.xst" -ofn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.syr" 
netgen -intstyle ise -ar Structure -tm LongDivisionCircuit -w -dir netgen/synthesis -ofmt vhdl -sim LongDivisionCircuit.ngc LongDivisionCircuit_synthesis.vhd 
xst -intstyle ise -ifn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.xst" -ofn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.syr" 
xst -intstyle ise -ifn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.xst" -ofn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.syr" 
xst -intstyle ise -ifn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.xst" -ofn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s200-pq208-5 LongDivisionCircuit.ngc LongDivisionCircuit.ngd  
map -intstyle ise -p xc3s200-pq208-5 -cm area -ir off -pr off -c 100 -o LongDivisionCircuit_map.ncd LongDivisionCircuit.ngd LongDivisionCircuit.pcf 
par -w -intstyle ise -ol high -t 1 LongDivisionCircuit_map.ncd LongDivisionCircuit.ncd LongDivisionCircuit.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml LongDivisionCircuit.twx LongDivisionCircuit.ncd -o LongDivisionCircuit.twr LongDivisionCircuit.pcf 
netgen -intstyle ise -s 5  -pcf LongDivisionCircuit.pcf -rpw 100 -tpw 0 -ar Structure -tm LongDivisionCircuit -insert_pp_buffers true -w -dir netgen/par -ofmt vhdl -sim LongDivisionCircuit.ncd LongDivisionCircuit_timesim.vhd 
xst -intstyle ise -ifn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.xst" -ofn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s200-pq208-5 LongDivisionCircuit.ngc LongDivisionCircuit.ngd  
map -intstyle ise -p xc3s200-pq208-5 -cm area -ir off -pr off -c 100 -o LongDivisionCircuit_map.ncd LongDivisionCircuit.ngd LongDivisionCircuit.pcf 
par -w -intstyle ise -ol high -t 1 LongDivisionCircuit_map.ncd LongDivisionCircuit.ncd LongDivisionCircuit.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml LongDivisionCircuit.twx LongDivisionCircuit.ncd -o LongDivisionCircuit.twr LongDivisionCircuit.pcf 
netgen -intstyle ise -s 5  -pcf LongDivisionCircuit.pcf -rpw 100 -tpw 0 -ar Structure -tm LongDivisionCircuit -insert_pp_buffers true -w -dir netgen/par -ofmt vhdl -sim LongDivisionCircuit.ncd LongDivisionCircuit_timesim.vhd 
xst -intstyle ise -ifn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.xst" -ofn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s200-pq208-5 LongDivisionCircuit.ngc LongDivisionCircuit.ngd  
map -intstyle ise -p xc3s200-pq208-5 -cm area -ir off -pr off -c 100 -o LongDivisionCircuit_map.ncd LongDivisionCircuit.ngd LongDivisionCircuit.pcf 
par -w -intstyle ise -ol high -t 1 LongDivisionCircuit_map.ncd LongDivisionCircuit.ncd LongDivisionCircuit.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml LongDivisionCircuit.twx LongDivisionCircuit.ncd -o LongDivisionCircuit.twr LongDivisionCircuit.pcf 
netgen -intstyle ise -s 5  -pcf LongDivisionCircuit.pcf -rpw 100 -tpw 0 -ar Structure -tm LongDivisionCircuit -insert_pp_buffers true -w -dir netgen/par -ofmt vhdl -sim LongDivisionCircuit.ncd LongDivisionCircuit_timesim.vhd 
xst -intstyle ise -ifn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.xst" -ofn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s200-pq208-5 LongDivisionCircuit.ngc LongDivisionCircuit.ngd  
map -intstyle ise -p xc3s200-pq208-5 -cm area -ir off -pr off -c 100 -o LongDivisionCircuit_map.ncd LongDivisionCircuit.ngd LongDivisionCircuit.pcf 
netgen -intstyle ise -ar Structure -tm LongDivisionCircuit -w -dir netgen/synthesis -ofmt vhdl -sim LongDivisionCircuit.ngc LongDivisionCircuit_synthesis.vhd 
map -intstyle ise -p xc3s200-pq208-5 -cm area -ir off -pr off -c 100 -o LongDivisionCircuit_map.ncd LongDivisionCircuit.ngd LongDivisionCircuit.pcf 
xst -intstyle ise -ifn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.xst" -ofn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s200-pq208-5 LongDivisionCircuit.ngc LongDivisionCircuit.ngd  
map -intstyle ise -p xc3s200-pq208-5 -cm area -ir off -pr off -c 100 -o LongDivisionCircuit_map.ncd LongDivisionCircuit.ngd LongDivisionCircuit.pcf 
xst -intstyle ise -ifn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.xst" -ofn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s400-pq208-5 LongDivisionCircuit.ngc LongDivisionCircuit.ngd  
map -intstyle ise -p xc3s400-pq208-5 -cm area -ir off -pr off -c 100 -o LongDivisionCircuit_map.ncd LongDivisionCircuit.ngd LongDivisionCircuit.pcf 
xst -intstyle ise -ifn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.xst" -ofn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s1500-fg320-5 LongDivisionCircuit.ngc LongDivisionCircuit.ngd  
map -intstyle ise -p xc3s1500-fg320-5 -cm area -ir off -pr off -c 100 -o LongDivisionCircuit_map.ncd LongDivisionCircuit.ngd LongDivisionCircuit.pcf 
par -w -intstyle ise -ol high -t 1 LongDivisionCircuit_map.ncd LongDivisionCircuit.ncd LongDivisionCircuit.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml LongDivisionCircuit.twx LongDivisionCircuit.ncd -o LongDivisionCircuit.twr LongDivisionCircuit.pcf 
netgen -intstyle ise -ar Structure -tm LongDivisionCircuit -w -dir netgen/synthesis -ofmt vhdl -sim LongDivisionCircuit.ngc LongDivisionCircuit_synthesis.vhd 
netgen -intstyle ise -s 5  -pcf LongDivisionCircuit.pcf -rpw 100 -tpw 0 -ar Structure -tm LongDivisionCircuit -insert_pp_buffers true -w -dir netgen/par -ofmt vhdl -sim LongDivisionCircuit.ncd LongDivisionCircuit_timesim.vhd 
xst -intstyle ise -ifn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.xst" -ofn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s1500-fg320-5 LongDivisionCircuit.ngc LongDivisionCircuit.ngd  
map -intstyle ise -p xc3s1500-fg320-5 -cm area -ir off -pr off -c 100 -o LongDivisionCircuit_map.ncd LongDivisionCircuit.ngd LongDivisionCircuit.pcf 
par -w -intstyle ise -ol high -t 1 LongDivisionCircuit_map.ncd LongDivisionCircuit.ncd LongDivisionCircuit.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml LongDivisionCircuit.twx LongDivisionCircuit.ncd -o LongDivisionCircuit.twr LongDivisionCircuit.pcf 
netgen -intstyle ise -s 5  -pcf LongDivisionCircuit.pcf -rpw 100 -tpw 0 -ar Structure -tm LongDivisionCircuit -insert_pp_buffers true -w -dir netgen/par -ofmt vhdl -sim LongDivisionCircuit.ncd LongDivisionCircuit_timesim.vhd 
netgen -intstyle ise -ar Structure -tm LongDivisionCircuit -w -dir netgen/synthesis -ofmt vhdl -sim LongDivisionCircuit.ngc LongDivisionCircuit_synthesis.vhd 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml LongDivisionCircuit.twx LongDivisionCircuit.ncd -o LongDivisionCircuit.twr LongDivisionCircuit.pcf 
xst -intstyle ise -ifn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.xst" -ofn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s1500-fg320-5 LongDivisionCircuit.ngc LongDivisionCircuit.ngd  
map -intstyle ise -p xc3s1500-fg320-5 -cm area -ir off -pr off -c 100 -o LongDivisionCircuit_map.ncd LongDivisionCircuit.ngd LongDivisionCircuit.pcf 
par -w -intstyle ise -ol high -t 1 LongDivisionCircuit_map.ncd LongDivisionCircuit.ncd LongDivisionCircuit.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml LongDivisionCircuit.twx LongDivisionCircuit.ncd -o LongDivisionCircuit.twr LongDivisionCircuit.pcf 
netgen -intstyle ise -s 5  -pcf LongDivisionCircuit.pcf -rpw 100 -tpw 0 -ar Structure -tm LongDivisionCircuit -insert_pp_buffers true -w -dir netgen/par -ofmt vhdl -sim LongDivisionCircuit.ncd LongDivisionCircuit_timesim.vhd 
xst -intstyle ise -ifn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.xst" -ofn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s1500-fg320-5 LongDivisionCircuit.ngc LongDivisionCircuit.ngd  
map -intstyle ise -p xc3s1500-fg320-5 -cm area -ir off -pr off -c 100 -o LongDivisionCircuit_map.ncd LongDivisionCircuit.ngd LongDivisionCircuit.pcf 
par -w -intstyle ise -ol high -t 1 LongDivisionCircuit_map.ncd LongDivisionCircuit.ncd LongDivisionCircuit.pcf 
trce -intstyle ise -v 10 -a -s 5 -n 10 -fastpaths -xml LongDivisionCircuit.twx LongDivisionCircuit.ncd -o LongDivisionCircuit.twr LongDivisionCircuit.pcf 
xst -intstyle ise -ifn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.xst" -ofn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s1500-fg320-5 LongDivisionCircuit.ngc LongDivisionCircuit.ngd  
map -intstyle ise -p xc3s1500-fg320-5 -cm area -ir off -pr off -c 100 -o LongDivisionCircuit_map.ncd LongDivisionCircuit.ngd LongDivisionCircuit.pcf 
par -w -intstyle ise -ol high -t 1 LongDivisionCircuit_map.ncd LongDivisionCircuit.ncd LongDivisionCircuit.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml LongDivisionCircuit.twx LongDivisionCircuit.ncd -o LongDivisionCircuit.twr LongDivisionCircuit.pcf 
xst -intstyle ise -ifn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.xst" -ofn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.syr" 
xst -intstyle ise -ifn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.xst" -ofn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.syr" 
xst -intstyle ise -ifn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.xst" -ofn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.syr" 
xst -intstyle ise -ifn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.xst" -ofn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s1500-fg320-5 LongDivisionCircuit.ngc LongDivisionCircuit.ngd  
map -intstyle ise -p xc3s1500-fg320-5 -cm area -ir off -pr off -c 100 -o LongDivisionCircuit_map.ncd LongDivisionCircuit.ngd LongDivisionCircuit.pcf 
par -w -intstyle ise -ol high -t 1 LongDivisionCircuit_map.ncd LongDivisionCircuit.ncd LongDivisionCircuit.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml LongDivisionCircuit.twx LongDivisionCircuit.ncd -o LongDivisionCircuit.twr LongDivisionCircuit.pcf 
xst -intstyle ise -ifn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.xst" -ofn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s1500-fg320-5 LongDivisionCircuit.ngc LongDivisionCircuit.ngd  
map -intstyle ise -p xc3s1500-fg320-5 -cm area -ir off -pr off -c 100 -o LongDivisionCircuit_map.ncd LongDivisionCircuit.ngd LongDivisionCircuit.pcf 
par -w -intstyle ise -ol high -t 1 LongDivisionCircuit_map.ncd LongDivisionCircuit.ncd LongDivisionCircuit.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml LongDivisionCircuit.twx LongDivisionCircuit.ncd -o LongDivisionCircuit.twr LongDivisionCircuit.pcf 
xst -intstyle ise -ifn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.xst" -ofn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.syr" 
netgen -intstyle ise -ar Structure -tm LongDivisionCircuit -w -dir netgen/synthesis -ofmt vhdl -sim LongDivisionCircuit.ngc LongDivisionCircuit_synthesis.vhd 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s1500-fg320-5 LongDivisionCircuit.ngc LongDivisionCircuit.ngd  
map -intstyle ise -p xc3s1500-fg320-5 -cm area -ir off -pr off -c 100 -o LongDivisionCircuit_map.ncd LongDivisionCircuit.ngd LongDivisionCircuit.pcf 
par -w -intstyle ise -ol high -t 1 LongDivisionCircuit_map.ncd LongDivisionCircuit.ncd LongDivisionCircuit.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml LongDivisionCircuit.twx LongDivisionCircuit.ncd -o LongDivisionCircuit.twr LongDivisionCircuit.pcf 
netgen -intstyle ise -s 5  -pcf LongDivisionCircuit.pcf -rpw 100 -tpw 0 -ar Structure -tm LongDivisionCircuit -insert_pp_buffers true -w -dir netgen/par -ofmt vhdl -sim LongDivisionCircuit.ncd LongDivisionCircuit_timesim.vhd 
xst -intstyle ise -ifn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.xst" -ofn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s1500-fg320-5 LongDivisionCircuit.ngc LongDivisionCircuit.ngd  
map -intstyle ise -p xc3s1500-fg320-5 -cm area -ir off -pr off -c 100 -o LongDivisionCircuit_map.ncd LongDivisionCircuit.ngd LongDivisionCircuit.pcf 
par -w -intstyle ise -ol high -t 1 LongDivisionCircuit_map.ncd LongDivisionCircuit.ncd LongDivisionCircuit.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml LongDivisionCircuit.twx LongDivisionCircuit.ncd -o LongDivisionCircuit.twr LongDivisionCircuit.pcf 
netgen -intstyle ise -s 5  -pcf LongDivisionCircuit.pcf -rpw 100 -tpw 0 -ar Structure -tm LongDivisionCircuit -insert_pp_buffers true -w -dir netgen/par -ofmt vhdl -sim LongDivisionCircuit.ncd LongDivisionCircuit_timesim.vhd 
xst -intstyle ise -ifn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.xst" -ofn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.syr" 
xst -intstyle ise -ifn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.xst" -ofn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.syr" 
netgen -intstyle ise -ar Structure -tm LongDivisionCircuit -w -dir netgen/synthesis -ofmt vhdl -sim LongDivisionCircuit.ngc LongDivisionCircuit_synthesis.vhd 
xst -intstyle ise -ifn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.xst" -ofn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.syr" 
netgen -intstyle ise -ar Structure -tm LongDivisionCircuit -w -dir netgen/synthesis -ofmt vhdl -sim LongDivisionCircuit.ngc LongDivisionCircuit_synthesis.vhd 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s1500-fg320-5 LongDivisionCircuit.ngc LongDivisionCircuit.ngd  
map -intstyle ise -p xc3s1500-fg320-5 -cm area -ir off -pr off -c 100 -o LongDivisionCircuit_map.ncd LongDivisionCircuit.ngd LongDivisionCircuit.pcf 
par -w -intstyle ise -ol high -t 1 LongDivisionCircuit_map.ncd LongDivisionCircuit.ncd LongDivisionCircuit.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml LongDivisionCircuit.twx LongDivisionCircuit.ncd -o LongDivisionCircuit.twr LongDivisionCircuit.pcf 
netgen -intstyle ise -s 5  -pcf LongDivisionCircuit.pcf -rpw 100 -tpw 0 -ar Structure -tm LongDivisionCircuit -insert_pp_buffers true -w -dir netgen/par -ofmt vhdl -sim LongDivisionCircuit.ncd LongDivisionCircuit_timesim.vhd 
xst -intstyle ise -ifn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.xst" -ofn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s1500-fg320-5 LongDivisionCircuit.ngc LongDivisionCircuit.ngd  
map -intstyle ise -p xc3s1500-fg320-5 -cm area -ir off -pr off -c 100 -o LongDivisionCircuit_map.ncd LongDivisionCircuit.ngd LongDivisionCircuit.pcf 
par -w -intstyle ise -ol high -t 1 LongDivisionCircuit_map.ncd LongDivisionCircuit.ncd LongDivisionCircuit.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml LongDivisionCircuit.twx LongDivisionCircuit.ncd -o LongDivisionCircuit.twr LongDivisionCircuit.pcf 
netgen -intstyle ise -s 5  -pcf LongDivisionCircuit.pcf -rpw 100 -tpw 0 -ar Structure -tm LongDivisionCircuit -insert_pp_buffers true -w -dir netgen/par -ofmt vhdl -sim LongDivisionCircuit.ncd LongDivisionCircuit_timesim.vhd 
xst -intstyle ise -ifn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.xst" -ofn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/LongDivisionCircuit.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s1500-fg320-5 LongDivisionCircuit.ngc LongDivisionCircuit.ngd  
map -intstyle ise -p xc3s1500-fg320-5 -cm area -ir off -pr off -c 100 -o LongDivisionCircuit_map.ncd LongDivisionCircuit.ngd LongDivisionCircuit.pcf 
par -w -intstyle ise -ol high -t 1 LongDivisionCircuit_map.ncd LongDivisionCircuit.ncd LongDivisionCircuit.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml LongDivisionCircuit.twx LongDivisionCircuit.ncd -o LongDivisionCircuit.twr LongDivisionCircuit.pcf 
netgen -intstyle ise -s 5  -pcf LongDivisionCircuit.pcf -rpw 100 -tpw 0 -ar Structure -tm LongDivisionCircuit -insert_pp_buffers true -w -dir netgen/par -ofmt vhdl -sim LongDivisionCircuit.ncd LongDivisionCircuit_timesim.vhd 
