
---------- Begin Simulation Statistics ----------
final_tick                               221244623000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 164779                       # Simulator instruction rate (inst/s)
host_mem_usage                                 902540                       # Number of bytes of host memory used
host_op_rate                                   310274                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.21                       # Real time elapsed on the host
host_tick_rate                            12152032485                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3000000                       # Number of instructions simulated
sim_ops                                       5648949                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.221245                       # Number of seconds simulated
sim_ticks                                221244623000                       # Number of ticks simulated
system.cachebus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cachebus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cachebus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cachebus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cachebus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cachebus.snoop_filter.tot_snoops             0                       # Total number of snoops made to the snoop filter.
system.cpu.Branches                            664454                       # Number of branches fetched
system.cpu.committedInsts                     3000000                       # Number of instructions committed
system.cpu.committedOps                       5648949                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                      697605                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            87                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      342410                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            84                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     3884496                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           496                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        221244623                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  221244623                       # Number of busy cycles
system.cpu.num_cc_register_reads              3254277                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             1920818                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       492683                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 294691                       # Number of float alu accesses
system.cpu.num_fp_insts                        294691                       # number of float instructions
system.cpu.num_fp_register_reads               386572                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              244092                       # number of times the floating registers were written
system.cpu.num_func_calls                      123353                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses               5479478                       # Number of integer alu accesses
system.cpu.num_int_insts                      5479478                       # number of integer instructions
system.cpu.num_int_register_reads            10799293                       # number of times the integer registers were read
system.cpu.num_int_register_writes            4546049                       # number of times the integer registers were written
system.cpu.num_load_insts                      696553                       # Number of load instructions
system.cpu.num_mem_refs                       1038711                       # number of memory refs
system.cpu.num_store_insts                     342158                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 27846      0.49%      0.49% # Class of executed instruction
system.cpu.op_class::IntAlu                   4364568     77.26%     77.76% # Class of executed instruction
system.cpu.op_class::IntMult                    12970      0.23%     77.99% # Class of executed instruction
system.cpu.op_class::IntDiv                     81801      1.45%     79.43% # Class of executed instruction
system.cpu.op_class::FloatAdd                     634      0.01%     79.44% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::SimdAdd                      258      0.00%     79.45% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     79.45% # Class of executed instruction
system.cpu.op_class::SimdAlu                    16254      0.29%     79.74% # Class of executed instruction
system.cpu.op_class::SimdCmp                      378      0.01%     79.74% # Class of executed instruction
system.cpu.op_class::SimdCvt                     8906      0.16%     79.90% # Class of executed instruction
system.cpu.op_class::SimdMisc                   15855      0.28%     80.18% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     80.18% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     80.18% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     80.18% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     80.18% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     80.18% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     80.18% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd               26705      0.47%     80.65% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     80.65% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     80.65% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                9727      0.17%     80.83% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                 243      0.00%     80.83% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     80.83% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              44129      0.78%     81.61% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     81.61% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     81.61% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     81.61% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     81.61% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     81.61% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     81.61% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     81.61% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     81.61% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     81.61% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     81.61% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     81.61% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     81.61% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     81.61% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     81.61% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     81.61% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     81.61% # Class of executed instruction
system.cpu.op_class::MemRead                   579430     10.26%     91.87% # Class of executed instruction
system.cpu.op_class::MemWrite                  306648      5.43%     97.30% # Class of executed instruction
system.cpu.op_class::FloatMemRead              117123      2.07%     99.37% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              35510      0.63%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    5648985                       # Class of executed instruction
system.cpu.workload.numSyscalls                   246                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            5                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1447                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadReq             4147830                       # Transaction distribution
system.membus.trans_dist::ReadResp            4148288                       # Transaction distribution
system.membus.trans_dist::WriteReq             118137                       # Transaction distribution
system.membus.trans_dist::WriteResp            118137                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict                3                       # Transaction distribution
system.membus.trans_dist::SoftPFReq                73                       # Transaction distribution
system.membus.trans_dist::SoftPFResp               73                       # Transaction distribution
system.membus.trans_dist::ReadExReq               984                       # Transaction distribution
system.membus.trans_dist::ReadExResp              984                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           458                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrl.port      7768992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total      7768992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.memobj.mem_side::system.mem_ctrl.port       763088                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.memobj.mem_side::total       763088                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cache.mem_side::system.mem_ctrl.port         2889                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cache.mem_side::total         2889                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8534969                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrl.port     31075968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total     31075968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.memobj.mem_side::system.mem_ctrl.port      2836512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.memobj.mem_side::total      2836512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cache.mem_side::system.mem_ctrl.port        92416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cache.mem_side::total        92416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                34004896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4267482                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4267482    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4267482                       # Request fanout histogram
system.membus.reqLayer2.occupancy          4385632000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          730259750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy         8824327500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              4.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy            7921250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 221244623000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst        31075968                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data         2062490                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total            33138458                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst     31075968                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total       31075968                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          128                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::.cpu.data       866310                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total           866438                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst          3884496                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data           264849                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total              4149345                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             2                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::.cpu.data          118137                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total              118139                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          140459766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            9322215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              149781981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     140459766                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         140459766                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks             579                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.cpu.data           3915621                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               3916199                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks             579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         140459766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          13237836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             153698180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples   3884496.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples    249261.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.195614123500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds           309                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds           309                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState              8432207                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                4637                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                      4149345                       # Number of read requests accepted
system.mem_ctrl.writeReqs                      118139                       # Number of write requests accepted
system.mem_ctrl.readBursts                    4149345                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                    118139                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                   20547                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                 113178                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0             246232                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1             584370                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2             393390                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3             363779                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4             206150                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5              42937                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6             150128                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7              99546                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8             505277                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9              15017                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10             15813                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11            521692                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12             59656                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13            729391                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14            168384                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15             27036                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                979                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                 21                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                376                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                292                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                282                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                304                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                240                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                209                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                288                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                282                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10               306                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11               756                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12               166                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13               105                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14               169                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15               169                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       29.96                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                   13300893250                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                 20643990000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat              90715855750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       3221.49                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 21971.49                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                   3744841                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                     4370                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  90.70                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 88.09                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                   2245                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                    169                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                  30070                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                4115419                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   1442                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                  1033                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                    49                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                 17814                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                 99241                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     2                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                  4128767                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                       31                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                     309                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                     309                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                     309                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                     309                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                     309                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                     309                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                     309                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                     309                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                     309                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                     309                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                     309                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                     309                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                     309                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                     309                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                     309                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                     309                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples       384528                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     688.008155                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    490.931945                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    389.251563                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127         51519     13.40%     13.40% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255        33000      8.58%     21.98% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383        23515      6.12%     28.10% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511        21929      5.70%     33.80% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639        20179      5.25%     39.05% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767        15686      4.08%     43.13% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895        16926      4.40%     47.53% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023        11152      2.90%     50.43% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151       190622     49.57%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total        384528                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples          309                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean    11342.365696                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean    1706.155085                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev   104782.779710                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-65535          305     98.71%     98.71% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::65536-131071            3      0.97%     99.68% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1.83501e+06-1.90054e+06            1      0.32%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total            309                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples          309                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean              16                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.000000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16               309    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total            309                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM               264243072                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                  1315008                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                   316416                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                 33138458                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                866438                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                       1194.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          1.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     149.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       3.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          9.34                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      9.33                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.01                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   221244497000                       # Total gap between requests
system.mem_ctrl.avgGap                       51844.25                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst     31075968                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data      1915809                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks          128                       # Per-master bytes write to memory
system.mem_ctrl.masterWriteBytes::.cpu.data        37088                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 140459766.111468374729                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 8659234.172665068880                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 578.545133727386                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.cpu.data 167633.452497509948                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst      3884496                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data       264849                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks            2                       # Per-master write serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.cpu.data       118137                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst  84329140500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data   6386715250                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks  54416995000                       # Per-master write total memory access latency
system.mem_ctrl.masterWriteTotalLat::.cpu.data 3809478228000                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     21709.16                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     24114.55                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 27208497500.00                       # Per-master write average memory access latency
system.mem_ctrl.masterWriteAvgLat::.cpu.data  32246275.32                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     90.70                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy            1385224260                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy             736264155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy          14581779240                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy            11698020                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      17464380960.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy       78075842910                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       19209857280                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy        131465046825                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         594.206743                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  48778022750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   7387640000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT 165078960250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy            1360327080                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy             723019605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy          14897838480                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy            14109660                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      17464380960.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy       90653660700                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy        8618010720                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy        133731347205                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         604.450157                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  21173043000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   7387640000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT 192683940000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 221244623000                       # Cumulative time (in ticks) in various power states
system.cache.demand_hits::.cpu.data            656145                       # number of demand (read+write) hits
system.cache.demand_hits::total                656145                       # number of demand (read+write) hits
system.cache.overall_hits::.cpu.data           656993                       # number of overall hits
system.cache.overall_hits::total               656993                       # number of overall hits
system.cache.demand_misses::.cpu.data            1438                       # number of demand (read+write) misses
system.cache.demand_misses::total                1438                       # number of demand (read+write) misses
system.cache.overall_misses::.cpu.data           1442                       # number of overall misses
system.cache.overall_misses::total               1442                       # number of overall misses
system.cache.demand_miss_latency::.cpu.data     99045000                       # number of demand (read+write) miss cycles
system.cache.demand_miss_latency::total      99045000                       # number of demand (read+write) miss cycles
system.cache.overall_miss_latency::.cpu.data     99045000                       # number of overall miss cycles
system.cache.overall_miss_latency::total     99045000                       # number of overall miss cycles
system.cache.demand_accesses::.cpu.data        657583                       # number of demand (read+write) accesses
system.cache.demand_accesses::total            657583                       # number of demand (read+write) accesses
system.cache.overall_accesses::.cpu.data       658435                       # number of overall (read+write) accesses
system.cache.overall_accesses::total           658435                       # number of overall (read+write) accesses
system.cache.demand_miss_rate::.cpu.data     0.002187                       # miss rate for demand accesses
system.cache.demand_miss_rate::total         0.002187                       # miss rate for demand accesses
system.cache.overall_miss_rate::.cpu.data     0.002190                       # miss rate for overall accesses
system.cache.overall_miss_rate::total        0.002190                       # miss rate for overall accesses
system.cache.demand_avg_miss_latency::.cpu.data 68876.912378                       # average overall miss latency
system.cache.demand_avg_miss_latency::total 68876.912378                       # average overall miss latency
system.cache.overall_avg_miss_latency::.cpu.data 68685.852982                       # average overall miss latency
system.cache.overall_avg_miss_latency::total 68685.852982                       # average overall miss latency
system.cache.blocked_cycles::no_mshrs               0                       # number of cycles access was blocked
system.cache.blocked_cycles::no_targets             0                       # number of cycles access was blocked
system.cache.blocked::no_mshrs                      0                       # number of cycles access was blocked
system.cache.blocked::no_targets                    0                       # number of cycles access was blocked
system.cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache.writebacks::.writebacks                2                       # number of writebacks
system.cache.writebacks::total                      2                       # number of writebacks
system.cache.demand_mshr_misses::.cpu.data         1438                       # number of demand (read+write) MSHR misses
system.cache.demand_mshr_misses::total           1438                       # number of demand (read+write) MSHR misses
system.cache.overall_mshr_misses::.cpu.data         1442                       # number of overall MSHR misses
system.cache.overall_mshr_misses::total          1442                       # number of overall MSHR misses
system.cache.demand_mshr_miss_latency::.cpu.data     96169000                       # number of demand (read+write) MSHR miss cycles
system.cache.demand_mshr_miss_latency::total     96169000                       # number of demand (read+write) MSHR miss cycles
system.cache.overall_mshr_miss_latency::.cpu.data     96419000                       # number of overall MSHR miss cycles
system.cache.overall_mshr_miss_latency::total     96419000                       # number of overall MSHR miss cycles
system.cache.demand_mshr_miss_rate::.cpu.data     0.002187                       # mshr miss rate for demand accesses
system.cache.demand_mshr_miss_rate::total     0.002187                       # mshr miss rate for demand accesses
system.cache.overall_mshr_miss_rate::.cpu.data     0.002190                       # mshr miss rate for overall accesses
system.cache.overall_mshr_miss_rate::total     0.002190                       # mshr miss rate for overall accesses
system.cache.demand_avg_mshr_miss_latency::.cpu.data 66876.912378                       # average overall mshr miss latency
system.cache.demand_avg_mshr_miss_latency::total 66876.912378                       # average overall mshr miss latency
system.cache.overall_avg_mshr_miss_latency::.cpu.data 66864.771151                       # average overall mshr miss latency
system.cache.overall_avg_mshr_miss_latency::total 66864.771151                       # average overall mshr miss latency
system.cache.replacements                           5                       # number of replacements
system.cache.ReadReq_hits::.cpu.data           432892                       # number of ReadReq hits
system.cache.ReadReq_hits::total               432892                       # number of ReadReq hits
system.cache.ReadReq_misses::.cpu.data            454                       # number of ReadReq misses
system.cache.ReadReq_misses::total                454                       # number of ReadReq misses
system.cache.ReadReq_miss_latency::.cpu.data     31366000                       # number of ReadReq miss cycles
system.cache.ReadReq_miss_latency::total     31366000                       # number of ReadReq miss cycles
system.cache.ReadReq_accesses::.cpu.data       433346                       # number of ReadReq accesses(hits+misses)
system.cache.ReadReq_accesses::total           433346                       # number of ReadReq accesses(hits+misses)
system.cache.ReadReq_miss_rate::.cpu.data     0.001048                       # miss rate for ReadReq accesses
system.cache.ReadReq_miss_rate::total        0.001048                       # miss rate for ReadReq accesses
system.cache.ReadReq_avg_miss_latency::.cpu.data 69088.105727                       # average ReadReq miss latency
system.cache.ReadReq_avg_miss_latency::total 69088.105727                       # average ReadReq miss latency
system.cache.ReadReq_mshr_misses::.cpu.data          454                       # number of ReadReq MSHR misses
system.cache.ReadReq_mshr_misses::total           454                       # number of ReadReq MSHR misses
system.cache.ReadReq_mshr_miss_latency::.cpu.data     30458000                       # number of ReadReq MSHR miss cycles
system.cache.ReadReq_mshr_miss_latency::total     30458000                       # number of ReadReq MSHR miss cycles
system.cache.ReadReq_mshr_miss_rate::.cpu.data     0.001048                       # mshr miss rate for ReadReq accesses
system.cache.ReadReq_mshr_miss_rate::total     0.001048                       # mshr miss rate for ReadReq accesses
system.cache.ReadReq_avg_mshr_miss_latency::.cpu.data 67088.105727                       # average ReadReq mshr miss latency
system.cache.ReadReq_avg_mshr_miss_latency::total 67088.105727                       # average ReadReq mshr miss latency
system.cache.WriteReq_hits::.cpu.data          223253                       # number of WriteReq hits
system.cache.WriteReq_hits::total              223253                       # number of WriteReq hits
system.cache.WriteReq_misses::.cpu.data           984                       # number of WriteReq misses
system.cache.WriteReq_misses::total               984                       # number of WriteReq misses
system.cache.WriteReq_miss_latency::.cpu.data     67679000                       # number of WriteReq miss cycles
system.cache.WriteReq_miss_latency::total     67679000                       # number of WriteReq miss cycles
system.cache.WriteReq_accesses::.cpu.data       224237                       # number of WriteReq accesses(hits+misses)
system.cache.WriteReq_accesses::total          224237                       # number of WriteReq accesses(hits+misses)
system.cache.WriteReq_miss_rate::.cpu.data     0.004388                       # miss rate for WriteReq accesses
system.cache.WriteReq_miss_rate::total       0.004388                       # miss rate for WriteReq accesses
system.cache.WriteReq_avg_miss_latency::.cpu.data 68779.471545                       # average WriteReq miss latency
system.cache.WriteReq_avg_miss_latency::total 68779.471545                       # average WriteReq miss latency
system.cache.WriteReq_mshr_misses::.cpu.data          984                       # number of WriteReq MSHR misses
system.cache.WriteReq_mshr_misses::total          984                       # number of WriteReq MSHR misses
system.cache.WriteReq_mshr_miss_latency::.cpu.data     65711000                       # number of WriteReq MSHR miss cycles
system.cache.WriteReq_mshr_miss_latency::total     65711000                       # number of WriteReq MSHR miss cycles
system.cache.WriteReq_mshr_miss_rate::.cpu.data     0.004388                       # mshr miss rate for WriteReq accesses
system.cache.WriteReq_mshr_miss_rate::total     0.004388                       # mshr miss rate for WriteReq accesses
system.cache.WriteReq_avg_mshr_miss_latency::.cpu.data 66779.471545                       # average WriteReq mshr miss latency
system.cache.WriteReq_avg_mshr_miss_latency::total 66779.471545                       # average WriteReq mshr miss latency
system.cache.SoftPFReq_hits::.cpu.data            848                       # number of SoftPFReq hits
system.cache.SoftPFReq_hits::total                848                       # number of SoftPFReq hits
system.cache.SoftPFReq_misses::.cpu.data            4                       # number of SoftPFReq misses
system.cache.SoftPFReq_misses::total                4                       # number of SoftPFReq misses
system.cache.SoftPFReq_accesses::.cpu.data          852                       # number of SoftPFReq accesses(hits+misses)
system.cache.SoftPFReq_accesses::total            852                       # number of SoftPFReq accesses(hits+misses)
system.cache.SoftPFReq_miss_rate::.cpu.data     0.004695                       # miss rate for SoftPFReq accesses
system.cache.SoftPFReq_miss_rate::total      0.004695                       # miss rate for SoftPFReq accesses
system.cache.SoftPFReq_mshr_misses::.cpu.data            4                       # number of SoftPFReq MSHR misses
system.cache.SoftPFReq_mshr_misses::total            4                       # number of SoftPFReq MSHR misses
system.cache.SoftPFReq_mshr_miss_latency::.cpu.data       250000                       # number of SoftPFReq MSHR miss cycles
system.cache.SoftPFReq_mshr_miss_latency::total       250000                       # number of SoftPFReq MSHR miss cycles
system.cache.SoftPFReq_mshr_miss_rate::.cpu.data     0.004695                       # mshr miss rate for SoftPFReq accesses
system.cache.SoftPFReq_mshr_miss_rate::total     0.004695                       # mshr miss rate for SoftPFReq accesses
system.cache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        62500                       # average SoftPFReq mshr miss latency
system.cache.SoftPFReq_avg_mshr_miss_latency::total        62500                       # average SoftPFReq mshr miss latency
system.cache.power_state.pwrStateResidencyTicks::UNDEFINED 221244623000                       # Cumulative time (in ticks) in various power states
system.cache.tags.tagsinuse                647.001085                       # Cycle average of tags in use
system.cache.tags.total_refs                   658435                       # Total number of references to valid blocks.
system.cache.tags.sampled_refs                   1442                       # Sample count of references to valid blocks.
system.cache.tags.avg_refs                 456.612344                       # Average number of references to valid blocks.
system.cache.tags.warmup_cycle            91414401000                       # Cycle when the warmup percentage was hit.
system.cache.tags.occ_blocks::.cpu.data    647.001085                       # Average occupied blocks per requestor
system.cache.tags.occ_percent::.cpu.data     0.019745                       # Average percentage of cache occupancy
system.cache.tags.occ_percent::total         0.019745                       # Average percentage of cache occupancy
system.cache.tags.occ_task_id_blocks::1024         1437                       # Occupied blocks per task id
system.cache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cache.tags.age_task_id_blocks_1024::4         1435                       # Occupied blocks per task id
system.cache.tags.occ_task_id_percent::1024     0.043854                       # Percentage of cache occupancy per task id
system.cache.tags.tag_accesses                 659877                       # Number of tag accesses
system.cache.tags.data_accesses                659877                       # Number of data accesses
system.cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 221244623000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cachebus.trans_dist::ReadReq            433346                       # Transaction distribution
system.cachebus.trans_dist::ReadResp           433345                       # Transaction distribution
system.cachebus.trans_dist::WriteReq           224237                       # Transaction distribution
system.cachebus.trans_dist::WriteResp          224237                       # Transaction distribution
system.cachebus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.cachebus.trans_dist::CleanEvict              3                       # Transaction distribution
system.cachebus.trans_dist::SoftPFReq             852                       # Transaction distribution
system.cachebus.trans_dist::SoftPFResp            852                       # Transaction distribution
system.cachebus.pkt_count_system.memobj.cache_side::system.cache.cpu_side      1316869                       # Packet count per connected master and slave (bytes)
system.cachebus.pkt_size_system.memobj.cache_side::system.cache.cpu_side      4423253                       # Cumulative packet size per connected master and slave (bytes)
system.cachebus.snoops                              5                       # Total snoops (count)
system.cachebus.snoopTraffic                      128                       # Total snoop traffic (bytes)
system.cachebus.snoop_fanout::samples          658440                       # Request fanout histogram
system.cachebus.snoop_fanout::mean                  0                       # Request fanout histogram
system.cachebus.snoop_fanout::stdev                 0                       # Request fanout histogram
system.cachebus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cachebus.snoop_fanout::0                658440    100.00%    100.00% # Request fanout histogram
system.cachebus.snoop_fanout::overflows             0      0.00%    100.00% # Request fanout histogram
system.cachebus.snoop_fanout::min_value             0                       # Request fanout histogram
system.cachebus.snoop_fanout::max_value             0                       # Request fanout histogram
system.cachebus.snoop_fanout::total            658440                       # Request fanout histogram
system.cachebus.reqLayer0.occupancy         882672000                       # Layer occupancy (ticks)
system.cachebus.reqLayer0.utilization             0.4                       # Layer utilization (%)
system.cachebus.respLayer0.occupancy       1092631000                       # Layer occupancy (ticks)
system.cachebus.respLayer0.utilization            0.5                       # Layer utilization (%)
system.cachebus.power_state.pwrStateResidencyTicks::UNDEFINED 221244623000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 221244623000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 221244623000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 221244623000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
