instruction memory:
	instrMem[ 0 ] = 0x00810009 ( lw 0 1 9 )
	instrMem[ 1 ] = 0x00090002 ( add 1 1 2 )
	instrMem[ 2 ] = 0x00120003 ( add 2 2 3 )
	instrMem[ 3 ] = 0x001B0004 ( add 3 3 4 )
	instrMem[ 4 ] = 0x00240005 ( add 4 4 5 )
	instrMem[ 5 ] = 0x002D0006 ( add 5 5 6 )
	instrMem[ 6 ] = 0x00360007 ( add 6 6 7 )
	instrMem[ 7 ] = 0x003F0001 ( add 7 7 1 )
	instrMem[ 8 ] = 0x01800000 ( halt )
	instrMem[ 9 ] = 0x00000001 ( add 0 0 1 )

@@@
state before cycle 0 starts:
	pc = 0
	data memory:
		dataMem[ 0 ] = 0x00810009
		dataMem[ 1 ] = 0x00090002
		dataMem[ 2 ] = 0x00120003
		dataMem[ 3 ] = 0x001B0004
		dataMem[ 4 ] = 0x00240005
		dataMem[ 5 ] = 0x002D0006
		dataMem[ 6 ] = 0x00360007
		dataMem[ 7 ] = 0x003F0001
		dataMem[ 8 ] = 0x01800000
		dataMem[ 9 ] = 0x00000001
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x01C00000 ( noop )
		pcPlus1 = 0 (Don't Care)
	ID/EX pipeline register:
		instruction = 0x01C00000 ( noop )
		pcPlus1 = 0 (Don't Care)
		valA = 0 (Don't Care)
		valB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x01C00000 ( noop )
		branchTarget 0 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 0 (Don't Care)
		valB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 1 starts:
	pc = 1
	data memory:
		dataMem[ 0 ] = 0x00810009
		dataMem[ 1 ] = 0x00090002
		dataMem[ 2 ] = 0x00120003
		dataMem[ 3 ] = 0x001B0004
		dataMem[ 4 ] = 0x00240005
		dataMem[ 5 ] = 0x002D0006
		dataMem[ 6 ] = 0x00360007
		dataMem[ 7 ] = 0x003F0001
		dataMem[ 8 ] = 0x01800000
		dataMem[ 9 ] = 0x00000001
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x00810009 ( lw 0 1 9 )
		pcPlus1 = 1
	ID/EX pipeline register:
		instruction = 0x01C00000 ( noop )
		pcPlus1 = 0 (Don't Care)
		valA = 0 (Don't Care)
		valB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x01C00000 ( noop )
		branchTarget 0 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 0 (Don't Care)
		valB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 2 starts:
	pc = 2
	data memory:
		dataMem[ 0 ] = 0x00810009
		dataMem[ 1 ] = 0x00090002
		dataMem[ 2 ] = 0x00120003
		dataMem[ 3 ] = 0x001B0004
		dataMem[ 4 ] = 0x00240005
		dataMem[ 5 ] = 0x002D0006
		dataMem[ 6 ] = 0x00360007
		dataMem[ 7 ] = 0x003F0001
		dataMem[ 8 ] = 0x01800000
		dataMem[ 9 ] = 0x00000001
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x00090002 ( add 1 1 2 )
		pcPlus1 = 2
	ID/EX pipeline register:
		instruction = 0x00810009 ( lw 0 1 9 )
		pcPlus1 = 1
		valA = 0
		valB = 0 (Don't Care)
		offset = 9
	EX/MEM pipeline register:
		instruction = 0x01C00000 ( noop )
		branchTarget 0 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 0 (Don't Care)
		valB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 3 starts:
	pc = 2
	data memory:
		dataMem[ 0 ] = 0x00810009
		dataMem[ 1 ] = 0x00090002
		dataMem[ 2 ] = 0x00120003
		dataMem[ 3 ] = 0x001B0004
		dataMem[ 4 ] = 0x00240005
		dataMem[ 5 ] = 0x002D0006
		dataMem[ 6 ] = 0x00360007
		dataMem[ 7 ] = 0x003F0001
		dataMem[ 8 ] = 0x01800000
		dataMem[ 9 ] = 0x00000001
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x00090002 ( add 1 1 2 )
		pcPlus1 = 2
	ID/EX pipeline register:
		instruction = 0x01C00000 ( noop )
		pcPlus1 = 2 (Don't Care)
		valA = 0 (Don't Care)
		valB = 0 (Don't Care)
		offset = 2 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x00810009 ( lw 0 1 9 )
		branchTarget 10 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 9
		valB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 4 starts:
	pc = 3
	data memory:
		dataMem[ 0 ] = 0x00810009
		dataMem[ 1 ] = 0x00090002
		dataMem[ 2 ] = 0x00120003
		dataMem[ 3 ] = 0x001B0004
		dataMem[ 4 ] = 0x00240005
		dataMem[ 5 ] = 0x002D0006
		dataMem[ 6 ] = 0x00360007
		dataMem[ 7 ] = 0x003F0001
		dataMem[ 8 ] = 0x01800000
		dataMem[ 9 ] = 0x00000001
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x00120003 ( add 2 2 3 )
		pcPlus1 = 3
	ID/EX pipeline register:
		instruction = 0x00090002 ( add 1 1 2 )
		pcPlus1 = 2
		valA = 0
		valB = 0
		offset = 2 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x01C00000 ( noop )
		branchTarget 4 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 0 (Don't Care)
		valB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x00810009 ( lw 0 1 9 )
		writeData = 1
	WB/END pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 5 starts:
	pc = 4
	data memory:
		dataMem[ 0 ] = 0x00810009
		dataMem[ 1 ] = 0x00090002
		dataMem[ 2 ] = 0x00120003
		dataMem[ 3 ] = 0x001B0004
		dataMem[ 4 ] = 0x00240005
		dataMem[ 5 ] = 0x002D0006
		dataMem[ 6 ] = 0x00360007
		dataMem[ 7 ] = 0x003F0001
		dataMem[ 8 ] = 0x01800000
		dataMem[ 9 ] = 0x00000001
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 1
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x001B0004 ( add 3 3 4 )
		pcPlus1 = 4
	ID/EX pipeline register:
		instruction = 0x00120003 ( add 2 2 3 )
		pcPlus1 = 3
		valA = 0
		valB = 0
		offset = 3 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x00090002 ( add 1 1 2 )
		branchTarget 4 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 2
		valB = 1 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 0x00810009 ( lw 0 1 9 )
		writeData = 1
end state

@@@
state before cycle 6 starts:
	pc = 5
	data memory:
		dataMem[ 0 ] = 0x00810009
		dataMem[ 1 ] = 0x00090002
		dataMem[ 2 ] = 0x00120003
		dataMem[ 3 ] = 0x001B0004
		dataMem[ 4 ] = 0x00240005
		dataMem[ 5 ] = 0x002D0006
		dataMem[ 6 ] = 0x00360007
		dataMem[ 7 ] = 0x003F0001
		dataMem[ 8 ] = 0x01800000
		dataMem[ 9 ] = 0x00000001
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 1
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x00240005 ( add 4 4 5 )
		pcPlus1 = 5
	ID/EX pipeline register:
		instruction = 0x001B0004 ( add 3 3 4 )
		pcPlus1 = 4
		valA = 0
		valB = 0
		offset = 4 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x00120003 ( add 2 2 3 )
		branchTarget 6 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 4
		valB = 2 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x00090002 ( add 1 1 2 )
		writeData = 2
	WB/END pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 7 starts:
	pc = 6
	data memory:
		dataMem[ 0 ] = 0x00810009
		dataMem[ 1 ] = 0x00090002
		dataMem[ 2 ] = 0x00120003
		dataMem[ 3 ] = 0x001B0004
		dataMem[ 4 ] = 0x00240005
		dataMem[ 5 ] = 0x002D0006
		dataMem[ 6 ] = 0x00360007
		dataMem[ 7 ] = 0x003F0001
		dataMem[ 8 ] = 0x01800000
		dataMem[ 9 ] = 0x00000001
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 1
		reg[ 2 ] = 2
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x002D0006 ( add 5 5 6 )
		pcPlus1 = 6
	ID/EX pipeline register:
		instruction = 0x00240005 ( add 4 4 5 )
		pcPlus1 = 5
		valA = 0
		valB = 0
		offset = 5 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x001B0004 ( add 3 3 4 )
		branchTarget 8 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 8
		valB = 4 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x00120003 ( add 2 2 3 )
		writeData = 4
	WB/END pipeline register:
		instruction = 0x00090002 ( add 1 1 2 )
		writeData = 2
end state

@@@
state before cycle 8 starts:
	pc = 7
	data memory:
		dataMem[ 0 ] = 0x00810009
		dataMem[ 1 ] = 0x00090002
		dataMem[ 2 ] = 0x00120003
		dataMem[ 3 ] = 0x001B0004
		dataMem[ 4 ] = 0x00240005
		dataMem[ 5 ] = 0x002D0006
		dataMem[ 6 ] = 0x00360007
		dataMem[ 7 ] = 0x003F0001
		dataMem[ 8 ] = 0x01800000
		dataMem[ 9 ] = 0x00000001
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 1
		reg[ 2 ] = 2
		reg[ 3 ] = 4
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x00360007 ( add 6 6 7 )
		pcPlus1 = 7
	ID/EX pipeline register:
		instruction = 0x002D0006 ( add 5 5 6 )
		pcPlus1 = 6
		valA = 0
		valB = 0
		offset = 6 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x00240005 ( add 4 4 5 )
		branchTarget 10 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 16
		valB = 8 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x001B0004 ( add 3 3 4 )
		writeData = 8
	WB/END pipeline register:
		instruction = 0x00120003 ( add 2 2 3 )
		writeData = 4
end state

@@@
state before cycle 9 starts:
	pc = 8
	data memory:
		dataMem[ 0 ] = 0x00810009
		dataMem[ 1 ] = 0x00090002
		dataMem[ 2 ] = 0x00120003
		dataMem[ 3 ] = 0x001B0004
		dataMem[ 4 ] = 0x00240005
		dataMem[ 5 ] = 0x002D0006
		dataMem[ 6 ] = 0x00360007
		dataMem[ 7 ] = 0x003F0001
		dataMem[ 8 ] = 0x01800000
		dataMem[ 9 ] = 0x00000001
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 1
		reg[ 2 ] = 2
		reg[ 3 ] = 4
		reg[ 4 ] = 8
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x003F0001 ( add 7 7 1 )
		pcPlus1 = 8
	ID/EX pipeline register:
		instruction = 0x00360007 ( add 6 6 7 )
		pcPlus1 = 7
		valA = 0
		valB = 0
		offset = 7 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x002D0006 ( add 5 5 6 )
		branchTarget 12 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 32
		valB = 16 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x00240005 ( add 4 4 5 )
		writeData = 16
	WB/END pipeline register:
		instruction = 0x001B0004 ( add 3 3 4 )
		writeData = 8
end state

@@@
state before cycle 10 starts:
	pc = 9
	data memory:
		dataMem[ 0 ] = 0x00810009
		dataMem[ 1 ] = 0x00090002
		dataMem[ 2 ] = 0x00120003
		dataMem[ 3 ] = 0x001B0004
		dataMem[ 4 ] = 0x00240005
		dataMem[ 5 ] = 0x002D0006
		dataMem[ 6 ] = 0x00360007
		dataMem[ 7 ] = 0x003F0001
		dataMem[ 8 ] = 0x01800000
		dataMem[ 9 ] = 0x00000001
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 1
		reg[ 2 ] = 2
		reg[ 3 ] = 4
		reg[ 4 ] = 8
		reg[ 5 ] = 16
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x01800000 ( halt )
		pcPlus1 = 9
	ID/EX pipeline register:
		instruction = 0x003F0001 ( add 7 7 1 )
		pcPlus1 = 8
		valA = 0
		valB = 0
		offset = 1 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x00360007 ( add 6 6 7 )
		branchTarget 14 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 64
		valB = 32 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x002D0006 ( add 5 5 6 )
		writeData = 32
	WB/END pipeline register:
		instruction = 0x00240005 ( add 4 4 5 )
		writeData = 16
end state

@@@
state before cycle 11 starts:
	pc = 10
	data memory:
		dataMem[ 0 ] = 0x00810009
		dataMem[ 1 ] = 0x00090002
		dataMem[ 2 ] = 0x00120003
		dataMem[ 3 ] = 0x001B0004
		dataMem[ 4 ] = 0x00240005
		dataMem[ 5 ] = 0x002D0006
		dataMem[ 6 ] = 0x00360007
		dataMem[ 7 ] = 0x003F0001
		dataMem[ 8 ] = 0x01800000
		dataMem[ 9 ] = 0x00000001
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 1
		reg[ 2 ] = 2
		reg[ 3 ] = 4
		reg[ 4 ] = 8
		reg[ 5 ] = 16
		reg[ 6 ] = 32
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x00000001 ( add 0 0 1 )
		pcPlus1 = 10
	ID/EX pipeline register:
		instruction = 0x01800000 ( halt )
		pcPlus1 = 9
		valA = 0 (Don't Care)
		valB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x003F0001 ( add 7 7 1 )
		branchTarget 9 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 128
		valB = 64 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x00360007 ( add 6 6 7 )
		writeData = 64
	WB/END pipeline register:
		instruction = 0x002D0006 ( add 5 5 6 )
		writeData = 32
end state

@@@
state before cycle 12 starts:
	pc = 11
	data memory:
		dataMem[ 0 ] = 0x00810009
		dataMem[ 1 ] = 0x00090002
		dataMem[ 2 ] = 0x00120003
		dataMem[ 3 ] = 0x001B0004
		dataMem[ 4 ] = 0x00240005
		dataMem[ 5 ] = 0x002D0006
		dataMem[ 6 ] = 0x00360007
		dataMem[ 7 ] = 0x003F0001
		dataMem[ 8 ] = 0x01800000
		dataMem[ 9 ] = 0x00000001
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 1
		reg[ 2 ] = 2
		reg[ 3 ] = 4
		reg[ 4 ] = 8
		reg[ 5 ] = 16
		reg[ 6 ] = 32
		reg[ 7 ] = 64
	IF/ID pipeline register:
		instruction = 0x00000000 ( add 0 0 0 )
		pcPlus1 = 11
	ID/EX pipeline register:
		instruction = 0x00000001 ( add 0 0 1 )
		pcPlus1 = 10
		valA = 0
		valB = 0
		offset = 1 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x01800000 ( halt )
		branchTarget 9 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 0 (Don't Care)
		valB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x003F0001 ( add 7 7 1 )
		writeData = 128
	WB/END pipeline register:
		instruction = 0x00360007 ( add 6 6 7 )
		writeData = 64
end state
Machine halted
Total of 13 cycles executed
Final state of machine:

@@@
state before cycle 13 starts:
	pc = 12
	data memory:
		dataMem[ 0 ] = 0x00810009
		dataMem[ 1 ] = 0x00090002
		dataMem[ 2 ] = 0x00120003
		dataMem[ 3 ] = 0x001B0004
		dataMem[ 4 ] = 0x00240005
		dataMem[ 5 ] = 0x002D0006
		dataMem[ 6 ] = 0x00360007
		dataMem[ 7 ] = 0x003F0001
		dataMem[ 8 ] = 0x01800000
		dataMem[ 9 ] = 0x00000001
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 128
		reg[ 2 ] = 2
		reg[ 3 ] = 4
		reg[ 4 ] = 8
		reg[ 5 ] = 16
		reg[ 6 ] = 32
		reg[ 7 ] = 64
	IF/ID pipeline register:
		instruction = 0x00000000 ( add 0 0 0 )
		pcPlus1 = 12
	ID/EX pipeline register:
		instruction = 0x00000000 ( add 0 0 0 )
		pcPlus1 = 11
		valA = 0
		valB = 0
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x00000001 ( add 0 0 1 )
		branchTarget 11 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 0
		valB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x01800000 ( halt )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 0x003F0001 ( add 7 7 1 )
		writeData = 128
end state
