Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Apr 20 04:00:46 2020
| Host         : DESKTOP-BBSH87J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_top_timing_summary_routed.rpt -pb vga_top_timing_summary_routed.pb -rpx vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 21 register/latch pins with no clock driven by root clock pin: dc/clk25_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dc/pulse_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: sc/DIV_CLK_reg[19]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 131 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.818        0.000                      0                  251        0.214        0.000                      0                  251        4.500        0.000                       0                   116  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
ClkPort  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ClkPort             5.818        0.000                      0                  251        0.214        0.000                      0                  251        4.500        0.000                       0                   116  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ClkPort
  To Clock:  ClkPort

Setup :            0  Failing Endpoints,  Worst Slack        5.818ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.818ns  (required time - arrival time)
  Source:                 sc/DIV_CLK_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/DIV_CLK_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 0.924ns (21.956%)  route 3.284ns (78.044%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 14.896 - 10.000 ) 
    Source Clock Delay      (SCD):    5.194ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.592     5.194    sc/ClkPort_IBUF_BUFG
    SLICE_X52Y122        FDCE                                         r  sc/DIV_CLK_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y122        FDCE (Prop_fdce_C_Q)         0.456     5.650 r  sc/DIV_CLK_reg[19]/Q
                         net (fo=1, routed)           1.532     7.183    sc_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.279 r  state_reg[1]_i_2/O
                         net (fo=44, routed)          1.752     9.031    sc/move_clk
    SLICE_X52Y122        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.372     9.403 r  sc/DIV_CLK_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.403    sc/DIV_CLK_reg[16]_i_1_n_4
    SLICE_X52Y122        FDCE                                         r  sc/DIV_CLK_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.474    14.896    sc/ClkPort_IBUF_BUFG
    SLICE_X52Y122        FDCE                                         r  sc/DIV_CLK_reg[19]/C
                         clock pessimism              0.298    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X52Y122        FDCE (Setup_fdce_C_D)        0.062    15.221    sc/DIV_CLK_reg[19]
  -------------------------------------------------------------------
                         required time                         15.221    
                         arrival time                          -9.403    
  -------------------------------------------------------------------
                         slack                                  5.818    

Slack (MET) :             6.409ns  (required time - arrival time)
  Source:                 ee354_debouncer_3/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_3/debounce_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.771ns  (logic 0.674ns (24.322%)  route 2.097ns (75.678%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 14.995 - 10.000 ) 
    Source Clock Delay      (SCD):    5.283ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.681     5.283    ee354_debouncer_3/ClkPort_IBUF_BUFG
    SLICE_X76Y124        FDCE                                         r  ee354_debouncer_3/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y124        FDCE (Prop_fdce_C_Q)         0.518     5.801 f  ee354_debouncer_3/FSM_sequential_state_reg[3]/Q
                         net (fo=11, routed)          0.948     6.749    ee354_debouncer_3/state__0[3]
    SLICE_X76Y124        LUT4 (Prop_lut4_I0_O)        0.156     6.905 r  ee354_debouncer_3/debounce_count[27]_i_1/O
                         net (fo=28, routed)          1.149     8.054    ee354_debouncer_3/debounce_count[27]_i_1_n_0
    SLICE_X78Y119        FDRE                                         r  ee354_debouncer_3/debounce_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.573    14.995    ee354_debouncer_3/ClkPort_IBUF_BUFG
    SLICE_X78Y119        FDRE                                         r  ee354_debouncer_3/debounce_count_reg[0]/C
                         clock pessimism              0.259    15.254    
                         clock uncertainty           -0.035    15.219    
    SLICE_X78Y119        FDRE (Setup_fdre_C_R)       -0.755    14.464    ee354_debouncer_3/debounce_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                          -8.054    
  -------------------------------------------------------------------
                         slack                                  6.409    

Slack (MET) :             6.464ns  (required time - arrival time)
  Source:                 ee354_debouncer_3/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_3/debounce_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.813ns  (logic 0.674ns (23.962%)  route 2.139ns (76.038%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.283ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.681     5.283    ee354_debouncer_3/ClkPort_IBUF_BUFG
    SLICE_X76Y124        FDCE                                         r  ee354_debouncer_3/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y124        FDCE (Prop_fdce_C_Q)         0.518     5.801 f  ee354_debouncer_3/FSM_sequential_state_reg[3]/Q
                         net (fo=11, routed)          0.948     6.749    ee354_debouncer_3/state__0[3]
    SLICE_X76Y124        LUT4 (Prop_lut4_I0_O)        0.156     6.905 r  ee354_debouncer_3/debounce_count[27]_i_1/O
                         net (fo=28, routed)          1.191     8.096    ee354_debouncer_3/debounce_count[27]_i_1_n_0
    SLICE_X79Y118        FDRE                                         r  ee354_debouncer_3/debounce_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.574    14.996    ee354_debouncer_3/ClkPort_IBUF_BUFG
    SLICE_X79Y118        FDRE                                         r  ee354_debouncer_3/debounce_count_reg[1]/C
                         clock pessimism              0.259    15.255    
                         clock uncertainty           -0.035    15.220    
    SLICE_X79Y118        FDRE (Setup_fdre_C_R)       -0.660    14.560    ee354_debouncer_3/debounce_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                          -8.096    
  -------------------------------------------------------------------
                         slack                                  6.464    

Slack (MET) :             6.464ns  (required time - arrival time)
  Source:                 ee354_debouncer_3/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_3/debounce_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.813ns  (logic 0.674ns (23.962%)  route 2.139ns (76.038%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.283ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.681     5.283    ee354_debouncer_3/ClkPort_IBUF_BUFG
    SLICE_X76Y124        FDCE                                         r  ee354_debouncer_3/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y124        FDCE (Prop_fdce_C_Q)         0.518     5.801 f  ee354_debouncer_3/FSM_sequential_state_reg[3]/Q
                         net (fo=11, routed)          0.948     6.749    ee354_debouncer_3/state__0[3]
    SLICE_X76Y124        LUT4 (Prop_lut4_I0_O)        0.156     6.905 r  ee354_debouncer_3/debounce_count[27]_i_1/O
                         net (fo=28, routed)          1.191     8.096    ee354_debouncer_3/debounce_count[27]_i_1_n_0
    SLICE_X79Y118        FDRE                                         r  ee354_debouncer_3/debounce_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.574    14.996    ee354_debouncer_3/ClkPort_IBUF_BUFG
    SLICE_X79Y118        FDRE                                         r  ee354_debouncer_3/debounce_count_reg[2]/C
                         clock pessimism              0.259    15.255    
                         clock uncertainty           -0.035    15.220    
    SLICE_X79Y118        FDRE (Setup_fdre_C_R)       -0.660    14.560    ee354_debouncer_3/debounce_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                          -8.096    
  -------------------------------------------------------------------
                         slack                                  6.464    

Slack (MET) :             6.464ns  (required time - arrival time)
  Source:                 ee354_debouncer_3/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_3/debounce_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.813ns  (logic 0.674ns (23.962%)  route 2.139ns (76.038%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.283ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.681     5.283    ee354_debouncer_3/ClkPort_IBUF_BUFG
    SLICE_X76Y124        FDCE                                         r  ee354_debouncer_3/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y124        FDCE (Prop_fdce_C_Q)         0.518     5.801 f  ee354_debouncer_3/FSM_sequential_state_reg[3]/Q
                         net (fo=11, routed)          0.948     6.749    ee354_debouncer_3/state__0[3]
    SLICE_X76Y124        LUT4 (Prop_lut4_I0_O)        0.156     6.905 r  ee354_debouncer_3/debounce_count[27]_i_1/O
                         net (fo=28, routed)          1.191     8.096    ee354_debouncer_3/debounce_count[27]_i_1_n_0
    SLICE_X79Y118        FDRE                                         r  ee354_debouncer_3/debounce_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.574    14.996    ee354_debouncer_3/ClkPort_IBUF_BUFG
    SLICE_X79Y118        FDRE                                         r  ee354_debouncer_3/debounce_count_reg[3]/C
                         clock pessimism              0.259    15.255    
                         clock uncertainty           -0.035    15.220    
    SLICE_X79Y118        FDRE (Setup_fdre_C_R)       -0.660    14.560    ee354_debouncer_3/debounce_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                          -8.096    
  -------------------------------------------------------------------
                         slack                                  6.464    

Slack (MET) :             6.464ns  (required time - arrival time)
  Source:                 ee354_debouncer_3/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_3/debounce_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.813ns  (logic 0.674ns (23.962%)  route 2.139ns (76.038%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.283ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.681     5.283    ee354_debouncer_3/ClkPort_IBUF_BUFG
    SLICE_X76Y124        FDCE                                         r  ee354_debouncer_3/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y124        FDCE (Prop_fdce_C_Q)         0.518     5.801 f  ee354_debouncer_3/FSM_sequential_state_reg[3]/Q
                         net (fo=11, routed)          0.948     6.749    ee354_debouncer_3/state__0[3]
    SLICE_X76Y124        LUT4 (Prop_lut4_I0_O)        0.156     6.905 r  ee354_debouncer_3/debounce_count[27]_i_1/O
                         net (fo=28, routed)          1.191     8.096    ee354_debouncer_3/debounce_count[27]_i_1_n_0
    SLICE_X79Y118        FDRE                                         r  ee354_debouncer_3/debounce_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.574    14.996    ee354_debouncer_3/ClkPort_IBUF_BUFG
    SLICE_X79Y118        FDRE                                         r  ee354_debouncer_3/debounce_count_reg[4]/C
                         clock pessimism              0.259    15.255    
                         clock uncertainty           -0.035    15.220    
    SLICE_X79Y118        FDRE (Setup_fdre_C_R)       -0.660    14.560    ee354_debouncer_3/debounce_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                          -8.096    
  -------------------------------------------------------------------
                         slack                                  6.464    

Slack (MET) :             6.504ns  (required time - arrival time)
  Source:                 ee354_debouncer_3/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_3/debounce_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.771ns  (logic 0.674ns (24.322%)  route 2.097ns (75.678%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 14.995 - 10.000 ) 
    Source Clock Delay      (SCD):    5.283ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.681     5.283    ee354_debouncer_3/ClkPort_IBUF_BUFG
    SLICE_X76Y124        FDCE                                         r  ee354_debouncer_3/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y124        FDCE (Prop_fdce_C_Q)         0.518     5.801 f  ee354_debouncer_3/FSM_sequential_state_reg[3]/Q
                         net (fo=11, routed)          0.948     6.749    ee354_debouncer_3/state__0[3]
    SLICE_X76Y124        LUT4 (Prop_lut4_I0_O)        0.156     6.905 r  ee354_debouncer_3/debounce_count[27]_i_1/O
                         net (fo=28, routed)          1.149     8.054    ee354_debouncer_3/debounce_count[27]_i_1_n_0
    SLICE_X79Y119        FDRE                                         r  ee354_debouncer_3/debounce_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.573    14.995    ee354_debouncer_3/ClkPort_IBUF_BUFG
    SLICE_X79Y119        FDRE                                         r  ee354_debouncer_3/debounce_count_reg[5]/C
                         clock pessimism              0.259    15.254    
                         clock uncertainty           -0.035    15.219    
    SLICE_X79Y119        FDRE (Setup_fdre_C_R)       -0.660    14.559    ee354_debouncer_3/debounce_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                          -8.054    
  -------------------------------------------------------------------
                         slack                                  6.504    

Slack (MET) :             6.504ns  (required time - arrival time)
  Source:                 ee354_debouncer_3/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_3/debounce_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.771ns  (logic 0.674ns (24.322%)  route 2.097ns (75.678%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 14.995 - 10.000 ) 
    Source Clock Delay      (SCD):    5.283ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.681     5.283    ee354_debouncer_3/ClkPort_IBUF_BUFG
    SLICE_X76Y124        FDCE                                         r  ee354_debouncer_3/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y124        FDCE (Prop_fdce_C_Q)         0.518     5.801 f  ee354_debouncer_3/FSM_sequential_state_reg[3]/Q
                         net (fo=11, routed)          0.948     6.749    ee354_debouncer_3/state__0[3]
    SLICE_X76Y124        LUT4 (Prop_lut4_I0_O)        0.156     6.905 r  ee354_debouncer_3/debounce_count[27]_i_1/O
                         net (fo=28, routed)          1.149     8.054    ee354_debouncer_3/debounce_count[27]_i_1_n_0
    SLICE_X79Y119        FDRE                                         r  ee354_debouncer_3/debounce_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.573    14.995    ee354_debouncer_3/ClkPort_IBUF_BUFG
    SLICE_X79Y119        FDRE                                         r  ee354_debouncer_3/debounce_count_reg[6]/C
                         clock pessimism              0.259    15.254    
                         clock uncertainty           -0.035    15.219    
    SLICE_X79Y119        FDRE (Setup_fdre_C_R)       -0.660    14.559    ee354_debouncer_3/debounce_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                          -8.054    
  -------------------------------------------------------------------
                         slack                                  6.504    

Slack (MET) :             6.504ns  (required time - arrival time)
  Source:                 ee354_debouncer_3/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_3/debounce_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.771ns  (logic 0.674ns (24.322%)  route 2.097ns (75.678%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 14.995 - 10.000 ) 
    Source Clock Delay      (SCD):    5.283ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.681     5.283    ee354_debouncer_3/ClkPort_IBUF_BUFG
    SLICE_X76Y124        FDCE                                         r  ee354_debouncer_3/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y124        FDCE (Prop_fdce_C_Q)         0.518     5.801 f  ee354_debouncer_3/FSM_sequential_state_reg[3]/Q
                         net (fo=11, routed)          0.948     6.749    ee354_debouncer_3/state__0[3]
    SLICE_X76Y124        LUT4 (Prop_lut4_I0_O)        0.156     6.905 r  ee354_debouncer_3/debounce_count[27]_i_1/O
                         net (fo=28, routed)          1.149     8.054    ee354_debouncer_3/debounce_count[27]_i_1_n_0
    SLICE_X79Y119        FDRE                                         r  ee354_debouncer_3/debounce_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.573    14.995    ee354_debouncer_3/ClkPort_IBUF_BUFG
    SLICE_X79Y119        FDRE                                         r  ee354_debouncer_3/debounce_count_reg[7]/C
                         clock pessimism              0.259    15.254    
                         clock uncertainty           -0.035    15.219    
    SLICE_X79Y119        FDRE (Setup_fdre_C_R)       -0.660    14.559    ee354_debouncer_3/debounce_count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                          -8.054    
  -------------------------------------------------------------------
                         slack                                  6.504    

Slack (MET) :             6.504ns  (required time - arrival time)
  Source:                 ee354_debouncer_3/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_3/debounce_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.771ns  (logic 0.674ns (24.322%)  route 2.097ns (75.678%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 14.995 - 10.000 ) 
    Source Clock Delay      (SCD):    5.283ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.681     5.283    ee354_debouncer_3/ClkPort_IBUF_BUFG
    SLICE_X76Y124        FDCE                                         r  ee354_debouncer_3/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y124        FDCE (Prop_fdce_C_Q)         0.518     5.801 f  ee354_debouncer_3/FSM_sequential_state_reg[3]/Q
                         net (fo=11, routed)          0.948     6.749    ee354_debouncer_3/state__0[3]
    SLICE_X76Y124        LUT4 (Prop_lut4_I0_O)        0.156     6.905 r  ee354_debouncer_3/debounce_count[27]_i_1/O
                         net (fo=28, routed)          1.149     8.054    ee354_debouncer_3/debounce_count[27]_i_1_n_0
    SLICE_X79Y119        FDRE                                         r  ee354_debouncer_3/debounce_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.573    14.995    ee354_debouncer_3/ClkPort_IBUF_BUFG
    SLICE_X79Y119        FDRE                                         r  ee354_debouncer_3/debounce_count_reg[8]/C
                         clock pessimism              0.259    15.254    
                         clock uncertainty           -0.035    15.219    
    SLICE_X79Y119        FDRE (Setup_fdre_C_R)       -0.660    14.559    ee354_debouncer_3/debounce_count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                          -8.054    
  -------------------------------------------------------------------
                         slack                                  6.504    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 ee354_debouncer_3/MCEN_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_3/MCEN_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.688%)  route 0.120ns (39.312%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.578     1.497    ee354_debouncer_3/ClkPort_IBUF_BUFG
    SLICE_X75Y124        FDRE                                         r  ee354_debouncer_3/MCEN_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y124        FDRE (Prop_fdre_C_Q)         0.141     1.638 r  ee354_debouncer_3/MCEN_count_reg[3]/Q
                         net (fo=2, routed)           0.120     1.759    ee354_debouncer_3/MCEN_count_reg_n_0_[3]
    SLICE_X75Y124        LUT6 (Prop_lut6_I0_O)        0.045     1.804 r  ee354_debouncer_3/MCEN_count[3]_i_3/O
                         net (fo=1, routed)           0.000     1.804    ee354_debouncer_3/MCEN_count[3]_i_3_n_0
    SLICE_X75Y124        FDRE                                         r  ee354_debouncer_3/MCEN_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.848     2.013    ee354_debouncer_3/ClkPort_IBUF_BUFG
    SLICE_X75Y124        FDRE                                         r  ee354_debouncer_3/MCEN_count_reg[3]/C
                         clock pessimism             -0.515     1.497    
    SLICE_X75Y124        FDRE (Hold_fdre_C_D)         0.092     1.589    ee354_debouncer_3/MCEN_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 ee354_debouncer_3/MCEN_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_3/MCEN_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.287%)  route 0.144ns (43.713%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.578     1.497    ee354_debouncer_3/ClkPort_IBUF_BUFG
    SLICE_X75Y124        FDRE                                         r  ee354_debouncer_3/MCEN_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y124        FDRE (Prop_fdre_C_Q)         0.141     1.638 f  ee354_debouncer_3/MCEN_count_reg[0]/Q
                         net (fo=5, routed)           0.144     1.783    ee354_debouncer_3/MCEN_count_reg_n_0_[0]
    SLICE_X75Y124        LUT3 (Prop_lut3_I0_O)        0.045     1.828 r  ee354_debouncer_3/MCEN_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.828    ee354_debouncer_3/MCEN_count[0]_i_1_n_0
    SLICE_X75Y124        FDRE                                         r  ee354_debouncer_3/MCEN_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.848     2.013    ee354_debouncer_3/ClkPort_IBUF_BUFG
    SLICE_X75Y124        FDRE                                         r  ee354_debouncer_3/MCEN_count_reg[0]/C
                         clock pessimism             -0.515     1.497    
    SLICE_X75Y124        FDRE (Hold_fdre_C_D)         0.092     1.589    ee354_debouncer_3/MCEN_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 ee354_debouncer_4/MCEN_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_4/MCEN_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.169%)  route 0.145ns (43.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.590     1.509    ee354_debouncer_4/ClkPort_IBUF_BUFG
    SLICE_X82Y128        FDRE                                         r  ee354_debouncer_4/MCEN_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y128        FDRE (Prop_fdre_C_Q)         0.141     1.650 r  ee354_debouncer_4/MCEN_count_reg[1]/Q
                         net (fo=4, routed)           0.145     1.796    ee354_debouncer_4/MCEN_count_reg_n_0_[1]
    SLICE_X82Y128        LUT6 (Prop_lut6_I3_O)        0.045     1.841 r  ee354_debouncer_4/MCEN_count[3]_i_3__0/O
                         net (fo=1, routed)           0.000     1.841    ee354_debouncer_4/MCEN_count[3]_i_3__0_n_0
    SLICE_X82Y128        FDRE                                         r  ee354_debouncer_4/MCEN_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.860     2.025    ee354_debouncer_4/ClkPort_IBUF_BUFG
    SLICE_X82Y128        FDRE                                         r  ee354_debouncer_4/MCEN_count_reg[3]/C
                         clock pessimism             -0.515     1.509    
    SLICE_X82Y128        FDRE (Hold_fdre_C_D)         0.092     1.601    ee354_debouncer_4/MCEN_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 ee354_debouncer_3/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/direction_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.209ns (52.601%)  route 0.188ns (47.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.579     1.498    ee354_debouncer_3/ClkPort_IBUF_BUFG
    SLICE_X76Y123        FDCE                                         r  ee354_debouncer_3/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y123        FDCE (Prop_fdce_C_Q)         0.164     1.662 r  ee354_debouncer_3/FSM_sequential_state_reg[0]/Q
                         net (fo=13, routed)          0.188     1.851    ee354_debouncer_3/state__0[0]
    SLICE_X76Y125        LUT6 (Prop_lut6_I1_O)        0.045     1.896 r  ee354_debouncer_3/direction[0]_i_1/O
                         net (fo=1, routed)           0.000     1.896    sc/direction_reg[0]_0
    SLICE_X76Y125        FDCE                                         r  sc/direction_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.848     2.013    sc/ClkPort_IBUF_BUFG
    SLICE_X76Y125        FDCE                                         r  sc/direction_reg[0]/C
                         clock pessimism             -0.479     1.533    
    SLICE_X76Y125        FDCE (Hold_fdce_C_D)         0.121     1.654    sc/direction_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 ee354_debouncer_3/MCEN_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_3/MCEN_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.578     1.497    ee354_debouncer_3/ClkPort_IBUF_BUFG
    SLICE_X75Y124        FDRE                                         r  ee354_debouncer_3/MCEN_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y124        FDRE (Prop_fdre_C_Q)         0.141     1.638 r  ee354_debouncer_3/MCEN_count_reg[1]/Q
                         net (fo=4, routed)           0.167     1.805    ee354_debouncer_3/MCEN_count_reg_n_0_[1]
    SLICE_X75Y124        LUT5 (Prop_lut5_I1_O)        0.042     1.847 r  ee354_debouncer_3/MCEN_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.847    ee354_debouncer_3/MCEN_count[2]_i_1_n_0
    SLICE_X75Y124        FDRE                                         r  ee354_debouncer_3/MCEN_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.848     2.013    ee354_debouncer_3/ClkPort_IBUF_BUFG
    SLICE_X75Y124        FDRE                                         r  ee354_debouncer_3/MCEN_count_reg[2]/C
                         clock pessimism             -0.515     1.497    
    SLICE_X75Y124        FDRE (Hold_fdre_C_D)         0.107     1.604    ee354_debouncer_3/MCEN_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 ee354_debouncer_3/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/direction_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.338%)  route 0.190ns (47.662%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.579     1.498    ee354_debouncer_3/ClkPort_IBUF_BUFG
    SLICE_X76Y123        FDCE                                         r  ee354_debouncer_3/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y123        FDCE (Prop_fdce_C_Q)         0.164     1.662 f  ee354_debouncer_3/FSM_sequential_state_reg[0]/Q
                         net (fo=13, routed)          0.190     1.853    ee354_debouncer_3/state__0[0]
    SLICE_X76Y125        LUT6 (Prop_lut6_I3_O)        0.045     1.898 r  ee354_debouncer_3/direction[1]_i_1/O
                         net (fo=1, routed)           0.000     1.898    sc/direction_reg[1]_0
    SLICE_X76Y125        FDCE                                         r  sc/direction_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.848     2.013    sc/ClkPort_IBUF_BUFG
    SLICE_X76Y125        FDCE                                         r  sc/direction_reg[1]/C
                         clock pessimism             -0.479     1.533    
    SLICE_X76Y125        FDCE (Hold_fdce_C_D)         0.120     1.653    sc/direction_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ee354_debouncer_3/debounce_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_3/debounce_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.585     1.504    ee354_debouncer_3/ClkPort_IBUF_BUFG
    SLICE_X79Y120        FDRE                                         r  ee354_debouncer_3/debounce_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y120        FDRE (Prop_fdre_C_Q)         0.141     1.645 r  ee354_debouncer_3/debounce_count_reg[12]/Q
                         net (fo=1, routed)           0.108     1.754    ee354_debouncer_3/debounce_count_reg_n_0_[12]
    SLICE_X79Y120        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.862 r  ee354_debouncer_3/debounce_count0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.862    ee354_debouncer_3/in5[12]
    SLICE_X79Y120        FDRE                                         r  ee354_debouncer_3/debounce_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.855     2.020    ee354_debouncer_3/ClkPort_IBUF_BUFG
    SLICE_X79Y120        FDRE                                         r  ee354_debouncer_3/debounce_count_reg[12]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X79Y120        FDRE (Hold_fdre_C_D)         0.105     1.609    ee354_debouncer_3/debounce_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ee354_debouncer_3/debounce_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_3/debounce_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.584     1.503    ee354_debouncer_3/ClkPort_IBUF_BUFG
    SLICE_X79Y121        FDRE                                         r  ee354_debouncer_3/debounce_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y121        FDRE (Prop_fdre_C_Q)         0.141     1.644 r  ee354_debouncer_3/debounce_count_reg[16]/Q
                         net (fo=1, routed)           0.108     1.753    ee354_debouncer_3/debounce_count_reg_n_0_[16]
    SLICE_X79Y121        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.861 r  ee354_debouncer_3/debounce_count0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.861    ee354_debouncer_3/in5[16]
    SLICE_X79Y121        FDRE                                         r  ee354_debouncer_3/debounce_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.854     2.019    ee354_debouncer_3/ClkPort_IBUF_BUFG
    SLICE_X79Y121        FDRE                                         r  ee354_debouncer_3/debounce_count_reg[16]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X79Y121        FDRE (Hold_fdre_C_D)         0.105     1.608    ee354_debouncer_3/debounce_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ee354_debouncer_3/debounce_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_3/debounce_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.587     1.506    ee354_debouncer_3/ClkPort_IBUF_BUFG
    SLICE_X79Y118        FDRE                                         r  ee354_debouncer_3/debounce_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y118        FDRE (Prop_fdre_C_Q)         0.141     1.647 r  ee354_debouncer_3/debounce_count_reg[4]/Q
                         net (fo=1, routed)           0.108     1.756    ee354_debouncer_3/debounce_count_reg_n_0_[4]
    SLICE_X79Y118        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.864 r  ee354_debouncer_3/debounce_count0_carry/O[3]
                         net (fo=1, routed)           0.000     1.864    ee354_debouncer_3/in5[4]
    SLICE_X79Y118        FDRE                                         r  ee354_debouncer_3/debounce_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.857     2.022    ee354_debouncer_3/ClkPort_IBUF_BUFG
    SLICE_X79Y118        FDRE                                         r  ee354_debouncer_3/debounce_count_reg[4]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X79Y118        FDRE (Hold_fdre_C_D)         0.105     1.611    ee354_debouncer_3/debounce_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ee354_debouncer_4/debounce_count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_4/debounce_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.579     1.498    ee354_debouncer_4/ClkPort_IBUF_BUFG
    SLICE_X77Y126        FDRE                                         r  ee354_debouncer_4/debounce_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y126        FDRE (Prop_fdre_C_Q)         0.141     1.639 r  ee354_debouncer_4/debounce_count_reg[20]/Q
                         net (fo=1, routed)           0.108     1.748    ee354_debouncer_4/debounce_count_reg_n_0_[20]
    SLICE_X77Y126        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.856 r  ee354_debouncer_4/debounce_count0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.856    ee354_debouncer_4/in5[20]
    SLICE_X77Y126        FDRE                                         r  ee354_debouncer_4/debounce_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.849     2.014    ee354_debouncer_4/ClkPort_IBUF_BUFG
    SLICE_X77Y126        FDRE                                         r  ee354_debouncer_4/debounce_count_reg[20]/C
                         clock pessimism             -0.515     1.498    
    SLICE_X77Y126        FDRE (Hold_fdre_C_D)         0.105     1.603    ee354_debouncer_4/debounce_count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkPort
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClkPort }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  ClkPort_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y120   DIV_CLK_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y122   DIV_CLK_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y122   DIV_CLK_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y123   DIV_CLK_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y121   DIV_CLK_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y121   DIV_CLK_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y121   DIV_CLK_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y122   DIV_CLK_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y122   DIV_CLK_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y121   DIV_CLK_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y121   DIV_CLK_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y121   DIV_CLK_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X76Y122   ee354_debouncer_4/debounce_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y122   ee354_debouncer_4/debounce_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y127   ee354_debouncer_4/debounce_count_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y127   ee354_debouncer_4/debounce_count_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y127   ee354_debouncer_4/debounce_count_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y127   ee354_debouncer_4/debounce_count_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y121   DIV_CLK_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y119   ee354_debouncer_3/debounce_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y120   ee354_debouncer_3/debounce_count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y120   ee354_debouncer_3/debounce_count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y120   ee354_debouncer_3/debounce_count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y118   ee354_debouncer_3/debounce_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y118   ee354_debouncer_3/debounce_count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y121   sc/DIV_CLK_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y121   sc/DIV_CLK_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y121   sc/DIV_CLK_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y121   sc/DIV_CLK_reg[15]/C



