-- Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus II License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition"

-- DATE "04/17/2016 14:10:14"

-- 
-- Device: Altera 5CSEMA5F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	file_reg_de1soc_test IS
    PORT (
	CLOCK_50 : IN std_logic;
	SW : IN std_logic_vector(9 DOWNTO 0);
	KEY : IN std_logic_vector(3 DOWNTO 0);
	LEDR : OUT std_logic_vector(9 DOWNTO 0);
	HEX5 : OUT std_logic_vector(6 DOWNTO 0);
	HEX4 : OUT std_logic_vector(6 DOWNTO 0);
	HEX3 : OUT std_logic_vector(6 DOWNTO 0);
	HEX2 : OUT std_logic_vector(6 DOWNTO 0);
	HEX1 : OUT std_logic_vector(6 DOWNTO 0);
	HEX0 : OUT std_logic_vector(6 DOWNTO 0)
	);
END file_reg_de1soc_test;

-- Design Ports Information
-- SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF file_reg_de1soc_test IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_SW : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_LEDR : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_HEX5 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \SW[9]~input_o\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \CLOCK_50~inputCLKENA0_outclk\ : std_logic;
SIGNAL \clock_divider|div_clks[0]~0_combout\ : std_logic;
SIGNAL \clock_divider|Add0~1_sumout\ : std_logic;
SIGNAL \clock_divider|Add0~2\ : std_logic;
SIGNAL \clock_divider|Add0~89_sumout\ : std_logic;
SIGNAL \clock_divider|Add0~90\ : std_logic;
SIGNAL \clock_divider|Add0~85_sumout\ : std_logic;
SIGNAL \clock_divider|Add0~86\ : std_logic;
SIGNAL \clock_divider|Add0~81_sumout\ : std_logic;
SIGNAL \clock_divider|Add0~82\ : std_logic;
SIGNAL \clock_divider|Add0~77_sumout\ : std_logic;
SIGNAL \clock_divider|Add0~78\ : std_logic;
SIGNAL \clock_divider|Add0~73_sumout\ : std_logic;
SIGNAL \clock_divider|Add0~74\ : std_logic;
SIGNAL \clock_divider|Add0~69_sumout\ : std_logic;
SIGNAL \clock_divider|Add0~70\ : std_logic;
SIGNAL \clock_divider|Add0~65_sumout\ : std_logic;
SIGNAL \clock_divider|Add0~66\ : std_logic;
SIGNAL \clock_divider|Add0~61_sumout\ : std_logic;
SIGNAL \clock_divider|Add0~62\ : std_logic;
SIGNAL \clock_divider|Add0~57_sumout\ : std_logic;
SIGNAL \clock_divider|Add0~58\ : std_logic;
SIGNAL \clock_divider|Add0~53_sumout\ : std_logic;
SIGNAL \clock_divider|Add0~54\ : std_logic;
SIGNAL \clock_divider|Add0~49_sumout\ : std_logic;
SIGNAL \clock_divider|Add0~50\ : std_logic;
SIGNAL \clock_divider|Add0~45_sumout\ : std_logic;
SIGNAL \clock_divider|Add0~46\ : std_logic;
SIGNAL \clock_divider|Add0~41_sumout\ : std_logic;
SIGNAL \clock_divider|Add0~42\ : std_logic;
SIGNAL \clock_divider|Add0~37_sumout\ : std_logic;
SIGNAL \clock_divider|Add0~38\ : std_logic;
SIGNAL \clock_divider|Add0~33_sumout\ : std_logic;
SIGNAL \clock_divider|Add0~34\ : std_logic;
SIGNAL \clock_divider|Add0~29_sumout\ : std_logic;
SIGNAL \clock_divider|Add0~30\ : std_logic;
SIGNAL \clock_divider|Add0~25_sumout\ : std_logic;
SIGNAL \clock_divider|Add0~26\ : std_logic;
SIGNAL \clock_divider|Add0~21_sumout\ : std_logic;
SIGNAL \clock_divider|Add0~22\ : std_logic;
SIGNAL \clock_divider|Add0~17_sumout\ : std_logic;
SIGNAL \clock_divider|Add0~18\ : std_logic;
SIGNAL \clock_divider|Add0~13_sumout\ : std_logic;
SIGNAL \clock_divider|Add0~14\ : std_logic;
SIGNAL \clock_divider|Add0~9_sumout\ : std_logic;
SIGNAL \clock_divider|Add0~10\ : std_logic;
SIGNAL \clock_divider|Add0~5_sumout\ : std_logic;
SIGNAL \sys_clk~combout\ : std_logic;
SIGNAL \KEY[3]~input_o\ : std_logic;
SIGNAL \i~2_combout\ : std_logic;
SIGNAL \i[2]~0_combout\ : std_logic;
SIGNAL \Add2~0_combout\ : std_logic;
SIGNAL \Add2~1_combout\ : std_logic;
SIGNAL \Equal0~0_combout\ : std_logic;
SIGNAL \Add2~2_combout\ : std_logic;
SIGNAL \Add2~3_combout\ : std_logic;
SIGNAL \i~1_combout\ : std_logic;
SIGNAL \j~0_combout\ : std_logic;
SIGNAL \rw_state~0_combout\ : std_logic;
SIGNAL \address~0_combout\ : std_logic;
SIGNAL \Add3~0_combout\ : std_logic;
SIGNAL \address~1_combout\ : std_logic;
SIGNAL \Add3~1_combout\ : std_logic;
SIGNAL \address~2_combout\ : std_logic;
SIGNAL \Add3~2_combout\ : std_logic;
SIGNAL \address~3_combout\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \address~4_combout\ : std_logic;
SIGNAL \rw_state[0]~1_combout\ : std_logic;
SIGNAL \rw_state[2]~2_combout\ : std_logic;
SIGNAL \reg_file|read_cond~combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux13~0_combout\ : std_logic;
SIGNAL \reg_file|WRITE[21].write_tri~0_combout\ : std_logic;
SIGNAL \KEY[3]~inputCLKENA0_outclk\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|WRITE[11].mux|and_sel1~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[21].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|WRITE[9].mux|and_sel1~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[21].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|WRITE[10].mux|and_sel1~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[21].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|WRITE[8].mux|and_sel1~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[21].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux43~8_combout\ : std_logic;
SIGNAL \reg_file|READ[21].read_tri~1_combout\ : std_logic;
SIGNAL \Equal0~1_combout\ : std_logic;
SIGNAL \Add1~81_sumout\ : std_logic;
SIGNAL \hex_value~21_combout\ : std_logic;
SIGNAL \hex_value[0]~1_combout\ : std_logic;
SIGNAL \Add1~82\ : std_logic;
SIGNAL \Add1~85_sumout\ : std_logic;
SIGNAL \hex_value~22_combout\ : std_logic;
SIGNAL \Add1~86\ : std_logic;
SIGNAL \Add1~89_sumout\ : std_logic;
SIGNAL \hex_value~23_combout\ : std_logic;
SIGNAL \Add1~90\ : std_logic;
SIGNAL \Add1~93_sumout\ : std_logic;
SIGNAL \hex_value~24_combout\ : std_logic;
SIGNAL \Add1~94\ : std_logic;
SIGNAL \Add1~65_sumout\ : std_logic;
SIGNAL \hex_value~17_combout\ : std_logic;
SIGNAL \Add1~66\ : std_logic;
SIGNAL \Add1~69_sumout\ : std_logic;
SIGNAL \hex_value~18_combout\ : std_logic;
SIGNAL \Add1~70\ : std_logic;
SIGNAL \Add1~73_sumout\ : std_logic;
SIGNAL \hex_value~19_combout\ : std_logic;
SIGNAL \Add1~74\ : std_logic;
SIGNAL \Add1~77_sumout\ : std_logic;
SIGNAL \hex_value~20_combout\ : std_logic;
SIGNAL \Add1~78\ : std_logic;
SIGNAL \Add1~49_sumout\ : std_logic;
SIGNAL \hex_value~13_combout\ : std_logic;
SIGNAL \Add1~50\ : std_logic;
SIGNAL \Add1~53_sumout\ : std_logic;
SIGNAL \hex_value~14_combout\ : std_logic;
SIGNAL \Add1~54\ : std_logic;
SIGNAL \Add1~57_sumout\ : std_logic;
SIGNAL \hex_value~15_combout\ : std_logic;
SIGNAL \Add1~58\ : std_logic;
SIGNAL \Add1~61_sumout\ : std_logic;
SIGNAL \hex_value~16_combout\ : std_logic;
SIGNAL \Add1~62\ : std_logic;
SIGNAL \Add1~33_sumout\ : std_logic;
SIGNAL \hex_value~9_combout\ : std_logic;
SIGNAL \Add1~34\ : std_logic;
SIGNAL \Add1~37_sumout\ : std_logic;
SIGNAL \hex_value~10_combout\ : std_logic;
SIGNAL \Add1~38\ : std_logic;
SIGNAL \Add1~41_sumout\ : std_logic;
SIGNAL \hex_value~11_combout\ : std_logic;
SIGNAL \Add1~42\ : std_logic;
SIGNAL \Add1~45_sumout\ : std_logic;
SIGNAL \hex_value~12_combout\ : std_logic;
SIGNAL \Add1~46\ : std_logic;
SIGNAL \Add1~17_sumout\ : std_logic;
SIGNAL \hex_value~5_combout\ : std_logic;
SIGNAL \Add1~18\ : std_logic;
SIGNAL \Add1~21_sumout\ : std_logic;
SIGNAL \hex_value~6_combout\ : std_logic;
SIGNAL \Add1~22\ : std_logic;
SIGNAL \Add1~25_sumout\ : std_logic;
SIGNAL \hex_value~7_combout\ : std_logic;
SIGNAL \Add1~26\ : std_logic;
SIGNAL \Add1~29_sumout\ : std_logic;
SIGNAL \hex_value~8_combout\ : std_logic;
SIGNAL \Add1~30\ : std_logic;
SIGNAL \Add1~1_sumout\ : std_logic;
SIGNAL \hex_value~0_combout\ : std_logic;
SIGNAL \Add1~2\ : std_logic;
SIGNAL \Add1~5_sumout\ : std_logic;
SIGNAL \hex_value~2_combout\ : std_logic;
SIGNAL \write_data[21]~1_combout\ : std_logic;
SIGNAL \data_bus[21]~3_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[21].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|WRITE[18].mux|and_sel1~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[21].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[21].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|WRITE[22].mux|and_sel1~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[21].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|WRITE[30].mux|and_sel1~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[21].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[21].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|WRITE[26].mux|and_sel1~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[21].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux43~2_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[21].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|WRITE[19].mux|and_sel1~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[21].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[21].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|WRITE[27].mux|and_sel1~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[21].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|WRITE[31].mux|and_sel1~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[21].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|WRITE[23].mux|and_sel1~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[21].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux43~3_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[21].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|WRITE[25].mux|and_sel1~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[21].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|WRITE[21].mux|and_sel1~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[21].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|WRITE[29].mux|and_sel1~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[21].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[21].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|WRITE[17].mux|and_sel1~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[21].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux43~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|WRITE[24].mux|and_sel1~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[21].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[21].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|WRITE[16].mux|and_sel1~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[21].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|WRITE[20].mux|and_sel1~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[21].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|WRITE[28].mux|and_sel1~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[21].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux43~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux43~4_combout\ : std_logic;
SIGNAL \data_bus[20]~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[21].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|WRITE[14].mux|and_sel1~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[21].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|WRITE[13].mux|and_sel1~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[21].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|WRITE[15].mux|and_sel1~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[21].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[21].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|WRITE[12].mux|and_sel1~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[21].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux43~5_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|WRITE[2].mux|and_sel1~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[21].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|WRITE[0].mux|and_sel1~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[21].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|WRITE[3].mux|and_sel1~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[21].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[21].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|WRITE[1].mux|and_sel1~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[21].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux43~7_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[21].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|WRITE[4].mux|and_sel1~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[21].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[21].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|WRITE[5].mux|and_sel1~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[21].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|WRITE[7].mux|and_sel1~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[21].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|WRITE[6].mux|and_sel1~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[21].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux43~6_combout\ : std_logic;
SIGNAL \reg_file|READ[21].read_tri~0_combout\ : std_logic;
SIGNAL \data_bus[21]~4_combout\ : std_logic;
SIGNAL \reg_file|WRITE[20].write_tri~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[20].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[20].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[20].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[20].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[20].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[20].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux41~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[20].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[20].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[20].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[20].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[20].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[20].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux41~2_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[20].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[20].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[20].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[20].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[20].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux41~3_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[20].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[20].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[20].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[20].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[20].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux41~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux41~4_combout\ : std_logic;
SIGNAL \write_data[20]~0_combout\ : std_logic;
SIGNAL \data_bus[20]~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[20].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[20].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[20].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[20].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[20].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[20].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux41~6_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[20].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[20].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[20].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[20].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[20].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux41~7_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[20].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[20].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[20].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[20].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux41~5_combout\ : std_logic;
SIGNAL \reg_file|READ[20].read_tri~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[20].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[20].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[20].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[20].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[20].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux41~8_combout\ : std_logic;
SIGNAL \reg_file|READ[20].read_tri~1_combout\ : std_logic;
SIGNAL \data_bus[20]~2_combout\ : std_logic;
SIGNAL \reg_file|WRITE[22].write_tri~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[22].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[22].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[22].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[22].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[22].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux45~7_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[22].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[22].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[22].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[22].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[22].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[22].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux45~6_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[22].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[22].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[22].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[22].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux45~5_combout\ : std_logic;
SIGNAL \reg_file|READ[22].read_tri~0_combout\ : std_logic;
SIGNAL \Add1~6\ : std_logic;
SIGNAL \Add1~9_sumout\ : std_logic;
SIGNAL \hex_value~3_combout\ : std_logic;
SIGNAL \write_data[22]~2_combout\ : std_logic;
SIGNAL \data_bus[22]~5_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[22].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[22].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[22].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[22].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux45~8_combout\ : std_logic;
SIGNAL \reg_file|READ[22].read_tri~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[22].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[22].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[22].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[22].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[22].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[22].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux45~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[22].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[22].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[22].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[22].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[22].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux45~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[22].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[22].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[22].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[22].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[22].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[22].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux45~3_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[22].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[22].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[22].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[22].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[22].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux45~2_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux45~4_combout\ : std_logic;
SIGNAL \data_bus[22]~6_combout\ : std_logic;
SIGNAL \reg_file|WRITE[23].write_tri~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[23].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[23].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[23].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[23].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[23].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux47~8_combout\ : std_logic;
SIGNAL \reg_file|READ[23].read_tri~1_combout\ : std_logic;
SIGNAL \Add1~10\ : std_logic;
SIGNAL \Add1~13_sumout\ : std_logic;
SIGNAL \hex_value~4_combout\ : std_logic;
SIGNAL \write_data[23]~3_combout\ : std_logic;
SIGNAL \data_bus[23]~7_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[23].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[23].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[23].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[23].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[23].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[23].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[23].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux47~3_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[23].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[23].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[23].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[23].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[23].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[23].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux47~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[23].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[23].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[23].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[23].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[23].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux47~2_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[23].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[23].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[23].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[23].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[23].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[23].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux47~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux47~4_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[23].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[23].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[23].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[23].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[23].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[23].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[23].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux47~7_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[23].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[23].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[23].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[23].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[23].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[23].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux47~5_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[23].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[23].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[23].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[23].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[23].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[23].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux47~6_combout\ : std_logic;
SIGNAL \reg_file|READ[23].read_tri~0_combout\ : std_logic;
SIGNAL \data_bus[23]~8_combout\ : std_logic;
SIGNAL \hex5|WideOr6~0_combout\ : std_logic;
SIGNAL \hex5|WideOr5~0_combout\ : std_logic;
SIGNAL \hex5|WideOr4~0_combout\ : std_logic;
SIGNAL \hex5|WideOr3~0_combout\ : std_logic;
SIGNAL \hex5|WideOr2~0_combout\ : std_logic;
SIGNAL \hex5|WideOr1~0_combout\ : std_logic;
SIGNAL \hex5|WideOr0~0_combout\ : std_logic;
SIGNAL \write_data[17]~5_combout\ : std_logic;
SIGNAL \data_bus[17]~11_combout\ : std_logic;
SIGNAL \reg_file|WRITE[17].write_tri~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[17].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[17].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[17].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[17].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[17].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[17].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux35~7_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[17].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[17].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[17].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[17].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[17].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[17].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux35~5_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[17].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[17].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[17].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[17].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[17].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[17].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux35~6_combout\ : std_logic;
SIGNAL \reg_file|READ[17].read_tri~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[17].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[17].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[17].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[17].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[17].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[17].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux35~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[17].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[17].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[17].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[17].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux35~3_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[17].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[17].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[17].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[17].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux35~2_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[17].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[17].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[17].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[17].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux35~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux35~4_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[17].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[17].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[17].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[17].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux35~8_combout\ : std_logic;
SIGNAL \reg_file|READ[17].read_tri~1_combout\ : std_logic;
SIGNAL \data_bus[17]~12_combout\ : std_logic;
SIGNAL \reg_file|WRITE[18].write_tri~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[18].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[18].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[18].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[18].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[18].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[18].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux37~5_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[18].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[18].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[18].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[18].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[18].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux37~6_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[18].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[18].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[18].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[18].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[18].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux37~7_combout\ : std_logic;
SIGNAL \reg_file|READ[18].read_tri~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[18].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[18].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[18].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[18].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[18].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux37~8_combout\ : std_logic;
SIGNAL \reg_file|READ[18].read_tri~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[18].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[18].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[18].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[18].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux37~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[18].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[18].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[18].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[18].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux37~2_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[18].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[18].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[18].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[18].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[18].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux37~3_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[18].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[18].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[18].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[18].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[18].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux37~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux37~4_combout\ : std_logic;
SIGNAL \write_data[18]~6_combout\ : std_logic;
SIGNAL \data_bus[18]~13_combout\ : std_logic;
SIGNAL \data_bus[18]~14_combout\ : std_logic;
SIGNAL \write_data[16]~4_combout\ : std_logic;
SIGNAL \data_bus[16]~9_combout\ : std_logic;
SIGNAL \reg_file|WRITE[16].write_tri~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[16].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[16].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[16].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[16].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux33~8_combout\ : std_logic;
SIGNAL \reg_file|READ[16].read_tri~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[16].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[16].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[16].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[16].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux33~5_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[16].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[16].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[16].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[16].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[16].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux33~6_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[16].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[16].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[16].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[16].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[16].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux33~7_combout\ : std_logic;
SIGNAL \reg_file|READ[16].read_tri~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[16].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[16].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[16].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[16].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux33~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[16].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[16].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[16].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[16].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux33~2_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[16].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[16].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[16].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[16].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux33~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[16].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[16].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[16].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[16].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[16].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux33~3_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux33~4_combout\ : std_logic;
SIGNAL \data_bus[16]~10_combout\ : std_logic;
SIGNAL \write_data[19]~7_combout\ : std_logic;
SIGNAL \data_bus[19]~15_combout\ : std_logic;
SIGNAL \reg_file|WRITE[19].write_tri~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[19].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[19].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[19].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[19].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux39~8_combout\ : std_logic;
SIGNAL \reg_file|READ[19].read_tri~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[19].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[19].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[19].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[19].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[19].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux39~6_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[19].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[19].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[19].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[19].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[19].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux39~7_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[19].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[19].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[19].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[19].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[19].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[19].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux39~5_combout\ : std_logic;
SIGNAL \reg_file|READ[19].read_tri~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[19].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[19].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[19].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[19].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[19].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux39~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[19].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[19].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[19].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[19].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[19].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[19].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux39~2_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[19].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[19].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[19].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[19].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux39~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[19].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[19].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[19].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[19].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux39~3_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux39~4_combout\ : std_logic;
SIGNAL \data_bus[19]~16_combout\ : std_logic;
SIGNAL \hex4|WideOr6~0_combout\ : std_logic;
SIGNAL \hex4|WideOr5~0_combout\ : std_logic;
SIGNAL \hex4|WideOr4~0_combout\ : std_logic;
SIGNAL \hex4|WideOr3~0_combout\ : std_logic;
SIGNAL \hex4|WideOr2~0_combout\ : std_logic;
SIGNAL \hex4|WideOr1~0_combout\ : std_logic;
SIGNAL \hex4|WideOr0~0_combout\ : std_logic;
SIGNAL \reg_file|WRITE[15].write_tri~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[15].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[15].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[15].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[15].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[15].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux31~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[15].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[15].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[15].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[15].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[15].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[15].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux31~3_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[15].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[15].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[15].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[15].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[15].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux31~2_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[15].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[15].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[15].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[15].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[15].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[15].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux31~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux31~4_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[15].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[15].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[15].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[15].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[15].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux31~6_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[15].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[15].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[15].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[15].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[15].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[15].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux31~5_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[15].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[15].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[15].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[15].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[15].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux31~7_combout\ : std_logic;
SIGNAL \reg_file|READ[15].read_tri~0_combout\ : std_logic;
SIGNAL \data_bus[15]~23_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[15].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[15].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[15].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[15].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[15].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux31~8_combout\ : std_logic;
SIGNAL \reg_file|READ[15].read_tri~1_combout\ : std_logic;
SIGNAL \data_bus[15]~24_combout\ : std_logic;
SIGNAL \data_bus[14]~21_combout\ : std_logic;
SIGNAL \reg_file|WRITE[14].write_tri~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[14].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[14].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[14].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[14].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[14].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux29~6_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[14].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[14].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[14].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[14].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[14].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[14].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux29~5_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[14].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[14].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[14].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[14].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux29~7_combout\ : std_logic;
SIGNAL \reg_file|READ[14].read_tri~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[14].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[14].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[14].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[14].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[14].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux29~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[14].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[14].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[14].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[14].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux29~3_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[14].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[14].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[14].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[14].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux29~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[14].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[14].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[14].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[14].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[14].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[14].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux29~2_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux29~4_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[14].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[14].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[14].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[14].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux29~8_combout\ : std_logic;
SIGNAL \reg_file|READ[14].read_tri~1_combout\ : std_logic;
SIGNAL \data_bus[14]~22_combout\ : std_logic;
SIGNAL \reg_file|WRITE[13].write_tri~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[13].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[13].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[13].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[13].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[13].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux27~5_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[13].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[13].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[13].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[13].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[13].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[13].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux27~6_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[13].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[13].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[13].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[13].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[13].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[13].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux27~7_combout\ : std_logic;
SIGNAL \reg_file|READ[13].read_tri~0_combout\ : std_logic;
SIGNAL \data_bus[13]~19_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[13].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[13].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[13].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[13].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[13].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[13].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux27~8_combout\ : std_logic;
SIGNAL \reg_file|READ[13].read_tri~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[13].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[13].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[13].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[13].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[13].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[13].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux27~3_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[13].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[13].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[13].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[13].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[13].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[13].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[13].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux27~2_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[13].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[13].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[13].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[13].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[13].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[13].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[13].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux27~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[13].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[13].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[13].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[13].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[13].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux27~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux27~4_combout\ : std_logic;
SIGNAL \data_bus[13]~20_combout\ : std_logic;
SIGNAL \reg_file|WRITE[12].write_tri~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[12].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[12].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[12].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[12].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[12].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[12].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux25~8_combout\ : std_logic;
SIGNAL \reg_file|READ[12].read_tri~1_combout\ : std_logic;
SIGNAL \data_bus[12]~17_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[12].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[12].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[12].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[12].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux25~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[12].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[12].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[12].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[12].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[12].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[12].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[12].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux25~3_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[12].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[12].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[12].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[12].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[12].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux25~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[12].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[12].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[12].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[12].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[12].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[12].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[12].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux25~2_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux25~4_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[12].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[12].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[12].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[12].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[12].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[12].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[12].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux25~5_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[12].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[12].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[12].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[12].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[12].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[12].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[12].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux25~6_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[12].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[12].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[12].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[12].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[12].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[12].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux25~7_combout\ : std_logic;
SIGNAL \reg_file|READ[12].read_tri~0_combout\ : std_logic;
SIGNAL \data_bus[12]~18_combout\ : std_logic;
SIGNAL \hex3|WideOr6~0_combout\ : std_logic;
SIGNAL \hex3|WideOr5~0_combout\ : std_logic;
SIGNAL \hex3|WideOr4~0_combout\ : std_logic;
SIGNAL \hex3|WideOr3~0_combout\ : std_logic;
SIGNAL \hex3|WideOr2~0_combout\ : std_logic;
SIGNAL \hex3|WideOr1~0_combout\ : std_logic;
SIGNAL \hex3|WideOr0~0_combout\ : std_logic;
SIGNAL \reg_file|WRITE[9].write_tri~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[9].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[9].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[9].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[9].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux19~5_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[9].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[9].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[9].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[9].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux19~6_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[9].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[9].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[9].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[9].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[9].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[9].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux19~7_combout\ : std_logic;
SIGNAL \reg_file|READ[9].read_tri~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[9].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[9].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[9].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[9].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[9].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux19~2_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[9].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[9].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[9].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[9].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[9].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[9].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[9].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux19~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[9].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[9].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[9].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[9].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[9].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[9].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux19~3_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[9].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[9].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[9].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[9].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[9].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[9].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[9].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux19~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux19~4_combout\ : std_logic;
SIGNAL \data_bus[9]~27_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[9].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[9].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[9].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[9].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[9].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[9].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux19~8_combout\ : std_logic;
SIGNAL \reg_file|READ[9].read_tri~1_combout\ : std_logic;
SIGNAL \data_bus[9]~28_combout\ : std_logic;
SIGNAL \reg_file|WRITE[10].write_tri~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[10].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[10].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[10].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[10].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[10].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux21~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[10].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[10].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[10].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[10].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[10].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[10].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux21~3_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[10].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[10].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[10].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[10].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[10].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux21~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[10].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[10].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[10].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[10].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[10].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux21~2_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux21~4_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[10].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[10].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[10].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[10].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[10].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[10].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux21~7_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[10].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[10].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[10].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[10].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[10].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[10].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[10].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux21~5_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[10].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[10].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[10].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[10].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[10].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[10].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux21~6_combout\ : std_logic;
SIGNAL \reg_file|READ[10].read_tri~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[10].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[10].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[10].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[10].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[10].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux21~8_combout\ : std_logic;
SIGNAL \reg_file|READ[10].read_tri~1_combout\ : std_logic;
SIGNAL \data_bus[10]~29_combout\ : std_logic;
SIGNAL \data_bus[10]~30_combout\ : std_logic;
SIGNAL \reg_file|WRITE[11].write_tri~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[11].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[11].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[11].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[11].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux23~8_combout\ : std_logic;
SIGNAL \reg_file|READ[11].read_tri~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[11].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[11].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[11].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[11].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[11].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[11].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux23~3_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[11].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[11].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[11].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[11].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[11].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux23~2_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[11].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[11].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[11].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[11].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[11].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[11].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux23~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[11].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[11].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[11].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[11].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[11].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[11].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[11].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux23~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux23~4_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[11].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[11].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[11].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[11].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[11].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[11].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux23~5_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[11].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[11].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[11].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[11].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[11].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[11].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[11].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux23~6_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[11].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[11].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[11].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[11].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[11].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[11].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux23~7_combout\ : std_logic;
SIGNAL \reg_file|READ[11].read_tri~0_combout\ : std_logic;
SIGNAL \data_bus[11]~31_combout\ : std_logic;
SIGNAL \data_bus[11]~32_combout\ : std_logic;
SIGNAL \reg_file|WRITE[8].write_tri~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[8].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[8].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[8].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[8].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[8].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux17~8_combout\ : std_logic;
SIGNAL \reg_file|READ[8].read_tri~1_combout\ : std_logic;
SIGNAL \data_bus[8]~25_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[8].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[8].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[8].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[8].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[8].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[8].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux17~5_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[8].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[8].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[8].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[8].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[8].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[8].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux17~6_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[8].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[8].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[8].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[8].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[8].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux17~7_combout\ : std_logic;
SIGNAL \reg_file|READ[8].read_tri~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[8].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[8].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[8].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[8].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux17~3_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[8].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[8].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[8].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[8].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[8].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[8].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[8].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux17~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[8].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[8].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[8].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[8].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[8].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux17~2_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[8].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[8].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[8].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[8].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[8].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[8].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux17~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux17~4_combout\ : std_logic;
SIGNAL \data_bus[8]~26_combout\ : std_logic;
SIGNAL \hex2|WideOr6~0_combout\ : std_logic;
SIGNAL \hex2|WideOr5~0_combout\ : std_logic;
SIGNAL \hex2|WideOr4~0_combout\ : std_logic;
SIGNAL \hex2|WideOr3~0_combout\ : std_logic;
SIGNAL \hex2|WideOr2~0_combout\ : std_logic;
SIGNAL \hex2|WideOr1~0_combout\ : std_logic;
SIGNAL \hex2|WideOr0~0_combout\ : std_logic;
SIGNAL \reg_file|WRITE[7].write_tri~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[7].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[7].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[7].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[7].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[7].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux15~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[7].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[7].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[7].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[7].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[7].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[7].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[7].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux15~2_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[7].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[7].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[7].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[7].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux15~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[7].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[7].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[7].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[7].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux15~3_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux15~4_combout\ : std_logic;
SIGNAL \data_bus[7]~39_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[7].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[7].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[7].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[7].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[7].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[7].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[7].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux15~6_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[7].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[7].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[7].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[7].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[7].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[7].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[7].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux15~7_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[7].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[7].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[7].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[7].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux15~5_combout\ : std_logic;
SIGNAL \reg_file|READ[7].read_tri~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[7].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[7].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[7].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[7].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[7].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux15~8_combout\ : std_logic;
SIGNAL \reg_file|READ[7].read_tri~1_combout\ : std_logic;
SIGNAL \data_bus[7]~40_combout\ : std_logic;
SIGNAL \reg_file|WRITE[6].write_tri~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[6].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[6].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[6].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[6].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[6].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[6].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux13~2_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[6].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[6].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[6].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[6].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[6].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[6].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[6].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux13~3_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[6].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[6].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[6].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[6].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[6].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux13~4_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[6].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[6].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[6].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[6].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[6].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[6].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[6].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux13~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux13~5_combout\ : std_logic;
SIGNAL \data_bus[6]~37_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[6].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[6].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[6].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[6].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[6].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux13~9_combout\ : std_logic;
SIGNAL \reg_file|READ[6].read_tri~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[6].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[6].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[6].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[6].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[6].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux13~8_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[6].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[6].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[6].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[6].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[6].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux13~7_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[6].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[6].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[6].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[6].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[6].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux13~6_combout\ : std_logic;
SIGNAL \reg_file|READ[6].read_tri~0_combout\ : std_logic;
SIGNAL \data_bus[6]~38_combout\ : std_logic;
SIGNAL \reg_file|WRITE[5].write_tri~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[5].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[5].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[5].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[5].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[5].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[5].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux11~2_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[5].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[5].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[5].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[5].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[5].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[5].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux11~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[5].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[5].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[5].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[5].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[5].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux11~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[5].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[5].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[5].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[5].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[5].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux11~3_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux11~4_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[5].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[5].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[5].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[5].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[5].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[5].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux11~8_combout\ : std_logic;
SIGNAL \reg_file|READ[5].read_tri~1_combout\ : std_logic;
SIGNAL \data_bus[5]~35_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[5].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[5].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[5].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[5].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux11~6_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[5].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[5].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[5].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[5].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[5].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux11~7_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[5].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[5].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[5].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[5].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[5].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux11~5_combout\ : std_logic;
SIGNAL \reg_file|READ[5].read_tri~0_combout\ : std_logic;
SIGNAL \data_bus[5]~36_combout\ : std_logic;
SIGNAL \data_bus[4]~33_combout\ : std_logic;
SIGNAL \reg_file|WRITE[4].write_tri~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[4].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[4].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[4].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[4].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux9~8_combout\ : std_logic;
SIGNAL \reg_file|READ[4].read_tri~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[4].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[4].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[4].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[4].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[4].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux9~3_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[4].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[4].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[4].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[4].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[4].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux9~2_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[4].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[4].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[4].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[4].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[4].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[4].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux9~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[4].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[4].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[4].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[4].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[4].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux9~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux9~4_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[4].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[4].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[4].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[4].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[4].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[4].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux9~7_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[4].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[4].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[4].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[4].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[4].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[4].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux9~5_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[4].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[4].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[4].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[4].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[4].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[4].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux9~6_combout\ : std_logic;
SIGNAL \reg_file|READ[4].read_tri~0_combout\ : std_logic;
SIGNAL \data_bus[4]~34_combout\ : std_logic;
SIGNAL \hex1|WideOr6~0_combout\ : std_logic;
SIGNAL \hex1|WideOr5~0_combout\ : std_logic;
SIGNAL \hex1|WideOr4~0_combout\ : std_logic;
SIGNAL \hex1|WideOr3~0_combout\ : std_logic;
SIGNAL \hex1|WideOr2~0_combout\ : std_logic;
SIGNAL \hex1|WideOr1~0_combout\ : std_logic;
SIGNAL \hex1|WideOr0~0_combout\ : std_logic;
SIGNAL \write_data[3]~11_combout\ : std_logic;
SIGNAL \data_bus[3]~47_combout\ : std_logic;
SIGNAL \reg_file|WRITE[3].write_tri~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[3].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[3].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[3].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[3].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[3].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux7~5_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[3].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[3].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[3].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[3].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[3].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux7~6_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[3].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[3].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[3].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[3].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[3].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux7~7_combout\ : std_logic;
SIGNAL \reg_file|READ[3].read_tri~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[3].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[3].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[3].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[3].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[3].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[3].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux7~8_combout\ : std_logic;
SIGNAL \reg_file|READ[3].read_tri~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[3].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[3].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[3].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[3].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[3].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[3].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux7~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[3].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[3].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[3].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[3].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux7~2_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[3].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[3].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[3].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[3].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[3].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux7~3_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[3].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[3].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[3].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[3].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[3].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[3].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux7~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux7~4_combout\ : std_logic;
SIGNAL \data_bus[3]~48_combout\ : std_logic;
SIGNAL \reg_file|WRITE[1].write_tri~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[1].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[1].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[1].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[1].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[1].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux3~3_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[1].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[1].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[1].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[1].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux3~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[1].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[1].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[1].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[1].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[1].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[1].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux3~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[1].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[1].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[1].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[1].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux3~2_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux3~4_combout\ : std_logic;
SIGNAL \write_data[1]~9_combout\ : std_logic;
SIGNAL \data_bus[1]~43_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[1].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[1].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[1].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[1].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux3~7_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[1].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[1].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[1].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[1].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[1].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux3~5_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[1].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[1].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[1].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[1].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux3~6_combout\ : std_logic;
SIGNAL \reg_file|READ[1].read_tri~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[1].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[1].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[1].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[1].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux3~8_combout\ : std_logic;
SIGNAL \reg_file|READ[1].read_tri~1_combout\ : std_logic;
SIGNAL \data_bus[1]~44_combout\ : std_logic;
SIGNAL \reg_file|WRITE[2].write_tri~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[2].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[2].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[2].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[2].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[2].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[2].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux5~3_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[2].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[2].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[2].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[2].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[2].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[2].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux5~2_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[2].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[2].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[2].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[2].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[2].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux5~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[2].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[2].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[2].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[2].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[2].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[2].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[2].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux5~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux5~4_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[2].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[2].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[2].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[2].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[2].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[2].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux5~7_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[2].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[2].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[2].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[2].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[2].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux5~6_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[2].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[2].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[2].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[2].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[2].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[2].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux5~5_combout\ : std_logic;
SIGNAL \reg_file|READ[2].read_tri~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[2].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[2].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[2].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[2].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux5~8_combout\ : std_logic;
SIGNAL \reg_file|READ[2].read_tri~1_combout\ : std_logic;
SIGNAL \write_data[2]~10_combout\ : std_logic;
SIGNAL \data_bus[2]~45_combout\ : std_logic;
SIGNAL \data_bus[2]~46_combout\ : std_logic;
SIGNAL \reg_file|WRITE[0].write_tri~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[0].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[0].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[0].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[0].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[0].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux1~8_combout\ : std_logic;
SIGNAL \reg_file|READ[0].read_tri~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[0].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[0].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[0].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[0].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[0].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[0].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux1~7_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[0].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[0].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[0].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[0].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux1~5_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[0].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[0].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[0].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[0].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux1~6_combout\ : std_logic;
SIGNAL \reg_file|READ[0].read_tri~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[0].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[0].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[0].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[0].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux1~2_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[0].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[0].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[0].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[0].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[0].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux1~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[0].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[0].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[0].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[0].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux1~3_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[0].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[0].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[0].FF|q~feeder_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[0].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[0].FF|q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux1~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|Mux1~4_combout\ : std_logic;
SIGNAL \write_data[0]~8_combout\ : std_logic;
SIGNAL \data_bus[0]~41_combout\ : std_logic;
SIGNAL \data_bus[0]~42_combout\ : std_logic;
SIGNAL \hex0|WideOr6~0_combout\ : std_logic;
SIGNAL \hex0|WideOr5~0_combout\ : std_logic;
SIGNAL \hex0|WideOr4~0_combout\ : std_logic;
SIGNAL \hex0|WideOr3~0_combout\ : std_logic;
SIGNAL \hex0|WideOr2~0_combout\ : std_logic;
SIGNAL \hex0|WideOr1~0_combout\ : std_logic;
SIGNAL \hex0|WideOr0~0_combout\ : std_logic;
SIGNAL write_data : std_logic_vector(31 DOWNTO 0);
SIGNAL rw_state : std_logic_vector(2 DOWNTO 0);
SIGNAL j : std_logic_vector(3 DOWNTO 0);
SIGNAL i : std_logic_vector(5 DOWNTO 0);
SIGNAL hex_value : std_logic_vector(31 DOWNTO 0);
SIGNAL address : std_logic_vector(4 DOWNTO 0);
SIGNAL \clock_divider|div_clks\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ALT_INV_SW[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_KEY[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_KEY[3]~input_o\ : std_logic;
SIGNAL \clock_divider|ALT_INV_div_clks\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \ALT_INV_i~1_combout\ : std_logic;
SIGNAL ALT_INV_hex_value : std_logic_vector(23 DOWNTO 0);
SIGNAL \reg_file|ALT_INV_WRITE[3].write_tri~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_WRITE[2].write_tri~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_WRITE[1].write_tri~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_WRITE[0].write_tri~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_WRITE[7].write_tri~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_WRITE[6].write_tri~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_WRITE[5].write_tri~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_WRITE[4].write_tri~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_WRITE[11].write_tri~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_WRITE[10].write_tri~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_WRITE[9].write_tri~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_WRITE[8].write_tri~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_WRITE[15].write_tri~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_WRITE[14].write_tri~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_WRITE[13].write_tri~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_WRITE[12].write_tri~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_WRITE[19].write_tri~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_WRITE[18].write_tri~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_WRITE[17].write_tri~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_WRITE[16].write_tri~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_WRITE[23].write_tri~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_WRITE[22].write_tri~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_WRITE[21].write_tri~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_WRITE[20].write_tri~0_combout\ : std_logic;
SIGNAL \ALT_INV_i[2]~0_combout\ : std_logic;
SIGNAL \ALT_INV_rw_state~0_combout\ : std_logic;
SIGNAL ALT_INV_i : std_logic_vector(5 DOWNTO 0);
SIGNAL ALT_INV_j : std_logic_vector(3 DOWNTO 0);
SIGNAL \hex0|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \ALT_INV_data_bus[3]~48_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_READ[3].read_tri~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux7~8_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[3].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[3].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[3].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[3].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \ALT_INV_data_bus[3]~47_combout\ : std_logic;
SIGNAL ALT_INV_write_data : std_logic_vector(23 DOWNTO 0);
SIGNAL \reg_file|ALT_INV_READ[3].read_tri~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux7~7_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[3].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[3].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[3].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[3].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux7~6_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[3].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[3].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[3].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[3].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux7~5_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[3].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[3].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[3].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[3].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux7~4_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux7~3_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[3].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[3].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[3].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[3].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux7~2_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[3].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[3].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[3].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[3].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux7~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[3].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[3].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[3].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[3].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[3].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[3].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[3].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[3].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \ALT_INV_data_bus[2]~46_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_READ[2].read_tri~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux5~8_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[2].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[2].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[2].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[2].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \ALT_INV_data_bus[2]~45_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_READ[2].read_tri~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux5~7_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[2].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[2].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[2].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[2].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux5~6_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[2].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[2].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[2].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[2].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux5~5_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[2].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[2].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[2].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[2].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux5~4_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux5~3_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[2].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[2].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[2].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[2].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux5~2_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[2].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[2].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[2].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[2].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux5~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[2].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[2].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[2].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[2].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[2].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[2].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[2].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[2].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \ALT_INV_data_bus[1]~44_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_READ[1].read_tri~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux3~8_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[1].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[1].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[1].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[1].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \ALT_INV_data_bus[1]~43_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_READ[1].read_tri~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux3~7_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[1].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[1].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[1].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[1].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux3~6_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[1].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[1].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[1].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[1].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux3~5_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[1].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[1].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[1].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[1].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux3~4_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux3~3_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[1].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[1].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[1].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[1].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux3~2_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[1].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[1].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[1].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[1].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux3~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[1].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[1].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[1].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[1].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[1].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[1].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[1].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[1].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \ALT_INV_data_bus[0]~42_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_READ[0].read_tri~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux1~8_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[0].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[0].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[0].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[0].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \ALT_INV_data_bus[0]~41_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_READ[0].read_tri~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux1~7_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[0].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[0].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[0].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[0].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux1~6_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[0].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[0].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[0].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[0].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux1~5_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[0].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[0].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[0].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[0].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux1~4_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux1~3_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[0].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[0].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[0].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[0].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux1~2_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[0].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[0].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[0].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[0].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[0].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[0].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[0].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[0].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[0].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[0].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[0].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[0].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \hex1|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \ALT_INV_data_bus[7]~40_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_READ[7].read_tri~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux15~8_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[7].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[7].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[7].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[7].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \ALT_INV_data_bus[7]~39_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_READ[7].read_tri~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux15~7_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[7].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[7].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[7].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[7].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux15~6_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[7].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[7].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[7].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[7].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux15~5_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[7].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[7].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[7].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[7].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux15~4_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux15~3_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[7].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[7].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[7].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[7].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux15~2_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[7].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[7].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[7].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[7].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux15~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[7].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[7].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[7].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[7].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[7].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[7].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[7].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[7].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \ALT_INV_data_bus[6]~38_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_READ[6].read_tri~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux13~9_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[6].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[6].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[6].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[6].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \ALT_INV_data_bus[6]~37_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_READ[6].read_tri~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux13~8_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[6].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[6].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[6].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[6].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux13~7_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[6].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[6].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[6].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[6].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux13~6_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[6].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[6].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[6].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[6].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux13~5_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux13~4_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[6].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[6].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[6].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[6].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux13~3_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[6].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[6].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[6].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[6].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux13~2_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[6].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[6].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[6].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[6].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux13~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[6].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[6].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[6].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[6].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \ALT_INV_data_bus[5]~36_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_READ[5].read_tri~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux11~8_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[5].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[5].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[5].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[5].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \ALT_INV_data_bus[5]~35_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_READ[5].read_tri~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux11~7_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[5].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[5].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[5].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[5].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux11~6_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[5].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[5].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[5].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[5].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux11~5_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[5].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[5].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[5].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[5].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux11~4_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux11~3_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[5].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[5].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[5].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[5].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux11~2_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[5].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[5].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[5].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[5].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux11~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[5].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[5].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[5].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[5].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[5].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[5].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[5].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[5].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \ALT_INV_data_bus[4]~34_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_READ[4].read_tri~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux9~8_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[4].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[4].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[4].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[4].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \ALT_INV_data_bus[4]~33_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_READ[4].read_tri~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux9~7_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[4].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[4].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[4].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[4].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux9~6_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[4].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[4].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[4].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[4].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux9~5_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[4].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[4].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[4].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[4].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux9~4_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux9~3_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[4].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[4].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[4].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[4].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux9~2_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[4].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[4].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[4].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[4].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux9~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[4].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[4].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[4].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[4].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[4].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[4].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[4].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[4].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \hex2|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \ALT_INV_data_bus[11]~32_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_READ[11].read_tri~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux23~8_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[11].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[11].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[11].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[11].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \ALT_INV_data_bus[11]~31_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_READ[11].read_tri~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux23~7_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[11].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[11].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[11].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[11].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux23~6_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[11].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[11].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[11].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[11].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux23~5_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[11].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[11].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[11].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[11].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux23~4_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux23~3_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[11].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[11].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[11].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[11].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux23~2_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[11].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[11].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[11].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[11].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux23~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[11].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[11].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[11].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[11].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux23~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[11].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[11].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[11].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[11].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \ALT_INV_data_bus[10]~30_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_READ[10].read_tri~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux21~8_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[10].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[10].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[10].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[10].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \ALT_INV_data_bus[10]~29_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_READ[10].read_tri~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux21~7_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[10].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[10].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[10].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[10].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux21~6_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[10].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[10].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[10].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[10].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux21~5_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[10].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[10].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[10].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[10].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux21~4_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux21~3_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[10].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[10].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[10].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[10].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux21~2_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[10].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[10].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[10].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[10].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux21~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[10].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[10].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[10].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[10].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux21~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[10].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[10].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[10].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[10].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \ALT_INV_data_bus[9]~28_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_READ[9].read_tri~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux19~8_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[9].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[9].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[9].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[9].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \ALT_INV_data_bus[9]~27_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_READ[9].read_tri~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux19~7_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[9].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[9].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[9].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[9].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux19~6_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[9].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[9].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[9].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[9].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux19~5_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[9].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[9].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[9].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[9].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux19~4_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux19~3_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[9].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[9].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[9].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[9].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux19~2_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[9].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[9].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[9].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[9].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux19~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[9].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[9].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[9].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[9].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux19~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[9].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[9].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[9].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[9].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \ALT_INV_data_bus[8]~26_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_READ[8].read_tri~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux17~8_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[8].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[8].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[8].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[8].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \ALT_INV_data_bus[8]~25_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_READ[8].read_tri~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux17~7_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[8].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[8].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[8].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[8].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux17~6_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[8].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[8].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[8].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[8].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux17~5_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[8].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[8].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[8].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[8].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux17~4_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux17~3_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[8].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[8].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[8].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[8].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux17~2_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[8].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[8].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[8].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[8].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux17~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[8].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[8].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[8].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[8].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux17~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[8].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[8].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[8].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[8].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \hex3|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \ALT_INV_data_bus[15]~24_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_READ[15].read_tri~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux31~8_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[15].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[15].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[15].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[15].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \ALT_INV_data_bus[15]~23_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_READ[15].read_tri~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux31~7_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[15].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[15].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[15].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[15].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux31~6_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[15].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[15].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[15].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[15].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux31~5_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[15].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[15].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[15].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[15].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux31~4_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux31~3_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[15].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[15].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[15].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[15].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux31~2_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[15].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[15].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[15].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[15].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux31~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[15].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[15].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[15].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[15].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux31~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[15].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[15].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[15].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[15].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \ALT_INV_data_bus[14]~22_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_READ[14].read_tri~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux29~8_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[14].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[14].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[14].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[14].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \ALT_INV_data_bus[14]~21_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_READ[14].read_tri~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux29~7_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[14].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[14].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[14].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[14].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux29~6_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[14].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[14].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[14].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[14].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux29~5_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[14].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[14].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[14].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[14].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux29~4_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux29~3_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[14].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[14].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[14].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[14].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux29~2_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[14].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[14].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[14].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[14].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux29~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[14].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[14].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[14].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[14].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux29~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[14].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[14].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[14].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[14].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \ALT_INV_data_bus[13]~20_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_READ[13].read_tri~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux27~8_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[13].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[13].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[13].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[13].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \ALT_INV_data_bus[13]~19_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_READ[13].read_tri~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux27~7_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[13].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[13].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[13].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[13].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux27~6_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[13].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[13].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[13].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[13].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux27~5_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[13].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[13].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[13].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[13].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux27~4_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux27~3_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[13].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[13].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[13].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[13].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux27~2_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[13].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[13].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[13].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[13].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux27~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[13].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[13].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[13].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[13].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux27~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[13].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[13].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[13].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[13].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \ALT_INV_data_bus[12]~18_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_READ[12].read_tri~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux25~8_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[12].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[12].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[12].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[12].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \ALT_INV_data_bus[12]~17_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_READ[12].read_tri~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux25~7_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[12].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[12].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[12].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[12].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux25~6_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[12].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[12].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[12].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[12].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux25~5_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[12].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[12].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[12].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[12].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux25~4_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux25~3_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[12].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[12].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[12].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[12].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux25~2_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[12].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[12].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[12].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[12].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux25~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[12].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[12].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[12].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[12].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux25~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[12].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[12].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[12].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[12].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \hex4|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \ALT_INV_data_bus[19]~16_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_READ[19].read_tri~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux39~8_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[19].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[19].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[19].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[19].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \ALT_INV_data_bus[19]~15_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_READ[19].read_tri~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux39~7_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[19].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[19].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[19].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[19].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux39~6_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[19].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[19].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[19].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[19].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux39~5_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[19].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[19].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[19].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[19].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux39~4_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux39~3_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[19].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[19].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[19].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[19].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux39~2_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[19].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[19].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[19].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[19].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux39~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[19].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[19].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[19].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[19].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux39~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[19].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[19].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[19].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[19].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \ALT_INV_data_bus[18]~14_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_READ[18].read_tri~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux37~8_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[18].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[18].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[18].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[18].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \ALT_INV_data_bus[18]~13_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_READ[18].read_tri~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux37~7_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[18].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[18].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[18].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[18].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux37~6_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[18].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[18].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[18].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[18].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux37~5_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[18].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[18].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[18].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[18].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux37~4_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux37~3_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[18].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[18].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[18].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[18].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux37~2_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[18].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[18].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[18].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[18].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux37~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[18].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[18].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[18].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[18].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux37~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[18].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[18].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[18].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[18].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \ALT_INV_data_bus[17]~12_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_READ[17].read_tri~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux35~8_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[17].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[17].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[17].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[17].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \ALT_INV_data_bus[17]~11_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_READ[17].read_tri~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux35~7_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[17].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[17].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[17].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[17].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux35~6_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[17].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[17].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[17].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[17].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux35~5_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[17].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[17].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[17].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[17].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux35~4_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux35~3_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[17].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[17].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[17].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[17].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux35~2_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[17].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[17].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[17].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[17].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux35~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[17].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[17].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[17].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[17].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux35~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[17].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[17].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[17].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[17].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \ALT_INV_data_bus[16]~10_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_READ[16].read_tri~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux33~8_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[16].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[16].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[16].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[16].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \ALT_INV_data_bus[16]~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_READ[16].read_tri~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux33~7_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[16].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[16].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[16].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[16].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux33~6_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[16].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[16].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[16].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[16].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux33~5_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[16].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[16].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[16].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[16].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux33~4_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux33~3_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[16].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[16].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[16].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[16].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux33~2_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[16].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[16].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[16].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[16].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux33~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[16].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[16].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[16].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[16].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux33~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[16].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[16].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[16].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[16].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \hex5|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \ALT_INV_data_bus[23]~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_READ[23].read_tri~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux47~8_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[23].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[23].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[23].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[23].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \ALT_INV_data_bus[23]~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_READ[23].read_tri~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux47~7_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[23].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[23].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[23].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[23].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux47~6_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[23].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[23].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[23].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[23].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux47~5_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[23].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[23].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[23].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[23].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux47~4_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux47~3_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[23].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[23].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[23].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[23].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux47~2_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[23].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[23].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[23].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[23].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux47~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[23].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[23].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[23].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[23].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux47~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[23].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[23].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[23].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[23].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \ALT_INV_data_bus[22]~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_READ[22].read_tri~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux45~8_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[22].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[22].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[22].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[22].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \ALT_INV_data_bus[22]~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_READ[22].read_tri~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux45~7_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[22].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[22].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[22].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[22].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux45~6_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[22].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[22].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[22].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[22].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux45~5_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[22].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[22].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[22].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[22].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux45~4_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux45~3_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[22].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[22].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[22].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[22].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux45~2_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[22].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[22].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[22].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[22].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux45~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[22].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[22].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[22].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[22].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux45~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[22].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[22].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[22].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[22].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \ALT_INV_data_bus[21]~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_READ[21].read_tri~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux43~8_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[21].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[21].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[21].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[21].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \ALT_INV_data_bus[21]~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_READ[21].read_tri~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux43~7_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[21].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[21].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[21].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[21].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux43~6_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[21].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[21].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[21].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[21].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux43~5_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[21].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[21].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[21].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[21].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux43~4_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux43~3_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[21].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[21].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[21].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[21].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux43~2_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[21].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[21].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[21].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[21].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux43~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[21].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[21].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[21].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[21].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux43~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[21].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[21].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[21].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[21].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \ALT_INV_data_bus[20]~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_READ[20].read_tri~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux41~8_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[20].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[20].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[20].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[20].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_read_cond~combout\ : std_logic;
SIGNAL \ALT_INV_data_bus[20]~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_READ[20].read_tri~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux41~7_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[20].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[20].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[20].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[20].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux41~6_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[20].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[20].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[20].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[20].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux41~5_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[20].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[20].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[20].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[20].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux41~4_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux41~3_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[20].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[20].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[20].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[20].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux41~2_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[20].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[20].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[20].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[20].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux41~1_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[20].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[20].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[20].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[20].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|ALT_INV_Mux41~0_combout\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[20].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[20].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[20].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[20].FF|ALT_INV_q~q\ : std_logic;
SIGNAL \ALT_INV_data_bus[20]~0_combout\ : std_logic;
SIGNAL ALT_INV_rw_state : std_logic_vector(2 DOWNTO 1);
SIGNAL \ALT_INV_Add1~93_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~89_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~85_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~81_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~77_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~73_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~69_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~65_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~61_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~57_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~53_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~49_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~45_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~41_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~37_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~33_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL ALT_INV_address : std_logic_vector(4 DOWNTO 0);

BEGIN

ww_CLOCK_50 <= CLOCK_50;
ww_SW <= SW;
ww_KEY <= KEY;
LEDR <= ww_LEDR;
HEX5 <= ww_HEX5;
HEX4 <= ww_HEX4;
HEX3 <= ww_HEX3;
HEX2 <= ww_HEX2;
HEX1 <= ww_HEX1;
HEX0 <= ww_HEX0;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
\ALT_INV_SW[0]~input_o\ <= NOT \SW[0]~input_o\;
\ALT_INV_KEY[0]~input_o\ <= NOT \KEY[0]~input_o\;
\ALT_INV_KEY[3]~input_o\ <= NOT \KEY[3]~input_o\;
\clock_divider|ALT_INV_div_clks\(2) <= NOT \clock_divider|div_clks\(2);
\clock_divider|ALT_INV_div_clks\(3) <= NOT \clock_divider|div_clks\(3);
\clock_divider|ALT_INV_div_clks\(4) <= NOT \clock_divider|div_clks\(4);
\clock_divider|ALT_INV_div_clks\(5) <= NOT \clock_divider|div_clks\(5);
\clock_divider|ALT_INV_div_clks\(6) <= NOT \clock_divider|div_clks\(6);
\clock_divider|ALT_INV_div_clks\(7) <= NOT \clock_divider|div_clks\(7);
\clock_divider|ALT_INV_div_clks\(8) <= NOT \clock_divider|div_clks\(8);
\clock_divider|ALT_INV_div_clks\(9) <= NOT \clock_divider|div_clks\(9);
\clock_divider|ALT_INV_div_clks\(10) <= NOT \clock_divider|div_clks\(10);
\clock_divider|ALT_INV_div_clks\(11) <= NOT \clock_divider|div_clks\(11);
\clock_divider|ALT_INV_div_clks\(12) <= NOT \clock_divider|div_clks\(12);
\clock_divider|ALT_INV_div_clks\(13) <= NOT \clock_divider|div_clks\(13);
\clock_divider|ALT_INV_div_clks\(14) <= NOT \clock_divider|div_clks\(14);
\clock_divider|ALT_INV_div_clks\(15) <= NOT \clock_divider|div_clks\(15);
\clock_divider|ALT_INV_div_clks\(16) <= NOT \clock_divider|div_clks\(16);
\clock_divider|ALT_INV_div_clks\(17) <= NOT \clock_divider|div_clks\(17);
\clock_divider|ALT_INV_div_clks\(18) <= NOT \clock_divider|div_clks\(18);
\clock_divider|ALT_INV_div_clks\(19) <= NOT \clock_divider|div_clks\(19);
\clock_divider|ALT_INV_div_clks\(20) <= NOT \clock_divider|div_clks\(20);
\clock_divider|ALT_INV_div_clks\(21) <= NOT \clock_divider|div_clks\(21);
\clock_divider|ALT_INV_div_clks\(22) <= NOT \clock_divider|div_clks\(22);
\clock_divider|ALT_INV_div_clks\(0) <= NOT \clock_divider|div_clks\(0);
\ALT_INV_Equal0~1_combout\ <= NOT \Equal0~1_combout\;
\ALT_INV_Equal0~0_combout\ <= NOT \Equal0~0_combout\;
\ALT_INV_i~1_combout\ <= NOT \i~1_combout\;
\clock_divider|ALT_INV_div_clks\(23) <= NOT \clock_divider|div_clks\(23);
\clock_divider|ALT_INV_div_clks\(1) <= NOT \clock_divider|div_clks\(1);
ALT_INV_hex_value(3) <= NOT hex_value(3);
\reg_file|ALT_INV_WRITE[3].write_tri~0_combout\ <= NOT \reg_file|WRITE[3].write_tri~0_combout\;
ALT_INV_hex_value(2) <= NOT hex_value(2);
\reg_file|ALT_INV_WRITE[2].write_tri~0_combout\ <= NOT \reg_file|WRITE[2].write_tri~0_combout\;
ALT_INV_hex_value(1) <= NOT hex_value(1);
\reg_file|ALT_INV_WRITE[1].write_tri~0_combout\ <= NOT \reg_file|WRITE[1].write_tri~0_combout\;
ALT_INV_hex_value(0) <= NOT hex_value(0);
\reg_file|ALT_INV_WRITE[0].write_tri~0_combout\ <= NOT \reg_file|WRITE[0].write_tri~0_combout\;
\reg_file|ALT_INV_WRITE[7].write_tri~0_combout\ <= NOT \reg_file|WRITE[7].write_tri~0_combout\;
\reg_file|ALT_INV_WRITE[6].write_tri~0_combout\ <= NOT \reg_file|WRITE[6].write_tri~0_combout\;
\reg_file|ALT_INV_WRITE[5].write_tri~0_combout\ <= NOT \reg_file|WRITE[5].write_tri~0_combout\;
\reg_file|ALT_INV_WRITE[4].write_tri~0_combout\ <= NOT \reg_file|WRITE[4].write_tri~0_combout\;
\reg_file|ALT_INV_WRITE[11].write_tri~0_combout\ <= NOT \reg_file|WRITE[11].write_tri~0_combout\;
\reg_file|ALT_INV_WRITE[10].write_tri~0_combout\ <= NOT \reg_file|WRITE[10].write_tri~0_combout\;
\reg_file|ALT_INV_WRITE[9].write_tri~0_combout\ <= NOT \reg_file|WRITE[9].write_tri~0_combout\;
\reg_file|ALT_INV_WRITE[8].write_tri~0_combout\ <= NOT \reg_file|WRITE[8].write_tri~0_combout\;
\reg_file|ALT_INV_WRITE[15].write_tri~0_combout\ <= NOT \reg_file|WRITE[15].write_tri~0_combout\;
\reg_file|ALT_INV_WRITE[14].write_tri~0_combout\ <= NOT \reg_file|WRITE[14].write_tri~0_combout\;
\reg_file|ALT_INV_WRITE[13].write_tri~0_combout\ <= NOT \reg_file|WRITE[13].write_tri~0_combout\;
\reg_file|ALT_INV_WRITE[12].write_tri~0_combout\ <= NOT \reg_file|WRITE[12].write_tri~0_combout\;
ALT_INV_hex_value(19) <= NOT hex_value(19);
\reg_file|ALT_INV_WRITE[19].write_tri~0_combout\ <= NOT \reg_file|WRITE[19].write_tri~0_combout\;
ALT_INV_hex_value(18) <= NOT hex_value(18);
\reg_file|ALT_INV_WRITE[18].write_tri~0_combout\ <= NOT \reg_file|WRITE[18].write_tri~0_combout\;
ALT_INV_hex_value(17) <= NOT hex_value(17);
\reg_file|ALT_INV_WRITE[17].write_tri~0_combout\ <= NOT \reg_file|WRITE[17].write_tri~0_combout\;
ALT_INV_hex_value(16) <= NOT hex_value(16);
\reg_file|ALT_INV_WRITE[16].write_tri~0_combout\ <= NOT \reg_file|WRITE[16].write_tri~0_combout\;
ALT_INV_hex_value(23) <= NOT hex_value(23);
\reg_file|ALT_INV_WRITE[23].write_tri~0_combout\ <= NOT \reg_file|WRITE[23].write_tri~0_combout\;
ALT_INV_hex_value(22) <= NOT hex_value(22);
\reg_file|ALT_INV_WRITE[22].write_tri~0_combout\ <= NOT \reg_file|WRITE[22].write_tri~0_combout\;
ALT_INV_hex_value(21) <= NOT hex_value(21);
\reg_file|ALT_INV_WRITE[21].write_tri~0_combout\ <= NOT \reg_file|WRITE[21].write_tri~0_combout\;
ALT_INV_hex_value(20) <= NOT hex_value(20);
\reg_file|ALT_INV_WRITE[20].write_tri~0_combout\ <= NOT \reg_file|WRITE[20].write_tri~0_combout\;
\ALT_INV_i[2]~0_combout\ <= NOT \i[2]~0_combout\;
\ALT_INV_rw_state~0_combout\ <= NOT \rw_state~0_combout\;
ALT_INV_i(0) <= NOT i(0);
ALT_INV_j(0) <= NOT j(0);
\hex0|ALT_INV_WideOr0~0_combout\ <= NOT \hex0|WideOr0~0_combout\;
\ALT_INV_data_bus[3]~48_combout\ <= NOT \data_bus[3]~48_combout\;
\reg_file|ALT_INV_READ[3].read_tri~1_combout\ <= NOT \reg_file|READ[3].read_tri~1_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux7~8_combout\ <= NOT \reg_file|FILE_REG_HW|Mux7~8_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[3].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[3].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[3].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[3].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[3].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[3].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[3].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[3].FF|q~q\;
\ALT_INV_data_bus[3]~47_combout\ <= NOT \data_bus[3]~47_combout\;
ALT_INV_write_data(3) <= NOT write_data(3);
\reg_file|ALT_INV_READ[3].read_tri~0_combout\ <= NOT \reg_file|READ[3].read_tri~0_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux7~7_combout\ <= NOT \reg_file|FILE_REG_HW|Mux7~7_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[3].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[3].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[3].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[3].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[3].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[3].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[3].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[3].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux7~6_combout\ <= NOT \reg_file|FILE_REG_HW|Mux7~6_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[3].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[3].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[3].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[3].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[3].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[3].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[3].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[3].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux7~5_combout\ <= NOT \reg_file|FILE_REG_HW|Mux7~5_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[3].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[3].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[3].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[3].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[3].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[3].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[3].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[3].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux7~4_combout\ <= NOT \reg_file|FILE_REG_HW|Mux7~4_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux7~3_combout\ <= NOT \reg_file|FILE_REG_HW|Mux7~3_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[3].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[3].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[3].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[3].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[3].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[3].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[3].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[3].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux7~2_combout\ <= NOT \reg_file|FILE_REG_HW|Mux7~2_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[3].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[3].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[3].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[3].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[3].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[3].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[3].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[3].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux7~1_combout\ <= NOT \reg_file|FILE_REG_HW|Mux7~1_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[3].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[3].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[3].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[3].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[3].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[3].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[3].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[3].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux7~0_combout\ <= NOT \reg_file|FILE_REG_HW|Mux7~0_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[3].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[3].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[3].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[3].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[3].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[3].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[3].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[3].FF|q~q\;
\ALT_INV_data_bus[2]~46_combout\ <= NOT \data_bus[2]~46_combout\;
\reg_file|ALT_INV_READ[2].read_tri~1_combout\ <= NOT \reg_file|READ[2].read_tri~1_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux5~8_combout\ <= NOT \reg_file|FILE_REG_HW|Mux5~8_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[2].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[2].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[2].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[2].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[2].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[2].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[2].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[2].FF|q~q\;
\ALT_INV_data_bus[2]~45_combout\ <= NOT \data_bus[2]~45_combout\;
ALT_INV_write_data(2) <= NOT write_data(2);
\reg_file|ALT_INV_READ[2].read_tri~0_combout\ <= NOT \reg_file|READ[2].read_tri~0_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux5~7_combout\ <= NOT \reg_file|FILE_REG_HW|Mux5~7_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[2].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[2].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[2].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[2].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[2].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[2].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[2].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[2].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux5~6_combout\ <= NOT \reg_file|FILE_REG_HW|Mux5~6_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[2].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[2].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[2].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[2].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[2].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[2].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[2].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[2].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux5~5_combout\ <= NOT \reg_file|FILE_REG_HW|Mux5~5_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[2].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[2].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[2].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[2].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[2].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[2].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[2].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[2].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux5~4_combout\ <= NOT \reg_file|FILE_REG_HW|Mux5~4_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux5~3_combout\ <= NOT \reg_file|FILE_REG_HW|Mux5~3_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[2].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[2].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[2].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[2].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[2].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[2].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[2].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[2].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux5~2_combout\ <= NOT \reg_file|FILE_REG_HW|Mux5~2_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[2].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[2].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[2].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[2].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[2].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[2].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[2].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[2].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux5~1_combout\ <= NOT \reg_file|FILE_REG_HW|Mux5~1_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[2].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[2].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[2].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[2].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[2].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[2].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[2].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[2].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux5~0_combout\ <= NOT \reg_file|FILE_REG_HW|Mux5~0_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[2].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[2].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[2].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[2].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[2].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[2].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[2].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[2].FF|q~q\;
\ALT_INV_data_bus[1]~44_combout\ <= NOT \data_bus[1]~44_combout\;
\reg_file|ALT_INV_READ[1].read_tri~1_combout\ <= NOT \reg_file|READ[1].read_tri~1_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux3~8_combout\ <= NOT \reg_file|FILE_REG_HW|Mux3~8_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[1].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[1].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[1].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[1].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[1].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[1].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[1].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[1].FF|q~q\;
\ALT_INV_data_bus[1]~43_combout\ <= NOT \data_bus[1]~43_combout\;
ALT_INV_write_data(1) <= NOT write_data(1);
\reg_file|ALT_INV_READ[1].read_tri~0_combout\ <= NOT \reg_file|READ[1].read_tri~0_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux3~7_combout\ <= NOT \reg_file|FILE_REG_HW|Mux3~7_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[1].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[1].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[1].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[1].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[1].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[1].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[1].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[1].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux3~6_combout\ <= NOT \reg_file|FILE_REG_HW|Mux3~6_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[1].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[1].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[1].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[1].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[1].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[1].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[1].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[1].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux3~5_combout\ <= NOT \reg_file|FILE_REG_HW|Mux3~5_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[1].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[1].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[1].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[1].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[1].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[1].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[1].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[1].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux3~4_combout\ <= NOT \reg_file|FILE_REG_HW|Mux3~4_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux3~3_combout\ <= NOT \reg_file|FILE_REG_HW|Mux3~3_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[1].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[1].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[1].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[1].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[1].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[1].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[1].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[1].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux3~2_combout\ <= NOT \reg_file|FILE_REG_HW|Mux3~2_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[1].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[1].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[1].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[1].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[1].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[1].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[1].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[1].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux3~1_combout\ <= NOT \reg_file|FILE_REG_HW|Mux3~1_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[1].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[1].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[1].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[1].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[1].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[1].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[1].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[1].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux3~0_combout\ <= NOT \reg_file|FILE_REG_HW|Mux3~0_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[1].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[1].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[1].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[1].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[1].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[1].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[1].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[1].FF|q~q\;
\ALT_INV_data_bus[0]~42_combout\ <= NOT \data_bus[0]~42_combout\;
\reg_file|ALT_INV_READ[0].read_tri~1_combout\ <= NOT \reg_file|READ[0].read_tri~1_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux1~8_combout\ <= NOT \reg_file|FILE_REG_HW|Mux1~8_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[0].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[0].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[0].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[0].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[0].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[0].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[0].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[0].FF|q~q\;
\ALT_INV_data_bus[0]~41_combout\ <= NOT \data_bus[0]~41_combout\;
ALT_INV_write_data(0) <= NOT write_data(0);
\reg_file|ALT_INV_READ[0].read_tri~0_combout\ <= NOT \reg_file|READ[0].read_tri~0_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux1~7_combout\ <= NOT \reg_file|FILE_REG_HW|Mux1~7_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[0].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[0].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[0].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[0].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[0].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[0].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[0].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[0].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux1~6_combout\ <= NOT \reg_file|FILE_REG_HW|Mux1~6_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[0].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[0].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[0].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[0].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[0].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[0].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[0].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[0].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux1~5_combout\ <= NOT \reg_file|FILE_REG_HW|Mux1~5_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[0].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[0].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[0].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[0].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[0].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[0].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[0].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[0].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux1~4_combout\ <= NOT \reg_file|FILE_REG_HW|Mux1~4_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux1~3_combout\ <= NOT \reg_file|FILE_REG_HW|Mux1~3_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[0].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[0].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[0].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[0].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[0].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[0].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[0].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[0].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux1~2_combout\ <= NOT \reg_file|FILE_REG_HW|Mux1~2_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[0].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[0].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[0].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[0].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[0].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[0].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[0].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[0].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux1~1_combout\ <= NOT \reg_file|FILE_REG_HW|Mux1~1_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[0].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[0].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[0].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[0].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[0].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[0].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[0].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[0].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux1~0_combout\ <= NOT \reg_file|FILE_REG_HW|Mux1~0_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[0].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[0].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[0].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[0].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[0].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[0].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[0].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[0].FF|q~q\;
\hex1|ALT_INV_WideOr0~0_combout\ <= NOT \hex1|WideOr0~0_combout\;
\ALT_INV_data_bus[7]~40_combout\ <= NOT \data_bus[7]~40_combout\;
\reg_file|ALT_INV_READ[7].read_tri~1_combout\ <= NOT \reg_file|READ[7].read_tri~1_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux15~8_combout\ <= NOT \reg_file|FILE_REG_HW|Mux15~8_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[7].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[7].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[7].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[7].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[7].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[7].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[7].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[7].FF|q~q\;
\ALT_INV_data_bus[7]~39_combout\ <= NOT \data_bus[7]~39_combout\;
ALT_INV_write_data(7) <= NOT write_data(7);
\reg_file|ALT_INV_READ[7].read_tri~0_combout\ <= NOT \reg_file|READ[7].read_tri~0_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux15~7_combout\ <= NOT \reg_file|FILE_REG_HW|Mux15~7_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[7].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[7].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[7].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[7].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[7].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[7].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[7].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[7].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux15~6_combout\ <= NOT \reg_file|FILE_REG_HW|Mux15~6_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[7].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[7].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[7].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[7].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[7].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[7].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[7].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[7].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux15~5_combout\ <= NOT \reg_file|FILE_REG_HW|Mux15~5_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[7].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[7].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[7].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[7].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[7].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[7].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[7].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[7].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux15~4_combout\ <= NOT \reg_file|FILE_REG_HW|Mux15~4_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux15~3_combout\ <= NOT \reg_file|FILE_REG_HW|Mux15~3_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[7].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[7].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[7].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[7].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[7].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[7].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[7].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[7].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux15~2_combout\ <= NOT \reg_file|FILE_REG_HW|Mux15~2_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[7].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[7].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[7].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[7].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[7].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[7].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[7].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[7].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux15~1_combout\ <= NOT \reg_file|FILE_REG_HW|Mux15~1_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[7].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[7].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[7].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[7].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[7].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[7].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[7].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[7].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux15~0_combout\ <= NOT \reg_file|FILE_REG_HW|Mux15~0_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[7].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[7].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[7].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[7].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[7].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[7].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[7].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[7].FF|q~q\;
\ALT_INV_data_bus[6]~38_combout\ <= NOT \data_bus[6]~38_combout\;
\reg_file|ALT_INV_READ[6].read_tri~1_combout\ <= NOT \reg_file|READ[6].read_tri~1_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux13~9_combout\ <= NOT \reg_file|FILE_REG_HW|Mux13~9_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[6].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[6].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[6].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[6].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[6].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[6].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[6].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[6].FF|q~q\;
\ALT_INV_data_bus[6]~37_combout\ <= NOT \data_bus[6]~37_combout\;
ALT_INV_write_data(6) <= NOT write_data(6);
\reg_file|ALT_INV_READ[6].read_tri~0_combout\ <= NOT \reg_file|READ[6].read_tri~0_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux13~8_combout\ <= NOT \reg_file|FILE_REG_HW|Mux13~8_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[6].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[6].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[6].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[6].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[6].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[6].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[6].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[6].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux13~7_combout\ <= NOT \reg_file|FILE_REG_HW|Mux13~7_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[6].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[6].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[6].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[6].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[6].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[6].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[6].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[6].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux13~6_combout\ <= NOT \reg_file|FILE_REG_HW|Mux13~6_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[6].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[6].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[6].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[6].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[6].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[6].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[6].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[6].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux13~5_combout\ <= NOT \reg_file|FILE_REG_HW|Mux13~5_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux13~4_combout\ <= NOT \reg_file|FILE_REG_HW|Mux13~4_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[6].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[6].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[6].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[6].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[6].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[6].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[6].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[6].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux13~3_combout\ <= NOT \reg_file|FILE_REG_HW|Mux13~3_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[6].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[6].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[6].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[6].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[6].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[6].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[6].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[6].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux13~2_combout\ <= NOT \reg_file|FILE_REG_HW|Mux13~2_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[6].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[6].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[6].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[6].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[6].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[6].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[6].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[6].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux13~1_combout\ <= NOT \reg_file|FILE_REG_HW|Mux13~1_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[6].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[6].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[6].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[6].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[6].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[6].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[6].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[6].FF|q~q\;
\ALT_INV_data_bus[5]~36_combout\ <= NOT \data_bus[5]~36_combout\;
\reg_file|ALT_INV_READ[5].read_tri~1_combout\ <= NOT \reg_file|READ[5].read_tri~1_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux11~8_combout\ <= NOT \reg_file|FILE_REG_HW|Mux11~8_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[5].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[5].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[5].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[5].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[5].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[5].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[5].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[5].FF|q~q\;
\ALT_INV_data_bus[5]~35_combout\ <= NOT \data_bus[5]~35_combout\;
ALT_INV_write_data(5) <= NOT write_data(5);
\reg_file|ALT_INV_READ[5].read_tri~0_combout\ <= NOT \reg_file|READ[5].read_tri~0_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux11~7_combout\ <= NOT \reg_file|FILE_REG_HW|Mux11~7_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[5].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[5].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[5].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[5].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[5].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[5].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[5].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[5].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux11~6_combout\ <= NOT \reg_file|FILE_REG_HW|Mux11~6_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[5].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[5].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[5].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[5].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[5].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[5].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[5].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[5].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux11~5_combout\ <= NOT \reg_file|FILE_REG_HW|Mux11~5_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[5].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[5].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[5].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[5].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[5].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[5].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[5].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[5].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux11~4_combout\ <= NOT \reg_file|FILE_REG_HW|Mux11~4_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux11~3_combout\ <= NOT \reg_file|FILE_REG_HW|Mux11~3_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[5].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[5].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[5].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[5].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[5].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[5].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[5].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[5].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux11~2_combout\ <= NOT \reg_file|FILE_REG_HW|Mux11~2_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[5].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[5].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[5].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[5].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[5].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[5].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[5].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[5].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux11~1_combout\ <= NOT \reg_file|FILE_REG_HW|Mux11~1_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[5].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[5].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[5].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[5].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[5].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[5].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[5].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[5].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux11~0_combout\ <= NOT \reg_file|FILE_REG_HW|Mux11~0_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[5].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[5].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[5].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[5].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[5].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[5].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[5].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[5].FF|q~q\;
\ALT_INV_data_bus[4]~34_combout\ <= NOT \data_bus[4]~34_combout\;
\reg_file|ALT_INV_READ[4].read_tri~1_combout\ <= NOT \reg_file|READ[4].read_tri~1_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux9~8_combout\ <= NOT \reg_file|FILE_REG_HW|Mux9~8_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[4].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[4].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[4].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[4].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[4].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[4].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[4].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[4].FF|q~q\;
\ALT_INV_data_bus[4]~33_combout\ <= NOT \data_bus[4]~33_combout\;
ALT_INV_write_data(4) <= NOT write_data(4);
\reg_file|ALT_INV_READ[4].read_tri~0_combout\ <= NOT \reg_file|READ[4].read_tri~0_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux9~7_combout\ <= NOT \reg_file|FILE_REG_HW|Mux9~7_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[4].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[4].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[4].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[4].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[4].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[4].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[4].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[4].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux9~6_combout\ <= NOT \reg_file|FILE_REG_HW|Mux9~6_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[4].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[4].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[4].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[4].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[4].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[4].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[4].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[4].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux9~5_combout\ <= NOT \reg_file|FILE_REG_HW|Mux9~5_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[4].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[4].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[4].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[4].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[4].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[4].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[4].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[4].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux9~4_combout\ <= NOT \reg_file|FILE_REG_HW|Mux9~4_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux9~3_combout\ <= NOT \reg_file|FILE_REG_HW|Mux9~3_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[4].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[4].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[4].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[4].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[4].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[4].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[4].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[4].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux9~2_combout\ <= NOT \reg_file|FILE_REG_HW|Mux9~2_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[4].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[4].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[4].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[4].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[4].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[4].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[4].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[4].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux9~1_combout\ <= NOT \reg_file|FILE_REG_HW|Mux9~1_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[4].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[4].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[4].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[4].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[4].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[4].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[4].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[4].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux9~0_combout\ <= NOT \reg_file|FILE_REG_HW|Mux9~0_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[4].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[4].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[4].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[4].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[4].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[4].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[4].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[4].FF|q~q\;
\hex2|ALT_INV_WideOr0~0_combout\ <= NOT \hex2|WideOr0~0_combout\;
\ALT_INV_data_bus[11]~32_combout\ <= NOT \data_bus[11]~32_combout\;
\reg_file|ALT_INV_READ[11].read_tri~1_combout\ <= NOT \reg_file|READ[11].read_tri~1_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux23~8_combout\ <= NOT \reg_file|FILE_REG_HW|Mux23~8_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[11].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[11].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[11].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[11].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[11].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[11].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[11].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[11].FF|q~q\;
\ALT_INV_data_bus[11]~31_combout\ <= NOT \data_bus[11]~31_combout\;
ALT_INV_write_data(11) <= NOT write_data(11);
\reg_file|ALT_INV_READ[11].read_tri~0_combout\ <= NOT \reg_file|READ[11].read_tri~0_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux23~7_combout\ <= NOT \reg_file|FILE_REG_HW|Mux23~7_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[11].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[11].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[11].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[11].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[11].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[11].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[11].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[11].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux23~6_combout\ <= NOT \reg_file|FILE_REG_HW|Mux23~6_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[11].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[11].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[11].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[11].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[11].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[11].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[11].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[11].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux23~5_combout\ <= NOT \reg_file|FILE_REG_HW|Mux23~5_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[11].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[11].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[11].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[11].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[11].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[11].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[11].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[11].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux23~4_combout\ <= NOT \reg_file|FILE_REG_HW|Mux23~4_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux23~3_combout\ <= NOT \reg_file|FILE_REG_HW|Mux23~3_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[11].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[11].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[11].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[11].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[11].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[11].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[11].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[11].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux23~2_combout\ <= NOT \reg_file|FILE_REG_HW|Mux23~2_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[11].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[11].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[11].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[11].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[11].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[11].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[11].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[11].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux23~1_combout\ <= NOT \reg_file|FILE_REG_HW|Mux23~1_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[11].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[11].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[11].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[11].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[11].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[11].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[11].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[11].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux23~0_combout\ <= NOT \reg_file|FILE_REG_HW|Mux23~0_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[11].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[11].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[11].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[11].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[11].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[11].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[11].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[11].FF|q~q\;
\ALT_INV_data_bus[10]~30_combout\ <= NOT \data_bus[10]~30_combout\;
\reg_file|ALT_INV_READ[10].read_tri~1_combout\ <= NOT \reg_file|READ[10].read_tri~1_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux21~8_combout\ <= NOT \reg_file|FILE_REG_HW|Mux21~8_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[10].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[10].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[10].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[10].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[10].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[10].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[10].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[10].FF|q~q\;
\ALT_INV_data_bus[10]~29_combout\ <= NOT \data_bus[10]~29_combout\;
ALT_INV_write_data(10) <= NOT write_data(10);
\reg_file|ALT_INV_READ[10].read_tri~0_combout\ <= NOT \reg_file|READ[10].read_tri~0_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux21~7_combout\ <= NOT \reg_file|FILE_REG_HW|Mux21~7_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[10].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[10].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[10].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[10].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[10].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[10].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[10].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[10].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux21~6_combout\ <= NOT \reg_file|FILE_REG_HW|Mux21~6_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[10].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[10].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[10].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[10].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[10].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[10].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[10].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[10].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux21~5_combout\ <= NOT \reg_file|FILE_REG_HW|Mux21~5_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[10].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[10].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[10].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[10].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[10].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[10].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[10].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[10].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux21~4_combout\ <= NOT \reg_file|FILE_REG_HW|Mux21~4_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux21~3_combout\ <= NOT \reg_file|FILE_REG_HW|Mux21~3_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[10].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[10].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[10].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[10].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[10].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[10].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[10].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[10].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux21~2_combout\ <= NOT \reg_file|FILE_REG_HW|Mux21~2_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[10].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[10].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[10].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[10].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[10].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[10].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[10].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[10].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux21~1_combout\ <= NOT \reg_file|FILE_REG_HW|Mux21~1_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[10].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[10].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[10].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[10].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[10].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[10].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[10].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[10].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux21~0_combout\ <= NOT \reg_file|FILE_REG_HW|Mux21~0_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[10].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[10].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[10].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[10].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[10].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[10].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[10].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[10].FF|q~q\;
\ALT_INV_data_bus[9]~28_combout\ <= NOT \data_bus[9]~28_combout\;
\reg_file|ALT_INV_READ[9].read_tri~1_combout\ <= NOT \reg_file|READ[9].read_tri~1_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux19~8_combout\ <= NOT \reg_file|FILE_REG_HW|Mux19~8_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[9].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[9].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[9].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[9].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[9].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[9].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[9].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[9].FF|q~q\;
\ALT_INV_data_bus[9]~27_combout\ <= NOT \data_bus[9]~27_combout\;
ALT_INV_write_data(9) <= NOT write_data(9);
\reg_file|ALT_INV_READ[9].read_tri~0_combout\ <= NOT \reg_file|READ[9].read_tri~0_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux19~7_combout\ <= NOT \reg_file|FILE_REG_HW|Mux19~7_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[9].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[9].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[9].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[9].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[9].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[9].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[9].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[9].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux19~6_combout\ <= NOT \reg_file|FILE_REG_HW|Mux19~6_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[9].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[9].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[9].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[9].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[9].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[9].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[9].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[9].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux19~5_combout\ <= NOT \reg_file|FILE_REG_HW|Mux19~5_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[9].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[9].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[9].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[9].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[9].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[9].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[9].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[9].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux19~4_combout\ <= NOT \reg_file|FILE_REG_HW|Mux19~4_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux19~3_combout\ <= NOT \reg_file|FILE_REG_HW|Mux19~3_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[9].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[9].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[9].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[9].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[9].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[9].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[9].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[9].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux19~2_combout\ <= NOT \reg_file|FILE_REG_HW|Mux19~2_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[9].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[9].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[9].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[9].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[9].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[9].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[9].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[9].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux19~1_combout\ <= NOT \reg_file|FILE_REG_HW|Mux19~1_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[9].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[9].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[9].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[9].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[9].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[9].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[9].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[9].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux19~0_combout\ <= NOT \reg_file|FILE_REG_HW|Mux19~0_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[9].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[9].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[9].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[9].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[9].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[9].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[9].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[9].FF|q~q\;
\ALT_INV_data_bus[8]~26_combout\ <= NOT \data_bus[8]~26_combout\;
\reg_file|ALT_INV_READ[8].read_tri~1_combout\ <= NOT \reg_file|READ[8].read_tri~1_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux17~8_combout\ <= NOT \reg_file|FILE_REG_HW|Mux17~8_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[8].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[8].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[8].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[8].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[8].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[8].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[8].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[8].FF|q~q\;
\ALT_INV_data_bus[8]~25_combout\ <= NOT \data_bus[8]~25_combout\;
ALT_INV_write_data(8) <= NOT write_data(8);
\reg_file|ALT_INV_READ[8].read_tri~0_combout\ <= NOT \reg_file|READ[8].read_tri~0_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux17~7_combout\ <= NOT \reg_file|FILE_REG_HW|Mux17~7_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[8].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[8].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[8].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[8].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[8].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[8].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[8].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[8].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux17~6_combout\ <= NOT \reg_file|FILE_REG_HW|Mux17~6_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[8].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[8].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[8].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[8].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[8].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[8].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[8].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[8].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux17~5_combout\ <= NOT \reg_file|FILE_REG_HW|Mux17~5_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[8].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[8].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[8].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[8].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[8].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[8].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[8].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[8].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux17~4_combout\ <= NOT \reg_file|FILE_REG_HW|Mux17~4_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux17~3_combout\ <= NOT \reg_file|FILE_REG_HW|Mux17~3_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[8].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[8].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[8].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[8].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[8].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[8].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[8].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[8].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux17~2_combout\ <= NOT \reg_file|FILE_REG_HW|Mux17~2_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[8].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[8].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[8].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[8].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[8].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[8].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[8].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[8].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux17~1_combout\ <= NOT \reg_file|FILE_REG_HW|Mux17~1_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[8].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[8].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[8].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[8].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[8].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[8].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[8].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[8].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux17~0_combout\ <= NOT \reg_file|FILE_REG_HW|Mux17~0_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[8].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[8].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[8].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[8].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[8].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[8].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[8].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[8].FF|q~q\;
\hex3|ALT_INV_WideOr0~0_combout\ <= NOT \hex3|WideOr0~0_combout\;
\ALT_INV_data_bus[15]~24_combout\ <= NOT \data_bus[15]~24_combout\;
\reg_file|ALT_INV_READ[15].read_tri~1_combout\ <= NOT \reg_file|READ[15].read_tri~1_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux31~8_combout\ <= NOT \reg_file|FILE_REG_HW|Mux31~8_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[15].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[15].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[15].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[15].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[15].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[15].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[15].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[15].FF|q~q\;
\ALT_INV_data_bus[15]~23_combout\ <= NOT \data_bus[15]~23_combout\;
ALT_INV_write_data(15) <= NOT write_data(15);
\reg_file|ALT_INV_READ[15].read_tri~0_combout\ <= NOT \reg_file|READ[15].read_tri~0_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux31~7_combout\ <= NOT \reg_file|FILE_REG_HW|Mux31~7_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[15].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[15].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[15].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[15].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[15].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[15].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[15].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[15].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux31~6_combout\ <= NOT \reg_file|FILE_REG_HW|Mux31~6_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[15].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[15].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[15].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[15].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[15].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[15].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[15].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[15].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux31~5_combout\ <= NOT \reg_file|FILE_REG_HW|Mux31~5_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[15].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[15].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[15].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[15].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[15].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[15].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[15].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[15].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux31~4_combout\ <= NOT \reg_file|FILE_REG_HW|Mux31~4_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux31~3_combout\ <= NOT \reg_file|FILE_REG_HW|Mux31~3_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[15].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[15].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[15].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[15].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[15].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[15].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[15].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[15].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux31~2_combout\ <= NOT \reg_file|FILE_REG_HW|Mux31~2_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[15].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[15].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[15].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[15].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[15].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[15].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[15].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[15].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux31~1_combout\ <= NOT \reg_file|FILE_REG_HW|Mux31~1_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[15].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[15].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[15].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[15].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[15].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[15].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[15].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[15].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux31~0_combout\ <= NOT \reg_file|FILE_REG_HW|Mux31~0_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[15].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[15].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[15].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[15].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[15].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[15].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[15].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[15].FF|q~q\;
\ALT_INV_data_bus[14]~22_combout\ <= NOT \data_bus[14]~22_combout\;
\reg_file|ALT_INV_READ[14].read_tri~1_combout\ <= NOT \reg_file|READ[14].read_tri~1_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux29~8_combout\ <= NOT \reg_file|FILE_REG_HW|Mux29~8_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[14].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[14].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[14].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[14].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[14].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[14].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[14].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[14].FF|q~q\;
\ALT_INV_data_bus[14]~21_combout\ <= NOT \data_bus[14]~21_combout\;
ALT_INV_write_data(14) <= NOT write_data(14);
\reg_file|ALT_INV_READ[14].read_tri~0_combout\ <= NOT \reg_file|READ[14].read_tri~0_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux29~7_combout\ <= NOT \reg_file|FILE_REG_HW|Mux29~7_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[14].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[14].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[14].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[14].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[14].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[14].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[14].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[14].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux29~6_combout\ <= NOT \reg_file|FILE_REG_HW|Mux29~6_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[14].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[14].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[14].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[14].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[14].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[14].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[14].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[14].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux29~5_combout\ <= NOT \reg_file|FILE_REG_HW|Mux29~5_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[14].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[14].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[14].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[14].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[14].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[14].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[14].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[14].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux29~4_combout\ <= NOT \reg_file|FILE_REG_HW|Mux29~4_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux29~3_combout\ <= NOT \reg_file|FILE_REG_HW|Mux29~3_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[14].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[14].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[14].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[14].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[14].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[14].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[14].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[14].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux29~2_combout\ <= NOT \reg_file|FILE_REG_HW|Mux29~2_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[14].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[14].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[14].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[14].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[14].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[14].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[14].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[14].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux29~1_combout\ <= NOT \reg_file|FILE_REG_HW|Mux29~1_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[14].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[14].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[14].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[14].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[14].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[14].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[14].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[14].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux29~0_combout\ <= NOT \reg_file|FILE_REG_HW|Mux29~0_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[14].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[14].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[14].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[14].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[14].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[14].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[14].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[14].FF|q~q\;
\ALT_INV_data_bus[13]~20_combout\ <= NOT \data_bus[13]~20_combout\;
\reg_file|ALT_INV_READ[13].read_tri~1_combout\ <= NOT \reg_file|READ[13].read_tri~1_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux27~8_combout\ <= NOT \reg_file|FILE_REG_HW|Mux27~8_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[13].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[13].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[13].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[13].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[13].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[13].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[13].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[13].FF|q~q\;
\ALT_INV_data_bus[13]~19_combout\ <= NOT \data_bus[13]~19_combout\;
ALT_INV_write_data(13) <= NOT write_data(13);
\reg_file|ALT_INV_READ[13].read_tri~0_combout\ <= NOT \reg_file|READ[13].read_tri~0_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux27~7_combout\ <= NOT \reg_file|FILE_REG_HW|Mux27~7_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[13].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[13].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[13].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[13].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[13].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[13].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[13].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[13].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux27~6_combout\ <= NOT \reg_file|FILE_REG_HW|Mux27~6_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[13].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[13].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[13].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[13].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[13].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[13].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[13].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[13].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux27~5_combout\ <= NOT \reg_file|FILE_REG_HW|Mux27~5_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[13].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[13].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[13].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[13].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[13].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[13].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[13].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[13].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux27~4_combout\ <= NOT \reg_file|FILE_REG_HW|Mux27~4_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux27~3_combout\ <= NOT \reg_file|FILE_REG_HW|Mux27~3_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[13].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[13].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[13].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[13].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[13].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[13].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[13].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[13].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux27~2_combout\ <= NOT \reg_file|FILE_REG_HW|Mux27~2_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[13].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[13].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[13].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[13].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[13].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[13].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[13].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[13].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux27~1_combout\ <= NOT \reg_file|FILE_REG_HW|Mux27~1_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[13].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[13].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[13].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[13].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[13].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[13].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[13].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[13].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux27~0_combout\ <= NOT \reg_file|FILE_REG_HW|Mux27~0_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[13].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[13].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[13].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[13].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[13].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[13].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[13].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[13].FF|q~q\;
\ALT_INV_data_bus[12]~18_combout\ <= NOT \data_bus[12]~18_combout\;
\reg_file|ALT_INV_READ[12].read_tri~1_combout\ <= NOT \reg_file|READ[12].read_tri~1_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux25~8_combout\ <= NOT \reg_file|FILE_REG_HW|Mux25~8_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[12].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[12].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[12].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[12].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[12].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[12].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[12].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[12].FF|q~q\;
\ALT_INV_data_bus[12]~17_combout\ <= NOT \data_bus[12]~17_combout\;
ALT_INV_write_data(12) <= NOT write_data(12);
\reg_file|ALT_INV_READ[12].read_tri~0_combout\ <= NOT \reg_file|READ[12].read_tri~0_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux25~7_combout\ <= NOT \reg_file|FILE_REG_HW|Mux25~7_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[12].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[12].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[12].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[12].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[12].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[12].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[12].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[12].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux25~6_combout\ <= NOT \reg_file|FILE_REG_HW|Mux25~6_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[12].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[12].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[12].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[12].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[12].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[12].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[12].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[12].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux25~5_combout\ <= NOT \reg_file|FILE_REG_HW|Mux25~5_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[12].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[12].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[12].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[12].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[12].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[12].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[12].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[12].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux25~4_combout\ <= NOT \reg_file|FILE_REG_HW|Mux25~4_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux25~3_combout\ <= NOT \reg_file|FILE_REG_HW|Mux25~3_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[12].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[12].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[12].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[12].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[12].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[12].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[12].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[12].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux25~2_combout\ <= NOT \reg_file|FILE_REG_HW|Mux25~2_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[12].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[12].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[12].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[12].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[12].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[12].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[12].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[12].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux25~1_combout\ <= NOT \reg_file|FILE_REG_HW|Mux25~1_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[12].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[12].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[12].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[12].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[12].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[12].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[12].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[12].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux25~0_combout\ <= NOT \reg_file|FILE_REG_HW|Mux25~0_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[12].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[12].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[12].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[12].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[12].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[12].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[12].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[12].FF|q~q\;
\hex4|ALT_INV_WideOr0~0_combout\ <= NOT \hex4|WideOr0~0_combout\;
\ALT_INV_data_bus[19]~16_combout\ <= NOT \data_bus[19]~16_combout\;
\reg_file|ALT_INV_READ[19].read_tri~1_combout\ <= NOT \reg_file|READ[19].read_tri~1_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux39~8_combout\ <= NOT \reg_file|FILE_REG_HW|Mux39~8_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[19].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[19].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[19].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[19].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[19].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[19].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[19].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[19].FF|q~q\;
\ALT_INV_data_bus[19]~15_combout\ <= NOT \data_bus[19]~15_combout\;
ALT_INV_write_data(19) <= NOT write_data(19);
\reg_file|ALT_INV_READ[19].read_tri~0_combout\ <= NOT \reg_file|READ[19].read_tri~0_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux39~7_combout\ <= NOT \reg_file|FILE_REG_HW|Mux39~7_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[19].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[19].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[19].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[19].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[19].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[19].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[19].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[19].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux39~6_combout\ <= NOT \reg_file|FILE_REG_HW|Mux39~6_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[19].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[19].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[19].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[19].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[19].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[19].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[19].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[19].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux39~5_combout\ <= NOT \reg_file|FILE_REG_HW|Mux39~5_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[19].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[19].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[19].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[19].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[19].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[19].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[19].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[19].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux39~4_combout\ <= NOT \reg_file|FILE_REG_HW|Mux39~4_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux39~3_combout\ <= NOT \reg_file|FILE_REG_HW|Mux39~3_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[19].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[19].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[19].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[19].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[19].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[19].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[19].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[19].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux39~2_combout\ <= NOT \reg_file|FILE_REG_HW|Mux39~2_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[19].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[19].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[19].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[19].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[19].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[19].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[19].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[19].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux39~1_combout\ <= NOT \reg_file|FILE_REG_HW|Mux39~1_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[19].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[19].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[19].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[19].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[19].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[19].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[19].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[19].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux39~0_combout\ <= NOT \reg_file|FILE_REG_HW|Mux39~0_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[19].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[19].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[19].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[19].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[19].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[19].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[19].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[19].FF|q~q\;
\ALT_INV_data_bus[18]~14_combout\ <= NOT \data_bus[18]~14_combout\;
\reg_file|ALT_INV_READ[18].read_tri~1_combout\ <= NOT \reg_file|READ[18].read_tri~1_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux37~8_combout\ <= NOT \reg_file|FILE_REG_HW|Mux37~8_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[18].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[18].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[18].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[18].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[18].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[18].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[18].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[18].FF|q~q\;
\ALT_INV_data_bus[18]~13_combout\ <= NOT \data_bus[18]~13_combout\;
ALT_INV_write_data(18) <= NOT write_data(18);
\reg_file|ALT_INV_READ[18].read_tri~0_combout\ <= NOT \reg_file|READ[18].read_tri~0_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux37~7_combout\ <= NOT \reg_file|FILE_REG_HW|Mux37~7_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[18].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[18].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[18].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[18].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[18].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[18].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[18].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[18].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux37~6_combout\ <= NOT \reg_file|FILE_REG_HW|Mux37~6_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[18].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[18].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[18].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[18].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[18].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[18].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[18].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[18].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux37~5_combout\ <= NOT \reg_file|FILE_REG_HW|Mux37~5_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[18].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[18].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[18].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[18].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[18].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[18].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[18].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[18].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux37~4_combout\ <= NOT \reg_file|FILE_REG_HW|Mux37~4_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux37~3_combout\ <= NOT \reg_file|FILE_REG_HW|Mux37~3_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[18].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[18].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[18].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[18].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[18].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[18].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[18].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[18].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux37~2_combout\ <= NOT \reg_file|FILE_REG_HW|Mux37~2_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[18].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[18].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[18].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[18].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[18].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[18].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[18].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[18].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux37~1_combout\ <= NOT \reg_file|FILE_REG_HW|Mux37~1_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[18].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[18].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[18].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[18].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[18].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[18].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[18].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[18].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux37~0_combout\ <= NOT \reg_file|FILE_REG_HW|Mux37~0_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[18].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[18].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[18].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[18].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[18].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[18].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[18].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[18].FF|q~q\;
\ALT_INV_data_bus[17]~12_combout\ <= NOT \data_bus[17]~12_combout\;
\reg_file|ALT_INV_READ[17].read_tri~1_combout\ <= NOT \reg_file|READ[17].read_tri~1_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux35~8_combout\ <= NOT \reg_file|FILE_REG_HW|Mux35~8_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[17].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[17].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[17].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[17].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[17].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[17].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[17].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[17].FF|q~q\;
\ALT_INV_data_bus[17]~11_combout\ <= NOT \data_bus[17]~11_combout\;
ALT_INV_write_data(17) <= NOT write_data(17);
\reg_file|ALT_INV_READ[17].read_tri~0_combout\ <= NOT \reg_file|READ[17].read_tri~0_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux35~7_combout\ <= NOT \reg_file|FILE_REG_HW|Mux35~7_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[17].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[17].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[17].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[17].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[17].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[17].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[17].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[17].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux35~6_combout\ <= NOT \reg_file|FILE_REG_HW|Mux35~6_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[17].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[17].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[17].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[17].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[17].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[17].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[17].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[17].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux35~5_combout\ <= NOT \reg_file|FILE_REG_HW|Mux35~5_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[17].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[17].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[17].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[17].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[17].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[17].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[17].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[17].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux35~4_combout\ <= NOT \reg_file|FILE_REG_HW|Mux35~4_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux35~3_combout\ <= NOT \reg_file|FILE_REG_HW|Mux35~3_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[17].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[17].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[17].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[17].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[17].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[17].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[17].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[17].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux35~2_combout\ <= NOT \reg_file|FILE_REG_HW|Mux35~2_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[17].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[17].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[17].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[17].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[17].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[17].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[17].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[17].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux35~1_combout\ <= NOT \reg_file|FILE_REG_HW|Mux35~1_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[17].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[17].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[17].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[17].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[17].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[17].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[17].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[17].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux35~0_combout\ <= NOT \reg_file|FILE_REG_HW|Mux35~0_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[17].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[17].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[17].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[17].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[17].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[17].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[17].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[17].FF|q~q\;
\ALT_INV_data_bus[16]~10_combout\ <= NOT \data_bus[16]~10_combout\;
\reg_file|ALT_INV_READ[16].read_tri~1_combout\ <= NOT \reg_file|READ[16].read_tri~1_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux33~8_combout\ <= NOT \reg_file|FILE_REG_HW|Mux33~8_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[16].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[16].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[16].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[16].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[16].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[16].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[16].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[16].FF|q~q\;
\ALT_INV_data_bus[16]~9_combout\ <= NOT \data_bus[16]~9_combout\;
ALT_INV_write_data(16) <= NOT write_data(16);
\reg_file|ALT_INV_READ[16].read_tri~0_combout\ <= NOT \reg_file|READ[16].read_tri~0_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux33~7_combout\ <= NOT \reg_file|FILE_REG_HW|Mux33~7_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[16].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[16].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[16].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[16].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[16].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[16].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[16].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[16].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux33~6_combout\ <= NOT \reg_file|FILE_REG_HW|Mux33~6_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[16].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[16].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[16].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[16].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[16].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[16].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[16].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[16].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux33~5_combout\ <= NOT \reg_file|FILE_REG_HW|Mux33~5_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[16].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[16].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[16].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[16].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[16].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[16].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[16].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[16].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux33~4_combout\ <= NOT \reg_file|FILE_REG_HW|Mux33~4_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux33~3_combout\ <= NOT \reg_file|FILE_REG_HW|Mux33~3_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[16].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[16].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[16].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[16].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[16].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[16].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[16].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[16].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux33~2_combout\ <= NOT \reg_file|FILE_REG_HW|Mux33~2_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[16].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[16].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[16].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[16].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[16].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[16].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[16].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[16].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux33~1_combout\ <= NOT \reg_file|FILE_REG_HW|Mux33~1_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[16].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[16].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[16].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[16].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[16].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[16].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[16].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[16].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux33~0_combout\ <= NOT \reg_file|FILE_REG_HW|Mux33~0_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[16].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[16].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[16].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[16].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[16].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[16].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[16].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[16].FF|q~q\;
\hex5|ALT_INV_WideOr0~0_combout\ <= NOT \hex5|WideOr0~0_combout\;
\ALT_INV_data_bus[23]~8_combout\ <= NOT \data_bus[23]~8_combout\;
\reg_file|ALT_INV_READ[23].read_tri~1_combout\ <= NOT \reg_file|READ[23].read_tri~1_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux47~8_combout\ <= NOT \reg_file|FILE_REG_HW|Mux47~8_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[23].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[23].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[23].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[23].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[23].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[23].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[23].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[23].FF|q~q\;
\ALT_INV_data_bus[23]~7_combout\ <= NOT \data_bus[23]~7_combout\;
ALT_INV_write_data(23) <= NOT write_data(23);
\reg_file|ALT_INV_READ[23].read_tri~0_combout\ <= NOT \reg_file|READ[23].read_tri~0_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux47~7_combout\ <= NOT \reg_file|FILE_REG_HW|Mux47~7_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[23].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[23].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[23].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[23].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[23].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[23].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[23].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[23].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux47~6_combout\ <= NOT \reg_file|FILE_REG_HW|Mux47~6_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[23].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[23].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[23].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[23].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[23].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[23].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[23].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[23].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux47~5_combout\ <= NOT \reg_file|FILE_REG_HW|Mux47~5_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[23].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[23].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[23].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[23].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[23].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[23].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[23].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[23].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux47~4_combout\ <= NOT \reg_file|FILE_REG_HW|Mux47~4_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux47~3_combout\ <= NOT \reg_file|FILE_REG_HW|Mux47~3_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[23].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[23].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[23].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[23].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[23].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[23].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[23].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[23].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux47~2_combout\ <= NOT \reg_file|FILE_REG_HW|Mux47~2_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[23].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[23].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[23].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[23].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[23].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[23].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[23].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[23].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux47~1_combout\ <= NOT \reg_file|FILE_REG_HW|Mux47~1_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[23].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[23].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[23].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[23].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[23].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[23].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[23].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[23].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux47~0_combout\ <= NOT \reg_file|FILE_REG_HW|Mux47~0_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[23].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[23].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[23].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[23].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[23].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[23].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[23].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[23].FF|q~q\;
\ALT_INV_data_bus[22]~6_combout\ <= NOT \data_bus[22]~6_combout\;
\reg_file|ALT_INV_READ[22].read_tri~1_combout\ <= NOT \reg_file|READ[22].read_tri~1_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux45~8_combout\ <= NOT \reg_file|FILE_REG_HW|Mux45~8_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[22].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[22].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[22].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[22].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[22].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[22].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[22].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[22].FF|q~q\;
\ALT_INV_data_bus[22]~5_combout\ <= NOT \data_bus[22]~5_combout\;
ALT_INV_write_data(22) <= NOT write_data(22);
\reg_file|ALT_INV_READ[22].read_tri~0_combout\ <= NOT \reg_file|READ[22].read_tri~0_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux45~7_combout\ <= NOT \reg_file|FILE_REG_HW|Mux45~7_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[22].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[22].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[22].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[22].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[22].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[22].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[22].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[22].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux45~6_combout\ <= NOT \reg_file|FILE_REG_HW|Mux45~6_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[22].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[22].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[22].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[22].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[22].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[22].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[22].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[22].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux45~5_combout\ <= NOT \reg_file|FILE_REG_HW|Mux45~5_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[22].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[22].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[22].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[22].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[22].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[22].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[22].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[22].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux45~4_combout\ <= NOT \reg_file|FILE_REG_HW|Mux45~4_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux45~3_combout\ <= NOT \reg_file|FILE_REG_HW|Mux45~3_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[22].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[22].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[22].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[22].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[22].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[22].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[22].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[22].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux45~2_combout\ <= NOT \reg_file|FILE_REG_HW|Mux45~2_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[22].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[22].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[22].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[22].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[22].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[22].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[22].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[22].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux45~1_combout\ <= NOT \reg_file|FILE_REG_HW|Mux45~1_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[22].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[22].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[22].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[22].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[22].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[22].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[22].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[22].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux45~0_combout\ <= NOT \reg_file|FILE_REG_HW|Mux45~0_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[22].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[22].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[22].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[22].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[22].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[22].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[22].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[22].FF|q~q\;
\ALT_INV_data_bus[21]~4_combout\ <= NOT \data_bus[21]~4_combout\;
\reg_file|ALT_INV_READ[21].read_tri~1_combout\ <= NOT \reg_file|READ[21].read_tri~1_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux43~8_combout\ <= NOT \reg_file|FILE_REG_HW|Mux43~8_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[21].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[21].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[21].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[21].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[21].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[21].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[21].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[21].FF|q~q\;
\ALT_INV_data_bus[21]~3_combout\ <= NOT \data_bus[21]~3_combout\;
ALT_INV_write_data(21) <= NOT write_data(21);
\reg_file|ALT_INV_READ[21].read_tri~0_combout\ <= NOT \reg_file|READ[21].read_tri~0_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux43~7_combout\ <= NOT \reg_file|FILE_REG_HW|Mux43~7_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[21].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[21].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[21].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[21].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[21].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[21].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[21].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[21].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux43~6_combout\ <= NOT \reg_file|FILE_REG_HW|Mux43~6_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[21].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[21].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[21].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[21].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[21].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[21].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[21].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[21].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux43~5_combout\ <= NOT \reg_file|FILE_REG_HW|Mux43~5_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[21].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[21].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[21].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[21].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[21].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[21].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[21].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[21].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux43~4_combout\ <= NOT \reg_file|FILE_REG_HW|Mux43~4_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux43~3_combout\ <= NOT \reg_file|FILE_REG_HW|Mux43~3_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[21].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[21].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[21].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[21].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[21].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[21].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[21].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[21].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux43~2_combout\ <= NOT \reg_file|FILE_REG_HW|Mux43~2_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[21].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[21].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[21].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[21].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[21].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[21].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[21].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[21].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux43~1_combout\ <= NOT \reg_file|FILE_REG_HW|Mux43~1_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[21].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[21].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[21].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[21].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[21].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[21].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[21].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[21].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux43~0_combout\ <= NOT \reg_file|FILE_REG_HW|Mux43~0_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[21].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[21].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[21].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[21].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[21].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[21].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[21].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[21].FF|q~q\;
\ALT_INV_data_bus[20]~2_combout\ <= NOT \data_bus[20]~2_combout\;
\reg_file|ALT_INV_READ[20].read_tri~1_combout\ <= NOT \reg_file|READ[20].read_tri~1_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux13~0_combout\ <= NOT \reg_file|FILE_REG_HW|Mux13~0_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux41~8_combout\ <= NOT \reg_file|FILE_REG_HW|Mux41~8_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[20].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[20].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[20].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[20].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[20].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[20].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[20].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[20].FF|q~q\;
\reg_file|ALT_INV_read_cond~combout\ <= NOT \reg_file|read_cond~combout\;
\ALT_INV_data_bus[20]~1_combout\ <= NOT \data_bus[20]~1_combout\;
ALT_INV_write_data(20) <= NOT write_data(20);
\reg_file|ALT_INV_READ[20].read_tri~0_combout\ <= NOT \reg_file|READ[20].read_tri~0_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux41~7_combout\ <= NOT \reg_file|FILE_REG_HW|Mux41~7_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[20].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[20].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[20].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[20].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[20].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[20].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[20].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[20].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux41~6_combout\ <= NOT \reg_file|FILE_REG_HW|Mux41~6_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[20].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[20].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[20].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[20].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[20].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[20].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[20].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[20].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux41~5_combout\ <= NOT \reg_file|FILE_REG_HW|Mux41~5_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[20].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[20].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[20].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[20].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[20].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[20].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[20].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[20].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux41~4_combout\ <= NOT \reg_file|FILE_REG_HW|Mux41~4_combout\;
\reg_file|FILE_REG_HW|ALT_INV_Mux41~3_combout\ <= NOT \reg_file|FILE_REG_HW|Mux41~3_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[20].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[20].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[20].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[20].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[20].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[20].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[20].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[20].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux41~2_combout\ <= NOT \reg_file|FILE_REG_HW|Mux41~2_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[20].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[20].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[20].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[20].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[20].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[20].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[20].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[20].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux41~1_combout\ <= NOT \reg_file|FILE_REG_HW|Mux41~1_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[20].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[20].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[20].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[20].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[20].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[20].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[20].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[20].FF|q~q\;
\reg_file|FILE_REG_HW|ALT_INV_Mux41~0_combout\ <= NOT \reg_file|FILE_REG_HW|Mux41~0_combout\;
\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[20].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[20].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[20].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[20].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[20].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[20].FF|q~q\;
\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[20].FF|ALT_INV_q~q\ <= NOT \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[20].FF|q~q\;
\ALT_INV_data_bus[20]~0_combout\ <= NOT \data_bus[20]~0_combout\;
ALT_INV_rw_state(2) <= NOT rw_state(2);
ALT_INV_rw_state(1) <= NOT rw_state(1);
\ALT_INV_Add1~93_sumout\ <= NOT \Add1~93_sumout\;
\ALT_INV_Add1~89_sumout\ <= NOT \Add1~89_sumout\;
\ALT_INV_Add1~85_sumout\ <= NOT \Add1~85_sumout\;
\ALT_INV_Add1~81_sumout\ <= NOT \Add1~81_sumout\;
\ALT_INV_Add1~77_sumout\ <= NOT \Add1~77_sumout\;
\ALT_INV_Add1~73_sumout\ <= NOT \Add1~73_sumout\;
\ALT_INV_Add1~69_sumout\ <= NOT \Add1~69_sumout\;
\ALT_INV_Add1~65_sumout\ <= NOT \Add1~65_sumout\;
\ALT_INV_Add1~61_sumout\ <= NOT \Add1~61_sumout\;
\ALT_INV_Add1~57_sumout\ <= NOT \Add1~57_sumout\;
\ALT_INV_Add1~53_sumout\ <= NOT \Add1~53_sumout\;
\ALT_INV_Add1~49_sumout\ <= NOT \Add1~49_sumout\;
\ALT_INV_Add1~45_sumout\ <= NOT \Add1~45_sumout\;
\ALT_INV_Add1~41_sumout\ <= NOT \Add1~41_sumout\;
\ALT_INV_Add1~37_sumout\ <= NOT \Add1~37_sumout\;
\ALT_INV_Add1~33_sumout\ <= NOT \Add1~33_sumout\;
\ALT_INV_Add1~29_sumout\ <= NOT \Add1~29_sumout\;
\ALT_INV_Add1~25_sumout\ <= NOT \Add1~25_sumout\;
\ALT_INV_Add1~21_sumout\ <= NOT \Add1~21_sumout\;
\ALT_INV_Add1~17_sumout\ <= NOT \Add1~17_sumout\;
\ALT_INV_Add1~13_sumout\ <= NOT \Add1~13_sumout\;
\ALT_INV_Add1~9_sumout\ <= NOT \Add1~9_sumout\;
\ALT_INV_Add1~5_sumout\ <= NOT \Add1~5_sumout\;
\ALT_INV_Add1~1_sumout\ <= NOT \Add1~1_sumout\;
ALT_INV_hex_value(7) <= NOT hex_value(7);
ALT_INV_hex_value(6) <= NOT hex_value(6);
ALT_INV_hex_value(5) <= NOT hex_value(5);
ALT_INV_hex_value(4) <= NOT hex_value(4);
ALT_INV_hex_value(11) <= NOT hex_value(11);
ALT_INV_hex_value(10) <= NOT hex_value(10);
ALT_INV_hex_value(9) <= NOT hex_value(9);
ALT_INV_hex_value(8) <= NOT hex_value(8);
ALT_INV_hex_value(15) <= NOT hex_value(15);
ALT_INV_hex_value(14) <= NOT hex_value(14);
ALT_INV_hex_value(13) <= NOT hex_value(13);
ALT_INV_hex_value(12) <= NOT hex_value(12);
ALT_INV_i(4) <= NOT i(4);
ALT_INV_i(3) <= NOT i(3);
ALT_INV_j(3) <= NOT j(3);
ALT_INV_i(2) <= NOT i(2);
ALT_INV_j(2) <= NOT j(2);
ALT_INV_i(1) <= NOT i(1);
ALT_INV_j(1) <= NOT j(1);
ALT_INV_i(5) <= NOT i(5);
ALT_INV_address(4) <= NOT address(4);
ALT_INV_address(3) <= NOT address(3);
ALT_INV_address(2) <= NOT address(2);
ALT_INV_address(1) <= NOT address(1);
ALT_INV_address(0) <= NOT address(0);

-- Location: IOOBUF_X52_Y0_N2
\LEDR[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => address(0),
	devoe => ww_devoe,
	o => ww_LEDR(0));

-- Location: IOOBUF_X52_Y0_N19
\LEDR[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => address(1),
	devoe => ww_devoe,
	o => ww_LEDR(1));

-- Location: IOOBUF_X60_Y0_N2
\LEDR[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => address(2),
	devoe => ww_devoe,
	o => ww_LEDR(2));

-- Location: IOOBUF_X80_Y0_N2
\LEDR[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => address(3),
	devoe => ww_devoe,
	o => ww_LEDR(3));

-- Location: IOOBUF_X60_Y0_N19
\LEDR[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => address(4),
	devoe => ww_devoe,
	o => ww_LEDR(4));

-- Location: IOOBUF_X80_Y0_N19
\LEDR[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(5));

-- Location: IOOBUF_X84_Y0_N2
\LEDR[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(6));

-- Location: IOOBUF_X89_Y6_N5
\LEDR[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(7));

-- Location: IOOBUF_X89_Y8_N5
\LEDR[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(8));

-- Location: IOOBUF_X89_Y6_N22
\LEDR[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => rw_state(0),
	devoe => ww_devoe,
	o => ww_LEDR(9));

-- Location: IOOBUF_X89_Y20_N62
\HEX5[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex5|WideOr6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(0));

-- Location: IOOBUF_X89_Y21_N56
\HEX5[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex5|WideOr5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(1));

-- Location: IOOBUF_X89_Y25_N22
\HEX5[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex5|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(2));

-- Location: IOOBUF_X89_Y23_N22
\HEX5[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex5|WideOr3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(3));

-- Location: IOOBUF_X89_Y9_N56
\HEX5[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex5|WideOr2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(4));

-- Location: IOOBUF_X89_Y23_N5
\HEX5[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex5|WideOr1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(5));

-- Location: IOOBUF_X89_Y9_N39
\HEX5[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex5|ALT_INV_WideOr0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(6));

-- Location: IOOBUF_X89_Y11_N45
\HEX4[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex4|WideOr6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(0));

-- Location: IOOBUF_X89_Y13_N5
\HEX4[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex4|WideOr5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(1));

-- Location: IOOBUF_X89_Y13_N22
\HEX4[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex4|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(2));

-- Location: IOOBUF_X89_Y8_N22
\HEX4[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex4|WideOr3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(3));

-- Location: IOOBUF_X89_Y15_N22
\HEX4[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex4|WideOr2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(4));

-- Location: IOOBUF_X89_Y15_N5
\HEX4[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex4|WideOr1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(5));

-- Location: IOOBUF_X89_Y20_N45
\HEX4[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex4|ALT_INV_WideOr0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(6));

-- Location: IOOBUF_X89_Y16_N5
\HEX3[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex3|WideOr6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(0));

-- Location: IOOBUF_X89_Y16_N22
\HEX3[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex3|WideOr5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(1));

-- Location: IOOBUF_X89_Y4_N45
\HEX3[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex3|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(2));

-- Location: IOOBUF_X89_Y4_N62
\HEX3[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex3|WideOr3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(3));

-- Location: IOOBUF_X89_Y21_N39
\HEX3[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex3|WideOr2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(4));

-- Location: IOOBUF_X89_Y11_N62
\HEX3[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex3|WideOr1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(5));

-- Location: IOOBUF_X89_Y9_N5
\HEX3[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex3|ALT_INV_WideOr0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(6));

-- Location: IOOBUF_X89_Y9_N22
\HEX2[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex2|WideOr6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(0));

-- Location: IOOBUF_X89_Y23_N39
\HEX2[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex2|WideOr5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(1));

-- Location: IOOBUF_X89_Y23_N56
\HEX2[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex2|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(2));

-- Location: IOOBUF_X89_Y20_N79
\HEX2[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex2|WideOr3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(3));

-- Location: IOOBUF_X89_Y25_N39
\HEX2[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex2|WideOr2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(4));

-- Location: IOOBUF_X89_Y20_N96
\HEX2[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex2|WideOr1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(5));

-- Location: IOOBUF_X89_Y25_N56
\HEX2[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex2|ALT_INV_WideOr0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(6));

-- Location: IOOBUF_X89_Y6_N39
\HEX1[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex1|WideOr6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(0));

-- Location: IOOBUF_X89_Y6_N56
\HEX1[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex1|WideOr5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(1));

-- Location: IOOBUF_X89_Y16_N39
\HEX1[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex1|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(2));

-- Location: IOOBUF_X89_Y16_N56
\HEX1[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex1|WideOr3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(3));

-- Location: IOOBUF_X89_Y15_N39
\HEX1[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex1|WideOr2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(4));

-- Location: IOOBUF_X89_Y15_N56
\HEX1[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex1|WideOr1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(5));

-- Location: IOOBUF_X89_Y8_N56
\HEX1[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex1|ALT_INV_WideOr0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(6));

-- Location: IOOBUF_X89_Y8_N39
\HEX0[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex0|WideOr6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(0));

-- Location: IOOBUF_X89_Y11_N79
\HEX0[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex0|WideOr5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(1));

-- Location: IOOBUF_X89_Y11_N96
\HEX0[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex0|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(2));

-- Location: IOOBUF_X89_Y4_N79
\HEX0[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex0|WideOr3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(3));

-- Location: IOOBUF_X89_Y13_N56
\HEX0[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex0|WideOr2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(4));

-- Location: IOOBUF_X89_Y13_N39
\HEX0[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex0|WideOr1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(5));

-- Location: IOOBUF_X89_Y4_N96
\HEX0[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex0|ALT_INV_WideOr0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(6));

-- Location: IOIBUF_X12_Y0_N18
\SW[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: IOIBUF_X32_Y0_N1
\CLOCK_50~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: CLKCTRL_G7
\CLOCK_50~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~input_o\,
	outclk => \CLOCK_50~inputCLKENA0_outclk\);

-- Location: LABCELL_X35_Y36_N12
\clock_divider|div_clks[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \clock_divider|div_clks[0]~0_combout\ = ( !\clock_divider|div_clks\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \clock_divider|ALT_INV_div_clks\(0),
	combout => \clock_divider|div_clks[0]~0_combout\);

-- Location: FF_X35_Y36_N31
\clock_divider|div_clks[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \clock_divider|div_clks[0]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clock_divider|div_clks\(0));

-- Location: LABCELL_X35_Y36_N30
\clock_divider|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \clock_divider|Add0~1_sumout\ = SUM(( \clock_divider|div_clks\(0) ) + ( \clock_divider|div_clks\(1) ) + ( !VCC ))
-- \clock_divider|Add0~2\ = CARRY(( \clock_divider|div_clks\(0) ) + ( \clock_divider|div_clks\(1) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clock_divider|ALT_INV_div_clks\(1),
	datad => \clock_divider|ALT_INV_div_clks\(0),
	cin => GND,
	sumout => \clock_divider|Add0~1_sumout\,
	cout => \clock_divider|Add0~2\);

-- Location: FF_X35_Y36_N14
\clock_divider|div_clks[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \clock_divider|Add0~1_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clock_divider|div_clks\(1));

-- Location: LABCELL_X35_Y36_N33
\clock_divider|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \clock_divider|Add0~89_sumout\ = SUM(( \clock_divider|div_clks\(2) ) + ( GND ) + ( \clock_divider|Add0~2\ ))
-- \clock_divider|Add0~90\ = CARRY(( \clock_divider|div_clks\(2) ) + ( GND ) + ( \clock_divider|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clock_divider|ALT_INV_div_clks\(2),
	cin => \clock_divider|Add0~2\,
	sumout => \clock_divider|Add0~89_sumout\,
	cout => \clock_divider|Add0~90\);

-- Location: FF_X35_Y36_N35
\clock_divider|div_clks[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clock_divider|Add0~89_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clock_divider|div_clks\(2));

-- Location: LABCELL_X35_Y36_N36
\clock_divider|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \clock_divider|Add0~85_sumout\ = SUM(( \clock_divider|div_clks\(3) ) + ( GND ) + ( \clock_divider|Add0~90\ ))
-- \clock_divider|Add0~86\ = CARRY(( \clock_divider|div_clks\(3) ) + ( GND ) + ( \clock_divider|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clock_divider|ALT_INV_div_clks\(3),
	cin => \clock_divider|Add0~90\,
	sumout => \clock_divider|Add0~85_sumout\,
	cout => \clock_divider|Add0~86\);

-- Location: FF_X35_Y36_N38
\clock_divider|div_clks[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clock_divider|Add0~85_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clock_divider|div_clks\(3));

-- Location: LABCELL_X35_Y36_N39
\clock_divider|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \clock_divider|Add0~81_sumout\ = SUM(( \clock_divider|div_clks\(4) ) + ( GND ) + ( \clock_divider|Add0~86\ ))
-- \clock_divider|Add0~82\ = CARRY(( \clock_divider|div_clks\(4) ) + ( GND ) + ( \clock_divider|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clock_divider|ALT_INV_div_clks\(4),
	cin => \clock_divider|Add0~86\,
	sumout => \clock_divider|Add0~81_sumout\,
	cout => \clock_divider|Add0~82\);

-- Location: FF_X35_Y36_N41
\clock_divider|div_clks[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clock_divider|Add0~81_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clock_divider|div_clks\(4));

-- Location: LABCELL_X35_Y36_N42
\clock_divider|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \clock_divider|Add0~77_sumout\ = SUM(( \clock_divider|div_clks\(5) ) + ( GND ) + ( \clock_divider|Add0~82\ ))
-- \clock_divider|Add0~78\ = CARRY(( \clock_divider|div_clks\(5) ) + ( GND ) + ( \clock_divider|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clock_divider|ALT_INV_div_clks\(5),
	cin => \clock_divider|Add0~82\,
	sumout => \clock_divider|Add0~77_sumout\,
	cout => \clock_divider|Add0~78\);

-- Location: FF_X35_Y36_N44
\clock_divider|div_clks[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clock_divider|Add0~77_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clock_divider|div_clks\(5));

-- Location: LABCELL_X35_Y36_N45
\clock_divider|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \clock_divider|Add0~73_sumout\ = SUM(( \clock_divider|div_clks\(6) ) + ( GND ) + ( \clock_divider|Add0~78\ ))
-- \clock_divider|Add0~74\ = CARRY(( \clock_divider|div_clks\(6) ) + ( GND ) + ( \clock_divider|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clock_divider|ALT_INV_div_clks\(6),
	cin => \clock_divider|Add0~78\,
	sumout => \clock_divider|Add0~73_sumout\,
	cout => \clock_divider|Add0~74\);

-- Location: FF_X35_Y36_N47
\clock_divider|div_clks[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clock_divider|Add0~73_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clock_divider|div_clks\(6));

-- Location: LABCELL_X35_Y36_N48
\clock_divider|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \clock_divider|Add0~69_sumout\ = SUM(( \clock_divider|div_clks\(7) ) + ( GND ) + ( \clock_divider|Add0~74\ ))
-- \clock_divider|Add0~70\ = CARRY(( \clock_divider|div_clks\(7) ) + ( GND ) + ( \clock_divider|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clock_divider|ALT_INV_div_clks\(7),
	cin => \clock_divider|Add0~74\,
	sumout => \clock_divider|Add0~69_sumout\,
	cout => \clock_divider|Add0~70\);

-- Location: FF_X35_Y36_N50
\clock_divider|div_clks[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clock_divider|Add0~69_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clock_divider|div_clks\(7));

-- Location: LABCELL_X35_Y36_N51
\clock_divider|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \clock_divider|Add0~65_sumout\ = SUM(( \clock_divider|div_clks\(8) ) + ( GND ) + ( \clock_divider|Add0~70\ ))
-- \clock_divider|Add0~66\ = CARRY(( \clock_divider|div_clks\(8) ) + ( GND ) + ( \clock_divider|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clock_divider|ALT_INV_div_clks\(8),
	cin => \clock_divider|Add0~70\,
	sumout => \clock_divider|Add0~65_sumout\,
	cout => \clock_divider|Add0~66\);

-- Location: FF_X35_Y36_N53
\clock_divider|div_clks[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clock_divider|Add0~65_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clock_divider|div_clks\(8));

-- Location: LABCELL_X35_Y36_N54
\clock_divider|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \clock_divider|Add0~61_sumout\ = SUM(( \clock_divider|div_clks\(9) ) + ( GND ) + ( \clock_divider|Add0~66\ ))
-- \clock_divider|Add0~62\ = CARRY(( \clock_divider|div_clks\(9) ) + ( GND ) + ( \clock_divider|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clock_divider|ALT_INV_div_clks\(9),
	cin => \clock_divider|Add0~66\,
	sumout => \clock_divider|Add0~61_sumout\,
	cout => \clock_divider|Add0~62\);

-- Location: FF_X35_Y36_N56
\clock_divider|div_clks[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clock_divider|Add0~61_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clock_divider|div_clks\(9));

-- Location: LABCELL_X35_Y36_N57
\clock_divider|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \clock_divider|Add0~57_sumout\ = SUM(( \clock_divider|div_clks\(10) ) + ( GND ) + ( \clock_divider|Add0~62\ ))
-- \clock_divider|Add0~58\ = CARRY(( \clock_divider|div_clks\(10) ) + ( GND ) + ( \clock_divider|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clock_divider|ALT_INV_div_clks\(10),
	cin => \clock_divider|Add0~62\,
	sumout => \clock_divider|Add0~57_sumout\,
	cout => \clock_divider|Add0~58\);

-- Location: FF_X35_Y36_N59
\clock_divider|div_clks[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clock_divider|Add0~57_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clock_divider|div_clks\(10));

-- Location: LABCELL_X35_Y35_N0
\clock_divider|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \clock_divider|Add0~53_sumout\ = SUM(( \clock_divider|div_clks\(11) ) + ( GND ) + ( \clock_divider|Add0~58\ ))
-- \clock_divider|Add0~54\ = CARRY(( \clock_divider|div_clks\(11) ) + ( GND ) + ( \clock_divider|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clock_divider|ALT_INV_div_clks\(11),
	cin => \clock_divider|Add0~58\,
	sumout => \clock_divider|Add0~53_sumout\,
	cout => \clock_divider|Add0~54\);

-- Location: FF_X35_Y35_N2
\clock_divider|div_clks[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clock_divider|Add0~53_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clock_divider|div_clks\(11));

-- Location: LABCELL_X35_Y35_N3
\clock_divider|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \clock_divider|Add0~49_sumout\ = SUM(( \clock_divider|div_clks\(12) ) + ( GND ) + ( \clock_divider|Add0~54\ ))
-- \clock_divider|Add0~50\ = CARRY(( \clock_divider|div_clks\(12) ) + ( GND ) + ( \clock_divider|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clock_divider|ALT_INV_div_clks\(12),
	cin => \clock_divider|Add0~54\,
	sumout => \clock_divider|Add0~49_sumout\,
	cout => \clock_divider|Add0~50\);

-- Location: FF_X35_Y35_N5
\clock_divider|div_clks[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clock_divider|Add0~49_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clock_divider|div_clks\(12));

-- Location: LABCELL_X35_Y35_N6
\clock_divider|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \clock_divider|Add0~45_sumout\ = SUM(( \clock_divider|div_clks\(13) ) + ( GND ) + ( \clock_divider|Add0~50\ ))
-- \clock_divider|Add0~46\ = CARRY(( \clock_divider|div_clks\(13) ) + ( GND ) + ( \clock_divider|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clock_divider|ALT_INV_div_clks\(13),
	cin => \clock_divider|Add0~50\,
	sumout => \clock_divider|Add0~45_sumout\,
	cout => \clock_divider|Add0~46\);

-- Location: FF_X35_Y35_N8
\clock_divider|div_clks[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clock_divider|Add0~45_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clock_divider|div_clks\(13));

-- Location: LABCELL_X35_Y35_N9
\clock_divider|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \clock_divider|Add0~41_sumout\ = SUM(( \clock_divider|div_clks\(14) ) + ( GND ) + ( \clock_divider|Add0~46\ ))
-- \clock_divider|Add0~42\ = CARRY(( \clock_divider|div_clks\(14) ) + ( GND ) + ( \clock_divider|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clock_divider|ALT_INV_div_clks\(14),
	cin => \clock_divider|Add0~46\,
	sumout => \clock_divider|Add0~41_sumout\,
	cout => \clock_divider|Add0~42\);

-- Location: FF_X35_Y35_N11
\clock_divider|div_clks[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clock_divider|Add0~41_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clock_divider|div_clks\(14));

-- Location: LABCELL_X35_Y35_N12
\clock_divider|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \clock_divider|Add0~37_sumout\ = SUM(( \clock_divider|div_clks\(15) ) + ( GND ) + ( \clock_divider|Add0~42\ ))
-- \clock_divider|Add0~38\ = CARRY(( \clock_divider|div_clks\(15) ) + ( GND ) + ( \clock_divider|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clock_divider|ALT_INV_div_clks\(15),
	cin => \clock_divider|Add0~42\,
	sumout => \clock_divider|Add0~37_sumout\,
	cout => \clock_divider|Add0~38\);

-- Location: FF_X35_Y35_N14
\clock_divider|div_clks[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clock_divider|Add0~37_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clock_divider|div_clks\(15));

-- Location: LABCELL_X35_Y35_N15
\clock_divider|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \clock_divider|Add0~33_sumout\ = SUM(( \clock_divider|div_clks\(16) ) + ( GND ) + ( \clock_divider|Add0~38\ ))
-- \clock_divider|Add0~34\ = CARRY(( \clock_divider|div_clks\(16) ) + ( GND ) + ( \clock_divider|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clock_divider|ALT_INV_div_clks\(16),
	cin => \clock_divider|Add0~38\,
	sumout => \clock_divider|Add0~33_sumout\,
	cout => \clock_divider|Add0~34\);

-- Location: FF_X35_Y35_N17
\clock_divider|div_clks[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clock_divider|Add0~33_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clock_divider|div_clks\(16));

-- Location: LABCELL_X35_Y35_N18
\clock_divider|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \clock_divider|Add0~29_sumout\ = SUM(( \clock_divider|div_clks\(17) ) + ( GND ) + ( \clock_divider|Add0~34\ ))
-- \clock_divider|Add0~30\ = CARRY(( \clock_divider|div_clks\(17) ) + ( GND ) + ( \clock_divider|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clock_divider|ALT_INV_div_clks\(17),
	cin => \clock_divider|Add0~34\,
	sumout => \clock_divider|Add0~29_sumout\,
	cout => \clock_divider|Add0~30\);

-- Location: FF_X35_Y35_N20
\clock_divider|div_clks[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clock_divider|Add0~29_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clock_divider|div_clks\(17));

-- Location: LABCELL_X35_Y35_N21
\clock_divider|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \clock_divider|Add0~25_sumout\ = SUM(( \clock_divider|div_clks\(18) ) + ( GND ) + ( \clock_divider|Add0~30\ ))
-- \clock_divider|Add0~26\ = CARRY(( \clock_divider|div_clks\(18) ) + ( GND ) + ( \clock_divider|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clock_divider|ALT_INV_div_clks\(18),
	cin => \clock_divider|Add0~30\,
	sumout => \clock_divider|Add0~25_sumout\,
	cout => \clock_divider|Add0~26\);

-- Location: FF_X35_Y35_N23
\clock_divider|div_clks[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clock_divider|Add0~25_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clock_divider|div_clks\(18));

-- Location: LABCELL_X35_Y35_N24
\clock_divider|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \clock_divider|Add0~21_sumout\ = SUM(( \clock_divider|div_clks\(19) ) + ( GND ) + ( \clock_divider|Add0~26\ ))
-- \clock_divider|Add0~22\ = CARRY(( \clock_divider|div_clks\(19) ) + ( GND ) + ( \clock_divider|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clock_divider|ALT_INV_div_clks\(19),
	cin => \clock_divider|Add0~26\,
	sumout => \clock_divider|Add0~21_sumout\,
	cout => \clock_divider|Add0~22\);

-- Location: FF_X35_Y35_N26
\clock_divider|div_clks[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clock_divider|Add0~21_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clock_divider|div_clks\(19));

-- Location: LABCELL_X35_Y35_N27
\clock_divider|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \clock_divider|Add0~17_sumout\ = SUM(( \clock_divider|div_clks\(20) ) + ( GND ) + ( \clock_divider|Add0~22\ ))
-- \clock_divider|Add0~18\ = CARRY(( \clock_divider|div_clks\(20) ) + ( GND ) + ( \clock_divider|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clock_divider|ALT_INV_div_clks\(20),
	cin => \clock_divider|Add0~22\,
	sumout => \clock_divider|Add0~17_sumout\,
	cout => \clock_divider|Add0~18\);

-- Location: FF_X35_Y35_N29
\clock_divider|div_clks[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clock_divider|Add0~17_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clock_divider|div_clks\(20));

-- Location: LABCELL_X35_Y35_N30
\clock_divider|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \clock_divider|Add0~13_sumout\ = SUM(( \clock_divider|div_clks\(21) ) + ( GND ) + ( \clock_divider|Add0~18\ ))
-- \clock_divider|Add0~14\ = CARRY(( \clock_divider|div_clks\(21) ) + ( GND ) + ( \clock_divider|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clock_divider|ALT_INV_div_clks\(21),
	cin => \clock_divider|Add0~18\,
	sumout => \clock_divider|Add0~13_sumout\,
	cout => \clock_divider|Add0~14\);

-- Location: FF_X35_Y35_N32
\clock_divider|div_clks[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clock_divider|Add0~13_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clock_divider|div_clks\(21));

-- Location: LABCELL_X35_Y35_N33
\clock_divider|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \clock_divider|Add0~9_sumout\ = SUM(( \clock_divider|div_clks\(22) ) + ( GND ) + ( \clock_divider|Add0~14\ ))
-- \clock_divider|Add0~10\ = CARRY(( \clock_divider|div_clks\(22) ) + ( GND ) + ( \clock_divider|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clock_divider|ALT_INV_div_clks\(22),
	cin => \clock_divider|Add0~14\,
	sumout => \clock_divider|Add0~9_sumout\,
	cout => \clock_divider|Add0~10\);

-- Location: FF_X35_Y35_N35
\clock_divider|div_clks[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clock_divider|Add0~9_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clock_divider|div_clks\(22));

-- Location: LABCELL_X35_Y35_N36
\clock_divider|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \clock_divider|Add0~5_sumout\ = SUM(( \clock_divider|div_clks\(23) ) + ( GND ) + ( \clock_divider|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clock_divider|ALT_INV_div_clks\(23),
	cin => \clock_divider|Add0~10\,
	sumout => \clock_divider|Add0~5_sumout\);

-- Location: FF_X35_Y35_N56
\clock_divider|div_clks[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \clock_divider|Add0~5_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clock_divider|div_clks\(23));

-- Location: LABCELL_X36_Y36_N21
sys_clk : cyclonev_lcell_comb
-- Equation(s):
-- \sys_clk~combout\ = LCELL(( \clock_divider|div_clks\(1) & ( (!\SW[0]~input_o\) # (\clock_divider|div_clks\(23)) ) ) # ( !\clock_divider|div_clks\(1) & ( (\SW[0]~input_o\ & \clock_divider|div_clks\(23)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SW[0]~input_o\,
	datad => \clock_divider|ALT_INV_div_clks\(23),
	dataf => \clock_divider|ALT_INV_div_clks\(1),
	combout => \sys_clk~combout\);

-- Location: IOIBUF_X40_Y0_N18
\KEY[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(3),
	o => \KEY[3]~input_o\);

-- Location: LABCELL_X35_Y39_N27
\i~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \i~2_combout\ = ( \KEY[3]~input_o\ & ( !i(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_i(0),
	dataf => \ALT_INV_KEY[3]~input_o\,
	combout => \i~2_combout\);

-- Location: LABCELL_X37_Y39_N24
\i[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \i[2]~0_combout\ = ( i(5) & ( \KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_KEY[3]~input_o\,
	dataf => ALT_INV_i(5),
	combout => \i[2]~0_combout\);

-- Location: FF_X35_Y39_N20
\i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \i~2_combout\,
	sload => VCC,
	ena => \ALT_INV_i[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => i(0));

-- Location: LABCELL_X35_Y39_N24
\Add2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~0_combout\ = ( i(1) & ( !i(0) ) ) # ( !i(1) & ( i(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_i(0),
	dataf => ALT_INV_i(1),
	combout => \Add2~0_combout\);

-- Location: FF_X35_Y39_N11
\i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \Add2~0_combout\,
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \ALT_INV_i[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => i(1));

-- Location: LABCELL_X35_Y39_N9
\Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~1_combout\ = !i(2) $ (((!i(0)) # (!i(1))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101011010000011110101101000001111010110100000111101011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_i(0),
	datac => ALT_INV_i(2),
	datad => ALT_INV_i(1),
	combout => \Add2~1_combout\);

-- Location: FF_X35_Y39_N8
\i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \Add2~1_combout\,
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \ALT_INV_i[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => i(2));

-- Location: LABCELL_X35_Y39_N6
\Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~0_combout\ = (i(0) & (i(1) & i(2)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000100000000000100010000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_i(0),
	datab => ALT_INV_i(1),
	datad => ALT_INV_i(2),
	combout => \Equal0~0_combout\);

-- Location: LABCELL_X35_Y38_N51
\Add2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~2_combout\ = ( i(3) & ( !\Equal0~0_combout\ ) ) # ( !i(3) & ( \Equal0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal0~0_combout\,
	dataf => ALT_INV_i(3),
	combout => \Add2~2_combout\);

-- Location: FF_X35_Y38_N50
\i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \Add2~2_combout\,
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \ALT_INV_i[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => i(3));

-- Location: LABCELL_X35_Y38_N48
\Add2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~3_combout\ = !i(4) $ (((!\Equal0~0_combout\) # (!i(3))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101011010000011110101101000001111010110100000111101011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal0~0_combout\,
	datac => ALT_INV_i(4),
	datad => ALT_INV_i(3),
	combout => \Add2~3_combout\);

-- Location: FF_X35_Y39_N14
\i[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \Add2~3_combout\,
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \ALT_INV_i[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => i(4));

-- Location: LABCELL_X35_Y39_N12
\i~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \i~1_combout\ = ( i(4) & ( i(1) & ( ((i(0) & (i(3) & i(2)))) # (i(5)) ) ) ) # ( !i(4) & ( i(1) & ( i(5) ) ) ) # ( i(4) & ( !i(1) & ( i(5) ) ) ) # ( !i(4) & ( !i(1) & ( i(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_i(0),
	datab => ALT_INV_i(3),
	datac => ALT_INV_i(5),
	datad => ALT_INV_i(2),
	datae => ALT_INV_i(4),
	dataf => ALT_INV_i(1),
	combout => \i~1_combout\);

-- Location: FF_X37_Y39_N11
\i[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \i~1_combout\,
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => i(5));

-- Location: LABCELL_X37_Y39_N6
\j~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \j~0_combout\ = ( !j(0) & ( \KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_KEY[3]~input_o\,
	dataf => ALT_INV_j(0),
	combout => \j~0_combout\);

-- Location: LABCELL_X37_Y39_N9
\rw_state~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \rw_state~0_combout\ = (!\KEY[3]~input_o\) # (i(5))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011111111110011001111111111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_KEY[3]~input_o\,
	datad => ALT_INV_i(5),
	combout => \rw_state~0_combout\);

-- Location: FF_X37_Y39_N23
\j[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \j~0_combout\,
	sload => VCC,
	ena => \rw_state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => j(0));

-- Location: LABCELL_X35_Y39_N0
\address~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \address~0_combout\ = ( j(0) & ( (i(0)) # (i(5)) ) ) # ( !j(0) & ( (!i(5) & i(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_i(5),
	datac => ALT_INV_i(0),
	dataf => ALT_INV_j(0),
	combout => \address~0_combout\);

-- Location: FF_X35_Y39_N2
\address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \address~0_combout\,
	sclr => \ALT_INV_KEY[3]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => address(0));

-- Location: LABCELL_X37_Y39_N27
\Add3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~0_combout\ = ( j(0) & ( !j(1) ) ) # ( !j(0) & ( j(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_j(1),
	dataf => ALT_INV_j(0),
	combout => \Add3~0_combout\);

-- Location: FF_X37_Y39_N47
\j[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \Add3~0_combout\,
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \rw_state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => j(1));

-- Location: LABCELL_X35_Y39_N3
\address~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \address~1_combout\ = ( j(1) & ( (i(1)) # (i(5)) ) ) # ( !j(1) & ( (!i(5) & i(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_i(5),
	datac => ALT_INV_i(1),
	dataf => ALT_INV_j(1),
	combout => \address~1_combout\);

-- Location: FF_X35_Y39_N5
\address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \address~1_combout\,
	sclr => \ALT_INV_KEY[3]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => address(1));

-- Location: LABCELL_X37_Y39_N45
\Add3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~1_combout\ = ( j(1) & ( j(0) & ( !j(2) ) ) ) # ( !j(1) & ( j(0) & ( j(2) ) ) ) # ( j(1) & ( !j(0) & ( j(2) ) ) ) # ( !j(1) & ( !j(0) & ( j(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011111111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_j(2),
	datae => ALT_INV_j(1),
	dataf => ALT_INV_j(0),
	combout => \Add3~1_combout\);

-- Location: FF_X37_Y39_N44
\j[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \Add3~1_combout\,
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \rw_state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => j(2));

-- Location: LABCELL_X37_Y39_N30
\address~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \address~2_combout\ = ( i(5) & ( j(2) ) ) # ( !i(5) & ( i(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_i(2),
	datad => ALT_INV_j(2),
	dataf => ALT_INV_i(5),
	combout => \address~2_combout\);

-- Location: FF_X37_Y39_N32
\address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \address~2_combout\,
	sclr => \ALT_INV_KEY[3]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => address(2));

-- Location: LABCELL_X37_Y39_N21
\Add3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~2_combout\ = ( j(0) & ( j(3) & ( (!j(1)) # (!j(2)) ) ) ) # ( !j(0) & ( j(3) ) ) # ( j(0) & ( !j(3) & ( (j(1) & j(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001111111111111111111111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_j(1),
	datac => ALT_INV_j(2),
	datae => ALT_INV_j(0),
	dataf => ALT_INV_j(3),
	combout => \Add3~2_combout\);

-- Location: FF_X37_Y39_N20
\j[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \Add3~2_combout\,
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \rw_state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => j(3));

-- Location: LABCELL_X35_Y38_N42
\address~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \address~3_combout\ = ( j(3) & ( (i(3)) # (i(5)) ) ) # ( !j(3) & ( (!i(5) & i(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_i(5),
	datac => ALT_INV_i(3),
	dataf => ALT_INV_j(3),
	combout => \address~3_combout\);

-- Location: FF_X35_Y38_N44
\address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \address~3_combout\,
	sclr => \ALT_INV_KEY[3]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => address(3));

-- Location: IOIBUF_X36_Y0_N1
\KEY[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: LABCELL_X35_Y38_N45
\address~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \address~4_combout\ = ( \KEY[0]~input_o\ & ( (i(4)) # (i(5)) ) ) # ( !\KEY[0]~input_o\ & ( (!i(5) & i(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_i(5),
	datac => ALT_INV_i(4),
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \address~4_combout\);

-- Location: FF_X35_Y38_N47
\address[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \address~4_combout\,
	sclr => \ALT_INV_KEY[3]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => address(4));

-- Location: LABCELL_X35_Y32_N36
\rw_state[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \rw_state[0]~1_combout\ = !\rw_state~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rw_state~0_combout\,
	combout => \rw_state[0]~1_combout\);

-- Location: FF_X35_Y32_N37
\rw_state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \rw_state[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rw_state(0));

-- Location: LABCELL_X35_Y32_N39
\rw_state[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \rw_state[2]~2_combout\ = !\rw_state~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rw_state~0_combout\,
	combout => \rw_state[2]~2_combout\);

-- Location: FF_X35_Y32_N41
\rw_state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \rw_state[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rw_state(2));

-- Location: FF_X37_Y39_N26
\rw_state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \i[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rw_state(1));

-- Location: LABCELL_X45_Y36_N33
\reg_file|read_cond\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|read_cond~combout\ = ( rw_state(1) & ( !rw_state(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_rw_state(2),
	dataf => ALT_INV_rw_state(1),
	combout => \reg_file|read_cond~combout\);

-- Location: LABCELL_X42_Y35_N3
\reg_file|FILE_REG_HW|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux13~0_combout\ = (address(3) & !address(2))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_address(3),
	datad => ALT_INV_address(2),
	combout => \reg_file|FILE_REG_HW|Mux13~0_combout\);

-- Location: LABCELL_X42_Y36_N15
\reg_file|WRITE[21].write_tri~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|WRITE[21].write_tri~0_combout\ = ( rw_state(1) ) # ( !rw_state(1) & ( (!rw_state(2)) # (!\data_bus[21]~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111010111110101111101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rw_state(2),
	datac => \ALT_INV_data_bus[21]~4_combout\,
	dataf => ALT_INV_rw_state(1),
	combout => \reg_file|WRITE[21].write_tri~0_combout\);

-- Location: CLKCTRL_G6
\KEY[3]~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \KEY[3]~input_o\,
	outclk => \KEY[3]~inputCLKENA0_outclk\);

-- Location: LABCELL_X40_Y36_N54
\reg_file|FILE_REG_HW|WRITE[11].mux|and_sel1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|WRITE[11].mux|and_sel1~0_combout\ = ( address(1) & ( !address(2) & ( (rw_state(2) & (address(3) & (!address(4) & address(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rw_state(2),
	datab => ALT_INV_address(3),
	datac => ALT_INV_address(4),
	datad => ALT_INV_address(0),
	datae => ALT_INV_address(1),
	dataf => ALT_INV_address(2),
	combout => \reg_file|FILE_REG_HW|WRITE[11].mux|and_sel1~0_combout\);

-- Location: FF_X42_Y36_N16
\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[21].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|WRITE[21].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[11].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[21].FF|q~q\);

-- Location: LABCELL_X42_Y36_N18
\reg_file|FILE_REG_HW|WRITE[9].mux|and_sel1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|WRITE[9].mux|and_sel1~0_combout\ = ( !address(2) & ( address(3) & ( (rw_state(2) & (!address(4) & (!address(1) & address(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rw_state(2),
	datab => ALT_INV_address(4),
	datac => ALT_INV_address(1),
	datad => ALT_INV_address(0),
	datae => ALT_INV_address(2),
	dataf => ALT_INV_address(3),
	combout => \reg_file|FILE_REG_HW|WRITE[9].mux|and_sel1~0_combout\);

-- Location: FF_X42_Y36_N52
\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[21].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[21].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[9].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[21].FF|q~q\);

-- Location: MLABCELL_X34_Y33_N0
\reg_file|FILE_REG_HW|WRITE[10].mux|and_sel1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|WRITE[10].mux|and_sel1~0_combout\ = ( address(1) & ( !address(2) & ( (rw_state(2) & (!address(4) & (address(3) & !address(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rw_state(2),
	datab => ALT_INV_address(4),
	datac => ALT_INV_address(3),
	datad => ALT_INV_address(0),
	datae => ALT_INV_address(1),
	dataf => ALT_INV_address(2),
	combout => \reg_file|FILE_REG_HW|WRITE[10].mux|and_sel1~0_combout\);

-- Location: FF_X46_Y36_N32
\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[21].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[21].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[10].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[21].FF|q~q\);

-- Location: LABCELL_X40_Y36_N39
\reg_file|FILE_REG_HW|WRITE[8].mux|and_sel1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|WRITE[8].mux|and_sel1~0_combout\ = ( !address(2) & ( rw_state(2) & ( (address(3) & (!address(0) & (!address(1) & !address(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(3),
	datab => ALT_INV_address(0),
	datac => ALT_INV_address(1),
	datad => ALT_INV_address(4),
	datae => ALT_INV_address(2),
	dataf => ALT_INV_rw_state(2),
	combout => \reg_file|FILE_REG_HW|WRITE[8].mux|and_sel1~0_combout\);

-- Location: FF_X40_Y36_N28
\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[21].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[21].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[8].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[21].FF|q~q\);

-- Location: LABCELL_X46_Y36_N30
\reg_file|FILE_REG_HW|Mux43~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux43~8_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[21].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[21].FF|q~q\ & ( (!address(0)) # ((!address(1) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[21].FF|q~q\))) # (address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[21].FF|q~q\))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[21].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[21].FF|q~q\ & ( (!address(0) & (!address(1))) # (address(0) & ((!address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[21].FF|q~q\))) # (address(1) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[21].FF|q~q\)))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[21].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[21].FF|q~q\ & ( (!address(0) & (address(1))) # 
-- (address(0) & ((!address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[21].FF|q~q\))) # (address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[21].FF|q~q\)))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[21].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[21].FF|q~q\ & ( (address(0) & ((!address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[21].FF|q~q\))) # 
-- (address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[21].FF|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(0),
	datab => ALT_INV_address(1),
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[21].FF|ALT_INV_q~q\,
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[21].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[21].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[21].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux43~8_combout\);

-- Location: MLABCELL_X39_Y36_N3
\reg_file|READ[21].read_tri~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|READ[21].read_tri~1_combout\ = ( \reg_file|FILE_REG_HW|Mux43~8_combout\ & ( (\reg_file|read_cond~combout\ & ((!\reg_file|FILE_REG_HW|Mux13~0_combout\) # (address(4)))) ) ) # ( !\reg_file|FILE_REG_HW|Mux43~8_combout\ & ( 
-- \reg_file|read_cond~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000001010000111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(4),
	datac => \reg_file|ALT_INV_read_cond~combout\,
	datad => \reg_file|FILE_REG_HW|ALT_INV_Mux13~0_combout\,
	dataf => \reg_file|FILE_REG_HW|ALT_INV_Mux43~8_combout\,
	combout => \reg_file|READ[21].read_tri~1_combout\);

-- Location: LABCELL_X35_Y39_N18
\Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~1_combout\ = ( i(0) & ( i(2) & ( (!i(4) & (i(1) & (!i(5) & i(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_i(4),
	datab => ALT_INV_i(1),
	datac => ALT_INV_i(5),
	datad => ALT_INV_i(3),
	datae => ALT_INV_i(0),
	dataf => ALT_INV_i(2),
	combout => \Equal0~1_combout\);

-- Location: LABCELL_X35_Y39_N30
\Add1~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~81_sumout\ = SUM(( VCC ) + ( !hex_value(0) ) + ( !VCC ))
-- \Add1~82\ = CARRY(( VCC ) + ( !hex_value(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_hex_value(0),
	cin => GND,
	sumout => \Add1~81_sumout\,
	cout => \Add1~82\);

-- Location: LABCELL_X36_Y36_N42
\hex_value~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex_value~21_combout\ = ( \Add1~81_sumout\ & ( (\KEY[3]~input_o\ & \Equal0~1_combout\) ) ) # ( !\Add1~81_sumout\ & ( \KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[3]~input_o\,
	datab => \ALT_INV_Equal0~1_combout\,
	dataf => \ALT_INV_Add1~81_sumout\,
	combout => \hex_value~21_combout\);

-- Location: MLABCELL_X34_Y38_N51
\hex_value[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex_value[0]~1_combout\ = ( \KEY[3]~input_o\ & ( !\i~1_combout\ ) ) # ( !\KEY[3]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_i~1_combout\,
	dataf => \ALT_INV_KEY[3]~input_o\,
	combout => \hex_value[0]~1_combout\);

-- Location: FF_X36_Y36_N44
\hex_value[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \hex_value~21_combout\,
	ena => \hex_value[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => hex_value(0));

-- Location: LABCELL_X35_Y39_N33
\Add1~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~85_sumout\ = SUM(( (!i(5) & (!i(4) & ((!i(3)) # (!\Equal0~0_combout\)))) ) + ( !hex_value(1) ) + ( \Add1~82\ ))
-- \Add1~86\ = CARRY(( (!i(5) & (!i(4) & ((!i(3)) # (!\Equal0~0_combout\)))) ) + ( !hex_value(1) ) + ( \Add1~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000001000100010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_i(5),
	datab => ALT_INV_i(4),
	datac => ALT_INV_i(3),
	datad => \ALT_INV_Equal0~0_combout\,
	dataf => ALT_INV_hex_value(1),
	cin => \Add1~82\,
	sumout => \Add1~85_sumout\,
	cout => \Add1~86\);

-- Location: LABCELL_X36_Y36_N15
\hex_value~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex_value~22_combout\ = ( \Add1~85_sumout\ & ( (\KEY[3]~input_o\ & \Equal0~1_combout\) ) ) # ( !\Add1~85_sumout\ & ( \KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[3]~input_o\,
	datab => \ALT_INV_Equal0~1_combout\,
	dataf => \ALT_INV_Add1~85_sumout\,
	combout => \hex_value~22_combout\);

-- Location: FF_X36_Y36_N17
\hex_value[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \hex_value~22_combout\,
	ena => \hex_value[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => hex_value(1));

-- Location: LABCELL_X35_Y39_N36
\Add1~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~89_sumout\ = SUM(( (!i(5) & (!i(4) & ((!i(3)) # (!\Equal0~0_combout\)))) ) + ( !hex_value(2) ) + ( \Add1~86\ ))
-- \Add1~90\ = CARRY(( (!i(5) & (!i(4) & ((!i(3)) # (!\Equal0~0_combout\)))) ) + ( !hex_value(2) ) + ( \Add1~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000001000100010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_i(5),
	datab => ALT_INV_i(4),
	datac => ALT_INV_i(3),
	datad => \ALT_INV_Equal0~0_combout\,
	dataf => ALT_INV_hex_value(2),
	cin => \Add1~86\,
	sumout => \Add1~89_sumout\,
	cout => \Add1~90\);

-- Location: LABCELL_X35_Y38_N54
\hex_value~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex_value~23_combout\ = ( \KEY[3]~input_o\ & ( i(3) & ( (!\Add1~89_sumout\) # ((!i(5) & (!i(4) & \Equal0~0_combout\))) ) ) ) # ( \KEY[3]~input_o\ & ( !i(3) & ( !\Add1~89_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001111111100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_i(5),
	datab => ALT_INV_i(4),
	datac => \ALT_INV_Equal0~0_combout\,
	datad => \ALT_INV_Add1~89_sumout\,
	datae => \ALT_INV_KEY[3]~input_o\,
	dataf => ALT_INV_i(3),
	combout => \hex_value~23_combout\);

-- Location: FF_X35_Y38_N56
\hex_value[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \hex_value~23_combout\,
	ena => \hex_value[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => hex_value(2));

-- Location: LABCELL_X35_Y39_N39
\Add1~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~93_sumout\ = SUM(( (!i(5) & (!i(4) & ((!i(3)) # (!\Equal0~0_combout\)))) ) + ( !hex_value(3) ) + ( \Add1~90\ ))
-- \Add1~94\ = CARRY(( (!i(5) & (!i(4) & ((!i(3)) # (!\Equal0~0_combout\)))) ) + ( !hex_value(3) ) + ( \Add1~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000001000100010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_i(5),
	datab => ALT_INV_i(4),
	datac => ALT_INV_i(3),
	datad => \ALT_INV_Equal0~0_combout\,
	dataf => ALT_INV_hex_value(3),
	cin => \Add1~90\,
	sumout => \Add1~93_sumout\,
	cout => \Add1~94\);

-- Location: LABCELL_X36_Y36_N0
\hex_value~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex_value~24_combout\ = ( \Add1~93_sumout\ & ( (\KEY[3]~input_o\ & \Equal0~1_combout\) ) ) # ( !\Add1~93_sumout\ & ( \KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[3]~input_o\,
	datab => \ALT_INV_Equal0~1_combout\,
	dataf => \ALT_INV_Add1~93_sumout\,
	combout => \hex_value~24_combout\);

-- Location: FF_X36_Y36_N2
\hex_value[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \hex_value~24_combout\,
	ena => \hex_value[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => hex_value(3));

-- Location: LABCELL_X35_Y39_N42
\Add1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~65_sumout\ = SUM(( (!i(5) & (!i(4) & ((!i(3)) # (!\Equal0~0_combout\)))) ) + ( hex_value(4) ) + ( \Add1~94\ ))
-- \Add1~66\ = CARRY(( (!i(5) & (!i(4) & ((!i(3)) # (!\Equal0~0_combout\)))) ) + ( hex_value(4) ) + ( \Add1~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001010000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_i(5),
	datab => ALT_INV_i(3),
	datac => ALT_INV_i(4),
	datad => \ALT_INV_Equal0~0_combout\,
	dataf => ALT_INV_hex_value(4),
	cin => \Add1~94\,
	sumout => \Add1~65_sumout\,
	cout => \Add1~66\);

-- Location: LABCELL_X35_Y32_N30
\hex_value~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex_value~17_combout\ = ( \Equal0~1_combout\ ) # ( !\Equal0~1_combout\ & ( \Add1~65_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011111111111111111100110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add1~65_sumout\,
	datae => \ALT_INV_Equal0~1_combout\,
	combout => \hex_value~17_combout\);

-- Location: FF_X35_Y32_N32
\hex_value[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \hex_value~17_combout\,
	sclr => \ALT_INV_KEY[3]~input_o\,
	ena => \hex_value[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => hex_value(4));

-- Location: LABCELL_X35_Y39_N45
\Add1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~69_sumout\ = SUM(( (!i(5) & (!i(4) & ((!i(3)) # (!\Equal0~0_combout\)))) ) + ( hex_value(5) ) + ( \Add1~66\ ))
-- \Add1~70\ = CARRY(( (!i(5) & (!i(4) & ((!i(3)) # (!\Equal0~0_combout\)))) ) + ( hex_value(5) ) + ( \Add1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001010000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_i(5),
	datab => ALT_INV_i(3),
	datac => ALT_INV_i(4),
	datad => \ALT_INV_Equal0~0_combout\,
	dataf => ALT_INV_hex_value(5),
	cin => \Add1~66\,
	sumout => \Add1~69_sumout\,
	cout => \Add1~70\);

-- Location: MLABCELL_X34_Y38_N54
\hex_value~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex_value~18_combout\ = (\Add1~69_sumout\) # (\Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001111110011111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Equal0~1_combout\,
	datac => \ALT_INV_Add1~69_sumout\,
	combout => \hex_value~18_combout\);

-- Location: FF_X34_Y38_N56
\hex_value[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \hex_value~18_combout\,
	sclr => \ALT_INV_KEY[3]~input_o\,
	ena => \hex_value[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => hex_value(5));

-- Location: LABCELL_X35_Y39_N48
\Add1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~73_sumout\ = SUM(( (!i(5) & (!i(4) & ((!i(3)) # (!\Equal0~0_combout\)))) ) + ( hex_value(6) ) + ( \Add1~70\ ))
-- \Add1~74\ = CARRY(( (!i(5) & (!i(4) & ((!i(3)) # (!\Equal0~0_combout\)))) ) + ( hex_value(6) ) + ( \Add1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001000100010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_i(5),
	datab => ALT_INV_i(4),
	datac => ALT_INV_i(3),
	datad => \ALT_INV_Equal0~0_combout\,
	dataf => ALT_INV_hex_value(6),
	cin => \Add1~70\,
	sumout => \Add1~73_sumout\,
	cout => \Add1~74\);

-- Location: MLABCELL_X34_Y38_N57
\hex_value~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex_value~19_combout\ = (\Add1~73_sumout\) # (\Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001111110011111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Equal0~1_combout\,
	datac => \ALT_INV_Add1~73_sumout\,
	combout => \hex_value~19_combout\);

-- Location: FF_X34_Y38_N59
\hex_value[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \hex_value~19_combout\,
	sclr => \ALT_INV_KEY[3]~input_o\,
	ena => \hex_value[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => hex_value(6));

-- Location: LABCELL_X35_Y39_N51
\Add1~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~77_sumout\ = SUM(( (!i(5) & (!i(4) & ((!i(3)) # (!\Equal0~0_combout\)))) ) + ( hex_value(7) ) + ( \Add1~74\ ))
-- \Add1~78\ = CARRY(( (!i(5) & (!i(4) & ((!i(3)) # (!\Equal0~0_combout\)))) ) + ( hex_value(7) ) + ( \Add1~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001000100010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_i(5),
	datab => ALT_INV_i(4),
	datac => ALT_INV_i(3),
	datad => \ALT_INV_Equal0~0_combout\,
	dataf => ALT_INV_hex_value(7),
	cin => \Add1~74\,
	sumout => \Add1~77_sumout\,
	cout => \Add1~78\);

-- Location: LABCELL_X36_Y36_N54
\hex_value~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex_value~20_combout\ = ( \Add1~77_sumout\ ) # ( !\Add1~77_sumout\ & ( \Equal0~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Equal0~1_combout\,
	dataf => \ALT_INV_Add1~77_sumout\,
	combout => \hex_value~20_combout\);

-- Location: FF_X36_Y36_N56
\hex_value[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \hex_value~20_combout\,
	sclr => \ALT_INV_KEY[3]~input_o\,
	ena => \hex_value[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => hex_value(7));

-- Location: LABCELL_X35_Y39_N54
\Add1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~49_sumout\ = SUM(( (!i(5) & (!i(4) & ((!i(3)) # (!\Equal0~0_combout\)))) ) + ( hex_value(8) ) + ( \Add1~78\ ))
-- \Add1~50\ = CARRY(( (!i(5) & (!i(4) & ((!i(3)) # (!\Equal0~0_combout\)))) ) + ( hex_value(8) ) + ( \Add1~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001000100010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_i(5),
	datab => ALT_INV_i(4),
	datac => ALT_INV_i(3),
	datad => \ALT_INV_Equal0~0_combout\,
	dataf => ALT_INV_hex_value(8),
	cin => \Add1~78\,
	sumout => \Add1~49_sumout\,
	cout => \Add1~50\);

-- Location: MLABCELL_X34_Y38_N15
\hex_value~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex_value~13_combout\ = (\Add1~49_sumout\) # (\Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001111110011111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Equal0~1_combout\,
	datac => \ALT_INV_Add1~49_sumout\,
	combout => \hex_value~13_combout\);

-- Location: FF_X34_Y38_N17
\hex_value[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \hex_value~13_combout\,
	sclr => \ALT_INV_KEY[3]~input_o\,
	ena => \hex_value[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => hex_value(8));

-- Location: LABCELL_X35_Y39_N57
\Add1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~53_sumout\ = SUM(( (!i(5) & (!i(4) & ((!i(3)) # (!\Equal0~0_combout\)))) ) + ( hex_value(9) ) + ( \Add1~50\ ))
-- \Add1~54\ = CARRY(( (!i(5) & (!i(4) & ((!i(3)) # (!\Equal0~0_combout\)))) ) + ( hex_value(9) ) + ( \Add1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001000100010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_i(5),
	datab => ALT_INV_i(4),
	datac => ALT_INV_i(3),
	datad => \ALT_INV_Equal0~0_combout\,
	dataf => ALT_INV_hex_value(9),
	cin => \Add1~50\,
	sumout => \Add1~53_sumout\,
	cout => \Add1~54\);

-- Location: MLABCELL_X34_Y38_N18
\hex_value~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex_value~14_combout\ = (\Add1~53_sumout\) # (\Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001111110011111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Equal0~1_combout\,
	datac => \ALT_INV_Add1~53_sumout\,
	combout => \hex_value~14_combout\);

-- Location: FF_X34_Y38_N20
\hex_value[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \hex_value~14_combout\,
	sclr => \ALT_INV_KEY[3]~input_o\,
	ena => \hex_value[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => hex_value(9));

-- Location: LABCELL_X35_Y38_N0
\Add1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~57_sumout\ = SUM(( hex_value(10) ) + ( (!i(5) & (!i(4) & ((!i(3)) # (!\Equal0~0_combout\)))) ) + ( \Add1~54\ ))
-- \Add1~58\ = CARRY(( hex_value(10) ) + ( (!i(5) & (!i(4) & ((!i(3)) # (!\Equal0~0_combout\)))) ) + ( \Add1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111110111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_i(3),
	datab => ALT_INV_i(5),
	datac => ALT_INV_i(4),
	datad => ALT_INV_hex_value(10),
	dataf => \ALT_INV_Equal0~0_combout\,
	cin => \Add1~54\,
	sumout => \Add1~57_sumout\,
	cout => \Add1~58\);

-- Location: MLABCELL_X34_Y38_N21
\hex_value~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex_value~15_combout\ = (\Add1~57_sumout\) # (\Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111111111001100111111111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Equal0~1_combout\,
	datad => \ALT_INV_Add1~57_sumout\,
	combout => \hex_value~15_combout\);

-- Location: FF_X34_Y38_N23
\hex_value[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \hex_value~15_combout\,
	sclr => \ALT_INV_KEY[3]~input_o\,
	ena => \hex_value[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => hex_value(10));

-- Location: LABCELL_X35_Y38_N3
\Add1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~61_sumout\ = SUM(( hex_value(11) ) + ( (!i(5) & (!i(4) & ((!i(3)) # (!\Equal0~0_combout\)))) ) + ( \Add1~58\ ))
-- \Add1~62\ = CARRY(( hex_value(11) ) + ( (!i(5) & (!i(4) & ((!i(3)) # (!\Equal0~0_combout\)))) ) + ( \Add1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111110111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_i(3),
	datab => ALT_INV_i(5),
	datac => ALT_INV_i(4),
	datad => ALT_INV_hex_value(11),
	dataf => \ALT_INV_Equal0~0_combout\,
	cin => \Add1~58\,
	sumout => \Add1~61_sumout\,
	cout => \Add1~62\);

-- Location: MLABCELL_X34_Y38_N30
\hex_value~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex_value~16_combout\ = (\Add1~61_sumout\) # (\Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001111110011111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Equal0~1_combout\,
	datac => \ALT_INV_Add1~61_sumout\,
	combout => \hex_value~16_combout\);

-- Location: FF_X34_Y38_N32
\hex_value[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \hex_value~16_combout\,
	sclr => \ALT_INV_KEY[3]~input_o\,
	ena => \hex_value[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => hex_value(11));

-- Location: LABCELL_X35_Y38_N6
\Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~33_sumout\ = SUM(( hex_value(12) ) + ( (!i(5) & (!i(4) & ((!i(3)) # (!\Equal0~0_combout\)))) ) + ( \Add1~62\ ))
-- \Add1~34\ = CARRY(( hex_value(12) ) + ( (!i(5) & (!i(4) & ((!i(3)) # (!\Equal0~0_combout\)))) ) + ( \Add1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111110111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_i(3),
	datab => ALT_INV_i(5),
	datac => ALT_INV_i(4),
	datad => ALT_INV_hex_value(12),
	dataf => \ALT_INV_Equal0~0_combout\,
	cin => \Add1~62\,
	sumout => \Add1~33_sumout\,
	cout => \Add1~34\);

-- Location: MLABCELL_X34_Y38_N33
\hex_value~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex_value~9_combout\ = (\Add1~33_sumout\) # (\Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111111111001100111111111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Equal0~1_combout\,
	datad => \ALT_INV_Add1~33_sumout\,
	combout => \hex_value~9_combout\);

-- Location: FF_X34_Y38_N35
\hex_value[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \hex_value~9_combout\,
	sclr => \ALT_INV_KEY[3]~input_o\,
	ena => \hex_value[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => hex_value(12));

-- Location: LABCELL_X35_Y38_N9
\Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~37_sumout\ = SUM(( hex_value(13) ) + ( (!i(5) & (!i(4) & ((!i(3)) # (!\Equal0~0_combout\)))) ) + ( \Add1~34\ ))
-- \Add1~38\ = CARRY(( hex_value(13) ) + ( (!i(5) & (!i(4) & ((!i(3)) # (!\Equal0~0_combout\)))) ) + ( \Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111110111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_i(3),
	datab => ALT_INV_i(5),
	datac => ALT_INV_i(4),
	datad => ALT_INV_hex_value(13),
	dataf => \ALT_INV_Equal0~0_combout\,
	cin => \Add1~34\,
	sumout => \Add1~37_sumout\,
	cout => \Add1~38\);

-- Location: MLABCELL_X34_Y38_N39
\hex_value~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex_value~10_combout\ = (\Add1~37_sumout\) # (\Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111111111001100111111111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Equal0~1_combout\,
	datad => \ALT_INV_Add1~37_sumout\,
	combout => \hex_value~10_combout\);

-- Location: FF_X34_Y38_N41
\hex_value[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \hex_value~10_combout\,
	sclr => \ALT_INV_KEY[3]~input_o\,
	ena => \hex_value[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => hex_value(13));

-- Location: LABCELL_X35_Y38_N12
\Add1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~41_sumout\ = SUM(( (!i(5) & (!i(4) & ((!i(3)) # (!\Equal0~0_combout\)))) ) + ( hex_value(14) ) + ( \Add1~38\ ))
-- \Add1~42\ = CARRY(( (!i(5) & (!i(4) & ((!i(3)) # (!\Equal0~0_combout\)))) ) + ( hex_value(14) ) + ( \Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001100000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_i(3),
	datab => ALT_INV_i(5),
	datac => ALT_INV_i(4),
	datad => \ALT_INV_Equal0~0_combout\,
	dataf => ALT_INV_hex_value(14),
	cin => \Add1~38\,
	sumout => \Add1~41_sumout\,
	cout => \Add1~42\);

-- Location: MLABCELL_X34_Y38_N36
\hex_value~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex_value~11_combout\ = (\Add1~41_sumout\) # (\Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001111110011111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Equal0~1_combout\,
	datac => \ALT_INV_Add1~41_sumout\,
	combout => \hex_value~11_combout\);

-- Location: FF_X34_Y38_N38
\hex_value[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \hex_value~11_combout\,
	sclr => \ALT_INV_KEY[3]~input_o\,
	ena => \hex_value[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => hex_value(14));

-- Location: LABCELL_X35_Y38_N15
\Add1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~45_sumout\ = SUM(( hex_value(15) ) + ( (!i(5) & (!i(4) & ((!i(3)) # (!\Equal0~0_combout\)))) ) + ( \Add1~42\ ))
-- \Add1~46\ = CARRY(( hex_value(15) ) + ( (!i(5) & (!i(4) & ((!i(3)) # (!\Equal0~0_combout\)))) ) + ( \Add1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111110111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_i(3),
	datab => ALT_INV_i(5),
	datac => ALT_INV_i(4),
	datad => ALT_INV_hex_value(15),
	dataf => \ALT_INV_Equal0~0_combout\,
	cin => \Add1~42\,
	sumout => \Add1~45_sumout\,
	cout => \Add1~46\);

-- Location: MLABCELL_X34_Y38_N12
\hex_value~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex_value~12_combout\ = (\Add1~45_sumout\) # (\Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001111110011111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Equal0~1_combout\,
	datac => \ALT_INV_Add1~45_sumout\,
	combout => \hex_value~12_combout\);

-- Location: FF_X34_Y38_N14
\hex_value[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \hex_value~12_combout\,
	sclr => \ALT_INV_KEY[3]~input_o\,
	ena => \hex_value[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => hex_value(15));

-- Location: LABCELL_X35_Y38_N18
\Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~17_sumout\ = SUM(( !hex_value(16) ) + ( (!i(5) & (!i(4) & ((!i(3)) # (!\Equal0~0_combout\)))) ) + ( \Add1~46\ ))
-- \Add1~18\ = CARRY(( !hex_value(16) ) + ( (!i(5) & (!i(4) & ((!i(3)) # (!\Equal0~0_combout\)))) ) + ( \Add1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111110111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_i(3),
	datab => ALT_INV_i(5),
	datac => ALT_INV_i(4),
	datad => ALT_INV_hex_value(16),
	dataf => \ALT_INV_Equal0~0_combout\,
	cin => \Add1~46\,
	sumout => \Add1~17_sumout\,
	cout => \Add1~18\);

-- Location: LABCELL_X36_Y36_N27
\hex_value~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex_value~5_combout\ = ( \Add1~17_sumout\ & ( (\KEY[3]~input_o\ & \Equal0~1_combout\) ) ) # ( !\Add1~17_sumout\ & ( \KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[3]~input_o\,
	datab => \ALT_INV_Equal0~1_combout\,
	dataf => \ALT_INV_Add1~17_sumout\,
	combout => \hex_value~5_combout\);

-- Location: FF_X36_Y36_N29
\hex_value[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \hex_value~5_combout\,
	ena => \hex_value[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => hex_value(16));

-- Location: LABCELL_X35_Y38_N21
\Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~21_sumout\ = SUM(( (!i(5) & (!i(4) & ((!i(3)) # (!\Equal0~0_combout\)))) ) + ( !hex_value(17) ) + ( \Add1~18\ ))
-- \Add1~22\ = CARRY(( (!i(5) & (!i(4) & ((!i(3)) # (!\Equal0~0_combout\)))) ) + ( !hex_value(17) ) + ( \Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000001100000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_i(3),
	datab => ALT_INV_i(5),
	datac => ALT_INV_i(4),
	datad => \ALT_INV_Equal0~0_combout\,
	dataf => ALT_INV_hex_value(17),
	cin => \Add1~18\,
	sumout => \Add1~21_sumout\,
	cout => \Add1~22\);

-- Location: LABCELL_X36_Y36_N6
\hex_value~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex_value~6_combout\ = (\KEY[3]~input_o\ & ((!\Add1~21_sumout\) # (\Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000101010001010100010101000101010001010100010101000101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[3]~input_o\,
	datab => \ALT_INV_Equal0~1_combout\,
	datac => \ALT_INV_Add1~21_sumout\,
	combout => \hex_value~6_combout\);

-- Location: FF_X36_Y36_N8
\hex_value[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \hex_value~6_combout\,
	ena => \hex_value[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => hex_value(17));

-- Location: LABCELL_X35_Y38_N24
\Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~25_sumout\ = SUM(( (!i(5) & (!i(4) & ((!i(3)) # (!\Equal0~0_combout\)))) ) + ( !hex_value(18) ) + ( \Add1~22\ ))
-- \Add1~26\ = CARRY(( (!i(5) & (!i(4) & ((!i(3)) # (!\Equal0~0_combout\)))) ) + ( !hex_value(18) ) + ( \Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000001100000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_i(3),
	datab => ALT_INV_i(5),
	datac => ALT_INV_i(4),
	datad => \ALT_INV_Equal0~0_combout\,
	dataf => ALT_INV_hex_value(18),
	cin => \Add1~22\,
	sumout => \Add1~25_sumout\,
	cout => \Add1~26\);

-- Location: LABCELL_X36_Y36_N9
\hex_value~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex_value~7_combout\ = (\KEY[3]~input_o\ & ((!\Add1~25_sumout\) # (\Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000101010001010100010101000101010001010100010101000101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[3]~input_o\,
	datab => \ALT_INV_Equal0~1_combout\,
	datac => \ALT_INV_Add1~25_sumout\,
	combout => \hex_value~7_combout\);

-- Location: FF_X36_Y36_N11
\hex_value[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \hex_value~7_combout\,
	ena => \hex_value[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => hex_value(18));

-- Location: LABCELL_X35_Y38_N27
\Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~29_sumout\ = SUM(( !hex_value(19) ) + ( (!i(5) & (!i(4) & ((!i(3)) # (!\Equal0~0_combout\)))) ) + ( \Add1~26\ ))
-- \Add1~30\ = CARRY(( !hex_value(19) ) + ( (!i(5) & (!i(4) & ((!i(3)) # (!\Equal0~0_combout\)))) ) + ( \Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111110111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_i(3),
	datab => ALT_INV_i(5),
	datac => ALT_INV_i(4),
	datad => ALT_INV_hex_value(19),
	dataf => \ALT_INV_Equal0~0_combout\,
	cin => \Add1~26\,
	sumout => \Add1~29_sumout\,
	cout => \Add1~30\);

-- Location: LABCELL_X36_Y36_N12
\hex_value~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex_value~8_combout\ = (\KEY[3]~input_o\ & ((!\Add1~29_sumout\) # (\Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100010001010101010001000101010101000100010101010100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[3]~input_o\,
	datab => \ALT_INV_Equal0~1_combout\,
	datad => \ALT_INV_Add1~29_sumout\,
	combout => \hex_value~8_combout\);

-- Location: FF_X36_Y36_N14
\hex_value[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \hex_value~8_combout\,
	ena => \hex_value[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => hex_value(19));

-- Location: LABCELL_X35_Y38_N30
\Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~1_sumout\ = SUM(( (!i(5) & (!i(4) & ((!i(3)) # (!\Equal0~0_combout\)))) ) + ( !hex_value(20) ) + ( \Add1~30\ ))
-- \Add1~2\ = CARRY(( (!i(5) & (!i(4) & ((!i(3)) # (!\Equal0~0_combout\)))) ) + ( !hex_value(20) ) + ( \Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000001100000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_i(3),
	datab => ALT_INV_i(5),
	datac => ALT_INV_i(4),
	datad => \ALT_INV_Equal0~0_combout\,
	dataf => ALT_INV_hex_value(20),
	cin => \Add1~30\,
	sumout => \Add1~1_sumout\,
	cout => \Add1~2\);

-- Location: LABCELL_X36_Y36_N3
\hex_value~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex_value~0_combout\ = (\KEY[3]~input_o\ & ((!\Add1~1_sumout\) # (\Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000101010001010100010101000101010001010100010101000101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[3]~input_o\,
	datab => \ALT_INV_Equal0~1_combout\,
	datac => \ALT_INV_Add1~1_sumout\,
	combout => \hex_value~0_combout\);

-- Location: FF_X36_Y36_N5
\hex_value[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \hex_value~0_combout\,
	ena => \hex_value[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => hex_value(20));

-- Location: LABCELL_X35_Y38_N33
\Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~5_sumout\ = SUM(( !hex_value(21) ) + ( (!i(5) & (!i(4) & ((!i(3)) # (!\Equal0~0_combout\)))) ) + ( \Add1~2\ ))
-- \Add1~6\ = CARRY(( !hex_value(21) ) + ( (!i(5) & (!i(4) & ((!i(3)) # (!\Equal0~0_combout\)))) ) + ( \Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111110111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_i(3),
	datab => ALT_INV_i(5),
	datac => ALT_INV_i(4),
	datad => ALT_INV_hex_value(21),
	dataf => \ALT_INV_Equal0~0_combout\,
	cin => \Add1~2\,
	sumout => \Add1~5_sumout\,
	cout => \Add1~6\);

-- Location: LABCELL_X36_Y36_N57
\hex_value~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex_value~2_combout\ = (\KEY[3]~input_o\ & ((!\Add1~5_sumout\) # (\Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110011000000001111001100000000111100110000000011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Equal0~1_combout\,
	datac => \ALT_INV_Add1~5_sumout\,
	datad => \ALT_INV_KEY[3]~input_o\,
	combout => \hex_value~2_combout\);

-- Location: FF_X36_Y36_N59
\hex_value[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \hex_value~2_combout\,
	ena => \hex_value[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => hex_value(21));

-- Location: LABCELL_X36_Y38_N9
\write_data[21]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \write_data[21]~1_combout\ = !hex_value(21)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_hex_value(21),
	combout => \write_data[21]~1_combout\);

-- Location: FF_X36_Y38_N10
\write_data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \write_data[21]~1_combout\,
	ena => \ALT_INV_rw_state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => write_data(21));

-- Location: LABCELL_X37_Y34_N24
\data_bus[21]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_bus[21]~3_combout\ = ( !write_data(21) & ( (rw_state(2) & !rw_state(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000000000000000000001010000010100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rw_state(2),
	datac => ALT_INV_rw_state(1),
	datae => ALT_INV_write_data(21),
	combout => \data_bus[21]~3_combout\);

-- Location: LABCELL_X37_Y38_N48
\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[21].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[21].FF|q~feeder_combout\ = \reg_file|WRITE[21].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_WRITE[21].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[21].FF|q~feeder_combout\);

-- Location: LABCELL_X37_Y37_N48
\reg_file|FILE_REG_HW|WRITE[18].mux|and_sel1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|WRITE[18].mux|and_sel1~0_combout\ = ( !address(2) & ( address(4) & ( (address(1) & (rw_state(2) & (!address(0) & !address(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(1),
	datab => ALT_INV_rw_state(2),
	datac => ALT_INV_address(0),
	datad => ALT_INV_address(3),
	datae => ALT_INV_address(2),
	dataf => ALT_INV_address(4),
	combout => \reg_file|FILE_REG_HW|WRITE[18].mux|and_sel1~0_combout\);

-- Location: FF_X37_Y38_N50
\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[21].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[21].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[18].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[21].FF|q~q\);

-- Location: LABCELL_X37_Y38_N24
\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[21].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[21].FF|q~feeder_combout\ = \reg_file|WRITE[21].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_WRITE[21].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[21].FF|q~feeder_combout\);

-- Location: LABCELL_X37_Y37_N57
\reg_file|FILE_REG_HW|WRITE[22].mux|and_sel1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|WRITE[22].mux|and_sel1~0_combout\ = ( !address(3) & ( address(2) & ( (address(1) & (rw_state(2) & (address(4) & !address(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(1),
	datab => ALT_INV_rw_state(2),
	datac => ALT_INV_address(4),
	datad => ALT_INV_address(0),
	datae => ALT_INV_address(3),
	dataf => ALT_INV_address(2),
	combout => \reg_file|FILE_REG_HW|WRITE[22].mux|and_sel1~0_combout\);

-- Location: FF_X37_Y38_N26
\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[21].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[21].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[22].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[21].FF|q~q\);

-- Location: LABCELL_X37_Y37_N45
\reg_file|FILE_REG_HW|WRITE[30].mux|and_sel1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|WRITE[30].mux|and_sel1~0_combout\ = ( address(1) & ( !address(0) & ( (address(4) & (rw_state(2) & (address(3) & address(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(4),
	datab => ALT_INV_rw_state(2),
	datac => ALT_INV_address(3),
	datad => ALT_INV_address(2),
	datae => ALT_INV_address(1),
	dataf => ALT_INV_address(0),
	combout => \reg_file|FILE_REG_HW|WRITE[30].mux|and_sel1~0_combout\);

-- Location: FF_X37_Y38_N2
\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[21].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[21].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[30].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[21].FF|q~q\);

-- Location: MLABCELL_X39_Y38_N36
\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[21].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[21].FF|q~feeder_combout\ = \reg_file|WRITE[21].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_WRITE[21].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[21].FF|q~feeder_combout\);

-- Location: LABCELL_X37_Y37_N54
\reg_file|FILE_REG_HW|WRITE[26].mux|and_sel1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|WRITE[26].mux|and_sel1~0_combout\ = ( !address(2) & ( address(3) & ( (address(1) & (rw_state(2) & (!address(0) & address(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(1),
	datab => ALT_INV_rw_state(2),
	datac => ALT_INV_address(0),
	datad => ALT_INV_address(4),
	datae => ALT_INV_address(2),
	dataf => ALT_INV_address(3),
	combout => \reg_file|FILE_REG_HW|WRITE[26].mux|and_sel1~0_combout\);

-- Location: FF_X39_Y38_N37
\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[21].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[21].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[26].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[21].FF|q~q\);

-- Location: LABCELL_X37_Y38_N0
\reg_file|FILE_REG_HW|Mux43~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux43~2_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[21].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[21].FF|q~q\ & ( ((!address(2) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[21].FF|q~q\)) # (address(2) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[21].FF|q~q\)))) # (address(3)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[21].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[21].FF|q~q\ & ( (!address(3) & ((!address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[21].FF|q~q\)) # (address(2) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[21].FF|q~q\))))) # (address(3) & (((!address(2))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[21].FF|q~q\ & ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[21].FF|q~q\ & ( (!address(3) & ((!address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[21].FF|q~q\)) # (address(2) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[21].FF|q~q\))))) # (address(3) & (((address(2))))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[21].FF|q~q\ & ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[21].FF|q~q\ & ( (!address(3) & ((!address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[21].FF|q~q\)) # (address(2) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[21].FF|q~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000011111101110111000011000111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[21].FF|ALT_INV_q~q\,
	datab => ALT_INV_address(3),
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[21].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(2),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[21].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[21].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux43~2_combout\);

-- Location: LABCELL_X35_Y33_N24
\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[21].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[21].FF|q~feeder_combout\ = ( \reg_file|WRITE[21].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[21].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[21].FF|q~feeder_combout\);

-- Location: LABCELL_X37_Y37_N18
\reg_file|FILE_REG_HW|WRITE[19].mux|and_sel1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|WRITE[19].mux|and_sel1~0_combout\ = ( !address(2) & ( rw_state(2) & ( (address(0) & (address(4) & (address(1) & !address(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(0),
	datab => ALT_INV_address(4),
	datac => ALT_INV_address(1),
	datad => ALT_INV_address(3),
	datae => ALT_INV_address(2),
	dataf => ALT_INV_rw_state(2),
	combout => \reg_file|FILE_REG_HW|WRITE[19].mux|and_sel1~0_combout\);

-- Location: FF_X35_Y33_N25
\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[21].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[21].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[19].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[21].FF|q~q\);

-- Location: LABCELL_X31_Y34_N0
\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[21].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[21].FF|q~feeder_combout\ = \reg_file|WRITE[21].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_WRITE[21].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[21].FF|q~feeder_combout\);

-- Location: LABCELL_X42_Y36_N36
\reg_file|FILE_REG_HW|WRITE[27].mux|and_sel1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|WRITE[27].mux|and_sel1~0_combout\ = ( !address(2) & ( address(3) & ( (rw_state(2) & (address(4) & (address(1) & address(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rw_state(2),
	datab => ALT_INV_address(4),
	datac => ALT_INV_address(1),
	datad => ALT_INV_address(0),
	datae => ALT_INV_address(2),
	dataf => ALT_INV_address(3),
	combout => \reg_file|FILE_REG_HW|WRITE[27].mux|and_sel1~0_combout\);

-- Location: FF_X31_Y34_N1
\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[21].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[21].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[27].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[21].FF|q~q\);

-- Location: LABCELL_X42_Y36_N54
\reg_file|FILE_REG_HW|WRITE[31].mux|and_sel1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|WRITE[31].mux|and_sel1~0_combout\ = ( address(3) & ( rw_state(2) & ( (address(4) & (address(1) & (address(2) & address(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(4),
	datab => ALT_INV_address(1),
	datac => ALT_INV_address(2),
	datad => ALT_INV_address(0),
	datae => ALT_INV_address(3),
	dataf => ALT_INV_rw_state(2),
	combout => \reg_file|FILE_REG_HW|WRITE[31].mux|and_sel1~0_combout\);

-- Location: FF_X31_Y34_N38
\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[21].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[21].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[31].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[21].FF|q~q\);

-- Location: LABCELL_X42_Y36_N39
\reg_file|FILE_REG_HW|WRITE[23].mux|and_sel1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|WRITE[23].mux|and_sel1~0_combout\ = ( !address(3) & ( address(2) & ( (rw_state(2) & (address(4) & (address(0) & address(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rw_state(2),
	datab => ALT_INV_address(4),
	datac => ALT_INV_address(0),
	datad => ALT_INV_address(1),
	datae => ALT_INV_address(3),
	dataf => ALT_INV_address(2),
	combout => \reg_file|FILE_REG_HW|WRITE[23].mux|and_sel1~0_combout\);

-- Location: FF_X35_Y33_N1
\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[21].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[21].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[23].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[21].FF|q~q\);

-- Location: LABCELL_X31_Y34_N36
\reg_file|FILE_REG_HW|Mux43~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux43~3_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[21].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[21].FF|q~q\ & ( ((!address(3) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[21].FF|q~q\)) # (address(3) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[21].FF|q~q\)))) # (address(2)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[21].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[21].FF|q~q\ & ( (!address(3) & (((address(2))) # (\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[21].FF|q~q\))) # (address(3) & (((!address(2) & 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[21].FF|q~q\)))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[21].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[21].FF|q~q\ & ( (!address(3) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[21].FF|q~q\ & (!address(2)))) # (address(3) & (((\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[21].FF|q~q\) # (address(2))))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[21].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[21].FF|q~q\ & ( (!address(2) & ((!address(3) & (\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[21].FF|q~q\)) # 
-- (address(3) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[21].FF|q~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(3),
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[21].FF|ALT_INV_q~q\,
	datac => ALT_INV_address(2),
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[21].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[21].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[21].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux43~3_combout\);

-- Location: LABCELL_X37_Y34_N21
\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[21].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[21].FF|q~feeder_combout\ = ( \reg_file|WRITE[21].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[21].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[21].FF|q~feeder_combout\);

-- Location: LABCELL_X37_Y37_N6
\reg_file|FILE_REG_HW|WRITE[25].mux|and_sel1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|WRITE[25].mux|and_sel1~0_combout\ = ( !address(2) & ( address(3) & ( (!address(1) & (rw_state(2) & (address(0) & address(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(1),
	datab => ALT_INV_rw_state(2),
	datac => ALT_INV_address(0),
	datad => ALT_INV_address(4),
	datae => ALT_INV_address(2),
	dataf => ALT_INV_address(3),
	combout => \reg_file|FILE_REG_HW|WRITE[25].mux|and_sel1~0_combout\);

-- Location: FF_X37_Y34_N23
\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[21].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[21].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[25].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[21].FF|q~q\);

-- Location: LABCELL_X37_Y37_N9
\reg_file|FILE_REG_HW|WRITE[21].mux|and_sel1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|WRITE[21].mux|and_sel1~0_combout\ = ( !address(3) & ( address(2) & ( (!address(1) & (rw_state(2) & (address(4) & address(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(1),
	datab => ALT_INV_rw_state(2),
	datac => ALT_INV_address(4),
	datad => ALT_INV_address(0),
	datae => ALT_INV_address(3),
	dataf => ALT_INV_address(2),
	combout => \reg_file|FILE_REG_HW|WRITE[21].mux|and_sel1~0_combout\);

-- Location: FF_X37_Y34_N28
\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[21].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[21].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[21].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[21].FF|q~q\);

-- Location: LABCELL_X37_Y37_N42
\reg_file|FILE_REG_HW|WRITE[29].mux|and_sel1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|WRITE[29].mux|and_sel1~0_combout\ = ( address(0) & ( !address(1) & ( (address(4) & (rw_state(2) & (address(2) & address(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(4),
	datab => ALT_INV_rw_state(2),
	datac => ALT_INV_address(2),
	datad => ALT_INV_address(3),
	datae => ALT_INV_address(0),
	dataf => ALT_INV_address(1),
	combout => \reg_file|FILE_REG_HW|WRITE[29].mux|and_sel1~0_combout\);

-- Location: FF_X37_Y34_N2
\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[21].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[21].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[29].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[21].FF|q~q\);

-- Location: LABCELL_X35_Y33_N18
\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[21].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[21].FF|q~feeder_combout\ = \reg_file|WRITE[21].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \reg_file|ALT_INV_WRITE[21].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[21].FF|q~feeder_combout\);

-- Location: LABCELL_X37_Y37_N3
\reg_file|FILE_REG_HW|WRITE[17].mux|and_sel1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|WRITE[17].mux|and_sel1~0_combout\ = ( !address(3) & ( address(0) & ( (address(4) & (rw_state(2) & (!address(2) & !address(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(4),
	datab => ALT_INV_rw_state(2),
	datac => ALT_INV_address(2),
	datad => ALT_INV_address(1),
	datae => ALT_INV_address(3),
	dataf => ALT_INV_address(0),
	combout => \reg_file|FILE_REG_HW|WRITE[17].mux|and_sel1~0_combout\);

-- Location: FF_X35_Y33_N19
\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[21].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[21].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[17].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[21].FF|q~q\);

-- Location: LABCELL_X37_Y34_N0
\reg_file|FILE_REG_HW|Mux43~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux43~1_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[21].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[21].FF|q~q\ & ( (!address(2) & (((!address(3))) # 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[21].FF|q~q\))) # (address(2) & (((address(3)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[21].FF|q~q\)))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[21].FF|q~q\ & 
-- ( \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[21].FF|q~q\ & ( (!address(2) & (((!address(3))) # (\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[21].FF|q~q\))) # (address(2) & 
-- (((\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[21].FF|q~q\ & !address(3))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[21].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[21].FF|q~q\ & ( (!address(2) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[21].FF|q~q\ & ((address(3))))) # (address(2) & (((address(3)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[21].FF|q~q\)))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[21].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[21].FF|q~q\ & ( (!address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[21].FF|q~q\ & ((address(3))))) # 
-- (address(2) & (((\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[21].FF|q~q\ & !address(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000000000110101111111110011010100001111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[21].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[21].FF|ALT_INV_q~q\,
	datac => ALT_INV_address(2),
	datad => ALT_INV_address(3),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[21].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[21].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux43~1_combout\);

-- Location: LABCELL_X37_Y37_N0
\reg_file|FILE_REG_HW|WRITE[24].mux|and_sel1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|WRITE[24].mux|and_sel1~0_combout\ = ( !address(0) & ( address(3) & ( (address(4) & (rw_state(2) & (!address(1) & !address(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(4),
	datab => ALT_INV_rw_state(2),
	datac => ALT_INV_address(1),
	datad => ALT_INV_address(2),
	datae => ALT_INV_address(0),
	dataf => ALT_INV_address(3),
	combout => \reg_file|FILE_REG_HW|WRITE[24].mux|and_sel1~0_combout\);

-- Location: FF_X37_Y37_N31
\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[21].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[21].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[24].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[21].FF|q~q\);

-- Location: LABCELL_X30_Y37_N3
\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[21].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[21].FF|q~feeder_combout\ = ( \reg_file|WRITE[21].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[21].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[21].FF|q~feeder_combout\);

-- Location: LABCELL_X37_Y37_N24
\reg_file|FILE_REG_HW|WRITE[16].mux|and_sel1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|WRITE[16].mux|and_sel1~0_combout\ = ( !address(2) & ( address(4) & ( (!address(1) & (rw_state(2) & (!address(0) & !address(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(1),
	datab => ALT_INV_rw_state(2),
	datac => ALT_INV_address(0),
	datad => ALT_INV_address(3),
	datae => ALT_INV_address(2),
	dataf => ALT_INV_address(4),
	combout => \reg_file|FILE_REG_HW|WRITE[16].mux|and_sel1~0_combout\);

-- Location: FF_X30_Y37_N5
\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[21].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[21].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[16].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[21].FF|q~q\);

-- Location: LABCELL_X37_Y37_N33
\reg_file|FILE_REG_HW|WRITE[20].mux|and_sel1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|WRITE[20].mux|and_sel1~0_combout\ = ( address(2) & ( rw_state(2) & ( (!address(1) & (!address(3) & (address(4) & !address(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(1),
	datab => ALT_INV_address(3),
	datac => ALT_INV_address(4),
	datad => ALT_INV_address(0),
	datae => ALT_INV_address(2),
	dataf => ALT_INV_rw_state(2),
	combout => \reg_file|FILE_REG_HW|WRITE[20].mux|and_sel1~0_combout\);

-- Location: FF_X37_Y37_N38
\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[21].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[21].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[20].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[21].FF|q~q\);

-- Location: LABCELL_X37_Y37_N39
\reg_file|FILE_REG_HW|WRITE[28].mux|and_sel1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|WRITE[28].mux|and_sel1~0_combout\ = ( address(2) & ( rw_state(2) & ( (!address(1) & (address(3) & (address(4) & !address(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(1),
	datab => ALT_INV_address(3),
	datac => ALT_INV_address(4),
	datad => ALT_INV_address(0),
	datae => ALT_INV_address(2),
	dataf => ALT_INV_rw_state(2),
	combout => \reg_file|FILE_REG_HW|WRITE[28].mux|and_sel1~0_combout\);

-- Location: FF_X37_Y37_N14
\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[21].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[21].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[28].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[21].FF|q~q\);

-- Location: LABCELL_X37_Y37_N12
\reg_file|FILE_REG_HW|Mux43~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux43~0_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[21].FF|q~q\ & ( address(2) & ( (address(3)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[21].FF|q~q\) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[21].FF|q~q\ & ( address(2) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[21].FF|q~q\ & !address(3)) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[21].FF|q~q\ & ( 
-- !address(2) & ( (!address(3) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[21].FF|q~q\))) # (address(3) & (\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[21].FF|q~q\)) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[21].FF|q~q\ & ( !address(2) & ( (!address(3) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[21].FF|q~q\))) # (address(3) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[21].FF|q~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[21].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[21].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[21].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(3),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[21].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(2),
	combout => \reg_file|FILE_REG_HW|Mux43~0_combout\);

-- Location: LABCELL_X37_Y34_N9
\reg_file|FILE_REG_HW|Mux43~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux43~4_combout\ = ( address(0) & ( \reg_file|FILE_REG_HW|Mux43~0_combout\ & ( (!address(1) & ((\reg_file|FILE_REG_HW|Mux43~1_combout\))) # (address(1) & (\reg_file|FILE_REG_HW|Mux43~3_combout\)) ) ) ) # ( !address(0) & ( 
-- \reg_file|FILE_REG_HW|Mux43~0_combout\ & ( (!address(1)) # (\reg_file|FILE_REG_HW|Mux43~2_combout\) ) ) ) # ( address(0) & ( !\reg_file|FILE_REG_HW|Mux43~0_combout\ & ( (!address(1) & ((\reg_file|FILE_REG_HW|Mux43~1_combout\))) # (address(1) & 
-- (\reg_file|FILE_REG_HW|Mux43~3_combout\)) ) ) ) # ( !address(0) & ( !\reg_file|FILE_REG_HW|Mux43~0_combout\ & ( (address(1) & \reg_file|FILE_REG_HW|Mux43~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000001011010111110111011101110110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(1),
	datab => \reg_file|FILE_REG_HW|ALT_INV_Mux43~2_combout\,
	datac => \reg_file|FILE_REG_HW|ALT_INV_Mux43~3_combout\,
	datad => \reg_file|FILE_REG_HW|ALT_INV_Mux43~1_combout\,
	datae => ALT_INV_address(0),
	dataf => \reg_file|FILE_REG_HW|ALT_INV_Mux43~0_combout\,
	combout => \reg_file|FILE_REG_HW|Mux43~4_combout\);

-- Location: LABCELL_X37_Y36_N0
\data_bus[20]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_bus[20]~0_combout\ = !rw_state(1) $ (!rw_state(2))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rw_state(1),
	datab => ALT_INV_rw_state(2),
	combout => \data_bus[20]~0_combout\);

-- Location: LABCELL_X40_Y37_N24
\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[21].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[21].FF|q~feeder_combout\ = ( \reg_file|WRITE[21].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[21].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[21].FF|q~feeder_combout\);

-- Location: LABCELL_X42_Y36_N42
\reg_file|FILE_REG_HW|WRITE[14].mux|and_sel1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|WRITE[14].mux|and_sel1~0_combout\ = ( !address(0) & ( address(3) & ( (rw_state(2) & (!address(4) & (address(2) & address(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rw_state(2),
	datab => ALT_INV_address(4),
	datac => ALT_INV_address(2),
	datad => ALT_INV_address(1),
	datae => ALT_INV_address(0),
	dataf => ALT_INV_address(3),
	combout => \reg_file|FILE_REG_HW|WRITE[14].mux|and_sel1~0_combout\);

-- Location: FF_X40_Y37_N26
\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[21].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[21].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[14].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[21].FF|q~q\);

-- Location: LABCELL_X40_Y36_N57
\reg_file|FILE_REG_HW|WRITE[13].mux|and_sel1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|WRITE[13].mux|and_sel1~0_combout\ = ( address(2) & ( !address(1) & ( (rw_state(2) & (address(3) & (address(0) & !address(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rw_state(2),
	datab => ALT_INV_address(3),
	datac => ALT_INV_address(0),
	datad => ALT_INV_address(4),
	datae => ALT_INV_address(2),
	dataf => ALT_INV_address(1),
	combout => \reg_file|FILE_REG_HW|WRITE[13].mux|and_sel1~0_combout\);

-- Location: FF_X33_Y34_N7
\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[21].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[21].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[13].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[21].FF|q~q\);

-- Location: LABCELL_X42_Y36_N48
\reg_file|FILE_REG_HW|WRITE[15].mux|and_sel1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|WRITE[15].mux|and_sel1~0_combout\ = ( address(3) & ( rw_state(2) & ( (!address(4) & (address(1) & (address(2) & address(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(4),
	datab => ALT_INV_address(1),
	datac => ALT_INV_address(2),
	datad => ALT_INV_address(0),
	datae => ALT_INV_address(3),
	dataf => ALT_INV_rw_state(2),
	combout => \reg_file|FILE_REG_HW|WRITE[15].mux|and_sel1~0_combout\);

-- Location: FF_X40_Y37_N32
\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[21].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[21].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[15].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[21].FF|q~q\);

-- Location: LABCELL_X40_Y37_N18
\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[21].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[21].FF|q~feeder_combout\ = \reg_file|WRITE[21].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_WRITE[21].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[21].FF|q~feeder_combout\);

-- Location: MLABCELL_X34_Y33_N3
\reg_file|FILE_REG_HW|WRITE[12].mux|and_sel1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|WRITE[12].mux|and_sel1~0_combout\ = ( address(2) & ( !address(1) & ( (rw_state(2) & (!address(4) & (!address(0) & address(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rw_state(2),
	datab => ALT_INV_address(4),
	datac => ALT_INV_address(0),
	datad => ALT_INV_address(3),
	datae => ALT_INV_address(2),
	dataf => ALT_INV_address(1),
	combout => \reg_file|FILE_REG_HW|WRITE[12].mux|and_sel1~0_combout\);

-- Location: FF_X40_Y37_N20
\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[21].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[21].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[12].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[21].FF|q~q\);

-- Location: LABCELL_X40_Y37_N30
\reg_file|FILE_REG_HW|Mux43~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux43~5_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[21].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[21].FF|q~q\ & ( (!address(1) & (((!address(0)) # 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[21].FF|q~q\)))) # (address(1) & (((address(0))) # (\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[21].FF|q~q\))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[21].FF|q~q\ 
-- & ( \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[21].FF|q~q\ & ( (!address(1) & (((!address(0)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[21].FF|q~q\)))) # (address(1) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[21].FF|q~q\ & ((!address(0))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[21].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[21].FF|q~q\ & ( (!address(1) & 
-- (((\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[21].FF|q~q\ & address(0))))) # (address(1) & (((address(0))) # (\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[21].FF|q~q\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[21].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[21].FF|q~q\ & ( (!address(1) & (((\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[21].FF|q~q\ & address(0))))) # 
-- (address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[21].FF|q~q\ & ((!address(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000000001010011111111110101001100001111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[21].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[21].FF|ALT_INV_q~q\,
	datac => ALT_INV_address(1),
	datad => ALT_INV_address(0),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[21].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[21].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux43~5_combout\);

-- Location: LABCELL_X42_Y36_N27
\reg_file|FILE_REG_HW|WRITE[2].mux|and_sel1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|WRITE[2].mux|and_sel1~0_combout\ = ( address(1) & ( !address(0) & ( (rw_state(2) & (!address(2) & (!address(3) & !address(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rw_state(2),
	datab => ALT_INV_address(2),
	datac => ALT_INV_address(3),
	datad => ALT_INV_address(4),
	datae => ALT_INV_address(1),
	dataf => ALT_INV_address(0),
	combout => \reg_file|FILE_REG_HW|WRITE[2].mux|and_sel1~0_combout\);

-- Location: FF_X37_Y35_N41
\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[21].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[21].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[2].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[21].FF|q~q\);

-- Location: LABCELL_X42_Y36_N0
\reg_file|FILE_REG_HW|WRITE[0].mux|and_sel1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|WRITE[0].mux|and_sel1~0_combout\ = ( !address(4) & ( !address(2) & ( (!address(1) & (!address(3) & (rw_state(2) & !address(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(1),
	datab => ALT_INV_address(3),
	datac => ALT_INV_rw_state(2),
	datad => ALT_INV_address(0),
	datae => ALT_INV_address(4),
	dataf => ALT_INV_address(2),
	combout => \reg_file|FILE_REG_HW|WRITE[0].mux|and_sel1~0_combout\);

-- Location: FF_X37_Y35_N19
\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[21].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[21].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[0].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[21].FF|q~q\);

-- Location: MLABCELL_X34_Y33_N36
\reg_file|FILE_REG_HW|WRITE[3].mux|and_sel1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|WRITE[3].mux|and_sel1~0_combout\ = ( rw_state(2) & ( !address(2) & ( (address(1) & (!address(4) & (!address(3) & address(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(1),
	datab => ALT_INV_address(4),
	datac => ALT_INV_address(3),
	datad => ALT_INV_address(0),
	datae => ALT_INV_rw_state(2),
	dataf => ALT_INV_address(2),
	combout => \reg_file|FILE_REG_HW|WRITE[3].mux|and_sel1~0_combout\);

-- Location: FF_X40_Y35_N32
\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[21].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[21].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[3].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[21].FF|q~q\);

-- Location: LABCELL_X43_Y35_N36
\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[21].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[21].FF|q~feeder_combout\ = ( \reg_file|WRITE[21].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[21].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[21].FF|q~feeder_combout\);

-- Location: LABCELL_X42_Y36_N24
\reg_file|FILE_REG_HW|WRITE[1].mux|and_sel1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|WRITE[1].mux|and_sel1~0_combout\ = ( address(0) & ( !address(1) & ( (rw_state(2) & (!address(2) & (!address(4) & !address(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rw_state(2),
	datab => ALT_INV_address(2),
	datac => ALT_INV_address(4),
	datad => ALT_INV_address(3),
	datae => ALT_INV_address(0),
	dataf => ALT_INV_address(1),
	combout => \reg_file|FILE_REG_HW|WRITE[1].mux|and_sel1~0_combout\);

-- Location: FF_X43_Y35_N38
\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[21].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[21].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[1].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[21].FF|q~q\);

-- Location: LABCELL_X40_Y35_N30
\reg_file|FILE_REG_HW|Mux43~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux43~7_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[21].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[21].FF|q~q\ & ( ((!address(1) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[21].FF|q~q\))) # (address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[21].FF|q~q\))) # (address(0)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[21].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[21].FF|q~q\ & ( (!address(1) & (((\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[21].FF|q~q\) # (address(0))))) # (address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[21].FF|q~q\ 
-- & (!address(0)))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[21].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[21].FF|q~q\ & ( (!address(1) & (((!address(0) & 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[21].FF|q~q\)))) # (address(1) & (((address(0))) # (\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[21].FF|q~q\))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[21].FF|q~q\ & ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[21].FF|q~q\ & ( (!address(0) & ((!address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[21].FF|q~q\))) # (address(1) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[21].FF|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[21].FF|ALT_INV_q~q\,
	datab => ALT_INV_address(1),
	datac => ALT_INV_address(0),
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[21].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[21].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[21].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux43~7_combout\);

-- Location: LABCELL_X33_Y35_N18
\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[21].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[21].FF|q~feeder_combout\ = \reg_file|WRITE[21].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \reg_file|ALT_INV_WRITE[21].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[21].FF|q~feeder_combout\);

-- Location: LABCELL_X37_Y37_N27
\reg_file|FILE_REG_HW|WRITE[4].mux|and_sel1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|WRITE[4].mux|and_sel1~0_combout\ = ( !address(4) & ( address(2) & ( (!address(1) & (rw_state(2) & (!address(3) & !address(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(1),
	datab => ALT_INV_rw_state(2),
	datac => ALT_INV_address(3),
	datad => ALT_INV_address(0),
	datae => ALT_INV_address(4),
	dataf => ALT_INV_address(2),
	combout => \reg_file|FILE_REG_HW|WRITE[4].mux|and_sel1~0_combout\);

-- Location: FF_X33_Y35_N20
\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[21].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[21].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[4].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[21].FF|q~q\);

-- Location: LABCELL_X36_Y35_N36
\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[21].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[21].FF|q~feeder_combout\ = \reg_file|WRITE[21].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \reg_file|ALT_INV_WRITE[21].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[21].FF|q~feeder_combout\);

-- Location: LABCELL_X42_Y36_N21
\reg_file|FILE_REG_HW|WRITE[5].mux|and_sel1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|WRITE[5].mux|and_sel1~0_combout\ = ( !address(3) & ( address(2) & ( (rw_state(2) & (!address(4) & (address(0) & !address(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rw_state(2),
	datab => ALT_INV_address(4),
	datac => ALT_INV_address(0),
	datad => ALT_INV_address(1),
	datae => ALT_INV_address(3),
	dataf => ALT_INV_address(2),
	combout => \reg_file|FILE_REG_HW|WRITE[5].mux|and_sel1~0_combout\);

-- Location: FF_X36_Y35_N38
\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[21].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[21].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[5].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[21].FF|q~q\);

-- Location: LABCELL_X42_Y36_N45
\reg_file|FILE_REG_HW|WRITE[7].mux|and_sel1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|WRITE[7].mux|and_sel1~0_combout\ = ( !address(3) & ( address(0) & ( (rw_state(2) & (!address(4) & (address(1) & address(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rw_state(2),
	datab => ALT_INV_address(4),
	datac => ALT_INV_address(1),
	datad => ALT_INV_address(2),
	datae => ALT_INV_address(3),
	dataf => ALT_INV_address(0),
	combout => \reg_file|FILE_REG_HW|WRITE[7].mux|and_sel1~0_combout\);

-- Location: FF_X33_Y35_N32
\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[21].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[21].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[7].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[21].FF|q~q\);

-- Location: LABCELL_X37_Y37_N51
\reg_file|FILE_REG_HW|WRITE[6].mux|and_sel1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|WRITE[6].mux|and_sel1~0_combout\ = ( !address(4) & ( address(2) & ( (address(1) & (rw_state(2) & (!address(3) & !address(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(1),
	datab => ALT_INV_rw_state(2),
	datac => ALT_INV_address(3),
	datad => ALT_INV_address(0),
	datae => ALT_INV_address(4),
	dataf => ALT_INV_address(2),
	combout => \reg_file|FILE_REG_HW|WRITE[6].mux|and_sel1~0_combout\);

-- Location: FF_X33_Y35_N26
\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[21].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[21].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[6].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[21].FF|q~q\);

-- Location: LABCELL_X33_Y35_N30
\reg_file|FILE_REG_HW|Mux43~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux43~6_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[21].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[21].FF|q~q\ & ( ((!address(0) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[21].FF|q~q\)) # (address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[21].FF|q~q\)))) # (address(1)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[21].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[21].FF|q~q\ & ( (!address(1) & ((!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[21].FF|q~q\)) # (address(0) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[21].FF|q~q\))))) # (address(1) & (((!address(0))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[21].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[21].FF|q~q\ 
-- & ( (!address(1) & ((!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[21].FF|q~q\)) # (address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[21].FF|q~q\))))) # (address(1) & (((address(0))))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[21].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[21].FF|q~q\ & ( (!address(1) & ((!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[21].FF|q~q\)) # (address(0) 
-- & ((\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[21].FF|q~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000011111101110111000011000111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[21].FF|ALT_INV_q~q\,
	datab => ALT_INV_address(1),
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[21].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(0),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[21].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[21].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux43~6_combout\);

-- Location: LABCELL_X37_Y34_N12
\reg_file|READ[21].read_tri~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|READ[21].read_tri~0_combout\ = ( \reg_file|FILE_REG_HW|Mux43~6_combout\ & ( address(3) & ( (address(2) & (\reg_file|FILE_REG_HW|Mux43~5_combout\ & !address(4))) ) ) ) # ( !\reg_file|FILE_REG_HW|Mux43~6_combout\ & ( address(3) & ( (address(2) & 
-- (\reg_file|FILE_REG_HW|Mux43~5_combout\ & !address(4))) ) ) ) # ( \reg_file|FILE_REG_HW|Mux43~6_combout\ & ( !address(3) & ( (!address(4) & ((\reg_file|FILE_REG_HW|Mux43~7_combout\) # (address(2)))) ) ) ) # ( !\reg_file|FILE_REG_HW|Mux43~6_combout\ & ( 
-- !address(3) & ( (!address(2) & (\reg_file|FILE_REG_HW|Mux43~7_combout\ & !address(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000010111110000000000010001000000000001000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(2),
	datab => \reg_file|FILE_REG_HW|ALT_INV_Mux43~5_combout\,
	datac => \reg_file|FILE_REG_HW|ALT_INV_Mux43~7_combout\,
	datad => ALT_INV_address(4),
	datae => \reg_file|FILE_REG_HW|ALT_INV_Mux43~6_combout\,
	dataf => ALT_INV_address(3),
	combout => \reg_file|READ[21].read_tri~0_combout\);

-- Location: LABCELL_X37_Y34_N48
\data_bus[21]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_bus[21]~4_combout\ = ( \data_bus[20]~0_combout\ & ( \reg_file|READ[21].read_tri~0_combout\ & ( \data_bus[21]~3_combout\ ) ) ) # ( \data_bus[20]~0_combout\ & ( !\reg_file|READ[21].read_tri~0_combout\ & ( ((\reg_file|READ[21].read_tri~1_combout\ & 
-- ((!address(4)) # (!\reg_file|FILE_REG_HW|Mux43~4_combout\)))) # (\data_bus[21]~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111110010111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(4),
	datab => \reg_file|ALT_INV_READ[21].read_tri~1_combout\,
	datac => \ALT_INV_data_bus[21]~3_combout\,
	datad => \reg_file|FILE_REG_HW|ALT_INV_Mux43~4_combout\,
	datae => \ALT_INV_data_bus[20]~0_combout\,
	dataf => \reg_file|ALT_INV_READ[21].read_tri~0_combout\,
	combout => \data_bus[21]~4_combout\);

-- Location: LABCELL_X42_Y36_N12
\reg_file|WRITE[20].write_tri~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|WRITE[20].write_tri~0_combout\ = ( \data_bus[20]~2_combout\ & ( (!rw_state(2)) # (rw_state(1)) ) ) # ( !\data_bus[20]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rw_state(2),
	datac => ALT_INV_rw_state(1),
	dataf => \ALT_INV_data_bus[20]~2_combout\,
	combout => \reg_file|WRITE[20].write_tri~0_combout\);

-- Location: LABCELL_X37_Y34_N39
\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[20].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[20].FF|q~feeder_combout\ = ( \reg_file|WRITE[20].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[20].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[20].FF|q~feeder_combout\);

-- Location: FF_X37_Y34_N41
\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[20].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[20].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[21].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[20].FF|q~q\);

-- Location: LABCELL_X35_Y33_N33
\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[20].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[20].FF|q~feeder_combout\ = \reg_file|WRITE[20].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_WRITE[20].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[20].FF|q~feeder_combout\);

-- Location: FF_X35_Y33_N35
\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[20].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[20].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[17].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[20].FF|q~q\);

-- Location: FF_X37_Y34_N44
\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[20].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[20].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[29].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[20].FF|q~q\);

-- Location: FF_X37_Y34_N32
\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[20].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[20].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[25].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[20].FF|q~q\);

-- Location: LABCELL_X37_Y34_N42
\reg_file|FILE_REG_HW|Mux41~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux41~1_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[20].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[20].FF|q~q\ & ( ((!address(2) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[20].FF|q~q\))) # (address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[20].FF|q~q\))) # (address(3)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[20].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[20].FF|q~q\ & ( (!address(3) & ((!address(2) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[20].FF|q~q\))) # (address(2) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[20].FF|q~q\)))) # (address(3) & (((!address(2))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[20].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[20].FF|q~q\ 
-- & ( (!address(3) & ((!address(2) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[20].FF|q~q\))) # (address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[20].FF|q~q\)))) # (address(3) & (((address(2))))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[20].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[20].FF|q~q\ & ( (!address(3) & ((!address(2) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[20].FF|q~q\))) # 
-- (address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[20].FF|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(3),
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[20].FF|ALT_INV_q~q\,
	datac => ALT_INV_address(2),
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[20].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[20].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[20].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux41~1_combout\);

-- Location: FF_X39_Y38_N34
\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[20].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[20].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[26].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[20].FF|q~q\);

-- Location: LABCELL_X37_Y38_N33
\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[20].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[20].FF|q~feeder_combout\ = ( \reg_file|WRITE[20].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[20].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[20].FF|q~feeder_combout\);

-- Location: FF_X37_Y38_N35
\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[20].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[20].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[18].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[20].FF|q~q\);

-- Location: FF_X37_Y38_N44
\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[20].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[20].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[30].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[20].FF|q~q\);

-- Location: LABCELL_X37_Y38_N39
\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[20].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[20].FF|q~feeder_combout\ = ( \reg_file|WRITE[20].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[20].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[20].FF|q~feeder_combout\);

-- Location: FF_X37_Y38_N41
\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[20].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[20].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[22].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[20].FF|q~q\);

-- Location: LABCELL_X37_Y38_N42
\reg_file|FILE_REG_HW|Mux41~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux41~2_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[20].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[20].FF|q~q\ & ( ((!address(3) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[20].FF|q~q\))) # (address(3) & (\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[20].FF|q~q\))) # (address(2)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[20].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[20].FF|q~q\ & ( (!address(3) & (((address(2)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[20].FF|q~q\)))) # (address(3) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[20].FF|q~q\ & ((!address(2))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[20].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[20].FF|q~q\ & ( (!address(3) & 
-- (((\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[20].FF|q~q\ & !address(2))))) # (address(3) & (((address(2))) # (\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[20].FF|q~q\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[20].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[20].FF|q~q\ & ( (!address(2) & ((!address(3) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[20].FF|q~q\))) # 
-- (address(3) & (\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[20].FF|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111010011001100011101110011000001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[20].FF|ALT_INV_q~q\,
	datab => ALT_INV_address(3),
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[20].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(2),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[20].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[20].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux41~2_combout\);

-- Location: FF_X35_Y33_N16
\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[20].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[20].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[23].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[20].FF|q~q\);

-- Location: FF_X30_Y36_N5
\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[20].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[20].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[27].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[20].FF|q~q\);

-- Location: LABCELL_X35_Y33_N9
\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[20].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[20].FF|q~feeder_combout\ = ( \reg_file|WRITE[20].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[20].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[20].FF|q~feeder_combout\);

-- Location: FF_X35_Y33_N10
\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[20].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[20].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[19].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[20].FF|q~q\);

-- Location: FF_X30_Y36_N38
\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[20].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[20].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[31].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[20].FF|q~q\);

-- Location: LABCELL_X30_Y36_N36
\reg_file|FILE_REG_HW|Mux41~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux41~3_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[20].FF|q~q\ & ( address(2) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[20].FF|q~q\) # (address(3)) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[20].FF|q~q\ & ( address(2) & ( (!address(3) & \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[20].FF|q~q\) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[20].FF|q~q\ & ( 
-- !address(2) & ( (!address(3) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[20].FF|q~q\))) # (address(3) & (\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[20].FF|q~q\)) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[20].FF|q~q\ & ( !address(2) & ( (!address(3) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[20].FF|q~q\))) # (address(3) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[20].FF|q~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(3),
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[20].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[20].FF|ALT_INV_q~q\,
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[20].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[20].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(2),
	combout => \reg_file|FILE_REG_HW|Mux41~3_combout\);

-- Location: FF_X37_Y36_N46
\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[20].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[20].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[20].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[20].FF|q~q\);

-- Location: LABCELL_X35_Y37_N33
\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[20].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[20].FF|q~feeder_combout\ = ( \reg_file|WRITE[20].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[20].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[20].FF|q~feeder_combout\);

-- Location: FF_X35_Y37_N34
\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[20].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[20].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[24].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[20].FF|q~q\);

-- Location: FF_X37_Y36_N10
\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[20].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[20].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[16].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[20].FF|q~q\);

-- Location: FF_X35_Y34_N32
\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[20].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[20].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[28].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[20].FF|q~q\);

-- Location: LABCELL_X35_Y34_N30
\reg_file|FILE_REG_HW|Mux41~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux41~0_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[20].FF|q~q\ & ( address(2) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[20].FF|q~q\) # (address(3)) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[20].FF|q~q\ & ( address(2) & ( (!address(3) & \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[20].FF|q~q\) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[20].FF|q~q\ & ( 
-- !address(2) & ( (!address(3) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[20].FF|q~q\))) # (address(3) & (\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[20].FF|q~q\)) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[20].FF|q~q\ & ( !address(2) & ( (!address(3) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[20].FF|q~q\))) # (address(3) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[20].FF|q~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(3),
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[20].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[20].FF|ALT_INV_q~q\,
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[20].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[20].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(2),
	combout => \reg_file|FILE_REG_HW|Mux41~0_combout\);

-- Location: LABCELL_X37_Y34_N33
\reg_file|FILE_REG_HW|Mux41~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux41~4_combout\ = ( address(0) & ( \reg_file|FILE_REG_HW|Mux41~0_combout\ & ( (!address(1) & (\reg_file|FILE_REG_HW|Mux41~1_combout\)) # (address(1) & ((\reg_file|FILE_REG_HW|Mux41~3_combout\))) ) ) ) # ( !address(0) & ( 
-- \reg_file|FILE_REG_HW|Mux41~0_combout\ & ( (!address(1)) # (\reg_file|FILE_REG_HW|Mux41~2_combout\) ) ) ) # ( address(0) & ( !\reg_file|FILE_REG_HW|Mux41~0_combout\ & ( (!address(1) & (\reg_file|FILE_REG_HW|Mux41~1_combout\)) # (address(1) & 
-- ((\reg_file|FILE_REG_HW|Mux41~3_combout\))) ) ) ) # ( !address(0) & ( !\reg_file|FILE_REG_HW|Mux41~0_combout\ & ( (address(1) & \reg_file|FILE_REG_HW|Mux41~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001000100111011110101111101011110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(1),
	datab => \reg_file|FILE_REG_HW|ALT_INV_Mux41~1_combout\,
	datac => \reg_file|FILE_REG_HW|ALT_INV_Mux41~2_combout\,
	datad => \reg_file|FILE_REG_HW|ALT_INV_Mux41~3_combout\,
	datae => ALT_INV_address(0),
	dataf => \reg_file|FILE_REG_HW|ALT_INV_Mux41~0_combout\,
	combout => \reg_file|FILE_REG_HW|Mux41~4_combout\);

-- Location: LABCELL_X36_Y38_N0
\write_data[20]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \write_data[20]~0_combout\ = ( !hex_value(20) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_hex_value(20),
	combout => \write_data[20]~0_combout\);

-- Location: FF_X36_Y38_N2
\write_data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \write_data[20]~0_combout\,
	ena => \ALT_INV_rw_state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => write_data(20));

-- Location: LABCELL_X36_Y38_N3
\data_bus[20]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_bus[20]~1_combout\ = (rw_state(2) & (!rw_state(1) & !write_data(20)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000000000001010000000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rw_state(2),
	datac => ALT_INV_rw_state(1),
	datad => ALT_INV_write_data(20),
	combout => \data_bus[20]~1_combout\);

-- Location: FF_X36_Y35_N32
\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[20].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[20].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[5].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[20].FF|q~q\);

-- Location: LABCELL_X33_Y35_N9
\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[20].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[20].FF|q~feeder_combout\ = ( \reg_file|WRITE[20].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[20].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[20].FF|q~feeder_combout\);

-- Location: FF_X33_Y35_N11
\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[20].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[20].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[6].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[20].FF|q~q\);

-- Location: LABCELL_X33_Y35_N3
\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[20].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[20].FF|q~feeder_combout\ = ( \reg_file|WRITE[20].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[20].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[20].FF|q~feeder_combout\);

-- Location: FF_X33_Y35_N5
\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[20].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[20].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[4].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[20].FF|q~q\);

-- Location: FF_X33_Y35_N44
\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[20].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[20].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[7].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[20].FF|q~q\);

-- Location: LABCELL_X33_Y35_N42
\reg_file|FILE_REG_HW|Mux41~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux41~6_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[20].FF|q~q\ & ( address(0) & ( (address(1)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[20].FF|q~q\) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[20].FF|q~q\ & ( address(0) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[20].FF|q~q\ & !address(1)) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[20].FF|q~q\ & ( 
-- !address(0) & ( (!address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[20].FF|q~q\))) # (address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[20].FF|q~q\)) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[20].FF|q~q\ & ( !address(0) & ( (!address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[20].FF|q~q\))) # (address(1) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[20].FF|q~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[20].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[20].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[20].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(1),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[20].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(0),
	combout => \reg_file|FILE_REG_HW|Mux41~6_combout\);

-- Location: FF_X37_Y35_N5
\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[20].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[20].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[0].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[20].FF|q~q\);

-- Location: LABCELL_X37_Y35_N36
\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[20].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[20].FF|q~feeder_combout\ = ( \reg_file|WRITE[20].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[20].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[20].FF|q~feeder_combout\);

-- Location: FF_X37_Y35_N38
\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[20].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[20].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[2].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[20].FF|q~q\);

-- Location: FF_X37_Y35_N14
\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[20].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[20].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[3].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[20].FF|q~q\);

-- Location: FF_X43_Y35_N2
\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[20].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[20].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[1].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[20].FF|q~q\);

-- Location: LABCELL_X37_Y35_N12
\reg_file|FILE_REG_HW|Mux41~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux41~7_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[20].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[20].FF|q~q\ & ( ((!address(1) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[20].FF|q~q\)) # (address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[20].FF|q~q\)))) # (address(0)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[20].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[20].FF|q~q\ & ( (!address(1) & (((address(0))) # (\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[20].FF|q~q\))) # (address(1) & (((!address(0) & 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[20].FF|q~q\)))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[20].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[20].FF|q~q\ & ( (!address(1) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[20].FF|q~q\ & (!address(0)))) # (address(1) & (((\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[20].FF|q~q\) # (address(0))))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[20].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[20].FF|q~q\ & ( (!address(0) & ((!address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[20].FF|q~q\)) # (address(1) 
-- & ((\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[20].FF|q~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000110111001101001100011111000100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[20].FF|ALT_INV_q~q\,
	datab => ALT_INV_address(1),
	datac => ALT_INV_address(0),
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[20].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[20].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[20].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux41~7_combout\);

-- Location: FF_X40_Y37_N5
\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[20].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[20].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[12].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[20].FF|q~q\);

-- Location: FF_X33_Y34_N35
\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[20].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[20].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[13].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[20].FF|q~q\);

-- Location: FF_X40_Y37_N14
\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[20].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[20].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[15].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[20].FF|q~q\);

-- Location: FF_X40_Y37_N11
\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[20].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[20].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[14].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[20].FF|q~q\);

-- Location: LABCELL_X40_Y37_N12
\reg_file|FILE_REG_HW|Mux41~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux41~5_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[20].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[20].FF|q~q\ & ( ((!address(0) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[20].FF|q~q\)) # (address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[20].FF|q~q\)))) # (address(1)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[20].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[20].FF|q~q\ & ( (!address(1) & ((!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[20].FF|q~q\)) # (address(0) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[20].FF|q~q\))))) # (address(1) & (((!address(0))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[20].FF|q~q\ & ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[20].FF|q~q\ & ( (!address(1) & ((!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[20].FF|q~q\)) # (address(0) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[20].FF|q~q\))))) # (address(1) & (((address(0))))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[20].FF|q~q\ & ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[20].FF|q~q\ & ( (!address(1) & ((!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[20].FF|q~q\)) # (address(0) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[20].FF|q~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010100000011111101011111001100000101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[20].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[20].FF|ALT_INV_q~q\,
	datac => ALT_INV_address(1),
	datad => ALT_INV_address(0),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[20].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[20].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux41~5_combout\);

-- Location: LABCELL_X40_Y36_N33
\reg_file|READ[20].read_tri~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|READ[20].read_tri~0_combout\ = ( address(2) & ( \reg_file|FILE_REG_HW|Mux41~5_combout\ & ( (!address(4) & ((\reg_file|FILE_REG_HW|Mux41~6_combout\) # (address(3)))) ) ) ) # ( !address(2) & ( \reg_file|FILE_REG_HW|Mux41~5_combout\ & ( 
-- (!address(4) & (!address(3) & \reg_file|FILE_REG_HW|Mux41~7_combout\)) ) ) ) # ( address(2) & ( !\reg_file|FILE_REG_HW|Mux41~5_combout\ & ( (!address(4) & (!address(3) & \reg_file|FILE_REG_HW|Mux41~6_combout\)) ) ) ) # ( !address(2) & ( 
-- !\reg_file|FILE_REG_HW|Mux41~5_combout\ & ( (!address(4) & (!address(3) & \reg_file|FILE_REG_HW|Mux41~7_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000010000000100000000000100010000010101000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(4),
	datab => ALT_INV_address(3),
	datac => \reg_file|FILE_REG_HW|ALT_INV_Mux41~6_combout\,
	datad => \reg_file|FILE_REG_HW|ALT_INV_Mux41~7_combout\,
	datae => ALT_INV_address(2),
	dataf => \reg_file|FILE_REG_HW|ALT_INV_Mux41~5_combout\,
	combout => \reg_file|READ[20].read_tri~0_combout\);

-- Location: FF_X40_Y36_N11
\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[20].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[20].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[8].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[20].FF|q~q\);

-- Location: LABCELL_X42_Y36_N33
\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[20].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[20].FF|q~feeder_combout\ = ( \reg_file|WRITE[20].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[20].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[20].FF|q~feeder_combout\);

-- Location: FF_X42_Y36_N35
\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[20].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[20].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[9].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[20].FF|q~q\);

-- Location: FF_X42_Y36_N13
\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[20].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|WRITE[20].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[11].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[20].FF|q~q\);

-- Location: FF_X42_Y36_N8
\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[20].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[20].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[10].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[20].FF|q~q\);

-- Location: LABCELL_X42_Y36_N6
\reg_file|FILE_REG_HW|Mux41~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux41~8_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[20].FF|q~q\ & ( address(0) & ( (!address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[20].FF|q~q\)) # (address(1) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[20].FF|q~q\))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[20].FF|q~q\ & ( address(0) & ( (!address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[20].FF|q~q\)) # 
-- (address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[20].FF|q~q\))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[20].FF|q~q\ & ( !address(0) & ( (address(1)) # 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[20].FF|q~q\) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[20].FF|q~q\ & ( !address(0) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[20].FF|q~q\ & !address(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[20].FF|ALT_INV_q~q\,
	datab => ALT_INV_address(1),
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[20].FF|ALT_INV_q~q\,
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[20].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[20].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(0),
	combout => \reg_file|FILE_REG_HW|Mux41~8_combout\);

-- Location: LABCELL_X40_Y36_N15
\reg_file|READ[20].read_tri~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|READ[20].read_tri~1_combout\ = ( \reg_file|read_cond~combout\ & ( ((!\reg_file|FILE_REG_HW|Mux41~8_combout\) # (!\reg_file|FILE_REG_HW|Mux13~0_combout\)) # (address(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111101011111111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(4),
	datac => \reg_file|FILE_REG_HW|ALT_INV_Mux41~8_combout\,
	datad => \reg_file|FILE_REG_HW|ALT_INV_Mux13~0_combout\,
	dataf => \reg_file|ALT_INV_read_cond~combout\,
	combout => \reg_file|READ[20].read_tri~1_combout\);

-- Location: LABCELL_X40_Y36_N48
\data_bus[20]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_bus[20]~2_combout\ = ( \data_bus[20]~0_combout\ & ( address(4) & ( ((!\reg_file|FILE_REG_HW|Mux41~4_combout\ & (!\reg_file|READ[20].read_tri~0_combout\ & \reg_file|READ[20].read_tri~1_combout\))) # (\data_bus[20]~1_combout\) ) ) ) # ( 
-- \data_bus[20]~0_combout\ & ( !address(4) & ( ((!\reg_file|READ[20].read_tri~0_combout\ & \reg_file|READ[20].read_tri~1_combout\)) # (\data_bus[20]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100111111001100000000000000000011001110110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|ALT_INV_Mux41~4_combout\,
	datab => \ALT_INV_data_bus[20]~1_combout\,
	datac => \reg_file|ALT_INV_READ[20].read_tri~0_combout\,
	datad => \reg_file|ALT_INV_READ[20].read_tri~1_combout\,
	datae => \ALT_INV_data_bus[20]~0_combout\,
	dataf => ALT_INV_address(4),
	combout => \data_bus[20]~2_combout\);

-- Location: LABCELL_X45_Y36_N15
\reg_file|WRITE[22].write_tri~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|WRITE[22].write_tri~0_combout\ = ( rw_state(1) ) # ( !rw_state(1) & ( (!rw_state(2)) # (!\data_bus[22]~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111100111111001111110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_rw_state(2),
	datac => \ALT_INV_data_bus[22]~6_combout\,
	dataf => ALT_INV_rw_state(1),
	combout => \reg_file|WRITE[22].write_tri~0_combout\);

-- Location: FF_X43_Y35_N41
\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[22].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[22].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[1].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[22].FF|q~q\);

-- Location: FF_X37_Y35_N55
\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[22].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[22].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[2].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[22].FF|q~q\);

-- Location: FF_X40_Y35_N38
\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[22].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[22].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[3].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[22].FF|q~q\);

-- Location: LABCELL_X37_Y35_N21
\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[22].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[22].FF|q~feeder_combout\ = \reg_file|WRITE[22].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_WRITE[22].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[22].FF|q~feeder_combout\);

-- Location: FF_X37_Y35_N23
\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[22].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[22].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[0].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[22].FF|q~q\);

-- Location: LABCELL_X40_Y35_N36
\reg_file|FILE_REG_HW|Mux45~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux45~7_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[22].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[22].FF|q~q\ & ( (!address(1) & (((!address(0))) # 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[22].FF|q~q\))) # (address(1) & (((\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[22].FF|q~q\) # (address(0))))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[22].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[22].FF|q~q\ & ( (!address(1) & (((!address(0))) # (\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[22].FF|q~q\))) # (address(1) & (((!address(0) & 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[22].FF|q~q\)))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[22].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[22].FF|q~q\ & ( (!address(1) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[22].FF|q~q\ & (address(0)))) # (address(1) & (((\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[22].FF|q~q\) # (address(0))))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[22].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[22].FF|q~q\ & ( (!address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[22].FF|q~q\ & (address(0)))) # (address(1) 
-- & (((!address(0) & \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[22].FF|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[22].FF|ALT_INV_q~q\,
	datab => ALT_INV_address(1),
	datac => ALT_INV_address(0),
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[22].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[22].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[22].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux45~7_combout\);

-- Location: LABCELL_X33_Y35_N21
\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[22].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[22].FF|q~feeder_combout\ = \reg_file|WRITE[22].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_WRITE[22].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[22].FF|q~feeder_combout\);

-- Location: FF_X33_Y35_N23
\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[22].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[22].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[4].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[22].FF|q~q\);

-- Location: LABCELL_X36_Y35_N39
\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[22].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[22].FF|q~feeder_combout\ = ( \reg_file|WRITE[22].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[22].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[22].FF|q~feeder_combout\);

-- Location: FF_X36_Y35_N41
\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[22].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[22].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[5].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[22].FF|q~q\);

-- Location: FF_X33_Y35_N28
\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[22].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[22].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[6].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[22].FF|q~q\);

-- Location: FF_X33_Y35_N38
\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[22].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[22].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[7].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[22].FF|q~q\);

-- Location: LABCELL_X33_Y35_N36
\reg_file|FILE_REG_HW|Mux45~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux45~6_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[22].FF|q~q\ & ( address(0) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[22].FF|q~q\) # (address(1)) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[22].FF|q~q\ & ( address(0) & ( (!address(1) & \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[22].FF|q~q\) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[22].FF|q~q\ & ( 
-- !address(0) & ( (!address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[22].FF|q~q\)) # (address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[22].FF|q~q\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[22].FF|q~q\ & ( !address(0) & ( (!address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[22].FF|q~q\)) # (address(1) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[22].FF|q~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[22].FF|ALT_INV_q~q\,
	datab => ALT_INV_address(1),
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[22].FF|ALT_INV_q~q\,
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[22].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[22].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(0),
	combout => \reg_file|FILE_REG_HW|Mux45~6_combout\);

-- Location: FF_X40_Y37_N29
\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[22].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[22].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[14].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[22].FF|q~q\);

-- Location: FF_X40_Y37_N23
\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[22].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[22].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[12].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[22].FF|q~q\);

-- Location: FF_X40_Y37_N38
\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[22].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[22].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[15].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[22].FF|q~q\);

-- Location: FF_X33_Y34_N17
\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[22].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[22].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[13].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[22].FF|q~q\);

-- Location: LABCELL_X40_Y37_N36
\reg_file|FILE_REG_HW|Mux45~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux45~5_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[22].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[22].FF|q~q\ & ( ((!address(1) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[22].FF|q~q\))) # (address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[22].FF|q~q\))) # (address(0)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[22].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[22].FF|q~q\ & ( (!address(1) & (((address(0)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[22].FF|q~q\)))) # (address(1) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[22].FF|q~q\ & ((!address(0))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[22].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[22].FF|q~q\ & ( (!address(1) & 
-- (((\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[22].FF|q~q\ & !address(0))))) # (address(1) & (((address(0))) # (\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[22].FF|q~q\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[22].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[22].FF|q~q\ & ( (!address(0) & ((!address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[22].FF|q~q\))) # 
-- (address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[22].FF|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111010011001100011101110011000001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[22].FF|ALT_INV_q~q\,
	datab => ALT_INV_address(1),
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[22].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(0),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[22].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[22].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux45~5_combout\);

-- Location: LABCELL_X37_Y38_N18
\reg_file|READ[22].read_tri~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|READ[22].read_tri~0_combout\ = ( address(2) & ( \reg_file|FILE_REG_HW|Mux45~5_combout\ & ( (!address(4) & ((\reg_file|FILE_REG_HW|Mux45~6_combout\) # (address(3)))) ) ) ) # ( !address(2) & ( \reg_file|FILE_REG_HW|Mux45~5_combout\ & ( 
-- (!address(3) & (\reg_file|FILE_REG_HW|Mux45~7_combout\ & !address(4))) ) ) ) # ( address(2) & ( !\reg_file|FILE_REG_HW|Mux45~5_combout\ & ( (!address(3) & (\reg_file|FILE_REG_HW|Mux45~6_combout\ & !address(4))) ) ) ) # ( !address(2) & ( 
-- !\reg_file|FILE_REG_HW|Mux45~5_combout\ & ( (!address(3) & (\reg_file|FILE_REG_HW|Mux45~7_combout\ & !address(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000000000010100000000000100010000000000101111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(3),
	datab => \reg_file|FILE_REG_HW|ALT_INV_Mux45~7_combout\,
	datac => \reg_file|FILE_REG_HW|ALT_INV_Mux45~6_combout\,
	datad => ALT_INV_address(4),
	datae => ALT_INV_address(2),
	dataf => \reg_file|FILE_REG_HW|ALT_INV_Mux45~5_combout\,
	combout => \reg_file|READ[22].read_tri~0_combout\);

-- Location: LABCELL_X35_Y38_N36
\Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~9_sumout\ = SUM(( (!i(5) & (!i(4) & ((!i(3)) # (!\Equal0~0_combout\)))) ) + ( !hex_value(22) ) + ( \Add1~6\ ))
-- \Add1~10\ = CARRY(( (!i(5) & (!i(4) & ((!i(3)) # (!\Equal0~0_combout\)))) ) + ( !hex_value(22) ) + ( \Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000001100000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_i(3),
	datab => ALT_INV_i(5),
	datac => ALT_INV_i(4),
	datad => \ALT_INV_Equal0~0_combout\,
	dataf => ALT_INV_hex_value(22),
	cin => \Add1~6\,
	sumout => \Add1~9_sumout\,
	cout => \Add1~10\);

-- Location: LABCELL_X36_Y36_N24
\hex_value~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex_value~3_combout\ = (\KEY[3]~input_o\ & ((!\Add1~9_sumout\) # (\Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000101010001010100010101000101010001010100010101000101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[3]~input_o\,
	datab => \ALT_INV_Equal0~1_combout\,
	datac => \ALT_INV_Add1~9_sumout\,
	combout => \hex_value~3_combout\);

-- Location: FF_X36_Y36_N26
\hex_value[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \hex_value~3_combout\,
	ena => \hex_value[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => hex_value(22));

-- Location: LABCELL_X36_Y36_N48
\write_data[22]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \write_data[22]~2_combout\ = ( !hex_value(22) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_hex_value(22),
	combout => \write_data[22]~2_combout\);

-- Location: FF_X36_Y36_N49
\write_data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \write_data[22]~2_combout\,
	ena => \ALT_INV_rw_state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => write_data(22));

-- Location: MLABCELL_X34_Y33_N30
\data_bus[22]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_bus[22]~5_combout\ = (!rw_state(1) & (rw_state(2) & !write_data(22)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000001000000010000000100000001000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rw_state(1),
	datab => ALT_INV_rw_state(2),
	datac => ALT_INV_write_data(22),
	combout => \data_bus[22]~5_combout\);

-- Location: FF_X40_Y36_N52
\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[22].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[22].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[8].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[22].FF|q~q\);

-- Location: FF_X45_Y36_N17
\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[22].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|WRITE[22].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[11].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[22].FF|q~q\);

-- Location: FF_X45_Y36_N38
\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[22].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[22].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[10].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[22].FF|q~q\);

-- Location: FF_X42_Y36_N59
\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[22].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[22].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[9].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[22].FF|q~q\);

-- Location: LABCELL_X45_Y36_N36
\reg_file|FILE_REG_HW|Mux45~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux45~8_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[22].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[22].FF|q~q\ & ( (!address(1) & (((address(0))) # 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[22].FF|q~q\))) # (address(1) & (((!address(0)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[22].FF|q~q\)))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[22].FF|q~q\ & 
-- ( \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[22].FF|q~q\ & ( (!address(1) & (((address(0))) # (\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[22].FF|q~q\))) # (address(1) & (((address(0) & 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[22].FF|q~q\)))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[22].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[22].FF|q~q\ & ( (!address(1) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[22].FF|q~q\ & (!address(0)))) # (address(1) & (((!address(0)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[22].FF|q~q\)))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[22].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[22].FF|q~q\ & ( (!address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[22].FF|q~q\ & (!address(0)))) # 
-- (address(1) & (((address(0) & \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[22].FF|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011011100000111001101001100010011110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[22].FF|ALT_INV_q~q\,
	datab => ALT_INV_address(1),
	datac => ALT_INV_address(0),
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[22].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[22].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[22].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux45~8_combout\);

-- Location: LABCELL_X42_Y35_N36
\reg_file|READ[22].read_tri~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|READ[22].read_tri~1_combout\ = ( address(4) & ( \reg_file|FILE_REG_HW|Mux45~8_combout\ & ( \reg_file|read_cond~combout\ ) ) ) # ( !address(4) & ( \reg_file|FILE_REG_HW|Mux45~8_combout\ & ( (\reg_file|read_cond~combout\ & 
-- !\reg_file|FILE_REG_HW|Mux13~0_combout\) ) ) ) # ( address(4) & ( !\reg_file|FILE_REG_HW|Mux45~8_combout\ & ( \reg_file|read_cond~combout\ ) ) ) # ( !address(4) & ( !\reg_file|FILE_REG_HW|Mux45~8_combout\ & ( \reg_file|read_cond~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010000010100000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_read_cond~combout\,
	datac => \reg_file|FILE_REG_HW|ALT_INV_Mux13~0_combout\,
	datae => ALT_INV_address(4),
	dataf => \reg_file|FILE_REG_HW|ALT_INV_Mux45~8_combout\,
	combout => \reg_file|READ[22].read_tri~1_combout\);

-- Location: FF_X37_Y34_N16
\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[22].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[22].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[25].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[22].FF|q~q\);

-- Location: LABCELL_X37_Y34_N57
\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[22].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[22].FF|q~feeder_combout\ = ( \reg_file|WRITE[22].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[22].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[22].FF|q~feeder_combout\);

-- Location: FF_X37_Y34_N58
\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[22].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[22].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[21].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[22].FF|q~q\);

-- Location: FF_X31_Y36_N32
\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[22].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[22].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[29].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[22].FF|q~q\);

-- Location: LABCELL_X35_Y33_N21
\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[22].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[22].FF|q~feeder_combout\ = \reg_file|WRITE[22].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_WRITE[22].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[22].FF|q~feeder_combout\);

-- Location: FF_X35_Y33_N22
\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[22].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[22].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[17].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[22].FF|q~q\);

-- Location: LABCELL_X31_Y36_N30
\reg_file|FILE_REG_HW|Mux45~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux45~1_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[22].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[22].FF|q~q\ & ( (!address(3) & (((!address(2)) # 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[22].FF|q~q\)))) # (address(3) & (((address(2))) # (\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[22].FF|q~q\))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[22].FF|q~q\ 
-- & ( \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[22].FF|q~q\ & ( (!address(3) & (((!address(2)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[22].FF|q~q\)))) # (address(3) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[22].FF|q~q\ & ((!address(2))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[22].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[22].FF|q~q\ & ( (!address(3) & 
-- (((\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[22].FF|q~q\ & address(2))))) # (address(3) & (((address(2))) # (\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[22].FF|q~q\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[22].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[22].FF|q~q\ & ( (!address(3) & (((\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[22].FF|q~q\ & address(2))))) # 
-- (address(3) & (\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[22].FF|q~q\ & ((!address(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000000001010011111111110101001100001111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[22].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[22].FF|ALT_INV_q~q\,
	datac => ALT_INV_address(3),
	datad => ALT_INV_address(2),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[22].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[22].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux45~1_combout\);

-- Location: FF_X30_Y37_N38
\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[22].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[22].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[16].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[22].FF|q~q\);

-- Location: LABCELL_X30_Y37_N42
\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[22].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[22].FF|q~feeder_combout\ = \reg_file|WRITE[22].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_WRITE[22].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[22].FF|q~feeder_combout\);

-- Location: FF_X30_Y37_N43
\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[22].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[22].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[24].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[22].FF|q~q\);

-- Location: FF_X31_Y37_N5
\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[22].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[22].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[20].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[22].FF|q~q\);

-- Location: FF_X30_Y37_N20
\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[22].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[22].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[28].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[22].FF|q~q\);

-- Location: LABCELL_X30_Y37_N18
\reg_file|FILE_REG_HW|Mux45~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux45~0_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[22].FF|q~q\ & ( address(2) & ( (address(3)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[22].FF|q~q\) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[22].FF|q~q\ & ( address(2) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[22].FF|q~q\ & !address(3)) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[22].FF|q~q\ & ( 
-- !address(2) & ( (!address(3) & (\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[22].FF|q~q\)) # (address(3) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[22].FF|q~q\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[22].FF|q~q\ & ( !address(2) & ( (!address(3) & (\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[22].FF|q~q\)) # (address(3) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[22].FF|q~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[22].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[22].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[22].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(3),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[22].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(2),
	combout => \reg_file|FILE_REG_HW|Mux45~0_combout\);

-- Location: FF_X30_Y34_N11
\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[22].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[22].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[23].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[22].FF|q~q\);

-- Location: LABCELL_X30_Y34_N3
\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[22].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[22].FF|q~feeder_combout\ = ( \reg_file|WRITE[22].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[22].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[22].FF|q~feeder_combout\);

-- Location: FF_X30_Y34_N5
\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[22].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[22].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[19].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[22].FF|q~q\);

-- Location: LABCELL_X31_Y34_N12
\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[22].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[22].FF|q~feeder_combout\ = ( \reg_file|WRITE[22].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[22].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[22].FF|q~feeder_combout\);

-- Location: FF_X31_Y34_N14
\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[22].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[22].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[27].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[22].FF|q~q\);

-- Location: FF_X30_Y34_N14
\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[22].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[22].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[31].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[22].FF|q~q\);

-- Location: LABCELL_X30_Y34_N12
\reg_file|FILE_REG_HW|Mux45~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux45~3_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[22].FF|q~q\ & ( address(2) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[22].FF|q~q\) # (address(3)) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[22].FF|q~q\ & ( address(2) & ( (!address(3) & \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[22].FF|q~q\) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[22].FF|q~q\ & ( 
-- !address(2) & ( (!address(3) & (\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[22].FF|q~q\)) # (address(3) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[22].FF|q~q\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[22].FF|q~q\ & ( !address(2) & ( (!address(3) & (\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[22].FF|q~q\)) # (address(3) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[22].FF|q~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(3),
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[22].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[22].FF|ALT_INV_q~q\,
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[22].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[22].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(2),
	combout => \reg_file|FILE_REG_HW|Mux45~3_combout\);

-- Location: FF_X37_Y38_N53
\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[22].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[22].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[18].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[22].FF|q~q\);

-- Location: FF_X37_Y38_N29
\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[22].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[22].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[22].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[22].FF|q~q\);

-- Location: FF_X37_Y38_N8
\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[22].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[22].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[30].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[22].FF|q~q\);

-- Location: MLABCELL_X39_Y38_N15
\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[22].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[22].FF|q~feeder_combout\ = ( \reg_file|WRITE[22].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[22].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[22].FF|q~feeder_combout\);

-- Location: FF_X39_Y38_N17
\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[22].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[22].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[26].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[22].FF|q~q\);

-- Location: LABCELL_X37_Y38_N6
\reg_file|FILE_REG_HW|Mux45~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux45~2_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[22].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[22].FF|q~q\ & ( ((!address(2) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[22].FF|q~q\)) # (address(2) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[22].FF|q~q\)))) # (address(3)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[22].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[22].FF|q~q\ & ( (!address(3) & ((!address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[22].FF|q~q\)) # (address(2) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[22].FF|q~q\))))) # (address(3) & (((!address(2))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[22].FF|q~q\ & ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[22].FF|q~q\ & ( (!address(3) & ((!address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[22].FF|q~q\)) # (address(2) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[22].FF|q~q\))))) # (address(3) & (((address(2))))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[22].FF|q~q\ & ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[22].FF|q~q\ & ( (!address(3) & ((!address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[22].FF|q~q\)) # (address(2) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[22].FF|q~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000011111101110111000011000111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[22].FF|ALT_INV_q~q\,
	datab => ALT_INV_address(3),
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[22].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(2),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[22].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[22].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux45~2_combout\);

-- Location: LABCELL_X37_Y38_N12
\reg_file|FILE_REG_HW|Mux45~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux45~4_combout\ = ( \reg_file|FILE_REG_HW|Mux45~3_combout\ & ( \reg_file|FILE_REG_HW|Mux45~2_combout\ & ( ((!address(0) & ((\reg_file|FILE_REG_HW|Mux45~0_combout\))) # (address(0) & (\reg_file|FILE_REG_HW|Mux45~1_combout\))) # 
-- (address(1)) ) ) ) # ( !\reg_file|FILE_REG_HW|Mux45~3_combout\ & ( \reg_file|FILE_REG_HW|Mux45~2_combout\ & ( (!address(0) & (((address(1)) # (\reg_file|FILE_REG_HW|Mux45~0_combout\)))) # (address(0) & (\reg_file|FILE_REG_HW|Mux45~1_combout\ & 
-- ((!address(1))))) ) ) ) # ( \reg_file|FILE_REG_HW|Mux45~3_combout\ & ( !\reg_file|FILE_REG_HW|Mux45~2_combout\ & ( (!address(0) & (((\reg_file|FILE_REG_HW|Mux45~0_combout\ & !address(1))))) # (address(0) & (((address(1))) # 
-- (\reg_file|FILE_REG_HW|Mux45~1_combout\))) ) ) ) # ( !\reg_file|FILE_REG_HW|Mux45~3_combout\ & ( !\reg_file|FILE_REG_HW|Mux45~2_combout\ & ( (!address(1) & ((!address(0) & ((\reg_file|FILE_REG_HW|Mux45~0_combout\))) # (address(0) & 
-- (\reg_file|FILE_REG_HW|Mux45~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110101010100011011101010100001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(0),
	datab => \reg_file|FILE_REG_HW|ALT_INV_Mux45~1_combout\,
	datac => \reg_file|FILE_REG_HW|ALT_INV_Mux45~0_combout\,
	datad => ALT_INV_address(1),
	datae => \reg_file|FILE_REG_HW|ALT_INV_Mux45~3_combout\,
	dataf => \reg_file|FILE_REG_HW|ALT_INV_Mux45~2_combout\,
	combout => \reg_file|FILE_REG_HW|Mux45~4_combout\);

-- Location: MLABCELL_X34_Y33_N6
\data_bus[22]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_bus[22]~6_combout\ = ( address(4) & ( \reg_file|FILE_REG_HW|Mux45~4_combout\ & ( (\data_bus[22]~5_combout\ & \data_bus[20]~0_combout\) ) ) ) # ( !address(4) & ( \reg_file|FILE_REG_HW|Mux45~4_combout\ & ( (\data_bus[20]~0_combout\ & 
-- (((!\reg_file|READ[22].read_tri~0_combout\ & \reg_file|READ[22].read_tri~1_combout\)) # (\data_bus[22]~5_combout\))) ) ) ) # ( address(4) & ( !\reg_file|FILE_REG_HW|Mux45~4_combout\ & ( (\data_bus[20]~0_combout\ & 
-- (((!\reg_file|READ[22].read_tri~0_combout\ & \reg_file|READ[22].read_tri~1_combout\)) # (\data_bus[22]~5_combout\))) ) ) ) # ( !address(4) & ( !\reg_file|FILE_REG_HW|Mux45~4_combout\ & ( (\data_bus[20]~0_combout\ & 
-- (((!\reg_file|READ[22].read_tri~0_combout\ & \reg_file|READ[22].read_tri~1_combout\)) # (\data_bus[22]~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001011000000110000101100000011000010110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_READ[22].read_tri~0_combout\,
	datab => \ALT_INV_data_bus[22]~5_combout\,
	datac => \ALT_INV_data_bus[20]~0_combout\,
	datad => \reg_file|ALT_INV_READ[22].read_tri~1_combout\,
	datae => ALT_INV_address(4),
	dataf => \reg_file|FILE_REG_HW|ALT_INV_Mux45~4_combout\,
	combout => \data_bus[22]~6_combout\);

-- Location: LABCELL_X40_Y36_N18
\reg_file|WRITE[23].write_tri~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|WRITE[23].write_tri~0_combout\ = ( \data_bus[23]~8_combout\ & ( (!rw_state(2)) # (rw_state(1)) ) ) # ( !\data_bus[23]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_rw_state(1),
	datac => ALT_INV_rw_state(2),
	dataf => \ALT_INV_data_bus[23]~8_combout\,
	combout => \reg_file|WRITE[23].write_tri~0_combout\);

-- Location: FF_X40_Y36_N38
\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[23].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[23].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[8].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[23].FF|q~q\);

-- Location: FF_X40_Y36_N19
\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[23].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|WRITE[23].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[11].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[23].FF|q~q\);

-- Location: FF_X40_Y36_N44
\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[23].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[23].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[10].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[23].FF|q~q\);

-- Location: LABCELL_X42_Y36_N30
\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[23].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[23].FF|q~feeder_combout\ = \reg_file|WRITE[23].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_WRITE[23].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[23].FF|q~feeder_combout\);

-- Location: FF_X42_Y36_N32
\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[23].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[23].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[9].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[23].FF|q~q\);

-- Location: LABCELL_X40_Y36_N42
\reg_file|FILE_REG_HW|Mux47~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux47~8_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[23].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[23].FF|q~q\ & ( (!address(1) & 
-- (((\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[23].FF|q~q\)) # (address(0)))) # (address(1) & ((!address(0)) # ((\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[23].FF|q~q\)))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[23].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[23].FF|q~q\ & ( (!address(1) & (((\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[23].FF|q~q\)) # (address(0)))) # 
-- (address(1) & (address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[23].FF|q~q\)))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[23].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[23].FF|q~q\ & ( 
-- (!address(1) & (!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[23].FF|q~q\))) # (address(1) & ((!address(0)) # ((\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[23].FF|q~q\)))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[23].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[23].FF|q~q\ & ( (!address(1) & (!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[23].FF|q~q\))) # 
-- (address(1) & (address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[23].FF|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(1),
	datab => ALT_INV_address(0),
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[23].FF|ALT_INV_q~q\,
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[23].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[23].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[23].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux47~8_combout\);

-- Location: LABCELL_X40_Y36_N21
\reg_file|READ[23].read_tri~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|READ[23].read_tri~1_combout\ = ( \reg_file|read_cond~combout\ & ( ((!\reg_file|FILE_REG_HW|Mux47~8_combout\) # (!\reg_file|FILE_REG_HW|Mux13~0_combout\)) # (address(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111101011111111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(4),
	datac => \reg_file|FILE_REG_HW|ALT_INV_Mux47~8_combout\,
	datad => \reg_file|FILE_REG_HW|ALT_INV_Mux13~0_combout\,
	dataf => \reg_file|ALT_INV_read_cond~combout\,
	combout => \reg_file|READ[23].read_tri~1_combout\);

-- Location: LABCELL_X35_Y38_N39
\Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~13_sumout\ = SUM(( !hex_value(23) ) + ( (!i(5) & (!i(4) & ((!i(3)) # (!\Equal0~0_combout\)))) ) + ( \Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111110111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_i(3),
	datab => ALT_INV_i(5),
	datac => ALT_INV_i(4),
	datad => ALT_INV_hex_value(23),
	dataf => \ALT_INV_Equal0~0_combout\,
	cin => \Add1~10\,
	sumout => \Add1~13_sumout\);

-- Location: LABCELL_X36_Y36_N45
\hex_value~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex_value~4_combout\ = ( \Add1~13_sumout\ & ( (\KEY[3]~input_o\ & \Equal0~1_combout\) ) ) # ( !\Add1~13_sumout\ & ( \KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[3]~input_o\,
	datab => \ALT_INV_Equal0~1_combout\,
	dataf => \ALT_INV_Add1~13_sumout\,
	combout => \hex_value~4_combout\);

-- Location: FF_X36_Y36_N47
\hex_value[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \hex_value~4_combout\,
	ena => \hex_value[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => hex_value(23));

-- Location: LABCELL_X36_Y36_N33
\write_data[23]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \write_data[23]~3_combout\ = !hex_value(23)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_hex_value(23),
	combout => \write_data[23]~3_combout\);

-- Location: FF_X36_Y36_N34
\write_data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \write_data[23]~3_combout\,
	ena => \ALT_INV_rw_state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => write_data(23));

-- Location: LABCELL_X40_Y36_N12
\data_bus[23]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_bus[23]~7_combout\ = ( rw_state(2) & ( (!rw_state(1) & !write_data(23)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_rw_state(1),
	datac => ALT_INV_write_data(23),
	dataf => ALT_INV_rw_state(2),
	combout => \data_bus[23]~7_combout\);

-- Location: LABCELL_X30_Y34_N48
\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[23].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[23].FF|q~feeder_combout\ = \reg_file|WRITE[23].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_WRITE[23].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[23].FF|q~feeder_combout\);

-- Location: FF_X30_Y34_N50
\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[23].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[23].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[19].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[23].FF|q~q\);

-- Location: LABCELL_X31_Y34_N48
\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[23].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[23].FF|q~feeder_combout\ = \reg_file|WRITE[23].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \reg_file|ALT_INV_WRITE[23].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[23].FF|q~feeder_combout\);

-- Location: FF_X31_Y34_N50
\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[23].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[23].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[27].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[23].FF|q~q\);

-- Location: LABCELL_X30_Y34_N24
\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[23].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[23].FF|q~feeder_combout\ = ( \reg_file|WRITE[23].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[23].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[23].FF|q~feeder_combout\);

-- Location: FF_X30_Y34_N26
\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[23].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[23].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[23].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[23].FF|q~q\);

-- Location: FF_X30_Y34_N32
\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[23].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[23].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[31].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[23].FF|q~q\);

-- Location: LABCELL_X30_Y34_N30
\reg_file|FILE_REG_HW|Mux47~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux47~3_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[23].FF|q~q\ & ( address(3) & ( (address(2)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[23].FF|q~q\) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[23].FF|q~q\ & ( address(3) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[23].FF|q~q\ & !address(2)) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[23].FF|q~q\ & ( 
-- !address(3) & ( (!address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[23].FF|q~q\)) # (address(2) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[23].FF|q~q\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[23].FF|q~q\ & ( !address(3) & ( (!address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[23].FF|q~q\)) # (address(2) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[23].FF|q~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[23].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[23].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[23].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(2),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[23].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(3),
	combout => \reg_file|FILE_REG_HW|Mux47~3_combout\);

-- Location: LABCELL_X35_Y33_N36
\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[23].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[23].FF|q~feeder_combout\ = ( \reg_file|WRITE[23].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[23].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[23].FF|q~feeder_combout\);

-- Location: FF_X35_Y33_N38
\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[23].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[23].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[17].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[23].FF|q~q\);

-- Location: LABCELL_X37_Y33_N3
\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[23].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[23].FF|q~feeder_combout\ = ( \reg_file|WRITE[23].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[23].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[23].FF|q~feeder_combout\);

-- Location: FF_X37_Y33_N5
\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[23].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[23].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[25].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[23].FF|q~q\);

-- Location: FF_X37_Y34_N52
\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[23].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[23].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[21].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[23].FF|q~q\);

-- Location: FF_X37_Y33_N38
\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[23].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[23].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[29].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[23].FF|q~q\);

-- Location: LABCELL_X37_Y33_N36
\reg_file|FILE_REG_HW|Mux47~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux47~1_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[23].FF|q~q\ & ( address(2) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[23].FF|q~q\) # (address(3)) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[23].FF|q~q\ & ( address(2) & ( (!address(3) & \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[23].FF|q~q\) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[23].FF|q~q\ & ( 
-- !address(2) & ( (!address(3) & (\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[23].FF|q~q\)) # (address(3) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[23].FF|q~q\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[23].FF|q~q\ & ( !address(2) & ( (!address(3) & (\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[23].FF|q~q\)) # (address(3) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[23].FF|q~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(3),
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[23].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[23].FF|ALT_INV_q~q\,
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[23].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[23].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(2),
	combout => \reg_file|FILE_REG_HW|Mux47~1_combout\);

-- Location: FF_X37_Y38_N22
\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[23].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[23].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[22].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[23].FF|q~q\);

-- Location: FF_X37_Y38_N17
\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[23].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[23].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[18].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[23].FF|q~q\);

-- Location: FF_X39_Y38_N26
\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[23].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[23].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[30].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[23].FF|q~q\);

-- Location: MLABCELL_X39_Y38_N48
\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[23].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[23].FF|q~feeder_combout\ = \reg_file|WRITE[23].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \reg_file|ALT_INV_WRITE[23].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[23].FF|q~feeder_combout\);

-- Location: FF_X39_Y38_N50
\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[23].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[23].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[26].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[23].FF|q~q\);

-- Location: MLABCELL_X39_Y38_N24
\reg_file|FILE_REG_HW|Mux47~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux47~2_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[23].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[23].FF|q~q\ & ( ((!address(2) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[23].FF|q~q\))) # (address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[23].FF|q~q\))) # (address(3)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[23].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[23].FF|q~q\ & ( (!address(3) & ((!address(2) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[23].FF|q~q\))) # (address(2) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[23].FF|q~q\)))) # (address(3) & (((!address(2))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[23].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[23].FF|q~q\ 
-- & ( (!address(3) & ((!address(2) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[23].FF|q~q\))) # (address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[23].FF|q~q\)))) # (address(3) & (((address(2))))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[23].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[23].FF|q~q\ & ( (!address(3) & ((!address(2) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[23].FF|q~q\))) # 
-- (address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[23].FF|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(3),
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[23].FF|ALT_INV_q~q\,
	datac => ALT_INV_address(2),
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[23].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[23].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[23].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux47~2_combout\);

-- Location: LABCELL_X30_Y37_N24
\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[23].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[23].FF|q~feeder_combout\ = ( \reg_file|WRITE[23].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[23].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[23].FF|q~feeder_combout\);

-- Location: FF_X30_Y37_N26
\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[23].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[23].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[24].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[23].FF|q~q\);

-- Location: FF_X31_Y37_N38
\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[23].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[23].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[20].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[23].FF|q~q\);

-- Location: FF_X31_Y37_N44
\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[23].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[23].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[28].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[23].FF|q~q\);

-- Location: LABCELL_X30_Y37_N39
\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[23].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[23].FF|q~feeder_combout\ = ( \reg_file|WRITE[23].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[23].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[23].FF|q~feeder_combout\);

-- Location: FF_X30_Y37_N40
\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[23].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[23].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[16].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[23].FF|q~q\);

-- Location: LABCELL_X31_Y37_N42
\reg_file|FILE_REG_HW|Mux47~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux47~0_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[23].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[23].FF|q~q\ & ( (!address(3) & (((!address(2)) # 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[23].FF|q~q\)))) # (address(3) & (((address(2))) # (\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[23].FF|q~q\))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[23].FF|q~q\ 
-- & ( \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[23].FF|q~q\ & ( (!address(3) & (((!address(2)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[23].FF|q~q\)))) # (address(3) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[23].FF|q~q\ & ((!address(2))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[23].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[23].FF|q~q\ & ( (!address(3) & 
-- (((\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[23].FF|q~q\ & address(2))))) # (address(3) & (((address(2))) # (\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[23].FF|q~q\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[23].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[23].FF|q~q\ & ( (!address(3) & (((\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[23].FF|q~q\ & address(2))))) # 
-- (address(3) & (\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[23].FF|q~q\ & ((!address(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(3),
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[23].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[23].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(2),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[23].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[23].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux47~0_combout\);

-- Location: LABCELL_X40_Y36_N24
\reg_file|FILE_REG_HW|Mux47~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux47~4_combout\ = ( \reg_file|FILE_REG_HW|Mux47~2_combout\ & ( \reg_file|FILE_REG_HW|Mux47~0_combout\ & ( (!address(0)) # ((!address(1) & ((\reg_file|FILE_REG_HW|Mux47~1_combout\))) # (address(1) & 
-- (\reg_file|FILE_REG_HW|Mux47~3_combout\))) ) ) ) # ( !\reg_file|FILE_REG_HW|Mux47~2_combout\ & ( \reg_file|FILE_REG_HW|Mux47~0_combout\ & ( (!address(1) & ((!address(0)) # ((\reg_file|FILE_REG_HW|Mux47~1_combout\)))) # (address(1) & (address(0) & 
-- (\reg_file|FILE_REG_HW|Mux47~3_combout\))) ) ) ) # ( \reg_file|FILE_REG_HW|Mux47~2_combout\ & ( !\reg_file|FILE_REG_HW|Mux47~0_combout\ & ( (!address(1) & (address(0) & ((\reg_file|FILE_REG_HW|Mux47~1_combout\)))) # (address(1) & ((!address(0)) # 
-- ((\reg_file|FILE_REG_HW|Mux47~3_combout\)))) ) ) ) # ( !\reg_file|FILE_REG_HW|Mux47~2_combout\ & ( !\reg_file|FILE_REG_HW|Mux47~0_combout\ & ( (address(0) & ((!address(1) & ((\reg_file|FILE_REG_HW|Mux47~1_combout\))) # (address(1) & 
-- (\reg_file|FILE_REG_HW|Mux47~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(1),
	datab => ALT_INV_address(0),
	datac => \reg_file|FILE_REG_HW|ALT_INV_Mux47~3_combout\,
	datad => \reg_file|FILE_REG_HW|ALT_INV_Mux47~1_combout\,
	datae => \reg_file|FILE_REG_HW|ALT_INV_Mux47~2_combout\,
	dataf => \reg_file|FILE_REG_HW|ALT_INV_Mux47~0_combout\,
	combout => \reg_file|FILE_REG_HW|Mux47~4_combout\);

-- Location: LABCELL_X37_Y35_N6
\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[23].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[23].FF|q~feeder_combout\ = ( \reg_file|WRITE[23].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[23].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[23].FF|q~feeder_combout\);

-- Location: FF_X37_Y35_N7
\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[23].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[23].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[2].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[23].FF|q~q\);

-- Location: LABCELL_X37_Y35_N30
\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[23].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[23].FF|q~feeder_combout\ = \reg_file|WRITE[23].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \reg_file|ALT_INV_WRITE[23].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[23].FF|q~feeder_combout\);

-- Location: FF_X37_Y35_N31
\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[23].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[23].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[0].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[23].FF|q~q\);

-- Location: FF_X37_Y35_N44
\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[23].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[23].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[3].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[23].FF|q~q\);

-- Location: LABCELL_X43_Y35_N42
\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[23].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[23].FF|q~feeder_combout\ = \reg_file|WRITE[23].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_WRITE[23].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[23].FF|q~feeder_combout\);

-- Location: FF_X43_Y35_N44
\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[23].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[23].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[1].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[23].FF|q~q\);

-- Location: LABCELL_X37_Y35_N42
\reg_file|FILE_REG_HW|Mux47~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux47~7_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[23].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[23].FF|q~q\ & ( ((!address(1) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[23].FF|q~q\))) # (address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[23].FF|q~q\))) # (address(0)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[23].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[23].FF|q~q\ & ( (!address(1) & (((\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[23].FF|q~q\) # (address(0))))) # (address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[23].FF|q~q\ 
-- & (!address(0)))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[23].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[23].FF|q~q\ & ( (!address(1) & (((!address(0) & 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[23].FF|q~q\)))) # (address(1) & (((address(0))) # (\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[23].FF|q~q\))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[23].FF|q~q\ & ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[23].FF|q~q\ & ( (!address(0) & ((!address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[23].FF|q~q\))) # (address(1) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[23].FF|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[23].FF|ALT_INV_q~q\,
	datab => ALT_INV_address(1),
	datac => ALT_INV_address(0),
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[23].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[23].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[23].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux47~7_combout\);

-- Location: LABCELL_X40_Y37_N6
\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[23].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[23].FF|q~feeder_combout\ = ( \reg_file|WRITE[23].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[23].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[23].FF|q~feeder_combout\);

-- Location: FF_X40_Y37_N7
\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[23].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[23].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[14].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[23].FF|q~q\);

-- Location: FF_X40_Y37_N44
\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[23].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[23].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[12].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[23].FF|q~q\);

-- Location: FF_X40_Y37_N50
\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[23].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[23].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[15].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[23].FF|q~q\);

-- Location: LABCELL_X36_Y39_N30
\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[23].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[23].FF|q~feeder_combout\ = ( \reg_file|WRITE[23].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[23].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[23].FF|q~feeder_combout\);

-- Location: FF_X36_Y39_N31
\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[23].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[23].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[13].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[23].FF|q~q\);

-- Location: LABCELL_X40_Y37_N48
\reg_file|FILE_REG_HW|Mux47~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux47~5_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[23].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[23].FF|q~q\ & ( ((!address(1) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[23].FF|q~q\))) # (address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[23].FF|q~q\))) # (address(0)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[23].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[23].FF|q~q\ & ( (!address(1) & (((\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[23].FF|q~q\)) # (address(0)))) # (address(1) & (!address(0) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[23].FF|q~q\))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[23].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[23].FF|q~q\ & ( (!address(1) & (!address(0) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[23].FF|q~q\)))) # (address(1) & (((\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[23].FF|q~q\)) # (address(0)))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[23].FF|q~q\ 
-- & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[23].FF|q~q\ & ( (!address(0) & ((!address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[23].FF|q~q\))) # (address(1) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[23].FF|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(1),
	datab => ALT_INV_address(0),
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[23].FF|ALT_INV_q~q\,
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[23].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[23].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[23].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux47~5_combout\);

-- Location: LABCELL_X33_Y35_N6
\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[23].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[23].FF|q~feeder_combout\ = \reg_file|WRITE[23].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_WRITE[23].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[23].FF|q~feeder_combout\);

-- Location: FF_X33_Y35_N7
\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[23].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[23].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[6].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[23].FF|q~q\);

-- Location: FF_X33_Y35_N14
\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[23].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[23].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[4].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[23].FF|q~q\);

-- Location: FF_X36_Y35_N20
\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[23].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[23].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[7].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[23].FF|q~q\);

-- Location: LABCELL_X36_Y35_N12
\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[23].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[23].FF|q~feeder_combout\ = \reg_file|WRITE[23].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_WRITE[23].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[23].FF|q~feeder_combout\);

-- Location: FF_X36_Y35_N14
\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[23].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[23].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[5].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[23].FF|q~q\);

-- Location: LABCELL_X36_Y35_N18
\reg_file|FILE_REG_HW|Mux47~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux47~6_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[23].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[23].FF|q~q\ & ( ((!address(1) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[23].FF|q~q\))) # (address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[23].FF|q~q\))) # (address(0)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[23].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[23].FF|q~q\ & ( (!address(0) & ((!address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[23].FF|q~q\))) # (address(1) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[23].FF|q~q\)))) # (address(0) & (((!address(1))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[23].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[23].FF|q~q\ & 
-- ( (!address(0) & ((!address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[23].FF|q~q\))) # (address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[23].FF|q~q\)))) # (address(0) & (((address(1))))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[23].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[23].FF|q~q\ & ( (!address(0) & ((!address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[23].FF|q~q\))) # 
-- (address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[23].FF|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100111011101011111001000100101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(0),
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[23].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[23].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(1),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[23].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[23].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux47~6_combout\);

-- Location: LABCELL_X40_Y36_N0
\reg_file|READ[23].read_tri~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|READ[23].read_tri~0_combout\ = ( \reg_file|FILE_REG_HW|Mux47~5_combout\ & ( \reg_file|FILE_REG_HW|Mux47~6_combout\ & ( (!address(4) & (((!address(3) & \reg_file|FILE_REG_HW|Mux47~7_combout\)) # (address(2)))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|Mux47~5_combout\ & ( \reg_file|FILE_REG_HW|Mux47~6_combout\ & ( (!address(3) & (!address(4) & ((\reg_file|FILE_REG_HW|Mux47~7_combout\) # (address(2))))) ) ) ) # ( \reg_file|FILE_REG_HW|Mux47~5_combout\ & ( 
-- !\reg_file|FILE_REG_HW|Mux47~6_combout\ & ( (!address(4) & ((!address(2) & (!address(3) & \reg_file|FILE_REG_HW|Mux47~7_combout\)) # (address(2) & (address(3))))) ) ) ) # ( !\reg_file|FILE_REG_HW|Mux47~5_combout\ & ( 
-- !\reg_file|FILE_REG_HW|Mux47~6_combout\ & ( (!address(2) & (!address(3) & (!address(4) & \reg_file|FILE_REG_HW|Mux47~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000100001001000001000000110000000101000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(2),
	datab => ALT_INV_address(3),
	datac => ALT_INV_address(4),
	datad => \reg_file|FILE_REG_HW|ALT_INV_Mux47~7_combout\,
	datae => \reg_file|FILE_REG_HW|ALT_INV_Mux47~5_combout\,
	dataf => \reg_file|FILE_REG_HW|ALT_INV_Mux47~6_combout\,
	combout => \reg_file|READ[23].read_tri~0_combout\);

-- Location: LABCELL_X40_Y36_N6
\data_bus[23]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_bus[23]~8_combout\ = ( \reg_file|READ[23].read_tri~0_combout\ & ( address(4) & ( (\data_bus[23]~7_combout\ & \data_bus[20]~0_combout\) ) ) ) # ( !\reg_file|READ[23].read_tri~0_combout\ & ( address(4) & ( (\data_bus[20]~0_combout\ & 
-- (((\reg_file|READ[23].read_tri~1_combout\ & !\reg_file|FILE_REG_HW|Mux47~4_combout\)) # (\data_bus[23]~7_combout\))) ) ) ) # ( \reg_file|READ[23].read_tri~0_combout\ & ( !address(4) & ( (\data_bus[23]~7_combout\ & \data_bus[20]~0_combout\) ) ) ) # ( 
-- !\reg_file|READ[23].read_tri~0_combout\ & ( !address(4) & ( (\data_bus[20]~0_combout\ & ((\data_bus[23]~7_combout\) # (\reg_file|READ[23].read_tri~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000111000000110000001100000111000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_READ[23].read_tri~1_combout\,
	datab => \ALT_INV_data_bus[23]~7_combout\,
	datac => \ALT_INV_data_bus[20]~0_combout\,
	datad => \reg_file|FILE_REG_HW|ALT_INV_Mux47~4_combout\,
	datae => \reg_file|ALT_INV_READ[23].read_tri~0_combout\,
	dataf => ALT_INV_address(4),
	combout => \data_bus[23]~8_combout\);

-- Location: LABCELL_X37_Y32_N33
\hex5|WideOr6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex5|WideOr6~0_combout\ = ( \data_bus[23]~8_combout\ & ( (\data_bus[21]~4_combout\ & (!\data_bus[20]~2_combout\ $ (!\data_bus[22]~6_combout\))) ) ) # ( !\data_bus[23]~8_combout\ & ( (!\data_bus[20]~2_combout\ & (!\data_bus[21]~4_combout\ $ 
-- (!\data_bus[22]~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000010100000010100001010000000000101010100000000010101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_data_bus[21]~4_combout\,
	datac => \ALT_INV_data_bus[20]~2_combout\,
	datad => \ALT_INV_data_bus[22]~6_combout\,
	dataf => \ALT_INV_data_bus[23]~8_combout\,
	combout => \hex5|WideOr6~0_combout\);

-- Location: LABCELL_X37_Y32_N6
\hex5|WideOr5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex5|WideOr5~0_combout\ = ( \data_bus[23]~8_combout\ & ( (!\data_bus[22]~6_combout\ & (!\data_bus[21]~4_combout\ $ (!\data_bus[20]~2_combout\))) ) ) # ( !\data_bus[23]~8_combout\ & ( (!\data_bus[20]~2_combout\ & (!\data_bus[21]~4_combout\)) # 
-- (\data_bus[20]~2_combout\ & ((!\data_bus[22]~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110001000101110111000100001100110000000000110011000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_data_bus[21]~4_combout\,
	datab => \ALT_INV_data_bus[20]~2_combout\,
	datad => \ALT_INV_data_bus[22]~6_combout\,
	dataf => \ALT_INV_data_bus[23]~8_combout\,
	combout => \hex5|WideOr5~0_combout\);

-- Location: LABCELL_X37_Y32_N9
\hex5|WideOr4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex5|WideOr4~0_combout\ = ( \data_bus[23]~8_combout\ & ( (!\data_bus[21]~4_combout\ & (\data_bus[20]~2_combout\ & \data_bus[22]~6_combout\)) ) ) # ( !\data_bus[23]~8_combout\ & ( (!\data_bus[22]~6_combout\ & ((!\data_bus[21]~4_combout\) # 
-- (\data_bus[20]~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000010110000101100001011000000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_data_bus[21]~4_combout\,
	datab => \ALT_INV_data_bus[20]~2_combout\,
	datac => \ALT_INV_data_bus[22]~6_combout\,
	dataf => \ALT_INV_data_bus[23]~8_combout\,
	combout => \hex5|WideOr4~0_combout\);

-- Location: LABCELL_X37_Y32_N42
\hex5|WideOr3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex5|WideOr3~0_combout\ = ( \data_bus[23]~8_combout\ & ( (!\data_bus[21]~4_combout\ & (!\data_bus[20]~2_combout\ & !\data_bus[22]~6_combout\)) # (\data_bus[21]~4_combout\ & (!\data_bus[20]~2_combout\ $ (!\data_bus[22]~6_combout\))) ) ) # ( 
-- !\data_bus[23]~8_combout\ & ( (!\data_bus[21]~4_combout\ & (!\data_bus[20]~2_combout\ $ (\data_bus[22]~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000100010100010000010001010011001010001001001100101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_data_bus[21]~4_combout\,
	datab => \ALT_INV_data_bus[20]~2_combout\,
	datad => \ALT_INV_data_bus[22]~6_combout\,
	dataf => \ALT_INV_data_bus[23]~8_combout\,
	combout => \hex5|WideOr3~0_combout\);

-- Location: LABCELL_X37_Y32_N45
\hex5|WideOr2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex5|WideOr2~0_combout\ = ( \data_bus[23]~8_combout\ & ( (!\data_bus[20]~2_combout\) # ((\data_bus[21]~4_combout\ & !\data_bus[22]~6_combout\)) ) ) # ( !\data_bus[23]~8_combout\ & ( (\data_bus[21]~4_combout\ & (!\data_bus[20]~2_combout\ & 
-- \data_bus[22]~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010011011100110111001101110011011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_data_bus[21]~4_combout\,
	datab => \ALT_INV_data_bus[20]~2_combout\,
	datac => \ALT_INV_data_bus[22]~6_combout\,
	dataf => \ALT_INV_data_bus[23]~8_combout\,
	combout => \hex5|WideOr2~0_combout\);

-- Location: LABCELL_X37_Y32_N18
\hex5|WideOr1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex5|WideOr1~0_combout\ = ( \data_bus[23]~8_combout\ & ( (!\data_bus[21]~4_combout\ & ((!\data_bus[20]~2_combout\) # (\data_bus[22]~6_combout\))) # (\data_bus[21]~4_combout\ & (!\data_bus[20]~2_combout\ & \data_bus[22]~6_combout\)) ) ) # ( 
-- !\data_bus[23]~8_combout\ & ( (\data_bus[21]~4_combout\ & (!\data_bus[20]~2_combout\ & !\data_bus[22]~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000000010001000000000010001000111011101000100011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_data_bus[21]~4_combout\,
	datab => \ALT_INV_data_bus[20]~2_combout\,
	datad => \ALT_INV_data_bus[22]~6_combout\,
	dataf => \ALT_INV_data_bus[23]~8_combout\,
	combout => \hex5|WideOr1~0_combout\);

-- Location: LABCELL_X37_Y32_N21
\hex5|WideOr0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex5|WideOr0~0_combout\ = ( \data_bus[23]~8_combout\ & ( (!\data_bus[21]~4_combout\ & ((\data_bus[22]~6_combout\) # (\data_bus[20]~2_combout\))) # (\data_bus[21]~4_combout\ & ((!\data_bus[22]~6_combout\))) ) ) # ( !\data_bus[23]~8_combout\ & ( 
-- (!\data_bus[21]~4_combout\) # ((!\data_bus[20]~2_combout\) # (\data_bus[22]~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111111101111111011111110111101111010011110100111101001111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_data_bus[21]~4_combout\,
	datab => \ALT_INV_data_bus[20]~2_combout\,
	datac => \ALT_INV_data_bus[22]~6_combout\,
	dataf => \ALT_INV_data_bus[23]~8_combout\,
	combout => \hex5|WideOr0~0_combout\);

-- Location: LABCELL_X36_Y38_N42
\write_data[17]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \write_data[17]~5_combout\ = ( !hex_value(17) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_hex_value(17),
	combout => \write_data[17]~5_combout\);

-- Location: FF_X36_Y38_N44
\write_data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \write_data[17]~5_combout\,
	ena => \ALT_INV_rw_state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => write_data(17));

-- Location: LABCELL_X36_Y38_N6
\data_bus[17]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_bus[17]~11_combout\ = ( !write_data(17) & ( (rw_state(2) & !rw_state(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rw_state(2),
	datab => ALT_INV_rw_state(1),
	dataf => ALT_INV_write_data(17),
	combout => \data_bus[17]~11_combout\);

-- Location: LABCELL_X36_Y32_N12
\reg_file|WRITE[17].write_tri~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|WRITE[17].write_tri~0_combout\ = ( \data_bus[17]~12_combout\ & ( (!rw_state(2)) # (rw_state(1)) ) ) # ( !\data_bus[17]~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rw_state(2),
	datab => ALT_INV_rw_state(1),
	dataf => \ALT_INV_data_bus[17]~12_combout\,
	combout => \reg_file|WRITE[17].write_tri~0_combout\);

-- Location: LABCELL_X37_Y35_N54
\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[17].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[17].FF|q~feeder_combout\ = \reg_file|WRITE[17].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_WRITE[17].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[17].FF|q~feeder_combout\);

-- Location: FF_X37_Y35_N56
\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[17].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[17].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[2].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[17].FF|q~q\);

-- Location: FF_X43_Y35_N46
\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[17].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[17].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[1].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[17].FF|q~q\);

-- Location: FF_X37_Y35_N26
\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[17].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[17].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[3].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[17].FF|q~q\);

-- Location: LABCELL_X37_Y35_N48
\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[17].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[17].FF|q~feeder_combout\ = \reg_file|WRITE[17].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_WRITE[17].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[17].FF|q~feeder_combout\);

-- Location: FF_X37_Y35_N50
\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[17].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[17].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[0].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[17].FF|q~q\);

-- Location: LABCELL_X37_Y35_N24
\reg_file|FILE_REG_HW|Mux35~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux35~7_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[17].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[17].FF|q~q\ & ( (!address(1) & (((!address(0)) # 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[17].FF|q~q\)))) # (address(1) & (((address(0))) # (\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[17].FF|q~q\))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[17].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[17].FF|q~q\ & ( (!address(1) & (((!address(0)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[17].FF|q~q\)))) # (address(1) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[17].FF|q~q\ & (!address(0)))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[17].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[17].FF|q~q\ & ( (!address(1) & 
-- (((address(0) & \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[17].FF|q~q\)))) # (address(1) & (((address(0))) # (\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[17].FF|q~q\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[17].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[17].FF|q~q\ & ( (!address(1) & (((address(0) & \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[17].FF|q~q\)))) # 
-- (address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[17].FF|q~q\ & (!address(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[17].FF|ALT_INV_q~q\,
	datab => ALT_INV_address(1),
	datac => ALT_INV_address(0),
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[17].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[17].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[17].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux35~7_combout\);

-- Location: LABCELL_X40_Y37_N27
\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[17].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[17].FF|q~feeder_combout\ = \reg_file|WRITE[17].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_WRITE[17].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[17].FF|q~feeder_combout\);

-- Location: FF_X40_Y37_N28
\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[17].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[17].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[14].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[17].FF|q~q\);

-- Location: FF_X33_Y34_N41
\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[17].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[17].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[13].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[17].FF|q~q\);

-- Location: FF_X33_Y34_N44
\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[17].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[17].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[15].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[17].FF|q~q\);

-- Location: LABCELL_X40_Y37_N0
\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[17].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[17].FF|q~feeder_combout\ = \reg_file|WRITE[17].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_WRITE[17].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[17].FF|q~feeder_combout\);

-- Location: FF_X40_Y37_N2
\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[17].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[17].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[12].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[17].FF|q~q\);

-- Location: LABCELL_X33_Y34_N42
\reg_file|FILE_REG_HW|Mux35~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux35~5_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[17].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[17].FF|q~q\ & ( (!address(0) & (((!address(1))) # 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[17].FF|q~q\))) # (address(0) & (((address(1)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[17].FF|q~q\)))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[17].FF|q~q\ & 
-- ( \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[17].FF|q~q\ & ( (!address(0) & (((!address(1))) # (\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[17].FF|q~q\))) # (address(0) & 
-- (((\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[17].FF|q~q\ & !address(1))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[17].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[17].FF|q~q\ & ( (!address(0) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[17].FF|q~q\ & ((address(1))))) # (address(0) & (((address(1)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[17].FF|q~q\)))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[17].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[17].FF|q~q\ & ( (!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[17].FF|q~q\ & ((address(1))))) # 
-- (address(0) & (((\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[17].FF|q~q\ & !address(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000000000110101111111110011010100001111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[17].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[17].FF|ALT_INV_q~q\,
	datac => ALT_INV_address(0),
	datad => ALT_INV_address(1),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[17].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[17].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux35~5_combout\);

-- Location: LABCELL_X33_Y35_N27
\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[17].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[17].FF|q~feeder_combout\ = \reg_file|WRITE[17].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_WRITE[17].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[17].FF|q~feeder_combout\);

-- Location: FF_X33_Y35_N29
\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[17].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[17].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[6].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[17].FF|q~q\);

-- Location: LABCELL_X33_Y35_N0
\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[17].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[17].FF|q~feeder_combout\ = \reg_file|WRITE[17].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_WRITE[17].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[17].FF|q~feeder_combout\);

-- Location: FF_X33_Y35_N1
\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[17].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[17].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[4].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[17].FF|q~q\);

-- Location: FF_X40_Y35_N50
\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[17].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[17].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[7].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[17].FF|q~q\);

-- Location: FF_X40_Y35_N44
\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[17].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[17].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[5].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[17].FF|q~q\);

-- Location: LABCELL_X40_Y35_N48
\reg_file|FILE_REG_HW|Mux35~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux35~6_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[17].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[17].FF|q~q\ & ( ((!address(1) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[17].FF|q~q\))) # (address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[17].FF|q~q\))) # (address(0)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[17].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[17].FF|q~q\ & ( (!address(0) & ((!address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[17].FF|q~q\))) # (address(1) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[17].FF|q~q\)))) # (address(0) & (((!address(1))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[17].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[17].FF|q~q\ & 
-- ( (!address(0) & ((!address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[17].FF|q~q\))) # (address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[17].FF|q~q\)))) # (address(0) & (((address(1))))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[17].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[17].FF|q~q\ & ( (!address(0) & ((!address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[17].FF|q~q\))) # 
-- (address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[17].FF|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100111011101011111001000100101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(0),
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[17].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[17].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(1),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[17].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[17].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux35~6_combout\);

-- Location: LABCELL_X33_Y34_N18
\reg_file|READ[17].read_tri~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|READ[17].read_tri~0_combout\ = ( address(3) & ( \reg_file|FILE_REG_HW|Mux35~6_combout\ & ( (\reg_file|FILE_REG_HW|Mux35~5_combout\ & (!address(4) & address(2))) ) ) ) # ( !address(3) & ( \reg_file|FILE_REG_HW|Mux35~6_combout\ & ( (!address(4) & 
-- ((address(2)) # (\reg_file|FILE_REG_HW|Mux35~7_combout\))) ) ) ) # ( address(3) & ( !\reg_file|FILE_REG_HW|Mux35~6_combout\ & ( (\reg_file|FILE_REG_HW|Mux35~5_combout\ & (!address(4) & address(2))) ) ) ) # ( !address(3) & ( 
-- !\reg_file|FILE_REG_HW|Mux35~6_combout\ & ( (\reg_file|FILE_REG_HW|Mux35~7_combout\ & (!address(4) & !address(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000000000000011000001010000111100000000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|ALT_INV_Mux35~7_combout\,
	datab => \reg_file|FILE_REG_HW|ALT_INV_Mux35~5_combout\,
	datac => ALT_INV_address(4),
	datad => ALT_INV_address(2),
	datae => ALT_INV_address(3),
	dataf => \reg_file|FILE_REG_HW|ALT_INV_Mux35~6_combout\,
	combout => \reg_file|READ[17].read_tri~0_combout\);

-- Location: LABCELL_X30_Y37_N27
\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[17].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[17].FF|q~feeder_combout\ = \reg_file|WRITE[17].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_WRITE[17].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[17].FF|q~feeder_combout\);

-- Location: FF_X30_Y37_N29
\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[17].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[17].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[24].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[17].FF|q~q\);

-- Location: LABCELL_X31_Y37_N39
\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[17].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[17].FF|q~feeder_combout\ = ( \reg_file|WRITE[17].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[17].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[17].FF|q~feeder_combout\);

-- Location: FF_X31_Y37_N40
\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[17].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[17].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[20].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[17].FF|q~q\);

-- Location: FF_X30_Y37_N8
\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[17].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[17].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[28].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[17].FF|q~q\);

-- Location: FF_X30_Y37_N32
\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[17].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[17].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[16].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[17].FF|q~q\);

-- Location: LABCELL_X30_Y37_N6
\reg_file|FILE_REG_HW|Mux35~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux35~0_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[17].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[17].FF|q~q\ & ( (!address(2) & (((!address(3))) # 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[17].FF|q~q\))) # (address(2) & (((address(3)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[17].FF|q~q\)))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[17].FF|q~q\ & 
-- ( \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[17].FF|q~q\ & ( (!address(2) & (((!address(3))) # (\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[17].FF|q~q\))) # (address(2) & 
-- (((\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[17].FF|q~q\ & !address(3))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[17].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[17].FF|q~q\ & ( (!address(2) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[17].FF|q~q\ & ((address(3))))) # (address(2) & (((address(3)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[17].FF|q~q\)))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[17].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[17].FF|q~q\ & ( (!address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[17].FF|q~q\ & ((address(3))))) # 
-- (address(2) & (((\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[17].FF|q~q\ & !address(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[17].FF|ALT_INV_q~q\,
	datab => ALT_INV_address(2),
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[17].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(3),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[17].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[17].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux35~0_combout\);

-- Location: FF_X31_Y34_N32
\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[17].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[17].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[27].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[17].FF|q~q\);

-- Location: FF_X30_Y34_N8
\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[17].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[17].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[23].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[17].FF|q~q\);

-- Location: FF_X30_Y34_N20
\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[17].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[17].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[31].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[17].FF|q~q\);

-- Location: FF_X30_Y34_N44
\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[17].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[17].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[19].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[17].FF|q~q\);

-- Location: LABCELL_X30_Y34_N18
\reg_file|FILE_REG_HW|Mux35~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux35~3_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[17].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[17].FF|q~q\ & ( (!address(2) & (((!address(3))) # 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[17].FF|q~q\))) # (address(2) & (((\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[17].FF|q~q\) # (address(3))))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[17].FF|q~q\ & 
-- ( \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[17].FF|q~q\ & ( (!address(2) & (((!address(3))) # (\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[17].FF|q~q\))) # (address(2) & (((!address(3) & 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[17].FF|q~q\)))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[17].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[17].FF|q~q\ & ( (!address(2) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[17].FF|q~q\ & (address(3)))) # (address(2) & (((\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[17].FF|q~q\) # (address(3))))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[17].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[17].FF|q~q\ & ( (!address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[17].FF|q~q\ & (address(3)))) # 
-- (address(2) & (((!address(3) & \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[17].FF|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[17].FF|ALT_INV_q~q\,
	datab => ALT_INV_address(2),
	datac => ALT_INV_address(3),
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[17].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[17].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[17].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux35~3_combout\);

-- Location: FF_X37_Y38_N34
\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[17].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[17].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[18].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[17].FF|q~q\);

-- Location: FF_X37_Y38_N40
\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[17].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[17].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[22].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[17].FF|q~q\);

-- Location: FF_X33_Y36_N1
\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[17].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[17].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[26].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[17].FF|q~q\);

-- Location: FF_X37_Y33_N56
\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[17].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[17].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[30].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[17].FF|q~q\);

-- Location: LABCELL_X37_Y33_N54
\reg_file|FILE_REG_HW|Mux35~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux35~2_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[17].FF|q~q\ & ( address(2) & ( (address(3)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[17].FF|q~q\) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[17].FF|q~q\ & ( address(2) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[17].FF|q~q\ & !address(3)) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[17].FF|q~q\ & ( 
-- !address(2) & ( (!address(3) & (\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[17].FF|q~q\)) # (address(3) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[17].FF|q~q\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[17].FF|q~q\ & ( !address(2) & ( (!address(3) & (\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[17].FF|q~q\)) # (address(3) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[17].FF|q~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[17].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[17].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[17].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(3),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[17].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(2),
	combout => \reg_file|FILE_REG_HW|Mux35~2_combout\);

-- Location: FF_X37_Y34_N40
\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[17].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[17].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[21].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[17].FF|q~q\);

-- Location: FF_X35_Y33_N43
\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[17].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[17].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[17].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[17].FF|q~q\);

-- Location: FF_X37_Y33_N14
\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[17].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[17].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[25].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[17].FF|q~q\);

-- Location: FF_X37_Y33_N20
\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[17].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[17].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[29].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[17].FF|q~q\);

-- Location: LABCELL_X37_Y33_N18
\reg_file|FILE_REG_HW|Mux35~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux35~1_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[17].FF|q~q\ & ( address(2) & ( (address(3)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[17].FF|q~q\) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[17].FF|q~q\ & ( address(2) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[17].FF|q~q\ & !address(3)) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[17].FF|q~q\ & ( 
-- !address(2) & ( (!address(3) & (\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[17].FF|q~q\)) # (address(3) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[17].FF|q~q\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[17].FF|q~q\ & ( !address(2) & ( (!address(3) & (\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[17].FF|q~q\)) # (address(3) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[17].FF|q~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[17].FF|ALT_INV_q~q\,
	datab => ALT_INV_address(3),
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[17].FF|ALT_INV_q~q\,
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[17].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[17].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(2),
	combout => \reg_file|FILE_REG_HW|Mux35~1_combout\);

-- Location: LABCELL_X30_Y34_N45
\reg_file|FILE_REG_HW|Mux35~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux35~4_combout\ = ( address(1) & ( \reg_file|FILE_REG_HW|Mux35~1_combout\ & ( (!address(0) & ((\reg_file|FILE_REG_HW|Mux35~2_combout\))) # (address(0) & (\reg_file|FILE_REG_HW|Mux35~3_combout\)) ) ) ) # ( !address(1) & ( 
-- \reg_file|FILE_REG_HW|Mux35~1_combout\ & ( (address(0)) # (\reg_file|FILE_REG_HW|Mux35~0_combout\) ) ) ) # ( address(1) & ( !\reg_file|FILE_REG_HW|Mux35~1_combout\ & ( (!address(0) & ((\reg_file|FILE_REG_HW|Mux35~2_combout\))) # (address(0) & 
-- (\reg_file|FILE_REG_HW|Mux35~3_combout\)) ) ) ) # ( !address(1) & ( !\reg_file|FILE_REG_HW|Mux35~1_combout\ & ( (\reg_file|FILE_REG_HW|Mux35~0_combout\ & !address(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100000000111100111101110111011101110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|ALT_INV_Mux35~0_combout\,
	datab => ALT_INV_address(0),
	datac => \reg_file|FILE_REG_HW|ALT_INV_Mux35~3_combout\,
	datad => \reg_file|FILE_REG_HW|ALT_INV_Mux35~2_combout\,
	datae => ALT_INV_address(1),
	dataf => \reg_file|FILE_REG_HW|ALT_INV_Mux35~1_combout\,
	combout => \reg_file|FILE_REG_HW|Mux35~4_combout\);

-- Location: FF_X42_Y36_N31
\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[17].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[17].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[9].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[17].FF|q~q\);

-- Location: FF_X36_Y32_N13
\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[17].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|WRITE[17].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[11].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[17].FF|q~q\);

-- Location: FF_X43_Y36_N8
\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[17].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[17].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[10].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[17].FF|q~q\);

-- Location: FF_X43_Y36_N4
\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[17].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[17].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[8].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[17].FF|q~q\);

-- Location: LABCELL_X43_Y36_N6
\reg_file|FILE_REG_HW|Mux35~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux35~8_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[17].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[17].FF|q~q\ & ( (!address(0)) # ((!address(1) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[17].FF|q~q\)) # (address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[17].FF|q~q\)))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[17].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[17].FF|q~q\ & ( (!address(0) & (!address(1))) # (address(0) & ((!address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[17].FF|q~q\)) # (address(1) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[17].FF|q~q\))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[17].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[17].FF|q~q\ & ( (!address(0) & (address(1))) 
-- # (address(0) & ((!address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[17].FF|q~q\)) # (address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[17].FF|q~q\))))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[17].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[17].FF|q~q\ & ( (address(0) & ((!address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[17].FF|q~q\)) # (address(1) 
-- & ((\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[17].FF|q~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(0),
	datab => ALT_INV_address(1),
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[17].FF|ALT_INV_q~q\,
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[17].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[17].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[17].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux35~8_combout\);

-- Location: MLABCELL_X39_Y36_N39
\reg_file|READ[17].read_tri~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|READ[17].read_tri~1_combout\ = ( \reg_file|FILE_REG_HW|Mux13~0_combout\ & ( (\reg_file|read_cond~combout\ & ((!\reg_file|FILE_REG_HW|Mux35~8_combout\) # (address(4)))) ) ) # ( !\reg_file|FILE_REG_HW|Mux13~0_combout\ & ( 
-- \reg_file|read_cond~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000010100001111000011110000111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(4),
	datac => \reg_file|ALT_INV_read_cond~combout\,
	datad => \reg_file|FILE_REG_HW|ALT_INV_Mux35~8_combout\,
	datae => \reg_file|FILE_REG_HW|ALT_INV_Mux13~0_combout\,
	combout => \reg_file|READ[17].read_tri~1_combout\);

-- Location: LABCELL_X33_Y32_N30
\data_bus[17]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_bus[17]~12_combout\ = ( \reg_file|FILE_REG_HW|Mux35~4_combout\ & ( \reg_file|READ[17].read_tri~1_combout\ & ( (\data_bus[20]~0_combout\ & (((!address(4) & !\reg_file|READ[17].read_tri~0_combout\)) # (\data_bus[17]~11_combout\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|Mux35~4_combout\ & ( \reg_file|READ[17].read_tri~1_combout\ & ( (\data_bus[20]~0_combout\ & ((!\reg_file|READ[17].read_tri~0_combout\) # (\data_bus[17]~11_combout\))) ) ) ) # ( \reg_file|FILE_REG_HW|Mux35~4_combout\ & ( 
-- !\reg_file|READ[17].read_tri~1_combout\ & ( (\data_bus[17]~11_combout\ & \data_bus[20]~0_combout\) ) ) ) # ( !\reg_file|FILE_REG_HW|Mux35~4_combout\ & ( !\reg_file|READ[17].read_tri~1_combout\ & ( (\data_bus[17]~11_combout\ & \data_bus[20]~0_combout\) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000111100110000000010110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(4),
	datab => \ALT_INV_data_bus[17]~11_combout\,
	datac => \reg_file|ALT_INV_READ[17].read_tri~0_combout\,
	datad => \ALT_INV_data_bus[20]~0_combout\,
	datae => \reg_file|FILE_REG_HW|ALT_INV_Mux35~4_combout\,
	dataf => \reg_file|ALT_INV_READ[17].read_tri~1_combout\,
	combout => \data_bus[17]~12_combout\);

-- Location: LABCELL_X36_Y32_N15
\reg_file|WRITE[18].write_tri~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|WRITE[18].write_tri~0_combout\ = (!rw_state(2)) # ((!\data_bus[18]~14_combout\) # (rw_state(1)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101111111011111110111111101111111011111110111111101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rw_state(2),
	datab => ALT_INV_rw_state(1),
	datac => \ALT_INV_data_bus[18]~14_combout\,
	combout => \reg_file|WRITE[18].write_tri~0_combout\);

-- Location: FF_X33_Y34_N22
\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[18].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[18].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[13].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[18].FF|q~q\);

-- Location: LABCELL_X40_Y37_N3
\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[18].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[18].FF|q~feeder_combout\ = ( \reg_file|WRITE[18].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[18].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[18].FF|q~feeder_combout\);

-- Location: FF_X40_Y37_N4
\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[18].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[18].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[12].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[18].FF|q~q\);

-- Location: LABCELL_X40_Y37_N9
\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[18].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[18].FF|q~feeder_combout\ = ( \reg_file|WRITE[18].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[18].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[18].FF|q~feeder_combout\);

-- Location: FF_X40_Y37_N10
\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[18].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[18].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[14].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[18].FF|q~q\);

-- Location: FF_X29_Y36_N50
\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[18].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[18].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[15].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[18].FF|q~q\);

-- Location: LABCELL_X29_Y36_N48
\reg_file|FILE_REG_HW|Mux37~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux37~5_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[18].FF|q~q\ & ( address(1) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[18].FF|q~q\) # (address(0)) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[18].FF|q~q\ & ( address(1) & ( (!address(0) & \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[18].FF|q~q\) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[18].FF|q~q\ & ( 
-- !address(1) & ( (!address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[18].FF|q~q\))) # (address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[18].FF|q~q\)) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[18].FF|q~q\ & ( !address(1) & ( (!address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[18].FF|q~q\))) # (address(0) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[18].FF|q~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(0),
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[18].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[18].FF|ALT_INV_q~q\,
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[18].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[18].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(1),
	combout => \reg_file|FILE_REG_HW|Mux37~5_combout\);

-- Location: FF_X33_Y35_N4
\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[18].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[18].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[4].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[18].FF|q~q\);

-- Location: LABCELL_X40_Y35_N45
\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[18].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[18].FF|q~feeder_combout\ = \reg_file|WRITE[18].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_WRITE[18].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[18].FF|q~feeder_combout\);

-- Location: FF_X40_Y35_N46
\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[18].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[18].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[5].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[18].FF|q~q\);

-- Location: FF_X40_Y35_N56
\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[18].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[18].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[7].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[18].FF|q~q\);

-- Location: FF_X33_Y35_N10
\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[18].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[18].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[6].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[18].FF|q~q\);

-- Location: LABCELL_X40_Y35_N54
\reg_file|FILE_REG_HW|Mux37~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux37~6_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[18].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[18].FF|q~q\ & ( ((!address(0) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[18].FF|q~q\)) # (address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[18].FF|q~q\)))) # (address(1)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[18].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[18].FF|q~q\ & ( (!address(1) & ((!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[18].FF|q~q\)) # (address(0) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[18].FF|q~q\))))) # (address(1) & (((!address(0))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[18].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[18].FF|q~q\ 
-- & ( (!address(1) & ((!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[18].FF|q~q\)) # (address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[18].FF|q~q\))))) # (address(1) & (((address(0))))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[18].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[18].FF|q~q\ & ( (!address(1) & ((!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[18].FF|q~q\)) # (address(0) 
-- & ((\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[18].FF|q~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[18].FF|ALT_INV_q~q\,
	datab => ALT_INV_address(1),
	datac => ALT_INV_address(0),
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[18].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[18].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[18].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux37~6_combout\);

-- Location: FF_X37_Y35_N53
\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[18].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[18].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[0].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[18].FF|q~q\);

-- Location: FF_X37_Y35_N37
\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[18].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[18].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[2].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[18].FF|q~q\);

-- Location: FF_X43_Y35_N50
\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[18].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[18].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[3].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[18].FF|q~q\);

-- Location: LABCELL_X43_Y35_N3
\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[18].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[18].FF|q~feeder_combout\ = ( \reg_file|WRITE[18].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[18].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[18].FF|q~feeder_combout\);

-- Location: FF_X43_Y35_N4
\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[18].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[18].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[1].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[18].FF|q~q\);

-- Location: LABCELL_X43_Y35_N48
\reg_file|FILE_REG_HW|Mux37~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux37~7_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[18].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[18].FF|q~q\ & ( ((!address(1) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[18].FF|q~q\)) # (address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[18].FF|q~q\)))) # (address(0)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[18].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[18].FF|q~q\ & ( (!address(0) & ((!address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[18].FF|q~q\)) # (address(1) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[18].FF|q~q\))))) # (address(0) & (((!address(1))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[18].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[18].FF|q~q\ 
-- & ( (!address(0) & ((!address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[18].FF|q~q\)) # (address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[18].FF|q~q\))))) # (address(0) & (((address(1))))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[18].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[18].FF|q~q\ & ( (!address(0) & ((!address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[18].FF|q~q\)) # (address(1) 
-- & ((\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[18].FF|q~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100101111101110111000010100111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(0),
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[18].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[18].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(1),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[18].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[18].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux37~7_combout\);

-- Location: LABCELL_X33_Y32_N0
\reg_file|READ[18].read_tri~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|READ[18].read_tri~0_combout\ = ( !address(4) & ( address(2) & ( (!address(3) & ((\reg_file|FILE_REG_HW|Mux37~6_combout\))) # (address(3) & (\reg_file|FILE_REG_HW|Mux37~5_combout\)) ) ) ) # ( !address(4) & ( !address(2) & ( (!address(3) & 
-- \reg_file|FILE_REG_HW|Mux37~7_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000000000000000011011000110110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(3),
	datab => \reg_file|FILE_REG_HW|ALT_INV_Mux37~5_combout\,
	datac => \reg_file|FILE_REG_HW|ALT_INV_Mux37~6_combout\,
	datad => \reg_file|FILE_REG_HW|ALT_INV_Mux37~7_combout\,
	datae => ALT_INV_address(4),
	dataf => ALT_INV_address(2),
	combout => \reg_file|READ[18].read_tri~0_combout\);

-- Location: LABCELL_X43_Y36_N42
\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[18].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[18].FF|q~feeder_combout\ = \reg_file|WRITE[18].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_WRITE[18].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[18].FF|q~feeder_combout\);

-- Location: FF_X43_Y36_N44
\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[18].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[18].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[8].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[18].FF|q~q\);

-- Location: FF_X42_Y36_N34
\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[18].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[18].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[9].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[18].FF|q~q\);

-- Location: FF_X36_Y32_N50
\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[18].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[18].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[10].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[18].FF|q~q\);

-- Location: FF_X36_Y32_N17
\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[18].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|WRITE[18].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[11].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[18].FF|q~q\);

-- Location: LABCELL_X36_Y32_N48
\reg_file|FILE_REG_HW|Mux37~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux37~8_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[18].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[18].FF|q~q\ & ( ((!address(0) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[18].FF|q~q\)) # (address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[18].FF|q~q\)))) # (address(1)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[18].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[18].FF|q~q\ & ( (!address(1) & ((!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[18].FF|q~q\)) # (address(0) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[18].FF|q~q\))))) # (address(1) & (((address(0))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[18].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[18].FF|q~q\ 
-- & ( (!address(1) & ((!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[18].FF|q~q\)) # (address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[18].FF|q~q\))))) # (address(1) & (((!address(0))))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[18].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[18].FF|q~q\ & ( (!address(1) & ((!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[18].FF|q~q\)) # 
-- (address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[18].FF|q~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100011101110000110001000100001111110111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[18].FF|ALT_INV_q~q\,
	datab => ALT_INV_address(1),
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[18].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(0),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[18].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[18].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux37~8_combout\);

-- Location: LABCELL_X42_Y35_N12
\reg_file|READ[18].read_tri~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|READ[18].read_tri~1_combout\ = ( address(4) & ( \reg_file|read_cond~combout\ ) ) # ( !address(4) & ( \reg_file|read_cond~combout\ & ( (!\reg_file|FILE_REG_HW|Mux13~0_combout\) # (!\reg_file|FILE_REG_HW|Mux37~8_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111010111110101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|ALT_INV_Mux13~0_combout\,
	datac => \reg_file|FILE_REG_HW|ALT_INV_Mux37~8_combout\,
	datae => ALT_INV_address(4),
	dataf => \reg_file|ALT_INV_read_cond~combout\,
	combout => \reg_file|READ[18].read_tri~1_combout\);

-- Location: FF_X35_Y33_N46
\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[18].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[18].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[17].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[18].FF|q~q\);

-- Location: FF_X33_Y32_N47
\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[18].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[18].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[21].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[18].FF|q~q\);

-- Location: FF_X33_Y32_N8
\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[18].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[18].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[25].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[18].FF|q~q\);

-- Location: FF_X33_Y32_N50
\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[18].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[18].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[29].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[18].FF|q~q\);

-- Location: LABCELL_X33_Y32_N48
\reg_file|FILE_REG_HW|Mux37~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux37~1_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[18].FF|q~q\ & ( address(2) & ( (address(3)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[18].FF|q~q\) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[18].FF|q~q\ & ( address(2) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[18].FF|q~q\ & !address(3)) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[18].FF|q~q\ & ( 
-- !address(2) & ( (!address(3) & (\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[18].FF|q~q\)) # (address(3) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[18].FF|q~q\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[18].FF|q~q\ & ( !address(2) & ( (!address(3) & (\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[18].FF|q~q\)) # (address(3) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[18].FF|q~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[18].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[18].FF|ALT_INV_q~q\,
	datac => ALT_INV_address(3),
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[18].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[18].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(2),
	combout => \reg_file|FILE_REG_HW|Mux37~1_combout\);

-- Location: FF_X37_Y38_N25
\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[18].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[18].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[22].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[18].FF|q~q\);

-- Location: FF_X37_Y38_N49
\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[18].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[18].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[18].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[18].FF|q~q\);

-- Location: FF_X33_Y38_N32
\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[18].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[18].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[30].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[18].FF|q~q\);

-- Location: FF_X39_Y38_N31
\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[18].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[18].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[26].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[18].FF|q~q\);

-- Location: LABCELL_X33_Y38_N30
\reg_file|FILE_REG_HW|Mux37~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux37~2_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[18].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[18].FF|q~q\ & ( ((!address(2) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[18].FF|q~q\))) # (address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[18].FF|q~q\))) # (address(3)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[18].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[18].FF|q~q\ & ( (!address(3) & ((!address(2) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[18].FF|q~q\))) # (address(2) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[18].FF|q~q\)))) # (address(3) & (((!address(2))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[18].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[18].FF|q~q\ 
-- & ( (!address(3) & ((!address(2) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[18].FF|q~q\))) # (address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[18].FF|q~q\)))) # (address(3) & (((address(2))))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[18].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[18].FF|q~q\ & ( (!address(3) & ((!address(2) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[18].FF|q~q\))) # 
-- (address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[18].FF|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001100000101111100111111010100000011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[18].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[18].FF|ALT_INV_q~q\,
	datac => ALT_INV_address(3),
	datad => ALT_INV_address(2),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[18].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[18].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux37~2_combout\);

-- Location: LABCELL_X31_Y34_N9
\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[18].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[18].FF|q~feeder_combout\ = ( \reg_file|WRITE[18].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[18].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[18].FF|q~feeder_combout\);

-- Location: FF_X31_Y34_N10
\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[18].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[18].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[27].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[18].FF|q~q\);

-- Location: FF_X30_Y34_N1
\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[18].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[18].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[19].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[18].FF|q~q\);

-- Location: FF_X30_Y34_N25
\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[18].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[18].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[23].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[18].FF|q~q\);

-- Location: FF_X31_Y34_N44
\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[18].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[18].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[31].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[18].FF|q~q\);

-- Location: LABCELL_X31_Y34_N42
\reg_file|FILE_REG_HW|Mux37~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux37~3_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[18].FF|q~q\ & ( address(3) & ( (address(2)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[18].FF|q~q\) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[18].FF|q~q\ & ( address(3) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[18].FF|q~q\ & !address(2)) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[18].FF|q~q\ & ( 
-- !address(3) & ( (!address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[18].FF|q~q\)) # (address(2) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[18].FF|q~q\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[18].FF|q~q\ & ( !address(3) & ( (!address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[18].FF|q~q\)) # (address(2) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[18].FF|q~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[18].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[18].FF|ALT_INV_q~q\,
	datac => ALT_INV_address(2),
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[18].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[18].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(3),
	combout => \reg_file|FILE_REG_HW|Mux37~3_combout\);

-- Location: FF_X30_Y37_N13
\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[18].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[18].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[24].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[18].FF|q~q\);

-- Location: LABCELL_X30_Y37_N33
\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[18].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[18].FF|q~feeder_combout\ = \reg_file|WRITE[18].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_WRITE[18].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[18].FF|q~feeder_combout\);

-- Location: FF_X30_Y37_N34
\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[18].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[18].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[16].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[18].FF|q~q\);

-- Location: FF_X31_Y37_N49
\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[18].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[18].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[20].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[18].FF|q~q\);

-- Location: FF_X31_Y37_N56
\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[18].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[18].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[28].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[18].FF|q~q\);

-- Location: LABCELL_X31_Y37_N54
\reg_file|FILE_REG_HW|Mux37~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux37~0_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[18].FF|q~q\ & ( address(2) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[18].FF|q~q\) # (address(3)) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[18].FF|q~q\ & ( address(2) & ( (!address(3) & \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[18].FF|q~q\) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[18].FF|q~q\ & ( 
-- !address(2) & ( (!address(3) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[18].FF|q~q\))) # (address(3) & (\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[18].FF|q~q\)) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[18].FF|q~q\ & ( !address(2) & ( (!address(3) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[18].FF|q~q\))) # (address(3) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[18].FF|q~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[18].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[18].FF|ALT_INV_q~q\,
	datac => ALT_INV_address(3),
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[18].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[18].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(2),
	combout => \reg_file|FILE_REG_HW|Mux37~0_combout\);

-- Location: LABCELL_X33_Y32_N54
\reg_file|FILE_REG_HW|Mux37~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux37~4_combout\ = ( address(0) & ( \reg_file|FILE_REG_HW|Mux37~0_combout\ & ( (!address(1) & (\reg_file|FILE_REG_HW|Mux37~1_combout\)) # (address(1) & ((\reg_file|FILE_REG_HW|Mux37~3_combout\))) ) ) ) # ( !address(0) & ( 
-- \reg_file|FILE_REG_HW|Mux37~0_combout\ & ( (!address(1)) # (\reg_file|FILE_REG_HW|Mux37~2_combout\) ) ) ) # ( address(0) & ( !\reg_file|FILE_REG_HW|Mux37~0_combout\ & ( (!address(1) & (\reg_file|FILE_REG_HW|Mux37~1_combout\)) # (address(1) & 
-- ((\reg_file|FILE_REG_HW|Mux37~3_combout\))) ) ) ) # ( !address(0) & ( !\reg_file|FILE_REG_HW|Mux37~0_combout\ & ( (\reg_file|FILE_REG_HW|Mux37~2_combout\ & address(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010101010000111111111111001100110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|ALT_INV_Mux37~1_combout\,
	datab => \reg_file|FILE_REG_HW|ALT_INV_Mux37~2_combout\,
	datac => \reg_file|FILE_REG_HW|ALT_INV_Mux37~3_combout\,
	datad => ALT_INV_address(1),
	datae => ALT_INV_address(0),
	dataf => \reg_file|FILE_REG_HW|ALT_INV_Mux37~0_combout\,
	combout => \reg_file|FILE_REG_HW|Mux37~4_combout\);

-- Location: LABCELL_X36_Y36_N51
\write_data[18]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \write_data[18]~6_combout\ = ( !hex_value(18) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_hex_value(18),
	combout => \write_data[18]~6_combout\);

-- Location: FF_X36_Y36_N52
\write_data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \write_data[18]~6_combout\,
	ena => \ALT_INV_rw_state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => write_data(18));

-- Location: LABCELL_X63_Y29_N33
\data_bus[18]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_bus[18]~13_combout\ = ( rw_state(2) & ( !write_data(18) & ( !rw_state(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rw_state(1),
	datae => ALT_INV_rw_state(2),
	dataf => ALT_INV_write_data(18),
	combout => \data_bus[18]~13_combout\);

-- Location: LABCELL_X33_Y32_N36
\data_bus[18]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_bus[18]~14_combout\ = ( address(4) & ( \data_bus[18]~13_combout\ & ( \data_bus[20]~0_combout\ ) ) ) # ( !address(4) & ( \data_bus[18]~13_combout\ & ( \data_bus[20]~0_combout\ ) ) ) # ( address(4) & ( !\data_bus[18]~13_combout\ & ( 
-- (!\reg_file|READ[18].read_tri~0_combout\ & (\reg_file|READ[18].read_tri~1_combout\ & (!\reg_file|FILE_REG_HW|Mux37~4_combout\ & \data_bus[20]~0_combout\))) ) ) ) # ( !address(4) & ( !\data_bus[18]~13_combout\ & ( (!\reg_file|READ[18].read_tri~0_combout\ & 
-- (\reg_file|READ[18].read_tri~1_combout\ & \data_bus[20]~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000000010000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_READ[18].read_tri~0_combout\,
	datab => \reg_file|ALT_INV_READ[18].read_tri~1_combout\,
	datac => \reg_file|FILE_REG_HW|ALT_INV_Mux37~4_combout\,
	datad => \ALT_INV_data_bus[20]~0_combout\,
	datae => ALT_INV_address(4),
	dataf => \ALT_INV_data_bus[18]~13_combout\,
	combout => \data_bus[18]~14_combout\);

-- Location: LABCELL_X36_Y36_N30
\write_data[16]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \write_data[16]~4_combout\ = !hex_value(16)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_hex_value(16),
	combout => \write_data[16]~4_combout\);

-- Location: FF_X36_Y36_N32
\write_data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \write_data[16]~4_combout\,
	ena => \ALT_INV_rw_state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => write_data(16));

-- Location: MLABCELL_X34_Y33_N33
\data_bus[16]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_bus[16]~9_combout\ = (!rw_state(1) & (rw_state(2) & !write_data(16)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000001000000010000000100000001000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rw_state(1),
	datab => ALT_INV_rw_state(2),
	datac => ALT_INV_write_data(16),
	combout => \data_bus[16]~9_combout\);

-- Location: LABCELL_X36_Y32_N36
\reg_file|WRITE[16].write_tri~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|WRITE[16].write_tri~0_combout\ = (!rw_state(2)) # ((!\data_bus[16]~10_combout\) # (rw_state(1)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101111111011111110111111101111111011111110111111101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rw_state(2),
	datab => ALT_INV_rw_state(1),
	datac => \ALT_INV_data_bus[16]~10_combout\,
	combout => \reg_file|WRITE[16].write_tri~0_combout\);

-- Location: FF_X40_Y36_N4
\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[16].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[16].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[8].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[16].FF|q~q\);

-- Location: FF_X36_Y32_N37
\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[16].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|WRITE[16].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[11].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[16].FF|q~q\);

-- Location: FF_X42_Y36_N5
\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[16].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[16].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[9].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[16].FF|q~q\);

-- Location: FF_X36_Y32_N32
\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[16].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[16].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[10].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[16].FF|q~q\);

-- Location: LABCELL_X36_Y32_N30
\reg_file|FILE_REG_HW|Mux33~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux33~8_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[16].FF|q~q\ & ( address(1) & ( (!address(0)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[16].FF|q~q\) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[16].FF|q~q\ & ( address(1) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[16].FF|q~q\ & address(0)) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[16].FF|q~q\ & ( 
-- !address(1) & ( (!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[16].FF|q~q\)) # (address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[16].FF|q~q\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[16].FF|q~q\ & ( !address(1) & ( (!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[16].FF|q~q\)) # (address(0) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[16].FF|q~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100000000001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[16].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[16].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[16].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(0),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[16].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(1),
	combout => \reg_file|FILE_REG_HW|Mux33~8_combout\);

-- Location: LABCELL_X29_Y36_N12
\reg_file|READ[16].read_tri~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|READ[16].read_tri~1_combout\ = ( \reg_file|FILE_REG_HW|Mux13~0_combout\ & ( \reg_file|read_cond~combout\ & ( (!\reg_file|FILE_REG_HW|Mux33~8_combout\) # (address(4)) ) ) ) # ( !\reg_file|FILE_REG_HW|Mux13~0_combout\ & ( 
-- \reg_file|read_cond~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|ALT_INV_Mux33~8_combout\,
	datac => ALT_INV_address(4),
	datae => \reg_file|FILE_REG_HW|ALT_INV_Mux13~0_combout\,
	dataf => \reg_file|ALT_INV_read_cond~combout\,
	combout => \reg_file|READ[16].read_tri~1_combout\);

-- Location: FF_X33_Y34_N53
\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[16].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[16].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[13].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[16].FF|q~q\);

-- Location: FF_X40_Y37_N25
\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[16].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[16].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[14].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[16].FF|q~q\);

-- Location: FF_X33_Y34_N26
\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[16].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[16].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[15].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[16].FF|q~q\);

-- Location: FF_X40_Y37_N46
\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[16].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[16].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[12].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[16].FF|q~q\);

-- Location: LABCELL_X33_Y34_N24
\reg_file|FILE_REG_HW|Mux33~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux33~5_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[16].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[16].FF|q~q\ & ( (!address(0) & ((!address(1)) # 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[16].FF|q~q\)))) # (address(0) & (((\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[16].FF|q~q\)) # (address(1)))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[16].FF|q~q\ 
-- & ( \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[16].FF|q~q\ & ( (!address(0) & ((!address(1)) # ((\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[16].FF|q~q\)))) # (address(0) & (!address(1) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[16].FF|q~q\))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[16].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[16].FF|q~q\ & ( (!address(0) & (address(1) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[16].FF|q~q\)))) # (address(0) & (((\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[16].FF|q~q\)) # (address(1)))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[16].FF|q~q\ 
-- & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[16].FF|q~q\ & ( (!address(0) & (address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[16].FF|q~q\)))) # (address(0) & (!address(1) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[16].FF|q~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(0),
	datab => ALT_INV_address(1),
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[16].FF|ALT_INV_q~q\,
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[16].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[16].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[16].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux33~5_combout\);

-- Location: LABCELL_X33_Y35_N24
\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[16].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[16].FF|q~feeder_combout\ = \reg_file|WRITE[16].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \reg_file|ALT_INV_WRITE[16].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[16].FF|q~feeder_combout\);

-- Location: FF_X33_Y35_N25
\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[16].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[16].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[6].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[16].FF|q~q\);

-- Location: FF_X36_Y35_N17
\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[16].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[16].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[5].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[16].FF|q~q\);

-- Location: FF_X33_Y35_N17
\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[16].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[16].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[4].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[16].FF|q~q\);

-- Location: FF_X33_Y35_N50
\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[16].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[16].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[7].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[16].FF|q~q\);

-- Location: LABCELL_X33_Y35_N48
\reg_file|FILE_REG_HW|Mux33~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux33~6_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[16].FF|q~q\ & ( address(0) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[16].FF|q~q\) # (address(1)) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[16].FF|q~q\ & ( address(0) & ( (!address(1) & \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[16].FF|q~q\) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[16].FF|q~q\ & ( 
-- !address(0) & ( (!address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[16].FF|q~q\))) # (address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[16].FF|q~q\)) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[16].FF|q~q\ & ( !address(0) & ( (!address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[16].FF|q~q\))) # (address(1) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[16].FF|q~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[16].FF|ALT_INV_q~q\,
	datab => ALT_INV_address(1),
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[16].FF|ALT_INV_q~q\,
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[16].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[16].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(0),
	combout => \reg_file|FILE_REG_HW|Mux33~6_combout\);

-- Location: FF_X29_Y36_N35
\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[16].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[16].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[1].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[16].FF|q~q\);

-- Location: LABCELL_X37_Y35_N9
\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[16].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[16].FF|q~feeder_combout\ = \reg_file|WRITE[16].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_WRITE[16].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[16].FF|q~feeder_combout\);

-- Location: FF_X37_Y35_N11
\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[16].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[16].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[2].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[16].FF|q~q\);

-- Location: FF_X29_Y36_N38
\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[16].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[16].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[3].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[16].FF|q~q\);

-- Location: FF_X37_Y35_N35
\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[16].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[16].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[0].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[16].FF|q~q\);

-- Location: LABCELL_X29_Y36_N36
\reg_file|FILE_REG_HW|Mux33~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux33~7_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[16].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[16].FF|q~q\ & ( (!address(0) & (((!address(1)) # 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[16].FF|q~q\)))) # (address(0) & (((address(1))) # (\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[16].FF|q~q\))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[16].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[16].FF|q~q\ & ( (!address(0) & (((!address(1)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[16].FF|q~q\)))) # (address(0) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[16].FF|q~q\ & ((!address(1))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[16].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[16].FF|q~q\ & ( (!address(0) & 
-- (((\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[16].FF|q~q\ & address(1))))) # (address(0) & (((address(1))) # (\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[16].FF|q~q\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[16].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[16].FF|q~q\ & ( (!address(0) & (((\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[16].FF|q~q\ & address(1))))) # 
-- (address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[16].FF|q~q\ & ((!address(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000000001010011111111110101001100001111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[16].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[16].FF|ALT_INV_q~q\,
	datac => ALT_INV_address(0),
	datad => ALT_INV_address(1),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[16].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[16].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux33~7_combout\);

-- Location: LABCELL_X33_Y34_N3
\reg_file|READ[16].read_tri~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|READ[16].read_tri~0_combout\ = ( address(3) & ( \reg_file|FILE_REG_HW|Mux33~7_combout\ & ( (!address(4) & (\reg_file|FILE_REG_HW|Mux33~5_combout\ & address(2))) ) ) ) # ( !address(3) & ( \reg_file|FILE_REG_HW|Mux33~7_combout\ & ( (!address(4) & 
-- ((!address(2)) # (\reg_file|FILE_REG_HW|Mux33~6_combout\))) ) ) ) # ( address(3) & ( !\reg_file|FILE_REG_HW|Mux33~7_combout\ & ( (!address(4) & (\reg_file|FILE_REG_HW|Mux33~5_combout\ & address(2))) ) ) ) # ( !address(3) & ( 
-- !\reg_file|FILE_REG_HW|Mux33~7_combout\ & ( (!address(4) & (address(2) & \reg_file|FILE_REG_HW|Mux33~6_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000100000001010100000101010100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(4),
	datab => \reg_file|FILE_REG_HW|ALT_INV_Mux33~5_combout\,
	datac => ALT_INV_address(2),
	datad => \reg_file|FILE_REG_HW|ALT_INV_Mux33~6_combout\,
	datae => ALT_INV_address(3),
	dataf => \reg_file|FILE_REG_HW|ALT_INV_Mux33~7_combout\,
	combout => \reg_file|READ[16].read_tri~0_combout\);

-- Location: FF_X35_Y33_N41
\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[16].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[16].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[17].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[16].FF|q~q\);

-- Location: FF_X37_Y34_N37
\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[16].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[16].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[21].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[16].FF|q~q\);

-- Location: FF_X37_Y33_N2
\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[16].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[16].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[25].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[16].FF|q~q\);

-- Location: FF_X33_Y33_N32
\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[16].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[16].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[29].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[16].FF|q~q\);

-- Location: LABCELL_X33_Y33_N30
\reg_file|FILE_REG_HW|Mux33~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux33~1_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[16].FF|q~q\ & ( address(3) & ( (address(2)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[16].FF|q~q\) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[16].FF|q~q\ & ( address(3) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[16].FF|q~q\ & !address(2)) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[16].FF|q~q\ & ( 
-- !address(3) & ( (!address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[16].FF|q~q\)) # (address(2) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[16].FF|q~q\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[16].FF|q~q\ & ( !address(3) & ( (!address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[16].FF|q~q\)) # (address(2) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[16].FF|q~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[16].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[16].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[16].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(2),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[16].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(3),
	combout => \reg_file|FILE_REG_HW|Mux33~1_combout\);

-- Location: FF_X37_Y38_N37
\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[16].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[16].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[22].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[16].FF|q~q\);

-- Location: FF_X37_Y38_N31
\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[16].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[16].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[18].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[16].FF|q~q\);

-- Location: FF_X39_Y38_N8
\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[16].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[16].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[30].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[16].FF|q~q\);

-- Location: FF_X39_Y38_N53
\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[16].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[16].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[26].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[16].FF|q~q\);

-- Location: MLABCELL_X39_Y38_N6
\reg_file|FILE_REG_HW|Mux33~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux33~2_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[16].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[16].FF|q~q\ & ( ((!address(2) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[16].FF|q~q\))) # (address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[16].FF|q~q\))) # (address(3)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[16].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[16].FF|q~q\ & ( (!address(2) & (((\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[16].FF|q~q\) # (address(3))))) # (address(2) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[16].FF|q~q\ & (!address(3)))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[16].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[16].FF|q~q\ & ( (!address(2) & 
-- (((!address(3) & \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[16].FF|q~q\)))) # (address(2) & (((address(3))) # (\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[16].FF|q~q\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[16].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[16].FF|q~q\ & ( (!address(3) & ((!address(2) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[16].FF|q~q\))) # 
-- (address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[16].FF|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000101011011010100011010101110100001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(2),
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[16].FF|ALT_INV_q~q\,
	datac => ALT_INV_address(3),
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[16].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[16].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[16].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux33~2_combout\);

-- Location: FF_X31_Y37_N1
\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[16].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[16].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[20].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[16].FF|q~q\);

-- Location: FF_X30_Y37_N1
\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[16].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[16].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[16].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[16].FF|q~q\);

-- Location: FF_X30_Y37_N47
\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[16].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[16].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[24].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[16].FF|q~q\);

-- Location: FF_X39_Y38_N5
\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[16].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[16].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[28].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[16].FF|q~q\);

-- Location: MLABCELL_X39_Y38_N3
\reg_file|FILE_REG_HW|Mux33~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux33~0_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[16].FF|q~q\ & ( address(2) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[16].FF|q~q\) # (address(3)) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[16].FF|q~q\ & ( address(2) & ( (!address(3) & \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[16].FF|q~q\) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[16].FF|q~q\ & ( 
-- !address(2) & ( (!address(3) & (\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[16].FF|q~q\)) # (address(3) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[16].FF|q~q\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[16].FF|q~q\ & ( !address(2) & ( (!address(3) & (\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[16].FF|q~q\)) # (address(3) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[16].FF|q~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(3),
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[16].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[16].FF|ALT_INV_q~q\,
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[16].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[16].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(2),
	combout => \reg_file|FILE_REG_HW|Mux33~0_combout\);

-- Location: LABCELL_X30_Y34_N27
\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[16].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[16].FF|q~feeder_combout\ = ( \reg_file|WRITE[16].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[16].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[16].FF|q~feeder_combout\);

-- Location: FF_X30_Y34_N29
\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[16].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[16].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[23].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[16].FF|q~q\);

-- Location: FF_X31_Y34_N56
\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[16].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[16].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[27].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[16].FF|q~q\);

-- Location: FF_X30_Y34_N38
\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[16].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[16].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[31].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[16].FF|q~q\);

-- Location: FF_X30_Y34_N53
\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[16].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[16].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[19].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[16].FF|q~q\);

-- Location: LABCELL_X30_Y34_N36
\reg_file|FILE_REG_HW|Mux33~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux33~3_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[16].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[16].FF|q~q\ & ( (!address(3) & ((!address(2)) # 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[16].FF|q~q\)))) # (address(3) & (((\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[16].FF|q~q\)) # (address(2)))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[16].FF|q~q\ 
-- & ( \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[16].FF|q~q\ & ( (!address(3) & ((!address(2)) # ((\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[16].FF|q~q\)))) # (address(3) & (!address(2) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[16].FF|q~q\)))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[16].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[16].FF|q~q\ & ( (!address(3) & (address(2) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[16].FF|q~q\))) # (address(3) & (((\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[16].FF|q~q\)) # (address(2)))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[16].FF|q~q\ & 
-- ( !\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[16].FF|q~q\ & ( (!address(3) & (address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[16].FF|q~q\))) # (address(3) & (!address(2) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[16].FF|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(3),
	datab => ALT_INV_address(2),
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[16].FF|ALT_INV_q~q\,
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[16].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[16].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[16].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux33~3_combout\);

-- Location: MLABCELL_X39_Y38_N42
\reg_file|FILE_REG_HW|Mux33~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux33~4_combout\ = ( \reg_file|FILE_REG_HW|Mux33~0_combout\ & ( \reg_file|FILE_REG_HW|Mux33~3_combout\ & ( (!address(1) & ((!address(0)) # ((\reg_file|FILE_REG_HW|Mux33~1_combout\)))) # (address(1) & 
-- (((\reg_file|FILE_REG_HW|Mux33~2_combout\)) # (address(0)))) ) ) ) # ( !\reg_file|FILE_REG_HW|Mux33~0_combout\ & ( \reg_file|FILE_REG_HW|Mux33~3_combout\ & ( (!address(1) & (address(0) & (\reg_file|FILE_REG_HW|Mux33~1_combout\))) # (address(1) & 
-- (((\reg_file|FILE_REG_HW|Mux33~2_combout\)) # (address(0)))) ) ) ) # ( \reg_file|FILE_REG_HW|Mux33~0_combout\ & ( !\reg_file|FILE_REG_HW|Mux33~3_combout\ & ( (!address(1) & ((!address(0)) # ((\reg_file|FILE_REG_HW|Mux33~1_combout\)))) # (address(1) & 
-- (!address(0) & ((\reg_file|FILE_REG_HW|Mux33~2_combout\)))) ) ) ) # ( !\reg_file|FILE_REG_HW|Mux33~0_combout\ & ( !\reg_file|FILE_REG_HW|Mux33~3_combout\ & ( (!address(1) & (address(0) & (\reg_file|FILE_REG_HW|Mux33~1_combout\))) # (address(1) & 
-- (!address(0) & ((\reg_file|FILE_REG_HW|Mux33~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(1),
	datab => ALT_INV_address(0),
	datac => \reg_file|FILE_REG_HW|ALT_INV_Mux33~1_combout\,
	datad => \reg_file|FILE_REG_HW|ALT_INV_Mux33~2_combout\,
	datae => \reg_file|FILE_REG_HW|ALT_INV_Mux33~0_combout\,
	dataf => \reg_file|FILE_REG_HW|ALT_INV_Mux33~3_combout\,
	combout => \reg_file|FILE_REG_HW|Mux33~4_combout\);

-- Location: MLABCELL_X39_Y34_N0
\data_bus[16]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_bus[16]~10_combout\ = ( \data_bus[20]~0_combout\ & ( \reg_file|FILE_REG_HW|Mux33~4_combout\ & ( ((\reg_file|READ[16].read_tri~1_combout\ & (!address(4) & !\reg_file|READ[16].read_tri~0_combout\))) # (\data_bus[16]~9_combout\) ) ) ) # ( 
-- \data_bus[20]~0_combout\ & ( !\reg_file|FILE_REG_HW|Mux33~4_combout\ & ( ((\reg_file|READ[16].read_tri~1_combout\ & !\reg_file|READ[16].read_tri~0_combout\)) # (\data_bus[16]~9_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011101110101010100000000000000000111010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_data_bus[16]~9_combout\,
	datab => \reg_file|ALT_INV_READ[16].read_tri~1_combout\,
	datac => ALT_INV_address(4),
	datad => \reg_file|ALT_INV_READ[16].read_tri~0_combout\,
	datae => \ALT_INV_data_bus[20]~0_combout\,
	dataf => \reg_file|FILE_REG_HW|ALT_INV_Mux33~4_combout\,
	combout => \data_bus[16]~10_combout\);

-- Location: LABCELL_X36_Y36_N39
\write_data[19]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \write_data[19]~7_combout\ = ( !hex_value(19) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_hex_value(19),
	combout => \write_data[19]~7_combout\);

-- Location: FF_X36_Y36_N40
\write_data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \write_data[19]~7_combout\,
	ena => \ALT_INV_rw_state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => write_data(19));

-- Location: LABCELL_X36_Y38_N45
\data_bus[19]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_bus[19]~15_combout\ = ( !write_data(19) & ( (!rw_state(1) & rw_state(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_rw_state(1),
	datad => ALT_INV_rw_state(2),
	dataf => ALT_INV_write_data(19),
	combout => \data_bus[19]~15_combout\);

-- Location: LABCELL_X36_Y32_N27
\reg_file|WRITE[19].write_tri~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|WRITE[19].write_tri~0_combout\ = ( rw_state(2) & ( (!\data_bus[19]~16_combout\) # (rw_state(1)) ) ) # ( !rw_state(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_data_bus[19]~16_combout\,
	datac => ALT_INV_rw_state(1),
	dataf => ALT_INV_rw_state(2),
	combout => \reg_file|WRITE[19].write_tri~0_combout\);

-- Location: FF_X36_Y32_N28
\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[19].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|WRITE[19].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[11].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[19].FF|q~q\);

-- Location: FF_X43_Y36_N47
\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[19].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[19].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[8].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[19].FF|q~q\);

-- Location: FF_X43_Y36_N52
\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[19].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[19].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[9].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[19].FF|q~q\);

-- Location: FF_X43_Y36_N26
\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[19].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[19].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[10].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[19].FF|q~q\);

-- Location: LABCELL_X43_Y36_N24
\reg_file|FILE_REG_HW|Mux39~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux39~8_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[19].FF|q~q\ & ( address(0) & ( (!address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[19].FF|q~q\))) # (address(1) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[19].FF|q~q\)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[19].FF|q~q\ & ( address(0) & ( (!address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[19].FF|q~q\))) # 
-- (address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[19].FF|q~q\)) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[19].FF|q~q\ & ( !address(0) & ( (address(1)) # 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[19].FF|q~q\) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[19].FF|q~q\ & ( !address(0) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[19].FF|q~q\ & !address(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[19].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[19].FF|ALT_INV_q~q\,
	datac => ALT_INV_address(1),
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[19].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[19].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(0),
	combout => \reg_file|FILE_REG_HW|Mux39~8_combout\);

-- Location: LABCELL_X29_Y36_N30
\reg_file|READ[19].read_tri~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|READ[19].read_tri~1_combout\ = ( \reg_file|FILE_REG_HW|Mux13~0_combout\ & ( (\reg_file|read_cond~combout\ & ((!\reg_file|FILE_REG_HW|Mux39~8_combout\) # (address(4)))) ) ) # ( !\reg_file|FILE_REG_HW|Mux13~0_combout\ & ( 
-- \reg_file|read_cond~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010001010100010101010101010101010100010101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_read_cond~combout\,
	datab => \reg_file|FILE_REG_HW|ALT_INV_Mux39~8_combout\,
	datac => ALT_INV_address(4),
	datae => \reg_file|FILE_REG_HW|ALT_INV_Mux13~0_combout\,
	combout => \reg_file|READ[19].read_tri~1_combout\);

-- Location: LABCELL_X36_Y35_N24
\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[19].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[19].FF|q~feeder_combout\ = ( \reg_file|WRITE[19].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[19].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[19].FF|q~feeder_combout\);

-- Location: FF_X36_Y35_N25
\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[19].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[19].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[5].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[19].FF|q~q\);

-- Location: FF_X33_Y35_N19
\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[19].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[19].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[4].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[19].FF|q~q\);

-- Location: FF_X39_Y35_N38
\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[19].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[19].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[7].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[19].FF|q~q\);

-- Location: FF_X39_Y35_N35
\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[19].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[19].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[6].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[19].FF|q~q\);

-- Location: MLABCELL_X39_Y35_N36
\reg_file|FILE_REG_HW|Mux39~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux39~6_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[19].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[19].FF|q~q\ & ( ((!address(0) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[19].FF|q~q\))) # (address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[19].FF|q~q\))) # (address(1)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[19].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[19].FF|q~q\ & ( (!address(0) & (((\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[19].FF|q~q\) # (address(1))))) # (address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[19].FF|q~q\ 
-- & (!address(1)))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[19].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[19].FF|q~q\ & ( (!address(0) & (((!address(1) & 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[19].FF|q~q\)))) # (address(0) & (((address(1))) # (\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[19].FF|q~q\))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[19].FF|q~q\ & ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[19].FF|q~q\ & ( (!address(1) & ((!address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[19].FF|q~q\))) # (address(0) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[19].FF|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[19].FF|ALT_INV_q~q\,
	datab => ALT_INV_address(0),
	datac => ALT_INV_address(1),
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[19].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[19].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[19].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux39~6_combout\);

-- Location: FF_X37_Y35_N1
\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[19].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[19].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[0].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[19].FF|q~q\);

-- Location: LABCELL_X37_Y35_N39
\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[19].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[19].FF|q~feeder_combout\ = ( \reg_file|WRITE[19].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[19].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[19].FF|q~feeder_combout\);

-- Location: FF_X37_Y35_N40
\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[19].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[19].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[2].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[19].FF|q~q\);

-- Location: FF_X43_Y35_N32
\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[19].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[19].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[1].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[19].FF|q~q\);

-- Location: FF_X43_Y35_N8
\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[19].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[19].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[3].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[19].FF|q~q\);

-- Location: LABCELL_X43_Y35_N6
\reg_file|FILE_REG_HW|Mux39~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux39~7_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[19].FF|q~q\ & ( address(1) & ( (address(0)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[19].FF|q~q\) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[19].FF|q~q\ & ( address(1) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[19].FF|q~q\ & !address(0)) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[19].FF|q~q\ & ( 
-- !address(1) & ( (!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[19].FF|q~q\)) # (address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[19].FF|q~q\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[19].FF|q~q\ & ( !address(1) & ( (!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[19].FF|q~q\)) # (address(0) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[19].FF|q~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[19].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[19].FF|ALT_INV_q~q\,
	datac => ALT_INV_address(0),
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[19].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[19].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(1),
	combout => \reg_file|FILE_REG_HW|Mux39~7_combout\);

-- Location: LABCELL_X40_Y38_N3
\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[19].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[19].FF|q~feeder_combout\ = \reg_file|WRITE[19].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_WRITE[19].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[19].FF|q~feeder_combout\);

-- Location: FF_X40_Y38_N4
\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[19].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[19].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[14].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[19].FF|q~q\);

-- Location: LABCELL_X33_Y34_N9
\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[19].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[19].FF|q~feeder_combout\ = \reg_file|WRITE[19].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_WRITE[19].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[19].FF|q~feeder_combout\);

-- Location: FF_X33_Y34_N10
\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[19].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[19].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[13].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[19].FF|q~q\);

-- Location: FF_X40_Y37_N19
\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[19].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[19].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[12].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[19].FF|q~q\);

-- Location: FF_X43_Y35_N26
\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[19].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[19].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[15].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[19].FF|q~q\);

-- Location: LABCELL_X43_Y35_N24
\reg_file|FILE_REG_HW|Mux39~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux39~5_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[19].FF|q~q\ & ( address(1) & ( (address(0)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[19].FF|q~q\) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[19].FF|q~q\ & ( address(1) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[19].FF|q~q\ & !address(0)) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[19].FF|q~q\ & ( 
-- !address(1) & ( (!address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[19].FF|q~q\))) # (address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[19].FF|q~q\)) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[19].FF|q~q\ & ( !address(1) & ( (!address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[19].FF|q~q\))) # (address(0) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[19].FF|q~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[19].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[19].FF|ALT_INV_q~q\,
	datac => ALT_INV_address(0),
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[19].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[19].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(1),
	combout => \reg_file|FILE_REG_HW|Mux39~5_combout\);

-- Location: LABCELL_X43_Y35_N33
\reg_file|READ[19].read_tri~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|READ[19].read_tri~0_combout\ = ( !address(4) & ( \reg_file|FILE_REG_HW|Mux39~5_combout\ & ( (!address(3) & ((!address(2) & ((\reg_file|FILE_REG_HW|Mux39~7_combout\))) # (address(2) & (\reg_file|FILE_REG_HW|Mux39~6_combout\)))) # (address(3) & 
-- (((address(2))))) ) ) ) # ( !address(4) & ( !\reg_file|FILE_REG_HW|Mux39~5_combout\ & ( (!address(3) & ((!address(2) & ((\reg_file|FILE_REG_HW|Mux39~7_combout\))) # (address(2) & (\reg_file|FILE_REG_HW|Mux39~6_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000000000000000000001100011101110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|ALT_INV_Mux39~6_combout\,
	datab => ALT_INV_address(3),
	datac => \reg_file|FILE_REG_HW|ALT_INV_Mux39~7_combout\,
	datad => ALT_INV_address(2),
	datae => ALT_INV_address(4),
	dataf => \reg_file|FILE_REG_HW|ALT_INV_Mux39~5_combout\,
	combout => \reg_file|READ[19].read_tri~0_combout\);

-- Location: LABCELL_X31_Y37_N51
\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[19].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[19].FF|q~feeder_combout\ = ( \reg_file|WRITE[19].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[19].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[19].FF|q~feeder_combout\);

-- Location: FF_X31_Y37_N53
\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[19].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[19].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[20].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[19].FF|q~q\);

-- Location: FF_X30_Y37_N17
\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[19].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[19].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[24].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[19].FF|q~q\);

-- Location: FF_X30_Y37_N50
\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[19].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[19].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[16].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[19].FF|q~q\);

-- Location: FF_X30_Y37_N56
\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[19].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[19].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[28].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[19].FF|q~q\);

-- Location: LABCELL_X30_Y37_N54
\reg_file|FILE_REG_HW|Mux39~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux39~0_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[19].FF|q~q\ & ( address(2) & ( (address(3)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[19].FF|q~q\) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[19].FF|q~q\ & ( address(2) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[19].FF|q~q\ & !address(3)) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[19].FF|q~q\ & ( 
-- !address(2) & ( (!address(3) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[19].FF|q~q\))) # (address(3) & (\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[19].FF|q~q\)) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[19].FF|q~q\ & ( !address(2) & ( (!address(3) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[19].FF|q~q\))) # (address(3) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[19].FF|q~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[19].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[19].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[19].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(3),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[19].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(2),
	combout => \reg_file|FILE_REG_HW|Mux39~0_combout\);

-- Location: LABCELL_X37_Y38_N27
\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[19].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[19].FF|q~feeder_combout\ = \reg_file|WRITE[19].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_WRITE[19].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[19].FF|q~feeder_combout\);

-- Location: FF_X37_Y38_N28
\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[19].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[19].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[22].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[19].FF|q~q\);

-- Location: LABCELL_X37_Y38_N51
\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[19].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[19].FF|q~feeder_combout\ = \reg_file|WRITE[19].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_WRITE[19].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[19].FF|q~feeder_combout\);

-- Location: FF_X37_Y38_N52
\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[19].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[19].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[18].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[19].FF|q~q\);

-- Location: FF_X33_Y38_N14
\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[19].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[19].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[30].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[19].FF|q~q\);

-- Location: FF_X39_Y38_N38
\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[19].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[19].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[26].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[19].FF|q~q\);

-- Location: LABCELL_X33_Y38_N12
\reg_file|FILE_REG_HW|Mux39~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux39~2_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[19].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[19].FF|q~q\ & ( ((!address(2) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[19].FF|q~q\))) # (address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[19].FF|q~q\))) # (address(3)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[19].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[19].FF|q~q\ & ( (!address(3) & ((!address(2) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[19].FF|q~q\))) # (address(2) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[19].FF|q~q\)))) # (address(3) & (((!address(2))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[19].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[19].FF|q~q\ 
-- & ( (!address(3) & ((!address(2) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[19].FF|q~q\))) # (address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[19].FF|q~q\)))) # (address(3) & (((address(2))))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[19].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[19].FF|q~q\ & ( (!address(3) & ((!address(2) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[19].FF|q~q\))) # 
-- (address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[19].FF|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001100000101111100111111010100000011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[19].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[19].FF|ALT_INV_q~q\,
	datac => ALT_INV_address(3),
	datad => ALT_INV_address(2),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[19].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[19].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux39~2_combout\);

-- Location: FF_X35_Y33_N49
\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[19].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[19].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[17].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[19].FF|q~q\);

-- Location: FF_X33_Y32_N17
\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[19].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[19].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[25].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[19].FF|q~q\);

-- Location: FF_X33_Y32_N58
\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[19].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[19].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[21].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[19].FF|q~q\);

-- Location: FF_X33_Y38_N8
\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[19].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[19].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[29].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[19].FF|q~q\);

-- Location: LABCELL_X33_Y38_N6
\reg_file|FILE_REG_HW|Mux39~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux39~1_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[19].FF|q~q\ & ( address(3) & ( (address(2)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[19].FF|q~q\) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[19].FF|q~q\ & ( address(3) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[19].FF|q~q\ & !address(2)) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[19].FF|q~q\ & ( 
-- !address(3) & ( (!address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[19].FF|q~q\)) # (address(2) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[19].FF|q~q\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[19].FF|q~q\ & ( !address(3) & ( (!address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[19].FF|q~q\)) # (address(2) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[19].FF|q~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[19].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[19].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[19].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(2),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[19].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(3),
	combout => \reg_file|FILE_REG_HW|Mux39~1_combout\);

-- Location: FF_X30_Y34_N49
\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[19].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[19].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[19].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[19].FF|q~q\);

-- Location: FF_X30_Y34_N28
\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[19].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[19].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[23].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[19].FF|q~q\);

-- Location: FF_X30_Y36_N20
\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[19].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[19].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[31].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[19].FF|q~q\);

-- Location: FF_X30_Y36_N14
\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[19].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[19].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[27].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[19].FF|q~q\);

-- Location: LABCELL_X30_Y36_N18
\reg_file|FILE_REG_HW|Mux39~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux39~3_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[19].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[19].FF|q~q\ & ( ((!address(2) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[19].FF|q~q\)) # (address(2) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[19].FF|q~q\)))) # (address(3)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[19].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[19].FF|q~q\ & ( (!address(3) & ((!address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[19].FF|q~q\)) # (address(2) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[19].FF|q~q\))))) # (address(3) & (((!address(2))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[19].FF|q~q\ & ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[19].FF|q~q\ & ( (!address(3) & ((!address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[19].FF|q~q\)) # (address(2) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[19].FF|q~q\))))) # (address(3) & (((address(2))))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[19].FF|q~q\ & ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[19].FF|q~q\ & ( (!address(3) & ((!address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[19].FF|q~q\)) # (address(2) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[19].FF|q~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010100000011111101011111001100000101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[19].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[19].FF|ALT_INV_q~q\,
	datac => ALT_INV_address(3),
	datad => ALT_INV_address(2),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[19].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[19].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux39~3_combout\);

-- Location: LABCELL_X30_Y36_N15
\reg_file|FILE_REG_HW|Mux39~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux39~4_combout\ = ( address(1) & ( \reg_file|FILE_REG_HW|Mux39~3_combout\ & ( (\reg_file|FILE_REG_HW|Mux39~2_combout\) # (address(0)) ) ) ) # ( !address(1) & ( \reg_file|FILE_REG_HW|Mux39~3_combout\ & ( (!address(0) & 
-- (\reg_file|FILE_REG_HW|Mux39~0_combout\)) # (address(0) & ((\reg_file|FILE_REG_HW|Mux39~1_combout\))) ) ) ) # ( address(1) & ( !\reg_file|FILE_REG_HW|Mux39~3_combout\ & ( (!address(0) & \reg_file|FILE_REG_HW|Mux39~2_combout\) ) ) ) # ( !address(1) & ( 
-- !\reg_file|FILE_REG_HW|Mux39~3_combout\ & ( (!address(0) & (\reg_file|FILE_REG_HW|Mux39~0_combout\)) # (address(0) & ((\reg_file|FILE_REG_HW|Mux39~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111000010100000101000100010011101110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(0),
	datab => \reg_file|FILE_REG_HW|ALT_INV_Mux39~0_combout\,
	datac => \reg_file|FILE_REG_HW|ALT_INV_Mux39~2_combout\,
	datad => \reg_file|FILE_REG_HW|ALT_INV_Mux39~1_combout\,
	datae => ALT_INV_address(1),
	dataf => \reg_file|FILE_REG_HW|ALT_INV_Mux39~3_combout\,
	combout => \reg_file|FILE_REG_HW|Mux39~4_combout\);

-- Location: LABCELL_X33_Y32_N12
\data_bus[19]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_bus[19]~16_combout\ = ( \reg_file|READ[19].read_tri~0_combout\ & ( \reg_file|FILE_REG_HW|Mux39~4_combout\ & ( (\data_bus[19]~15_combout\ & \data_bus[20]~0_combout\) ) ) ) # ( !\reg_file|READ[19].read_tri~0_combout\ & ( 
-- \reg_file|FILE_REG_HW|Mux39~4_combout\ & ( (\data_bus[20]~0_combout\ & (((!address(4) & \reg_file|READ[19].read_tri~1_combout\)) # (\data_bus[19]~15_combout\))) ) ) ) # ( \reg_file|READ[19].read_tri~0_combout\ & ( !\reg_file|FILE_REG_HW|Mux39~4_combout\ & 
-- ( (\data_bus[19]~15_combout\ & \data_bus[20]~0_combout\) ) ) ) # ( !\reg_file|READ[19].read_tri~0_combout\ & ( !\reg_file|FILE_REG_HW|Mux39~4_combout\ & ( (\data_bus[20]~0_combout\ & ((\reg_file|READ[19].read_tri~1_combout\) # 
-- (\data_bus[19]~15_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000000011001100000000001110110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(4),
	datab => \ALT_INV_data_bus[19]~15_combout\,
	datac => \reg_file|ALT_INV_READ[19].read_tri~1_combout\,
	datad => \ALT_INV_data_bus[20]~0_combout\,
	datae => \reg_file|ALT_INV_READ[19].read_tri~0_combout\,
	dataf => \reg_file|FILE_REG_HW|ALT_INV_Mux39~4_combout\,
	combout => \data_bus[19]~16_combout\);

-- Location: LABCELL_X36_Y32_N0
\hex4|WideOr6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex4|WideOr6~0_combout\ = ( \data_bus[19]~16_combout\ & ( (\data_bus[17]~12_combout\ & (!\data_bus[18]~14_combout\ $ (!\data_bus[16]~10_combout\))) ) ) # ( !\data_bus[19]~16_combout\ & ( (!\data_bus[16]~10_combout\ & (!\data_bus[17]~12_combout\ $ 
-- (!\data_bus[18]~14_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110000001100000011000000110000000010100000101000001010000010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_data_bus[17]~12_combout\,
	datab => \ALT_INV_data_bus[18]~14_combout\,
	datac => \ALT_INV_data_bus[16]~10_combout\,
	dataf => \ALT_INV_data_bus[19]~16_combout\,
	combout => \hex4|WideOr6~0_combout\);

-- Location: LABCELL_X36_Y32_N3
\hex4|WideOr5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex4|WideOr5~0_combout\ = ( \data_bus[19]~16_combout\ & ( (!\data_bus[18]~14_combout\ & (!\data_bus[17]~12_combout\ $ (!\data_bus[16]~10_combout\))) ) ) # ( !\data_bus[19]~16_combout\ & ( (!\data_bus[16]~10_combout\ & (!\data_bus[17]~12_combout\)) # 
-- (\data_bus[16]~10_combout\ & ((!\data_bus[18]~14_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011001100101010101100110001000100100010000100010010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_data_bus[17]~12_combout\,
	datab => \ALT_INV_data_bus[18]~14_combout\,
	datad => \ALT_INV_data_bus[16]~10_combout\,
	dataf => \ALT_INV_data_bus[19]~16_combout\,
	combout => \hex4|WideOr5~0_combout\);

-- Location: LABCELL_X36_Y32_N6
\hex4|WideOr4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex4|WideOr4~0_combout\ = ( \data_bus[19]~16_combout\ & ( (!\data_bus[17]~12_combout\ & (\data_bus[18]~14_combout\ & \data_bus[16]~10_combout\)) ) ) # ( !\data_bus[19]~16_combout\ & ( (!\data_bus[18]~14_combout\ & ((!\data_bus[17]~12_combout\) # 
-- (\data_bus[16]~10_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010001100100011001000110000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_data_bus[17]~12_combout\,
	datab => \ALT_INV_data_bus[18]~14_combout\,
	datac => \ALT_INV_data_bus[16]~10_combout\,
	dataf => \ALT_INV_data_bus[19]~16_combout\,
	combout => \hex4|WideOr4~0_combout\);

-- Location: LABCELL_X36_Y32_N9
\hex4|WideOr3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex4|WideOr3~0_combout\ = ( \data_bus[19]~16_combout\ & ( (!\data_bus[17]~12_combout\ & (!\data_bus[18]~14_combout\ & !\data_bus[16]~10_combout\)) # (\data_bus[17]~12_combout\ & (!\data_bus[18]~14_combout\ $ (!\data_bus[16]~10_combout\))) ) ) # ( 
-- !\data_bus[19]~16_combout\ & ( (!\data_bus[17]~12_combout\ & (!\data_bus[18]~14_combout\ $ (\data_bus[16]~10_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000100010100010000010001010011001010001001001100101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_data_bus[17]~12_combout\,
	datab => \ALT_INV_data_bus[18]~14_combout\,
	datad => \ALT_INV_data_bus[16]~10_combout\,
	dataf => \ALT_INV_data_bus[19]~16_combout\,
	combout => \hex4|WideOr3~0_combout\);

-- Location: LABCELL_X36_Y32_N42
\hex4|WideOr2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex4|WideOr2~0_combout\ = ( \data_bus[19]~16_combout\ & ( (!\data_bus[16]~10_combout\) # ((\data_bus[17]~12_combout\ & !\data_bus[18]~14_combout\)) ) ) # ( !\data_bus[19]~16_combout\ & ( (\data_bus[17]~12_combout\ & (\data_bus[18]~14_combout\ & 
-- !\data_bus[16]~10_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000000100010000000011111111010001001111111101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_data_bus[17]~12_combout\,
	datab => \ALT_INV_data_bus[18]~14_combout\,
	datad => \ALT_INV_data_bus[16]~10_combout\,
	dataf => \ALT_INV_data_bus[19]~16_combout\,
	combout => \hex4|WideOr2~0_combout\);

-- Location: LABCELL_X36_Y32_N45
\hex4|WideOr1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex4|WideOr1~0_combout\ = ( \data_bus[19]~16_combout\ & ( (!\data_bus[17]~12_combout\ & ((!\data_bus[16]~10_combout\) # (\data_bus[18]~14_combout\))) # (\data_bus[17]~12_combout\ & (\data_bus[18]~14_combout\ & !\data_bus[16]~10_combout\)) ) ) # ( 
-- !\data_bus[19]~16_combout\ & ( (\data_bus[17]~12_combout\ & (!\data_bus[18]~14_combout\ & !\data_bus[16]~10_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000000010001000000000010111011001000101011101100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_data_bus[17]~12_combout\,
	datab => \ALT_INV_data_bus[18]~14_combout\,
	datad => \ALT_INV_data_bus[16]~10_combout\,
	dataf => \ALT_INV_data_bus[19]~16_combout\,
	combout => \hex4|WideOr1~0_combout\);

-- Location: LABCELL_X36_Y32_N24
\hex4|WideOr0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex4|WideOr0~0_combout\ = ( \data_bus[17]~12_combout\ & ( (!\data_bus[19]~16_combout\ & ((!\data_bus[16]~10_combout\) # (\data_bus[18]~14_combout\))) # (\data_bus[19]~16_combout\ & ((!\data_bus[18]~14_combout\))) ) ) # ( !\data_bus[17]~12_combout\ & ( 
-- (!\data_bus[19]~16_combout\) # ((\data_bus[18]~14_combout\) # (\data_bus[16]~10_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111111111110011111111111111110011110011001111001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_data_bus[19]~16_combout\,
	datac => \ALT_INV_data_bus[16]~10_combout\,
	datad => \ALT_INV_data_bus[18]~14_combout\,
	dataf => \ALT_INV_data_bus[17]~12_combout\,
	combout => \hex4|WideOr0~0_combout\);

-- Location: LABCELL_X45_Y36_N51
\reg_file|WRITE[15].write_tri~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|WRITE[15].write_tri~0_combout\ = ( \data_bus[15]~24_combout\ & ( (!rw_state(2)) # (rw_state(1)) ) ) # ( !\data_bus[15]~24_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rw_state(2),
	datab => ALT_INV_rw_state(1),
	dataf => \ALT_INV_data_bus[15]~24_combout\,
	combout => \reg_file|WRITE[15].write_tri~0_combout\);

-- Location: FF_X31_Y37_N35
\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[15].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[15].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[20].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[15].FF|q~q\);

-- Location: LABCELL_X30_Y37_N48
\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[15].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[15].FF|q~feeder_combout\ = \reg_file|WRITE[15].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_WRITE[15].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[15].FF|q~feeder_combout\);

-- Location: FF_X30_Y37_N49
\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[15].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[15].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[16].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[15].FF|q~q\);

-- Location: FF_X30_Y37_N28
\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[15].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[15].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[24].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[15].FF|q~q\);

-- Location: FF_X31_Y37_N8
\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[15].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[15].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[28].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[15].FF|q~q\);

-- Location: LABCELL_X31_Y37_N6
\reg_file|FILE_REG_HW|Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux31~0_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[15].FF|q~q\ & ( address(2) & ( (address(3)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[15].FF|q~q\) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[15].FF|q~q\ & ( address(2) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[15].FF|q~q\ & !address(3)) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[15].FF|q~q\ & ( 
-- !address(2) & ( (!address(3) & (\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[15].FF|q~q\)) # (address(3) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[15].FF|q~q\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[15].FF|q~q\ & ( !address(2) & ( (!address(3) & (\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[15].FF|q~q\)) # (address(3) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[15].FF|q~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[15].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[15].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[15].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(3),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[15].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(2),
	combout => \reg_file|FILE_REG_HW|Mux31~0_combout\);

-- Location: MLABCELL_X34_Y34_N0
\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[15].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[15].FF|q~feeder_combout\ = \reg_file|WRITE[15].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_WRITE[15].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[15].FF|q~feeder_combout\);

-- Location: FF_X34_Y34_N1
\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[15].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[15].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[23].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[15].FF|q~q\);

-- Location: FF_X34_Y34_N41
\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[15].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[15].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[19].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[15].FF|q~q\);

-- Location: LABCELL_X30_Y36_N3
\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[15].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[15].FF|q~feeder_combout\ = ( \reg_file|WRITE[15].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[15].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[15].FF|q~feeder_combout\);

-- Location: FF_X30_Y36_N4
\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[15].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[15].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[27].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[15].FF|q~q\);

-- Location: FF_X34_Y34_N44
\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[15].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[15].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[31].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[15].FF|q~q\);

-- Location: MLABCELL_X34_Y34_N42
\reg_file|FILE_REG_HW|Mux31~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux31~3_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[15].FF|q~q\ & ( address(3) & ( (address(2)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[15].FF|q~q\) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[15].FF|q~q\ & ( address(3) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[15].FF|q~q\ & !address(2)) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[15].FF|q~q\ & ( 
-- !address(3) & ( (!address(2) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[15].FF|q~q\))) # (address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[15].FF|q~q\)) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[15].FF|q~q\ & ( !address(3) & ( (!address(2) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[15].FF|q~q\))) # (address(2) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[15].FF|q~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[15].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[15].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[15].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(2),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[15].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(3),
	combout => \reg_file|FILE_REG_HW|Mux31~3_combout\);

-- Location: FF_X42_Y34_N38
\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[15].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[15].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[18].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[15].FF|q~q\);

-- Location: FF_X39_Y38_N49
\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[15].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[15].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[26].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[15].FF|q~q\);

-- Location: FF_X42_Y34_N20
\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[15].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[15].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[30].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[15].FF|q~q\);

-- Location: LABCELL_X42_Y34_N42
\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[15].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[15].FF|q~feeder_combout\ = ( \reg_file|WRITE[15].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[15].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[15].FF|q~feeder_combout\);

-- Location: FF_X42_Y34_N44
\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[15].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[15].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[22].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[15].FF|q~q\);

-- Location: LABCELL_X42_Y34_N18
\reg_file|FILE_REG_HW|Mux31~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux31~2_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[15].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[15].FF|q~q\ & ( ((!address(3) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[15].FF|q~q\)) # (address(3) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[15].FF|q~q\)))) # (address(2)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[15].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[15].FF|q~q\ & ( (!address(3) & (((address(2))) # (\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[15].FF|q~q\))) # (address(3) & 
-- (((\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[15].FF|q~q\ & !address(2))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[15].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[15].FF|q~q\ & ( (!address(3) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[15].FF|q~q\ & ((!address(2))))) # (address(3) & (((address(2)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[15].FF|q~q\)))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[15].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[15].FF|q~q\ & ( (!address(2) & ((!address(3) & (\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[15].FF|q~q\)) # 
-- (address(3) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[15].FF|q~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[15].FF|ALT_INV_q~q\,
	datab => ALT_INV_address(3),
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[15].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(2),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[15].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[15].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux31~2_combout\);

-- Location: LABCELL_X31_Y35_N33
\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[15].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[15].FF|q~feeder_combout\ = ( \reg_file|WRITE[15].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[15].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[15].FF|q~feeder_combout\);

-- Location: FF_X31_Y35_N34
\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[15].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[15].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[21].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[15].FF|q~q\);

-- Location: LABCELL_X37_Y33_N30
\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[15].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[15].FF|q~feeder_combout\ = ( \reg_file|WRITE[15].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[15].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[15].FF|q~feeder_combout\);

-- Location: FF_X37_Y33_N31
\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[15].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[15].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[25].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[15].FF|q~q\);

-- Location: FF_X35_Y33_N59
\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[15].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[15].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[17].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[15].FF|q~q\);

-- Location: FF_X37_Y33_N8
\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[15].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[15].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[29].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[15].FF|q~q\);

-- Location: LABCELL_X37_Y33_N6
\reg_file|FILE_REG_HW|Mux31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux31~1_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[15].FF|q~q\ & ( address(2) & ( (address(3)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[15].FF|q~q\) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[15].FF|q~q\ & ( address(2) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[15].FF|q~q\ & !address(3)) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[15].FF|q~q\ & ( 
-- !address(2) & ( (!address(3) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[15].FF|q~q\))) # (address(3) & (\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[15].FF|q~q\)) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[15].FF|q~q\ & ( !address(2) & ( (!address(3) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[15].FF|q~q\))) # (address(3) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[15].FF|q~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[15].FF|ALT_INV_q~q\,
	datab => ALT_INV_address(3),
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[15].FF|ALT_INV_q~q\,
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[15].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[15].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(2),
	combout => \reg_file|FILE_REG_HW|Mux31~1_combout\);

-- Location: LABCELL_X42_Y34_N39
\reg_file|FILE_REG_HW|Mux31~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux31~4_combout\ = ( \reg_file|FILE_REG_HW|Mux31~1_combout\ & ( address(1) & ( (!address(0) & ((\reg_file|FILE_REG_HW|Mux31~2_combout\))) # (address(0) & (\reg_file|FILE_REG_HW|Mux31~3_combout\)) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|Mux31~1_combout\ & ( address(1) & ( (!address(0) & ((\reg_file|FILE_REG_HW|Mux31~2_combout\))) # (address(0) & (\reg_file|FILE_REG_HW|Mux31~3_combout\)) ) ) ) # ( \reg_file|FILE_REG_HW|Mux31~1_combout\ & ( !address(1) & ( 
-- (address(0)) # (\reg_file|FILE_REG_HW|Mux31~0_combout\) ) ) ) # ( !\reg_file|FILE_REG_HW|Mux31~1_combout\ & ( !address(1) & ( (\reg_file|FILE_REG_HW|Mux31~0_combout\ & !address(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|ALT_INV_Mux31~0_combout\,
	datab => \reg_file|FILE_REG_HW|ALT_INV_Mux31~3_combout\,
	datac => ALT_INV_address(0),
	datad => \reg_file|FILE_REG_HW|ALT_INV_Mux31~2_combout\,
	datae => \reg_file|FILE_REG_HW|ALT_INV_Mux31~1_combout\,
	dataf => ALT_INV_address(1),
	combout => \reg_file|FILE_REG_HW|Mux31~4_combout\);

-- Location: FF_X36_Y35_N1
\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[15].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[15].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[4].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[15].FF|q~q\);

-- Location: FF_X36_Y35_N37
\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[15].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[15].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[5].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[15].FF|q~q\);

-- Location: FF_X36_Y35_N8
\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[15].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[15].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[7].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[15].FF|q~q\);

-- Location: MLABCELL_X39_Y35_N18
\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[15].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[15].FF|q~feeder_combout\ = ( \reg_file|WRITE[15].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[15].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[15].FF|q~feeder_combout\);

-- Location: FF_X39_Y35_N19
\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[15].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[15].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[6].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[15].FF|q~q\);

-- Location: LABCELL_X36_Y35_N6
\reg_file|FILE_REG_HW|Mux31~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux31~6_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[15].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[15].FF|q~q\ & ( ((!address(0) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[15].FF|q~q\)) # (address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[15].FF|q~q\)))) # (address(1)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[15].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[15].FF|q~q\ & ( (!address(1) & ((!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[15].FF|q~q\)) # (address(0) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[15].FF|q~q\))))) # (address(1) & (((!address(0))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[15].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[15].FF|q~q\ 
-- & ( (!address(1) & ((!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[15].FF|q~q\)) # (address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[15].FF|q~q\))))) # (address(1) & (((address(0))))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[15].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[15].FF|q~q\ & ( (!address(1) & ((!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[15].FF|q~q\)) # (address(0) 
-- & ((\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[15].FF|q~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[15].FF|ALT_INV_q~q\,
	datab => ALT_INV_address(1),
	datac => ALT_INV_address(0),
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[15].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[15].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[15].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux31~6_combout\);

-- Location: LABCELL_X33_Y34_N33
\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[15].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[15].FF|q~feeder_combout\ = \reg_file|WRITE[15].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_WRITE[15].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[15].FF|q~feeder_combout\);

-- Location: FF_X33_Y34_N34
\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[15].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[15].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[13].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[15].FF|q~q\);

-- Location: FF_X34_Y33_N16
\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[15].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[15].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[12].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[15].FF|q~q\);

-- Location: FF_X40_Y34_N32
\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[15].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[15].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[15].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[15].FF|q~q\);

-- Location: MLABCELL_X39_Y33_N48
\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[15].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[15].FF|q~feeder_combout\ = \reg_file|WRITE[15].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_WRITE[15].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[15].FF|q~feeder_combout\);

-- Location: FF_X39_Y33_N49
\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[15].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[15].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[14].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[15].FF|q~q\);

-- Location: LABCELL_X40_Y34_N30
\reg_file|FILE_REG_HW|Mux31~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux31~5_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[15].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[15].FF|q~q\ & ( ((!address(0) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[15].FF|q~q\))) # (address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[15].FF|q~q\))) # (address(1)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[15].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[15].FF|q~q\ & ( (!address(1) & ((!address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[15].FF|q~q\))) # (address(0) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[15].FF|q~q\)))) # (address(1) & (((!address(0))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[15].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[15].FF|q~q\ 
-- & ( (!address(1) & ((!address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[15].FF|q~q\))) # (address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[15].FF|q~q\)))) # (address(1) & (((address(0))))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[15].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[15].FF|q~q\ & ( (!address(1) & ((!address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[15].FF|q~q\))) # 
-- (address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[15].FF|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(1),
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[15].FF|ALT_INV_q~q\,
	datac => ALT_INV_address(0),
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[15].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[15].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[15].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux31~5_combout\);

-- Location: FF_X37_Y35_N49
\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[15].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[15].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[0].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[15].FF|q~q\);

-- Location: FF_X40_Y34_N11
\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[15].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[15].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[2].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[15].FF|q~q\);

-- Location: FF_X40_Y34_N44
\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[15].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[15].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[3].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[15].FF|q~q\);

-- Location: LABCELL_X43_Y35_N0
\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[15].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[15].FF|q~feeder_combout\ = ( \reg_file|WRITE[15].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[15].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[15].FF|q~feeder_combout\);

-- Location: FF_X43_Y35_N1
\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[15].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[15].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[1].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[15].FF|q~q\);

-- Location: LABCELL_X40_Y34_N42
\reg_file|FILE_REG_HW|Mux31~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux31~7_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[15].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[15].FF|q~q\ & ( ((!address(1) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[15].FF|q~q\)) # (address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[15].FF|q~q\)))) # (address(0)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[15].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[15].FF|q~q\ & ( (!address(0) & ((!address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[15].FF|q~q\)) # (address(1) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[15].FF|q~q\))))) # (address(0) & (((!address(1))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[15].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[15].FF|q~q\ 
-- & ( (!address(0) & ((!address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[15].FF|q~q\)) # (address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[15].FF|q~q\))))) # (address(0) & (((address(1))))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[15].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[15].FF|q~q\ & ( (!address(0) & ((!address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[15].FF|q~q\)) # (address(1) 
-- & ((\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[15].FF|q~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010100000011111101011111001100000101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[15].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[15].FF|ALT_INV_q~q\,
	datac => ALT_INV_address(0),
	datad => ALT_INV_address(1),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[15].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[15].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux31~7_combout\);

-- Location: LABCELL_X36_Y34_N27
\reg_file|READ[15].read_tri~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|READ[15].read_tri~0_combout\ = ( \reg_file|FILE_REG_HW|Mux31~7_combout\ & ( !address(4) & ( (!address(2) & (((!address(3))))) # (address(2) & ((!address(3) & (\reg_file|FILE_REG_HW|Mux31~6_combout\)) # (address(3) & 
-- ((\reg_file|FILE_REG_HW|Mux31~5_combout\))))) ) ) ) # ( !\reg_file|FILE_REG_HW|Mux31~7_combout\ & ( !address(4) & ( (address(2) & ((!address(3) & (\reg_file|FILE_REG_HW|Mux31~6_combout\)) # (address(3) & ((\reg_file|FILE_REG_HW|Mux31~5_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011111101010000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|ALT_INV_Mux31~6_combout\,
	datab => \reg_file|FILE_REG_HW|ALT_INV_Mux31~5_combout\,
	datac => ALT_INV_address(2),
	datad => ALT_INV_address(3),
	datae => \reg_file|FILE_REG_HW|ALT_INV_Mux31~7_combout\,
	dataf => ALT_INV_address(4),
	combout => \reg_file|READ[15].read_tri~0_combout\);

-- Location: FF_X34_Y38_N8
\write_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => hex_value(15),
	sload => VCC,
	ena => \ALT_INV_rw_state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => write_data(15));

-- Location: MLABCELL_X34_Y38_N6
\data_bus[15]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_bus[15]~23_combout\ = (rw_state(2) & (!rw_state(1) & !write_data(15)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000000010001000000000001000100000000000100010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rw_state(2),
	datab => ALT_INV_rw_state(1),
	datad => ALT_INV_write_data(15),
	combout => \data_bus[15]~23_combout\);

-- Location: FF_X43_Y36_N40
\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[15].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[15].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[9].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[15].FF|q~q\);

-- Location: FF_X45_Y36_N52
\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[15].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|WRITE[15].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[11].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[15].FF|q~q\);

-- Location: LABCELL_X43_Y36_N3
\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[15].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[15].FF|q~feeder_combout\ = \reg_file|WRITE[15].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_WRITE[15].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[15].FF|q~feeder_combout\);

-- Location: FF_X43_Y36_N5
\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[15].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[15].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[8].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[15].FF|q~q\);

-- Location: FF_X45_Y36_N2
\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[15].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[15].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[10].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[15].FF|q~q\);

-- Location: LABCELL_X45_Y36_N0
\reg_file|FILE_REG_HW|Mux31~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux31~8_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[15].FF|q~q\ & ( address(1) & ( (!address(0)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[15].FF|q~q\) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[15].FF|q~q\ & ( address(1) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[15].FF|q~q\ & address(0)) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[15].FF|q~q\ & ( 
-- !address(1) & ( (!address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[15].FF|q~q\))) # (address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[15].FF|q~q\)) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[15].FF|q~q\ & ( !address(1) & ( (!address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[15].FF|q~q\))) # (address(0) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[15].FF|q~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[15].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[15].FF|ALT_INV_q~q\,
	datac => ALT_INV_address(0),
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[15].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[15].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(1),
	combout => \reg_file|FILE_REG_HW|Mux31~8_combout\);

-- Location: LABCELL_X42_Y35_N18
\reg_file|READ[15].read_tri~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|READ[15].read_tri~1_combout\ = ( \reg_file|FILE_REG_HW|Mux31~8_combout\ & ( (\reg_file|read_cond~combout\ & ((!\reg_file|FILE_REG_HW|Mux13~0_combout\) # (address(4)))) ) ) # ( !\reg_file|FILE_REG_HW|Mux31~8_combout\ & ( 
-- \reg_file|read_cond~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001011000010110000101100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|ALT_INV_Mux13~0_combout\,
	datab => ALT_INV_address(4),
	datac => \reg_file|ALT_INV_read_cond~combout\,
	dataf => \reg_file|FILE_REG_HW|ALT_INV_Mux31~8_combout\,
	combout => \reg_file|READ[15].read_tri~1_combout\);

-- Location: LABCELL_X42_Y35_N54
\data_bus[15]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_bus[15]~24_combout\ = ( \data_bus[15]~23_combout\ & ( \reg_file|READ[15].read_tri~1_combout\ & ( \data_bus[20]~0_combout\ ) ) ) # ( !\data_bus[15]~23_combout\ & ( \reg_file|READ[15].read_tri~1_combout\ & ( (!\reg_file|READ[15].read_tri~0_combout\ & 
-- (\data_bus[20]~0_combout\ & ((!\reg_file|FILE_REG_HW|Mux31~4_combout\) # (!address(4))))) ) ) ) # ( \data_bus[15]~23_combout\ & ( !\reg_file|READ[15].read_tri~1_combout\ & ( \data_bus[20]~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000111000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|ALT_INV_Mux31~4_combout\,
	datab => ALT_INV_address(4),
	datac => \reg_file|ALT_INV_READ[15].read_tri~0_combout\,
	datad => \ALT_INV_data_bus[20]~0_combout\,
	datae => \ALT_INV_data_bus[15]~23_combout\,
	dataf => \reg_file|ALT_INV_READ[15].read_tri~1_combout\,
	combout => \data_bus[15]~24_combout\);

-- Location: FF_X34_Y38_N2
\write_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => hex_value(14),
	sload => VCC,
	ena => \ALT_INV_rw_state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => write_data(14));

-- Location: MLABCELL_X34_Y38_N0
\data_bus[14]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_bus[14]~21_combout\ = (rw_state(2) & (!rw_state(1) & !write_data(14)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000000010001000000000001000100000000000100010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rw_state(2),
	datab => ALT_INV_rw_state(1),
	datad => ALT_INV_write_data(14),
	combout => \data_bus[14]~21_combout\);

-- Location: LABCELL_X36_Y32_N39
\reg_file|WRITE[14].write_tri~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|WRITE[14].write_tri~0_combout\ = ( \data_bus[14]~22_combout\ & ( (!rw_state(2)) # (rw_state(1)) ) ) # ( !\data_bus[14]~22_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rw_state(2),
	datab => ALT_INV_rw_state(1),
	dataf => \ALT_INV_data_bus[14]~22_combout\,
	combout => \reg_file|WRITE[14].write_tri~0_combout\);

-- Location: FF_X40_Y35_N47
\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[14].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[14].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[5].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[14].FF|q~q\);

-- Location: FF_X39_Y35_N17
\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[14].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[14].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[6].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[14].FF|q~q\);

-- Location: FF_X39_Y35_N44
\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[14].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[14].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[7].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[14].FF|q~q\);

-- Location: LABCELL_X33_Y35_N15
\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[14].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[14].FF|q~feeder_combout\ = \reg_file|WRITE[14].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_WRITE[14].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[14].FF|q~feeder_combout\);

-- Location: FF_X33_Y35_N16
\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[14].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[14].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[4].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[14].FF|q~q\);

-- Location: MLABCELL_X39_Y35_N42
\reg_file|FILE_REG_HW|Mux29~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux29~6_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[14].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[14].FF|q~q\ & ( (!address(1) & ((!address(0)) # 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[14].FF|q~q\)))) # (address(1) & (((\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[14].FF|q~q\)) # (address(0)))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[14].FF|q~q\ & 
-- ( \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[14].FF|q~q\ & ( (!address(1) & ((!address(0)) # ((\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[14].FF|q~q\)))) # (address(1) & (!address(0) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[14].FF|q~q\)))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[14].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[14].FF|q~q\ & ( (!address(1) & (address(0) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[14].FF|q~q\))) # (address(1) & (((\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[14].FF|q~q\)) # (address(0)))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[14].FF|q~q\ & ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[14].FF|q~q\ & ( (!address(1) & (address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[14].FF|q~q\))) # (address(1) & (!address(0) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[14].FF|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(1),
	datab => ALT_INV_address(0),
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[14].FF|ALT_INV_q~q\,
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[14].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[14].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[14].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux29~6_combout\);

-- Location: MLABCELL_X39_Y33_N3
\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[14].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[14].FF|q~feeder_combout\ = \reg_file|WRITE[14].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_WRITE[14].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[14].FF|q~feeder_combout\);

-- Location: FF_X39_Y33_N5
\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[14].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[14].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[14].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[14].FF|q~q\);

-- Location: LABCELL_X40_Y37_N45
\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[14].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[14].FF|q~feeder_combout\ = ( \reg_file|WRITE[14].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[14].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[14].FF|q~feeder_combout\);

-- Location: FF_X40_Y37_N47
\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[14].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[14].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[12].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[14].FF|q~q\);

-- Location: FF_X33_Y34_N11
\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[14].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[14].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[13].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[14].FF|q~q\);

-- Location: FF_X39_Y33_N44
\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[14].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[14].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[15].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[14].FF|q~q\);

-- Location: MLABCELL_X39_Y33_N42
\reg_file|FILE_REG_HW|Mux29~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux29~5_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[14].FF|q~q\ & ( address(1) & ( (address(0)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[14].FF|q~q\) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[14].FF|q~q\ & ( address(1) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[14].FF|q~q\ & !address(0)) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[14].FF|q~q\ & ( 
-- !address(1) & ( (!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[14].FF|q~q\)) # (address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[14].FF|q~q\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[14].FF|q~q\ & ( !address(1) & ( (!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[14].FF|q~q\)) # (address(0) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[14].FF|q~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[14].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[14].FF|ALT_INV_q~q\,
	datac => ALT_INV_address(0),
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[14].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[14].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(1),
	combout => \reg_file|FILE_REG_HW|Mux29~5_combout\);

-- Location: FF_X37_Y35_N58
\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[14].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[14].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[2].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[14].FF|q~q\);

-- Location: FF_X43_Y35_N17
\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[14].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[14].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[1].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[14].FF|q~q\);

-- Location: FF_X43_Y35_N23
\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[14].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[14].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[3].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[14].FF|q~q\);

-- Location: FF_X37_Y35_N22
\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[14].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[14].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[0].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[14].FF|q~q\);

-- Location: LABCELL_X43_Y35_N21
\reg_file|FILE_REG_HW|Mux29~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux29~7_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[14].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[14].FF|q~q\ & ( (!address(1) & (((!address(0)) # 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[14].FF|q~q\)))) # (address(1) & (((address(0))) # (\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[14].FF|q~q\))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[14].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[14].FF|q~q\ & ( (!address(1) & (((!address(0)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[14].FF|q~q\)))) # (address(1) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[14].FF|q~q\ & ((!address(0))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[14].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[14].FF|q~q\ & ( (!address(1) & 
-- (((\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[14].FF|q~q\ & address(0))))) # (address(1) & (((address(0))) # (\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[14].FF|q~q\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[14].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[14].FF|q~q\ & ( (!address(1) & (((\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[14].FF|q~q\ & address(0))))) # 
-- (address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[14].FF|q~q\ & ((!address(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000000001010011111111110101001100001111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[14].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[14].FF|ALT_INV_q~q\,
	datac => ALT_INV_address(1),
	datad => ALT_INV_address(0),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[14].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[14].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux29~7_combout\);

-- Location: MLABCELL_X39_Y34_N12
\reg_file|READ[14].read_tri~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|READ[14].read_tri~0_combout\ = ( address(2) & ( !address(4) & ( (!address(3) & (\reg_file|FILE_REG_HW|Mux29~6_combout\)) # (address(3) & ((\reg_file|FILE_REG_HW|Mux29~5_combout\))) ) ) ) # ( !address(2) & ( !address(4) & ( (!address(3) & 
-- \reg_file|FILE_REG_HW|Mux29~7_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010001001110010011100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(3),
	datab => \reg_file|FILE_REG_HW|ALT_INV_Mux29~6_combout\,
	datac => \reg_file|FILE_REG_HW|ALT_INV_Mux29~5_combout\,
	datad => \reg_file|FILE_REG_HW|ALT_INV_Mux29~7_combout\,
	datae => ALT_INV_address(2),
	dataf => ALT_INV_address(4),
	combout => \reg_file|READ[14].read_tri~0_combout\);

-- Location: FF_X35_Y33_N55
\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[14].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[14].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[17].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[14].FF|q~q\);

-- Location: FF_X31_Y35_N31
\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[14].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[14].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[21].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[14].FF|q~q\);

-- Location: FF_X35_Y34_N11
\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[14].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[14].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[29].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[14].FF|q~q\);

-- Location: LABCELL_X37_Y33_N15
\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[14].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[14].FF|q~feeder_combout\ = ( \reg_file|WRITE[14].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[14].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[14].FF|q~feeder_combout\);

-- Location: FF_X37_Y33_N16
\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[14].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[14].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[25].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[14].FF|q~q\);

-- Location: LABCELL_X35_Y34_N9
\reg_file|FILE_REG_HW|Mux29~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux29~1_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[14].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[14].FF|q~q\ & ( ((!address(2) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[14].FF|q~q\)) # (address(2) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[14].FF|q~q\)))) # (address(3)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[14].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[14].FF|q~q\ & ( (!address(2) & (((address(3))) # (\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[14].FF|q~q\))) # (address(2) & 
-- (((\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[14].FF|q~q\ & !address(3))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[14].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[14].FF|q~q\ & ( (!address(2) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[14].FF|q~q\ & ((!address(3))))) # (address(2) & (((address(3)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[14].FF|q~q\)))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[14].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[14].FF|q~q\ & ( (!address(3) & ((!address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[14].FF|q~q\)) # 
-- (address(2) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[14].FF|q~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[14].FF|ALT_INV_q~q\,
	datab => ALT_INV_address(2),
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[14].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(3),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[14].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[14].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux29~1_combout\);

-- Location: FF_X31_Y34_N2
\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[14].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[14].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[27].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[14].FF|q~q\);

-- Location: FF_X30_Y34_N4
\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[14].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[14].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[19].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[14].FF|q~q\);

-- Location: FF_X34_Y34_N2
\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[14].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[14].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[23].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[14].FF|q~q\);

-- Location: FF_X31_Y34_N20
\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[14].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[14].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[31].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[14].FF|q~q\);

-- Location: LABCELL_X31_Y34_N18
\reg_file|FILE_REG_HW|Mux29~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux29~3_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[14].FF|q~q\ & ( address(3) & ( (address(2)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[14].FF|q~q\) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[14].FF|q~q\ & ( address(3) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[14].FF|q~q\ & !address(2)) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[14].FF|q~q\ & ( 
-- !address(3) & ( (!address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[14].FF|q~q\)) # (address(2) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[14].FF|q~q\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[14].FF|q~q\ & ( !address(3) & ( (!address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[14].FF|q~q\)) # (address(2) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[14].FF|q~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[14].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[14].FF|ALT_INV_q~q\,
	datac => ALT_INV_address(2),
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[14].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[14].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(3),
	combout => \reg_file|FILE_REG_HW|Mux29~3_combout\);

-- Location: FF_X35_Y34_N58
\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[14].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[14].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[20].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[14].FF|q~q\);

-- Location: FF_X30_Y37_N4
\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[14].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[14].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[16].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[14].FF|q~q\);

-- Location: FF_X30_Y37_N25
\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[14].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[14].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[24].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[14].FF|q~q\);

-- Location: FF_X35_Y34_N2
\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[14].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[14].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[28].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[14].FF|q~q\);

-- Location: LABCELL_X35_Y34_N0
\reg_file|FILE_REG_HW|Mux29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux29~0_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[14].FF|q~q\ & ( address(3) & ( (address(2)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[14].FF|q~q\) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[14].FF|q~q\ & ( address(3) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[14].FF|q~q\ & !address(2)) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[14].FF|q~q\ & ( 
-- !address(3) & ( (!address(2) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[14].FF|q~q\))) # (address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[14].FF|q~q\)) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[14].FF|q~q\ & ( !address(3) & ( (!address(2) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[14].FF|q~q\))) # (address(2) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[14].FF|q~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[14].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[14].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[14].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(2),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[14].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(3),
	combout => \reg_file|FILE_REG_HW|Mux29~0_combout\);

-- Location: LABCELL_X42_Y34_N51
\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[14].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[14].FF|q~feeder_combout\ = ( \reg_file|WRITE[14].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[14].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[14].FF|q~feeder_combout\);

-- Location: FF_X42_Y34_N53
\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[14].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[14].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[22].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[14].FF|q~q\);

-- Location: FF_X39_Y38_N16
\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[14].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[14].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[26].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[14].FF|q~q\);

-- Location: LABCELL_X42_Y34_N27
\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[14].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[14].FF|q~feeder_combout\ = ( \reg_file|WRITE[14].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[14].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[14].FF|q~feeder_combout\);

-- Location: FF_X42_Y34_N29
\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[14].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[14].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[18].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[14].FF|q~q\);

-- Location: FF_X42_Y34_N32
\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[14].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[14].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[30].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[14].FF|q~q\);

-- Location: LABCELL_X42_Y34_N30
\reg_file|FILE_REG_HW|Mux29~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux29~2_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[14].FF|q~q\ & ( address(3) & ( (address(2)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[14].FF|q~q\) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[14].FF|q~q\ & ( address(3) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[14].FF|q~q\ & !address(2)) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[14].FF|q~q\ & ( 
-- !address(3) & ( (!address(2) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[14].FF|q~q\))) # (address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[14].FF|q~q\)) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[14].FF|q~q\ & ( !address(3) & ( (!address(2) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[14].FF|q~q\))) # (address(2) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[14].FF|q~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[14].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[14].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[14].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(2),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[14].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(3),
	combout => \reg_file|FILE_REG_HW|Mux29~2_combout\);

-- Location: LABCELL_X35_Y34_N12
\reg_file|FILE_REG_HW|Mux29~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux29~4_combout\ = ( \reg_file|FILE_REG_HW|Mux29~0_combout\ & ( \reg_file|FILE_REG_HW|Mux29~2_combout\ & ( (!address(0)) # ((!address(1) & (\reg_file|FILE_REG_HW|Mux29~1_combout\)) # (address(1) & 
-- ((\reg_file|FILE_REG_HW|Mux29~3_combout\)))) ) ) ) # ( !\reg_file|FILE_REG_HW|Mux29~0_combout\ & ( \reg_file|FILE_REG_HW|Mux29~2_combout\ & ( (!address(1) & (\reg_file|FILE_REG_HW|Mux29~1_combout\ & ((address(0))))) # (address(1) & (((!address(0)) # 
-- (\reg_file|FILE_REG_HW|Mux29~3_combout\)))) ) ) ) # ( \reg_file|FILE_REG_HW|Mux29~0_combout\ & ( !\reg_file|FILE_REG_HW|Mux29~2_combout\ & ( (!address(1) & (((!address(0))) # (\reg_file|FILE_REG_HW|Mux29~1_combout\))) # (address(1) & 
-- (((\reg_file|FILE_REG_HW|Mux29~3_combout\ & address(0))))) ) ) ) # ( !\reg_file|FILE_REG_HW|Mux29~0_combout\ & ( !\reg_file|FILE_REG_HW|Mux29~2_combout\ & ( (address(0) & ((!address(1) & (\reg_file|FILE_REG_HW|Mux29~1_combout\)) # (address(1) & 
-- ((\reg_file|FILE_REG_HW|Mux29~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111101010100010011101010101001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(1),
	datab => \reg_file|FILE_REG_HW|ALT_INV_Mux29~1_combout\,
	datac => \reg_file|FILE_REG_HW|ALT_INV_Mux29~3_combout\,
	datad => ALT_INV_address(0),
	datae => \reg_file|FILE_REG_HW|ALT_INV_Mux29~0_combout\,
	dataf => \reg_file|FILE_REG_HW|ALT_INV_Mux29~2_combout\,
	combout => \reg_file|FILE_REG_HW|Mux29~4_combout\);

-- Location: FF_X36_Y32_N41
\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[14].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|WRITE[14].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[11].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[14].FF|q~q\);

-- Location: FF_X43_Y36_N1
\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[14].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[14].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[8].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[14].FF|q~q\);

-- Location: FF_X43_Y36_N37
\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[14].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[14].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[9].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[14].FF|q~q\);

-- Location: FF_X43_Y36_N20
\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[14].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[14].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[10].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[14].FF|q~q\);

-- Location: LABCELL_X43_Y36_N18
\reg_file|FILE_REG_HW|Mux29~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux29~8_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[14].FF|q~q\ & ( address(0) & ( (!address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[14].FF|q~q\))) # (address(1) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[14].FF|q~q\)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[14].FF|q~q\ & ( address(0) & ( (!address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[14].FF|q~q\))) # 
-- (address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[14].FF|q~q\)) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[14].FF|q~q\ & ( !address(0) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[14].FF|q~q\) # 
-- (address(1)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[14].FF|q~q\ & ( !address(0) & ( (!address(1) & \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[14].FF|q~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[14].FF|ALT_INV_q~q\,
	datab => ALT_INV_address(1),
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[14].FF|ALT_INV_q~q\,
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[14].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[14].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(0),
	combout => \reg_file|FILE_REG_HW|Mux29~8_combout\);

-- Location: MLABCELL_X39_Y34_N33
\reg_file|READ[14].read_tri~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|READ[14].read_tri~1_combout\ = ( \reg_file|FILE_REG_HW|Mux13~0_combout\ & ( (\reg_file|read_cond~combout\ & ((!\reg_file|FILE_REG_HW|Mux29~8_combout\) # (address(4)))) ) ) # ( !\reg_file|FILE_REG_HW|Mux13~0_combout\ & ( 
-- \reg_file|read_cond~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011000100010011001100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(4),
	datab => \reg_file|ALT_INV_read_cond~combout\,
	datad => \reg_file|FILE_REG_HW|ALT_INV_Mux29~8_combout\,
	dataf => \reg_file|FILE_REG_HW|ALT_INV_Mux13~0_combout\,
	combout => \reg_file|READ[14].read_tri~1_combout\);

-- Location: MLABCELL_X39_Y34_N48
\data_bus[14]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_bus[14]~22_combout\ = ( \reg_file|FILE_REG_HW|Mux29~4_combout\ & ( \reg_file|READ[14].read_tri~1_combout\ & ( (\data_bus[20]~0_combout\ & (((!address(4) & !\reg_file|READ[14].read_tri~0_combout\)) # (\data_bus[14]~21_combout\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|Mux29~4_combout\ & ( \reg_file|READ[14].read_tri~1_combout\ & ( (\data_bus[20]~0_combout\ & ((!\reg_file|READ[14].read_tri~0_combout\) # (\data_bus[14]~21_combout\))) ) ) ) # ( \reg_file|FILE_REG_HW|Mux29~4_combout\ & ( 
-- !\reg_file|READ[14].read_tri~1_combout\ & ( (\data_bus[20]~0_combout\ & \data_bus[14]~21_combout\) ) ) ) # ( !\reg_file|FILE_REG_HW|Mux29~4_combout\ & ( !\reg_file|READ[14].read_tri~1_combout\ & ( (\data_bus[20]~0_combout\ & \data_bus[14]~21_combout\) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000101010101000100010101000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_data_bus[20]~0_combout\,
	datab => \ALT_INV_data_bus[14]~21_combout\,
	datac => ALT_INV_address(4),
	datad => \reg_file|ALT_INV_READ[14].read_tri~0_combout\,
	datae => \reg_file|FILE_REG_HW|ALT_INV_Mux29~4_combout\,
	dataf => \reg_file|ALT_INV_READ[14].read_tri~1_combout\,
	combout => \data_bus[14]~22_combout\);

-- Location: LABCELL_X45_Y36_N12
\reg_file|WRITE[13].write_tri~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|WRITE[13].write_tri~0_combout\ = ( rw_state(1) ) # ( !rw_state(1) & ( (!rw_state(2)) # (!\data_bus[13]~20_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111001100111111111100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_rw_state(2),
	datad => \ALT_INV_data_bus[13]~20_combout\,
	dataf => ALT_INV_rw_state(1),
	combout => \reg_file|WRITE[13].write_tri~0_combout\);

-- Location: FF_X33_Y34_N2
\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[13].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[13].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[14].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[13].FF|q~q\);

-- Location: FF_X33_Y34_N32
\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[13].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[13].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[13].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[13].FF|q~q\);

-- Location: FF_X33_Y34_N56
\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[13].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[13].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[15].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[13].FF|q~q\);

-- Location: LABCELL_X40_Y37_N21
\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[13].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[13].FF|q~feeder_combout\ = \reg_file|WRITE[13].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_WRITE[13].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[13].FF|q~feeder_combout\);

-- Location: FF_X40_Y37_N22
\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[13].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[13].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[12].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[13].FF|q~q\);

-- Location: LABCELL_X33_Y34_N54
\reg_file|FILE_REG_HW|Mux27~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux27~5_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[13].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[13].FF|q~q\ & ( (!address(0) & (((!address(1))) # 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[13].FF|q~q\))) # (address(0) & (((address(1)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[13].FF|q~q\)))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[13].FF|q~q\ & 
-- ( \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[13].FF|q~q\ & ( (!address(0) & (((!address(1))) # (\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[13].FF|q~q\))) # (address(0) & 
-- (((\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[13].FF|q~q\ & !address(1))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[13].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[13].FF|q~q\ & ( (!address(0) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[13].FF|q~q\ & ((address(1))))) # (address(0) & (((address(1)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[13].FF|q~q\)))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[13].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[13].FF|q~q\ & ( (!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[13].FF|q~q\ & ((address(1))))) # 
-- (address(0) & (((\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[13].FF|q~q\ & !address(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000000000110101111111110011010100001111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[13].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[13].FF|ALT_INV_q~q\,
	datac => ALT_INV_address(0),
	datad => ALT_INV_address(1),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[13].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[13].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux27~5_combout\);

-- Location: LABCELL_X36_Y35_N30
\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[13].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[13].FF|q~feeder_combout\ = \reg_file|WRITE[13].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_WRITE[13].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[13].FF|q~feeder_combout\);

-- Location: FF_X36_Y35_N31
\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[13].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[13].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[5].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[13].FF|q~q\);

-- Location: FF_X33_Y35_N22
\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[13].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[13].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[4].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[13].FF|q~q\);

-- Location: FF_X39_Y35_N2
\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[13].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[13].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[7].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[13].FF|q~q\);

-- Location: MLABCELL_X39_Y35_N30
\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[13].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[13].FF|q~feeder_combout\ = \reg_file|WRITE[13].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_WRITE[13].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[13].FF|q~feeder_combout\);

-- Location: FF_X39_Y35_N32
\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[13].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[13].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[6].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[13].FF|q~q\);

-- Location: MLABCELL_X39_Y35_N0
\reg_file|FILE_REG_HW|Mux27~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux27~6_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[13].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[13].FF|q~q\ & ( ((!address(0) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[13].FF|q~q\))) # (address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[13].FF|q~q\))) # (address(1)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[13].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[13].FF|q~q\ & ( (!address(1) & ((!address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[13].FF|q~q\))) # (address(0) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[13].FF|q~q\)))) # (address(1) & (((!address(0))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[13].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[13].FF|q~q\ & 
-- ( (!address(1) & ((!address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[13].FF|q~q\))) # (address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[13].FF|q~q\)))) # (address(1) & (((address(0))))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[13].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[13].FF|q~q\ & ( (!address(1) & ((!address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[13].FF|q~q\))) # 
-- (address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[13].FF|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001100000101111100111111010100000011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[13].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[13].FF|ALT_INV_q~q\,
	datac => ALT_INV_address(1),
	datad => ALT_INV_address(0),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[13].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[13].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux27~6_combout\);

-- Location: FF_X37_Y35_N10
\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[13].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[13].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[2].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[13].FF|q~q\);

-- Location: LABCELL_X37_Y35_N18
\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[13].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[13].FF|q~feeder_combout\ = \reg_file|WRITE[13].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_WRITE[13].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[13].FF|q~feeder_combout\);

-- Location: FF_X37_Y35_N20
\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[13].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[13].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[0].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[13].FF|q~q\);

-- Location: FF_X39_Y35_N8
\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[13].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[13].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[3].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[13].FF|q~q\);

-- Location: LABCELL_X43_Y35_N12
\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[13].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[13].FF|q~feeder_combout\ = ( \reg_file|WRITE[13].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[13].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[13].FF|q~feeder_combout\);

-- Location: FF_X43_Y35_N14
\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[13].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[13].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[1].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[13].FF|q~q\);

-- Location: MLABCELL_X39_Y35_N6
\reg_file|FILE_REG_HW|Mux27~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux27~7_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[13].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[13].FF|q~q\ & ( ((!address(1) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[13].FF|q~q\))) # (address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[13].FF|q~q\))) # (address(0)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[13].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[13].FF|q~q\ & ( (!address(0) & ((!address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[13].FF|q~q\))) # (address(1) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[13].FF|q~q\)))) # (address(0) & (((!address(1))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[13].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[13].FF|q~q\ & 
-- ( (!address(0) & ((!address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[13].FF|q~q\))) # (address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[13].FF|q~q\)))) # (address(0) & (((address(1))))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[13].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[13].FF|q~q\ & ( (!address(0) & ((!address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[13].FF|q~q\))) # 
-- (address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[13].FF|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[13].FF|ALT_INV_q~q\,
	datab => ALT_INV_address(0),
	datac => ALT_INV_address(1),
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[13].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[13].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[13].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux27~7_combout\);

-- Location: MLABCELL_X39_Y34_N24
\reg_file|READ[13].read_tri~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|READ[13].read_tri~0_combout\ = ( address(2) & ( \reg_file|FILE_REG_HW|Mux27~7_combout\ & ( (!address(4) & ((!address(3) & ((\reg_file|FILE_REG_HW|Mux27~6_combout\))) # (address(3) & (\reg_file|FILE_REG_HW|Mux27~5_combout\)))) ) ) ) # ( 
-- !address(2) & ( \reg_file|FILE_REG_HW|Mux27~7_combout\ & ( (!address(4) & !address(3)) ) ) ) # ( address(2) & ( !\reg_file|FILE_REG_HW|Mux27~7_combout\ & ( (!address(4) & ((!address(3) & ((\reg_file|FILE_REG_HW|Mux27~6_combout\))) # (address(3) & 
-- (\reg_file|FILE_REG_HW|Mux27~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100010001010101010000000000000101000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(4),
	datab => \reg_file|FILE_REG_HW|ALT_INV_Mux27~5_combout\,
	datac => \reg_file|FILE_REG_HW|ALT_INV_Mux27~6_combout\,
	datad => ALT_INV_address(3),
	datae => ALT_INV_address(2),
	dataf => \reg_file|FILE_REG_HW|ALT_INV_Mux27~7_combout\,
	combout => \reg_file|READ[13].read_tri~0_combout\);

-- Location: FF_X34_Y38_N5
\write_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => hex_value(13),
	sload => VCC,
	ena => \ALT_INV_rw_state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => write_data(13));

-- Location: MLABCELL_X34_Y38_N3
\data_bus[13]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_bus[13]~19_combout\ = ( rw_state(2) & ( (!rw_state(1) & !write_data(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_rw_state(1),
	datad => ALT_INV_write_data(13),
	dataf => ALT_INV_rw_state(2),
	combout => \data_bus[13]~19_combout\);

-- Location: LABCELL_X43_Y36_N39
\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[13].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[13].FF|q~feeder_combout\ = ( \reg_file|WRITE[13].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[13].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[13].FF|q~feeder_combout\);

-- Location: FF_X43_Y36_N41
\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[13].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[13].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[9].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[13].FF|q~q\);

-- Location: LABCELL_X43_Y36_N33
\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[13].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[13].FF|q~feeder_combout\ = ( \reg_file|WRITE[13].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[13].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[13].FF|q~feeder_combout\);

-- Location: FF_X43_Y36_N34
\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[13].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[13].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[8].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[13].FF|q~q\);

-- Location: FF_X45_Y36_N26
\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[13].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[13].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[10].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[13].FF|q~q\);

-- Location: FF_X45_Y36_N13
\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[13].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|WRITE[13].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[11].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[13].FF|q~q\);

-- Location: LABCELL_X45_Y36_N24
\reg_file|FILE_REG_HW|Mux27~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux27~8_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[13].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[13].FF|q~q\ & ( ((!address(0) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[13].FF|q~q\))) # (address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[13].FF|q~q\))) # (address(1)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[13].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[13].FF|q~q\ & ( (!address(1) & ((!address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[13].FF|q~q\))) # (address(0) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[13].FF|q~q\)))) # (address(1) & (((address(0))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[13].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[13].FF|q~q\ & 
-- ( (!address(1) & ((!address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[13].FF|q~q\))) # (address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[13].FF|q~q\)))) # (address(1) & (((!address(0))))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[13].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[13].FF|q~q\ & ( (!address(1) & ((!address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[13].FF|q~q\))) # 
-- (address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[13].FF|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100001101001111010000000111110001110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[13].FF|ALT_INV_q~q\,
	datab => ALT_INV_address(1),
	datac => ALT_INV_address(0),
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[13].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[13].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[13].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux27~8_combout\);

-- Location: MLABCELL_X39_Y34_N30
\reg_file|READ[13].read_tri~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|READ[13].read_tri~1_combout\ = ( \reg_file|FILE_REG_HW|Mux13~0_combout\ & ( (\reg_file|read_cond~combout\ & ((!\reg_file|FILE_REG_HW|Mux27~8_combout\) # (address(4)))) ) ) # ( !\reg_file|FILE_REG_HW|Mux13~0_combout\ & ( 
-- \reg_file|read_cond~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110001001100010011000100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(4),
	datab => \reg_file|ALT_INV_read_cond~combout\,
	datac => \reg_file|FILE_REG_HW|ALT_INV_Mux27~8_combout\,
	dataf => \reg_file|FILE_REG_HW|ALT_INV_Mux13~0_combout\,
	combout => \reg_file|READ[13].read_tri~1_combout\);

-- Location: LABCELL_X30_Y34_N0
\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[13].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[13].FF|q~feeder_combout\ = ( \reg_file|WRITE[13].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[13].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[13].FF|q~feeder_combout\);

-- Location: FF_X30_Y34_N2
\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[13].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[13].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[19].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[13].FF|q~q\);

-- Location: FF_X31_Y34_N53
\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[13].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[13].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[27].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[13].FF|q~q\);

-- Location: LABCELL_X30_Y34_N6
\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[13].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[13].FF|q~feeder_combout\ = \reg_file|WRITE[13].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \reg_file|ALT_INV_WRITE[13].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[13].FF|q~feeder_combout\);

-- Location: FF_X30_Y34_N7
\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[13].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[13].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[23].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[13].FF|q~q\);

-- Location: FF_X30_Y34_N56
\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[13].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[13].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[31].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[13].FF|q~q\);

-- Location: LABCELL_X30_Y34_N54
\reg_file|FILE_REG_HW|Mux27~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux27~3_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[13].FF|q~q\ & ( address(3) & ( (address(2)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[13].FF|q~q\) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[13].FF|q~q\ & ( address(3) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[13].FF|q~q\ & !address(2)) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[13].FF|q~q\ & ( 
-- !address(3) & ( (!address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[13].FF|q~q\)) # (address(2) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[13].FF|q~q\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[13].FF|q~q\ & ( !address(3) & ( (!address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[13].FF|q~q\)) # (address(2) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[13].FF|q~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[13].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[13].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[13].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(2),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[13].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(3),
	combout => \reg_file|FILE_REG_HW|Mux27~3_combout\);

-- Location: MLABCELL_X39_Y38_N30
\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[13].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[13].FF|q~feeder_combout\ = \reg_file|WRITE[13].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_WRITE[13].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[13].FF|q~feeder_combout\);

-- Location: FF_X39_Y38_N32
\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[13].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[13].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[26].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[13].FF|q~q\);

-- Location: LABCELL_X37_Y38_N36
\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[13].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[13].FF|q~feeder_combout\ = ( \reg_file|WRITE[13].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[13].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[13].FF|q~feeder_combout\);

-- Location: FF_X37_Y38_N38
\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[13].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[13].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[22].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[13].FF|q~q\);

-- Location: FF_X37_Y38_N56
\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[13].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[13].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[30].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[13].FF|q~q\);

-- Location: LABCELL_X37_Y38_N30
\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[13].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[13].FF|q~feeder_combout\ = ( \reg_file|WRITE[13].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[13].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[13].FF|q~feeder_combout\);

-- Location: FF_X37_Y38_N32
\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[13].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[13].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[18].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[13].FF|q~q\);

-- Location: LABCELL_X37_Y38_N54
\reg_file|FILE_REG_HW|Mux27~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux27~2_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[13].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[13].FF|q~q\ & ( (!address(3) & (((!address(2)) # 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[13].FF|q~q\)))) # (address(3) & (((address(2))) # (\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[13].FF|q~q\))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[13].FF|q~q\ 
-- & ( \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[13].FF|q~q\ & ( (!address(3) & (((!address(2)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[13].FF|q~q\)))) # (address(3) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[13].FF|q~q\ & ((!address(2))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[13].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[13].FF|q~q\ & ( (!address(3) & 
-- (((\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[13].FF|q~q\ & address(2))))) # (address(3) & (((address(2))) # (\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[13].FF|q~q\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[13].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[13].FF|q~q\ & ( (!address(3) & (((\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[13].FF|q~q\ & address(2))))) # 
-- (address(3) & (\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[13].FF|q~q\ & ((!address(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100000100010011111111011101000011001101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[13].FF|ALT_INV_q~q\,
	datab => ALT_INV_address(3),
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[13].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(2),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[13].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[13].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux27~2_combout\);

-- Location: LABCELL_X30_Y37_N0
\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[13].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[13].FF|q~feeder_combout\ = \reg_file|WRITE[13].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_WRITE[13].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[13].FF|q~feeder_combout\);

-- Location: FF_X30_Y37_N2
\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[13].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[13].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[16].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[13].FF|q~q\);

-- Location: LABCELL_X30_Y37_N45
\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[13].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[13].FF|q~feeder_combout\ = \reg_file|WRITE[13].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_WRITE[13].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[13].FF|q~feeder_combout\);

-- Location: FF_X30_Y37_N46
\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[13].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[13].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[24].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[13].FF|q~q\);

-- Location: LABCELL_X35_Y34_N39
\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[13].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[13].FF|q~feeder_combout\ = ( \reg_file|WRITE[13].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[13].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[13].FF|q~feeder_combout\);

-- Location: FF_X35_Y34_N41
\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[13].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[13].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[20].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[13].FF|q~q\);

-- Location: FF_X35_Y34_N20
\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[13].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[13].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[28].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[13].FF|q~q\);

-- Location: LABCELL_X35_Y34_N18
\reg_file|FILE_REG_HW|Mux27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux27~0_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[13].FF|q~q\ & ( address(2) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[13].FF|q~q\) # (address(3)) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[13].FF|q~q\ & ( address(2) & ( (!address(3) & \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[13].FF|q~q\) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[13].FF|q~q\ & ( 
-- !address(2) & ( (!address(3) & (\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[13].FF|q~q\)) # (address(3) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[13].FF|q~q\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[13].FF|q~q\ & ( !address(2) & ( (!address(3) & (\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[13].FF|q~q\)) # (address(3) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[13].FF|q~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(3),
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[13].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[13].FF|ALT_INV_q~q\,
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[13].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[13].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(2),
	combout => \reg_file|FILE_REG_HW|Mux27~0_combout\);

-- Location: LABCELL_X37_Y34_N36
\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[13].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[13].FF|q~feeder_combout\ = \reg_file|WRITE[13].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_WRITE[13].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[13].FF|q~feeder_combout\);

-- Location: FF_X37_Y34_N38
\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[13].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[13].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[21].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[13].FF|q~q\);

-- Location: FF_X39_Y34_N44
\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[13].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[13].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[25].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[13].FF|q~q\);

-- Location: FF_X39_Y34_N20
\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[13].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[13].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[29].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[13].FF|q~q\);

-- Location: FF_X39_Y34_N8
\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[13].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[13].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[17].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[13].FF|q~q\);

-- Location: MLABCELL_X39_Y34_N18
\reg_file|FILE_REG_HW|Mux27~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux27~1_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[13].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[13].FF|q~q\ & ( (!address(2) & (((!address(3)) # 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[13].FF|q~q\)))) # (address(2) & (((address(3))) # (\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[13].FF|q~q\))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[13].FF|q~q\ 
-- & ( \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[13].FF|q~q\ & ( (!address(2) & (((!address(3)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[13].FF|q~q\)))) # (address(2) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[13].FF|q~q\ & ((!address(3))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[13].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[13].FF|q~q\ & ( (!address(2) & 
-- (((\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[13].FF|q~q\ & address(3))))) # (address(2) & (((address(3))) # (\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[13].FF|q~q\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[13].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[13].FF|q~q\ & ( (!address(2) & (((\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[13].FF|q~q\ & address(3))))) # 
-- (address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[13].FF|q~q\ & ((!address(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000000001010011111111110101001100001111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[13].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[13].FF|ALT_INV_q~q\,
	datac => ALT_INV_address(2),
	datad => ALT_INV_address(3),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[13].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[13].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux27~1_combout\);

-- Location: MLABCELL_X39_Y34_N9
\reg_file|FILE_REG_HW|Mux27~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux27~4_combout\ = ( \reg_file|FILE_REG_HW|Mux27~0_combout\ & ( \reg_file|FILE_REG_HW|Mux27~1_combout\ & ( (!address(1)) # ((!address(0) & ((\reg_file|FILE_REG_HW|Mux27~2_combout\))) # (address(0) & 
-- (\reg_file|FILE_REG_HW|Mux27~3_combout\))) ) ) ) # ( !\reg_file|FILE_REG_HW|Mux27~0_combout\ & ( \reg_file|FILE_REG_HW|Mux27~1_combout\ & ( (!address(1) & (((address(0))))) # (address(1) & ((!address(0) & ((\reg_file|FILE_REG_HW|Mux27~2_combout\))) # 
-- (address(0) & (\reg_file|FILE_REG_HW|Mux27~3_combout\)))) ) ) ) # ( \reg_file|FILE_REG_HW|Mux27~0_combout\ & ( !\reg_file|FILE_REG_HW|Mux27~1_combout\ & ( (!address(1) & (((!address(0))))) # (address(1) & ((!address(0) & 
-- ((\reg_file|FILE_REG_HW|Mux27~2_combout\))) # (address(0) & (\reg_file|FILE_REG_HW|Mux27~3_combout\)))) ) ) ) # ( !\reg_file|FILE_REG_HW|Mux27~0_combout\ & ( !\reg_file|FILE_REG_HW|Mux27~1_combout\ & ( (address(1) & ((!address(0) & 
-- ((\reg_file|FILE_REG_HW|Mux27~2_combout\))) # (address(0) & (\reg_file|FILE_REG_HW|Mux27~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101111100110000010100000011111101011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|ALT_INV_Mux27~3_combout\,
	datab => \reg_file|FILE_REG_HW|ALT_INV_Mux27~2_combout\,
	datac => ALT_INV_address(1),
	datad => ALT_INV_address(0),
	datae => \reg_file|FILE_REG_HW|ALT_INV_Mux27~0_combout\,
	dataf => \reg_file|FILE_REG_HW|ALT_INV_Mux27~1_combout\,
	combout => \reg_file|FILE_REG_HW|Mux27~4_combout\);

-- Location: MLABCELL_X39_Y34_N36
\data_bus[13]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_bus[13]~20_combout\ = ( \data_bus[20]~0_combout\ & ( \reg_file|FILE_REG_HW|Mux27~4_combout\ & ( ((!\reg_file|READ[13].read_tri~0_combout\ & (!address(4) & \reg_file|READ[13].read_tri~1_combout\))) # (\data_bus[13]~19_combout\) ) ) ) # ( 
-- \data_bus[20]~0_combout\ & ( !\reg_file|FILE_REG_HW|Mux27~4_combout\ & ( ((!\reg_file|READ[13].read_tri~0_combout\ & \reg_file|READ[13].read_tri~1_combout\)) # (\data_bus[13]~19_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100111011101100000000000000000011001110110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_READ[13].read_tri~0_combout\,
	datab => \ALT_INV_data_bus[13]~19_combout\,
	datac => ALT_INV_address(4),
	datad => \reg_file|ALT_INV_READ[13].read_tri~1_combout\,
	datae => \ALT_INV_data_bus[20]~0_combout\,
	dataf => \reg_file|FILE_REG_HW|ALT_INV_Mux27~4_combout\,
	combout => \data_bus[13]~20_combout\);

-- Location: LABCELL_X45_Y36_N48
\reg_file|WRITE[12].write_tri~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|WRITE[12].write_tri~0_combout\ = ( \data_bus[12]~18_combout\ & ( (!rw_state(2)) # (rw_state(1)) ) ) # ( !\data_bus[12]~18_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rw_state(2),
	datab => ALT_INV_rw_state(1),
	dataf => \ALT_INV_data_bus[12]~18_combout\,
	combout => \reg_file|WRITE[12].write_tri~0_combout\);

-- Location: LABCELL_X43_Y36_N36
\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[12].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[12].FF|q~feeder_combout\ = ( \reg_file|WRITE[12].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[12].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[12].FF|q~feeder_combout\);

-- Location: FF_X43_Y36_N38
\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[12].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[12].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[9].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[12].FF|q~q\);

-- Location: LABCELL_X43_Y36_N30
\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[12].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[12].FF|q~feeder_combout\ = \reg_file|WRITE[12].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_WRITE[12].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[12].FF|q~feeder_combout\);

-- Location: FF_X43_Y36_N32
\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[12].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[12].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[8].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[12].FF|q~q\);

-- Location: FF_X43_Y36_N14
\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[12].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[12].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[10].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[12].FF|q~q\);

-- Location: FF_X45_Y36_N50
\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[12].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|WRITE[12].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[11].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[12].FF|q~q\);

-- Location: LABCELL_X43_Y36_N12
\reg_file|FILE_REG_HW|Mux25~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux25~8_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[12].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[12].FF|q~q\ & ( ((!address(0) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[12].FF|q~q\))) # (address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[12].FF|q~q\))) # (address(1)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[12].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[12].FF|q~q\ & ( (!address(1) & ((!address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[12].FF|q~q\))) # (address(0) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[12].FF|q~q\)))) # (address(1) & (((address(0))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[12].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[12].FF|q~q\ & 
-- ( (!address(1) & ((!address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[12].FF|q~q\))) # (address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[12].FF|q~q\)))) # (address(1) & (((!address(0))))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[12].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[12].FF|q~q\ & ( (!address(1) & ((!address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[12].FF|q~q\))) # 
-- (address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[12].FF|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100001101001111010000000111110001110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[12].FF|ALT_INV_q~q\,
	datab => ALT_INV_address(1),
	datac => ALT_INV_address(0),
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[12].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[12].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[12].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux25~8_combout\);

-- Location: LABCELL_X42_Y34_N48
\reg_file|READ[12].read_tri~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|READ[12].read_tri~1_combout\ = ( \reg_file|read_cond~combout\ & ( (!\reg_file|FILE_REG_HW|Mux25~8_combout\) # ((!\reg_file|FILE_REG_HW|Mux13~0_combout\) # (address(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011101111111011111110111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|ALT_INV_Mux25~8_combout\,
	datab => \reg_file|FILE_REG_HW|ALT_INV_Mux13~0_combout\,
	datac => ALT_INV_address(4),
	dataf => \reg_file|ALT_INV_read_cond~combout\,
	combout => \reg_file|READ[12].read_tri~1_combout\);

-- Location: FF_X36_Y38_N50
\write_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => hex_value(12),
	sload => VCC,
	ena => \ALT_INV_rw_state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => write_data(12));

-- Location: LABCELL_X36_Y38_N48
\data_bus[12]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_bus[12]~17_combout\ = (rw_state(2) & (!rw_state(1) & !write_data(12)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000000010001000000000001000100000000000100010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rw_state(2),
	datab => ALT_INV_rw_state(1),
	datad => ALT_INV_write_data(12),
	combout => \data_bus[12]~17_combout\);

-- Location: FF_X30_Y37_N44
\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[12].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[12].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[24].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[12].FF|q~q\);

-- Location: FF_X30_Y37_N52
\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[12].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[12].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[16].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[12].FF|q~q\);

-- Location: FF_X35_Y34_N38
\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[12].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[12].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[20].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[12].FF|q~q\);

-- Location: FF_X35_Y34_N44
\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[12].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[12].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[28].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[12].FF|q~q\);

-- Location: LABCELL_X35_Y34_N42
\reg_file|FILE_REG_HW|Mux25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux25~0_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[12].FF|q~q\ & ( address(3) & ( (address(2)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[12].FF|q~q\) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[12].FF|q~q\ & ( address(3) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[12].FF|q~q\ & !address(2)) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[12].FF|q~q\ & ( 
-- !address(3) & ( (!address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[12].FF|q~q\)) # (address(2) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[12].FF|q~q\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[12].FF|q~q\ & ( !address(3) & ( (!address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[12].FF|q~q\)) # (address(2) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[12].FF|q~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[12].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[12].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[12].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(2),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[12].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(3),
	combout => \reg_file|FILE_REG_HW|Mux25~0_combout\);

-- Location: LABCELL_X31_Y34_N51
\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[12].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[12].FF|q~feeder_combout\ = ( \reg_file|WRITE[12].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[12].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[12].FF|q~feeder_combout\);

-- Location: FF_X31_Y34_N52
\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[12].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[12].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[27].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[12].FF|q~q\);

-- Location: LABCELL_X30_Y34_N51
\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[12].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[12].FF|q~feeder_combout\ = ( \reg_file|WRITE[12].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[12].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[12].FF|q~feeder_combout\);

-- Location: FF_X30_Y34_N52
\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[12].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[12].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[19].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[12].FF|q~q\);

-- Location: LABCELL_X30_Y34_N9
\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[12].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[12].FF|q~feeder_combout\ = ( \reg_file|WRITE[12].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[12].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[12].FF|q~feeder_combout\);

-- Location: FF_X30_Y34_N10
\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[12].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[12].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[23].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[12].FF|q~q\);

-- Location: FF_X36_Y34_N32
\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[12].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[12].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[31].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[12].FF|q~q\);

-- Location: LABCELL_X36_Y34_N30
\reg_file|FILE_REG_HW|Mux25~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux25~3_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[12].FF|q~q\ & ( address(3) & ( (address(2)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[12].FF|q~q\) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[12].FF|q~q\ & ( address(3) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[12].FF|q~q\ & !address(2)) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[12].FF|q~q\ & ( 
-- !address(3) & ( (!address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[12].FF|q~q\)) # (address(2) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[12].FF|q~q\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[12].FF|q~q\ & ( !address(3) & ( (!address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[12].FF|q~q\)) # (address(2) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[12].FF|q~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[12].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[12].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[12].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(2),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[12].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(3),
	combout => \reg_file|FILE_REG_HW|Mux25~3_combout\);

-- Location: LABCELL_X35_Y33_N51
\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[12].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[12].FF|q~feeder_combout\ = ( \reg_file|WRITE[12].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[12].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[12].FF|q~feeder_combout\);

-- Location: FF_X35_Y33_N52
\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[12].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[12].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[17].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[12].FF|q~q\);

-- Location: FF_X33_Y32_N41
\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[12].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[12].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[25].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[12].FF|q~q\);

-- Location: FF_X33_Y32_N5
\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[12].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[12].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[21].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[12].FF|q~q\);

-- Location: FF_X33_Y32_N20
\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[12].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[12].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[29].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[12].FF|q~q\);

-- Location: LABCELL_X33_Y32_N18
\reg_file|FILE_REG_HW|Mux25~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux25~1_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[12].FF|q~q\ & ( address(3) & ( (address(2)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[12].FF|q~q\) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[12].FF|q~q\ & ( address(3) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[12].FF|q~q\ & !address(2)) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[12].FF|q~q\ & ( 
-- !address(3) & ( (!address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[12].FF|q~q\)) # (address(2) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[12].FF|q~q\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[12].FF|q~q\ & ( !address(3) & ( (!address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[12].FF|q~q\)) # (address(2) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[12].FF|q~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[12].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[12].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[12].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(2),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[12].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(3),
	combout => \reg_file|FILE_REG_HW|Mux25~1_combout\);

-- Location: LABCELL_X42_Y34_N3
\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[12].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[12].FF|q~feeder_combout\ = ( \reg_file|WRITE[12].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[12].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[12].FF|q~feeder_combout\);

-- Location: FF_X42_Y34_N4
\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[12].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[12].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[18].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[12].FF|q~q\);

-- Location: MLABCELL_X39_Y38_N33
\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[12].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[12].FF|q~feeder_combout\ = ( \reg_file|WRITE[12].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[12].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[12].FF|q~feeder_combout\);

-- Location: FF_X39_Y38_N35
\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[12].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[12].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[26].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[12].FF|q~q\);

-- Location: FF_X42_Y34_N14
\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[12].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[12].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[30].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[12].FF|q~q\);

-- Location: LABCELL_X42_Y34_N6
\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[12].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[12].FF|q~feeder_combout\ = ( \reg_file|WRITE[12].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[12].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[12].FF|q~feeder_combout\);

-- Location: FF_X42_Y34_N8
\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[12].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[12].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[22].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[12].FF|q~q\);

-- Location: LABCELL_X42_Y34_N12
\reg_file|FILE_REG_HW|Mux25~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux25~2_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[12].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[12].FF|q~q\ & ( ((!address(3) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[12].FF|q~q\)) # (address(3) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[12].FF|q~q\)))) # (address(2)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[12].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[12].FF|q~q\ & ( (!address(3) & (((address(2))) # (\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[12].FF|q~q\))) # (address(3) & 
-- (((\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[12].FF|q~q\ & !address(2))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[12].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[12].FF|q~q\ & ( (!address(3) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[12].FF|q~q\ & ((!address(2))))) # (address(3) & (((address(2)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[12].FF|q~q\)))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[12].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[12].FF|q~q\ & ( (!address(2) & ((!address(3) & (\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[12].FF|q~q\)) # 
-- (address(3) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[12].FF|q~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[12].FF|ALT_INV_q~q\,
	datab => ALT_INV_address(3),
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[12].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(2),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[12].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[12].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux25~2_combout\);

-- Location: LABCELL_X36_Y34_N6
\reg_file|FILE_REG_HW|Mux25~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux25~4_combout\ = ( address(0) & ( \reg_file|FILE_REG_HW|Mux25~2_combout\ & ( (!address(1) & ((\reg_file|FILE_REG_HW|Mux25~1_combout\))) # (address(1) & (\reg_file|FILE_REG_HW|Mux25~3_combout\)) ) ) ) # ( !address(0) & ( 
-- \reg_file|FILE_REG_HW|Mux25~2_combout\ & ( (address(1)) # (\reg_file|FILE_REG_HW|Mux25~0_combout\) ) ) ) # ( address(0) & ( !\reg_file|FILE_REG_HW|Mux25~2_combout\ & ( (!address(1) & ((\reg_file|FILE_REG_HW|Mux25~1_combout\))) # (address(1) & 
-- (\reg_file|FILE_REG_HW|Mux25~3_combout\)) ) ) ) # ( !address(0) & ( !\reg_file|FILE_REG_HW|Mux25~2_combout\ & ( (\reg_file|FILE_REG_HW|Mux25~0_combout\ & !address(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000000011110011001101010101111111110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|ALT_INV_Mux25~0_combout\,
	datab => \reg_file|FILE_REG_HW|ALT_INV_Mux25~3_combout\,
	datac => \reg_file|FILE_REG_HW|ALT_INV_Mux25~1_combout\,
	datad => ALT_INV_address(1),
	datae => ALT_INV_address(0),
	dataf => \reg_file|FILE_REG_HW|ALT_INV_Mux25~2_combout\,
	combout => \reg_file|FILE_REG_HW|Mux25~4_combout\);

-- Location: MLABCELL_X39_Y33_N0
\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[12].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[12].FF|q~feeder_combout\ = \reg_file|WRITE[12].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_WRITE[12].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[12].FF|q~feeder_combout\);

-- Location: FF_X39_Y33_N2
\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[12].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[12].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[14].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[12].FF|q~q\);

-- Location: LABCELL_X40_Y37_N42
\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[12].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[12].FF|q~feeder_combout\ = \reg_file|WRITE[12].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_WRITE[12].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[12].FF|q~feeder_combout\);

-- Location: FF_X40_Y37_N43
\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[12].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[12].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[12].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[12].FF|q~q\);

-- Location: LABCELL_X33_Y34_N30
\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[12].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[12].FF|q~feeder_combout\ = ( \reg_file|WRITE[12].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[12].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[12].FF|q~feeder_combout\);

-- Location: FF_X33_Y34_N31
\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[12].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[12].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[13].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[12].FF|q~q\);

-- Location: FF_X39_Y33_N8
\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[12].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[12].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[15].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[12].FF|q~q\);

-- Location: MLABCELL_X39_Y33_N6
\reg_file|FILE_REG_HW|Mux25~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux25~5_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[12].FF|q~q\ & ( address(1) & ( (address(0)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[12].FF|q~q\) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[12].FF|q~q\ & ( address(1) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[12].FF|q~q\ & !address(0)) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[12].FF|q~q\ & ( 
-- !address(1) & ( (!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[12].FF|q~q\)) # (address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[12].FF|q~q\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[12].FF|q~q\ & ( !address(1) & ( (!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[12].FF|q~q\)) # (address(0) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[12].FF|q~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[12].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[12].FF|ALT_INV_q~q\,
	datac => ALT_INV_address(0),
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[12].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[12].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(1),
	combout => \reg_file|FILE_REG_HW|Mux25~5_combout\);

-- Location: LABCELL_X40_Y35_N42
\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[12].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[12].FF|q~feeder_combout\ = ( \reg_file|WRITE[12].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[12].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[12].FF|q~feeder_combout\);

-- Location: FF_X40_Y35_N43
\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[12].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[12].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[5].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[12].FF|q~q\);

-- Location: MLABCELL_X39_Y35_N12
\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[12].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[12].FF|q~feeder_combout\ = \reg_file|WRITE[12].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_WRITE[12].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[12].FF|q~feeder_combout\);

-- Location: FF_X39_Y35_N14
\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[12].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[12].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[6].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[12].FF|q~q\);

-- Location: FF_X39_Y35_N50
\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[12].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[12].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[7].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[12].FF|q~q\);

-- Location: LABCELL_X33_Y35_N12
\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[12].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[12].FF|q~feeder_combout\ = ( \reg_file|WRITE[12].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[12].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[12].FF|q~feeder_combout\);

-- Location: FF_X33_Y35_N13
\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[12].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[12].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[4].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[12].FF|q~q\);

-- Location: MLABCELL_X39_Y35_N48
\reg_file|FILE_REG_HW|Mux25~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux25~6_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[12].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[12].FF|q~q\ & ( (!address(1) & (((!address(0))) # 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[12].FF|q~q\))) # (address(1) & (((address(0)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[12].FF|q~q\)))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[12].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[12].FF|q~q\ & ( (!address(1) & (((!address(0))) # (\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[12].FF|q~q\))) # (address(1) & 
-- (((\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[12].FF|q~q\ & !address(0))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[12].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[12].FF|q~q\ & ( (!address(1) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[12].FF|q~q\ & ((address(0))))) # (address(1) & (((address(0)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[12].FF|q~q\)))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[12].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[12].FF|q~q\ & ( (!address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[12].FF|q~q\ & ((address(0))))) # 
-- (address(1) & (((\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[12].FF|q~q\ & !address(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000000000110101111111110011010100001111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[12].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[12].FF|ALT_INV_q~q\,
	datac => ALT_INV_address(1),
	datad => ALT_INV_address(0),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[12].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[12].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux25~6_combout\);

-- Location: LABCELL_X43_Y35_N15
\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[12].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[12].FF|q~feeder_combout\ = ( \reg_file|WRITE[12].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[12].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[12].FF|q~feeder_combout\);

-- Location: FF_X43_Y35_N16
\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[12].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[12].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[1].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[12].FF|q~q\);

-- Location: LABCELL_X37_Y35_N3
\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[12].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[12].FF|q~feeder_combout\ = \reg_file|WRITE[12].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_WRITE[12].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[12].FF|q~feeder_combout\);

-- Location: FF_X37_Y35_N4
\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[12].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[12].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[0].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[12].FF|q~q\);

-- Location: FF_X39_Y35_N26
\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[12].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[12].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[3].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[12].FF|q~q\);

-- Location: FF_X37_Y35_N8
\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[12].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[12].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[2].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[12].FF|q~q\);

-- Location: MLABCELL_X39_Y35_N24
\reg_file|FILE_REG_HW|Mux25~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux25~7_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[12].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[12].FF|q~q\ & ( ((!address(0) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[12].FF|q~q\))) # (address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[12].FF|q~q\))) # (address(1)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[12].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[12].FF|q~q\ & ( (!address(1) & ((!address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[12].FF|q~q\))) # (address(0) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[12].FF|q~q\)))) # (address(1) & (!address(0))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[12].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[12].FF|q~q\ & ( 
-- (!address(1) & ((!address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[12].FF|q~q\))) # (address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[12].FF|q~q\)))) # (address(1) & (address(0))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[12].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[12].FF|q~q\ & ( (!address(1) & ((!address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[12].FF|q~q\))) # 
-- (address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[12].FF|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(1),
	datab => ALT_INV_address(0),
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[12].FF|ALT_INV_q~q\,
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[12].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[12].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[12].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux25~7_combout\);

-- Location: LABCELL_X36_Y34_N42
\reg_file|READ[12].read_tri~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|READ[12].read_tri~0_combout\ = ( \reg_file|FILE_REG_HW|Mux25~7_combout\ & ( !address(4) & ( (!address(3) & ((!address(2)) # ((\reg_file|FILE_REG_HW|Mux25~6_combout\)))) # (address(3) & (address(2) & (\reg_file|FILE_REG_HW|Mux25~5_combout\))) ) ) 
-- ) # ( !\reg_file|FILE_REG_HW|Mux25~7_combout\ & ( !address(4) & ( (address(2) & ((!address(3) & ((\reg_file|FILE_REG_HW|Mux25~6_combout\))) # (address(3) & (\reg_file|FILE_REG_HW|Mux25~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(3),
	datab => ALT_INV_address(2),
	datac => \reg_file|FILE_REG_HW|ALT_INV_Mux25~5_combout\,
	datad => \reg_file|FILE_REG_HW|ALT_INV_Mux25~6_combout\,
	datae => \reg_file|FILE_REG_HW|ALT_INV_Mux25~7_combout\,
	dataf => ALT_INV_address(4),
	combout => \reg_file|READ[12].read_tri~0_combout\);

-- Location: LABCELL_X36_Y34_N18
\data_bus[12]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_bus[12]~18_combout\ = ( \data_bus[20]~0_combout\ & ( \reg_file|READ[12].read_tri~0_combout\ & ( \data_bus[12]~17_combout\ ) ) ) # ( \data_bus[20]~0_combout\ & ( !\reg_file|READ[12].read_tri~0_combout\ & ( ((\reg_file|READ[12].read_tri~1_combout\ & 
-- ((!address(4)) # (!\reg_file|FILE_REG_HW|Mux25~4_combout\)))) # (\data_bus[12]~17_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011101110111001100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_READ[12].read_tri~1_combout\,
	datab => \ALT_INV_data_bus[12]~17_combout\,
	datac => ALT_INV_address(4),
	datad => \reg_file|FILE_REG_HW|ALT_INV_Mux25~4_combout\,
	datae => \ALT_INV_data_bus[20]~0_combout\,
	dataf => \reg_file|ALT_INV_READ[12].read_tri~0_combout\,
	combout => \data_bus[12]~18_combout\);

-- Location: LABCELL_X45_Y36_N6
\hex3|WideOr6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex3|WideOr6~0_combout\ = ( \data_bus[12]~18_combout\ & ( (\data_bus[15]~24_combout\ & (!\data_bus[14]~22_combout\ & \data_bus[13]~20_combout\)) ) ) # ( !\data_bus[12]~18_combout\ & ( (!\data_bus[15]~24_combout\ & (!\data_bus[14]~22_combout\ $ 
-- (!\data_bus[13]~20_combout\))) # (\data_bus[15]~24_combout\ & (\data_bus[14]~22_combout\ & \data_bus[13]~20_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001010011001001000101001100100000000010001000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_data_bus[15]~24_combout\,
	datab => \ALT_INV_data_bus[14]~22_combout\,
	datad => \ALT_INV_data_bus[13]~20_combout\,
	dataf => \ALT_INV_data_bus[12]~18_combout\,
	combout => \hex3|WideOr6~0_combout\);

-- Location: LABCELL_X45_Y36_N9
\hex3|WideOr5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex3|WideOr5~0_combout\ = ( \data_bus[12]~18_combout\ & ( (!\data_bus[14]~22_combout\ & ((!\data_bus[15]~24_combout\) # (!\data_bus[13]~20_combout\))) ) ) # ( !\data_bus[12]~18_combout\ & ( (!\data_bus[15]~24_combout\ & ((!\data_bus[13]~20_combout\))) # 
-- (\data_bus[15]~24_combout\ & (!\data_bus[14]~22_combout\ & \data_bus[13]~20_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101001010000101010100101000011110000101000001111000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_data_bus[15]~24_combout\,
	datac => \ALT_INV_data_bus[14]~22_combout\,
	datad => \ALT_INV_data_bus[13]~20_combout\,
	dataf => \ALT_INV_data_bus[12]~18_combout\,
	combout => \hex3|WideOr5~0_combout\);

-- Location: LABCELL_X45_Y36_N42
\hex3|WideOr4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex3|WideOr4~0_combout\ = ( \data_bus[12]~18_combout\ & ( (!\data_bus[15]~24_combout\ & (!\data_bus[14]~22_combout\)) # (\data_bus[15]~24_combout\ & (\data_bus[14]~22_combout\ & !\data_bus[13]~20_combout\)) ) ) # ( !\data_bus[12]~18_combout\ & ( 
-- (!\data_bus[15]~24_combout\ & (!\data_bus[14]~22_combout\ & !\data_bus[13]~20_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000000100010000000000010011001100010001001100110001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_data_bus[15]~24_combout\,
	datab => \ALT_INV_data_bus[14]~22_combout\,
	datad => \ALT_INV_data_bus[13]~20_combout\,
	dataf => \ALT_INV_data_bus[12]~18_combout\,
	combout => \hex3|WideOr4~0_combout\);

-- Location: LABCELL_X45_Y36_N45
\hex3|WideOr3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex3|WideOr3~0_combout\ = ( \data_bus[12]~18_combout\ & ( (!\data_bus[15]~24_combout\ & (\data_bus[14]~22_combout\ & !\data_bus[13]~20_combout\)) # (\data_bus[15]~24_combout\ & (!\data_bus[14]~22_combout\ & \data_bus[13]~20_combout\)) ) ) # ( 
-- !\data_bus[12]~18_combout\ & ( (!\data_bus[14]~22_combout\ & ((!\data_bus[13]~20_combout\))) # (\data_bus[14]~22_combout\ & (\data_bus[15]~24_combout\ & \data_bus[13]~20_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000101111100000000010100001010010100000000101001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_data_bus[15]~24_combout\,
	datac => \ALT_INV_data_bus[14]~22_combout\,
	datad => \ALT_INV_data_bus[13]~20_combout\,
	dataf => \ALT_INV_data_bus[12]~18_combout\,
	combout => \hex3|WideOr3~0_combout\);

-- Location: LABCELL_X45_Y36_N18
\hex3|WideOr2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex3|WideOr2~0_combout\ = ( \data_bus[12]~18_combout\ & ( (\data_bus[15]~24_combout\ & (!\data_bus[14]~22_combout\ & \data_bus[13]~20_combout\)) ) ) # ( !\data_bus[12]~18_combout\ & ( ((\data_bus[14]~22_combout\ & \data_bus[13]~20_combout\)) # 
-- (\data_bus[15]~24_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101110111010101010111011100000000010001000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_data_bus[15]~24_combout\,
	datab => \ALT_INV_data_bus[14]~22_combout\,
	datad => \ALT_INV_data_bus[13]~20_combout\,
	dataf => \ALT_INV_data_bus[12]~18_combout\,
	combout => \hex3|WideOr2~0_combout\);

-- Location: LABCELL_X45_Y36_N21
\hex3|WideOr1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex3|WideOr1~0_combout\ = ( \data_bus[12]~18_combout\ & ( (\data_bus[15]~24_combout\ & (\data_bus[14]~22_combout\ & !\data_bus[13]~20_combout\)) ) ) # ( !\data_bus[12]~18_combout\ & ( !\data_bus[15]~24_combout\ $ (((!\data_bus[13]~20_combout\) # 
-- (\data_bus[14]~22_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101100101011001010110010101100100010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_data_bus[15]~24_combout\,
	datab => \ALT_INV_data_bus[14]~22_combout\,
	datac => \ALT_INV_data_bus[13]~20_combout\,
	dataf => \ALT_INV_data_bus[12]~18_combout\,
	combout => \hex3|WideOr1~0_combout\);

-- Location: LABCELL_X35_Y32_N45
\hex3|WideOr0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex3|WideOr0~0_combout\ = ( \data_bus[14]~22_combout\ & ( \data_bus[15]~24_combout\ & ( !\data_bus[13]~20_combout\ ) ) ) # ( !\data_bus[14]~22_combout\ & ( \data_bus[15]~24_combout\ & ( (\data_bus[13]~20_combout\) # (\data_bus[12]~18_combout\) ) ) ) # ( 
-- \data_bus[14]~22_combout\ & ( !\data_bus[15]~24_combout\ ) ) # ( !\data_bus[14]~22_combout\ & ( !\data_bus[15]~24_combout\ & ( (!\data_bus[12]~18_combout\) # (!\data_bus[13]~20_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111010111111111111111101011111010111111111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_data_bus[12]~18_combout\,
	datac => \ALT_INV_data_bus[13]~20_combout\,
	datae => \ALT_INV_data_bus[14]~22_combout\,
	dataf => \ALT_INV_data_bus[15]~24_combout\,
	combout => \hex3|WideOr0~0_combout\);

-- Location: LABCELL_X37_Y32_N30
\reg_file|WRITE[9].write_tri~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|WRITE[9].write_tri~0_combout\ = ( \data_bus[9]~28_combout\ & ( (!rw_state(2)) # (rw_state(1)) ) ) # ( !\data_bus[9]~28_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_rw_state(2),
	datac => ALT_INV_rw_state(1),
	dataf => \ALT_INV_data_bus[9]~28_combout\,
	combout => \reg_file|WRITE[9].write_tri~0_combout\);

-- Location: FF_X34_Y35_N44
\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[9].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[9].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[12].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[9].FF|q~q\);

-- Location: FF_X36_Y39_N32
\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[9].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[9].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[13].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[9].FF|q~q\);

-- Location: FF_X34_Y35_N50
\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[9].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[9].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[15].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[9].FF|q~q\);

-- Location: FF_X39_Y33_N1
\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[9].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[9].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[14].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[9].FF|q~q\);

-- Location: MLABCELL_X34_Y35_N48
\reg_file|FILE_REG_HW|Mux19~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux19~5_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[9].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[9].FF|q~q\ & ( ((!address(0) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[9].FF|q~q\)) # (address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[9].FF|q~q\)))) # (address(1)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[9].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[9].FF|q~q\ & ( (!address(1) & ((!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[9].FF|q~q\)) # (address(0) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[9].FF|q~q\))))) # (address(1) & (((!address(0))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[9].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[9].FF|q~q\ 
-- & ( (!address(1) & ((!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[9].FF|q~q\)) # (address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[9].FF|q~q\))))) # (address(1) & (((address(0))))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[9].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[9].FF|q~q\ & ( (!address(1) & ((!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[9].FF|q~q\)) # (address(0) 
-- & ((\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[9].FF|q~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(1),
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[9].FF|ALT_INV_q~q\,
	datac => ALT_INV_address(0),
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[9].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[9].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[9].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux19~5_combout\);

-- Location: FF_X33_Y37_N4
\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[9].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[9].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[4].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[9].FF|q~q\);

-- Location: FF_X36_Y35_N40
\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[9].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[9].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[5].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[9].FF|q~q\);

-- Location: FF_X34_Y35_N26
\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[9].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[9].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[7].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[9].FF|q~q\);

-- Location: FF_X39_Y35_N31
\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[9].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[9].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[6].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[9].FF|q~q\);

-- Location: MLABCELL_X34_Y35_N24
\reg_file|FILE_REG_HW|Mux19~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux19~6_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[9].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[9].FF|q~q\ & ( ((!address(0) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[9].FF|q~q\)) # (address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[9].FF|q~q\)))) # (address(1)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[9].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[9].FF|q~q\ & ( (!address(1) & ((!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[9].FF|q~q\)) # (address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[9].FF|q~q\))))) 
-- # (address(1) & (((!address(0))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[9].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[9].FF|q~q\ & ( (!address(1) & ((!address(0) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[9].FF|q~q\)) # (address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[9].FF|q~q\))))) # (address(1) & (((address(0))))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[9].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[9].FF|q~q\ & ( (!address(1) & ((!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[9].FF|q~q\)) # (address(0) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[9].FF|q~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100101111101110111000010100111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(1),
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[9].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[9].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(0),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[9].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[9].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux19~6_combout\);

-- Location: LABCELL_X40_Y34_N51
\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[9].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[9].FF|q~feeder_combout\ = ( \reg_file|WRITE[9].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[9].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[9].FF|q~feeder_combout\);

-- Location: FF_X40_Y34_N53
\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[9].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[9].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[2].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[9].FF|q~q\);

-- Location: LABCELL_X37_Y35_N51
\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[9].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[9].FF|q~feeder_combout\ = \reg_file|WRITE[9].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_WRITE[9].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[9].FF|q~feeder_combout\);

-- Location: FF_X37_Y35_N52
\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[9].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[9].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[0].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[9].FF|q~q\);

-- Location: FF_X43_Y35_N43
\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[9].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[9].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[1].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[9].FF|q~q\);

-- Location: FF_X40_Y34_N2
\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[9].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[9].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[3].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[9].FF|q~q\);

-- Location: LABCELL_X40_Y34_N0
\reg_file|FILE_REG_HW|Mux19~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux19~7_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[9].FF|q~q\ & ( address(1) & ( (address(0)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[9].FF|q~q\) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[9].FF|q~q\ & ( address(1) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[9].FF|q~q\ & !address(0)) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[9].FF|q~q\ & ( 
-- !address(1) & ( (!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[9].FF|q~q\)) # (address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[9].FF|q~q\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[9].FF|q~q\ & ( !address(1) & ( (!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[9].FF|q~q\)) # (address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[9].FF|q~q\))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[9].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[9].FF|ALT_INV_q~q\,
	datac => ALT_INV_address(0),
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[9].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[9].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(1),
	combout => \reg_file|FILE_REG_HW|Mux19~7_combout\);

-- Location: MLABCELL_X34_Y37_N18
\reg_file|READ[9].read_tri~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|READ[9].read_tri~0_combout\ = ( \reg_file|FILE_REG_HW|Mux19~7_combout\ & ( address(2) & ( (!address(4) & ((!address(3) & ((\reg_file|FILE_REG_HW|Mux19~6_combout\))) # (address(3) & (\reg_file|FILE_REG_HW|Mux19~5_combout\)))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|Mux19~7_combout\ & ( address(2) & ( (!address(4) & ((!address(3) & ((\reg_file|FILE_REG_HW|Mux19~6_combout\))) # (address(3) & (\reg_file|FILE_REG_HW|Mux19~5_combout\)))) ) ) ) # ( \reg_file|FILE_REG_HW|Mux19~7_combout\ & ( 
-- !address(2) & ( (!address(4) & !address(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100000000000001010001000100000101000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(4),
	datab => \reg_file|FILE_REG_HW|ALT_INV_Mux19~5_combout\,
	datac => \reg_file|FILE_REG_HW|ALT_INV_Mux19~6_combout\,
	datad => ALT_INV_address(3),
	datae => \reg_file|FILE_REG_HW|ALT_INV_Mux19~7_combout\,
	dataf => ALT_INV_address(2),
	combout => \reg_file|READ[9].read_tri~0_combout\);

-- Location: FF_X34_Y37_N8
\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[9].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[9].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[22].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[9].FF|q~q\);

-- Location: MLABCELL_X34_Y37_N3
\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[9].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[9].FF|q~feeder_combout\ = ( \reg_file|WRITE[9].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[9].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[9].FF|q~feeder_combout\);

-- Location: FF_X34_Y37_N5
\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[9].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[9].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[26].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[9].FF|q~q\);

-- Location: FF_X42_Y34_N5
\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[9].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[9].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[18].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[9].FF|q~q\);

-- Location: FF_X34_Y37_N14
\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[9].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[9].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[30].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[9].FF|q~q\);

-- Location: MLABCELL_X34_Y37_N12
\reg_file|FILE_REG_HW|Mux19~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux19~2_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[9].FF|q~q\ & ( address(2) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[9].FF|q~q\) # (address(3)) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[9].FF|q~q\ & ( address(2) & ( (!address(3) & \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[9].FF|q~q\) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[9].FF|q~q\ & ( 
-- !address(2) & ( (!address(3) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[9].FF|q~q\))) # (address(3) & (\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[9].FF|q~q\)) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[9].FF|q~q\ & ( !address(2) & ( (!address(3) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[9].FF|q~q\))) # (address(3) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[9].FF|q~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(3),
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[9].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[9].FF|ALT_INV_q~q\,
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[9].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[9].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(2),
	combout => \reg_file|FILE_REG_HW|Mux19~2_combout\);

-- Location: LABCELL_X30_Y37_N36
\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[9].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[9].FF|q~feeder_combout\ = \reg_file|WRITE[9].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \reg_file|ALT_INV_WRITE[9].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[9].FF|q~feeder_combout\);

-- Location: FF_X30_Y37_N37
\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[9].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[9].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[16].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[9].FF|q~q\);

-- Location: LABCELL_X35_Y34_N57
\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[9].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[9].FF|q~feeder_combout\ = ( \reg_file|WRITE[9].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[9].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[9].FF|q~feeder_combout\);

-- Location: FF_X35_Y34_N59
\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[9].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[9].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[20].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[9].FF|q~q\);

-- Location: LABCELL_X30_Y37_N15
\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[9].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[9].FF|q~feeder_combout\ = \reg_file|WRITE[9].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_WRITE[9].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[9].FF|q~feeder_combout\);

-- Location: FF_X30_Y37_N16
\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[9].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[9].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[24].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[9].FF|q~q\);

-- Location: FF_X31_Y35_N44
\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[9].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[9].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[28].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[9].FF|q~q\);

-- Location: LABCELL_X31_Y35_N42
\reg_file|FILE_REG_HW|Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux19~0_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[9].FF|q~q\ & ( address(2) & ( (address(3)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[9].FF|q~q\) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[9].FF|q~q\ & ( address(2) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[9].FF|q~q\ & !address(3)) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[9].FF|q~q\ & ( 
-- !address(2) & ( (!address(3) & (\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[9].FF|q~q\)) # (address(3) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[9].FF|q~q\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[9].FF|q~q\ & ( !address(2) & ( (!address(3) & (\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[9].FF|q~q\)) # (address(3) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[9].FF|q~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[9].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[9].FF|ALT_INV_q~q\,
	datac => ALT_INV_address(3),
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[9].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[9].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(2),
	combout => \reg_file|FILE_REG_HW|Mux19~0_combout\);

-- Location: MLABCELL_X34_Y34_N51
\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[9].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[9].FF|q~feeder_combout\ = ( \reg_file|WRITE[9].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[9].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[9].FF|q~feeder_combout\);

-- Location: FF_X34_Y34_N53
\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[9].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[9].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[19].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[9].FF|q~q\);

-- Location: MLABCELL_X34_Y34_N30
\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[9].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[9].FF|q~feeder_combout\ = \reg_file|WRITE[9].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \reg_file|ALT_INV_WRITE[9].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[9].FF|q~feeder_combout\);

-- Location: FF_X34_Y34_N32
\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[9].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[9].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[23].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[9].FF|q~q\);

-- Location: FF_X34_Y34_N8
\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[9].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[9].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[31].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[9].FF|q~q\);

-- Location: FF_X31_Y34_N49
\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[9].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[9].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[27].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[9].FF|q~q\);

-- Location: MLABCELL_X34_Y34_N6
\reg_file|FILE_REG_HW|Mux19~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux19~3_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[9].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[9].FF|q~q\ & ( ((!address(2) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[9].FF|q~q\)) # (address(2) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[9].FF|q~q\)))) # (address(3)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[9].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[9].FF|q~q\ & ( (!address(3) & ((!address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[9].FF|q~q\)) # (address(2) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[9].FF|q~q\))))) # (address(3) & (!address(2))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[9].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[9].FF|q~q\ & ( 
-- (!address(3) & ((!address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[9].FF|q~q\)) # (address(2) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[9].FF|q~q\))))) # (address(3) & (address(2))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[9].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[9].FF|q~q\ & ( (!address(3) & ((!address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[9].FF|q~q\)) # (address(2) 
-- & ((\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[9].FF|q~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(3),
	datab => ALT_INV_address(2),
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[9].FF|ALT_INV_q~q\,
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[9].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[9].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[9].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux19~3_combout\);

-- Location: LABCELL_X31_Y35_N39
\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[9].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[9].FF|q~feeder_combout\ = ( \reg_file|WRITE[9].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[9].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[9].FF|q~feeder_combout\);

-- Location: FF_X31_Y35_N41
\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[9].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[9].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[21].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[9].FF|q~q\);

-- Location: LABCELL_X37_Y33_N48
\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[9].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[9].FF|q~feeder_combout\ = \reg_file|WRITE[9].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \reg_file|ALT_INV_WRITE[9].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[9].FF|q~feeder_combout\);

-- Location: FF_X37_Y33_N50
\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[9].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[9].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[25].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[9].FF|q~q\);

-- Location: LABCELL_X35_Y33_N54
\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[9].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[9].FF|q~feeder_combout\ = \reg_file|WRITE[9].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_WRITE[9].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[9].FF|q~feeder_combout\);

-- Location: FF_X35_Y33_N56
\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[9].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[9].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[17].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[9].FF|q~q\);

-- Location: FF_X31_Y35_N20
\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[9].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[9].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[29].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[9].FF|q~q\);

-- Location: LABCELL_X31_Y35_N18
\reg_file|FILE_REG_HW|Mux19~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux19~1_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[9].FF|q~q\ & ( address(2) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[9].FF|q~q\) # (address(3)) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[9].FF|q~q\ & ( address(2) & ( (!address(3) & \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[9].FF|q~q\) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[9].FF|q~q\ & ( 
-- !address(2) & ( (!address(3) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[9].FF|q~q\))) # (address(3) & (\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[9].FF|q~q\)) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[9].FF|q~q\ & ( !address(2) & ( (!address(3) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[9].FF|q~q\))) # (address(3) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[9].FF|q~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(3),
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[9].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[9].FF|ALT_INV_q~q\,
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[9].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[9].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(2),
	combout => \reg_file|FILE_REG_HW|Mux19~1_combout\);

-- Location: LABCELL_X33_Y38_N48
\reg_file|FILE_REG_HW|Mux19~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux19~4_combout\ = ( \reg_file|FILE_REG_HW|Mux19~1_combout\ & ( address(1) & ( (!address(0) & (\reg_file|FILE_REG_HW|Mux19~2_combout\)) # (address(0) & ((\reg_file|FILE_REG_HW|Mux19~3_combout\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|Mux19~1_combout\ & ( address(1) & ( (!address(0) & (\reg_file|FILE_REG_HW|Mux19~2_combout\)) # (address(0) & ((\reg_file|FILE_REG_HW|Mux19~3_combout\))) ) ) ) # ( \reg_file|FILE_REG_HW|Mux19~1_combout\ & ( !address(1) & ( 
-- (address(0)) # (\reg_file|FILE_REG_HW|Mux19~0_combout\) ) ) ) # ( !\reg_file|FILE_REG_HW|Mux19~1_combout\ & ( !address(1) & ( (\reg_file|FILE_REG_HW|Mux19~0_combout\ & !address(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|ALT_INV_Mux19~2_combout\,
	datab => \reg_file|FILE_REG_HW|ALT_INV_Mux19~0_combout\,
	datac => \reg_file|FILE_REG_HW|ALT_INV_Mux19~3_combout\,
	datad => ALT_INV_address(0),
	datae => \reg_file|FILE_REG_HW|ALT_INV_Mux19~1_combout\,
	dataf => ALT_INV_address(1),
	combout => \reg_file|FILE_REG_HW|Mux19~4_combout\);

-- Location: FF_X34_Y38_N11
\write_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => hex_value(9),
	sload => VCC,
	ena => \ALT_INV_rw_state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => write_data(9));

-- Location: MLABCELL_X34_Y38_N9
\data_bus[9]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_bus[9]~27_combout\ = (rw_state(2) & (!rw_state(1) & !write_data(9)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000000010001000000000001000100000000000100010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rw_state(2),
	datab => ALT_INV_rw_state(1),
	datad => ALT_INV_write_data(9),
	combout => \data_bus[9]~27_combout\);

-- Location: FF_X37_Y32_N31
\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[9].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|WRITE[9].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[11].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[9].FF|q~q\);

-- Location: LABCELL_X43_Y36_N45
\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[9].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[9].FF|q~feeder_combout\ = \reg_file|WRITE[9].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_WRITE[9].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[9].FF|q~feeder_combout\);

-- Location: FF_X43_Y36_N46
\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[9].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[9].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[8].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[9].FF|q~q\);

-- Location: LABCELL_X43_Y36_N51
\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[9].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[9].FF|q~feeder_combout\ = \reg_file|WRITE[9].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_WRITE[9].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[9].FF|q~feeder_combout\);

-- Location: FF_X43_Y36_N53
\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[9].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[9].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[9].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[9].FF|q~q\);

-- Location: FF_X39_Y33_N56
\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[9].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[9].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[10].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[9].FF|q~q\);

-- Location: MLABCELL_X39_Y33_N54
\reg_file|FILE_REG_HW|Mux19~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux19~8_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[9].FF|q~q\ & ( address(1) & ( (!address(0)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[9].FF|q~q\) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[9].FF|q~q\ & ( address(1) & ( (address(0) & \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[9].FF|q~q\) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[9].FF|q~q\ & ( 
-- !address(1) & ( (!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[9].FF|q~q\)) # (address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[9].FF|q~q\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[9].FF|q~q\ & ( !address(1) & ( (!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[9].FF|q~q\)) # (address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[9].FF|q~q\))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(0),
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[9].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[9].FF|ALT_INV_q~q\,
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[9].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[9].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(1),
	combout => \reg_file|FILE_REG_HW|Mux19~8_combout\);

-- Location: MLABCELL_X34_Y37_N54
\reg_file|READ[9].read_tri~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|READ[9].read_tri~1_combout\ = ( \reg_file|FILE_REG_HW|Mux19~8_combout\ & ( (\reg_file|read_cond~combout\ & ((!\reg_file|FILE_REG_HW|Mux13~0_combout\) # (address(4)))) ) ) # ( !\reg_file|FILE_REG_HW|Mux19~8_combout\ & ( 
-- \reg_file|read_cond~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000110111010000000011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(4),
	datab => \reg_file|FILE_REG_HW|ALT_INV_Mux13~0_combout\,
	datad => \reg_file|ALT_INV_read_cond~combout\,
	dataf => \reg_file|FILE_REG_HW|ALT_INV_Mux19~8_combout\,
	combout => \reg_file|READ[9].read_tri~1_combout\);

-- Location: MLABCELL_X34_Y37_N30
\data_bus[9]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_bus[9]~28_combout\ = ( address(4) & ( \reg_file|READ[9].read_tri~1_combout\ & ( (\data_bus[20]~0_combout\ & (((!\reg_file|READ[9].read_tri~0_combout\ & !\reg_file|FILE_REG_HW|Mux19~4_combout\)) # (\data_bus[9]~27_combout\))) ) ) ) # ( !address(4) & 
-- ( \reg_file|READ[9].read_tri~1_combout\ & ( (\data_bus[20]~0_combout\ & ((!\reg_file|READ[9].read_tri~0_combout\) # (\data_bus[9]~27_combout\))) ) ) ) # ( address(4) & ( !\reg_file|READ[9].read_tri~1_combout\ & ( (\data_bus[20]~0_combout\ & 
-- \data_bus[9]~27_combout\) ) ) ) # ( !address(4) & ( !\reg_file|READ[9].read_tri~1_combout\ & ( (\data_bus[20]~0_combout\ & \data_bus[9]~27_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001010000011110000100000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_READ[9].read_tri~0_combout\,
	datab => \reg_file|FILE_REG_HW|ALT_INV_Mux19~4_combout\,
	datac => \ALT_INV_data_bus[20]~0_combout\,
	datad => \ALT_INV_data_bus[9]~27_combout\,
	datae => ALT_INV_address(4),
	dataf => \reg_file|ALT_INV_READ[9].read_tri~1_combout\,
	combout => \data_bus[9]~28_combout\);

-- Location: LABCELL_X46_Y36_N45
\reg_file|WRITE[10].write_tri~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|WRITE[10].write_tri~0_combout\ = ( \data_bus[10]~30_combout\ & ( (!rw_state(2)) # (rw_state(1)) ) ) # ( !\data_bus[10]~30_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rw_state(2),
	datab => ALT_INV_rw_state(1),
	dataf => \ALT_INV_data_bus[10]~30_combout\,
	combout => \reg_file|WRITE[10].write_tri~0_combout\);

-- Location: LABCELL_X31_Y37_N3
\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[10].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[10].FF|q~feeder_combout\ = ( \reg_file|WRITE[10].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[10].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[10].FF|q~feeder_combout\);

-- Location: FF_X31_Y37_N4
\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[10].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[10].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[20].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[10].FF|q~q\);

-- Location: FF_X35_Y37_N7
\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[10].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[10].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[24].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[10].FF|q~q\);

-- Location: FF_X30_Y37_N41
\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[10].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[10].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[16].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[10].FF|q~q\);

-- Location: FF_X31_Y35_N26
\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[10].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[10].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[28].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[10].FF|q~q\);

-- Location: LABCELL_X31_Y35_N24
\reg_file|FILE_REG_HW|Mux21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux21~0_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[10].FF|q~q\ & ( address(2) & ( (address(3)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[10].FF|q~q\) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[10].FF|q~q\ & ( address(2) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[10].FF|q~q\ & !address(3)) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[10].FF|q~q\ & ( 
-- !address(2) & ( (!address(3) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[10].FF|q~q\))) # (address(3) & (\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[10].FF|q~q\)) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[10].FF|q~q\ & ( !address(2) & ( (!address(3) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[10].FF|q~q\))) # (address(3) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[10].FF|q~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[10].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[10].FF|ALT_INV_q~q\,
	datac => ALT_INV_address(3),
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[10].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[10].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(2),
	combout => \reg_file|FILE_REG_HW|Mux21~0_combout\);

-- Location: FF_X34_Y36_N10
\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[10].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[10].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[23].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[10].FF|q~q\);

-- Location: LABCELL_X31_Y34_N30
\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[10].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[10].FF|q~feeder_combout\ = ( \reg_file|WRITE[10].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[10].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[10].FF|q~feeder_combout\);

-- Location: FF_X31_Y34_N31
\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[10].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[10].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[27].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[10].FF|q~q\);

-- Location: FF_X31_Y36_N8
\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[10].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[10].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[31].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[10].FF|q~q\);

-- Location: MLABCELL_X34_Y34_N12
\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[10].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[10].FF|q~feeder_combout\ = \reg_file|WRITE[10].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \reg_file|ALT_INV_WRITE[10].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[10].FF|q~feeder_combout\);

-- Location: FF_X34_Y34_N13
\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[10].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[10].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[19].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[10].FF|q~q\);

-- Location: LABCELL_X31_Y36_N6
\reg_file|FILE_REG_HW|Mux21~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux21~3_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[10].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[10].FF|q~q\ & ( (!address(3) & (((!address(2))) # 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[10].FF|q~q\))) # (address(3) & (((address(2)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[10].FF|q~q\)))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[10].FF|q~q\ & 
-- ( \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[10].FF|q~q\ & ( (!address(3) & (((!address(2))) # (\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[10].FF|q~q\))) # (address(3) & 
-- (((\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[10].FF|q~q\ & !address(2))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[10].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[10].FF|q~q\ & ( (!address(3) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[10].FF|q~q\ & ((address(2))))) # (address(3) & (((address(2)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[10].FF|q~q\)))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[10].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[10].FF|q~q\ & ( (!address(3) & (\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[10].FF|q~q\ & ((address(2))))) # 
-- (address(3) & (((\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[10].FF|q~q\ & !address(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000000000110101111111110011010100001111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[10].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[10].FF|ALT_INV_q~q\,
	datac => ALT_INV_address(3),
	datad => ALT_INV_address(2),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[10].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[10].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux21~3_combout\);

-- Location: LABCELL_X31_Y35_N0
\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[10].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[10].FF|q~feeder_combout\ = ( \reg_file|WRITE[10].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[10].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[10].FF|q~feeder_combout\);

-- Location: FF_X31_Y35_N1
\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[10].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[10].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[21].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[10].FF|q~q\);

-- Location: FF_X35_Y33_N34
\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[10].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[10].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[17].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[10].FF|q~q\);

-- Location: FF_X35_Y37_N17
\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[10].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[10].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[25].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[10].FF|q~q\);

-- Location: FF_X35_Y37_N50
\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[10].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[10].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[29].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[10].FF|q~q\);

-- Location: LABCELL_X35_Y37_N48
\reg_file|FILE_REG_HW|Mux21~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux21~1_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[10].FF|q~q\ & ( address(2) & ( (address(3)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[10].FF|q~q\) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[10].FF|q~q\ & ( address(2) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[10].FF|q~q\ & !address(3)) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[10].FF|q~q\ & ( 
-- !address(2) & ( (!address(3) & (\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[10].FF|q~q\)) # (address(3) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[10].FF|q~q\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[10].FF|q~q\ & ( !address(2) & ( (!address(3) & (\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[10].FF|q~q\)) # (address(3) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[10].FF|q~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[10].FF|ALT_INV_q~q\,
	datab => ALT_INV_address(3),
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[10].FF|ALT_INV_q~q\,
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[10].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[10].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(2),
	combout => \reg_file|FILE_REG_HW|Mux21~1_combout\);

-- Location: FF_X34_Y37_N35
\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[10].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[10].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[22].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[10].FF|q~q\);

-- Location: MLABCELL_X34_Y36_N33
\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[10].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[10].FF|q~feeder_combout\ = ( \reg_file|WRITE[10].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[10].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[10].FF|q~feeder_combout\);

-- Location: FF_X34_Y36_N34
\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[10].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[10].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[18].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[10].FF|q~q\);

-- Location: FF_X34_Y37_N22
\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[10].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[10].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[26].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[10].FF|q~q\);

-- Location: FF_X34_Y37_N38
\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[10].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[10].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[30].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[10].FF|q~q\);

-- Location: MLABCELL_X34_Y37_N36
\reg_file|FILE_REG_HW|Mux21~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux21~2_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[10].FF|q~q\ & ( address(2) & ( (address(3)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[10].FF|q~q\) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[10].FF|q~q\ & ( address(2) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[10].FF|q~q\ & !address(3)) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[10].FF|q~q\ & ( 
-- !address(2) & ( (!address(3) & (\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[10].FF|q~q\)) # (address(3) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[10].FF|q~q\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[10].FF|q~q\ & ( !address(2) & ( (!address(3) & (\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[10].FF|q~q\)) # (address(3) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[10].FF|q~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[10].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[10].FF|ALT_INV_q~q\,
	datac => ALT_INV_address(3),
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[10].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[10].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(2),
	combout => \reg_file|FILE_REG_HW|Mux21~2_combout\);

-- Location: LABCELL_X35_Y37_N9
\reg_file|FILE_REG_HW|Mux21~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux21~4_combout\ = ( address(0) & ( \reg_file|FILE_REG_HW|Mux21~2_combout\ & ( (!address(1) & ((\reg_file|FILE_REG_HW|Mux21~1_combout\))) # (address(1) & (\reg_file|FILE_REG_HW|Mux21~3_combout\)) ) ) ) # ( !address(0) & ( 
-- \reg_file|FILE_REG_HW|Mux21~2_combout\ & ( (\reg_file|FILE_REG_HW|Mux21~0_combout\) # (address(1)) ) ) ) # ( address(0) & ( !\reg_file|FILE_REG_HW|Mux21~2_combout\ & ( (!address(1) & ((\reg_file|FILE_REG_HW|Mux21~1_combout\))) # (address(1) & 
-- (\reg_file|FILE_REG_HW|Mux21~3_combout\)) ) ) ) # ( !address(0) & ( !\reg_file|FILE_REG_HW|Mux21~2_combout\ & ( (!address(1) & \reg_file|FILE_REG_HW|Mux21~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010000001011010111101110111011101110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(1),
	datab => \reg_file|FILE_REG_HW|ALT_INV_Mux21~0_combout\,
	datac => \reg_file|FILE_REG_HW|ALT_INV_Mux21~3_combout\,
	datad => \reg_file|FILE_REG_HW|ALT_INV_Mux21~1_combout\,
	datae => ALT_INV_address(0),
	dataf => \reg_file|FILE_REG_HW|ALT_INV_Mux21~2_combout\,
	combout => \reg_file|FILE_REG_HW|Mux21~4_combout\);

-- Location: LABCELL_X37_Y35_N33
\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[10].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[10].FF|q~feeder_combout\ = ( \reg_file|WRITE[10].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[10].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[10].FF|q~feeder_combout\);

-- Location: FF_X37_Y35_N34
\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[10].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[10].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[0].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[10].FF|q~q\);

-- Location: FF_X40_Y34_N38
\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[10].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[10].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[2].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[10].FF|q~q\);

-- Location: LABCELL_X43_Y35_N39
\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[10].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[10].FF|q~feeder_combout\ = \reg_file|WRITE[10].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_WRITE[10].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[10].FF|q~feeder_combout\);

-- Location: FF_X43_Y35_N40
\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[10].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[10].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[1].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[10].FF|q~q\);

-- Location: FF_X40_Y34_N14
\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[10].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[10].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[3].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[10].FF|q~q\);

-- Location: LABCELL_X40_Y34_N12
\reg_file|FILE_REG_HW|Mux21~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux21~7_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[10].FF|q~q\ & ( address(1) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[10].FF|q~q\) # (address(0)) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[10].FF|q~q\ & ( address(1) & ( (!address(0) & \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[10].FF|q~q\) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[10].FF|q~q\ & ( 
-- !address(1) & ( (!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[10].FF|q~q\)) # (address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[10].FF|q~q\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[10].FF|q~q\ & ( !address(1) & ( (!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[10].FF|q~q\)) # (address(0) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[10].FF|q~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(0),
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[10].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[10].FF|ALT_INV_q~q\,
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[10].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[10].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(1),
	combout => \reg_file|FILE_REG_HW|Mux21~7_combout\);

-- Location: MLABCELL_X34_Y35_N45
\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[10].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[10].FF|q~feeder_combout\ = ( \reg_file|WRITE[10].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[10].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[10].FF|q~feeder_combout\);

-- Location: FF_X34_Y35_N47
\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[10].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[10].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[12].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[10].FF|q~q\);

-- Location: LABCELL_X33_Y34_N15
\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[10].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[10].FF|q~feeder_combout\ = ( \reg_file|WRITE[10].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[10].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[10].FF|q~feeder_combout\);

-- Location: FF_X33_Y34_N16
\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[10].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[10].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[13].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[10].FF|q~q\);

-- Location: FF_X34_Y35_N2
\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[10].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[10].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[15].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[10].FF|q~q\);

-- Location: MLABCELL_X39_Y33_N51
\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[10].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[10].FF|q~feeder_combout\ = \reg_file|WRITE[10].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_WRITE[10].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[10].FF|q~feeder_combout\);

-- Location: FF_X39_Y33_N52
\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[10].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[10].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[14].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[10].FF|q~q\);

-- Location: MLABCELL_X34_Y35_N0
\reg_file|FILE_REG_HW|Mux21~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux21~5_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[10].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[10].FF|q~q\ & ( ((!address(0) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[10].FF|q~q\)) # (address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[10].FF|q~q\)))) # (address(1)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[10].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[10].FF|q~q\ & ( (!address(0) & (((address(1))) # (\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[10].FF|q~q\))) # (address(0) & (((!address(1) & 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[10].FF|q~q\)))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[10].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[10].FF|q~q\ & ( (!address(0) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[10].FF|q~q\ & (!address(1)))) # (address(0) & (((\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[10].FF|q~q\) # (address(1))))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[10].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[10].FF|q~q\ & ( (!address(1) & ((!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[10].FF|q~q\)) # 
-- (address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[10].FF|q~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(0),
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[10].FF|ALT_INV_q~q\,
	datac => ALT_INV_address(1),
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[10].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[10].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[10].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux21~5_combout\);

-- Location: LABCELL_X36_Y35_N15
\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[10].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[10].FF|q~feeder_combout\ = ( \reg_file|WRITE[10].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[10].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[10].FF|q~feeder_combout\);

-- Location: FF_X36_Y35_N16
\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[10].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[10].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[5].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[10].FF|q~q\);

-- Location: FF_X39_Y35_N20
\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[10].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[10].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[6].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[10].FF|q~q\);

-- Location: FF_X34_Y35_N8
\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[10].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[10].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[7].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[10].FF|q~q\);

-- Location: LABCELL_X33_Y37_N6
\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[10].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[10].FF|q~feeder_combout\ = ( \reg_file|WRITE[10].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[10].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[10].FF|q~feeder_combout\);

-- Location: FF_X33_Y37_N7
\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[10].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[10].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[4].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[10].FF|q~q\);

-- Location: MLABCELL_X34_Y35_N6
\reg_file|FILE_REG_HW|Mux21~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux21~6_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[10].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[10].FF|q~q\ & ( (!address(0) & (((!address(1)) # 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[10].FF|q~q\)))) # (address(0) & (((address(1))) # (\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[10].FF|q~q\))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[10].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[10].FF|q~q\ & ( (!address(0) & (((!address(1)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[10].FF|q~q\)))) # (address(0) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[10].FF|q~q\ & (!address(1)))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[10].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[10].FF|q~q\ & ( (!address(0) & 
-- (((address(1) & \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[10].FF|q~q\)))) # (address(0) & (((address(1))) # (\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[10].FF|q~q\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[10].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[10].FF|q~q\ & ( (!address(0) & (((address(1) & \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[10].FF|q~q\)))) # 
-- (address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[10].FF|q~q\ & (!address(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(0),
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[10].FF|ALT_INV_q~q\,
	datac => ALT_INV_address(1),
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[10].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[10].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[10].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux21~6_combout\);

-- Location: MLABCELL_X34_Y37_N42
\reg_file|READ[10].read_tri~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|READ[10].read_tri~0_combout\ = ( !address(4) & ( address(2) & ( (!address(3) & ((\reg_file|FILE_REG_HW|Mux21~6_combout\))) # (address(3) & (\reg_file|FILE_REG_HW|Mux21~5_combout\)) ) ) ) # ( !address(4) & ( !address(2) & ( 
-- (\reg_file|FILE_REG_HW|Mux21~7_combout\ & !address(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000000000000000000000001111001100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|ALT_INV_Mux21~7_combout\,
	datab => \reg_file|FILE_REG_HW|ALT_INV_Mux21~5_combout\,
	datac => \reg_file|FILE_REG_HW|ALT_INV_Mux21~6_combout\,
	datad => ALT_INV_address(3),
	datae => ALT_INV_address(4),
	dataf => ALT_INV_address(2),
	combout => \reg_file|READ[10].read_tri~0_combout\);

-- Location: LABCELL_X42_Y37_N33
\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[10].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[10].FF|q~feeder_combout\ = \reg_file|WRITE[10].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_WRITE[10].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[10].FF|q~feeder_combout\);

-- Location: FF_X42_Y37_N34
\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[10].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[10].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[9].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[10].FF|q~q\);

-- Location: FF_X46_Y36_N46
\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[10].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|WRITE[10].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[11].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[10].FF|q~q\);

-- Location: FF_X46_Y36_N8
\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[10].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[10].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[10].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[10].FF|q~q\);

-- Location: FF_X43_Y36_N31
\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[10].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[10].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[8].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[10].FF|q~q\);

-- Location: LABCELL_X46_Y36_N6
\reg_file|FILE_REG_HW|Mux21~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux21~8_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[10].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[10].FF|q~q\ & ( (!address(0)) # ((!address(1) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[10].FF|q~q\)) # (address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[10].FF|q~q\)))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[10].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[10].FF|q~q\ & ( (!address(1) & (((!address(0))) # (\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[10].FF|q~q\))) # (address(1) & (((address(0) & 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[10].FF|q~q\)))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[10].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[10].FF|q~q\ & ( (!address(1) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[10].FF|q~q\ & (address(0)))) # (address(1) & (((!address(0)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[10].FF|q~q\)))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[10].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[10].FF|q~q\ & ( (address(0) & ((!address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[10].FF|q~q\)) # (address(1) 
-- & ((\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[10].FF|q~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111001101000011011111000100110001111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[10].FF|ALT_INV_q~q\,
	datab => ALT_INV_address(1),
	datac => ALT_INV_address(0),
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[10].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[10].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[10].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux21~8_combout\);

-- Location: MLABCELL_X34_Y37_N57
\reg_file|READ[10].read_tri~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|READ[10].read_tri~1_combout\ = ( \reg_file|FILE_REG_HW|Mux21~8_combout\ & ( (\reg_file|read_cond~combout\ & ((!\reg_file|FILE_REG_HW|Mux13~0_combout\) # (address(4)))) ) ) # ( !\reg_file|FILE_REG_HW|Mux21~8_combout\ & ( 
-- \reg_file|read_cond~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000110111010000000011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(4),
	datab => \reg_file|FILE_REG_HW|ALT_INV_Mux13~0_combout\,
	datad => \reg_file|ALT_INV_read_cond~combout\,
	dataf => \reg_file|FILE_REG_HW|ALT_INV_Mux21~8_combout\,
	combout => \reg_file|READ[10].read_tri~1_combout\);

-- Location: FF_X34_Y38_N47
\write_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => hex_value(10),
	sload => VCC,
	ena => \ALT_INV_rw_state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => write_data(10));

-- Location: MLABCELL_X34_Y38_N45
\data_bus[10]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_bus[10]~29_combout\ = (!rw_state(1) & (rw_state(2) & !write_data(10)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000001100000000000000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_rw_state(1),
	datac => ALT_INV_rw_state(2),
	datad => ALT_INV_write_data(10),
	combout => \data_bus[10]~29_combout\);

-- Location: MLABCELL_X34_Y37_N48
\data_bus[10]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_bus[10]~30_combout\ = ( address(4) & ( \data_bus[10]~29_combout\ & ( \data_bus[20]~0_combout\ ) ) ) # ( !address(4) & ( \data_bus[10]~29_combout\ & ( \data_bus[20]~0_combout\ ) ) ) # ( address(4) & ( !\data_bus[10]~29_combout\ & ( 
-- (!\reg_file|FILE_REG_HW|Mux21~4_combout\ & (!\reg_file|READ[10].read_tri~0_combout\ & (\data_bus[20]~0_combout\ & \reg_file|READ[10].read_tri~1_combout\))) ) ) ) # ( !address(4) & ( !\data_bus[10]~29_combout\ & ( (!\reg_file|READ[10].read_tri~0_combout\ & 
-- (\data_bus[20]~0_combout\ & \reg_file|READ[10].read_tri~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000100000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|ALT_INV_Mux21~4_combout\,
	datab => \reg_file|ALT_INV_READ[10].read_tri~0_combout\,
	datac => \ALT_INV_data_bus[20]~0_combout\,
	datad => \reg_file|ALT_INV_READ[10].read_tri~1_combout\,
	datae => ALT_INV_address(4),
	dataf => \ALT_INV_data_bus[10]~29_combout\,
	combout => \data_bus[10]~30_combout\);

-- Location: LABCELL_X46_Y36_N0
\reg_file|WRITE[11].write_tri~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|WRITE[11].write_tri~0_combout\ = ((!rw_state(2)) # (!\data_bus[11]~32_combout\)) # (rw_state(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110011111111111111001111111111111100111111111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_rw_state(1),
	datac => ALT_INV_rw_state(2),
	datad => \ALT_INV_data_bus[11]~32_combout\,
	combout => \reg_file|WRITE[11].write_tri~0_combout\);

-- Location: FF_X43_Y36_N35
\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[11].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[11].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[8].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[11].FF|q~q\);

-- Location: FF_X46_Y36_N2
\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[11].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|WRITE[11].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[11].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[11].FF|q~q\);

-- Location: FF_X46_Y36_N49
\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[11].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[11].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[9].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[11].FF|q~q\);

-- Location: FF_X46_Y36_N56
\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[11].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[11].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[10].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[11].FF|q~q\);

-- Location: LABCELL_X46_Y36_N54
\reg_file|FILE_REG_HW|Mux23~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux23~8_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[11].FF|q~q\ & ( address(1) & ( (!address(0)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[11].FF|q~q\) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[11].FF|q~q\ & ( address(1) & ( (address(0) & \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[11].FF|q~q\) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[11].FF|q~q\ & ( 
-- !address(1) & ( (!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[11].FF|q~q\)) # (address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[11].FF|q~q\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[11].FF|q~q\ & ( !address(1) & ( (!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[11].FF|q~q\)) # (address(0) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[11].FF|q~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[11].FF|ALT_INV_q~q\,
	datab => ALT_INV_address(0),
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[11].FF|ALT_INV_q~q\,
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[11].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[11].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(1),
	combout => \reg_file|FILE_REG_HW|Mux23~8_combout\);

-- Location: LABCELL_X42_Y35_N51
\reg_file|READ[11].read_tri~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|READ[11].read_tri~1_combout\ = ( address(4) & ( \reg_file|FILE_REG_HW|Mux23~8_combout\ & ( \reg_file|read_cond~combout\ ) ) ) # ( !address(4) & ( \reg_file|FILE_REG_HW|Mux23~8_combout\ & ( (!\reg_file|FILE_REG_HW|Mux13~0_combout\ & 
-- \reg_file|read_cond~combout\) ) ) ) # ( address(4) & ( !\reg_file|FILE_REG_HW|Mux23~8_combout\ & ( \reg_file|read_cond~combout\ ) ) ) # ( !address(4) & ( !\reg_file|FILE_REG_HW|Mux23~8_combout\ & ( \reg_file|read_cond~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000101010100000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|ALT_INV_Mux13~0_combout\,
	datad => \reg_file|ALT_INV_read_cond~combout\,
	datae => ALT_INV_address(4),
	dataf => \reg_file|FILE_REG_HW|ALT_INV_Mux23~8_combout\,
	combout => \reg_file|READ[11].read_tri~1_combout\);

-- Location: MLABCELL_X34_Y34_N15
\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[11].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[11].FF|q~feeder_combout\ = ( \reg_file|WRITE[11].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[11].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[11].FF|q~feeder_combout\);

-- Location: FF_X34_Y34_N17
\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[11].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[11].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[19].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[11].FF|q~q\);

-- Location: LABCELL_X31_Y34_N54
\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[11].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[11].FF|q~feeder_combout\ = ( \reg_file|WRITE[11].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[11].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[11].FF|q~feeder_combout\);

-- Location: FF_X31_Y34_N55
\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[11].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[11].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[27].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[11].FF|q~q\);

-- Location: FF_X34_Y36_N50
\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[11].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[11].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[23].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[11].FF|q~q\);

-- Location: FF_X34_Y34_N20
\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[11].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[11].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[31].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[11].FF|q~q\);

-- Location: MLABCELL_X34_Y34_N18
\reg_file|FILE_REG_HW|Mux23~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux23~3_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[11].FF|q~q\ & ( address(2) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[11].FF|q~q\) # (address(3)) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[11].FF|q~q\ & ( address(2) & ( (!address(3) & \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[11].FF|q~q\) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[11].FF|q~q\ & ( 
-- !address(2) & ( (!address(3) & (\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[11].FF|q~q\)) # (address(3) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[11].FF|q~q\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[11].FF|q~q\ & ( !address(2) & ( (!address(3) & (\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[11].FF|q~q\)) # (address(3) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[11].FF|q~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(3),
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[11].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[11].FF|ALT_INV_q~q\,
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[11].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[11].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(2),
	combout => \reg_file|FILE_REG_HW|Mux23~3_combout\);

-- Location: MLABCELL_X34_Y36_N12
\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[11].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[11].FF|q~feeder_combout\ = \reg_file|WRITE[11].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_WRITE[11].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[11].FF|q~feeder_combout\);

-- Location: FF_X34_Y36_N13
\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[11].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[11].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[18].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[11].FF|q~q\);

-- Location: FF_X34_Y37_N53
\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[11].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[11].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[22].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[11].FF|q~q\);

-- Location: FF_X34_Y37_N47
\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[11].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[11].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[26].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[11].FF|q~q\);

-- Location: FF_X34_Y37_N26
\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[11].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[11].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[30].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[11].FF|q~q\);

-- Location: MLABCELL_X34_Y37_N24
\reg_file|FILE_REG_HW|Mux23~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux23~2_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[11].FF|q~q\ & ( address(2) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[11].FF|q~q\) # (address(3)) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[11].FF|q~q\ & ( address(2) & ( (!address(3) & \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[11].FF|q~q\) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[11].FF|q~q\ & ( 
-- !address(2) & ( (!address(3) & (\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[11].FF|q~q\)) # (address(3) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[11].FF|q~q\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[11].FF|q~q\ & ( !address(2) & ( (!address(3) & (\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[11].FF|q~q\)) # (address(3) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[11].FF|q~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(3),
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[11].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[11].FF|ALT_INV_q~q\,
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[11].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[11].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(2),
	combout => \reg_file|FILE_REG_HW|Mux23~2_combout\);

-- Location: LABCELL_X35_Y37_N12
\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[11].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[11].FF|q~feeder_combout\ = ( \reg_file|WRITE[11].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[11].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[11].FF|q~feeder_combout\);

-- Location: FF_X35_Y37_N13
\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[11].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[11].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[25].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[11].FF|q~q\);

-- Location: FF_X31_Y35_N4
\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[11].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[11].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[21].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[11].FF|q~q\);

-- Location: LABCELL_X35_Y33_N57
\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[11].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[11].FF|q~feeder_combout\ = ( \reg_file|WRITE[11].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[11].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[11].FF|q~feeder_combout\);

-- Location: FF_X35_Y33_N58
\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[11].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[11].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[17].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[11].FF|q~q\);

-- Location: FF_X35_Y37_N2
\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[11].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[11].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[29].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[11].FF|q~q\);

-- Location: LABCELL_X35_Y37_N0
\reg_file|FILE_REG_HW|Mux23~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux23~1_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[11].FF|q~q\ & ( address(2) & ( (address(3)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[11].FF|q~q\) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[11].FF|q~q\ & ( address(2) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[11].FF|q~q\ & !address(3)) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[11].FF|q~q\ & ( 
-- !address(2) & ( (!address(3) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[11].FF|q~q\))) # (address(3) & (\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[11].FF|q~q\)) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[11].FF|q~q\ & ( !address(2) & ( (!address(3) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[11].FF|q~q\))) # (address(3) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[11].FF|q~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[11].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[11].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[11].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(3),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[11].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(2),
	combout => \reg_file|FILE_REG_HW|Mux23~1_combout\);

-- Location: LABCELL_X31_Y37_N33
\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[11].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[11].FF|q~feeder_combout\ = ( \reg_file|WRITE[11].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[11].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[11].FF|q~feeder_combout\);

-- Location: FF_X31_Y37_N34
\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[11].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[11].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[20].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[11].FF|q~q\);

-- Location: LABCELL_X35_Y37_N54
\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[11].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[11].FF|q~feeder_combout\ = ( \reg_file|WRITE[11].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[11].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[11].FF|q~feeder_combout\);

-- Location: FF_X35_Y37_N55
\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[11].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[11].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[24].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[11].FF|q~q\);

-- Location: LABCELL_X30_Y37_N30
\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[11].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[11].FF|q~feeder_combout\ = ( \reg_file|WRITE[11].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[11].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[11].FF|q~feeder_combout\);

-- Location: FF_X30_Y37_N31
\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[11].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[11].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[16].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[11].FF|q~q\);

-- Location: FF_X31_Y35_N8
\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[11].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[11].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[28].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[11].FF|q~q\);

-- Location: LABCELL_X31_Y35_N6
\reg_file|FILE_REG_HW|Mux23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux23~0_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[11].FF|q~q\ & ( address(2) & ( (address(3)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[11].FF|q~q\) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[11].FF|q~q\ & ( address(2) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[11].FF|q~q\ & !address(3)) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[11].FF|q~q\ & ( 
-- !address(2) & ( (!address(3) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[11].FF|q~q\))) # (address(3) & (\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[11].FF|q~q\)) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[11].FF|q~q\ & ( !address(2) & ( (!address(3) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[11].FF|q~q\))) # (address(3) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[11].FF|q~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[11].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[11].FF|ALT_INV_q~q\,
	datac => ALT_INV_address(3),
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[11].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[11].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(2),
	combout => \reg_file|FILE_REG_HW|Mux23~0_combout\);

-- Location: LABCELL_X35_Y37_N39
\reg_file|FILE_REG_HW|Mux23~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux23~4_combout\ = ( \reg_file|FILE_REG_HW|Mux23~0_combout\ & ( address(0) & ( (!address(1) & ((\reg_file|FILE_REG_HW|Mux23~1_combout\))) # (address(1) & (\reg_file|FILE_REG_HW|Mux23~3_combout\)) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|Mux23~0_combout\ & ( address(0) & ( (!address(1) & ((\reg_file|FILE_REG_HW|Mux23~1_combout\))) # (address(1) & (\reg_file|FILE_REG_HW|Mux23~3_combout\)) ) ) ) # ( \reg_file|FILE_REG_HW|Mux23~0_combout\ & ( !address(0) & ( 
-- (!address(1)) # (\reg_file|FILE_REG_HW|Mux23~2_combout\) ) ) ) # ( !\reg_file|FILE_REG_HW|Mux23~0_combout\ & ( !address(0) & ( (address(1) & \reg_file|FILE_REG_HW|Mux23~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111100010001101110110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(1),
	datab => \reg_file|FILE_REG_HW|ALT_INV_Mux23~3_combout\,
	datac => \reg_file|FILE_REG_HW|ALT_INV_Mux23~2_combout\,
	datad => \reg_file|FILE_REG_HW|ALT_INV_Mux23~1_combout\,
	datae => \reg_file|FILE_REG_HW|ALT_INV_Mux23~0_combout\,
	dataf => ALT_INV_address(0),
	combout => \reg_file|FILE_REG_HW|Mux23~4_combout\);

-- Location: LABCELL_X33_Y34_N51
\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[11].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[11].FF|q~feeder_combout\ = ( \reg_file|WRITE[11].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[11].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[11].FF|q~feeder_combout\);

-- Location: FF_X33_Y34_N52
\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[11].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[11].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[13].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[11].FF|q~q\);

-- Location: MLABCELL_X34_Y35_N12
\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[11].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[11].FF|q~feeder_combout\ = \reg_file|WRITE[11].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_WRITE[11].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[11].FF|q~feeder_combout\);

-- Location: FF_X34_Y35_N14
\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[11].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[11].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[12].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[11].FF|q~q\);

-- Location: FF_X39_Y33_N32
\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[11].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[11].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[15].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[11].FF|q~q\);

-- Location: FF_X39_Y33_N50
\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[11].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[11].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[14].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[11].FF|q~q\);

-- Location: MLABCELL_X39_Y33_N30
\reg_file|FILE_REG_HW|Mux23~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux23~5_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[11].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[11].FF|q~q\ & ( ((!address(0) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[11].FF|q~q\))) # (address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[11].FF|q~q\))) # (address(1)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[11].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[11].FF|q~q\ & ( (!address(1) & ((!address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[11].FF|q~q\))) # (address(0) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[11].FF|q~q\)))) # (address(1) & (((!address(0))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[11].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[11].FF|q~q\ 
-- & ( (!address(1) & ((!address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[11].FF|q~q\))) # (address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[11].FF|q~q\)))) # (address(1) & (((address(0))))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[11].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[11].FF|q~q\ & ( (!address(1) & ((!address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[11].FF|q~q\))) # 
-- (address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[11].FF|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(1),
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[11].FF|ALT_INV_q~q\,
	datac => ALT_INV_address(0),
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[11].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[11].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[11].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux23~5_combout\);

-- Location: MLABCELL_X39_Y35_N33
\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[11].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[11].FF|q~feeder_combout\ = \reg_file|WRITE[11].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_WRITE[11].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[11].FF|q~feeder_combout\);

-- Location: FF_X39_Y35_N34
\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[11].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[11].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[6].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[11].FF|q~q\);

-- Location: LABCELL_X33_Y37_N9
\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[11].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[11].FF|q~feeder_combout\ = ( \reg_file|WRITE[11].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[11].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[11].FF|q~feeder_combout\);

-- Location: FF_X33_Y37_N11
\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[11].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[11].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[4].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[11].FF|q~q\);

-- Location: FF_X33_Y37_N20
\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[11].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[11].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[7].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[11].FF|q~q\);

-- Location: LABCELL_X33_Y37_N12
\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[11].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[11].FF|q~feeder_combout\ = ( \reg_file|WRITE[11].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[11].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[11].FF|q~feeder_combout\);

-- Location: FF_X33_Y37_N14
\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[11].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[11].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[5].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[11].FF|q~q\);

-- Location: LABCELL_X33_Y37_N18
\reg_file|FILE_REG_HW|Mux23~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux23~6_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[11].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[11].FF|q~q\ & ( ((!address(1) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[11].FF|q~q\))) # (address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[11].FF|q~q\))) # (address(0)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[11].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[11].FF|q~q\ & ( (!address(0) & ((!address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[11].FF|q~q\))) # (address(1) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[11].FF|q~q\)))) # (address(0) & (((!address(1))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[11].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[11].FF|q~q\ & 
-- ( (!address(0) & ((!address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[11].FF|q~q\))) # (address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[11].FF|q~q\)))) # (address(0) & (((address(1))))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[11].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[11].FF|q~q\ & ( (!address(0) & ((!address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[11].FF|q~q\))) # 
-- (address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[11].FF|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[11].FF|ALT_INV_q~q\,
	datab => ALT_INV_address(0),
	datac => ALT_INV_address(1),
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[11].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[11].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[11].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux23~6_combout\);

-- Location: MLABCELL_X39_Y37_N36
\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[11].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[11].FF|q~feeder_combout\ = ( \reg_file|WRITE[11].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[11].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[11].FF|q~feeder_combout\);

-- Location: FF_X39_Y37_N38
\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[11].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[11].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[1].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[11].FF|q~q\);

-- Location: MLABCELL_X39_Y37_N33
\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[11].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[11].FF|q~feeder_combout\ = ( \reg_file|WRITE[11].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[11].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[11].FF|q~feeder_combout\);

-- Location: FF_X39_Y37_N35
\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[11].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[11].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[0].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[11].FF|q~q\);

-- Location: FF_X39_Y37_N44
\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[11].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[11].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[3].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[11].FF|q~q\);

-- Location: FF_X40_Y34_N41
\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[11].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[11].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[2].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[11].FF|q~q\);

-- Location: MLABCELL_X39_Y37_N42
\reg_file|FILE_REG_HW|Mux23~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux23~7_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[11].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[11].FF|q~q\ & ( ((!address(0) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[11].FF|q~q\))) # (address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[11].FF|q~q\))) # (address(1)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[11].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[11].FF|q~q\ & ( (!address(1) & ((!address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[11].FF|q~q\))) # (address(0) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[11].FF|q~q\)))) # (address(1) & (((!address(0))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[11].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[11].FF|q~q\ & 
-- ( (!address(1) & ((!address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[11].FF|q~q\))) # (address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[11].FF|q~q\)))) # (address(1) & (((address(0))))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[11].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[11].FF|q~q\ & ( (!address(1) & ((!address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[11].FF|q~q\))) # 
-- (address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[11].FF|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[11].FF|ALT_INV_q~q\,
	datab => ALT_INV_address(1),
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[11].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(0),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[11].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[11].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux23~7_combout\);

-- Location: MLABCELL_X34_Y37_N9
\reg_file|READ[11].read_tri~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|READ[11].read_tri~0_combout\ = ( !address(4) & ( \reg_file|FILE_REG_HW|Mux23~7_combout\ & ( (!address(3) & (((!address(2)) # (\reg_file|FILE_REG_HW|Mux23~6_combout\)))) # (address(3) & (\reg_file|FILE_REG_HW|Mux23~5_combout\ & ((address(2))))) ) 
-- ) ) # ( !address(4) & ( !\reg_file|FILE_REG_HW|Mux23~7_combout\ & ( (address(2) & ((!address(3) & ((\reg_file|FILE_REG_HW|Mux23~6_combout\))) # (address(3) & (\reg_file|FILE_REG_HW|Mux23~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101000000000000000011110000001101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|ALT_INV_Mux23~5_combout\,
	datab => \reg_file|FILE_REG_HW|ALT_INV_Mux23~6_combout\,
	datac => ALT_INV_address(3),
	datad => ALT_INV_address(2),
	datae => ALT_INV_address(4),
	dataf => \reg_file|FILE_REG_HW|ALT_INV_Mux23~7_combout\,
	combout => \reg_file|READ[11].read_tri~0_combout\);

-- Location: FF_X34_Y38_N50
\write_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => hex_value(11),
	sload => VCC,
	ena => \ALT_INV_rw_state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => write_data(11));

-- Location: MLABCELL_X34_Y38_N48
\data_bus[11]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_bus[11]~31_combout\ = ( !rw_state(1) & ( (rw_state(2) & !write_data(11)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_rw_state(2),
	datad => ALT_INV_write_data(11),
	dataf => ALT_INV_rw_state(1),
	combout => \data_bus[11]~31_combout\);

-- Location: LABCELL_X42_Y35_N24
\data_bus[11]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_bus[11]~32_combout\ = ( \data_bus[11]~31_combout\ & ( \data_bus[20]~0_combout\ ) ) # ( !\data_bus[11]~31_combout\ & ( \data_bus[20]~0_combout\ & ( (\reg_file|READ[11].read_tri~1_combout\ & (!\reg_file|READ[11].read_tri~0_combout\ & 
-- ((!\reg_file|FILE_REG_HW|Mux23~4_combout\) # (!address(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000010000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_READ[11].read_tri~1_combout\,
	datab => \reg_file|FILE_REG_HW|ALT_INV_Mux23~4_combout\,
	datac => \reg_file|ALT_INV_READ[11].read_tri~0_combout\,
	datad => ALT_INV_address(4),
	datae => \ALT_INV_data_bus[11]~31_combout\,
	dataf => \ALT_INV_data_bus[20]~0_combout\,
	combout => \data_bus[11]~32_combout\);

-- Location: LABCELL_X36_Y32_N54
\reg_file|WRITE[8].write_tri~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|WRITE[8].write_tri~0_combout\ = ( \data_bus[8]~26_combout\ & ( (!rw_state(2)) # (rw_state(1)) ) ) # ( !\data_bus[8]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_rw_state(1),
	datac => ALT_INV_rw_state(2),
	dataf => \ALT_INV_data_bus[8]~26_combout\,
	combout => \reg_file|WRITE[8].write_tri~0_combout\);

-- Location: LABCELL_X43_Y36_N48
\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[8].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[8].FF|q~feeder_combout\ = \reg_file|WRITE[8].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \reg_file|ALT_INV_WRITE[8].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[8].FF|q~feeder_combout\);

-- Location: FF_X43_Y36_N49
\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[8].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[8].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[9].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[8].FF|q~q\);

-- Location: FF_X36_Y32_N56
\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[8].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|WRITE[8].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[11].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[8].FF|q~q\);

-- Location: FF_X36_Y32_N20
\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[8].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[8].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[10].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[8].FF|q~q\);

-- Location: FF_X43_Y36_N43
\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[8].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[8].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[8].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[8].FF|q~q\);

-- Location: LABCELL_X36_Y32_N18
\reg_file|FILE_REG_HW|Mux17~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux17~8_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[8].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[8].FF|q~q\ & ( (!address(0)) # ((!address(1) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[8].FF|q~q\)) # (address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[8].FF|q~q\)))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[8].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[8].FF|q~q\ & ( (!address(1) & (((!address(0))) # (\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[8].FF|q~q\))) # (address(1) & 
-- (((\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[8].FF|q~q\ & address(0))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[8].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[8].FF|q~q\ & ( (!address(1) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[8].FF|q~q\ & ((address(0))))) # (address(1) & (((!address(0)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[8].FF|q~q\)))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[8].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[8].FF|q~q\ & ( (address(0) & ((!address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[8].FF|q~q\)) # (address(1) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[8].FF|q~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011111001100010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[8].FF|ALT_INV_q~q\,
	datab => ALT_INV_address(1),
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[8].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(0),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[8].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[8].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux17~8_combout\);

-- Location: LABCELL_X42_Y35_N0
\reg_file|READ[8].read_tri~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|READ[8].read_tri~1_combout\ = ( \reg_file|read_cond~combout\ & ( (!\reg_file|FILE_REG_HW|Mux13~0_combout\) # ((!\reg_file|FILE_REG_HW|Mux17~8_combout\) # (address(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111011111110111111101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|ALT_INV_Mux13~0_combout\,
	datab => ALT_INV_address(4),
	datac => \reg_file|FILE_REG_HW|ALT_INV_Mux17~8_combout\,
	dataf => \reg_file|ALT_INV_read_cond~combout\,
	combout => \reg_file|READ[8].read_tri~1_combout\);

-- Location: FF_X34_Y38_N44
\write_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => hex_value(8),
	sload => VCC,
	ena => \ALT_INV_rw_state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => write_data(8));

-- Location: MLABCELL_X34_Y38_N42
\data_bus[8]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_bus[8]~25_combout\ = ( rw_state(2) & ( (!rw_state(1) & !write_data(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_rw_state(1),
	datad => ALT_INV_write_data(8),
	dataf => ALT_INV_rw_state(2),
	combout => \data_bus[8]~25_combout\);

-- Location: MLABCELL_X34_Y35_N33
\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[8].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[8].FF|q~feeder_combout\ = ( \reg_file|WRITE[8].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[8].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[8].FF|q~feeder_combout\);

-- Location: FF_X34_Y35_N34
\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[8].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[8].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[12].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[8].FF|q~q\);

-- Location: FF_X39_Y33_N4
\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[8].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[8].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[14].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[8].FF|q~q\);

-- Location: FF_X34_Y35_N38
\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[8].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[8].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[15].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[8].FF|q~q\);

-- Location: LABCELL_X33_Y34_N6
\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[8].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[8].FF|q~feeder_combout\ = \reg_file|WRITE[8].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \reg_file|ALT_INV_WRITE[8].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[8].FF|q~feeder_combout\);

-- Location: FF_X33_Y34_N8
\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[8].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[8].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[13].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[8].FF|q~q\);

-- Location: MLABCELL_X34_Y35_N36
\reg_file|FILE_REG_HW|Mux17~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux17~5_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[8].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[8].FF|q~q\ & ( ((!address(1) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[8].FF|q~q\)) # (address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[8].FF|q~q\)))) # (address(0)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[8].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[8].FF|q~q\ & ( (!address(1) & (((address(0))) # (\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[8].FF|q~q\))) # (address(1) & 
-- (((\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[8].FF|q~q\ & !address(0))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[8].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[8].FF|q~q\ & ( (!address(1) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[8].FF|q~q\ & ((!address(0))))) # (address(1) & (((address(0)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[8].FF|q~q\)))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[8].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[8].FF|q~q\ & ( (!address(0) & ((!address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[8].FF|q~q\)) # (address(1) 
-- & ((\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[8].FF|q~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110101010100100111101010100010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(1),
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[8].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[8].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(0),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[8].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[8].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux17~5_combout\);

-- Location: LABCELL_X33_Y37_N0
\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[8].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[8].FF|q~feeder_combout\ = \reg_file|WRITE[8].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \reg_file|ALT_INV_WRITE[8].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[8].FF|q~feeder_combout\);

-- Location: FF_X33_Y37_N1
\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[8].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[8].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[4].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[8].FF|q~q\);

-- Location: FF_X36_Y35_N13
\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[8].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[8].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[5].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[8].FF|q~q\);

-- Location: FF_X39_Y35_N56
\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[8].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[8].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[7].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[8].FF|q~q\);

-- Location: MLABCELL_X39_Y35_N21
\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[8].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[8].FF|q~feeder_combout\ = \reg_file|WRITE[8].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_WRITE[8].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[8].FF|q~feeder_combout\);

-- Location: FF_X39_Y35_N22
\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[8].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[8].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[6].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[8].FF|q~q\);

-- Location: MLABCELL_X39_Y35_N54
\reg_file|FILE_REG_HW|Mux17~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux17~6_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[8].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[8].FF|q~q\ & ( ((!address(0) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[8].FF|q~q\)) # (address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[8].FF|q~q\)))) # (address(1)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[8].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[8].FF|q~q\ & ( (!address(1) & ((!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[8].FF|q~q\)) # (address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[8].FF|q~q\))))) 
-- # (address(1) & (!address(0))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[8].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[8].FF|q~q\ & ( (!address(1) & ((!address(0) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[8].FF|q~q\)) # (address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[8].FF|q~q\))))) # (address(1) & (address(0))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[8].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[8].FF|q~q\ & ( (!address(1) & ((!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[8].FF|q~q\)) # (address(0) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[8].FF|q~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(1),
	datab => ALT_INV_address(0),
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[8].FF|ALT_INV_q~q\,
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[8].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[8].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[8].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux17~6_combout\);

-- Location: LABCELL_X40_Y34_N48
\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[8].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[8].FF|q~feeder_combout\ = ( \reg_file|WRITE[8].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[8].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[8].FF|q~feeder_combout\);

-- Location: FF_X40_Y34_N50
\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[8].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[8].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[2].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[8].FF|q~q\);

-- Location: FF_X37_Y35_N32
\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[8].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[8].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[0].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[8].FF|q~q\);

-- Location: FF_X40_Y34_N26
\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[8].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[8].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[3].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[8].FF|q~q\);

-- Location: FF_X43_Y35_N37
\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[8].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[8].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[1].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[8].FF|q~q\);

-- Location: LABCELL_X40_Y34_N24
\reg_file|FILE_REG_HW|Mux17~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux17~7_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[8].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[8].FF|q~q\ & ( ((!address(1) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[8].FF|q~q\))) # (address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[8].FF|q~q\))) # (address(0)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[8].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[8].FF|q~q\ & ( (!address(0) & ((!address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[8].FF|q~q\))) # (address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[8].FF|q~q\)))) 
-- # (address(0) & (((!address(1))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[8].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[8].FF|q~q\ & ( (!address(0) & ((!address(1) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[8].FF|q~q\))) # (address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[8].FF|q~q\)))) # (address(0) & (((address(1))))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[8].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[8].FF|q~q\ & ( (!address(0) & ((!address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[8].FF|q~q\))) # (address(1) 
-- & (\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[8].FF|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001100000101111100111111010100000011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[8].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[8].FF|ALT_INV_q~q\,
	datac => ALT_INV_address(0),
	datad => ALT_INV_address(1),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[8].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[8].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux17~7_combout\);

-- Location: LABCELL_X42_Y35_N6
\reg_file|READ[8].read_tri~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|READ[8].read_tri~0_combout\ = ( \reg_file|FILE_REG_HW|Mux17~6_combout\ & ( \reg_file|FILE_REG_HW|Mux17~7_combout\ & ( (!address(4) & ((!address(3)) # ((address(2) & \reg_file|FILE_REG_HW|Mux17~5_combout\)))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|Mux17~6_combout\ & ( \reg_file|FILE_REG_HW|Mux17~7_combout\ & ( (!address(4) & ((!address(2) & ((!address(3)))) # (address(2) & (\reg_file|FILE_REG_HW|Mux17~5_combout\ & address(3))))) ) ) ) # ( 
-- \reg_file|FILE_REG_HW|Mux17~6_combout\ & ( !\reg_file|FILE_REG_HW|Mux17~7_combout\ & ( (address(2) & (!address(4) & ((!address(3)) # (\reg_file|FILE_REG_HW|Mux17~5_combout\)))) ) ) ) # ( !\reg_file|FILE_REG_HW|Mux17~6_combout\ & ( 
-- !\reg_file|FILE_REG_HW|Mux17~7_combout\ & ( (address(2) & (!address(4) & (\reg_file|FILE_REG_HW|Mux17~5_combout\ & address(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100010001000000010010001000000001001100110000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(2),
	datab => ALT_INV_address(4),
	datac => \reg_file|FILE_REG_HW|ALT_INV_Mux17~5_combout\,
	datad => ALT_INV_address(3),
	datae => \reg_file|FILE_REG_HW|ALT_INV_Mux17~6_combout\,
	dataf => \reg_file|FILE_REG_HW|ALT_INV_Mux17~7_combout\,
	combout => \reg_file|READ[8].read_tri~0_combout\);

-- Location: FF_X34_Y34_N50
\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[8].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[8].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[19].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[8].FF|q~q\);

-- Location: FF_X31_Y34_N13
\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[8].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[8].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[27].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[8].FF|q~q\);

-- Location: FF_X34_Y34_N5
\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[8].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[8].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[23].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[8].FF|q~q\);

-- Location: FF_X34_Y34_N56
\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[8].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[8].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[31].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[8].FF|q~q\);

-- Location: MLABCELL_X34_Y34_N54
\reg_file|FILE_REG_HW|Mux17~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux17~3_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[8].FF|q~q\ & ( address(3) & ( (address(2)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[8].FF|q~q\) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[8].FF|q~q\ & ( address(3) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[8].FF|q~q\ & !address(2)) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[8].FF|q~q\ & ( 
-- !address(3) & ( (!address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[8].FF|q~q\)) # (address(2) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[8].FF|q~q\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[8].FF|q~q\ & ( !address(3) & ( (!address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[8].FF|q~q\)) # (address(2) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[8].FF|q~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[8].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[8].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[8].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(2),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[8].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(3),
	combout => \reg_file|FILE_REG_HW|Mux17~3_combout\);

-- Location: LABCELL_X31_Y37_N0
\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[8].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[8].FF|q~feeder_combout\ = \reg_file|WRITE[8].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \reg_file|ALT_INV_WRITE[8].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[8].FF|q~feeder_combout\);

-- Location: FF_X31_Y37_N2
\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[8].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[8].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[20].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[8].FF|q~q\);

-- Location: LABCELL_X30_Y37_N12
\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[8].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[8].FF|q~feeder_combout\ = ( \reg_file|WRITE[8].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[8].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[8].FF|q~feeder_combout\);

-- Location: FF_X30_Y37_N14
\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[8].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[8].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[24].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[8].FF|q~q\);

-- Location: LABCELL_X30_Y37_N51
\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[8].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[8].FF|q~feeder_combout\ = \reg_file|WRITE[8].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_WRITE[8].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[8].FF|q~feeder_combout\);

-- Location: FF_X30_Y37_N53
\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[8].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[8].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[16].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[8].FF|q~q\);

-- Location: FF_X31_Y37_N14
\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[8].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[8].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[28].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[8].FF|q~q\);

-- Location: LABCELL_X31_Y37_N12
\reg_file|FILE_REG_HW|Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux17~0_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[8].FF|q~q\ & ( address(2) & ( (address(3)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[8].FF|q~q\) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[8].FF|q~q\ & ( address(2) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[8].FF|q~q\ & !address(3)) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[8].FF|q~q\ & ( 
-- !address(2) & ( (!address(3) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[8].FF|q~q\))) # (address(3) & (\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[8].FF|q~q\)) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[8].FF|q~q\ & ( !address(2) & ( (!address(3) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[8].FF|q~q\))) # (address(3) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[8].FF|q~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[8].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[8].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[8].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(3),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[8].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(2),
	combout => \reg_file|FILE_REG_HW|Mux17~0_combout\);

-- Location: FF_X42_Y34_N2
\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[8].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[8].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[18].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[8].FF|q~q\);

-- Location: FF_X42_Y34_N52
\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[8].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[8].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[22].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[8].FF|q~q\);

-- Location: MLABCELL_X39_Y38_N51
\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[8].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[8].FF|q~feeder_combout\ = ( \reg_file|WRITE[8].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[8].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[8].FF|q~feeder_combout\);

-- Location: FF_X39_Y38_N52
\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[8].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[8].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[26].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[8].FF|q~q\);

-- Location: FF_X42_Y34_N56
\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[8].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[8].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[30].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[8].FF|q~q\);

-- Location: LABCELL_X42_Y34_N54
\reg_file|FILE_REG_HW|Mux17~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux17~2_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[8].FF|q~q\ & ( address(3) & ( (address(2)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[8].FF|q~q\) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[8].FF|q~q\ & ( address(3) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[8].FF|q~q\ & !address(2)) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[8].FF|q~q\ & ( 
-- !address(3) & ( (!address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[8].FF|q~q\)) # (address(2) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[8].FF|q~q\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[8].FF|q~q\ & ( !address(3) & ( (!address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[8].FF|q~q\)) # (address(2) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[8].FF|q~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[8].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[8].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[8].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(2),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[8].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(3),
	combout => \reg_file|FILE_REG_HW|Mux17~2_combout\);

-- Location: LABCELL_X35_Y33_N30
\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[8].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[8].FF|q~feeder_combout\ = \reg_file|WRITE[8].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \reg_file|ALT_INV_WRITE[8].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[8].FF|q~feeder_combout\);

-- Location: FF_X35_Y33_N31
\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[8].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[8].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[17].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[8].FF|q~q\);

-- Location: LABCELL_X31_Y35_N36
\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[8].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[8].FF|q~feeder_combout\ = ( \reg_file|WRITE[8].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[8].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[8].FF|q~feeder_combout\);

-- Location: FF_X31_Y35_N37
\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[8].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[8].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[21].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[8].FF|q~q\);

-- Location: FF_X37_Y33_N44
\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[8].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[8].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[29].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[8].FF|q~q\);

-- Location: FF_X37_Y33_N35
\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[8].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[8].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[25].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[8].FF|q~q\);

-- Location: LABCELL_X37_Y33_N42
\reg_file|FILE_REG_HW|Mux17~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux17~1_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[8].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[8].FF|q~q\ & ( ((!address(2) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[8].FF|q~q\)) # (address(2) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[8].FF|q~q\)))) # (address(3)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[8].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[8].FF|q~q\ & ( (!address(3) & ((!address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[8].FF|q~q\)) # (address(2) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[8].FF|q~q\))))) # (address(3) & (((!address(2))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[8].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[8].FF|q~q\ 
-- & ( (!address(3) & ((!address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[8].FF|q~q\)) # (address(2) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[8].FF|q~q\))))) # (address(3) & (((address(2))))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[8].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[8].FF|q~q\ & ( (!address(3) & ((!address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[8].FF|q~q\)) # (address(2) 
-- & ((\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[8].FF|q~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000011111101110111000011000111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[8].FF|ALT_INV_q~q\,
	datab => ALT_INV_address(3),
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[8].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(2),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[8].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[8].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux17~1_combout\);

-- Location: LABCELL_X42_Y35_N30
\reg_file|FILE_REG_HW|Mux17~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux17~4_combout\ = ( \reg_file|FILE_REG_HW|Mux17~2_combout\ & ( \reg_file|FILE_REG_HW|Mux17~1_combout\ & ( (!address(1) & (((address(0)) # (\reg_file|FILE_REG_HW|Mux17~0_combout\)))) # (address(1) & (((!address(0))) # 
-- (\reg_file|FILE_REG_HW|Mux17~3_combout\))) ) ) ) # ( !\reg_file|FILE_REG_HW|Mux17~2_combout\ & ( \reg_file|FILE_REG_HW|Mux17~1_combout\ & ( (!address(1) & (((address(0)) # (\reg_file|FILE_REG_HW|Mux17~0_combout\)))) # (address(1) & 
-- (\reg_file|FILE_REG_HW|Mux17~3_combout\ & ((address(0))))) ) ) ) # ( \reg_file|FILE_REG_HW|Mux17~2_combout\ & ( !\reg_file|FILE_REG_HW|Mux17~1_combout\ & ( (!address(1) & (((\reg_file|FILE_REG_HW|Mux17~0_combout\ & !address(0))))) # (address(1) & 
-- (((!address(0))) # (\reg_file|FILE_REG_HW|Mux17~3_combout\))) ) ) ) # ( !\reg_file|FILE_REG_HW|Mux17~2_combout\ & ( !\reg_file|FILE_REG_HW|Mux17~1_combout\ & ( (!address(1) & (((\reg_file|FILE_REG_HW|Mux17~0_combout\ & !address(0))))) # (address(1) & 
-- (\reg_file|FILE_REG_HW|Mux17~3_combout\ & ((address(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001001111110001000100001100110111010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|ALT_INV_Mux17~3_combout\,
	datab => ALT_INV_address(1),
	datac => \reg_file|FILE_REG_HW|ALT_INV_Mux17~0_combout\,
	datad => ALT_INV_address(0),
	datae => \reg_file|FILE_REG_HW|ALT_INV_Mux17~2_combout\,
	dataf => \reg_file|FILE_REG_HW|ALT_INV_Mux17~1_combout\,
	combout => \reg_file|FILE_REG_HW|Mux17~4_combout\);

-- Location: LABCELL_X42_Y35_N42
\data_bus[8]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_bus[8]~26_combout\ = ( address(4) & ( \reg_file|FILE_REG_HW|Mux17~4_combout\ & ( (\data_bus[20]~0_combout\ & \data_bus[8]~25_combout\) ) ) ) # ( !address(4) & ( \reg_file|FILE_REG_HW|Mux17~4_combout\ & ( (\data_bus[20]~0_combout\ & 
-- (((\reg_file|READ[8].read_tri~1_combout\ & !\reg_file|READ[8].read_tri~0_combout\)) # (\data_bus[8]~25_combout\))) ) ) ) # ( address(4) & ( !\reg_file|FILE_REG_HW|Mux17~4_combout\ & ( (\data_bus[20]~0_combout\ & (((\reg_file|READ[8].read_tri~1_combout\ & 
-- !\reg_file|READ[8].read_tri~0_combout\)) # (\data_bus[8]~25_combout\))) ) ) ) # ( !address(4) & ( !\reg_file|FILE_REG_HW|Mux17~4_combout\ & ( (\data_bus[20]~0_combout\ & (((\reg_file|READ[8].read_tri~1_combout\ & !\reg_file|READ[8].read_tri~0_combout\)) # 
-- (\data_bus[8]~25_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100000011000100110000001100010011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_READ[8].read_tri~1_combout\,
	datab => \ALT_INV_data_bus[20]~0_combout\,
	datac => \ALT_INV_data_bus[8]~25_combout\,
	datad => \reg_file|ALT_INV_READ[8].read_tri~0_combout\,
	datae => ALT_INV_address(4),
	dataf => \reg_file|FILE_REG_HW|ALT_INV_Mux17~4_combout\,
	combout => \data_bus[8]~26_combout\);

-- Location: LABCELL_X37_Y32_N57
\hex2|WideOr6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex2|WideOr6~0_combout\ = ( \data_bus[8]~26_combout\ & ( (\data_bus[9]~28_combout\ & (!\data_bus[10]~30_combout\ & \data_bus[11]~32_combout\)) ) ) # ( !\data_bus[8]~26_combout\ & ( (!\data_bus[9]~28_combout\ & (\data_bus[10]~30_combout\ & 
-- !\data_bus[11]~32_combout\)) # (\data_bus[9]~28_combout\ & (!\data_bus[10]~30_combout\ $ (\data_bus[11]~32_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110000101100001011000010110000100000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_data_bus[9]~28_combout\,
	datab => \ALT_INV_data_bus[10]~30_combout\,
	datac => \ALT_INV_data_bus[11]~32_combout\,
	dataf => \ALT_INV_data_bus[8]~26_combout\,
	combout => \hex2|WideOr6~0_combout\);

-- Location: LABCELL_X37_Y32_N0
\hex2|WideOr5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex2|WideOr5~0_combout\ = ( \data_bus[8]~26_combout\ & ( (!\data_bus[10]~30_combout\ & ((!\data_bus[9]~28_combout\) # (!\data_bus[11]~32_combout\))) ) ) # ( !\data_bus[8]~26_combout\ & ( (!\data_bus[9]~28_combout\ & (!\data_bus[11]~32_combout\)) # 
-- (\data_bus[9]~28_combout\ & (\data_bus[11]~32_combout\ & !\data_bus[10]~30_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100010011000100110001001100011100000111000001110000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_data_bus[9]~28_combout\,
	datab => \ALT_INV_data_bus[11]~32_combout\,
	datac => \ALT_INV_data_bus[10]~30_combout\,
	dataf => \ALT_INV_data_bus[8]~26_combout\,
	combout => \hex2|WideOr5~0_combout\);

-- Location: LABCELL_X37_Y32_N3
\hex2|WideOr4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex2|WideOr4~0_combout\ = ( \data_bus[8]~26_combout\ & ( (!\data_bus[11]~32_combout\ & ((!\data_bus[10]~30_combout\))) # (\data_bus[11]~32_combout\ & (!\data_bus[9]~28_combout\ & \data_bus[10]~30_combout\)) ) ) # ( !\data_bus[8]~26_combout\ & ( 
-- (!\data_bus[9]~28_combout\ & (!\data_bus[11]~32_combout\ & !\data_bus[10]~30_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000011000010110000101100001011000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_data_bus[9]~28_combout\,
	datab => \ALT_INV_data_bus[11]~32_combout\,
	datac => \ALT_INV_data_bus[10]~30_combout\,
	dataf => \ALT_INV_data_bus[8]~26_combout\,
	combout => \hex2|WideOr4~0_combout\);

-- Location: LABCELL_X37_Y32_N36
\hex2|WideOr3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex2|WideOr3~0_combout\ = ( \data_bus[8]~26_combout\ & ( (!\data_bus[9]~28_combout\ & (!\data_bus[11]~32_combout\ & \data_bus[10]~30_combout\)) # (\data_bus[9]~28_combout\ & (\data_bus[11]~32_combout\ & !\data_bus[10]~30_combout\)) ) ) # ( 
-- !\data_bus[8]~26_combout\ & ( (!\data_bus[9]~28_combout\ & ((!\data_bus[10]~30_combout\))) # (\data_bus[9]~28_combout\ & (\data_bus[11]~32_combout\ & \data_bus[10]~30_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000110100001101000011010000100011000000110000001100000011000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_data_bus[9]~28_combout\,
	datab => \ALT_INV_data_bus[11]~32_combout\,
	datac => \ALT_INV_data_bus[10]~30_combout\,
	dataf => \ALT_INV_data_bus[8]~26_combout\,
	combout => \hex2|WideOr3~0_combout\);

-- Location: LABCELL_X37_Y32_N39
\hex2|WideOr2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex2|WideOr2~0_combout\ = ( \data_bus[8]~26_combout\ & ( (\data_bus[9]~28_combout\ & (\data_bus[11]~32_combout\ & !\data_bus[10]~30_combout\)) ) ) # ( !\data_bus[8]~26_combout\ & ( ((\data_bus[9]~28_combout\ & \data_bus[10]~30_combout\)) # 
-- (\data_bus[11]~32_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100110111001101110011011100010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_data_bus[9]~28_combout\,
	datab => \ALT_INV_data_bus[11]~32_combout\,
	datac => \ALT_INV_data_bus[10]~30_combout\,
	dataf => \ALT_INV_data_bus[8]~26_combout\,
	combout => \hex2|WideOr2~0_combout\);

-- Location: LABCELL_X37_Y32_N12
\hex2|WideOr1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex2|WideOr1~0_combout\ = ( \data_bus[8]~26_combout\ & ( (!\data_bus[9]~28_combout\ & (\data_bus[11]~32_combout\ & \data_bus[10]~30_combout\)) ) ) # ( !\data_bus[8]~26_combout\ & ( !\data_bus[11]~32_combout\ $ (((!\data_bus[9]~28_combout\) # 
-- (\data_bus[10]~30_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110001101100011011000110110001100000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_data_bus[9]~28_combout\,
	datab => \ALT_INV_data_bus[11]~32_combout\,
	datac => \ALT_INV_data_bus[10]~30_combout\,
	dataf => \ALT_INV_data_bus[8]~26_combout\,
	combout => \hex2|WideOr1~0_combout\);

-- Location: LABCELL_X37_Y32_N15
\hex2|WideOr0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex2|WideOr0~0_combout\ = ( \data_bus[8]~26_combout\ & ( (!\data_bus[9]~28_combout\) # (!\data_bus[11]~32_combout\ $ (!\data_bus[10]~30_combout\)) ) ) # ( !\data_bus[8]~26_combout\ & ( (!\data_bus[11]~32_combout\) # (!\data_bus[9]~28_combout\ $ 
-- (!\data_bus[10]~30_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101111011011110110111101101111010111110101111101011111010111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_data_bus[9]~28_combout\,
	datab => \ALT_INV_data_bus[11]~32_combout\,
	datac => \ALT_INV_data_bus[10]~30_combout\,
	dataf => \ALT_INV_data_bus[8]~26_combout\,
	combout => \hex2|WideOr0~0_combout\);

-- Location: LABCELL_X46_Y36_N12
\reg_file|WRITE[7].write_tri~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|WRITE[7].write_tri~0_combout\ = (!rw_state(2)) # ((!\data_bus[7]~40_combout\) # (rw_state(1)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110111011111111111011101111111111101110111111111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rw_state(2),
	datab => ALT_INV_rw_state(1),
	datad => \ALT_INV_data_bus[7]~40_combout\,
	combout => \reg_file|WRITE[7].write_tri~0_combout\);

-- Location: FF_X36_Y33_N29
\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[7].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[7].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[21].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[7].FF|q~q\);

-- Location: FF_X37_Y33_N49
\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[7].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[7].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[25].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[7].FF|q~q\);

-- Location: LABCELL_X35_Y33_N39
\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[7].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[7].FF|q~feeder_combout\ = \reg_file|WRITE[7].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_WRITE[7].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[7].FF|q~feeder_combout\);

-- Location: FF_X35_Y33_N40
\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[7].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[7].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[17].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[7].FF|q~q\);

-- Location: FF_X33_Y33_N38
\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[7].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[7].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[29].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[7].FF|q~q\);

-- Location: LABCELL_X33_Y33_N36
\reg_file|FILE_REG_HW|Mux15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux15~1_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[7].FF|q~q\ & ( address(2) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[7].FF|q~q\) # (address(3)) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[7].FF|q~q\ & ( address(2) & ( (!address(3) & \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[7].FF|q~q\) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[7].FF|q~q\ & ( 
-- !address(2) & ( (!address(3) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[7].FF|q~q\))) # (address(3) & (\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[7].FF|q~q\)) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[7].FF|q~q\ & ( !address(2) & ( (!address(3) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[7].FF|q~q\))) # (address(3) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[7].FF|q~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(3),
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[7].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[7].FF|ALT_INV_q~q\,
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[7].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[7].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(2),
	combout => \reg_file|FILE_REG_HW|Mux15~1_combout\);

-- Location: LABCELL_X33_Y36_N30
\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[7].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[7].FF|q~feeder_combout\ = ( \reg_file|WRITE[7].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[7].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[7].FF|q~feeder_combout\);

-- Location: FF_X33_Y36_N31
\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[7].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[7].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[26].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[7].FF|q~q\);

-- Location: MLABCELL_X34_Y36_N24
\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[7].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[7].FF|q~feeder_combout\ = ( \reg_file|WRITE[7].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[7].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[7].FF|q~feeder_combout\);

-- Location: FF_X34_Y36_N25
\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[7].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[7].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[22].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[7].FF|q~q\);

-- Location: FF_X33_Y36_N8
\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[7].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[7].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[30].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[7].FF|q~q\);

-- Location: MLABCELL_X34_Y36_N18
\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[7].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[7].FF|q~feeder_combout\ = ( \reg_file|WRITE[7].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[7].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[7].FF|q~feeder_combout\);

-- Location: FF_X34_Y36_N19
\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[7].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[7].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[18].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[7].FF|q~q\);

-- Location: LABCELL_X33_Y36_N6
\reg_file|FILE_REG_HW|Mux15~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux15~2_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[7].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[7].FF|q~q\ & ( (!address(2) & ((!address(3)) # 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[7].FF|q~q\)))) # (address(2) & (((\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[7].FF|q~q\)) # (address(3)))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[7].FF|q~q\ & 
-- ( \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[7].FF|q~q\ & ( (!address(2) & ((!address(3)) # ((\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[7].FF|q~q\)))) # (address(2) & (!address(3) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[7].FF|q~q\)))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[7].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[7].FF|q~q\ & ( (!address(2) & (address(3) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[7].FF|q~q\))) # (address(2) & (((\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[7].FF|q~q\)) # (address(3)))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[7].FF|q~q\ & ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[7].FF|q~q\ & ( (!address(2) & (address(3) & (\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[7].FF|q~q\))) # (address(2) & (!address(3) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[7].FF|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(2),
	datab => ALT_INV_address(3),
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[7].FF|ALT_INV_q~q\,
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[7].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[7].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[7].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux15~2_combout\);

-- Location: FF_X36_Y33_N31
\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[7].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[7].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[20].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[7].FF|q~q\);

-- Location: FF_X36_Y33_N52
\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[7].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[7].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[16].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[7].FF|q~q\);

-- Location: FF_X33_Y33_N26
\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[7].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[7].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[24].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[7].FF|q~q\);

-- Location: FF_X33_Y33_N2
\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[7].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[7].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[28].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[7].FF|q~q\);

-- Location: LABCELL_X33_Y33_N0
\reg_file|FILE_REG_HW|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux15~0_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[7].FF|q~q\ & ( address(3) & ( (address(2)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[7].FF|q~q\) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[7].FF|q~q\ & ( address(3) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[7].FF|q~q\ & !address(2)) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[7].FF|q~q\ & ( 
-- !address(3) & ( (!address(2) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[7].FF|q~q\))) # (address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[7].FF|q~q\)) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[7].FF|q~q\ & ( !address(3) & ( (!address(2) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[7].FF|q~q\))) # (address(2) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[7].FF|q~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[7].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[7].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[7].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(2),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[7].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(3),
	combout => \reg_file|FILE_REG_HW|Mux15~0_combout\);

-- Location: FF_X34_Y34_N31
\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[7].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[7].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[23].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[7].FF|q~q\);

-- Location: FF_X39_Y36_N47
\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[7].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[7].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[27].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[7].FF|q~q\);

-- Location: FF_X39_Y36_N50
\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[7].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[7].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[31].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[7].FF|q~q\);

-- Location: FF_X39_Y36_N17
\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[7].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[7].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[19].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[7].FF|q~q\);

-- Location: MLABCELL_X39_Y36_N48
\reg_file|FILE_REG_HW|Mux15~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux15~3_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[7].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[7].FF|q~q\ & ( (!address(2) & (((!address(3)) # 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[7].FF|q~q\)))) # (address(2) & (((address(3))) # (\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[7].FF|q~q\))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[7].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[7].FF|q~q\ & ( (!address(2) & (((!address(3)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[7].FF|q~q\)))) # (address(2) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[7].FF|q~q\ & ((!address(3))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[7].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[7].FF|q~q\ & ( (!address(2) & 
-- (((\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[7].FF|q~q\ & address(3))))) # (address(2) & (((address(3))) # (\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[7].FF|q~q\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[7].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[7].FF|q~q\ & ( (!address(2) & (((\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[7].FF|q~q\ & address(3))))) # 
-- (address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[7].FF|q~q\ & ((!address(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000000001010011111111110101001100001111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[7].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[7].FF|ALT_INV_q~q\,
	datac => ALT_INV_address(2),
	datad => ALT_INV_address(3),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[7].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[7].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux15~3_combout\);

-- Location: MLABCELL_X39_Y33_N12
\reg_file|FILE_REG_HW|Mux15~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux15~4_combout\ = ( \reg_file|FILE_REG_HW|Mux15~3_combout\ & ( address(1) & ( (\reg_file|FILE_REG_HW|Mux15~2_combout\) # (address(0)) ) ) ) # ( !\reg_file|FILE_REG_HW|Mux15~3_combout\ & ( address(1) & ( (!address(0) & 
-- \reg_file|FILE_REG_HW|Mux15~2_combout\) ) ) ) # ( \reg_file|FILE_REG_HW|Mux15~3_combout\ & ( !address(1) & ( (!address(0) & ((\reg_file|FILE_REG_HW|Mux15~0_combout\))) # (address(0) & (\reg_file|FILE_REG_HW|Mux15~1_combout\)) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|Mux15~3_combout\ & ( !address(1) & ( (!address(0) & ((\reg_file|FILE_REG_HW|Mux15~0_combout\))) # (address(0) & (\reg_file|FILE_REG_HW|Mux15~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(0),
	datab => \reg_file|FILE_REG_HW|ALT_INV_Mux15~1_combout\,
	datac => \reg_file|FILE_REG_HW|ALT_INV_Mux15~2_combout\,
	datad => \reg_file|FILE_REG_HW|ALT_INV_Mux15~0_combout\,
	datae => \reg_file|FILE_REG_HW|ALT_INV_Mux15~3_combout\,
	dataf => ALT_INV_address(1),
	combout => \reg_file|FILE_REG_HW|Mux15~4_combout\);

-- Location: FF_X36_Y38_N38
\write_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => hex_value(7),
	sload => VCC,
	ena => \ALT_INV_rw_state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => write_data(7));

-- Location: LABCELL_X36_Y38_N36
\data_bus[7]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_bus[7]~39_combout\ = ( !write_data(7) & ( !rw_state(1) & ( rw_state(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rw_state(2),
	datae => ALT_INV_write_data(7),
	dataf => ALT_INV_rw_state(1),
	combout => \data_bus[7]~39_combout\);

-- Location: LABCELL_X33_Y37_N51
\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[7].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[7].FF|q~feeder_combout\ = ( \reg_file|WRITE[7].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[7].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[7].FF|q~feeder_combout\);

-- Location: FF_X33_Y37_N52
\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[7].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[7].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[4].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[7].FF|q~q\);

-- Location: LABCELL_X36_Y37_N3
\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[7].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[7].FF|q~feeder_combout\ = ( \reg_file|WRITE[7].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[7].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[7].FF|q~feeder_combout\);

-- Location: FF_X36_Y37_N5
\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[7].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[7].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[6].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[7].FF|q~q\);

-- Location: LABCELL_X36_Y35_N42
\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[7].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[7].FF|q~feeder_combout\ = ( \reg_file|WRITE[7].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[7].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[7].FF|q~feeder_combout\);

-- Location: FF_X36_Y35_N44
\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[7].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[7].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[5].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[7].FF|q~q\);

-- Location: FF_X36_Y37_N38
\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[7].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[7].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[7].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[7].FF|q~q\);

-- Location: LABCELL_X36_Y37_N36
\reg_file|FILE_REG_HW|Mux15~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux15~6_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[7].FF|q~q\ & ( address(1) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[7].FF|q~q\) # (address(0)) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[7].FF|q~q\ & ( address(1) & ( (!address(0) & \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[7].FF|q~q\) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[7].FF|q~q\ & ( 
-- !address(1) & ( (!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[7].FF|q~q\)) # (address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[7].FF|q~q\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[7].FF|q~q\ & ( !address(1) & ( (!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[7].FF|q~q\)) # (address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[7].FF|q~q\))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(0),
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[7].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[7].FF|ALT_INV_q~q\,
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[7].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[7].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(1),
	combout => \reg_file|FILE_REG_HW|Mux15~6_combout\);

-- Location: MLABCELL_X39_Y37_N21
\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[7].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[7].FF|q~feeder_combout\ = ( \reg_file|WRITE[7].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[7].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[7].FF|q~feeder_combout\);

-- Location: FF_X39_Y37_N22
\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[7].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[7].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[1].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[7].FF|q~q\);

-- Location: MLABCELL_X39_Y37_N15
\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[7].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[7].FF|q~feeder_combout\ = ( \reg_file|WRITE[7].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[7].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[7].FF|q~feeder_combout\);

-- Location: FF_X39_Y37_N16
\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[7].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[7].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[0].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[7].FF|q~q\);

-- Location: FF_X36_Y37_N14
\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[7].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[7].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[3].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[7].FF|q~q\);

-- Location: LABCELL_X40_Y34_N57
\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[7].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[7].FF|q~feeder_combout\ = ( \reg_file|WRITE[7].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[7].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[7].FF|q~feeder_combout\);

-- Location: FF_X40_Y34_N58
\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[7].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[7].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[2].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[7].FF|q~q\);

-- Location: LABCELL_X36_Y37_N12
\reg_file|FILE_REG_HW|Mux15~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux15~7_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[7].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[7].FF|q~q\ & ( ((!address(0) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[7].FF|q~q\))) # (address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[7].FF|q~q\))) # (address(1)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[7].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[7].FF|q~q\ & ( (!address(0) & (((address(1)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[7].FF|q~q\)))) # (address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[7].FF|q~q\ & 
-- ((!address(1))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[7].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[7].FF|q~q\ & ( (!address(0) & (((\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[7].FF|q~q\ & 
-- !address(1))))) # (address(0) & (((address(1))) # (\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[7].FF|q~q\))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[7].FF|q~q\ & ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[7].FF|q~q\ & ( (!address(1) & ((!address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[7].FF|q~q\))) # (address(0) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[7].FF|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110101010100011011101010100001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(0),
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[7].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[7].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(1),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[7].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[7].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux15~7_combout\);

-- Location: FF_X40_Y38_N5
\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[7].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[7].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[14].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[7].FF|q~q\);

-- Location: FF_X34_Y35_N13
\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[7].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[7].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[12].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[7].FF|q~q\);

-- Location: FF_X40_Y38_N29
\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[7].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[7].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[13].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[7].FF|q~q\);

-- Location: FF_X40_Y38_N14
\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[7].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[7].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[15].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[7].FF|q~q\);

-- Location: LABCELL_X40_Y38_N12
\reg_file|FILE_REG_HW|Mux15~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux15~5_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[7].FF|q~q\ & ( address(1) & ( (address(0)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[7].FF|q~q\) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[7].FF|q~q\ & ( address(1) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[7].FF|q~q\ & !address(0)) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[7].FF|q~q\ & ( 
-- !address(1) & ( (!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[7].FF|q~q\)) # (address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[7].FF|q~q\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[7].FF|q~q\ & ( !address(1) & ( (!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[7].FF|q~q\)) # (address(0) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[7].FF|q~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[7].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[7].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[7].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(0),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[7].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(1),
	combout => \reg_file|FILE_REG_HW|Mux15~5_combout\);

-- Location: LABCELL_X40_Y38_N48
\reg_file|READ[7].read_tri~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|READ[7].read_tri~0_combout\ = ( address(3) & ( !address(4) & ( (address(2) & \reg_file|FILE_REG_HW|Mux15~5_combout\) ) ) ) # ( !address(3) & ( !address(4) & ( (!address(2) & ((\reg_file|FILE_REG_HW|Mux15~7_combout\))) # (address(2) & 
-- (\reg_file|FILE_REG_HW|Mux15~6_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|ALT_INV_Mux15~6_combout\,
	datab => \reg_file|FILE_REG_HW|ALT_INV_Mux15~7_combout\,
	datac => ALT_INV_address(2),
	datad => \reg_file|FILE_REG_HW|ALT_INV_Mux15~5_combout\,
	datae => ALT_INV_address(3),
	dataf => ALT_INV_address(4),
	combout => \reg_file|READ[7].read_tri~0_combout\);

-- Location: FF_X42_Y37_N14
\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[7].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[7].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[8].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[7].FF|q~q\);

-- Location: LABCELL_X42_Y37_N30
\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[7].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[7].FF|q~feeder_combout\ = \reg_file|WRITE[7].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_WRITE[7].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[7].FF|q~feeder_combout\);

-- Location: FF_X42_Y37_N31
\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[7].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[7].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[9].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[7].FF|q~q\);

-- Location: FF_X42_Y37_N20
\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[7].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[7].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[10].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[7].FF|q~q\);

-- Location: FF_X46_Y36_N13
\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[7].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|WRITE[7].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[11].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[7].FF|q~q\);

-- Location: LABCELL_X42_Y37_N18
\reg_file|FILE_REG_HW|Mux15~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux15~8_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[7].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[7].FF|q~q\ & ( ((!address(0) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[7].FF|q~q\)) # (address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[7].FF|q~q\)))) # (address(1)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[7].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[7].FF|q~q\ & ( (!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[7].FF|q~q\ & ((!address(1))))) # (address(0) & (((address(1)) # 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[7].FF|q~q\)))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[7].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[7].FF|q~q\ & ( (!address(0) & (((address(1))) # 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[7].FF|q~q\))) # (address(0) & (((\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[7].FF|q~q\ & !address(1))))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[7].FF|q~q\ & ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[7].FF|q~q\ & ( (!address(1) & ((!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[7].FF|q~q\)) # (address(0) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[7].FF|q~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001111010101000100111010101010010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(0),
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[7].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[7].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(1),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[7].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[7].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux15~8_combout\);

-- Location: MLABCELL_X39_Y36_N57
\reg_file|READ[7].read_tri~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|READ[7].read_tri~1_combout\ = ( \reg_file|FILE_REG_HW|Mux15~8_combout\ & ( (\reg_file|read_cond~combout\ & ((!\reg_file|FILE_REG_HW|Mux13~0_combout\) # (address(4)))) ) ) # ( !\reg_file|FILE_REG_HW|Mux15~8_combout\ & ( 
-- \reg_file|read_cond~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000001010000111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(4),
	datac => \reg_file|ALT_INV_read_cond~combout\,
	datad => \reg_file|FILE_REG_HW|ALT_INV_Mux13~0_combout\,
	dataf => \reg_file|FILE_REG_HW|ALT_INV_Mux15~8_combout\,
	combout => \reg_file|READ[7].read_tri~1_combout\);

-- Location: MLABCELL_X39_Y36_N42
\data_bus[7]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_bus[7]~40_combout\ = ( \data_bus[20]~0_combout\ & ( address(4) & ( ((!\reg_file|FILE_REG_HW|Mux15~4_combout\ & (!\reg_file|READ[7].read_tri~0_combout\ & \reg_file|READ[7].read_tri~1_combout\))) # (\data_bus[7]~39_combout\) ) ) ) # ( 
-- \data_bus[20]~0_combout\ & ( !address(4) & ( ((!\reg_file|READ[7].read_tri~0_combout\ & \reg_file|READ[7].read_tri~1_combout\)) # (\data_bus[7]~39_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100111111001100000000000000000011001110110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|ALT_INV_Mux15~4_combout\,
	datab => \ALT_INV_data_bus[7]~39_combout\,
	datac => \reg_file|ALT_INV_READ[7].read_tri~0_combout\,
	datad => \reg_file|ALT_INV_READ[7].read_tri~1_combout\,
	datae => \ALT_INV_data_bus[20]~0_combout\,
	dataf => ALT_INV_address(4),
	combout => \data_bus[7]~40_combout\);

-- Location: LABCELL_X46_Y36_N39
\reg_file|WRITE[6].write_tri~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|WRITE[6].write_tri~0_combout\ = ( \data_bus[6]~38_combout\ & ( (!rw_state(2)) # (rw_state(1)) ) ) # ( !\data_bus[6]~38_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_rw_state(1),
	datad => ALT_INV_rw_state(2),
	dataf => \ALT_INV_data_bus[6]~38_combout\,
	combout => \reg_file|WRITE[6].write_tri~0_combout\);

-- Location: LABCELL_X36_Y33_N24
\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[6].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[6].FF|q~feeder_combout\ = ( \reg_file|WRITE[6].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[6].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[6].FF|q~feeder_combout\);

-- Location: FF_X36_Y33_N26
\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[6].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[6].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[21].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[6].FF|q~q\);

-- Location: LABCELL_X37_Y33_N0
\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[6].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[6].FF|q~feeder_combout\ = ( \reg_file|WRITE[6].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[6].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[6].FF|q~feeder_combout\);

-- Location: FF_X37_Y33_N1
\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[6].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[6].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[25].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[6].FF|q~q\);

-- Location: FF_X35_Y33_N23
\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[6].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[6].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[17].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[6].FF|q~q\);

-- Location: FF_X33_Y33_N20
\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[6].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[6].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[29].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[6].FF|q~q\);

-- Location: LABCELL_X33_Y33_N18
\reg_file|FILE_REG_HW|Mux13~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux13~2_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[6].FF|q~q\ & ( address(3) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[6].FF|q~q\) # (address(2)) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[6].FF|q~q\ & ( address(3) & ( (!address(2) & \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[6].FF|q~q\) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[6].FF|q~q\ & ( 
-- !address(3) & ( (!address(2) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[6].FF|q~q\))) # (address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[6].FF|q~q\)) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[6].FF|q~q\ & ( !address(3) & ( (!address(2) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[6].FF|q~q\))) # (address(2) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[6].FF|q~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[6].FF|ALT_INV_q~q\,
	datab => ALT_INV_address(2),
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[6].FF|ALT_INV_q~q\,
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[6].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[6].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(3),
	combout => \reg_file|FILE_REG_HW|Mux13~2_combout\);

-- Location: MLABCELL_X34_Y36_N3
\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[6].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[6].FF|q~feeder_combout\ = ( \reg_file|WRITE[6].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[6].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[6].FF|q~feeder_combout\);

-- Location: FF_X34_Y36_N5
\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[6].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[6].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[18].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[6].FF|q~q\);

-- Location: MLABCELL_X34_Y36_N39
\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[6].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[6].FF|q~feeder_combout\ = ( \reg_file|WRITE[6].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[6].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[6].FF|q~feeder_combout\);

-- Location: FF_X34_Y36_N40
\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[6].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[6].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[22].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[6].FF|q~q\);

-- Location: LABCELL_X33_Y36_N3
\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[6].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[6].FF|q~feeder_combout\ = ( \reg_file|WRITE[6].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[6].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[6].FF|q~feeder_combout\);

-- Location: FF_X33_Y36_N5
\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[6].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[6].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[26].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[6].FF|q~q\);

-- Location: FF_X33_Y36_N56
\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[6].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[6].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[30].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[6].FF|q~q\);

-- Location: LABCELL_X33_Y36_N54
\reg_file|FILE_REG_HW|Mux13~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux13~3_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[6].FF|q~q\ & ( address(2) & ( (address(3)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[6].FF|q~q\) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[6].FF|q~q\ & ( address(2) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[6].FF|q~q\ & !address(3)) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[6].FF|q~q\ & ( 
-- !address(2) & ( (!address(3) & (\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[6].FF|q~q\)) # (address(3) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[6].FF|q~q\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[6].FF|q~q\ & ( !address(2) & ( (!address(3) & (\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[6].FF|q~q\)) # (address(3) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[6].FF|q~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[6].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[6].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[6].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(3),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[6].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(2),
	combout => \reg_file|FILE_REG_HW|Mux13~3_combout\);

-- Location: FF_X39_Y36_N23
\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[6].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[6].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[27].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[6].FF|q~q\);

-- Location: MLABCELL_X34_Y36_N45
\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[6].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[6].FF|q~feeder_combout\ = ( \reg_file|WRITE[6].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[6].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[6].FF|q~feeder_combout\);

-- Location: FF_X34_Y36_N46
\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[6].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[6].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[23].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[6].FF|q~q\);

-- Location: FF_X39_Y36_N8
\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[6].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[6].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[31].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[6].FF|q~q\);

-- Location: FF_X39_Y36_N35
\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[6].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[6].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[19].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[6].FF|q~q\);

-- Location: MLABCELL_X39_Y36_N6
\reg_file|FILE_REG_HW|Mux13~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux13~4_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[6].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[6].FF|q~q\ & ( (!address(2) & (((!address(3))) # 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[6].FF|q~q\))) # (address(2) & (((address(3)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[6].FF|q~q\)))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[6].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[6].FF|q~q\ & ( (!address(2) & (((!address(3))) # (\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[6].FF|q~q\))) # (address(2) & 
-- (((\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[6].FF|q~q\ & !address(3))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[6].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[6].FF|q~q\ & ( (!address(2) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[6].FF|q~q\ & ((address(3))))) # (address(2) & (((address(3)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[6].FF|q~q\)))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[6].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[6].FF|q~q\ & ( (!address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[6].FF|q~q\ & ((address(3))))) # 
-- (address(2) & (((\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[6].FF|q~q\ & !address(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000000000110101111111110011010100001111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[6].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[6].FF|ALT_INV_q~q\,
	datac => ALT_INV_address(2),
	datad => ALT_INV_address(3),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[6].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[6].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux13~4_combout\);

-- Location: LABCELL_X36_Y33_N48
\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[6].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[6].FF|q~feeder_combout\ = ( \reg_file|WRITE[6].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[6].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[6].FF|q~feeder_combout\);

-- Location: FF_X36_Y33_N49
\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[6].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[6].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[16].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[6].FF|q~q\);

-- Location: LABCELL_X33_Y33_N9
\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[6].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[6].FF|q~feeder_combout\ = ( \reg_file|WRITE[6].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[6].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[6].FF|q~feeder_combout\);

-- Location: FF_X33_Y33_N10
\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[6].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[6].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[24].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[6].FF|q~q\);

-- Location: LABCELL_X36_Y33_N39
\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[6].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[6].FF|q~feeder_combout\ = ( \reg_file|WRITE[6].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[6].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[6].FF|q~feeder_combout\);

-- Location: FF_X36_Y33_N40
\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[6].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[6].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[20].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[6].FF|q~q\);

-- Location: FF_X31_Y35_N56
\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[6].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[6].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[28].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[6].FF|q~q\);

-- Location: LABCELL_X31_Y35_N54
\reg_file|FILE_REG_HW|Mux13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux13~1_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[6].FF|q~q\ & ( address(2) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[6].FF|q~q\) # (address(3)) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[6].FF|q~q\ & ( address(2) & ( (!address(3) & \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[6].FF|q~q\) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[6].FF|q~q\ & ( 
-- !address(2) & ( (!address(3) & (\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[6].FF|q~q\)) # (address(3) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[6].FF|q~q\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[6].FF|q~q\ & ( !address(2) & ( (!address(3) & (\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[6].FF|q~q\)) # (address(3) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[6].FF|q~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(3),
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[6].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[6].FF|ALT_INV_q~q\,
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[6].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[6].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(2),
	combout => \reg_file|FILE_REG_HW|Mux13~1_combout\);

-- Location: LABCELL_X40_Y38_N24
\reg_file|FILE_REG_HW|Mux13~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux13~5_combout\ = ( \reg_file|FILE_REG_HW|Mux13~4_combout\ & ( \reg_file|FILE_REG_HW|Mux13~1_combout\ & ( (!address(1) & (((!address(0))) # (\reg_file|FILE_REG_HW|Mux13~2_combout\))) # (address(1) & (((address(0)) # 
-- (\reg_file|FILE_REG_HW|Mux13~3_combout\)))) ) ) ) # ( !\reg_file|FILE_REG_HW|Mux13~4_combout\ & ( \reg_file|FILE_REG_HW|Mux13~1_combout\ & ( (!address(1) & (((!address(0))) # (\reg_file|FILE_REG_HW|Mux13~2_combout\))) # (address(1) & 
-- (((\reg_file|FILE_REG_HW|Mux13~3_combout\ & !address(0))))) ) ) ) # ( \reg_file|FILE_REG_HW|Mux13~4_combout\ & ( !\reg_file|FILE_REG_HW|Mux13~1_combout\ & ( (!address(1) & (\reg_file|FILE_REG_HW|Mux13~2_combout\ & ((address(0))))) # (address(1) & 
-- (((address(0)) # (\reg_file|FILE_REG_HW|Mux13~3_combout\)))) ) ) ) # ( !\reg_file|FILE_REG_HW|Mux13~4_combout\ & ( !\reg_file|FILE_REG_HW|Mux13~1_combout\ & ( (!address(1) & (\reg_file|FILE_REG_HW|Mux13~2_combout\ & ((address(0))))) # (address(1) & 
-- (((\reg_file|FILE_REG_HW|Mux13~3_combout\ & !address(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010111011110101111001000101010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(1),
	datab => \reg_file|FILE_REG_HW|ALT_INV_Mux13~2_combout\,
	datac => \reg_file|FILE_REG_HW|ALT_INV_Mux13~3_combout\,
	datad => ALT_INV_address(0),
	datae => \reg_file|FILE_REG_HW|ALT_INV_Mux13~4_combout\,
	dataf => \reg_file|FILE_REG_HW|ALT_INV_Mux13~1_combout\,
	combout => \reg_file|FILE_REG_HW|Mux13~5_combout\);

-- Location: FF_X36_Y38_N59
\write_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => hex_value(6),
	sload => VCC,
	ena => \ALT_INV_rw_state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => write_data(6));

-- Location: LABCELL_X36_Y38_N57
\data_bus[6]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_bus[6]~37_combout\ = (rw_state(2) & (!rw_state(1) & !write_data(6)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000000010001000000000001000100000000000100010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rw_state(2),
	datab => ALT_INV_rw_state(1),
	datad => ALT_INV_write_data(6),
	combout => \data_bus[6]~37_combout\);

-- Location: LABCELL_X42_Y37_N51
\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[6].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[6].FF|q~feeder_combout\ = ( \reg_file|WRITE[6].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[6].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[6].FF|q~feeder_combout\);

-- Location: FF_X42_Y37_N52
\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[6].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[6].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[8].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[6].FF|q~q\);

-- Location: FF_X42_Y37_N29
\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[6].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[6].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[9].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[6].FF|q~q\);

-- Location: FF_X42_Y37_N38
\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[6].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[6].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[10].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[6].FF|q~q\);

-- Location: FF_X46_Y36_N40
\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[6].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|WRITE[6].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[11].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[6].FF|q~q\);

-- Location: LABCELL_X42_Y37_N36
\reg_file|FILE_REG_HW|Mux13~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux13~9_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[6].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[6].FF|q~q\ & ( ((!address(0) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[6].FF|q~q\)) # (address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[6].FF|q~q\)))) # (address(1)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[6].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[6].FF|q~q\ & ( (!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[6].FF|q~q\ & ((!address(1))))) # (address(0) & (((address(1)) # 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[6].FF|q~q\)))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[6].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[6].FF|q~q\ & ( (!address(0) & (((address(1))) # 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[6].FF|q~q\))) # (address(0) & (((\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[6].FF|q~q\ & !address(1))))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[6].FF|q~q\ & ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[6].FF|q~q\ & ( (!address(1) & ((!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[6].FF|q~q\)) # (address(0) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[6].FF|q~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001111010101000100111010101010010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(0),
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[6].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[6].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(1),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[6].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[6].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux13~9_combout\);

-- Location: LABCELL_X40_Y38_N0
\reg_file|READ[6].read_tri~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|READ[6].read_tri~1_combout\ = ( \reg_file|read_cond~combout\ & ( (!\reg_file|FILE_REG_HW|Mux13~0_combout\) # ((!\reg_file|FILE_REG_HW|Mux13~9_combout\) # (address(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011101111111011111110111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|ALT_INV_Mux13~0_combout\,
	datab => \reg_file|FILE_REG_HW|ALT_INV_Mux13~9_combout\,
	datac => ALT_INV_address(4),
	dataf => \reg_file|ALT_INV_read_cond~combout\,
	combout => \reg_file|READ[6].read_tri~1_combout\);

-- Location: FF_X39_Y37_N14
\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[6].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[6].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[0].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[6].FF|q~q\);

-- Location: MLABCELL_X39_Y37_N18
\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[6].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[6].FF|q~feeder_combout\ = \reg_file|WRITE[6].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_WRITE[6].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[6].FF|q~feeder_combout\);

-- Location: FF_X39_Y37_N20
\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[6].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[6].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[1].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[6].FF|q~q\);

-- Location: FF_X39_Y37_N56
\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[6].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[6].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[3].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[6].FF|q~q\);

-- Location: FF_X40_Y34_N55
\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[6].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[6].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[2].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[6].FF|q~q\);

-- Location: MLABCELL_X39_Y37_N54
\reg_file|FILE_REG_HW|Mux13~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux13~8_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[6].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[6].FF|q~q\ & ( ((!address(0) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[6].FF|q~q\)) # (address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[6].FF|q~q\)))) # (address(1)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[6].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[6].FF|q~q\ & ( (!address(1) & ((!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[6].FF|q~q\)) # (address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[6].FF|q~q\))))) 
-- # (address(1) & (((!address(0))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[6].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[6].FF|q~q\ & ( (!address(1) & ((!address(0) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[6].FF|q~q\)) # (address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[6].FF|q~q\))))) # (address(1) & (((address(0))))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[6].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[6].FF|q~q\ & ( (!address(1) & ((!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[6].FF|q~q\)) # (address(0) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[6].FF|q~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100101111101110111000010100111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(1),
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[6].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[6].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(0),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[6].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[6].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux13~8_combout\);

-- Location: FF_X33_Y37_N13
\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[6].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[6].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[5].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[6].FF|q~q\);

-- Location: FF_X33_Y37_N49
\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[6].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[6].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[4].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[6].FF|q~q\);

-- Location: FF_X33_Y38_N2
\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[6].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[6].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[7].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[6].FF|q~q\);

-- Location: MLABCELL_X39_Y35_N15
\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[6].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[6].FF|q~feeder_combout\ = ( \reg_file|WRITE[6].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[6].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[6].FF|q~feeder_combout\);

-- Location: FF_X39_Y35_N16
\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[6].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[6].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[6].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[6].FF|q~q\);

-- Location: LABCELL_X33_Y38_N0
\reg_file|FILE_REG_HW|Mux13~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux13~7_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[6].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[6].FF|q~q\ & ( ((!address(0) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[6].FF|q~q\))) # (address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[6].FF|q~q\))) # (address(1)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[6].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[6].FF|q~q\ & ( (!address(1) & ((!address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[6].FF|q~q\))) # (address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[6].FF|q~q\)))) 
-- # (address(1) & (((!address(0))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[6].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[6].FF|q~q\ & ( (!address(1) & ((!address(0) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[6].FF|q~q\))) # (address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[6].FF|q~q\)))) # (address(1) & (((address(0))))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[6].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[6].FF|q~q\ & ( (!address(1) & ((!address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[6].FF|q~q\))) # (address(0) 
-- & (\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[6].FF|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100111011101011111001000100101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(1),
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[6].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[6].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(0),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[6].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[6].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux13~7_combout\);

-- Location: FF_X34_Y35_N32
\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[6].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[6].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[12].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[6].FF|q~q\);

-- Location: LABCELL_X40_Y38_N45
\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[6].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[6].FF|q~feeder_combout\ = \reg_file|WRITE[6].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_WRITE[6].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[6].FF|q~feeder_combout\);

-- Location: FF_X40_Y38_N47
\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[6].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[6].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[14].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[6].FF|q~q\);

-- Location: FF_X40_Y38_N38
\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[6].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[6].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[15].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[6].FF|q~q\);

-- Location: FF_X40_Y38_N32
\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[6].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[6].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[13].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[6].FF|q~q\);

-- Location: LABCELL_X40_Y38_N36
\reg_file|FILE_REG_HW|Mux13~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux13~6_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[6].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[6].FF|q~q\ & ( ((!address(1) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[6].FF|q~q\)) # (address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[6].FF|q~q\)))) # (address(0)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[6].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[6].FF|q~q\ & ( (!address(1) & (((\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[6].FF|q~q\)) # (address(0)))) # (address(1) & (!address(0) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[6].FF|q~q\)))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[6].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[6].FF|q~q\ & ( (!address(1) & (!address(0) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[6].FF|q~q\))) # (address(1) & (((\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[6].FF|q~q\)) # (address(0)))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[6].FF|q~q\ & ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[6].FF|q~q\ & ( (!address(0) & ((!address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[6].FF|q~q\)) # (address(1) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[6].FF|q~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(1),
	datab => ALT_INV_address(0),
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[6].FF|ALT_INV_q~q\,
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[6].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[6].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[6].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux13~6_combout\);

-- Location: LABCELL_X40_Y38_N33
\reg_file|READ[6].read_tri~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|READ[6].read_tri~0_combout\ = ( \reg_file|FILE_REG_HW|Mux13~6_combout\ & ( !address(4) & ( (!address(3) & ((!address(2) & (\reg_file|FILE_REG_HW|Mux13~8_combout\)) # (address(2) & ((\reg_file|FILE_REG_HW|Mux13~7_combout\))))) # (address(3) & 
-- (((address(2))))) ) ) ) # ( !\reg_file|FILE_REG_HW|Mux13~6_combout\ & ( !address(4) & ( (!address(3) & ((!address(2) & (\reg_file|FILE_REG_HW|Mux13~8_combout\)) # (address(2) & ((\reg_file|FILE_REG_HW|Mux13~7_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010100000011111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|ALT_INV_Mux13~8_combout\,
	datab => \reg_file|FILE_REG_HW|ALT_INV_Mux13~7_combout\,
	datac => ALT_INV_address(3),
	datad => ALT_INV_address(2),
	datae => \reg_file|FILE_REG_HW|ALT_INV_Mux13~6_combout\,
	dataf => ALT_INV_address(4),
	combout => \reg_file|READ[6].read_tri~0_combout\);

-- Location: LABCELL_X36_Y38_N30
\data_bus[6]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_bus[6]~38_combout\ = ( \reg_file|READ[6].read_tri~1_combout\ & ( \reg_file|READ[6].read_tri~0_combout\ & ( (\data_bus[20]~0_combout\ & \data_bus[6]~37_combout\) ) ) ) # ( !\reg_file|READ[6].read_tri~1_combout\ & ( 
-- \reg_file|READ[6].read_tri~0_combout\ & ( (\data_bus[20]~0_combout\ & \data_bus[6]~37_combout\) ) ) ) # ( \reg_file|READ[6].read_tri~1_combout\ & ( !\reg_file|READ[6].read_tri~0_combout\ & ( (\data_bus[20]~0_combout\ & 
-- ((!\reg_file|FILE_REG_HW|Mux13~5_combout\) # ((!address(4)) # (\data_bus[6]~37_combout\)))) ) ) ) # ( !\reg_file|READ[6].read_tri~1_combout\ & ( !\reg_file|READ[6].read_tri~0_combout\ & ( (\data_bus[20]~0_combout\ & \data_bus[6]~37_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101010101010100010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_data_bus[20]~0_combout\,
	datab => \reg_file|FILE_REG_HW|ALT_INV_Mux13~5_combout\,
	datac => \ALT_INV_data_bus[6]~37_combout\,
	datad => ALT_INV_address(4),
	datae => \reg_file|ALT_INV_READ[6].read_tri~1_combout\,
	dataf => \reg_file|ALT_INV_READ[6].read_tri~0_combout\,
	combout => \data_bus[6]~38_combout\);

-- Location: LABCELL_X46_Y36_N36
\reg_file|WRITE[5].write_tri~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|WRITE[5].write_tri~0_combout\ = ( \data_bus[5]~36_combout\ & ( (!rw_state(2)) # (rw_state(1)) ) ) # ( !\data_bus[5]~36_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_rw_state(1),
	datad => ALT_INV_rw_state(2),
	dataf => \ALT_INV_data_bus[5]~36_combout\,
	combout => \reg_file|WRITE[5].write_tri~0_combout\);

-- Location: MLABCELL_X34_Y36_N36
\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[5].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[5].FF|q~feeder_combout\ = ( \reg_file|WRITE[5].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[5].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[5].FF|q~feeder_combout\);

-- Location: FF_X34_Y36_N37
\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[5].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[5].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[22].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[5].FF|q~q\);

-- Location: MLABCELL_X34_Y36_N0
\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[5].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[5].FF|q~feeder_combout\ = ( \reg_file|WRITE[5].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[5].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[5].FF|q~feeder_combout\);

-- Location: FF_X34_Y36_N1
\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[5].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[5].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[18].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[5].FF|q~q\);

-- Location: FF_X33_Y38_N56
\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[5].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[5].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[30].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[5].FF|q~q\);

-- Location: FF_X39_Y38_N46
\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[5].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[5].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[26].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[5].FF|q~q\);

-- Location: LABCELL_X33_Y38_N54
\reg_file|FILE_REG_HW|Mux11~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux11~2_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[5].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[5].FF|q~q\ & ( ((!address(2) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[5].FF|q~q\))) # (address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[5].FF|q~q\))) # (address(3)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[5].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[5].FF|q~q\ & ( (!address(3) & ((!address(2) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[5].FF|q~q\))) # (address(2) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[5].FF|q~q\)))) # (address(3) & (((!address(2))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[5].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[5].FF|q~q\ & 
-- ( (!address(3) & ((!address(2) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[5].FF|q~q\))) # (address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[5].FF|q~q\)))) # (address(3) & (((address(2))))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[5].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[5].FF|q~q\ & ( (!address(3) & ((!address(2) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[5].FF|q~q\))) # 
-- (address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[5].FF|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100111011101011111001000100101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(3),
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[5].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[5].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(2),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[5].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[5].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux11~2_combout\);

-- Location: LABCELL_X36_Y33_N3
\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[5].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[5].FF|q~feeder_combout\ = ( \reg_file|WRITE[5].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[5].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[5].FF|q~feeder_combout\);

-- Location: FF_X36_Y33_N4
\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[5].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[5].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[16].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[5].FF|q~q\);

-- Location: FF_X33_Y33_N8
\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[5].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[5].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[24].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[5].FF|q~q\);

-- Location: LABCELL_X36_Y33_N36
\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[5].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[5].FF|q~feeder_combout\ = ( \reg_file|WRITE[5].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[5].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[5].FF|q~feeder_combout\);

-- Location: FF_X36_Y33_N37
\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[5].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[5].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[20].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[5].FF|q~q\);

-- Location: FF_X33_Y33_N44
\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[5].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[5].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[28].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[5].FF|q~q\);

-- Location: LABCELL_X33_Y33_N42
\reg_file|FILE_REG_HW|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux11~0_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[5].FF|q~q\ & ( address(3) & ( (address(2)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[5].FF|q~q\) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[5].FF|q~q\ & ( address(3) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[5].FF|q~q\ & !address(2)) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[5].FF|q~q\ & ( 
-- !address(3) & ( (!address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[5].FF|q~q\)) # (address(2) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[5].FF|q~q\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[5].FF|q~q\ & ( !address(3) & ( (!address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[5].FF|q~q\)) # (address(2) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[5].FF|q~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[5].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[5].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[5].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(2),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[5].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(3),
	combout => \reg_file|FILE_REG_HW|Mux11~0_combout\);

-- Location: FF_X36_Y33_N16
\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[5].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[5].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[21].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[5].FF|q~q\);

-- Location: FF_X35_Y33_N37
\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[5].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[5].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[17].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[5].FF|q~q\);

-- Location: FF_X35_Y37_N44
\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[5].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[5].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[29].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[5].FF|q~q\);

-- Location: LABCELL_X35_Y37_N15
\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[5].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[5].FF|q~feeder_combout\ = \reg_file|WRITE[5].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_WRITE[5].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[5].FF|q~feeder_combout\);

-- Location: FF_X35_Y37_N16
\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[5].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[5].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[25].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[5].FF|q~q\);

-- Location: LABCELL_X35_Y37_N42
\reg_file|FILE_REG_HW|Mux11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux11~1_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[5].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[5].FF|q~q\ & ( ((!address(2) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[5].FF|q~q\))) # (address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[5].FF|q~q\))) # (address(3)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[5].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[5].FF|q~q\ & ( (!address(2) & (((address(3)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[5].FF|q~q\)))) # (address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[5].FF|q~q\ 
-- & ((!address(3))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[5].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[5].FF|q~q\ & ( (!address(2) & (((\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[5].FF|q~q\ 
-- & !address(3))))) # (address(2) & (((address(3))) # (\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[5].FF|q~q\))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[5].FF|q~q\ & ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[5].FF|q~q\ & ( (!address(3) & ((!address(2) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[5].FF|q~q\))) # (address(2) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[5].FF|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101010000111100110101111100000011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[5].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[5].FF|ALT_INV_q~q\,
	datac => ALT_INV_address(2),
	datad => ALT_INV_address(3),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[5].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[5].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux11~1_combout\);

-- Location: FF_X30_Y36_N35
\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[5].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[5].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[27].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[5].FF|q~q\);

-- Location: MLABCELL_X34_Y36_N42
\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[5].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[5].FF|q~feeder_combout\ = ( \reg_file|WRITE[5].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[5].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[5].FF|q~feeder_combout\);

-- Location: FF_X34_Y36_N44
\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[5].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[5].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[23].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[5].FF|q~q\);

-- Location: FF_X30_Y36_N8
\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[5].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[5].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[31].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[5].FF|q~q\);

-- Location: FF_X30_Y36_N55
\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[5].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[5].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[19].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[5].FF|q~q\);

-- Location: LABCELL_X30_Y36_N6
\reg_file|FILE_REG_HW|Mux11~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux11~3_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[5].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[5].FF|q~q\ & ( (!address(3) & (((!address(2)) # 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[5].FF|q~q\)))) # (address(3) & (((address(2))) # (\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[5].FF|q~q\))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[5].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[5].FF|q~q\ & ( (!address(3) & (((!address(2)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[5].FF|q~q\)))) # (address(3) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[5].FF|q~q\ & ((!address(2))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[5].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[5].FF|q~q\ & ( (!address(3) & 
-- (((\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[5].FF|q~q\ & address(2))))) # (address(3) & (((address(2))) # (\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[5].FF|q~q\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[5].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[5].FF|q~q\ & ( (!address(3) & (((\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[5].FF|q~q\ & address(2))))) # 
-- (address(3) & (\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[5].FF|q~q\ & ((!address(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000000001010011111111110101001100001111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[5].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[5].FF|ALT_INV_q~q\,
	datac => ALT_INV_address(3),
	datad => ALT_INV_address(2),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[5].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[5].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux11~3_combout\);

-- Location: LABCELL_X30_Y36_N57
\reg_file|FILE_REG_HW|Mux11~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux11~4_combout\ = ( \reg_file|FILE_REG_HW|Mux11~1_combout\ & ( \reg_file|FILE_REG_HW|Mux11~3_combout\ & ( ((!address(1) & ((\reg_file|FILE_REG_HW|Mux11~0_combout\))) # (address(1) & (\reg_file|FILE_REG_HW|Mux11~2_combout\))) # 
-- (address(0)) ) ) ) # ( !\reg_file|FILE_REG_HW|Mux11~1_combout\ & ( \reg_file|FILE_REG_HW|Mux11~3_combout\ & ( (!address(0) & ((!address(1) & ((\reg_file|FILE_REG_HW|Mux11~0_combout\))) # (address(1) & (\reg_file|FILE_REG_HW|Mux11~2_combout\)))) # 
-- (address(0) & (((address(1))))) ) ) ) # ( \reg_file|FILE_REG_HW|Mux11~1_combout\ & ( !\reg_file|FILE_REG_HW|Mux11~3_combout\ & ( (!address(0) & ((!address(1) & ((\reg_file|FILE_REG_HW|Mux11~0_combout\))) # (address(1) & 
-- (\reg_file|FILE_REG_HW|Mux11~2_combout\)))) # (address(0) & (((!address(1))))) ) ) ) # ( !\reg_file|FILE_REG_HW|Mux11~1_combout\ & ( !\reg_file|FILE_REG_HW|Mux11~3_combout\ & ( (!address(0) & ((!address(1) & ((\reg_file|FILE_REG_HW|Mux11~0_combout\))) # 
-- (address(1) & (\reg_file|FILE_REG_HW|Mux11~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010010111110010001000001010011101110101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(0),
	datab => \reg_file|FILE_REG_HW|ALT_INV_Mux11~2_combout\,
	datac => \reg_file|FILE_REG_HW|ALT_INV_Mux11~0_combout\,
	datad => ALT_INV_address(1),
	datae => \reg_file|FILE_REG_HW|ALT_INV_Mux11~1_combout\,
	dataf => \reg_file|FILE_REG_HW|ALT_INV_Mux11~3_combout\,
	combout => \reg_file|FILE_REG_HW|Mux11~4_combout\);

-- Location: LABCELL_X42_Y37_N24
\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[5].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[5].FF|q~feeder_combout\ = ( \reg_file|WRITE[5].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[5].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[5].FF|q~feeder_combout\);

-- Location: FF_X42_Y37_N25
\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[5].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[5].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[9].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[5].FF|q~q\);

-- Location: FF_X46_Y36_N37
\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[5].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|WRITE[5].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[11].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[5].FF|q~q\);

-- Location: FF_X42_Y37_N2
\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[5].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[5].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[10].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[5].FF|q~q\);

-- Location: LABCELL_X42_Y37_N48
\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[5].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[5].FF|q~feeder_combout\ = ( \reg_file|WRITE[5].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[5].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[5].FF|q~feeder_combout\);

-- Location: FF_X42_Y37_N50
\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[5].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[5].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[8].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[5].FF|q~q\);

-- Location: LABCELL_X42_Y37_N0
\reg_file|FILE_REG_HW|Mux11~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux11~8_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[5].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[5].FF|q~q\ & ( (!address(0)) # ((!address(1) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[5].FF|q~q\)) # (address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[5].FF|q~q\)))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[5].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[5].FF|q~q\ & ( (!address(0) & (((!address(1))))) # (address(0) & ((!address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[5].FF|q~q\)) # (address(1) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[5].FF|q~q\))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[5].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[5].FF|q~q\ & ( (!address(0) & (((address(1))))) 
-- # (address(0) & ((!address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[5].FF|q~q\)) # (address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[5].FF|q~q\))))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[5].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[5].FF|q~q\ & ( (address(0) & ((!address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[5].FF|q~q\)) # (address(1) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[5].FF|q~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(0),
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[5].FF|ALT_INV_q~q\,
	datac => ALT_INV_address(1),
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[5].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[5].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[5].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux11~8_combout\);

-- Location: MLABCELL_X39_Y36_N54
\reg_file|READ[5].read_tri~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|READ[5].read_tri~1_combout\ = (\reg_file|read_cond~combout\ & (((!\reg_file|FILE_REG_HW|Mux11~8_combout\) # (!\reg_file|FILE_REG_HW|Mux13~0_combout\)) # (address(4))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110001001100110011000100110011001100010011001100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(4),
	datab => \reg_file|ALT_INV_read_cond~combout\,
	datac => \reg_file|FILE_REG_HW|ALT_INV_Mux11~8_combout\,
	datad => \reg_file|FILE_REG_HW|ALT_INV_Mux13~0_combout\,
	combout => \reg_file|READ[5].read_tri~1_combout\);

-- Location: FF_X36_Y38_N56
\write_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => hex_value(5),
	sload => VCC,
	ena => \ALT_INV_rw_state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => write_data(5));

-- Location: LABCELL_X36_Y38_N54
\data_bus[5]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_bus[5]~35_combout\ = (rw_state(2) & (!rw_state(1) & !write_data(5)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000000010001000000000001000100000000000100010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rw_state(2),
	datab => ALT_INV_rw_state(1),
	datad => ALT_INV_write_data(5),
	combout => \data_bus[5]~35_combout\);

-- Location: FF_X39_Y35_N13
\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[5].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[5].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[6].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[5].FF|q~q\);

-- Location: FF_X33_Y37_N58
\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[5].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[5].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[4].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[5].FF|q~q\);

-- Location: FF_X33_Y37_N44
\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[5].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[5].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[7].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[5].FF|q~q\);

-- Location: FF_X33_Y37_N35
\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[5].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[5].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[5].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[5].FF|q~q\);

-- Location: LABCELL_X33_Y37_N42
\reg_file|FILE_REG_HW|Mux11~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux11~6_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[5].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[5].FF|q~q\ & ( ((!address(1) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[5].FF|q~q\))) # (address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[5].FF|q~q\))) # (address(0)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[5].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[5].FF|q~q\ & ( (!address(1) & (((address(0)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[5].FF|q~q\)))) # (address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[5].FF|q~q\ & 
-- ((!address(0))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[5].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[5].FF|q~q\ & ( (!address(1) & (((\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[5].FF|q~q\ & 
-- !address(0))))) # (address(1) & (((address(0))) # (\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[5].FF|q~q\))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[5].FF|q~q\ & ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[5].FF|q~q\ & ( (!address(0) & ((!address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[5].FF|q~q\))) # (address(1) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[5].FF|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110101010100011011101010100001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(1),
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[5].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[5].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(0),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[5].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[5].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux11~6_combout\);

-- Location: FF_X39_Y37_N53
\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[5].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[5].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[0].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[5].FF|q~q\);

-- Location: FF_X39_Y37_N29
\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[5].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[5].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[1].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[5].FF|q~q\);

-- Location: FF_X39_Y37_N8
\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[5].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[5].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[3].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[5].FF|q~q\);

-- Location: LABCELL_X40_Y34_N21
\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[5].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[5].FF|q~feeder_combout\ = ( \reg_file|WRITE[5].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[5].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[5].FF|q~feeder_combout\);

-- Location: FF_X40_Y34_N22
\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[5].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[5].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[2].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[5].FF|q~q\);

-- Location: MLABCELL_X39_Y37_N6
\reg_file|FILE_REG_HW|Mux11~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux11~7_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[5].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[5].FF|q~q\ & ( ((!address(0) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[5].FF|q~q\)) # (address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[5].FF|q~q\)))) # (address(1)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[5].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[5].FF|q~q\ & ( (!address(1) & ((!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[5].FF|q~q\)) # (address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[5].FF|q~q\))))) 
-- # (address(1) & (((!address(0))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[5].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[5].FF|q~q\ & ( (!address(1) & ((!address(0) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[5].FF|q~q\)) # (address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[5].FF|q~q\))))) # (address(1) & (((address(0))))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[5].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[5].FF|q~q\ & ( (!address(1) & ((!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[5].FF|q~q\)) # (address(0) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[5].FF|q~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000011111101110111000011000111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[5].FF|ALT_INV_q~q\,
	datab => ALT_INV_address(1),
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[5].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(0),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[5].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[5].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux11~7_combout\);

-- Location: MLABCELL_X34_Y35_N15
\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[5].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[5].FF|q~feeder_combout\ = \reg_file|WRITE[5].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_WRITE[5].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[5].FF|q~feeder_combout\);

-- Location: FF_X34_Y35_N16
\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[5].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[5].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[12].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[5].FF|q~q\);

-- Location: FF_X40_Y38_N10
\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[5].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[5].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[13].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[5].FF|q~q\);

-- Location: FF_X40_Y38_N44
\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[5].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[5].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[14].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[5].FF|q~q\);

-- Location: FF_X40_Y38_N20
\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[5].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[5].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[15].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[5].FF|q~q\);

-- Location: LABCELL_X40_Y38_N18
\reg_file|FILE_REG_HW|Mux11~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux11~5_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[5].FF|q~q\ & ( address(1) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[5].FF|q~q\) # (address(0)) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[5].FF|q~q\ & ( address(1) & ( (!address(0) & \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[5].FF|q~q\) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[5].FF|q~q\ & ( 
-- !address(1) & ( (!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[5].FF|q~q\)) # (address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[5].FF|q~q\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[5].FF|q~q\ & ( !address(1) & ( (!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[5].FF|q~q\)) # (address(0) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[5].FF|q~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[5].FF|ALT_INV_q~q\,
	datab => ALT_INV_address(0),
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[5].FF|ALT_INV_q~q\,
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[5].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[5].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(1),
	combout => \reg_file|FILE_REG_HW|Mux11~5_combout\);

-- Location: MLABCELL_X39_Y36_N18
\reg_file|READ[5].read_tri~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|READ[5].read_tri~0_combout\ = ( \reg_file|FILE_REG_HW|Mux11~5_combout\ & ( address(2) & ( (!address(4) & ((\reg_file|FILE_REG_HW|Mux11~6_combout\) # (address(3)))) ) ) ) # ( !\reg_file|FILE_REG_HW|Mux11~5_combout\ & ( address(2) & ( (!address(4) 
-- & (!address(3) & \reg_file|FILE_REG_HW|Mux11~6_combout\)) ) ) ) # ( \reg_file|FILE_REG_HW|Mux11~5_combout\ & ( !address(2) & ( (!address(4) & (!address(3) & \reg_file|FILE_REG_HW|Mux11~7_combout\)) ) ) ) # ( !\reg_file|FILE_REG_HW|Mux11~5_combout\ & ( 
-- !address(2) & ( (!address(4) & (!address(3) & \reg_file|FILE_REG_HW|Mux11~7_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000001000100000001000000010000010101000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(4),
	datab => ALT_INV_address(3),
	datac => \reg_file|FILE_REG_HW|ALT_INV_Mux11~6_combout\,
	datad => \reg_file|FILE_REG_HW|ALT_INV_Mux11~7_combout\,
	datae => \reg_file|FILE_REG_HW|ALT_INV_Mux11~5_combout\,
	dataf => ALT_INV_address(2),
	combout => \reg_file|READ[5].read_tri~0_combout\);

-- Location: MLABCELL_X39_Y36_N30
\data_bus[5]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_bus[5]~36_combout\ = ( \data_bus[20]~0_combout\ & ( \reg_file|READ[5].read_tri~0_combout\ & ( \data_bus[5]~35_combout\ ) ) ) # ( \data_bus[20]~0_combout\ & ( !\reg_file|READ[5].read_tri~0_combout\ & ( ((\reg_file|READ[5].read_tri~1_combout\ & 
-- ((!address(4)) # (!\reg_file|FILE_REG_HW|Mux11~4_combout\)))) # (\data_bus[5]~35_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011101111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(4),
	datab => \reg_file|FILE_REG_HW|ALT_INV_Mux11~4_combout\,
	datac => \reg_file|ALT_INV_READ[5].read_tri~1_combout\,
	datad => \ALT_INV_data_bus[5]~35_combout\,
	datae => \ALT_INV_data_bus[20]~0_combout\,
	dataf => \reg_file|ALT_INV_READ[5].read_tri~0_combout\,
	combout => \data_bus[5]~36_combout\);

-- Location: FF_X36_Y38_N53
\write_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => hex_value(4),
	sload => VCC,
	ena => \ALT_INV_rw_state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => write_data(4));

-- Location: LABCELL_X36_Y38_N51
\data_bus[4]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_bus[4]~33_combout\ = (rw_state(2) & (!rw_state(1) & !write_data(4)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000000010001000000000001000100000000000100010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rw_state(2),
	datab => ALT_INV_rw_state(1),
	datad => ALT_INV_write_data(4),
	combout => \data_bus[4]~33_combout\);

-- Location: LABCELL_X46_Y36_N3
\reg_file|WRITE[4].write_tri~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|WRITE[4].write_tri~0_combout\ = ( \data_bus[4]~34_combout\ & ( (!rw_state(2)) # (rw_state(1)) ) ) # ( !\data_bus[4]~34_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_rw_state(1),
	datad => ALT_INV_rw_state(2),
	dataf => \ALT_INV_data_bus[4]~34_combout\,
	combout => \reg_file|WRITE[4].write_tri~0_combout\);

-- Location: FF_X46_Y36_N4
\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[4].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|WRITE[4].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[11].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[4].FF|q~q\);

-- Location: FF_X42_Y37_N11
\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[4].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[4].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[8].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[4].FF|q~q\);

-- Location: FF_X42_Y37_N35
\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[4].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[4].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[9].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[4].FF|q~q\);

-- Location: FF_X42_Y37_N44
\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[4].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[4].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[10].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[4].FF|q~q\);

-- Location: LABCELL_X42_Y37_N42
\reg_file|FILE_REG_HW|Mux9~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux9~8_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[4].FF|q~q\ & ( address(0) & ( (!address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[4].FF|q~q\))) # (address(1) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[4].FF|q~q\)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[4].FF|q~q\ & ( address(0) & ( (!address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[4].FF|q~q\))) # 
-- (address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[4].FF|q~q\)) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[4].FF|q~q\ & ( !address(0) & ( (address(1)) # 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[4].FF|q~q\) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[4].FF|q~q\ & ( !address(0) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[4].FF|q~q\ & !address(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[4].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[4].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[4].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(1),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[4].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(0),
	combout => \reg_file|FILE_REG_HW|Mux9~8_combout\);

-- Location: MLABCELL_X39_Y36_N0
\reg_file|READ[4].read_tri~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|READ[4].read_tri~1_combout\ = ( \reg_file|FILE_REG_HW|Mux9~8_combout\ & ( (\reg_file|read_cond~combout\ & ((!\reg_file|FILE_REG_HW|Mux13~0_combout\) # (address(4)))) ) ) # ( !\reg_file|FILE_REG_HW|Mux9~8_combout\ & ( \reg_file|read_cond~combout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011000100010011001100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(4),
	datab => \reg_file|ALT_INV_read_cond~combout\,
	datad => \reg_file|FILE_REG_HW|ALT_INV_Mux13~0_combout\,
	dataf => \reg_file|FILE_REG_HW|ALT_INV_Mux9~8_combout\,
	combout => \reg_file|READ[4].read_tri~1_combout\);

-- Location: FF_X31_Y34_N11
\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[4].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[4].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[27].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[4].FF|q~q\);

-- Location: FF_X34_Y36_N53
\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[4].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[4].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[23].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[4].FF|q~q\);

-- Location: FF_X31_Y34_N26
\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[4].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[4].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[31].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[4].FF|q~q\);

-- Location: MLABCELL_X34_Y34_N36
\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[4].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[4].FF|q~feeder_combout\ = ( \reg_file|WRITE[4].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[4].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[4].FF|q~feeder_combout\);

-- Location: FF_X34_Y34_N38
\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[4].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[4].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[19].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[4].FF|q~q\);

-- Location: LABCELL_X31_Y34_N24
\reg_file|FILE_REG_HW|Mux9~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux9~3_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[4].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[4].FF|q~q\ & ( (!address(3) & (((!address(2)) # 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[4].FF|q~q\)))) # (address(3) & (((address(2))) # (\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[4].FF|q~q\))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[4].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[4].FF|q~q\ & ( (!address(3) & (((!address(2)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[4].FF|q~q\)))) # (address(3) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[4].FF|q~q\ & (!address(2)))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[4].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[4].FF|q~q\ & ( (!address(3) & 
-- (((address(2) & \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[4].FF|q~q\)))) # (address(3) & (((address(2))) # (\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[4].FF|q~q\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[4].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[4].FF|q~q\ & ( (!address(3) & (((address(2) & \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[4].FF|q~q\)))) # 
-- (address(3) & (\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[4].FF|q~q\ & (!address(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(3),
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[4].FF|ALT_INV_q~q\,
	datac => ALT_INV_address(2),
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[4].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[4].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[4].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux9~3_combout\);

-- Location: FF_X34_Y36_N58
\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[4].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[4].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[22].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[4].FF|q~q\);

-- Location: LABCELL_X33_Y36_N39
\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[4].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[4].FF|q~feeder_combout\ = ( \reg_file|WRITE[4].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[4].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[4].FF|q~feeder_combout\);

-- Location: FF_X33_Y36_N41
\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[4].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[4].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[26].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[4].FF|q~q\);

-- Location: FF_X34_Y36_N17
\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[4].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[4].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[18].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[4].FF|q~q\);

-- Location: FF_X33_Y36_N14
\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[4].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[4].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[30].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[4].FF|q~q\);

-- Location: LABCELL_X33_Y36_N12
\reg_file|FILE_REG_HW|Mux9~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux9~2_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[4].FF|q~q\ & ( address(2) & ( (address(3)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[4].FF|q~q\) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[4].FF|q~q\ & ( address(2) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[4].FF|q~q\ & !address(3)) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[4].FF|q~q\ & ( 
-- !address(2) & ( (!address(3) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[4].FF|q~q\))) # (address(3) & (\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[4].FF|q~q\)) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[4].FF|q~q\ & ( !address(2) & ( (!address(3) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[4].FF|q~q\))) # (address(3) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[4].FF|q~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[4].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[4].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[4].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(3),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[4].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(2),
	combout => \reg_file|FILE_REG_HW|Mux9~2_combout\);

-- Location: LABCELL_X37_Y33_N51
\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[4].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[4].FF|q~feeder_combout\ = ( \reg_file|WRITE[4].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[4].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[4].FF|q~feeder_combout\);

-- Location: FF_X37_Y33_N53
\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[4].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[4].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[25].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[4].FF|q~q\);

-- Location: LABCELL_X31_Y35_N12
\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[4].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[4].FF|q~feeder_combout\ = ( \reg_file|WRITE[4].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[4].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[4].FF|q~feeder_combout\);

-- Location: FF_X31_Y35_N14
\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[4].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[4].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[21].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[4].FF|q~q\);

-- Location: FF_X35_Y33_N20
\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[4].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[4].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[17].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[4].FF|q~q\);

-- Location: FF_X31_Y35_N50
\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[4].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[4].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[29].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[4].FF|q~q\);

-- Location: LABCELL_X31_Y35_N48
\reg_file|FILE_REG_HW|Mux9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux9~1_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[4].FF|q~q\ & ( address(2) & ( (address(3)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[4].FF|q~q\) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[4].FF|q~q\ & ( address(2) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[4].FF|q~q\ & !address(3)) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[4].FF|q~q\ & ( 
-- !address(2) & ( (!address(3) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[4].FF|q~q\))) # (address(3) & (\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[4].FF|q~q\)) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[4].FF|q~q\ & ( !address(2) & ( (!address(3) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[4].FF|q~q\))) # (address(3) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[4].FF|q~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[4].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[4].FF|ALT_INV_q~q\,
	datac => ALT_INV_address(3),
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[4].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[4].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(2),
	combout => \reg_file|FILE_REG_HW|Mux9~1_combout\);

-- Location: FF_X35_Y37_N59
\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[4].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[4].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[24].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[4].FF|q~q\);

-- Location: LABCELL_X31_Y37_N36
\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[4].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[4].FF|q~feeder_combout\ = ( \reg_file|WRITE[4].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[4].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[4].FF|q~feeder_combout\);

-- Location: FF_X31_Y37_N37
\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[4].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[4].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[20].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[4].FF|q~q\);

-- Location: FF_X31_Y37_N20
\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[4].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[4].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[28].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[4].FF|q~q\);

-- Location: FF_X30_Y37_N35
\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[4].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[4].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[16].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[4].FF|q~q\);

-- Location: LABCELL_X31_Y37_N18
\reg_file|FILE_REG_HW|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux9~0_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[4].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[4].FF|q~q\ & ( (!address(3) & ((!address(2)) # 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[4].FF|q~q\)))) # (address(3) & (((\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[4].FF|q~q\)) # (address(2)))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[4].FF|q~q\ & 
-- ( \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[4].FF|q~q\ & ( (!address(3) & ((!address(2)) # ((\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[4].FF|q~q\)))) # (address(3) & (!address(2) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[4].FF|q~q\))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[4].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[4].FF|q~q\ & ( (!address(3) & (address(2) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[4].FF|q~q\)))) # (address(3) & (((\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[4].FF|q~q\)) # (address(2)))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[4].FF|q~q\ & 
-- ( !\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[4].FF|q~q\ & ( (!address(3) & (address(2) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[4].FF|q~q\)))) # (address(3) & (!address(2) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[4].FF|q~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(3),
	datab => ALT_INV_address(2),
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[4].FF|ALT_INV_q~q\,
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[4].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[4].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[4].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux9~0_combout\);

-- Location: LABCELL_X33_Y36_N21
\reg_file|FILE_REG_HW|Mux9~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux9~4_combout\ = ( \reg_file|FILE_REG_HW|Mux9~0_combout\ & ( address(0) & ( (!address(1) & ((\reg_file|FILE_REG_HW|Mux9~1_combout\))) # (address(1) & (\reg_file|FILE_REG_HW|Mux9~3_combout\)) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|Mux9~0_combout\ & ( address(0) & ( (!address(1) & ((\reg_file|FILE_REG_HW|Mux9~1_combout\))) # (address(1) & (\reg_file|FILE_REG_HW|Mux9~3_combout\)) ) ) ) # ( \reg_file|FILE_REG_HW|Mux9~0_combout\ & ( !address(0) & ( (!address(1)) 
-- # (\reg_file|FILE_REG_HW|Mux9~2_combout\) ) ) ) # ( !\reg_file|FILE_REG_HW|Mux9~0_combout\ & ( !address(0) & ( (\reg_file|FILE_REG_HW|Mux9~2_combout\ & address(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|ALT_INV_Mux9~3_combout\,
	datab => \reg_file|FILE_REG_HW|ALT_INV_Mux9~2_combout\,
	datac => ALT_INV_address(1),
	datad => \reg_file|FILE_REG_HW|ALT_INV_Mux9~1_combout\,
	datae => \reg_file|FILE_REG_HW|ALT_INV_Mux9~0_combout\,
	dataf => ALT_INV_address(0),
	combout => \reg_file|FILE_REG_HW|Mux9~4_combout\);

-- Location: FF_X40_Y34_N19
\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[4].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[4].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[2].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[4].FF|q~q\);

-- Location: MLABCELL_X39_Y37_N48
\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[4].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[4].FF|q~feeder_combout\ = ( \reg_file|WRITE[4].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[4].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[4].FF|q~feeder_combout\);

-- Location: FF_X39_Y37_N49
\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[4].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[4].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[0].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[4].FF|q~q\);

-- Location: MLABCELL_X39_Y37_N24
\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[4].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[4].FF|q~feeder_combout\ = ( \reg_file|WRITE[4].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[4].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[4].FF|q~feeder_combout\);

-- Location: FF_X39_Y37_N26
\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[4].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[4].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[1].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[4].FF|q~q\);

-- Location: FF_X39_Y37_N2
\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[4].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[4].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[3].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[4].FF|q~q\);

-- Location: MLABCELL_X39_Y37_N0
\reg_file|FILE_REG_HW|Mux9~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux9~7_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[4].FF|q~q\ & ( address(1) & ( (address(0)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[4].FF|q~q\) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[4].FF|q~q\ & ( address(1) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[4].FF|q~q\ & !address(0)) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[4].FF|q~q\ & ( 
-- !address(1) & ( (!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[4].FF|q~q\)) # (address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[4].FF|q~q\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[4].FF|q~q\ & ( !address(1) & ( (!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[4].FF|q~q\)) # (address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[4].FF|q~q\))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[4].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[4].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[4].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(0),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[4].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(1),
	combout => \reg_file|FILE_REG_HW|Mux9~7_combout\);

-- Location: LABCELL_X33_Y34_N39
\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[4].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[4].FF|q~feeder_combout\ = \reg_file|WRITE[4].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_WRITE[4].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[4].FF|q~feeder_combout\);

-- Location: FF_X33_Y34_N40
\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[4].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[4].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[13].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[4].FF|q~q\);

-- Location: MLABCELL_X34_Y33_N18
\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[4].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[4].FF|q~feeder_combout\ = ( \reg_file|WRITE[4].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[4].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[4].FF|q~feeder_combout\);

-- Location: FF_X34_Y33_N19
\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[4].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[4].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[12].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[4].FF|q~q\);

-- Location: FF_X39_Y33_N38
\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[4].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[4].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[15].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[4].FF|q~q\);

-- Location: FF_X39_Y33_N53
\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[4].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[4].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[14].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[4].FF|q~q\);

-- Location: MLABCELL_X39_Y33_N36
\reg_file|FILE_REG_HW|Mux9~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux9~5_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[4].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[4].FF|q~q\ & ( ((!address(0) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[4].FF|q~q\))) # (address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[4].FF|q~q\))) # (address(1)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[4].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[4].FF|q~q\ & ( (!address(1) & ((!address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[4].FF|q~q\))) # (address(0) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[4].FF|q~q\)))) # (address(1) & (((!address(0))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[4].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[4].FF|q~q\ & 
-- ( (!address(1) & ((!address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[4].FF|q~q\))) # (address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[4].FF|q~q\)))) # (address(1) & (((address(0))))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[4].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[4].FF|q~q\ & ( (!address(1) & ((!address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[4].FF|q~q\))) # 
-- (address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[4].FF|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(1),
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[4].FF|ALT_INV_q~q\,
	datac => ALT_INV_address(0),
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[4].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[4].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[4].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux9~5_combout\);

-- Location: LABCELL_X33_Y37_N30
\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[4].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[4].FF|q~feeder_combout\ = ( \reg_file|WRITE[4].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[4].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[4].FF|q~feeder_combout\);

-- Location: FF_X33_Y37_N32
\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[4].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[4].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[5].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[4].FF|q~q\);

-- Location: LABCELL_X33_Y37_N54
\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[4].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[4].FF|q~feeder_combout\ = ( \reg_file|WRITE[4].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[4].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[4].FF|q~feeder_combout\);

-- Location: FF_X33_Y37_N56
\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[4].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[4].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[4].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[4].FF|q~q\);

-- Location: FF_X33_Y37_N38
\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[4].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[4].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[7].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[4].FF|q~q\);

-- Location: FF_X39_Y35_N23
\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[4].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[4].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[6].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[4].FF|q~q\);

-- Location: LABCELL_X33_Y37_N36
\reg_file|FILE_REG_HW|Mux9~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux9~6_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[4].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[4].FF|q~q\ & ( ((!address(0) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[4].FF|q~q\))) # (address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[4].FF|q~q\))) # (address(1)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[4].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[4].FF|q~q\ & ( (!address(1) & ((!address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[4].FF|q~q\))) # (address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[4].FF|q~q\)))) 
-- # (address(1) & (((!address(0))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[4].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[4].FF|q~q\ & ( (!address(1) & ((!address(0) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[4].FF|q~q\))) # (address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[4].FF|q~q\)))) # (address(1) & (((address(0))))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[4].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[4].FF|q~q\ & ( (!address(1) & ((!address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[4].FF|q~q\))) # (address(0) 
-- & (\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[4].FF|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100111011101011111001000100101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(1),
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[4].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[4].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(0),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[4].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[4].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux9~6_combout\);

-- Location: MLABCELL_X34_Y33_N12
\reg_file|READ[4].read_tri~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|READ[4].read_tri~0_combout\ = ( !address(4) & ( \reg_file|FILE_REG_HW|Mux9~6_combout\ & ( (!address(2) & (\reg_file|FILE_REG_HW|Mux9~7_combout\ & (!address(3)))) # (address(2) & (((!address(3)) # (\reg_file|FILE_REG_HW|Mux9~5_combout\)))) ) ) ) 
-- # ( !address(4) & ( !\reg_file|FILE_REG_HW|Mux9~6_combout\ & ( (!address(2) & (\reg_file|FILE_REG_HW|Mux9~7_combout\ & (!address(3)))) # (address(2) & (((address(3) & \reg_file|FILE_REG_HW|Mux9~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011000000000000000001110000011100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|ALT_INV_Mux9~7_combout\,
	datab => ALT_INV_address(2),
	datac => ALT_INV_address(3),
	datad => \reg_file|FILE_REG_HW|ALT_INV_Mux9~5_combout\,
	datae => ALT_INV_address(4),
	dataf => \reg_file|FILE_REG_HW|ALT_INV_Mux9~6_combout\,
	combout => \reg_file|READ[4].read_tri~0_combout\);

-- Location: MLABCELL_X39_Y36_N12
\data_bus[4]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_bus[4]~34_combout\ = ( \data_bus[20]~0_combout\ & ( \reg_file|READ[4].read_tri~0_combout\ & ( \data_bus[4]~33_combout\ ) ) ) # ( \data_bus[20]~0_combout\ & ( !\reg_file|READ[4].read_tri~0_combout\ & ( ((\reg_file|READ[4].read_tri~1_combout\ & 
-- ((!address(4)) # (!\reg_file|FILE_REG_HW|Mux9~4_combout\)))) # (\data_bus[4]~33_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111110011101100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(4),
	datab => \ALT_INV_data_bus[4]~33_combout\,
	datac => \reg_file|ALT_INV_READ[4].read_tri~1_combout\,
	datad => \reg_file|FILE_REG_HW|ALT_INV_Mux9~4_combout\,
	datae => \ALT_INV_data_bus[20]~0_combout\,
	dataf => \reg_file|ALT_INV_READ[4].read_tri~0_combout\,
	combout => \data_bus[4]~34_combout\);

-- Location: LABCELL_X63_Y29_N9
\hex1|WideOr6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex1|WideOr6~0_combout\ = ( \data_bus[4]~34_combout\ & ( (\data_bus[7]~40_combout\ & (!\data_bus[6]~38_combout\ & \data_bus[5]~36_combout\)) ) ) # ( !\data_bus[4]~34_combout\ & ( (!\data_bus[7]~40_combout\ & (!\data_bus[6]~38_combout\ $ 
-- (!\data_bus[5]~36_combout\))) # (\data_bus[7]~40_combout\ & (\data_bus[6]~38_combout\ & \data_bus[5]~36_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010100101000010101010010100000000010100000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_data_bus[7]~40_combout\,
	datac => \ALT_INV_data_bus[6]~38_combout\,
	datad => \ALT_INV_data_bus[5]~36_combout\,
	dataf => \ALT_INV_data_bus[4]~34_combout\,
	combout => \hex1|WideOr6~0_combout\);

-- Location: LABCELL_X63_Y29_N12
\hex1|WideOr5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex1|WideOr5~0_combout\ = ( \data_bus[4]~34_combout\ & ( (!\data_bus[6]~38_combout\ & ((!\data_bus[7]~40_combout\) # (!\data_bus[5]~36_combout\))) ) ) # ( !\data_bus[4]~34_combout\ & ( (!\data_bus[7]~40_combout\ & ((!\data_bus[5]~36_combout\))) # 
-- (\data_bus[7]~40_combout\ & (!\data_bus[6]~38_combout\ & \data_bus[5]~36_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101001000100101010100100010011001100100010001100110010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_data_bus[7]~40_combout\,
	datab => \ALT_INV_data_bus[6]~38_combout\,
	datad => \ALT_INV_data_bus[5]~36_combout\,
	dataf => \ALT_INV_data_bus[4]~34_combout\,
	combout => \hex1|WideOr5~0_combout\);

-- Location: LABCELL_X63_Y29_N15
\hex1|WideOr4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex1|WideOr4~0_combout\ = ( \data_bus[4]~34_combout\ & ( (!\data_bus[7]~40_combout\ & (!\data_bus[6]~38_combout\)) # (\data_bus[7]~40_combout\ & (\data_bus[6]~38_combout\ & !\data_bus[5]~36_combout\)) ) ) # ( !\data_bus[4]~34_combout\ & ( 
-- (!\data_bus[7]~40_combout\ & (!\data_bus[6]~38_combout\ & !\data_bus[5]~36_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000010011000100110001001100010011000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_data_bus[7]~40_combout\,
	datab => \ALT_INV_data_bus[6]~38_combout\,
	datac => \ALT_INV_data_bus[5]~36_combout\,
	dataf => \ALT_INV_data_bus[4]~34_combout\,
	combout => \hex1|WideOr4~0_combout\);

-- Location: LABCELL_X63_Y29_N48
\hex1|WideOr3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex1|WideOr3~0_combout\ = ( \data_bus[4]~34_combout\ & ( (!\data_bus[7]~40_combout\ & (\data_bus[6]~38_combout\ & !\data_bus[5]~36_combout\)) # (\data_bus[7]~40_combout\ & (!\data_bus[6]~38_combout\ & \data_bus[5]~36_combout\)) ) ) # ( 
-- !\data_bus[4]~34_combout\ & ( (!\data_bus[6]~38_combout\ & ((!\data_bus[5]~36_combout\))) # (\data_bus[6]~38_combout\ & (\data_bus[7]~40_combout\ & \data_bus[5]~36_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000010001110011000001000100100010010001000010001001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_data_bus[7]~40_combout\,
	datab => \ALT_INV_data_bus[6]~38_combout\,
	datad => \ALT_INV_data_bus[5]~36_combout\,
	dataf => \ALT_INV_data_bus[4]~34_combout\,
	combout => \hex1|WideOr3~0_combout\);

-- Location: LABCELL_X63_Y29_N51
\hex1|WideOr2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex1|WideOr2~0_combout\ = ( \data_bus[4]~34_combout\ & ( (\data_bus[7]~40_combout\ & (!\data_bus[6]~38_combout\ & \data_bus[5]~36_combout\)) ) ) # ( !\data_bus[4]~34_combout\ & ( ((\data_bus[6]~38_combout\ & \data_bus[5]~36_combout\)) # 
-- (\data_bus[7]~40_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011101010111010101110101011100000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_data_bus[7]~40_combout\,
	datab => \ALT_INV_data_bus[6]~38_combout\,
	datac => \ALT_INV_data_bus[5]~36_combout\,
	dataf => \ALT_INV_data_bus[4]~34_combout\,
	combout => \hex1|WideOr2~0_combout\);

-- Location: LABCELL_X63_Y29_N54
\hex1|WideOr1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex1|WideOr1~0_combout\ = ( \data_bus[4]~34_combout\ & ( (\data_bus[7]~40_combout\ & (\data_bus[6]~38_combout\ & !\data_bus[5]~36_combout\)) ) ) # ( !\data_bus[4]~34_combout\ & ( !\data_bus[7]~40_combout\ $ (((!\data_bus[5]~36_combout\) # 
-- (\data_bus[6]~38_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110011001010101011001100100010001000000000001000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_data_bus[7]~40_combout\,
	datab => \ALT_INV_data_bus[6]~38_combout\,
	datad => \ALT_INV_data_bus[5]~36_combout\,
	dataf => \ALT_INV_data_bus[4]~34_combout\,
	combout => \hex1|WideOr1~0_combout\);

-- Location: LABCELL_X63_Y29_N57
\hex1|WideOr0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex1|WideOr0~0_combout\ = ( \data_bus[4]~34_combout\ & ( (!\data_bus[5]~36_combout\) # (!\data_bus[7]~40_combout\ $ (!\data_bus[6]~38_combout\)) ) ) # ( !\data_bus[4]~34_combout\ & ( (!\data_bus[7]~40_combout\) # (!\data_bus[6]~38_combout\ $ 
-- (!\data_bus[5]~36_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011111010111110101111101011111011110110111101101111011011110110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_data_bus[7]~40_combout\,
	datab => \ALT_INV_data_bus[6]~38_combout\,
	datac => \ALT_INV_data_bus[5]~36_combout\,
	dataf => \ALT_INV_data_bus[4]~34_combout\,
	combout => \hex1|WideOr0~0_combout\);

-- Location: LABCELL_X37_Y32_N54
\write_data[3]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \write_data[3]~11_combout\ = ( !hex_value(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_hex_value(3),
	combout => \write_data[3]~11_combout\);

-- Location: FF_X37_Y32_N55
\write_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \write_data[3]~11_combout\,
	ena => \ALT_INV_rw_state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => write_data(3));

-- Location: LABCELL_X37_Y36_N18
\data_bus[3]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_bus[3]~47_combout\ = (rw_state(2) & (!write_data(3) & !rw_state(1)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001100000000000000110000000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_rw_state(2),
	datac => ALT_INV_write_data(3),
	datad => ALT_INV_rw_state(1),
	combout => \data_bus[3]~47_combout\);

-- Location: LABCELL_X46_Y36_N15
\reg_file|WRITE[3].write_tri~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|WRITE[3].write_tri~0_combout\ = ( \data_bus[3]~48_combout\ & ( (!rw_state(2)) # (rw_state(1)) ) ) # ( !\data_bus[3]~48_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rw_state(2),
	datab => ALT_INV_rw_state(1),
	dataf => \ALT_INV_data_bus[3]~48_combout\,
	combout => \reg_file|WRITE[3].write_tri~0_combout\);

-- Location: FF_X34_Y35_N17
\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[3].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[3].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[12].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[3].FF|q~q\);

-- Location: LABCELL_X40_Y38_N9
\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[3].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[3].FF|q~feeder_combout\ = \reg_file|WRITE[3].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_WRITE[3].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[3].FF|q~feeder_combout\);

-- Location: FF_X40_Y38_N11
\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[3].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[3].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[13].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[3].FF|q~q\);

-- Location: FF_X40_Y38_N56
\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[3].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[3].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[15].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[3].FF|q~q\);

-- Location: FF_X40_Y38_N46
\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[3].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[3].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[14].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[3].FF|q~q\);

-- Location: LABCELL_X40_Y38_N54
\reg_file|FILE_REG_HW|Mux7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux7~5_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[3].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[3].FF|q~q\ & ( ((!address(0) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[3].FF|q~q\)) # (address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[3].FF|q~q\)))) # (address(1)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[3].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[3].FF|q~q\ & ( (!address(1) & ((!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[3].FF|q~q\)) # (address(0) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[3].FF|q~q\))))) # (address(1) & (!address(0))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[3].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[3].FF|q~q\ & ( 
-- (!address(1) & ((!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[3].FF|q~q\)) # (address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[3].FF|q~q\))))) # (address(1) & (address(0))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[3].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[3].FF|q~q\ & ( (!address(1) & ((!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[3].FF|q~q\)) # (address(0) 
-- & ((\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[3].FF|q~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(1),
	datab => ALT_INV_address(0),
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[3].FF|ALT_INV_q~q\,
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[3].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[3].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[3].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux7~5_combout\);

-- Location: FF_X33_Y37_N2
\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[3].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[3].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[4].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[3].FF|q~q\);

-- Location: FF_X36_Y37_N47
\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[3].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[3].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[6].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[3].FF|q~q\);

-- Location: FF_X36_Y37_N50
\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[3].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[3].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[7].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[3].FF|q~q\);

-- Location: LABCELL_X33_Y37_N33
\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[3].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[3].FF|q~feeder_combout\ = ( \reg_file|WRITE[3].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[3].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[3].FF|q~feeder_combout\);

-- Location: FF_X33_Y37_N34
\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[3].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[3].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[5].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[3].FF|q~q\);

-- Location: LABCELL_X36_Y37_N48
\reg_file|FILE_REG_HW|Mux7~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux7~6_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[3].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[3].FF|q~q\ & ( ((!address(1) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[3].FF|q~q\)) # (address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[3].FF|q~q\)))) # (address(0)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[3].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[3].FF|q~q\ & ( (!address(0) & ((!address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[3].FF|q~q\)) # (address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[3].FF|q~q\))))) 
-- # (address(0) & (((!address(1))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[3].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[3].FF|q~q\ & ( (!address(0) & ((!address(1) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[3].FF|q~q\)) # (address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[3].FF|q~q\))))) # (address(0) & (((address(1))))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[3].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[3].FF|q~q\ & ( (!address(0) & ((!address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[3].FF|q~q\)) # (address(1) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[3].FF|q~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(0),
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[3].FF|ALT_INV_q~q\,
	datac => ALT_INV_address(1),
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[3].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[3].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[3].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux7~6_combout\);

-- Location: LABCELL_X40_Y34_N54
\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[3].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[3].FF|q~feeder_combout\ = \reg_file|WRITE[3].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_WRITE[3].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[3].FF|q~feeder_combout\);

-- Location: FF_X40_Y34_N56
\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[3].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[3].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[2].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[3].FF|q~q\);

-- Location: FF_X39_Y37_N23
\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[3].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[3].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[1].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[3].FF|q~q\);

-- Location: FF_X36_Y37_N26
\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[3].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[3].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[3].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[3].FF|q~q\);

-- Location: FF_X39_Y37_N34
\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[3].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[3].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[0].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[3].FF|q~q\);

-- Location: LABCELL_X36_Y37_N24
\reg_file|FILE_REG_HW|Mux7~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux7~7_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[3].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[3].FF|q~q\ & ( (!address(0) & ((!address(1)) # 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[3].FF|q~q\)))) # (address(0) & (((\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[3].FF|q~q\)) # (address(1)))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[3].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[3].FF|q~q\ & ( (!address(0) & ((!address(1)) # ((\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[3].FF|q~q\)))) # (address(0) & (!address(1) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[3].FF|q~q\)))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[3].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[3].FF|q~q\ & ( (!address(0) & (address(1) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[3].FF|q~q\))) # (address(0) & (((\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[3].FF|q~q\)) # (address(1)))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[3].FF|q~q\ & ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[3].FF|q~q\ & ( (!address(0) & (address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[3].FF|q~q\))) # (address(0) & (!address(1) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[3].FF|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(0),
	datab => ALT_INV_address(1),
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[3].FF|ALT_INV_q~q\,
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[3].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[3].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[3].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux7~7_combout\);

-- Location: LABCELL_X37_Y36_N12
\reg_file|READ[3].read_tri~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|READ[3].read_tri~0_combout\ = ( !address(4) & ( \reg_file|FILE_REG_HW|Mux7~7_combout\ & ( (!address(2) & (!address(3))) # (address(2) & ((!address(3) & ((\reg_file|FILE_REG_HW|Mux7~6_combout\))) # (address(3) & 
-- (\reg_file|FILE_REG_HW|Mux7~5_combout\)))) ) ) ) # ( !address(4) & ( !\reg_file|FILE_REG_HW|Mux7~7_combout\ & ( (address(2) & ((!address(3) & ((\reg_file|FILE_REG_HW|Mux7~6_combout\))) # (address(3) & (\reg_file|FILE_REG_HW|Mux7~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000000000000010001001110011010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(2),
	datab => ALT_INV_address(3),
	datac => \reg_file|FILE_REG_HW|ALT_INV_Mux7~5_combout\,
	datad => \reg_file|FILE_REG_HW|ALT_INV_Mux7~6_combout\,
	datae => ALT_INV_address(4),
	dataf => \reg_file|FILE_REG_HW|ALT_INV_Mux7~7_combout\,
	combout => \reg_file|READ[3].read_tri~0_combout\);

-- Location: LABCELL_X42_Y37_N6
\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[3].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[3].FF|q~feeder_combout\ = \reg_file|WRITE[3].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_WRITE[3].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[3].FF|q~feeder_combout\);

-- Location: FF_X42_Y37_N7
\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[3].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[3].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[8].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[3].FF|q~q\);

-- Location: LABCELL_X42_Y37_N27
\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[3].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[3].FF|q~feeder_combout\ = \reg_file|WRITE[3].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_WRITE[3].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[3].FF|q~feeder_combout\);

-- Location: FF_X42_Y37_N28
\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[3].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[3].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[9].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[3].FF|q~q\);

-- Location: FF_X46_Y36_N20
\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[3].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[3].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[10].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[3].FF|q~q\);

-- Location: FF_X46_Y36_N17
\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[3].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|WRITE[3].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[11].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[3].FF|q~q\);

-- Location: LABCELL_X46_Y36_N18
\reg_file|FILE_REG_HW|Mux7~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux7~8_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[3].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[3].FF|q~q\ & ( ((!address(0) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[3].FF|q~q\)) # (address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[3].FF|q~q\)))) # (address(1)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[3].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[3].FF|q~q\ & ( (!address(1) & ((!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[3].FF|q~q\)) # (address(0) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[3].FF|q~q\))))) # (address(1) & (((address(0))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[3].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[3].FF|q~q\ & 
-- ( (!address(1) & ((!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[3].FF|q~q\)) # (address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[3].FF|q~q\))))) # (address(1) & (((!address(0))))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[3].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[3].FF|q~q\ & ( (!address(1) & ((!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[3].FF|q~q\)) # (address(0) 
-- & ((\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[3].FF|q~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100011100000111110001000011010011110111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[3].FF|ALT_INV_q~q\,
	datab => ALT_INV_address(1),
	datac => ALT_INV_address(0),
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[3].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[3].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[3].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux7~8_combout\);

-- Location: LABCELL_X37_Y36_N21
\reg_file|READ[3].read_tri~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|READ[3].read_tri~1_combout\ = ( \reg_file|read_cond~combout\ & ( (!\reg_file|FILE_REG_HW|Mux13~0_combout\) # ((!\reg_file|FILE_REG_HW|Mux7~8_combout\) # (address(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111101011111111111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|ALT_INV_Mux13~0_combout\,
	datac => ALT_INV_address(4),
	datad => \reg_file|FILE_REG_HW|ALT_INV_Mux7~8_combout\,
	dataf => \reg_file|ALT_INV_read_cond~combout\,
	combout => \reg_file|READ[3].read_tri~1_combout\);

-- Location: LABCELL_X36_Y33_N54
\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[3].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[3].FF|q~feeder_combout\ = ( \reg_file|WRITE[3].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[3].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[3].FF|q~feeder_combout\);

-- Location: FF_X36_Y33_N55
\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[3].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[3].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[20].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[3].FF|q~q\);

-- Location: FF_X34_Y36_N14
\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[3].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[3].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[18].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[3].FF|q~q\);

-- Location: LABCELL_X36_Y33_N21
\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[3].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[3].FF|q~feeder_combout\ = ( \reg_file|WRITE[3].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[3].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[3].FF|q~feeder_combout\);

-- Location: FF_X36_Y33_N23
\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[3].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[3].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[16].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[3].FF|q~q\);

-- Location: FF_X30_Y35_N8
\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[3].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[3].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[22].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[3].FF|q~q\);

-- Location: LABCELL_X30_Y35_N6
\reg_file|FILE_REG_HW|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux7~0_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[3].FF|q~q\ & ( address(2) & ( (address(1)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[3].FF|q~q\) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[3].FF|q~q\ & ( address(2) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[3].FF|q~q\ & !address(1)) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[3].FF|q~q\ & ( 
-- !address(2) & ( (!address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[3].FF|q~q\))) # (address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[3].FF|q~q\)) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[3].FF|q~q\ & ( !address(2) & ( (!address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[3].FF|q~q\))) # (address(1) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[3].FF|q~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[3].FF|ALT_INV_q~q\,
	datab => ALT_INV_address(1),
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[3].FF|ALT_INV_q~q\,
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[3].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[3].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(2),
	combout => \reg_file|FILE_REG_HW|Mux7~0_combout\);

-- Location: FF_X30_Y37_N10
\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[3].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[3].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[28].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[3].FF|q~q\);

-- Location: FF_X33_Y36_N52
\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[3].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[3].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[26].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[3].FF|q~q\);

-- Location: FF_X33_Y36_N26
\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[3].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[3].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[30].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[3].FF|q~q\);

-- Location: FF_X35_Y37_N38
\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[3].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[3].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[24].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[3].FF|q~q\);

-- Location: LABCELL_X33_Y36_N24
\reg_file|FILE_REG_HW|Mux7~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux7~2_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[3].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[3].FF|q~q\ & ( (!address(2) & ((!address(1)) # 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[3].FF|q~q\)))) # (address(2) & (((\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[3].FF|q~q\)) # (address(1)))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[3].FF|q~q\ & 
-- ( \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[3].FF|q~q\ & ( (!address(2) & ((!address(1)) # ((\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[3].FF|q~q\)))) # (address(2) & (!address(1) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[3].FF|q~q\))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[3].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[3].FF|q~q\ & ( (!address(2) & (address(1) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[3].FF|q~q\)))) # (address(2) & (((\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[3].FF|q~q\)) # (address(1)))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[3].FF|q~q\ & 
-- ( !\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[3].FF|q~q\ & ( (!address(2) & (address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[3].FF|q~q\)))) # (address(2) & (!address(1) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[3].FF|q~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(2),
	datab => ALT_INV_address(1),
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[3].FF|ALT_INV_q~q\,
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[3].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[3].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[3].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux7~2_combout\);

-- Location: FF_X37_Y34_N4
\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[3].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[3].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[29].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[3].FF|q~q\);

-- Location: LABCELL_X30_Y35_N33
\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[3].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[3].FF|q~feeder_combout\ = ( \reg_file|WRITE[3].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[3].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[3].FF|q~feeder_combout\);

-- Location: FF_X30_Y35_N35
\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[3].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[3].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[27].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[3].FF|q~q\);

-- Location: FF_X37_Y33_N52
\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[3].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[3].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[25].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[3].FF|q~q\);

-- Location: FF_X30_Y35_N44
\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[3].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[3].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[31].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[3].FF|q~q\);

-- Location: LABCELL_X30_Y35_N42
\reg_file|FILE_REG_HW|Mux7~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux7~3_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[3].FF|q~q\ & ( address(2) & ( (address(1)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[3].FF|q~q\) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[3].FF|q~q\ & ( address(2) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[3].FF|q~q\ & !address(1)) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[3].FF|q~q\ & ( 
-- !address(2) & ( (!address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[3].FF|q~q\))) # (address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[3].FF|q~q\)) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[3].FF|q~q\ & ( !address(2) & ( (!address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[3].FF|q~q\))) # (address(1) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[3].FF|q~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[3].FF|ALT_INV_q~q\,
	datab => ALT_INV_address(1),
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[3].FF|ALT_INV_q~q\,
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[3].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[3].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(2),
	combout => \reg_file|FILE_REG_HW|Mux7~3_combout\);

-- Location: LABCELL_X35_Y33_N45
\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[3].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[3].FF|q~feeder_combout\ = \reg_file|WRITE[3].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_WRITE[3].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[3].FF|q~feeder_combout\);

-- Location: FF_X35_Y33_N47
\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[3].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[3].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[17].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[3].FF|q~q\);

-- Location: LABCELL_X36_Y33_N27
\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[3].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[3].FF|q~feeder_combout\ = \reg_file|WRITE[3].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_WRITE[3].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[3].FF|q~feeder_combout\);

-- Location: FF_X36_Y33_N28
\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[3].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[3].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[21].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[3].FF|q~q\);

-- Location: FF_X35_Y33_N5
\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[3].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[3].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[23].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[3].FF|q~q\);

-- Location: FF_X35_Y33_N28
\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[3].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[3].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[19].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[3].FF|q~q\);

-- Location: LABCELL_X35_Y33_N3
\reg_file|FILE_REG_HW|Mux7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux7~1_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[3].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[3].FF|q~q\ & ( ((!address(2) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[3].FF|q~q\)) # (address(2) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[3].FF|q~q\)))) # (address(1)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[3].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[3].FF|q~q\ & ( (!address(2) & (((\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[3].FF|q~q\)) # (address(1)))) # (address(2) & (!address(1) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[3].FF|q~q\)))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[3].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[3].FF|q~q\ & ( (!address(2) & (!address(1) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[3].FF|q~q\))) # (address(2) & (((\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[3].FF|q~q\)) # (address(1)))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[3].FF|q~q\ & ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[3].FF|q~q\ & ( (!address(1) & ((!address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[3].FF|q~q\)) # (address(2) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[3].FF|q~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(2),
	datab => ALT_INV_address(1),
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[3].FF|ALT_INV_q~q\,
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[3].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[3].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[3].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux7~1_combout\);

-- Location: LABCELL_X30_Y35_N18
\reg_file|FILE_REG_HW|Mux7~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux7~4_combout\ = ( \reg_file|FILE_REG_HW|Mux7~1_combout\ & ( address(0) & ( (!address(3)) # (\reg_file|FILE_REG_HW|Mux7~3_combout\) ) ) ) # ( !\reg_file|FILE_REG_HW|Mux7~1_combout\ & ( address(0) & ( (address(3) & 
-- \reg_file|FILE_REG_HW|Mux7~3_combout\) ) ) ) # ( \reg_file|FILE_REG_HW|Mux7~1_combout\ & ( !address(0) & ( (!address(3) & (\reg_file|FILE_REG_HW|Mux7~0_combout\)) # (address(3) & ((\reg_file|FILE_REG_HW|Mux7~2_combout\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|Mux7~1_combout\ & ( !address(0) & ( (!address(3) & (\reg_file|FILE_REG_HW|Mux7~0_combout\)) # (address(3) & ((\reg_file|FILE_REG_HW|Mux7~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000000001100111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|ALT_INV_Mux7~0_combout\,
	datab => ALT_INV_address(3),
	datac => \reg_file|FILE_REG_HW|ALT_INV_Mux7~2_combout\,
	datad => \reg_file|FILE_REG_HW|ALT_INV_Mux7~3_combout\,
	datae => \reg_file|FILE_REG_HW|ALT_INV_Mux7~1_combout\,
	dataf => ALT_INV_address(0),
	combout => \reg_file|FILE_REG_HW|Mux7~4_combout\);

-- Location: LABCELL_X37_Y36_N24
\data_bus[3]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_bus[3]~48_combout\ = ( \data_bus[20]~0_combout\ & ( \reg_file|FILE_REG_HW|Mux7~4_combout\ & ( ((!\reg_file|READ[3].read_tri~0_combout\ & (\reg_file|READ[3].read_tri~1_combout\ & !address(4)))) # (\data_bus[3]~47_combout\) ) ) ) # ( 
-- \data_bus[20]~0_combout\ & ( !\reg_file|FILE_REG_HW|Mux7~4_combout\ & ( ((!\reg_file|READ[3].read_tri~0_combout\ & \reg_file|READ[3].read_tri~1_combout\)) # (\data_bus[3]~47_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010111010101110100000000000000000101110101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_data_bus[3]~47_combout\,
	datab => \reg_file|ALT_INV_READ[3].read_tri~0_combout\,
	datac => \reg_file|ALT_INV_READ[3].read_tri~1_combout\,
	datad => ALT_INV_address(4),
	datae => \ALT_INV_data_bus[20]~0_combout\,
	dataf => \reg_file|FILE_REG_HW|ALT_INV_Mux7~4_combout\,
	combout => \data_bus[3]~48_combout\);

-- Location: LABCELL_X45_Y36_N30
\reg_file|WRITE[1].write_tri~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|WRITE[1].write_tri~0_combout\ = ( rw_state(1) ) # ( !rw_state(1) & ( (!rw_state(2)) # (!\data_bus[1]~44_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111100111111001111110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_rw_state(2),
	datac => \ALT_INV_data_bus[1]~44_combout\,
	dataf => ALT_INV_rw_state(1),
	combout => \reg_file|WRITE[1].write_tri~0_combout\);

-- Location: LABCELL_X33_Y36_N36
\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[1].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[1].FF|q~feeder_combout\ = ( \reg_file|WRITE[1].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[1].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[1].FF|q~feeder_combout\);

-- Location: FF_X33_Y36_N37
\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[1].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[1].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[26].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[1].FF|q~q\);

-- Location: FF_X33_Y36_N20
\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[1].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[1].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[27].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[1].FF|q~q\);

-- Location: FF_X34_Y34_N26
\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[1].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[1].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[31].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[1].FF|q~q\);

-- Location: FF_X37_Y38_N46
\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[1].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[1].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[30].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[1].FF|q~q\);

-- Location: MLABCELL_X34_Y34_N24
\reg_file|FILE_REG_HW|Mux3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux3~3_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[1].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[1].FF|q~q\ & ( ((!address(0) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[1].FF|q~q\)) # (address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[1].FF|q~q\)))) # (address(2)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[1].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[1].FF|q~q\ & ( (!address(0) & (((address(2))) # (\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[1].FF|q~q\))) # (address(0) & 
-- (((\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[1].FF|q~q\ & !address(2))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[1].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[1].FF|q~q\ & ( (!address(0) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[1].FF|q~q\ & ((!address(2))))) # (address(0) & (((address(2)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[1].FF|q~q\)))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[1].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[1].FF|q~q\ & ( (!address(2) & ((!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[1].FF|q~q\)) # (address(0) 
-- & ((\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[1].FF|q~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[1].FF|ALT_INV_q~q\,
	datab => ALT_INV_address(0),
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[1].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(2),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[1].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[1].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux3~3_combout\);

-- Location: FF_X35_Y37_N32
\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[1].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[1].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[24].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[1].FF|q~q\);

-- Location: FF_X35_Y37_N14
\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[1].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[1].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[25].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[1].FF|q~q\);

-- Location: FF_X35_Y37_N20
\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[1].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[1].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[29].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[1].FF|q~q\);

-- Location: FF_X30_Y37_N22
\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[1].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[1].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[28].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[1].FF|q~q\);

-- Location: LABCELL_X35_Y37_N18
\reg_file|FILE_REG_HW|Mux3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux3~1_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[1].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[1].FF|q~q\ & ( ((!address(0) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[1].FF|q~q\)) # (address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[1].FF|q~q\)))) # (address(2)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[1].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[1].FF|q~q\ & ( (!address(2) & ((!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[1].FF|q~q\)) # (address(0) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[1].FF|q~q\))))) # (address(2) & (((!address(0))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[1].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[1].FF|q~q\ 
-- & ( (!address(2) & ((!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[1].FF|q~q\)) # (address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[1].FF|q~q\))))) # (address(2) & (((address(0))))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[1].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[1].FF|q~q\ & ( (!address(2) & ((!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[1].FF|q~q\)) # (address(0) 
-- & ((\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[1].FF|q~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(2),
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[1].FF|ALT_INV_q~q\,
	datac => ALT_INV_address(0),
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[1].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[1].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[1].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux3~1_combout\);

-- Location: LABCELL_X36_Y33_N42
\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[1].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[1].FF|q~feeder_combout\ = ( \reg_file|WRITE[1].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[1].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[1].FF|q~feeder_combout\);

-- Location: FF_X36_Y33_N44
\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[1].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[1].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[20].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[1].FF|q~q\);

-- Location: LABCELL_X35_Y33_N42
\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[1].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[1].FF|q~feeder_combout\ = ( \reg_file|WRITE[1].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[1].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[1].FF|q~feeder_combout\);

-- Location: FF_X35_Y33_N44
\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[1].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[1].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[17].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[1].FF|q~q\);

-- Location: FF_X36_Y33_N14
\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[1].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[1].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[21].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[1].FF|q~q\);

-- Location: FF_X36_Y33_N8
\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[1].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[1].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[16].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[1].FF|q~q\);

-- Location: LABCELL_X36_Y33_N12
\reg_file|FILE_REG_HW|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux3~0_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[1].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[1].FF|q~q\ & ( (!address(2) & (((!address(0)) # 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[1].FF|q~q\)))) # (address(2) & (((address(0))) # (\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[1].FF|q~q\))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[1].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[1].FF|q~q\ & ( (!address(2) & (((!address(0)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[1].FF|q~q\)))) # (address(2) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[1].FF|q~q\ & ((!address(0))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[1].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[1].FF|q~q\ & ( (!address(2) & 
-- (((\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[1].FF|q~q\ & address(0))))) # (address(2) & (((address(0))) # (\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[1].FF|q~q\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[1].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[1].FF|q~q\ & ( (!address(2) & (((\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[1].FF|q~q\ & address(0))))) # 
-- (address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[1].FF|q~q\ & ((!address(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(2),
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[1].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[1].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(0),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[1].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[1].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux3~0_combout\);

-- Location: FF_X34_Y36_N56
\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[1].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[1].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[22].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[1].FF|q~q\);

-- Location: FF_X34_Y36_N32
\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[1].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[1].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[18].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[1].FF|q~q\);

-- Location: FF_X34_Y36_N8
\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[1].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[1].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[23].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[1].FF|q~q\);

-- Location: FF_X34_Y34_N37
\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[1].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[1].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[19].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[1].FF|q~q\);

-- Location: MLABCELL_X34_Y36_N6
\reg_file|FILE_REG_HW|Mux3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux3~2_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[1].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[1].FF|q~q\ & ( ((!address(2) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[1].FF|q~q\))) # (address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[1].FF|q~q\))) # (address(0)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[1].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[1].FF|q~q\ & ( (!address(0) & ((!address(2) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[1].FF|q~q\))) # (address(2) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[1].FF|q~q\)))) # (address(0) & (((!address(2))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[1].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[1].FF|q~q\ & 
-- ( (!address(0) & ((!address(2) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[1].FF|q~q\))) # (address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[1].FF|q~q\)))) # (address(0) & (((address(2))))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[1].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[1].FF|q~q\ & ( (!address(0) & ((!address(2) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[1].FF|q~q\))) # 
-- (address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[1].FF|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001100000101111100111111010100000011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[1].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[1].FF|ALT_INV_q~q\,
	datac => ALT_INV_address(0),
	datad => ALT_INV_address(2),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[1].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[1].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux3~2_combout\);

-- Location: LABCELL_X36_Y33_N9
\reg_file|FILE_REG_HW|Mux3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux3~4_combout\ = ( \reg_file|FILE_REG_HW|Mux3~2_combout\ & ( address(3) & ( (!address(1) & ((\reg_file|FILE_REG_HW|Mux3~1_combout\))) # (address(1) & (\reg_file|FILE_REG_HW|Mux3~3_combout\)) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|Mux3~2_combout\ & ( address(3) & ( (!address(1) & ((\reg_file|FILE_REG_HW|Mux3~1_combout\))) # (address(1) & (\reg_file|FILE_REG_HW|Mux3~3_combout\)) ) ) ) # ( \reg_file|FILE_REG_HW|Mux3~2_combout\ & ( !address(3) & ( (address(1)) # 
-- (\reg_file|FILE_REG_HW|Mux3~0_combout\) ) ) ) # ( !\reg_file|FILE_REG_HW|Mux3~2_combout\ & ( !address(3) & ( (\reg_file|FILE_REG_HW|Mux3~0_combout\ & !address(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|ALT_INV_Mux3~3_combout\,
	datab => \reg_file|FILE_REG_HW|ALT_INV_Mux3~1_combout\,
	datac => \reg_file|FILE_REG_HW|ALT_INV_Mux3~0_combout\,
	datad => ALT_INV_address(1),
	datae => \reg_file|FILE_REG_HW|ALT_INV_Mux3~2_combout\,
	dataf => ALT_INV_address(3),
	combout => \reg_file|FILE_REG_HW|Mux3~4_combout\);

-- Location: LABCELL_X36_Y36_N36
\write_data[1]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \write_data[1]~9_combout\ = !hex_value(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_hex_value(1),
	combout => \write_data[1]~9_combout\);

-- Location: FF_X36_Y36_N38
\write_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \write_data[1]~9_combout\,
	ena => \ALT_INV_rw_state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => write_data(1));

-- Location: LABCELL_X37_Y36_N3
\data_bus[1]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_bus[1]~43_combout\ = ( !write_data(1) & ( (!rw_state(1) & rw_state(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rw_state(1),
	datab => ALT_INV_rw_state(2),
	dataf => ALT_INV_write_data(1),
	combout => \data_bus[1]~43_combout\);

-- Location: FF_X39_Y37_N32
\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[1].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[1].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[0].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[1].FF|q~q\);

-- Location: FF_X39_Y37_N40
\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[1].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[1].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[1].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[1].FF|q~q\);

-- Location: FF_X40_Y34_N7
\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[1].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[1].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[2].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[1].FF|q~q\);

-- Location: FF_X36_Y37_N20
\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[1].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[1].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[3].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[1].FF|q~q\);

-- Location: LABCELL_X36_Y37_N18
\reg_file|FILE_REG_HW|Mux3~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux3~7_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[1].FF|q~q\ & ( address(1) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[1].FF|q~q\) # (address(0)) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[1].FF|q~q\ & ( address(1) & ( (!address(0) & \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[1].FF|q~q\) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[1].FF|q~q\ & ( 
-- !address(1) & ( (!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[1].FF|q~q\)) # (address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[1].FF|q~q\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[1].FF|q~q\ & ( !address(1) & ( (!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[1].FF|q~q\)) # (address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[1].FF|q~q\))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(0),
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[1].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[1].FF|ALT_INV_q~q\,
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[1].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[1].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(1),
	combout => \reg_file|FILE_REG_HW|Mux3~7_combout\);

-- Location: MLABCELL_X34_Y35_N30
\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[1].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[1].FF|q~feeder_combout\ = \reg_file|WRITE[1].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \reg_file|ALT_INV_WRITE[1].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[1].FF|q~feeder_combout\);

-- Location: FF_X34_Y35_N31
\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[1].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[1].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[12].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[1].FF|q~q\);

-- Location: FF_X39_Y33_N17
\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[1].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[1].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[14].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[1].FF|q~q\);

-- Location: FF_X39_Y33_N20
\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[1].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[1].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[15].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[1].FF|q~q\);

-- Location: FF_X40_Y38_N52
\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[1].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[1].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[13].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[1].FF|q~q\);

-- Location: MLABCELL_X39_Y33_N18
\reg_file|FILE_REG_HW|Mux3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux3~5_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[1].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[1].FF|q~q\ & ( ((!address(1) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[1].FF|q~q\)) # (address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[1].FF|q~q\)))) # (address(0)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[1].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[1].FF|q~q\ & ( (!address(0) & ((!address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[1].FF|q~q\)) # (address(1) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[1].FF|q~q\))))) # (address(0) & (((!address(1))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[1].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[1].FF|q~q\ 
-- & ( (!address(0) & ((!address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[1].FF|q~q\)) # (address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[1].FF|q~q\))))) # (address(0) & (((address(1))))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[1].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[1].FF|q~q\ & ( (!address(0) & ((!address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[1].FF|q~q\)) # (address(1) 
-- & ((\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[1].FF|q~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(0),
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[1].FF|ALT_INV_q~q\,
	datac => ALT_INV_address(1),
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[1].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[1].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[1].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux3~5_combout\);

-- Location: FF_X36_Y37_N1
\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[1].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[1].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[6].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[1].FF|q~q\);

-- Location: FF_X36_Y35_N43
\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[1].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[1].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[5].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[1].FF|q~q\);

-- Location: FF_X34_Y35_N20
\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[1].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[1].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[7].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[1].FF|q~q\);

-- Location: FF_X33_Y37_N25
\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[1].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[1].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[4].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[1].FF|q~q\);

-- Location: MLABCELL_X34_Y35_N18
\reg_file|FILE_REG_HW|Mux3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux3~6_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[1].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[1].FF|q~q\ & ( (!address(0) & (((!address(1))) # 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[1].FF|q~q\))) # (address(0) & (((\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[1].FF|q~q\) # (address(1))))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[1].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[1].FF|q~q\ & ( (!address(0) & (((!address(1))) # (\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[1].FF|q~q\))) # (address(0) & (((!address(1) & 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[1].FF|q~q\)))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[1].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[1].FF|q~q\ & ( (!address(0) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[1].FF|q~q\ & (address(1)))) # (address(0) & (((\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[1].FF|q~q\) # (address(1))))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[1].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[1].FF|q~q\ & ( (!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[1].FF|q~q\ & (address(1)))) # (address(0) & 
-- (((!address(1) & \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[1].FF|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000001110101011110100010111100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(0),
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[1].FF|ALT_INV_q~q\,
	datac => ALT_INV_address(1),
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[1].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[1].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[1].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux3~6_combout\);

-- Location: LABCELL_X35_Y32_N48
\reg_file|READ[1].read_tri~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|READ[1].read_tri~0_combout\ = ( \reg_file|FILE_REG_HW|Mux3~5_combout\ & ( \reg_file|FILE_REG_HW|Mux3~6_combout\ & ( (!address(4) & (((!address(3) & \reg_file|FILE_REG_HW|Mux3~7_combout\)) # (address(2)))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|Mux3~5_combout\ & ( \reg_file|FILE_REG_HW|Mux3~6_combout\ & ( (!address(4) & (!address(3) & ((\reg_file|FILE_REG_HW|Mux3~7_combout\) # (address(2))))) ) ) ) # ( \reg_file|FILE_REG_HW|Mux3~5_combout\ & ( 
-- !\reg_file|FILE_REG_HW|Mux3~6_combout\ & ( (!address(4) & ((!address(3) & (!address(2) & \reg_file|FILE_REG_HW|Mux3~7_combout\)) # (address(3) & (address(2))))) ) ) ) # ( !\reg_file|FILE_REG_HW|Mux3~5_combout\ & ( !\reg_file|FILE_REG_HW|Mux3~6_combout\ & 
-- ( (!address(4) & (!address(3) & (!address(2) & \reg_file|FILE_REG_HW|Mux3~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000101000001000001000100010000000101010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(4),
	datab => ALT_INV_address(3),
	datac => ALT_INV_address(2),
	datad => \reg_file|FILE_REG_HW|ALT_INV_Mux3~7_combout\,
	datae => \reg_file|FILE_REG_HW|ALT_INV_Mux3~5_combout\,
	dataf => \reg_file|FILE_REG_HW|ALT_INV_Mux3~6_combout\,
	combout => \reg_file|READ[1].read_tri~0_combout\);

-- Location: FF_X42_Y37_N32
\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[1].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[1].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[9].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[1].FF|q~q\);

-- Location: FF_X42_Y37_N8
\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[1].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[1].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[8].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[1].FF|q~q\);

-- Location: FF_X45_Y36_N31
\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[1].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|WRITE[1].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[11].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[1].FF|q~q\);

-- Location: FF_X39_Y33_N26
\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[1].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[1].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[10].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[1].FF|q~q\);

-- Location: MLABCELL_X39_Y33_N24
\reg_file|FILE_REG_HW|Mux3~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux3~8_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[1].FF|q~q\ & ( address(1) & ( (!address(0)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[1].FF|q~q\) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[1].FF|q~q\ & ( address(1) & ( (address(0) & \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[1].FF|q~q\) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[1].FF|q~q\ & ( 
-- !address(1) & ( (!address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[1].FF|q~q\))) # (address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[1].FF|q~q\)) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[1].FF|q~q\ & ( !address(1) & ( (!address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[1].FF|q~q\))) # (address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[1].FF|q~q\)) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[1].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[1].FF|ALT_INV_q~q\,
	datac => ALT_INV_address(0),
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[1].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[1].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(1),
	combout => \reg_file|FILE_REG_HW|Mux3~8_combout\);

-- Location: LABCELL_X42_Y35_N21
\reg_file|READ[1].read_tri~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|READ[1].read_tri~1_combout\ = ( \reg_file|read_cond~combout\ & ( (!\reg_file|FILE_REG_HW|Mux13~0_combout\) # ((!\reg_file|FILE_REG_HW|Mux3~8_combout\) # (address(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111011111110111111101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|ALT_INV_Mux13~0_combout\,
	datab => ALT_INV_address(4),
	datac => \reg_file|FILE_REG_HW|ALT_INV_Mux3~8_combout\,
	dataf => \reg_file|ALT_INV_read_cond~combout\,
	combout => \reg_file|READ[1].read_tri~1_combout\);

-- Location: LABCELL_X37_Y36_N42
\data_bus[1]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_bus[1]~44_combout\ = ( \reg_file|READ[1].read_tri~0_combout\ & ( \reg_file|READ[1].read_tri~1_combout\ & ( (\data_bus[20]~0_combout\ & \data_bus[1]~43_combout\) ) ) ) # ( !\reg_file|READ[1].read_tri~0_combout\ & ( 
-- \reg_file|READ[1].read_tri~1_combout\ & ( (\data_bus[20]~0_combout\ & ((!\reg_file|FILE_REG_HW|Mux3~4_combout\) # ((!address(4)) # (\data_bus[1]~43_combout\)))) ) ) ) # ( \reg_file|READ[1].read_tri~0_combout\ & ( !\reg_file|READ[1].read_tri~1_combout\ & ( 
-- (\data_bus[20]~0_combout\ & \data_bus[1]~43_combout\) ) ) ) # ( !\reg_file|READ[1].read_tri~0_combout\ & ( !\reg_file|READ[1].read_tri~1_combout\ & ( (\data_bus[20]~0_combout\ & \data_bus[1]~43_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010101010101010001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_data_bus[20]~0_combout\,
	datab => \reg_file|FILE_REG_HW|ALT_INV_Mux3~4_combout\,
	datac => \ALT_INV_data_bus[1]~43_combout\,
	datad => ALT_INV_address(4),
	datae => \reg_file|ALT_INV_READ[1].read_tri~0_combout\,
	dataf => \reg_file|ALT_INV_READ[1].read_tri~1_combout\,
	combout => \data_bus[1]~44_combout\);

-- Location: LABCELL_X46_Y36_N42
\reg_file|WRITE[2].write_tri~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|WRITE[2].write_tri~0_combout\ = (!rw_state(2)) # ((!\data_bus[2]~46_combout\) # (rw_state(1)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101111111011111110111111101111111011111110111111101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rw_state(2),
	datab => ALT_INV_rw_state(1),
	datac => \ALT_INV_data_bus[2]~46_combout\,
	combout => \reg_file|WRITE[2].write_tri~0_combout\);

-- Location: MLABCELL_X34_Y34_N33
\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[2].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[2].FF|q~feeder_combout\ = ( \reg_file|WRITE[2].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[2].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[2].FF|q~feeder_combout\);

-- Location: FF_X34_Y34_N35
\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[2].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[2].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[23].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[2].FF|q~q\);

-- Location: LABCELL_X30_Y35_N30
\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[2].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[2].FF|q~feeder_combout\ = ( \reg_file|WRITE[2].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[2].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[2].FF|q~feeder_combout\);

-- Location: FF_X30_Y35_N31
\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[2].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[2].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[27].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[2].FF|q~q\);

-- Location: FF_X31_Y36_N20
\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[2].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[2].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[31].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[2].FF|q~q\);

-- Location: FF_X34_Y34_N14
\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[2].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[2].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[19].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[2].FF|q~q\);

-- Location: LABCELL_X31_Y36_N18
\reg_file|FILE_REG_HW|Mux5~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux5~3_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[2].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[2].FF|q~q\ & ( (!address(2) & (((!address(3)) # 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[2].FF|q~q\)))) # (address(2) & (((address(3))) # (\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[2].FF|q~q\))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[2].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[2].FF|q~q\ & ( (!address(2) & (((!address(3)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[2].FF|q~q\)))) # (address(2) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[2].FF|q~q\ & (!address(3)))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[2].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[2].FF|q~q\ & ( (!address(2) & 
-- (((address(3) & \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[2].FF|q~q\)))) # (address(2) & (((address(3))) # (\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[2].FF|q~q\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[2].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[2].FF|q~q\ & ( (!address(2) & (((address(3) & \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[2].FF|q~q\)))) # 
-- (address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[2].FF|q~q\ & (!address(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[2].FF|ALT_INV_q~q\,
	datab => ALT_INV_address(2),
	datac => ALT_INV_address(3),
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[2].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[2].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[2].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux5~3_combout\);

-- Location: MLABCELL_X34_Y36_N27
\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[2].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[2].FF|q~feeder_combout\ = ( \reg_file|WRITE[2].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[2].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[2].FF|q~feeder_combout\);

-- Location: FF_X34_Y36_N29
\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[2].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[2].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[22].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[2].FF|q~q\);

-- Location: MLABCELL_X34_Y36_N21
\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[2].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[2].FF|q~feeder_combout\ = ( \reg_file|WRITE[2].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[2].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[2].FF|q~feeder_combout\);

-- Location: FF_X34_Y36_N23
\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[2].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[2].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[18].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[2].FF|q~q\);

-- Location: FF_X33_Y36_N35
\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[2].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[2].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[26].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[2].FF|q~q\);

-- Location: FF_X33_Y36_N44
\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[2].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[2].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[30].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[2].FF|q~q\);

-- Location: LABCELL_X33_Y36_N42
\reg_file|FILE_REG_HW|Mux5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux5~2_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[2].FF|q~q\ & ( address(2) & ( (address(3)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[2].FF|q~q\) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[2].FF|q~q\ & ( address(2) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[2].FF|q~q\ & !address(3)) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[2].FF|q~q\ & ( 
-- !address(2) & ( (!address(3) & (\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[2].FF|q~q\)) # (address(3) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[2].FF|q~q\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[2].FF|q~q\ & ( !address(2) & ( (!address(3) & (\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[2].FF|q~q\)) # (address(3) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[2].FF|q~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[2].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[2].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[2].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(3),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[2].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(2),
	combout => \reg_file|FILE_REG_HW|Mux5~2_combout\);

-- Location: LABCELL_X35_Y33_N48
\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[2].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[2].FF|q~feeder_combout\ = \reg_file|WRITE[2].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \reg_file|ALT_INV_WRITE[2].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[2].FF|q~feeder_combout\);

-- Location: FF_X35_Y33_N50
\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[2].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[2].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[17].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[2].FF|q~q\);

-- Location: FF_X37_Y33_N4
\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[2].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[2].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[25].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[2].FF|q~q\);

-- Location: FF_X31_Y36_N44
\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[2].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[2].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[29].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[2].FF|q~q\);

-- Location: FF_X36_Y33_N25
\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[2].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[2].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[21].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[2].FF|q~q\);

-- Location: LABCELL_X31_Y36_N42
\reg_file|FILE_REG_HW|Mux5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux5~1_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[2].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[2].FF|q~q\ & ( ((!address(3) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[2].FF|q~q\)) # (address(3) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[2].FF|q~q\)))) # (address(2)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[2].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[2].FF|q~q\ & ( (!address(3) & (((address(2))) # (\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[2].FF|q~q\))) # (address(3) & 
-- (((\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[2].FF|q~q\ & !address(2))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[2].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[2].FF|q~q\ & ( (!address(3) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[2].FF|q~q\ & ((!address(2))))) # (address(3) & (((address(2)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[2].FF|q~q\)))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[2].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[2].FF|q~q\ & ( (!address(2) & ((!address(3) & (\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[2].FF|q~q\)) # (address(3) 
-- & ((\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[2].FF|q~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110101010100100111101010100010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(3),
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[2].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[2].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(2),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[2].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[2].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux5~1_combout\);

-- Location: LABCELL_X36_Y33_N18
\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[2].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[2].FF|q~feeder_combout\ = ( \reg_file|WRITE[2].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[2].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[2].FF|q~feeder_combout\);

-- Location: FF_X36_Y33_N19
\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[2].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[2].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[16].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[2].FF|q~q\);

-- Location: LABCELL_X33_Y33_N27
\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[2].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[2].FF|q~feeder_combout\ = ( \reg_file|WRITE[2].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[2].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[2].FF|q~feeder_combout\);

-- Location: FF_X33_Y33_N28
\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[2].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[2].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[24].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[2].FF|q~q\);

-- Location: LABCELL_X36_Y33_N33
\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[2].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[2].FF|q~feeder_combout\ = ( \reg_file|WRITE[2].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[2].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[2].FF|q~feeder_combout\);

-- Location: FF_X36_Y33_N34
\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[2].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[2].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[20].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[2].FF|q~q\);

-- Location: FF_X33_Y33_N14
\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[2].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[2].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[28].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[2].FF|q~q\);

-- Location: LABCELL_X33_Y33_N12
\reg_file|FILE_REG_HW|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux5~0_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[2].FF|q~q\ & ( address(3) & ( (address(2)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[2].FF|q~q\) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[2].FF|q~q\ & ( address(3) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[2].FF|q~q\ & !address(2)) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[2].FF|q~q\ & ( 
-- !address(3) & ( (!address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[2].FF|q~q\)) # (address(2) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[2].FF|q~q\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[2].FF|q~q\ & ( !address(3) & ( (!address(2) & (\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[2].FF|q~q\)) # (address(2) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[2].FF|q~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[2].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[2].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[2].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(2),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[2].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(3),
	combout => \reg_file|FILE_REG_HW|Mux5~0_combout\);

-- Location: LABCELL_X31_Y36_N27
\reg_file|FILE_REG_HW|Mux5~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux5~4_combout\ = ( \reg_file|FILE_REG_HW|Mux5~0_combout\ & ( address(0) & ( (!address(1) & ((\reg_file|FILE_REG_HW|Mux5~1_combout\))) # (address(1) & (\reg_file|FILE_REG_HW|Mux5~3_combout\)) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|Mux5~0_combout\ & ( address(0) & ( (!address(1) & ((\reg_file|FILE_REG_HW|Mux5~1_combout\))) # (address(1) & (\reg_file|FILE_REG_HW|Mux5~3_combout\)) ) ) ) # ( \reg_file|FILE_REG_HW|Mux5~0_combout\ & ( !address(0) & ( (!address(1)) 
-- # (\reg_file|FILE_REG_HW|Mux5~2_combout\) ) ) ) # ( !\reg_file|FILE_REG_HW|Mux5~0_combout\ & ( !address(0) & ( (\reg_file|FILE_REG_HW|Mux5~2_combout\ & address(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111110011001100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|ALT_INV_Mux5~3_combout\,
	datab => \reg_file|FILE_REG_HW|ALT_INV_Mux5~2_combout\,
	datac => \reg_file|FILE_REG_HW|ALT_INV_Mux5~1_combout\,
	datad => ALT_INV_address(1),
	datae => \reg_file|FILE_REG_HW|ALT_INV_Mux5~0_combout\,
	dataf => ALT_INV_address(0),
	combout => \reg_file|FILE_REG_HW|Mux5~4_combout\);

-- Location: MLABCELL_X39_Y37_N30
\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[2].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[2].FF|q~feeder_combout\ = \reg_file|WRITE[2].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_WRITE[2].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[2].FF|q~feeder_combout\);

-- Location: FF_X39_Y37_N31
\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[2].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[2].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[0].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[2].FF|q~q\);

-- Location: FF_X39_Y37_N19
\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[2].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[2].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[1].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[2].FF|q~q\);

-- Location: FF_X36_Y37_N8
\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[2].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[2].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[3].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[2].FF|q~q\);

-- Location: LABCELL_X40_Y34_N6
\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[2].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[2].FF|q~feeder_combout\ = ( \reg_file|WRITE[2].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[2].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[2].FF|q~feeder_combout\);

-- Location: FF_X40_Y34_N8
\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[2].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[2].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[2].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[2].FF|q~q\);

-- Location: LABCELL_X36_Y37_N6
\reg_file|FILE_REG_HW|Mux5~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux5~7_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[2].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[2].FF|q~q\ & ( ((!address(0) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[2].FF|q~q\)) # (address(0) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[2].FF|q~q\)))) # (address(1)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[2].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[2].FF|q~q\ & ( (!address(0) & (((address(1))) # (\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[2].FF|q~q\))) # (address(0) & (((\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[2].FF|q~q\ 
-- & !address(1))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[2].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[2].FF|q~q\ & ( (!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[2].FF|q~q\ & 
-- ((!address(1))))) # (address(0) & (((address(1)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[2].FF|q~q\)))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[2].FF|q~q\ & ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[2].FF|q~q\ & ( (!address(1) & ((!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[2].FF|q~q\)) # (address(0) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[2].FF|q~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110101010100100111101010100010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(0),
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[2].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[2].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(1),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[2].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[2].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux5~7_combout\);

-- Location: FF_X36_Y37_N56
\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[2].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[2].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[6].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[2].FF|q~q\);

-- Location: LABCELL_X33_Y37_N24
\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[2].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[2].FF|q~feeder_combout\ = \reg_file|WRITE[2].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_WRITE[2].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[2].FF|q~feeder_combout\);

-- Location: FF_X33_Y37_N26
\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[2].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[2].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[4].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[2].FF|q~q\);

-- Location: FF_X33_Y37_N31
\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[2].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[2].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[5].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[2].FF|q~q\);

-- Location: FF_X36_Y37_N32
\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[2].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[2].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[7].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[2].FF|q~q\);

-- Location: LABCELL_X36_Y37_N30
\reg_file|FILE_REG_HW|Mux5~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux5~6_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[2].FF|q~q\ & ( address(0) & ( (address(1)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[2].FF|q~q\) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[2].FF|q~q\ & ( address(0) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[2].FF|q~q\ & !address(1)) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[2].FF|q~q\ & ( 
-- !address(0) & ( (!address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[2].FF|q~q\))) # (address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[2].FF|q~q\)) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[2].FF|q~q\ & ( !address(0) & ( (!address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[2].FF|q~q\))) # (address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[2].FF|q~q\)) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[2].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[2].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[2].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(1),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[2].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(0),
	combout => \reg_file|FILE_REG_HW|Mux5~6_combout\);

-- Location: LABCELL_X40_Y38_N6
\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[2].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[2].FF|q~feeder_combout\ = \reg_file|WRITE[2].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_WRITE[2].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[2].FF|q~feeder_combout\);

-- Location: FF_X40_Y38_N8
\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[2].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[2].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[13].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[2].FF|q~q\);

-- Location: LABCELL_X40_Y38_N42
\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[2].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[2].FF|q~feeder_combout\ = \reg_file|WRITE[2].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_WRITE[2].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[2].FF|q~feeder_combout\);

-- Location: FF_X40_Y38_N43
\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[2].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[2].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[14].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[2].FF|q~q\);

-- Location: FF_X34_Y35_N56
\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[2].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[2].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[15].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[2].FF|q~q\);

-- Location: FF_X34_Y35_N35
\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[2].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[2].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[12].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[2].FF|q~q\);

-- Location: MLABCELL_X34_Y35_N54
\reg_file|FILE_REG_HW|Mux5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux5~5_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[2].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[2].FF|q~q\ & ( (!address(0) & (((!address(1)) # 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[2].FF|q~q\)))) # (address(0) & (((address(1))) # (\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[2].FF|q~q\))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[2].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[2].FF|q~q\ & ( (!address(0) & (((!address(1)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[2].FF|q~q\)))) # (address(0) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[2].FF|q~q\ & (!address(1)))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[2].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[2].FF|q~q\ & ( (!address(0) & 
-- (((address(1) & \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[2].FF|q~q\)))) # (address(0) & (((address(1))) # (\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[2].FF|q~q\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[2].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[2].FF|q~q\ & ( (!address(0) & (((address(1) & \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[2].FF|q~q\)))) # 
-- (address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[2].FF|q~q\ & (!address(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(0),
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[2].FF|ALT_INV_q~q\,
	datac => ALT_INV_address(1),
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[2].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[2].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[2].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux5~5_combout\);

-- Location: LABCELL_X36_Y37_N57
\reg_file|READ[2].read_tri~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|READ[2].read_tri~0_combout\ = ( \reg_file|FILE_REG_HW|Mux5~5_combout\ & ( !address(4) & ( (!address(2) & (\reg_file|FILE_REG_HW|Mux5~7_combout\ & ((!address(3))))) # (address(2) & (((address(3)) # (\reg_file|FILE_REG_HW|Mux5~6_combout\)))) ) ) ) 
-- # ( !\reg_file|FILE_REG_HW|Mux5~5_combout\ & ( !address(4) & ( (!address(3) & ((!address(2) & (\reg_file|FILE_REG_HW|Mux5~7_combout\)) # (address(2) & ((\reg_file|FILE_REG_HW|Mux5~6_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(2),
	datab => \reg_file|FILE_REG_HW|ALT_INV_Mux5~7_combout\,
	datac => \reg_file|FILE_REG_HW|ALT_INV_Mux5~6_combout\,
	datad => ALT_INV_address(3),
	datae => \reg_file|FILE_REG_HW|ALT_INV_Mux5~5_combout\,
	dataf => ALT_INV_address(4),
	combout => \reg_file|READ[2].read_tri~0_combout\);

-- Location: FF_X42_Y37_N17
\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[2].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[2].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[8].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[2].FF|q~q\);

-- Location: FF_X46_Y36_N43
\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[2].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|WRITE[2].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[11].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[2].FF|q~q\);

-- Location: FF_X42_Y37_N56
\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[2].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[2].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[10].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[2].FF|q~q\);

-- Location: FF_X42_Y37_N26
\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[2].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[2].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[9].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[2].FF|q~q\);

-- Location: LABCELL_X42_Y37_N54
\reg_file|FILE_REG_HW|Mux5~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux5~8_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[2].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[2].FF|q~q\ & ( (!address(0) & (((address(1))) # 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[2].FF|q~q\))) # (address(0) & (((!address(1)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[2].FF|q~q\)))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[2].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[2].FF|q~q\ & ( (!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[2].FF|q~q\ & (!address(1)))) # (address(0) & (((!address(1)) # 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[2].FF|q~q\)))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[2].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[2].FF|q~q\ & ( (!address(0) & (((address(1))) # 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[2].FF|q~q\))) # (address(0) & (((address(1) & \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[2].FF|q~q\)))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[2].FF|q~q\ & ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[2].FF|q~q\ & ( (!address(0) & (\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[2].FF|q~q\ & (!address(1)))) # (address(0) & (((address(1) & 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[2].FF|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101001010100010111101110000011101010111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(0),
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[2].FF|ALT_INV_q~q\,
	datac => ALT_INV_address(1),
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[2].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[2].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[2].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux5~8_combout\);

-- Location: LABCELL_X36_Y37_N42
\reg_file|READ[2].read_tri~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|READ[2].read_tri~1_combout\ = ( \reg_file|FILE_REG_HW|Mux13~0_combout\ & ( (\reg_file|read_cond~combout\ & ((!\reg_file|FILE_REG_HW|Mux5~8_combout\) # (address(4)))) ) ) # ( !\reg_file|FILE_REG_HW|Mux13~0_combout\ & ( 
-- \reg_file|read_cond~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010001000101010101010101010101010100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_read_cond~combout\,
	datab => ALT_INV_address(4),
	datad => \reg_file|FILE_REG_HW|ALT_INV_Mux5~8_combout\,
	datae => \reg_file|FILE_REG_HW|ALT_INV_Mux13~0_combout\,
	combout => \reg_file|READ[2].read_tri~1_combout\);

-- Location: LABCELL_X36_Y38_N15
\write_data[2]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \write_data[2]~10_combout\ = ( !hex_value(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_hex_value(2),
	combout => \write_data[2]~10_combout\);

-- Location: FF_X36_Y38_N17
\write_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \write_data[2]~10_combout\,
	ena => \ALT_INV_rw_state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => write_data(2));

-- Location: LABCELL_X36_Y38_N12
\data_bus[2]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_bus[2]~45_combout\ = ( !write_data(2) & ( (rw_state(2) & !rw_state(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rw_state(2),
	datab => ALT_INV_rw_state(1),
	dataf => ALT_INV_write_data(2),
	combout => \data_bus[2]~45_combout\);

-- Location: LABCELL_X36_Y38_N18
\data_bus[2]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_bus[2]~46_combout\ = ( address(4) & ( \data_bus[2]~45_combout\ & ( \data_bus[20]~0_combout\ ) ) ) # ( !address(4) & ( \data_bus[2]~45_combout\ & ( \data_bus[20]~0_combout\ ) ) ) # ( address(4) & ( !\data_bus[2]~45_combout\ & ( 
-- (!\reg_file|FILE_REG_HW|Mux5~4_combout\ & (!\reg_file|READ[2].read_tri~0_combout\ & (\data_bus[20]~0_combout\ & \reg_file|READ[2].read_tri~1_combout\))) ) ) ) # ( !address(4) & ( !\data_bus[2]~45_combout\ & ( (!\reg_file|READ[2].read_tri~0_combout\ & 
-- (\data_bus[20]~0_combout\ & \reg_file|READ[2].read_tri~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000100000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|ALT_INV_Mux5~4_combout\,
	datab => \reg_file|ALT_INV_READ[2].read_tri~0_combout\,
	datac => \ALT_INV_data_bus[20]~0_combout\,
	datad => \reg_file|ALT_INV_READ[2].read_tri~1_combout\,
	datae => ALT_INV_address(4),
	dataf => \ALT_INV_data_bus[2]~45_combout\,
	combout => \data_bus[2]~46_combout\);

-- Location: MLABCELL_X34_Y33_N54
\reg_file|WRITE[0].write_tri~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|WRITE[0].write_tri~0_combout\ = ( rw_state(2) & ( (!\data_bus[0]~42_combout\) # (rw_state(1)) ) ) # ( !rw_state(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111101011111010111111111111111111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rw_state(1),
	datac => \ALT_INV_data_bus[0]~42_combout\,
	datae => ALT_INV_rw_state(2),
	combout => \reg_file|WRITE[0].write_tri~0_combout\);

-- Location: LABCELL_X43_Y36_N0
\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[0].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[0].FF|q~feeder_combout\ = \reg_file|WRITE[0].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_WRITE[0].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[0].FF|q~feeder_combout\);

-- Location: FF_X43_Y36_N2
\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[0].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[0].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[8].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[0].FF|q~q\);

-- Location: FF_X34_Y33_N56
\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[0].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|WRITE[0].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[11].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[0].FF|q~q\);

-- Location: FF_X43_Y36_N56
\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[0].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[0].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[10].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[0].FF|q~q\);

-- Location: FF_X43_Y36_N50
\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[0].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[0].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[9].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[0].FF|q~q\);

-- Location: LABCELL_X43_Y36_N54
\reg_file|FILE_REG_HW|Mux1~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux1~8_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[0].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[0].FF|q~q\ & ( (!address(0) & 
-- (((\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[0].FF|q~q\)) # (address(1)))) # (address(0) & ((!address(1)) # ((\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[0].FF|q~q\)))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[0].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[0].FF|q~q\ & ( (!address(0) & (!address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[0].FF|q~q\))) # (address(0) & 
-- ((!address(1)) # ((\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[0].FF|q~q\)))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[0].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[0].FF|q~q\ & ( (!address(0) & 
-- (((\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[0].FF|q~q\)) # (address(1)))) # (address(0) & (address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[0].FF|q~q\)))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[0].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[0].FF|q~q\ & ( (!address(0) & (!address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[0].FF|q~q\))) # (address(0) & 
-- (address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[0].FF|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(0),
	datab => ALT_INV_address(1),
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[8].F_REG|REGISTER[0].FF|ALT_INV_q~q\,
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[11].F_REG|REGISTER[0].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[10].F_REG|REGISTER[0].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[9].F_REG|REGISTER[0].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux1~8_combout\);

-- Location: LABCELL_X37_Y36_N36
\reg_file|READ[0].read_tri~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|READ[0].read_tri~1_combout\ = ( \reg_file|read_cond~combout\ & ( ((!\reg_file|FILE_REG_HW|Mux13~0_combout\) # (!\reg_file|FILE_REG_HW|Mux1~8_combout\)) # (address(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111100111111111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_address(4),
	datac => \reg_file|FILE_REG_HW|ALT_INV_Mux13~0_combout\,
	datad => \reg_file|FILE_REG_HW|ALT_INV_Mux1~8_combout\,
	dataf => \reg_file|ALT_INV_read_cond~combout\,
	combout => \reg_file|READ[0].read_tri~1_combout\);

-- Location: LABCELL_X37_Y35_N57
\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[0].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[0].FF|q~feeder_combout\ = \reg_file|WRITE[0].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_WRITE[0].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[0].FF|q~feeder_combout\);

-- Location: FF_X37_Y35_N59
\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[0].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[0].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[2].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[0].FF|q~q\);

-- Location: FF_X43_Y35_N13
\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[0].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[0].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[1].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[0].FF|q~q\);

-- Location: FF_X40_Y35_N2
\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[0].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[0].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[3].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[0].FF|q~q\);

-- Location: LABCELL_X37_Y35_N0
\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[0].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[0].FF|q~feeder_combout\ = \reg_file|WRITE[0].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_WRITE[0].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[0].FF|q~feeder_combout\);

-- Location: FF_X37_Y35_N2
\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[0].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[0].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[0].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[0].FF|q~q\);

-- Location: LABCELL_X40_Y35_N0
\reg_file|FILE_REG_HW|Mux1~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux1~7_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[0].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[0].FF|q~q\ & ( (!address(0) & ((!address(1)) # 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[0].FF|q~q\)))) # (address(0) & (((\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[0].FF|q~q\)) # (address(1)))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[0].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[0].FF|q~q\ & ( (!address(0) & ((!address(1)) # ((\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[0].FF|q~q\)))) # (address(0) & (!address(1) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[0].FF|q~q\)))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[0].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[0].FF|q~q\ & ( (!address(0) & (address(1) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[0].FF|q~q\))) # (address(0) & (((\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[0].FF|q~q\)) # (address(1)))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[0].FF|q~q\ & ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[0].FF|q~q\ & ( (!address(0) & (address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[0].FF|q~q\))) # (address(0) & (!address(1) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[0].FF|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(0),
	datab => ALT_INV_address(1),
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[2].F_REG|REGISTER[0].FF|ALT_INV_q~q\,
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[1].F_REG|REGISTER[0].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[3].F_REG|REGISTER[0].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[0].F_REG|REGISTER[0].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux1~7_combout\);

-- Location: FF_X40_Y37_N1
\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[0].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[0].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[12].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[0].FF|q~q\);

-- Location: FF_X40_Y37_N8
\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[0].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[0].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[14].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[0].FF|q~q\);

-- Location: FF_X40_Y37_N56
\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[0].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[0].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[15].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[0].FF|q~q\);

-- Location: FF_X40_Y38_N7
\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[0].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[0].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[13].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[0].FF|q~q\);

-- Location: LABCELL_X40_Y37_N54
\reg_file|FILE_REG_HW|Mux1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux1~5_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[0].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[0].FF|q~q\ & ( ((!address(1) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[0].FF|q~q\)) # (address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[0].FF|q~q\)))) # (address(0)) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[0].FF|q~q\ & ( 
-- \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[0].FF|q~q\ & ( (!address(0) & ((!address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[0].FF|q~q\)) # (address(1) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[0].FF|q~q\))))) # (address(0) & (((!address(1))))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[0].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[0].FF|q~q\ 
-- & ( (!address(0) & ((!address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[0].FF|q~q\)) # (address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[0].FF|q~q\))))) # (address(0) & (((address(1))))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[0].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[0].FF|q~q\ & ( (!address(0) & ((!address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[0].FF|q~q\)) # (address(1) 
-- & ((\reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[0].FF|q~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[12].F_REG|REGISTER[0].FF|ALT_INV_q~q\,
	datab => ALT_INV_address(0),
	datac => ALT_INV_address(1),
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[14].F_REG|REGISTER[0].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[15].F_REG|REGISTER[0].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[13].F_REG|REGISTER[0].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux1~5_combout\);

-- Location: FF_X36_Y35_N26
\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[0].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[0].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[5].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[0].FF|q~q\);

-- Location: FF_X33_Y35_N8
\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[0].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[0].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[6].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[0].FF|q~q\);

-- Location: FF_X33_Y35_N2
\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[0].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[0].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[4].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[0].FF|q~q\);

-- Location: FF_X33_Y35_N56
\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[0].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[0].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[7].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[0].FF|q~q\);

-- Location: LABCELL_X33_Y35_N54
\reg_file|FILE_REG_HW|Mux1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux1~6_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[0].FF|q~q\ & ( address(0) & ( (address(1)) # (\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[0].FF|q~q\) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[0].FF|q~q\ & ( address(0) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[0].FF|q~q\ & !address(1)) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[0].FF|q~q\ & ( 
-- !address(0) & ( (!address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[0].FF|q~q\))) # (address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[0].FF|q~q\)) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[0].FF|q~q\ & ( !address(0) & ( (!address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[0].FF|q~q\))) # (address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[0].FF|q~q\)) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[5].F_REG|REGISTER[0].FF|ALT_INV_q~q\,
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[6].F_REG|REGISTER[0].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[4].F_REG|REGISTER[0].FF|ALT_INV_q~q\,
	datad => ALT_INV_address(1),
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[7].F_REG|REGISTER[0].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(0),
	combout => \reg_file|FILE_REG_HW|Mux1~6_combout\);

-- Location: LABCELL_X37_Y36_N57
\reg_file|READ[0].read_tri~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|READ[0].read_tri~0_combout\ = ( \reg_file|FILE_REG_HW|Mux1~5_combout\ & ( \reg_file|FILE_REG_HW|Mux1~6_combout\ & ( (!address(4) & (((!address(3) & \reg_file|FILE_REG_HW|Mux1~7_combout\)) # (address(2)))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|Mux1~5_combout\ & ( \reg_file|FILE_REG_HW|Mux1~6_combout\ & ( (!address(3) & (!address(4) & ((\reg_file|FILE_REG_HW|Mux1~7_combout\) # (address(2))))) ) ) ) # ( \reg_file|FILE_REG_HW|Mux1~5_combout\ & ( 
-- !\reg_file|FILE_REG_HW|Mux1~6_combout\ & ( (!address(4) & ((!address(2) & (!address(3) & \reg_file|FILE_REG_HW|Mux1~7_combout\)) # (address(2) & (address(3))))) ) ) ) # ( !\reg_file|FILE_REG_HW|Mux1~5_combout\ & ( !\reg_file|FILE_REG_HW|Mux1~6_combout\ & 
-- ( (!address(2) & (!address(3) & (!address(4) & \reg_file|FILE_REG_HW|Mux1~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000100001001000001000000110000000101000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(2),
	datab => ALT_INV_address(3),
	datac => ALT_INV_address(4),
	datad => \reg_file|FILE_REG_HW|ALT_INV_Mux1~7_combout\,
	datae => \reg_file|FILE_REG_HW|ALT_INV_Mux1~5_combout\,
	dataf => \reg_file|FILE_REG_HW|ALT_INV_Mux1~6_combout\,
	combout => \reg_file|READ[0].read_tri~0_combout\);

-- Location: FF_X37_Y37_N22
\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[0].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[0].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[24].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[0].FF|q~q\);

-- Location: FF_X34_Y37_N1
\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[0].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[0].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[26].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[0].FF|q~q\);

-- Location: FF_X37_Y37_N17
\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[0].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[0].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[28].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[0].FF|q~q\);

-- Location: FF_X37_Y33_N26
\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[0].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[0].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[30].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[0].FF|q~q\);

-- Location: LABCELL_X37_Y33_N24
\reg_file|FILE_REG_HW|Mux1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux1~2_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[0].FF|q~q\ & ( address(2) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[0].FF|q~q\) # (address(1)) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[0].FF|q~q\ & ( address(2) & ( (!address(1) & \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[0].FF|q~q\) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[0].FF|q~q\ & ( 
-- !address(2) & ( (!address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[0].FF|q~q\)) # (address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[0].FF|q~q\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[0].FF|q~q\ & ( !address(2) & ( (!address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[0].FF|q~q\)) # (address(1) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[0].FF|q~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[24].F_REG|REGISTER[0].FF|ALT_INV_q~q\,
	datab => ALT_INV_address(1),
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[26].F_REG|REGISTER[0].FF|ALT_INV_q~q\,
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[28].F_REG|REGISTER[0].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[30].F_REG|REGISTER[0].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(2),
	combout => \reg_file|FILE_REG_HW|Mux1~2_combout\);

-- Location: LABCELL_X35_Y33_N6
\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[0].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[0].FF|q~feeder_combout\ = ( \reg_file|WRITE[0].write_tri~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_WRITE[0].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[0].FF|q~feeder_combout\);

-- Location: FF_X35_Y33_N7
\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[0].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[0].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[19].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[0].FF|q~q\);

-- Location: FF_X33_Y32_N44
\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[0].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[0].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[21].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[0].FF|q~q\);

-- Location: FF_X35_Y33_N14
\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[0].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[0].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[23].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[0].FF|q~q\);

-- Location: FF_X35_Y33_N32
\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[0].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[0].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[17].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[0].FF|q~q\);

-- Location: LABCELL_X35_Y33_N12
\reg_file|FILE_REG_HW|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux1~1_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[0].FF|q~q\ & ( \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[0].FF|q~q\ & ( (!address(2) & ((!address(1)) # 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[0].FF|q~q\)))) # (address(2) & (((\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[0].FF|q~q\)) # (address(1)))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[0].FF|q~q\ & 
-- ( \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[0].FF|q~q\ & ( (!address(2) & ((!address(1)) # ((\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[0].FF|q~q\)))) # (address(2) & (!address(1) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[0].FF|q~q\)))) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[0].FF|q~q\ & ( !\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[0].FF|q~q\ & ( (!address(2) & (address(1) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[0].FF|q~q\))) # (address(2) & (((\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[0].FF|q~q\)) # (address(1)))) ) ) ) # ( !\reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[0].FF|q~q\ & ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[0].FF|q~q\ & ( (!address(2) & (address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[0].FF|q~q\))) # (address(2) & (!address(1) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[0].FF|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(2),
	datab => ALT_INV_address(1),
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[19].F_REG|REGISTER[0].FF|ALT_INV_q~q\,
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[21].F_REG|REGISTER[0].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[23].F_REG|REGISTER[0].FF|ALT_INV_q~q\,
	dataf => \reg_file|FILE_REG_HW|FILE_REGISTER[17].F_REG|REGISTER[0].FF|ALT_INV_q~q\,
	combout => \reg_file|FILE_REG_HW|Mux1~1_combout\);

-- Location: FF_X30_Y36_N32
\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[0].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[0].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[27].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[0].FF|q~q\);

-- Location: FF_X33_Y32_N10
\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[0].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[0].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[25].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[0].FF|q~q\);

-- Location: FF_X37_Y34_N46
\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[0].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[0].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[29].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[0].FF|q~q\);

-- Location: FF_X30_Y36_N44
\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[0].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[0].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[31].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[0].FF|q~q\);

-- Location: LABCELL_X30_Y36_N42
\reg_file|FILE_REG_HW|Mux1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux1~3_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[0].FF|q~q\ & ( address(2) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[0].FF|q~q\) # (address(1)) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[0].FF|q~q\ & ( address(2) & ( (!address(1) & \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[0].FF|q~q\) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[0].FF|q~q\ & ( 
-- !address(2) & ( (!address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[0].FF|q~q\))) # (address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[0].FF|q~q\)) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[0].FF|q~q\ & ( !address(2) & ( (!address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[0].FF|q~q\))) # (address(1) & 
-- (\reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[0].FF|q~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(1),
	datab => \reg_file|FILE_REG_HW|FILE_REGISTER[27].F_REG|REGISTER[0].FF|ALT_INV_q~q\,
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[25].F_REG|REGISTER[0].FF|ALT_INV_q~q\,
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[29].F_REG|REGISTER[0].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[31].F_REG|REGISTER[0].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(2),
	combout => \reg_file|FILE_REG_HW|Mux1~3_combout\);

-- Location: FF_X37_Y36_N50
\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[0].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[0].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[16].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[0].FF|q~q\);

-- Location: FF_X37_Y36_N56
\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[0].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[0].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[20].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[0].FF|q~q\);

-- Location: LABCELL_X42_Y34_N0
\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[0].FF|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[0].FF|q~feeder_combout\ = \reg_file|WRITE[0].write_tri~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_WRITE[0].write_tri~0_combout\,
	combout => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[0].FF|q~feeder_combout\);

-- Location: FF_X42_Y34_N1
\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[0].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[0].FF|q~feeder_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	ena => \reg_file|FILE_REG_HW|WRITE[18].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[0].FF|q~q\);

-- Location: FF_X37_Y36_N32
\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[0].FF|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \reg_file|WRITE[0].write_tri~0_combout\,
	clrn => \KEY[3]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|FILE_REG_HW|WRITE[22].mux|and_sel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[0].FF|q~q\);

-- Location: LABCELL_X37_Y36_N30
\reg_file|FILE_REG_HW|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux1~0_combout\ = ( \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[0].FF|q~q\ & ( address(2) & ( (\reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[0].FF|q~q\) # (address(1)) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[0].FF|q~q\ & ( address(2) & ( (!address(1) & \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[0].FF|q~q\) ) ) ) # ( \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[0].FF|q~q\ & ( 
-- !address(2) & ( (!address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[0].FF|q~q\)) # (address(1) & ((\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[0].FF|q~q\))) ) ) ) # ( 
-- !\reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[0].FF|q~q\ & ( !address(2) & ( (!address(1) & (\reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[0].FF|q~q\)) # (address(1) & 
-- ((\reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[0].FF|q~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|FILE_REG_HW|FILE_REGISTER[16].F_REG|REGISTER[0].FF|ALT_INV_q~q\,
	datab => ALT_INV_address(1),
	datac => \reg_file|FILE_REG_HW|FILE_REGISTER[20].F_REG|REGISTER[0].FF|ALT_INV_q~q\,
	datad => \reg_file|FILE_REG_HW|FILE_REGISTER[18].F_REG|REGISTER[0].FF|ALT_INV_q~q\,
	datae => \reg_file|FILE_REG_HW|FILE_REGISTER[22].F_REG|REGISTER[0].FF|ALT_INV_q~q\,
	dataf => ALT_INV_address(2),
	combout => \reg_file|FILE_REG_HW|Mux1~0_combout\);

-- Location: LABCELL_X37_Y36_N51
\reg_file|FILE_REG_HW|Mux1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|FILE_REG_HW|Mux1~4_combout\ = ( \reg_file|FILE_REG_HW|Mux1~3_combout\ & ( \reg_file|FILE_REG_HW|Mux1~0_combout\ & ( (!address(3) & (((!address(0)) # (\reg_file|FILE_REG_HW|Mux1~1_combout\)))) # (address(3) & (((address(0))) # 
-- (\reg_file|FILE_REG_HW|Mux1~2_combout\))) ) ) ) # ( !\reg_file|FILE_REG_HW|Mux1~3_combout\ & ( \reg_file|FILE_REG_HW|Mux1~0_combout\ & ( (!address(3) & (((!address(0)) # (\reg_file|FILE_REG_HW|Mux1~1_combout\)))) # (address(3) & 
-- (\reg_file|FILE_REG_HW|Mux1~2_combout\ & ((!address(0))))) ) ) ) # ( \reg_file|FILE_REG_HW|Mux1~3_combout\ & ( !\reg_file|FILE_REG_HW|Mux1~0_combout\ & ( (!address(3) & (((\reg_file|FILE_REG_HW|Mux1~1_combout\ & address(0))))) # (address(3) & 
-- (((address(0))) # (\reg_file|FILE_REG_HW|Mux1~2_combout\))) ) ) ) # ( !\reg_file|FILE_REG_HW|Mux1~3_combout\ & ( !\reg_file|FILE_REG_HW|Mux1~0_combout\ & ( (!address(3) & (((\reg_file|FILE_REG_HW|Mux1~1_combout\ & address(0))))) # (address(3) & 
-- (\reg_file|FILE_REG_HW|Mux1~2_combout\ & ((!address(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_address(3),
	datab => \reg_file|FILE_REG_HW|ALT_INV_Mux1~2_combout\,
	datac => \reg_file|FILE_REG_HW|ALT_INV_Mux1~1_combout\,
	datad => ALT_INV_address(0),
	datae => \reg_file|FILE_REG_HW|ALT_INV_Mux1~3_combout\,
	dataf => \reg_file|FILE_REG_HW|ALT_INV_Mux1~0_combout\,
	combout => \reg_file|FILE_REG_HW|Mux1~4_combout\);

-- Location: LABCELL_X36_Y36_N18
\write_data[0]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \write_data[0]~8_combout\ = ( !hex_value(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_hex_value(0),
	combout => \write_data[0]~8_combout\);

-- Location: FF_X36_Y36_N20
\write_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \write_data[0]~8_combout\,
	ena => \ALT_INV_rw_state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => write_data(0));

-- Location: LABCELL_X37_Y36_N39
\data_bus[0]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_bus[0]~41_combout\ = (!rw_state(1) & (rw_state(2) & !write_data(0)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000000001010000000000000101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rw_state(1),
	datac => ALT_INV_rw_state(2),
	datad => ALT_INV_write_data(0),
	combout => \data_bus[0]~41_combout\);

-- Location: LABCELL_X37_Y36_N6
\data_bus[0]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_bus[0]~42_combout\ = ( \reg_file|FILE_REG_HW|Mux1~4_combout\ & ( \data_bus[0]~41_combout\ & ( \data_bus[20]~0_combout\ ) ) ) # ( !\reg_file|FILE_REG_HW|Mux1~4_combout\ & ( \data_bus[0]~41_combout\ & ( \data_bus[20]~0_combout\ ) ) ) # ( 
-- \reg_file|FILE_REG_HW|Mux1~4_combout\ & ( !\data_bus[0]~41_combout\ & ( (\reg_file|READ[0].read_tri~1_combout\ & (!\reg_file|READ[0].read_tri~0_combout\ & (\data_bus[20]~0_combout\ & !address(4)))) ) ) ) # ( !\reg_file|FILE_REG_HW|Mux1~4_combout\ & ( 
-- !\data_bus[0]~41_combout\ & ( (\reg_file|READ[0].read_tri~1_combout\ & (!\reg_file|READ[0].read_tri~0_combout\ & \data_bus[20]~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_READ[0].read_tri~1_combout\,
	datab => \reg_file|ALT_INV_READ[0].read_tri~0_combout\,
	datac => \ALT_INV_data_bus[20]~0_combout\,
	datad => ALT_INV_address(4),
	datae => \reg_file|FILE_REG_HW|ALT_INV_Mux1~4_combout\,
	dataf => \ALT_INV_data_bus[0]~41_combout\,
	combout => \data_bus[0]~42_combout\);

-- Location: LABCELL_X63_Y29_N0
\hex0|WideOr6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex0|WideOr6~0_combout\ = ( \data_bus[0]~42_combout\ & ( (\data_bus[3]~48_combout\ & (\data_bus[1]~44_combout\ & !\data_bus[2]~46_combout\)) ) ) # ( !\data_bus[0]~42_combout\ & ( (!\data_bus[3]~48_combout\ & (!\data_bus[1]~44_combout\ $ 
-- (!\data_bus[2]~46_combout\))) # (\data_bus[3]~48_combout\ & (\data_bus[1]~44_combout\ & \data_bus[2]~46_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001010011001001000101001100100010001000000000001000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_data_bus[3]~48_combout\,
	datab => \ALT_INV_data_bus[1]~44_combout\,
	datad => \ALT_INV_data_bus[2]~46_combout\,
	dataf => \ALT_INV_data_bus[0]~42_combout\,
	combout => \hex0|WideOr6~0_combout\);

-- Location: LABCELL_X63_Y29_N3
\hex0|WideOr5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex0|WideOr5~0_combout\ = ( \data_bus[0]~42_combout\ & ( (!\data_bus[2]~46_combout\ & ((!\data_bus[3]~48_combout\) # (!\data_bus[1]~44_combout\))) ) ) # ( !\data_bus[0]~42_combout\ & ( (!\data_bus[3]~48_combout\ & (!\data_bus[1]~44_combout\)) # 
-- (\data_bus[3]~48_combout\ & (\data_bus[1]~44_combout\ & !\data_bus[2]~46_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100010011000100110001001100011100000111000001110000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_data_bus[3]~48_combout\,
	datab => \ALT_INV_data_bus[1]~44_combout\,
	datac => \ALT_INV_data_bus[2]~46_combout\,
	dataf => \ALT_INV_data_bus[0]~42_combout\,
	combout => \hex0|WideOr5~0_combout\);

-- Location: LABCELL_X63_Y29_N36
\hex0|WideOr4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex0|WideOr4~0_combout\ = ( \data_bus[0]~42_combout\ & ( (!\data_bus[3]~48_combout\ & ((!\data_bus[2]~46_combout\))) # (\data_bus[3]~48_combout\ & (!\data_bus[1]~44_combout\ & \data_bus[2]~46_combout\)) ) ) # ( !\data_bus[0]~42_combout\ & ( 
-- (!\data_bus[3]~48_combout\ & (!\data_bus[1]~44_combout\ & !\data_bus[2]~46_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000000100010000000000010101010010001001010101001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_data_bus[3]~48_combout\,
	datab => \ALT_INV_data_bus[1]~44_combout\,
	datad => \ALT_INV_data_bus[2]~46_combout\,
	dataf => \ALT_INV_data_bus[0]~42_combout\,
	combout => \hex0|WideOr4~0_combout\);

-- Location: LABCELL_X63_Y29_N39
\hex0|WideOr3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex0|WideOr3~0_combout\ = ( \data_bus[0]~42_combout\ & ( (!\data_bus[3]~48_combout\ & (!\data_bus[1]~44_combout\ & \data_bus[2]~46_combout\)) # (\data_bus[3]~48_combout\ & (\data_bus[1]~44_combout\ & !\data_bus[2]~46_combout\)) ) ) # ( 
-- !\data_bus[0]~42_combout\ & ( (!\data_bus[1]~44_combout\ & ((!\data_bus[2]~46_combout\))) # (\data_bus[1]~44_combout\ & (\data_bus[3]~48_combout\ & \data_bus[2]~46_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000111000001110000011100000100011000000110000001100000011000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_data_bus[3]~48_combout\,
	datab => \ALT_INV_data_bus[1]~44_combout\,
	datac => \ALT_INV_data_bus[2]~46_combout\,
	dataf => \ALT_INV_data_bus[0]~42_combout\,
	combout => \hex0|WideOr3~0_combout\);

-- Location: LABCELL_X63_Y29_N42
\hex0|WideOr2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex0|WideOr2~0_combout\ = ( \data_bus[0]~42_combout\ & ( (\data_bus[3]~48_combout\ & (\data_bus[1]~44_combout\ & !\data_bus[2]~46_combout\)) ) ) # ( !\data_bus[0]~42_combout\ & ( ((\data_bus[1]~44_combout\ & \data_bus[2]~46_combout\)) # 
-- (\data_bus[3]~48_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101110111010101010111011100010001000000000001000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_data_bus[3]~48_combout\,
	datab => \ALT_INV_data_bus[1]~44_combout\,
	datad => \ALT_INV_data_bus[2]~46_combout\,
	dataf => \ALT_INV_data_bus[0]~42_combout\,
	combout => \hex0|WideOr2~0_combout\);

-- Location: LABCELL_X63_Y29_N45
\hex0|WideOr1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex0|WideOr1~0_combout\ = ( \data_bus[0]~42_combout\ & ( (\data_bus[3]~48_combout\ & (!\data_bus[1]~44_combout\ & \data_bus[2]~46_combout\)) ) ) # ( !\data_bus[0]~42_combout\ & ( !\data_bus[3]~48_combout\ $ (((!\data_bus[1]~44_combout\) # 
-- (\data_bus[2]~46_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110010101100101011001010110010100000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_data_bus[3]~48_combout\,
	datab => \ALT_INV_data_bus[1]~44_combout\,
	datac => \ALT_INV_data_bus[2]~46_combout\,
	dataf => \ALT_INV_data_bus[0]~42_combout\,
	combout => \hex0|WideOr1~0_combout\);

-- Location: LABCELL_X63_Y29_N6
\hex0|WideOr0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex0|WideOr0~0_combout\ = ( \data_bus[0]~42_combout\ & ( (!\data_bus[1]~44_combout\) # (!\data_bus[3]~48_combout\ $ (!\data_bus[2]~46_combout\)) ) ) # ( !\data_bus[0]~42_combout\ & ( (!\data_bus[3]~48_combout\) # (!\data_bus[1]~44_combout\ $ 
-- (!\data_bus[2]~46_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111111100111100111111110011001111111111001100111111111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_data_bus[1]~44_combout\,
	datac => \ALT_INV_data_bus[3]~48_combout\,
	datad => \ALT_INV_data_bus[2]~46_combout\,
	dataf => \ALT_INV_data_bus[0]~42_combout\,
	combout => \hex0|WideOr0~0_combout\);

-- Location: IOIBUF_X16_Y0_N1
\SW[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: IOIBUF_X8_Y0_N35
\SW[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

-- Location: IOIBUF_X4_Y0_N52
\SW[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

-- Location: IOIBUF_X2_Y0_N41
\SW[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

-- Location: IOIBUF_X16_Y0_N18
\SW[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

-- Location: IOIBUF_X4_Y0_N35
\SW[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

-- Location: IOIBUF_X4_Y0_N1
\SW[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

-- Location: IOIBUF_X4_Y0_N18
\SW[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(8),
	o => \SW[8]~input_o\);

-- Location: IOIBUF_X2_Y0_N58
\SW[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(9),
	o => \SW[9]~input_o\);

-- Location: IOIBUF_X36_Y0_N18
\KEY[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: IOIBUF_X40_Y0_N1
\KEY[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

-- Location: LABCELL_X83_Y25_N0
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;
END structure;


