============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Oct 16 2025  12:46:36 pm
  Module:                 BubbleSort
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-105 ps) Late External Delay Assertion at pin ready_o
          Group: clk
     Startpoint: (R) CONTROL_PATH_CurrentState_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) ready_o
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     340            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     440          100     
                                              
      Output Delay:-     300                  
       Uncertainty:-      50                  
     Required Time:=      90                  
      Launch Clock:-     100                  
         Data Path:-      95                  
             Slack:=    -105                  

Exceptions/Constraints:
  output_delay             300             BubbleSort.sdc_line_35_63_1 

#-------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  CONTROL_PATH_CurrentState_reg[0]/CK -       -     R     (arrival)     333    -     0     0     100    (-,-) 
  CONTROL_PATH_CurrentState_reg[0]/Q  -       CK->Q R     DFFRHQX4        1  6.0    14    52     152    (-,-) 
  fopt6/Y                             -       A->Y  F     INVX6           2  6.8    10    10     161    (-,-) 
  g4508__2802/Y                       -       B->Y  F     CLKAND2X12      1 47.9    30    33     195    (-,-) 
  ready_o                             <<<     -     F     (port)          -    -     -     0     195    (-,-) 
#-------------------------------------------------------------------------------------------------------------

