module mux_4_32_bit_1_sel(
    input s0[2],  // selectors
    input in[4][32], // inputs 
    output out[32]
  ) {

  always {
    case (s0){
      b00: out = in[0];
      b01: out = in[1];
      b10: out = in[2];
      b11: out = in[3];
      default:
        out = 0;
    }
  }
}