// Seed: 840412079
module module_0 (
    output tri id_0
    , id_16,
    output wor id_1,
    input tri1 id_2,
    output supply1 id_3,
    input supply0 id_4,
    input supply1 id_5,
    input wand id_6,
    input supply1 id_7,
    output tri id_8,
    output wand id_9,
    input supply1 id_10,
    output wand id_11
    , id_17,
    input wire id_12,
    output wand id_13,
    output tri id_14
);
  wire id_18;
endmodule
module module_1 (
    input tri0 id_0,
    output tri0 id_1,
    input wand id_2,
    input supply0 id_3,
    input wor id_4,
    output tri0 id_5,
    input tri id_6,
    output supply1 id_7,
    input uwire id_8,
    output supply1 id_9,
    input tri id_10,
    input supply1 id_11,
    input tri id_12,
    output supply0 id_13,
    input uwire id_14,
    input supply0 id_15,
    inout wor id_16,
    input wand id_17,
    output logic id_18,
    output tri0 id_19
);
  always
    if (1) begin : LABEL_0
      `define pp_21 0
    end else id_18 <= id_5++;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_2,
      id_13,
      id_6,
      id_6,
      id_6,
      id_11,
      id_9,
      id_9,
      id_6,
      id_5,
      id_10,
      id_16,
      id_16
  );
  assign modCall_1.id_9 = 0;
  assign id_18 = 1;
endmodule
