blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_4,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
rom_data_I.v,verilog,xil_defaultlib,../../../../dnair_project.gen/sources_1/ip/rom_data_I/sim/rom_data_I.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
