// Seed: 4157684452
module module_0 ();
  reg id_1;
  assign id_1 = id_1 >> id_1 ? ~id_1 : -1;
  assign id_1 = -1;
  initial begin : LABEL_0
    begin : LABEL_1
      id_1 <= -1;
      id_1 = id_1;
    end
  end
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output supply0 id_1
    , id_8,
    input supply1 id_2,
    output logic id_3,
    input uwire id_4,
    input wire id_5,
    output tri1 id_6
);
  module_0 modCall_1 ();
  parameter id_9 = -1;
  assign id_1 = id_5 ? id_0 : id_4;
  initial begin : LABEL_0
    $clog2(13);
    ;
    if (-1'b0) id_3 <= id_9;
    else if (-1) id_8 = id_8;
  end
endmodule
