==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dct.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 880.688 ; gain = 457.652 ; free physical = 640 ; free virtual = 17020
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 880.688 ; gain = 457.652 ; free physical = 640 ; free virtual = 17020
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 880.688 ; gain = 457.652 ; free physical = 645 ; free virtual = 17024
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'read_matrix' into 'DCT' (dct.c:97) automatically.
INFO: [XFORM 203-602] Inlining function 'write_matrix' into 'DCT' (dct.c:101) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 880.688 ; gain = 457.652 ; free physical = 645 ; free virtual = 17024
INFO: [XFORM 203-602] Inlining function 'read_matrix' into 'DCT' (dct.c:97) automatically.
INFO: [XFORM 203-602] Inlining function 'write_matrix' into 'DCT' (dct.c:101) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 880.688 ; gain = 457.652 ; free physical = 628 ; free virtual = 17008
INFO: [HLS 200-472] Inferring partial write operation for 'output' (dct.c:32:13)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_row' (dct.c:53:41)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (dct.c:47:9)
INFO: [HLS 200-472] Inferring partial write operation for 'input_buf_2d' (dct.c:94:35)
INFO: [HLS 200-472] Inferring partial write operation for 'output_buf_2d' (dct.c:95:36)
INFO: [HLS 200-472] Inferring partial write operation for 'input_buf_2d' (dct.c:76:13)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 952.688 ; gain = 529.652 ; free physical = 611 ; free virtual = 16990
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DCT' ...
WARNING: [SYN 201-107] Renaming port name 'DCT/input' to 'DCT/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'DCT/output' to 'DCT/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_1D3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.86 seconds; current allocated memory: 139.118 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 139.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 139.466 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 139.583 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 139.779 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 139.944 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 140.237 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 140.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT_1D3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DCT_1D3_coef_matrix_hardware' to 'DCT_1D3_coef_matrbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13s_31ns_31_1_1' to 'DCT_mac_muladd_16cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DCT_1D3'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 140.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transpose_matrix2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'transpose_matrix2'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 142.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col' to 'DCT_2D_DCT_1D_in_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col' to 'DCT_2D_DCT_1D_outeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_row' to 'DCT_2D_DCT_1D_outfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'DCT_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 142.958 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_r' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dct.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1524 ; free virtual = 16967
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1524 ; free virtual = 16967
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:49) in function 'DCT_1D': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1524 ; free virtual = 16967
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1524 ; free virtual = 16967
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'DCT_1D' (dct.c:38).
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1' (dct.c:49) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:49) in function 'DCT_1D' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:54) in function 'DCT_1D' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'input' (dct.c:65) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'DCT_1D_in_buf_col'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'DCT_1D_out_buf_row' (dct.c:67) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'DCT_1D_out_buf_col'  in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'transpose_matrix.1' into 'DCT_2D' (dct.c:81) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1502 ; free virtual = 16945
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_in_buf_col.0' (dct.c:32:13)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_row[0' (dct.c:67:41)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (dct.c:61:9)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1489 ; free virtual = 16933
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DCT_2D' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (dct.c:58) on 'mul' operation ('mul_ln58', dct.c:58) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (dct.c:58) on 'mul' operation ('mul_ln58_8', dct.c:58) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (dct.c:58) on 'mul' operation ('mul_ln58_16', dct.c:58) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (dct.c:58) on 'mul' operation ('mul_ln58_24', dct.c:58) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (dct.c:58) on 'mul' operation ('mul_ln58_32', dct.c:58) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (dct.c:58) on 'mul' operation ('mul_ln58_40', dct.c:58) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (dct.c:58) on 'mul' operation ('mul_ln58_48', dct.c:58) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (dct.c:58) on 'mul' operation ('mul_ln58_56', dct.c:58) due to incompatible operation sets.
WARNING: [SYN 201-107] Renaming port name 'DCT_2D/output' to 'DCT_2D/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_1D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'DCT_1D'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('coef_matrix_hardware_2', dct.c:58) on array 'coef_matrix_hardware' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'coef_matrix_hardware'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 66.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.54 seconds; current allocated memory: 137.462 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 139.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 140.088 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 140.431 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 141.130 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'DCT_1D_out_buf_row_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'DCT_1D_out_buf_row_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'DCT_1D_out_buf_row_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'DCT_1D_out_buf_row_3' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'DCT_1D_out_buf_row_4' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'DCT_1D_out_buf_row_5' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'DCT_1D_out_buf_row_6' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dct.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 944.688 ; gain = 521.652 ; free physical = 1411 ; free virtual = 16896
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 944.688 ; gain = 521.652 ; free physical = 1411 ; free virtual = 16896
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:68) in function 'DCT_1D': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:100) in function 'DCT_2D': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (dct.c:111) in function 'DCT_2D': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 944.688 ; gain = 521.652 ; free physical = 1410 ; free virtual = 16896
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 944.688 ; gain = 521.652 ; free physical = 1410 ; free virtual = 16896
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'DCT_2D' (dct.c:84).
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-2' (dct.c:100) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-3' (dct.c:111) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'transpose_matrix' (dct.c:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'DCT_1D' (dct.c:57).
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1' (dct.c:68) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'memset_DCT_1D_out_buf_row' in function 'DCT_2D' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'memset_DCT_1D_out_buf_row' in function 'DCT_2D' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (dct.c:100) in function 'DCT_2D' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (dct.c:111) in function 'DCT_2D' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:28) in function 'transpose_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:30) in function 'transpose_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:68) in function 'DCT_1D' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:73) in function 'DCT_1D' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'input' (dct.c:84) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (dct.c:84) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'DCT_1D_in_buf_col'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'DCT_1D_out_buf_col'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'DCT_1D_out_buf_row' (dct.c:95) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'input' (dct.c:84) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 944.688 ; gain = 521.652 ; free physical = 1389 ; free virtual = 16871
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_in_buf_col.0' (dct.c:32:13)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_row[0' (dct.c:95:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (dct.c:80:9)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 944.688 ; gain = 521.652 ; free physical = 1355 ; free virtual = 16838
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DCT_2D' ...
WARNING: [SYN 201-103] Legalizing function name 'DCT_1D.1' to 'DCT_1D_1'.
WARNING: [SYN 201-103] Legalizing function name 'transpose_matrix.1' to 'transpose_matrix_1'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_0_0' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_0_1' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_0_2' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_0_3' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_0_4' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_0_5' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_0_6' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_0_7' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_1_0' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_1_1' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_1_2' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_1_3' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_1_4' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_1_5' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_1_6' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_1_7' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_2_0' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_2_1' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_2_2' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_2_3' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_2_4' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_2_5' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_2_6' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_2_7' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_3_0' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_3_1' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_3_2' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_3_3' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_3_4' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_3_5' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_3_6' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_3_7' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_4_0' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_4_1' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_4_2' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_4_3' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_4_4' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_4_5' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_4_6' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_4_7' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_5_0' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_5_1' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_5_2' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_5_3' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_5_4' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_5_5' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_5_6' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_5_7' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_6_0' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_6_1' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_6_2' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_6_3' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_6_4' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_6_5' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_6_6' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_6_7' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_7_0' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_7_1' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_7_2' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_7_3' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_7_4' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_7_5' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_7_6' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_7_7' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'output_0' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'output_1' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'output_2' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'output_3' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'output_4' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'output_5' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'output_6' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'output_7' to 'AXILiteS_r'.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (dct.c:77) on 'mul' operation ('mul_ln77', dct.c:77) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (dct.c:77) on 'mul' operation ('mul_ln77_8', dct.c:77) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (dct.c:77) on 'mul' operation ('mul_ln77_16', dct.c:77) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (dct.c:77) on 'mul' operation ('mul_ln77_24', dct.c:77) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (dct.c:77) on 'mul' operation ('mul_ln77_32', dct.c:77) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (dct.c:77) on 'mul' operation ('mul_ln77_40', dct.c:77) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (dct.c:77) on 'mul' operation ('mul_ln77_48', dct.c:77) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (dct.c:77) on 'mul' operation ('mul_ln77_56', dct.c:77) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (dct.c:77) on 'mul' operation ('mul_ln77', dct.c:77) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (dct.c:77) on 'mul' operation ('mul_ln77_71', dct.c:77) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (dct.c:77) on 'mul' operation ('mul_ln77_79', dct.c:77) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (dct.c:77) on 'mul' operation ('mul_ln77_87', dct.c:77) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (dct.c:77) on 'mul' operation ('mul_ln77_95', dct.c:77) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (dct.c:77) on 'mul' operation ('mul_ln77_103', dct.c:77) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (dct.c:77) on 'mul' operation ('mul_ln77_111', dct.c:77) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (dct.c:77) on 'mul' operation ('mul_ln77_119', dct.c:77) due to incompatible operation sets.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_1D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'DCT_1D.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('coef_matrix_hardware_2', dct.c:77) on array 'coef_matrix_hardware' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'coef_matrix_hardware'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 66.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.6 seconds; current allocated memory: 164.947 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 167.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'transpose_matrix.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_1', dct.c:32) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 167.917 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 168.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_1D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'DCT_1D'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('coef_matrix_hardware_66', dct.c:77) on array 'coef_matrix_hardware' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'coef_matrix_hardware'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 66.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 170.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 172.339 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'transpose_matrix'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('DCT_1D_out_buf_col_0_3', dct.c:32) on array 'DCT_1D_out_buf_col_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'DCT_1D_out_buf_col_0'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('output_0_addr_4_write_ln32', dct.c:32) of variable 'DCT_1D_out_buf_col_0_5', dct.c:32 on array 'output_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 173.048 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 173.737 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'DCT_2D'.
WARNING: [SCHED 204-68] The II Violation in module 'DCT_2D' (Function: DCT_2D): Unable to enforce a carried dependence constraint (II = 64, distance = 1, offset = 1)
   between 'call' operation ('_ln104', dct.c:104) to 'DCT_1D.1' and 'store' operation ('DCT_1D_out_buf_row_0_1_write_ln95', dct.c:95) of constant 0 on array 'DCT_1D_out_buf_row[0]', dct.c:95.
WARNING: [SCHED 204-62] II = 65 is infeasible due to multiple pipeline iteration latency = 66 and incompatible II = 64 of 'call' operation ('_ln104', dct.c:104) to 'DCT_1D.1'.
WARNING: [SCHED 204-68] The II Violation in module 'DCT_2D' (Function: DCT_2D): Unable to enforce a carried dependence constraint (II = 66, distance = 1, offset = 1)
   between 'call' operation ('_ln104', dct.c:104) to 'DCT_1D.1' and 'store' operation ('DCT_1D_out_buf_row_0_1_write_ln95', dct.c:95) of constant 0 on array 'DCT_1D_out_buf_row[0]', dct.c:95.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dct.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 944.688 ; gain = 521.652 ; free physical = 1397 ; free virtual = 16874
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 944.688 ; gain = 521.652 ; free physical = 1397 ; free virtual = 16874
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:68) in function 'DCT_1D': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:100) in function 'DCT_2D': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (dct.c:113) in function 'DCT_2D': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 944.688 ; gain = 521.652 ; free physical = 1398 ; free virtual = 16875
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 944.688 ; gain = 521.652 ; free physical = 1398 ; free virtual = 16875
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'DCT_2D' (dct.c:84).
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-2' (dct.c:100) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-3' (dct.c:113) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'transpose_matrix' (dct.c:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'DCT_1D' (dct.c:57).
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1' (dct.c:68) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'memset_DCT_1D_out_buf_row' in function 'DCT_2D' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'memset_DCT_1D_out_buf_row' in function 'DCT_2D' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (dct.c:100) in function 'DCT_2D' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (dct.c:113) in function 'DCT_2D' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:28) in function 'transpose_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:30) in function 'transpose_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:68) in function 'DCT_1D' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:73) in function 'DCT_1D' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'input' (dct.c:84) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (dct.c:84) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'DCT_1D_in_buf_col'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'DCT_1D_out_buf_col'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'DCT_1D_out_buf_row' (dct.c:95) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'input' (dct.c:84) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 944.688 ; gain = 521.652 ; free physical = 1365 ; free virtual = 16847
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_in_buf_col.0' (dct.c:32:13)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_row[0' (dct.c:95:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (dct.c:80:9)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 944.688 ; gain = 521.652 ; free physical = 1331 ; free virtual = 16813
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DCT_2D' ...
WARNING: [SYN 201-103] Legalizing function name 'DCT_1D.1' to 'DCT_1D_1'.
WARNING: [SYN 201-103] Legalizing function name 'transpose_matrix.1' to 'transpose_matrix_1'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_0_0' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_0_1' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_0_2' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_0_3' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_0_4' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_0_5' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_0_6' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_0_7' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_1_0' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_1_1' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_1_2' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_1_3' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_1_4' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_1_5' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_1_6' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_1_7' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_2_0' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_2_1' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_2_2' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_2_3' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_2_4' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_2_5' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_2_6' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_2_7' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_3_0' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_3_1' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_3_2' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_3_3' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_3_4' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_3_5' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_3_6' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_3_7' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_4_0' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_4_1' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_4_2' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_4_3' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_4_4' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_4_5' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_4_6' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_4_7' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_5_0' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_5_1' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_5_2' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_5_3' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_5_4' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_5_5' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_5_6' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_5_7' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_6_0' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_6_1' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_6_2' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_6_3' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_6_4' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_6_5' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_6_6' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_6_7' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_7_0' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_7_1' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_7_2' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_7_3' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_7_4' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_7_5' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_7_6' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'input_7_7' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'output_0' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'output_1' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'output_2' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'output_3' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'output_4' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'output_5' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'output_6' to 'AXILiteS_r'.
WARNING: [SYN 201-506] 'AXILiteS' is the reserved default bundle name, so legalizing specified bundle name 'AXILiteS' on port 'output_7' to 'AXILiteS_r'.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (dct.c:77) on 'mul' operation ('mul_ln77', dct.c:77) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (dct.c:77) on 'mul' operation ('mul_ln77_8', dct.c:77) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (dct.c:77) on 'mul' operation ('mul_ln77_16', dct.c:77) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (dct.c:77) on 'mul' operation ('mul_ln77_24', dct.c:77) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (dct.c:77) on 'mul' operation ('mul_ln77_32', dct.c:77) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (dct.c:77) on 'mul' operation ('mul_ln77_40', dct.c:77) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (dct.c:77) on 'mul' operation ('mul_ln77_48', dct.c:77) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (dct.c:77) on 'mul' operation ('mul_ln77_56', dct.c:77) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (dct.c:77) on 'mul' operation ('mul_ln77', dct.c:77) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (dct.c:77) on 'mul' operation ('mul_ln77_71', dct.c:77) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (dct.c:77) on 'mul' operation ('mul_ln77_79', dct.c:77) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (dct.c:77) on 'mul' operation ('mul_ln77_87', dct.c:77) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (dct.c:77) on 'mul' operation ('mul_ln77_95', dct.c:77) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (dct.c:77) on 'mul' operation ('mul_ln77_103', dct.c:77) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (dct.c:77) on 'mul' operation ('mul_ln77_111', dct.c:77) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (dct.c:77) on 'mul' operation ('mul_ln77_119', dct.c:77) due to incompatible operation sets.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_1D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'DCT_1D.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('coef_matrix_hardware_2', dct.c:77) on array 'coef_matrix_hardware' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'coef_matrix_hardware'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 66.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 40.86 seconds; current allocated memory: 164.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 167.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'transpose_matrix.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_1', dct.c:32) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 167.846 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 168.658 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_1D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'DCT_1D'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('coef_matrix_hardware_66', dct.c:77) on array 'coef_matrix_hardware' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'coef_matrix_hardware'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 66.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 170.026 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 172.282 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'transpose_matrix'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('DCT_1D_out_buf_col_0_3', dct.c:32) on array 'DCT_1D_out_buf_col_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'DCT_1D_out_buf_col_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 172.959 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 173.579 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'DCT_2D'.
WARNING: [SCHED 204-68] The II Violation in module 'DCT_2D' (Function: DCT_2D): Unable to enforce a carried dependence constraint (II = 64, distance = 1, offset = 1)
   between 'call' operation ('_ln104', dct.c:104) to 'DCT_1D.1' and 'store' operation ('DCT_1D_out_buf_row_0_1_write_ln95', dct.c:95) of constant 0 on array 'DCT_1D_out_buf_row[0]', dct.c:95.
WARNING: [SCHED 204-62] II = 65 is infeasible due to multiple pipeline iteration latency = 66 and incompatible II = 64 of 'call' operation ('_ln104', dct.c:104) to 'DCT_1D.1'.
WARNING: [SCHED 204-68] The II Violation in module 'DCT_2D' (Function: DCT_2D): Unable to enforce a carried dependence constraint (II = 66, distance = 1, offset = 1)
   between 'call' operation ('_ln104', dct.c:104) to 'DCT_1D.1' and 'store' operation ('DCT_1D_out_buf_row_0_1_write_ln95', dct.c:95) of constant 0 on array 'DCT_1D_out_buf_row[0]', dct.c:95.
WARNING: [SCHED 204-68] The II Violation in module 'DCT_2D' (Function: DCT_2D): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'call' operation ('_ln104', dct.c:104) to 'DCT_1D.1' and 'store' operation ('DCT_1D_out_buf_row_0_1_write_ln95', dct.c:95) of constant 0 on array 'DCT_1D_out_buf_row[0]', dct.c:95.
WARNING: [SCHED 204-68] The II Violation in module 'DCT_2D' (Function: DCT_2D): Unable to enforce a carried dependence constraint (II = 68, distance = 1, offset = 1)
   between 'call' operation ('_ln104', dct.c:104) to 'DCT_1D.1' and 'store' operation ('DCT_1D_out_buf_row_0_1_write_ln95', dct.c:95) of constant 0 on array 'DCT_1D_out_buf_row[0]', dct.c:95.
WARNING: [SCHED 204-68] The II Violation in module 'DCT_2D' (Function: DCT_2D): Unable to enforce a carried dependence constraint (II = 162, distance = 1, offset = 1)
   between 'call' operation ('_ln104', dct.c:104) to 'DCT_1D.1' and 'store' operation ('DCT_1D_out_buf_row_0_1_write_ln95', dct.c:95) of constant 0 on array 'DCT_1D_out_buf_row[0]', dct.c:95.
WARNING: [SCHED 204-68] The II Violation in module 'DCT_2D' (Function: DCT_2D): Unable to enforce a carried dependence constraint (II = 209, distance = 1, offset = 1)
   between 'call' operation ('_ln104', dct.c:104) to 'DCT_1D.1' and 'store' operation ('DCT_1D_out_buf_row_0_1_write_ln95', dct.c:95) of constant 0 on array 'DCT_1D_out_buf_row[0]', dct.c:95.
WARNING: [SCHED 204-68] The II Violation in module 'DCT_2D' (Function: DCT_2D): Unable to enforce a carried dependence constraint (II = 233, distance = 1, offset = 1)
   between 'call' operation ('_ln104', dct.c:104) to 'DCT_1D.1' and 'store' operation ('DCT_1D_out_buf_row_0_1_write_ln95', dct.c:95) of constant 0 on array 'DCT_1D_out_buf_row[0]', dct.c:95.
WARNING: [SCHED 204-68] The II Violation in module 'DCT_2D' (Function: DCT_2D): Unable to enforce a carried dependence constraint (II = 245, distance = 1, offset = 1)
   between 'call' operation ('_ln104', dct.c:104) to 'DCT_1D.1' and 'store' operation ('DCT_1D_out_buf_row_0_1_write_ln95', dct.c:95) of constant 0 on array 'DCT_1D_out_buf_row[0]', dct.c:95.
WARNING: [SCHED 204-68] The II Violation in module 'DCT_2D' (Function: DCT_2D): Unable to enforce a carried dependence constraint (II = 251, distance = 1, offset = 1)
   between 'call' operation ('_ln104', dct.c:104) to 'DCT_1D.1' and 'store' operation ('DCT_1D_out_buf_row_0_1_write_ln95', dct.c:95) of constant 0 on array 'DCT_1D_out_buf_row[0]', dct.c:95.
WARNING: [SCHED 204-68] The II Violation in module 'DCT_2D' (Function: DCT_2D): Unable to enforce a carried dependence constraint (II = 254, distance = 1, offset = 1)
   between 'call' operation ('_ln104', dct.c:104) to 'DCT_1D.1' and 'store' operation ('DCT_1D_out_buf_row_0_1_write_ln95', dct.c:95) of constant 0 on array 'DCT_1D_out_buf_row[0]', dct.c:95.
WARNING: [SCHED 204-68] The II Violation in module 'DCT_2D' (Function: DCT_2D): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('_ln104', dct.c:104) to 'DCT_1D.1' and 'store' operation ('DCT_1D_out_buf_row_0_1_write_ln95', dct.c:95) of constant 0 on array 'DCT_1D_out_buf_row[0]', dct.c:95.
WARNING: [SCHED 204-68] The II Violation in module 'DCT_2D' (Function: DCT_2D): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('_ln104', dct.c:104) to 'DCT_1D.1' and 'store' operation ('DCT_1D_out_buf_row_0_1_write_ln95', dct.c:95) of constant 0 on array 'DCT_1D_out_buf_row[0]', dct.c:95.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 177.771 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
ERROR: [BIND 205-201] Array 'DCT_1D_in_buf_col_0' is allocated with multiple cores: RAM_T2P_BRAM, RAM_1P_BRAM.
ERROR: [BIND 205-201] Array 'DCT_1D_in_buf_col_1' is allocated with multiple cores: RAM_T2P_BRAM, RAM_1P_BRAM.
ERROR: [BIND 205-201] Array 'DCT_1D_in_buf_col_2' is allocated with multiple cores: RAM_T2P_BRAM, RAM_1P_BRAM.
ERROR: [BIND 205-201] Array 'DCT_1D_in_buf_col_3' is allocated with multiple cores: RAM_T2P_BRAM, RAM_1P_BRAM.
ERROR: [BIND 205-201] Array 'DCT_1D_in_buf_col_4' is allocated with multiple cores: RAM_T2P_BRAM, RAM_1P_BRAM.
ERROR: [BIND 205-201] Array 'DCT_1D_in_buf_col_5' is allocated with multiple cores: RAM_T2P_BRAM, RAM_1P_BRAM.
ERROR: [BIND 205-201] Array 'DCT_1D_in_buf_col_6' is allocated with multiple cores: RAM_T2P_BRAM, RAM_1P_BRAM.
ERROR: [BIND 205-201] Array 'DCT_1D_in_buf_col_7' is allocated with multiple cores: RAM_T2P_BRAM, RAM_1P_BRAM.
ERROR: [BIND 205-201] Array 'DCT_1D_in_buf_col_0' is allocated with multiple cores: RAM_T2P_BRAM, RAM_1P_BRAM.
ERROR: [BIND 205-201] Array 'DCT_1D_in_buf_col_1' is allocated with multiple cores: RAM_T2P_BRAM, RAM_1P_BRAM.
ERROR: [BIND 205-201] Array 'DCT_1D_in_buf_col_2' is allocated with multiple cores: RAM_T2P_BRAM, RAM_1P_BRAM.
ERROR: [BIND 205-201] Array 'DCT_1D_in_buf_col_3' is allocated with multiple cores: RAM_T2P_BRAM, RAM_1P_BRAM.
ERROR: [BIND 205-201] Array 'DCT_1D_in_buf_col_4' is allocated with multiple cores: RAM_T2P_BRAM, RAM_1P_BRAM.
ERROR: [BIND 205-201] Array 'DCT_1D_in_buf_col_5' is allocated with multiple cores: RAM_T2P_BRAM, RAM_1P_BRAM.
ERROR: [BIND 205-201] Array 'DCT_1D_in_buf_col_6' is allocated with multiple cores: RAM_T2P_BRAM, RAM_1P_BRAM.
ERROR: [BIND 205-201] Array 'DCT_1D_in_buf_col_7' is allocated with multiple cores: RAM_T2P_BRAM, RAM_1P_BRAM.
ERROR: [BIND 205-201] Array 'DCT_1D_in_buf_col_0' is allocated with multiple cores: RAM_T2P_BRAM, RAM_1P_BRAM.
ERROR: [BIND 205-201] Array 'DCT_1D_in_buf_col_1' is allocated with multiple cores: RAM_T2P_BRAM, RAM_1P_BRAM.
ERROR: [BIND 205-201] Array 'DCT_1D_in_buf_col_2' is allocated with multiple cores: RAM_T2P_BRAM, RAM_1P_BRAM.
ERROR: [BIND 205-201] Array 'DCT_1D_in_buf_col_3' is allocated with multiple cores: RAM_T2P_BRAM, RAM_1P_BRAM.
ERROR: [BIND 205-201] Array 'DCT_1D_in_buf_col_4' is allocated with multiple cores: RAM_T2P_BRAM, RAM_1P_BRAM.
ERROR: [BIND 205-201] Array 'DCT_1D_in_buf_col_5' is allocated with multiple cores: RAM_T2P_BRAM, RAM_1P_BRAM.
ERROR: [BIND 205-201] Array 'DCT_1D_in_buf_col_6' is allocated with multiple cores: RAM_T2P_BRAM, RAM_1P_BRAM.
ERROR: [BIND 205-201] Array 'DCT_1D_in_buf_col_7' is allocated with multiple cores: RAM_T2P_BRAM, RAM_1P_BRAM.
ERROR: [BIND 205-201] Array 'DCT_1D_in_buf_col_0' is allocated with multiple cores: RAM_T2P_BRAM, RAM_1P_BRAM.
ERROR: [BIND 205-201] Array 'DCT_1D_in_buf_col_1' is allocated with multiple cores: RAM_T2P_BRAM, RAM_1P_BRAM.
ERROR: [BIND 205-201] Array 'DCT_1D_in_buf_col_2' is allocated with multiple cores: RAM_T2P_BRAM, RAM_1P_BRAM.
ERROR: [BIND 205-201] Array 'DCT_1D_in_buf_col_3' is allocated with multiple cores: RAM_T2P_BRAM, RAM_1P_BRAM.
ERROR: [BIND 205-201] Array 'DCT_1D_in_buf_col_4' is allocated with multiple cores: RAM_T2P_BRAM, RAM_1P_BRAM.
ERROR: [BIND 205-201] Array 'DCT_1D_in_buf_col_5' is allocated with multiple cores: RAM_T2P_BRAM, RAM_1P_BRAM.
ERROR: [BIND 205-201] Array 'DCT_1D_in_buf_col_6' is allocated with multiple cores: RAM_T2P_BRAM, RAM_1P_BRAM.
ERROR: [BIND 205-201] Array 'DCT_1D_in_buf_col_7' is allocated with multiple cores: RAM_T2P_BRAM, RAM_1P_BRAM.
ERROR: [BIND 205-201] Array 'DCT_1D_in_buf_col_0' is allocated with multiple cores: RAM_T2P_BRAM, RAM_1P_BRAM.
ERROR: [BIND 205-201] Array 'DCT_1D_in_buf_col_1' is allocated with multiple cores: RAM_T2P_BRAM, RAM_1P_BRAM.
ERROR: [BIND 205-201] Array 'DCT_1D_in_buf_col_2' is allocated with multiple cores: RAM_T2P_BRAM, RAM_1P_BRAM.
ERROR: [BIND 205-201] Array 'DCT_1D_in_buf_col_3' is allocated with multiple cores: RAM_T2P_BRAM, RAM_1P_BRAM.
ERROR: [BIND 205-201] Array 'DCT_1D_in_buf_col_4' is allocated with multiple cores: RAM_T2P_BRAM, RAM_1P_BRAM.
ERROR: [BIND 205-201] Array 'DCT_1D_in_buf_col_5' is allocated with multiple cores: RAM_T2P_BRAM, RAM_1P_BRAM.
ERROR: [BIND 205-201]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dct.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 944.688 ; gain = 521.652 ; free physical = 1360 ; free virtual = 16848
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 944.688 ; gain = 521.652 ; free physical = 1360 ; free virtual = 16848
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:68) in function 'DCT_1D': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:88) in function 'DCT_2D': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (dct.c:98) in function 'DCT_2D': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 944.688 ; gain = 521.652 ; free physical = 1360 ; free virtual = 16848
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 944.688 ; gain = 521.652 ; free physical = 1360 ; free virtual = 16848
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'DCT_1D' (dct.c:57).
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1' (dct.c:68) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (dct.c:88) in function 'DCT_2D': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (dct.c:98) in function 'DCT_2D': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (dct.c:88) in function 'DCT_2D' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (dct.c:98) in function 'DCT_2D' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:68) in function 'DCT_1D' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:73) in function 'DCT_1D' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'DCT_1D_in_buf_col'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'input' (dct.c:84) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'DCT_1D_out_buf_col'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'DCT_1D_out_buf_row' (dct.c:86) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'transpose_matrix.1' into 'DCT_2D' (dct.c:104) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 944.688 ; gain = 521.652 ; free physical = 1331 ; free virtual = 16818
WARNING: [XFORM 203-522] Cannot merge loops in region 'DCT_2D': non-trivial code exists among loops.
WARNING: [XFORM 203-522] Cannot merge loops in region 'DCT_2D': non-trivial code exists among loops.
WARNING: [XFORM 203-522] Cannot merge loops in region 'DCT_2D': non-trivial code exists among loops.
WARNING: [XFORM 203-522] Cannot merge loops in region 'DCT_2D': non-trivial code exists among loops.
WARNING: [XFORM 203-522] Cannot merge loops in region 'DCT_2D': non-trivial code exists among loops.
WARNING: [XFORM 203-522] Cannot merge loops in region 'DCT_2D': non-trivial code exists among loops.
WARNING: [XFORM 203-522] Cannot merge loops in region 'DCT_2D': non-trivial code exists among loops.
WARNING: [XFORM 203-522] Cannot merge loops in region 'DCT_2D': non-trivial code exists among loops.
WARNING: [XFORM 203-522] Cannot merge loops in region 'DCT_2D': non-trivial code exists among loops.
WARNING: [XFORM 203-522] Cannot merge loops in region 'DCT_2D': non-trivial code exists among loops.
WARNING: [XFORM 203-522] Cannot merge loops in region 'DCT_2D': non-trivial code exists among loops.
WARNING: [XFORM 203-522] Cannot merge loops in region 'DCT_2D': non-trivial code exists among loops.
WARNING: [XFORM 203-522] Cannot merge loops in region 'DCT_2D': non-trivial code exists among loops.
WARNING: [XFORM 203-522] Cannot merge loops in region 'DCT_2D': non-trivial code exists among loops.
WARNING: [XFORM 203-522] Cannot merge loops in region 'DCT_2D': non-trivial code exists among loops.
WARNING: [XFORM 203-522] Cannot merge loops in region 'DCT_2D': non-trivial code exists among loops.
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_in_buf_col.0' (dct.c:32:13)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_row[0' (dct.c:86:41)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (dct.c:80:9)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 944.688 ; gain = 521.652 ; free physical = 1318 ; free virtual = 16806
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DCT_2D' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (dct.c:77) on 'mul' operation ('mul_ln77', dct.c:77) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (dct.c:77) on 'mul' operation ('mul_ln77_8', dct.c:77) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (dct.c:77) on 'mul' operation ('mul_ln77_16', dct.c:77) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (dct.c:77) on 'mul' operation ('mul_ln77_24', dct.c:77) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (dct.c:77) on 'mul' operation ('mul_ln77_32', dct.c:77) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (dct.c:77) on 'mul' operation ('mul_ln77_40', dct.c:77) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (dct.c:77) on 'mul' operation ('mul_ln77_48', dct.c:77) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (dct.c:77) on 'mul' operation ('mul_ln77_56', dct.c:77) due to incompatible operation sets.
WARNING: [SYN 201-107] Renaming port name 'DCT_2D/output' to 'DCT_2D/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_1D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'DCT_1D'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('coef_matrix_hardware_2', dct.c:77) on array 'coef_matrix_hardware' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'coef_matrix_hardware'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 66.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.85 seconds; current allocated memory: 137.798 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 140.057 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 140.409 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 140.753 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 143.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'DCT_1D_out_buf_row_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'DCT_1D_out_buf_row_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'DCT_1D_out_buf_row_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'DCT_1D_out_buf_row_3' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'DCT_1D_out_buf_row_4' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'DCT_1D_out_buf_row_5' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'DCT_1D_out_buf_row_6' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'DCT_1D_out_buf_row_7' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.02 seconds; current allocated memory: 153.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT_1D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DCT_1D_coef_matrix_hardware' to 'DCT_1D_coef_matribkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_add_32s_32s_32_1_1' to 'DCT_2D_add_32s_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_add_32s_32ns_32_1_1' to 'DCT_2D_add_32s_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_mul_mul_16s_16s_32_1_1' to 'DCT_2D_mul_mul_16eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DCT_2D_add_32s_32cud': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_2D_add_32s_32dEe': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_2D_mul_mul_16eOg': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DCT_1D'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 157.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transpose_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DCT_2D_mux_83_16_1_1' to 'DCT_2D_mux_83_16_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DCT_2D_mux_83_16_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'transpose_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 162.335 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT_2D/input_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT_2D/input_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT_2D/input_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT_2D/input_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT_2D/input_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT_2D/input_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT_2D/input_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT_2D/input_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT_2D/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DCT_2D' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'coef_matrix_hardware' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_0' to 'DCT_2D_DCT_1D_in_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_1' to 'DCT_2D_DCT_1D_in_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_2' to 'DCT_2D_DCT_1D_in_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_3' to 'DCT_2D_DCT_1D_in_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_4' to 'DCT_2D_DCT_1D_in_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_5' to 'DCT_2D_DCT_1D_in_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_6' to 'DCT_2D_DCT_1D_in_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_7' to 'DCT_2D_DCT_1D_in_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_0' to 'DCT_2D_DCT_1D_outocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_1' to 'DCT_2D_DCT_1D_outpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_2' to 'DCT_2D_DCT_1D_outqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_3' to 'DCT_2D_DCT_1D_outrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_4' to 'DCT_2D_DCT_1D_outsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_5' to 'DCT_2D_DCT_1D_outtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_6' to 'DCT_2D_DCT_1D_outudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_7' to 'DCT_2D_DCT_1D_outvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_row_0' to 'DCT_2D_DCT_1D_outwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_row_1' to 'DCT_2D_DCT_1D_outxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_row_2' to 'DCT_2D_DCT_1D_outyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_row_3' to 'DCT_2D_DCT_1D_outzec' due to the length limit 20
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dct.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1112 ; free virtual = 16670
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1112 ; free virtual = 16670
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1112 ; free virtual = 16669
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'read_matrix' into 'DCT' (dct.c:97) automatically.
INFO: [XFORM 203-602] Inlining function 'write_matrix' into 'DCT' (dct.c:101) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1112 ; free virtual = 16670
INFO: [XFORM 203-602] Inlining function 'read_matrix' into 'DCT' (dct.c:97) automatically.
INFO: [XFORM 203-602] Inlining function 'write_matrix' into 'DCT' (dct.c:101) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1095 ; free virtual = 16652
INFO: [HLS 200-472] Inferring partial write operation for 'output' (dct.c:32:13)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_row' (dct.c:53:41)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (dct.c:47:9)
INFO: [HLS 200-472] Inferring partial write operation for 'input_buf_2d' (dct.c:94:35)
INFO: [HLS 200-472] Inferring partial write operation for 'output_buf_2d' (dct.c:95:36)
INFO: [HLS 200-472] Inferring partial write operation for 'input_buf_2d' (dct.c:76:13)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1076 ; free virtual = 16634
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DCT' ...
WARNING: [SYN 201-107] Renaming port name 'DCT/input' to 'DCT/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'DCT/output' to 'DCT/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_1D3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.01 seconds; current allocated memory: 139.247 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 139.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 139.550 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 139.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 139.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 140.060 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 140.351 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 140.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT_1D3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DCT_1D3_coef_matrix_hardware' to 'DCT_1D3_coef_matrbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13s_31ns_31_1_1' to 'DCT_mac_muladd_16cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DCT_1D3'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 141.101 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transpose_matrix2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'transpose_matrix2'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 142.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col' to 'DCT_2D_DCT_1D_in_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col' to 'DCT_2D_DCT_1D_outeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_row' to 'DCT_2D_DCT_1D_outfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'DCT_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 143.072 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_r' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dct.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1142 ; free virtual = 16740
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1142 ; free virtual = 16740
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1143 ; free virtual = 16741
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'read_matrix' into 'DCT' (dct.c:97) automatically.
INFO: [XFORM 203-602] Inlining function 'write_matrix' into 'DCT' (dct.c:101) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1143 ; free virtual = 16741
INFO: [XFORM 203-602] Inlining function 'read_matrix' into 'DCT' (dct.c:97) automatically.
INFO: [XFORM 203-602] Inlining function 'write_matrix' into 'DCT' (dct.c:101) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1126 ; free virtual = 16724
INFO: [HLS 200-472] Inferring partial write operation for 'output' (dct.c:32:13)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_row' (dct.c:53:41)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (dct.c:47:9)
INFO: [HLS 200-472] Inferring partial write operation for 'input_buf_2d' (dct.c:94:35)
INFO: [HLS 200-472] Inferring partial write operation for 'output_buf_2d' (dct.c:95:36)
INFO: [HLS 200-472] Inferring partial write operation for 'input_buf_2d' (dct.c:76:13)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1107 ; free virtual = 16706
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DCT' ...
WARNING: [SYN 201-107] Renaming port name 'DCT/input' to 'DCT/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'DCT/output' to 'DCT/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_1D3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.93 seconds; current allocated memory: 139.247 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 139.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 139.550 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 139.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 139.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 140.060 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 140.351 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 140.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT_1D3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DCT_1D3_coef_matrix_hardware' to 'DCT_1D3_coef_matrbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13s_31ns_31_1_1' to 'DCT_mac_muladd_16cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DCT_1D3'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 141.101 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transpose_matrix2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'transpose_matrix2'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 142.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col' to 'DCT_2D_DCT_1D_in_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col' to 'DCT_2D_DCT_1D_outeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_row' to 'DCT_2D_DCT_1D_outfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'DCT_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 143.072 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_r' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dct.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 989 ; free virtual = 16549
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 989 ; free virtual = 16549
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 989 ; free virtual = 16549
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'read_matrix' into 'DCT' (dct.c:99) automatically.
INFO: [XFORM 203-602] Inlining function 'write_matrix' into 'DCT' (dct.c:103) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 989 ; free virtual = 16549
INFO: [XFORM 203-602] Inlining function 'read_matrix' into 'DCT' (dct.c:99) automatically.
INFO: [XFORM 203-602] Inlining function 'write_matrix' into 'DCT' (dct.c:103) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 975 ; free virtual = 16535
INFO: [HLS 200-472] Inferring partial write operation for 'output' (dct.c:32:13)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_row' (dct.c:53:41)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (dct.c:47:9)
INFO: [HLS 200-472] Inferring partial write operation for 'input_buf_2d' (dct.c:96:35)
INFO: [HLS 200-472] Inferring partial write operation for 'output_buf_2d' (dct.c:97:36)
INFO: [HLS 200-472] Inferring partial write operation for 'input_buf_2d' (dct.c:77:13)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 958 ; free virtual = 16517
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DCT' ...
WARNING: [SYN 201-107] Renaming port name 'DCT/input' to 'DCT/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'DCT/output' to 'DCT/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_1D3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.97 seconds; current allocated memory: 139.394 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 139.581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 139.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 139.862 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 140.038 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 140.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 140.540 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 140.893 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT_1D3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DCT_1D3_coef_matrix_hardware' to 'DCT_1D3_coef_matrbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13s_31ns_31_1_1' to 'DCT_mac_muladd_16cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DCT_1D3'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 141.284 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transpose_matrix2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'transpose_matrix2'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 142.252 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col' to 'DCT_2D_DCT_1D_in_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col' to 'DCT_2D_DCT_1D_outeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_row' to 'DCT_2D_DCT_1D_outfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'DCT_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 143.248 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_r' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dct.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 986 ; free virtual = 16562
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 986 ; free virtual = 16562
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:72) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:75) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:85) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:88) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 986 ; free virtual = 16562
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'read_matrix' into 'DCT' (dct.c:101) automatically.
INFO: [XFORM 203-602] Inlining function 'write_matrix' into 'DCT' (dct.c:105) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 986 ; free virtual = 16562
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:85) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:88) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:85) in function 'write_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:88) in function 'write_matrix' completely with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:72) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:75) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:72) in function 'read_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:75) in function 'read_matrix' completely with a factor of 8.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 969 ; free virtual = 16544
INFO: [HLS 200-472] Inferring partial write operation for 'output' (dct.c:32:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (dct.c:78:2)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_row' (dct.c:53:41)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (dct.c:47:9)
INFO: [HLS 200-472] Inferring partial write operation for 'input_buf_2d' (dct.c:98:35)
INFO: [HLS 200-472] Inferring partial write operation for 'output_buf_2d' (dct.c:99:36)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 928 ; free virtual = 16504
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DCT' ...
WARNING: [SYN 201-107] Renaming port name 'DCT/input' to 'DCT/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'DCT/output' to 'DCT/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.16 seconds; current allocated memory: 161.569 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 162.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_1D5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 162.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 162.866 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 163.040 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 163.157 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 163.327 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 163.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dct.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1302 ; free virtual = 16951
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1302 ; free virtual = 16951
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:74) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:77) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:87) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:90) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1302 ; free virtual = 16952
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'read_matrix' into 'DCT' (dct.c:103) automatically.
INFO: [XFORM 203-602] Inlining function 'write_matrix' into 'DCT' (dct.c:107) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1302 ; free virtual = 16952
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:87) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:90) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:87) in function 'write_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:90) in function 'write_matrix' completely with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:74) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:77) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:74) in function 'read_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:77) in function 'read_matrix' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'input' (dct.c:98) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'input_buf_2d' (dct.c:100) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'DCT_1D.1' into 'DCT_2D' (dct.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'DCT_1D' into 'DCT_2D' (dct.c:65) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1285 ; free virtual = 16935
INFO: [HLS 200-472] Inferring partial write operation for 'output' (dct.c:32:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:80:2)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_row' (dct.c:53:41)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_row' (dct.c:47:9)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_col' (dct.c:47:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_buf_2d' (dct.c:101:36)
INFO: [HLS 200-472] Inferring partial write operation for 'input_buf_2d[0]' (dct.c:100:35)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1249 ; free virtual = 16902
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DCT' ...
WARNING: [SYN 201-107] Renaming port name 'DCT/output' to 'DCT/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.15 seconds; current allocated memory: 153.045 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 153.943 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 154.084 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 154.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 154.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 155.192 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 155.904 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dct.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1100 ; free virtual = 16770
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1100 ; free virtual = 16770
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:74) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:77) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:87) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:90) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1099 ; free virtual = 16770
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'read_matrix' into 'DCT' (dct.c:103) automatically.
INFO: [XFORM 203-602] Inlining function 'write_matrix' into 'DCT' (dct.c:107) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1099 ; free virtual = 16770
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:87) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:90) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:87) in function 'write_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:90) in function 'write_matrix' completely with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:74) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:77) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:74) in function 'read_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:77) in function 'read_matrix' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'input' (dct.c:98) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'input_buf_2d' (dct.c:100) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'DCT_1D.1' into 'DCT_2D' (dct.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'DCT_1D' into 'DCT_2D' (dct.c:65) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1081 ; free virtual = 16752
INFO: [HLS 200-472] Inferring partial write operation for 'output' (dct.c:32:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:80:2)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_row' (dct.c:53:41)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_row' (dct.c:47:9)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_col' (dct.c:47:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_buf_2d' (dct.c:101:36)
INFO: [HLS 200-472] Inferring partial write operation for 'input_buf_2d[0]' (dct.c:100:35)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1048 ; free virtual = 16719
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DCT' ...
WARNING: [SYN 201-107] Renaming port name 'DCT/output' to 'DCT/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.18 seconds; current allocated memory: 153.024 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 153.923 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 154.064 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 154.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 154.649 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 155.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 155.886 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dct.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1075 ; free virtual = 16753
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1075 ; free virtual = 16753
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:75) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:78) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:88) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:91) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1081 ; free virtual = 16759
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'write_matrix' into 'DCT' (dct.c:108) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1081 ; free virtual = 16759
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'read_matrix' (dct.c:70).
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1' (dct.c:75) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1' (dct.c:78) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:88) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:91) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:88) in function 'write_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:91) in function 'write_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:75) in function 'read_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:78) in function 'read_matrix' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'input' (dct.c:99) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'input_buf_2d' (dct.c:101) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'DCT_1D.1' into 'DCT_2D' (dct.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'DCT_1D' into 'DCT_2D' (dct.c:65) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1066 ; free virtual = 16744
INFO: [HLS 200-472] Inferring partial write operation for 'output' (dct.c:32:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:81:2)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_row' (dct.c:53:41)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_row' (dct.c:47:9)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_col' (dct.c:47:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_buf_2d' (dct.c:102:36)
INFO: [HLS 200-472] Inferring partial write operation for 'input_buf_2d[0]' (dct.c:101:35)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1032 ; free virtual = 16711
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DCT' ...
WARNING: [SYN 201-107] Renaming port name 'DCT/output' to 'DCT/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'read_matrix'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_0_load_2', dct.c:81) on array 'input_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.18 seconds; current allocated memory: 153.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 154.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 154.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 154.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 154.779 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 155.300 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 155.994 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dct.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1096 ; free virtual = 16767
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1096 ; free virtual = 16767
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:74) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:77) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:89) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:92) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1097 ; free virtual = 16768
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'read_matrix' into 'DCT' (dct.c:105) automatically.
INFO: [XFORM 203-602] Inlining function 'write_matrix' into 'DCT' (dct.c:109) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1097 ; free virtual = 16768
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:89) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:92) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:89) in function 'write_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:92) in function 'write_matrix' completely with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:74) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:77) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:74) in function 'read_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:77) in function 'read_matrix' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'output_buf_2d' (dct.c:103) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (dct.c:100) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'input' (dct.c:100) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'input_buf_2d' (dct.c:102) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'DCT_1D.1' into 'DCT_2D' (dct.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'transpose_matrix' into 'DCT_2D' (dct.c:61) automatically.
INFO: [XFORM 203-602] Inlining function 'DCT_1D' into 'DCT_2D' (dct.c:65) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1077 ; free virtual = 16751
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:32:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:80:2)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_row' (dct.c:53:41)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_row' (dct.c:47:9)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_in_buf_col' (dct.c:32:13)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_col' (dct.c:47:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_buf_2d[0]' (dct.c:103:36)
INFO: [HLS 200-472] Inferring partial write operation for 'input_buf_2d[0]' (dct.c:102:35)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1043 ; free virtual = 16717
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DCT' ...
WARNING: [SYN 201-103] Legalizing function name 'transpose_matrix.1' to 'transpose_matrix_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.27 seconds; current allocated memory: 153.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 154.700 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 154.894 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 155.101 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 155.640 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 156.257 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dct.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1114 ; free virtual = 16781
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1114 ; free virtual = 16781
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:29) in function 'transpose_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:32) in function 'transpose_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:77) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:80) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:92) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:95) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1113 ; free virtual = 16780
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'read_matrix' into 'DCT' (dct.c:108) automatically.
INFO: [XFORM 203-602] Inlining function 'write_matrix' into 'DCT' (dct.c:112) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1113 ; free virtual = 16780
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:92) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:95) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:92) in function 'write_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:95) in function 'write_matrix' completely with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:29) in function 'transpose_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:32) in function 'transpose_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:29) in function 'transpose_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:32) in function 'transpose_matrix' completely with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:77) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:80) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:77) in function 'read_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:80) in function 'read_matrix' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'output_buf_2d' (dct.c:106) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (dct.c:103) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'input' (dct.c:103) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'input_buf_2d' (dct.c:105) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'DCT_1D.1' into 'DCT_2D' (dct.c:60) automatically.
INFO: [XFORM 203-602] Inlining function 'DCT_1D' into 'DCT_2D' (dct.c:68) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1094 ; free virtual = 16761
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:35:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:83:2)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_row' (dct.c:56:41)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_row' (dct.c:50:9)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_col' (dct.c:50:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_buf_2d[0]' (dct.c:106:36)
INFO: [HLS 200-472] Inferring partial write operation for 'input_buf_2d[0]' (dct.c:105:35)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1051 ; free virtual = 16718
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DCT' ...
WARNING: [SYN 201-103] Legalizing function name 'transpose_matrix.1' to 'transpose_matrix_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.35 seconds; current allocated memory: 165.447 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 166.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 166.981 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 167.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 168.407 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 169.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 169.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 170.276 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 170.944 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 171.833 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 172.154 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 172.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 173.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transpose_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'transpose_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 177.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transpose_matrix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'transpose_matrix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 181.431 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DCT_2D_coef_matrix_hardware' to 'DCT_2D_coef_matribkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col' to 'DCT_2D_DCT_1D_in_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col' to 'DCT_2D_DCT_1D_outdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_row' to 'DCT_2D_DCT_1D_outeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13s_31ns_31_1_1' to 'DCT_mac_muladd_16fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16fYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mux_83_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DCT_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 186.107 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 189.060 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DCT' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DCT'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 194.569 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 118.13 MHz
INFO: [RTMG 210-279] Implementing memory 'DCT_2D_coef_matribkb_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'DCT_2D_DCT_1D_in_cud_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DCT_2D_DCT_1D_outdEe_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DCT_2D_DCT_1D_outeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DCT_input_buf_2d_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DCT_output_buf_2d_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1011.656 ; gain = 588.621 ; free physical = 971 ; free virtual = 16667
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dct.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1078 ; free virtual = 16764
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1078 ; free virtual = 16764
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:31) in function 'transpose_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:34) in function 'transpose_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:79) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:82) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:94) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:97) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1077 ; free virtual = 16763
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'read_matrix' into 'DCT' (dct.c:110) automatically.
INFO: [XFORM 203-602] Inlining function 'write_matrix' into 'DCT' (dct.c:114) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1077 ; free virtual = 16763
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:94) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:97) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:94) in function 'write_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:97) in function 'write_matrix' completely with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:31) in function 'transpose_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:34) in function 'transpose_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:31) in function 'transpose_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:34) in function 'transpose_matrix' completely with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:79) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:82) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:79) in function 'read_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:82) in function 'read_matrix' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'output_buf_2d' (dct.c:108) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (dct.c:105) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'DCT_1D_out_buf_row' (dct.c:58) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'DCT_1D_out_buf_col'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'DCT_1D_in_buf_col'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input' (dct.c:105) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'input_buf_2d' (dct.c:107) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_buf_2d' (dct.c:108) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (dct.c:108:36) to (dct.c:108:36) in function 'DCT'... converting 66 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1062 ; free virtual = 16748
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_in_buf_col.0' (dct.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:85:2)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_row[0' (dct.c:58:41)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (dct.c:52:9)
INFO: [HLS 200-472] Inferring partial write operation for 'input_buf_2d[0]' (dct.c:107:35)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1006 ; free virtual = 16692
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DCT' ...
WARNING: [SYN 201-103] Legalizing function name 'DCT_1D.1' to 'DCT_1D_1'.
WARNING: [SYN 201-103] Legalizing function name 'transpose_matrix.1' to 'transpose_matrix_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.56 seconds; current allocated memory: 187.103 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 188.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_1D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 188.350 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 188.686 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 189.252 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 189.975 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_1D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 190.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 190.584 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 190.982 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 191.460 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 191.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 192.067 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 192.541 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 193.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 193.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 194.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 195.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT_1D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DCT_1D_coef_matrix_hardware' to 'DCT_1D_coef_matribkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13s_31ns_31_1_1' to 'DCT_mac_muladd_16cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mux_83_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DCT_1D'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 198.966 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transpose_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'transpose_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 200.908 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT_1D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DCT_1D_1_coef_matrix_hardware' to 'DCT_1D_1_coef_matdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mux_83_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DCT_1D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 204.300 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transpose_matrix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'transpose_matrix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 215.661 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_0' to 'DCT_2D_DCT_1D_in_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_1' to 'DCT_2D_DCT_1D_in_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_2' to 'DCT_2D_DCT_1D_in_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_3' to 'DCT_2D_DCT_1D_in_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_4' to 'DCT_2D_DCT_1D_in_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_5' to 'DCT_2D_DCT_1D_in_jbC' due to the length limit 20
INFO==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dct.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1061 ; free virtual = 16725
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1061 ; free virtual = 16725
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:77) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:80) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:92) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:95) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1064 ; free virtual = 16728
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'read_matrix' into 'DCT' (dct.c:108) automatically.
INFO: [XFORM 203-602] Inlining function 'write_matrix' into 'DCT' (dct.c:112) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1064 ; free virtual = 16728
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:92) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:95) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:92) in function 'write_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:95) in function 'write_matrix' completely with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:77) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:80) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:77) in function 'read_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:80) in function 'read_matrix' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'output_buf_2d' (dct.c:106) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (dct.c:103) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'input' (dct.c:103) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'input_buf_2d' (dct.c:105) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'DCT_1D.1' into 'DCT_2D' (dct.c:60) automatically.
INFO: [XFORM 203-602] Inlining function 'transpose_matrix' into 'DCT_2D' (dct.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'DCT_1D' into 'DCT_2D' (dct.c:68) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1050 ; free virtual = 16714
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:35:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:83:2)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_row' (dct.c:56:41)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_row' (dct.c:50:9)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_in_buf_col' (dct.c:35:13)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_col' (dct.c:50:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_buf_2d[0]' (dct.c:106:36)
INFO: [HLS 200-472] Inferring partial write operation for 'input_buf_2d[0]' (dct.c:105:35)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1018 ; free virtual = 16682
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DCT' ...
WARNING: [SYN 201-103] Legalizing function name 'transpose_matrix.1' to 'transpose_matrix_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.29 seconds; current allocated memory: 153.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 154.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 154.896 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 155.103 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 155.638 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 156.256 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dct.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1058 ; free virtual = 16738
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1058 ; free virtual = 16738
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:77) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:80) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:92) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:95) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1060 ; free virtual = 16739
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'read_matrix' into 'DCT' (dct.c:108) automatically.
INFO: [XFORM 203-602] Inlining function 'write_matrix' into 'DCT' (dct.c:112) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1060 ; free virtual = 16739
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'transpose_matrix' (dct.c:26).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:92) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:95) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:92) in function 'write_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:95) in function 'write_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:29) in function 'transpose_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:32) in function 'transpose_matrix' completely with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:77) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:80) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:77) in function 'read_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:80) in function 'read_matrix' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'output_buf_2d' (dct.c:106) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (dct.c:103) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'input' (dct.c:103) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'input_buf_2d' (dct.c:105) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'DCT_1D.1' into 'DCT_2D' (dct.c:60) automatically.
INFO: [XFORM 203-602] Inlining function 'DCT_1D' into 'DCT_2D' (dct.c:68) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1041 ; free virtual = 16720
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:35:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:83:2)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_row' (dct.c:56:41)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_row' (dct.c:50:9)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_col' (dct.c:50:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_buf_2d[0]' (dct.c:106:36)
INFO: [HLS 200-472] Inferring partial write operation for 'input_buf_2d[0]' (dct.c:105:35)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 999 ; free virtual = 16678
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DCT' ...
WARNING: [SYN 201-103] Legalizing function name 'transpose_matrix.1' to 'transpose_matrix_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.36 seconds; current allocated memory: 165.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 166.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'transpose_matrix'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_65', dct.c:35) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 167.041 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 167.753 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'transpose_matrix.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', dct.c:35) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 168.522 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 169.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 170.019 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 170.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 171.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 172.282 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 172.584 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 173.108 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 173.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transpose_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'transpose_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 178.755 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transpose_matrix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'transpose_matrix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 182.913 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DCT_2D_coef_matrix_hardware' to 'DCT_2D_coef_matribkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col' to 'DCT_2D_DCT_1D_in_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col' to 'DCT_2D_DCT_1D_outdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_row' to 'DCT_2D_DCT_1D_outeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13s_31ns_31_1_1' to 'DCT_mac_muladd_16fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16fYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mux_83_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DCT_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 188.295 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 191.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DCT' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DCT'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 196.924 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 118.13 MHz
INFO: [RTMG 210-279] Implementing memory 'DCT_2D_coef_matribkb_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'DCT_2D_DCT_1D_in_cud_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DCT_2D_DCT_1D_outdEe_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DCT_2D_DCT_1D_outeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DCT_input_buf_2d_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DCT_output_buf_2d_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 939 ; free virtual = 16616
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dct.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1054 ; free virtual = 16723
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1054 ; free virtual = 16723
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:77) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:80) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:92) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:95) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1055 ; free virtual = 16724
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'read_matrix' into 'DCT' (dct.c:108) automatically.
INFO: [XFORM 203-602] Inlining function 'write_matrix' into 'DCT' (dct.c:112) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1055 ; free virtual = 16724
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:92) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:95) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:92) in function 'write_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:95) in function 'write_matrix' completely with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:77) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:80) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:77) in function 'read_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:80) in function 'read_matrix' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'output_buf_2d' (dct.c:106) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (dct.c:103) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'input' (dct.c:103) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'input_buf_2d' (dct.c:105) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'DCT_1D.1' into 'DCT_2D' (dct.c:60) automatically.
INFO: [XFORM 203-602] Inlining function 'transpose_matrix' into 'DCT_2D' (dct.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'DCT_1D' into 'DCT_2D' (dct.c:68) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1037 ; free virtual = 16706
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:35:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:83:2)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_row' (dct.c:56:41)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_row' (dct.c:50:9)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_in_buf_col' (dct.c:35:13)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_col' (dct.c:50:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_buf_2d[0]' (dct.c:106:36)
INFO: [HLS 200-472] Inferring partial write operation for 'input_buf_2d[0]' (dct.c:105:35)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1003 ; free virtual = 16672
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DCT' ...
WARNING: [SYN 201-103] Legalizing function name 'transpose_matrix.1' to 'transpose_matrix_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.26 seconds; current allocated memory: 153.818 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 154.716 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 154.911 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 155.119 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 155.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 156.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dct.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1060 ; free virtual = 16727
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1060 ; free virtual = 16727
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:79) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:82) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:94) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:97) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1061 ; free virtual = 16728
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'read_matrix' into 'DCT' (dct.c:110) automatically.
INFO: [XFORM 203-602] Inlining function 'write_matrix' into 'DCT' (dct.c:114) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1061 ; free virtual = 16728
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:94) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:97) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:94) in function 'write_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:97) in function 'write_matrix' completely with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:79) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:82) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:79) in function 'read_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:82) in function 'read_matrix' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'output_buf_2d' (dct.c:108) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (dct.c:105) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'DCT_1D_out_buf_row' (dct.c:58) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'DCT_1D_out_buf_col'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'DCT_1D_in_buf_col'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input' (dct.c:105) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'input_buf_2d' (dct.c:107) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_buf_2d' (dct.c:108) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (dct.c:108:36) to (dct.c:108:36) in function 'DCT'... converting 66 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1038 ; free virtual = 16708
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_in_buf_col.0' (dct.c:37:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:85:2)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_row[0' (dct.c:58:41)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_col.0' (dct.c:52:9)
INFO: [HLS 200-472] Inferring partial write operation for 'input_buf_2d[0]' (dct.c:107:35)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 976 ; free virtual = 16644
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DCT' ...
WARNING: [SYN 201-103] Legalizing function name 'DCT_1D.1' to 'DCT_1D_1'.
WARNING: [SYN 201-103] Legalizing function name 'transpose_matrix.1' to 'transpose_matrix_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.31 seconds; current allocated memory: 200.257 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 201.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_1D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 201.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 201.841 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 202.069 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 202.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_1D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 202.614 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 202.956 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 204.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 207.139 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 207.575 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 208.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 209.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 209.722 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.55 seconds; current allocated memory: 211.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 218.573 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 219.564 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT_1D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DCT_1D_coef_matrix_hardware' to 'DCT_1D_coef_matribkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13s_31ns_31_1_1' to 'DCT_mac_muladd_16cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mux_83_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DCT_1D'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 223.525 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transpose_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DCT_mux_83_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'transpose_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 225.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT_1D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DCT_1D_1_coef_matrix_hardware' to 'DCT_1D_1_coef_matdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mux_83_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DCT_1D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 226.880 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transpose_matrix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DCT_mux_83_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'transpose_matrix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 239.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_0' to 'DCT_2D_DCT_1D_in_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_1' to 'DCT_2D_DCT_1D_in_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_2' to 'DCT_2D_DCT_1D_in_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_3' to 'DCT_2D_DCT_1D_in_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_4' to 'DCT_2D_DCT_1D_in_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_5' to 'DCT_2D_DCT_1D_in_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_6' to 'DCT_2D_DCT_1D_in_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_7' to 'DCT_2D_DCT_1D_in_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_0' to 'DCT_2D_DCT_1D_outmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_1' to 'DCT_2D_DCT_1D_outncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_2' to 'DCT_2D_DCT_1D_outocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_3' to 'DCT_2D_DCT_1D_outpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_4' to 'DCT_2D_DCT_1D_outqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_5' to 'DCT_2D_DCT_1D_outrcU' due to the length limit 20
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dct.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1081 ; free virtual = 16733
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1081 ; free virtual = 16733
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:79) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:82) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:94) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:97) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1080 ; free virtual = 16732
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'read_matrix' into 'DCT' (dct.c:110) automatically.
INFO: [XFORM 203-602] Inlining function 'write_matrix' into 'DCT' (dct.c:114) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1080 ; free virtual = 16732
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:94) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:97) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:94) in function 'write_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:97) in function 'write_matrix' completely with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:79) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:82) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:79) in function 'read_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:82) in function 'read_matrix' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'output_buf_2d' (dct.c:108) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (dct.c:105) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'DCT_1D_out_buf_row' (dct.c:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'DCT_1D_out_buf_col'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'DCT_1D_in_buf_col'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'input' (dct.c:105) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'input_buf_2d' (dct.c:107) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1066 ; free virtual = 16714
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:37:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:85:2)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_row[0' (dct.c:58:41)
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:52:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_buf_2d[0]' (dct.c:108:36)
INFO: [HLS 200-472] Inferring partial write operation for 'input_buf_2d[0]' (dct.c:107:35)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1021 ; free virtual = 16672
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DCT' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.22 seconds; current allocated memory: 163.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 164.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_1D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 164.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 165.194 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 165.423 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 165.701 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 165.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 166.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 166.979 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 167.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 168.173 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 168.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 169.533 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT_1D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DCT_1D_coef_matrix_hardware' to 'DCT_1D_coef_matribkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13s_31ns_31_1_1' to 'DCT_mac_muladd_16cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mux_83_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DCT_1D'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 173.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transpose_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DCT_mux_83_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'transpose_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 175.240 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_0' to 'DCT_2D_DCT_1D_in_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_1' to 'DCT_2D_DCT_1D_in_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_2' to 'DCT_2D_DCT_1D_in_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_3' to 'DCT_2D_DCT_1D_in_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_4' to 'DCT_2D_DCT_1D_in_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_5' to 'DCT_2D_DCT_1D_in_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_6' to 'DCT_2D_DCT_1D_in_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_7' to 'DCT_2D_DCT_1D_in_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_0' to 'DCT_2D_DCT_1D_outlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_1' to 'DCT_2D_DCT_1D_outmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_2' to 'DCT_2D_DCT_1D_outncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_3' to 'DCT_2D_DCT_1D_outocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_4' to 'DCT_2D_DCT_1D_outpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_5' to 'DCT_2D_DCT_1D_outqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_6' to 'DCT_2D_DCT_1D_outrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_7' to 'DCT_2D_DCT_1D_outsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_row_0' to 'DCT_2D_DCT_1D_outtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_row_1' to 'DCT_2D_DCT_1D_outudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_row_2' to 'DCT_2D_DCT_1D_outvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_row_3' to 'DCT_2D_DCT_1D_outwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_row_4' to 'DCT_2D_DCT_1D_outxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_row_5' to 'DCT_2D_DCT_1D_outyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_row_6' to 'DCT_2D_DCT_1D_outzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_row_7' to 'DCT_2D_DCT_1D_outAem' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'DCT_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 177.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 180.236 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_3' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dct.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1096 ; free virtual = 16743
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1096 ; free virtual = 16743
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:78) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:81) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:93) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:96) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1098 ; free virtual = 16742
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'read_matrix' into 'DCT' (dct.c:109) automatically.
INFO: [XFORM 203-602] Inlining function 'write_matrix' into 'DCT' (dct.c:113) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1098 ; free virtual = 16742
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:93) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:96) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:93) in function 'write_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:96) in function 'write_matrix' completely with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:78) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:81) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:78) in function 'read_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:81) in function 'read_matrix' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'output_buf_2d' (dct.c:107) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (dct.c:104) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'input' (dct.c:104) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'input_buf_2d' (dct.c:106) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'DCT_1D.1' into 'DCT_2D' (dct.c:61) automatically.
INFO: [XFORM 203-602] Inlining function 'transpose_matrix' into 'DCT_2D' (dct.c:65) automatically.
INFO: [XFORM 203-602] Inlining function 'DCT_1D' into 'DCT_2D' (dct.c:69) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1080 ; free virtual = 16724
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:36:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:84:2)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_row' (dct.c:57:41)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_row' (dct.c:51:9)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_in_buf_col' (dct.c:36:13)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_col' (dct.c:51:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_buf_2d[0]' (dct.c:107:36)
INFO: [HLS 200-472] Inferring partial write operation for 'input_buf_2d[0]' (dct.c:106:35)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1046 ; free virtual = 16691
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DCT' ...
WARNING: [SYN 201-103] Legalizing function name 'transpose_matrix.1' to 'transpose_matrix_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.26 seconds; current allocated memory: 153.800 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 154.700 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 154.894 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 155.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 155.640 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 156.257 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dct.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1084 ; free virtual = 16729
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1084 ; free virtual = 16729
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:77) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:80) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:92) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:95) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1082 ; free virtual = 16727
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'read_matrix' into 'DCT' (dct.c:108) automatically.
INFO: [XFORM 203-602] Inlining function 'write_matrix' into 'DCT' (dct.c:112) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1082 ; free virtual = 16727
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:92) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:95) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:92) in function 'write_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:95) in function 'write_matrix' completely with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:77) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:80) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:77) in function 'read_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:80) in function 'read_matrix' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'output_buf_2d' (dct.c:106) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (dct.c:103) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-602] Inlining function 'transpose_matrix' into 'DCT_2D' (dct.c:65) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1069 ; free virtual = 16714
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:36:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (dct.c:83:2)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_row' (dct.c:57:41)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_in_buf_col' (dct.c:36:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (dct.c:51:9)
INFO: [HLS 200-472] Inferring partial write operation for 'input_buf_2d' (dct.c:105:35)
INFO: [HLS 200-472] Inferring partial write operation for 'output_buf_2d[0]' (dct.c:106:36)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1031 ; free virtual = 16676
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DCT' ...
WARNING: [SYN 201-103] Legalizing function name 'transpose_matrix.1' to 'transpose_matrix_1'.
WARNING: [SYN 201-107] Renaming port name 'DCT/input' to 'DCT/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.19 seconds; current allocated memory: 162.635 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 163.515 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_1D3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 163.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 163.915 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 164.104 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 164.314 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 164.584 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dct.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1049 ; free virtual = 16702
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1049 ; free virtual = 16702
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:77) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:80) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:92) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:95) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1048 ; free virtual = 16702
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'read_matrix' into 'DCT' (dct.c:108) automatically.
INFO: [XFORM 203-602] Inlining function 'write_matrix' into 'DCT' (dct.c:112) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1048 ; free virtual = 16702
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:92) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:95) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:92) in function 'write_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:95) in function 'write_matrix' completely with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:77) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:80) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:77) in function 'read_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:80) in function 'read_matrix' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'output_buf_2d' (dct.c:106) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (dct.c:103) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'input' (dct.c:103) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-602] Inlining function 'transpose_matrix' into 'DCT_2D' (dct.c:65) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1031 ; free virtual = 16685
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:36:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (dct.c:83:2)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_row' (dct.c:57:41)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_in_buf_col' (dct.c:36:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (dct.c:51:9)
INFO: [HLS 200-472] Inferring partial write operation for 'input_buf_2d' (dct.c:105:35)
INFO: [HLS 200-472] Inferring partial write operation for 'output_buf_2d[0]' (dct.c:106:36)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 990 ; free virtual = 16641
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DCT' ...
WARNING: [SYN 201-103] Legalizing function name 'transpose_matrix.1' to 'transpose_matrix_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.28 seconds; current allocated memory: 162.744 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 163.657 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_1D3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 163.888 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 164.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 164.274 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 164.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 164.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 165.019 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dct.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1068 ; free virtual = 16719
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1068 ; free virtual = 16719
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:77) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:80) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:92) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:95) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1069 ; free virtual = 16723
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'read_matrix' into 'DCT' (dct.c:108) automatically.
INFO: [XFORM 203-602] Inlining function 'write_matrix' into 'DCT' (dct.c:112) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1069 ; free virtual = 16723
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:92) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:95) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:92) in function 'write_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:95) in function 'write_matrix' completely with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:77) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:80) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:77) in function 'read_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:80) in function 'read_matrix' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'output_buf_2d' (dct.c:106) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (dct.c:103) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'input_buf_2d' (dct.c:105) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'DCT_1D.1' into 'DCT_2D' (dct.c:61) automatically.
INFO: [XFORM 203-602] Inlining function 'transpose_matrix' into 'DCT_2D' (dct.c:65) automatically.
INFO: [XFORM 203-602] Inlining function 'DCT_1D' into 'DCT_2D' (dct.c:69) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1050 ; free virtual = 16705
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:36:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:83:2)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_row' (dct.c:57:41)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_row' (dct.c:51:9)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_in_buf_col' (dct.c:36:13)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_col' (dct.c:51:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_buf_2d[0]' (dct.c:106:36)
INFO: [HLS 200-472] Inferring partial write operation for 'input_buf_2d[0]' (dct.c:105:35)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1017 ; free virtual = 16671
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DCT' ...
WARNING: [SYN 201-103] Legalizing function name 'transpose_matrix.1' to 'transpose_matrix_1'.
WARNING: [SYN 201-107] Renaming port name 'DCT/input' to 'DCT/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.18 seconds; current allocated memory: 153.803 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 154.717 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 154.939 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 155.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 155.624 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 156.241 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dct.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1071 ; free virtual = 16720
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1071 ; free virtual = 16720
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:79) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:82) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:94) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:97) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1067 ; free virtual = 16720
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'read_matrix' into 'DCT' (dct.c:110) automatically.
INFO: [XFORM 203-602] Inlining function 'write_matrix' into 'DCT' (dct.c:114) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1066 ; free virtual = 16718
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:94) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:97) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:94) in function 'write_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:97) in function 'write_matrix' completely with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:79) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:82) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:79) in function 'read_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:82) in function 'read_matrix' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'output_buf_2d' (dct.c:108) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (dct.c:105) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'input_buf_2d' (dct.c:107) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'input' (dct.c:105) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-602] Inlining function 'DCT_1D.1' into 'DCT_2D' (dct.c:61) automatically.
INFO: [XFORM 203-602] Inlining function 'transpose_matrix' into 'DCT_2D' (dct.c:65) automatically.
INFO: [XFORM 203-602] Inlining function 'DCT_1D' into 'DCT_2D' (dct.c:69) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1048 ; free virtual = 16700
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:36:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:85:2)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_row' (dct.c:57:41)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_row' (dct.c:51:9)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_in_buf_col' (dct.c:36:13)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_col' (dct.c:51:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_buf_2d[0]' (dct.c:108:36)
INFO: [HLS 200-472] Inferring partial write operation for 'input_buf_2d[0]' (dct.c:107:35)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1014 ; free virtual = 16666
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DCT' ...
WARNING: [SYN 201-103] Legalizing function name 'transpose_matrix.1' to 'transpose_matrix_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.25 seconds; current allocated memory: 153.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 154.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 154.908 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 155.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 155.654 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 156.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dct.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1072 ; free virtual = 16717
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1072 ; free virtual = 16717
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:92) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:95) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1075 ; free virtual = 16719
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'read_matrix' into 'DCT' (dct.c:108) automatically.
INFO: [XFORM 203-602] Inlining function 'write_matrix' into 'DCT' (dct.c:112) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1075 ; free virtual = 16719
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:92) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:95) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:92) in function 'write_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:95) in function 'write_matrix' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'output_buf_2d' (dct.c:106) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (dct.c:103) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'input_buf_2d' (dct.c:105) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'input' (dct.c:103) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-602] Inlining function 'DCT_1D.1' into 'DCT_2D' (dct.c:61) automatically.
INFO: [XFORM 203-602] Inlining function 'transpose_matrix' into 'DCT_2D' (dct.c:65) automatically.
INFO: [XFORM 203-602] Inlining function 'DCT_1D' into 'DCT_2D' (dct.c:69) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1059 ; free virtual = 16704
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:36:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:83:13)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_row' (dct.c:57:41)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_row' (dct.c:51:9)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_in_buf_col' (dct.c:36:13)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_col' (dct.c:51:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_buf_2d[0]' (dct.c:106:36)
INFO: [HLS 200-472] Inferring partial write operation for 'input_buf_2d[0]' (dct.c:105:35)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1023 ; free virtual = 16668
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DCT' ...
WARNING: [SYN 201-103] Legalizing function name 'transpose_matrix.1' to 'transpose_matrix_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.19 seconds; current allocated memory: 152.252 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 152.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 152.767 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 152.975 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 153.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 154.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 154.807 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 155.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 156.002 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dct.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1098 ; free virtual = 16731
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1098 ; free virtual = 16731
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:81) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:93) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:96) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1098 ; free virtual = 16731
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'read_matrix' into 'DCT' (dct.c:109) automatically.
INFO: [XFORM 203-602] Inlining function 'write_matrix' into 'DCT' (dct.c:113) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1098 ; free virtual = 16731
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:93) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:96) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:93) in function 'write_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:96) in function 'write_matrix' completely with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:81) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:81) in function 'read_matrix' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'output_buf_2d' (dct.c:107) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (dct.c:104) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'input_buf_2d' (dct.c:106) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'input' (dct.c:104) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-602] Inlining function 'DCT_1D.1' into 'DCT_2D' (dct.c:61) automatically.
INFO: [XFORM 203-602] Inlining function 'transpose_matrix' into 'DCT_2D' (dct.c:65) automatically.
INFO: [XFORM 203-602] Inlining function 'DCT_1D' into 'DCT_2D' (dct.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'read_matrix' into 'DCT' (dct.c:109) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1082 ; free virtual = 16715
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:36:13)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_row' (dct.c:57:41)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_row' (dct.c:51:9)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_in_buf_col' (dct.c:36:13)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_col' (dct.c:51:9)
INFO: [HLS 200-472] Inferring partial write operation for 'input_buf_2d[0]' (dct.c:84:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output_buf_2d[0]' (dct.c:107:36)
INFO: [HLS 200-472] Inferring partial write operation for 'input_buf_2d[0]' (dct.c:106:35)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1058 ; free virtual = 16691
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DCT' ...
WARNING: [SYN 201-103] Legalizing function name 'transpose_matrix.1' to 'transpose_matrix_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.17 seconds; current allocated memory: 142.342 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 142.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 143.101 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 143.717 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 144.396 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 145.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 145.709 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 146.386 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dct.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1085 ; free virtual = 16725
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1085 ; free virtual = 16725
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:79) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:93) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:96) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1086 ; free virtual = 16725
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'read_matrix' into 'DCT' (dct.c:109) automatically.
INFO: [XFORM 203-602] Inlining function 'write_matrix' into 'DCT' (dct.c:113) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1086 ; free virtual = 16725
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:93) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:96) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:93) in function 'write_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:96) in function 'write_matrix' completely with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:79) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:79) in function 'read_matrix' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'output_buf_2d' (dct.c:107) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (dct.c:104) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'input_buf_2d' (dct.c:106) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'input' (dct.c:104) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-602] Inlining function 'DCT_1D.1' into 'DCT_2D' (dct.c:61) automatically.
INFO: [XFORM 203-602] Inlining function 'transpose_matrix' into 'DCT_2D' (dct.c:65) automatically.
INFO: [XFORM 203-602] Inlining function 'DCT_1D' into 'DCT_2D' (dct.c:69) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1068 ; free virtual = 16708
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:36:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:84:13)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_row' (dct.c:57:41)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_row' (dct.c:51:9)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_in_buf_col' (dct.c:36:13)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_col' (dct.c:51:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_buf_2d[0]' (dct.c:107:36)
INFO: [HLS 200-472] Inferring partial write operation for 'input_buf_2d[0]' (dct.c:106:35)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1034 ; free virtual = 16674
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DCT' ...
WARNING: [SYN 201-103] Legalizing function name 'transpose_matrix.1' to 'transpose_matrix_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.47 seconds; current allocated memory: 155.994 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 158.448 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 158.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 158.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 159.436 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 160.017 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 160.712 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 161.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: ==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dct.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1086 ; free virtual = 16732
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1086 ; free virtual = 16732
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:29) in function 'transpose_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:78) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:81) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:93) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:96) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1090 ; free virtual = 16736
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'read_matrix' into 'DCT' (dct.c:109) automatically.
INFO: [XFORM 203-602] Inlining function 'write_matrix' into 'DCT' (dct.c:113) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1089 ; free virtual = 16735
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:93) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:96) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:93) in function 'write_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:96) in function 'write_matrix' completely with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:29) in function 'transpose_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:29) in function 'transpose_matrix' completely with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:78) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:81) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:78) in function 'read_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:81) in function 'read_matrix' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'output_buf_2d' (dct.c:107) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (dct.c:104) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'input_buf_2d' (dct.c:106) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'input' (dct.c:104) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-602] Inlining function 'DCT_1D.1' into 'DCT_2D' (dct.c:60) automatically.
INFO: [XFORM 203-602] Inlining function 'DCT_1D' into 'DCT_2D' (dct.c:68) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1070 ; free virtual = 16716
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:35:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:84:2)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_row' (dct.c:56:41)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_row' (dct.c:50:9)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_col' (dct.c:50:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_buf_2d[0]' (dct.c:107:36)
INFO: [HLS 200-472] Inferring partial write operation for 'input_buf_2d[0]' (dct.c:106:35)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1028 ; free virtual = 16674
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DCT' ...
WARNING: [SYN 201-103] Legalizing function name 'transpose_matrix.1' to 'transpose_matrix_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.43 seconds; current allocated memory: 164.325 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 165.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 165.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 166.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 166.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 166.920 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dct.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1067 ; free virtual = 16715
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1067 ; free virtual = 16715
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:30) in function 'transpose_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:78) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:81) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:93) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:96) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1066 ; free virtual = 16714
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'read_matrix' into 'DCT' (dct.c:109) automatically.
INFO: [XFORM 203-602] Inlining function 'write_matrix' into 'DCT' (dct.c:113) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1066 ; free virtual = 16714
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'transpose_matrix' (dct.c:26).
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1' (dct.c:30) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:93) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:96) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:93) in function 'write_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:96) in function 'write_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:30) in function 'transpose_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:33) in function 'transpose_matrix' completely with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:78) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:81) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:78) in function 'read_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:81) in function 'read_matrix' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'output_buf_2d' (dct.c:107) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (dct.c:104) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'input_buf_2d' (dct.c:106) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'input' (dct.c:104) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-602] Inlining function 'DCT_1D.1' into 'DCT_2D' (dct.c:60) automatically.
INFO: [XFORM 203-602] Inlining function 'DCT_1D' into 'DCT_2D' (dct.c:68) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1047 ; free virtual = 16696
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:35:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:84:2)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_row' (dct.c:56:41)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_row' (dct.c:50:9)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_col' (dct.c:50:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_buf_2d[0]' (dct.c:107:36)
INFO: [HLS 200-472] Inferring partial write operation for 'input_buf_2d[0]' (dct.c:106:35)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1004 ; free virtual = 16653
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DCT' ...
WARNING: [SYN 201-103] Legalizing function name 'transpose_matrix.1' to 'transpose_matrix_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.36 seconds; current allocated memory: 165.499 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 166.396 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'transpose_matrix'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_65', dct.c:35) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 167.063 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 167.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'transpose_matrix.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', dct.c:35) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 168.544 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 169.474 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 170.010 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 170.709 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 171.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 172.286 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 172.588 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 173.111 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 173.916 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transpose_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'transpose_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 178.771 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transpose_matrix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'transpose_matrix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 182.932 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DCT_2D_coef_matrix_hardware' to 'DCT_2D_coef_matribkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col' to 'DCT_2D_DCT_1D_in_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col' to 'DCT_2D_DCT_1D_outdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_row' to 'DCT_2D_DCT_1D_outeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13s_31ns_31_1_1' to 'DCT_mac_muladd_16fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16fYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mux_83_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DCT_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 188.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 191.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DCT' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DCT'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 196.961 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 118.13 MHz
INFO: [RTMG 210-279] Implementing memory 'DCT_2D_coef_matribkb_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'DCT_2D_DCT_1D_in_cud_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DCT_2D_DCT_1D_outdEe_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DCT_2D_DCT_1D_outeOg_ram (RAM)' using block RAMs.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dct.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1075 ; free virtual = 16723
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1075 ; free virtual = 16723
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:30) in function 'transpose_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:78) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:81) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:93) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:96) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1073 ; free virtual = 16721
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'read_matrix' into 'DCT' (dct.c:109) automatically.
INFO: [XFORM 203-602] Inlining function 'write_matrix' into 'DCT' (dct.c:113) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1073 ; free virtual = 16721
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'transpose_matrix' (dct.c:26).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (dct.c:30) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1' (dct.c:30) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:93) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:96) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:93) in function 'write_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:96) in function 'write_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:30) in function 'transpose_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:34) in function 'transpose_matrix' completely with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:78) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:81) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:78) in function 'read_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:81) in function 'read_matrix' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'output_buf_2d' (dct.c:107) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (dct.c:104) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'input_buf_2d' (dct.c:106) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'input' (dct.c:104) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-602] Inlining function 'DCT_1D.1' into 'DCT_2D' (dct.c:61) automatically.
INFO: [XFORM 203-602] Inlining function 'DCT_1D' into 'DCT_2D' (dct.c:69) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1057 ; free virtual = 16705
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:36:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:84:2)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_row' (dct.c:57:41)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_row' (dct.c:51:9)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_col' (dct.c:51:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_buf_2d[0]' (dct.c:107:36)
INFO: [HLS 200-472] Inferring partial write operation for 'input_buf_2d[0]' (dct.c:106:35)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1016 ; free virtual = 16664
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DCT' ...
WARNING: [SYN 201-103] Legalizing function name 'transpose_matrix.1' to 'transpose_matrix_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.4 seconds; current allocated memory: 165.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 166.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'transpose_matrix'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_65', dct.c:36) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 167.064 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 167.778 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'transpose_matrix.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', dct.c:36) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 168.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 169.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 170.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 170.714 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 171.400 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 172.291 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 172.592 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 173.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 173.919 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transpose_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'transpose_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 178.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transpose_matrix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'transpose_matrix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 182.936 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DCT_2D_coef_matrix_hardware' to 'DCT_2D_coef_matribkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col' to 'DCT_2D_DCT_1D_in_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col' to 'DCT_2D_DCT_1D_outdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_row' to 'DCT_2D_DCT_1D_outeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13s_31ns_31_1_1' to 'DCT_mac_muladd_16fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16fYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mux_83_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DCT_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 188.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 191.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DCT' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DCT'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 196.963 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 118.13 MHz
INFO: [RTMG 210-279] Implementing memory 'DCT_2D_coef_matribkb_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'DCT_2D_DCT_1D_in_cud_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DCT_2D_DCT_1D_outdEe_ram (RAM)' using block RAMs with power-on initialization.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dct.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1047 ; free virtual = 16702
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1047 ; free virtual = 16702
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:76) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:79) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:91) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:94) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1050 ; free virtual = 16703
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'read_matrix' into 'DCT' (dct.c:107) automatically.
INFO: [XFORM 203-602] Inlining function 'write_matrix' into 'DCT' (dct.c:111) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1050 ; free virtual = 16703
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:91) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:94) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:91) in function 'write_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:94) in function 'write_matrix' completely with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:76) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:79) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:76) in function 'read_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:79) in function 'read_matrix' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'output_buf_2d' (dct.c:105) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (dct.c:102) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'input_buf_2d' (dct.c:104) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'input' (dct.c:102) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-602] Inlining function 'DCT_1D.1' into 'DCT_2D' (dct.c:59) automatically.
INFO: [XFORM 203-602] Inlining function 'transpose_matrix' into 'DCT_2D' (dct.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'DCT_1D' into 'DCT_2D' (dct.c:67) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1032 ; free virtual = 16684
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:34:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:82:2)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_row' (dct.c:55:41)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_row' (dct.c:49:9)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_in_buf_col' (dct.c:34:13)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_col' (dct.c:49:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_buf_2d[0]' (dct.c:105:36)
INFO: [HLS 200-472] Inferring partial write operation for 'input_buf_2d[0]' (dct.c:104:35)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 999 ; free virtual = 16651
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DCT' ...
WARNING: [SYN 201-103] Legalizing function name 'transpose_matrix.1' to 'transpose_matrix_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.23 seconds; current allocated memory: 153.802 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 154.701 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 154.911 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 155.119 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 155.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 156.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dct.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1039 ; free virtual = 16690
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1039 ; free virtual = 16690
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:30) in function 'transpose_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:78) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:81) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:93) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:96) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1039 ; free virtual = 16690
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'read_matrix' into 'DCT' (dct.c:109) automatically.
INFO: [XFORM 203-602] Inlining function 'write_matrix' into 'DCT' (dct.c:113) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1039 ; free virtual = 16690
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'transpose_matrix' (dct.c:26).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (dct.c:30) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1' (dct.c:30) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:93) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:96) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:93) in function 'write_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:96) in function 'write_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:30) in function 'transpose_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:34) in function 'transpose_matrix' completely with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:78) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:81) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:78) in function 'read_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:81) in function 'read_matrix' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'output_buf_2d' (dct.c:107) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (dct.c:104) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'input_buf_2d' (dct.c:106) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'input' (dct.c:104) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-602] Inlining function 'DCT_1D.1' into 'DCT_2D' (dct.c:61) automatically.
INFO: [XFORM 203-602] Inlining function 'DCT_1D' into 'DCT_2D' (dct.c:69) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1023 ; free virtual = 16674
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:36:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:84:2)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_row' (dct.c:57:41)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_row' (dct.c:51:9)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_col' (dct.c:51:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_buf_2d[0]' (dct.c:107:36)
INFO: [HLS 200-472] Inferring partial write operation for 'input_buf_2d[0]' (dct.c:106:35)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 980 ; free virtual = 16633
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DCT' ...
WARNING: [SYN 201-103] Legalizing function name 'transpose_matrix.1' to 'transpose_matrix_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.38 seconds; current allocated memory: 165.501 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 166.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'transpose_matrix'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_65', dct.c:36) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 167.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 167.780 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'transpose_matrix.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', dct.c:36) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 168.549 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 169.479 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 170.013 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 170.714 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 171.400 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 172.291 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 172.593 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 173.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 173.921 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transpose_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'transpose_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 178.778 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transpose_matrix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'transpose_matrix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 182.936 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DCT_2D_coef_matrix_hardware' to 'DCT_2D_coef_matribkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col' to 'DCT_2D_DCT_1D_in_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col' to 'DCT_2D_DCT_1D_outdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_row' to 'DCT_2D_DCT_1D_outeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13s_31ns_31_1_1' to 'DCT_mac_muladd_16fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16fYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mux_83_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DCT_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 188.353 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 191.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DCT' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DCT'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 196.964 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 118.13 MHz
INFO: [RTMG 210-279] Implementing memory 'DCT_2D_coef_matribkb_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'DCT_2D_DCT_1D_in_cud_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DCT_2D_DCT_1D_outdEe_ram (RAM)' using block RAMs with power-on initialization.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dct.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1012 ; free virtual = 16664
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1012 ; free virtual = 16664
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:29) in function 'transpose_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:32) in function 'transpose_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:77) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:80) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:92) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:95) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1013 ; free virtual = 16665
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'read_matrix' into 'DCT' (dct.c:108) automatically.
INFO: [XFORM 203-602] Inlining function 'write_matrix' into 'DCT' (dct.c:112) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 1014 ; free virtual = 16667
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'transpose_matrix' (dct.c:26).
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1' (dct.c:29) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1' (dct.c:32) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:92) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:95) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:92) in function 'write_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:95) in function 'write_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:29) in function 'transpose_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:32) in function 'transpose_matrix' completely with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:77) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:80) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:77) in function 'read_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:80) in function 'read_matrix' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'output_buf_2d' (dct.c:106) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (dct.c:103) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'input_buf_2d' (dct.c:105) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'input' (dct.c:103) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-602] Inlining function 'DCT_1D.1' into 'DCT_2D' (dct.c:60) automatically.
INFO: [XFORM 203-602] Inlining function 'DCT_1D' into 'DCT_2D' (dct.c:68) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 996 ; free virtual = 16648
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:35:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:83:2)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_row' (dct.c:56:41)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_row' (dct.c:50:9)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_col' (dct.c:50:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_buf_2d[0]' (dct.c:106:36)
INFO: [HLS 200-472] Inferring partial write operation for 'input_buf_2d[0]' (dct.c:105:35)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 953 ; free virtual = 16606
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DCT' ...
WARNING: [SYN 201-103] Legalizing function name 'transpose_matrix.1' to 'transpose_matrix_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.38 seconds; current allocated memory: 165.485 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 166.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'transpose_matrix'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_65', dct.c:35) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 167.050 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 167.763 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'transpose_matrix.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', dct.c:35) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 168.533 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 169.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 170.030 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 170.731 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 171.401 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 172.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 172.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 173.118 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 173.904 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transpose_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'transpose_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 178.763 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transpose_matrix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'transpose_matrix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 182.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DCT_2D_coef_matrix_hardware' to 'DCT_2D_coef_matribkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col' to 'DCT_2D_DCT_1D_in_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col' to 'DCT_2D_DCT_1D_outdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_row' to 'DCT_2D_DCT_1D_outeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13s_31ns_31_1_1' to 'DCT_mac_muladd_16fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16fYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mux_83_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DCT_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 188.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 191.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DCT' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DCT'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 196.936 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 118.13 MHz
INFO: [RTMG 210-279]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dct.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 982 ; free virtual = 16627
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 982 ; free virtual = 16627
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:29) in function 'transpose_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:32) in function 'transpose_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:43) in function 'DCT_1D': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:78) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:81) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:93) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:96) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 983 ; free virtual = 16628
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'read_matrix' into 'DCT' (dct.c:109) automatically.
INFO: [XFORM 203-602] Inlining function 'write_matrix' into 'DCT' (dct.c:113) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 983 ; free virtual = 16628
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'transpose_matrix' (dct.c:26).
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1' (dct.c:29) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1' (dct.c:32) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:93) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:96) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:93) in function 'write_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:96) in function 'write_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:29) in function 'transpose_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:32) in function 'transpose_matrix' completely with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:78) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:81) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:78) in function 'read_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:81) in function 'read_matrix' completely with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:43) in function 'DCT_1D': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:43) in function 'DCT_1D' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'coef_matrix_hardware' in dimension 1 automatically.
INFO: [XFORM 203-101] Partitioning array 'output_buf_2d' (dct.c:107) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (dct.c:104) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'input_buf_2d' (dct.c:106) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'input' (dct.c:104) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-102] Partitioning array 'DCT_1D_out_buf_col' in dimension 2 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 966 ; free virtual = 16612
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:35:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:84:2)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_row' (dct.c:57:41)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (dct.c:51:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_buf_2d[0]' (dct.c:107:36)
INFO: [HLS 200-472] Inferring partial write operation for 'input_buf_2d[0]' (dct.c:106:35)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 909 ; free virtual = 16555
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DCT' ...
WARNING: [SYN 201-103] Legalizing function name 'DCT_1D.1' to 'DCT_1D_1'.
WARNING: [SYN 201-103] Legalizing function name 'transpose_matrix.1' to 'transpose_matrix_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.69 seconds; current allocated memory: 187.655 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 188.552 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_1D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 189.411 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 190.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'transpose_matrix'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', dct.c:35) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 191.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 191.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_1D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 192.337 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 193.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'transpose_matrix.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_0_load_9', dct.c:35) on array 'input_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 193.819 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 194.771 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 195.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 195.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 196.099 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 196.989 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 197.295 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 197.892 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 198.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT_1D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DCT_1D_1_coef_matrix_hardware' to 'DCT_1D_1_coef_matbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_1D_1_coef_matrix_hardware_1' to 'DCT_1D_1_coef_matcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_1D_1_coef_matrix_hardware_2' to 'DCT_1D_1_coef_matdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_1D_1_coef_matrix_hardware_3' to 'DCT_1D_1_coef_mateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_1D_1_coef_matrix_hardware_4' to 'DCT_1D_1_coef_matfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_1D_1_coef_matrix_hardware_5' to 'DCT_1D_1_coef_matg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_1D_1_coef_matrix_hardware_6' to 'DCT_1D_1_coef_mathbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_1D_1_coef_matrix_hardware_7' to 'DCT_1D_1_coef_matibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_12ns_31ns_31_1_1' to 'DCT_mac_muladd_16jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13s_31ns_31_1_1' to 'DCT_mac_muladd_16kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16kbM': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mux_83_16_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DCT_1D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 203.804 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transpose_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'transpose_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 209.087 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dct.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 970 ; free virtual = 16635
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 970 ; free virtual = 16635
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:29) in function 'transpose_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:32) in function 'transpose_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:44) in function 'DCT_1D': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:79) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:82) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:94) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:97) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 971 ; free virtual = 16636
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'read_matrix' into 'DCT' (dct.c:110) automatically.
INFO: [XFORM 203-602] Inlining function 'write_matrix' into 'DCT' (dct.c:114) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 971 ; free virtual = 16636
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'transpose_matrix' (dct.c:26).
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1' (dct.c:29) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1' (dct.c:32) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'DCT_1D' (dct.c:41).
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1' (dct.c:44) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:94) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:97) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:94) in function 'write_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:97) in function 'write_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:29) in function 'transpose_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:32) in function 'transpose_matrix' completely with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:79) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:82) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:79) in function 'read_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:82) in function 'read_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:44) in function 'DCT_1D' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:48) in function 'DCT_1D' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'output_buf_2d' (dct.c:108) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (dct.c:105) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'input_buf_2d' (dct.c:107) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'input' (dct.c:105) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-102] Partitioning array 'DCT_1D_out_buf_col' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'DCT_1D_in_buf_col' in dimension 2 automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'DCT_1D.1' (dct.c:43:1)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'DCT_1D' (dct.c:43:1)...63 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 951 ; free virtual = 16616
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:35:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:85:2)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_row' (dct.c:58:41)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (dct.c:52:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_buf_2d[0]' (dct.c:108:36)
INFO: [HLS 200-472] Inferring partial write operation for 'input_buf_2d[0]' (dct.c:107:35)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 895 ; free virtual = 16560
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DCT' ...
WARNING: [SYN 201-103] Legalizing function name 'DCT_1D.1' to 'DCT_1D_1'.
WARNING: [SYN 201-103] Legalizing function name 'transpose_matrix.1' to 'transpose_matrix_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.54 seconds; current allocated memory: 187.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 188.001 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_1D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'DCT_1D.1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('output_addr_2_write_ln52', dct.c:52) of variable 'trunc_ln52_2', dct.c:52 on array 'output_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 7.
WARNING: [SCHED 204-21] Estimated clock period (9.6505ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'DCT_1D_1' consists of the following:
	'mul' operation of DSP[118] ('mul_ln50_5', dct.c:50) [108]  (2.84 ns)
	'add' operation of DSP[118] ('add_ln52_11', dct.c:52) [118]  (2.75 ns)
	'add' operation ('add_ln52_14', dct.c:52) [123]  (0 ns)
	'add' operation ('add_ln52_1', dct.c:52) [124]  (2.73 ns)
	'store' operation ('output_addr_1_write_ln52', dct.c:52) of variable 'trunc_ln52_1', dct.c:52 on array 'output_r' [126]  (1.33 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 188.796 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 189.646 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'transpose_matrix'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', dct.c:35) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 190.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 191.095 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_1D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'DCT_1D'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.96312ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'DCT_1D' consists of the following:
	'mul' operation of DSP[238] ('mul_ln50_112', dct.c:50) [232]  (2.84 ns)
	'add' operation of DSP[238] ('add_ln52_103', dct.c:52) [238]  (2.75 ns)
	'add' operation of DSP[240] ('add_ln52_104', dct.c:52) [240]  (2.75 ns)
	'add' operation ('add_ln52_105', dct.c:52) [242]  (1.62 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 191.751 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 192.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'transpose_matrix.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_0_load_9', dct.c:35) on array 'input_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 193.243 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 194.198 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 194.442 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 194.917 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 195.564 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 196.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 196.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 197.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 198.169 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT_1D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DCT_mul_mul_16s_13ns_29_1_1' to 'DCT_mul_mul_16s_1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mul_mul_16s_13ns_28_1_1' to 'DCT_mul_mul_16s_1cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mul_mul_16s_13s_28_1_1' to 'DCT_mul_mul_16s_1dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mul_mul_16s_13s_29_1_1' to 'DCT_mul_mul_16s_1eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13ns_29s_29_1_1' to 'DCT_mac_muladd_16fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_11ns_28s_28_1_1' to 'DCT_mac_muladd_16g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13s_14ns_28_1_1' to 'DCT_mac_muladd_16hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13ns_14ns_28_1_1' to 'DCT_mac_muladd_16ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_12ns_14ns_27_1_1' to 'DCT_mac_muladd_16jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_11s_14ns_26_1_1' to 'DCT_mac_muladd_16kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_ama_addmuladd_18s_18s_13ns_14ns_29_1_1' to 'DCT_ama_addmuladdlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_11s_28s_28_1_1' to 'DCT_mac_muladd_16mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13s_28s_29_1_1' to 'DCT_mac_muladd_16ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_12ns_29s_29_1_1' to 'DCT_mac_muladd_16ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_12s_29s_29_1_1' to 'DCT_mac_muladd_16pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_11s_29s_29_1_1' to 'DCT_mac_muladd_16qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13s_29s_29_1_1' to 'DCT_mac_muladd_16rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_11ns_29s_29_1_1' to 'DCT_mac_muladd_16sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_12ns_28s_29_1_1' to 'DCT_mac_muladd_16tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_11ns_28s_29_1_1' to 'DCT_mac_muladd_16udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13ns_28s_29_1_1' to 'DCT_mac_muladd_16vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13s_27s_29_1_1' to 'DCT_mac_muladd_16wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13ns_26s_28_1_1' to 'DCT_mac_muladd_16xdS' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DCT_ama_addmuladdlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16fYi': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16hbi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16ibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16ncg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16ocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16pcA': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16qcK': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16rcU': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16sc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16tde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16udo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16vdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16xdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mul_mul_16s_1bkb': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mul_mul_16s_1cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mul_mul_16s_1dEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mul_mul_16s_1eOg': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DCT_1D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 203.530 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transpose_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'transpose_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 208.368 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT_1D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DCT_ama_addmuladdlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16fYi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16hbi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16ibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16ncg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16ocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16pcA': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16qcK': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16rcU': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16sc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16tde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16udo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16vdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16xdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mul_mul_16s_1bkb': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mul_mul_16s_1cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mul_mul_16s_1dEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mul_mul_16s_1eOg': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DCT_1D'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 212.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transpose_matrix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'transpose_matrix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 217.092 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dct.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 971 ; free virtual = 16620
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 971 ; free virtual = 16620
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:29) in function 'transpose_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:32) in function 'transpose_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:44) in function 'DCT_1D': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:80) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:83) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:95) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:98) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 971 ; free virtual = 16620
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'read_matrix' into 'DCT' (dct.c:111) automatically.
INFO: [XFORM 203-602] Inlining function 'write_matrix' into 'DCT' (dct.c:115) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 970 ; free virtual = 16619
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'transpose_matrix' (dct.c:26).
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1' (dct.c:29) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1' (dct.c:32) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:95) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:98) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:95) in function 'write_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:98) in function 'write_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:29) in function 'transpose_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:32) in function 'transpose_matrix' completely with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:80) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:83) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:80) in function 'read_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:83) in function 'read_matrix' completely with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:44) in function 'DCT_1D': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:44) in function 'DCT_1D' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'coef_matrix_hardware' in dimension 1 automatically.
INFO: [XFORM 203-101] Partitioning array 'output_buf_2d' (dct.c:109) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (dct.c:106) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'input_buf_2d' (dct.c:108) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'input' (dct.c:106) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-102] Partitioning array 'DCT_1D_out_buf_col' in dimension 2 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 948 ; free virtual = 16598
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:35:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:86:2)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_row' (dct.c:59:41)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (dct.c:53:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_buf_2d[0]' (dct.c:109:36)
INFO: [HLS 200-472] Inferring partial write operation for 'input_buf_2d[0]' (dct.c:108:35)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 888 ; free virtual = 16538
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DCT' ...
WARNING: [SYN 201-103] Legalizing function name 'DCT_1D.1' to 'DCT_1D_1'.
WARNING: [SYN 201-103] Legalizing function name 'transpose_matrix.1' to 'transpose_matrix_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.85 seconds; current allocated memory: 187.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 188.814 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_1D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 189.808 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 190.869 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'transpose_matrix'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', dct.c:35) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 191.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 192.252 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_1D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 192.889 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 193.698 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'transpose_matrix.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_0_load_9', dct.c:35) on array 'input_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 194.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 195.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 195.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 196.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 196.714 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 197.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 197.913 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 198.509 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 199.373 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT_1D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DCT_1D_1_coef_matrix_hardware' to 'DCT_1D_1_coef_matbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_1D_1_coef_matrix_hardware_1' to 'DCT_1D_1_coef_matcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_1D_1_coef_matrix_hardware_2' to 'DCT_1D_1_coef_matdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_1D_1_coef_matrix_hardware_3' to 'DCT_1D_1_coef_mateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_1D_1_coef_matrix_hardware_4' to 'DCT_1D_1_coef_matfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_1D_1_coef_matrix_hardware_5' to 'DCT_1D_1_coef_matg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_1D_1_coef_matrix_hardware_6' to 'DCT_1D_1_coef_mathbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_1D_1_coef_matrix_hardware_7' to 'DCT_1D_1_coef_matibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_12ns_31ns_31_1_1' to 'DCT_mac_muladd_16jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13s_31ns_31_1_1' to 'DCT_mac_muladd_16kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16kbM': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mux_83_16_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DCT_1D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 204.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transpose_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'transpose_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 210.239 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT_1D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DCT_1D_coef_matrix_hardware' to 'DCT_1D_coef_matrilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_1D_coef_matrix_hardware_1' to 'DCT_1D_coef_matrimb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_1D_coef_matrix_hardware_2' to 'DCT_1D_coef_matrincg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_1D_coef_matrix_hardware_3' to 'DCT_1D_coef_matriocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_1D_coef_matrix_hardware_4' to 'DCT_1D_coef_matripcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_1D_coef_matrix_hardware_5' to 'DCT_1D_coef_matriqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_1D_coef_matrix_hardware_6' to 'DCT_1D_coef_matrircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_1D_coef_matrix_hardware_7' to 'DCT_1D_coef_matrisc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_12ns_16s_31ns_31_1_1' to 'DCT_mac_muladd_12tde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_12tde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16kbM': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DCT_1D'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 214.530 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transpose_matrix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'transpose_matrix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 218.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col' to 'DCT_2D_DCT_1D_in_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_0' to 'DCT_2D_DCT_1D_outvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_1' to 'DCT_2D_DCT_1D_outwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_2' to 'DCT_2D_DCT_1D_outxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_3' to 'DCT_2D_DCT_1D_outyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_4' to 'DCT_2D_DCT_1D_outzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_5' to 'DCT_2D_DCT_1D_outAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_6' to 'DCT_2D_DCT_1D_outBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_7' to 'DCT_2D_DCT_1D_outCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_row' to 'DCT_2D_DCT_1D_outDeQ' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'DCT_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 224.290 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 226.245 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DCT' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DCT'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 231.960 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 118.13 MHz
INFO: [RTMG 210-279] Implementing memory 'DCT_1D_1_coef_matbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'DCT_1D_1_coef_matcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'DCT_1D_1_coef_matdEe_rom' using distributed ROMs.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dct.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 934 ; free virtual = 16630
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 934 ; free virtual = 16630
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:29) in function 'transpose_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:32) in function 'transpose_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:44) in function 'DCT_1D': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:81) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:84) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:96) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:99) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 939 ; free virtual = 16635
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'read_matrix' into 'DCT' (dct.c:112) automatically.
INFO: [XFORM 203-602] Inlining function 'write_matrix' into 'DCT' (dct.c:116) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 939 ; free virtual = 16635
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'transpose_matrix' (dct.c:26).
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1' (dct.c:29) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1' (dct.c:32) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (dct.c:44) in function 'DCT_1D' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:96) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:99) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:96) in function 'write_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:99) in function 'write_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:29) in function 'transpose_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:32) in function 'transpose_matrix' completely with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:81) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:84) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:81) in function 'read_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:84) in function 'read_matrix' completely with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:44) in function 'DCT_1D': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:44) in function 'DCT_1D' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (dct.c:44) in function 'DCT_1D' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:49) in function 'DCT_1D' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'output_buf_2d' (dct.c:110) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (dct.c:107) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'input_buf_2d' (dct.c:109) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'input' (dct.c:107) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-102] Partitioning array 'DCT_1D_out_buf_col' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'DCT_1D_in_buf_col' in dimension 2 automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'DCT_1D.1' (dct.c:52:1)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'DCT_1D' (dct.c:52:1)...63 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 920 ; free virtual = 16616
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:35:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:87:2)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_row' (dct.c:60:41)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (dct.c:54:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_buf_2d[0]' (dct.c:110:36)
INFO: [HLS 200-472] Inferring partial write operation for 'input_buf_2d[0]' (dct.c:109:35)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 863 ; free virtual = 16559
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DCT' ...
WARNING: [SYN 201-103] Legalizing function name 'DCT_1D.1' to 'DCT_1D_1'.
WARNING: [SYN 201-103] Legalizing function name 'transpose_matrix.1' to 'transpose_matrix_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.55 seconds; current allocated memory: 187.088 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 187.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_1D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.94163ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'DCT_1D_1' consists of the following:
	'mul' operation of DSP[241] ('mul_ln52_49', dct.c:52) [232]  (2.84 ns)
	'add' operation of DSP[241] ('add_ln54_50', dct.c:54) [241]  (2.75 ns)
	'add' operation ('add_ln54_52', dct.c:54) [244]  (1.62 ns)
	'add' operation ('add_ln54_7', dct.c:54) [251]  (2.73 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 188.748 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 189.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'transpose_matrix'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', dct.c:35) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 190.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 191.030 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_1D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.96312ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'DCT_1D' consists of the following:
	'mul' operation of DSP[237] ('mul_ln52_112', dct.c:52) [231]  (2.84 ns)
	'add' operation of DSP[237] ('add_ln54_103', dct.c:54) [237]  (2.75 ns)
	'add' operation of DSP[239] ('add_ln54_104', dct.c:54) [239]  (2.75 ns)
	'add' operation ('add_ln54_105', dct.c:54) [241]  (1.62 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 191.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 192.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'transpose_matrix.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_0_load_9', dct.c:35) on array 'input_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 193.144 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 194.100 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 194.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 194.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 195.412 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 196.304 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 196.608 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 197.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 198.014 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT_1D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DCT_mul_mul_16s_13ns_29_1_1' to 'DCT_mul_mul_16s_1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mul_mul_16s_13ns_28_1_1' to 'DCT_mul_mul_16s_1cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mul_mul_16s_13s_28_1_1' to 'DCT_mul_mul_16s_1dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13s_14ns_28_1_1' to 'DCT_mac_muladd_16eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mul_mul_16s_13s_29_1_1' to 'DCT_mul_mul_16s_1fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13ns_14ns_28_1_1' to 'DCT_mac_muladd_16g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_12ns_14ns_27_1_1' to 'DCT_mac_muladd_16hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_11s_14ns_26_1_1' to 'DCT_mac_muladd_16ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_ama_addmuladd_18s_18s_13ns_14ns_29_1_1' to 'DCT_ama_addmuladdjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13ns_29s_29_1_1' to 'DCT_mac_muladd_16kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_11ns_28s_28_1_1' to 'DCT_mac_muladd_16lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_11s_28s_28_1_1' to 'DCT_mac_muladd_16mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13s_28s_29_1_1' to 'DCT_mac_muladd_16ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_12ns_29s_29_1_1' to 'DCT_mac_muladd_16ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_12s_29s_29_1_1' to 'DCT_mac_muladd_16pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_12ns_28s_29_1_1' to 'DCT_mac_muladd_16qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_11s_29s_29_1_1' to 'DCT_mac_muladd_16rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13s_29s_29_1_1' to 'DCT_mac_muladd_16sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_11ns_28s_29_1_1' to 'DCT_mac_muladd_16tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_11ns_29s_29_1_1' to 'DCT_mac_muladd_16udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13ns_28s_29_1_1' to 'DCT_mac_muladd_16vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13s_27s_29_1_1' to 'DCT_mac_muladd_16wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13ns_26s_28_1_1' to 'DCT_mac_muladd_16xdS' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DCT_ama_addmuladdjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16eOg': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16kbM': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16lbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16ncg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16ocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16pcA': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16qcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16rcU': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16sc4': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16tde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16udo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16vdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16xdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mul_mul_16s_1bkb': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mul_mul_16s_1cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mul_mul_16s_1dEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mul_mul_16s_1fYi': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DCT_1D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 203.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transpose_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'transpose_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 208.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT_1D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DCT_ama_addmuladdjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16eOg': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16kbM': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16lbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16ncg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16ocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16pcA': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16qcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16rcU': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16sc4': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16tde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16udo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16vdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16xdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mul_mul_16s_1bkb': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mul_mul_16s_1cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mul_mul_16s_1dEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mul_mul_16s_1fYi': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DCT_1D'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 212.639 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transpose_matrix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'transpose_matrix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 216.706 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_0' to 'DCT_2D_DCT_1D_in_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_1' to 'DCT_2D_DCT_1D_in_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_2' to 'DCT_2D_DCT_1D_in_Aem' due to the length limit 20
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dct.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 961 ; free virtual = 16626
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 961 ; free virtual = 16626
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:29) in function 'transpose_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:32) in function 'transpose_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:44) in function 'DCT_1D': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:81) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:84) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:96) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:99) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 961 ; free virtual = 16625
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'read_matrix' into 'DCT' (dct.c:112) automatically.
INFO: [XFORM 203-602] Inlining function 'write_matrix' into 'DCT' (dct.c:116) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 961 ; free virtual = 16625
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'transpose_matrix' (dct.c:26).
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1' (dct.c:29) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1' (dct.c:32) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'DCT_1D' (dct.c:41).
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1' (dct.c:44) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:96) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:99) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:96) in function 'write_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:99) in function 'write_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:29) in function 'transpose_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:32) in function 'transpose_matrix' completely with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:81) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:84) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:81) in function 'read_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:84) in function 'read_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:44) in function 'DCT_1D' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:49) in function 'DCT_1D' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'output_buf_2d' (dct.c:110) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (dct.c:107) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'input_buf_2d' (dct.c:109) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'input' (dct.c:107) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-102] Partitioning array 'DCT_1D_out_buf_col' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'DCT_1D_in_buf_col' in dimension 2 automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'DCT_1D.1' (dct.c:43:1)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'DCT_1D' (dct.c:43:1)...63 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 945 ; free virtual = 16610
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:35:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:87:2)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_row' (dct.c:60:41)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (dct.c:54:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_buf_2d[0]' (dct.c:110:36)
INFO: [HLS 200-472] Inferring partial write operation for 'input_buf_2d[0]' (dct.c:109:35)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 889 ; free virtual = 16554
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DCT' ...
WARNING: [SYN 201-103] Legalizing function name 'DCT_1D.1' to 'DCT_1D_1'.
WARNING: [SYN 201-103] Legalizing function name 'transpose_matrix.1' to 'transpose_matrix_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.48 seconds; current allocated memory: 187.104 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 187.999 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_1D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'DCT_1D.1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('output_addr_2_write_ln54', dct.c:54) of variable 'trunc_ln54_2', dct.c:54 on array 'output_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 7.
WARNING: [SCHED 204-21] Estimated clock period (9.6505ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'DCT_1D_1' consists of the following:
	'mul' operation of DSP[118] ('mul_ln52_5', dct.c:52) [108]  (2.84 ns)
	'add' operation of DSP[118] ('add_ln54_11', dct.c:54) [118]  (2.75 ns)
	'add' operation ('add_ln54_14', dct.c:54) [123]  (0 ns)
	'add' operation ('add_ln54_1', dct.c:54) [124]  (2.73 ns)
	'store' operation ('output_addr_1_write_ln54', dct.c:54) of variable 'trunc_ln54_1', dct.c:54 on array 'output_r' [126]  (1.33 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 188.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 189.642 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'transpose_matrix'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', dct.c:35) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 190.333 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 191.092 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_1D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'DCT_1D'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.96312ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'DCT_1D' consists of the following:
	'mul' operation of DSP[238] ('mul_ln52_112', dct.c:52) [232]  (2.84 ns)
	'add' operation of DSP[238] ('add_ln54_103', dct.c:54) [238]  (2.75 ns)
	'add' operation of DSP[240] ('add_ln54_104', dct.c:54) [240]  (2.75 ns)
	'add' operation ('add_ln54_105', dct.c:54) [242]  (1.62 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 191.749 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 192.537 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'transpose_matrix.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_0_load_9', dct.c:35) on array 'input_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 193.239 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 194.194 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 194.440 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 194.915 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 195.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 196.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 196.760 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 197.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 198.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT_1D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DCT_mul_mul_16s_13ns_29_1_1' to 'DCT_mul_mul_16s_1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mul_mul_16s_13ns_28_1_1' to 'DCT_mul_mul_16s_1cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mul_mul_16s_13s_28_1_1' to 'DCT_mul_mul_16s_1dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mul_mul_16s_13s_29_1_1' to 'DCT_mul_mul_16s_1eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13ns_29s_29_1_1' to 'DCT_mac_muladd_16fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_11ns_28s_28_1_1' to 'DCT_mac_muladd_16g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13s_14ns_28_1_1' to 'DCT_mac_muladd_16hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13ns_14ns_28_1_1' to 'DCT_mac_muladd_16ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_12ns_14ns_27_1_1' to 'DCT_mac_muladd_16jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_11s_14ns_26_1_1' to 'DCT_mac_muladd_16kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_ama_addmuladd_18s_18s_13ns_14ns_29_1_1' to 'DCT_ama_addmuladdlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_11s_28s_28_1_1' to 'DCT_mac_muladd_16mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13s_28s_29_1_1' to 'DCT_mac_muladd_16ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_12ns_29s_29_1_1' to 'DCT_mac_muladd_16ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_12s_29s_29_1_1' to 'DCT_mac_muladd_16pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_11s_29s_29_1_1' to 'DCT_mac_muladd_16qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13s_29s_29_1_1' to 'DCT_mac_muladd_16rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_11ns_29s_29_1_1' to 'DCT_mac_muladd_16sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_12ns_28s_29_1_1' to 'DCT_mac_muladd_16tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_11ns_28s_29_1_1' to 'DCT_mac_muladd_16udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13ns_28s_29_1_1' to 'DCT_mac_muladd_16vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13s_27s_29_1_1' to 'DCT_mac_muladd_16wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13ns_26s_28_1_1' to 'DCT_mac_muladd_16xdS' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DCT_ama_addmuladdlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16fYi': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16hbi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16ibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16ncg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16ocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16pcA': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16qcK': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16rcU': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16sc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16tde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16udo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16vdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16xdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mul_mul_16s_1bkb': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mul_mul_16s_1cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mul_mul_16s_1dEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mul_mul_16s_1eOg': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DCT_1D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 203.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transpose_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'transpose_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 208.365 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT_1D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DCT_ama_addmuladdlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16fYi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16hbi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16ibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16ncg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16ocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16pcA': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16qcK': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16rcU': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16sc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16tde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16udo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16vdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16xdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mul_mul_16s_1bkb': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mul_mul_16s_1cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mul_mul_16s_1dEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mul_mul_16s_1eOg': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DCT_1D'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 212.989 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transpose_matrix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'transpose_matrix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 217.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dct.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 945 ; free virtual = 16627
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 945 ; free virtual = 16627
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:29) in function 'transpose_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:32) in function 'transpose_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:43) in function 'DCT_1D': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:80) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:83) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:95) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:98) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 946 ; free virtual = 16630
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'read_matrix' into 'DCT' (dct.c:111) automatically.
INFO: [XFORM 203-602] Inlining function 'write_matrix' into 'DCT' (dct.c:115) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 947 ; free virtual = 16630
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'DCT_2D' (dct.c:56).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'transpose_matrix' (dct.c:26).
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1' (dct.c:29) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1' (dct.c:32) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'DCT_1D' (dct.c:41).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (dct.c:43) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1' (dct.c:43) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:95) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:98) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:95) in function 'write_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:98) in function 'write_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'memset_DCT_1D_out_buf_row' in function 'DCT_2D' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'memset_DCT_1D_out_buf_row' in function 'DCT_2D' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (dct.c:61) in function 'DCT_2D' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (dct.c:69) in function 'DCT_2D' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:29) in function 'transpose_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:32) in function 'transpose_matrix' completely with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:80) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:83) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:80) in function 'read_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:83) in function 'read_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:43) in function 'DCT_1D' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:48) in function 'DCT_1D' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'output_buf_2d' (dct.c:109) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (dct.c:106) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'input_buf_2d' (dct.c:108) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'input' (dct.c:106) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-102] Partitioning array 'DCT_1D_out_buf_row' (dct.c:59) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'DCT_1D_out_buf_col' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'DCT_1D_in_buf_col' in dimension 2 automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'DCT_1D.1' (dct.c:50:1)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'DCT_1D' (dct.c:50:1)...63 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 927 ; free virtual = 16610
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:35:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:86:2)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_row[0' (dct.c:59:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:52:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_buf_2d[0]' (dct.c:109:36)
INFO: [HLS 200-472] Inferring partial write operation for 'input_buf_2d[0]' (dct.c:108:35)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 869 ; free virtual = 16552
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DCT' ...
WARNING: [SYN 201-103] Legalizing function name 'DCT_1D.1' to 'DCT_1D_1'.
WARNING: [SYN 201-103] Legalizing function name 'transpose_matrix.1' to 'transpose_matrix_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.66 seconds; current allocated memory: 188.007 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 188.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_1D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'DCT_1D.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.94163ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'DCT_1D_1' consists of the following:
	'mul' operation of DSP[234] ('mul_ln50_49', dct.c:50) [225]  (2.84 ns)
	'add' operation of DSP[234] ('add_ln52_50', dct.c:52) [234]  (2.75 ns)
	'add' operation ('add_ln52_52', dct.c:52) [237]  (1.62 ns)
	'add' operation ('add_ln52_7', dct.c:52) [244]  (2.73 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 189.643 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 190.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'transpose_matrix'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_0_load_16', dct.c:35) on array 'input_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 191.096 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 191.881 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_1D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'DCT_1D'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.94163ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'DCT_1D' consists of the following:
	'mul' operation of DSP[235] ('mul_ln50_105', dct.c:50) [226]  (2.84 ns)
	'add' operation of DSP[235] ('add_ln52_99', dct.c:52) [235]  (2.75 ns)
	'add' operation ('add_ln52_101', dct.c:52) [238]  (1.62 ns)
	'add' operation ('add_ln52_7', dct.c:52) [245]  (2.73 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 192.538 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 193.335 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'transpose_matrix.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_0_load_9', dct.c:35) on array 'input_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 194.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 194.989 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'DCT_2D'.
WARNING: [SCHED 204-68] The II Violation in module 'DCT_2D' (Function: DCT_2D): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('_ln63', dct.c:63) to 'DCT_1D.1' and 'store' operation ('DCT_1D_out_buf_row_0_1_write_ln59', dct.c:59) of constant 0 on array 'DCT_1D_out_buf_row[0]', dct.c:59.
WARNING: [SCHED 204-62] II = 5 is infeasible due to multiple pipeline iteration latency = 8 and incompatible II = 4 of 'call' operation ('_ln67', dct.c:67) to 'transpose_matrix'.
WARNING: [SCHED 204-62] II = 6 is infeasible due to multiple pipeline iteration latency = 8 and incompatible II = 4 of 'call' operation ('_ln67', dct.c:67) to 'transpose_matrix'.
WARNING: [SCHED 204-62] II = 7 is infeasible due to multiple pipeline iteration latency = 8 and incompatible II = 4 of 'call' operation ('_ln67', dct.c:67) to 'transpose_matrix'.
WARNING: [SCHED 204-68] The II Violation in module 'DCT_2D' (Function: DCT_2D): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('_ln63', dct.c:63) to 'DCT_1D.1' and 'store' operation ('DCT_1D_out_buf_row_0_1_write_ln59', dct.c:59) of constant 0 on array 'DCT_1D_out_buf_row[0]', dct.c:59.
WARNING: [SCHED 204-68] The II Violation in module 'DCT_2D' (Function: DCT_2D): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1)
   between 'call' operation ('_ln63', dct.c:63) to 'DCT_1D.1' and 'store' operation ('DCT_1D_out_buf_row_0_1_write_ln59', dct.c:59) of constant 0 on array 'DCT_1D_out_buf_row[0]', dct.c:59.
WARNING: [SCHED 204-68] The II Violation in module 'DCT_2D' (Function: DCT_2D): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1)
   between 'call' operation ('_ln63', dct.c:63) to 'DCT_1D.1' and 'store' operation ('DCT_1D_out_buf_row_0_1_write_ln59', dct.c:59) of constant 0 on array 'DCT_1D_out_buf_row[0]', dct.c:59.
WARNING: [SCHED 204-68] The II Violation in module 'DCT_2D' (Function: DCT_2D): Unable to enforce a carried dependence constraint (II = 40, distance = 1, offset = 1)
   between 'call' operation ('_ln67', dct.c:67) to 'transpose_matrix' and 'store' operation ('DCT_1D_out_buf_row_0_1_write_ln59', dct.c:59) of constant 0 on array 'DCT_1D_out_buf_row[0]', dct.c:59.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('DCT_1D_out_buf_row_0_7_write_ln59', dct.c:59) of constant 0 on array 'DCT_1D_out_buf_row[0]', dct.c:59 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'DCT_1D_out_buf_row_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 44, Depth = 84.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 195.619 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 196.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 197.350 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 198.243 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 198.732 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 200.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 201.009 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT_1D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DCT_mul_mul_16s_13ns_29_1_1' to 'DCT_mul_mul_16s_1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mul_mul_16s_13ns_28_1_1' to 'DCT_mul_mul_16s_1cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mul_mul_16s_13s_28_1_1' to 'DCT_mul_mul_16s_1dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13s_14ns_28_1_1' to 'DCT_mac_muladd_16eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mul_mul_16s_13s_29_1_1' to 'DCT_mul_mul_16s_1fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13ns_14ns_28_1_1' to 'DCT_mac_muladd_16g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_12ns_14ns_27_1_1' to 'DCT_mac_muladd_16hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_11s_14ns_26_1_1' to 'DCT_mac_muladd_16ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_ama_addmuladd_18s_18s_13ns_14ns_29_1_1' to 'DCT_ama_addmuladdjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13ns_29s_29_1_1' to 'DCT_mac_muladd_16kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_11ns_28s_28_1_1' to 'DCT_mac_muladd_16lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_11s_28s_28_1_1' to 'DCT_mac_muladd_16mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13s_28s_29_1_1' to 'DCT_mac_muladd_16ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_12ns_29s_29_1_1' to 'DCT_mac_muladd_16ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_12s_29s_29_1_1' to 'DCT_mac_muladd_16pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_12ns_28s_29_1_1' to 'DCT_mac_muladd_16qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_11s_29s_29_1_1' to 'DCT_mac_muladd_16rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13s_29s_29_1_1' to 'DCT_mac_muladd_16sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_11ns_28s_29_1_1' to 'DCT_mac_muladd_16tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_11ns_29s_29_1_1' to 'DCT_mac_muladd_16udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13ns_28s_29_1_1' to 'DCT_mac_muladd_16vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13s_27s_29_1_1' to 'DCT_mac_muladd_16wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13ns_26s_28_1_1' to 'DCT_mac_muladd_16xdS' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DCT_ama_addmuladdjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16eOg': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16kbM': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16lbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16ncg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16ocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16pcA': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16qcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16rcU': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16sc4': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16tde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16udo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16vdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16xdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mul_mul_16s_1bkb': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mul_mul_16s_1cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mul_mul_16s_1dEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mul_mul_16s_1fYi': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DCT_1D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 206.257 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transpose_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'transpose_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 210.331 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT_1D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DCT_ama_addmuladdjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16eOg': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16kbM': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16lbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16ncg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16ocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16pcA': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16qcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16rcU': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16sc4': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16tde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16udo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16vdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16xdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mul_mul_16s_1bkb': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mul_mul_16s_1cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mul_mul_16s_1dEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mul_mul_16s_1fYi': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DCT_1D'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 215.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transpose_matrix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'transpose_matrix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 219.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_0' to 'DCT_2D_DCT_1D_in_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_1' to 'DCT_2D_DCT_1D_in_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_2' to 'DCT_2D_DCT_1D_in_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_3' to 'DCT_2D_DCT_1D_in_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_4' to 'DCT_2D_DCT_1D_in_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_5' to 'DCT_2D_DCT_1D_in_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_6' to 'DCT_2D_DCT_1D_in_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_7' to 'DCT_2D_DCT_1D_in_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_0' to 'DCT_2D_DCT_1D_outGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_1' to 'DCT_2D_DCT_1D_outHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_2' to 'DCT_2D_DCT_1D_outIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_3' to 'DCT_2D_DCT_1D_outJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_4' to 'DCT_2D_DCT_1D_outKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_5' to 'DCT_2D_DCT_1D_outLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_6' to 'DCT_2D_DCT_1D_outMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_7' to 'DCT_2D_DCT_1D_outNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_row_0' to 'DCT_2D_DCT_1D_outOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_row_1' to 'DCT_2D_DCT_1D_outPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_row_2' to 'DCT_2D_DCT_1D_outQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_row_3' to 'DCT_2D_DCT_1D_outRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_row_4' to 'DCT_2D_DCT_1D_outShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_row_5' to 'DCT_2D_DCT_1D_outThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_row_6' to 'DCT_2D_DCT_1D_outUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_row_7' to 'DCT_2D_DCT_1D_outVhK' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'DCT_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 226.450 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 230.425 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_7' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dct.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 946 ; free virtual = 16622
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 946 ; free virtual = 16622
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:29) in function 'transpose_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:32) in function 'transpose_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:43) in function 'DCT_1D': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:81) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:84) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:97) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:100) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 947 ; free virtual = 16623
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 947 ; free virtual = 16623
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'write_matrix' (dct.c:92).
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1' (dct.c:97) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1' (dct.c:100) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'DCT_2D' (dct.c:56).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'transpose_matrix' (dct.c:26).
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1' (dct.c:29) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1' (dct.c:32) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'read_matrix' (dct.c:76).
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1' (dct.c:81) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1' (dct.c:84) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'DCT_1D' (dct.c:41).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (dct.c:43) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1' (dct.c:43) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:97) in function 'write_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:100) in function 'write_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'memset_DCT_1D_out_buf_row' in function 'DCT_2D' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'memset_DCT_1D_out_buf_row' in function 'DCT_2D' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (dct.c:61) in function 'DCT_2D' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (dct.c:69) in function 'DCT_2D' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:29) in function 'transpose_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:32) in function 'transpose_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:81) in function 'read_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:84) in function 'read_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:43) in function 'DCT_1D' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:48) in function 'DCT_1D' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'output_buf_2d' (dct.c:111) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (dct.c:108) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'input_buf_2d' (dct.c:110) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'input' (dct.c:108) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-102] Partitioning array 'DCT_1D_out_buf_row' (dct.c:59) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'DCT_1D_out_buf_col' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'DCT_1D_in_buf_col' in dimension 2 automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'DCT_1D.1' (dct.c:50:1)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'DCT_1D' (dct.c:50:1)...63 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 931 ; free virtual = 16607
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:35:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:87:2)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_row[0' (dct.c:59:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:52:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_buf_2d[0]' (dct.c:111:36)
INFO: [HLS 200-472] Inferring partial write operation for 'input_buf_2d[0]' (dct.c:110:35)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 947.656 ; gain = 524.621 ; free physical = 873 ; free virtual = 16550
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DCT' ...
WARNING: [SYN 201-103] Legalizing function name 'DCT_1D.1' to 'DCT_1D_1'.
WARNING: [SYN 201-103] Legalizing function name 'transpose_matrix.1' to 'transpose_matrix_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'read_matrix'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_0_load_23', dct.c:87) on array 'input_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.65 seconds; current allocated memory: 188.050 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 188.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_1D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'DCT_1D.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.94163ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'DCT_1D_1' consists of the following:
	'mul' operation of DSP[234] ('mul_ln50_49', dct.c:50) [225]  (2.84 ns)
	'add' operation of DSP[234] ('add_ln52_50', dct.c:52) [234]  (2.75 ns)
	'add' operation ('add_ln52_52', dct.c:52) [237]  (1.62 ns)
	'add' operation ('add_ln52_7', dct.c:52) [244]  (2.73 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 189.700 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 190.498 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'transpose_matrix'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_0_load_16', dct.c:35) on array 'input_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 191.150 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 191.935 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_1D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'DCT_1D'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.94163ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'DCT_1D' consists of the following:
	'mul' operation of DSP[235] ('mul_ln50_105', dct.c:50) [226]  (2.84 ns)
	'add' operation of DSP[235] ('add_ln52_99', dct.c:52) [235]  (2.75 ns)
	'add' operation ('add_ln52_101', dct.c:52) [238]  (1.62 ns)
	'add' operation ('add_ln52_7', dct.c:52) [245]  (2.73 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 192.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 193.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'transpose_matrix.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_0_load_9', dct.c:35) on array 'input_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 194.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 195.040 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'DCT_2D'.
WARNING: [SCHED 204-68] The II Violation in module 'DCT_2D' (Function: DCT_2D): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('_ln63', dct.c:63) to 'DCT_1D.1' and 'store' operation ('DCT_1D_out_buf_row_0_1_write_ln59', dct.c:59) of constant 0 on array 'DCT_1D_out_buf_row[0]', dct.c:59.
WARNING: [SCHED 204-62] II = 5 is infeasible due to multiple pipeline iteration latency = 8 and incompatible II = 4 of 'call' operation ('_ln67', dct.c:67) to 'transpose_matrix'.
WARNING: [SCHED 204-62] II = 6 is infeasible due to multiple pipeline iteration latency = 8 and incompatible II = 4 of 'call' operation ('_ln67', dct.c:67) to 'transpose_matrix'.
WARNING: [SCHED 204-62] II = 7 is infeasible due to multiple pipeline iteration latency = 8 and incompatible II = 4 of 'call' operation ('_ln67', dct.c:67) to 'transpose_matrix'.
WARNING: [SCHED 204-68] The II Violation in module 'DCT_2D' (Function: DCT_2D): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('_ln63', dct.c:63) to 'DCT_1D.1' and 'store' operation ('DCT_1D_out_buf_row_0_1_write_ln59', dct.c:59) of constant 0 on array 'DCT_1D_out_buf_row[0]', dct.c:59.
WARNING: [SCHED 204-68] The II Violation in module 'DCT_2D' (Function: DCT_2D): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1)
   between 'call' operation ('_ln63', dct.c:63) to 'DCT_1D.1' and 'store' operation ('DCT_1D_out_buf_row_0_1_write_ln59', dct.c:59) of constant 0 on array 'DCT_1D_out_buf_row[0]', dct.c:59.
WARNING: [SCHED 204-68] The II Violation in module 'DCT_2D' (Function: DCT_2D): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1)
   between 'call' operation ('_ln63', dct.c:63) to 'DCT_1D.1' and 'store' operation ('DCT_1D_out_buf_row_0_1_write_ln59', dct.c:59) of constant 0 on array 'DCT_1D_out_buf_row[0]', dct.c:59.
WARNING: [SCHED 204-68] The II Violation in module 'DCT_2D' (Function: DCT_2D): Unable to enforce a carried dependence constraint (II = 40, distance = 1, offset = 1)
   between 'call' operation ('_ln67', dct.c:67) to 'transpose_matrix' and 'store' operation ('DCT_1D_out_buf_row_0_1_write_ln59', dct.c:59) of constant 0 on array 'DCT_1D_out_buf_row[0]', dct.c:59.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('DCT_1D_out_buf_row_0_7_write_ln59', dct.c:59) of constant 0 on array 'DCT_1D_out_buf_row[0]', dct.c:59 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'DCT_1D_out_buf_row_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 44, Depth = 84.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 195.670 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 196.757 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'write_matrix'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_0_load_2', dct.c:103) on array 'input_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 197.448 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 198.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 198.847 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 200.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 201.283 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT_1D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DCT_mul_mul_16s_13ns_29_1_1' to 'DCT_mul_mul_16s_1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mul_mul_16s_13ns_28_1_1' to 'DCT_mul_mul_16s_1cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mul_mul_16s_13s_28_1_1' to 'DCT_mul_mul_16s_1dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13s_14ns_28_1_1' to 'DCT_mac_muladd_16eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mul_mul_16s_13s_29_1_1' to 'DCT_mul_mul_16s_1fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13ns_14ns_28_1_1' to 'DCT_mac_muladd_16g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_12ns_14ns_27_1_1' to 'DCT_mac_muladd_16hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_11s_14ns_26_1_1' to 'DCT_mac_muladd_16ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_ama_addmuladd_18s_18s_13ns_14ns_29_1_1' to 'DCT_ama_addmuladdjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13ns_29s_29_1_1' to 'DCT_mac_muladd_16kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_11ns_28s_28_1_1' to 'DCT_mac_muladd_16lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_11s_28s_28_1_1' to 'DCT_mac_muladd_16mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13s_28s_29_1_1' to 'DCT_mac_muladd_16ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_12ns_29s_29_1_1' to 'DCT_mac_muladd_16ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_12s_29s_29_1_1' to 'DCT_mac_muladd_16pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_12ns_28s_29_1_1' to 'DCT_mac_muladd_16qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_11s_29s_29_1_1' to 'DCT_mac_muladd_16rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13s_29s_29_1_1' to 'DCT_mac_muladd_16sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_11ns_28s_29_1_1' to 'DCT_mac_muladd_16tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_11ns_29s_29_1_1' to 'DCT_mac_muladd_16udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13ns_28s_29_1_1' to 'DCT_mac_muladd_16vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13s_27s_29_1_1' to 'DCT_mac_muladd_16wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13ns_26s_28_1_1' to 'DCT_mac_muladd_16xdS' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DCT_ama_addmuladdjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16eOg': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16kbM': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16lbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16ncg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16ocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16pcA': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16qcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16rcU': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16sc4': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16tde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16udo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16vdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16xdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mul_mul_16s_1bkb': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mul_mul_16s_1cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mul_mul_16s_1dEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mul_mul_16s_1fYi': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DCT_1D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 206.540 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transpose_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'transpose_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 210.610 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT_1D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DCT_ama_addmuladdjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16eOg': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16kbM': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16lbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16ncg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16ocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16pcA': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16qcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16rcU': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16sc4': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16tde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16udo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16vdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16xdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mul_mul_16s_1bkb': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mul_mul_16s_1cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mul_mul_16s_1dEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mul_mul_16s_1fYi': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DCT_1D'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 215.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transpose_matrix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'transpose_matrix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 219.571 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_0' to 'DCT_2D_DCT_1D_in_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_1' to 'DCT_2D_DCT_1D_in_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_2' to 'DCT_2D_DCT_1D_in_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_3' to 'DCT_2D_DCT_1D_in_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_4' to 'DCT_2D_DCT_1D_in_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_5' to 'DCT_2D_DCT_1D_in_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_6' to 'DCT_2D_DCT_1D_in_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_7' to 'DCT_2D_DCT_1D_in_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_0' to 'DCT_2D_DCT_1D_outGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_1' to 'DCT_2D_DCT_1D_outHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_2' to 'DCT_2D_DCT_1D_outIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_3' to 'DCT_2D_DCT_1D_outJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_4' to 'DCT_2D_DCT_1D_outKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_5' to 'DCT_2D_DCT_1D_outLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_6' to 'DCT_2D_DCT_1D_outMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_7' to 'DCT_2D_DCT_1D_outNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_row_0' to 'DCT_2D_DCT_1D_outOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_row_1' to 'DCT_2D_DCT_1D_outPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_row_2' to 'DCT_2D_DCT_1D_outQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_row_3' to 'DCT_2D_DCT_1D_outRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_row_4' to 'DCT_2D_DCT_1D_outShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_row_5' to 'DCT_2D_DCT_1D_outThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_row_6' to 'DCT_2D_DCT_1D_outUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_row_7' to 'DCT_2D_DCT_1D_outVhK' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'DCT_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 226.726 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 230.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_3' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dct.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 944.688 ; gain = 521.652 ; free physical = 490 ; free virtual = 15907
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 944.688 ; gain = 521.652 ; free physical = 490 ; free virtual = 15907
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:29) in function 'transpose_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:32) in function 'transpose_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:43) in function 'DCT_1D': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:81) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:84) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:97) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:100) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 944.688 ; gain = 521.652 ; free physical = 490 ; free virtual = 15908
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 944.688 ; gain = 521.652 ; free physical = 490 ; free virtual = 15908
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'write_matrix' (dct.c:92).
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1' (dct.c:97) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1' (dct.c:100) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'DCT_2D' (dct.c:56).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'transpose_matrix' (dct.c:26).
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1' (dct.c:29) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1' (dct.c:32) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'read_matrix' (dct.c:76).
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1' (dct.c:81) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1' (dct.c:84) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'DCT_1D' (dct.c:41).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (dct.c:43) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1' (dct.c:43) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:97) in function 'write_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:100) in function 'write_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'memset_DCT_1D_out_buf_row' in function 'DCT_2D' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'memset_DCT_1D_out_buf_row' in function 'DCT_2D' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (dct.c:61) in function 'DCT_2D' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (dct.c:69) in function 'DCT_2D' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:29) in function 'transpose_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:32) in function 'transpose_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:81) in function 'read_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:84) in function 'read_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:43) in function 'DCT_1D' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:48) in function 'DCT_1D' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'output_buf_2d' (dct.c:111) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (dct.c:108) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'input_buf_2d' (dct.c:110) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'input' (dct.c:108) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-102] Partitioning array 'DCT_1D_out_buf_row' (dct.c:59) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'DCT_1D_out_buf_col' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'DCT_1D_in_buf_col' in dimension 2 automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'DCT_1D.1' (dct.c:50:1)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'DCT_1D' (dct.c:50:1)...63 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 944.688 ; gain = 521.652 ; free physical = 474 ; free virtual = 15892
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:35:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:87:2)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_row[0' (dct.c:59:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:52:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_buf_2d[0]' (dct.c:111:36)
INFO: [HLS 200-472] Inferring partial write operation for 'input_buf_2d[0]' (dct.c:110:35)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 944.688 ; gain = 521.652 ; free physical = 416 ; free virtual = 15834
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DCT' ...
WARNING: [SYN 201-103] Legalizing function name 'DCT_1D.1' to 'DCT_1D_1'.
WARNING: [SYN 201-103] Legalizing function name 'transpose_matrix.1' to 'transpose_matrix_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'read_matrix'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_0_load_23', dct.c:87) on array 'input_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.71 seconds; current allocated memory: 188.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 188.933 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_1D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'DCT_1D.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.94163ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'DCT_1D_1' consists of the following:
	'mul' operation of DSP[234] ('mul_ln50_49', dct.c:50) [225]  (2.84 ns)
	'add' operation of DSP[234] ('add_ln52_50', dct.c:52) [234]  (2.75 ns)
	'add' operation ('add_ln52_52', dct.c:52) [237]  (1.62 ns)
	'add' operation ('add_ln52_7', dct.c:52) [244]  (2.73 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 189.677 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 190.474 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'transpose_matrix'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_0_load_16', dct.c:35) on array 'input_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 191.126 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 191.911 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_1D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'DCT_1D'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.94163ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'DCT_1D' consists of the following:
	'mul' operation of DSP[235] ('mul_ln50_105', dct.c:50) [226]  (2.84 ns)
	'add' operation of DSP[235] ('add_ln52_99', dct.c:52) [235]  (2.75 ns)
	'add' operation ('add_ln52_101', dct.c:52) [238]  (1.62 ns)
	'add' operation ('add_ln52_7', dct.c:52) [245]  (2.73 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 192.553 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 193.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'transpose_matrix.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_0_load_9', dct.c:35) on array 'input_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 194.049 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 195.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'DCT_2D'.
WARNING: [SCHED 204-68] The II Violation in module 'DCT_2D' (Function: DCT_2D): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('_ln63', dct.c:63) to 'DCT_1D.1' and 'store' operation ('DCT_1D_out_buf_row_0_1_write_ln59', dct.c:59) of constant 0 on array 'DCT_1D_out_buf_row[0]', dct.c:59.
WARNING: [SCHED 204-62] II = 5 is infeasible due to multiple pipeline iteration latency = 8 and incompatible II = 4 of 'call' operation ('_ln67', dct.c:67) to 'transpose_matrix'.
WARNING: [SCHED 204-62] II = 6 is infeasible due to multiple pipeline iteration latency = 8 and incompatible II = 4 of 'call' operation ('_ln67', dct.c:67) to 'transpose_matrix'.
WARNING: [SCHED 204-62] II = 7 is infeasible due to multiple pipeline iteration latency = 8 and incompatible II = 4 of 'call' operation ('_ln67', dct.c:67) to 'transpose_matrix'.
WARNING: [SCHED 204-68] The II Violation in module 'DCT_2D' (Function: DCT_2D): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('_ln63', dct.c:63) to 'DCT_1D.1' and 'store' operation ('DCT_1D_out_buf_row_0_1_write_ln59', dct.c:59) of constant 0 on array 'DCT_1D_out_buf_row[0]', dct.c:59.
WARNING: [SCHED 204-68] The II Violation in module 'DCT_2D' (Function: DCT_2D): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1)
   between 'call' operation ('_ln63', dct.c:63) to 'DCT_1D.1' and 'store' operation ('DCT_1D_out_buf_row_0_1_write_ln59', dct.c:59) of constant 0 on array 'DCT_1D_out_buf_row[0]', dct.c:59.
WARNING: [SCHED 204-68] The II Violation in module 'DCT_2D' (Function: DCT_2D): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1)
   between 'call' operation ('_ln63', dct.c:63) to 'DCT_1D.1' and 'store' operation ('DCT_1D_out_buf_row_0_1_write_ln59', dct.c:59) of constant 0 on array 'DCT_1D_out_buf_row[0]', dct.c:59.
WARNING: [SCHED 204-68] The II Violation in module 'DCT_2D' (Function: DCT_2D): Unable to enforce a carried dependence constraint (II = 40, distance = 1, offset = 1)
   between 'call' operation ('_ln67', dct.c:67) to 'transpose_matrix' and 'store' operation ('DCT_1D_out_buf_row_0_1_write_ln59', dct.c:59) of constant 0 on array 'DCT_1D_out_buf_row[0]', dct.c:59.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('DCT_1D_out_buf_row_0_7_write_ln59', dct.c:59) of constant 0 on array 'DCT_1D_out_buf_row[0]', dct.c:59 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'DCT_1D_out_buf_row_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 44, Depth = 84.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 195.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 196.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'write_matrix'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_0_load_2', dct.c:103) on array 'input_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 197.442 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 198.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 198.827 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 200.310 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 201.261 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT_1D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DCT_mul_mul_16s_13ns_29_1_1' to 'DCT_mul_mul_16s_1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mul_mul_16s_13ns_28_1_1' to 'DCT_mul_mul_16s_1cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mul_mul_16s_13s_28_1_1' to 'DCT_mul_mul_16s_1dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13s_14ns_28_1_1' to 'DCT_mac_muladd_16eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mul_mul_16s_13s_29_1_1' to 'DCT_mul_mul_16s_1fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13ns_14ns_28_1_1' to 'DCT_mac_muladd_16g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_12ns_14ns_27_1_1' to 'DCT_mac_muladd_16hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_11s_14ns_26_1_1' to 'DCT_mac_muladd_16ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_ama_addmuladd_18s_18s_13ns_14ns_29_1_1' to 'DCT_ama_addmuladdjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13ns_29s_29_1_1' to 'DCT_mac_muladd_16kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_11ns_28s_28_1_1' to 'DCT_mac_muladd_16lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_11s_28s_28_1_1' to 'DCT_mac_muladd_16mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13s_28s_29_1_1' to 'DCT_mac_muladd_16ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_12ns_29s_29_1_1' to 'DCT_mac_muladd_16ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_12s_29s_29_1_1' to 'DCT_mac_muladd_16pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_12ns_28s_29_1_1' to 'DCT_mac_muladd_16qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_11s_29s_29_1_1' to 'DCT_mac_muladd_16rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13s_29s_29_1_1' to 'DCT_mac_muladd_16sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_11ns_28s_29_1_1' to 'DCT_mac_muladd_16tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_11ns_29s_29_1_1' to 'DCT_mac_muladd_16udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13ns_28s_29_1_1' to 'DCT_mac_muladd_16vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13s_27s_29_1_1' to 'DCT_mac_muladd_16wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13ns_26s_28_1_1' to 'DCT_mac_muladd_16xdS' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DCT_ama_addmuladdjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16eOg': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16kbM': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16lbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16ncg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16ocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16pcA': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16qcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16rcU': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16sc4': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16tde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16udo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16vdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16xdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mul_mul_16s_1bkb': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mul_mul_16s_1cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mul_mul_16s_1dEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mul_mul_16s_1fYi': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DCT_1D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 206.518 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transpose_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'transpose_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 210.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT_1D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DCT_ama_addmuladdjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16eOg': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16kbM': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16lbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16ncg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16ocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16pcA': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16qcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16rcU': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16sc4': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16tde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16udo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16vdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16xdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mul_mul_16s_1bkb': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mul_mul_16s_1cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mul_mul_16s_1dEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mul_mul_16s_1fYi': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DCT_1D'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 215.380 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transpose_matrix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'transpose_matrix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 219.565 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_0' to 'DCT_2D_DCT_1D_in_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_1' to 'DCT_2D_DCT_1D_in_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_2' to 'DCT_2D_DCT_1D_in_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_3' to 'DCT_2D_DCT_1D_in_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_4' to 'DCT_2D_DCT_1D_in_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_5' to 'DCT_2D_DCT_1D_in_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_6' to 'DCT_2D_DCT_1D_in_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_7' to 'DCT_2D_DCT_1D_in_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_0' to 'DCT_2D_DCT_1D_outGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_1' to 'DCT_2D_DCT_1D_outHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_2' to 'DCT_2D_DCT_1D_outIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_3' to 'DCT_2D_DCT_1D_outJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_4' to 'DCT_2D_DCT_1D_outKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_5' to 'DCT_2D_DCT_1D_outLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_6' to 'DCT_2D_DCT_1D_outMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_7' to 'DCT_2D_DCT_1D_outNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_row_0' to 'DCT_2D_DCT_1D_outOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_row_1' to 'DCT_2D_DCT_1D_outPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_row_2' to 'DCT_2D_DCT_1D_outQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_row_3' to 'DCT_2D_DCT_1D_outRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_row_4' to 'DCT_2D_DCT_1D_outShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_row_5' to 'DCT_2D_DCT_1D_outThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_row_6' to 'DCT_2D_DCT_1D_outUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_row_7' to 'DCT_2D_DCT_1D_outVhK' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'DCT_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 226.704 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 230.724 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_3' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplusHBM/virtexuplusHBM.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/virtexuplusHBM/virtexuplusHBM'.
INFO: [HLS 200-10] Setting target device to 'xcvu47p-fsvh2892-3-e'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dct.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 880.688 ; gain = 457.652 ; free physical = 6634 ; free virtual = 20636
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 880.688 ; gain = 457.652 ; free physical = 6634 ; free virtual = 20636
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:29) in function 'transpose_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:32) in function 'transpose_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:43) in function 'DCT_1D': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:81) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:84) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:97) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:100) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 880.688 ; gain = 457.652 ; free physical = 6634 ; free virtual = 20641
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 880.688 ; gain = 457.652 ; free physical = 6634 ; free virtual = 20641
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'write_matrix' (dct.c:92).
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1' (dct.c:97) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1' (dct.c:100) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'DCT_2D' (dct.c:56).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'transpose_matrix' (dct.c:26).
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1' (dct.c:29) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1' (dct.c:32) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'read_matrix' (dct.c:76).
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1' (dct.c:81) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1' (dct.c:84) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'DCT_1D' (dct.c:41).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (dct.c:43) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1' (dct.c:43) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:97) in function 'write_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:100) in function 'write_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'memset_DCT_1D_out_buf_row' in function 'DCT_2D' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'memset_DCT_1D_out_buf_row' in function 'DCT_2D' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (dct.c:61) in function 'DCT_2D' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (dct.c:69) in function 'DCT_2D' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:29) in function 'transpose_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:32) in function 'transpose_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:81) in function 'read_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:84) in function 'read_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:43) in function 'DCT_1D' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:48) in function 'DCT_1D' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'output_buf_2d' (dct.c:111) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (dct.c:108) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'input_buf_2d' (dct.c:110) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'input' (dct.c:108) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-102] Partitioning array 'DCT_1D_out_buf_row' (dct.c:59) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'DCT_1D_out_buf_col' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'DCT_1D_in_buf_col' in dimension 2 automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'DCT_1D.1' (dct.c:50:1)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'DCT_1D' (dct.c:50:1)...63 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 880.688 ; gain = 457.652 ; free physical = 6619 ; free virtual = 20625
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:35:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:87:2)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_row[0' (dct.c:59:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:52:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_buf_2d[0]' (dct.c:111:36)
INFO: [HLS 200-472] Inferring partial write operation for 'input_buf_2d[0]' (dct.c:110:35)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 960.688 ; gain = 537.652 ; free physical = 6559 ; free virtual = 20565
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DCT' ...
WARNING: [SYN 201-103] Legalizing function name 'DCT_1D.1' to 'DCT_1D_1'.
WARNING: [SYN 201-103] Legalizing function name 'transpose_matrix.1' to 'transpose_matrix_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'read_matrix'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_0_load_23', dct.c:87) on array 'input_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.57 seconds; current allocated memory: 189.235 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 190.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_1D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'DCT_1D.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 190.904 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 191.624 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'transpose_matrix'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_0_load_16', dct.c:35) on array 'input_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 192.212 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 192.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_1D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'DCT_1D'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 193.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 194.338 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'transpose_matrix.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_0_load_9', dct.c:35) on array 'input_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 195.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 195.993 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'DCT_2D'.
WARNING: [SCHED 204-68] The II Violation in module 'DCT_2D' (Function: DCT_2D): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('_ln63', dct.c:63) to 'DCT_1D.1' and 'store' operation ('DCT_1D_out_buf_row_0_1_write_ln59', dct.c:59) of constant 0 on array 'DCT_1D_out_buf_row[0]', dct.c:59.
WARNING: [SCHED 204-62] II = 5 is infeasible due to multiple pipeline iteration latency = 8 and incompatible II = 4 of 'call' operation ('_ln67', dct.c:67) to 'transpose_matrix'.
WARNING: [SCHED 204-62] II = 6 is infeasible due to multiple pipeline iteration latency = 8 and incompatible II = 4 of 'call' operation ('_ln67', dct.c:67) to 'transpose_matrix'.
WARNING: [SCHED 204-62] II = 7 is infeasible due to multiple pipeline iteration latency = 8 and incompatible II = 4 of 'call' operation ('_ln67', dct.c:67) to 'transpose_matrix'.
WARNING: [SCHED 204-68] The II Violation in module 'DCT_2D' (Function: DCT_2D): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('_ln63', dct.c:63) to 'DCT_1D.1' and 'store' operation ('DCT_1D_out_buf_row_0_1_write_ln59', dct.c:59) of constant 0 on array 'DCT_1D_out_buf_row[0]', dct.c:59.
WARNING: [SCHED 204-68] The II Violation in module 'DCT_2D' (Function: DCT_2D): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1)
   between 'call' operation ('_ln63', dct.c:63) to 'DCT_1D.1' and 'store' operation ('DCT_1D_out_buf_row_0_1_write_ln59', dct.c:59) of constant 0 on array 'DCT_1D_out_buf_row[0]', dct.c:59.
WARNING: [SCHED 204-68] The II Violation in module 'DCT_2D' (Function: DCT_2D): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1)
   between 'call' operation ('_ln63', dct.c:63) to 'DCT_1D.1' and 'store' operation ('DCT_1D_out_buf_row_0_1_write_ln59', dct.c:59) of constant 0 on array 'DCT_1D_out_buf_row[0]', dct.c:59.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('DCT_1D_out_buf_row_0_3_write_ln59', dct.c:59) of constant 0 on array 'DCT_1D_out_buf_row[0]', dct.c:59 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'DCT_1D_out_buf_row_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 28, Depth = 52.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 196.618 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 197.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'write_matrix'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_0_load_2', dct.c:103) on array 'input_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 198.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 199.103 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 199.519 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 200.662 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 201.521 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT_1D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DCT_ama_addmuladd_18s_18s_13ns_14ns_29_1_1' to 'DCT_ama_addmuladdbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13ns_29s_29_1_1' to 'DCT_mac_muladd_16cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mul_mul_16s_13ns_29_1_1' to 'DCT_mul_mul_16s_1dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mul_mul_16s_13ns_28_1_1' to 'DCT_mul_mul_16s_1eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_11ns_28s_28_1_1' to 'DCT_mac_muladd_16fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_11s_28s_28_1_1' to 'DCT_mac_muladd_16g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mul_mul_16s_13s_28_1_1' to 'DCT_mul_mul_16s_1hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13s_28s_29_1_1' to 'DCT_mac_muladd_16ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13s_14ns_28_1_1' to 'DCT_mac_muladd_16jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_12ns_29s_29_1_1' to 'DCT_mac_muladd_16kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_12s_29s_29_1_1' to 'DCT_mac_muladd_16lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mul_mul_16s_13s_29_1_1' to 'DCT_mul_mul_16s_1mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_12ns_28s_29_1_1' to 'DCT_mac_muladd_16ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13ns_14ns_28_1_1' to 'DCT_mac_muladd_16ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_11s_29s_29_1_1' to 'DCT_mac_muladd_16pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13s_29s_29_1_1' to 'DCT_mac_muladd_16qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_11ns_28s_29_1_1' to 'DCT_mac_muladd_16rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_11ns_29s_29_1_1' to 'DCT_mac_muladd_16sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13ns_28s_29_1_1' to 'DCT_mac_muladd_16tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13s_27s_29_1_1' to 'DCT_mac_muladd_16udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_12ns_14ns_27_1_1' to 'DCT_mac_muladd_16vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13ns_26s_28_1_1' to 'DCT_mac_muladd_16wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_11s_14ns_26_1_1' to 'DCT_mac_muladd_16xdS' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DCT_ama_addmuladdbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16cud': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16fYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16ibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16jbC': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16kbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16lbW': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16ocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16pcA': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16qcK': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16sc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16tde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16udo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16vdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16xdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mul_mul_16s_1dEe': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mul_mul_16s_1eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mul_mul_16s_1hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mul_mul_16s_1mb6': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DCT_1D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 206.771 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transpose_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'transpose_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 210.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT_1D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DCT_ama_addmuladdbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16cud': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16fYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16ibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16jbC': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16kbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16lbW': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16ocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16pcA': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16qcK': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16sc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16tde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16udo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16vdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16xdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mul_mul_16s_1dEe': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mul_mul_16s_1eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mul_mul_16s_1hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mul_mul_16s_1mb6': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DCT_1D'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 215.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transpose_matrix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'transpose_matrix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 219.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_0' to 'DCT_2D_DCT_1D_in_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_1' to 'DCT_2D_DCT_1D_in_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_2' to 'DCT_2D_DCT_1D_in_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_3' to 'DCT_2D_DCT_1D_in_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_4' to 'DCT_2D_DCT_1D_in_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_5' to 'DCT_2D_DCT_1D_in_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_6' to 'DCT_2D_DCT_1D_in_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_7' to 'DCT_2D_DCT_1D_in_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_0' to 'DCT_2D_DCT_1D_outGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_1' to 'DCT_2D_DCT_1D_outHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_2' to 'DCT_2D_DCT_1D_outIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_3' to 'DCT_2D_DCT_1D_outJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_4' to 'DCT_2D_DCT_1D_outKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_5' to 'DCT_2D_DCT_1D_outLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_6' to 'DCT_2D_DCT_1D_outMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_7' to 'DCT_2D_DCT_1D_outNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_row_0' to 'DCT_2D_DCT_1D_outOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_row_1' to 'DCT_2D_DCT_1D_outPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_row_2' to 'DCT_2D_DCT_1D_outQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_row_3' to 'DCT_2D_DCT_1D_outRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_row_4' to 'DCT_2D_DCT_1D_outShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_row_5' to 'DCT_2D_DCT_1D_outThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_row_6' to 'DCT_2D_DCT_1D_outUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_row_7' to 'DCT_2D_DCT_1D_outVhK' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'DCT_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 226.038 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 230.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_6' to 'ap_memory'.
INFO==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
