Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,3
design__inferred_latch__count,0
design__instance__count,263
design__instance__area,3050.01
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0001351182727375999
power__switching__total,0.0000724913043086417
power__leakage__total,0.0000016172058394658961
power__total,0.00020922679686918855
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.256260575568498
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2548994421018121
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.09594730836967186
timing__setup__ws__corner:nom_fast_1p32V_m40C,9.76493225030334
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.095947
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.26486991127874493
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.26224279046127436
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5675823305336098
timing__setup__ws__corner:nom_slow_1p08V_125C,6.981675879482623
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.567582
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.25961200590771893
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2577686470566488
timing__hold__ws__corner:nom_typ_1p20V_25C,0.268331586767429
timing__setup__ws__corner:nom_typ_1p20V_25C,8.721283497788825
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.268332
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.256260575568498
clock__skew__worst_setup,0.2548994421018121
timing__hold__ws,0.09594730836967186
timing__setup__ws,6.981675879482623
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.095947
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,263
design__instance__area__stdcell,3050.01
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.105385
design__instance__utilization__stdcell,0.105385
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,16
design__instance__area__class:buffer,116.122
design__instance__count__class:inverter,14
design__instance__area__class:inverter,76.2048
design__instance__count__class:sequential_cell,15
design__instance__area__class:sequential_cell,707.616
design__instance__count__class:multi_input_combinational_cell,191
design__instance__area__class:multi_input_combinational_cell,1892.42
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,21
design__instance__area__class:timing_repair_buffer,206.842
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,4299.65
design__violations,0
design__instance__count__class:clock_buffer,5
design__instance__area__class:clock_buffer,45.36
design__instance__count__class:clock_inverter,1
design__instance__area__class:clock_inverter,5.4432
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,3
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,296
route__net__special,2
route__drc_errors__iter:0,143
route__wirelength__iter:0,4563
route__drc_errors__iter:1,66
route__wirelength__iter:1,4607
route__drc_errors__iter:2,50
route__wirelength__iter:2,4572
route__drc_errors__iter:3,28
route__wirelength__iter:3,4543
route__drc_errors__iter:4,11
route__wirelength__iter:4,4554
route__drc_errors__iter:5,0
route__wirelength__iter:5,4540
route__drc_errors,0
route__wirelength,4540
route__vias,1434
route__vias__singlecut,1434
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,127.8
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,25
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,25
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,25
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,25
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000120515
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000133549
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000226244
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000133549
design_powergrid__voltage__worst,0.0000133549
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.0000133549
design_powergrid__drop__worst__net:VPWR,0.0000120515
design_powergrid__voltage__worst__net:VGND,0.0000133549
design_powergrid__drop__worst__net:VGND,0.0000133549
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000002489999999999999876734886605778029888824676163494586944580078125
ir__drop__worst,0.00001209999999999999934657303468643618771238834597170352935791015625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
