Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Sep 12 13:17:05 2025
| Host         : RockCollector running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file lab_1b_top_level_timing_summary_routed.rpt -pb lab_1b_top_level_timing_summary_routed.pb -rpx lab_1b_top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : lab_1b_top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.225        0.000                      0                   21        0.243        0.000                      0                   21        4.500        0.000                       0                    22  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.225        0.000                      0                   21        0.243        0.000                      0                   21        4.500        0.000                       0                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.225ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.225ns  (required time - arrival time)
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.748ns  (logic 0.828ns (22.090%)  route 2.920ns (77.910%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.617     5.138    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  SEVEN_SEG/DIGIT_SELECTOR/count_reg[11]/Q
                         net (fo=3, routed)           1.273     6.867    SEVEN_SEG/DIGIT_SELECTOR/count_reg[11]
    SLICE_X59Y25         LUT3 (Prop_lut3_I1_O)        0.124     6.991 r  SEVEN_SEG/DIGIT_SELECTOR/q[3]_i_7/O
                         net (fo=1, routed)           0.825     7.816    SEVEN_SEG/DIGIT_SELECTOR/q[3]_i_7_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.940 r  SEVEN_SEG/DIGIT_SELECTOR/q[3]_i_2/O
                         net (fo=4, routed)           0.823     8.763    SEVEN_SEG/DIGIT_SELECTOR/q[3]_i_2_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I1_O)        0.124     8.887 r  SEVEN_SEG/DIGIT_SELECTOR/q[3]_i_1/O
                         net (fo=1, routed)           0.000     8.887    SEVEN_SEG/DIGIT_SELECTOR/q[3]_i_1_n_0
    SLICE_X59Y25         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.501    14.842    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X59Y25         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X59Y25         FDRE (Setup_fdre_C_D)        0.031    15.112    SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                          -8.887    
  -------------------------------------------------------------------
                         slack                                  6.225    

Slack (MET) :             6.599ns  (required time - arrival time)
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.828ns (24.177%)  route 2.597ns (75.823%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.617     5.138    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  SEVEN_SEG/DIGIT_SELECTOR/count_reg[11]/Q
                         net (fo=3, routed)           1.273     6.867    SEVEN_SEG/DIGIT_SELECTOR/count_reg[11]
    SLICE_X59Y25         LUT3 (Prop_lut3_I1_O)        0.124     6.991 r  SEVEN_SEG/DIGIT_SELECTOR/q[3]_i_7/O
                         net (fo=1, routed)           0.825     7.816    SEVEN_SEG/DIGIT_SELECTOR/q[3]_i_7_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.940 r  SEVEN_SEG/DIGIT_SELECTOR/q[3]_i_2/O
                         net (fo=4, routed)           0.499     8.439    SEVEN_SEG/DIGIT_SELECTOR/q[3]_i_2_n_0
    SLICE_X60Y25         LUT4 (Prop_lut4_I0_O)        0.124     8.563 r  SEVEN_SEG/DIGIT_SELECTOR/q[2]_i_1/O
                         net (fo=1, routed)           0.000     8.563    SEVEN_SEG/DIGIT_SELECTOR/q[2]_i_1_n_0
    SLICE_X60Y25         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.501    14.842    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X60Y25         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X60Y25         FDSE (Setup_fdse_C_D)        0.081    15.162    SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -8.563    
  -------------------------------------------------------------------
                         slack                                  6.599    

Slack (MET) :             6.606ns  (required time - arrival time)
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.414ns  (logic 0.828ns (24.255%)  route 2.586ns (75.745%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.617     5.138    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  SEVEN_SEG/DIGIT_SELECTOR/count_reg[11]/Q
                         net (fo=3, routed)           1.273     6.867    SEVEN_SEG/DIGIT_SELECTOR/count_reg[11]
    SLICE_X59Y25         LUT3 (Prop_lut3_I1_O)        0.124     6.991 r  SEVEN_SEG/DIGIT_SELECTOR/q[3]_i_7/O
                         net (fo=1, routed)           0.825     7.816    SEVEN_SEG/DIGIT_SELECTOR/q[3]_i_7_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.940 r  SEVEN_SEG/DIGIT_SELECTOR/q[3]_i_2/O
                         net (fo=4, routed)           0.488     8.428    SEVEN_SEG/DIGIT_SELECTOR/q[3]_i_2_n_0
    SLICE_X60Y25         LUT4 (Prop_lut4_I1_O)        0.124     8.552 r  SEVEN_SEG/DIGIT_SELECTOR/q[0]_i_1/O
                         net (fo=1, routed)           0.000     8.552    SEVEN_SEG/DIGIT_SELECTOR/q[0]_i_1_n_0
    SLICE_X60Y25         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.501    14.842    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X60Y25         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X60Y25         FDSE (Setup_fdse_C_D)        0.077    15.158    SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                          -8.552    
  -------------------------------------------------------------------
                         slack                                  6.606    

Slack (MET) :             6.655ns  (required time - arrival time)
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.820ns (24.077%)  route 2.586ns (75.923%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.617     5.138    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  SEVEN_SEG/DIGIT_SELECTOR/count_reg[11]/Q
                         net (fo=3, routed)           1.273     6.867    SEVEN_SEG/DIGIT_SELECTOR/count_reg[11]
    SLICE_X59Y25         LUT3 (Prop_lut3_I1_O)        0.124     6.991 r  SEVEN_SEG/DIGIT_SELECTOR/q[3]_i_7/O
                         net (fo=1, routed)           0.825     7.816    SEVEN_SEG/DIGIT_SELECTOR/q[3]_i_7_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.940 r  SEVEN_SEG/DIGIT_SELECTOR/q[3]_i_2/O
                         net (fo=4, routed)           0.488     8.428    SEVEN_SEG/DIGIT_SELECTOR/q[3]_i_2_n_0
    SLICE_X60Y25         LUT3 (Prop_lut3_I0_O)        0.116     8.544 r  SEVEN_SEG/DIGIT_SELECTOR/q[1]_i_1/O
                         net (fo=1, routed)           0.000     8.544    SEVEN_SEG/DIGIT_SELECTOR/q[1]_i_1_n_0
    SLICE_X60Y25         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.501    14.842    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X60Y25         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X60Y25         FDSE (Setup_fdse_C_D)        0.118    15.199    SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                          -8.544    
  -------------------------------------------------------------------
                         slack                                  6.655    

Slack (MET) :             7.544ns  (required time - arrival time)
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 1.563ns (63.803%)  route 0.887ns (36.197%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.617     5.138    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[4]/Q
                         net (fo=3, routed)           0.878     6.472    SEVEN_SEG/DIGIT_SELECTOR/count_reg[4]
    SLICE_X58Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.128 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.137    SEVEN_SEG/DIGIT_SELECTOR/count_reg[4]_i_1_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.251 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.251    SEVEN_SEG/DIGIT_SELECTOR/count_reg[8]_i_1_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.365 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.365    SEVEN_SEG/DIGIT_SELECTOR/count_reg[12]_i_1_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.588 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.588    SEVEN_SEG/DIGIT_SELECTOR/count_reg[16]_i_1_n_7
    SLICE_X58Y27         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.504    14.845    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y27         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[16]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X58Y27         FDRE (Setup_fdre_C_D)        0.062    15.132    SEVEN_SEG/DIGIT_SELECTOR/count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                          -7.588    
  -------------------------------------------------------------------
                         slack                                  7.544    

Slack (MET) :             7.546ns  (required time - arrival time)
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.447ns  (logic 1.560ns (63.758%)  route 0.887ns (36.242%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.617     5.138    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[4]/Q
                         net (fo=3, routed)           0.878     6.472    SEVEN_SEG/DIGIT_SELECTOR/count_reg[4]
    SLICE_X58Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.128 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.137    SEVEN_SEG/DIGIT_SELECTOR/count_reg[4]_i_1_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.251 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.251    SEVEN_SEG/DIGIT_SELECTOR/count_reg[8]_i_1_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.585 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.585    SEVEN_SEG/DIGIT_SELECTOR/count_reg[12]_i_1_n_6
    SLICE_X58Y26         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.503    14.844    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[13]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X58Y26         FDRE (Setup_fdre_C_D)        0.062    15.131    SEVEN_SEG/DIGIT_SELECTOR/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -7.585    
  -------------------------------------------------------------------
                         slack                                  7.546    

Slack (MET) :             7.567ns  (required time - arrival time)
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.426ns  (logic 1.539ns (63.445%)  route 0.887ns (36.555%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.617     5.138    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[4]/Q
                         net (fo=3, routed)           0.878     6.472    SEVEN_SEG/DIGIT_SELECTOR/count_reg[4]
    SLICE_X58Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.128 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.137    SEVEN_SEG/DIGIT_SELECTOR/count_reg[4]_i_1_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.251 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.251    SEVEN_SEG/DIGIT_SELECTOR/count_reg[8]_i_1_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.564 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.564    SEVEN_SEG/DIGIT_SELECTOR/count_reg[12]_i_1_n_4
    SLICE_X58Y26         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.503    14.844    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[15]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X58Y26         FDRE (Setup_fdre_C_D)        0.062    15.131    SEVEN_SEG/DIGIT_SELECTOR/count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -7.564    
  -------------------------------------------------------------------
                         slack                                  7.567    

Slack (MET) :             7.641ns  (required time - arrival time)
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 1.465ns (62.294%)  route 0.887ns (37.706%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.617     5.138    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[4]/Q
                         net (fo=3, routed)           0.878     6.472    SEVEN_SEG/DIGIT_SELECTOR/count_reg[4]
    SLICE_X58Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.128 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.137    SEVEN_SEG/DIGIT_SELECTOR/count_reg[4]_i_1_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.251 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.251    SEVEN_SEG/DIGIT_SELECTOR/count_reg[8]_i_1_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.490 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.490    SEVEN_SEG/DIGIT_SELECTOR/count_reg[12]_i_1_n_5
    SLICE_X58Y26         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.503    14.844    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[14]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X58Y26         FDRE (Setup_fdre_C_D)        0.062    15.131    SEVEN_SEG/DIGIT_SELECTOR/count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -7.490    
  -------------------------------------------------------------------
                         slack                                  7.641    

Slack (MET) :             7.657ns  (required time - arrival time)
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.336ns  (logic 1.449ns (62.036%)  route 0.887ns (37.964%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.617     5.138    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[4]/Q
                         net (fo=3, routed)           0.878     6.472    SEVEN_SEG/DIGIT_SELECTOR/count_reg[4]
    SLICE_X58Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.128 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.137    SEVEN_SEG/DIGIT_SELECTOR/count_reg[4]_i_1_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.251 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.251    SEVEN_SEG/DIGIT_SELECTOR/count_reg[8]_i_1_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.474 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.474    SEVEN_SEG/DIGIT_SELECTOR/count_reg[12]_i_1_n_7
    SLICE_X58Y26         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.503    14.844    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[12]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X58Y26         FDRE (Setup_fdre_C_D)        0.062    15.131    SEVEN_SEG/DIGIT_SELECTOR/count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -7.474    
  -------------------------------------------------------------------
                         slack                                  7.657    

Slack (MET) :             7.658ns  (required time - arrival time)
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 1.446ns (61.987%)  route 0.887ns (38.013%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.617     5.138    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[4]/Q
                         net (fo=3, routed)           0.878     6.472    SEVEN_SEG/DIGIT_SELECTOR/count_reg[4]
    SLICE_X58Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.128 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.137    SEVEN_SEG/DIGIT_SELECTOR/count_reg[4]_i_1_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.471 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.471    SEVEN_SEG/DIGIT_SELECTOR/count_reg[8]_i_1_n_6
    SLICE_X58Y25         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.501    14.842    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[9]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y25         FDRE (Setup_fdre_C_D)        0.062    15.129    SEVEN_SEG/DIGIT_SELECTOR/count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -7.471    
  -------------------------------------------------------------------
                         slack                                  7.658    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (59.994%)  route 0.139ns (40.006%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.581     1.464    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X60Y25         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDSE (Prop_fdse_C_Q)         0.164     1.628 r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/Q
                         net (fo=10, routed)          0.139     1.767    SEVEN_SEG/DIGIT_SELECTOR/d[1]
    SLICE_X59Y25         LUT6 (Prop_lut6_I0_O)        0.045     1.812 r  SEVEN_SEG/DIGIT_SELECTOR/q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.812    SEVEN_SEG/DIGIT_SELECTOR/q[3]_i_1_n_0
    SLICE_X59Y25         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.848     1.975    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X59Y25         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]/C
                         clock pessimism             -0.498     1.477    
    SLICE_X59Y25         FDRE (Hold_fdre_C_D)         0.092     1.569    SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.885%)  route 0.186ns (47.115%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.581     1.464    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X60Y25         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDSE (Prop_fdse_C_Q)         0.164     1.628 f  SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]/Q
                         net (fo=10, routed)          0.186     1.814    SEVEN_SEG/DIGIT_SELECTOR/digit_select[0]
    SLICE_X60Y25         LUT4 (Prop_lut4_I1_O)        0.045     1.859 r  SEVEN_SEG/DIGIT_SELECTOR/q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.859    SEVEN_SEG/DIGIT_SELECTOR/q[2]_i_1_n_0
    SLICE_X60Y25         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.848     1.975    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X60Y25         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X60Y25         FDSE (Hold_fdse_C_D)         0.121     1.585    SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.581     1.464    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[10]/Q
                         net (fo=3, routed)           0.134     1.739    SEVEN_SEG/DIGIT_SELECTOR/count_reg[10]
    SLICE_X58Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.850 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.850    SEVEN_SEG/DIGIT_SELECTOR/count_reg[8]_i_1_n_5
    SLICE_X58Y25         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.848     1.975    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[10]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X58Y25         FDRE (Hold_fdre_C_D)         0.105     1.569    SEVEN_SEG/DIGIT_SELECTOR/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.581     1.464    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[6]/Q
                         net (fo=3, routed)           0.134     1.739    SEVEN_SEG/DIGIT_SELECTOR/count_reg[6]
    SLICE_X58Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.850 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.850    SEVEN_SEG/DIGIT_SELECTOR/count_reg[4]_i_1_n_5
    SLICE_X58Y24         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.848     1.975    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[6]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X58Y24         FDRE (Hold_fdre_C_D)         0.105     1.569    SEVEN_SEG/DIGIT_SELECTOR/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.582     1.465    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y23         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[2]/Q
                         net (fo=4, routed)           0.134     1.740    SEVEN_SEG/DIGIT_SELECTOR/count_reg[2]
    SLICE_X58Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.851 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.851    SEVEN_SEG/DIGIT_SELECTOR/count_reg[0]_i_1_n_5
    SLICE_X58Y23         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.849     1.976    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y23         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[2]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X58Y23         FDRE (Hold_fdre_C_D)         0.105     1.570    SEVEN_SEG/DIGIT_SELECTOR/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.252ns (63.525%)  route 0.145ns (36.475%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.582     1.465    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[14]/Q
                         net (fo=3, routed)           0.145     1.751    SEVEN_SEG/DIGIT_SELECTOR/count_reg[14]
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.862 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.862    SEVEN_SEG/DIGIT_SELECTOR/count_reg[12]_i_1_n_5
    SLICE_X58Y26         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.849     1.976    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[14]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X58Y26         FDRE (Hold_fdre_C_D)         0.105     1.570    SEVEN_SEG/DIGIT_SELECTOR/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.210ns (48.423%)  route 0.224ns (51.577%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.581     1.464    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X60Y25         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDSE (Prop_fdse_C_Q)         0.164     1.628 r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]/Q
                         net (fo=10, routed)          0.224     1.852    SEVEN_SEG/DIGIT_SELECTOR/digit_select[0]
    SLICE_X60Y25         LUT3 (Prop_lut3_I1_O)        0.046     1.898 r  SEVEN_SEG/DIGIT_SELECTOR/q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.898    SEVEN_SEG/DIGIT_SELECTOR/q[1]_i_1_n_0
    SLICE_X60Y25         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.848     1.975    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X60Y25         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X60Y25         FDSE (Hold_fdse_C_D)         0.131     1.595    SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.209ns (48.303%)  route 0.224ns (51.697%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.581     1.464    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X60Y25         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDSE (Prop_fdse_C_Q)         0.164     1.628 r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]/Q
                         net (fo=10, routed)          0.224     1.852    SEVEN_SEG/DIGIT_SELECTOR/digit_select[0]
    SLICE_X60Y25         LUT4 (Prop_lut4_I2_O)        0.045     1.897 r  SEVEN_SEG/DIGIT_SELECTOR/q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.897    SEVEN_SEG/DIGIT_SELECTOR/q[0]_i_1_n_0
    SLICE_X60Y25         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.848     1.975    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X60Y25         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X60Y25         FDSE (Hold_fdse_C_D)         0.120     1.584    SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.581     1.464    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[10]/Q
                         net (fo=3, routed)           0.134     1.739    SEVEN_SEG/DIGIT_SELECTOR/count_reg[10]
    SLICE_X58Y25         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.883 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    SEVEN_SEG/DIGIT_SELECTOR/count_reg[8]_i_1_n_4
    SLICE_X58Y25         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.848     1.975    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[11]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X58Y25         FDRE (Hold_fdre_C_D)         0.105     1.569    SEVEN_SEG/DIGIT_SELECTOR/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.582     1.465    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y23         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[2]/Q
                         net (fo=4, routed)           0.134     1.740    SEVEN_SEG/DIGIT_SELECTOR/count_reg[2]
    SLICE_X58Y23         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.884 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.884    SEVEN_SEG/DIGIT_SELECTOR/count_reg[0]_i_1_n_4
    SLICE_X58Y23         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.849     1.976    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y23         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[3]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X58Y23         FDRE (Hold_fdre_C_D)         0.105     1.570    SEVEN_SEG/DIGIT_SELECTOR/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y23   SEVEN_SEG/DIGIT_SELECTOR/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y25   SEVEN_SEG/DIGIT_SELECTOR/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y25   SEVEN_SEG/DIGIT_SELECTOR/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y26   SEVEN_SEG/DIGIT_SELECTOR/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y26   SEVEN_SEG/DIGIT_SELECTOR/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y26   SEVEN_SEG/DIGIT_SELECTOR/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y26   SEVEN_SEG/DIGIT_SELECTOR/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y27   SEVEN_SEG/DIGIT_SELECTOR/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y23   SEVEN_SEG/DIGIT_SELECTOR/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   SEVEN_SEG/DIGIT_SELECTOR/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   SEVEN_SEG/DIGIT_SELECTOR/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y25   SEVEN_SEG/DIGIT_SELECTOR/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y25   SEVEN_SEG/DIGIT_SELECTOR/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y25   SEVEN_SEG/DIGIT_SELECTOR/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y25   SEVEN_SEG/DIGIT_SELECTOR/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y26   SEVEN_SEG/DIGIT_SELECTOR/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y26   SEVEN_SEG/DIGIT_SELECTOR/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y26   SEVEN_SEG/DIGIT_SELECTOR/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y26   SEVEN_SEG/DIGIT_SELECTOR/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   SEVEN_SEG/DIGIT_SELECTOR/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   SEVEN_SEG/DIGIT_SELECTOR/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y25   SEVEN_SEG/DIGIT_SELECTOR/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y25   SEVEN_SEG/DIGIT_SELECTOR/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y25   SEVEN_SEG/DIGIT_SELECTOR/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y25   SEVEN_SEG/DIGIT_SELECTOR/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y26   SEVEN_SEG/DIGIT_SELECTOR/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y26   SEVEN_SEG/DIGIT_SELECTOR/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y26   SEVEN_SEG/DIGIT_SELECTOR/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y26   SEVEN_SEG/DIGIT_SELECTOR/count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches_inputs[6]
                            (input port)
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.005ns  (logic 5.819ns (44.745%)  route 7.186ns (55.255%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  switches_inputs[6] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 f  switches_inputs_IBUF[6]_inst/O
                         net (fo=2, routed)           3.609     5.059    SEVEN_SEG/DIGIT_SELECTOR/led_OBUF[6]
    SLICE_X63Y24         LUT4 (Prop_lut4_I0_O)        0.152     5.211 f  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.613     5.823    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_9_n_0
    SLICE_X65Y25         LUT6 (Prop_lut6_I0_O)        0.326     6.149 r  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.897     7.047    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_5_n_0
    SLICE_X65Y24         LUT5 (Prop_lut5_I2_O)        0.152     7.199 r  SEVEN_SEG/DIGIT_SELECTOR/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.067     9.266    CG_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.739    13.005 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    13.005    CG
    U7                                                                r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[5]
                            (input port)
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.682ns  (logic 5.358ns (42.248%)  route 7.324ns (57.752%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 f  switches_inputs[5] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  switches_inputs_IBUF[5]_inst/O
                         net (fo=2, routed)           3.490     4.956    SEVEN_SEG/DIGIT_SELECTOR/led_OBUF[5]
    SLICE_X59Y25         LUT4 (Prop_lut4_I0_O)        0.124     5.080 f  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_7/O
                         net (fo=2, routed)           1.141     6.220    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_7_n_0
    SLICE_X65Y25         LUT5 (Prop_lut5_I4_O)        0.124     6.344 r  SEVEN_SEG/DIGIT_SELECTOR/CB_OBUF_inst_i_2/O
                         net (fo=5, routed)           0.836     7.181    SEVEN_SEG/DIGIT_SELECTOR/CB_OBUF_inst_i_2_n_0
    SLICE_X65Y24         LUT5 (Prop_lut5_I2_O)        0.124     7.305 r  SEVEN_SEG/DIGIT_SELECTOR/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.858     9.162    CE_OBUF
    U5                   OBUF (Prop_obuf_I_O)         3.520    12.682 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    12.682    CE
    U5                                                                r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[6]
                            (input port)
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.601ns  (logic 5.809ns (46.100%)  route 6.792ns (53.900%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  switches_inputs[6] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  switches_inputs_IBUF[6]_inst/O
                         net (fo=2, routed)           3.609     5.059    SEVEN_SEG/DIGIT_SELECTOR/led_OBUF[6]
    SLICE_X63Y24         LUT4 (Prop_lut4_I0_O)        0.152     5.211 r  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.613     5.823    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_9_n_0
    SLICE_X65Y25         LUT6 (Prop_lut6_I0_O)        0.326     6.149 f  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.892     7.042    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_5_n_0
    SLICE_X65Y24         LUT5 (Prop_lut5_I2_O)        0.150     7.192 r  SEVEN_SEG/DIGIT_SELECTOR/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.678     8.870    CB_OBUF
    W6                   OBUF (Prop_obuf_I_O)         3.731    12.601 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    12.601    CB
    W6                                                                r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[6]
                            (input port)
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.546ns  (logic 5.556ns (44.285%)  route 6.990ns (55.715%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  switches_inputs[6] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 f  switches_inputs_IBUF[6]_inst/O
                         net (fo=2, routed)           3.609     5.059    SEVEN_SEG/DIGIT_SELECTOR/led_OBUF[6]
    SLICE_X63Y24         LUT4 (Prop_lut4_I0_O)        0.152     5.211 f  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.613     5.823    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_9_n_0
    SLICE_X65Y25         LUT6 (Prop_lut6_I0_O)        0.326     6.149 r  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.897     7.047    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_5_n_0
    SLICE_X65Y24         LUT5 (Prop_lut5_I2_O)        0.124     7.171 r  SEVEN_SEG/DIGIT_SELECTOR/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.871     9.042    CF_OBUF
    V5                   OBUF (Prop_obuf_I_O)         3.504    12.546 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    12.546    CF
    V5                                                                r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[6]
                            (input port)
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.513ns  (logic 5.587ns (44.651%)  route 6.926ns (55.349%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  switches_inputs[6] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 f  switches_inputs_IBUF[6]_inst/O
                         net (fo=2, routed)           3.609     5.059    SEVEN_SEG/DIGIT_SELECTOR/led_OBUF[6]
    SLICE_X63Y24         LUT4 (Prop_lut4_I0_O)        0.152     5.211 f  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.613     5.823    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_9_n_0
    SLICE_X65Y25         LUT6 (Prop_lut6_I0_O)        0.326     6.149 r  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.892     7.042    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_5_n_0
    SLICE_X65Y24         LUT5 (Prop_lut5_I2_O)        0.124     7.166 r  SEVEN_SEG/DIGIT_SELECTOR/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.812     8.978    CD_OBUF
    V8                   OBUF (Prop_obuf_I_O)         3.536    12.513 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    12.513    CD
    V8                                                                r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[6]
                            (input port)
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.486ns  (logic 5.587ns (44.747%)  route 6.899ns (55.253%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  switches_inputs[6] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 f  switches_inputs_IBUF[6]_inst/O
                         net (fo=2, routed)           3.609     5.059    SEVEN_SEG/DIGIT_SELECTOR/led_OBUF[6]
    SLICE_X63Y24         LUT4 (Prop_lut4_I0_O)        0.152     5.211 f  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.613     5.823    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_9_n_0
    SLICE_X65Y25         LUT6 (Prop_lut6_I0_O)        0.326     6.149 r  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.854     7.004    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_5_n_0
    SLICE_X65Y24         LUT5 (Prop_lut5_I2_O)        0.124     7.128 r  SEVEN_SEG/DIGIT_SELECTOR/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.823     8.950    CC_OBUF
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.486 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    12.486    CC
    U8                                                                r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[6]
                            (input port)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.297ns  (logic 5.562ns (45.232%)  route 6.735ns (54.768%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  switches_inputs[6] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 f  switches_inputs_IBUF[6]_inst/O
                         net (fo=2, routed)           3.609     5.059    SEVEN_SEG/DIGIT_SELECTOR/led_OBUF[6]
    SLICE_X63Y24         LUT4 (Prop_lut4_I0_O)        0.152     5.211 f  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.613     5.823    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_9_n_0
    SLICE_X65Y25         LUT6 (Prop_lut6_I0_O)        0.326     6.149 r  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.853     7.003    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_5_n_0
    SLICE_X64Y24         LUT4 (Prop_lut4_I3_O)        0.124     7.127 r  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.660     8.787    CA_OBUF
    W7                   OBUF (Prop_obuf_I_O)         3.511    12.297 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    12.297    CA
    W7                                                                r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[8]
                            (input port)
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.173ns  (logic 4.959ns (48.743%)  route 5.214ns (51.257%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  switches_inputs[8] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  switches_inputs_IBUF[8]_inst/O
                         net (fo=3, routed)           5.214     6.669    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    10.173 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.173    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[12]
                            (input port)
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.095ns  (logic 4.987ns (61.602%)  route 3.108ns (38.398%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  switches_inputs[12] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  switches_inputs_IBUF[12]_inst/O
                         net (fo=3, routed)           3.108     4.577    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518     8.095 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.095    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[15]
                            (input port)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.040ns  (logic 4.978ns (61.909%)  route 3.063ns (38.091%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  switches_inputs[15] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  switches_inputs_IBUF[15]_inst/O
                         net (fo=2, routed)           3.063     4.519    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521     8.040 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     8.040    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches_inputs[9]
                            (input port)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.888ns  (logic 1.430ns (75.729%)  route 0.458ns (24.271%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  switches_inputs[9] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  switches_inputs_IBUF[9]_inst/O
                         net (fo=3, routed)           0.458     0.678    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.209     1.888 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.888    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[5]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.889ns  (logic 1.450ns (76.719%)  route 0.440ns (23.281%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  switches_inputs[5] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  switches_inputs_IBUF[5]_inst/O
                         net (fo=2, routed)           0.440     0.674    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     1.889 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.889    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[7]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.891ns  (logic 1.429ns (75.572%)  route 0.462ns (24.428%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  switches_inputs[7] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  switches_inputs_IBUF[7]_inst/O
                         net (fo=2, routed)           0.462     0.689    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     1.891 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.891    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[6]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.891ns  (logic 1.425ns (75.351%)  route 0.466ns (24.649%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  switches_inputs[6] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  switches_inputs_IBUF[6]_inst/O
                         net (fo=2, routed)           0.466     0.684    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     1.891 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.891    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.892ns  (logic 1.427ns (75.410%)  route 0.465ns (24.590%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=2, routed)           0.465     0.686    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     1.892 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.892    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.913ns  (logic 1.427ns (74.564%)  route 0.487ns (25.436%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  switches_inputs[3] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  switches_inputs_IBUF[3]_inst/O
                         net (fo=2, routed)           0.487     0.703    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     1.913 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.913    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.921ns  (logic 1.434ns (74.659%)  route 0.487ns (25.341%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  switches_inputs[2] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  switches_inputs_IBUF[2]_inst/O
                         net (fo=2, routed)           0.487     0.719    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.921 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.921    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[4]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.922ns  (logic 1.429ns (74.313%)  route 0.494ns (25.687%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  switches_inputs[4] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  switches_inputs_IBUF[4]_inst/O
                         net (fo=2, routed)           0.494     0.713    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     1.922 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.922    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[10]
                            (input port)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.944ns  (logic 1.452ns (74.706%)  route 0.492ns (25.294%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  switches_inputs[10] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  switches_inputs_IBUF[10]_inst/O
                         net (fo=2, routed)           0.492     0.718    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     1.944 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.944    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[11]
                            (input port)
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.988ns  (logic 1.437ns (72.254%)  route 0.552ns (27.746%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  switches_inputs[11] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[11]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  switches_inputs_IBUF[11]_inst/O
                         net (fo=2, routed)           0.552     0.784    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.205     1.988 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.988    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.698ns  (logic 5.146ns (53.069%)  route 4.551ns (46.931%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.617     5.138    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X60Y25         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDSE (Prop_fdse_C_Q)         0.478     5.616 r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/Q
                         net (fo=10, routed)          0.922     6.538    SEVEN_SEG/DIGIT_MUX/digit_select[1]
    SLICE_X63Y24         LUT4 (Prop_lut4_I1_O)        0.295     6.833 r  SEVEN_SEG/DIGIT_MUX/time_digit/O
                         net (fo=11, routed)          0.691     7.524    SEVEN_SEG/DIGIT_SELECTOR/CC
    SLICE_X63Y24         LUT5 (Prop_lut5_I2_O)        0.152     7.676 r  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.267     7.943    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_6_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I5_O)        0.332     8.275 r  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.605     8.879    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_2_n_0
    SLICE_X65Y24         LUT5 (Prop_lut5_I4_O)        0.150     9.029 r  SEVEN_SEG/DIGIT_SELECTOR/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.067    11.097    CG_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.739    14.836 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    14.836    CG
    U7                                                                r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.483ns  (logic 4.901ns (51.683%)  route 4.582ns (48.317%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.617     5.138    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X60Y25         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDSE (Prop_fdse_C_Q)         0.478     5.616 r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/Q
                         net (fo=10, routed)          0.922     6.538    SEVEN_SEG/DIGIT_MUX/digit_select[1]
    SLICE_X63Y24         LUT4 (Prop_lut4_I1_O)        0.295     6.833 f  SEVEN_SEG/DIGIT_MUX/time_digit/O
                         net (fo=11, routed)          0.691     7.524    SEVEN_SEG/DIGIT_SELECTOR/CC
    SLICE_X63Y24         LUT5 (Prop_lut5_I2_O)        0.152     7.676 f  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.267     7.943    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_6_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I5_O)        0.332     8.275 f  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.845     9.119    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_2_n_0
    SLICE_X65Y24         LUT5 (Prop_lut5_I0_O)        0.124     9.243 r  SEVEN_SEG/DIGIT_SELECTOR/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.858    11.101    CE_OBUF
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.621 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    14.621    CE
    U5                                                                r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.458ns  (logic 4.916ns (51.979%)  route 4.542ns (48.021%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.617     5.138    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X60Y25         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDSE (Prop_fdse_C_Q)         0.478     5.616 r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/Q
                         net (fo=10, routed)          0.922     6.538    SEVEN_SEG/DIGIT_MUX/digit_select[1]
    SLICE_X63Y24         LUT4 (Prop_lut4_I1_O)        0.295     6.833 r  SEVEN_SEG/DIGIT_MUX/time_digit/O
                         net (fo=11, routed)          0.691     7.524    SEVEN_SEG/DIGIT_SELECTOR/CC
    SLICE_X63Y24         LUT5 (Prop_lut5_I2_O)        0.152     7.676 r  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.267     7.943    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_6_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I5_O)        0.332     8.275 r  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.840     9.114    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_2_n_0
    SLICE_X65Y24         LUT5 (Prop_lut5_I4_O)        0.124     9.238 r  SEVEN_SEG/DIGIT_SELECTOR/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.823    11.061    CC_OBUF
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.596 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    14.596    CC
    U8                                                                r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.302ns  (logic 5.138ns (55.236%)  route 4.164ns (44.764%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.617     5.138    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X60Y25         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDSE (Prop_fdse_C_Q)         0.478     5.616 r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/Q
                         net (fo=10, routed)          0.922     6.538    SEVEN_SEG/DIGIT_MUX/digit_select[1]
    SLICE_X63Y24         LUT4 (Prop_lut4_I1_O)        0.295     6.833 r  SEVEN_SEG/DIGIT_MUX/time_digit/O
                         net (fo=11, routed)          0.691     7.524    SEVEN_SEG/DIGIT_SELECTOR/CC
    SLICE_X63Y24         LUT5 (Prop_lut5_I2_O)        0.152     7.676 r  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.267     7.943    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_6_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I5_O)        0.332     8.275 r  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.607     8.881    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_2_n_0
    SLICE_X65Y24         LUT5 (Prop_lut5_I4_O)        0.150     9.031 r  SEVEN_SEG/DIGIT_SELECTOR/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.678    10.709    CB_OBUF
    W6                   OBUF (Prop_obuf_I_O)         3.731    14.440 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    14.440    CB
    W6                                                                r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.241ns  (logic 4.885ns (52.868%)  route 4.355ns (47.132%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.617     5.138    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X60Y25         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDSE (Prop_fdse_C_Q)         0.478     5.616 r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/Q
                         net (fo=10, routed)          0.922     6.538    SEVEN_SEG/DIGIT_MUX/digit_select[1]
    SLICE_X63Y24         LUT4 (Prop_lut4_I1_O)        0.295     6.833 f  SEVEN_SEG/DIGIT_MUX/time_digit/O
                         net (fo=11, routed)          0.691     7.524    SEVEN_SEG/DIGIT_SELECTOR/CC
    SLICE_X63Y24         LUT5 (Prop_lut5_I2_O)        0.152     7.676 f  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.267     7.943    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_6_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I5_O)        0.332     8.275 f  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.605     8.879    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_2_n_0
    SLICE_X65Y24         LUT5 (Prop_lut5_I0_O)        0.124     9.003 r  SEVEN_SEG/DIGIT_SELECTOR/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.871    10.875    CF_OBUF
    V5                   OBUF (Prop_obuf_I_O)         3.504    14.379 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    14.379    CF
    V5                                                                r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.215ns  (logic 4.917ns (53.356%)  route 4.298ns (46.644%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.617     5.138    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X60Y25         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDSE (Prop_fdse_C_Q)         0.478     5.616 r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/Q
                         net (fo=10, routed)          0.922     6.538    SEVEN_SEG/DIGIT_MUX/digit_select[1]
    SLICE_X63Y24         LUT4 (Prop_lut4_I1_O)        0.295     6.833 r  SEVEN_SEG/DIGIT_MUX/time_digit/O
                         net (fo=11, routed)          0.691     7.524    SEVEN_SEG/DIGIT_SELECTOR/CC
    SLICE_X63Y24         LUT5 (Prop_lut5_I2_O)        0.152     7.676 r  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.267     7.943    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_6_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I5_O)        0.332     8.275 r  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.607     8.881    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_2_n_0
    SLICE_X65Y24         LUT5 (Prop_lut5_I1_O)        0.124     9.005 r  SEVEN_SEG/DIGIT_SELECTOR/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.812    10.817    CD_OBUF
    V8                   OBUF (Prop_obuf_I_O)         3.536    14.353 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    14.353    CD
    V8                                                                r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.883ns  (logic 4.892ns (55.070%)  route 3.991ns (44.930%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.617     5.138    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X60Y25         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDSE (Prop_fdse_C_Q)         0.478     5.616 r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/Q
                         net (fo=10, routed)          0.922     6.538    SEVEN_SEG/DIGIT_MUX/digit_select[1]
    SLICE_X63Y24         LUT4 (Prop_lut4_I1_O)        0.295     6.833 f  SEVEN_SEG/DIGIT_MUX/time_digit/O
                         net (fo=11, routed)          0.691     7.524    SEVEN_SEG/DIGIT_SELECTOR/CC
    SLICE_X63Y24         LUT5 (Prop_lut5_I2_O)        0.152     7.676 f  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.267     7.943    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_6_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I5_O)        0.332     8.275 f  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.452     8.726    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_2_n_0
    SLICE_X64Y24         LUT4 (Prop_lut4_I0_O)        0.124     8.850 r  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.660    10.510    CA_OBUF
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.021 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    14.021    CA
    W7                                                                r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.078ns  (logic 4.393ns (62.069%)  route 2.685ns (37.931%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.617     5.138    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X60Y25         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDSE (Prop_fdse_C_Q)         0.518     5.656 f  SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/Q
                         net (fo=10, routed)          0.878     6.534    SEVEN_SEG/DIGIT_SELECTOR/d[1]
    SLICE_X65Y25         LUT1 (Prop_lut1_I0_O)        0.150     6.684 r  SEVEN_SEG/DIGIT_SELECTOR/AN3_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.807     8.491    AN3_OBUF
    V4                   OBUF (Prop_obuf_I_O)         3.725    12.216 r  AN3_OBUF_inst/O
                         net (fo=0)                   0.000    12.216    AN3
    V4                                                                r  AN3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.007ns  (logic 4.090ns (58.373%)  route 2.917ns (41.627%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.617     5.138    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X59Y25         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]/Q
                         net (fo=10, routed)          1.217     6.812    SEVEN_SEG/DIGIT_SELECTOR/d[0]
    SLICE_X63Y24         LUT1 (Prop_lut1_I0_O)        0.124     6.936 r  SEVEN_SEG/DIGIT_SELECTOR/AN4_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.700     8.635    AN4_OBUF
    W4                   OBUF (Prop_obuf_I_O)         3.510    12.145 r  AN4_OBUF_inst/O
                         net (fo=0)                   0.000    12.145    AN4
    W4                                                                r  AN4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.945ns  (logic 4.395ns (63.285%)  route 2.550ns (36.715%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.617     5.138    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X60Y25         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDSE (Prop_fdse_C_Q)         0.518     5.656 f  SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]/Q
                         net (fo=10, routed)          0.542     6.198    SEVEN_SEG/DIGIT_SELECTOR/digit_select[0]
    SLICE_X60Y25         LUT1 (Prop_lut1_I0_O)        0.150     6.348 r  SEVEN_SEG/DIGIT_SELECTOR/AN1_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.007     8.356    AN1_OBUF
    U2                   OBUF (Prop_obuf_I_O)         3.727    12.083 r  AN1_OBUF_inst/O
                         net (fo=0)                   0.000    12.083    AN1
    U2                                                                r  AN1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.145ns  (logic 1.484ns (69.196%)  route 0.661ns (30.804%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.581     1.464    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X60Y25         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDSE (Prop_fdse_C_Q)         0.164     1.628 f  SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]/Q
                         net (fo=10, routed)          0.186     1.814    SEVEN_SEG/DIGIT_SELECTOR/digit_select[0]
    SLICE_X60Y25         LUT1 (Prop_lut1_I0_O)        0.043     1.857 r  SEVEN_SEG/DIGIT_SELECTOR/AN1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.474     2.332    AN1_OBUF
    U2                   OBUF (Prop_obuf_I_O)         1.277     3.609 r  AN1_OBUF_inst/O
                         net (fo=0)                   0.000     3.609    AN1
    U2                                                                r  AN1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.154ns  (logic 1.466ns (68.047%)  route 0.688ns (31.953%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.581     1.464    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X60Y25         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDSE (Prop_fdse_C_Q)         0.164     1.628 f  SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/Q
                         net (fo=10, routed)          0.185     1.813    SEVEN_SEG/DIGIT_SELECTOR/d[1]
    SLICE_X63Y24         LUT6 (Prop_lut6_I3_O)        0.045     1.858 f  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.173     2.030    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_2_n_0
    SLICE_X64Y24         LUT4 (Prop_lut4_I0_O)        0.045     2.075 r  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.331     2.406    CA_OBUF
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.618 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     3.618    CA
    W7                                                                r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.202ns  (logic 1.446ns (65.682%)  route 0.756ns (34.318%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.581     1.464    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X60Y25         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDSE (Prop_fdse_C_Q)         0.148     1.612 f  SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/Q
                         net (fo=10, routed)          0.355     1.967    SEVEN_SEG/DIGIT_SELECTOR/digit_select[1]
    SLICE_X63Y24         LUT1 (Prop_lut1_I0_O)        0.098     2.065 r  SEVEN_SEG/DIGIT_SELECTOR/AN2_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.400     2.466    AN2_OBUF
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.666 r  AN2_OBUF_inst/O
                         net (fo=0)                   0.000     3.666    AN2
    U4                                                                r  AN2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.226ns  (logic 1.397ns (62.770%)  route 0.829ns (37.230%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.581     1.464    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X59Y25         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.141     1.605 f  SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]/Q
                         net (fo=10, routed)          0.475     2.080    SEVEN_SEG/DIGIT_SELECTOR/d[0]
    SLICE_X63Y24         LUT1 (Prop_lut1_I0_O)        0.045     2.125 r  SEVEN_SEG/DIGIT_SELECTOR/AN4_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.354     2.479    AN4_OBUF
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.690 r  AN4_OBUF_inst/O
                         net (fo=0)                   0.000     3.690    AN4
    W4                                                                r  AN4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.265ns  (logic 1.496ns (66.058%)  route 0.769ns (33.942%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.581     1.464    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X60Y25         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDSE (Prop_fdse_C_Q)         0.164     1.628 f  SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/Q
                         net (fo=10, routed)          0.374     2.002    SEVEN_SEG/DIGIT_SELECTOR/d[1]
    SLICE_X65Y25         LUT1 (Prop_lut1_I0_O)        0.046     2.048 r  SEVEN_SEG/DIGIT_SELECTOR/AN3_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.395     2.443    AN3_OBUF
    V4                   OBUF (Prop_obuf_I_O)         1.286     3.729 r  AN3_OBUF_inst/O
                         net (fo=0)                   0.000     3.729    AN3
    V4                                                                r  AN3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.274ns  (logic 1.490ns (65.547%)  route 0.783ns (34.453%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.581     1.464    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X60Y25         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDSE (Prop_fdse_C_Q)         0.164     1.628 r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/Q
                         net (fo=10, routed)          0.185     1.813    SEVEN_SEG/DIGIT_SELECTOR/d[1]
    SLICE_X63Y24         LUT6 (Prop_lut6_I3_O)        0.045     1.858 r  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.220     2.078    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_2_n_0
    SLICE_X65Y24         LUT5 (Prop_lut5_I1_O)        0.045     2.123 r  SEVEN_SEG/DIGIT_SELECTOR/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.379     2.502    CD_OBUF
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.738 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     3.738    CD
    V8                                                                r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.279ns  (logic 1.547ns (67.873%)  route 0.732ns (32.127%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.581     1.464    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X60Y25         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDSE (Prop_fdse_C_Q)         0.164     1.628 r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/Q
                         net (fo=10, routed)          0.185     1.813    SEVEN_SEG/DIGIT_SELECTOR/d[1]
    SLICE_X63Y24         LUT6 (Prop_lut6_I3_O)        0.045     1.858 r  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.220     2.078    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_2_n_0
    SLICE_X65Y24         LUT5 (Prop_lut5_I4_O)        0.046     2.124 r  SEVEN_SEG/DIGIT_SELECTOR/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.328     2.451    CB_OBUF
    W6                   OBUF (Prop_obuf_I_O)         1.292     3.743 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000     3.743    CB
    W6                                                                r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.284ns  (logic 1.460ns (63.898%)  route 0.825ns (36.102%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.581     1.464    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X60Y25         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDSE (Prop_fdse_C_Q)         0.164     1.628 f  SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/Q
                         net (fo=10, routed)          0.185     1.813    SEVEN_SEG/DIGIT_SELECTOR/d[1]
    SLICE_X63Y24         LUT6 (Prop_lut6_I3_O)        0.045     1.858 f  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.220     2.078    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_2_n_0
    SLICE_X65Y24         LUT5 (Prop_lut5_I0_O)        0.045     2.123 r  SEVEN_SEG/DIGIT_SELECTOR/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.420     2.543    CF_OBUF
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.748 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     3.748    CF
    V5                                                                r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.333ns  (logic 1.490ns (63.853%)  route 0.843ns (36.147%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.581     1.464    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X60Y25         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDSE (Prop_fdse_C_Q)         0.164     1.628 r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/Q
                         net (fo=10, routed)          0.188     1.816    SEVEN_SEG/DIGIT_MUX/d[1]
    SLICE_X63Y24         LUT4 (Prop_lut4_I2_O)        0.045     1.861 f  SEVEN_SEG/DIGIT_MUX/time_digit/O
                         net (fo=11, routed)          0.286     2.147    SEVEN_SEG/DIGIT_SELECTOR/CC
    SLICE_X65Y24         LUT5 (Prop_lut5_I0_O)        0.045     2.192 r  SEVEN_SEG/DIGIT_SELECTOR/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.370     2.562    CC_OBUF
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.798 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     3.798    CC
    U8                                                                r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.386ns  (logic 1.475ns (61.817%)  route 0.911ns (38.183%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.581     1.464    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X60Y25         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDSE (Prop_fdse_C_Q)         0.164     1.628 f  SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/Q
                         net (fo=10, routed)          0.185     1.813    SEVEN_SEG/DIGIT_SELECTOR/d[1]
    SLICE_X63Y24         LUT6 (Prop_lut6_I3_O)        0.045     1.858 f  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.308     2.166    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_2_n_0
    SLICE_X65Y24         LUT5 (Prop_lut5_I0_O)        0.045     2.211 r  SEVEN_SEG/DIGIT_SELECTOR/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.419     2.629    CE_OBUF
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.850 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     3.850    CE
    U5                                                                r  CE (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.071ns  (logic 1.565ns (30.868%)  route 3.506ns (69.132%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=21, routed)          3.506     4.947    SEVEN_SEG/DIGIT_SELECTOR/reset_IBUF
    SLICE_X59Y25         LUT6 (Prop_lut6_I3_O)        0.124     5.071 r  SEVEN_SEG/DIGIT_SELECTOR/q[3]_i_1/O
                         net (fo=1, routed)           0.000     5.071    SEVEN_SEG/DIGIT_SELECTOR/q[3]_i_1_n_0
    SLICE_X59Y25         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.501     4.842    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X59Y25         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.918ns  (logic 1.441ns (29.304%)  route 3.477ns (70.696%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=21, routed)          3.477     4.918    SEVEN_SEG/DIGIT_SELECTOR/reset_IBUF
    SLICE_X58Y27         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.504     4.845    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y27         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.876ns  (logic 1.441ns (29.560%)  route 3.435ns (70.440%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=21, routed)          3.435     4.876    SEVEN_SEG/DIGIT_SELECTOR/reset_IBUF
    SLICE_X58Y24         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.501     4.842    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.876ns  (logic 1.441ns (29.560%)  route 3.435ns (70.440%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=21, routed)          3.435     4.876    SEVEN_SEG/DIGIT_SELECTOR/reset_IBUF
    SLICE_X58Y24         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.501     4.842    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.876ns  (logic 1.441ns (29.560%)  route 3.435ns (70.440%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=21, routed)          3.435     4.876    SEVEN_SEG/DIGIT_SELECTOR/reset_IBUF
    SLICE_X58Y24         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.501     4.842    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.876ns  (logic 1.441ns (29.560%)  route 3.435ns (70.440%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=21, routed)          3.435     4.876    SEVEN_SEG/DIGIT_SELECTOR/reset_IBUF
    SLICE_X58Y24         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.501     4.842    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.780ns  (logic 1.441ns (30.153%)  route 3.339ns (69.847%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=21, routed)          3.339     4.780    SEVEN_SEG/DIGIT_SELECTOR/reset_IBUF
    SLICE_X58Y26         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.503     4.844    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.780ns  (logic 1.441ns (30.153%)  route 3.339ns (69.847%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=21, routed)          3.339     4.780    SEVEN_SEG/DIGIT_SELECTOR/reset_IBUF
    SLICE_X58Y26         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.503     4.844    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.780ns  (logic 1.441ns (30.153%)  route 3.339ns (69.847%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=21, routed)          3.339     4.780    SEVEN_SEG/DIGIT_SELECTOR/reset_IBUF
    SLICE_X58Y26         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.503     4.844    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.780ns  (logic 1.441ns (30.153%)  route 3.339ns (69.847%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=21, routed)          3.339     4.780    SEVEN_SEG/DIGIT_SELECTOR/reset_IBUF
    SLICE_X58Y26         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.503     4.844    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.679ns  (logic 0.210ns (12.477%)  route 1.470ns (87.523%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=21, routed)          1.470     1.679    SEVEN_SEG/DIGIT_SELECTOR/reset_IBUF
    SLICE_X60Y25         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.848     1.975    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X60Y25         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.679ns  (logic 0.210ns (12.477%)  route 1.470ns (87.523%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=21, routed)          1.470     1.679    SEVEN_SEG/DIGIT_SELECTOR/reset_IBUF
    SLICE_X60Y25         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.848     1.975    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X60Y25         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.679ns  (logic 0.210ns (12.477%)  route 1.470ns (87.523%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=21, routed)          1.470     1.679    SEVEN_SEG/DIGIT_SELECTOR/reset_IBUF
    SLICE_X60Y25         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.848     1.975    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X60Y25         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.773ns  (logic 0.210ns (11.818%)  route 1.563ns (88.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=21, routed)          1.563     1.773    SEVEN_SEG/DIGIT_SELECTOR/reset_IBUF
    SLICE_X58Y25         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.848     1.975    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.773ns  (logic 0.210ns (11.818%)  route 1.563ns (88.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=21, routed)          1.563     1.773    SEVEN_SEG/DIGIT_SELECTOR/reset_IBUF
    SLICE_X58Y25         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.848     1.975    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.773ns  (logic 0.210ns (11.818%)  route 1.563ns (88.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=21, routed)          1.563     1.773    SEVEN_SEG/DIGIT_SELECTOR/reset_IBUF
    SLICE_X58Y25         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.848     1.975    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.773ns  (logic 0.210ns (11.818%)  route 1.563ns (88.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=21, routed)          1.563     1.773    SEVEN_SEG/DIGIT_SELECTOR/reset_IBUF
    SLICE_X58Y25         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.848     1.975    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.794ns  (logic 0.210ns (11.679%)  route 1.584ns (88.321%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=21, routed)          1.584     1.794    SEVEN_SEG/DIGIT_SELECTOR/reset_IBUF
    SLICE_X58Y23         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.849     1.976    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y23         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.794ns  (logic 0.210ns (11.679%)  route 1.584ns (88.321%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=21, routed)          1.584     1.794    SEVEN_SEG/DIGIT_SELECTOR/reset_IBUF
    SLICE_X58Y23         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.849     1.976    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y23         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.794ns  (logic 0.210ns (11.679%)  route 1.584ns (88.321%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=21, routed)          1.584     1.794    SEVEN_SEG/DIGIT_SELECTOR/reset_IBUF
    SLICE_X58Y23         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.849     1.976    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y23         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[2]/C





