ila_2.v,verilog,xil_defaultlib,../../../../project.gen/sources_1/ip/ila_2_1/sim/ila_2.v,incdir="../../../../project.gen/sources_1/ip/ila_2_1/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
