#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jan  8 17:45:57 2025
# Process ID: 11160
# Current directory: E:/learn/cpuhomework/Pipeline50/pipline50
# Command line: vivado.exe -mode batch -source run.tcl
# Log file: E:/learn/cpuhomework/Pipeline50/pipline50/vivado.log
# Journal file: E:/learn/cpuhomework/Pipeline50/pipline50\vivado.jou
#-----------------------------------------------------------
source run.tcl
# open_project "E:\\learn\\cpuhomework\\Pipeline50\\pipline50\\pipline50.xpr"
Scanning sources...
Finished scanning sources
# launch_simulation -simset sim_1
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/learn/cpuhomework/Pipeline50/pipline50/pipline50.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/learn/cpuhomework/Pipeline50/pipline50/pipline50.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/learn/cpuhomework/Pipeline50/pipline50/pipline50.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/download/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 609e2870074c42a0a557dd56411259b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in1' [E:/learn/cpuhomework/Pipeline50/pipline50/pipline50.srcs/sources_1/new/TopLevel.v:117]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in1' [E:/learn/cpuhomework/Pipeline50/pipline50/pipline50.srcs/sources_1/new/TopLevel.v:119]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'rd1' [E:/learn/cpuhomework/Pipeline50/pipline50/pipline50.srcs/sources_1/new/TopLevel.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset' [E:/learn/cpuhomework/Pipeline50/pipline50/pipline50.srcs/sources_1/new/TopLevel.v:151]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset' [E:/learn/cpuhomework/Pipeline50/pipline50/pipline50.srcs/sources_1/new/TopLevel.v:158]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rt' [E:/learn/cpuhomework/Pipeline50/pipline50/pipline50.srcs/sources_1/new/TopLevel.v:200]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in1' [E:/learn/cpuhomework/Pipeline50/pipline50/pipline50.srcs/sources_1/new/TopLevel.v:120]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/learn/cpuhomework/Pipeline50/pipline50/pipline50.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_tb_behav -key {Behavioral:sim_1:Functional:mips_tb} -tclbatch {mips_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source mips_tb.tcl
## current_wave_config
WARNING: Too many words specified in data file E:/learn/cpuhomework/finallab/Pipeline50/pipeline-tester-py/code.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 339.848 ; gain = 17.656
# run all
@00003000: $31 <= 00003000
@00003004: $ 0 <= fdc00000
@00003008: $ 0 <= 0000fd2f
@0000300c: $ 1 <= 02600000
@00003010: $ 1 <= 02605e3a
@00003014: $ 2 <= 15a70000
@00003018: $ 2 <= 15a74f9d
@0000301c: $ 3 <= 176c0000
@00003020: $ 3 <= 176c30fa
@00003024: $ 4 <= d9810000
@00003028: $ 4 <= d9812320
@0000302c: $ 5 <= 603b0000
@00003030: $ 5 <= 603b751d
@00003034: $ 6 <= 22d20000
@00003038: $ 6 <= 22d26dcb
@0000303c: $ 7 <= 2b5f0000
@00003040: $ 7 <= 2b5f69d7
@00003044: $ 8 <= cac20000
@00003048: $ 8 <= cac259aa
@0000304c: $ 9 <= c0090000
@00003050: $ 9 <= c0091e28
@00003054: $10 <= b04b0000
@00003058: $10 <= b04b4cd3
@0000305c: $11 <= de830000
@00003060: $11 <= de837188
@00003064: $12 <= 9fee0000
@00003068: $12 <= 9feea442
@0000306c: $13 <= e3af0000
@00003070: $13 <= e3af26e6
@00003074: $14 <= a9a80000
@00003078: $14 <= a9a819d3
@0000307c: $15 <= 968e0000
@00003080: $15 <= 968e8205
@00003084: $16 <= 7d360000
@00003088: $16 <= 7d361b0d
@0000308c: $17 <= 872a0000
@00003090: $17 <= 872af5ad
@00003094: $18 <= a7a00000
@00003098: $18 <= a7a01161
@0000309c: $19 <= c0ee0000
@000030a0: $19 <= c0eefc90
Stopped at time : 445 ns : File "E:/learn/cpuhomework/Pipeline50/pipline50/pipline50.srcs/sources_1/new/DM.v" Line 86
# exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan  8 17:46:07 2025...
