{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1686729870158 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1686729870159 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 14 16:04:30 2023 " "Processing started: Wed Jun 14 16:04:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1686729870159 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1686729870159 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HFMSG_fpga_proj -c HFMSG_fpga_proj " "Command: quartus_map --read_settings_files=on --write_settings_files=off HFMSG_fpga_proj -c HFMSG_fpga_proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1686729870159 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1686729870419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/dds_top.v 1 1 " "Found 1 design units, including 1 entities, in source file top/dds_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS_TOP " "Found entity 1: DDS_TOP" {  } { { "TOP/DDS_TOP.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/TOP/DDS_TOP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686729870457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686729870457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mult_dac.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mult_dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_dac " "Found entity 1: mult_dac" {  } { { "src/mult_dac.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/src/mult_dac.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686729870460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686729870460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/modu_ampl_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file src/modu_ampl_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 modu_ampl_ctrl " "Found entity 1: modu_ampl_ctrl" {  } { { "src/modu_ampl_ctrl.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/src/modu_ampl_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686729870463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686729870463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/freq_ctrl_modu.v 1 1 " "Found 1 design units, including 1 entities, in source file src/freq_ctrl_modu.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_ctrl_modu " "Found entity 1: freq_ctrl_modu" {  } { { "src/freq_ctrl_modu.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/src/freq_ctrl_modu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686729870466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686729870466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/freq_ctrl_carrier.v 1 1 " "Found 1 design units, including 1 entities, in source file src/freq_ctrl_carrier.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_ctrl_carrier " "Found entity 1: freq_ctrl_carrier" {  } { { "src/freq_ctrl_carrier.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/src/freq_ctrl_carrier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686729870469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686729870469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/div_120.v 1 1 " "Found 1 design units, including 1 entities, in source file src/div_120.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_120 " "Found entity 1: div_120" {  } { { "src/div_120.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/src/div_120.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686729870472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686729870472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/car_ampl_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file src/car_ampl_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 car_ampl_ctrl " "Found entity 1: car_ampl_ctrl" {  } { { "src/car_ampl_ctrl.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/src/car_ampl_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686729870474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686729870474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/acc_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/acc_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 acc_32bit " "Found entity 1: acc_32bit" {  } { { "src/acc_32bit.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/src/acc_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686729870477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686729870477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/pll_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/pll_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_ip " "Found entity 1: pll_ip" {  } { { "ipcore/pll_ip.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/ipcore/pll_ip.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686729870480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686729870480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/sin_rom_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/sin_rom_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 sin_rom_ip " "Found entity 1: sin_rom_ip" {  } { { "ipcore/sin_rom_ip.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/ipcore/sin_rom_ip.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686729870483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686729870483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/mul_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/mul_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_ip " "Found entity 1: mul_ip" {  } { { "ipcore/mul_ip.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/ipcore/mul_ip.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686729870485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686729870485 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_1M DDS_TOP.v(46) " "Verilog HDL Implicit Net warning at DDS_TOP.v(46): created implicit net for \"clk_1M\"" {  } { { "TOP/DDS_TOP.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/TOP/DDS_TOP.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686729870486 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "dac_12bit mult_dac.v(35) " "Verilog HDL Procedural Assignment error at mult_dac.v(35): object \"dac_12bit\" on left-hand side of assignment must have a variable data type" {  } { { "src/mult_dac.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/src/mult_dac.v" 35 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1686729870487 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4605 " "Peak virtual memory: 4605 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1686729870549 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 14 16:04:30 2023 " "Processing ended: Wed Jun 14 16:04:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1686729870549 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1686729870549 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1686729870549 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1686729870549 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus II Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1686729871127 ""}
