#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Mar 16 00:02:31 2022
# Process ID: 17316
# Current directory: C:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.runs/design_2_BiDirChannels_0_0_synth_1
# Command line: vivado.exe -log design_2_BiDirChannels_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_BiDirChannels_0_0.tcl
# Log file: C:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.runs/design_2_BiDirChannels_0_0_synth_1/design_2_BiDirChannels_0_0.vds
# Journal file: C:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.runs/design_2_BiDirChannels_0_0_synth_1\vivado.jou
# Running On: AsusP8, OS: Windows, CPU Frequency: 3510 MHz, CPU Physical cores: 4, Host memory: 34237 MB
#-----------------------------------------------------------
source design_2_BiDirChannels_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1323.840 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/Asus/ip_repo/axis_stream_txfifo_2.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/Asus/ip_repo/Handler_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Asus/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top design_2_BiDirChannels_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18304
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1323.840 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_2_BiDirChannels_0_0' [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ip/design_2_BiDirChannels_0_0/synth/design_2_BiDirChannels_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'BiDirChannels_v1_0' [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/f290/hdl/BiDirChannels_v1_0.v:942]
INFO: [Synth 8-6157] synthesizing module 'BiDirChannels_v1_0_S00_AXI' [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/f290/hdl/BiDirChannels_v1_0_S00_AXI.v:4]
INFO: [Synth 8-226] default block is never used [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/f290/hdl/BiDirChannels_v1_0_S00_AXI.v:235]
INFO: [Synth 8-226] default block is never used [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/f290/hdl/BiDirChannels_v1_0_S00_AXI.v:376]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/f290/hdl/BiDirChannels_v1_0_S00_AXI.v:230]
INFO: [Synth 8-6155] done synthesizing module 'BiDirChannels_v1_0_S00_AXI' (1#1) [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/f290/hdl/BiDirChannels_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'GyroInputOutputSerializer' [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/f290/hdl/BiDirChannels_v1_0.v:588]
INFO: [Synth 8-6157] synthesizing module 'clock_divider_by_10' [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/f290/hdl/BiDirChannels_v1_0.v:69]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider_by_10' (2#1) [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/f290/hdl/BiDirChannels_v1_0.v:69]
INFO: [Synth 8-6157] synthesizing module 'upCounter8Bits' [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/f290/hdl/BiDirChannels_v1_0.v:415]
INFO: [Synth 8-6155] done synthesizing module 'upCounter8Bits' (3#1) [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/f290/hdl/BiDirChannels_v1_0.v:415]
INFO: [Synth 8-6157] synthesizing module 'mux_8x1_1bit' [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/f290/hdl/BiDirChannels_v1_0.v:280]
INFO: [Synth 8-6155] done synthesizing module 'mux_8x1_1bit' (4#1) [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/f290/hdl/BiDirChannels_v1_0.v:280]
WARNING: [Synth 8-689] width (4) of port connection 'sel' does not match port width (3) of module 'mux_8x1_1bit' [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/f290/hdl/BiDirChannels_v1_0.v:718]
INFO: [Synth 8-6157] synthesizing module 'clock_divider_by_2' [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/f290/hdl/BiDirChannels_v1_0.v:23]
INFO: [Synth 8-6157] synthesizing module 'dff' [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/f290/hdl/BiDirChannels_v1_0.v:5]
INFO: [Synth 8-6155] done synthesizing module 'dff' (5#1) [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/f290/hdl/BiDirChannels_v1_0.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider_by_2' (6#1) [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/f290/hdl/BiDirChannels_v1_0.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_2bits' [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/f290/hdl/BiDirChannels_v1_0.v:149]
INFO: [Synth 8-6155] done synthesizing module 'register_2bits' (7#1) [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/f290/hdl/BiDirChannels_v1_0.v:149]
INFO: [Synth 8-6157] synthesizing module 'counter48Cycles' [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/f290/hdl/BiDirChannels_v1_0.v:38]
INFO: [Synth 8-6155] done synthesizing module 'counter48Cycles' (8#1) [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/f290/hdl/BiDirChannels_v1_0.v:38]
INFO: [Synth 8-6157] synthesizing module 'upCounter12Bits' [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/f290/hdl/BiDirChannels_v1_0.v:441]
INFO: [Synth 8-6155] done synthesizing module 'upCounter12Bits' (9#1) [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/f290/hdl/BiDirChannels_v1_0.v:441]
INFO: [Synth 8-6157] synthesizing module 'maskHSCK' [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/f290/hdl/BiDirChannels_v1_0.v:114]
INFO: [Synth 8-6155] done synthesizing module 'maskHSCK' (10#1) [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/f290/hdl/BiDirChannels_v1_0.v:114]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1_1bit' [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/f290/hdl/BiDirChannels_v1_0.v:268]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1_1bit' (11#1) [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/f290/hdl/BiDirChannels_v1_0.v:268]
INFO: [Synth 8-6157] synthesizing module 'demux_1_to_4' [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/f290/hdl/BiDirChannels_v1_0.v:309]
INFO: [Synth 8-6155] done synthesizing module 'demux_1_to_4' (12#1) [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/f290/hdl/BiDirChannels_v1_0.v:309]
INFO: [Synth 8-6157] synthesizing module 'syncReady' [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/f290/hdl/BiDirChannels_v1_0.v:372]
INFO: [Synth 8-6155] done synthesizing module 'syncReady' (13#1) [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/f290/hdl/BiDirChannels_v1_0.v:372]
INFO: [Synth 8-6157] synthesizing module 'outputShiftRegister32Bits' [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/f290/hdl/BiDirChannels_v1_0.v:201]
INFO: [Synth 8-6155] done synthesizing module 'outputShiftRegister32Bits' (14#1) [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/f290/hdl/BiDirChannels_v1_0.v:201]
INFO: [Synth 8-6157] synthesizing module 'inputShiftRegister32Bits' [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/f290/hdl/BiDirChannels_v1_0.v:233]
INFO: [Synth 8-6155] done synthesizing module 'inputShiftRegister32Bits' (15#1) [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/f290/hdl/BiDirChannels_v1_0.v:233]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1_1bit' [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/f290/hdl/BiDirChannels_v1_0.v:257]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1_1bit' (16#1) [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/f290/hdl/BiDirChannels_v1_0.v:257]
INFO: [Synth 8-6157] synthesizing module 'GyroChannelDebugger' [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/f290/hdl/BiDirChannels_v1_0.v:467]
INFO: [Synth 8-6155] done synthesizing module 'GyroChannelDebugger' (17#1) [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/f290/hdl/BiDirChannels_v1_0.v:467]
INFO: [Synth 8-6157] synthesizing module 'packet_size_logic' [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/f290/hdl/BiDirChannels_v1_0.v:497]
INFO: [Synth 8-6155] done synthesizing module 'packet_size_logic' (18#1) [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/f290/hdl/BiDirChannels_v1_0.v:497]
INFO: [Synth 8-6155] done synthesizing module 'GyroInputOutputSerializer' (19#1) [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/f290/hdl/BiDirChannels_v1_0.v:588]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:71235]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (20#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:71235]
INFO: [Synth 8-6155] done synthesizing module 'BiDirChannels_v1_0' (21#1) [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/f290/hdl/BiDirChannels_v1_0.v:942]
INFO: [Synth 8-6155] done synthesizing module 'design_2_BiDirChannels_0_0' (22#1) [c:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ip/design_2_BiDirChannels_0_0/synth/design_2_BiDirChannels_0_0.v:57]
WARNING: [Synth 8-7129] Port clock_div[3] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_channel[2] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_fifo_last in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx1_fifo_last in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx2_fifo_last in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_fifo_ready in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module BiDirChannels_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module BiDirChannels_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module BiDirChannels_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module BiDirChannels_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module BiDirChannels_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module BiDirChannels_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_aclk in module BiDirChannels_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_aresetn in module BiDirChannels_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[3] in module BiDirChannels_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[2] in module BiDirChannels_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[1] in module BiDirChannels_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[0] in module BiDirChannels_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axis_aclk in module BiDirChannels_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axis_aresetn in module BiDirChannels_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axis_tstrb[3] in module BiDirChannels_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axis_tstrb[2] in module BiDirChannels_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axis_tstrb[1] in module BiDirChannels_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axis_tstrb[0] in module BiDirChannels_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s02_axis_aclk in module BiDirChannels_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s02_axis_aresetn in module BiDirChannels_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s02_axis_tstrb[3] in module BiDirChannels_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s02_axis_tstrb[2] in module BiDirChannels_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s02_axis_tstrb[1] in module BiDirChannels_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s02_axis_tstrb[0] in module BiDirChannels_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_aclk in module BiDirChannels_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_aresetn in module BiDirChannels_v1_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1323.840 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1323.840 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1323.840 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1326.410 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1427.063 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1427.070 ; gain = 0.008
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1427.070 ; gain = 103.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1427.070 ; gain = 103.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1427.070 ; gain = 103.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1427.070 ; gain = 103.230
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/X1/X0' (syncReady) to 'inst/X1/u_sync_ready_1'
INFO: [Synth 8-223] decloning instance 'inst/X1/X0' (syncReady) to 'inst/X1/u_sync_ready_2'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 5     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               33 Bit    Registers := 3     
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input   33 Bit        Muxes := 12    
	   2 Input   32 Bit        Muxes := 3     
	   4 Input   32 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design design_2_BiDirChannels_0_0 has port m00_axis_tstrb[3] driven by constant 1
INFO: [Synth 8-3917] design design_2_BiDirChannels_0_0 has port m00_axis_tstrb[2] driven by constant 1
INFO: [Synth 8-3917] design design_2_BiDirChannels_0_0 has port m00_axis_tstrb[1] driven by constant 1
INFO: [Synth 8-3917] design design_2_BiDirChannels_0_0 has port m00_axis_tstrb[0] driven by constant 1
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module design_2_BiDirChannels_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module design_2_BiDirChannels_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module design_2_BiDirChannels_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module design_2_BiDirChannels_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module design_2_BiDirChannels_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module design_2_BiDirChannels_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_tready in module design_2_BiDirChannels_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_aclk in module design_2_BiDirChannels_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_aresetn in module design_2_BiDirChannels_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[3] in module design_2_BiDirChannels_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[2] in module design_2_BiDirChannels_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[1] in module design_2_BiDirChannels_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[0] in module design_2_BiDirChannels_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tlast in module design_2_BiDirChannels_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axis_aclk in module design_2_BiDirChannels_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axis_aresetn in module design_2_BiDirChannels_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axis_tstrb[3] in module design_2_BiDirChannels_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axis_tstrb[2] in module design_2_BiDirChannels_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axis_tstrb[1] in module design_2_BiDirChannels_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axis_tstrb[0] in module design_2_BiDirChannels_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axis_tlast in module design_2_BiDirChannels_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s02_axis_aclk in module design_2_BiDirChannels_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s02_axis_aresetn in module design_2_BiDirChannels_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s02_axis_tstrb[3] in module design_2_BiDirChannels_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s02_axis_tstrb[2] in module design_2_BiDirChannels_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s02_axis_tstrb[1] in module design_2_BiDirChannels_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s02_axis_tstrb[0] in module design_2_BiDirChannels_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s02_axis_tlast in module design_2_BiDirChannels_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_aclk in module design_2_BiDirChannels_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_aresetn in module design_2_BiDirChannels_0_0 is either unconnected or has no load
INFO: [Synth 8-3332] Sequential element (inst/X1/OUT_SHIFT_REG_0/r_reg_reg[0]_C) is unused and will be removed from module design_2_BiDirChannels_0_0.
INFO: [Synth 8-3332] Sequential element (inst/X1/OUT_SHIFT_REG_1/r_reg_reg[0]_C) is unused and will be removed from module design_2_BiDirChannels_0_0.
INFO: [Synth 8-3332] Sequential element (inst/X1/OUT_SHIFT_REG_2/r_reg_reg[0]_C) is unused and will be removed from module design_2_BiDirChannels_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1427.070 ; gain = 103.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1427.070 ; gain = 103.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1427.070 ; gain = 103.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1427.070 ; gain = 103.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1427.070 ; gain = 103.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1427.070 ; gain = 103.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1427.070 ; gain = 103.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1427.070 ; gain = 103.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1427.070 ; gain = 103.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1427.070 ; gain = 103.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     3|
|2     |LUT1   |     7|
|3     |LUT2   |    12|
|4     |LUT3   |   100|
|5     |LUT4   |   223|
|6     |LUT5   |    42|
|7     |LUT6   |    15|
|8     |MUXF7  |     1|
|9     |FDCE   |   168|
|10    |FDPE   |    96|
|11    |FDRE   |   138|
|12    |FDSE   |     1|
|13    |LDC    |    96|
|14    |OBUFDS |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1427.070 ; gain = 103.230
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 31 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 1427.070 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1427.070 ; gain = 103.230
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1427.070 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 101 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1427.070 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 97 instances were transformed.
  LDC => LDCE: 96 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 

Synth Design complete, checksum: a71687bb
INFO: [Common 17-83] Releasing license: Synthesis
74 Infos, 67 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1427.070 ; gain = 103.230
INFO: [Common 17-1381] The checkpoint 'C:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.runs/design_2_BiDirChannels_0_0_synth_1/design_2_BiDirChannels_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_2_BiDirChannels_0_0, cache-ID = 83f7c7239e3b08ae
INFO: [Coretcl 2-1174] Renamed 26 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Asus/Desktop/gyro_tester_gold/gyro_tester_gold.runs/design_2_BiDirChannels_0_0_synth_1/design_2_BiDirChannels_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_2_BiDirChannels_0_0_utilization_synth.rpt -pb design_2_BiDirChannels_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 16 00:03:44 2022...
