	component niosdramproc is
		port (
			buzzer_export     : out   std_logic;                                        -- export
			clk_clk           : in    std_logic                     := 'X';             -- clk
			hcecho_export     : in    std_logic                     := 'X';             -- export
			hctrig_export     : out   std_logic;                                        -- export
			hex0_export       : out   std_logic_vector(6 downto 0);                     -- export
			hex1_export       : out   std_logic_vector(6 downto 0);                     -- export
			hex2_export       : out   std_logic_vector(6 downto 0);                     -- export
			hex3_export       : out   std_logic_vector(6 downto 0);                     -- export
			hex4_export       : out   std_logic_vector(6 downto 0);                     -- export
			hex5_export       : out   std_logic_vector(6 downto 0);                     -- export
			hex6_export       : out   std_logic_vector(6 downto 0);                     -- export
			hex7_export       : out   std_logic_vector(6 downto 0);                     -- export
			ledg_export       : out   std_logic_vector(8 downto 0);                     -- export
			ledr_export       : out   std_logic_vector(17 downto 0);                    -- export
			mot_0_export      : out   std_logic_vector(3 downto 0);                     -- export
			mot_1_export      : out   std_logic_vector(3 downto 0);                     -- export
			pushbutton_export : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- export
			reset_reset       : in    std_logic                     := 'X';             -- reset
			sdram_clk_clk     : out   std_logic;                                        -- clk
			sdram_wire_addr   : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_wire_ba     : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_wire_cas_n  : out   std_logic;                                        -- cas_n
			sdram_wire_cke    : out   std_logic;                                        -- cke
			sdram_wire_cs_n   : out   std_logic;                                        -- cs_n
			sdram_wire_dq     : inout std_logic_vector(31 downto 0) := (others => 'X'); -- dq
			sdram_wire_dqm    : out   std_logic_vector(3 downto 0);                     -- dqm
			sdram_wire_ras_n  : out   std_logic;                                        -- ras_n
			sdram_wire_we_n   : out   std_logic;                                        -- we_n
			switches_export   : in    std_logic_vector(17 downto 0) := (others => 'X'); -- export
			uart_RXD          : in    std_logic                     := 'X';             -- RXD
			uart_TXD          : out   std_logic                                         -- TXD
		);
	end component niosdramproc;

