Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto cdfff6f1fa044a7e8ffbdf48599038aa --incr --debug typical --relax --mt 2 -L axi_infrastructure_v1_1_0 -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L processing_system7_vip_v1_0_3 -L xil_defaultlib -L lib_cdc_v1_0_2 -L lib_pkg_v1_0_2 -L fifo_generator_v13_2_1 -L lib_fifo_v1_0_10 -L blk_mem_gen_v8_4_1 -L lib_bmg_v1_0_10 -L lib_srl_fifo_v1_0_2 -L axi_datamover_v5_1_17 -L axi_vdma_v6_3_3 -L proc_sys_reset_v5_0_12 -L axi_lite_ipif_v3_0_4 -L v_tc_v6_1_12 -L v_vid_in_axi4s_v4_0_7 -L v_axi4s_vid_out_v4_0_8 -L util_vector_logic_v2_0_1 -L xlconstant_v1_1_3 -L generic_baseblocks_v2_1_0 -L axi_register_slice_v2_1_15 -L axi_data_fifo_v2_1_14 -L axi_crossbar_v2_1_16 -L xlconcat_v2_1_1 -L axi_protocol_converter_v2_1_15 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zynq_sys_wrapper_behav xil_defaultlib.zynq_sys_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port MDIO_ETHERNET_0_0_mdio_t on this module [D:/BaiduNetdiskDownload/P10_SD_VGA_m/SD_VGA.srcs/sources_1/bd/zynq_sys/hdl/zynq_sys_wrapper.v:264]
ERROR: [VRFC 10-426] cannot find port MDIO_ETHERNET_0_0_mdio_o on this module [D:/BaiduNetdiskDownload/P10_SD_VGA_m/SD_VGA.srcs/sources_1/bd/zynq_sys/hdl/zynq_sys_wrapper.v:263]
ERROR: [VRFC 10-426] cannot find port MDIO_ETHERNET_0_0_mdio_i on this module [D:/BaiduNetdiskDownload/P10_SD_VGA_m/SD_VGA.srcs/sources_1/bd/zynq_sys/hdl/zynq_sys_wrapper.v:262]
ERROR: [VRFC 10-426] cannot find port MDIO_ETHERNET_0_0_mdc on this module [D:/BaiduNetdiskDownload/P10_SD_VGA_m/SD_VGA.srcs/sources_1/bd/zynq_sys/hdl/zynq_sys_wrapper.v:261]
ERROR: [VRFC 10-426] cannot find port In0 on this module [D:/BaiduNetdiskDownload/P10_SD_VGA_m/SD_VGA.srcs/sources_1/bd/zynq_sys/hdl/zynq_sys_wrapper.v:260]
ERROR: [VRFC 10-426] cannot find port GPIO_0_0_tri_t on this module [D:/BaiduNetdiskDownload/P10_SD_VGA_m/SD_VGA.srcs/sources_1/bd/zynq_sys/hdl/zynq_sys_wrapper.v:253]
ERROR: [VRFC 10-426] cannot find port GPIO_0_0_tri_o on this module [D:/BaiduNetdiskDownload/P10_SD_VGA_m/SD_VGA.srcs/sources_1/bd/zynq_sys/hdl/zynq_sys_wrapper.v:252]
ERROR: [VRFC 10-426] cannot find port GPIO_0_0_tri_i on this module [D:/BaiduNetdiskDownload/P10_SD_VGA_m/SD_VGA.srcs/sources_1/bd/zynq_sys/hdl/zynq_sys_wrapper.v:251]
ERROR: [VRFC 10-426] cannot find port ENET0_GMII_TX_EN on this module [D:/BaiduNetdiskDownload/P10_SD_VGA_m/SD_VGA.srcs/sources_1/bd/zynq_sys/hdl/zynq_sys_wrapper.v:244]
ERROR: [VRFC 10-426] cannot find port ENET0_GMII_TX_CLK on this module [D:/BaiduNetdiskDownload/P10_SD_VGA_m/SD_VGA.srcs/sources_1/bd/zynq_sys/hdl/zynq_sys_wrapper.v:243]
ERROR: [VRFC 10-426] cannot find port ENET0_GMII_TXD_0 on this module [D:/BaiduNetdiskDownload/P10_SD_VGA_m/SD_VGA.srcs/sources_1/bd/zynq_sys/hdl/zynq_sys_wrapper.v:242]
ERROR: [VRFC 10-426] cannot find port ENET0_GMII_RX_DV on this module [D:/BaiduNetdiskDownload/P10_SD_VGA_m/SD_VGA.srcs/sources_1/bd/zynq_sys/hdl/zynq_sys_wrapper.v:241]
ERROR: [VRFC 10-426] cannot find port ENET0_GMII_RX_CLK on this module [D:/BaiduNetdiskDownload/P10_SD_VGA_m/SD_VGA.srcs/sources_1/bd/zynq_sys/hdl/zynq_sys_wrapper.v:240]
ERROR: [VRFC 10-2063] Module <zynq_sys_MSXBO_OVSensorRGB565_0_0> not found while processing module instance <MSXBO_OVSensorRGB565_0> [D:/BaiduNetdiskDownload/P10_SD_VGA_m/SD_VGA.ip_user_files/bd/zynq_sys/sim/zynq_sys.v:1230]
ERROR: [VRFC 10-2063] Module <zynq_sys_VGA_OUT_0_0> not found while processing module instance <VGA_OUT_0> [D:/BaiduNetdiskDownload/P10_SD_VGA_m/SD_VGA.ip_user_files/bd/zynq_sys/sim/zynq_sys.v:1241]
ERROR: [VRFC 10-2063] Module <zynq_sys_axi_interconnect_0_0> not found while processing module instance <axi_interconnect_0> [D:/BaiduNetdiskDownload/P10_SD_VGA_m/SD_VGA.ip_user_files/bd/zynq_sys/sim/zynq_sys.v:1255]
ERROR: [VRFC 10-2063] Module <zynq_sys_axi_vdma_0_0> not found while processing module instance <axi_vdma_0> [D:/BaiduNetdiskDownload/P10_SD_VGA_m/SD_VGA.ip_user_files/bd/zynq_sys/sim/zynq_sys.v:1331]
ERROR: [VRFC 10-2063] Module <zynq_sys_clk_wiz_0_0> not found while processing module instance <clk_wiz_0> [D:/BaiduNetdiskDownload/P10_SD_VGA_m/SD_VGA.ip_user_files/bd/zynq_sys/sim/zynq_sys.v:1395]
ERROR: [VRFC 10-2063] Module <zynq_sys_processing_system7_0_0> not found while processing module instance <processing_system7_0> [D:/BaiduNetdiskDownload/P10_SD_VGA_m/SD_VGA.ip_user_files/bd/zynq_sys/sim/zynq_sys.v:1400]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
