# From Verilog to SystemVerilog

!!! info
    - Contributors: TA 峻豪
    - Last updated: 2024/09/22

---

!!! success
    推薦閱讀論文：[Synthesiing SystemVerilog - Busting the Myth that SystemVerilog is only for Verification](https://sutherland-hdl.com/papers/2013-SNUG-SV_Synthesizable-SystemVerilog_paper.pdf)

## What is  SystemVerilog?

## Migrate from Verilog to SystemVerilog
