Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Nov  8 19:34:22 2023
| Host         : DESKTOP-KRA9R9O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (68)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (76)
5. checking no_input_delay (13)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (68)
-------------------------
 There are 68 register/latch pins with no clock driven by root clock pin: CLK_GEN/led_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (76)
-------------------------------------------------
 There are 76 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.458        0.000                      0                14426        0.058        0.000                      0                14426        3.000        0.000                       0                  6039  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        10.000          100.000         
  clkfbout   {0.000 5.000}        10.000          100.000         
  clkout2    {0.000 20.000}       40.000          25.000          
  clkout3    {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.016        0.000                      0                  190        0.140        0.000                      0                  190        3.000        0.000                       0                    91  
  clkfbout                                                                                                                                                      7.845        0.000                       0                     3  
  clkout2          36.779        0.000                      0                   20        0.276        0.000                      0                   20       19.500        0.000                       0                    22  
  clkout3          18.037        0.000                      0                12896        0.058        0.000                      0                12896       49.500        0.000                       0                  5923  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout3       sys_clk_pin         7.262        0.000                      0                   17        0.173        0.000                      0                   17  
sys_clk_pin   clkout3             3.458        0.000                      0                   32        0.897        0.000                      0                   32  
clkout2       clkout3            17.023        0.000                      0                    2        0.151        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 36.617        0.000                      0                 1304        0.730        0.000                      0                 1304  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.016ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.016ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.287ns  (logic 1.138ns (26.545%)  route 3.149ns (73.455%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.634     5.237    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X66Y97         FDRE                                         r  CLK_GEN/led_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y97         FDRE (Prop_fdre_C_Q)         0.518     5.755 r  CLK_GEN/led_counter_reg[15]/Q
                         net (fo=2, routed)           0.790     6.544    CLK_GEN/led_counter[15]
    SLICE_X67Y97         LUT4 (Prop_lut4_I0_O)        0.124     6.668 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.304     6.972    CLK_GEN/led_counter[0]_i_9_n_0
    SLICE_X67Y96         LUT5 (Prop_lut5_I4_O)        0.124     7.096 f  CLK_GEN/led_counter[0]_i_7/O
                         net (fo=1, routed)           0.401     7.497    CLK_GEN/led_counter[0]_i_7_n_0
    SLICE_X67Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.621 f  CLK_GEN/led_counter[0]_i_3/O
                         net (fo=1, routed)           0.545     8.166    CLK_GEN/led_counter[0]_i_3_n_0
    SLICE_X67Y99         LUT6 (Prop_lut6_I0_O)        0.124     8.290 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.443     8.733    CLK_GEN/led_counter[0]_i_2_n_0
    SLICE_X67Y97         LUT2 (Prop_lut2_I0_O)        0.124     8.857 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          0.667     9.524    CLK_GEN/led_clk_0
    SLICE_X66Y101        FDRE                                         r  CLK_GEN/led_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.497    14.919    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X66Y101        FDRE                                         r  CLK_GEN/led_counter_reg[29]/C
                         clock pessimism              0.180    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X66Y101        FDRE (Setup_fdre_C_R)       -0.524    14.540    CLK_GEN/led_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                          -9.524    
  -------------------------------------------------------------------
                         slack                                  5.016    

Slack (MET) :             5.016ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.287ns  (logic 1.138ns (26.545%)  route 3.149ns (73.455%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.634     5.237    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X66Y97         FDRE                                         r  CLK_GEN/led_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y97         FDRE (Prop_fdre_C_Q)         0.518     5.755 r  CLK_GEN/led_counter_reg[15]/Q
                         net (fo=2, routed)           0.790     6.544    CLK_GEN/led_counter[15]
    SLICE_X67Y97         LUT4 (Prop_lut4_I0_O)        0.124     6.668 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.304     6.972    CLK_GEN/led_counter[0]_i_9_n_0
    SLICE_X67Y96         LUT5 (Prop_lut5_I4_O)        0.124     7.096 f  CLK_GEN/led_counter[0]_i_7/O
                         net (fo=1, routed)           0.401     7.497    CLK_GEN/led_counter[0]_i_7_n_0
    SLICE_X67Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.621 f  CLK_GEN/led_counter[0]_i_3/O
                         net (fo=1, routed)           0.545     8.166    CLK_GEN/led_counter[0]_i_3_n_0
    SLICE_X67Y99         LUT6 (Prop_lut6_I0_O)        0.124     8.290 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.443     8.733    CLK_GEN/led_counter[0]_i_2_n_0
    SLICE_X67Y97         LUT2 (Prop_lut2_I0_O)        0.124     8.857 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          0.667     9.524    CLK_GEN/led_clk_0
    SLICE_X66Y101        FDRE                                         r  CLK_GEN/led_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.497    14.919    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X66Y101        FDRE                                         r  CLK_GEN/led_counter_reg[30]/C
                         clock pessimism              0.180    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X66Y101        FDRE (Setup_fdre_C_R)       -0.524    14.540    CLK_GEN/led_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                          -9.524    
  -------------------------------------------------------------------
                         slack                                  5.016    

Slack (MET) :             5.016ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.287ns  (logic 1.138ns (26.545%)  route 3.149ns (73.455%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.634     5.237    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X66Y97         FDRE                                         r  CLK_GEN/led_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y97         FDRE (Prop_fdre_C_Q)         0.518     5.755 r  CLK_GEN/led_counter_reg[15]/Q
                         net (fo=2, routed)           0.790     6.544    CLK_GEN/led_counter[15]
    SLICE_X67Y97         LUT4 (Prop_lut4_I0_O)        0.124     6.668 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.304     6.972    CLK_GEN/led_counter[0]_i_9_n_0
    SLICE_X67Y96         LUT5 (Prop_lut5_I4_O)        0.124     7.096 f  CLK_GEN/led_counter[0]_i_7/O
                         net (fo=1, routed)           0.401     7.497    CLK_GEN/led_counter[0]_i_7_n_0
    SLICE_X67Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.621 f  CLK_GEN/led_counter[0]_i_3/O
                         net (fo=1, routed)           0.545     8.166    CLK_GEN/led_counter[0]_i_3_n_0
    SLICE_X67Y99         LUT6 (Prop_lut6_I0_O)        0.124     8.290 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.443     8.733    CLK_GEN/led_counter[0]_i_2_n_0
    SLICE_X67Y97         LUT2 (Prop_lut2_I0_O)        0.124     8.857 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          0.667     9.524    CLK_GEN/led_clk_0
    SLICE_X66Y101        FDRE                                         r  CLK_GEN/led_counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.497    14.919    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X66Y101        FDRE                                         r  CLK_GEN/led_counter_reg[31]/C
                         clock pessimism              0.180    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X66Y101        FDRE (Setup_fdre_C_R)       -0.524    14.540    CLK_GEN/led_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                          -9.524    
  -------------------------------------------------------------------
                         slack                                  5.016    

Slack (MET) :             5.022ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 1.138ns (26.583%)  route 3.143ns (73.417%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.634     5.237    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X66Y97         FDRE                                         r  CLK_GEN/led_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y97         FDRE (Prop_fdre_C_Q)         0.518     5.755 r  CLK_GEN/led_counter_reg[15]/Q
                         net (fo=2, routed)           0.790     6.544    CLK_GEN/led_counter[15]
    SLICE_X67Y97         LUT4 (Prop_lut4_I0_O)        0.124     6.668 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.304     6.972    CLK_GEN/led_counter[0]_i_9_n_0
    SLICE_X67Y96         LUT5 (Prop_lut5_I4_O)        0.124     7.096 f  CLK_GEN/led_counter[0]_i_7/O
                         net (fo=1, routed)           0.401     7.497    CLK_GEN/led_counter[0]_i_7_n_0
    SLICE_X67Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.621 f  CLK_GEN/led_counter[0]_i_3/O
                         net (fo=1, routed)           0.545     8.166    CLK_GEN/led_counter[0]_i_3_n_0
    SLICE_X67Y99         LUT6 (Prop_lut6_I0_O)        0.124     8.290 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.443     8.733    CLK_GEN/led_counter[0]_i_2_n_0
    SLICE_X67Y97         LUT2 (Prop_lut2_I0_O)        0.124     8.857 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          0.661     9.518    CLK_GEN/led_clk_0
    SLICE_X66Y100        FDRE                                         r  CLK_GEN/led_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.497    14.919    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X66Y100        FDRE                                         r  CLK_GEN/led_counter_reg[25]/C
                         clock pessimism              0.180    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X66Y100        FDRE (Setup_fdre_C_R)       -0.524    14.540    CLK_GEN/led_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                          -9.518    
  -------------------------------------------------------------------
                         slack                                  5.022    

Slack (MET) :             5.022ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 1.138ns (26.583%)  route 3.143ns (73.417%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.634     5.237    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X66Y97         FDRE                                         r  CLK_GEN/led_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y97         FDRE (Prop_fdre_C_Q)         0.518     5.755 r  CLK_GEN/led_counter_reg[15]/Q
                         net (fo=2, routed)           0.790     6.544    CLK_GEN/led_counter[15]
    SLICE_X67Y97         LUT4 (Prop_lut4_I0_O)        0.124     6.668 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.304     6.972    CLK_GEN/led_counter[0]_i_9_n_0
    SLICE_X67Y96         LUT5 (Prop_lut5_I4_O)        0.124     7.096 f  CLK_GEN/led_counter[0]_i_7/O
                         net (fo=1, routed)           0.401     7.497    CLK_GEN/led_counter[0]_i_7_n_0
    SLICE_X67Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.621 f  CLK_GEN/led_counter[0]_i_3/O
                         net (fo=1, routed)           0.545     8.166    CLK_GEN/led_counter[0]_i_3_n_0
    SLICE_X67Y99         LUT6 (Prop_lut6_I0_O)        0.124     8.290 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.443     8.733    CLK_GEN/led_counter[0]_i_2_n_0
    SLICE_X67Y97         LUT2 (Prop_lut2_I0_O)        0.124     8.857 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          0.661     9.518    CLK_GEN/led_clk_0
    SLICE_X66Y100        FDRE                                         r  CLK_GEN/led_counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.497    14.919    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X66Y100        FDRE                                         r  CLK_GEN/led_counter_reg[26]/C
                         clock pessimism              0.180    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X66Y100        FDRE (Setup_fdre_C_R)       -0.524    14.540    CLK_GEN/led_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                          -9.518    
  -------------------------------------------------------------------
                         slack                                  5.022    

Slack (MET) :             5.022ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 1.138ns (26.583%)  route 3.143ns (73.417%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.634     5.237    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X66Y97         FDRE                                         r  CLK_GEN/led_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y97         FDRE (Prop_fdre_C_Q)         0.518     5.755 r  CLK_GEN/led_counter_reg[15]/Q
                         net (fo=2, routed)           0.790     6.544    CLK_GEN/led_counter[15]
    SLICE_X67Y97         LUT4 (Prop_lut4_I0_O)        0.124     6.668 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.304     6.972    CLK_GEN/led_counter[0]_i_9_n_0
    SLICE_X67Y96         LUT5 (Prop_lut5_I4_O)        0.124     7.096 f  CLK_GEN/led_counter[0]_i_7/O
                         net (fo=1, routed)           0.401     7.497    CLK_GEN/led_counter[0]_i_7_n_0
    SLICE_X67Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.621 f  CLK_GEN/led_counter[0]_i_3/O
                         net (fo=1, routed)           0.545     8.166    CLK_GEN/led_counter[0]_i_3_n_0
    SLICE_X67Y99         LUT6 (Prop_lut6_I0_O)        0.124     8.290 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.443     8.733    CLK_GEN/led_counter[0]_i_2_n_0
    SLICE_X67Y97         LUT2 (Prop_lut2_I0_O)        0.124     8.857 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          0.661     9.518    CLK_GEN/led_clk_0
    SLICE_X66Y100        FDRE                                         r  CLK_GEN/led_counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.497    14.919    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X66Y100        FDRE                                         r  CLK_GEN/led_counter_reg[27]/C
                         clock pessimism              0.180    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X66Y100        FDRE (Setup_fdre_C_R)       -0.524    14.540    CLK_GEN/led_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                          -9.518    
  -------------------------------------------------------------------
                         slack                                  5.022    

Slack (MET) :             5.022ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 1.138ns (26.583%)  route 3.143ns (73.417%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.634     5.237    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X66Y97         FDRE                                         r  CLK_GEN/led_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y97         FDRE (Prop_fdre_C_Q)         0.518     5.755 r  CLK_GEN/led_counter_reg[15]/Q
                         net (fo=2, routed)           0.790     6.544    CLK_GEN/led_counter[15]
    SLICE_X67Y97         LUT4 (Prop_lut4_I0_O)        0.124     6.668 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.304     6.972    CLK_GEN/led_counter[0]_i_9_n_0
    SLICE_X67Y96         LUT5 (Prop_lut5_I4_O)        0.124     7.096 f  CLK_GEN/led_counter[0]_i_7/O
                         net (fo=1, routed)           0.401     7.497    CLK_GEN/led_counter[0]_i_7_n_0
    SLICE_X67Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.621 f  CLK_GEN/led_counter[0]_i_3/O
                         net (fo=1, routed)           0.545     8.166    CLK_GEN/led_counter[0]_i_3_n_0
    SLICE_X67Y99         LUT6 (Prop_lut6_I0_O)        0.124     8.290 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.443     8.733    CLK_GEN/led_counter[0]_i_2_n_0
    SLICE_X67Y97         LUT2 (Prop_lut2_I0_O)        0.124     8.857 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          0.661     9.518    CLK_GEN/led_clk_0
    SLICE_X66Y100        FDRE                                         r  CLK_GEN/led_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.497    14.919    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X66Y100        FDRE                                         r  CLK_GEN/led_counter_reg[28]/C
                         clock pessimism              0.180    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X66Y100        FDRE (Setup_fdre_C_R)       -0.524    14.540    CLK_GEN/led_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                          -9.518    
  -------------------------------------------------------------------
                         slack                                  5.022    

Slack (MET) :             5.129ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 1.138ns (26.552%)  route 3.148ns (73.448%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.634     5.237    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X66Y97         FDRE                                         r  CLK_GEN/led_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y97         FDRE (Prop_fdre_C_Q)         0.518     5.755 r  CLK_GEN/led_counter_reg[15]/Q
                         net (fo=2, routed)           0.790     6.544    CLK_GEN/led_counter[15]
    SLICE_X67Y97         LUT4 (Prop_lut4_I0_O)        0.124     6.668 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.304     6.972    CLK_GEN/led_counter[0]_i_9_n_0
    SLICE_X67Y96         LUT5 (Prop_lut5_I4_O)        0.124     7.096 f  CLK_GEN/led_counter[0]_i_7/O
                         net (fo=1, routed)           0.401     7.497    CLK_GEN/led_counter[0]_i_7_n_0
    SLICE_X67Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.621 f  CLK_GEN/led_counter[0]_i_3/O
                         net (fo=1, routed)           0.545     8.166    CLK_GEN/led_counter[0]_i_3_n_0
    SLICE_X67Y99         LUT6 (Prop_lut6_I0_O)        0.124     8.290 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.443     8.733    CLK_GEN/led_counter[0]_i_2_n_0
    SLICE_X67Y97         LUT2 (Prop_lut2_I0_O)        0.124     8.857 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          0.666     9.523    CLK_GEN/led_clk_0
    SLICE_X66Y94         FDRE                                         r  CLK_GEN/led_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.512    14.935    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X66Y94         FDRE                                         r  CLK_GEN/led_counter_reg[1]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X66Y94         FDRE (Setup_fdre_C_R)       -0.524    14.651    CLK_GEN/led_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                          -9.523    
  -------------------------------------------------------------------
                         slack                                  5.129    

Slack (MET) :             5.129ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 1.138ns (26.552%)  route 3.148ns (73.448%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.634     5.237    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X66Y97         FDRE                                         r  CLK_GEN/led_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y97         FDRE (Prop_fdre_C_Q)         0.518     5.755 r  CLK_GEN/led_counter_reg[15]/Q
                         net (fo=2, routed)           0.790     6.544    CLK_GEN/led_counter[15]
    SLICE_X67Y97         LUT4 (Prop_lut4_I0_O)        0.124     6.668 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.304     6.972    CLK_GEN/led_counter[0]_i_9_n_0
    SLICE_X67Y96         LUT5 (Prop_lut5_I4_O)        0.124     7.096 f  CLK_GEN/led_counter[0]_i_7/O
                         net (fo=1, routed)           0.401     7.497    CLK_GEN/led_counter[0]_i_7_n_0
    SLICE_X67Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.621 f  CLK_GEN/led_counter[0]_i_3/O
                         net (fo=1, routed)           0.545     8.166    CLK_GEN/led_counter[0]_i_3_n_0
    SLICE_X67Y99         LUT6 (Prop_lut6_I0_O)        0.124     8.290 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.443     8.733    CLK_GEN/led_counter[0]_i_2_n_0
    SLICE_X67Y97         LUT2 (Prop_lut2_I0_O)        0.124     8.857 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          0.666     9.523    CLK_GEN/led_clk_0
    SLICE_X66Y94         FDRE                                         r  CLK_GEN/led_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.512    14.935    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X66Y94         FDRE                                         r  CLK_GEN/led_counter_reg[2]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X66Y94         FDRE (Setup_fdre_C_R)       -0.524    14.651    CLK_GEN/led_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                          -9.523    
  -------------------------------------------------------------------
                         slack                                  5.129    

Slack (MET) :             5.129ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 1.138ns (26.552%)  route 3.148ns (73.448%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.634     5.237    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X66Y97         FDRE                                         r  CLK_GEN/led_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y97         FDRE (Prop_fdre_C_Q)         0.518     5.755 r  CLK_GEN/led_counter_reg[15]/Q
                         net (fo=2, routed)           0.790     6.544    CLK_GEN/led_counter[15]
    SLICE_X67Y97         LUT4 (Prop_lut4_I0_O)        0.124     6.668 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.304     6.972    CLK_GEN/led_counter[0]_i_9_n_0
    SLICE_X67Y96         LUT5 (Prop_lut5_I4_O)        0.124     7.096 f  CLK_GEN/led_counter[0]_i_7/O
                         net (fo=1, routed)           0.401     7.497    CLK_GEN/led_counter[0]_i_7_n_0
    SLICE_X67Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.621 f  CLK_GEN/led_counter[0]_i_3/O
                         net (fo=1, routed)           0.545     8.166    CLK_GEN/led_counter[0]_i_3_n_0
    SLICE_X67Y99         LUT6 (Prop_lut6_I0_O)        0.124     8.290 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.443     8.733    CLK_GEN/led_counter[0]_i_2_n_0
    SLICE_X67Y97         LUT2 (Prop_lut2_I0_O)        0.124     8.857 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          0.666     9.523    CLK_GEN/led_clk_0
    SLICE_X66Y94         FDRE                                         r  CLK_GEN/led_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.512    14.935    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X66Y94         FDRE                                         r  CLK_GEN/led_counter_reg[3]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X66Y94         FDRE (Setup_fdre_C_R)       -0.524    14.651    CLK_GEN/led_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                          -9.523    
  -------------------------------------------------------------------
                         slack                                  5.129    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.452%)  route 0.127ns (23.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.569     1.488    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X66Y98         FDRE                                         r  CLK_GEN/led_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y98         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  CLK_GEN/led_counter_reg[19]/Q
                         net (fo=2, routed)           0.127     1.779    CLK_GEN/led_counter[19]
    SLICE_X66Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.935 r  CLK_GEN/led_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.935    CLK_GEN/led_counter0_carry__3_n_0
    SLICE_X66Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.975 r  CLK_GEN/led_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.976    CLK_GEN/led_counter0_carry__4_n_0
    SLICE_X66Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.029 r  CLK_GEN/led_counter0_carry__5/O[0]
                         net (fo=1, routed)           0.000     2.029    CLK_GEN/data0[25]
    SLICE_X66Y100        FDRE                                         r  CLK_GEN/led_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.835     2.000    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X66Y100        FDRE                                         r  CLK_GEN/led_counter_reg[25]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X66Y100        FDRE (Hold_fdre_C_D)         0.134     1.888    CLK_GEN/led_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.257ns (48.276%)  route 0.275ns (51.724%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.563     1.482    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X66Y101        FDRE                                         r  CLK_GEN/led_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y101        FDRE (Prop_fdre_C_Q)         0.164     1.646 r  CLK_GEN/led_counter_reg[31]/Q
                         net (fo=2, routed)           0.123     1.769    CLK_GEN/led_counter[31]
    SLICE_X67Y99         LUT6 (Prop_lut6_I4_O)        0.045     1.814 r  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.153     1.967    CLK_GEN/led_counter[0]_i_2_n_0
    SLICE_X67Y97         LUT2 (Prop_lut2_I0_O)        0.048     2.015 r  CLK_GEN/led_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.015    CLK_GEN/led_counter_1[0]
    SLICE_X67Y97         FDRE                                         r  CLK_GEN/led_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.841     2.006    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X67Y97         FDRE                                         r  CLK_GEN/led_counter_reg[0]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X67Y97         FDRE (Hold_fdre_C_D)         0.107     1.867    CLK_GEN/led_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (77.005%)  route 0.127ns (22.995%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.569     1.488    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X66Y98         FDRE                                         r  CLK_GEN/led_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y98         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  CLK_GEN/led_counter_reg[19]/Q
                         net (fo=2, routed)           0.127     1.779    CLK_GEN/led_counter[19]
    SLICE_X66Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.935 r  CLK_GEN/led_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.935    CLK_GEN/led_counter0_carry__3_n_0
    SLICE_X66Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.975 r  CLK_GEN/led_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.976    CLK_GEN/led_counter0_carry__4_n_0
    SLICE_X66Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.042 r  CLK_GEN/led_counter0_carry__5/O[2]
                         net (fo=1, routed)           0.000     2.042    CLK_GEN/data0[27]
    SLICE_X66Y100        FDRE                                         r  CLK_GEN/led_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.835     2.000    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X66Y100        FDRE                                         r  CLK_GEN/led_counter_reg[27]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X66Y100        FDRE (Hold_fdre_C_D)         0.134     1.888    CLK_GEN/led_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.254ns (47.983%)  route 0.275ns (52.017%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.563     1.482    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X66Y101        FDRE                                         r  CLK_GEN/led_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y101        FDRE (Prop_fdre_C_Q)         0.164     1.646 r  CLK_GEN/led_counter_reg[31]/Q
                         net (fo=2, routed)           0.123     1.769    CLK_GEN/led_counter[31]
    SLICE_X67Y99         LUT6 (Prop_lut6_I4_O)        0.045     1.814 r  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.153     1.967    CLK_GEN/led_counter[0]_i_2_n_0
    SLICE_X67Y97         LUT3 (Prop_lut3_I0_O)        0.045     2.012 r  CLK_GEN/led_clk_i_1/O
                         net (fo=1, routed)           0.000     2.012    CLK_GEN/led_clk_i_1_n_0
    SLICE_X67Y97         FDRE                                         r  CLK_GEN/led_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.841     2.006    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X67Y97         FDRE                                         r  CLK_GEN/led_clk_reg/C
                         clock pessimism             -0.245     1.760    
    SLICE_X67Y97         FDRE (Hold_fdre_C_D)         0.091     1.851    CLK_GEN/led_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (77.923%)  route 0.127ns (22.077%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.569     1.488    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X66Y98         FDRE                                         r  CLK_GEN/led_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y98         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  CLK_GEN/led_counter_reg[19]/Q
                         net (fo=2, routed)           0.127     1.779    CLK_GEN/led_counter[19]
    SLICE_X66Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.935 r  CLK_GEN/led_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.935    CLK_GEN/led_counter0_carry__3_n_0
    SLICE_X66Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.975 r  CLK_GEN/led_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.976    CLK_GEN/led_counter0_carry__4_n_0
    SLICE_X66Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.065 r  CLK_GEN/led_counter0_carry__5/O[1]
                         net (fo=1, routed)           0.000     2.065    CLK_GEN/data0[26]
    SLICE_X66Y100        FDRE                                         r  CLK_GEN/led_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.835     2.000    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X66Y100        FDRE                                         r  CLK_GEN/led_counter_reg[26]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X66Y100        FDRE (Hold_fdre_C_D)         0.134     1.888    CLK_GEN/led_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.451ns (78.000%)  route 0.127ns (22.000%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.569     1.488    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X66Y98         FDRE                                         r  CLK_GEN/led_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y98         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  CLK_GEN/led_counter_reg[19]/Q
                         net (fo=2, routed)           0.127     1.779    CLK_GEN/led_counter[19]
    SLICE_X66Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.935 r  CLK_GEN/led_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.935    CLK_GEN/led_counter0_carry__3_n_0
    SLICE_X66Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.975 r  CLK_GEN/led_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.976    CLK_GEN/led_counter0_carry__4_n_0
    SLICE_X66Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.067 r  CLK_GEN/led_counter0_carry__5/O[3]
                         net (fo=1, routed)           0.000     2.067    CLK_GEN/data0[28]
    SLICE_X66Y100        FDRE                                         r  CLK_GEN/led_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.835     2.000    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X66Y100        FDRE                                         r  CLK_GEN/led_counter_reg[28]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X66Y100        FDRE (Hold_fdre_C_D)         0.134     1.888    CLK_GEN/led_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.453ns (78.076%)  route 0.127ns (21.924%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.569     1.488    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X66Y98         FDRE                                         r  CLK_GEN/led_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y98         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  CLK_GEN/led_counter_reg[19]/Q
                         net (fo=2, routed)           0.127     1.779    CLK_GEN/led_counter[19]
    SLICE_X66Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.935 r  CLK_GEN/led_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.935    CLK_GEN/led_counter0_carry__3_n_0
    SLICE_X66Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.975 r  CLK_GEN/led_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.976    CLK_GEN/led_counter0_carry__4_n_0
    SLICE_X66Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.016 r  CLK_GEN/led_counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.016    CLK_GEN/led_counter0_carry__5_n_0
    SLICE_X66Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.069 r  CLK_GEN/led_counter0_carry__6/O[0]
                         net (fo=1, routed)           0.000     2.069    CLK_GEN/data0[29]
    SLICE_X66Y101        FDRE                                         r  CLK_GEN/led_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.835     2.000    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X66Y101        FDRE                                         r  CLK_GEN/led_counter_reg[29]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X66Y101        FDRE (Hold_fdre_C_D)         0.134     1.888    CLK_GEN/led_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.466ns (78.556%)  route 0.127ns (21.444%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.569     1.488    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X66Y98         FDRE                                         r  CLK_GEN/led_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y98         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  CLK_GEN/led_counter_reg[19]/Q
                         net (fo=2, routed)           0.127     1.779    CLK_GEN/led_counter[19]
    SLICE_X66Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.935 r  CLK_GEN/led_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.935    CLK_GEN/led_counter0_carry__3_n_0
    SLICE_X66Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.975 r  CLK_GEN/led_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.976    CLK_GEN/led_counter0_carry__4_n_0
    SLICE_X66Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.016 r  CLK_GEN/led_counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.016    CLK_GEN/led_counter0_carry__5_n_0
    SLICE_X66Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.082 r  CLK_GEN/led_counter0_carry__6/O[2]
                         net (fo=1, routed)           0.000     2.082    CLK_GEN/data0[31]
    SLICE_X66Y101        FDRE                                         r  CLK_GEN/led_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.835     2.000    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X66Y101        FDRE                                         r  CLK_GEN/led_counter_reg[31]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X66Y101        FDRE (Hold_fdre_C_D)         0.134     1.888    CLK_GEN/led_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.489ns (79.356%)  route 0.127ns (20.644%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.569     1.488    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X66Y98         FDRE                                         r  CLK_GEN/led_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y98         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  CLK_GEN/led_counter_reg[19]/Q
                         net (fo=2, routed)           0.127     1.779    CLK_GEN/led_counter[19]
    SLICE_X66Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.935 r  CLK_GEN/led_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.935    CLK_GEN/led_counter0_carry__3_n_0
    SLICE_X66Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.975 r  CLK_GEN/led_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.976    CLK_GEN/led_counter0_carry__4_n_0
    SLICE_X66Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.016 r  CLK_GEN/led_counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.016    CLK_GEN/led_counter0_carry__5_n_0
    SLICE_X66Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.105 r  CLK_GEN/led_counter0_carry__6/O[1]
                         net (fo=1, routed)           0.000     2.105    CLK_GEN/data0[30]
    SLICE_X66Y101        FDRE                                         r  CLK_GEN/led_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.835     2.000    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X66Y101        FDRE                                         r  CLK_GEN/led_counter_reg[30]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X66Y101        FDRE (Hold_fdre_C_D)         0.134     1.888    CLK_GEN/led_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/txData_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/txBit_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (52.005%)  route 0.172ns (47.995%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.553     1.472    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y129        FDRE                                         r  uart_tx_ctrl/txData_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y129        FDRE (Prop_fdre_C_Q)         0.141     1.613 r  uart_tx_ctrl/txData_reg[8]/Q
                         net (fo=1, routed)           0.172     1.785    uart_tx_ctrl/txData[8]
    SLICE_X48Y130        LUT6 (Prop_lut6_I0_O)        0.045     1.830 r  uart_tx_ctrl/txBit_i_3/O
                         net (fo=1, routed)           0.000     1.830    uart_tx_ctrl/txBit_i_3_n_0
    SLICE_X48Y130        FDSE                                         r  uart_tx_ctrl/txBit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.821     1.986    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y130        FDSE                                         r  uart_tx_ctrl/txBit_reg/C
                         clock pessimism             -0.479     1.506    
    SLICE_X48Y130        FDSE (Hold_fdse_C_D)         0.092     1.598    uart_tx_ctrl/txBit_reg
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X67Y97     CLK_GEN/led_clk_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X67Y97     CLK_GEN/led_counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X66Y96     CLK_GEN/led_counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X66Y96     CLK_GEN/led_counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X66Y96     CLK_GEN/led_counter_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X66Y97     CLK_GEN/led_counter_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X66Y97     CLK_GEN/led_counter_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X66Y97     CLK_GEN/led_counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X67Y97     CLK_GEN/led_clk_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X67Y97     CLK_GEN/led_clk_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X67Y97     CLK_GEN/led_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X67Y97     CLK_GEN/led_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X66Y96     CLK_GEN/led_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X66Y96     CLK_GEN/led_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X66Y96     CLK_GEN/led_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X66Y97     CLK_GEN/led_counter_reg[13]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X49Y137    uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X49Y137    uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X48Y135    uart_tx_ctrl/bitIndex_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X48Y135    uart_tx_ctrl/bitIndex_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X48Y136    uart_tx_ctrl/bitIndex_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X48Y136    uart_tx_ctrl/bitIndex_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X48Y136    uart_tx_ctrl/bitIndex_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X48Y136    uart_tx_ctrl/bitIndex_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       36.779ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.276ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.779ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/result_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.902ns  (logic 0.518ns (17.850%)  route 2.384ns (82.150%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 45.020 - 40.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.625     5.230    BTN_SCAN/clk_disp
    SLICE_X56Y98         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.518     5.748 r  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          2.384     8.132    BTN_SCAN/p_0_in
    SLICE_X0Y82          FDRE                                         r  BTN_SCAN/result_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.594    45.020    BTN_SCAN/clk_disp
    SLICE_X0Y82          FDRE                                         r  BTN_SCAN/result_reg[1]/C
                         clock pessimism              0.187    45.207    
                         clock uncertainty           -0.091    45.116    
    SLICE_X0Y82          FDRE (Setup_fdre_C_CE)      -0.205    44.911    BTN_SCAN/result_reg[1]
  -------------------------------------------------------------------
                         required time                         44.911    
                         arrival time                          -8.132    
  -------------------------------------------------------------------
                         slack                                 36.779    

Slack (MET) :             37.273ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 1.732ns (63.683%)  route 0.988ns (36.317%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 44.929 - 40.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.625     5.230    BTN_SCAN/clk_disp
    SLICE_X56Y98         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.518     5.748 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.988     6.735    BTN_SCAN/p_0_in
    SLICE_X56Y94         LUT2 (Prop_lut2_I1_O)        0.124     6.859 r  BTN_SCAN/clk_count[0]_i_5/O
                         net (fo=1, routed)           0.000     6.859    BTN_SCAN/clk_count[0]_i_5_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.392 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.392    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.509 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.509    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.626 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.626    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X56Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.949 r  BTN_SCAN/clk_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.949    BTN_SCAN/clk_count_reg[12]_i_1_n_6
    SLICE_X56Y97         FDRE                                         r  BTN_SCAN/clk_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.503    44.929    BTN_SCAN/clk_disp
    SLICE_X56Y97         FDRE                                         r  BTN_SCAN/clk_count_reg[13]/C
                         clock pessimism              0.276    45.205    
                         clock uncertainty           -0.091    45.114    
    SLICE_X56Y97         FDRE (Setup_fdre_C_D)        0.109    45.223    BTN_SCAN/clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         45.223    
                         arrival time                          -7.949    
  -------------------------------------------------------------------
                         slack                                 37.273    

Slack (MET) :             37.281ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.712ns  (logic 1.724ns (63.576%)  route 0.988ns (36.424%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 44.929 - 40.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.625     5.230    BTN_SCAN/clk_disp
    SLICE_X56Y98         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.518     5.748 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.988     6.735    BTN_SCAN/p_0_in
    SLICE_X56Y94         LUT2 (Prop_lut2_I1_O)        0.124     6.859 r  BTN_SCAN/clk_count[0]_i_5/O
                         net (fo=1, routed)           0.000     6.859    BTN_SCAN/clk_count[0]_i_5_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.392 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.392    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.509 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.509    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.626 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.626    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X56Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.941 r  BTN_SCAN/clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.941    BTN_SCAN/clk_count_reg[12]_i_1_n_4
    SLICE_X56Y97         FDRE                                         r  BTN_SCAN/clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.503    44.929    BTN_SCAN/clk_disp
    SLICE_X56Y97         FDRE                                         r  BTN_SCAN/clk_count_reg[15]/C
                         clock pessimism              0.276    45.205    
                         clock uncertainty           -0.091    45.114    
    SLICE_X56Y97         FDRE (Setup_fdre_C_D)        0.109    45.223    BTN_SCAN/clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         45.223    
                         arrival time                          -7.941    
  -------------------------------------------------------------------
                         slack                                 37.281    

Slack (MET) :             37.285ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.733ns  (logic 1.745ns (63.856%)  route 0.988ns (36.144%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 44.929 - 40.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.625     5.230    BTN_SCAN/clk_disp
    SLICE_X56Y98         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.518     5.748 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.988     6.735    BTN_SCAN/p_0_in
    SLICE_X56Y94         LUT2 (Prop_lut2_I1_O)        0.124     6.859 r  BTN_SCAN/clk_count[0]_i_5/O
                         net (fo=1, routed)           0.000     6.859    BTN_SCAN/clk_count[0]_i_5_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.392 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.392    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.509 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.509    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.626 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.626    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X56Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.743 r  BTN_SCAN/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.743    BTN_SCAN/clk_count_reg[12]_i_1_n_0
    SLICE_X56Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.962 r  BTN_SCAN/clk_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.962    BTN_SCAN/clk_count_reg[16]_i_1_n_7
    SLICE_X56Y98         FDRE                                         r  BTN_SCAN/clk_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.503    44.929    BTN_SCAN/clk_disp
    SLICE_X56Y98         FDRE                                         r  BTN_SCAN/clk_count_reg[16]/C
                         clock pessimism              0.301    45.230    
                         clock uncertainty           -0.091    45.139    
    SLICE_X56Y98         FDRE (Setup_fdre_C_D)        0.109    45.248    BTN_SCAN/clk_count_reg[16]
  -------------------------------------------------------------------
                         required time                         45.248    
                         arrival time                          -7.962    
  -------------------------------------------------------------------
                         slack                                 37.285    

Slack (MET) :             37.332ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.671ns  (logic 1.683ns (63.017%)  route 0.988ns (36.983%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 44.929 - 40.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.625     5.230    BTN_SCAN/clk_disp
    SLICE_X56Y98         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.518     5.748 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.988     6.735    BTN_SCAN/p_0_in
    SLICE_X56Y94         LUT2 (Prop_lut2_I1_O)        0.124     6.859 r  BTN_SCAN/clk_count[0]_i_5/O
                         net (fo=1, routed)           0.000     6.859    BTN_SCAN/clk_count[0]_i_5_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.392 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.392    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.509 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.509    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.626 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.626    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X56Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.743 r  BTN_SCAN/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.743    BTN_SCAN/clk_count_reg[12]_i_1_n_0
    SLICE_X56Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.900 r  BTN_SCAN/clk_count_reg[16]_i_1/CO[1]
                         net (fo=1, routed)           0.000     7.900    BTN_SCAN/clk_count_reg[16]_i_1_n_2
    SLICE_X56Y98         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.503    44.929    BTN_SCAN/clk_disp
    SLICE_X56Y98         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
                         clock pessimism              0.301    45.230    
                         clock uncertainty           -0.091    45.139    
    SLICE_X56Y98         FDRE (Setup_fdre_C_D)        0.094    45.233    BTN_SCAN/clk_count_reg[17]
  -------------------------------------------------------------------
                         required time                         45.233    
                         arrival time                          -7.900    
  -------------------------------------------------------------------
                         slack                                 37.332    

Slack (MET) :             37.357ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.636ns  (logic 1.648ns (62.526%)  route 0.988ns (37.474%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 44.929 - 40.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.625     5.230    BTN_SCAN/clk_disp
    SLICE_X56Y98         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.518     5.748 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.988     6.735    BTN_SCAN/p_0_in
    SLICE_X56Y94         LUT2 (Prop_lut2_I1_O)        0.124     6.859 r  BTN_SCAN/clk_count[0]_i_5/O
                         net (fo=1, routed)           0.000     6.859    BTN_SCAN/clk_count[0]_i_5_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.392 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.392    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.509 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.509    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.626 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.626    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X56Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.865 r  BTN_SCAN/clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.865    BTN_SCAN/clk_count_reg[12]_i_1_n_5
    SLICE_X56Y97         FDRE                                         r  BTN_SCAN/clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.503    44.929    BTN_SCAN/clk_disp
    SLICE_X56Y97         FDRE                                         r  BTN_SCAN/clk_count_reg[14]/C
                         clock pessimism              0.276    45.205    
                         clock uncertainty           -0.091    45.114    
    SLICE_X56Y97         FDRE (Setup_fdre_C_D)        0.109    45.223    BTN_SCAN/clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         45.223    
                         arrival time                          -7.865    
  -------------------------------------------------------------------
                         slack                                 37.357    

Slack (MET) :             37.377ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 1.628ns (62.239%)  route 0.988ns (37.761%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 44.929 - 40.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.625     5.230    BTN_SCAN/clk_disp
    SLICE_X56Y98         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.518     5.748 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.988     6.735    BTN_SCAN/p_0_in
    SLICE_X56Y94         LUT2 (Prop_lut2_I1_O)        0.124     6.859 r  BTN_SCAN/clk_count[0]_i_5/O
                         net (fo=1, routed)           0.000     6.859    BTN_SCAN/clk_count[0]_i_5_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.392 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.392    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.509 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.509    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.626 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.626    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X56Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.845 r  BTN_SCAN/clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.845    BTN_SCAN/clk_count_reg[12]_i_1_n_7
    SLICE_X56Y97         FDRE                                         r  BTN_SCAN/clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.503    44.929    BTN_SCAN/clk_disp
    SLICE_X56Y97         FDRE                                         r  BTN_SCAN/clk_count_reg[12]/C
                         clock pessimism              0.276    45.205    
                         clock uncertainty           -0.091    45.114    
    SLICE_X56Y97         FDRE (Setup_fdre_C_D)        0.109    45.223    BTN_SCAN/clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         45.223    
                         arrival time                          -7.845    
  -------------------------------------------------------------------
                         slack                                 37.377    

Slack (MET) :             37.389ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 1.615ns (62.050%)  route 0.988ns (37.950%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 44.928 - 40.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.625     5.230    BTN_SCAN/clk_disp
    SLICE_X56Y98         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.518     5.748 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.988     6.735    BTN_SCAN/p_0_in
    SLICE_X56Y94         LUT2 (Prop_lut2_I1_O)        0.124     6.859 r  BTN_SCAN/clk_count[0]_i_5/O
                         net (fo=1, routed)           0.000     6.859    BTN_SCAN/clk_count[0]_i_5_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.392 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.392    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.509 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.509    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.832 r  BTN_SCAN/clk_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.832    BTN_SCAN/clk_count_reg[8]_i_1_n_6
    SLICE_X56Y96         FDRE                                         r  BTN_SCAN/clk_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.502    44.928    BTN_SCAN/clk_disp
    SLICE_X56Y96         FDRE                                         r  BTN_SCAN/clk_count_reg[9]/C
                         clock pessimism              0.276    45.204    
                         clock uncertainty           -0.091    45.113    
    SLICE_X56Y96         FDRE (Setup_fdre_C_D)        0.109    45.222    BTN_SCAN/clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         45.222    
                         arrival time                          -7.832    
  -------------------------------------------------------------------
                         slack                                 37.389    

Slack (MET) :             37.397ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.595ns  (logic 1.607ns (61.933%)  route 0.988ns (38.067%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 44.928 - 40.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.625     5.230    BTN_SCAN/clk_disp
    SLICE_X56Y98         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.518     5.748 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.988     6.735    BTN_SCAN/p_0_in
    SLICE_X56Y94         LUT2 (Prop_lut2_I1_O)        0.124     6.859 r  BTN_SCAN/clk_count[0]_i_5/O
                         net (fo=1, routed)           0.000     6.859    BTN_SCAN/clk_count[0]_i_5_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.392 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.392    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.509 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.509    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.824 r  BTN_SCAN/clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.824    BTN_SCAN/clk_count_reg[8]_i_1_n_4
    SLICE_X56Y96         FDRE                                         r  BTN_SCAN/clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.502    44.928    BTN_SCAN/clk_disp
    SLICE_X56Y96         FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
                         clock pessimism              0.276    45.204    
                         clock uncertainty           -0.091    45.113    
    SLICE_X56Y96         FDRE (Setup_fdre_C_D)        0.109    45.222    BTN_SCAN/clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         45.222    
                         arrival time                          -7.824    
  -------------------------------------------------------------------
                         slack                                 37.397    

Slack (MET) :             37.473ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 1.531ns (60.785%)  route 0.988ns (39.215%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 44.928 - 40.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.625     5.230    BTN_SCAN/clk_disp
    SLICE_X56Y98         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.518     5.748 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.988     6.735    BTN_SCAN/p_0_in
    SLICE_X56Y94         LUT2 (Prop_lut2_I1_O)        0.124     6.859 r  BTN_SCAN/clk_count[0]_i_5/O
                         net (fo=1, routed)           0.000     6.859    BTN_SCAN/clk_count[0]_i_5_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.392 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.392    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.509 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.509    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.748 r  BTN_SCAN/clk_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.748    BTN_SCAN/clk_count_reg[8]_i_1_n_5
    SLICE_X56Y96         FDRE                                         r  BTN_SCAN/clk_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.502    44.928    BTN_SCAN/clk_disp
    SLICE_X56Y96         FDRE                                         r  BTN_SCAN/clk_count_reg[10]/C
                         clock pessimism              0.276    45.204    
                         clock uncertainty           -0.091    45.113    
    SLICE_X56Y96         FDRE (Setup_fdre_C_D)        0.109    45.222    BTN_SCAN/clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         45.222    
                         arrival time                          -7.748    
  -------------------------------------------------------------------
                         slack                                 37.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.563     1.484    BTN_SCAN/clk_disp
    SLICE_X56Y96         FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  BTN_SCAN/clk_count_reg[11]/Q
                         net (fo=1, routed)           0.137     1.785    BTN_SCAN/clk_count_reg_n_0_[11]
    SLICE_X56Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.830 r  BTN_SCAN/clk_count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.830    BTN_SCAN/clk_count[8]_i_2_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.894 r  BTN_SCAN/clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    BTN_SCAN/clk_count_reg[8]_i_1_n_4
    SLICE_X56Y96         FDRE                                         r  BTN_SCAN/clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.833     2.000    BTN_SCAN/clk_disp
    SLICE_X56Y96         FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X56Y96         FDRE (Hold_fdre_C_D)         0.134     1.618    BTN_SCAN/clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.564     1.485    BTN_SCAN/clk_disp
    SLICE_X56Y97         FDRE                                         r  BTN_SCAN/clk_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y97         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  BTN_SCAN/clk_count_reg[15]/Q
                         net (fo=1, routed)           0.137     1.786    BTN_SCAN/clk_count_reg_n_0_[15]
    SLICE_X56Y97         LUT2 (Prop_lut2_I0_O)        0.045     1.831 r  BTN_SCAN/clk_count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.831    BTN_SCAN/clk_count[12]_i_2_n_0
    SLICE_X56Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.895 r  BTN_SCAN/clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    BTN_SCAN/clk_count_reg[12]_i_1_n_4
    SLICE_X56Y97         FDRE                                         r  BTN_SCAN/clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.834     2.001    BTN_SCAN/clk_disp
    SLICE_X56Y97         FDRE                                         r  BTN_SCAN/clk_count_reg[15]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X56Y97         FDRE (Hold_fdre_C_D)         0.134     1.619    BTN_SCAN/clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.563     1.484    BTN_SCAN/clk_disp
    SLICE_X56Y94         FDRE                                         r  BTN_SCAN/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  BTN_SCAN/clk_count_reg[3]/Q
                         net (fo=1, routed)           0.137     1.785    BTN_SCAN/clk_count_reg_n_0_[3]
    SLICE_X56Y94         LUT2 (Prop_lut2_I0_O)        0.045     1.830 r  BTN_SCAN/clk_count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.830    BTN_SCAN/clk_count[0]_i_3_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.894 r  BTN_SCAN/clk_count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    BTN_SCAN/clk_count_reg[0]_i_1_n_4
    SLICE_X56Y94         FDRE                                         r  BTN_SCAN/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.833     2.000    BTN_SCAN/clk_disp
    SLICE_X56Y94         FDRE                                         r  BTN_SCAN/clk_count_reg[3]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X56Y94         FDRE (Hold_fdre_C_D)         0.134     1.618    BTN_SCAN/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.563     1.484    BTN_SCAN/clk_disp
    SLICE_X56Y95         FDRE                                         r  BTN_SCAN/clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y95         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  BTN_SCAN/clk_count_reg[7]/Q
                         net (fo=1, routed)           0.137     1.785    BTN_SCAN/clk_count_reg_n_0_[7]
    SLICE_X56Y95         LUT2 (Prop_lut2_I0_O)        0.045     1.830 r  BTN_SCAN/clk_count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.830    BTN_SCAN/clk_count[4]_i_2_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.894 r  BTN_SCAN/clk_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    BTN_SCAN/clk_count_reg[4]_i_1_n_4
    SLICE_X56Y95         FDRE                                         r  BTN_SCAN/clk_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.833     2.000    BTN_SCAN/clk_disp
    SLICE_X56Y95         FDRE                                         r  BTN_SCAN/clk_count_reg[7]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X56Y95         FDRE (Hold_fdre_C_D)         0.134     1.618    BTN_SCAN/clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.788%)  route 0.166ns (47.212%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.562     1.483    BTN_SCAN/clk_disp
    SLICE_X53Y96         FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=5, routed)           0.111     1.736    BTN_SCAN/LED_OBUF[0]
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.781 r  BTN_SCAN/result[0]_i_1/O
                         net (fo=1, routed)           0.055     1.836    BTN_SCAN/result[0]_i_1_n_0
    SLICE_X53Y96         FDRE                                         r  BTN_SCAN/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.832     1.999    BTN_SCAN/clk_disp
    SLICE_X53Y96         FDRE                                         r  BTN_SCAN/result_reg[0]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.070     1.553    BTN_SCAN/result_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.274ns (60.879%)  route 0.176ns (39.121%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.564     1.485    BTN_SCAN/clk_disp
    SLICE_X56Y98         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.164     1.649 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.176     1.825    BTN_SCAN/p_0_in
    SLICE_X56Y97         LUT2 (Prop_lut2_I1_O)        0.045     1.870 r  BTN_SCAN/clk_count[12]_i_3/O
                         net (fo=1, routed)           0.000     1.870    BTN_SCAN/clk_count[12]_i_3_n_0
    SLICE_X56Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.935 r  BTN_SCAN/clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.935    BTN_SCAN/clk_count_reg[12]_i_1_n_5
    SLICE_X56Y97         FDRE                                         r  BTN_SCAN/clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.834     2.001    BTN_SCAN/clk_disp
    SLICE_X56Y97         FDRE                                         r  BTN_SCAN/clk_count_reg[14]/C
                         clock pessimism             -0.499     1.501    
    SLICE_X56Y97         FDRE (Hold_fdre_C_D)         0.134     1.635    BTN_SCAN/clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.563     1.484    BTN_SCAN/clk_disp
    SLICE_X56Y94         FDRE                                         r  BTN_SCAN/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDRE (Prop_fdre_C_Q)         0.164     1.648 f  BTN_SCAN/clk_count_reg[0]/Q
                         net (fo=2, routed)           0.163     1.811    BTN_SCAN/clk_count_reg_n_0_[0]
    SLICE_X56Y94         LUT2 (Prop_lut2_I0_O)        0.045     1.856 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     1.856    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.926 r  BTN_SCAN/clk_count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.926    BTN_SCAN/clk_count_reg[0]_i_1_n_7
    SLICE_X56Y94         FDRE                                         r  BTN_SCAN/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.833     2.000    BTN_SCAN/clk_disp
    SLICE_X56Y94         FDRE                                         r  BTN_SCAN/clk_count_reg[0]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X56Y94         FDRE (Hold_fdre_C_D)         0.134     1.618    BTN_SCAN/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.564     1.485    BTN_SCAN/clk_disp
    SLICE_X56Y97         FDRE                                         r  BTN_SCAN/clk_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y97         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  BTN_SCAN/clk_count_reg[12]/Q
                         net (fo=1, routed)           0.163     1.812    BTN_SCAN/clk_count_reg_n_0_[12]
    SLICE_X56Y97         LUT2 (Prop_lut2_I0_O)        0.045     1.857 r  BTN_SCAN/clk_count[12]_i_5/O
                         net (fo=1, routed)           0.000     1.857    BTN_SCAN/clk_count[12]_i_5_n_0
    SLICE_X56Y97         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.927 r  BTN_SCAN/clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.927    BTN_SCAN/clk_count_reg[12]_i_1_n_7
    SLICE_X56Y97         FDRE                                         r  BTN_SCAN/clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.834     2.001    BTN_SCAN/clk_disp
    SLICE_X56Y97         FDRE                                         r  BTN_SCAN/clk_count_reg[12]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X56Y97         FDRE (Hold_fdre_C_D)         0.134     1.619    BTN_SCAN/clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.564     1.485    BTN_SCAN/clk_disp
    SLICE_X56Y98         FDRE                                         r  BTN_SCAN/clk_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  BTN_SCAN/clk_count_reg[16]/Q
                         net (fo=1, routed)           0.163     1.812    BTN_SCAN/clk_count_reg_n_0_[16]
    SLICE_X56Y98         LUT2 (Prop_lut2_I0_O)        0.045     1.857 r  BTN_SCAN/clk_count[16]_i_2/O
                         net (fo=1, routed)           0.000     1.857    BTN_SCAN/clk_count[16]_i_2_n_0
    SLICE_X56Y98         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.927 r  BTN_SCAN/clk_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.927    BTN_SCAN/clk_count_reg[16]_i_1_n_7
    SLICE_X56Y98         FDRE                                         r  BTN_SCAN/clk_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.834     2.001    BTN_SCAN/clk_disp
    SLICE_X56Y98         FDRE                                         r  BTN_SCAN/clk_count_reg[16]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X56Y98         FDRE (Hold_fdre_C_D)         0.134     1.619    BTN_SCAN/clk_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.563     1.484    BTN_SCAN/clk_disp
    SLICE_X56Y95         FDRE                                         r  BTN_SCAN/clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y95         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  BTN_SCAN/clk_count_reg[4]/Q
                         net (fo=1, routed)           0.163     1.811    BTN_SCAN/clk_count_reg_n_0_[4]
    SLICE_X56Y95         LUT2 (Prop_lut2_I0_O)        0.045     1.856 r  BTN_SCAN/clk_count[4]_i_5/O
                         net (fo=1, routed)           0.000     1.856    BTN_SCAN/clk_count[4]_i_5_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.926 r  BTN_SCAN/clk_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.926    BTN_SCAN/clk_count_reg[4]_i_1_n_7
    SLICE_X56Y95         FDRE                                         r  BTN_SCAN/clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.833     2.000    BTN_SCAN/clk_disp
    SLICE_X56Y95         FDRE                                         r  BTN_SCAN/clk_count_reg[4]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X56Y95         FDRE (Hold_fdre_C_D)         0.134     1.618    BTN_SCAN/clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.308    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y3    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X56Y94     BTN_SCAN/clk_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X56Y96     BTN_SCAN/clk_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X56Y96     BTN_SCAN/clk_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X56Y97     BTN_SCAN/clk_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X56Y97     BTN_SCAN/clk_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X56Y97     BTN_SCAN/clk_count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X56Y97     BTN_SCAN/clk_count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X56Y98     BTN_SCAN/clk_count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y94     BTN_SCAN/clk_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y94     BTN_SCAN/clk_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y96     BTN_SCAN/clk_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y96     BTN_SCAN/clk_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y96     BTN_SCAN/clk_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y96     BTN_SCAN/clk_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y94     BTN_SCAN/clk_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y94     BTN_SCAN/clk_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y94     BTN_SCAN/clk_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y94     BTN_SCAN/clk_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y82      BTN_SCAN/result_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y94     BTN_SCAN/clk_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y94     BTN_SCAN/clk_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y96     BTN_SCAN/clk_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y96     BTN_SCAN/clk_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y96     BTN_SCAN/clk_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y96     BTN_SCAN/clk_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y97     BTN_SCAN/clk_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y97     BTN_SCAN/clk_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y97     BTN_SCAN/clk_count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       18.037ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.037ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[113][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg[195][1]/R
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        27.761ns  (logic 5.155ns (18.569%)  route 22.606ns (81.431%))
  Logic Levels:           27  (CARRY4=2 LUT3=2 LUT4=3 LUT5=5 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -3.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 104.906 - 100.000 ) 
    Source Clock Delay      (SCD):    8.658ns = ( 58.658 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        2.064    55.669    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.150    55.819 f  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.726    56.544    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298    56.842 f  data_reg[255][7]_i_3/O
                         net (fo=3756, routed)        1.815    58.658    core/data_ram/debug_clk
    SLICE_X16Y40         FDRE                                         r  core/data_ram/data_reg[113][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDRE (Prop_fdre_C_Q)         0.459    59.117 r  core/data_ram/data_reg[113][7]/Q
                         net (fo=5, routed)           1.318    60.435    core/data_ram/data_reg[113][7]_0[7]
    SLICE_X16Y45         LUT6 (Prop_lut6_I3_O)        0.124    60.559 r  core/data_ram/MDR_WB[7]_i_72/O
                         net (fo=1, routed)           0.000    60.559    core/data_ram/MDR_WB[7]_i_72_n_0
    SLICE_X16Y45         MUXF7 (Prop_muxf7_I0_O)      0.238    60.797 r  core/data_ram/MDR_WB_reg[7]_i_32/O
                         net (fo=1, routed)           0.000    60.797    core/data_ram/MDR_WB_reg[7]_i_32_n_0
    SLICE_X16Y45         MUXF8 (Prop_muxf8_I0_O)      0.104    60.901 r  core/data_ram/MDR_WB_reg[7]_i_12/O
                         net (fo=1, routed)           1.570    62.471    core/data_ram/MDR_WB_reg[7]_i_12_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.316    62.787 r  core/data_ram/MDR_WB[7]_i_5/O
                         net (fo=1, routed)           0.000    62.787    core/data_ram/MDR_WB[7]_i_5_n_0
    SLICE_X38Y48         MUXF7 (Prop_muxf7_I1_O)      0.247    63.034 r  core/data_ram/MDR_WB_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    63.034    core/data_ram/MDR_WB_reg[7]_i_2_n_0
    SLICE_X38Y48         MUXF8 (Prop_muxf8_I0_O)      0.098    63.132 r  core/data_ram/MDR_WB_reg[7]_i_1/O
                         net (fo=17, routed)          2.000    65.132    core/data_ram/p_1_in0
    SLICE_X39Y77         LUT4 (Prop_lut4_I2_O)        0.319    65.451 r  core/data_ram/MDR_WB[30]_i_4/O
                         net (fo=15, routed)          1.131    66.582    core/data_ram/MDR_WB[30]_i_4_n_0
    SLICE_X36Y59         LUT5 (Prop_lut5_I4_O)        0.124    66.706 r  core/data_ram/MDR_WB[18]_i_1/O
                         net (fo=6, routed)           2.128    68.834    core/hazard_unit/B_EX_reg[18]
    SLICE_X34Y95         LUT5 (Prop_lut5_I0_O)        0.124    68.958 r  core/hazard_unit/A_EX[18]_i_2/O
                         net (fo=1, routed)           0.572    69.531    core/hazard_unit/A_EX[18]_i_2_n_0
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.124    69.655 r  core/hazard_unit/A_EX[18]_i_1/O
                         net (fo=6, routed)           1.182    70.837    core/hazard_unit/rs1_data_ID[18]
    SLICE_X44Y93         LUT6 (Prop_lut6_I0_O)        0.124    70.961 r  core/hazard_unit/IR_ID[31]_i_43/O
                         net (fo=1, routed)           0.000    70.961    core/cmp_ID/IR_ID_reg[31]_i_22_0[2]
    SLICE_X44Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    71.359 r  core/cmp_ID/IR_ID_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    71.359    core/cmp_ID/IR_ID_reg[31]_i_28_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.587 r  core/cmp_ID/IR_ID_reg[31]_i_22/CO[2]
                         net (fo=2, routed)           0.560    72.147    core/reg_IF_ID/CO[0]
    SLICE_X43Y91         LUT6 (Prop_lut6_I0_O)        0.313    72.460 r  core/reg_IF_ID/IR_ID[31]_i_16/O
                         net (fo=11, routed)          0.620    73.080    core/ctrl/PCurrent_ID_reg[31]
    SLICE_X43Y89         LUT5 (Prop_lut5_I2_O)        0.124    73.204 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=98, routed)          0.712    73.916    core/U1_3/Branch_ctrl
    SLICE_X41Y87         LUT6 (Prop_lut6_I1_O)        0.124    74.040 r  core/U1_3/segment_shift[22]_i_24/O
                         net (fo=1, routed)           0.441    74.481    core/U1_3/segment_shift[22]_i_24_n_0
    SLICE_X44Y87         LUT5 (Prop_lut5_I4_O)        0.124    74.605 r  core/U1_3/segment_shift[22]_i_6/O
                         net (fo=1, routed)           0.620    75.226    core/U1_3_n_11
    SLICE_X31Y87         LUT6 (Prop_lut6_I0_O)        0.124    75.350 r  core/segment_shift[22]_i_2/O
                         net (fo=8, routed)           0.987    76.336    DEBUG_CTRL/debug_data[2]
    SLICE_X39Y99         LUT4 (Prop_lut4_I2_O)        0.124    76.460 r  DEBUG_CTRL/buffer[254][5]_i_20/O
                         net (fo=6, routed)           1.167    77.627    core/reg_EXE_MEM/buffer[254][2]_i_20
    SLICE_X52Y99         LUT3 (Prop_lut3_I0_O)        0.124    77.751 r  core/reg_EXE_MEM/buffer[254][0]_i_21/O
                         net (fo=2, routed)           0.946    78.698    core/reg_EXE_MEM/buffer[254][0]_i_21_n_0
    SLICE_X53Y100        LUT6 (Prop_lut6_I5_O)        0.124    78.822 f  core/reg_EXE_MEM/buffer[254][0]_i_9/O
                         net (fo=1, routed)           0.723    79.544    DEBUG_CTRL/buffer[254][0]_i_2_4
    SLICE_X54Y101        LUT6 (Prop_lut6_I0_O)        0.124    79.668 f  DEBUG_CTRL/buffer[254][0]_i_5/O
                         net (fo=1, routed)           0.737    80.405    DEBUG_CTRL/buffer[254][0]_i_5_n_0
    SLICE_X56Y102        LUT6 (Prop_lut6_I2_O)        0.124    80.529 f  DEBUG_CTRL/buffer[254][0]_i_2/O
                         net (fo=175, routed)         0.788    81.318    DEBUG_CTRL/sim_uart_char[0]
    SLICE_X52Y108        LUT6 (Prop_lut6_I2_O)        0.124    81.442 f  DEBUG_CTRL/tail[7]_i_6/O
                         net (fo=5, routed)           0.630    82.072    DEBUG_CTRL/tail[7]_i_6_n_0
    SLICE_X52Y115        LUT4 (Prop_lut4_I3_O)        0.119    82.191 f  DEBUG_CTRL/tail[7]_i_4/O
                         net (fo=99, routed)          1.724    83.915    UART_BUFF/buffer_reg[166][1]_0
    SLICE_X33Y134        LUT3 (Prop_lut3_I1_O)        0.332    84.247 r  UART_BUFF/buffer[195][7]_i_3/O
                         net (fo=8, routed)           1.149    85.396    UART_BUFF/buffer[195][7]_i_3_n_0
    SLICE_X49Y124        LUT6 (Prop_lut6_I1_O)        0.124    85.520 r  UART_BUFF/buffer[195][7]_i_1/O
                         net (fo=5, routed)           0.898    86.418    UART_BUFF/buffer[195][7]_i_1_n_0
    SLICE_X58Y123        FDRE                                         r  UART_BUFF/buffer_reg[195][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.481   104.906    UART_BUFF/clk_cpu
    SLICE_X58Y123        FDRE                                         r  UART_BUFF/buffer_reg[195][1]/C
                         clock pessimism              0.179   105.085    
                         clock uncertainty           -0.106   104.979    
    SLICE_X58Y123        FDRE (Setup_fdre_C_R)       -0.524   104.455    UART_BUFF/buffer_reg[195][1]
  -------------------------------------------------------------------
                         required time                        104.455    
                         arrival time                         -86.418    
  -------------------------------------------------------------------
                         slack                                 18.037    

Slack (MET) :             18.037ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[113][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg[195][6]/R
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        27.761ns  (logic 5.155ns (18.569%)  route 22.606ns (81.431%))
  Logic Levels:           27  (CARRY4=2 LUT3=2 LUT4=3 LUT5=5 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -3.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 104.906 - 100.000 ) 
    Source Clock Delay      (SCD):    8.658ns = ( 58.658 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        2.064    55.669    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.150    55.819 f  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.726    56.544    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298    56.842 f  data_reg[255][7]_i_3/O
                         net (fo=3756, routed)        1.815    58.658    core/data_ram/debug_clk
    SLICE_X16Y40         FDRE                                         r  core/data_ram/data_reg[113][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDRE (Prop_fdre_C_Q)         0.459    59.117 r  core/data_ram/data_reg[113][7]/Q
                         net (fo=5, routed)           1.318    60.435    core/data_ram/data_reg[113][7]_0[7]
    SLICE_X16Y45         LUT6 (Prop_lut6_I3_O)        0.124    60.559 r  core/data_ram/MDR_WB[7]_i_72/O
                         net (fo=1, routed)           0.000    60.559    core/data_ram/MDR_WB[7]_i_72_n_0
    SLICE_X16Y45         MUXF7 (Prop_muxf7_I0_O)      0.238    60.797 r  core/data_ram/MDR_WB_reg[7]_i_32/O
                         net (fo=1, routed)           0.000    60.797    core/data_ram/MDR_WB_reg[7]_i_32_n_0
    SLICE_X16Y45         MUXF8 (Prop_muxf8_I0_O)      0.104    60.901 r  core/data_ram/MDR_WB_reg[7]_i_12/O
                         net (fo=1, routed)           1.570    62.471    core/data_ram/MDR_WB_reg[7]_i_12_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.316    62.787 r  core/data_ram/MDR_WB[7]_i_5/O
                         net (fo=1, routed)           0.000    62.787    core/data_ram/MDR_WB[7]_i_5_n_0
    SLICE_X38Y48         MUXF7 (Prop_muxf7_I1_O)      0.247    63.034 r  core/data_ram/MDR_WB_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    63.034    core/data_ram/MDR_WB_reg[7]_i_2_n_0
    SLICE_X38Y48         MUXF8 (Prop_muxf8_I0_O)      0.098    63.132 r  core/data_ram/MDR_WB_reg[7]_i_1/O
                         net (fo=17, routed)          2.000    65.132    core/data_ram/p_1_in0
    SLICE_X39Y77         LUT4 (Prop_lut4_I2_O)        0.319    65.451 r  core/data_ram/MDR_WB[30]_i_4/O
                         net (fo=15, routed)          1.131    66.582    core/data_ram/MDR_WB[30]_i_4_n_0
    SLICE_X36Y59         LUT5 (Prop_lut5_I4_O)        0.124    66.706 r  core/data_ram/MDR_WB[18]_i_1/O
                         net (fo=6, routed)           2.128    68.834    core/hazard_unit/B_EX_reg[18]
    SLICE_X34Y95         LUT5 (Prop_lut5_I0_O)        0.124    68.958 r  core/hazard_unit/A_EX[18]_i_2/O
                         net (fo=1, routed)           0.572    69.531    core/hazard_unit/A_EX[18]_i_2_n_0
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.124    69.655 r  core/hazard_unit/A_EX[18]_i_1/O
                         net (fo=6, routed)           1.182    70.837    core/hazard_unit/rs1_data_ID[18]
    SLICE_X44Y93         LUT6 (Prop_lut6_I0_O)        0.124    70.961 r  core/hazard_unit/IR_ID[31]_i_43/O
                         net (fo=1, routed)           0.000    70.961    core/cmp_ID/IR_ID_reg[31]_i_22_0[2]
    SLICE_X44Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    71.359 r  core/cmp_ID/IR_ID_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    71.359    core/cmp_ID/IR_ID_reg[31]_i_28_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.587 r  core/cmp_ID/IR_ID_reg[31]_i_22/CO[2]
                         net (fo=2, routed)           0.560    72.147    core/reg_IF_ID/CO[0]
    SLICE_X43Y91         LUT6 (Prop_lut6_I0_O)        0.313    72.460 r  core/reg_IF_ID/IR_ID[31]_i_16/O
                         net (fo=11, routed)          0.620    73.080    core/ctrl/PCurrent_ID_reg[31]
    SLICE_X43Y89         LUT5 (Prop_lut5_I2_O)        0.124    73.204 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=98, routed)          0.712    73.916    core/U1_3/Branch_ctrl
    SLICE_X41Y87         LUT6 (Prop_lut6_I1_O)        0.124    74.040 r  core/U1_3/segment_shift[22]_i_24/O
                         net (fo=1, routed)           0.441    74.481    core/U1_3/segment_shift[22]_i_24_n_0
    SLICE_X44Y87         LUT5 (Prop_lut5_I4_O)        0.124    74.605 r  core/U1_3/segment_shift[22]_i_6/O
                         net (fo=1, routed)           0.620    75.226    core/U1_3_n_11
    SLICE_X31Y87         LUT6 (Prop_lut6_I0_O)        0.124    75.350 r  core/segment_shift[22]_i_2/O
                         net (fo=8, routed)           0.987    76.336    DEBUG_CTRL/debug_data[2]
    SLICE_X39Y99         LUT4 (Prop_lut4_I2_O)        0.124    76.460 r  DEBUG_CTRL/buffer[254][5]_i_20/O
                         net (fo=6, routed)           1.167    77.627    core/reg_EXE_MEM/buffer[254][2]_i_20
    SLICE_X52Y99         LUT3 (Prop_lut3_I0_O)        0.124    77.751 r  core/reg_EXE_MEM/buffer[254][0]_i_21/O
                         net (fo=2, routed)           0.946    78.698    core/reg_EXE_MEM/buffer[254][0]_i_21_n_0
    SLICE_X53Y100        LUT6 (Prop_lut6_I5_O)        0.124    78.822 f  core/reg_EXE_MEM/buffer[254][0]_i_9/O
                         net (fo=1, routed)           0.723    79.544    DEBUG_CTRL/buffer[254][0]_i_2_4
    SLICE_X54Y101        LUT6 (Prop_lut6_I0_O)        0.124    79.668 f  DEBUG_CTRL/buffer[254][0]_i_5/O
                         net (fo=1, routed)           0.737    80.405    DEBUG_CTRL/buffer[254][0]_i_5_n_0
    SLICE_X56Y102        LUT6 (Prop_lut6_I2_O)        0.124    80.529 f  DEBUG_CTRL/buffer[254][0]_i_2/O
                         net (fo=175, routed)         0.788    81.318    DEBUG_CTRL/sim_uart_char[0]
    SLICE_X52Y108        LUT6 (Prop_lut6_I2_O)        0.124    81.442 f  DEBUG_CTRL/tail[7]_i_6/O
                         net (fo=5, routed)           0.630    82.072    DEBUG_CTRL/tail[7]_i_6_n_0
    SLICE_X52Y115        LUT4 (Prop_lut4_I3_O)        0.119    82.191 f  DEBUG_CTRL/tail[7]_i_4/O
                         net (fo=99, routed)          1.724    83.915    UART_BUFF/buffer_reg[166][1]_0
    SLICE_X33Y134        LUT3 (Prop_lut3_I1_O)        0.332    84.247 r  UART_BUFF/buffer[195][7]_i_3/O
                         net (fo=8, routed)           1.149    85.396    UART_BUFF/buffer[195][7]_i_3_n_0
    SLICE_X49Y124        LUT6 (Prop_lut6_I1_O)        0.124    85.520 r  UART_BUFF/buffer[195][7]_i_1/O
                         net (fo=5, routed)           0.898    86.418    UART_BUFF/buffer[195][7]_i_1_n_0
    SLICE_X58Y123        FDRE                                         r  UART_BUFF/buffer_reg[195][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.481   104.906    UART_BUFF/clk_cpu
    SLICE_X58Y123        FDRE                                         r  UART_BUFF/buffer_reg[195][6]/C
                         clock pessimism              0.179   105.085    
                         clock uncertainty           -0.106   104.979    
    SLICE_X58Y123        FDRE (Setup_fdre_C_R)       -0.524   104.455    UART_BUFF/buffer_reg[195][6]
  -------------------------------------------------------------------
                         required time                        104.455    
                         arrival time                         -86.418    
  -------------------------------------------------------------------
                         slack                                 18.037    

Slack (MET) :             18.037ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[113][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg[195][7]/R
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        27.761ns  (logic 5.155ns (18.569%)  route 22.606ns (81.431%))
  Logic Levels:           27  (CARRY4=2 LUT3=2 LUT4=3 LUT5=5 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -3.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 104.906 - 100.000 ) 
    Source Clock Delay      (SCD):    8.658ns = ( 58.658 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        2.064    55.669    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.150    55.819 f  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.726    56.544    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298    56.842 f  data_reg[255][7]_i_3/O
                         net (fo=3756, routed)        1.815    58.658    core/data_ram/debug_clk
    SLICE_X16Y40         FDRE                                         r  core/data_ram/data_reg[113][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDRE (Prop_fdre_C_Q)         0.459    59.117 r  core/data_ram/data_reg[113][7]/Q
                         net (fo=5, routed)           1.318    60.435    core/data_ram/data_reg[113][7]_0[7]
    SLICE_X16Y45         LUT6 (Prop_lut6_I3_O)        0.124    60.559 r  core/data_ram/MDR_WB[7]_i_72/O
                         net (fo=1, routed)           0.000    60.559    core/data_ram/MDR_WB[7]_i_72_n_0
    SLICE_X16Y45         MUXF7 (Prop_muxf7_I0_O)      0.238    60.797 r  core/data_ram/MDR_WB_reg[7]_i_32/O
                         net (fo=1, routed)           0.000    60.797    core/data_ram/MDR_WB_reg[7]_i_32_n_0
    SLICE_X16Y45         MUXF8 (Prop_muxf8_I0_O)      0.104    60.901 r  core/data_ram/MDR_WB_reg[7]_i_12/O
                         net (fo=1, routed)           1.570    62.471    core/data_ram/MDR_WB_reg[7]_i_12_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.316    62.787 r  core/data_ram/MDR_WB[7]_i_5/O
                         net (fo=1, routed)           0.000    62.787    core/data_ram/MDR_WB[7]_i_5_n_0
    SLICE_X38Y48         MUXF7 (Prop_muxf7_I1_O)      0.247    63.034 r  core/data_ram/MDR_WB_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    63.034    core/data_ram/MDR_WB_reg[7]_i_2_n_0
    SLICE_X38Y48         MUXF8 (Prop_muxf8_I0_O)      0.098    63.132 r  core/data_ram/MDR_WB_reg[7]_i_1/O
                         net (fo=17, routed)          2.000    65.132    core/data_ram/p_1_in0
    SLICE_X39Y77         LUT4 (Prop_lut4_I2_O)        0.319    65.451 r  core/data_ram/MDR_WB[30]_i_4/O
                         net (fo=15, routed)          1.131    66.582    core/data_ram/MDR_WB[30]_i_4_n_0
    SLICE_X36Y59         LUT5 (Prop_lut5_I4_O)        0.124    66.706 r  core/data_ram/MDR_WB[18]_i_1/O
                         net (fo=6, routed)           2.128    68.834    core/hazard_unit/B_EX_reg[18]
    SLICE_X34Y95         LUT5 (Prop_lut5_I0_O)        0.124    68.958 r  core/hazard_unit/A_EX[18]_i_2/O
                         net (fo=1, routed)           0.572    69.531    core/hazard_unit/A_EX[18]_i_2_n_0
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.124    69.655 r  core/hazard_unit/A_EX[18]_i_1/O
                         net (fo=6, routed)           1.182    70.837    core/hazard_unit/rs1_data_ID[18]
    SLICE_X44Y93         LUT6 (Prop_lut6_I0_O)        0.124    70.961 r  core/hazard_unit/IR_ID[31]_i_43/O
                         net (fo=1, routed)           0.000    70.961    core/cmp_ID/IR_ID_reg[31]_i_22_0[2]
    SLICE_X44Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    71.359 r  core/cmp_ID/IR_ID_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    71.359    core/cmp_ID/IR_ID_reg[31]_i_28_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.587 r  core/cmp_ID/IR_ID_reg[31]_i_22/CO[2]
                         net (fo=2, routed)           0.560    72.147    core/reg_IF_ID/CO[0]
    SLICE_X43Y91         LUT6 (Prop_lut6_I0_O)        0.313    72.460 r  core/reg_IF_ID/IR_ID[31]_i_16/O
                         net (fo=11, routed)          0.620    73.080    core/ctrl/PCurrent_ID_reg[31]
    SLICE_X43Y89         LUT5 (Prop_lut5_I2_O)        0.124    73.204 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=98, routed)          0.712    73.916    core/U1_3/Branch_ctrl
    SLICE_X41Y87         LUT6 (Prop_lut6_I1_O)        0.124    74.040 r  core/U1_3/segment_shift[22]_i_24/O
                         net (fo=1, routed)           0.441    74.481    core/U1_3/segment_shift[22]_i_24_n_0
    SLICE_X44Y87         LUT5 (Prop_lut5_I4_O)        0.124    74.605 r  core/U1_3/segment_shift[22]_i_6/O
                         net (fo=1, routed)           0.620    75.226    core/U1_3_n_11
    SLICE_X31Y87         LUT6 (Prop_lut6_I0_O)        0.124    75.350 r  core/segment_shift[22]_i_2/O
                         net (fo=8, routed)           0.987    76.336    DEBUG_CTRL/debug_data[2]
    SLICE_X39Y99         LUT4 (Prop_lut4_I2_O)        0.124    76.460 r  DEBUG_CTRL/buffer[254][5]_i_20/O
                         net (fo=6, routed)           1.167    77.627    core/reg_EXE_MEM/buffer[254][2]_i_20
    SLICE_X52Y99         LUT3 (Prop_lut3_I0_O)        0.124    77.751 r  core/reg_EXE_MEM/buffer[254][0]_i_21/O
                         net (fo=2, routed)           0.946    78.698    core/reg_EXE_MEM/buffer[254][0]_i_21_n_0
    SLICE_X53Y100        LUT6 (Prop_lut6_I5_O)        0.124    78.822 f  core/reg_EXE_MEM/buffer[254][0]_i_9/O
                         net (fo=1, routed)           0.723    79.544    DEBUG_CTRL/buffer[254][0]_i_2_4
    SLICE_X54Y101        LUT6 (Prop_lut6_I0_O)        0.124    79.668 f  DEBUG_CTRL/buffer[254][0]_i_5/O
                         net (fo=1, routed)           0.737    80.405    DEBUG_CTRL/buffer[254][0]_i_5_n_0
    SLICE_X56Y102        LUT6 (Prop_lut6_I2_O)        0.124    80.529 f  DEBUG_CTRL/buffer[254][0]_i_2/O
                         net (fo=175, routed)         0.788    81.318    DEBUG_CTRL/sim_uart_char[0]
    SLICE_X52Y108        LUT6 (Prop_lut6_I2_O)        0.124    81.442 f  DEBUG_CTRL/tail[7]_i_6/O
                         net (fo=5, routed)           0.630    82.072    DEBUG_CTRL/tail[7]_i_6_n_0
    SLICE_X52Y115        LUT4 (Prop_lut4_I3_O)        0.119    82.191 f  DEBUG_CTRL/tail[7]_i_4/O
                         net (fo=99, routed)          1.724    83.915    UART_BUFF/buffer_reg[166][1]_0
    SLICE_X33Y134        LUT3 (Prop_lut3_I1_O)        0.332    84.247 r  UART_BUFF/buffer[195][7]_i_3/O
                         net (fo=8, routed)           1.149    85.396    UART_BUFF/buffer[195][7]_i_3_n_0
    SLICE_X49Y124        LUT6 (Prop_lut6_I1_O)        0.124    85.520 r  UART_BUFF/buffer[195][7]_i_1/O
                         net (fo=5, routed)           0.898    86.418    UART_BUFF/buffer[195][7]_i_1_n_0
    SLICE_X58Y123        FDRE                                         r  UART_BUFF/buffer_reg[195][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.481   104.906    UART_BUFF/clk_cpu
    SLICE_X58Y123        FDRE                                         r  UART_BUFF/buffer_reg[195][7]/C
                         clock pessimism              0.179   105.085    
                         clock uncertainty           -0.106   104.979    
    SLICE_X58Y123        FDRE (Setup_fdre_C_R)       -0.524   104.455    UART_BUFF/buffer_reg[195][7]
  -------------------------------------------------------------------
                         required time                        104.455    
                         arrival time                         -86.418    
  -------------------------------------------------------------------
                         slack                                 18.037    

Slack (MET) :             18.099ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[113][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg[195][4]/R
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        27.798ns  (logic 5.155ns (18.545%)  route 22.643ns (81.456%))
  Logic Levels:           27  (CARRY4=2 LUT3=2 LUT4=3 LUT5=5 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -3.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 104.910 - 100.000 ) 
    Source Clock Delay      (SCD):    8.658ns = ( 58.658 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        2.064    55.669    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.150    55.819 f  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.726    56.544    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298    56.842 f  data_reg[255][7]_i_3/O
                         net (fo=3756, routed)        1.815    58.658    core/data_ram/debug_clk
    SLICE_X16Y40         FDRE                                         r  core/data_ram/data_reg[113][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDRE (Prop_fdre_C_Q)         0.459    59.117 r  core/data_ram/data_reg[113][7]/Q
                         net (fo=5, routed)           1.318    60.435    core/data_ram/data_reg[113][7]_0[7]
    SLICE_X16Y45         LUT6 (Prop_lut6_I3_O)        0.124    60.559 r  core/data_ram/MDR_WB[7]_i_72/O
                         net (fo=1, routed)           0.000    60.559    core/data_ram/MDR_WB[7]_i_72_n_0
    SLICE_X16Y45         MUXF7 (Prop_muxf7_I0_O)      0.238    60.797 r  core/data_ram/MDR_WB_reg[7]_i_32/O
                         net (fo=1, routed)           0.000    60.797    core/data_ram/MDR_WB_reg[7]_i_32_n_0
    SLICE_X16Y45         MUXF8 (Prop_muxf8_I0_O)      0.104    60.901 r  core/data_ram/MDR_WB_reg[7]_i_12/O
                         net (fo=1, routed)           1.570    62.471    core/data_ram/MDR_WB_reg[7]_i_12_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.316    62.787 r  core/data_ram/MDR_WB[7]_i_5/O
                         net (fo=1, routed)           0.000    62.787    core/data_ram/MDR_WB[7]_i_5_n_0
    SLICE_X38Y48         MUXF7 (Prop_muxf7_I1_O)      0.247    63.034 r  core/data_ram/MDR_WB_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    63.034    core/data_ram/MDR_WB_reg[7]_i_2_n_0
    SLICE_X38Y48         MUXF8 (Prop_muxf8_I0_O)      0.098    63.132 r  core/data_ram/MDR_WB_reg[7]_i_1/O
                         net (fo=17, routed)          2.000    65.132    core/data_ram/p_1_in0
    SLICE_X39Y77         LUT4 (Prop_lut4_I2_O)        0.319    65.451 r  core/data_ram/MDR_WB[30]_i_4/O
                         net (fo=15, routed)          1.131    66.582    core/data_ram/MDR_WB[30]_i_4_n_0
    SLICE_X36Y59         LUT5 (Prop_lut5_I4_O)        0.124    66.706 r  core/data_ram/MDR_WB[18]_i_1/O
                         net (fo=6, routed)           2.128    68.834    core/hazard_unit/B_EX_reg[18]
    SLICE_X34Y95         LUT5 (Prop_lut5_I0_O)        0.124    68.958 r  core/hazard_unit/A_EX[18]_i_2/O
                         net (fo=1, routed)           0.572    69.531    core/hazard_unit/A_EX[18]_i_2_n_0
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.124    69.655 r  core/hazard_unit/A_EX[18]_i_1/O
                         net (fo=6, routed)           1.182    70.837    core/hazard_unit/rs1_data_ID[18]
    SLICE_X44Y93         LUT6 (Prop_lut6_I0_O)        0.124    70.961 r  core/hazard_unit/IR_ID[31]_i_43/O
                         net (fo=1, routed)           0.000    70.961    core/cmp_ID/IR_ID_reg[31]_i_22_0[2]
    SLICE_X44Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    71.359 r  core/cmp_ID/IR_ID_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    71.359    core/cmp_ID/IR_ID_reg[31]_i_28_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.587 r  core/cmp_ID/IR_ID_reg[31]_i_22/CO[2]
                         net (fo=2, routed)           0.560    72.147    core/reg_IF_ID/CO[0]
    SLICE_X43Y91         LUT6 (Prop_lut6_I0_O)        0.313    72.460 r  core/reg_IF_ID/IR_ID[31]_i_16/O
                         net (fo=11, routed)          0.620    73.080    core/ctrl/PCurrent_ID_reg[31]
    SLICE_X43Y89         LUT5 (Prop_lut5_I2_O)        0.124    73.204 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=98, routed)          0.712    73.916    core/U1_3/Branch_ctrl
    SLICE_X41Y87         LUT6 (Prop_lut6_I1_O)        0.124    74.040 r  core/U1_3/segment_shift[22]_i_24/O
                         net (fo=1, routed)           0.441    74.481    core/U1_3/segment_shift[22]_i_24_n_0
    SLICE_X44Y87         LUT5 (Prop_lut5_I4_O)        0.124    74.605 r  core/U1_3/segment_shift[22]_i_6/O
                         net (fo=1, routed)           0.620    75.226    core/U1_3_n_11
    SLICE_X31Y87         LUT6 (Prop_lut6_I0_O)        0.124    75.350 r  core/segment_shift[22]_i_2/O
                         net (fo=8, routed)           0.987    76.336    DEBUG_CTRL/debug_data[2]
    SLICE_X39Y99         LUT4 (Prop_lut4_I2_O)        0.124    76.460 r  DEBUG_CTRL/buffer[254][5]_i_20/O
                         net (fo=6, routed)           1.167    77.627    core/reg_EXE_MEM/buffer[254][2]_i_20
    SLICE_X52Y99         LUT3 (Prop_lut3_I0_O)        0.124    77.751 r  core/reg_EXE_MEM/buffer[254][0]_i_21/O
                         net (fo=2, routed)           0.946    78.698    core/reg_EXE_MEM/buffer[254][0]_i_21_n_0
    SLICE_X53Y100        LUT6 (Prop_lut6_I5_O)        0.124    78.822 f  core/reg_EXE_MEM/buffer[254][0]_i_9/O
                         net (fo=1, routed)           0.723    79.544    DEBUG_CTRL/buffer[254][0]_i_2_4
    SLICE_X54Y101        LUT6 (Prop_lut6_I0_O)        0.124    79.668 f  DEBUG_CTRL/buffer[254][0]_i_5/O
                         net (fo=1, routed)           0.737    80.405    DEBUG_CTRL/buffer[254][0]_i_5_n_0
    SLICE_X56Y102        LUT6 (Prop_lut6_I2_O)        0.124    80.529 f  DEBUG_CTRL/buffer[254][0]_i_2/O
                         net (fo=175, routed)         0.788    81.318    DEBUG_CTRL/sim_uart_char[0]
    SLICE_X52Y108        LUT6 (Prop_lut6_I2_O)        0.124    81.442 f  DEBUG_CTRL/tail[7]_i_6/O
                         net (fo=5, routed)           0.630    82.072    DEBUG_CTRL/tail[7]_i_6_n_0
    SLICE_X52Y115        LUT4 (Prop_lut4_I3_O)        0.119    82.191 f  DEBUG_CTRL/tail[7]_i_4/O
                         net (fo=99, routed)          1.724    83.915    UART_BUFF/buffer_reg[166][1]_0
    SLICE_X33Y134        LUT3 (Prop_lut3_I1_O)        0.332    84.247 r  UART_BUFF/buffer[195][7]_i_3/O
                         net (fo=8, routed)           1.149    85.396    UART_BUFF/buffer[195][7]_i_3_n_0
    SLICE_X49Y124        LUT6 (Prop_lut6_I1_O)        0.124    85.520 r  UART_BUFF/buffer[195][7]_i_1/O
                         net (fo=5, routed)           0.935    86.456    UART_BUFF/buffer[195][7]_i_1_n_0
    SLICE_X61Y120        FDRE                                         r  UART_BUFF/buffer_reg[195][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.485   104.910    UART_BUFF/clk_cpu
    SLICE_X61Y120        FDRE                                         r  UART_BUFF/buffer_reg[195][4]/C
                         clock pessimism              0.179   105.089    
                         clock uncertainty           -0.106   104.983    
    SLICE_X61Y120        FDRE (Setup_fdre_C_R)       -0.429   104.554    UART_BUFF/buffer_reg[195][4]
  -------------------------------------------------------------------
                         required time                        104.554    
                         arrival time                         -86.455    
  -------------------------------------------------------------------
                         slack                                 18.099    

Slack (MET) :             18.099ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[113][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg[195][5]/R
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        27.798ns  (logic 5.155ns (18.545%)  route 22.643ns (81.456%))
  Logic Levels:           27  (CARRY4=2 LUT3=2 LUT4=3 LUT5=5 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -3.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 104.910 - 100.000 ) 
    Source Clock Delay      (SCD):    8.658ns = ( 58.658 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        2.064    55.669    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.150    55.819 f  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.726    56.544    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298    56.842 f  data_reg[255][7]_i_3/O
                         net (fo=3756, routed)        1.815    58.658    core/data_ram/debug_clk
    SLICE_X16Y40         FDRE                                         r  core/data_ram/data_reg[113][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDRE (Prop_fdre_C_Q)         0.459    59.117 r  core/data_ram/data_reg[113][7]/Q
                         net (fo=5, routed)           1.318    60.435    core/data_ram/data_reg[113][7]_0[7]
    SLICE_X16Y45         LUT6 (Prop_lut6_I3_O)        0.124    60.559 r  core/data_ram/MDR_WB[7]_i_72/O
                         net (fo=1, routed)           0.000    60.559    core/data_ram/MDR_WB[7]_i_72_n_0
    SLICE_X16Y45         MUXF7 (Prop_muxf7_I0_O)      0.238    60.797 r  core/data_ram/MDR_WB_reg[7]_i_32/O
                         net (fo=1, routed)           0.000    60.797    core/data_ram/MDR_WB_reg[7]_i_32_n_0
    SLICE_X16Y45         MUXF8 (Prop_muxf8_I0_O)      0.104    60.901 r  core/data_ram/MDR_WB_reg[7]_i_12/O
                         net (fo=1, routed)           1.570    62.471    core/data_ram/MDR_WB_reg[7]_i_12_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.316    62.787 r  core/data_ram/MDR_WB[7]_i_5/O
                         net (fo=1, routed)           0.000    62.787    core/data_ram/MDR_WB[7]_i_5_n_0
    SLICE_X38Y48         MUXF7 (Prop_muxf7_I1_O)      0.247    63.034 r  core/data_ram/MDR_WB_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    63.034    core/data_ram/MDR_WB_reg[7]_i_2_n_0
    SLICE_X38Y48         MUXF8 (Prop_muxf8_I0_O)      0.098    63.132 r  core/data_ram/MDR_WB_reg[7]_i_1/O
                         net (fo=17, routed)          2.000    65.132    core/data_ram/p_1_in0
    SLICE_X39Y77         LUT4 (Prop_lut4_I2_O)        0.319    65.451 r  core/data_ram/MDR_WB[30]_i_4/O
                         net (fo=15, routed)          1.131    66.582    core/data_ram/MDR_WB[30]_i_4_n_0
    SLICE_X36Y59         LUT5 (Prop_lut5_I4_O)        0.124    66.706 r  core/data_ram/MDR_WB[18]_i_1/O
                         net (fo=6, routed)           2.128    68.834    core/hazard_unit/B_EX_reg[18]
    SLICE_X34Y95         LUT5 (Prop_lut5_I0_O)        0.124    68.958 r  core/hazard_unit/A_EX[18]_i_2/O
                         net (fo=1, routed)           0.572    69.531    core/hazard_unit/A_EX[18]_i_2_n_0
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.124    69.655 r  core/hazard_unit/A_EX[18]_i_1/O
                         net (fo=6, routed)           1.182    70.837    core/hazard_unit/rs1_data_ID[18]
    SLICE_X44Y93         LUT6 (Prop_lut6_I0_O)        0.124    70.961 r  core/hazard_unit/IR_ID[31]_i_43/O
                         net (fo=1, routed)           0.000    70.961    core/cmp_ID/IR_ID_reg[31]_i_22_0[2]
    SLICE_X44Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    71.359 r  core/cmp_ID/IR_ID_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    71.359    core/cmp_ID/IR_ID_reg[31]_i_28_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.587 r  core/cmp_ID/IR_ID_reg[31]_i_22/CO[2]
                         net (fo=2, routed)           0.560    72.147    core/reg_IF_ID/CO[0]
    SLICE_X43Y91         LUT6 (Prop_lut6_I0_O)        0.313    72.460 r  core/reg_IF_ID/IR_ID[31]_i_16/O
                         net (fo=11, routed)          0.620    73.080    core/ctrl/PCurrent_ID_reg[31]
    SLICE_X43Y89         LUT5 (Prop_lut5_I2_O)        0.124    73.204 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=98, routed)          0.712    73.916    core/U1_3/Branch_ctrl
    SLICE_X41Y87         LUT6 (Prop_lut6_I1_O)        0.124    74.040 r  core/U1_3/segment_shift[22]_i_24/O
                         net (fo=1, routed)           0.441    74.481    core/U1_3/segment_shift[22]_i_24_n_0
    SLICE_X44Y87         LUT5 (Prop_lut5_I4_O)        0.124    74.605 r  core/U1_3/segment_shift[22]_i_6/O
                         net (fo=1, routed)           0.620    75.226    core/U1_3_n_11
    SLICE_X31Y87         LUT6 (Prop_lut6_I0_O)        0.124    75.350 r  core/segment_shift[22]_i_2/O
                         net (fo=8, routed)           0.987    76.336    DEBUG_CTRL/debug_data[2]
    SLICE_X39Y99         LUT4 (Prop_lut4_I2_O)        0.124    76.460 r  DEBUG_CTRL/buffer[254][5]_i_20/O
                         net (fo=6, routed)           1.167    77.627    core/reg_EXE_MEM/buffer[254][2]_i_20
    SLICE_X52Y99         LUT3 (Prop_lut3_I0_O)        0.124    77.751 r  core/reg_EXE_MEM/buffer[254][0]_i_21/O
                         net (fo=2, routed)           0.946    78.698    core/reg_EXE_MEM/buffer[254][0]_i_21_n_0
    SLICE_X53Y100        LUT6 (Prop_lut6_I5_O)        0.124    78.822 f  core/reg_EXE_MEM/buffer[254][0]_i_9/O
                         net (fo=1, routed)           0.723    79.544    DEBUG_CTRL/buffer[254][0]_i_2_4
    SLICE_X54Y101        LUT6 (Prop_lut6_I0_O)        0.124    79.668 f  DEBUG_CTRL/buffer[254][0]_i_5/O
                         net (fo=1, routed)           0.737    80.405    DEBUG_CTRL/buffer[254][0]_i_5_n_0
    SLICE_X56Y102        LUT6 (Prop_lut6_I2_O)        0.124    80.529 f  DEBUG_CTRL/buffer[254][0]_i_2/O
                         net (fo=175, routed)         0.788    81.318    DEBUG_CTRL/sim_uart_char[0]
    SLICE_X52Y108        LUT6 (Prop_lut6_I2_O)        0.124    81.442 f  DEBUG_CTRL/tail[7]_i_6/O
                         net (fo=5, routed)           0.630    82.072    DEBUG_CTRL/tail[7]_i_6_n_0
    SLICE_X52Y115        LUT4 (Prop_lut4_I3_O)        0.119    82.191 f  DEBUG_CTRL/tail[7]_i_4/O
                         net (fo=99, routed)          1.724    83.915    UART_BUFF/buffer_reg[166][1]_0
    SLICE_X33Y134        LUT3 (Prop_lut3_I1_O)        0.332    84.247 r  UART_BUFF/buffer[195][7]_i_3/O
                         net (fo=8, routed)           1.149    85.396    UART_BUFF/buffer[195][7]_i_3_n_0
    SLICE_X49Y124        LUT6 (Prop_lut6_I1_O)        0.124    85.520 r  UART_BUFF/buffer[195][7]_i_1/O
                         net (fo=5, routed)           0.935    86.456    UART_BUFF/buffer[195][7]_i_1_n_0
    SLICE_X61Y120        FDRE                                         r  UART_BUFF/buffer_reg[195][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.485   104.910    UART_BUFF/clk_cpu
    SLICE_X61Y120        FDRE                                         r  UART_BUFF/buffer_reg[195][5]/C
                         clock pessimism              0.179   105.089    
                         clock uncertainty           -0.106   104.983    
    SLICE_X61Y120        FDRE (Setup_fdre_C_R)       -0.429   104.554    UART_BUFF/buffer_reg[195][5]
  -------------------------------------------------------------------
                         required time                        104.554    
                         arrival time                         -86.455    
  -------------------------------------------------------------------
                         slack                                 18.099    

Slack (MET) :             18.204ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[113][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg[163][6]/R
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        27.687ns  (logic 5.155ns (18.619%)  route 22.532ns (81.381%))
  Logic Levels:           27  (CARRY4=2 LUT3=2 LUT4=3 LUT5=5 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -3.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 104.904 - 100.000 ) 
    Source Clock Delay      (SCD):    8.658ns = ( 58.658 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        2.064    55.669    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.150    55.819 f  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.726    56.544    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298    56.842 f  data_reg[255][7]_i_3/O
                         net (fo=3756, routed)        1.815    58.658    core/data_ram/debug_clk
    SLICE_X16Y40         FDRE                                         r  core/data_ram/data_reg[113][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDRE (Prop_fdre_C_Q)         0.459    59.117 r  core/data_ram/data_reg[113][7]/Q
                         net (fo=5, routed)           1.318    60.435    core/data_ram/data_reg[113][7]_0[7]
    SLICE_X16Y45         LUT6 (Prop_lut6_I3_O)        0.124    60.559 r  core/data_ram/MDR_WB[7]_i_72/O
                         net (fo=1, routed)           0.000    60.559    core/data_ram/MDR_WB[7]_i_72_n_0
    SLICE_X16Y45         MUXF7 (Prop_muxf7_I0_O)      0.238    60.797 r  core/data_ram/MDR_WB_reg[7]_i_32/O
                         net (fo=1, routed)           0.000    60.797    core/data_ram/MDR_WB_reg[7]_i_32_n_0
    SLICE_X16Y45         MUXF8 (Prop_muxf8_I0_O)      0.104    60.901 r  core/data_ram/MDR_WB_reg[7]_i_12/O
                         net (fo=1, routed)           1.570    62.471    core/data_ram/MDR_WB_reg[7]_i_12_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.316    62.787 r  core/data_ram/MDR_WB[7]_i_5/O
                         net (fo=1, routed)           0.000    62.787    core/data_ram/MDR_WB[7]_i_5_n_0
    SLICE_X38Y48         MUXF7 (Prop_muxf7_I1_O)      0.247    63.034 r  core/data_ram/MDR_WB_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    63.034    core/data_ram/MDR_WB_reg[7]_i_2_n_0
    SLICE_X38Y48         MUXF8 (Prop_muxf8_I0_O)      0.098    63.132 r  core/data_ram/MDR_WB_reg[7]_i_1/O
                         net (fo=17, routed)          2.000    65.132    core/data_ram/p_1_in0
    SLICE_X39Y77         LUT4 (Prop_lut4_I2_O)        0.319    65.451 r  core/data_ram/MDR_WB[30]_i_4/O
                         net (fo=15, routed)          1.131    66.582    core/data_ram/MDR_WB[30]_i_4_n_0
    SLICE_X36Y59         LUT5 (Prop_lut5_I4_O)        0.124    66.706 r  core/data_ram/MDR_WB[18]_i_1/O
                         net (fo=6, routed)           2.128    68.834    core/hazard_unit/B_EX_reg[18]
    SLICE_X34Y95         LUT5 (Prop_lut5_I0_O)        0.124    68.958 r  core/hazard_unit/A_EX[18]_i_2/O
                         net (fo=1, routed)           0.572    69.531    core/hazard_unit/A_EX[18]_i_2_n_0
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.124    69.655 r  core/hazard_unit/A_EX[18]_i_1/O
                         net (fo=6, routed)           1.182    70.837    core/hazard_unit/rs1_data_ID[18]
    SLICE_X44Y93         LUT6 (Prop_lut6_I0_O)        0.124    70.961 r  core/hazard_unit/IR_ID[31]_i_43/O
                         net (fo=1, routed)           0.000    70.961    core/cmp_ID/IR_ID_reg[31]_i_22_0[2]
    SLICE_X44Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    71.359 r  core/cmp_ID/IR_ID_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    71.359    core/cmp_ID/IR_ID_reg[31]_i_28_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.587 r  core/cmp_ID/IR_ID_reg[31]_i_22/CO[2]
                         net (fo=2, routed)           0.560    72.147    core/reg_IF_ID/CO[0]
    SLICE_X43Y91         LUT6 (Prop_lut6_I0_O)        0.313    72.460 r  core/reg_IF_ID/IR_ID[31]_i_16/O
                         net (fo=11, routed)          0.620    73.080    core/ctrl/PCurrent_ID_reg[31]
    SLICE_X43Y89         LUT5 (Prop_lut5_I2_O)        0.124    73.204 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=98, routed)          0.712    73.916    core/U1_3/Branch_ctrl
    SLICE_X41Y87         LUT6 (Prop_lut6_I1_O)        0.124    74.040 r  core/U1_3/segment_shift[22]_i_24/O
                         net (fo=1, routed)           0.441    74.481    core/U1_3/segment_shift[22]_i_24_n_0
    SLICE_X44Y87         LUT5 (Prop_lut5_I4_O)        0.124    74.605 r  core/U1_3/segment_shift[22]_i_6/O
                         net (fo=1, routed)           0.620    75.226    core/U1_3_n_11
    SLICE_X31Y87         LUT6 (Prop_lut6_I0_O)        0.124    75.350 r  core/segment_shift[22]_i_2/O
                         net (fo=8, routed)           0.987    76.336    DEBUG_CTRL/debug_data[2]
    SLICE_X39Y99         LUT4 (Prop_lut4_I2_O)        0.124    76.460 r  DEBUG_CTRL/buffer[254][5]_i_20/O
                         net (fo=6, routed)           1.167    77.627    core/reg_EXE_MEM/buffer[254][2]_i_20
    SLICE_X52Y99         LUT3 (Prop_lut3_I0_O)        0.124    77.751 r  core/reg_EXE_MEM/buffer[254][0]_i_21/O
                         net (fo=2, routed)           0.946    78.698    core/reg_EXE_MEM/buffer[254][0]_i_21_n_0
    SLICE_X53Y100        LUT6 (Prop_lut6_I5_O)        0.124    78.822 f  core/reg_EXE_MEM/buffer[254][0]_i_9/O
                         net (fo=1, routed)           0.723    79.544    DEBUG_CTRL/buffer[254][0]_i_2_4
    SLICE_X54Y101        LUT6 (Prop_lut6_I0_O)        0.124    79.668 f  DEBUG_CTRL/buffer[254][0]_i_5/O
                         net (fo=1, routed)           0.737    80.405    DEBUG_CTRL/buffer[254][0]_i_5_n_0
    SLICE_X56Y102        LUT6 (Prop_lut6_I2_O)        0.124    80.529 f  DEBUG_CTRL/buffer[254][0]_i_2/O
                         net (fo=175, routed)         0.788    81.318    DEBUG_CTRL/sim_uart_char[0]
    SLICE_X52Y108        LUT6 (Prop_lut6_I2_O)        0.124    81.442 f  DEBUG_CTRL/tail[7]_i_6/O
                         net (fo=5, routed)           0.630    82.072    DEBUG_CTRL/tail[7]_i_6_n_0
    SLICE_X52Y115        LUT4 (Prop_lut4_I3_O)        0.119    82.191 f  DEBUG_CTRL/tail[7]_i_4/O
                         net (fo=99, routed)          1.724    83.915    UART_BUFF/buffer_reg[166][1]_0
    SLICE_X33Y134        LUT3 (Prop_lut3_I1_O)        0.332    84.247 r  UART_BUFF/buffer[195][7]_i_3/O
                         net (fo=8, routed)           1.200    85.447    UART_BUFF/buffer[195][7]_i_3_n_0
    SLICE_X57Y127        LUT6 (Prop_lut6_I5_O)        0.124    85.571 r  UART_BUFF/buffer[163][7]_i_1/O
                         net (fo=5, routed)           0.773    86.344    UART_BUFF/buffer[163][7]_i_1_n_0
    SLICE_X61Y125        FDRE                                         r  UART_BUFF/buffer_reg[163][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.479   104.904    UART_BUFF/clk_cpu
    SLICE_X61Y125        FDRE                                         r  UART_BUFF/buffer_reg[163][6]/C
                         clock pessimism              0.179   105.083    
                         clock uncertainty           -0.106   104.977    
    SLICE_X61Y125        FDRE (Setup_fdre_C_R)       -0.429   104.548    UART_BUFF/buffer_reg[163][6]
  -------------------------------------------------------------------
                         required time                        104.548    
                         arrival time                         -86.344    
  -------------------------------------------------------------------
                         slack                                 18.204    

Slack (MET) :             18.204ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[113][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg[163][7]/R
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        27.687ns  (logic 5.155ns (18.619%)  route 22.532ns (81.381%))
  Logic Levels:           27  (CARRY4=2 LUT3=2 LUT4=3 LUT5=5 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -3.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 104.904 - 100.000 ) 
    Source Clock Delay      (SCD):    8.658ns = ( 58.658 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        2.064    55.669    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.150    55.819 f  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.726    56.544    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298    56.842 f  data_reg[255][7]_i_3/O
                         net (fo=3756, routed)        1.815    58.658    core/data_ram/debug_clk
    SLICE_X16Y40         FDRE                                         r  core/data_ram/data_reg[113][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDRE (Prop_fdre_C_Q)         0.459    59.117 r  core/data_ram/data_reg[113][7]/Q
                         net (fo=5, routed)           1.318    60.435    core/data_ram/data_reg[113][7]_0[7]
    SLICE_X16Y45         LUT6 (Prop_lut6_I3_O)        0.124    60.559 r  core/data_ram/MDR_WB[7]_i_72/O
                         net (fo=1, routed)           0.000    60.559    core/data_ram/MDR_WB[7]_i_72_n_0
    SLICE_X16Y45         MUXF7 (Prop_muxf7_I0_O)      0.238    60.797 r  core/data_ram/MDR_WB_reg[7]_i_32/O
                         net (fo=1, routed)           0.000    60.797    core/data_ram/MDR_WB_reg[7]_i_32_n_0
    SLICE_X16Y45         MUXF8 (Prop_muxf8_I0_O)      0.104    60.901 r  core/data_ram/MDR_WB_reg[7]_i_12/O
                         net (fo=1, routed)           1.570    62.471    core/data_ram/MDR_WB_reg[7]_i_12_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.316    62.787 r  core/data_ram/MDR_WB[7]_i_5/O
                         net (fo=1, routed)           0.000    62.787    core/data_ram/MDR_WB[7]_i_5_n_0
    SLICE_X38Y48         MUXF7 (Prop_muxf7_I1_O)      0.247    63.034 r  core/data_ram/MDR_WB_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    63.034    core/data_ram/MDR_WB_reg[7]_i_2_n_0
    SLICE_X38Y48         MUXF8 (Prop_muxf8_I0_O)      0.098    63.132 r  core/data_ram/MDR_WB_reg[7]_i_1/O
                         net (fo=17, routed)          2.000    65.132    core/data_ram/p_1_in0
    SLICE_X39Y77         LUT4 (Prop_lut4_I2_O)        0.319    65.451 r  core/data_ram/MDR_WB[30]_i_4/O
                         net (fo=15, routed)          1.131    66.582    core/data_ram/MDR_WB[30]_i_4_n_0
    SLICE_X36Y59         LUT5 (Prop_lut5_I4_O)        0.124    66.706 r  core/data_ram/MDR_WB[18]_i_1/O
                         net (fo=6, routed)           2.128    68.834    core/hazard_unit/B_EX_reg[18]
    SLICE_X34Y95         LUT5 (Prop_lut5_I0_O)        0.124    68.958 r  core/hazard_unit/A_EX[18]_i_2/O
                         net (fo=1, routed)           0.572    69.531    core/hazard_unit/A_EX[18]_i_2_n_0
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.124    69.655 r  core/hazard_unit/A_EX[18]_i_1/O
                         net (fo=6, routed)           1.182    70.837    core/hazard_unit/rs1_data_ID[18]
    SLICE_X44Y93         LUT6 (Prop_lut6_I0_O)        0.124    70.961 r  core/hazard_unit/IR_ID[31]_i_43/O
                         net (fo=1, routed)           0.000    70.961    core/cmp_ID/IR_ID_reg[31]_i_22_0[2]
    SLICE_X44Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    71.359 r  core/cmp_ID/IR_ID_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    71.359    core/cmp_ID/IR_ID_reg[31]_i_28_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.587 r  core/cmp_ID/IR_ID_reg[31]_i_22/CO[2]
                         net (fo=2, routed)           0.560    72.147    core/reg_IF_ID/CO[0]
    SLICE_X43Y91         LUT6 (Prop_lut6_I0_O)        0.313    72.460 r  core/reg_IF_ID/IR_ID[31]_i_16/O
                         net (fo=11, routed)          0.620    73.080    core/ctrl/PCurrent_ID_reg[31]
    SLICE_X43Y89         LUT5 (Prop_lut5_I2_O)        0.124    73.204 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=98, routed)          0.712    73.916    core/U1_3/Branch_ctrl
    SLICE_X41Y87         LUT6 (Prop_lut6_I1_O)        0.124    74.040 r  core/U1_3/segment_shift[22]_i_24/O
                         net (fo=1, routed)           0.441    74.481    core/U1_3/segment_shift[22]_i_24_n_0
    SLICE_X44Y87         LUT5 (Prop_lut5_I4_O)        0.124    74.605 r  core/U1_3/segment_shift[22]_i_6/O
                         net (fo=1, routed)           0.620    75.226    core/U1_3_n_11
    SLICE_X31Y87         LUT6 (Prop_lut6_I0_O)        0.124    75.350 r  core/segment_shift[22]_i_2/O
                         net (fo=8, routed)           0.987    76.336    DEBUG_CTRL/debug_data[2]
    SLICE_X39Y99         LUT4 (Prop_lut4_I2_O)        0.124    76.460 r  DEBUG_CTRL/buffer[254][5]_i_20/O
                         net (fo=6, routed)           1.167    77.627    core/reg_EXE_MEM/buffer[254][2]_i_20
    SLICE_X52Y99         LUT3 (Prop_lut3_I0_O)        0.124    77.751 r  core/reg_EXE_MEM/buffer[254][0]_i_21/O
                         net (fo=2, routed)           0.946    78.698    core/reg_EXE_MEM/buffer[254][0]_i_21_n_0
    SLICE_X53Y100        LUT6 (Prop_lut6_I5_O)        0.124    78.822 f  core/reg_EXE_MEM/buffer[254][0]_i_9/O
                         net (fo=1, routed)           0.723    79.544    DEBUG_CTRL/buffer[254][0]_i_2_4
    SLICE_X54Y101        LUT6 (Prop_lut6_I0_O)        0.124    79.668 f  DEBUG_CTRL/buffer[254][0]_i_5/O
                         net (fo=1, routed)           0.737    80.405    DEBUG_CTRL/buffer[254][0]_i_5_n_0
    SLICE_X56Y102        LUT6 (Prop_lut6_I2_O)        0.124    80.529 f  DEBUG_CTRL/buffer[254][0]_i_2/O
                         net (fo=175, routed)         0.788    81.318    DEBUG_CTRL/sim_uart_char[0]
    SLICE_X52Y108        LUT6 (Prop_lut6_I2_O)        0.124    81.442 f  DEBUG_CTRL/tail[7]_i_6/O
                         net (fo=5, routed)           0.630    82.072    DEBUG_CTRL/tail[7]_i_6_n_0
    SLICE_X52Y115        LUT4 (Prop_lut4_I3_O)        0.119    82.191 f  DEBUG_CTRL/tail[7]_i_4/O
                         net (fo=99, routed)          1.724    83.915    UART_BUFF/buffer_reg[166][1]_0
    SLICE_X33Y134        LUT3 (Prop_lut3_I1_O)        0.332    84.247 r  UART_BUFF/buffer[195][7]_i_3/O
                         net (fo=8, routed)           1.200    85.447    UART_BUFF/buffer[195][7]_i_3_n_0
    SLICE_X57Y127        LUT6 (Prop_lut6_I5_O)        0.124    85.571 r  UART_BUFF/buffer[163][7]_i_1/O
                         net (fo=5, routed)           0.773    86.344    UART_BUFF/buffer[163][7]_i_1_n_0
    SLICE_X61Y125        FDRE                                         r  UART_BUFF/buffer_reg[163][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.479   104.904    UART_BUFF/clk_cpu
    SLICE_X61Y125        FDRE                                         r  UART_BUFF/buffer_reg[163][7]/C
                         clock pessimism              0.179   105.083    
                         clock uncertainty           -0.106   104.977    
    SLICE_X61Y125        FDRE (Setup_fdre_C_R)       -0.429   104.548    UART_BUFF/buffer_reg[163][7]
  -------------------------------------------------------------------
                         required time                        104.548    
                         arrival time                         -86.344    
  -------------------------------------------------------------------
                         slack                                 18.204    

Slack (MET) :             18.225ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[113][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg[163][1]/R
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        27.574ns  (logic 5.155ns (18.695%)  route 22.419ns (81.305%))
  Logic Levels:           27  (CARRY4=2 LUT3=2 LUT4=3 LUT5=5 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -3.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 104.907 - 100.000 ) 
    Source Clock Delay      (SCD):    8.658ns = ( 58.658 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        2.064    55.669    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.150    55.819 f  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.726    56.544    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298    56.842 f  data_reg[255][7]_i_3/O
                         net (fo=3756, routed)        1.815    58.658    core/data_ram/debug_clk
    SLICE_X16Y40         FDRE                                         r  core/data_ram/data_reg[113][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDRE (Prop_fdre_C_Q)         0.459    59.117 r  core/data_ram/data_reg[113][7]/Q
                         net (fo=5, routed)           1.318    60.435    core/data_ram/data_reg[113][7]_0[7]
    SLICE_X16Y45         LUT6 (Prop_lut6_I3_O)        0.124    60.559 r  core/data_ram/MDR_WB[7]_i_72/O
                         net (fo=1, routed)           0.000    60.559    core/data_ram/MDR_WB[7]_i_72_n_0
    SLICE_X16Y45         MUXF7 (Prop_muxf7_I0_O)      0.238    60.797 r  core/data_ram/MDR_WB_reg[7]_i_32/O
                         net (fo=1, routed)           0.000    60.797    core/data_ram/MDR_WB_reg[7]_i_32_n_0
    SLICE_X16Y45         MUXF8 (Prop_muxf8_I0_O)      0.104    60.901 r  core/data_ram/MDR_WB_reg[7]_i_12/O
                         net (fo=1, routed)           1.570    62.471    core/data_ram/MDR_WB_reg[7]_i_12_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.316    62.787 r  core/data_ram/MDR_WB[7]_i_5/O
                         net (fo=1, routed)           0.000    62.787    core/data_ram/MDR_WB[7]_i_5_n_0
    SLICE_X38Y48         MUXF7 (Prop_muxf7_I1_O)      0.247    63.034 r  core/data_ram/MDR_WB_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    63.034    core/data_ram/MDR_WB_reg[7]_i_2_n_0
    SLICE_X38Y48         MUXF8 (Prop_muxf8_I0_O)      0.098    63.132 r  core/data_ram/MDR_WB_reg[7]_i_1/O
                         net (fo=17, routed)          2.000    65.132    core/data_ram/p_1_in0
    SLICE_X39Y77         LUT4 (Prop_lut4_I2_O)        0.319    65.451 r  core/data_ram/MDR_WB[30]_i_4/O
                         net (fo=15, routed)          1.131    66.582    core/data_ram/MDR_WB[30]_i_4_n_0
    SLICE_X36Y59         LUT5 (Prop_lut5_I4_O)        0.124    66.706 r  core/data_ram/MDR_WB[18]_i_1/O
                         net (fo=6, routed)           2.128    68.834    core/hazard_unit/B_EX_reg[18]
    SLICE_X34Y95         LUT5 (Prop_lut5_I0_O)        0.124    68.958 r  core/hazard_unit/A_EX[18]_i_2/O
                         net (fo=1, routed)           0.572    69.531    core/hazard_unit/A_EX[18]_i_2_n_0
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.124    69.655 r  core/hazard_unit/A_EX[18]_i_1/O
                         net (fo=6, routed)           1.182    70.837    core/hazard_unit/rs1_data_ID[18]
    SLICE_X44Y93         LUT6 (Prop_lut6_I0_O)        0.124    70.961 r  core/hazard_unit/IR_ID[31]_i_43/O
                         net (fo=1, routed)           0.000    70.961    core/cmp_ID/IR_ID_reg[31]_i_22_0[2]
    SLICE_X44Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    71.359 r  core/cmp_ID/IR_ID_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    71.359    core/cmp_ID/IR_ID_reg[31]_i_28_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.587 r  core/cmp_ID/IR_ID_reg[31]_i_22/CO[2]
                         net (fo=2, routed)           0.560    72.147    core/reg_IF_ID/CO[0]
    SLICE_X43Y91         LUT6 (Prop_lut6_I0_O)        0.313    72.460 r  core/reg_IF_ID/IR_ID[31]_i_16/O
                         net (fo=11, routed)          0.620    73.080    core/ctrl/PCurrent_ID_reg[31]
    SLICE_X43Y89         LUT5 (Prop_lut5_I2_O)        0.124    73.204 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=98, routed)          0.712    73.916    core/U1_3/Branch_ctrl
    SLICE_X41Y87         LUT6 (Prop_lut6_I1_O)        0.124    74.040 r  core/U1_3/segment_shift[22]_i_24/O
                         net (fo=1, routed)           0.441    74.481    core/U1_3/segment_shift[22]_i_24_n_0
    SLICE_X44Y87         LUT5 (Prop_lut5_I4_O)        0.124    74.605 r  core/U1_3/segment_shift[22]_i_6/O
                         net (fo=1, routed)           0.620    75.226    core/U1_3_n_11
    SLICE_X31Y87         LUT6 (Prop_lut6_I0_O)        0.124    75.350 r  core/segment_shift[22]_i_2/O
                         net (fo=8, routed)           0.987    76.336    DEBUG_CTRL/debug_data[2]
    SLICE_X39Y99         LUT4 (Prop_lut4_I2_O)        0.124    76.460 r  DEBUG_CTRL/buffer[254][5]_i_20/O
                         net (fo=6, routed)           1.167    77.627    core/reg_EXE_MEM/buffer[254][2]_i_20
    SLICE_X52Y99         LUT3 (Prop_lut3_I0_O)        0.124    77.751 r  core/reg_EXE_MEM/buffer[254][0]_i_21/O
                         net (fo=2, routed)           0.946    78.698    core/reg_EXE_MEM/buffer[254][0]_i_21_n_0
    SLICE_X53Y100        LUT6 (Prop_lut6_I5_O)        0.124    78.822 f  core/reg_EXE_MEM/buffer[254][0]_i_9/O
                         net (fo=1, routed)           0.723    79.544    DEBUG_CTRL/buffer[254][0]_i_2_4
    SLICE_X54Y101        LUT6 (Prop_lut6_I0_O)        0.124    79.668 f  DEBUG_CTRL/buffer[254][0]_i_5/O
                         net (fo=1, routed)           0.737    80.405    DEBUG_CTRL/buffer[254][0]_i_5_n_0
    SLICE_X56Y102        LUT6 (Prop_lut6_I2_O)        0.124    80.529 f  DEBUG_CTRL/buffer[254][0]_i_2/O
                         net (fo=175, routed)         0.788    81.318    DEBUG_CTRL/sim_uart_char[0]
    SLICE_X52Y108        LUT6 (Prop_lut6_I2_O)        0.124    81.442 f  DEBUG_CTRL/tail[7]_i_6/O
                         net (fo=5, routed)           0.630    82.072    DEBUG_CTRL/tail[7]_i_6_n_0
    SLICE_X52Y115        LUT4 (Prop_lut4_I3_O)        0.119    82.191 f  DEBUG_CTRL/tail[7]_i_4/O
                         net (fo=99, routed)          1.724    83.915    UART_BUFF/buffer_reg[166][1]_0
    SLICE_X33Y134        LUT3 (Prop_lut3_I1_O)        0.332    84.247 r  UART_BUFF/buffer[195][7]_i_3/O
                         net (fo=8, routed)           1.200    85.447    UART_BUFF/buffer[195][7]_i_3_n_0
    SLICE_X57Y127        LUT6 (Prop_lut6_I5_O)        0.124    85.571 r  UART_BUFF/buffer[163][7]_i_1/O
                         net (fo=5, routed)           0.660    86.231    UART_BUFF/buffer[163][7]_i_1_n_0
    SLICE_X60Y127        FDRE                                         r  UART_BUFF/buffer_reg[163][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.482   104.907    UART_BUFF/clk_cpu
    SLICE_X60Y127        FDRE                                         r  UART_BUFF/buffer_reg[163][1]/C
                         clock pessimism              0.179   105.086    
                         clock uncertainty           -0.106   104.980    
    SLICE_X60Y127        FDRE (Setup_fdre_C_R)       -0.524   104.456    UART_BUFF/buffer_reg[163][1]
  -------------------------------------------------------------------
                         required time                        104.456    
                         arrival time                         -86.231    
  -------------------------------------------------------------------
                         slack                                 18.225    

Slack (MET) :             18.225ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[113][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg[163][4]/R
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        27.574ns  (logic 5.155ns (18.695%)  route 22.419ns (81.305%))
  Logic Levels:           27  (CARRY4=2 LUT3=2 LUT4=3 LUT5=5 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -3.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 104.907 - 100.000 ) 
    Source Clock Delay      (SCD):    8.658ns = ( 58.658 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        2.064    55.669    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.150    55.819 f  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.726    56.544    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298    56.842 f  data_reg[255][7]_i_3/O
                         net (fo=3756, routed)        1.815    58.658    core/data_ram/debug_clk
    SLICE_X16Y40         FDRE                                         r  core/data_ram/data_reg[113][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDRE (Prop_fdre_C_Q)         0.459    59.117 r  core/data_ram/data_reg[113][7]/Q
                         net (fo=5, routed)           1.318    60.435    core/data_ram/data_reg[113][7]_0[7]
    SLICE_X16Y45         LUT6 (Prop_lut6_I3_O)        0.124    60.559 r  core/data_ram/MDR_WB[7]_i_72/O
                         net (fo=1, routed)           0.000    60.559    core/data_ram/MDR_WB[7]_i_72_n_0
    SLICE_X16Y45         MUXF7 (Prop_muxf7_I0_O)      0.238    60.797 r  core/data_ram/MDR_WB_reg[7]_i_32/O
                         net (fo=1, routed)           0.000    60.797    core/data_ram/MDR_WB_reg[7]_i_32_n_0
    SLICE_X16Y45         MUXF8 (Prop_muxf8_I0_O)      0.104    60.901 r  core/data_ram/MDR_WB_reg[7]_i_12/O
                         net (fo=1, routed)           1.570    62.471    core/data_ram/MDR_WB_reg[7]_i_12_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.316    62.787 r  core/data_ram/MDR_WB[7]_i_5/O
                         net (fo=1, routed)           0.000    62.787    core/data_ram/MDR_WB[7]_i_5_n_0
    SLICE_X38Y48         MUXF7 (Prop_muxf7_I1_O)      0.247    63.034 r  core/data_ram/MDR_WB_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    63.034    core/data_ram/MDR_WB_reg[7]_i_2_n_0
    SLICE_X38Y48         MUXF8 (Prop_muxf8_I0_O)      0.098    63.132 r  core/data_ram/MDR_WB_reg[7]_i_1/O
                         net (fo=17, routed)          2.000    65.132    core/data_ram/p_1_in0
    SLICE_X39Y77         LUT4 (Prop_lut4_I2_O)        0.319    65.451 r  core/data_ram/MDR_WB[30]_i_4/O
                         net (fo=15, routed)          1.131    66.582    core/data_ram/MDR_WB[30]_i_4_n_0
    SLICE_X36Y59         LUT5 (Prop_lut5_I4_O)        0.124    66.706 r  core/data_ram/MDR_WB[18]_i_1/O
                         net (fo=6, routed)           2.128    68.834    core/hazard_unit/B_EX_reg[18]
    SLICE_X34Y95         LUT5 (Prop_lut5_I0_O)        0.124    68.958 r  core/hazard_unit/A_EX[18]_i_2/O
                         net (fo=1, routed)           0.572    69.531    core/hazard_unit/A_EX[18]_i_2_n_0
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.124    69.655 r  core/hazard_unit/A_EX[18]_i_1/O
                         net (fo=6, routed)           1.182    70.837    core/hazard_unit/rs1_data_ID[18]
    SLICE_X44Y93         LUT6 (Prop_lut6_I0_O)        0.124    70.961 r  core/hazard_unit/IR_ID[31]_i_43/O
                         net (fo=1, routed)           0.000    70.961    core/cmp_ID/IR_ID_reg[31]_i_22_0[2]
    SLICE_X44Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    71.359 r  core/cmp_ID/IR_ID_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    71.359    core/cmp_ID/IR_ID_reg[31]_i_28_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.587 r  core/cmp_ID/IR_ID_reg[31]_i_22/CO[2]
                         net (fo=2, routed)           0.560    72.147    core/reg_IF_ID/CO[0]
    SLICE_X43Y91         LUT6 (Prop_lut6_I0_O)        0.313    72.460 r  core/reg_IF_ID/IR_ID[31]_i_16/O
                         net (fo=11, routed)          0.620    73.080    core/ctrl/PCurrent_ID_reg[31]
    SLICE_X43Y89         LUT5 (Prop_lut5_I2_O)        0.124    73.204 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=98, routed)          0.712    73.916    core/U1_3/Branch_ctrl
    SLICE_X41Y87         LUT6 (Prop_lut6_I1_O)        0.124    74.040 r  core/U1_3/segment_shift[22]_i_24/O
                         net (fo=1, routed)           0.441    74.481    core/U1_3/segment_shift[22]_i_24_n_0
    SLICE_X44Y87         LUT5 (Prop_lut5_I4_O)        0.124    74.605 r  core/U1_3/segment_shift[22]_i_6/O
                         net (fo=1, routed)           0.620    75.226    core/U1_3_n_11
    SLICE_X31Y87         LUT6 (Prop_lut6_I0_O)        0.124    75.350 r  core/segment_shift[22]_i_2/O
                         net (fo=8, routed)           0.987    76.336    DEBUG_CTRL/debug_data[2]
    SLICE_X39Y99         LUT4 (Prop_lut4_I2_O)        0.124    76.460 r  DEBUG_CTRL/buffer[254][5]_i_20/O
                         net (fo=6, routed)           1.167    77.627    core/reg_EXE_MEM/buffer[254][2]_i_20
    SLICE_X52Y99         LUT3 (Prop_lut3_I0_O)        0.124    77.751 r  core/reg_EXE_MEM/buffer[254][0]_i_21/O
                         net (fo=2, routed)           0.946    78.698    core/reg_EXE_MEM/buffer[254][0]_i_21_n_0
    SLICE_X53Y100        LUT6 (Prop_lut6_I5_O)        0.124    78.822 f  core/reg_EXE_MEM/buffer[254][0]_i_9/O
                         net (fo=1, routed)           0.723    79.544    DEBUG_CTRL/buffer[254][0]_i_2_4
    SLICE_X54Y101        LUT6 (Prop_lut6_I0_O)        0.124    79.668 f  DEBUG_CTRL/buffer[254][0]_i_5/O
                         net (fo=1, routed)           0.737    80.405    DEBUG_CTRL/buffer[254][0]_i_5_n_0
    SLICE_X56Y102        LUT6 (Prop_lut6_I2_O)        0.124    80.529 f  DEBUG_CTRL/buffer[254][0]_i_2/O
                         net (fo=175, routed)         0.788    81.318    DEBUG_CTRL/sim_uart_char[0]
    SLICE_X52Y108        LUT6 (Prop_lut6_I2_O)        0.124    81.442 f  DEBUG_CTRL/tail[7]_i_6/O
                         net (fo=5, routed)           0.630    82.072    DEBUG_CTRL/tail[7]_i_6_n_0
    SLICE_X52Y115        LUT4 (Prop_lut4_I3_O)        0.119    82.191 f  DEBUG_CTRL/tail[7]_i_4/O
                         net (fo=99, routed)          1.724    83.915    UART_BUFF/buffer_reg[166][1]_0
    SLICE_X33Y134        LUT3 (Prop_lut3_I1_O)        0.332    84.247 r  UART_BUFF/buffer[195][7]_i_3/O
                         net (fo=8, routed)           1.200    85.447    UART_BUFF/buffer[195][7]_i_3_n_0
    SLICE_X57Y127        LUT6 (Prop_lut6_I5_O)        0.124    85.571 r  UART_BUFF/buffer[163][7]_i_1/O
                         net (fo=5, routed)           0.660    86.231    UART_BUFF/buffer[163][7]_i_1_n_0
    SLICE_X60Y127        FDRE                                         r  UART_BUFF/buffer_reg[163][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.482   104.907    UART_BUFF/clk_cpu
    SLICE_X60Y127        FDRE                                         r  UART_BUFF/buffer_reg[163][4]/C
                         clock pessimism              0.179   105.086    
                         clock uncertainty           -0.106   104.980    
    SLICE_X60Y127        FDRE (Setup_fdre_C_R)       -0.524   104.456    UART_BUFF/buffer_reg[163][4]
  -------------------------------------------------------------------
                         required time                        104.456    
                         arrival time                         -86.231    
  -------------------------------------------------------------------
                         slack                                 18.225    

Slack (MET) :             18.225ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[113][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg[163][5]/R
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        27.574ns  (logic 5.155ns (18.695%)  route 22.419ns (81.305%))
  Logic Levels:           27  (CARRY4=2 LUT3=2 LUT4=3 LUT5=5 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -3.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 104.907 - 100.000 ) 
    Source Clock Delay      (SCD):    8.658ns = ( 58.658 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        2.064    55.669    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.150    55.819 f  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.726    56.544    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298    56.842 f  data_reg[255][7]_i_3/O
                         net (fo=3756, routed)        1.815    58.658    core/data_ram/debug_clk
    SLICE_X16Y40         FDRE                                         r  core/data_ram/data_reg[113][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDRE (Prop_fdre_C_Q)         0.459    59.117 r  core/data_ram/data_reg[113][7]/Q
                         net (fo=5, routed)           1.318    60.435    core/data_ram/data_reg[113][7]_0[7]
    SLICE_X16Y45         LUT6 (Prop_lut6_I3_O)        0.124    60.559 r  core/data_ram/MDR_WB[7]_i_72/O
                         net (fo=1, routed)           0.000    60.559    core/data_ram/MDR_WB[7]_i_72_n_0
    SLICE_X16Y45         MUXF7 (Prop_muxf7_I0_O)      0.238    60.797 r  core/data_ram/MDR_WB_reg[7]_i_32/O
                         net (fo=1, routed)           0.000    60.797    core/data_ram/MDR_WB_reg[7]_i_32_n_0
    SLICE_X16Y45         MUXF8 (Prop_muxf8_I0_O)      0.104    60.901 r  core/data_ram/MDR_WB_reg[7]_i_12/O
                         net (fo=1, routed)           1.570    62.471    core/data_ram/MDR_WB_reg[7]_i_12_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.316    62.787 r  core/data_ram/MDR_WB[7]_i_5/O
                         net (fo=1, routed)           0.000    62.787    core/data_ram/MDR_WB[7]_i_5_n_0
    SLICE_X38Y48         MUXF7 (Prop_muxf7_I1_O)      0.247    63.034 r  core/data_ram/MDR_WB_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    63.034    core/data_ram/MDR_WB_reg[7]_i_2_n_0
    SLICE_X38Y48         MUXF8 (Prop_muxf8_I0_O)      0.098    63.132 r  core/data_ram/MDR_WB_reg[7]_i_1/O
                         net (fo=17, routed)          2.000    65.132    core/data_ram/p_1_in0
    SLICE_X39Y77         LUT4 (Prop_lut4_I2_O)        0.319    65.451 r  core/data_ram/MDR_WB[30]_i_4/O
                         net (fo=15, routed)          1.131    66.582    core/data_ram/MDR_WB[30]_i_4_n_0
    SLICE_X36Y59         LUT5 (Prop_lut5_I4_O)        0.124    66.706 r  core/data_ram/MDR_WB[18]_i_1/O
                         net (fo=6, routed)           2.128    68.834    core/hazard_unit/B_EX_reg[18]
    SLICE_X34Y95         LUT5 (Prop_lut5_I0_O)        0.124    68.958 r  core/hazard_unit/A_EX[18]_i_2/O
                         net (fo=1, routed)           0.572    69.531    core/hazard_unit/A_EX[18]_i_2_n_0
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.124    69.655 r  core/hazard_unit/A_EX[18]_i_1/O
                         net (fo=6, routed)           1.182    70.837    core/hazard_unit/rs1_data_ID[18]
    SLICE_X44Y93         LUT6 (Prop_lut6_I0_O)        0.124    70.961 r  core/hazard_unit/IR_ID[31]_i_43/O
                         net (fo=1, routed)           0.000    70.961    core/cmp_ID/IR_ID_reg[31]_i_22_0[2]
    SLICE_X44Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    71.359 r  core/cmp_ID/IR_ID_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    71.359    core/cmp_ID/IR_ID_reg[31]_i_28_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.587 r  core/cmp_ID/IR_ID_reg[31]_i_22/CO[2]
                         net (fo=2, routed)           0.560    72.147    core/reg_IF_ID/CO[0]
    SLICE_X43Y91         LUT6 (Prop_lut6_I0_O)        0.313    72.460 r  core/reg_IF_ID/IR_ID[31]_i_16/O
                         net (fo=11, routed)          0.620    73.080    core/ctrl/PCurrent_ID_reg[31]
    SLICE_X43Y89         LUT5 (Prop_lut5_I2_O)        0.124    73.204 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=98, routed)          0.712    73.916    core/U1_3/Branch_ctrl
    SLICE_X41Y87         LUT6 (Prop_lut6_I1_O)        0.124    74.040 r  core/U1_3/segment_shift[22]_i_24/O
                         net (fo=1, routed)           0.441    74.481    core/U1_3/segment_shift[22]_i_24_n_0
    SLICE_X44Y87         LUT5 (Prop_lut5_I4_O)        0.124    74.605 r  core/U1_3/segment_shift[22]_i_6/O
                         net (fo=1, routed)           0.620    75.226    core/U1_3_n_11
    SLICE_X31Y87         LUT6 (Prop_lut6_I0_O)        0.124    75.350 r  core/segment_shift[22]_i_2/O
                         net (fo=8, routed)           0.987    76.336    DEBUG_CTRL/debug_data[2]
    SLICE_X39Y99         LUT4 (Prop_lut4_I2_O)        0.124    76.460 r  DEBUG_CTRL/buffer[254][5]_i_20/O
                         net (fo=6, routed)           1.167    77.627    core/reg_EXE_MEM/buffer[254][2]_i_20
    SLICE_X52Y99         LUT3 (Prop_lut3_I0_O)        0.124    77.751 r  core/reg_EXE_MEM/buffer[254][0]_i_21/O
                         net (fo=2, routed)           0.946    78.698    core/reg_EXE_MEM/buffer[254][0]_i_21_n_0
    SLICE_X53Y100        LUT6 (Prop_lut6_I5_O)        0.124    78.822 f  core/reg_EXE_MEM/buffer[254][0]_i_9/O
                         net (fo=1, routed)           0.723    79.544    DEBUG_CTRL/buffer[254][0]_i_2_4
    SLICE_X54Y101        LUT6 (Prop_lut6_I0_O)        0.124    79.668 f  DEBUG_CTRL/buffer[254][0]_i_5/O
                         net (fo=1, routed)           0.737    80.405    DEBUG_CTRL/buffer[254][0]_i_5_n_0
    SLICE_X56Y102        LUT6 (Prop_lut6_I2_O)        0.124    80.529 f  DEBUG_CTRL/buffer[254][0]_i_2/O
                         net (fo=175, routed)         0.788    81.318    DEBUG_CTRL/sim_uart_char[0]
    SLICE_X52Y108        LUT6 (Prop_lut6_I2_O)        0.124    81.442 f  DEBUG_CTRL/tail[7]_i_6/O
                         net (fo=5, routed)           0.630    82.072    DEBUG_CTRL/tail[7]_i_6_n_0
    SLICE_X52Y115        LUT4 (Prop_lut4_I3_O)        0.119    82.191 f  DEBUG_CTRL/tail[7]_i_4/O
                         net (fo=99, routed)          1.724    83.915    UART_BUFF/buffer_reg[166][1]_0
    SLICE_X33Y134        LUT3 (Prop_lut3_I1_O)        0.332    84.247 r  UART_BUFF/buffer[195][7]_i_3/O
                         net (fo=8, routed)           1.200    85.447    UART_BUFF/buffer[195][7]_i_3_n_0
    SLICE_X57Y127        LUT6 (Prop_lut6_I5_O)        0.124    85.571 r  UART_BUFF/buffer[163][7]_i_1/O
                         net (fo=5, routed)           0.660    86.231    UART_BUFF/buffer[163][7]_i_1_n_0
    SLICE_X60Y127        FDRE                                         r  UART_BUFF/buffer_reg[163][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.482   104.907    UART_BUFF/clk_cpu
    SLICE_X60Y127        FDRE                                         r  UART_BUFF/buffer_reg[163][5]/C
                         clock pessimism              0.179   105.086    
                         clock uncertainty           -0.106   104.980    
    SLICE_X60Y127        FDRE (Setup_fdre_C_R)       -0.524   104.456    UART_BUFF/buffer_reg[163][5]
  -------------------------------------------------------------------
                         required time                        104.456    
                         arrival time                         -86.231    
  -------------------------------------------------------------------
                         slack                                 18.225    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/ALUO_WB_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.608%)  route 0.244ns (63.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.480ns
    Source Clock Delay      (SCD):    2.598ns
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.710     1.632    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.046     1.678 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.271     1.949    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     2.037 r  data_reg[255][7]_i_3/O
                         net (fo=3756, routed)        0.562     2.598    core/reg_EXE_MEM/debug_clk
    SLICE_X53Y95         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141     2.739 r  core/reg_EXE_MEM/ALUO_MEM_reg[31]/Q
                         net (fo=8, routed)           0.244     2.984    core/reg_MEM_WB/D[31]
    SLICE_X50Y98         FDRE                                         r  core/reg_MEM_WB/ALUO_WB_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.010     2.178    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.057     2.235 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.305     2.539    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.646 r  data_reg[255][7]_i_3/O
                         net (fo=3756, routed)        0.834     3.480    core/reg_MEM_WB/debug_clk
    SLICE_X50Y98         FDRE                                         r  core/reg_MEM_WB/ALUO_WB_reg[31]/C
                         clock pessimism             -0.614     2.865    
    SLICE_X50Y98         FDRE (Hold_fdre_C_D)         0.060     2.925    core/reg_MEM_WB/ALUO_WB_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.925    
                         arrival time                           2.984    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 UART_BUFF/tail_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg[5][5]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.449%)  route 0.232ns (55.551%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.556     1.477    UART_BUFF/clk_cpu
    SLICE_X53Y113        FDRE                                         r  UART_BUFF/tail_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y113        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  UART_BUFF/tail_reg[2]_rep__1/Q
                         net (fo=124, routed)         0.232     1.851    UART_BUFF/tail_reg[2]_rep__1_n_0
    SLICE_X49Y113        LUT6 (Prop_lut6_I4_O)        0.045     1.896 r  UART_BUFF/buffer[5][5]_i_1/O
                         net (fo=1, routed)           0.000     1.896    UART_BUFF/buffer[5][5]_i_1_n_0
    SLICE_X49Y113        FDRE                                         r  UART_BUFF/buffer_reg[5][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.827     1.995    UART_BUFF/clk_cpu
    SLICE_X49Y113        FDRE                                         r  UART_BUFF/buffer_reg[5][5]/C
                         clock pessimism             -0.250     1.744    
    SLICE_X49Y113        FDRE (Hold_fdre_C_D)         0.091     1.835    UART_BUFF/buffer_reg[5][5]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/ALUO_WB_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.228%)  route 0.283ns (66.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.478ns
    Source Clock Delay      (SCD):    2.599ns
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.710     1.632    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.046     1.678 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.271     1.949    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     2.037 r  data_reg[255][7]_i_3/O
                         net (fo=3756, routed)        0.563     2.599    core/reg_EXE_MEM/debug_clk
    SLICE_X49Y91         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDRE (Prop_fdre_C_Q)         0.141     2.740 r  core/reg_EXE_MEM/ALUO_MEM_reg[15]/Q
                         net (fo=6, routed)           0.283     3.024    core/reg_MEM_WB/D[15]
    SLICE_X52Y94         FDRE                                         r  core/reg_MEM_WB/ALUO_WB_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.010     2.178    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.057     2.235 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.305     2.539    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.646 r  data_reg[255][7]_i_3/O
                         net (fo=3756, routed)        0.832     3.478    core/reg_MEM_WB/debug_clk
    SLICE_X52Y94         FDRE                                         r  core/reg_MEM_WB/ALUO_WB_reg[15]/C
                         clock pessimism             -0.614     2.863    
    SLICE_X52Y94         FDRE (Hold_fdre_C_D)         0.066     2.929    core/reg_MEM_WB/ALUO_WB_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.929    
                         arrival time                           3.024    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/ALUO_WB_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.045%)  route 0.286ns (66.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.478ns
    Source Clock Delay      (SCD):    2.601ns
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.710     1.632    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.046     1.678 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.271     1.949    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     2.037 r  data_reg[255][7]_i_3/O
                         net (fo=3756, routed)        0.565     2.601    core/reg_EXE_MEM/debug_clk
    SLICE_X43Y92         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.141     2.742 r  core/reg_EXE_MEM/ALUO_MEM_reg[14]/Q
                         net (fo=6, routed)           0.286     3.028    core/reg_MEM_WB/D[14]
    SLICE_X52Y94         FDRE                                         r  core/reg_MEM_WB/ALUO_WB_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.010     2.178    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.057     2.235 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.305     2.539    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.646 r  data_reg[255][7]_i_3/O
                         net (fo=3756, routed)        0.832     3.478    core/reg_MEM_WB/debug_clk
    SLICE_X52Y94         FDRE                                         r  core/reg_MEM_WB/ALUO_WB_reg[14]/C
                         clock pessimism             -0.614     2.863    
    SLICE_X52Y94         FDRE (Hold_fdre_C_D)         0.070     2.933    core/reg_MEM_WB/ALUO_WB_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.933    
                         arrival time                           3.028    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/ALUO_WB_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.164ns (37.942%)  route 0.268ns (62.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.471ns
    Source Clock Delay      (SCD):    2.598ns
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.710     1.632    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.046     1.678 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.271     1.949    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     2.037 r  data_reg[255][7]_i_3/O
                         net (fo=3756, routed)        0.562     2.598    core/reg_EXE_MEM/debug_clk
    SLICE_X46Y89         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDRE (Prop_fdre_C_Q)         0.164     2.762 r  core/reg_EXE_MEM/ALUO_MEM_reg[8]/Q
                         net (fo=6, routed)           0.268     3.031    core/reg_MEM_WB/D[8]
    SLICE_X52Y83         FDRE                                         r  core/reg_MEM_WB/ALUO_WB_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.010     2.178    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.057     2.235 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.305     2.539    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.646 r  data_reg[255][7]_i_3/O
                         net (fo=3756, routed)        0.825     3.471    core/reg_MEM_WB/debug_clk
    SLICE_X52Y83         FDRE                                         r  core/reg_MEM_WB/ALUO_WB_reg[8]/C
                         clock pessimism             -0.614     2.856    
    SLICE_X52Y83         FDRE (Hold_fdre_C_D)         0.078     2.934    core/reg_MEM_WB/ALUO_WB_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.934    
                         arrival time                           3.031    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 DEBUG_CTRL/start_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DEBUG_CTRL/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.186ns (38.173%)  route 0.301ns (61.827%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.564     1.485    DEBUG_CTRL/clk_cpu
    SLICE_X57Y99         FDRE                                         r  DEBUG_CTRL/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  DEBUG_CTRL/start_reg/Q
                         net (fo=5, routed)           0.301     1.928    DEBUG_CTRL/start
    SLICE_X56Y103        LUT6 (Prop_lut6_I0_O)        0.045     1.973 r  DEBUG_CTRL/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.973    DEBUG_CTRL/FSM_onehot_state[1]_i_1_n_0
    SLICE_X56Y103        FDRE                                         r  DEBUG_CTRL/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.831     1.998    DEBUG_CTRL/clk_cpu
    SLICE_X56Y103        FDRE                                         r  DEBUG_CTRL/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X56Y103        FDRE (Hold_fdre_C_D)         0.120     1.872    DEBUG_CTRL/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.879%)  route 0.301ns (68.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.480ns
    Source Clock Delay      (SCD):    2.603ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.710     1.632    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.046     1.678 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.271     1.949    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     2.037 r  data_reg[255][7]_i_3/O
                         net (fo=3756, routed)        0.567     2.603    core/reg_IF_ID/debug_clk
    SLICE_X43Y97         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDCE (Prop_fdce_C_Q)         0.141     2.744 r  core/reg_IF_ID/PCurrent_ID_reg[29]/Q
                         net (fo=3, routed)           0.301     3.046    core/reg_ID_EX/PCurrent_EX_reg[31]_0[29]
    SLICE_X46Y100        FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.010     2.178    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.057     2.235 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.305     2.539    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.646 r  data_reg[255][7]_i_3/O
                         net (fo=3756, routed)        0.833     3.480    core/reg_ID_EX/debug_clk
    SLICE_X46Y100        FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[29]/C
                         clock pessimism             -0.609     2.870    
    SLICE_X46Y100        FDCE (Hold_fdce_C_D)         0.063     2.933    core/reg_ID_EX/PCurrent_EX_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.933    
                         arrival time                           3.046    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 rst_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.387%)  route 0.068ns (32.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.561     1.482    clk_cpu
    SLICE_X9Y121         FDRE                                         r  rst_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  rst_count_reg[3]/Q
                         net (fo=2, routed)           0.068     1.692    rst_count[3]
    SLICE_X8Y121         FDRE                                         r  rst_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.830     1.997    clk_cpu
    SLICE_X8Y121         FDRE                                         r  rst_count_reg[4]/C
                         clock pessimism             -0.501     1.495    
    SLICE_X8Y121         FDRE (Hold_fdre_C_D)         0.075     1.570    rst_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 rst_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.561     1.482    clk_cpu
    SLICE_X9Y121         FDRE                                         r  rst_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  rst_count_reg[0]/Q
                         net (fo=2, routed)           0.056     1.679    rst_count[0]
    SLICE_X9Y121         FDRE                                         r  rst_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.830     1.997    clk_cpu
    SLICE_X9Y121         FDRE                                         r  rst_count_reg[1]/C
                         clock pessimism             -0.514     1.482    
    SLICE_X9Y121         FDRE (Hold_fdre_C_D)         0.075     1.557    rst_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/IR_ID_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/IR_EX_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.327%)  route 0.341ns (64.673%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.483ns
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.710     1.632    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.046     1.678 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.271     1.949    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     2.037 r  data_reg[255][7]_i_3/O
                         net (fo=3756, routed)        0.569     2.605    core/reg_IF_ID/debug_clk
    SLICE_X36Y99         FDCE                                         r  core/reg_IF_ID/IR_ID_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDCE (Prop_fdce_C_Q)         0.141     2.746 r  core/reg_IF_ID/IR_ID_reg[29]/Q
                         net (fo=12, routed)          0.341     3.087    core/reg_IF_ID/Q[28]
    SLICE_X40Y100        LUT3 (Prop_lut3_I2_O)        0.045     3.132 r  core/reg_IF_ID/IR_EX[29]_i_1/O
                         net (fo=1, routed)           0.000     3.132    core/reg_ID_EX/p_0_in_0[23]
    SLICE_X40Y100        FDCE                                         r  core/reg_ID_EX/IR_EX_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.010     2.178    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.057     2.235 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.305     2.539    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.646 r  data_reg[255][7]_i_3/O
                         net (fo=3756, routed)        0.837     3.483    core/reg_ID_EX/debug_clk
    SLICE_X40Y100        FDCE                                         r  core/reg_ID_EX/IR_EX_reg[29]/C
                         clock pessimism             -0.609     2.873    
    SLICE_X40Y100        FDCE (Hold_fdce_C_D)         0.107     2.980    core/reg_ID_EX/IR_EX_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.980    
                         arrival time                           3.132    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y1    CLK_GEN/clkout4_buf/I
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    data_reg[255][7]_i_3/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X52Y118    UART_BUFF/buffer_reg[213][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y118    UART_BUFF/buffer_reg[213][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y119    UART_BUFF/buffer_reg[213][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X57Y116    UART_BUFF/buffer_reg[213][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X57Y116    UART_BUFF/buffer_reg[213][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X57Y116    UART_BUFF/buffer_reg[213][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X52Y118    UART_BUFF/buffer_reg[213][7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y116    UART_BUFF/buffer_reg[213][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y116    UART_BUFF/buffer_reg[213][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y116    UART_BUFF/buffer_reg[213][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y115    UART_BUFF/buffer_reg[214][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y115    UART_BUFF/buffer_reg[214][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y115    UART_BUFF/buffer_reg[214][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y115    UART_BUFF/buffer_reg[214][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y98     core/reg_MEM_WB/ALUO_WB_reg[26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y98     core/reg_MEM_WB/ALUO_WB_reg[27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y98     core/reg_MEM_WB/ALUO_WB_reg[29]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X44Y78     core/register/register_reg[21][3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X40Y82     core/register/register_reg[21][4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X52Y82     core/register/register_reg[22][5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X50Y81     core/register/register_reg[23][2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X50Y81     core/register/register_reg[23][5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X40Y78     core/register/register_reg[24][10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X42Y78     core/register/register_reg[24][1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X50Y99     core/register/register_reg[24][30]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X53Y82     core/register/register_reg[24][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y52     core/data_ram/data_reg[223][1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.262ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.262ns  (required time - arrival time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/FSM_sequential_txState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.443ns  (logic 0.642ns (26.279%)  route 1.801ns (73.721%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.610     5.214    UART_BUFF/clk_cpu
    SLICE_X42Y118        FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y118        FDRE (Prop_fdre_C_Q)         0.518     5.732 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          1.801     7.533    uart_tx_ctrl/E[0]
    SLICE_X49Y137        LUT5 (Prop_lut5_I0_O)        0.124     7.657 r  uart_tx_ctrl/FSM_sequential_txState[0]_i_1/O
                         net (fo=1, routed)           0.000     7.657    uart_tx_ctrl/FSM_sequential_txState[0]_i_1_n_0
    SLICE_X49Y137        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.493    14.915    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y137        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                         clock pessimism              0.180    15.095    
                         clock uncertainty           -0.205    14.890    
    SLICE_X49Y137        FDRE (Setup_fdre_C_D)        0.029    14.919    uart_tx_ctrl/FSM_sequential_txState_reg[0]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                          -7.657    
  -------------------------------------------------------------------
                         slack                                  7.262    

Slack (MET) :             7.500ns  (required time - arrival time)
  Source:                 UART_BUFF/datao_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 0.456ns (21.642%)  route 1.651ns (78.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.607     5.211    UART_BUFF/clk_cpu
    SLICE_X43Y128        FDRE                                         r  UART_BUFF/datao_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y128        FDRE (Prop_fdre_C_Q)         0.456     5.667 r  UART_BUFF/datao_reg[3]/Q
                         net (fo=1, routed)           1.651     7.318    uart_tx_ctrl/D[3]
    SLICE_X44Y129        FDRE                                         r  uart_tx_ctrl/txData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.488    14.910    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y129        FDRE                                         r  uart_tx_ctrl/txData_reg[4]/C
                         clock pessimism              0.180    15.090    
                         clock uncertainty           -0.205    14.885    
    SLICE_X44Y129        FDRE (Setup_fdre_C_D)       -0.067    14.818    uart_tx_ctrl/txData_reg[4]
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                          -7.318    
  -------------------------------------------------------------------
                         slack                                  7.500    

Slack (MET) :             7.614ns  (required time - arrival time)
  Source:                 UART_BUFF/datao_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.456ns (22.842%)  route 1.540ns (77.158%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.604     5.208    UART_BUFF/clk_cpu
    SLICE_X44Y127        FDRE                                         r  UART_BUFF/datao_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y127        FDRE (Prop_fdre_C_Q)         0.456     5.664 r  UART_BUFF/datao_reg[0]/Q
                         net (fo=1, routed)           1.540     7.205    uart_tx_ctrl/D[0]
    SLICE_X45Y129        FDRE                                         r  uart_tx_ctrl/txData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.488    14.910    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y129        FDRE                                         r  uart_tx_ctrl/txData_reg[1]/C
                         clock pessimism              0.180    15.090    
                         clock uncertainty           -0.205    14.885    
    SLICE_X45Y129        FDRE (Setup_fdre_C_D)       -0.067    14.818    uart_tx_ctrl/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                          -7.205    
  -------------------------------------------------------------------
                         slack                                  7.614    

Slack (MET) :             7.640ns  (required time - arrival time)
  Source:                 UART_BUFF/datao_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.973ns  (logic 0.456ns (23.108%)  route 1.517ns (76.892%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.607     5.211    UART_BUFF/clk_cpu
    SLICE_X44Y128        FDRE                                         r  UART_BUFF/datao_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y128        FDRE (Prop_fdre_C_Q)         0.456     5.667 r  UART_BUFF/datao_reg[5]/Q
                         net (fo=1, routed)           1.517     7.185    uart_tx_ctrl/D[5]
    SLICE_X44Y129        FDRE                                         r  uart_tx_ctrl/txData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.488    14.910    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y129        FDRE                                         r  uart_tx_ctrl/txData_reg[6]/C
                         clock pessimism              0.180    15.090    
                         clock uncertainty           -0.205    14.885    
    SLICE_X44Y129        FDRE (Setup_fdre_C_D)       -0.061    14.824    uart_tx_ctrl/txData_reg[6]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                          -7.185    
  -------------------------------------------------------------------
                         slack                                  7.640    

Slack (MET) :             7.649ns  (required time - arrival time)
  Source:                 UART_BUFF/datao_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.950ns  (logic 0.456ns (23.379%)  route 1.494ns (76.621%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.601     5.205    UART_BUFF/clk_cpu
    SLICE_X43Y125        FDRE                                         r  UART_BUFF/datao_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDRE (Prop_fdre_C_Q)         0.456     5.661 r  UART_BUFF/datao_reg[4]/Q
                         net (fo=1, routed)           1.494     7.156    uart_tx_ctrl/D[4]
    SLICE_X44Y129        FDRE                                         r  uart_tx_ctrl/txData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.488    14.910    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y129        FDRE                                         r  uart_tx_ctrl/txData_reg[5]/C
                         clock pessimism              0.180    15.090    
                         clock uncertainty           -0.205    14.885    
    SLICE_X44Y129        FDRE (Setup_fdre_C_D)       -0.081    14.804    uart_tx_ctrl/txData_reg[5]
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                          -7.156    
  -------------------------------------------------------------------
                         slack                                  7.649    

Slack (MET) :             7.686ns  (required time - arrival time)
  Source:                 UART_BUFF/datao_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.911ns  (logic 0.456ns (23.866%)  route 1.455ns (76.134%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.603     5.207    UART_BUFF/clk_cpu
    SLICE_X44Y126        FDRE                                         r  UART_BUFF/datao_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y126        FDRE (Prop_fdre_C_Q)         0.456     5.663 r  UART_BUFF/datao_reg[1]/Q
                         net (fo=1, routed)           1.455     7.118    uart_tx_ctrl/D[1]
    SLICE_X45Y129        FDRE                                         r  uart_tx_ctrl/txData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.488    14.910    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y129        FDRE                                         r  uart_tx_ctrl/txData_reg[2]/C
                         clock pessimism              0.180    15.090    
                         clock uncertainty           -0.205    14.885    
    SLICE_X45Y129        FDRE (Setup_fdre_C_D)       -0.081    14.804    uart_tx_ctrl/txData_reg[2]
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                          -7.118    
  -------------------------------------------------------------------
                         slack                                  7.686    

Slack (MET) :             7.689ns  (required time - arrival time)
  Source:                 UART_BUFF/datao_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.931ns  (logic 0.456ns (23.616%)  route 1.475ns (76.384%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.603     5.207    UART_BUFF/clk_cpu
    SLICE_X45Y126        FDRE                                         r  UART_BUFF/datao_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y126        FDRE (Prop_fdre_C_Q)         0.456     5.663 r  UART_BUFF/datao_reg[7]/Q
                         net (fo=1, routed)           1.475     7.138    uart_tx_ctrl/D[7]
    SLICE_X45Y129        FDRE                                         r  uart_tx_ctrl/txData_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.488    14.910    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y129        FDRE                                         r  uart_tx_ctrl/txData_reg[8]/C
                         clock pessimism              0.180    15.090    
                         clock uncertainty           -0.205    14.885    
    SLICE_X45Y129        FDRE (Setup_fdre_C_D)       -0.058    14.827    uart_tx_ctrl/txData_reg[8]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -7.138    
  -------------------------------------------------------------------
                         slack                                  7.689    

Slack (MET) :             7.751ns  (required time - arrival time)
  Source:                 UART_BUFF/datao_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.871ns  (logic 0.456ns (24.373%)  route 1.415ns (75.627%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.601     5.205    UART_BUFF/clk_cpu
    SLICE_X44Y125        FDRE                                         r  UART_BUFF/datao_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y125        FDRE (Prop_fdre_C_Q)         0.456     5.661 r  UART_BUFF/datao_reg[6]/Q
                         net (fo=1, routed)           1.415     7.076    uart_tx_ctrl/D[6]
    SLICE_X44Y129        FDRE                                         r  uart_tx_ctrl/txData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.488    14.910    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y129        FDRE                                         r  uart_tx_ctrl/txData_reg[7]/C
                         clock pessimism              0.180    15.090    
                         clock uncertainty           -0.205    14.885    
    SLICE_X44Y129        FDRE (Setup_fdre_C_D)       -0.058    14.827    uart_tx_ctrl/txData_reg[7]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -7.076    
  -------------------------------------------------------------------
                         slack                                  7.751    

Slack (MET) :             7.774ns  (required time - arrival time)
  Source:                 UART_BUFF/datao_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 0.456ns (24.759%)  route 1.386ns (75.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.604     5.208    UART_BUFF/clk_cpu
    SLICE_X45Y127        FDRE                                         r  UART_BUFF/datao_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y127        FDRE (Prop_fdre_C_Q)         0.456     5.664 r  UART_BUFF/datao_reg[2]/Q
                         net (fo=1, routed)           1.386     7.050    uart_tx_ctrl/D[2]
    SLICE_X45Y129        FDRE                                         r  uart_tx_ctrl/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.488    14.910    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y129        FDRE                                         r  uart_tx_ctrl/txData_reg[3]/C
                         clock pessimism              0.180    15.090    
                         clock uncertainty           -0.205    14.885    
    SLICE_X45Y129        FDRE (Setup_fdre_C_D)       -0.061    14.824    uart_tx_ctrl/txData_reg[3]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                          -7.050    
  -------------------------------------------------------------------
                         slack                                  7.774    

Slack (MET) :             7.888ns  (required time - arrival time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.578ns  (logic 0.518ns (32.823%)  route 1.060ns (67.177%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.610     5.214    UART_BUFF/clk_cpu
    SLICE_X42Y118        FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y118        FDRE (Prop_fdre_C_Q)         0.518     5.732 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          1.060     6.792    uart_tx_ctrl/E[0]
    SLICE_X45Y129        FDRE                                         r  uart_tx_ctrl/txData_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.488    14.910    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y129        FDRE                                         r  uart_tx_ctrl/txData_reg[1]/C
                         clock pessimism              0.180    15.090    
                         clock uncertainty           -0.205    14.885    
    SLICE_X45Y129        FDRE (Setup_fdre_C_CE)      -0.205    14.680    uart_tx_ctrl/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -6.792    
  -------------------------------------------------------------------
                         slack                                  7.888    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 UART_BUFF/datao_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.141ns (19.795%)  route 0.571ns (80.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.554     1.475    UART_BUFF/clk_cpu
    SLICE_X44Y127        FDRE                                         r  UART_BUFF/datao_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y127        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  UART_BUFF/datao_reg[0]/Q
                         net (fo=1, routed)           0.571     2.188    uart_tx_ctrl/D[0]
    SLICE_X45Y129        FDRE                                         r  uart_tx_ctrl/txData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.821     1.986    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y129        FDRE                                         r  uart_tx_ctrl/txData_reg[1]/C
                         clock pessimism             -0.245     1.740    
                         clock uncertainty            0.205     1.945    
    SLICE_X45Y129        FDRE (Hold_fdre_C_D)         0.070     2.015    uart_tx_ctrl/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 UART_BUFF/datao_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.141ns (19.782%)  route 0.572ns (80.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.554     1.475    UART_BUFF/clk_cpu
    SLICE_X45Y127        FDRE                                         r  UART_BUFF/datao_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y127        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  UART_BUFF/datao_reg[2]/Q
                         net (fo=1, routed)           0.572     2.188    uart_tx_ctrl/D[2]
    SLICE_X45Y129        FDRE                                         r  uart_tx_ctrl/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.821     1.986    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y129        FDRE                                         r  uart_tx_ctrl/txData_reg[3]/C
                         clock pessimism             -0.245     1.740    
                         clock uncertainty            0.205     1.945    
    SLICE_X45Y129        FDRE (Hold_fdre_C_D)         0.070     2.015    uart_tx_ctrl/txData_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.164ns (27.281%)  route 0.437ns (72.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.557     1.478    UART_BUFF/clk_cpu
    SLICE_X42Y118        FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y118        FDRE (Prop_fdre_C_Q)         0.164     1.642 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.437     2.080    uart_tx_ctrl/E[0]
    SLICE_X45Y129        FDRE                                         r  uart_tx_ctrl/txData_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.821     1.986    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y129        FDRE                                         r  uart_tx_ctrl/txData_reg[1]/C
                         clock pessimism             -0.245     1.740    
                         clock uncertainty            0.205     1.945    
    SLICE_X45Y129        FDRE (Hold_fdre_C_CE)       -0.039     1.906    uart_tx_ctrl/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.164ns (27.281%)  route 0.437ns (72.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.557     1.478    UART_BUFF/clk_cpu
    SLICE_X42Y118        FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y118        FDRE (Prop_fdre_C_Q)         0.164     1.642 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.437     2.080    uart_tx_ctrl/E[0]
    SLICE_X45Y129        FDRE                                         r  uart_tx_ctrl/txData_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.821     1.986    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y129        FDRE                                         r  uart_tx_ctrl/txData_reg[2]/C
                         clock pessimism             -0.245     1.740    
                         clock uncertainty            0.205     1.945    
    SLICE_X45Y129        FDRE (Hold_fdre_C_CE)       -0.039     1.906    uart_tx_ctrl/txData_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.164ns (27.281%)  route 0.437ns (72.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.557     1.478    UART_BUFF/clk_cpu
    SLICE_X42Y118        FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y118        FDRE (Prop_fdre_C_Q)         0.164     1.642 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.437     2.080    uart_tx_ctrl/E[0]
    SLICE_X45Y129        FDRE                                         r  uart_tx_ctrl/txData_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.821     1.986    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y129        FDRE                                         r  uart_tx_ctrl/txData_reg[3]/C
                         clock pessimism             -0.245     1.740    
                         clock uncertainty            0.205     1.945    
    SLICE_X45Y129        FDRE (Hold_fdre_C_CE)       -0.039     1.906    uart_tx_ctrl/txData_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.164ns (27.281%)  route 0.437ns (72.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.557     1.478    UART_BUFF/clk_cpu
    SLICE_X42Y118        FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y118        FDRE (Prop_fdre_C_Q)         0.164     1.642 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.437     2.080    uart_tx_ctrl/E[0]
    SLICE_X44Y129        FDRE                                         r  uart_tx_ctrl/txData_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.821     1.986    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y129        FDRE                                         r  uart_tx_ctrl/txData_reg[4]/C
                         clock pessimism             -0.245     1.740    
                         clock uncertainty            0.205     1.945    
    SLICE_X44Y129        FDRE (Hold_fdre_C_CE)       -0.039     1.906    uart_tx_ctrl/txData_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.164ns (27.281%)  route 0.437ns (72.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.557     1.478    UART_BUFF/clk_cpu
    SLICE_X42Y118        FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y118        FDRE (Prop_fdre_C_Q)         0.164     1.642 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.437     2.080    uart_tx_ctrl/E[0]
    SLICE_X44Y129        FDRE                                         r  uart_tx_ctrl/txData_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.821     1.986    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y129        FDRE                                         r  uart_tx_ctrl/txData_reg[5]/C
                         clock pessimism             -0.245     1.740    
                         clock uncertainty            0.205     1.945    
    SLICE_X44Y129        FDRE (Hold_fdre_C_CE)       -0.039     1.906    uart_tx_ctrl/txData_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.164ns (27.281%)  route 0.437ns (72.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.557     1.478    UART_BUFF/clk_cpu
    SLICE_X42Y118        FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y118        FDRE (Prop_fdre_C_Q)         0.164     1.642 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.437     2.080    uart_tx_ctrl/E[0]
    SLICE_X44Y129        FDRE                                         r  uart_tx_ctrl/txData_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.821     1.986    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y129        FDRE                                         r  uart_tx_ctrl/txData_reg[6]/C
                         clock pessimism             -0.245     1.740    
                         clock uncertainty            0.205     1.945    
    SLICE_X44Y129        FDRE (Hold_fdre_C_CE)       -0.039     1.906    uart_tx_ctrl/txData_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.164ns (27.281%)  route 0.437ns (72.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.557     1.478    UART_BUFF/clk_cpu
    SLICE_X42Y118        FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y118        FDRE (Prop_fdre_C_Q)         0.164     1.642 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.437     2.080    uart_tx_ctrl/E[0]
    SLICE_X44Y129        FDRE                                         r  uart_tx_ctrl/txData_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.821     1.986    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y129        FDRE                                         r  uart_tx_ctrl/txData_reg[7]/C
                         clock pessimism             -0.245     1.740    
                         clock uncertainty            0.205     1.945    
    SLICE_X44Y129        FDRE (Hold_fdre_C_CE)       -0.039     1.906    uart_tx_ctrl/txData_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.164ns (27.281%)  route 0.437ns (72.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.557     1.478    UART_BUFF/clk_cpu
    SLICE_X42Y118        FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y118        FDRE (Prop_fdre_C_Q)         0.164     1.642 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.437     2.080    uart_tx_ctrl/E[0]
    SLICE_X45Y129        FDRE                                         r  uart_tx_ctrl/txData_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.821     1.986    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y129        FDRE                                         r  uart_tx_ctrl/txData_reg[8]/C
                         clock pessimism             -0.245     1.740    
                         clock uncertainty            0.205     1.945    
    SLICE_X45Y129        FDRE (Hold_fdre_C_CE)       -0.039     1.906    uart_tx_ctrl/txData_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.174    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack        3.458ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.897ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.458ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/full_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        6.250ns  (logic 2.286ns (36.574%)  route 3.964ns (63.426%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 104.920 - 100.000 ) 
    Source Clock Delay      (SCD):    5.216ns = ( 95.216 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.614    95.216    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y137        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y137        FDRE (Prop_fdre_C_Q)         0.419    95.635 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=6, routed)           0.690    96.325    uart_tx_ctrl/txState[1]
    SLICE_X49Y137        LUT2 (Prop_lut2_I1_O)        0.327    96.652 r  uart_tx_ctrl/txBit_i_1/O
                         net (fo=40, routed)          2.556    99.208    UART_BUFF/uart_ready
    SLICE_X43Y116        LUT3 (Prop_lut3_I0_O)        0.360    99.568 r  UART_BUFF/head[7]_i_1/O
                         net (fo=24, routed)          0.420    99.988    UART_BUFF/update_head
    SLICE_X42Y116        LUT6 (Prop_lut6_I2_O)        0.332   100.320 r  UART_BUFF/full_i_5/O
                         net (fo=1, routed)           0.000   100.320    UART_BUFF/full_i_5_n_0
    SLICE_X42Y116        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538   100.858 r  UART_BUFF/full_reg_i_2/CO[2]
                         net (fo=1, routed)           0.299   101.157    uart_tx_ctrl/CO[0]
    SLICE_X43Y116        LUT5 (Prop_lut5_I1_O)        0.310   101.467 r  uart_tx_ctrl/full_i_1/O
                         net (fo=1, routed)           0.000   101.467    UART_BUFF/full_reg_0
    SLICE_X43Y116        FDRE                                         r  UART_BUFF/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.495   104.920    UART_BUFF/clk_cpu
    SLICE_X43Y116        FDRE                                         r  UART_BUFF/full_reg/C
                         clock pessimism              0.180   105.100    
                         clock uncertainty           -0.205   104.895    
    SLICE_X43Y116        FDRE (Setup_fdre_C_D)        0.029   104.924    UART_BUFF/full_reg
  -------------------------------------------------------------------
                         required time                        104.924    
                         arrival time                        -101.467    
  -------------------------------------------------------------------
                         slack                                  3.458    

Slack (MET) :             3.766ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/datao_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        5.701ns  (logic 1.078ns (18.909%)  route 4.623ns (81.091%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 104.913 - 100.000 ) 
    Source Clock Delay      (SCD):    5.216ns = ( 95.216 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.614    95.216    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y137        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y137        FDRE (Prop_fdre_C_Q)         0.419    95.635 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=6, routed)           0.690    96.325    uart_tx_ctrl/txState[1]
    SLICE_X49Y137        LUT2 (Prop_lut2_I1_O)        0.327    96.652 r  uart_tx_ctrl/txBit_i_1/O
                         net (fo=40, routed)          2.556    99.208    UART_BUFF/uart_ready
    SLICE_X43Y116        LUT4 (Prop_lut4_I2_O)        0.332    99.540 r  UART_BUFF/datao[7]_i_1/O
                         net (fo=8, routed)           1.377   100.917    UART_BUFF/datao[7]_i_1_n_0
    SLICE_X45Y127        FDRE                                         r  UART_BUFF/datao_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.488   104.913    UART_BUFF/clk_cpu
    SLICE_X45Y127        FDRE                                         r  UART_BUFF/datao_reg[2]/C
                         clock pessimism              0.180   105.093    
                         clock uncertainty           -0.205   104.888    
    SLICE_X45Y127        FDRE (Setup_fdre_C_CE)      -0.205   104.683    UART_BUFF/datao_reg[2]
  -------------------------------------------------------------------
                         required time                        104.683    
                         arrival time                        -100.917    
  -------------------------------------------------------------------
                         slack                                  3.766    

Slack (MET) :             3.808ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/datao_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        5.661ns  (logic 1.078ns (19.044%)  route 4.583ns (80.956%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 104.915 - 100.000 ) 
    Source Clock Delay      (SCD):    5.216ns = ( 95.216 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.614    95.216    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y137        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y137        FDRE (Prop_fdre_C_Q)         0.419    95.635 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=6, routed)           0.690    96.325    uart_tx_ctrl/txState[1]
    SLICE_X49Y137        LUT2 (Prop_lut2_I1_O)        0.327    96.652 r  uart_tx_ctrl/txBit_i_1/O
                         net (fo=40, routed)          2.556    99.208    UART_BUFF/uart_ready
    SLICE_X43Y116        LUT4 (Prop_lut4_I2_O)        0.332    99.540 r  UART_BUFF/datao[7]_i_1/O
                         net (fo=8, routed)           1.337   100.877    UART_BUFF/datao[7]_i_1_n_0
    SLICE_X43Y128        FDRE                                         r  UART_BUFF/datao_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.490   104.915    UART_BUFF/clk_cpu
    SLICE_X43Y128        FDRE                                         r  UART_BUFF/datao_reg[3]/C
                         clock pessimism              0.180   105.095    
                         clock uncertainty           -0.205   104.890    
    SLICE_X43Y128        FDRE (Setup_fdre_C_CE)      -0.205   104.685    UART_BUFF/datao_reg[3]
  -------------------------------------------------------------------
                         required time                        104.685    
                         arrival time                        -100.877    
  -------------------------------------------------------------------
                         slack                                  3.808    

Slack (MET) :             3.818ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/datao_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        5.652ns  (logic 1.078ns (19.075%)  route 4.574ns (80.925%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 104.915 - 100.000 ) 
    Source Clock Delay      (SCD):    5.216ns = ( 95.216 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.614    95.216    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y137        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y137        FDRE (Prop_fdre_C_Q)         0.419    95.635 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=6, routed)           0.690    96.325    uart_tx_ctrl/txState[1]
    SLICE_X49Y137        LUT2 (Prop_lut2_I1_O)        0.327    96.652 r  uart_tx_ctrl/txBit_i_1/O
                         net (fo=40, routed)          2.556    99.208    UART_BUFF/uart_ready
    SLICE_X43Y116        LUT4 (Prop_lut4_I2_O)        0.332    99.540 r  UART_BUFF/datao[7]_i_1/O
                         net (fo=8, routed)           1.328   100.868    UART_BUFF/datao[7]_i_1_n_0
    SLICE_X44Y128        FDRE                                         r  UART_BUFF/datao_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.490   104.915    UART_BUFF/clk_cpu
    SLICE_X44Y128        FDRE                                         r  UART_BUFF/datao_reg[5]/C
                         clock pessimism              0.180   105.095    
                         clock uncertainty           -0.205   104.890    
    SLICE_X44Y128        FDRE (Setup_fdre_C_CE)      -0.205   104.685    UART_BUFF/datao_reg[5]
  -------------------------------------------------------------------
                         required time                        104.685    
                         arrival time                        -100.868    
  -------------------------------------------------------------------
                         slack                                  3.818    

Slack (MET) :             3.943ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/datao_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        5.523ns  (logic 1.078ns (19.517%)  route 4.445ns (80.483%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 104.912 - 100.000 ) 
    Source Clock Delay      (SCD):    5.216ns = ( 95.216 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.614    95.216    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y137        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y137        FDRE (Prop_fdre_C_Q)         0.419    95.635 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=6, routed)           0.690    96.325    uart_tx_ctrl/txState[1]
    SLICE_X49Y137        LUT2 (Prop_lut2_I1_O)        0.327    96.652 r  uart_tx_ctrl/txBit_i_1/O
                         net (fo=40, routed)          2.556    99.208    UART_BUFF/uart_ready
    SLICE_X43Y116        LUT4 (Prop_lut4_I2_O)        0.332    99.540 r  UART_BUFF/datao[7]_i_1/O
                         net (fo=8, routed)           1.200   100.740    UART_BUFF/datao[7]_i_1_n_0
    SLICE_X44Y126        FDRE                                         r  UART_BUFF/datao_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.487   104.912    UART_BUFF/clk_cpu
    SLICE_X44Y126        FDRE                                         r  UART_BUFF/datao_reg[1]/C
                         clock pessimism              0.180   105.092    
                         clock uncertainty           -0.205   104.887    
    SLICE_X44Y126        FDRE (Setup_fdre_C_CE)      -0.205   104.682    UART_BUFF/datao_reg[1]
  -------------------------------------------------------------------
                         required time                        104.682    
                         arrival time                        -100.740    
  -------------------------------------------------------------------
                         slack                                  3.943    

Slack (MET) :             3.956ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/datao_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        5.512ns  (logic 1.078ns (19.559%)  route 4.434ns (80.441%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 104.913 - 100.000 ) 
    Source Clock Delay      (SCD):    5.216ns = ( 95.216 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.614    95.216    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y137        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y137        FDRE (Prop_fdre_C_Q)         0.419    95.635 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=6, routed)           0.690    96.325    uart_tx_ctrl/txState[1]
    SLICE_X49Y137        LUT2 (Prop_lut2_I1_O)        0.327    96.652 r  uart_tx_ctrl/txBit_i_1/O
                         net (fo=40, routed)          2.556    99.208    UART_BUFF/uart_ready
    SLICE_X43Y116        LUT4 (Prop_lut4_I2_O)        0.332    99.540 r  UART_BUFF/datao[7]_i_1/O
                         net (fo=8, routed)           1.188   100.728    UART_BUFF/datao[7]_i_1_n_0
    SLICE_X44Y127        FDRE                                         r  UART_BUFF/datao_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.488   104.913    UART_BUFF/clk_cpu
    SLICE_X44Y127        FDRE                                         r  UART_BUFF/datao_reg[0]/C
                         clock pessimism              0.180   105.093    
                         clock uncertainty           -0.205   104.888    
    SLICE_X44Y127        FDRE (Setup_fdre_C_CE)      -0.205   104.683    UART_BUFF/datao_reg[0]
  -------------------------------------------------------------------
                         required time                        104.683    
                         arrival time                        -100.728    
  -------------------------------------------------------------------
                         slack                                  3.956    

Slack (MET) :             4.115ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/datao_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        5.349ns  (logic 1.078ns (20.152%)  route 4.271ns (79.848%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 104.910 - 100.000 ) 
    Source Clock Delay      (SCD):    5.216ns = ( 95.216 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.614    95.216    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y137        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y137        FDRE (Prop_fdre_C_Q)         0.419    95.635 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=6, routed)           0.690    96.325    uart_tx_ctrl/txState[1]
    SLICE_X49Y137        LUT2 (Prop_lut2_I1_O)        0.327    96.652 r  uart_tx_ctrl/txBit_i_1/O
                         net (fo=40, routed)          2.556    99.208    UART_BUFF/uart_ready
    SLICE_X43Y116        LUT4 (Prop_lut4_I2_O)        0.332    99.540 r  UART_BUFF/datao[7]_i_1/O
                         net (fo=8, routed)           1.026   100.566    UART_BUFF/datao[7]_i_1_n_0
    SLICE_X44Y125        FDRE                                         r  UART_BUFF/datao_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.485   104.910    UART_BUFF/clk_cpu
    SLICE_X44Y125        FDRE                                         r  UART_BUFF/datao_reg[6]/C
                         clock pessimism              0.180   105.090    
                         clock uncertainty           -0.205   104.885    
    SLICE_X44Y125        FDRE (Setup_fdre_C_CE)      -0.205   104.680    UART_BUFF/datao_reg[6]
  -------------------------------------------------------------------
                         required time                        104.680    
                         arrival time                        -100.566    
  -------------------------------------------------------------------
                         slack                                  4.115    

Slack (MET) :             4.160ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[2]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        5.110ns  (logic 1.106ns (21.643%)  route 4.004ns (78.357%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 104.924 - 100.000 ) 
    Source Clock Delay      (SCD):    5.216ns = ( 95.216 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.614    95.216    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y137        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y137        FDRE (Prop_fdre_C_Q)         0.419    95.635 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=6, routed)           0.690    96.325    uart_tx_ctrl/txState[1]
    SLICE_X49Y137        LUT2 (Prop_lut2_I1_O)        0.327    96.652 r  uart_tx_ctrl/txBit_i_1/O
                         net (fo=40, routed)          2.556    99.208    UART_BUFF/uart_ready
    SLICE_X43Y116        LUT3 (Prop_lut3_I0_O)        0.360    99.568 r  UART_BUFF/head[7]_i_1/O
                         net (fo=24, routed)          0.758   100.326    UART_BUFF/update_head
    SLICE_X41Y115        FDRE                                         r  UART_BUFF/head_reg[2]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.499   104.924    UART_BUFF/clk_cpu
    SLICE_X41Y115        FDRE                                         r  UART_BUFF/head_reg[2]_rep__0/C
                         clock pessimism              0.180   105.104    
                         clock uncertainty           -0.205   104.899    
    SLICE_X41Y115        FDRE (Setup_fdre_C_CE)      -0.413   104.486    UART_BUFF/head_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        104.486    
                         arrival time                        -100.326    
  -------------------------------------------------------------------
                         slack                                  4.160    

Slack (MET) :             4.160ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        5.110ns  (logic 1.106ns (21.643%)  route 4.004ns (78.357%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 104.924 - 100.000 ) 
    Source Clock Delay      (SCD):    5.216ns = ( 95.216 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.614    95.216    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y137        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y137        FDRE (Prop_fdre_C_Q)         0.419    95.635 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=6, routed)           0.690    96.325    uart_tx_ctrl/txState[1]
    SLICE_X49Y137        LUT2 (Prop_lut2_I1_O)        0.327    96.652 r  uart_tx_ctrl/txBit_i_1/O
                         net (fo=40, routed)          2.556    99.208    UART_BUFF/uart_ready
    SLICE_X43Y116        LUT3 (Prop_lut3_I0_O)        0.360    99.568 r  UART_BUFF/head[7]_i_1/O
                         net (fo=24, routed)          0.758   100.326    UART_BUFF/update_head
    SLICE_X41Y115        FDRE                                         r  UART_BUFF/head_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.499   104.924    UART_BUFF/clk_cpu
    SLICE_X41Y115        FDRE                                         r  UART_BUFF/head_reg[3]/C
                         clock pessimism              0.180   105.104    
                         clock uncertainty           -0.205   104.899    
    SLICE_X41Y115        FDRE (Setup_fdre_C_CE)      -0.413   104.486    UART_BUFF/head_reg[3]
  -------------------------------------------------------------------
                         required time                        104.486    
                         arrival time                        -100.326    
  -------------------------------------------------------------------
                         slack                                  4.160    

Slack (MET) :             4.194ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        5.077ns  (logic 1.106ns (21.786%)  route 3.971ns (78.214%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 104.925 - 100.000 ) 
    Source Clock Delay      (SCD):    5.216ns = ( 95.216 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.614    95.216    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y137        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y137        FDRE (Prop_fdre_C_Q)         0.419    95.635 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=6, routed)           0.690    96.325    uart_tx_ctrl/txState[1]
    SLICE_X49Y137        LUT2 (Prop_lut2_I1_O)        0.327    96.652 r  uart_tx_ctrl/txBit_i_1/O
                         net (fo=40, routed)          2.556    99.208    UART_BUFF/uart_ready
    SLICE_X43Y116        LUT3 (Prop_lut3_I0_O)        0.360    99.568 r  UART_BUFF/head[7]_i_1/O
                         net (fo=24, routed)          0.725   100.293    UART_BUFF/update_head
    SLICE_X40Y114        FDRE                                         r  UART_BUFF/head_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.500   104.925    UART_BUFF/clk_cpu
    SLICE_X40Y114        FDRE                                         r  UART_BUFF/head_reg[0]/C
                         clock pessimism              0.180   105.105    
                         clock uncertainty           -0.205   104.900    
    SLICE_X40Y114        FDRE (Setup_fdre_C_CE)      -0.413   104.487    UART_BUFF/head_reg[0]
  -------------------------------------------------------------------
                         required time                        104.487    
                         arrival time                        -100.293    
  -------------------------------------------------------------------
                         slack                                  4.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.897ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/send_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.491ns  (logic 0.298ns (19.988%)  route 1.193ns (80.012%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.557     1.476    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y137        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y137        FDRE (Prop_fdre_C_Q)         0.141     1.617 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=5, routed)           0.292     1.910    uart_tx_ctrl/txState[0]
    SLICE_X49Y137        LUT2 (Prop_lut2_I0_O)        0.045     1.955 r  uart_tx_ctrl/txBit_i_1/O
                         net (fo=40, routed)          0.901     2.855    UART_BUFF/uart_ready
    SLICE_X42Y118        LUT5 (Prop_lut5_I0_O)        0.112     2.967 r  UART_BUFF/send_i_1/O
                         net (fo=1, routed)           0.000     2.967    UART_BUFF/send_i_1_n_0
    SLICE_X42Y118        FDRE                                         r  UART_BUFF/send_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.824     1.992    UART_BUFF/clk_cpu
    SLICE_X42Y118        FDRE                                         r  UART_BUFF/send_reg/C
                         clock pessimism             -0.245     1.746    
                         clock uncertainty            0.205     1.951    
    SLICE_X42Y118        FDRE (Hold_fdre_C_D)         0.120     2.071    UART_BUFF/send_reg
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           2.967    
  -------------------------------------------------------------------
                         slack                                  0.897    

Slack (MET) :             1.072ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/full_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.639ns  (logic 0.298ns (18.178%)  route 1.341ns (81.822%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.557     1.476    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y137        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y137        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=5, routed)           0.292     1.910    uart_tx_ctrl/txState[0]
    SLICE_X49Y137        LUT2 (Prop_lut2_I0_O)        0.045     1.955 f  uart_tx_ctrl/txBit_i_1/O
                         net (fo=40, routed)          1.049     3.004    uart_tx_ctrl/uart_ready
    SLICE_X43Y116        LUT5 (Prop_lut5_I0_O)        0.112     3.116 r  uart_tx_ctrl/full_i_1/O
                         net (fo=1, routed)           0.000     3.116    UART_BUFF/full_reg_0
    SLICE_X43Y116        FDRE                                         r  UART_BUFF/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.826     1.994    UART_BUFF/clk_cpu
    SLICE_X43Y116        FDRE                                         r  UART_BUFF/full_reg/C
                         clock pessimism             -0.245     1.748    
                         clock uncertainty            0.205     1.953    
    SLICE_X43Y116        FDRE (Hold_fdre_C_D)         0.091     2.044    UART_BUFF/full_reg
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           3.116    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.442ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[0]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.296ns (16.338%)  route 1.516ns (83.662%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.557     1.476    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y137        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y137        FDRE (Prop_fdre_C_Q)         0.141     1.617 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=5, routed)           0.292     1.910    uart_tx_ctrl/txState[0]
    SLICE_X49Y137        LUT2 (Prop_lut2_I0_O)        0.045     1.955 r  uart_tx_ctrl/txBit_i_1/O
                         net (fo=40, routed)          1.049     3.004    UART_BUFF/uart_ready
    SLICE_X43Y116        LUT3 (Prop_lut3_I0_O)        0.110     3.114 r  UART_BUFF/head[7]_i_1/O
                         net (fo=24, routed)          0.174     3.288    UART_BUFF/update_head
    SLICE_X43Y117        FDRE                                         r  UART_BUFF/head_reg[0]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.825     1.993    UART_BUFF/clk_cpu
    SLICE_X43Y117        FDRE                                         r  UART_BUFF/head_reg[0]_rep__0/C
                         clock pessimism             -0.245     1.747    
                         clock uncertainty            0.205     1.952    
    SLICE_X43Y117        FDRE (Hold_fdre_C_CE)       -0.106     1.846    UART_BUFF/head_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           3.288    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.442ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[0]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.296ns (16.338%)  route 1.516ns (83.662%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.557     1.476    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y137        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y137        FDRE (Prop_fdre_C_Q)         0.141     1.617 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=5, routed)           0.292     1.910    uart_tx_ctrl/txState[0]
    SLICE_X49Y137        LUT2 (Prop_lut2_I0_O)        0.045     1.955 r  uart_tx_ctrl/txBit_i_1/O
                         net (fo=40, routed)          1.049     3.004    UART_BUFF/uart_ready
    SLICE_X43Y116        LUT3 (Prop_lut3_I0_O)        0.110     3.114 r  UART_BUFF/head[7]_i_1/O
                         net (fo=24, routed)          0.174     3.288    UART_BUFF/update_head
    SLICE_X43Y117        FDRE                                         r  UART_BUFF/head_reg[0]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.825     1.993    UART_BUFF/clk_cpu
    SLICE_X43Y117        FDRE                                         r  UART_BUFF/head_reg[0]_rep__1/C
                         clock pessimism             -0.245     1.747    
                         clock uncertainty            0.205     1.952    
    SLICE_X43Y117        FDRE (Hold_fdre_C_CE)       -0.106     1.846    UART_BUFF/head_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           3.288    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.442ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[0]_rep__3/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.296ns (16.338%)  route 1.516ns (83.662%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.557     1.476    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y137        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y137        FDRE (Prop_fdre_C_Q)         0.141     1.617 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=5, routed)           0.292     1.910    uart_tx_ctrl/txState[0]
    SLICE_X49Y137        LUT2 (Prop_lut2_I0_O)        0.045     1.955 r  uart_tx_ctrl/txBit_i_1/O
                         net (fo=40, routed)          1.049     3.004    UART_BUFF/uart_ready
    SLICE_X43Y116        LUT3 (Prop_lut3_I0_O)        0.110     3.114 r  UART_BUFF/head[7]_i_1/O
                         net (fo=24, routed)          0.174     3.288    UART_BUFF/update_head
    SLICE_X43Y117        FDRE                                         r  UART_BUFF/head_reg[0]_rep__3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.825     1.993    UART_BUFF/clk_cpu
    SLICE_X43Y117        FDRE                                         r  UART_BUFF/head_reg[0]_rep__3/C
                         clock pessimism             -0.245     1.747    
                         clock uncertainty            0.205     1.952    
    SLICE_X43Y117        FDRE (Hold_fdre_C_CE)       -0.106     1.846    UART_BUFF/head_reg[0]_rep__3
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           3.288    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.442ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.296ns (16.338%)  route 1.516ns (83.662%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.557     1.476    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y137        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y137        FDRE (Prop_fdre_C_Q)         0.141     1.617 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=5, routed)           0.292     1.910    uart_tx_ctrl/txState[0]
    SLICE_X49Y137        LUT2 (Prop_lut2_I0_O)        0.045     1.955 r  uart_tx_ctrl/txBit_i_1/O
                         net (fo=40, routed)          1.049     3.004    UART_BUFF/uart_ready
    SLICE_X43Y116        LUT3 (Prop_lut3_I0_O)        0.110     3.114 r  UART_BUFF/head[7]_i_1/O
                         net (fo=24, routed)          0.174     3.288    UART_BUFF/update_head
    SLICE_X43Y117        FDRE                                         r  UART_BUFF/head_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.825     1.993    UART_BUFF/clk_cpu
    SLICE_X43Y117        FDRE                                         r  UART_BUFF/head_reg[6]/C
                         clock pessimism             -0.245     1.747    
                         clock uncertainty            0.205     1.952    
    SLICE_X43Y117        FDRE (Hold_fdre_C_CE)       -0.106     1.846    UART_BUFF/head_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           3.288    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.442ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.296ns (16.338%)  route 1.516ns (83.662%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.557     1.476    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y137        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y137        FDRE (Prop_fdre_C_Q)         0.141     1.617 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=5, routed)           0.292     1.910    uart_tx_ctrl/txState[0]
    SLICE_X49Y137        LUT2 (Prop_lut2_I0_O)        0.045     1.955 r  uart_tx_ctrl/txBit_i_1/O
                         net (fo=40, routed)          1.049     3.004    UART_BUFF/uart_ready
    SLICE_X43Y116        LUT3 (Prop_lut3_I0_O)        0.110     3.114 r  UART_BUFF/head[7]_i_1/O
                         net (fo=24, routed)          0.174     3.288    UART_BUFF/update_head
    SLICE_X43Y117        FDRE                                         r  UART_BUFF/head_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.825     1.993    UART_BUFF/clk_cpu
    SLICE_X43Y117        FDRE                                         r  UART_BUFF/head_reg[7]/C
                         clock pessimism             -0.245     1.747    
                         clock uncertainty            0.205     1.952    
    SLICE_X43Y117        FDRE (Hold_fdre_C_CE)       -0.106     1.846    UART_BUFF/head_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           3.288    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.495ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.889ns  (logic 0.296ns (15.666%)  route 1.593ns (84.334%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.557     1.476    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y137        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y137        FDRE (Prop_fdre_C_Q)         0.141     1.617 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=5, routed)           0.292     1.910    uart_tx_ctrl/txState[0]
    SLICE_X49Y137        LUT2 (Prop_lut2_I0_O)        0.045     1.955 r  uart_tx_ctrl/txBit_i_1/O
                         net (fo=40, routed)          1.049     3.004    UART_BUFF/uart_ready
    SLICE_X43Y116        LUT3 (Prop_lut3_I0_O)        0.110     3.114 r  UART_BUFF/head[7]_i_1/O
                         net (fo=24, routed)          0.252     3.366    UART_BUFF/update_head
    SLICE_X42Y115        FDRE                                         r  UART_BUFF/head_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.827     1.995    UART_BUFF/clk_cpu
    SLICE_X42Y115        FDRE                                         r  UART_BUFF/head_reg[4]/C
                         clock pessimism             -0.245     1.749    
                         clock uncertainty            0.205     1.954    
    SLICE_X42Y115        FDRE (Hold_fdre_C_CE)       -0.083     1.871    UART_BUFF/head_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           3.366    
  -------------------------------------------------------------------
                         slack                                  1.495    

Slack (MET) :             1.500ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[0]_rep__2/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.871ns  (logic 0.296ns (15.819%)  route 1.575ns (84.181%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.557     1.476    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y137        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y137        FDRE (Prop_fdre_C_Q)         0.141     1.617 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=5, routed)           0.292     1.910    uart_tx_ctrl/txState[0]
    SLICE_X49Y137        LUT2 (Prop_lut2_I0_O)        0.045     1.955 r  uart_tx_ctrl/txBit_i_1/O
                         net (fo=40, routed)          1.049     3.004    UART_BUFF/uart_ready
    SLICE_X43Y116        LUT3 (Prop_lut3_I0_O)        0.110     3.114 r  UART_BUFF/head[7]_i_1/O
                         net (fo=24, routed)          0.234     3.348    UART_BUFF/update_head
    SLICE_X41Y117        FDRE                                         r  UART_BUFF/head_reg[0]_rep__2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.827     1.995    UART_BUFF/clk_cpu
    SLICE_X41Y117        FDRE                                         r  UART_BUFF/head_reg[0]_rep__2/C
                         clock pessimism             -0.245     1.749    
                         clock uncertainty            0.205     1.954    
    SLICE_X41Y117        FDRE (Hold_fdre_C_CE)       -0.106     1.848    UART_BUFF/head_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           3.348    
  -------------------------------------------------------------------
                         slack                                  1.500    

Slack (MET) :             1.500ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[1]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.871ns  (logic 0.296ns (15.819%)  route 1.575ns (84.181%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.557     1.476    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y137        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y137        FDRE (Prop_fdre_C_Q)         0.141     1.617 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=5, routed)           0.292     1.910    uart_tx_ctrl/txState[0]
    SLICE_X49Y137        LUT2 (Prop_lut2_I0_O)        0.045     1.955 r  uart_tx_ctrl/txBit_i_1/O
                         net (fo=40, routed)          1.049     3.004    UART_BUFF/uart_ready
    SLICE_X43Y116        LUT3 (Prop_lut3_I0_O)        0.110     3.114 r  UART_BUFF/head[7]_i_1/O
                         net (fo=24, routed)          0.234     3.348    UART_BUFF/update_head
    SLICE_X41Y117        FDRE                                         r  UART_BUFF/head_reg[1]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.827     1.995    UART_BUFF/clk_cpu
    SLICE_X41Y117        FDRE                                         r  UART_BUFF/head_reg[1]_rep__0/C
                         clock pessimism             -0.245     1.749    
                         clock uncertainty            0.205     1.954    
    SLICE_X41Y117        FDRE (Hold_fdre_C_CE)       -0.106     1.848    UART_BUFF/head_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           3.348    
  -------------------------------------------------------------------
                         slack                                  1.500    





---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       17.023ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.023ns  (required time - arrival time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DEBUG_CTRL/start_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout3 rise@100.000ns - clkout2 rise@80.000ns)
  Data Path Delay:        2.562ns  (logic 0.580ns (22.637%)  route 1.982ns (77.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 104.929 - 100.000 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 85.228 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    80.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    85.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    81.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    83.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    83.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.623    85.228    BTN_SCAN/clk_disp
    SLICE_X53Y96         FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.456    85.684 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=5, routed)           1.982    87.666    DEBUG_CTRL/LED_OBUF[8]
    SLICE_X57Y99         LUT6 (Prop_lut6_I1_O)        0.124    87.790 r  DEBUG_CTRL/start_i_1/O
                         net (fo=1, routed)           0.000    87.790    DEBUG_CTRL/start_i_1_n_0
    SLICE_X57Y99         FDRE                                         r  DEBUG_CTRL/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.503   104.929    DEBUG_CTRL/clk_cpu
    SLICE_X57Y99         FDRE                                         r  DEBUG_CTRL/start_reg/C
                         clock pessimism              0.079   105.007    
                         clock uncertainty           -0.226   104.781    
    SLICE_X57Y99         FDRE (Setup_fdre_C_D)        0.031   104.812    DEBUG_CTRL/start_reg
  -------------------------------------------------------------------
                         required time                        104.812    
                         arrival time                         -87.790    
  -------------------------------------------------------------------
                         slack                                 17.023    

Slack (MET) :             17.435ns  (required time - arrival time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DEBUG_CTRL/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout3 rise@100.000ns - clkout2 rise@80.000ns)
  Data Path Delay:        2.147ns  (logic 0.580ns (27.010%)  route 1.567ns (72.990%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 104.929 - 100.000 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 85.228 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    80.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    85.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    81.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    83.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    83.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.623    85.228    BTN_SCAN/clk_disp
    SLICE_X53Y96         FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.456    85.684 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=5, routed)           1.567    87.251    BTN_SCAN/LED_OBUF[0]
    SLICE_X57Y99         LUT5 (Prop_lut5_I0_O)        0.124    87.375 r  BTN_SCAN/done_i_1/O
                         net (fo=1, routed)           0.000    87.375    DEBUG_CTRL/done_reg_0
    SLICE_X57Y99         FDRE                                         r  DEBUG_CTRL/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.503   104.929    DEBUG_CTRL/clk_cpu
    SLICE_X57Y99         FDRE                                         r  DEBUG_CTRL/done_reg/C
                         clock pessimism              0.079   105.007    
                         clock uncertainty           -0.226   104.781    
    SLICE_X57Y99         FDRE (Setup_fdre_C_D)        0.029   104.810    DEBUG_CTRL/done_reg
  -------------------------------------------------------------------
                         required time                        104.810    
                         arrival time                         -87.375    
  -------------------------------------------------------------------
                         slack                                 17.435    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DEBUG_CTRL/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.186ns (23.385%)  route 0.609ns (76.615%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.562     1.483    BTN_SCAN/clk_disp
    SLICE_X53Y96         FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=5, routed)           0.609     2.234    BTN_SCAN/LED_OBUF[0]
    SLICE_X57Y99         LUT5 (Prop_lut5_I0_O)        0.045     2.279 r  BTN_SCAN/done_i_1/O
                         net (fo=1, routed)           0.000     2.279    DEBUG_CTRL/done_reg_0
    SLICE_X57Y99         FDRE                                         r  DEBUG_CTRL/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.834     2.001    DEBUG_CTRL/clk_cpu
    SLICE_X57Y99         FDRE                                         r  DEBUG_CTRL/done_reg/C
                         clock pessimism             -0.190     1.811    
                         clock uncertainty            0.226     2.037    
    SLICE_X57Y99         FDRE (Hold_fdre_C_D)         0.091     2.128    DEBUG_CTRL/done_reg
  -------------------------------------------------------------------
                         required time                         -2.128    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DEBUG_CTRL/start_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.186ns (18.486%)  route 0.820ns (81.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.562     1.483    BTN_SCAN/clk_disp
    SLICE_X53Y96         FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=5, routed)           0.820     2.445    DEBUG_CTRL/LED_OBUF[8]
    SLICE_X57Y99         LUT6 (Prop_lut6_I1_O)        0.045     2.490 r  DEBUG_CTRL/start_i_1/O
                         net (fo=1, routed)           0.000     2.490    DEBUG_CTRL/start_i_1_n_0
    SLICE_X57Y99         FDRE                                         r  DEBUG_CTRL/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.834     2.001    DEBUG_CTRL/clk_cpu
    SLICE_X57Y99         FDRE                                         r  DEBUG_CTRL/start_reg/C
                         clock pessimism             -0.190     1.811    
                         clock uncertainty            0.226     2.037    
    SLICE_X57Y99         FDRE (Hold_fdre_C_D)         0.092     2.129    DEBUG_CTRL/start_reg
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.490    
  -------------------------------------------------------------------
                         slack                                  0.361    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       36.617ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.730ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.617ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[28][2]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        15.710ns  (logic 0.518ns (3.297%)  route 15.192ns (96.703%))
  Logic Levels:           0  
  Clock Path Skew:        2.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.790ns = ( 57.790 - 50.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.619     5.223    clk_cpu
    SLICE_X10Y121        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.518     5.741 f  rst_all_reg/Q
                         net (fo=1407, routed)       15.192    20.933    core/register/rst_all
    SLICE_X54Y80         FDCE                                         f  core/register/register_reg[28][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.856    55.281    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.121    55.402 f  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.644    56.046    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    56.300 f  data_reg[255][7]_i_3/O
                         net (fo=3756, routed)        1.490    57.790    core/register/debug_clk
    SLICE_X54Y80         FDCE                                         r  core/register/register_reg[28][2]/C  (IS_INVERTED)
                         clock pessimism              0.179    57.970    
                         clock uncertainty           -0.106    57.864    
    SLICE_X54Y80         FDCE (Recov_fdce_C_CLR)     -0.314    57.550    core/register/register_reg[28][2]
  -------------------------------------------------------------------
                         required time                         57.550    
                         arrival time                         -20.933    
  -------------------------------------------------------------------
                         slack                                 36.617    

Slack (MET) :             36.785ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[12][5]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        15.542ns  (logic 0.518ns (3.333%)  route 15.024ns (96.667%))
  Logic Levels:           0  
  Clock Path Skew:        2.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.791ns = ( 57.791 - 50.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.619     5.223    clk_cpu
    SLICE_X10Y121        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.518     5.741 f  rst_all_reg/Q
                         net (fo=1407, routed)       15.024    20.766    core/register/rst_all
    SLICE_X50Y75         FDCE                                         f  core/register/register_reg[12][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.856    55.281    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.121    55.402 f  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.644    56.046    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    56.300 f  data_reg[255][7]_i_3/O
                         net (fo=3756, routed)        1.491    57.791    core/register/debug_clk
    SLICE_X50Y75         FDCE                                         r  core/register/register_reg[12][5]/C  (IS_INVERTED)
                         clock pessimism              0.179    57.971    
                         clock uncertainty           -0.106    57.865    
    SLICE_X50Y75         FDCE (Recov_fdce_C_CLR)     -0.314    57.551    core/register/register_reg[12][5]
  -------------------------------------------------------------------
                         required time                         57.551    
                         arrival time                         -20.766    
  -------------------------------------------------------------------
                         slack                                 36.785    

Slack (MET) :             36.806ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[28][5]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        15.524ns  (logic 0.518ns (3.337%)  route 15.006ns (96.663%))
  Logic Levels:           0  
  Clock Path Skew:        2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.794ns = ( 57.794 - 50.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.619     5.223    clk_cpu
    SLICE_X10Y121        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.518     5.741 f  rst_all_reg/Q
                         net (fo=1407, routed)       15.006    20.748    core/register/rst_all
    SLICE_X54Y83         FDCE                                         f  core/register/register_reg[28][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.856    55.281    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.121    55.402 f  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.644    56.046    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    56.300 f  data_reg[255][7]_i_3/O
                         net (fo=3756, routed)        1.494    57.794    core/register/debug_clk
    SLICE_X54Y83         FDCE                                         r  core/register/register_reg[28][5]/C  (IS_INVERTED)
                         clock pessimism              0.179    57.974    
                         clock uncertainty           -0.106    57.868    
    SLICE_X54Y83         FDCE (Recov_fdce_C_CLR)     -0.314    57.554    core/register/register_reg[28][5]
  -------------------------------------------------------------------
                         required time                         57.554    
                         arrival time                         -20.748    
  -------------------------------------------------------------------
                         slack                                 36.806    

Slack (MET) :             36.839ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[13][5]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        15.403ns  (logic 0.518ns (3.363%)  route 14.885ns (96.637%))
  Logic Levels:           0  
  Clock Path Skew:        2.749ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.793ns = ( 57.793 - 50.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.619     5.223    clk_cpu
    SLICE_X10Y121        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.518     5.741 f  rst_all_reg/Q
                         net (fo=1407, routed)       14.885    20.626    core/register/rst_all
    SLICE_X49Y75         FDCE                                         f  core/register/register_reg[13][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.856    55.281    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.121    55.402 f  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.644    56.046    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    56.300 f  data_reg[255][7]_i_3/O
                         net (fo=3756, routed)        1.493    57.793    core/register/debug_clk
    SLICE_X49Y75         FDCE                                         r  core/register/register_reg[13][5]/C  (IS_INVERTED)
                         clock pessimism              0.179    57.973    
                         clock uncertainty           -0.106    57.867    
    SLICE_X49Y75         FDCE (Recov_fdce_C_CLR)     -0.402    57.465    core/register/register_reg[13][5]
  -------------------------------------------------------------------
                         required time                         57.465    
                         arrival time                         -20.626    
  -------------------------------------------------------------------
                         slack                                 36.839    

Slack (MET) :             36.844ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[24][2]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        15.394ns  (logic 0.518ns (3.365%)  route 14.876ns (96.635%))
  Logic Levels:           0  
  Clock Path Skew:        2.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.790ns = ( 57.790 - 50.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.619     5.223    clk_cpu
    SLICE_X10Y121        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.518     5.741 f  rst_all_reg/Q
                         net (fo=1407, routed)       14.876    20.617    core/register/rst_all
    SLICE_X52Y80         FDCE                                         f  core/register/register_reg[24][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.856    55.281    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.121    55.402 f  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.644    56.046    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    56.300 f  data_reg[255][7]_i_3/O
                         net (fo=3756, routed)        1.490    57.790    core/register/debug_clk
    SLICE_X52Y80         FDCE                                         r  core/register/register_reg[24][2]/C  (IS_INVERTED)
                         clock pessimism              0.179    57.970    
                         clock uncertainty           -0.106    57.864    
    SLICE_X52Y80         FDCE (Recov_fdce_C_CLR)     -0.402    57.462    core/register/register_reg[24][2]
  -------------------------------------------------------------------
                         required time                         57.462    
                         arrival time                         -20.617    
  -------------------------------------------------------------------
                         slack                                 36.844    

Slack (MET) :             36.854ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[31][5]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        15.389ns  (logic 0.518ns (3.366%)  route 14.871ns (96.634%))
  Logic Levels:           0  
  Clock Path Skew:        2.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.795ns = ( 57.795 - 50.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.619     5.223    clk_cpu
    SLICE_X10Y121        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.518     5.741 f  rst_all_reg/Q
                         net (fo=1407, routed)       14.871    20.612    core/register/rst_all
    SLICE_X52Y84         FDCE                                         f  core/register/register_reg[31][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.856    55.281    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.121    55.402 f  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.644    56.046    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    56.300 f  data_reg[255][7]_i_3/O
                         net (fo=3756, routed)        1.495    57.795    core/register/debug_clk
    SLICE_X52Y84         FDCE                                         r  core/register/register_reg[31][5]/C  (IS_INVERTED)
                         clock pessimism              0.179    57.975    
                         clock uncertainty           -0.106    57.869    
    SLICE_X52Y84         FDCE (Recov_fdce_C_CLR)     -0.402    57.467    core/register/register_reg[31][5]
  -------------------------------------------------------------------
                         required time                         57.467    
                         arrival time                         -20.612    
  -------------------------------------------------------------------
                         slack                                 36.854    

Slack (MET) :             36.859ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[25][5]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        15.384ns  (logic 0.518ns (3.367%)  route 14.866ns (96.633%))
  Logic Levels:           0  
  Clock Path Skew:        2.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.795ns = ( 57.795 - 50.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.619     5.223    clk_cpu
    SLICE_X10Y121        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.518     5.741 f  rst_all_reg/Q
                         net (fo=1407, routed)       14.866    20.608    core/register/rst_all
    SLICE_X53Y84         FDCE                                         f  core/register/register_reg[25][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.856    55.281    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.121    55.402 f  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.644    56.046    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    56.300 f  data_reg[255][7]_i_3/O
                         net (fo=3756, routed)        1.495    57.795    core/register/debug_clk
    SLICE_X53Y84         FDCE                                         r  core/register/register_reg[25][5]/C  (IS_INVERTED)
                         clock pessimism              0.179    57.975    
                         clock uncertainty           -0.106    57.869    
    SLICE_X53Y84         FDCE (Recov_fdce_C_CLR)     -0.402    57.467    core/register/register_reg[25][5]
  -------------------------------------------------------------------
                         required time                         57.467    
                         arrival time                         -20.608    
  -------------------------------------------------------------------
                         slack                                 36.859    

Slack (MET) :             36.928ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[4][5]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        15.401ns  (logic 0.518ns (3.363%)  route 14.883ns (96.637%))
  Logic Levels:           0  
  Clock Path Skew:        2.749ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.793ns = ( 57.793 - 50.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.619     5.223    clk_cpu
    SLICE_X10Y121        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.518     5.741 f  rst_all_reg/Q
                         net (fo=1407, routed)       14.883    20.625    core/register/rst_all
    SLICE_X50Y76         FDCE                                         f  core/register/register_reg[4][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.856    55.281    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.121    55.402 f  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.644    56.046    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    56.300 f  data_reg[255][7]_i_3/O
                         net (fo=3756, routed)        1.493    57.793    core/register/debug_clk
    SLICE_X50Y76         FDCE                                         r  core/register/register_reg[4][5]/C  (IS_INVERTED)
                         clock pessimism              0.179    57.973    
                         clock uncertainty           -0.106    57.867    
    SLICE_X50Y76         FDCE (Recov_fdce_C_CLR)     -0.314    57.553    core/register/register_reg[4][5]
  -------------------------------------------------------------------
                         required time                         57.553    
                         arrival time                         -20.625    
  -------------------------------------------------------------------
                         slack                                 36.928    

Slack (MET) :             36.997ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[19][2]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        15.241ns  (logic 0.518ns (3.399%)  route 14.723ns (96.601%))
  Logic Levels:           0  
  Clock Path Skew:        2.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.790ns = ( 57.790 - 50.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.619     5.223    clk_cpu
    SLICE_X10Y121        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.518     5.741 f  rst_all_reg/Q
                         net (fo=1407, routed)       14.723    20.464    core/register/rst_all
    SLICE_X53Y79         FDCE                                         f  core/register/register_reg[19][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.856    55.281    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.121    55.402 f  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.644    56.046    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    56.300 f  data_reg[255][7]_i_3/O
                         net (fo=3756, routed)        1.490    57.790    core/register/debug_clk
    SLICE_X53Y79         FDCE                                         r  core/register/register_reg[19][2]/C  (IS_INVERTED)
                         clock pessimism              0.179    57.970    
                         clock uncertainty           -0.106    57.864    
    SLICE_X53Y79         FDCE (Recov_fdce_C_CLR)     -0.402    57.462    core/register/register_reg[19][2]
  -------------------------------------------------------------------
                         required time                         57.462    
                         arrival time                         -20.464    
  -------------------------------------------------------------------
                         slack                                 36.997    

Slack (MET) :             37.002ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[8][5]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        15.241ns  (logic 0.518ns (3.399%)  route 14.723ns (96.601%))
  Logic Levels:           0  
  Clock Path Skew:        2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.794ns = ( 57.794 - 50.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.619     5.223    clk_cpu
    SLICE_X10Y121        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.518     5.741 f  rst_all_reg/Q
                         net (fo=1407, routed)       14.723    20.464    core/register/rst_all
    SLICE_X51Y77         FDCE                                         f  core/register/register_reg[8][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.856    55.281    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.121    55.402 f  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.644    56.046    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    56.300 f  data_reg[255][7]_i_3/O
                         net (fo=3756, routed)        1.494    57.794    core/register/debug_clk
    SLICE_X51Y77         FDCE                                         r  core/register/register_reg[8][5]/C  (IS_INVERTED)
                         clock pessimism              0.179    57.974    
                         clock uncertainty           -0.106    57.868    
    SLICE_X51Y77         FDCE (Recov_fdce_C_CLR)     -0.402    57.466    core/register/register_reg[8][5]
  -------------------------------------------------------------------
                         required time                         57.466    
                         arrival time                         -20.464    
  -------------------------------------------------------------------
                         slack                                 37.002    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/IR_EX_reg[26]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 0.164ns (6.789%)  route 2.252ns (93.211%))
  Logic Levels:           0  
  Clock Path Skew:        1.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.481ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.561     1.482    clk_cpu
    SLICE_X10Y121        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.164     1.646 f  rst_all_reg/Q
                         net (fo=1407, routed)        2.252     3.898    core/reg_ID_EX/rst_all
    SLICE_X42Y101        FDCE                                         f  core/reg_ID_EX/IR_EX_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.010     2.178    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.057     2.235 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.305     2.539    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.646 r  data_reg[255][7]_i_3/O
                         net (fo=3756, routed)        0.834     3.481    core/reg_ID_EX/debug_clk
    SLICE_X42Y101        FDCE                                         r  core/reg_ID_EX/IR_EX_reg[26]/C
                         clock pessimism             -0.245     3.235    
    SLICE_X42Y101        FDCE (Remov_fdce_C_CLR)     -0.067     3.168    core/reg_ID_EX/IR_EX_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.168    
                         arrival time                           3.898    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/IR_EX_reg[27]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 0.164ns (6.789%)  route 2.252ns (93.211%))
  Logic Levels:           0  
  Clock Path Skew:        1.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.481ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.561     1.482    clk_cpu
    SLICE_X10Y121        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.164     1.646 f  rst_all_reg/Q
                         net (fo=1407, routed)        2.252     3.898    core/reg_ID_EX/rst_all
    SLICE_X42Y101        FDCE                                         f  core/reg_ID_EX/IR_EX_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.010     2.178    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.057     2.235 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.305     2.539    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.646 r  data_reg[255][7]_i_3/O
                         net (fo=3756, routed)        0.834     3.481    core/reg_ID_EX/debug_clk
    SLICE_X42Y101        FDCE                                         r  core/reg_ID_EX/IR_EX_reg[27]/C
                         clock pessimism             -0.245     3.235    
    SLICE_X42Y101        FDCE (Remov_fdce_C_CLR)     -0.067     3.168    core/reg_ID_EX/IR_EX_reg[27]
  -------------------------------------------------------------------
                         required time                         -3.168    
                         arrival time                           3.898    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[24]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 0.164ns (6.789%)  route 2.252ns (93.211%))
  Logic Levels:           0  
  Clock Path Skew:        1.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.481ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.561     1.482    clk_cpu
    SLICE_X10Y121        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.164     1.646 f  rst_all_reg/Q
                         net (fo=1407, routed)        2.252     3.898    core/reg_ID_EX/rst_all
    SLICE_X42Y101        FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.010     2.178    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.057     2.235 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.305     2.539    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.646 r  data_reg[255][7]_i_3/O
                         net (fo=3756, routed)        0.834     3.481    core/reg_ID_EX/debug_clk
    SLICE_X42Y101        FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[24]/C
                         clock pessimism             -0.245     3.235    
    SLICE_X42Y101        FDCE (Remov_fdce_C_CLR)     -0.067     3.168    core/reg_ID_EX/PCurrent_EX_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.168    
                         arrival time                           3.898    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/isFlushed_reg/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 0.164ns (6.789%)  route 2.252ns (93.211%))
  Logic Levels:           0  
  Clock Path Skew:        1.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.481ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.561     1.482    clk_cpu
    SLICE_X10Y121        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.164     1.646 f  rst_all_reg/Q
                         net (fo=1407, routed)        2.252     3.898    core/reg_MEM_WB/rst_all
    SLICE_X42Y101        FDCE                                         f  core/reg_MEM_WB/isFlushed_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.010     2.178    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.057     2.235 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.305     2.539    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.646 r  data_reg[255][7]_i_3/O
                         net (fo=3756, routed)        0.834     3.481    core/reg_MEM_WB/debug_clk
    SLICE_X42Y101        FDCE                                         r  core/reg_MEM_WB/isFlushed_reg/C
                         clock pessimism             -0.245     3.235    
    SLICE_X42Y101        FDCE (Remov_fdce_C_CLR)     -0.067     3.168    core/reg_MEM_WB/isFlushed_reg
  -------------------------------------------------------------------
                         required time                         -3.168    
                         arrival time                           3.898    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[26]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 0.164ns (6.789%)  route 2.252ns (93.211%))
  Logic Levels:           0  
  Clock Path Skew:        1.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.481ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.561     1.482    clk_cpu
    SLICE_X10Y121        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.164     1.646 f  rst_all_reg/Q
                         net (fo=1407, routed)        2.252     3.898    core/reg_EXE_MEM/rst_all
    SLICE_X43Y101        FDCE                                         f  core/reg_EXE_MEM/IR_MEM_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.010     2.178    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.057     2.235 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.305     2.539    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.646 r  data_reg[255][7]_i_3/O
                         net (fo=3756, routed)        0.834     3.481    core/reg_EXE_MEM/debug_clk
    SLICE_X43Y101        FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[26]/C
                         clock pessimism             -0.245     3.235    
    SLICE_X43Y101        FDCE (Remov_fdce_C_CLR)     -0.092     3.143    core/reg_EXE_MEM/IR_MEM_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.143    
                         arrival time                           3.898    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[27]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 0.164ns (6.789%)  route 2.252ns (93.211%))
  Logic Levels:           0  
  Clock Path Skew:        1.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.481ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.561     1.482    clk_cpu
    SLICE_X10Y121        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.164     1.646 f  rst_all_reg/Q
                         net (fo=1407, routed)        2.252     3.898    core/reg_EXE_MEM/rst_all
    SLICE_X43Y101        FDCE                                         f  core/reg_EXE_MEM/IR_MEM_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.010     2.178    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.057     2.235 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.305     2.539    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.646 r  data_reg[255][7]_i_3/O
                         net (fo=3756, routed)        0.834     3.481    core/reg_EXE_MEM/debug_clk
    SLICE_X43Y101        FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[27]/C
                         clock pessimism             -0.245     3.235    
    SLICE_X43Y101        FDCE (Remov_fdce_C_CLR)     -0.092     3.143    core/reg_EXE_MEM/IR_MEM_reg[27]
  -------------------------------------------------------------------
                         required time                         -3.143    
                         arrival time                           3.898    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[26]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 0.164ns (6.789%)  route 2.252ns (93.211%))
  Logic Levels:           0  
  Clock Path Skew:        1.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.481ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.561     1.482    clk_cpu
    SLICE_X10Y121        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.164     1.646 f  rst_all_reg/Q
                         net (fo=1407, routed)        2.252     3.898    core/reg_ID_EX/rst_all
    SLICE_X43Y101        FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.010     2.178    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.057     2.235 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.305     2.539    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.646 r  data_reg[255][7]_i_3/O
                         net (fo=3756, routed)        0.834     3.481    core/reg_ID_EX/debug_clk
    SLICE_X43Y101        FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[26]/C
                         clock pessimism             -0.245     3.235    
    SLICE_X43Y101        FDCE (Remov_fdce_C_CLR)     -0.092     3.143    core/reg_ID_EX/PCurrent_EX_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.143    
                         arrival time                           3.898    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             1.111ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[27]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.772ns  (logic 0.164ns (5.916%)  route 2.608ns (94.084%))
  Logic Levels:           0  
  Clock Path Skew:        1.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.481ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.561     1.482    clk_cpu
    SLICE_X10Y121        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.164     1.646 f  rst_all_reg/Q
                         net (fo=1407, routed)        2.608     4.254    core/reg_ID_EX/rst_all
    SLICE_X44Y100        FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.010     2.178    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.057     2.235 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.305     2.539    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.646 r  data_reg[255][7]_i_3/O
                         net (fo=3756, routed)        0.834     3.481    core/reg_ID_EX/debug_clk
    SLICE_X44Y100        FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[27]/C
                         clock pessimism             -0.245     3.235    
    SLICE_X44Y100        FDCE (Remov_fdce_C_CLR)     -0.092     3.143    core/reg_ID_EX/PCurrent_EX_reg[27]
  -------------------------------------------------------------------
                         required time                         -3.143    
                         arrival time                           4.254    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.187ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/PCurrent_MEM_reg[26]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 0.164ns (5.710%)  route 2.708ns (94.290%))
  Logic Levels:           0  
  Clock Path Skew:        1.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.480ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.561     1.482    clk_cpu
    SLICE_X10Y121        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.164     1.646 f  rst_all_reg/Q
                         net (fo=1407, routed)        2.708     4.355    core/reg_EXE_MEM/rst_all
    SLICE_X46Y101        FDCE                                         f  core/reg_EXE_MEM/PCurrent_MEM_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.010     2.178    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.057     2.235 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.305     2.539    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.646 r  data_reg[255][7]_i_3/O
                         net (fo=3756, routed)        0.833     3.480    core/reg_EXE_MEM/debug_clk
    SLICE_X46Y101        FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[26]/C
                         clock pessimism             -0.245     3.234    
    SLICE_X46Y101        FDCE (Remov_fdce_C_CLR)     -0.067     3.167    core/reg_EXE_MEM/PCurrent_MEM_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.167    
                         arrival time                           4.355    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.187ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[26]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 0.164ns (5.710%)  route 2.708ns (94.290%))
  Logic Levels:           0  
  Clock Path Skew:        1.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.480ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.561     1.482    clk_cpu
    SLICE_X10Y121        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.164     1.646 f  rst_all_reg/Q
                         net (fo=1407, routed)        2.708     4.355    core/reg_MEM_WB/rst_all
    SLICE_X46Y101        FDCE                                         f  core/reg_MEM_WB/IR_WB_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.010     2.178    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.057     2.235 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.305     2.539    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.646 r  data_reg[255][7]_i_3/O
                         net (fo=3756, routed)        0.833     3.480    core/reg_MEM_WB/debug_clk
    SLICE_X46Y101        FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[26]/C
                         clock pessimism             -0.245     3.234    
    SLICE_X46Y101        FDCE (Remov_fdce_C_CLR)     -0.067     3.167    core/reg_MEM_WB/IR_WB_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.167    
                         arrival time                           4.355    
  -------------------------------------------------------------------
                         slack                                  1.187    





