#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x12f818790 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
P_0x12f8193b0 .param/l "C_WIDTH" 0 2 5, +C4<00000000000000000000000000000010>;
P_0x12f8193f0 .param/l "FEATURES" 0 2 4, +C4<00000000000000000000000000000010>;
P_0x12f819430 .param/l "WIDTH" 0 2 3, +C4<00000000000000000000000000001000>;
v0x12f8369a0 .array "feature_values", 1 0, 7 0;
v0x12f836a50_0 .var "features", 15 0;
v0x12f836af0_0 .net "r_class", 1 0, L_0x12f83b3f0;  1 drivers
v0x12f836be0_0 .net "r_value", 7 0, L_0x12f83b340;  1 drivers
v0x12f836cb0 .array "weight_values", 7 0, 7 0;
v0x12f836d80_0 .var "weights", 63 0;
S_0x12f814840 .scope module, "dut" "linear_classifier" 2 22, 3 1 0, S_0x12f818790;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "features";
    .port_info 1 /INPUT 64 "weights";
    .port_info 2 /OUTPUT 8 "r_value";
    .port_info 3 /OUTPUT 2 "r_class";
P_0x12f810ef0 .param/l "CLASSES" 1 3 8, +C4<00000000000000000000000000000100>;
P_0x12f810f30 .param/l "C_WIDTH" 0 3 1, +C4<00000000000000000000000000000010>;
P_0x12f810f70 .param/l "FEATURES" 0 3 1, +C4<00000000000000000000000000000010>;
P_0x12f810fb0 .param/l "WIDTH" 0 3 1, +C4<00000000000000000000000000001000>;
v0x12f835760 .array "class_sums", 3 0;
v0x12f835760_0 .net v0x12f835760 0, 7 0, L_0x12f837170; 1 drivers
v0x12f835760_1 .net v0x12f835760 1, 7 0, L_0x12f837dd0; 1 drivers
v0x12f835760_2 .net v0x12f835760 2, 7 0, L_0x12f838a30; 1 drivers
v0x12f835760_3 .net v0x12f835760 3, 7 0, L_0x12f839610; 1 drivers
v0x12f835890_0 .net "features", 15 0, v0x12f836a50_0;  1 drivers
v0x12f835920_0 .net "max_inputs", 31 0, L_0x12f83a120;  1 drivers
v0x12f8359f0 .array "products", 7 0;
v0x12f8359f0_0 .net v0x12f8359f0 0, 7 0, L_0x12f837430; 1 drivers
v0x12f8359f0_1 .net v0x12f8359f0 1, 7 0, L_0x12f837690; 1 drivers
v0x12f8359f0_2 .net v0x12f8359f0 2, 7 0, L_0x12f838150; 1 drivers
v0x12f8359f0_3 .net v0x12f8359f0 3, 7 0, L_0x12f838330; 1 drivers
v0x12f8359f0_4 .net v0x12f8359f0 4, 7 0, L_0x12f838cb0; 1 drivers
v0x12f8359f0_5 .net v0x12f8359f0 5, 7 0, L_0x12f838ed0; 1 drivers
v0x12f8359f0_6 .net v0x12f8359f0 6, 7 0, L_0x12f839b00; 1 drivers
v0x12f8359f0_7 .net v0x12f8359f0 7, 7 0, L_0x12f839ce0; 1 drivers
v0x12f835b20_0 .net "r_class", 1 0, L_0x12f83b3f0;  alias, 1 drivers
v0x12f835c00_0 .net "r_value", 7 0, L_0x12f83b340;  alias, 1 drivers
v0x12f835cb0_0 .net "weights", 63 0, v0x12f836d80_0;  1 drivers
L_0x12f8372b0 .part v0x12f836a50_0, 0, 8;
L_0x12f837350 .part v0x12f836d80_0, 0, 8;
L_0x12f837550 .part v0x12f836a50_0, 8, 8;
L_0x12f8375f0 .part v0x12f836d80_0, 8, 8;
L_0x12f837f10 .part v0x12f836a50_0, 0, 8;
L_0x12f838030 .part v0x12f836d80_0, 16, 8;
L_0x12f8381f0 .part v0x12f836a50_0, 8, 8;
L_0x12f838290 .part v0x12f836d80_0, 24, 8;
L_0x12f838b70 .part v0x12f836a50_0, 0, 8;
L_0x12f838c10 .part v0x12f836d80_0, 32, 8;
L_0x12f838d90 .part v0x12f836a50_0, 8, 8;
L_0x12f838e30 .part v0x12f836d80_0, 40, 8;
L_0x12f839750 .part v0x12f836a50_0, 0, 8;
L_0x12f839960 .part v0x12f836d80_0, 48, 8;
L_0x12f839ba0 .part v0x12f836a50_0, 8, 8;
L_0x12f839c40 .part v0x12f836d80_0, 56, 8;
L_0x12f83a120 .concat8 [ 8 8 8 8], L_0x12f839fd0, L_0x12f83a040, L_0x12f83a0b0, L_0x12f83a310;
S_0x12f815d30 .scope generate, "genblk1[0]" "genblk1[0]" 3 16, 3 16 0, S_0x12f814840;
 .timescale 0 0;
P_0x12f805350 .param/l "c" 1 3 16, +C4<00>;
v0x12f82a7a0_0 .net "sum_inputs", 15 0, L_0x12f837860;  1 drivers
L_0x12f837860 .concat8 [ 8 8 0 0], L_0x12f8377b0, L_0x12f837980;
S_0x12f813330 .scope module, "adder" "tree_adder" 3 36, 4 1 0, S_0x12f815d30;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "data_in";
    .port_info 1 /OUTPUT 8 "data_out";
P_0x12f80a420 .param/l "SIZE" 0 4 1, +C4<00000000000000000000000000000010>;
P_0x12f80a460 .param/l "WIDTH" 0 4 1, +C4<00000000000000000000000000001000>;
v0x12f829830_0 .net "data_in", 15 0, L_0x12f837860;  alias, 1 drivers
v0x12f8298c0_0 .net "data_out", 7 0, L_0x12f837170;  alias, 1 drivers
L_0x12f836e10 .part L_0x12f837860, 8, 8;
L_0x12f836f30 .part L_0x12f837860, 0, 8;
S_0x12f80a6b0 .scope generate, "genblk1" "genblk1" 4 7, 4 7 0, S_0x12f813330;
 .timescale 0 0;
P_0x12f8106d0 .param/l "HALF_SIZE" 1 4 10, +C4<00000000000000000000000000000001>;
v0x12f829570_0 .net "left_half", 7 0, L_0x12f836e10;  1 drivers
v0x12f829600_0 .net "right_half", 7 0, L_0x12f836f30;  1 drivers
v0x12f8296b0_0 .net "sum_left", 7 0, L_0x12f837010;  1 drivers
v0x12f829780_0 .net "sum_right", 7 0, L_0x12f8370c0;  1 drivers
L_0x12f837170 .arith/sum 8, L_0x12f837010, L_0x12f8370c0;
S_0x12f809b80 .scope module, "adder_left" "tree_adder" 4 18, 4 1 0, S_0x12f80a6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /OUTPUT 8 "data_out";
P_0x12f810600 .param/l "SIZE" 0 4 1, +C4<00000000000000000000000000000001>;
P_0x12f810640 .param/l "WIDTH" 0 4 1, +C4<00000000000000000000000000001000>;
v0x12f80f280_0 .net "data_in", 7 0, L_0x12f836e10;  alias, 1 drivers
v0x12f828e30_0 .net "data_out", 7 0, L_0x12f837010;  alias, 1 drivers
S_0x12f806770 .scope generate, "genblk1" "genblk1" 4 7, 4 7 0, S_0x12f809b80;
 .timescale 0 0;
L_0x12f837010 .functor BUFZ 8, L_0x12f836e10, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x12f828ed0 .scope module, "adder_right" "tree_adder" 4 23, 4 1 0, S_0x12f80a6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /OUTPUT 8 "data_out";
P_0x12f829090 .param/l "SIZE" 0 4 1, +C4<00000000000000000000000000000001>;
P_0x12f8290d0 .param/l "WIDTH" 0 4 1, +C4<00000000000000000000000000001000>;
v0x12f829410_0 .net "data_in", 7 0, L_0x12f836f30;  alias, 1 drivers
v0x12f8294d0_0 .net "data_out", 7 0, L_0x12f8370c0;  alias, 1 drivers
S_0x12f829240 .scope generate, "genblk1" "genblk1" 4 7, 4 7 0, S_0x12f828ed0;
 .timescale 0 0;
L_0x12f8370c0 .functor BUFZ 8, L_0x12f836f30, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x12f8299a0 .scope generate, "genblk1[0]" "genblk1[0]" 3 17, 3 17 0, S_0x12f815d30;
 .timescale 0 0;
P_0x12f829b70 .param/l "f" 1 3 17, +C4<00>;
v0x12f829c00_0 .net "feature_value", 7 0, L_0x12f8372b0;  1 drivers
v0x12f829cb0_0 .net "weight_value", 7 0, L_0x12f837350;  1 drivers
L_0x12f837430 .arith/mult 8, L_0x12f8372b0, L_0x12f837350;
S_0x12f829d60 .scope generate, "genblk1[1]" "genblk1[1]" 3 17, 3 17 0, S_0x12f815d30;
 .timescale 0 0;
P_0x12f829f50 .param/l "f" 1 3 17, +C4<01>;
v0x12f829fe0_0 .net "feature_value", 7 0, L_0x12f837550;  1 drivers
v0x12f82a090_0 .net "weight_value", 7 0, L_0x12f8375f0;  1 drivers
L_0x12f837690 .arith/mult 8, L_0x12f837550, L_0x12f8375f0;
S_0x12f82a140 .scope generate, "genblk2[0]" "genblk2[0]" 3 29, 3 29 0, S_0x12f815d30;
 .timescale 0 0;
P_0x12f82a310 .param/l "f" 1 3 29, +C4<00>;
L_0x12f8377b0 .functor BUFZ 8, L_0x12f837430, C4<00000000>, C4<00000000>, C4<00000000>;
v0x12f82a3b0_0 .net *"_ivl_2", 7 0, L_0x12f8377b0;  1 drivers
S_0x12f82a460 .scope generate, "genblk2[1]" "genblk2[1]" 3 29, 3 29 0, S_0x12f815d30;
 .timescale 0 0;
P_0x12f82a670 .param/l "f" 1 3 29, +C4<01>;
L_0x12f837980 .functor BUFZ 8, L_0x12f837690, C4<00000000>, C4<00000000>, C4<00000000>;
v0x12f82a710_0 .net *"_ivl_2", 7 0, L_0x12f837980;  1 drivers
S_0x12f82a870 .scope generate, "genblk1[1]" "genblk1[1]" 3 16, 3 16 0, S_0x12f814840;
 .timescale 0 0;
P_0x12f82aa40 .param/l "c" 1 3 16, +C4<01>;
v0x12f82d050_0 .net "sum_inputs", 15 0, L_0x12f838500;  1 drivers
L_0x12f838500 .concat8 [ 8 8 0 0], L_0x12f838450, L_0x12f838620;
S_0x12f82aad0 .scope module, "adder" "tree_adder" 3 36, 4 1 0, S_0x12f82a870;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "data_in";
    .port_info 1 /OUTPUT 8 "data_out";
P_0x12f82ac90 .param/l "SIZE" 0 4 1, +C4<00000000000000000000000000000010>;
P_0x12f82acd0 .param/l "WIDTH" 0 4 1, +C4<00000000000000000000000000001000>;
v0x12f82c0e0_0 .net "data_in", 15 0, L_0x12f838500;  alias, 1 drivers
v0x12f82c170_0 .net "data_out", 7 0, L_0x12f837dd0;  alias, 1 drivers
L_0x12f837a70 .part L_0x12f838500, 8, 8;
L_0x12f837b90 .part L_0x12f838500, 0, 8;
S_0x12f82ae90 .scope generate, "genblk1" "genblk1" 4 7, 4 7 0, S_0x12f82aad0;
 .timescale 0 0;
P_0x12f82b060 .param/l "HALF_SIZE" 1 4 10, +C4<00000000000000000000000000000001>;
v0x12f82be20_0 .net "left_half", 7 0, L_0x12f837a70;  1 drivers
v0x12f82beb0_0 .net "right_half", 7 0, L_0x12f837b90;  1 drivers
v0x12f82bf60_0 .net "sum_left", 7 0, L_0x12f837c70;  1 drivers
v0x12f82c030_0 .net "sum_right", 7 0, L_0x12f837d20;  1 drivers
L_0x12f837dd0 .arith/sum 8, L_0x12f837c70, L_0x12f837d20;
S_0x12f82b100 .scope module, "adder_left" "tree_adder" 4 18, 4 1 0, S_0x12f82ae90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /OUTPUT 8 "data_out";
P_0x12f82ad50 .param/l "SIZE" 0 4 1, +C4<00000000000000000000000000000001>;
P_0x12f82ad90 .param/l "WIDTH" 0 4 1, +C4<00000000000000000000000000001000>;
v0x12f82b620_0 .net "data_in", 7 0, L_0x12f837a70;  alias, 1 drivers
v0x12f82b6e0_0 .net "data_out", 7 0, L_0x12f837c70;  alias, 1 drivers
S_0x12f82b450 .scope generate, "genblk1" "genblk1" 4 7, 4 7 0, S_0x12f82b100;
 .timescale 0 0;
L_0x12f837c70 .functor BUFZ 8, L_0x12f837a70, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x12f82b780 .scope module, "adder_right" "tree_adder" 4 23, 4 1 0, S_0x12f82ae90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /OUTPUT 8 "data_out";
P_0x12f82b940 .param/l "SIZE" 0 4 1, +C4<00000000000000000000000000000001>;
P_0x12f82b980 .param/l "WIDTH" 0 4 1, +C4<00000000000000000000000000001000>;
v0x12f82bcc0_0 .net "data_in", 7 0, L_0x12f837b90;  alias, 1 drivers
v0x12f82bd80_0 .net "data_out", 7 0, L_0x12f837d20;  alias, 1 drivers
S_0x12f82baf0 .scope generate, "genblk1" "genblk1" 4 7, 4 7 0, S_0x12f82b780;
 .timescale 0 0;
L_0x12f837d20 .functor BUFZ 8, L_0x12f837b90, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x12f82c250 .scope generate, "genblk1[0]" "genblk1[0]" 3 17, 3 17 0, S_0x12f82a870;
 .timescale 0 0;
P_0x12f82c420 .param/l "f" 1 3 17, +C4<00>;
v0x12f82c4b0_0 .net "feature_value", 7 0, L_0x12f837f10;  1 drivers
v0x12f82c560_0 .net "weight_value", 7 0, L_0x12f838030;  1 drivers
L_0x12f838150 .arith/mult 8, L_0x12f837f10, L_0x12f838030;
S_0x12f82c610 .scope generate, "genblk1[1]" "genblk1[1]" 3 17, 3 17 0, S_0x12f82a870;
 .timescale 0 0;
P_0x12f82c800 .param/l "f" 1 3 17, +C4<01>;
v0x12f82c890_0 .net "feature_value", 7 0, L_0x12f8381f0;  1 drivers
v0x12f82c940_0 .net "weight_value", 7 0, L_0x12f838290;  1 drivers
L_0x12f838330 .arith/mult 8, L_0x12f8381f0, L_0x12f838290;
S_0x12f82c9f0 .scope generate, "genblk2[0]" "genblk2[0]" 3 29, 3 29 0, S_0x12f82a870;
 .timescale 0 0;
P_0x12f82cbc0 .param/l "f" 1 3 29, +C4<00>;
L_0x12f838450 .functor BUFZ 8, L_0x12f838150, C4<00000000>, C4<00000000>, C4<00000000>;
v0x12f82cc60_0 .net *"_ivl_2", 7 0, L_0x12f838450;  1 drivers
S_0x12f82cd10 .scope generate, "genblk2[1]" "genblk2[1]" 3 29, 3 29 0, S_0x12f82a870;
 .timescale 0 0;
P_0x12f82cf20 .param/l "f" 1 3 29, +C4<01>;
L_0x12f838620 .functor BUFZ 8, L_0x12f838330, C4<00000000>, C4<00000000>, C4<00000000>;
v0x12f82cfc0_0 .net *"_ivl_2", 7 0, L_0x12f838620;  1 drivers
S_0x12f82d120 .scope generate, "genblk1[2]" "genblk1[2]" 3 16, 3 16 0, S_0x12f814840;
 .timescale 0 0;
P_0x12f82d300 .param/l "c" 1 3 16, +C4<010>;
v0x12f82f910_0 .net "sum_inputs", 15 0, L_0x12f8390a0;  1 drivers
L_0x12f8390a0 .concat8 [ 8 8 0 0], L_0x12f838ff0, L_0x12f8391c0;
S_0x12f82d390 .scope module, "adder" "tree_adder" 3 36, 4 1 0, S_0x12f82d120;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "data_in";
    .port_info 1 /OUTPUT 8 "data_out";
P_0x12f82d550 .param/l "SIZE" 0 4 1, +C4<00000000000000000000000000000010>;
P_0x12f82d590 .param/l "WIDTH" 0 4 1, +C4<00000000000000000000000000001000>;
v0x12f82e9a0_0 .net "data_in", 15 0, L_0x12f8390a0;  alias, 1 drivers
v0x12f82ea30_0 .net "data_out", 7 0, L_0x12f838a30;  alias, 1 drivers
L_0x12f838710 .part L_0x12f8390a0, 8, 8;
L_0x12f8387f0 .part L_0x12f8390a0, 0, 8;
S_0x12f82d750 .scope generate, "genblk1" "genblk1" 4 7, 4 7 0, S_0x12f82d390;
 .timescale 0 0;
P_0x12f82d920 .param/l "HALF_SIZE" 1 4 10, +C4<00000000000000000000000000000001>;
v0x12f82e6e0_0 .net "left_half", 7 0, L_0x12f838710;  1 drivers
v0x12f82e770_0 .net "right_half", 7 0, L_0x12f8387f0;  1 drivers
v0x12f82e820_0 .net "sum_left", 7 0, L_0x12f8388d0;  1 drivers
v0x12f82e8f0_0 .net "sum_right", 7 0, L_0x12f838980;  1 drivers
L_0x12f838a30 .arith/sum 8, L_0x12f8388d0, L_0x12f838980;
S_0x12f82d9c0 .scope module, "adder_left" "tree_adder" 4 18, 4 1 0, S_0x12f82d750;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /OUTPUT 8 "data_out";
P_0x12f82d610 .param/l "SIZE" 0 4 1, +C4<00000000000000000000000000000001>;
P_0x12f82d650 .param/l "WIDTH" 0 4 1, +C4<00000000000000000000000000001000>;
v0x12f82dee0_0 .net "data_in", 7 0, L_0x12f838710;  alias, 1 drivers
v0x12f82dfa0_0 .net "data_out", 7 0, L_0x12f8388d0;  alias, 1 drivers
S_0x12f82dd10 .scope generate, "genblk1" "genblk1" 4 7, 4 7 0, S_0x12f82d9c0;
 .timescale 0 0;
L_0x12f8388d0 .functor BUFZ 8, L_0x12f838710, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x12f82e040 .scope module, "adder_right" "tree_adder" 4 23, 4 1 0, S_0x12f82d750;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /OUTPUT 8 "data_out";
P_0x12f82e200 .param/l "SIZE" 0 4 1, +C4<00000000000000000000000000000001>;
P_0x12f82e240 .param/l "WIDTH" 0 4 1, +C4<00000000000000000000000000001000>;
v0x12f82e580_0 .net "data_in", 7 0, L_0x12f8387f0;  alias, 1 drivers
v0x12f82e640_0 .net "data_out", 7 0, L_0x12f838980;  alias, 1 drivers
S_0x12f82e3b0 .scope generate, "genblk1" "genblk1" 4 7, 4 7 0, S_0x12f82e040;
 .timescale 0 0;
L_0x12f838980 .functor BUFZ 8, L_0x12f8387f0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x12f82eb10 .scope generate, "genblk1[0]" "genblk1[0]" 3 17, 3 17 0, S_0x12f82d120;
 .timescale 0 0;
P_0x12f82ece0 .param/l "f" 1 3 17, +C4<00>;
v0x12f82ed70_0 .net "feature_value", 7 0, L_0x12f838b70;  1 drivers
v0x12f82ee20_0 .net "weight_value", 7 0, L_0x12f838c10;  1 drivers
L_0x12f838cb0 .arith/mult 8, L_0x12f838b70, L_0x12f838c10;
S_0x12f82eed0 .scope generate, "genblk1[1]" "genblk1[1]" 3 17, 3 17 0, S_0x12f82d120;
 .timescale 0 0;
P_0x12f82f0c0 .param/l "f" 1 3 17, +C4<01>;
v0x12f82f150_0 .net "feature_value", 7 0, L_0x12f838d90;  1 drivers
v0x12f82f200_0 .net "weight_value", 7 0, L_0x12f838e30;  1 drivers
L_0x12f838ed0 .arith/mult 8, L_0x12f838d90, L_0x12f838e30;
S_0x12f82f2b0 .scope generate, "genblk2[0]" "genblk2[0]" 3 29, 3 29 0, S_0x12f82d120;
 .timescale 0 0;
P_0x12f82f480 .param/l "f" 1 3 29, +C4<00>;
L_0x12f838ff0 .functor BUFZ 8, L_0x12f838cb0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x12f82f520_0 .net *"_ivl_2", 7 0, L_0x12f838ff0;  1 drivers
S_0x12f82f5d0 .scope generate, "genblk2[1]" "genblk2[1]" 3 29, 3 29 0, S_0x12f82d120;
 .timescale 0 0;
P_0x12f82f7e0 .param/l "f" 1 3 29, +C4<01>;
L_0x12f8391c0 .functor BUFZ 8, L_0x12f838ed0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x12f82f880_0 .net *"_ivl_2", 7 0, L_0x12f8391c0;  1 drivers
S_0x12f82f9e0 .scope generate, "genblk1[3]" "genblk1[3]" 3 16, 3 16 0, S_0x12f814840;
 .timescale 0 0;
P_0x12f82fba0 .param/l "c" 1 3 16, +C4<011>;
v0x12f8321c0_0 .net "sum_inputs", 15 0, L_0x12f839dc0;  1 drivers
L_0x12f839dc0 .concat8 [ 8 8 0 0], L_0x12f837fb0, L_0x12f839ee0;
S_0x12f82fc40 .scope module, "adder" "tree_adder" 3 36, 4 1 0, S_0x12f82f9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "data_in";
    .port_info 1 /OUTPUT 8 "data_out";
P_0x12f82fe00 .param/l "SIZE" 0 4 1, +C4<00000000000000000000000000000010>;
P_0x12f82fe40 .param/l "WIDTH" 0 4 1, +C4<00000000000000000000000000001000>;
v0x12f831250_0 .net "data_in", 15 0, L_0x12f839dc0;  alias, 1 drivers
v0x12f8312e0_0 .net "data_out", 7 0, L_0x12f839610;  alias, 1 drivers
L_0x12f8392b0 .part L_0x12f839dc0, 8, 8;
L_0x12f8393d0 .part L_0x12f839dc0, 0, 8;
S_0x12f830000 .scope generate, "genblk1" "genblk1" 4 7, 4 7 0, S_0x12f82fc40;
 .timescale 0 0;
P_0x12f8301d0 .param/l "HALF_SIZE" 1 4 10, +C4<00000000000000000000000000000001>;
v0x12f830f90_0 .net "left_half", 7 0, L_0x12f8392b0;  1 drivers
v0x12f831020_0 .net "right_half", 7 0, L_0x12f8393d0;  1 drivers
v0x12f8310d0_0 .net "sum_left", 7 0, L_0x12f8394b0;  1 drivers
v0x12f8311a0_0 .net "sum_right", 7 0, L_0x12f839560;  1 drivers
L_0x12f839610 .arith/sum 8, L_0x12f8394b0, L_0x12f839560;
S_0x12f830270 .scope module, "adder_left" "tree_adder" 4 18, 4 1 0, S_0x12f830000;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /OUTPUT 8 "data_out";
P_0x12f82fec0 .param/l "SIZE" 0 4 1, +C4<00000000000000000000000000000001>;
P_0x12f82ff00 .param/l "WIDTH" 0 4 1, +C4<00000000000000000000000000001000>;
v0x12f830790_0 .net "data_in", 7 0, L_0x12f8392b0;  alias, 1 drivers
v0x12f830850_0 .net "data_out", 7 0, L_0x12f8394b0;  alias, 1 drivers
S_0x12f8305c0 .scope generate, "genblk1" "genblk1" 4 7, 4 7 0, S_0x12f830270;
 .timescale 0 0;
L_0x12f8394b0 .functor BUFZ 8, L_0x12f8392b0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x12f8308f0 .scope module, "adder_right" "tree_adder" 4 23, 4 1 0, S_0x12f830000;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /OUTPUT 8 "data_out";
P_0x12f830ab0 .param/l "SIZE" 0 4 1, +C4<00000000000000000000000000000001>;
P_0x12f830af0 .param/l "WIDTH" 0 4 1, +C4<00000000000000000000000000001000>;
v0x12f830e30_0 .net "data_in", 7 0, L_0x12f8393d0;  alias, 1 drivers
v0x12f830ef0_0 .net "data_out", 7 0, L_0x12f839560;  alias, 1 drivers
S_0x12f830c60 .scope generate, "genblk1" "genblk1" 4 7, 4 7 0, S_0x12f8308f0;
 .timescale 0 0;
L_0x12f839560 .functor BUFZ 8, L_0x12f8393d0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x12f8313c0 .scope generate, "genblk1[0]" "genblk1[0]" 3 17, 3 17 0, S_0x12f82f9e0;
 .timescale 0 0;
P_0x12f831590 .param/l "f" 1 3 17, +C4<00>;
v0x12f831620_0 .net "feature_value", 7 0, L_0x12f839750;  1 drivers
v0x12f8316d0_0 .net "weight_value", 7 0, L_0x12f839960;  1 drivers
L_0x12f839b00 .arith/mult 8, L_0x12f839750, L_0x12f839960;
S_0x12f831780 .scope generate, "genblk1[1]" "genblk1[1]" 3 17, 3 17 0, S_0x12f82f9e0;
 .timescale 0 0;
P_0x12f831970 .param/l "f" 1 3 17, +C4<01>;
v0x12f831a00_0 .net "feature_value", 7 0, L_0x12f839ba0;  1 drivers
v0x12f831ab0_0 .net "weight_value", 7 0, L_0x12f839c40;  1 drivers
L_0x12f839ce0 .arith/mult 8, L_0x12f839ba0, L_0x12f839c40;
S_0x12f831b60 .scope generate, "genblk2[0]" "genblk2[0]" 3 29, 3 29 0, S_0x12f82f9e0;
 .timescale 0 0;
P_0x12f831d30 .param/l "f" 1 3 29, +C4<00>;
L_0x12f837fb0 .functor BUFZ 8, L_0x12f839b00, C4<00000000>, C4<00000000>, C4<00000000>;
v0x12f831dd0_0 .net *"_ivl_2", 7 0, L_0x12f837fb0;  1 drivers
S_0x12f831e80 .scope generate, "genblk2[1]" "genblk2[1]" 3 29, 3 29 0, S_0x12f82f9e0;
 .timescale 0 0;
P_0x12f832090 .param/l "f" 1 3 29, +C4<01>;
L_0x12f839ee0 .functor BUFZ 8, L_0x12f839ce0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x12f832130_0 .net *"_ivl_2", 7 0, L_0x12f839ee0;  1 drivers
S_0x12f832290 .scope generate, "genblk2[0]" "genblk2[0]" 3 47, 3 47 0, S_0x12f814840;
 .timescale 0 0;
P_0x12f832490 .param/l "i" 1 3 47, +C4<00>;
L_0x12f839fd0 .functor BUFZ 8, L_0x12f837170, C4<00000000>, C4<00000000>, C4<00000000>;
v0x12f832530_0 .net *"_ivl_2", 7 0, L_0x12f839fd0;  1 drivers
S_0x12f8325c0 .scope generate, "genblk2[1]" "genblk2[1]" 3 47, 3 47 0, S_0x12f814840;
 .timescale 0 0;
P_0x12f832790 .param/l "i" 1 3 47, +C4<01>;
L_0x12f83a040 .functor BUFZ 8, L_0x12f837dd0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x12f832830_0 .net *"_ivl_2", 7 0, L_0x12f83a040;  1 drivers
S_0x12f8328e0 .scope generate, "genblk2[2]" "genblk2[2]" 3 47, 3 47 0, S_0x12f814840;
 .timescale 0 0;
P_0x12f832ab0 .param/l "i" 1 3 47, +C4<010>;
L_0x12f83a0b0 .functor BUFZ 8, L_0x12f838a30, C4<00000000>, C4<00000000>, C4<00000000>;
v0x12f832b50_0 .net *"_ivl_2", 7 0, L_0x12f83a0b0;  1 drivers
S_0x12f832c00 .scope generate, "genblk2[3]" "genblk2[3]" 3 47, 3 47 0, S_0x12f814840;
 .timescale 0 0;
P_0x12f832dd0 .param/l "i" 1 3 47, +C4<011>;
L_0x12f83a310 .functor BUFZ 8, L_0x12f839610, C4<00000000>, C4<00000000>, C4<00000000>;
v0x12f832e70_0 .net *"_ivl_2", 7 0, L_0x12f83a310;  1 drivers
S_0x12f832f20 .scope module, "max_finder" "max_argmax" 3 55, 5 1 0, S_0x12f814840;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_in";
    .port_info 1 /OUTPUT 8 "data_max";
    .port_info 2 /OUTPUT 2 "argmax";
P_0x12f833160 .param/l "SIZE" 0 5 1, +C4<00000000000000000000000000000010>;
P_0x12f8331a0 .param/l "WIDTH" 0 5 1, +C4<00000000000000000000000000001000>;
L_0x12f83b340 .functor BUFZ 8, L_0x12f83afe0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x12f83b3f0 .functor BUFZ 2, L_0x12f83b260, C4<00>, C4<00>, C4<00>;
v0x12f835230_0 .net "argmax", 1 0, L_0x12f83b3f0;  alias, 1 drivers
v0x12f8352e0_0 .net "data_in", 31 0, L_0x12f83a120;  alias, 1 drivers
v0x12f835390_0 .net "data_max", 7 0, L_0x12f83b340;  alias, 1 drivers
v0x12f835450 .array "indices", 6 0;
v0x12f835450_0 .net v0x12f835450 0, 1 0, L_0x12f83b260; 1 drivers
v0x12f835450_1 .net v0x12f835450 1, 1 0, L_0x12f83a960; 1 drivers
v0x12f835450_2 .net v0x12f835450 2, 1 0, L_0x12f83ade0; 1 drivers
L_0x130050010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12f835450_3 .net v0x12f835450 3, 1 0, L_0x130050010; 1 drivers
L_0x130050058 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x12f835450_4 .net v0x12f835450 4, 1 0, L_0x130050058; 1 drivers
L_0x1300500a0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x12f835450_5 .net v0x12f835450 5, 1 0, L_0x1300500a0; 1 drivers
L_0x1300500e8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x12f835450_6 .net v0x12f835450 6, 1 0, L_0x1300500e8; 1 drivers
v0x12f8355a0 .array "values", 6 0;
v0x12f8355a0_0 .net v0x12f8355a0 0, 7 0, L_0x12f83afe0; 1 drivers
v0x12f8355a0_1 .net v0x12f8355a0 1, 7 0, L_0x12f83a6e0; 1 drivers
v0x12f8355a0_2 .net v0x12f8355a0 2, 7 0, L_0x12f83ab60; 1 drivers
v0x12f8355a0_3 .net v0x12f8355a0 3, 7 0, L_0x12f83a3c0; 1 drivers
v0x12f8355a0_4 .net v0x12f8355a0 4, 7 0, L_0x12f83a460; 1 drivers
v0x12f8355a0_5 .net v0x12f8355a0 5, 7 0, L_0x12f83a500; 1 drivers
v0x12f8355a0_6 .net v0x12f8355a0 6, 7 0, L_0x12f83a5a0; 1 drivers
L_0x12f83a3c0 .part L_0x12f83a120, 0, 8;
L_0x12f83a460 .part L_0x12f83a120, 8, 8;
L_0x12f83a500 .part L_0x12f83a120, 16, 8;
L_0x12f83a5a0 .part L_0x12f83a120, 24, 8;
S_0x12f833350 .scope generate, "genblk2[0]" "genblk2[0]" 5 21, 5 21 0, S_0x12f832f20;
 .timescale 0 0;
P_0x12f833530 .param/l "level" 1 5 21, +C4<00>;
S_0x12f8335d0 .scope generate, "genblk1[0]" "genblk1[0]" 5 22, 5 22 0, S_0x12f833350;
 .timescale 0 0;
P_0x12f833740 .param/l "j" 1 5 22, +C4<00>;
P_0x12f833780 .param/l "left_idx" 1 5 23, +C4<00000000000000000000000000000011>;
P_0x12f8337c0 .param/l "parent_idx" 1 5 25, +C4<00000000000000000000000000000001>;
P_0x12f833800 .param/l "right_idx" 1 5 24, +C4<00000000000000000000000000000100>;
v0x12f833a20_0 .net *"_ivl_12", 0 0, L_0x12f83a7c0;  1 drivers
v0x12f833ac0_0 .net *"_ivl_3", 0 0, L_0x12f83a640;  1 drivers
L_0x12f83a640 .cmp/ge 8, L_0x12f83a3c0, L_0x12f83a460;
L_0x12f83a6e0 .functor MUXZ 8, L_0x12f83a460, L_0x12f83a3c0, L_0x12f83a640, C4<>;
L_0x12f83a7c0 .cmp/gt 8, L_0x12f83a3c0, L_0x12f83a460;
L_0x12f83a960 .functor MUXZ 2, L_0x130050058, L_0x130050010, L_0x12f83a7c0, C4<>;
S_0x12f833b60 .scope generate, "genblk1[1]" "genblk1[1]" 5 22, 5 22 0, S_0x12f833350;
 .timescale 0 0;
P_0x12f833cd0 .param/l "j" 1 5 22, +C4<01>;
P_0x12f833d10 .param/l "left_idx" 1 5 23, +C4<00000000000000000000000000000101>;
P_0x12f833d50 .param/l "parent_idx" 1 5 25, +C4<00000000000000000000000000000010>;
P_0x12f833d90 .param/l "right_idx" 1 5 24, +C4<00000000000000000000000000000110>;
v0x12f833fb0_0 .net *"_ivl_12", 0 0, L_0x12f83ac40;  1 drivers
v0x12f834050_0 .net *"_ivl_3", 0 0, L_0x12f83aa40;  1 drivers
L_0x12f83aa40 .cmp/ge 8, L_0x12f83a500, L_0x12f83a5a0;
L_0x12f83ab60 .functor MUXZ 8, L_0x12f83a5a0, L_0x12f83a500, L_0x12f83aa40, C4<>;
L_0x12f83ac40 .cmp/gt 8, L_0x12f83a500, L_0x12f83a5a0;
L_0x12f83ade0 .functor MUXZ 2, L_0x1300500e8, L_0x1300500a0, L_0x12f83ac40, C4<>;
S_0x12f8340f0 .scope generate, "genblk2[1]" "genblk2[1]" 5 21, 5 21 0, S_0x12f832f20;
 .timescale 0 0;
P_0x12f834260 .param/l "level" 1 5 21, +C4<01>;
S_0x12f8342e0 .scope generate, "genblk1[0]" "genblk1[0]" 5 22, 5 22 0, S_0x12f8340f0;
 .timescale 0 0;
P_0x12f8344b0 .param/l "j" 1 5 22, +C4<00>;
P_0x12f8344f0 .param/l "left_idx" 1 5 23, +C4<00000000000000000000000000000001>;
P_0x12f834530 .param/l "parent_idx" 1 5 25, +C4<00000000000000000000000000000000>;
P_0x12f834570 .param/l "right_idx" 1 5 24, +C4<00000000000000000000000000000010>;
v0x12f8347b0_0 .net *"_ivl_12", 0 0, L_0x12f83b0c0;  1 drivers
v0x12f834850_0 .net *"_ivl_3", 0 0, L_0x12f83aec0;  1 drivers
L_0x12f83aec0 .cmp/ge 8, L_0x12f83a6e0, L_0x12f83ab60;
L_0x12f83afe0 .functor MUXZ 8, L_0x12f83ab60, L_0x12f83a6e0, L_0x12f83aec0, C4<>;
L_0x12f83b0c0 .cmp/gt 8, L_0x12f83a6e0, L_0x12f83ab60;
L_0x12f83b260 .functor MUXZ 2, L_0x12f83ade0, L_0x12f83a960, L_0x12f83b0c0, C4<>;
S_0x12f8348f0 .scope generate, "input_values[0]" "input_values[0]" 5 13, 5 13 0, S_0x12f832f20;
 .timescale 0 0;
P_0x12f834a60 .param/l "i" 1 5 13, +C4<00>;
S_0x12f834af0 .scope generate, "input_values[1]" "input_values[1]" 5 13, 5 13 0, S_0x12f832f20;
 .timescale 0 0;
P_0x12f834cb0 .param/l "i" 1 5 13, +C4<01>;
S_0x12f834d50 .scope generate, "input_values[2]" "input_values[2]" 5 13, 5 13 0, S_0x12f832f20;
 .timescale 0 0;
P_0x12f834f50 .param/l "i" 1 5 13, +C4<010>;
S_0x12f834ff0 .scope generate, "input_values[3]" "input_values[3]" 5 13, 5 13 0, S_0x12f832f20;
 .timescale 0 0;
P_0x12f8351b0 .param/l "i" 1 5 13, +C4<011>;
S_0x12f835db0 .scope task, "fill_features" "fill_features" 2 30, 2 30 0, S_0x12f818790;
 .timescale 0 0;
v0x12f835f80_0 .var/i "i", 31 0;
TD_testbench.fill_features ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x12f836a50_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12f835f80_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x12f835f80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x12f836a50_0;
    %ix/getv/s 4, v0x12f835f80_0;
    %load/vec4a v0x12f8369a0, 4;
    %pad/u 16;
    %load/vec4 v0x12f835f80_0;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %store/vec4 v0x12f836a50_0, 0, 16;
    %load/vec4 v0x12f835f80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12f835f80_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x12f836010 .scope task, "fill_weights" "fill_weights" 2 41, 2 41 0, S_0x12f818790;
 .timescale 0 0;
v0x12f8361f0_0 .var/i "c", 31 0;
v0x12f8362a0_0 .var/i "f", 31 0;
v0x12f836350_0 .var/i "idx", 31 0;
TD_testbench.fill_weights ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x12f836d80_0, 0, 64;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12f8361f0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x12f8361f0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12f8362a0_0, 0, 32;
T_1.4 ;
    %load/vec4 v0x12f8362a0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_1.5, 5;
    %load/vec4 v0x12f8361f0_0;
    %muli 2, 0, 32;
    %load/vec4 v0x12f8362a0_0;
    %add;
    %store/vec4 v0x12f836350_0, 0, 32;
    %load/vec4 v0x12f836d80_0;
    %ix/getv/s 4, v0x12f836350_0;
    %load/vec4a v0x12f836cb0, 4;
    %pad/u 64;
    %load/vec4 v0x12f836350_0;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %store/vec4 v0x12f836d80_0, 0, 64;
    %load/vec4 v0x12f8362a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12f8362a0_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
    %load/vec4 v0x12f8361f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12f8361f0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
S_0x12f836410 .scope task, "print_results" "print_results" 2 55, 2 55 0, S_0x12f818790;
 .timescale 0 0;
v0x12f8365d0_0 .var/i "c", 31 0;
v0x12f836690_0 .var/i "f", 31 0;
v0x12f836740_0 .var/i "max_class", 31 0;
v0x12f836800_0 .var/i "max_sum", 31 0;
v0x12f8368b0_0 .var/i "sum", 31 0;
TD_testbench.print_results ;
    %vpi_call 2 59 "$display", "\320\222\321\205\320\276\320\264\320\275\321\213\320\265 \320\277\321\200\320\270\320\267\320\275\320\260\320\272\320\270:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12f836690_0, 0, 32;
T_2.6 ;
    %load/vec4 v0x12f836690_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_2.7, 5;
    %vpi_call 2 61 "$display", "  \320\237\321\200\320\270\320\267\320\275\320\260\320\272[%0d] = %0d", v0x12f836690_0, &A<v0x12f8369a0, v0x12f836690_0 > {0 0 0};
    %load/vec4 v0x12f836690_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12f836690_0, 0, 32;
    %jmp T_2.6;
T_2.7 ;
    %vpi_call 2 64 "$display", "\320\222\320\265\321\201\320\260:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12f8365d0_0, 0, 32;
T_2.8 ;
    %load/vec4 v0x12f8365d0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.9, 5;
    %vpi_call 2 66 "$display", "  \320\232\320\273\320\260\321\201\321\201 %0d:", v0x12f8365d0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12f836690_0, 0, 32;
T_2.10 ;
    %load/vec4 v0x12f836690_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_2.11, 5;
    %load/vec4 v0x12f8365d0_0;
    %muli 2, 0, 32;
    %load/vec4 v0x12f836690_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x12f836cb0, 4;
    %vpi_call 2 68 "$display", "    \320\222\320\265\321\201[%0d] = %0d", v0x12f836690_0, S<0,vec4,u8> {1 0 0};
    %load/vec4 v0x12f836690_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12f836690_0, 0, 32;
    %jmp T_2.10;
T_2.11 ;
    %load/vec4 v0x12f8365d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12f8365d0_0, 0, 32;
    %jmp T_2.8;
T_2.9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12f836800_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12f836740_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12f8365d0_0, 0, 32;
T_2.12 ;
    %load/vec4 v0x12f8365d0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.13, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12f8368b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12f836690_0, 0, 32;
T_2.14 ;
    %load/vec4 v0x12f836690_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_2.15, 5;
    %load/vec4 v0x12f8368b0_0;
    %ix/getv/s 4, v0x12f836690_0;
    %load/vec4a v0x12f8369a0, 4;
    %pad/u 32;
    %load/vec4 v0x12f8365d0_0;
    %muli 2, 0, 32;
    %load/vec4 v0x12f836690_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x12f836cb0, 4;
    %pad/u 32;
    %mul;
    %add;
    %store/vec4 v0x12f8368b0_0, 0, 32;
    %load/vec4 v0x12f836690_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12f836690_0, 0, 32;
    %jmp T_2.14;
T_2.15 ;
    %vpi_call 2 81 "$display", "  \320\241\321\203\320\274\320\274\320\260 \320\264\320\273\321\217 \320\272\320\273\320\260\321\201\321\201\320\260 %0d = %0d", v0x12f8365d0_0, v0x12f8368b0_0 {0 0 0};
    %load/vec4 v0x12f8365d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_2.18, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x12f836800_0;
    %load/vec4 v0x12f8368b0_0;
    %cmp/s;
    %flag_or 5, 8;
    %flag_mov 4, 5;
T_2.18;
    %jmp/0xz  T_2.16, 4;
    %load/vec4 v0x12f8368b0_0;
    %store/vec4 v0x12f836800_0, 0, 32;
    %load/vec4 v0x12f8365d0_0;
    %store/vec4 v0x12f836740_0, 0, 32;
T_2.16 ;
    %load/vec4 v0x12f8365d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12f8365d0_0, 0, 32;
    %jmp T_2.12;
T_2.13 ;
    %vpi_call 2 89 "$display", "\320\236\320\266\320\270\320\264\320\260\320\265\320\274\321\213\320\271 \321\200\320\265\320\267\321\203\320\273\321\214\321\202\320\260\321\202: \320\272\320\273\320\260\321\201\321\201 %0d, \320\267\320\275\320\260\321\207\320\265\320\275\320\270\320\265 %0d", v0x12f836740_0, v0x12f836800_0 {0 0 0};
    %vpi_call 2 90 "$display", "\320\237\320\276\320\273\321\203\321\207\320\265\320\275\320\275\321\213\320\271 \321\200\320\265\320\267\321\203\320\273\321\214\321\202\320\260\321\202: \320\272\320\273\320\260\321\201\321\201 %0d, \320\267\320\275\320\260\321\207\320\265\320\275\320\270\320\265 %0d", v0x12f836af0_0, v0x12f836be0_0 {0 0 0};
    %vpi_call 2 91 "$display", "------------------------" {0 0 0};
    %end;
    .scope S_0x12f818790;
T_3 ;
    %vpi_call 2 97 "$display", "\320\242\320\265\321\201\321\202 1: \320\237\321\200\320\276\321\201\321\202\320\276\320\271 \321\201\320\273\321\203\321\207\320\260\320\271" {0 0 0};
    %pushi/vec4 10, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f8369a0, 4, 0;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f8369a0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f836cb0, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f836cb0, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f836cb0, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f836cb0, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f836cb0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f836cb0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f836cb0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f836cb0, 4, 0;
    %fork TD_testbench.fill_features, S_0x12f835db0;
    %join;
    %fork TD_testbench.fill_weights, S_0x12f836010;
    %join;
    %delay 10, 0;
    %fork TD_testbench.print_results, S_0x12f836410;
    %join;
    %vpi_call 2 126 "$display", "\320\242\320\265\321\201\321\202 2: \320\224\321\200\321\203\320\263\320\276\320\271 \320\275\320\260\320\261\320\276\321\200 \320\264\320\260\320\275\320\275\321\213\321\205" {0 0 0};
    %pushi/vec4 8, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f8369a0, 4, 0;
    %pushi/vec4 12, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f8369a0, 4, 0;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f836cb0, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f836cb0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f836cb0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f836cb0, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f836cb0, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f836cb0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f836cb0, 4, 0;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f836cb0, 4, 0;
    %fork TD_testbench.fill_features, S_0x12f835db0;
    %join;
    %fork TD_testbench.fill_weights, S_0x12f836010;
    %join;
    %delay 10, 0;
    %fork TD_testbench.print_results, S_0x12f836410;
    %join;
    %vpi_call 2 155 "$display", "\320\242\320\265\321\201\321\202 3: \320\236\320\264\320\270\320\275\320\260\320\272\320\276\320\262\321\213\320\265 \320\274\320\260\320\272\321\201\320\270\320\274\320\260\320\273\321\214\320\275\321\213\320\265 \320\267\320\275\320\260\321\207\320\265\320\275\320\270\321\217" {0 0 0};
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f8369a0, 4, 0;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f8369a0, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f836cb0, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f836cb0, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f836cb0, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f836cb0, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f836cb0, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f836cb0, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f836cb0, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f836cb0, 4, 0;
    %fork TD_testbench.fill_features, S_0x12f835db0;
    %join;
    %fork TD_testbench.fill_weights, S_0x12f836010;
    %join;
    %delay 10, 0;
    %fork TD_testbench.print_results, S_0x12f836410;
    %join;
    %vpi_call 2 183 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "testbench.v";
    "linear_classifier.v";
    "../Task1/tree_adder.v";
    "../Task2/max_argmax.v";
