// Seed: 58816465
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    output id_3,
    input id_4,
    input id_5,
    input id_6,
    output reg id_7,
    output id_8
);
  always @(negedge id_1) begin
    if (1) id_7 <= (id_0) & id_4;
  end
endmodule
