```shell
# make CONFIG=RocketConfig
(py36) xry@BettyRay:~/Project/BOOM/Learning/chipyard/sims/verilator$ ./simulator-chipyard-RocketConfig $RISCV/riscv64-unknown-elf/share/riscv-tests/benchmarks/dhrystone.riscv
This emulator compiled with JTAG Remote Bitbang client. To enable, use +jtag_rbb_enable=1.
Listening on port 40479
[UART] UART0 is here (stdin/stdout).
Microseconds for one run through Dhrystone: 447
Dhrystones per Second:                      2236
mcycle = 223639
minstret = 196029
# make CONFIG=LargeBoomConfig
(py36) xry@BettyRay:~/Project/BOOM/Learning/chipyard/sims/verilator$ ./simulator-chipyard-LargeBoomConfig $RISCV/riscv64-unknown-elf/share/riscv-tests/benchmarks/dhrystone.riscv
This emulator compiled with JTAG Remote Bitbang client. To enable, use +jtag_rbb_enable=1.
Listening on port 39173
[UART] UART0 is here (stdin/stdout).
Microseconds for one run through Dhrystone: 177
Dhrystones per Second:                      5622
mcycle = 89036
minstret = 196029

```

