// Seed: 2400465684
module module_0 #(
    parameter id_7 = 32'd99,
    parameter id_8 = 32'd32
) (
    output uwire id_0
    , id_3, id_4,
    input  wor   id_1
);
  assign id_4 = id_4[1];
  logic [7:0] id_6;
  defparam id_7.id_8 = id_6[1];
  wire id_9, id_10;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input tri id_2,
    input supply1 id_3,
    input wand id_4,
    input supply1 id_5,
    output supply0 id_6,
    input wor id_7,
    input wor id_8,
    input tri1 id_9,
    input tri id_10,
    output wand id_11
);
  assign id_11 = id_8;
  supply1 id_13 = 1'b0;
  module_0(
      id_11, id_5
  );
  wire id_14, id_15;
endmodule
