

module tb_top;
integer i=0;
reg clk=0,sys_rst=0;
reg [15:0]din=0;
wire [15:0]dout;
top dut(clk,sys_rst,din,dout);
always #5 clk=~clk;
initial
begin 
sys_rst=1'b1;
repeat(5) @ (posedge clk);
sys_rst=1'b0;
#5000;  // after execution ends
$display("GPR[1] = %d", dut.gpr[1]);
$display("GPR[2] = %d", dut.gpr[2]);
$display("GPR[3] = %d", dut.gpr[3]);  // likely result
$display("GPR[4] = %d", dut.gpr[4]);
$stop;
end
endmodule
