Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jul 18 22:32:17 2025
| Host         : debian running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_control_sets -verbose -file sseg_mux_control_sets_placed.rpt
| Design       : sseg_mux
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |            9 |
| No           | No                    | Yes                    |              74 |           16 |
| No           | Yes                   | No                     |              18 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              30 |            8 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+-----------------+------------------+------------------+----------------+
|         Clock Signal        |  Enable Signal  | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------------------+-----------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG              |                 |                  |                2 |              3 |
|  serialSeven_reg[3]_i_2_n_0 |                 |                  |                1 |              4 |
|  clk_IBUF_BUFG              | count0/pr_state | rst_IBUF         |                3 |             10 |
|  clk_IBUF_BUFG              | count1/pr_state | rst_IBUF         |                3 |             10 |
|  clk_IBUF_BUFG              | count2/pr_state | rst_IBUF         |                2 |             10 |
| ~clk_IBUF_BUFG              |                 |                  |                6 |             18 |
|  clk_IBUF_BUFG              |                 | rst_IBUF         |               22 |             92 |
+-----------------------------+-----------------+------------------+------------------+----------------+


