
#ifndef __NX_CHIP_SFR__H__
#define __NX_CHIP_SFR__H__

#include "nx_type.h"

#ifdef	__cplusplus
extern "C"
{
#endif


//------------
// PHY BASEADDR 
//------------
        
    //--------------------------------------------------------------------------
    //  SFR Base Address
    //--------------------------------------------------------------------------
#if 0
	#define PHY_BASEADDR_CMU_USB0_MODULE 0x24000000
	#define PHY_BASEADDR_CMU_USB_MODULE 0x24000000

	#define PHY_BASEADDR_SYSREG_USB0_MODULE_APB 0x24030000
	#define PHY_BASEADDR_SYSREG_USB_MODULE_APB 0x24030000
	#define PHY_BASEADDR_SYSREG_USB0_MODULE 0x24030000
	#define PHY_BASEADDR_SYSREG_USB_MODULE 0x24030000
	#define PHY_BASEADDR_SYSREG_USB0_MODULE_SECURE 0x24040000
	#define PHY_BASEADDR_SYSREG_USB_MODULE_SECURE 0x24040000

	#define PHY_BASEADDR_USB20HOST0_MODULE_EHCI_CFG 0x24080000
	#define PHY_BASEADDR_USB20HOST_MODULE_EHCI_CFG 0x24080000
	#define PHY_BASEADDR_USB20HOST0_MODULE_OHCI_CFG 0x24090000
	#define PHY_BASEADDR_USB20HOST_MODULE_OHCI_CFG 0x24090000

	#define PHY_BASEADDR_AXIM_BLK_USB_DATA_BUS0_MODULE 0x240B0000
	#define PHY_BASEADDR_AXIM_BLK_USB_DATA_BUS_MODULE 0x240B0000
	#define PHY_BASEADDR_USB20OTG0_MODULE_CFG 0x240C0000
	#define PHY_BASEADDR_USB20OTG_MODULE_CFG 0x240C0000
	#define PHY_BASEADDR_BLK_USB_DATA_BUS0_MODULE 0x24100000
	#define PHY_BASEADDR_BLK_USB_DATA_BUS_MODULE 0x24100000

	#define PHY_BASEADDR_CMU_DDR0_MODULE 0x23000000
	#define PHY_BASEADDR_CMU_DDR_MODULE 0x23000000
	#define PHY_BASEADDR_SYSREG_DDR0_MODULE_APB 0x23030000
	#define PHY_BASEADDR_SYSREG_DDR_MODULE_APB 0x23030000
	#define PHY_BASEADDR_SYSREG_DDR0_MODULE 0x23030000
	#define PHY_BASEADDR_SYSREG_DDR_MODULE 0x23030000
	#define PHY_BASEADDR_SYSREG_DDR0_MODULE_SECURE 0x23040000
	#define PHY_BASEADDR_SYSREG_DDR_MODULE_SECURE 0x23040000

	#define PHY_BASEADDR_PLL_DDR0_MODULE 0x23070000
	#define PHY_BASEADDR_PLL_DDR_MODULE 0x23070000
	#define PHY_BASEADDR_PLL_DDR1_MODULE 0x23080000

	#define PHY_BASEADDR_DDR0_MODULE 0x23090000
	#define PHY_BASEADDR_DDR_MODULE 0x23090000

	#define PHY_BASEADDR_TZASC_DDR0_MODULE 0x230C0000
	#define PHY_BASEADDR_TZASC_DDR_MODULE 0x230C0000

	#define PHY_BASEADDR_UART0_MODULE 0x20400000
	#define PHY_BASEADDR_UART_MODULE 0x20400000
	#define PHY_BASEADDR_UART1_MODULE 0x20410000
	#define PHY_BASEADDR_UART2_MODULE 0x20420000
	#define PHY_BASEADDR_UART3_MODULE 0x20430000
	#define PHY_BASEADDR_UART4_MODULE 0x20440000
	#define PHY_BASEADDR_UART5_MODULE 0x20450000
	#define PHY_BASEADDR_UART6_MODULE 0x20460000

	#define PHY_BASEADDR_WDT0_MODULE 0x20800000
	#define PHY_BASEADDR_WDT_MODULE 0x20800000
	#define PHY_BASEADDR_PDM0_MODULE 0x20C00000
	#define PHY_BASEADDR_PDM_MODULE 0x20C00000
	#define PHY_BASEADDR_SYS_BUS0_MODULE_GPV 0x21000000
	#define PHY_BASEADDR_SYS_BUS_MODULE_GPV 0x21000000
	#define PHY_BASEADDR_SPI0_MODULE 0x30000000
	#define PHY_BASEADDR_SPI_MODULE 0x30000000
	#define PHY_BASEADDR_SECURE_WDT0_MODULE 0x20810000
	#define PHY_BASEADDR_SECURE_WDT_MODULE 0x20810000
	#define PHY_BASEADDR_SYSREG_SYS0_MODULE_APB 0x20030000
	#define PHY_BASEADDR_SYSREG_SYS_MODULE_APB 0x20030000
	#define PHY_BASEADDR_SYSREG_SYS0_MODULE 0x20030000
	#define PHY_BASEADDR_SYSREG_SYS_MODULE 0x20030000
	#define PHY_BASEADDR_SYSREG_SYS0_MODULE_SECURE 0x20040000
	#define PHY_BASEADDR_SYSREG_SYS_MODULE_SECURE 0x20040000
	#define PHY_BASEADDR_ECID0_MODULE_APB 0x20060000
	#define PHY_BASEADDR_ECID_MODULE_APB 0x20060000
	#define PHY_BASEADDR_ECID0_MODULE 0x20060000
	#define PHY_BASEADDR_ECID_MODULE 0x20060000
	#define PHY_BASEADDR_ECID0_MODULE_SECURE 0x20070000
	#define PHY_BASEADDR_ECID_MODULE_SECURE 0x20070000
	#define PHY_BASEADDR_SYSCTRLTOP0_MODULE_APB 0x20080000
	#define PHY_BASEADDR_SYSCTRLTOP_MODULE_APB 0x20080000
	#define PHY_BASEADDR_SYSCTRLTOP0_MODULE 0x20080000
	#define PHY_BASEADDR_SYSCTRLTOP_MODULE 0x20080000
	#define PHY_BASEADDR_PWM0_MODULE 0x20880000
	#define PHY_BASEADDR_PWM_MODULE 0x20880000
	#define PHY_BASEADDR_SYSCTRLTOP0_MODULE_NONSECURE 0x20090000
	#define PHY_BASEADDR_SYSCTRLTOP_MODULE_NONSECURE 0x20090000

	#define PHY_BASEADDR_CAN0_MODULE_CAN 0x20C80000
	#define PHY_BASEADDR_CAN_MODULE_CAN 0x20C80000
	#define PHY_BASEADDR_CAN0_MODULE_RAM 0x20C90000
	#define PHY_BASEADDR_CAN_MODULE_RAM 0x20C90000
	#define PHY_BASEADDR_CAN1_MODULE_CAN 0x20CA0000
	#define PHY_BASEADDR_CAN1_MODULE_RAM 0x20CB0000

	#define PHY_BASEADDR_TIMER0_MODULE 0x208C0000
	#define PHY_BASEADDR_TIMER_MODULE 0x208C0000
	#define PHY_BASEADDR_SECURE_TIMER0_MODULE 0x208D0000
	#define PHY_BASEADDR_SECURE_TIMER_MODULE 0x208D0000

	#define PHY_BASEADDR_TMU0_MODULE 0x200E0000
	#define PHY_BASEADDR_TMU_MODULE 0x200E0000

	#define PHY_BASEADDR_DMA0_MODULE 0x20900000
	#define PHY_BASEADDR_DMA_MODULE 0x20900000
	#define PHY_BASEADDR_DMA1_MODULE 0x20910000

	#define PHY_BASEADDR_SSS0_MODULE_SSS 0x20D00000
	#define PHY_BASEADDR_SSS_MODULE_SSS 0x20D00000
	#define PHY_BASEADDR_SSS0_MODULE_MAILBOX 0x20D10000
	#define PHY_BASEADDR_SSS_MODULE_MAILBOX 0x20D10000
	#define PHY_BASEADDR_SSS0_MODULE_HOST_KEYMAN 0x20D30000
	#define PHY_BASEADDR_SSS_MODULE_HOST_KEYMAN 0x20D30000
	#define PHY_BASEADDR_SSS0_MODULE_KEYMAN 0x20D20000
	#define PHY_BASEADDR_SSS_MODULE_KEYMAN 0x20D20000
	#define PHY_BASEADDR_SSS0_MODULE_PUF 0x20D40000
	#define PHY_BASEADDR_SSS_MODULE_PUF 0x20D40000
	#define PHY_BASEADDR_AXIM_SSS0_MODULE 0x20390000
	#define PHY_BASEADDR_AXIM_SSS_MODULE 0x20390000

	#define PHY_BASEADDR_FSYS_BUS0_MODULE_GPV 0x21100000
	#define PHY_BASEADDR_FSYS_BUS_MODULE_GPV 0x21100000

	#define PHY_BASEADDR_I2C0_MODULE 0x20500000
	#define PHY_BASEADDR_I2C_MODULE 0x20500000
	#define PHY_BASEADDR_I2C1_MODULE 0x20510000
	#define PHY_BASEADDR_I2C2_MODULE 0x20520000
	#define PHY_BASEADDR_I2C3_MODULE 0x20530000
	#define PHY_BASEADDR_I2C4_MODULE 0x20540000

	#define PHY_BASEADDR_SMC0_MODULE_CFG 0x20140000
	#define PHY_BASEADDR_SMC_MODULE_CFG 0x20140000

	#define PHY_BASEADDR_SDMA0_MODULE 0x20980000
	#define PHY_BASEADDR_SDMA_MODULE 0x20980000
	#define PHY_BASEADDR_SDMA1_MODULE 0x20990000

	#define PHY_BASEADDR_GPIO0_MODULE_APB 0x20180000
	#define PHY_BASEADDR_GPIO_MODULE_APB 0x20180000
	#define PHY_BASEADDR_GPIO0_MODULE 0x20180000
	#define PHY_BASEADDR_GPIO_MODULE 0x20180000
	#define PHY_BASEADDR_GPIO1_MODULE_APB 0x20190000
	#define PHY_BASEADDR_GPIO1_MODULE 0x20190000
	#define PHY_BASEADDR_GPIO2_MODULE_APB 0x201A0000
	#define PHY_BASEADDR_GPIO2_MODULE 0x201A0000
	#define PHY_BASEADDR_GPIO3_MODULE_APB 0x201B0000
	#define PHY_BASEADDR_GPIO3_MODULE 0x201B0000
	#define PHY_BASEADDR_GPIO4_MODULE_APB 0x201C0000
	#define PHY_BASEADDR_GPIO4_MODULE 0x201C0000

	#define PHY_BASEADDR_GPIO0_MODULE_SECURE 0x20200000
	#define PHY_BASEADDR_GPIO_MODULE_SECURE 0x20200000
	#define PHY_BASEADDR_GPIO1_MODULE_SECURE 0x20210000
	#define PHY_BASEADDR_GPIO2_MODULE_SECURE 0x20220000
	#define PHY_BASEADDR_GPIO3_MODULE_SECURE 0x20230000
	#define PHY_BASEADDR_GPIO4_MODULE_SECURE 0x20240000

	#define PHY_BASEADDR_ADC0_MODULE 0x20600000
	#define PHY_BASEADDR_ADC_MODULE 0x20600000

	#define PHY_BASEADDR_MDMA0_MODULE 0x20A00000
	#define PHY_BASEADDR_MDMA_MODULE 0x20A00000

	#define PHY_BASEADDR_DUMMY0_MODULE 0x20E00000
	#define PHY_BASEADDR_DUMMY_MODULE 0x20E00000

	#define PHY_BASEADDR_DMA_BUS0_MODULE 0x21200000
	#define PHY_BASEADDR_DMA_BUS_MODULE 0x21200000

	#define PHY_BASEADDR_ETC_BUS0_MODULE 0x21210000
	#define PHY_BASEADDR_ETC_BUS_MODULE 0x21210000

	#define PHY_BASEADDR_CFG_BUS0_MODULE 0x21220000
	#define PHY_BASEADDR_CFG_BUS_MODULE 0x21220000

	#define PHY_BASEADDR_SPI1_MODULE 0x20A90000
	#define PHY_BASEADDR_SPI2_MODULE 0x20AA0000

	#define PHY_BASEADDR_SPDIFTX0_MODULE 0x20B00000
	#define PHY_BASEADDR_SPDIFTX_MODULE 0x20B00000

	#define PHY_BASEADDR_SPDIFRX0_MODULE 0x20B10000
	#define PHY_BASEADDR_SPDIFRX_MODULE 0x20B10000
	
	#define PHY_BASEADDR_AXIM_DMA0_MODULE 0x20320000
	#define PHY_BASEADDR_AXIM_DMA_MODULE 0x20320000
	#define PHY_BASEADDR_AXIM_DMA1_MODULE 0x20330000

	#define PHY_BASEADDR_AXIM_SDMA0_MODULE 0x20340000
	#define PHY_BASEADDR_AXIM_SDMA_MODULE 0x20340000
	#define PHY_BASEADDR_AXIM_SDMA1_MODULE 0x20350000

	#define PHY_BASEADDR_AXIM_CSSYS0_MODULE 0x20360000
	#define PHY_BASEADDR_AXIM_CSSYS_MODULE 0x20360000

	#define PHY_BASEADDR_MP2TSI0_MODULE 0x20B80000
	#define PHY_BASEADDR_MP2TSI_MODULE 0x20B80000

	#define PHY_BASEADDR_I2S0_MODULE 0x20780000
	#define PHY_BASEADDR_I2S_MODULE 0x20780000
	#define PHY_BASEADDR_I2S1_MODULE 0x20790000
	#define PHY_BASEADDR_I2S2_MODULE 0x207A0000
	#define PHY_BASEADDR_I2S3_MODULE 0x207B0000

	#define PHY_BASEADDR_MP2TSI1_MODULE 0x20B90000
	#define PHY_BASEADDR_AXIM_MP2TSI0_MODULE 0x203A0000
	#define PHY_BASEADDR_AXIM_MP2TSI_MODULE 0x203A0000
	#define PHY_BASEADDR_AXIM_MP2TSI1_MODULE 0x203B0000

	#define PHY_BASEADDR_AXIM_PDM0_MODULE 0x203C0000
	#define PHY_BASEADDR_AXIM_PDM_MODULE 0x203C0000

	#define PHY_BASEADDR_AXIM_MDMA0_MODULE 0x203D0000
	#define PHY_BASEADDR_AXIM_MDMA_MODULE 0x203D0000

	#define PHY_BASEADDR_CMU_SRC0_MODULE 0x27000000
	#define PHY_BASEADDR_CMU_SRC_MODULE 0x27000000

	#define PHY_BASEADDR_CMU_SYS0_MODULE 0x27010000
	#define PHY_BASEADDR_CMU_SYS_MODULE 0x27010000

	#define PHY_BASEADDR_PLL0_MODULE 0x27020000
	#define PHY_BASEADDR_PLL_MODULE 0x27020000
	#define PHY_BASEADDR_PLL1_MODULE 0x27030000

	#define PHY_BASEADDR_SYSREG_HSIF0_MODULE_APB 0x26030000
	#define PHY_BASEADDR_SYSREG_HSIF_MODULE_APB 0x26030000

	#define PHY_BASEADDR_SYSREG_HSIF0_MODULE 0x26030000
	#define PHY_BASEADDR_SYSREG_HSIF_MODULE 0x26030000

	#define PHY_BASEADDR_SYSREG_HSIF0_MODULE_SECURE 0x26040000
	#define PHY_BASEADDR_SYSREG_HSIF_MODULE_SECURE 0x26040000

	#define PHY_BASEADDR_SDMMC0_MODULE 0x26080000
	#define PHY_BASEADDR_SDMMC_MODULE 0x26080000
	#define PHY_BASEADDR_SDMMC1_MODULE 0x26090000
	#define PHY_BASEADDR_SDMMC2_MODULE 0x260A0000

	#define PHY_BASEADDR_GMAC_RGMII0_MODULE 0x26100000
	#define PHY_BASEADDR_GMAC_RGMII_MODULE 0x26100000
	#define PHY_BASEADDR_GMAC_RMII0_MODULE 0x26110000
	#define PHY_BASEADDR_GMAC_RMII_MODULE 0x26110000

	#define PHY_BASEADDR_NANDC0_MODULE 0x26180000
	#define PHY_BASEADDR_NANDC_MODULE 0x26180000
	#define PHY_BASEADDR_AXIM_NANDC0_MODULE 0x261E0000
	#define PHY_BASEADDR_AXIM_NANDC_MODULE 0x261E0000

	#define PHY_BASEADDR_AXIM_SDMMC0_MODULE 0x26190000
	#define PHY_BASEADDR_AXIM_SDMMC_MODULE 0x26190000
	#define PHY_BASEADDR_AXIM_SDMMC1_MODULE 0x261A0000
	#define PHY_BASEADDR_AXIM_SDMMC2_MODULE 0x261B0000

	#define PHY_BASEADDR_AXIM_GMAC_RGMII0_MODULE 0x261C0000
	#define PHY_BASEADDR_AXIM_GMAC_RGMII_MODULE 0x261C0000
	#define PHY_BASEADDR_AXIM_GMAC_RMII0_MODULE 0x261D0000
	#define PHY_BASEADDR_AXIM_GMAC_RMII_MODULE 0x261D0000

	#define PHY_BASEADDR_BLK_HSIF_DATA_BUS0_MODULE 0x26200000
	#define PHY_BASEADDR_BLK_HSIF_DATA_BUS_MODULE 0x26200000

	#define PHY_BASEADDR_CMU_CPU0_MODULE 0x22000000
	#define PHY_BASEADDR_CMU_CPU_MODULE 0x22000000

	#define PHY_BASEADDR_CPUPMU0_MODULE 0x22010000
	#define PHY_BASEADDR_CPUPMU_MODULE 0x22010000

	#define PHY_BASEADDR_SYSREG_CPU0_MODULE_APB 0x22030000
	#define PHY_BASEADDR_SYSREG_CPU_MODULE_APB 0x22030000
	#define PHY_BASEADDR_SYSREG_CPU0_MODULE 0x22030000
	#define PHY_BASEADDR_SYSREG_CPU_MODULE 0x22030000
	#define PHY_BASEADDR_SYSREG_CPU0_MODULE_SECURE 0x22040000
	#define PHY_BASEADDR_SYSREG_CPU_MODULE_SECURE 0x22040000

	#define PHY_BASEADDR_PLL_CPU0_MODULE 0x22070000
	#define PHY_BASEADDR_PLL_CPU_MODULE 0x22070000

	#define PHY_BASEADDR_AXIM_CPU0_MODULE 0x22080000
	#define PHY_BASEADDR_AXIM_CPU_MODULE 0x22080000

	#define PHY_BASEADDR_CPU_REGBASE0_MODULE 0x220C0000
	#define PHY_BASEADDR_CPU_REGBASE_MODULE 0x220C0000

	#define PHY_BASEADDR_CMU_MM0_MODULE 0x25000000
	#define PHY_BASEADDR_CMU_MM_MODULE 0x25000000

	#define PHY_BASEADDR_SYSREG_MM0_MODULE_APB 0x25030000
	#define PHY_BASEADDR_SYSREG_MM_MODULE_APB 0x25030000

	#define PHY_BASEADDR_SYSREG_MM0_MODULE 0x25030000
	#define PHY_BASEADDR_SYSREG_MM_MODULE 0x25030000

	#define PHY_BASEADDR_SYSREG_MM0_MODULE_SECURE 0x25040000
	#define PHY_BASEADDR_SYSREG_MM_MODULE_SECURE 0x25040000

	#define PHY_BASEADDR_ROTATOR0_MODULE 0x25080000
	#define PHY_BASEADDR_ROTATOR_MODULE 0x25080000

	#define PHY_BASEADDR_G2D0_MODULE 0x25090000
	#define PHY_BASEADDR_G2D_MODULE 0x25090000

	#define PHY_BASEADDR_DEINTERLACE0_MODULE 0x250C0000
	#define PHY_BASEADDR_DEINTERLACE_MODULE 0x250C0000

	#define PHY_BASEADDR_VIP0_MODULE 0x25100000
	#define PHY_BASEADDR_VIP_MODULE 0x25100000

	#define PHY_BASEADDR_DPC0_MODULE 0x25140000
	#define PHY_BASEADDR_DPC_MODULE 0x25140000

	#define PHY_BASEADDR_LVDS0_MODULE 0x25150000
	#define PHY_BASEADDR_LVDS_MODULE 0x25150000

	#define PHY_BASEADDR_CODA9600_MODULE 0x25180000
	#define PHY_BASEADDR_CODA960_MODULE 0x25180000

	#define PHY_BASEADDR_AXIM_CODA9600_MODULE 0x251A0000
	#define PHY_BASEADDR_AXIM_CODA960_MODULE 0x251A0000

	#define PHY_BASEADDR_AXIM_VIP0_MODULE 0x251B0000
	#define PHY_BASEADDR_AXIM_VIP_MODULE 0x251B0000

	#define PHY_BASEADDR_AXIM_DPC0_MODULE 0x251C0000
	#define PHY_BASEADDR_AXIM_DPC_MODULE 0x251C0000

	#define PHY_BASEADDR_AXIM_DEINTERLACE0_MODULE 0x251D0000
	#define PHY_BASEADDR_AXIM_DEINTERLACE_MODULE 0x251D0000

	#define PHY_BASEADDR_AXIM_G2D0_MODULE 0x251E0000
	#define PHY_BASEADDR_AXIM_G2D_MODULE 0x251E0000

	#define PHY_BASEADDR_AXIM_ROTATOR0_MODULE 0x251F0000
	#define PHY_BASEADDR_AXIM_ROTATOR_MODULE 0x251F0000

	#define PHY_BASEADDR_BLK_MM_DATA_BUS0_MODULE_GPV 0x25200000
	#define PHY_BASEADDR_BLK_MM_DATA_BUS_MODULE_GPV 0x25200000

	#define PHY_BASEADDR_BLK_MM_DATA_BUS0_MODULE_PL301 0x25300000
	#define PHY_BASEADDR_BLK_MM_DATA_BUS_MODULE_PL301 0x25300000

	#define PHY_BASEADDR_G2D0_MODULE_CPU_FIFO 0x25380000
	#define PHY_BASEADDR_G2D_MODULE_CPU_FIFO 0x25380000


	#define NUMBER_OF_CMU_USB_MODULE 1 
	#define NUMBER_OF_SYSREG_USB_MODULE 1 
	#define NUMBER_OF_USB20HOST_MODULE 1 
	#define NUMBER_OF_AXIM_BLK_USB_DATA_BUS_MODULE 1 
	#define NUMBER_OF_USB20OTG_MODULE 1 
	#define NUMBER_OF_BLK_USB_DATA_BUS_MODULE 1 
	#define NUMBER_OF_CMU_DDR_MODULE 1 
	#define NUMBER_OF_SYSREG_DDR_MODULE 1 
	#define NUMBER_OF_PLL_DDR_MODULE 2 
	#define NUMBER_OF_DDR_MODULE 1 
	#define NUMBER_OF_TZASC_DDR_MODULE 1 
	#define NUMBER_OF_UART_MODULE 7 
	#define NUMBER_OF_WDT_MODULE 1 
	#define NUMBER_OF_PDM_MODULE 1 
	#define NUMBER_OF_SYS_BUS_MODULE 1 
	#define NUMBER_OF_SPI_MODULE 3 
	#define NUMBER_OF_SECURE_WDT_MODULE 1 
	#define NUMBER_OF_SYSREG_SYS_MODULE 1 
	#define NUMBER_OF_ECID_MODULE 1 
	#define NUMBER_OF_SYSCTRLTOP_MODULE 1 
	#define NUMBER_OF_PWM_MODULE 1 
	#define NUMBER_OF_CAN_MODULE 2 
	#define NUMBER_OF_TIMER_MODULE 1 
	#define NUMBER_OF_SECURE_TIMER_MODULE 1 
	#define NUMBER_OF_TMU_MODULE 1 
	#define NUMBER_OF_I2C_MODULE 5 
	#define NUMBER_OF_DMA_MODULE 2 
	#define NUMBER_OF_SSS_MODULE 1 
	#define NUMBER_OF_FSYS_BUS_MODULE 1 
	#define NUMBER_OF_SMC_MODULE 1 
	#define NUMBER_OF_GPIO_MODULE 5 
	#define NUMBER_OF_SDMA_MODULE 2 
	#define NUMBER_OF_ADC_MODULE 1 
	#define NUMBER_OF_MDMA_MODULE 1 
	#define NUMBER_OF_DUMMY_MODULE 1 
	#define NUMBER_OF_DMA_BUS_MODULE 1 
	#define NUMBER_OF_ETC_BUS_MODULE 1 
	#define NUMBER_OF_CFG_BUS_MODULE 1 
	#define NUMBER_OF_SPDIFTX_MODULE 1 
	#define NUMBER_OF_SPDIFRX_MODULE 1 
	#define NUMBER_OF_AXIM_DMA_MODULE 2 
	#define NUMBER_OF_AXIM_SDMA_MODULE 2 
	#define NUMBER_OF_AXIM_CSSYS_MODULE 1 
	#define NUMBER_OF_I2S_MODULE 4 
	#define NUMBER_OF_MP2TSI_MODULE 2 
	#define NUMBER_OF_AXIM_SSS_MODULE 1 
	#define NUMBER_OF_AXIM_MP2TSI_MODULE 2 
	#define NUMBER_OF_AXIM_PDM_MODULE 1 
	#define NUMBER_OF_AXIM_MDMA_MODULE 1 
	#define NUMBER_OF_CMU_SRC_MODULE 1 
	#define NUMBER_OF_CMU_SYS_MODULE 1 
	#define NUMBER_OF_PLL_MODULE 2 
	#define NUMBER_OF_SYSREG_HSIF_MODULE 1 
	#define NUMBER_OF_SDMMC_MODULE 3 
	#define NUMBER_OF_GMAC_RGMII_MODULE 1 
	#define NUMBER_OF_GMAC_RMII_MODULE 1 
	#define NUMBER_OF_NANDC_MODULE 1 
	#define NUMBER_OF_AXIM_SDMMC_MODULE 3 
	#define NUMBER_OF_AXIM_GMAC_RGMII_MODULE 1 
	#define NUMBER_OF_AXIM_GMAC_RMII_MODULE 1 
	#define NUMBER_OF_AXIM_NANDC_MODULE 1 
	#define NUMBER_OF_BLK_HSIF_DATA_BUS_MODULE 1 
	#define NUMBER_OF_CMU_CPU_MODULE 1 
	#define NUMBER_OF_CPUPMU_MODULE 1 
	#define NUMBER_OF_SYSREG_CPU_MODULE 1 
	#define NUMBER_OF_PLL_CPU_MODULE 1 
	#define NUMBER_OF_AXIM_CPU_MODULE 1 
	#define NUMBER_OF_CPU_REGBASE_MODULE 1 
	#define NUMBER_OF_CMU_MM_MODULE 1 
	#define NUMBER_OF_SYSREG_MM_MODULE 1 
	#define NUMBER_OF_ROTATOR_MODULE 1 
	#define NUMBER_OF_G2D_MODULE 1 
	#define NUMBER_OF_DEINTERLACE_MODULE 1 
	#define NUMBER_OF_VIP_MODULE 1 
	#define NUMBER_OF_DPC_MODULE 1 
	#define NUMBER_OF_LVDS_MODULE 1 
	#define NUMBER_OF_CODA960_MODULE 1 
	#define NUMBER_OF_AXIM_CODA960_MODULE 1 
	#define NUMBER_OF_AXIM_VIP_MODULE 1 
	#define NUMBER_OF_AXIM_DPC_MODULE 1 
	#define NUMBER_OF_AXIM_DEINTERLACE_MODULE 1 
	#define NUMBER_OF_AXIM_G2D_MODULE 1 
	#define NUMBER_OF_AXIM_ROTATOR_MODULE 1 
	#define NUMBER_OF_BLK_MM_DATA_BUS_MODULE 1 
#endif

struct _SFR_INFO {
	U32 CMU_USB[1];
	U32 SYSREG_USB[1];
	U32 USB20HOST[1];
	U32 AXIM_BLK_USB_DATA_BUS[1];
	U32 USB20OTG[1];
	U32 BLK_USB_DATA_BUS[1];
	U32 CMU_DDR[1];
	U32 SYSREG_DDR[1];
	U32 PLL_DDR[2];
	U32 DDR[1];
	U32 TZASC_DDR[1];
	U32 UART[7];
	U32 WDT[1];
	U32 PDM[1];
	U32 SYS_BUS[1];
	U32 SPI[3];
	U32 SECURE_WDT[1];
	U32 SYSREG_SYS[1];
	U32 ECID[1];
	U32 SYSCTRLTOP[1];
	U32 PWM[1];
	U32 CAN[2];
	U32 TIMER[1];
	U32 SECURE_TIMER[1];
	U32 TMU[1];
	U32 I2C[5];
	U32 DMA[2];
	U32 SSS[1];
	U32 FSYS_BUS[1];
	U32 SMC[1];
	U32 GPIO[5];
	U32 SDMA[2];
	U32 ADC[1];
	U32 MDMA[1];
	U32 DUMMY[1];
	U32 DMA_BUS[1];
	U32 ETC_BUS[1];
	U32 CFG_BUS[1];
	U32 SPDIFTX[1];
	U32 SPDIFRX[1];
	U32 AXIM_DMA[2];
	U32 AXIM_SDMA[2];
	U32 AXIM_CSSYS[1];
	U32 I2S[4];
	U32 MP2TSI[2];
	U32 AXIM_SSS[1];
	U32 AXIM_MP2TSI[2];
	U32 AXIM_PDM[1];
	U32 AXIM_MDMA[1];
	U32 CMU_SRC[1];
	U32 CMU_SYS[1];
	U32 PLL[2];
	U32 SYSREG_HSIF[1];
	U32 SDMMC[3];
	U32 GMAC_RGMII[1];
	U32 GMAC_RMII[1];
	U32 NANDC[1];
	U32 AXIM_SDMMC[3];
	U32 AXIM_GMAC_RGMII[1];
	U32 AXIM_GMAC_RMII[1];
	U32 AXIM_NANDC[1];
	U32 BLK_HSIF_DATA_BUS[1];
	U32 CMU_CPU[1];
	U32 CPUPMU[1];
	U32 SYSREG_CPU[1];
	U32 PLL_CPU[1];
	U32 AXIM_CPU[1];
	U32 CPU_REGBASE[1];
	U32 CMU_MM[1];
	U32 SYSREG_MM[1];
	U32 ROTATOR[1];
	U32 G2D[1];
	U32 DEINTERLACE[1];
	U32 VIP[1];
	U32 DPC[1];
	U32 LVDS[1];
	U32 CODA960[1];
	U32 AXIM_CODA960[1];
	U32 AXIM_VIP[1];
	U32 AXIM_DPC[1];
	U32 AXIM_DEINTERLACE[1];
	U32 AXIM_G2D[1];
	U32 AXIM_ROTATOR[1];
	U32 BLK_MM_DATA_BUS[1];
};

extern struct _SFR_INFO SFR_INFO;

#ifdef	__cplusplus
}
#endif

#endif
