{"Ja_rel8_64": 17172, "Cmp_rm64_r64": 37318, "Dec_rm32": 15722, "Jg_rel32_64": 1287, "Cmovne_r16_rm16": 5, "Or_r16_rm16": 94, "Push_imm16": 12, "Jg_rel8_64": 5618, "Add_rm64_r64": 22631, "Div_rm32": 2304, "Lidt_m1664": 13, "Cmovae_r16_rm16": 51, "Retnq": 135578, "Adc_rm64_imm8": 18, "Cmp_AX_imm16": 2273, "Imul_r32_rm32": 2769, "And_AX_imm16": 1282, "Movsxd_r32_rm32": 1, "Sub_r64_rm64": 3233, "Cmp_rm64_imm32": 7802, "And_rm64_imm8": 2952, "Mov_rm64_imm32": 201964, "Sar_rm32_CL": 392, "Add_rm32_imm32": 1792, "And_EAX_imm32": 6060, "Or_r32_rm32": 2113, "Pushq_GS": 4, "Or_rm32_r32": 12732, "Outsb_DX_m8": 6, "Bt_rm64_r64": 168, "Or_AL_imm8": 241, "Imul_r16_rm16_imm8": 3, "Xor_rm16_imm8": 1, "Add_rm64_imm8": 47481, "Cmp_rm16_imm8": 9302, "Rol_rm8_imm8": 10, "Ror_rm32_1": 13, "Sar_rm32_1": 401, "Pop_r16": 107, "Nop_rm16": 2088, "Mul_rm16": 1, "Cmp_rm32_imm8": 80025, "Call_rel32_64": 510357, "Jb_rel8_64": 4723, "Add_rm32_r32": 13120, "Imul_r32_rm32_imm32": 1291, "Adc_r64_rm64": 20, "Mov_rm8_r8": 28563, "Sub_rm32_r32": 13140, "Add_rm32_imm8": 7057, "Btr_rm32_r32": 654, "Shl_rm8_CL": 1, "Iretd": 2, "Cmovne_r64_rm64": 4070, "Cmp_rm32_r32": 32044, "Cmpxchg_rm8_r8": 3, "Out_DX_AL": 845, "Shr_rm64_1": 961, "Bsr_r64_rm64": 120, "Lgdt_m1664": 13, "Sbb_rm32_r32": 8751, "Or_r64_rm64": 245, "Add_rm8_r8": 364, "Xsetbv": 7, "Mov_r32_imm32": 246488, "Jge_rel8_64": 5544, "Xstore_64": 5, "Sub_rm64_r64": 8944, "Ltr_r32m16": 3, "Sub_rm8_r8": 5, "Sgdt_m1664": 3, "Xor_RAX_imm32": 6, "Xor_r8_rm8": 106, "Imul_r64_rm64": 2683, "Cmp_r8_rm8": 592, "Xor_EAX_imm32": 41, "And_r8_rm8": 293, "Fnstsw_m2byte": 1, "Pushq_FS": 2, "Movnti_m64_r64": 18, "Out_imm8_AL": 492, "Shl_rm64_CL": 2091, "Jle_rel8_64": 8339, "Or_rm32_imm32": 5432, "Test_AL_imm8": 11913, "Add_AL_imm8": 17, "And_rm32_imm32": 10291, "Movsx_r32_rm16": 1157, "Cmovs_r64_rm64": 857, "Bt_rm32_r32": 1710, "And_rm8_imm8": 11131, "Sub_rm64_imm32": 5026, "And_rm16_r16": 68, "Lea_r32_m": 26947, "Out_DX_EAX": 140, "Cdq": 2265, "Movsx_r64_rm8": 486, "Pushq_imm8": 4835, "Or_RAX_imm32": 151, "Add_AX_imm16": 95, "Js_rel32_64": 5736, "Cmpxchg_rm16_r16": 7, "Add_rm16_r16": 156, "Mov_cr_r64": 289, "Not_rm16": 81, "Jle_rel32_64": 1686, "Sfence": 318, "Xchg_rm64_r64": 621, "Add_rm16_imm16": 115, "Call_m1632": 1, "Je_rel32_64": 56665, "Sar_rm32_imm8": 2468, "Mov_r8_imm8": 10316, "Test_EAX_imm32": 2706, "Push_rm64": 1629, "And_RAX_imm32": 552, "Cmove_r16_rm16": 11, "Cmovns_r32_rm32": 393, "Shr_rm64_CL": 935, "Adc_rm32_r32": 92, "Int_imm8": 7, "Out_imm8_EAX": 3, "Mov_rm32_imm32": 49548, "Pause": 404, "Shl_rm32_1": 79, "Mov_r16_imm16": 988, "And_AL_imm8": 308, "Ud2": 7065, "Xadd_rm8_r8": 6, "Idiv_rm32": 2203, "Sub_rm16_r16": 58, "Xor_rm8_imm8": 92, "Cwde": 43, "Xor_rm8_r8": 1282, "Imul_rm64": 1, "Jns_rel8_64": 7708, "Bsf_r32_rm32": 148, "Jmp_rel32_64": 62274, "Str_r64m16": 3, "Mov_r32m16_Sreg": 135, "Test_rm64_imm32": 418, "Imul_r64_rm64_imm8": 7789, "Dec_rm64": 2699, "Clflush_m8": 34, "Test_AX_imm16": 122, "Cmovb_r64_rm64": 332, "Sysexitd": 4, "Idiv_rm16": 1, "Fxsave64_m512byte": 19, "Jne_rel32_64": 42741, "Fnclex": 15, "Sti": 2553, "Mov_r64_imm64": 11609, "Neg_rm64": 451, "Shl_rm64_imm8": 12084, "Sub_r32_rm32": 3688, "Test_rm8_r8": 13976, "Xor_rm32_imm32": 83, "Popfw": 5, "Jae_rel32_64": 2528, "Pop_r64": 432289, "Sysretq": 4, "Stosb_m8_AL": 1552, "Cld": 14, "Neg_rm32": 1451, "Xor_rm16_imm16": 24, "Jbe_rel8_64": 13165, "Nopw": 150, "Scasb_AL_m8": 1674, "Add_r32_rm32": 4114, "Sbb_rm16_imm8": 8, "Cmovae_r64_rm64": 528, "Shl_rm8_imm8": 11, "Setb_rm8": 309, "Sub_RAX_imm32": 625, "Rol_rm32_imm8": 1093, "Add_r8_rm8": 170, "Mov_Sreg_r32m16": 158, "Shl_rm16_imm8": 13, "Shr_rm16_1": 95, "Mul_rm8": 1, "Sub_AX_imm16": 39, "Lfence": 73, "Sete_rm8": 7414, "Nopd": 393, "Pushq_imm32": 901, "Cmovns_r64_rm64": 296, "Cmovae_r32_rm32": 848, "Div_rm64": 2154, "Cdqe": 7515, "Shr_rm16_imm8": 1043, "Xor_rm32_imm8": 1054, "Mov_AL_moffs8": 8, "Cmovne_r32_rm32": 5354, "Shr_rm8_1": 538, "Mov_r32_rm32": 203772, "Or_rm32_imm8": 17324, "Wbinvd": 79, "Adc_EAX_imm32": 130, "Imul_r64_rm64_imm32": 2404, "Std": 4, "Add_rm8_imm8": 39, "Sub_r16_rm16": 4, "Sub_r8_rm8": 44, "And_rm32_r32": 3133, "Mov_dr_r64": 68, "Add_EAX_imm32": 737, "Setne_rm8": 5956, "Or_r8_rm8": 572, "Cmp_rm8_r8": 2251, "Xor_AL_imm8": 9, "Cwd": 1, "Int1": 1, "And_rm64_r64": 1536, "Ror_rm32_imm8": 450, "Shl_rm64_1": 15, "Mov_r16_rm16": 9582, "Mul_rm64": 12, "Sub_rm8_imm8": 15, "Cmova_r64_rm64": 1037, "Push_r16": 143, "Lsl_r32_r32m16": 1, "Imul_r16_rm16": 4, "Js_rel8_64": 7930, "Or_EAX_imm32": 1487, "Cmovb_r32_rm32": 474, "Xor_rm64_imm32": 10, "Or_rm64_imm32": 1130, "Adc_rm16_r16": 1, "Adc_rm32_imm32": 34, "Cmp_rm16_imm16": 3090, "Je_rel8_64": 231410, "And_rm32_imm8": 35583, "Adc_r32_rm32": 147, "Xsave64_mem": 19, "Call_rm64": 25248, "Xchg_r32_EAX": 1, "Bsf_r64_rm64": 126, "Dec_rm8": 1052, "Test_RAX_imm32": 54, "Setl_rm8": 79, "Swapgs": 36, "Cmovl_r32_rm32": 346, "Cmp_r32_rm32": 13746, "Lldt_r32m16": 29, "Ja_rel32_64": 6890, "Clts": 55, "Movsx_r64_rm16": 159, "Test_rm32_imm32": 5346, "Popfq": 582, "In_EAX_DX": 76, "Xadd_rm64_r64": 53, "Push_rm16": 5, "And_rm16_imm8": 238, "Mov_rm16_imm16": 8125, "Setg_rm8": 349, "Lea_r16_m": 152, "Outsd_DX_m32": 3, "Rdtscp": 1, "Cmp_rm8_imm8": 26741, "Setle_rm8": 188, "Test_rm8_imm8": 44112, "Or_rm8_r8": 698, "Bt_rm32_imm8": 21, "Bts_rm32_r32": 1103, "Xor_AX_imm16": 10, "Shl_rm16_1": 10, "Sub_rm32_imm8": 4862, "Stosd_m32_EAX": 6930, "Div_rm16": 87, "Cli": 677, "And_rm8_r8": 81, "Btr_rm32_imm8": 576, "Cmp_EAX_imm32": 5624, "Shl_rm8_1": 5, "Xrstor64_mem": 16, "Rol_rm32_CL": 148, "Xchg_rm8_r8": 1316, "Fisttp_m32int": 1, "Insd_m32_DX": 3, "Vmxoff": 12, "Invlpg_m": 12, "Imul_r32_rm32_imm8": 1125, "Sar_rm8_imm8": 139, "Jns_rel32_64": 922, "Push_r64": 433428, "Cqo": 779, "Not_rm64": 1979, "Hlt": 23, "Adc_rm16_imm8": 2, "Mfence": 577, "Mov_moffs16_AX": 25, "Sub_rm16_imm16": 37, "Bswap_r64": 126, "Shr_rm8_imm8": 2743, "Xchg_rm32_r32": 118, "Cmp_r16_rm16": 755, "Adc_AL_imm8": 5, "Rol_rm16_imm8": 445, "Shl_rm32_CL": 3471, "Inc_rm64": 14062, "Add_r64_rm64": 18491, "Mwait": 12, "Bts_rm16_imm8": 1, "Wait": 14, "Mov_r64_rm64": 470598, "Test_rm64_r64": 119904, "Movsx_r32_rm8": 1650, "Mov_AX_moffs16": 24, "Movsx_r16_rm16": 1, "Xor_rm64_r64": 613, "Cmpsb_m8_m8": 13, "Jge_rel32_64": 1621, "Enterq_imm16_imm8": 1, "Mov_rm64_r64": 847559, "Not_rm32": 4072, "Sub_rm64_imm8": 39806, "Add_RAX_imm32": 2060, "Sbb_rm64_r64": 1582, "Retnq_imm16": 9, "Or_rm16_r16": 146, "Btc_rm32_imm8": 6, "Mov_EAX_moffs32": 2, "Fnstcw_m2byte": 1, "Movzx_r32_rm16": 31040, "Insb_m8_DX": 6, "Cmpxchg_rm32_r32": 297, "Sar_rm64_1": 158, "Test_rm16_imm16": 506, "Rol_rm32_1": 18, "Adc_rm32_imm8": 293, "Cmovg_r32_rm32": 1090, "Add_rm16_imm8": 108, "Rol_rm8_CL": 1, "Test_rm32_r32": 120703, "Mov_rm16_Sreg": 24, "Bts_rm32_imm8": 814, "Rdmsr": 478, "Jo_rel8_64": 1, "Jbe_rel32_64": 2951, "Cmova_r32_rm32": 1142, "Sysretd": 4, "Movaps_xmm_xmmm128": 210, "Sbb_rm16_r16": 5, "Shr_rm32_imm8": 10107, "Dec_rm16": 446, "Sar_rm64_imm8": 2207, "Stosq_m64_RAX": 9, "Sar_rm64_CL": 240, "And_rm16_imm16": 1179, "Cmp_RAX_imm32": 5653, "Add_rm64_imm32": 9127, "Cmp_AL_imm8": 8034, "Movzx_r16_rm16": 30, "Mul_rm32": 6, "Jl_rel32_64": 504, "Cmp_rm32_imm32": 13761, "And_rm64_imm32": 1194, "Rdtsc": 71, "Xadd_rm16_r16": 71, "Sub_EAX_imm32": 262, "Movzx_r16_rm8": 29, "Jae_rel8_64": 8579, "Setge_rm8": 99, "Jb_rel32_64": 1365, "Syscall": 5, "Or_rm16_imm8": 377, "Sub_AL_imm8": 2, "Mov_r64_dr": 24, "Mov_moffs32_EAX": 2, "Cmpxchg_rm64_r64": 140, "Cmovbe_r32_rm32": 1080, "Or_rm64_r64": 3312, "Movaps_xmmm128_xmm": 314, "Cpuid": 86, "Ror_rm16_1": 30, "Mov_r64_cr": 251, "Pushw_imm8": 2, "Sub_rm32_imm32": 376, "Xor_rm64_imm8": 131, "Xadd_rm32_r32": 229, "Bswap_r32": 2889, "Out_DX_AX": 139, "Inc_rm16": 319, "Retfd": 1, "Mov_r8_rm8": 28205, "Prefetcht0_m8": 6821, "Cmovg_r64_rm64": 192, "Leaveq": 3541, "Cmovbe_r64_rm64": 1094, "And_r32_rm32": 1205, "Fsub_m32fp": 2, "Sysenter": 1, "Or_rm64_imm8": 4109, "Test_rm16_r16": 3611, "Nop_rm32": 861, "Cmovge_r32_rm32": 487, "Rol_rm64_CL": 19, "Shr_rm32_1": 927, "Inc_rm8": 12013, "Or_rm16_imm16": 426, "Pushfw": 5, "INVALID": 86, "Idiv_rm64": 770, "Monitorq": 12, "Xor_rm32_r32": 211432, "Setae_rm8": 116, "Sbb_rm32_imm8": 332, "Xor_r32_rm32": 3037, "Sar_rm16_imm8": 60, "Sar_rm8_1": 11, "Cmovle_r64_rm64": 269, "Movsq_m64_m64": 24, "Sets_rm8": 6, "Lodsb_AL_m8": 2, "Lea_r64_m": 194141, "In_AL_imm8": 140, "Inc_rm32": 24823, "Shr_rm64_imm8": 8276, "Cmp_rm64_imm8": 33578, "Bsr_r32_rm32": 215, "Adc_rm64_r64": 26, "Clc": 10, "Cmovs_r32_rm32": 515, "Mov_moffs8_AL": 5, "Adc_rm8_r8": 7, "Loop_rel8_64_RCX": 2, "Btc_rm32_r32": 25, "Setbe_rm8": 484, "Sub_rm16_imm8": 57, "Loopne_rel8_64_RCX": 1, "Jl_rel8_64": 2019, "Seta_rm8": 491, "Fxrstor64_m512byte": 8, "Movsd_m32_m32": 3155, "Mov_rm8_imm8": 20539, "Movzx_r32_rm8": 37017, "Xor_rm16_r16": 734, "And_r16_rm16": 96, "Jmp_rel8_64": 146686, "Cmovle_r32_rm32": 1019, "Add_r16_rm16": 109, "Imul_r16_rm16_imm16": 2, "Sbb_rm64_imm8": 870, "Wrmsr": 405, "Ror_rm8_1": 100, "Cmovns_r16_rm16": 12, "Movsxd_r64_rm32": 33184, "Idiv_rm8": 5, "Shl_rm32_imm8": 10495, "Sbb_rm8_r8": 3, "Jne_rel8_64": 153460, "Ror_rm8_imm8": 2, "In_AX_DX": 219, "Mov_rm32_r32": 290314, "Cmove_r32_rm32": 4479, "Stosw_m16_AX": 10, "Or_rm8_imm8": 8817, "Jmp_rm64": 1593, "Pop_rm64": 143, "Cmovl_r64_rm64": 85, "Pushfq": 1113, "Sidt_m1664": 3, "Or_AX_imm16": 127, "Shl_rm16_CL": 1, "Str_r32m16": 2, "Xor_r16_rm16": 334, "Cmp_r64_rm64": 8215, "And_r64_rm64": 899, "Cmp_rm16_r16": 1829, "Int3": 4, "Shr_rm32_CL": 273, "Movsx_r16_rm8": 33, "Div_rm8": 29, "Cmovge_r64_rm64": 47, "In_AL_DX": 509, "Cmove_r64_rm64": 5007, "Outsw_DX_m16": 3, "Movsw_m16_m16": 5, "Neg_rm16": 8, "Fninit": 1, "Movsb_m8_m8": 3767, "Xor_r64_rm64": 116, "Mov_rm16_r16": 14870, "Insw_m16_DX": 3}
