{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650274887535 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650274887535 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 18 12:41:27 2022 " "Processing started: Mon Apr 18 12:41:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650274887535 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650274887535 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CALCULATOR -c CALCULATOR " "Command: quartus_map --read_settings_files=on --write_settings_files=off CALCULATOR -c CALCULATOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650274887535 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650274888863 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650274888863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_ll_cla.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_ll_cla.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER_LL_CLA " "Found entity 1: ADDER_LL_CLA" {  } { { "ADDER_LL_CLA.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/ADDER_LL_CLA.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650274910377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650274910377 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DIGITS digits BIN_to_BCD.sv(3) " "Verilog HDL Declaration information at BIN_to_BCD.sv(3): object \"DIGITS\" differs only in case from object \"digits\" in the same scope" {  } { { "BIN_to_BCD.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/BIN_to_BCD.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650274910377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_bcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file bin_to_bcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BIN_to_BCD " "Found entity 1: BIN_to_BCD" {  } { { "BIN_to_BCD.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/BIN_to_BCD.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650274910377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650274910377 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting a direction CALCULATOR.sv(65) " "Verilog HDL syntax error at CALCULATOR.sv(65) near text: \")\";  expecting a direction. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "CALCULATOR.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/CALCULATOR.sv" 65 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1650274910393 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "CALCULATOR CALCULATOR.sv(60) " "Ignored design unit \"CALCULATOR\" at CALCULATOR.sv(60) due to previous errors" {  } { { "CALCULATOR.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/CALCULATOR.sv" 60 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1650274910393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculator.sv 0 0 " "Found 0 design units, including 0 entities, in source file calculator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650274910393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider_ll.sv 1 1 " "Found 1 design units, including 1 entities, in source file divider_ll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DIVIDER_LL " "Found entity 1: DIVIDER_LL" {  } { { "DIVIDER_LL.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/DIVIDER_LL.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650274910393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650274910393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplayer_ll.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplayer_ll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MULTIPLAYER_LL " "Found entity 1: MULTIPLAYER_LL" {  } { { "MULTIPLAYER_LL.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/MULTIPLAYER_LL.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650274910408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650274910408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num_maker.sv 1 1 " "Found 1 design units, including 1 entities, in source file num_maker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NUM_MAKER " "Found entity 1: NUM_MAKER" {  } { { "NUM_MAKER.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/NUM_MAKER.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650274910408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650274910408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add1.v 1 1 " "Found 1 design units, including 1 entities, in source file add1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADD1 " "Found entity 1: ADD1" {  } { { "ADD1.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/ADD1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650274910424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650274910424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add3.v 1 1 " "Found 1 design units, including 1 entities, in source file add3.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADD3 " "Found entity 1: ADD3" {  } { { "ADD3.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/ADD3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650274910439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650274910439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_ll.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_ll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_LL " "Found entity 1: ALU_LL" {  } { { "ALU_LL.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/ALU_LL.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650274910439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650274910439 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Cin cin CLA.v(3) " "Verilog HDL Declaration information at CLA.v(3): object \"Cin\" differs only in case from object \"cin\" in the same scope" {  } { { "CLA.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/CLA.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650274910439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla.v 1 1 " "Found 1 design units, including 1 entities, in source file cla.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA " "Found entity 1: CLA" {  } { { "CLA.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/CLA.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650274910455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650274910455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa_ll_cla.v 1 1 " "Found 1 design units, including 1 entities, in source file fa_ll_cla.v" { { "Info" "ISGN_ENTITY_NAME" "1 FA_LL_CLA " "Found entity 1: FA_LL_CLA" {  } { { "FA_LL_CLA.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/FA_LL_CLA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650274910455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650274910455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ha_ll.v 1 1 " "Found 1 design units, including 1 entities, in source file ha_ll.v" { { "Info" "ISGN_ENTITY_NAME" "1 HA_LL " "Found entity 1: HA_LL" {  } { { "HA_LL.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/HA_LL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650274910471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650274910471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult10.v 1 1 " "Found 1 design units, including 1 entities, in source file mult10.v" { { "Info" "ISGN_ENTITY_NAME" "1 MULT10 " "Found entity 1: MULT10" {  } { { "MULT10.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/MULT10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650274910486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650274910486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_out.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_OUT " "Found entity 1: MUX_OUT" {  } { { "MUX_OUT.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/MUX_OUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650274910486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650274910486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num_in.v 1 1 " "Found 1 design units, including 1 entities, in source file num_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 NUM_IN " "Found entity 1: NUM_IN" {  } { { "NUM_IN.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/NUM_IN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650274910502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650274910502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num_map.v 1 1 " "Found 1 design units, including 1 entities, in source file num_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 NUM_MAP " "Found entity 1: NUM_MAP" {  } { { "NUM_MAP.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/NUM_MAP.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650274910518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650274910518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file num_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 NUM_MUX " "Found entity 1: NUM_MUX" {  } { { "NUM_MUX.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/NUM_MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650274910518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650274910518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rem3.v 1 1 " "Found 1 design units, including 1 entities, in source file rem3.v" { { "Info" "ISGN_ENTITY_NAME" "1 REM3 " "Found entity 1: REM3" {  } { { "REM3.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/REM3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650274910533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650274910533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEVEN_SEG " "Found entity 1: SEVEN_SEG" {  } { { "SEVEN_SEG.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/SEVEN_SEG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650274910549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650274910549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turner_ll.v 1 1 " "Found 1 design units, including 1 entities, in source file turner_ll.v" { { "Info" "ISGN_ENTITY_NAME" "1 TURNER_LL " "Found entity 1: TURNER_LL" {  } { { "TURNER_LL.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/TURNER_LL.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650274910549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650274910549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_on_digits.sv 1 1 " "Found 1 design units, including 1 entities, in source file clk_on_digits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_on_DIGITS " "Found entity 1: CLK_on_DIGITS" {  } { { "CLK_on_DIGITS.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/CLK_on_DIGITS.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650274910564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650274910564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "number.v 1 1 " "Found 1 design units, including 1 entities, in source file number.v" { { "Info" "ISGN_ENTITY_NAME" "1 NUMBER " "Found entity 1: NUMBER" {  } { { "NUMBER.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/NUMBER.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650274910580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650274910580 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "CLK.v(10) " "Verilog HDL information at CLK.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "CLK.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/CLK.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1650274910580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk.v 1 1 " "Found 1 design units, including 1 entities, in source file clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK " "Found entity 1: CLK" {  } { { "CLK.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/CLK.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650274910580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650274910580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFT " "Found entity 1: SHIFT" {  } { { "SHIFT.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/SHIFT.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650274910596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650274910596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "less_then.sv 1 1 " "Found 1 design units, including 1 entities, in source file less_then.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LESS_THEN " "Found entity 1: LESS_THEN" {  } { { "LESS_THEN.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/LESS_THEN.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650274910611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650274910611 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Vadim/Desktop/CALCULATOR/CALCULATOR.map.smsg " "Generated suppressed messages file C:/Users/Vadim/Desktop/CALCULATOR/CALCULATOR.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650274910658 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4715 " "Peak virtual memory: 4715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650274910799 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 18 12:41:50 2022 " "Processing ended: Mon Apr 18 12:41:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650274910799 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650274910799 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650274910799 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650274910799 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650274911471 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650274887535 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650274887535 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 18 12:41:27 2022 " "Processing started: Mon Apr 18 12:41:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650274887535 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650274887535 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CALCULATOR -c CALCULATOR " "Command: quartus_map --read_settings_files=on --write_settings_files=off CALCULATOR -c CALCULATOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650274887535 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650274888863 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650274888863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_ll_cla.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_ll_cla.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER_LL_CLA " "Found entity 1: ADDER_LL_CLA" {  } { { "ADDER_LL_CLA.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/ADDER_LL_CLA.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650274910377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650274910377 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DIGITS digits BIN_to_BCD.sv(3) " "Verilog HDL Declaration information at BIN_to_BCD.sv(3): object \"DIGITS\" differs only in case from object \"digits\" in the same scope" {  } { { "BIN_to_BCD.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/BIN_to_BCD.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650274910377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_bcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file bin_to_bcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BIN_to_BCD " "Found entity 1: BIN_to_BCD" {  } { { "BIN_to_BCD.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/BIN_to_BCD.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650274910377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650274910377 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting a direction CALCULATOR.sv(65) " "Verilog HDL syntax error at CALCULATOR.sv(65) near text: \")\";  expecting a direction. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "CALCULATOR.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/CALCULATOR.sv" 65 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1650274910393 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "CALCULATOR CALCULATOR.sv(60) " "Ignored design unit \"CALCULATOR\" at CALCULATOR.sv(60) due to previous errors" {  } { { "CALCULATOR.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/CALCULATOR.sv" 60 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1650274910393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculator.sv 0 0 " "Found 0 design units, including 0 entities, in source file calculator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650274910393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider_ll.sv 1 1 " "Found 1 design units, including 1 entities, in source file divider_ll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DIVIDER_LL " "Found entity 1: DIVIDER_LL" {  } { { "DIVIDER_LL.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/DIVIDER_LL.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650274910393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650274910393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplayer_ll.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplayer_ll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MULTIPLAYER_LL " "Found entity 1: MULTIPLAYER_LL" {  } { { "MULTIPLAYER_LL.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/MULTIPLAYER_LL.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650274910408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650274910408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num_maker.sv 1 1 " "Found 1 design units, including 1 entities, in source file num_maker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NUM_MAKER " "Found entity 1: NUM_MAKER" {  } { { "NUM_MAKER.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/NUM_MAKER.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650274910408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650274910408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add1.v 1 1 " "Found 1 design units, including 1 entities, in source file add1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADD1 " "Found entity 1: ADD1" {  } { { "ADD1.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/ADD1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650274910424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650274910424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add3.v 1 1 " "Found 1 design units, including 1 entities, in source file add3.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADD3 " "Found entity 1: ADD3" {  } { { "ADD3.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/ADD3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650274910439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650274910439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_ll.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_ll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_LL " "Found entity 1: ALU_LL" {  } { { "ALU_LL.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/ALU_LL.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650274910439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650274910439 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Cin cin CLA.v(3) " "Verilog HDL Declaration information at CLA.v(3): object \"Cin\" differs only in case from object \"cin\" in the same scope" {  } { { "CLA.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/CLA.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650274910439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla.v 1 1 " "Found 1 design units, including 1 entities, in source file cla.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA " "Found entity 1: CLA" {  } { { "CLA.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/CLA.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650274910455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650274910455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa_ll_cla.v 1 1 " "Found 1 design units, including 1 entities, in source file fa_ll_cla.v" { { "Info" "ISGN_ENTITY_NAME" "1 FA_LL_CLA " "Found entity 1: FA_LL_CLA" {  } { { "FA_LL_CLA.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/FA_LL_CLA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650274910455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650274910455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ha_ll.v 1 1 " "Found 1 design units, including 1 entities, in source file ha_ll.v" { { "Info" "ISGN_ENTITY_NAME" "1 HA_LL " "Found entity 1: HA_LL" {  } { { "HA_LL.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/HA_LL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650274910471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650274910471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult10.v 1 1 " "Found 1 design units, including 1 entities, in source file mult10.v" { { "Info" "ISGN_ENTITY_NAME" "1 MULT10 " "Found entity 1: MULT10" {  } { { "MULT10.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/MULT10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650274910486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650274910486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_out.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_OUT " "Found entity 1: MUX_OUT" {  } { { "MUX_OUT.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/MUX_OUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650274910486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650274910486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num_in.v 1 1 " "Found 1 design units, including 1 entities, in source file num_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 NUM_IN " "Found entity 1: NUM_IN" {  } { { "NUM_IN.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/NUM_IN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650274910502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650274910502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num_map.v 1 1 " "Found 1 design units, including 1 entities, in source file num_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 NUM_MAP " "Found entity 1: NUM_MAP" {  } { { "NUM_MAP.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/NUM_MAP.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650274910518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650274910518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file num_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 NUM_MUX " "Found entity 1: NUM_MUX" {  } { { "NUM_MUX.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/NUM_MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650274910518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650274910518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rem3.v 1 1 " "Found 1 design units, including 1 entities, in source file rem3.v" { { "Info" "ISGN_ENTITY_NAME" "1 REM3 " "Found entity 1: REM3" {  } { { "REM3.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/REM3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650274910533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650274910533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEVEN_SEG " "Found entity 1: SEVEN_SEG" {  } { { "SEVEN_SEG.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/SEVEN_SEG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650274910549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650274910549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turner_ll.v 1 1 " "Found 1 design units, including 1 entities, in source file turner_ll.v" { { "Info" "ISGN_ENTITY_NAME" "1 TURNER_LL " "Found entity 1: TURNER_LL" {  } { { "TURNER_LL.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/TURNER_LL.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650274910549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650274910549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_on_digits.sv 1 1 " "Found 1 design units, including 1 entities, in source file clk_on_digits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_on_DIGITS " "Found entity 1: CLK_on_DIGITS" {  } { { "CLK_on_DIGITS.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/CLK_on_DIGITS.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650274910564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650274910564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "number.v 1 1 " "Found 1 design units, including 1 entities, in source file number.v" { { "Info" "ISGN_ENTITY_NAME" "1 NUMBER " "Found entity 1: NUMBER" {  } { { "NUMBER.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/NUMBER.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650274910580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650274910580 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "CLK.v(10) " "Verilog HDL information at CLK.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "CLK.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/CLK.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1650274910580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk.v 1 1 " "Found 1 design units, including 1 entities, in source file clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK " "Found entity 1: CLK" {  } { { "CLK.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/CLK.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650274910580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650274910580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFT " "Found entity 1: SHIFT" {  } { { "SHIFT.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/SHIFT.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650274910596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650274910596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "less_then.sv 1 1 " "Found 1 design units, including 1 entities, in source file less_then.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LESS_THEN " "Found entity 1: LESS_THEN" {  } { { "LESS_THEN.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/LESS_THEN.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650274910611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650274910611 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Vadim/Desktop/CALCULATOR/CALCULATOR.map.smsg " "Generated suppressed messages file C:/Users/Vadim/Desktop/CALCULATOR/CALCULATOR.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650274910658 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4715 " "Peak virtual memory: 4715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650274910799 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 18 12:41:50 2022 " "Processing ended: Mon Apr 18 12:41:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650274910799 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650274910799 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650274910799 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650274910799 ""}
