# Reading D:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# OpenFile {C:/Users/Huawei/Desktop/arch project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor.mpf} 
# Loading project -Designing-and-implementing-a-simple-5-stage-pipelined-processor
# Compile of HDU.vhd failed with 1 errors.
# Compile of HDU.vhd was successful.
vsim -gui work.hdu
# vsim -gui work.hdu 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.hdu(archhdu)
add wave -position insertpoint  \
sim:/hdu/IdExMemRead \
sim:/hdu/IdExRdst1 \
sim:/hdu/IfIdRsrc1 \
sim:/hdu/IfIdRsrc2 \
sim:/hdu/Stall
force -freeze sim:/hdu/IdExRdst1 111 0
force -freeze sim:/hdu/IfIdRsrc1 111 0
force -freeze sim:/hdu/IdExMemRead 1 0
run
do HDUtest.do
# vsim -gui work.hdu 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.hdu(archhdu)
