# 2110263 DIGITAL COMPUTER LOGIC LABORATORY I
2110263 DIGITAL COMPUTER LOGIC LABORATORY I Course in Chulalongkorn University (2024) By Worralop Srichainont

---

# Laboratory 01
| No | Problem Code | Name | Circuit | Solution |
| :---: | :---: | :--- | :---: | :---: |
| 1 | [`diglab_​01_​01`](https://drive.google.com/file/d/1Gn-hov5iGPHokrjBNkY5xGgCXVn0SdoW/view?usp=drive_link) | **Wire Connection** | [`Circuit`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2001/diglab_01_01/diglab_01_01.dig) | [`Solution`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2001/diglab_01_01/diglab_01_01_sol.md) |
| 2 | [`diglab_​01_​02`](https://drive.google.com/file/d/1ECKTJ3_2rWUxxlB6zigvz5GRagNEbqDO/view?usp=drive_link) | **Logic Gate** | [`Circuit`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2001/diglab_01_02/diglab_01_02.dig) | [`Solution`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2001/diglab_01_02/diglab_01_02_sol.md) |
| 3 | [`diglab_​01_​03`](https://drive.google.com/file/d/10cgeXQqJvZJO_8lcn8iLhOKXUANPU1IW/view?usp=drive_link) | **Clock Gate** | [`Circuit`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2001/diglab_01_03/diglab_01_03.dig) | [`Solution`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2001/diglab_01_03/diglab_01_03_sol.md) |
| 4 | [`diglab_​01_​04`](https://drive.google.com/file/d/1udbvVFgOMJW1BoB1krBcbFyXEP_90eTK/view?usp=drive_link) | **Dual Clock** | [`Circuit`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2001/diglab_01_04/diglab_01_04.dig) | [`Solution`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2001/diglab_01_04/diglab_01_04_sol.md) |

# Laboratory 02
| No | Problem Code | Name | Circuit | Solution |
| :---: | :---: | :--- | :---: | :---: |
| 1 | [`diglab_​02_​01`](https://drive.google.com/file/d/1X58ZSczfBssWzQGDQZVs-rJgAqAgLOG5/view?usp=drive_link) | **XOR (Sum of Products)** | [`Circuit`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2002/diglab_02_01/diglab_02_01.dig) | [`Solution`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2002/diglab_02_01/diglab_02_01_sol.md) |
| 2 | [`diglab_​02_​02`](https://drive.google.com/file/d/12nkSeHxiNem1i3mO-BABmvpC8ueVb1ZY/view?usp=drive_link) | **XOR (Product of Sums)** | [`Circuit`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2002/diglab_02_02/diglab_02_02.dig) | [`Solution`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2002/diglab_02_02/diglab_02_02_sol.md) |
| 3 | [`diglab_​02_​03`](https://drive.google.com/file/d/1W0zyqn9E_a2-WQ19l-L3xpcZyvcE8bzV/view?usp=drive_link) | **FullAdder (Sum of Products)** | [`Circuit`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2002/diglab_02_03/diglab_02_03.dig) | [`Solution`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2002/diglab_02_03/diglab_02_03_sol.md) |
| 4 | [`diglab_​02_​04`](https://drive.google.com/file/d/16HCbbrqRba3GJ2d0AD0ZKvdQQFeRKjz1/view?usp=drive_link) | **FullAdder (Product of Sums)** | [`Circuit`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2002/diglab_02_04/diglab_02_04.dig) | [`Solution`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2002/diglab_02_04/diglab_02_04_sol.md) |
| 5 | [`diglab_​02_​05`](https://drive.google.com/file/d/1Sne5lBG-NsupPsBlxRyze35h4b-5ZpJw/view?usp=drive_link) | **Comparator (Sum of Products)** | [`Circuit`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2002/diglab_02_05/diglab_02_05.dig) | [`Solution`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2002/diglab_02_05/diglab_02_05_sol.md) |
| 6 | [`diglab_​02_​06`](https://drive.google.com/file/d/1fzbXE230PaqTj0PeoZD5sVsxrSNBx3O4/view?usp=drive_link) | **Comparator (Product of Sums)** | [`Circuit`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2002/diglab_02_06/diglab_02_06.dig) | [`Solution`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2002/diglab_02_06/diglab_02_06_sol.md) |
| 7 | [`diglab_​02_​07`](https://drive.google.com/file/d/1hbqErgX2DjF8mVMXwD9yQRe7qE2FMo8i/view?usp=drive_link) | **Multiplexer (Sum of Products)** | [`Circuit`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2002/diglab_02_07/diglab_02_07.dig) | [`Solution`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2002/diglab_02_07/diglab_02_07_sol.md) |
| 8 | [`diglab_​02_​08`](https://drive.google.com/file/d/1cgN1CoPt-9dDRTEL3GCghg49iHBdRUZr/view?usp=drive_link) | **Multiplexer (Product of Sums)** | [`Circuit`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2002/diglab_02_08/diglab_02_08.dig) | [`Solution`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2002/diglab_02_08/diglab_02_08_sol.md) |
| 9 | [`diglab_​02_​09`](https://drive.google.com/file/d/1ngDn0xtNYtUdcPsC_CHHoyIEIOocsJhk/view?usp=drive_link) | **Mux4:1 (Sum of Products)** | [`Circuit`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2002/diglab_02_09/diglab_02_09.dig) | [`Solution`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2002/diglab_02_09/diglab_02_09_sol.md) |

# Laboratory 03
| No | Problem Code | Name | Circuit | Solution |
| :---: | :---: | :--- | :---: | :---: |
| 1 | [`diglab_​03_​01`](https://drive.google.com/file/d/1RNgGcbrlr_2TEe9lUSFqrZRoutLsefec/view?usp=drive_link) | **BCD to Seven Segment Decoder** | [`Circuit`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2003/diglab_03_01/diglab_03_01.dig) | [`Solution`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2003/diglab_03_01/diglab_03_01_sol.md) |
| 2 | [`diglab_​03_​02`](https://drive.google.com/file/d/1BbsC5Ryw0RFujVEcTSQpyouxt5kUDM7x/view?usp=drive_link) | **DigLoLab ASCII** | [`Circuit`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2003/diglab_03_02/diglab_03_02.dig) | [`Solution`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2003/diglab_03_02/diglab_03_02_sol.md) |
| 3 | [`diglab_​03_​03`](https://drive.google.com/file/d/1PdtybBFUd54dPD3jE8pDVD9fWMSMbsdZ/view?usp=drive_link) | **Binary Encoder** | [`Circuit`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2003/diglab_03_03/diglab_03_03.dig) | [`Solution`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2003/diglab_03_03/diglab_03_03_sol.md) |
| 4 | [`diglab_​03_​04`](https://drive.google.com/file/d/1KsU_OyQdPX_kcYIvL20WfOx6rToq5-o-/view?usp=drive_link) | **Hamming Code** | [`Circuit`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2003/diglab_03_04/diglab_03_04.dig) | [`Solution`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2003/diglab_03_04/diglab_03_04_sol.md) |

# Laboratory 04
| No | Problem Code | Name | Circuit | Solution |
| :---: | :---: | :--- | :---: | :---: |
| 1 | [`diglab_04_01`](https://drive.google.com/file/d/1cWwg5P7O8KAnXi60t8aw2gi7A2KyzH53/view?usp=drive_link) | **Half Adder (Onsite)** | [`Circuit`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2004/diglab_04_01/Half_Adder_7400.dig) | [`Solution`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2004/diglab_04_01/diglab_04_01_sol.md) |
| 2 | [`diglab_04_02`](https://drive.google.com/file/d/1cWwg5P7O8KAnXi60t8aw2gi7A2KyzH53/view?usp=drive_link) | **Full Adder (Onsite)** | [`Circuit`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2004/diglab_04_02/Full_Adder_7400.dig) | [`Solution`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2004/diglab_04_02/diglab_04_02_sol.md) |

# Laboratory 05
| No | Problem Code | Name | Circuit | Solution |
| :---: | :---: | :--- | :---: | :---: |
| 1 | [`diglab_05_01`](https://drive.google.com/file/d/1-pgU_dNTRe6GDTKPcwK-nZ2icEwXbQET/view?usp=drive_link) | **Glitch I** | [`Circuit`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2005/diglab_05_01/diglab_05_01.dig) | [`Solution`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2005/diglab_05_01/diglab_05_01_sol.md) |
| 2 | [`diglab_05_02`](https://drive.google.com/file/d/1rwpKxKqkvpPQrHwt-uyCA7oQgyZU3fYO/view?usp=drive_link) | **Glitch II** | [`Circuit`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2005/diglab_05_02/diglab_05_02.dig) | [`Solution`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2005/diglab_05_02/diglab_05_02_sol.md) |

# Laboratory 06
| No | Problem Code | Name | Circuit | Solution |
| :---: | :---: | :--- | :---: | :---: |
| 1 | [`diglab_06_01`](https://drive.google.com/file/d/1wdO0rKlXc6ZgF-pjNcouAHFiz2i_ggcQ/view?usp=drive_link) | **ALU** | [`Circuit`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2006/diglab_06_01/diglab_06_01.dig) | [`Solution`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2006/diglab_06_01/diglab_06_01_sol.md) |

# Laboratory 07
| No | Problem Code | Name | Circuit | Solution |
| :---: | :---: | :--- | :---: | :---: |
| 1 | [`diglab_07_01`](https://drive.google.com/file/d/1NrgipxT8azCAr3fIpAGgJQ7WSB5bVbyB/view?usp=drive_link) | **Simple Memory** | [`Circuit`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2007/diglab_07_01/diglab_07_01.dig) | [`Solution`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2007/diglab_07_01/diglab_07_01_sol.md) |
| 2 | [`diglab_07_02`](https://drive.google.com/file/d/1cgVfOFPNx1t4308w4uD0ok9ajf8SxC4S/view?usp=drive_link) | **RS Latch (NOR)** | [`Circuit`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2007/diglab_07_02/diglab_07_02.dig) | [`Solution`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2007/diglab_07_02/diglab_07_02_sol.md) |
| 3 | [`diglab_07_03`](https://drive.google.com/file/d/1Vu4y7l2ZnqPItOq-FGoYFCJG_-sVJYZJ/view?usp=drive_link) | **Master-Slave JK Flip-flop** | [`Circuit`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2007/diglab_07_03/diglab_07_03.dig) | [`Solution`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2007/diglab_07_03/diglab_07_03_sol.md) |
| 4 | [`diglab_07_04`](https://drive.google.com/file/d/1fX9sh0kI4kq14EfsHhKPfV-efYWBSNvt/view?usp=drive_link) | **Positive Edge Trigger D Flip-flop** | [`Circuit`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2007/diglab_07_04/diglab_07_04.dig) | [`Solution`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2007/diglab_07_04/diglab_07_04_sol.md) |
| 5 | [`diglab_07_05`](https://drive.google.com/file/d/1YXfXM0vEzCiRPlkg4yF5HIltvlN77-V3/view?usp=drive_link) | **Positive Edge Trigger T Flip-flop** | [`Circuit`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2007/diglab_07_05/diglab_07_05.dig) | [`Solution`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2007/diglab_07_05/diglab_07_05_sol.md) |

# Laboratory 08
| No | Problem Code | Name | Circuit | Solution |
| :---: | :---: | :--- | :---: | :---: |
| 1 | [`diglab_08_01`](https://drive.google.com/file/d/1-Htl6e35KW_D3sOeCGtP83ouiJdpTkGr/view?usp=drive_link) | **Counter 74163** | [`Circuit`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2008/diglab_08_01/diglab_08_01.dig) | [`Solution`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2008/diglab_08_01/diglab_08_01_sol.md) |
| 2 | [`diglab_08_02`](https://drive.google.com/file/d/1lYRzRPoFt2EDzB2NOLTPXLn_0udDn-V9/view?usp=drive_link) | **Serial Adder** | [`Circuit`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2008/diglab_08_02/diglab_08_02.dig) | [`Solution`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2008/diglab_08_02/diglab_08_02_sol.md) |
| 3 | [`diglab_08_03`](https://drive.google.com/file/d/1fxxtJ6EBOt1pud1IWCopFBBKMG1IgAq4/view?usp=drive_link) | **Mealy Single Pulser** | [`Circuit`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2008/diglab_08_03/diglab_08_03.dig) | [`Solution`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2008/diglab_08_03/diglab_08_03_sol.md) |
| 4 | [`diglab_08_04`](https://drive.google.com/file/d/18AVGglHz6wFCLuAc27jLK6epjX_P1rHt/view?usp=drive_link) | **Mealy Single Pulser with Synchronizer** | [`Circuit`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2008/diglab_08_04/diglab_08_04.dig) | [`Solution`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2008/diglab_08_04/diglab_08_04_sol.md) |
| 5 | [`diglab_08_05`](https://drive.google.com/file/d/1Xt7Xsm7_B7kqhWxjrkc16WKNJ4SE_HX7/view?usp=drive_link) | **Moore Single Pulser** | [`Circuit`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2008/diglab_08_05/diglab_08_05.dig) | [`Solution`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2008/diglab_08_05/diglab_08_05_sol.md) |

# Laboratory 09 (Coming Soon)
| No | Problem Code | Name | ASM Chart | Circuit | Solution |
| :---: | :---: | :--- | :---: | :---: | :---: |
| 1 | [`diglab_09_01`](https://drive.google.com/file/d/1Zv6qg3zZf3TM6NTLDjqChGZf-FNSM2Nr/view?usp=drive_link) | **Vending Machine** | [`ASM Chart`]() | [`Circuit`]() | [`Solution`]() |

# Laboratory 10 (Coming Soon)
| No | Problem Code | Name | Circuit | Solution |
| :---: | :---: | :--- | :---: | :---: |
| 1 | [`diglab_10_01`]() | **Sorting Circuit** | [`Circuit`]() | [`Solution`]() |

# Midterm CP 2024 (Coming Soon)
| No | Problem Code | Name | Circuit | Solution |
| :---: | :---: | :--- | :---: | :---: |
| 1 | [`Midterm_CP_2024_01`]() | **Combinational Circuit** | [`Circuit`]() | [`Solution`]() |
| 2 | [`Midterm_CP_2024_02`]() | **Bits Priority** | [`Circuit`]() | [`Solution`]() |

# Final CEDT 2024
| No | Problem Code | Name | Circuit | Solution |
| :---: | :---: | :--- | :---: | :---: |
| 1 | [`Final_CEDT_2024_01`](https://drive.google.com/file/d/1DvqnHA6jqbcGCZNRFNP_SnzFDtsfz0UN/view?usp=drive_link) | **Customized Counter** | [`Circuit`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/DIG%20LOGIC%20LAB%20FINAL/Final%20CEDT%202024/Final_CEDT_2024_01/Final_CEDT_2024_01.dig) | [`Solution`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/DIG%20LOGIC%20LAB%20FINAL/Final%20CEDT%202024/Final_CEDT_2024_01/Final_CEDT_2024_01_sol.md) |
| 2 | [`Final_CEDT_2024_02`](https://drive.google.com/file/d/1CnchQMcLPwW56ep3hJi0VOsAiVZoz9JL/view?usp=drive_link) | **Maximum Rectangle Area** | [`Circuit`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/DIG%20LOGIC%20LAB%20FINAL/Final%20CEDT%202024/Final_CEDT_2024_02/Final_CEDT_2024_02.dig) | [`Solution`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/DIG%20LOGIC%20LAB%20FINAL/Final%20CEDT%202024/Final_CEDT_2024_02/Final_CEDT_2024_02_sol.md) |
| 3 | [`Final_CEDT_2024_03`](https://drive.google.com/file/d/1QeVnTaI-H_FD2S3z-QFDiky2BOBAemHI/view?usp=drive_link) | **Increasing Number** | [`Circuit`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/DIG%20LOGIC%20LAB%20FINAL/Final%20CEDT%202024/Final_CEDT_2024_03/Final_CEDT_2024_03.dig) | [`Solution`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/DIG%20LOGIC%20LAB%20FINAL/Final%20CEDT%202024/Final_CEDT_2024_03/Final_CEDT_2024_03_sol.md) |

# Final CP 2024 (Coming Soon)
| No | Problem Code | Name | Circuit | Solution |
| :---: | :---: | :--- | :---: | :---: |
| 1 | [`Final_CP_2024_01`]() | **???** | [`Circuit`]() | [`Solution`]() |
| 2 | [`Final_CP_2024_02`]() | **???** | [`Circuit`]() | [`Solution`]() |
| 3 | [`Final_CP_2024_03`]() | **???** | [`Circuit`]() | [`Solution`]() |