WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2558436 heartbeat IPC: 3.90864 cumulative IPC: 3.90864 (Simulation time: 0 hr 1 min 46 sec) 
Warmup finished CPU 0 instructions: 10000001 cycles: 2558437 cumulative IPC: 3.90864 (Simulation time: 0 hr 1 min 46 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2558437 (Simulation time: 0 hr 1 min 46 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 7160875 heartbeat IPC: 2.17277 cumulative IPC: 2.17277 (Simulation time: 0 hr 4 min 40 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 11746567 heartbeat IPC: 2.1807 cumulative IPC: 2.17673 (Simulation time: 0 hr 7 min 31 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 16345758 heartbeat IPC: 2.1743 cumulative IPC: 2.17592 (Simulation time: 0 hr 10 min 35 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 20807915 heartbeat IPC: 2.24107 cumulative IPC: 2.19185 (Simulation time: 0 hr 13 min 46 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 25216798 heartbeat IPC: 2.26815 cumulative IPC: 2.2067 (Simulation time: 0 hr 16 min 34 sec) 
Simulation finished CPU 0 instructions: 50000002 cycles: 22658362 cumulative IPC: 2.2067 (Simulation time: 0 hr 16 min 34 sec) 

Simulation complete CPU 0 instructions: 50000002 cycles: 22658362 (Simulation time: 0 hr 16 min 34 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/kostr2010/cod/microarch-course/traces/628.pop2_s-17B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.2067 instructions: 50000002 cycles: 22658362
CPU 0 Branch Prediction Accuracy: 96.5279% MPKI: 3.97792 Average ROB Occupancy at Mispredict: 98.1541
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.05126
BRANCH_INDIRECT: 0.00164
BRANCH_CONDITIONAL: 3.92502
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:     497356  HIT:     345666  MISS:     151690
LLC LOAD         ACCESS:     330731  HIT:     192070  MISS:     138661
LLC RFO          ACCESS:      77863  HIT:      66770  MISS:      11093
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:      85911  HIT:      85806  MISS:        105
LLC TRANSLATION  ACCESS:       2851  HIT:       1020  MISS:       1831
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 188.542 cycles
cpu0_DTLB TOTAL       ACCESS:   13260097  HIT:   13125219  MISS:     134878
cpu0_DTLB LOAD         ACCESS:   13260097  HIT:   13125219  MISS:     134878
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.5827 cycles
cpu0_ITLB TOTAL       ACCESS:     185680  HIT:     178011  MISS:       7669
cpu0_ITLB LOAD         ACCESS:     185680  HIT:     178011  MISS:       7669
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2.58691 cycles
cpu0_L1D TOTAL       ACCESS:   14190747  HIT:   10743893  MISS:    3446854
cpu0_L1D LOAD         ACCESS:   10363532  HIT:    7977816  MISS:    2385716
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    3823479  HIT:    2765909  MISS:    1057570
cpu0_L1D TRANSLATION  ACCESS:       3736  HIT:        168  MISS:       3568
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 13.5205 cycles
cpu0_L1I TOTAL       ACCESS:     232861  HIT:     116079  MISS:     116782
cpu0_L1I LOAD         ACCESS:     232861  HIT:     116079  MISS:     116782
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 15.6695 cycles
cpu0_L2C TOTAL       ACCESS:    1364925  HIT:     952924  MISS:     412001
cpu0_L2C LOAD         ACCESS:     811666  HIT:     480934  MISS:     330732
cpu0_L2C RFO          ACCESS:     273851  HIT:     195988  MISS:      77863
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     276288  HIT:     275733  MISS:        555
cpu0_L2C TRANSLATION  ACCESS:       3120  HIT:        269  MISS:       2851
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 89.7685 cycles
cpu0_STLB TOTAL       ACCESS:      43914  HIT:      41451  MISS:       2463
cpu0_STLB LOAD         ACCESS:      43914  HIT:      41451  MISS:       2463
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 497.704 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      73583
  ROW_BUFFER_MISS:      78002
 AVG DBUS CONGESTED CYCLE:    3.84348
 WQ ROW_BUFFER_HIT:       6847
  ROW_BUFFER_MISS:      33513  FULL:          0

