<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: Minor Namespace Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">Minor Namespace Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="namespaceMinor.html" title="Minor contains all the definitions within the MinorCPU apart from the CPU class itself. ">Minor</a> contains all the definitions within the <a class="el" href="classMinorCPU.html" title="MinorCPU is an in-order CPU model with four fixed pipeline stages: ">MinorCPU</a> apart from the CPU class itself.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1BranchData.html">BranchData</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Forward data betwen <a class="el" href="classMinor_1_1Execute.html" title="Execute stage. ">Execute</a> and <a class="el" href="classMinor_1_1Fetch1.html" title="A stage responsible for fetching &quot;lines&quot; from memory and passing them to Fetch2. ">Fetch1</a> carrying change-of-address/stream information.  <a href="classMinor_1_1BranchData.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1BubbleIF.html">BubbleIF</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interface class for data with 'bubble' values.  <a href="classMinor_1_1BubbleIF.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1BubbleTraitsAdaptor.html">BubbleTraitsAdaptor</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pass on call to the element.  <a href="classMinor_1_1BubbleTraitsAdaptor.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1BubbleTraitsPtrAdaptor.html">BubbleTraitsPtrAdaptor</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pass on call to the element where the element is a pointer.  <a href="classMinor_1_1BubbleTraitsPtrAdaptor.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1Decode.html">Decode</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ExecContext.html">ExecContext</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classMinor_1_1ExecContext.html" title="ExecContext bears the exec_context interface for Minor. ">ExecContext</a> bears the exec_context interface for <a class="el" href="namespaceMinor.html" title="Minor contains all the definitions within the MinorCPU apart from the CPU class itself. ">Minor</a>.  <a href="classMinor_1_1ExecContext.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1Execute.html">Execute</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classMinor_1_1Execute.html" title="Execute stage. ">Execute</a> stage.  <a href="classMinor_1_1Execute.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1Fetch1.html">Fetch1</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">A stage responsible for fetching "lines" from memory and passing them to <a class="el" href="classMinor_1_1Fetch2.html" title="This stage receives lines of data from Fetch1, separates them into instructions and passes them to De...">Fetch2</a>.  <a href="classMinor_1_1Fetch1.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1Fetch2.html">Fetch2</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">This stage receives lines of data from <a class="el" href="classMinor_1_1Fetch1.html" title="A stage responsible for fetching &quot;lines&quot; from memory and passing them to Fetch2. ">Fetch1</a>, separates them into instructions and passes them to <a class="el" href="classMinor_1_1Decode.html">Decode</a>.  <a href="classMinor_1_1Fetch2.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ForwardInstData.html">ForwardInstData</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Forward flowing data between <a class="el" href="classMinor_1_1Fetch2.html" title="This stage receives lines of data from Fetch1, separates them into instructions and passes them to De...">Fetch2</a>,<a class="el" href="classMinor_1_1Decode.html">Decode</a>,<a class="el" href="classMinor_1_1Execute.html" title="Execute stage. ">Execute</a> carrying a packet of instructions of a width appropriate to the configured stage widths.  <a href="classMinor_1_1ForwardInstData.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ForwardLineData.html">ForwardLineData</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Line fetch data in the forward direction.  <a href="classMinor_1_1ForwardLineData.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1FUPipeline.html">FUPipeline</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">A functional unit configured from a <a class="el" href="classMinorFU.html" title="A functional unit that can execute any of opClasses operations with a single op(eration)Lat(ency) and...">MinorFU</a> object.  <a href="classMinor_1_1FUPipeline.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1InputBuffer.html">InputBuffer</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Like a <a class="el" href="classMinor_1_1Queue.html" title="Wrapper for a queue type to act as a pipeline stage input queue. ">Queue</a> but with a restricted interface and a setTail function which, when the queue is empty, just takes a reference to the pushed item as the single element.  <a href="classMinor_1_1InputBuffer.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1InstId.html">InstId</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Id for lines and instructions.  <a href="classMinor_1_1InstId.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1Latch.html">Latch</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wraps a <a class="el" href="classMinor_1_1MinorBuffer.html" title="TimeBuffer with MinorTrace and Named interfaces. ">MinorBuffer</a> with Input/Output interfaces to ensure that units within the model can only see the right end of buffers between them.  <a href="classMinor_1_1Latch.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1LSQ.html">LSQ</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1MinorActivityRecorder.html">MinorActivityRecorder</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classActivityRecorder.html" title="ActivityRecorder helper class that informs the CPU if it can switch over to being idle or not...">ActivityRecorder</a> with a <a class="el" href="classTicked.html" title="Ticked attaches gem5&#39;s event queue/scheduler to evaluate calls and provides a start/stop interface to...">Ticked</a> interface.  <a href="classMinor_1_1MinorActivityRecorder.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1MinorBuffer.html">MinorBuffer</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classTimeBuffer.html">TimeBuffer</a> with MinorTrace and <a class="el" href="classNamed.html">Named</a> interfaces.  <a href="classMinor_1_1MinorBuffer.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1MinorDynInst.html">MinorDynInst</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dynamic instruction for <a class="el" href="namespaceMinor.html" title="Minor contains all the definitions within the MinorCPU apart from the CPU class itself. ">Minor</a>.  <a href="classMinor_1_1MinorDynInst.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1MinorStats.html">MinorStats</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Currently unused stats class.  <a href="classMinor_1_1MinorStats.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1NoBubbleTraits.html">NoBubbleTraits</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">...  <a href="classMinor_1_1NoBubbleTraits.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1Pipeline.html">Pipeline</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The constructed pipeline.  <a href="classMinor_1_1Pipeline.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1Queue.html">Queue</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wrapper for a queue type to act as a pipeline stage input queue.  <a href="classMinor_1_1Queue.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1QueuedInst.html">QueuedInst</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Container class to box instructions in the FUs to make those queues have correct bubble behaviour when stepped.  <a href="classMinor_1_1QueuedInst.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ReportIF.html">ReportIF</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interface class for data with reporting/tracing facilities.  <a href="classMinor_1_1ReportIF.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ReportTraitsAdaptor.html">ReportTraitsAdaptor</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">...ReportTraits are trait classes with the same functionality as <a class="el" href="classMinor_1_1ReportIF.html" title="Interface class for data with reporting/tracing facilities. ">ReportIF</a>, but with elements explicitly passed into the report...  <a href="classMinor_1_1ReportTraitsAdaptor.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ReportTraitsPtrAdaptor.html">ReportTraitsPtrAdaptor</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">A similar adaptor but for elements held by pointer ElemType should implement <a class="el" href="classMinor_1_1ReportIF.html" title="Interface class for data with reporting/tracing facilities. ">ReportIF</a>.  <a href="classMinor_1_1ReportTraitsPtrAdaptor.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1Reservable.html">Reservable</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base class for space reservation requestable objects.  <a href="classMinor_1_1Reservable.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1Scoreboard.html">Scoreboard</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">A scoreboard of register dependencies including, for each register: The number of in-flight instructions which will generate a result for this register.  <a href="classMinor_1_1Scoreboard.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1SelfStallingPipeline.html">SelfStallingPipeline</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">A pipeline simulating class that will stall (not advance when <a class="el" href="classMinor_1_1SelfStallingPipeline.html#ad933640bc6aab559c009302e478c3768" title="Try to advance the pipeline. ">advance()</a> is called) if a non-bubble value lies at the far end of the pipeline.  <a href="classMinor_1_1SelfStallingPipeline.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:a7663144c3ca804fc9a3421791ec57eba"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classSimpleThread.html">SimpleThread</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMinor.html#a7663144c3ca804fc9a3421791ec57eba">MinorThread</a></td></tr>
<tr class="memdesc:a7663144c3ca804fc9a3421791ec57eba"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespaceMinor.html" title="Minor contains all the definitions within the MinorCPU apart from the CPU class itself. ">Minor</a> will use the <a class="el" href="classSimpleThread.html" title="The SimpleThread object provides a combination of the ThreadState object and the ThreadContext interf...">SimpleThread</a> state for now.  <a href="#a7663144c3ca804fc9a3421791ec57eba">More...</a><br /></td></tr>
<tr class="separator:a7663144c3ca804fc9a3421791ec57eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebed7be219448bed7ed40b8375cf1b1d"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classRefCountingPtr.html">RefCountingPtr</a>&lt; <a class="el" href="classMinor_1_1MinorDynInst.html">MinorDynInst</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMinor.html#aebed7be219448bed7ed40b8375cf1b1d">MinorDynInstPtr</a></td></tr>
<tr class="memdesc:aebed7be219448bed7ed40b8375cf1b1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">MinorDynInsts are currently reference counted.  <a href="#aebed7be219448bed7ed40b8375cf1b1d">More...</a><br /></td></tr>
<tr class="separator:aebed7be219448bed7ed40b8375cf1b1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48d5ecbefbc47bdc401f3ba9036250db"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classMinor_1_1SelfStallingPipeline.html">SelfStallingPipeline</a>&lt; <a class="el" href="classMinor_1_1QueuedInst.html">QueuedInst</a>, <a class="el" href="classMinor_1_1ReportTraitsAdaptor.html">ReportTraitsAdaptor</a>&lt; <a class="el" href="classMinor_1_1QueuedInst.html">QueuedInst</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMinor.html#a48d5ecbefbc47bdc401f3ba9036250db">FUPipelineBase</a></td></tr>
<tr class="memdesc:a48d5ecbefbc47bdc401f3ba9036250db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Functional units have pipelines which stall when an inst gets to their ends allowing <a class="el" href="classMinor_1_1Execute.html#ac2da0ae4202602ce4ad976f33a004237" title="Try and commit instructions from the ends of the functional unit pipelines. ">Execute::commit</a> to pick up timing-completed insts when it feels like it.  <a href="#a48d5ecbefbc47bdc401f3ba9036250db">More...</a><br /></td></tr>
<tr class="separator:a48d5ecbefbc47bdc401f3ba9036250db"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a1a80620114def7129ab86df0f4c330e4"><td class="memItemLeft" align="right" valign="top">std::ostream &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMinor.html#a1a80620114def7129ab86df0f4c330e4">operator&lt;&lt;</a> (std::ostream &amp;os, const <a class="el" href="classMinor_1_1InstId.html">InstId</a> &amp;id)</td></tr>
<tr class="memdesc:a1a80620114def7129ab86df0f4c330e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Print this id in the usual slash-separated format expected by MinorTrace.  <a href="#a1a80620114def7129ab86df0f4c330e4">More...</a><br /></td></tr>
<tr class="separator:a1a80620114def7129ab86df0f4c330e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a55b30eb6abe95e751092b7b295b1ca"><td class="memItemLeft" align="right" valign="top">std::ostream &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMinor.html#a8a55b30eb6abe95e751092b7b295b1ca">operator&lt;&lt;</a> (std::ostream &amp;os, const <a class="el" href="classMinor_1_1MinorDynInst.html">MinorDynInst</a> &amp;inst)</td></tr>
<tr class="memdesc:a8a55b30eb6abe95e751092b7b295b1ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Print a short reference to this instruction.  <a href="#a8a55b30eb6abe95e751092b7b295b1ca">More...</a><br /></td></tr>
<tr class="separator:a8a55b30eb6abe95e751092b7b295b1ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2be44349084b55c026d94a930ad1063c"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMinor.html#a2be44349084b55c026d94a930ad1063c">printRegName</a> (std::ostream &amp;os, const <a class="el" href="classRegId.html">RegId</a> &amp;reg)</td></tr>
<tr class="memdesc:a2be44349084b55c026d94a930ad1063c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Print a register in the form r&lt;n&gt;, f&lt;n&gt;, m&lt;n&gt;(&lt;name&gt;), z for integer, float, misc and zero registers given an 'architectural register number'.  <a href="#a2be44349084b55c026d94a930ad1063c">More...</a><br /></td></tr>
<tr class="separator:a2be44349084b55c026d94a930ad1063c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacd12ddc6768b542593d8614f7f9cddc"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMinor.html#aacd12ddc6768b542593d8614f7f9cddc">cyclicIndexInc</a> (unsigned int index, unsigned int cycle_size)</td></tr>
<tr class="memdesc:aacd12ddc6768b542593d8614f7f9cddc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Increment a cyclic buffer index for indices [0, cycle_size-1].  <a href="#aacd12ddc6768b542593d8614f7f9cddc">More...</a><br /></td></tr>
<tr class="separator:aacd12ddc6768b542593d8614f7f9cddc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c659e69804e27dc3339d6b573dbf55d"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMinor.html#a2c659e69804e27dc3339d6b573dbf55d">cyclicIndexDec</a> (unsigned int index, unsigned int cycle_size)</td></tr>
<tr class="memdesc:a2c659e69804e27dc3339d6b573dbf55d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decrement a cyclic buffer index for indices [0, cycle_size-1].  <a href="#a2c659e69804e27dc3339d6b573dbf55d">More...</a><br /></td></tr>
<tr class="separator:a2c659e69804e27dc3339d6b573dbf55d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f043da6f02531e0511a825eb192f210"><td class="memItemLeft" align="right" valign="top">std::ostream &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMinor.html#a0f043da6f02531e0511a825eb192f210">operator&lt;&lt;</a> (std::ostream &amp;os, <a class="el" href="classMinor_1_1Execute.html#aeb21dbbbbde40d8cdc68e9b17ddd3d40">Execute::DrainState</a> state)</td></tr>
<tr class="separator:a0f043da6f02531e0511a825eb192f210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb2030362e1e23771dd70563c5f358cb"><td class="memItemLeft" align="right" valign="top">std::ostream &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMinor.html#adb2030362e1e23771dd70563c5f358cb">operator&lt;&lt;</a> (std::ostream &amp;os, <a class="el" href="classMinor_1_1Fetch1.html#a017e190252de98bcb9d29249a374468f">Fetch1::IcacheState</a> state)</td></tr>
<tr class="separator:adb2030362e1e23771dd70563c5f358cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cb73851f17986b84fedfce5cb6a736f"><td class="memItemLeft" align="right" valign="top">std::ostream &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMinor.html#a9cb73851f17986b84fedfce5cb6a736f">operator&lt;&lt;</a> (std::ostream &amp;os, <a class="el" href="classMinor_1_1Fetch1.html#ad1f4c049c613ee93bb1da6eb6950396a">Fetch1::FetchState</a> state)</td></tr>
<tr class="separator:a9cb73851f17986b84fedfce5cb6a736f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e1be1677b90abfc95860a4b8d2123db"><td class="memItemLeft" align="right" valign="top">std::ostream &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMinor.html#a5e1be1677b90abfc95860a4b8d2123db">operator&lt;&lt;</a> (std::ostream &amp;os, <a class="el" href="classMinor_1_1LSQ.html#a1c1f27d8f41a50c1cbb1573881cea263">LSQ::AddrRangeCoverage</a> coverage)</td></tr>
<tr class="separator:a5e1be1677b90abfc95860a4b8d2123db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a560f16312c590430068dd8db1e47ef05"><td class="memItemLeft" align="right" valign="top">std::ostream &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMinor.html#a560f16312c590430068dd8db1e47ef05">operator&lt;&lt;</a> (std::ostream &amp;os, <a class="el" href="classMinor_1_1LSQ_1_1LSQRequest.html#a429d50f5dd6be4217d5dba93f8c289d3">LSQ::LSQRequest::LSQRequestState</a> state)</td></tr>
<tr class="separator:a560f16312c590430068dd8db1e47ef05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcc29238869bd20ba17863144cc35908"><td class="memItemLeft" align="right" valign="top"><a class="el" href="packet_8hh.html#a470982fd720cbb1a92fc936965738abc">PacketPtr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMinor.html#adcc29238869bd20ba17863144cc35908">makePacketForRequest</a> (const <a class="el" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;request, bool isLoad, <a class="el" href="structPacket_1_1SenderState.html">Packet::SenderState</a> *sender_state=NULL, <a class="el" href="packet_8hh.html#ae85a9de970f801a77a1ad88ee2b39ea2">PacketDataPtr</a> <a class="el" href="circlebuf_8test_8cc.html#ac89b5786f65419c30c7a97e2d5c40fe9">data</a>=NULL)</td></tr>
<tr class="memdesc:adcc29238869bd20ba17863144cc35908"><td class="mdescLeft">&#160;</td><td class="mdescRight">Make a suitable packet for the given request.  <a href="#adcc29238869bd20ba17863144cc35908">More...</a><br /></td></tr>
<tr class="separator:adcc29238869bd20ba17863144cc35908"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22b667ad8d5d30c664c55e47e8cb8e81"><td class="memItemLeft" align="right" valign="top">std::ostream &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMinor.html#a22b667ad8d5d30c664c55e47e8cb8e81">operator&lt;&lt;</a> (std::ostream &amp;os, <a class="el" href="classMinor_1_1LSQ.html#ae298cd8251f2277b476ab91e46653770">LSQ::MemoryState</a> state)</td></tr>
<tr class="separator:a22b667ad8d5d30c664c55e47e8cb8e81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a081272a72bf6ff476ceb3b397ec80462"><td class="memItemLeft" align="right" valign="top">std::ostream &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMinor.html#a081272a72bf6ff476ceb3b397ec80462">operator&lt;&lt;</a> (std::ostream &amp;os, <a class="el" href="classMinor_1_1BranchData.html#ae394e4bdf847bbf5610a6fdc9d9a6f66">BranchData::Reason</a> reason)</td></tr>
<tr class="memdesc:a081272a72bf6ff476ceb3b397ec80462"><td class="mdescLeft">&#160;</td><td class="mdescRight">Print a branch reason enum.  <a href="#a081272a72bf6ff476ceb3b397ec80462">More...</a><br /></td></tr>
<tr class="separator:a081272a72bf6ff476ceb3b397ec80462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a781743b1a32541755f507fb4bc90bc49"><td class="memItemLeft" align="right" valign="top">std::ostream &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMinor.html#a781743b1a32541755f507fb4bc90bc49">operator&lt;&lt;</a> (std::ostream &amp;os, const <a class="el" href="classMinor_1_1BranchData.html">BranchData</a> &amp;branch)</td></tr>
<tr class="memdesc:a781743b1a32541755f507fb4bc90bc49"><td class="mdescLeft">&#160;</td><td class="mdescRight">Print <a class="el" href="classMinor_1_1BranchData.html" title="Forward data betwen Execute and Fetch1 carrying change-of-address/stream information. ">BranchData</a> contents in a format suitable for DPRINTF comments, not for MinorTrace.  <a href="#a781743b1a32541755f507fb4bc90bc49">More...</a><br /></td></tr>
<tr class="separator:a781743b1a32541755f507fb4bc90bc49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f9129d4d745106863ec65eb6245d87a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classRegId.html">RegId</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMinor.html#a3f9129d4d745106863ec65eb6245d87a">flattenRegIndex</a> (const <a class="el" href="classRegId.html">RegId</a> &amp;reg, <a class="el" href="classThreadContext.html">ThreadContext</a> *thread_context)</td></tr>
<tr class="memdesc:a3f9129d4d745106863ec65eb6245d87a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flatten a <a class="el" href="classRegId.html" title="Register ID: describe an architectural register with its class and index. ">RegId</a>, irrespective of what reg type it's pointing to.  <a href="#a3f9129d4d745106863ec65eb6245d87a">More...</a><br /></td></tr>
<tr class="separator:a3f9129d4d745106863ec65eb6245d87a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a396c28685685b27ab7174d9698d27f8e"><td class="memItemLeft" align="right" valign="top">const unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMinor.html#a396c28685685b27ab7174d9698d27f8e">MAX_FORWARD_INSTS</a> = 16</td></tr>
<tr class="memdesc:a396c28685685b27ab7174d9698d27f8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum number of instructions that can be carried by the pipeline.  <a href="#a396c28685685b27ab7174d9698d27f8e">More...</a><br /></td></tr>
<tr class="separator:a396c28685685b27ab7174d9698d27f8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="namespaceMinor.html" title="Minor contains all the definitions within the MinorCPU apart from the CPU class itself. ">Minor</a> contains all the definitions within the <a class="el" href="classMinorCPU.html" title="MinorCPU is an in-order CPU model with four fixed pipeline stages: ">MinorCPU</a> apart from the CPU class itself. </p>
</div><h2 class="groupheader">Typedef Documentation</h2>
<a id="a48d5ecbefbc47bdc401f3ba9036250db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48d5ecbefbc47bdc401f3ba9036250db">&#9670;&nbsp;</a></span>FUPipelineBase</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classMinor_1_1SelfStallingPipeline.html">SelfStallingPipeline</a>&lt;<a class="el" href="classMinor_1_1QueuedInst.html">QueuedInst</a>, <a class="el" href="classMinor_1_1ReportTraitsAdaptor.html">ReportTraitsAdaptor</a>&lt;<a class="el" href="classMinor_1_1QueuedInst.html">QueuedInst</a>&gt; &gt; <a class="el" href="namespaceMinor.html#a48d5ecbefbc47bdc401f3ba9036250db">Minor::FUPipelineBase</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Functional units have pipelines which stall when an inst gets to their ends allowing <a class="el" href="classMinor_1_1Execute.html#ac2da0ae4202602ce4ad976f33a004237" title="Try and commit instructions from the ends of the functional unit pipelines. ">Execute::commit</a> to pick up timing-completed insts when it feels like it. </p>

<p class="definition">Definition at line <a class="el" href="minor_2func__unit_8hh_source.html#l00221">221</a> of file <a class="el" href="minor_2func__unit_8hh_source.html">func_unit.hh</a>.</p>

</div>
</div>
<a id="aebed7be219448bed7ed40b8375cf1b1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebed7be219448bed7ed40b8375cf1b1d">&#9670;&nbsp;</a></span>MinorDynInstPtr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classRefCountingPtr.html">RefCountingPtr</a>&lt;<a class="el" href="classMinor_1_1MinorDynInst.html">MinorDynInst</a>&gt; <a class="el" href="namespaceMinor.html#aebed7be219448bed7ed40b8375cf1b1d">Minor::MinorDynInstPtr</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MinorDynInsts are currently reference counted. </p>

<p class="definition">Definition at line <a class="el" href="minor_2dyn__inst_8hh_source.html#l00063">63</a> of file <a class="el" href="minor_2dyn__inst_8hh_source.html">dyn_inst.hh</a>.</p>

</div>
</div>
<a id="a7663144c3ca804fc9a3421791ec57eba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7663144c3ca804fc9a3421791ec57eba">&#9670;&nbsp;</a></span>MinorThread</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classSimpleThread.html">SimpleThread</a> <a class="el" href="namespaceMinor.html#a7663144c3ca804fc9a3421791ec57eba">Minor::MinorThread</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="namespaceMinor.html" title="Minor contains all the definitions within the MinorCPU apart from the CPU class itself. ">Minor</a> will use the <a class="el" href="classSimpleThread.html" title="The SimpleThread object provides a combination of the ThreadState object and the ThreadContext interf...">SimpleThread</a> state for now. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2minor_2cpu_8hh_source.html#l00060">60</a> of file <a class="el" href="cpu_2minor_2cpu_8hh_source.html">cpu.hh</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a2c659e69804e27dc3339d6b573dbf55d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c659e69804e27dc3339d6b573dbf55d">&#9670;&nbsp;</a></span>cyclicIndexDec()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int Minor::cyclicIndexDec </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>cycle_size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Decrement a cyclic buffer index for indices [0, cycle_size-1]. </p>

<p class="definition">Definition at line <a class="el" href="execute_8cc_source.html#l00532">532</a> of file <a class="el" href="execute_8cc_source.html">execute.cc</a>.</p>

</div>
</div>
<a id="aacd12ddc6768b542593d8614f7f9cddc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacd12ddc6768b542593d8614f7f9cddc">&#9670;&nbsp;</a></span>cyclicIndexInc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int Minor::cyclicIndexInc </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>cycle_size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Increment a cyclic buffer index for indices [0, cycle_size-1]. </p>

<p class="definition">Definition at line <a class="el" href="execute_8cc_source.html#l00520">520</a> of file <a class="el" href="execute_8cc_source.html">execute.cc</a>.</p>

</div>
</div>
<a id="a3f9129d4d745106863ec65eb6245d87a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f9129d4d745106863ec65eb6245d87a">&#9670;&nbsp;</a></span>flattenRegIndex()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classRegId.html">RegId</a> Minor::flattenRegIndex </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classRegId.html">RegId</a> &amp;&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>thread_context</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Flatten a <a class="el" href="classRegId.html" title="Register ID: describe an architectural register with its class and index. ">RegId</a>, irrespective of what reg type it's pointing to. </p>

<p class="definition">Definition at line <a class="el" href="minor_2scoreboard_8cc_source.html#l00104">104</a> of file <a class="el" href="minor_2scoreboard_8cc_source.html">scoreboard.cc</a>.</p>

<p class="reference">References <a class="el" href="classThreadContext.html#af171c05498c3cd4900aa6ccb054efd5b">ThreadContext::flattenRegId()</a>.</p>

<p class="reference">Referenced by <a class="el" href="minor_2scoreboard_8cc_source.html#l00218">Minor::Scoreboard::canInstIssue()</a>, <a class="el" href="minor_2scoreboard_8cc_source.html#l00154">Minor::Scoreboard::execSeqNumToWaitFor()</a>, and <a class="el" href="minor_2scoreboard_8cc_source.html#l00110">Minor::Scoreboard::markupInstDests()</a>.</p>

</div>
</div>
<a id="adcc29238869bd20ba17863144cc35908"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcc29238869bd20ba17863144cc35908">&#9670;&nbsp;</a></span>makePacketForRequest()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="packet_8hh.html#a470982fd720cbb1a92fc936965738abc">PacketPtr</a> Minor::makePacketForRequest </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;&#160;</td>
          <td class="paramname"><em>request</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isLoad</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structPacket_1_1SenderState.html">Packet::SenderState</a> *&#160;</td>
          <td class="paramname"><em>sender_state</em> = <code>NULL</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="packet_8hh.html#ae85a9de970f801a77a1ad88ee2b39ea2">PacketDataPtr</a>&#160;</td>
          <td class="paramname"><em>data</em> = <code>NULL</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Make a suitable packet for the given request. </p>
<p>If the request is a store, data will be the payload data. If sender_state is NULL, it won't be pushed into the packet as senderState </p>

<p class="definition">Definition at line <a class="el" href="minor_2lsq_8cc_source.html#l01679">1679</a> of file <a class="el" href="minor_2lsq_8cc_source.html">lsq.cc</a>.</p>

<p class="reference">References <a class="el" href="packet_8hh_source.html#l01232">Packet::allocate()</a>, <a class="el" href="packet_8hh_source.html#l00913">Packet::createRead()</a>, <a class="el" href="packet_8hh_source.html#l00919">Packet::createWrite()</a>, <a class="el" href="packet_8hh_source.html#l01078">Packet::dataDynamic()</a>, and <a class="el" href="packet_8cc_source.html#l00319">Packet::pushSenderState()</a>.</p>

<p class="reference">Referenced by <a class="el" href="minor_2lsq_8hh_source.html#l00725">Minor::LSQ::getDcachePort()</a>, <a class="el" href="minor_2lsq_8cc_source.html#l00533">Minor::LSQ::SplitDataRequest::makeFragmentPackets()</a>, and <a class="el" href="minor_2lsq_8cc_source.html#l01712">Minor::LSQ::LSQRequest::makePacket()</a>.</p>

</div>
</div>
<a id="a081272a72bf6ff476ceb3b397ec80462"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a081272a72bf6ff476ceb3b397ec80462">&#9670;&nbsp;</a></span>operator<<() <span class="overload">[1/10]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::ostream &amp; Minor::operator&lt;&lt; </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classMinor_1_1BranchData.html#ae394e4bdf847bbf5610a6fdc9d9a6f66">BranchData::Reason</a>&#160;</td>
          <td class="paramname"><em>reason</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Print a branch reason enum. </p>

<p class="definition">Definition at line <a class="el" href="pipe__data_8cc_source.html#l00046">46</a> of file <a class="el" href="pipe__data_8cc_source.html">pipe_data.cc</a>.</p>

<p class="reference">References <a class="el" href="pipe__data_8hh_source.html#l00088">Minor::BranchData::BadlyPredictedBranch</a>, <a class="el" href="pipe__data_8hh_source.html#l00084">Minor::BranchData::BadlyPredictedBranchTarget</a>, <a class="el" href="pipe__data_8hh_source.html#l00082">Minor::BranchData::BranchPrediction</a>, <a class="el" href="pipe__data_8hh_source.html#l00075">Minor::BranchData::CorrectlyPredictedBranch</a>, <a class="el" href="pipe__data_8hh_source.html#l00097">Minor::BranchData::HaltFetch</a>, <a class="el" href="pipe__data_8hh_source.html#l00095">Minor::BranchData::Interrupt</a>, <a class="el" href="pipe__data_8hh_source.html#l00072">Minor::BranchData::NoBranch</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00805">X86ISA::os</a>, <a class="el" href="pipe__data_8hh_source.html#l00093">Minor::BranchData::SuspendThread</a>, and <a class="el" href="pipe__data_8hh_source.html#l00080">Minor::BranchData::UnpredictedBranch</a>.</p>

</div>
</div>
<a id="a1a80620114def7129ab86df0f4c330e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a80620114def7129ab86df0f4c330e4">&#9670;&nbsp;</a></span>operator<<() <span class="overload">[2/10]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::ostream &amp; Minor::operator&lt;&lt; </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classMinor_1_1InstId.html">InstId</a> &amp;&#160;</td>
          <td class="paramname"><em>id</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Print this id in the usual slash-separated format expected by MinorTrace. </p>

<p class="definition">Definition at line <a class="el" href="minor_2dyn__inst_8cc_source.html#l00063">63</a> of file <a class="el" href="minor_2dyn__inst_8cc_source.html">dyn_inst.cc</a>.</p>

<p class="reference">References <a class="el" href="minor_2dyn__inst_8hh_source.html#l00162">Minor::MinorDynInst::bubbleInst</a>, and <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00805">X86ISA::os</a>.</p>

<p class="reference">Referenced by <a class="el" href="pipe__data_8hh_source.html#l00156">Minor::BranchData::isBranch()</a>, <a class="el" href="minor_2dyn__inst_8hh_source.html#l00121">Minor::InstId::operator==()</a>, and <a class="el" href="minor_2dyn__inst_8hh_source.html#l00285">Minor::MinorDynInst::setMemAccPredicate()</a>.</p>

</div>
</div>
<a id="a8a55b30eb6abe95e751092b7b295b1ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a55b30eb6abe95e751092b7b295b1ca">&#9670;&nbsp;</a></span>operator<<() <span class="overload">[3/10]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::ostream &amp; Minor::operator&lt;&lt; </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classMinor_1_1MinorDynInst.html">MinorDynInst</a> &amp;&#160;</td>
          <td class="paramname"><em>inst</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Print a short reference to this instruction. </p>
<p>Print a summary of the instruction.</p>
<p>'-' for a bubble and a series of '/' separated sequence numbers for other instructions. The sequence numbers will be in the order: stream, prediction, line, fetch, exec with exec absent if it is 0. This is used by MinorTrace. </p>

<p class="definition">Definition at line <a class="el" href="minor_2dyn__inst_8cc_source.html#l00118">118</a> of file <a class="el" href="minor_2dyn__inst_8cc_source.html">dyn_inst.cc</a>.</p>

<p class="reference">References <a class="el" href="minor_2dyn__inst_8hh_source.html#l00176">Minor::MinorDynInst::fault</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00336">StaticInst::getName()</a>, <a class="el" href="minor_2dyn__inst_8hh_source.html#l00167">Minor::MinorDynInst::id</a>, <a class="el" href="minor_2dyn__inst_8hh_source.html#l00253">Minor::MinorDynInst::isFault()</a>, <a class="el" href="base_2types_8hh_source.html#l00245">NoFault</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00805">X86ISA::os</a>, <a class="el" href="minor_2dyn__inst_8hh_source.html#l00173">Minor::MinorDynInst::pc</a>, <a class="el" href="minor_2dyn__inst_8hh_source.html#l00165">Minor::MinorDynInst::staticInst</a>, and <a class="el" href="minor_2dyn__inst_8hh_source.html#l00198">Minor::MinorDynInst::translationFault</a>.</p>

</div>
</div>
<a id="a781743b1a32541755f507fb4bc90bc49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a781743b1a32541755f507fb4bc90bc49">&#9670;&nbsp;</a></span>operator<<() <span class="overload">[4/10]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::ostream &amp; Minor::operator&lt;&lt; </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classMinor_1_1BranchData.html">BranchData</a> &amp;&#160;</td>
          <td class="paramname"><em>branch</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Print <a class="el" href="classMinor_1_1BranchData.html" title="Forward data betwen Execute and Fetch1 carrying change-of-address/stream information. ">BranchData</a> contents in a format suitable for DPRINTF comments, not for MinorTrace. </p>

<p class="definition">Definition at line <a class="el" href="pipe__data_8cc_source.html#l00153">153</a> of file <a class="el" href="pipe__data_8cc_source.html">pipe_data.cc</a>.</p>

<p class="reference">References <a class="el" href="pipe__data_8hh_source.html#l00124">Minor::BranchData::inst</a>, <a class="el" href="pipe__data_8hh_source.html#l00118">Minor::BranchData::newPredictionSeqNum</a>, <a class="el" href="pipe__data_8hh_source.html#l00117">Minor::BranchData::newStreamSeqNum</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00805">X86ISA::os</a>, <a class="el" href="pipe__data_8hh_source.html#l00111">Minor::BranchData::reason</a>, and <a class="el" href="pipe__data_8hh_source.html#l00121">Minor::BranchData::target</a>.</p>

</div>
</div>
<a id="a5e1be1677b90abfc95860a4b8d2123db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e1be1677b90abfc95860a4b8d2123db">&#9670;&nbsp;</a></span>operator<<() <span class="overload">[5/10]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::ostream&amp; Minor::operator&lt;&lt; </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classMinor_1_1LSQ.html#a1c1f27d8f41a50c1cbb1573881cea263">LSQ::AddrRangeCoverage</a>&#160;</td>
          <td class="paramname"><em>coverage</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="minor_2lsq_8cc_source.html#l00186">186</a> of file <a class="el" href="minor_2lsq_8cc_source.html">lsq.cc</a>.</p>

<p class="reference">References <a class="el" href="minor_2lsq_8hh_source.html#l00084">Minor::LSQ::FullAddrRangeCoverage</a>, <a class="el" href="minor_2lsq_8hh_source.html#l00085">Minor::LSQ::NoAddrRangeCoverage</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00805">X86ISA::os</a>, and <a class="el" href="minor_2lsq_8hh_source.html#l00083">Minor::LSQ::PartialAddrRangeCoverage</a>.</p>

</div>
</div>
<a id="a560f16312c590430068dd8db1e47ef05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a560f16312c590430068dd8db1e47ef05">&#9670;&nbsp;</a></span>operator<<() <span class="overload">[6/10]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::ostream&amp; Minor::operator&lt;&lt; </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classMinor_1_1LSQ_1_1LSQRequest.html#a429d50f5dd6be4217d5dba93f8c289d3">LSQ::LSQRequest::LSQRequestState</a>&#160;</td>
          <td class="paramname"><em>state</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="minor_2lsq_8cc_source.html#l00206">206</a> of file <a class="el" href="minor_2lsq_8cc_source.html">lsq.cc</a>.</p>

<p class="reference">References <a class="el" href="minor_2lsq_8hh_source.html#l00182">Minor::LSQ::LSQRequest::Complete</a>, <a class="el" href="minor_2lsq_8hh_source.html#l00168">Minor::LSQ::LSQRequest::Failed</a>, <a class="el" href="minor_2lsq_8hh_source.html#l00166">Minor::LSQ::LSQRequest::InTranslation</a>, <a class="el" href="minor_2lsq_8hh_source.html#l00165">Minor::LSQ::LSQRequest::NotIssued</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00805">X86ISA::os</a>, <a class="el" href="minor_2lsq_8hh_source.html#l00169">Minor::LSQ::LSQRequest::RequestIssuing</a>, <a class="el" href="minor_2lsq_8hh_source.html#l00173">Minor::LSQ::LSQRequest::RequestNeedsRetry</a>, <a class="el" href="minor_2lsq_8hh_source.html#l00185">Minor::LSQ::LSQRequest::state</a>, <a class="el" href="minor_2lsq_8hh_source.html#l00176">Minor::LSQ::LSQRequest::StoreBufferIssuing</a>, <a class="el" href="minor_2lsq_8hh_source.html#l00178">Minor::LSQ::LSQRequest::StoreBufferNeedsRetry</a>, <a class="el" href="minor_2lsq_8hh_source.html#l00174">Minor::LSQ::LSQRequest::StoreInStoreBuffer</a>, <a class="el" href="minor_2lsq_8hh_source.html#l00171">Minor::LSQ::LSQRequest::StoreToStoreBuffer</a>, and <a class="el" href="minor_2lsq_8hh_source.html#l00167">Minor::LSQ::LSQRequest::Translated</a>.</p>

</div>
</div>
<a id="adb2030362e1e23771dd70563c5f358cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb2030362e1e23771dd70563c5f358cb">&#9670;&nbsp;</a></span>operator<<() <span class="overload">[7/10]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::ostream&amp; Minor::operator&lt;&lt; </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classMinor_1_1Fetch1.html#a017e190252de98bcb9d29249a374468f">Fetch1::IcacheState</a>&#160;</td>
          <td class="paramname"><em>state</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fetch1_8cc_source.html#l00211">211</a> of file <a class="el" href="fetch1_8cc_source.html">fetch1.cc</a>.</p>

<p class="reference">References <a class="el" href="fetch1_8hh_source.html#l00290">Minor::Fetch1::IcacheNeedsRetry</a>, <a class="el" href="fetch1_8hh_source.html#l00289">Minor::Fetch1::IcacheRunning</a>, and <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00805">X86ISA::os</a>.</p>

</div>
</div>
<a id="a9cb73851f17986b84fedfce5cb6a736f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cb73851f17986b84fedfce5cb6a736f">&#9670;&nbsp;</a></span>operator<<() <span class="overload">[8/10]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::ostream&amp; Minor::operator&lt;&lt; </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classMinor_1_1Fetch1.html#ad1f4c049c613ee93bb1da6eb6950396a">Fetch1::FetchState</a>&#160;</td>
          <td class="paramname"><em>state</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fetch1_8cc_source.html#l00469">469</a> of file <a class="el" href="fetch1_8cc_source.html">fetch1.cc</a>.</p>

<p class="reference">References <a class="el" href="fetch1_8hh_source.html#l00228">Minor::Fetch1::FetchHalted</a>, <a class="el" href="fetch1_8hh_source.html#l00233">Minor::Fetch1::FetchRunning</a>, <a class="el" href="fetch1_8hh_source.html#l00230">Minor::Fetch1::FetchWaitingForPC</a>, and <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00805">X86ISA::os</a>.</p>

</div>
</div>
<a id="a22b667ad8d5d30c664c55e47e8cb8e81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22b667ad8d5d30c664c55e47e8cb8e81">&#9670;&nbsp;</a></span>operator<<() <span class="overload">[9/10]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::ostream&amp; Minor::operator&lt;&lt; </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classMinor_1_1LSQ.html#ae298cd8251f2277b476ab91e46653770">LSQ::MemoryState</a>&#160;</td>
          <td class="paramname"><em>state</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="minor_2lsq_8cc_source.html#l01728">1728</a> of file <a class="el" href="minor_2lsq_8cc_source.html">lsq.cc</a>.</p>

<p class="reference">References <a class="el" href="minor_2lsq_8hh_source.html#l00073">Minor::LSQ::MemoryNeedsRetry</a>, <a class="el" href="minor_2lsq_8hh_source.html#l00072">Minor::LSQ::MemoryRunning</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00805">X86ISA::os</a>, and <a class="el" href="minor_2lsq_8hh_source.html#l00539">Minor::LSQ::state</a>.</p>

</div>
</div>
<a id="a0f043da6f02531e0511a825eb192f210"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f043da6f02531e0511a825eb192f210">&#9670;&nbsp;</a></span>operator<<() <span class="overload">[10/10]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::ostream&amp; Minor::operator&lt;&lt; </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classMinor_1_1Execute.html#aeb21dbbbbde40d8cdc68e9b17ddd3d40">Execute::DrainState</a>&#160;</td>
          <td class="paramname"><em>state</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="execute_8cc_source.html#l01783">1783</a> of file <a class="el" href="execute_8cc_source.html">execute.cc</a>.</p>

<p class="reference">References <a class="el" href="execute_8hh_source.html#l00143">Minor::Execute::DrainAllInsts</a>, <a class="el" href="execute_8hh_source.html#l00141">Minor::Execute::DrainCurrentInst</a>, <a class="el" href="execute_8hh_source.html#l00142">Minor::Execute::DrainHaltFetch</a>, <a class="el" href="execute_8hh_source.html#l00140">Minor::Execute::NotDraining</a>, and <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00805">X86ISA::os</a>.</p>

</div>
</div>
<a id="a2be44349084b55c026d94a930ad1063c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2be44349084b55c026d94a930ad1063c">&#9670;&nbsp;</a></span>printRegName()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void Minor::printRegName </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classRegId.html">RegId</a> &amp;&#160;</td>
          <td class="paramname"><em>reg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Print a register in the form r&lt;n&gt;, f&lt;n&gt;, m&lt;n&gt;(&lt;name&gt;), z for integer, float, misc and zero registers given an 'architectural register number'. </p>

<p class="definition">Definition at line <a class="el" href="minor_2dyn__inst_8cc_source.html#l00140">140</a> of file <a class="el" href="minor_2dyn__inst_8cc_source.html">dyn_inst.cc</a>.</p>

<p class="reference">References <a class="el" href="reg__class_8hh_source.html#l00064">CCRegClass</a>, <a class="el" href="reg__class_8hh_source.html#l00206">RegId::classValue()</a>, <a class="el" href="reg__class_8hh_source.html#l00204">RegId::elemIndex()</a>, <a class="el" href="reg__class_8hh_source.html#l00058">FloatRegClass</a>, <a class="el" href="reg__class_8hh_source.html#l00179">RegId::index()</a>, <a class="el" href="reg__class_8hh_source.html#l00057">IntRegClass</a>, <a class="el" href="reg__class_8hh_source.html#l00141">RegId::isZeroReg()</a>, <a class="el" href="reg__class_8hh_source.html#l00065">MiscRegClass</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l01003">ArmISA::miscRegName</a>, <a class="el" href="logging_8hh_source.html#l00167">panic</a>, <a class="el" href="reg__class_8hh_source.html#l00062">VecElemClass</a>, and <a class="el" href="reg__class_8hh_source.html#l00060">VecRegClass</a>.</p>

<p class="reference">Referenced by <a class="el" href="minor_2dyn__inst_8cc_source.html#l00183">Minor::MinorDynInst::minorTraceInst()</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a396c28685685b27ab7174d9698d27f8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a396c28685685b27ab7174d9698d27f8e">&#9670;&nbsp;</a></span>MAX_FORWARD_INSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned int Minor::MAX_FORWARD_INSTS = 16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum number of instructions that can be carried by the pipeline. </p>

<p class="definition">Definition at line <a class="el" href="pipe__data_8hh_source.html#l00250">250</a> of file <a class="el" href="pipe__data_8hh_source.html">pipe_data.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="pipe__data_8cc_source.html#l00262">Minor::ForwardInstData::resize()</a>.</p>

</div>
</div>
</div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:26 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
