// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dense_resource_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config3_mult_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        kernel_data_V_0,
        kernel_data_V_1263,
        kernel_data_V_2264,
        kernel_data_V_3265,
        kernel_data_V_4,
        kernel_data_V_5,
        kernel_data_V_6,
        kernel_data_V_7,
        kernel_data_V_8,
        kernel_data_V_9,
        kernel_data_V_10,
        kernel_data_V_11,
        kernel_data_V_12,
        kernel_data_V_13,
        kernel_data_V_14,
        kernel_data_V_15,
        kernel_data_V_16,
        kernel_data_V_17,
        kernel_data_V_18,
        kernel_data_V_19,
        kernel_data_V_20,
        kernel_data_V_21,
        kernel_data_V_22,
        kernel_data_V_23,
        kernel_data_V_24,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] kernel_data_V_0;
input  [15:0] kernel_data_V_1263;
input  [15:0] kernel_data_V_2264;
input  [15:0] kernel_data_V_3265;
input  [15:0] kernel_data_V_4;
input  [15:0] kernel_data_V_5;
input  [15:0] kernel_data_V_6;
input  [15:0] kernel_data_V_7;
input  [15:0] kernel_data_V_8;
input  [15:0] kernel_data_V_9;
input  [15:0] kernel_data_V_10;
input  [15:0] kernel_data_V_11;
input  [15:0] kernel_data_V_12;
input  [15:0] kernel_data_V_13;
input  [15:0] kernel_data_V_14;
input  [15:0] kernel_data_V_15;
input  [15:0] kernel_data_V_16;
input  [15:0] kernel_data_V_17;
input  [15:0] kernel_data_V_18;
input  [15:0] kernel_data_V_19;
input  [15:0] kernel_data_V_20;
input  [15:0] kernel_data_V_21;
input  [15:0] kernel_data_V_22;
input  [15:0] kernel_data_V_23;
input  [15:0] kernel_data_V_24;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
output  [15:0] ap_return_5;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[15:0] ap_return_0;
reg[15:0] ap_return_1;
reg[15:0] ap_return_2;
reg[15:0] ap_return_3;
reg[15:0] ap_return_4;
reg[15:0] ap_return_5;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln43_fu_620_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [4:0] w3_V_address0;
reg    w3_V_ce0;
wire   [92:0] w3_V_q0;
reg   [4:0] w_index17_reg_185;
reg   [15:0] res_5_V_write_assign15_reg_215;
reg   [15:0] res_4_V_write_assign13_reg_229;
reg   [15:0] res_3_V_write_assign11_reg_243;
reg   [15:0] res_2_V_write_assign9_reg_257;
reg   [15:0] res_1_V_write_assign7_reg_271;
reg   [15:0] res_0_V_write_assign5_reg_285;
wire   [4:0] w_index_fu_409_p2;
reg   [4:0] w_index_reg_892;
reg   [4:0] ap_phi_mux_w_index17_phi_fu_189_p6;
reg   [0:0] icmp_ln43_reg_1152;
wire   [15:0] acc_0_V_fu_647_p2;
reg    ap_enable_reg_pp0_iter1;
wire   [15:0] acc_1_V_fu_684_p2;
wire   [15:0] acc_2_V_fu_713_p2;
wire   [15:0] acc_3_V_fu_742_p2;
wire   [15:0] acc_4_V_fu_771_p2;
wire   [15:0] acc_5_V_fu_804_p2;
wire    ap_block_pp0_stage0_subdone;
wire    ap_block_pp0_stage0;
wire   [15:0] ap_phi_reg_pp0_iter0_UnifiedRetVal_i_i_reg_299;
reg  signed [15:0] ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_299;
wire  signed [15:0] ap_phi_reg_pp0_iter0_UnifiedRetVal_i_i51_reg_354;
reg  signed [15:0] ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i51_reg_354;
wire   [63:0] zext_ln56_fu_515_p1;
wire  signed [15:0] trunc_ln56_fu_626_p1;
wire  signed [29:0] mul_ln1118_fu_850_p2;
wire   [15:0] trunc_ln_fu_638_p4;
wire  signed [15:0] tmp_1130_i_fu_653_p4;
wire  signed [29:0] mul_ln1118_583_fu_857_p2;
wire   [15:0] trunc_ln708_s_fu_675_p4;
wire  signed [15:0] tmp_1132_i_fu_690_p4;
wire  signed [29:0] mul_ln1118_584_fu_864_p2;
wire   [15:0] trunc_ln708_571_fu_704_p4;
wire  signed [15:0] tmp_1134_i_fu_719_p4;
wire  signed [29:0] mul_ln1118_585_fu_871_p2;
wire   [15:0] trunc_ln708_572_fu_733_p4;
wire  signed [15:0] tmp_1136_i_fu_748_p4;
wire  signed [29:0] mul_ln1118_586_fu_878_p2;
wire   [15:0] trunc_ln708_573_fu_762_p4;
wire  signed [12:0] tmp_fu_777_p4;
wire  signed [28:0] mul_ln1118_587_fu_885_p2;
wire   [14:0] trunc_ln708_574_fu_791_p4;
wire  signed [15:0] sext_ln708_fu_800_p1;
wire  signed [15:0] mul_ln1118_583_fu_857_p1;
wire  signed [29:0] sext_ln1116_583_cast_i_fu_663_p1;
wire  signed [15:0] mul_ln1118_584_fu_864_p1;
wire  signed [15:0] mul_ln1118_585_fu_871_p1;
wire  signed [15:0] mul_ln1118_586_fu_878_p1;
reg   [15:0] ap_return_0_preg;
reg   [15:0] ap_return_1_preg;
reg   [15:0] ap_return_2_preg;
reg   [15:0] ap_return_3_preg;
reg   [15:0] ap_return_4_preg;
reg   [15:0] ap_return_5_preg;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_331;
reg    ap_condition_248;
reg    ap_condition_39;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_return_0_preg = 16'd0;
#0 ap_return_1_preg = 16'd0;
#0 ap_return_2_preg = 16'd0;
#0 ap_return_3_preg = 16'd0;
#0 ap_return_4_preg = 16'd0;
#0 ap_return_5_preg = 16'd0;
end

dense_resource_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config3_mult_s_w3_V #(
    .DataWidth( 93 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
w3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w3_V_address0),
    .ce0(w3_V_ce0),
    .q0(w3_V_q0)
);

myproject_mul_mul_16s_16s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 30 ))
myproject_mul_mul_16s_16s_30_1_1_U26(
    .din0(ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_299),
    .din1(trunc_ln56_fu_626_p1),
    .dout(mul_ln1118_fu_850_p2)
);

myproject_mul_mul_16s_16s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 30 ))
myproject_mul_mul_16s_16s_30_1_1_U27(
    .din0(tmp_1130_i_fu_653_p4),
    .din1(mul_ln1118_583_fu_857_p1),
    .dout(mul_ln1118_583_fu_857_p2)
);

myproject_mul_mul_16s_16s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 30 ))
myproject_mul_mul_16s_16s_30_1_1_U28(
    .din0(tmp_1132_i_fu_690_p4),
    .din1(mul_ln1118_584_fu_864_p1),
    .dout(mul_ln1118_584_fu_864_p2)
);

myproject_mul_mul_16s_16s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 30 ))
myproject_mul_mul_16s_16s_30_1_1_U29(
    .din0(tmp_1134_i_fu_719_p4),
    .din1(mul_ln1118_585_fu_871_p1),
    .dout(mul_ln1118_585_fu_871_p2)
);

myproject_mul_mul_16s_16s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 30 ))
myproject_mul_mul_16s_16s_30_1_1_U30(
    .din0(tmp_1136_i_fu_748_p4),
    .din1(mul_ln1118_586_fu_878_p1),
    .dout(mul_ln1118_586_fu_878_p2)
);

myproject_mul_mul_16s_13s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_16s_13s_29_1_1_U31(
    .din0(ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i51_reg_354),
    .din1(tmp_fu_777_p4),
    .dout(mul_ln1118_587_fu_885_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_1152 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_0_preg <= acc_0_V_fu_647_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_1152 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_1_preg <= acc_1_V_fu_684_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_1152 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_2_preg <= acc_2_V_fu_713_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_1152 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_3_preg <= acc_3_V_fu_742_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_4_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_1152 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_4_preg <= acc_4_V_fu_771_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_5_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_1152 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_5_preg <= acc_5_V_fu_804_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_39)) begin
        if ((1'b1 == ap_condition_248)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i51_reg_354 <= kernel_data_V_24;
        end else if ((ap_phi_mux_w_index17_phi_fu_189_p6 == 5'd23)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i51_reg_354 <= kernel_data_V_23;
        end else if ((ap_phi_mux_w_index17_phi_fu_189_p6 == 5'd22)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i51_reg_354 <= kernel_data_V_22;
        end else if ((ap_phi_mux_w_index17_phi_fu_189_p6 == 5'd21)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i51_reg_354 <= kernel_data_V_21;
        end else if ((ap_phi_mux_w_index17_phi_fu_189_p6 == 5'd20)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i51_reg_354 <= kernel_data_V_20;
        end else if ((ap_phi_mux_w_index17_phi_fu_189_p6 == 5'd19)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i51_reg_354 <= kernel_data_V_19;
        end else if ((ap_phi_mux_w_index17_phi_fu_189_p6 == 5'd18)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i51_reg_354 <= kernel_data_V_18;
        end else if ((ap_phi_mux_w_index17_phi_fu_189_p6 == 5'd17)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i51_reg_354 <= kernel_data_V_17;
        end else if ((ap_phi_mux_w_index17_phi_fu_189_p6 == 5'd16)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i51_reg_354 <= kernel_data_V_16;
        end else if ((ap_phi_mux_w_index17_phi_fu_189_p6 == 5'd15)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i51_reg_354 <= kernel_data_V_15;
        end else if ((ap_phi_mux_w_index17_phi_fu_189_p6 == 5'd14)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i51_reg_354 <= kernel_data_V_14;
        end else if ((ap_phi_mux_w_index17_phi_fu_189_p6 == 5'd13)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i51_reg_354 <= kernel_data_V_13;
        end else if ((ap_phi_mux_w_index17_phi_fu_189_p6 == 5'd12)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i51_reg_354 <= kernel_data_V_12;
        end else if ((ap_phi_mux_w_index17_phi_fu_189_p6 == 5'd11)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i51_reg_354 <= kernel_data_V_11;
        end else if ((ap_phi_mux_w_index17_phi_fu_189_p6 == 5'd10)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i51_reg_354 <= kernel_data_V_10;
        end else if ((ap_phi_mux_w_index17_phi_fu_189_p6 == 5'd9)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i51_reg_354 <= kernel_data_V_9;
        end else if ((ap_phi_mux_w_index17_phi_fu_189_p6 == 5'd8)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i51_reg_354 <= kernel_data_V_8;
        end else if ((ap_phi_mux_w_index17_phi_fu_189_p6 == 5'd7)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i51_reg_354 <= kernel_data_V_7;
        end else if ((ap_phi_mux_w_index17_phi_fu_189_p6 == 5'd6)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i51_reg_354 <= kernel_data_V_6;
        end else if ((ap_phi_mux_w_index17_phi_fu_189_p6 == 5'd5)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i51_reg_354 <= kernel_data_V_5;
        end else if ((ap_phi_mux_w_index17_phi_fu_189_p6 == 5'd4)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i51_reg_354 <= kernel_data_V_4;
        end else if ((ap_phi_mux_w_index17_phi_fu_189_p6 == 5'd3)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i51_reg_354 <= kernel_data_V_3265;
        end else if ((ap_phi_mux_w_index17_phi_fu_189_p6 == 5'd2)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i51_reg_354 <= kernel_data_V_2264;
        end else if ((ap_phi_mux_w_index17_phi_fu_189_p6 == 5'd1)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i51_reg_354 <= kernel_data_V_1263;
        end else if ((ap_phi_mux_w_index17_phi_fu_189_p6 == 5'd0)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i51_reg_354 <= kernel_data_V_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i51_reg_354 <= ap_phi_reg_pp0_iter0_UnifiedRetVal_i_i51_reg_354;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_39)) begin
        if ((1'b1 == ap_condition_248)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_299 <= kernel_data_V_24;
        end else if ((ap_phi_mux_w_index17_phi_fu_189_p6 == 5'd23)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_299 <= kernel_data_V_23;
        end else if ((ap_phi_mux_w_index17_phi_fu_189_p6 == 5'd22)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_299 <= kernel_data_V_22;
        end else if ((ap_phi_mux_w_index17_phi_fu_189_p6 == 5'd21)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_299 <= kernel_data_V_21;
        end else if ((ap_phi_mux_w_index17_phi_fu_189_p6 == 5'd20)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_299 <= kernel_data_V_20;
        end else if ((ap_phi_mux_w_index17_phi_fu_189_p6 == 5'd19)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_299 <= kernel_data_V_19;
        end else if ((ap_phi_mux_w_index17_phi_fu_189_p6 == 5'd18)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_299 <= kernel_data_V_18;
        end else if ((ap_phi_mux_w_index17_phi_fu_189_p6 == 5'd17)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_299 <= kernel_data_V_17;
        end else if ((ap_phi_mux_w_index17_phi_fu_189_p6 == 5'd16)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_299 <= kernel_data_V_16;
        end else if ((ap_phi_mux_w_index17_phi_fu_189_p6 == 5'd15)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_299 <= kernel_data_V_15;
        end else if ((ap_phi_mux_w_index17_phi_fu_189_p6 == 5'd14)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_299 <= kernel_data_V_14;
        end else if ((ap_phi_mux_w_index17_phi_fu_189_p6 == 5'd13)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_299 <= kernel_data_V_13;
        end else if ((ap_phi_mux_w_index17_phi_fu_189_p6 == 5'd12)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_299 <= kernel_data_V_12;
        end else if ((ap_phi_mux_w_index17_phi_fu_189_p6 == 5'd11)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_299 <= kernel_data_V_11;
        end else if ((ap_phi_mux_w_index17_phi_fu_189_p6 == 5'd10)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_299 <= kernel_data_V_10;
        end else if ((ap_phi_mux_w_index17_phi_fu_189_p6 == 5'd9)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_299 <= kernel_data_V_9;
        end else if ((ap_phi_mux_w_index17_phi_fu_189_p6 == 5'd8)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_299 <= kernel_data_V_8;
        end else if ((ap_phi_mux_w_index17_phi_fu_189_p6 == 5'd7)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_299 <= kernel_data_V_7;
        end else if ((ap_phi_mux_w_index17_phi_fu_189_p6 == 5'd6)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_299 <= kernel_data_V_6;
        end else if ((ap_phi_mux_w_index17_phi_fu_189_p6 == 5'd5)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_299 <= kernel_data_V_5;
        end else if ((ap_phi_mux_w_index17_phi_fu_189_p6 == 5'd4)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_299 <= kernel_data_V_4;
        end else if ((ap_phi_mux_w_index17_phi_fu_189_p6 == 5'd3)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_299 <= kernel_data_V_3265;
        end else if ((ap_phi_mux_w_index17_phi_fu_189_p6 == 5'd2)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_299 <= kernel_data_V_2264;
        end else if ((ap_phi_mux_w_index17_phi_fu_189_p6 == 5'd1)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_299 <= kernel_data_V_1263;
        end else if ((ap_phi_mux_w_index17_phi_fu_189_p6 == 5'd0)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_299 <= kernel_data_V_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_299 <= ap_phi_reg_pp0_iter0_UnifiedRetVal_i_i_reg_299;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_1152 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        res_0_V_write_assign5_reg_285 <= acc_0_V_fu_647_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_1152 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_0_V_write_assign5_reg_285 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_1152 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        res_1_V_write_assign7_reg_271 <= acc_1_V_fu_684_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_1152 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_1_V_write_assign7_reg_271 <= 16'd65452;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_1152 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        res_2_V_write_assign9_reg_257 <= acc_2_V_fu_713_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_1152 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_2_V_write_assign9_reg_257 <= 16'd137;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_1152 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        res_3_V_write_assign11_reg_243 <= acc_3_V_fu_742_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_1152 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_3_V_write_assign11_reg_243 <= 16'd65456;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_1152 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        res_4_V_write_assign13_reg_229 <= acc_4_V_fu_771_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_1152 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_4_V_write_assign13_reg_229 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_1152 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        res_5_V_write_assign15_reg_215 <= acc_5_V_fu_804_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_1152 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_5_V_write_assign15_reg_215 <= 16'd65456;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_1152 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_index17_reg_185 <= w_index_reg_892;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_1152 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        w_index17_reg_185 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln43_reg_1152 <= icmp_ln43_fu_620_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_index_reg_892 <= w_index_fu_409_p2;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_1152 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_331)) begin
        if ((icmp_ln43_reg_1152 == 1'd1)) begin
            ap_phi_mux_w_index17_phi_fu_189_p6 = 5'd0;
        end else if ((icmp_ln43_reg_1152 == 1'd0)) begin
            ap_phi_mux_w_index17_phi_fu_189_p6 = w_index_reg_892;
        end else begin
            ap_phi_mux_w_index17_phi_fu_189_p6 = w_index17_reg_185;
        end
    end else begin
        ap_phi_mux_w_index17_phi_fu_189_p6 = w_index17_reg_185;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_fu_620_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_1152 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_0 = acc_0_V_fu_647_p2;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_1152 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_1 = acc_1_V_fu_684_p2;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_1152 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_2 = acc_2_V_fu_713_p2;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_1152 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_3 = acc_3_V_fu_742_p2;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_1152 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_4 = acc_4_V_fu_771_p2;
    end else begin
        ap_return_4 = ap_return_4_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_1152 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_5 = acc_5_V_fu_804_p2;
    end else begin
        ap_return_5 = ap_return_5_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w3_V_ce0 = 1'b1;
    end else begin
        w3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_0_V_fu_647_p2 = (res_0_V_write_assign5_reg_285 + trunc_ln_fu_638_p4);

assign acc_1_V_fu_684_p2 = (trunc_ln708_s_fu_675_p4 + res_1_V_write_assign7_reg_271);

assign acc_2_V_fu_713_p2 = (trunc_ln708_571_fu_704_p4 + res_2_V_write_assign9_reg_257);

assign acc_3_V_fu_742_p2 = (trunc_ln708_572_fu_733_p4 + res_3_V_write_assign11_reg_243);

assign acc_4_V_fu_771_p2 = (trunc_ln708_573_fu_762_p4 + res_4_V_write_assign13_reg_229);

assign acc_5_V_fu_804_p2 = ($signed(sext_ln708_fu_800_p1) + $signed(res_5_V_write_assign15_reg_215));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_248 = ((ap_phi_mux_w_index17_phi_fu_189_p6 == 5'd24) | ((ap_phi_mux_w_index17_phi_fu_189_p6 == 5'd25) | ((ap_phi_mux_w_index17_phi_fu_189_p6 == 5'd26) | ((ap_phi_mux_w_index17_phi_fu_189_p6 == 5'd27) | ((ap_phi_mux_w_index17_phi_fu_189_p6 == 5'd28) | ((ap_phi_mux_w_index17_phi_fu_189_p6 == 5'd29) | ((ap_phi_mux_w_index17_phi_fu_189_p6 == 5'd30) | (ap_phi_mux_w_index17_phi_fu_189_p6 == 5'd31))))))));
end

always @ (*) begin
    ap_condition_331 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_39 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_UnifiedRetVal_i_i51_reg_354 = 'bx;

assign ap_phi_reg_pp0_iter0_UnifiedRetVal_i_i_reg_299 = 'bx;

assign icmp_ln43_fu_620_p2 = ((ap_phi_mux_w_index17_phi_fu_189_p6 == 5'd24) ? 1'b1 : 1'b0);

assign mul_ln1118_583_fu_857_p1 = sext_ln1116_583_cast_i_fu_663_p1;

assign mul_ln1118_584_fu_864_p1 = sext_ln1116_583_cast_i_fu_663_p1;

assign mul_ln1118_585_fu_871_p1 = sext_ln1116_583_cast_i_fu_663_p1;

assign mul_ln1118_586_fu_878_p1 = sext_ln1116_583_cast_i_fu_663_p1;

assign sext_ln1116_583_cast_i_fu_663_p1 = ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i51_reg_354;

assign sext_ln708_fu_800_p1 = $signed(trunc_ln708_574_fu_791_p4);

assign tmp_1130_i_fu_653_p4 = {{w3_V_q0[31:16]}};

assign tmp_1132_i_fu_690_p4 = {{w3_V_q0[47:32]}};

assign tmp_1134_i_fu_719_p4 = {{w3_V_q0[63:48]}};

assign tmp_1136_i_fu_748_p4 = {{w3_V_q0[79:64]}};

assign tmp_fu_777_p4 = {{w3_V_q0[92:80]}};

assign trunc_ln56_fu_626_p1 = w3_V_q0[15:0];

assign trunc_ln708_571_fu_704_p4 = {{mul_ln1118_584_fu_864_p2[29:14]}};

assign trunc_ln708_572_fu_733_p4 = {{mul_ln1118_585_fu_871_p2[29:14]}};

assign trunc_ln708_573_fu_762_p4 = {{mul_ln1118_586_fu_878_p2[29:14]}};

assign trunc_ln708_574_fu_791_p4 = {{mul_ln1118_587_fu_885_p2[28:14]}};

assign trunc_ln708_s_fu_675_p4 = {{mul_ln1118_583_fu_857_p2[29:14]}};

assign trunc_ln_fu_638_p4 = {{mul_ln1118_fu_850_p2[29:14]}};

assign w3_V_address0 = zext_ln56_fu_515_p1;

assign w_index_fu_409_p2 = (ap_phi_mux_w_index17_phi_fu_189_p6 + 5'd1);

assign zext_ln56_fu_515_p1 = ap_phi_mux_w_index17_phi_fu_189_p6;

endmodule //dense_resource_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config3_mult_s
