
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/hmmer_397B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize Hawkeye state
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 3996187 heartbeat IPC: 2.50239 cumulative IPC: 2.50239 (Simulation time: 0 hr 0 min 54 sec) 

Warmup complete CPU 0 instructions: 10000005 cycles: 3996190 (Simulation time: 0 hr 0 min 54 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 9255174 heartbeat IPC: 1.90151 cumulative IPC: 1.90151 (Simulation time: 0 hr 2 min 11 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 14143287 heartbeat IPC: 2.04578 cumulative IPC: 1.97101 (Simulation time: 0 hr 3 min 24 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 19085881 heartbeat IPC: 2.02323 cumulative IPC: 1.98811 (Simulation time: 0 hr 4 min 35 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 24197682 heartbeat IPC: 1.95626 cumulative IPC: 1.98005 (Simulation time: 0 hr 5 min 48 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 29076212 heartbeat IPC: 2.0498 cumulative IPC: 1.99362 (Simulation time: 0 hr 7 min 0 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 33516861 heartbeat IPC: 2.25192 cumulative IPC: 2.03247 (Simulation time: 0 hr 8 min 8 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 37869978 heartbeat IPC: 2.2972 cumulative IPC: 2.06649 (Simulation time: 0 hr 9 min 15 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 42230516 heartbeat IPC: 2.2933 cumulative IPC: 2.09236 (Simulation time: 0 hr 10 min 25 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 46566193 heartbeat IPC: 2.30644 cumulative IPC: 2.11416 (Simulation time: 0 hr 11 min 33 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 50913687 heartbeat IPC: 2.30018 cumulative IPC: 2.1314 (Simulation time: 0 hr 12 min 41 sec) 
Finished CPU 0 instructions: 100000001 cycles: 46917498 cumulative IPC: 2.1314 (Simulation time: 0 hr 12 min 41 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 2.1314 instructions: 100000001 cycles: 46917498
cpu0_DTLB TOTAL     ACCESS:   40463604  HIT:   40455658  MISS:       7946
cpu0_DTLB LOAD      ACCESS:   32300848  HIT:   32297979  MISS:       2869
cpu0_DTLB RFO       ACCESS:    8162756  HIT:    8157679  MISS:       5077
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 24.9515 cycles
cpu0_ITLB TOTAL     ACCESS:     797835  HIT:     797728  MISS:        107
cpu0_ITLB LOAD      ACCESS:     797835  HIT:     797728  MISS:        107
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 79.2617 cycles
cpu0_L1I TOTAL     ACCESS:      64657  HIT:      64321  MISS:        336
cpu0_L1I LOAD      ACCESS:      64657  HIT:      64321  MISS:        336
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 319.25 cycles
cpu0_STLB TOTAL     ACCESS:       8053  HIT:       7273  MISS:        780
cpu0_STLB LOAD      ACCESS:       2976  HIT:       2809  MISS:        167
cpu0_STLB RFO       ACCESS:       5077  HIT:       4464  MISS:        613
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 172.051 cycles
cpu0_L1D TOTAL     ACCESS:   32801257  HIT:   32335500  MISS:     465757
cpu0_L1D LOAD      ACCESS:   28660525  HIT:   28503938  MISS:     156587
cpu0_L1D RFO       ACCESS:    4139962  HIT:    3830977  MISS:     308985
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        770  HIT:        585  MISS:        185
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 328.954 cycles
cpu0_L2C TOTAL     ACCESS:     772745  HIT:     485532  MISS:     287213
cpu0_L2C LOAD      ACCESS:     156923  HIT:     142218  MISS:      14705
cpu0_L2C RFO       ACCESS:     308985  HIT:      36531  MISS:     272454
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     306652  HIT:     306615  MISS:         37
cpu0_L2C TRANSLATION ACCESS:        185  HIT:        168  MISS:         17
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 515.954 cycles
LLC TOTAL     ACCESS:     557898  HIT:     351613  MISS:     206285
LLC LOAD      ACCESS:      14705  HIT:      11187  MISS:       3518
LLC RFO       ACCESS:     272306  HIT:     141637  MISS:     130669
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     270870  HIT:     198777  MISS:      72093
LLC TRANSLATION ACCESS:         17  HIT:         12  MISS:          5
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 689.148 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       1851  ROW_BUFFER_MISS:     132338
 DBUS AVG_CONGESTED_CYCLE:    3.99384
 WQ ROW_BUFFER_HIT:       9008  ROW_BUFFER_MISS:     121848  FULL:        529


CPU 0 Branch Prediction Accuracy: 98.9257% MPKI: 0.41399 Average ROB Occupancy at Mispredict: 250.003
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00081
BRANCH_INDIRECT: 0.00176
BRANCH_CONDITIONAL: 0.40978
BRANCH_DIRECT_CALL: 0.00081
BRANCH_INDIRECT_CALL: 2e-05
BRANCH_RETURN: 0.00081

