       Out: {addr[5:0]}                    VHDL   

