TimeQuest Timing Analyzer report for controlador_termico
Thu Dec 04 17:15:26 2025
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock_divider:U_CLK_DIV|temp_clk'
 12. Slow Model Setup: 'controller:U_CONTROLLER|present_state.st_CALC'
 13. Slow Model Setup: 'clk_50MHz'
 14. Slow Model Setup: 'controller:U_CONTROLLER|present_state.st_RESET'
 15. Slow Model Hold: 'clk_50MHz'
 16. Slow Model Hold: 'clock_divider:U_CLK_DIV|temp_clk'
 17. Slow Model Hold: 'controller:U_CONTROLLER|present_state.st_RESET'
 18. Slow Model Hold: 'controller:U_CONTROLLER|present_state.st_CALC'
 19. Slow Model Minimum Pulse Width: 'clk_50MHz'
 20. Slow Model Minimum Pulse Width: 'clock_divider:U_CLK_DIV|temp_clk'
 21. Slow Model Minimum Pulse Width: 'controller:U_CONTROLLER|present_state.st_CALC'
 22. Slow Model Minimum Pulse Width: 'controller:U_CONTROLLER|present_state.st_RESET'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Fast Model Setup Summary
 28. Fast Model Hold Summary
 29. Fast Model Recovery Summary
 30. Fast Model Removal Summary
 31. Fast Model Minimum Pulse Width Summary
 32. Fast Model Setup: 'clock_divider:U_CLK_DIV|temp_clk'
 33. Fast Model Setup: 'controller:U_CONTROLLER|present_state.st_CALC'
 34. Fast Model Setup: 'controller:U_CONTROLLER|present_state.st_RESET'
 35. Fast Model Setup: 'clk_50MHz'
 36. Fast Model Hold: 'clk_50MHz'
 37. Fast Model Hold: 'clock_divider:U_CLK_DIV|temp_clk'
 38. Fast Model Hold: 'controller:U_CONTROLLER|present_state.st_RESET'
 39. Fast Model Hold: 'controller:U_CONTROLLER|present_state.st_CALC'
 40. Fast Model Minimum Pulse Width: 'clk_50MHz'
 41. Fast Model Minimum Pulse Width: 'clock_divider:U_CLK_DIV|temp_clk'
 42. Fast Model Minimum Pulse Width: 'controller:U_CONTROLLER|present_state.st_CALC'
 43. Fast Model Minimum Pulse Width: 'controller:U_CONTROLLER|present_state.st_RESET'
 44. Setup Times
 45. Hold Times
 46. Clock to Output Times
 47. Minimum Clock to Output Times
 48. Multicorner Timing Analysis Summary
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Setup Transfers
 54. Hold Transfers
 55. Report TCCS
 56. Report RSKM
 57. Unconstrained Paths
 58. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; controlador_termico                                               ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                         ;
+------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------+
; Clock Name                                     ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                            ;
+------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------+
; clk_50MHz                                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_50MHz }                                      ;
; clock_divider:U_CLK_DIV|temp_clk               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_divider:U_CLK_DIV|temp_clk }               ;
; controller:U_CONTROLLER|present_state.st_CALC  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { controller:U_CONTROLLER|present_state.st_CALC }  ;
; controller:U_CONTROLLER|present_state.st_RESET ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { controller:U_CONTROLLER|present_state.st_RESET } ;
+------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                       ;
+-------------+-----------------+-----------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                    ; Note                                                          ;
+-------------+-----------------+-----------------------------------------------+---------------------------------------------------------------+
; 159.13 MHz  ; 159.13 MHz      ; clock_divider:U_CLK_DIV|temp_clk              ;                                                               ;
; 935.45 MHz  ; 420.17 MHz      ; clk_50MHz                                     ; limit due to minimum period restriction (max I/O toggle rate) ;
; 2762.43 MHz ; 614.25 MHz      ; controller:U_CONTROLLER|present_state.st_CALC ; limit due to hold check                                       ;
+-------------+-----------------+-----------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow Model Setup Summary                                                ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; clock_divider:U_CLK_DIV|temp_clk               ; -5.284 ; -71.340       ;
; controller:U_CONTROLLER|present_state.st_CALC  ; -0.083 ; -0.225        ;
; clk_50MHz                                      ; -0.069 ; -0.146        ;
; controller:U_CONTROLLER|present_state.st_RESET ; 0.359  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow Model Hold Summary                                                 ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; clk_50MHz                                      ; -2.556 ; -2.556        ;
; clock_divider:U_CLK_DIV|temp_clk               ; -1.802 ; -6.074        ;
; controller:U_CONTROLLER|present_state.st_RESET ; -1.022 ; -2.765        ;
; controller:U_CONTROLLER|present_state.st_CALC  ; -0.814 ; -0.814        ;
+------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                  ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; clk_50MHz                                      ; -1.380 ; -5.380        ;
; clock_divider:U_CLK_DIV|temp_clk               ; -0.500 ; -41.000       ;
; controller:U_CONTROLLER|present_state.st_CALC  ; 0.500  ; 0.000         ;
; controller:U_CONTROLLER|present_state.st_RESET ; 0.500  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock_divider:U_CLK_DIV|temp_clk'                                                                                                                                                                      ;
+--------+----------------------------------------------+----------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                            ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -5.284 ; datapath:U_DATAPATH|registrador:R_MAX|reg[1] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[6] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 6.319      ;
; -5.191 ; datapath:U_DATAPATH|registrador:R_MAX|reg[1] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[5] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 6.226      ;
; -5.153 ; datapath:U_DATAPATH|registrador:R_MAX|reg[2] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[6] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 6.188      ;
; -5.152 ; datapath:U_DATAPATH|registrador:R_MAX|reg[0] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[6] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 6.187      ;
; -5.127 ; datapath:U_DATAPATH|registrador:R_MIN|reg[0] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[6] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 6.162      ;
; -5.076 ; datapath:U_DATAPATH|registrador:R_MAX|reg[1] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[4] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 6.111      ;
; -5.076 ; datapath:U_DATAPATH|registrador:R_MAX|reg[1] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[3] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 6.111      ;
; -5.076 ; datapath:U_DATAPATH|registrador:R_MAX|reg[1] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[2] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 6.111      ;
; -5.076 ; datapath:U_DATAPATH|registrador:R_MAX|reg[1] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[0] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 6.111      ;
; -5.076 ; datapath:U_DATAPATH|registrador:R_MAX|reg[1] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[1] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 6.111      ;
; -5.060 ; datapath:U_DATAPATH|registrador:R_MAX|reg[2] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[5] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 6.095      ;
; -5.059 ; datapath:U_DATAPATH|registrador:R_MAX|reg[0] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[5] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 6.094      ;
; -5.041 ; datapath:U_DATAPATH|registrador:R_MIN|reg[1] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[6] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 6.076      ;
; -5.034 ; datapath:U_DATAPATH|registrador:R_MIN|reg[0] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[5] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 6.069      ;
; -5.011 ; datapath:U_DATAPATH|registrador:R_MIN|reg[2] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[6] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 6.046      ;
; -4.948 ; datapath:U_DATAPATH|registrador:R_MIN|reg[1] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[5] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.983      ;
; -4.945 ; datapath:U_DATAPATH|registrador:R_MAX|reg[2] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[4] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.980      ;
; -4.945 ; datapath:U_DATAPATH|registrador:R_MAX|reg[2] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[3] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.980      ;
; -4.945 ; datapath:U_DATAPATH|registrador:R_MAX|reg[2] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[2] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.980      ;
; -4.945 ; datapath:U_DATAPATH|registrador:R_MAX|reg[2] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[0] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.980      ;
; -4.945 ; datapath:U_DATAPATH|registrador:R_MAX|reg[2] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[1] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.980      ;
; -4.944 ; datapath:U_DATAPATH|registrador:R_MAX|reg[0] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[4] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.979      ;
; -4.944 ; datapath:U_DATAPATH|registrador:R_MAX|reg[0] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[3] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.979      ;
; -4.944 ; datapath:U_DATAPATH|registrador:R_MAX|reg[0] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[2] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.979      ;
; -4.944 ; datapath:U_DATAPATH|registrador:R_MAX|reg[0] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[0] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.979      ;
; -4.944 ; datapath:U_DATAPATH|registrador:R_MAX|reg[0] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[1] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.979      ;
; -4.919 ; datapath:U_DATAPATH|registrador:R_MIN|reg[0] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[4] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.954      ;
; -4.919 ; datapath:U_DATAPATH|registrador:R_MIN|reg[0] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[3] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.954      ;
; -4.919 ; datapath:U_DATAPATH|registrador:R_MIN|reg[0] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[2] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.954      ;
; -4.919 ; datapath:U_DATAPATH|registrador:R_MIN|reg[0] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[0] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.954      ;
; -4.919 ; datapath:U_DATAPATH|registrador:R_MIN|reg[0] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[1] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.954      ;
; -4.918 ; datapath:U_DATAPATH|registrador:R_MIN|reg[2] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[5] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.953      ;
; -4.833 ; datapath:U_DATAPATH|registrador:R_MIN|reg[1] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[4] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.868      ;
; -4.833 ; datapath:U_DATAPATH|registrador:R_MIN|reg[1] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[3] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.868      ;
; -4.833 ; datapath:U_DATAPATH|registrador:R_MIN|reg[1] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[2] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.868      ;
; -4.833 ; datapath:U_DATAPATH|registrador:R_MIN|reg[1] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[0] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.868      ;
; -4.833 ; datapath:U_DATAPATH|registrador:R_MIN|reg[1] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[1] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.868      ;
; -4.813 ; datapath:U_DATAPATH|registrador:R_MIN|reg[3] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[6] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.848      ;
; -4.803 ; datapath:U_DATAPATH|registrador:R_MIN|reg[2] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[4] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.838      ;
; -4.803 ; datapath:U_DATAPATH|registrador:R_MIN|reg[2] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[3] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.838      ;
; -4.803 ; datapath:U_DATAPATH|registrador:R_MIN|reg[2] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[2] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.838      ;
; -4.803 ; datapath:U_DATAPATH|registrador:R_MIN|reg[2] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[0] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.838      ;
; -4.803 ; datapath:U_DATAPATH|registrador:R_MIN|reg[2] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[1] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.838      ;
; -4.720 ; datapath:U_DATAPATH|registrador:R_MIN|reg[3] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[5] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.755      ;
; -4.699 ; datapath:U_DATAPATH|registrador:R_INT|reg[0] ; controller:U_CONTROLLER|present_state.st_RINTEXT   ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -1.310     ; 4.425      ;
; -4.628 ; datapath:U_DATAPATH|registrador:R_INT|reg[0] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[6] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.663      ;
; -4.605 ; datapath:U_DATAPATH|registrador:R_MIN|reg[3] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[4] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.640      ;
; -4.605 ; datapath:U_DATAPATH|registrador:R_MIN|reg[3] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[3] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.640      ;
; -4.605 ; datapath:U_DATAPATH|registrador:R_MIN|reg[3] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[2] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.640      ;
; -4.605 ; datapath:U_DATAPATH|registrador:R_MIN|reg[3] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[0] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.640      ;
; -4.605 ; datapath:U_DATAPATH|registrador:R_MIN|reg[3] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[1] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.640      ;
; -4.600 ; datapath:U_DATAPATH|registrador:R_MIN|reg[4] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[6] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.635      ;
; -4.589 ; datapath:U_DATAPATH|registrador:R_MAX|reg[3] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[6] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.624      ;
; -4.557 ; datapath:U_DATAPATH|registrador:R_INT|reg[0] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[5] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.592      ;
; -4.554 ; datapath:U_DATAPATH|registrador:R_INT|reg[2] ; controller:U_CONTROLLER|present_state.st_RINTEXT   ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -1.310     ; 4.280      ;
; -4.496 ; datapath:U_DATAPATH|registrador:R_MAX|reg[3] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[5] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.531      ;
; -4.473 ; datapath:U_DATAPATH|registrador:R_INT|reg[3] ; controller:U_CONTROLLER|present_state.st_RINTEXT   ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -1.310     ; 4.199      ;
; -4.448 ; datapath:U_DATAPATH|registrador:R_MIN|reg[4] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[5] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.483      ;
; -4.445 ; datapath:U_DATAPATH|registrador:R_MAX|reg[4] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[6] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.480      ;
; -4.417 ; datapath:U_DATAPATH|registrador:R_MAX|reg[0] ; controller:U_CONTROLLER|present_state.st_RINTEXT   ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -1.310     ; 4.143      ;
; -4.402 ; datapath:U_DATAPATH|registrador:R_MAX|reg[1] ; controller:U_CONTROLLER|present_state.st_RINTEXT   ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -1.310     ; 4.128      ;
; -4.398 ; datapath:U_DATAPATH|registrador:R_INT|reg[0] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[4] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.433      ;
; -4.392 ; datapath:U_DATAPATH|registrador:R_MIN|reg[4] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[4] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.427      ;
; -4.392 ; datapath:U_DATAPATH|registrador:R_MIN|reg[4] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[3] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.427      ;
; -4.392 ; datapath:U_DATAPATH|registrador:R_MIN|reg[4] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[2] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.427      ;
; -4.392 ; datapath:U_DATAPATH|registrador:R_MIN|reg[4] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[0] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.427      ;
; -4.392 ; datapath:U_DATAPATH|registrador:R_MIN|reg[4] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[1] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.427      ;
; -4.391 ; datapath:U_DATAPATH|registrador:R_INT|reg[4] ; controller:U_CONTROLLER|present_state.st_RINTEXT   ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -1.310     ; 4.117      ;
; -4.381 ; datapath:U_DATAPATH|registrador:R_MAX|reg[3] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[4] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.416      ;
; -4.381 ; datapath:U_DATAPATH|registrador:R_MAX|reg[3] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[3] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.416      ;
; -4.381 ; datapath:U_DATAPATH|registrador:R_MAX|reg[3] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[2] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.416      ;
; -4.381 ; datapath:U_DATAPATH|registrador:R_MAX|reg[3] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[0] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.416      ;
; -4.381 ; datapath:U_DATAPATH|registrador:R_MAX|reg[3] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[1] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.416      ;
; -4.344 ; datapath:U_DATAPATH|registrador:R_MIN|reg[5] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[6] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.379      ;
; -4.327 ; datapath:U_DATAPATH|registrador:R_INT|reg[0] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[3] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.362      ;
; -4.315 ; datapath:U_DATAPATH|registrador:R_MAX|reg[5] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[6] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.350      ;
; -4.293 ; datapath:U_DATAPATH|registrador:R_MAX|reg[4] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[5] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.328      ;
; -4.278 ; datapath:U_DATAPATH|registrador:R_MAX|reg[2] ; controller:U_CONTROLLER|present_state.st_RINTEXT   ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -1.310     ; 4.004      ;
; -4.256 ; datapath:U_DATAPATH|registrador:R_INT|reg[0] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[2] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.291      ;
; -4.237 ; datapath:U_DATAPATH|registrador:R_MAX|reg[4] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[4] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.272      ;
; -4.237 ; datapath:U_DATAPATH|registrador:R_MAX|reg[4] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[3] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.272      ;
; -4.237 ; datapath:U_DATAPATH|registrador:R_MAX|reg[4] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[2] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.272      ;
; -4.237 ; datapath:U_DATAPATH|registrador:R_MAX|reg[4] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[0] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.272      ;
; -4.237 ; datapath:U_DATAPATH|registrador:R_MAX|reg[4] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[1] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.272      ;
; -4.229 ; datapath:U_DATAPATH|registrador:R_INT|reg[0] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[0] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.264      ;
; -4.229 ; datapath:U_DATAPATH|registrador:R_INT|reg[0] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[1] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.264      ;
; -4.177 ; datapath:U_DATAPATH|registrador:R_INT|reg[1] ; controller:U_CONTROLLER|present_state.st_RINTEXT   ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -1.310     ; 3.903      ;
; -4.167 ; datapath:U_DATAPATH|registrador:R_INT|reg[2] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[6] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.202      ;
; -4.162 ; datapath:U_DATAPATH|registrador:R_EXT|reg[0] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[6] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.002     ; 5.196      ;
; -4.136 ; datapath:U_DATAPATH|registrador:R_MIN|reg[5] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[4] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.171      ;
; -4.136 ; datapath:U_DATAPATH|registrador:R_MIN|reg[5] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[3] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.171      ;
; -4.136 ; datapath:U_DATAPATH|registrador:R_MIN|reg[5] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[2] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.171      ;
; -4.136 ; datapath:U_DATAPATH|registrador:R_MIN|reg[5] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[0] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.171      ;
; -4.136 ; datapath:U_DATAPATH|registrador:R_MIN|reg[5] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[1] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.171      ;
; -4.136 ; datapath:U_DATAPATH|registrador:R_MIN|reg[5] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[5] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.171      ;
; -4.114 ; datapath:U_DATAPATH|registrador:R_INT|reg[5] ; controller:U_CONTROLLER|present_state.st_RINTEXT   ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -1.310     ; 3.840      ;
; -4.107 ; datapath:U_DATAPATH|registrador:R_MAX|reg[5] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[4] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.142      ;
; -4.107 ; datapath:U_DATAPATH|registrador:R_MAX|reg[5] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[3] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.142      ;
; -4.107 ; datapath:U_DATAPATH|registrador:R_MAX|reg[5] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[2] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.142      ;
; -4.107 ; datapath:U_DATAPATH|registrador:R_MAX|reg[5] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[0] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 5.142      ;
+--------+----------------------------------------------+----------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'controller:U_CONTROLLER|present_state.st_CALC'                                                                                                                                                                       ;
+--------+--------------------------------------------------+------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                            ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; -0.083 ; controller:U_CONTROLLER|present_state.st_HEATING ; controller:U_CONTROLLER|heat_out   ; clock_divider:U_CLK_DIV|temp_clk              ; controller:U_CONTROLLER|present_state.st_CALC ; 1.000        ; 0.600      ; 0.719      ;
; -0.076 ; controller:U_CONTROLLER|present_state.st_COOLING ; controller:U_CONTROLLER|cool_out   ; clock_divider:U_CLK_DIV|temp_clk              ; controller:U_CONTROLLER|present_state.st_CALC ; 1.000        ; 0.602      ; 0.725      ;
; -0.066 ; controller:U_CONTROLLER|present_state.st_STABLE  ; controller:U_CONTROLLER|stable_out ; clock_divider:U_CLK_DIV|temp_clk              ; controller:U_CONTROLLER|present_state.st_CALC ; 1.000        ; 0.603      ; 0.716      ;
; 0.319  ; controller:U_CONTROLLER|present_state.st_CALC    ; controller:U_CONTROLLER|enab_flags ; controller:U_CONTROLLER|present_state.st_CALC ; controller:U_CONTROLLER|present_state.st_CALC ; 0.500        ; 1.285      ; 0.721      ;
; 0.819  ; controller:U_CONTROLLER|present_state.st_CALC    ; controller:U_CONTROLLER|enab_flags ; controller:U_CONTROLLER|present_state.st_CALC ; controller:U_CONTROLLER|present_state.st_CALC ; 1.000        ; 1.285      ; 0.721      ;
+--------+--------------------------------------------------+------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_50MHz'                                                                                                                                              ;
+--------+------------------------------------+------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -0.069 ; clock_divider:U_CLK_DIV|counter[1] ; clock_divider:U_CLK_DIV|counter[2] ; clk_50MHz                        ; clk_50MHz   ; 1.000        ; 0.000      ; 1.105      ;
; -0.069 ; clock_divider:U_CLK_DIV|counter[1] ; clock_divider:U_CLK_DIV|temp_clk   ; clk_50MHz                        ; clk_50MHz   ; 1.000        ; 0.000      ; 1.105      ;
; -0.039 ; clock_divider:U_CLK_DIV|counter[2] ; clock_divider:U_CLK_DIV|temp_clk   ; clk_50MHz                        ; clk_50MHz   ; 1.000        ; 0.000      ; 1.075      ;
; -0.008 ; clock_divider:U_CLK_DIV|counter[2] ; clock_divider:U_CLK_DIV|counter[0] ; clk_50MHz                        ; clk_50MHz   ; 1.000        ; 0.000      ; 1.044      ;
; 0.066  ; clock_divider:U_CLK_DIV|counter[1] ; clock_divider:U_CLK_DIV|counter[0] ; clk_50MHz                        ; clk_50MHz   ; 1.000        ; 0.000      ; 0.970      ;
; 0.231  ; clock_divider:U_CLK_DIV|counter[0] ; clock_divider:U_CLK_DIV|counter[1] ; clk_50MHz                        ; clk_50MHz   ; 1.000        ; 0.000      ; 0.805      ;
; 0.231  ; clock_divider:U_CLK_DIV|counter[0] ; clock_divider:U_CLK_DIV|counter[2] ; clk_50MHz                        ; clk_50MHz   ; 1.000        ; 0.000      ; 0.805      ;
; 0.231  ; clock_divider:U_CLK_DIV|counter[0] ; clock_divider:U_CLK_DIV|temp_clk   ; clk_50MHz                        ; clk_50MHz   ; 1.000        ; 0.000      ; 0.805      ;
; 0.379  ; clock_divider:U_CLK_DIV|counter[2] ; clock_divider:U_CLK_DIV|counter[2] ; clk_50MHz                        ; clk_50MHz   ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_divider:U_CLK_DIV|counter[0] ; clock_divider:U_CLK_DIV|counter[0] ; clk_50MHz                        ; clk_50MHz   ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_divider:U_CLK_DIV|counter[1] ; clock_divider:U_CLK_DIV|counter[1] ; clk_50MHz                        ; clk_50MHz   ; 1.000        ; 0.000      ; 0.657      ;
; 2.826  ; clock_divider:U_CLK_DIV|temp_clk   ; clock_divider:U_CLK_DIV|temp_clk   ; clock_divider:U_CLK_DIV|temp_clk ; clk_50MHz   ; 0.500        ; 2.697      ; 0.657      ;
; 3.326  ; clock_divider:U_CLK_DIV|temp_clk   ; clock_divider:U_CLK_DIV|temp_clk   ; clock_divider:U_CLK_DIV|temp_clk ; clk_50MHz   ; 1.000        ; 2.697      ; 0.657      ;
+--------+------------------------------------+------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'controller:U_CONTROLLER|present_state.st_RESET'                                                                                                                                                                      ;
+-------+--------------------------------------------------+------------------------------------+-----------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                            ; Launch Clock                                  ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+------------------------------------+-----------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.359 ; controller:U_CONTROLLER|present_state.st_CALC    ; controller:U_CONTROLLER|enab_flags ; controller:U_CONTROLLER|present_state.st_CALC ; controller:U_CONTROLLER|present_state.st_RESET ; 0.500        ; 1.325      ; 0.721      ;
; 0.859 ; controller:U_CONTROLLER|present_state.st_CALC    ; controller:U_CONTROLLER|enab_flags ; controller:U_CONTROLLER|present_state.st_CALC ; controller:U_CONTROLLER|present_state.st_RESET ; 1.000        ; 1.325      ; 0.721      ;
; 0.910 ; controller:U_CONTROLLER|present_state.st_RINTEXT ; controller:U_CONTROLLER|enab_max   ; clock_divider:U_CLK_DIV|temp_clk              ; controller:U_CONTROLLER|present_state.st_RESET ; 1.000        ; 2.289      ; 1.267      ;
; 0.933 ; controller:U_CONTROLLER|present_state.st_RINTEXT ; controller:U_CONTROLLER|enab_ext   ; clock_divider:U_CLK_DIV|temp_clk              ; controller:U_CONTROLLER|present_state.st_RESET ; 1.000        ; 2.108      ; 1.219      ;
+-------+--------------------------------------------------+------------------------------------+-----------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_50MHz'                                                                                                                                               ;
+--------+------------------------------------+------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -2.556 ; clock_divider:U_CLK_DIV|temp_clk   ; clock_divider:U_CLK_DIV|temp_clk   ; clock_divider:U_CLK_DIV|temp_clk ; clk_50MHz   ; 0.000        ; 2.697      ; 0.657      ;
; -2.056 ; clock_divider:U_CLK_DIV|temp_clk   ; clock_divider:U_CLK_DIV|temp_clk   ; clock_divider:U_CLK_DIV|temp_clk ; clk_50MHz   ; -0.500       ; 2.697      ; 0.657      ;
; 0.391  ; clock_divider:U_CLK_DIV|counter[1] ; clock_divider:U_CLK_DIV|counter[1] ; clk_50MHz                        ; clk_50MHz   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_divider:U_CLK_DIV|counter[2] ; clock_divider:U_CLK_DIV|counter[2] ; clk_50MHz                        ; clk_50MHz   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_divider:U_CLK_DIV|counter[0] ; clock_divider:U_CLK_DIV|counter[0] ; clk_50MHz                        ; clk_50MHz   ; 0.000        ; 0.000      ; 0.657      ;
; 0.539  ; clock_divider:U_CLK_DIV|counter[0] ; clock_divider:U_CLK_DIV|temp_clk   ; clk_50MHz                        ; clk_50MHz   ; 0.000        ; 0.000      ; 0.805      ;
; 0.539  ; clock_divider:U_CLK_DIV|counter[0] ; clock_divider:U_CLK_DIV|counter[1] ; clk_50MHz                        ; clk_50MHz   ; 0.000        ; 0.000      ; 0.805      ;
; 0.539  ; clock_divider:U_CLK_DIV|counter[0] ; clock_divider:U_CLK_DIV|counter[2] ; clk_50MHz                        ; clk_50MHz   ; 0.000        ; 0.000      ; 0.805      ;
; 0.704  ; clock_divider:U_CLK_DIV|counter[1] ; clock_divider:U_CLK_DIV|counter[0] ; clk_50MHz                        ; clk_50MHz   ; 0.000        ; 0.000      ; 0.970      ;
; 0.778  ; clock_divider:U_CLK_DIV|counter[2] ; clock_divider:U_CLK_DIV|counter[0] ; clk_50MHz                        ; clk_50MHz   ; 0.000        ; 0.000      ; 1.044      ;
; 0.809  ; clock_divider:U_CLK_DIV|counter[2] ; clock_divider:U_CLK_DIV|temp_clk   ; clk_50MHz                        ; clk_50MHz   ; 0.000        ; 0.000      ; 1.075      ;
; 0.839  ; clock_divider:U_CLK_DIV|counter[1] ; clock_divider:U_CLK_DIV|counter[2] ; clk_50MHz                        ; clk_50MHz   ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; clock_divider:U_CLK_DIV|counter[1] ; clock_divider:U_CLK_DIV|temp_clk   ; clk_50MHz                        ; clk_50MHz   ; 0.000        ; 0.000      ; 1.105      ;
+--------+------------------------------------+------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock_divider:U_CLK_DIV|temp_clk'                                                                                                                                                                                         ;
+--------+--------------------------------------------------+----------------------------------------------------+------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                            ; Launch Clock                                   ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+----------------------------------------------------+------------------------------------------------+----------------------------------+--------------+------------+------------+
; -1.802 ; controller:U_CONTROLLER|present_state.st_CALC    ; controller:U_CONTROLLER|present_state.st_RESET     ; controller:U_CONTROLLER|present_state.st_CALC  ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 2.340      ; 1.054      ;
; -1.313 ; controller:U_CONTROLLER|present_state.st_CALC    ; controller:U_CONTROLLER|present_state.st_HEATING   ; controller:U_CONTROLLER|present_state.st_CALC  ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 2.340      ; 1.543      ;
; -1.313 ; controller:U_CONTROLLER|present_state.st_CALC    ; controller:U_CONTROLLER|present_state.st_STABLE    ; controller:U_CONTROLLER|present_state.st_CALC  ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 2.340      ; 1.543      ;
; -1.302 ; controller:U_CONTROLLER|present_state.st_CALC    ; controller:U_CONTROLLER|present_state.st_RESET     ; controller:U_CONTROLLER|present_state.st_CALC  ; clock_divider:U_CLK_DIV|temp_clk ; -0.500       ; 2.340      ; 1.054      ;
; -1.029 ; controller:U_CONTROLLER|present_state.st_CALC    ; controller:U_CONTROLLER|present_state.st_COOLING   ; controller:U_CONTROLLER|present_state.st_CALC  ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 2.340      ; 1.827      ;
; -0.813 ; controller:U_CONTROLLER|present_state.st_CALC    ; controller:U_CONTROLLER|present_state.st_HEATING   ; controller:U_CONTROLLER|present_state.st_CALC  ; clock_divider:U_CLK_DIV|temp_clk ; -0.500       ; 2.340      ; 1.543      ;
; -0.813 ; controller:U_CONTROLLER|present_state.st_CALC    ; controller:U_CONTROLLER|present_state.st_STABLE    ; controller:U_CONTROLLER|present_state.st_CALC  ; clock_divider:U_CLK_DIV|temp_clk ; -0.500       ; 2.340      ; 1.543      ;
; -0.617 ; controller:U_CONTROLLER|present_state.st_RINTEXT ; controller:U_CONTROLLER|present_state.st_CALC      ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 1.326      ; 0.975      ;
; -0.529 ; controller:U_CONTROLLER|present_state.st_CALC    ; controller:U_CONTROLLER|present_state.st_COOLING   ; controller:U_CONTROLLER|present_state.st_CALC  ; clock_divider:U_CLK_DIV|temp_clk ; -0.500       ; 2.340      ; 1.827      ;
; -0.478 ; controller:U_CONTROLLER|present_state.st_RINTEXT ; controller:U_CONTROLLER|present_state.st_RESET     ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 1.326      ; 1.114      ;
; -0.068 ; controller:U_CONTROLLER|enab_flags               ; controller:U_CONTROLLER|present_state.st_STABLE    ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 1.015      ; 1.213      ;
; -0.066 ; controller:U_CONTROLLER|enab_flags               ; controller:U_CONTROLLER|present_state.st_COOLING   ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 1.015      ; 1.215      ;
; -0.064 ; controller:U_CONTROLLER|enab_flags               ; controller:U_CONTROLLER|present_state.st_HEATING   ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 1.015      ; 1.217      ;
; 0.229  ; controller:U_CONTROLLER|present_state.st_RESET   ; controller:U_CONTROLLER|present_state.st_RINTEXT   ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 1.014      ; 1.759      ;
; 0.386  ; controller:U_CONTROLLER|enab_flags               ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[4] ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.998      ; 1.650      ;
; 0.386  ; controller:U_CONTROLLER|enab_flags               ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[3] ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.998      ; 1.650      ;
; 0.386  ; controller:U_CONTROLLER|enab_flags               ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[2] ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.998      ; 1.650      ;
; 0.386  ; controller:U_CONTROLLER|enab_flags               ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[0] ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.998      ; 1.650      ;
; 0.386  ; controller:U_CONTROLLER|enab_flags               ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[1] ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.998      ; 1.650      ;
; 0.386  ; controller:U_CONTROLLER|enab_flags               ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[5] ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.998      ; 1.650      ;
; 0.386  ; controller:U_CONTROLLER|enab_flags               ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[6] ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.998      ; 1.650      ;
; 0.392  ; controller:U_CONTROLLER|enab_flags               ; controller:U_CONTROLLER|present_state.st_STABLE    ; controller:U_CONTROLLER|present_state.st_CALC  ; clock_divider:U_CLK_DIV|temp_clk ; -0.500       ; 1.055      ; 1.213      ;
; 0.394  ; controller:U_CONTROLLER|enab_flags               ; controller:U_CONTROLLER|present_state.st_COOLING   ; controller:U_CONTROLLER|present_state.st_CALC  ; clock_divider:U_CLK_DIV|temp_clk ; -0.500       ; 1.055      ; 1.215      ;
; 0.396  ; controller:U_CONTROLLER|enab_flags               ; controller:U_CONTROLLER|present_state.st_HEATING   ; controller:U_CONTROLLER|present_state.st_CALC  ; clock_divider:U_CLK_DIV|temp_clk ; -0.500       ; 1.055      ; 1.217      ;
; 0.729  ; controller:U_CONTROLLER|present_state.st_RESET   ; controller:U_CONTROLLER|present_state.st_RINTEXT   ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; -0.500       ; 1.014      ; 1.759      ;
; 0.846  ; controller:U_CONTROLLER|enab_flags               ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[4] ; controller:U_CONTROLLER|present_state.st_CALC  ; clock_divider:U_CLK_DIV|temp_clk ; -0.500       ; 1.038      ; 1.650      ;
; 0.846  ; controller:U_CONTROLLER|enab_flags               ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[3] ; controller:U_CONTROLLER|present_state.st_CALC  ; clock_divider:U_CLK_DIV|temp_clk ; -0.500       ; 1.038      ; 1.650      ;
; 0.846  ; controller:U_CONTROLLER|enab_flags               ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[2] ; controller:U_CONTROLLER|present_state.st_CALC  ; clock_divider:U_CLK_DIV|temp_clk ; -0.500       ; 1.038      ; 1.650      ;
; 0.846  ; controller:U_CONTROLLER|enab_flags               ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[0] ; controller:U_CONTROLLER|present_state.st_CALC  ; clock_divider:U_CLK_DIV|temp_clk ; -0.500       ; 1.038      ; 1.650      ;
; 0.846  ; controller:U_CONTROLLER|enab_flags               ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[1] ; controller:U_CONTROLLER|present_state.st_CALC  ; clock_divider:U_CLK_DIV|temp_clk ; -0.500       ; 1.038      ; 1.650      ;
; 0.846  ; controller:U_CONTROLLER|enab_flags               ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[5] ; controller:U_CONTROLLER|present_state.st_CALC  ; clock_divider:U_CLK_DIV|temp_clk ; -0.500       ; 1.038      ; 1.650      ;
; 0.846  ; controller:U_CONTROLLER|enab_flags               ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[6] ; controller:U_CONTROLLER|present_state.st_CALC  ; clock_divider:U_CLK_DIV|temp_clk ; -0.500       ; 1.038      ; 1.650      ;
; 1.268  ; controller:U_CONTROLLER|enab_flags               ; controller:U_CONTROLLER|present_state.st_RINTEXT   ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.311     ; 1.223      ;
; 1.420  ; controller:U_CONTROLLER|present_state.st_HEATING ; controller:U_CONTROLLER|present_state.st_HEATING   ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.000      ; 1.686      ;
; 1.420  ; controller:U_CONTROLLER|present_state.st_STABLE  ; controller:U_CONTROLLER|present_state.st_STABLE    ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.000      ; 1.686      ;
; 1.433  ; controller:U_CONTROLLER|enab_ext                 ; datapath:U_DATAPATH|registrador:R_EXT|reg[0]       ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.797     ; 0.902      ;
; 1.433  ; controller:U_CONTROLLER|enab_ext                 ; datapath:U_DATAPATH|registrador:R_EXT|reg[1]       ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.797     ; 0.902      ;
; 1.433  ; controller:U_CONTROLLER|enab_ext                 ; datapath:U_DATAPATH|registrador:R_EXT|reg[2]       ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.797     ; 0.902      ;
; 1.433  ; controller:U_CONTROLLER|enab_ext                 ; datapath:U_DATAPATH|registrador:R_EXT|reg[3]       ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.797     ; 0.902      ;
; 1.433  ; controller:U_CONTROLLER|enab_ext                 ; datapath:U_DATAPATH|registrador:R_EXT|reg[4]       ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.797     ; 0.902      ;
; 1.433  ; controller:U_CONTROLLER|enab_ext                 ; datapath:U_DATAPATH|registrador:R_EXT|reg[5]       ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.797     ; 0.902      ;
; 1.433  ; controller:U_CONTROLLER|enab_ext                 ; datapath:U_DATAPATH|registrador:R_EXT|reg[6]       ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.797     ; 0.902      ;
; 1.611  ; controller:U_CONTROLLER|enab_max                 ; datapath:U_DATAPATH|registrador:R_MAX|reg[0]       ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.979     ; 0.898      ;
; 1.611  ; controller:U_CONTROLLER|enab_max                 ; datapath:U_DATAPATH|registrador:R_MAX|reg[1]       ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.979     ; 0.898      ;
; 1.611  ; controller:U_CONTROLLER|enab_max                 ; datapath:U_DATAPATH|registrador:R_MAX|reg[2]       ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.979     ; 0.898      ;
; 1.611  ; controller:U_CONTROLLER|enab_max                 ; datapath:U_DATAPATH|registrador:R_MAX|reg[3]       ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.979     ; 0.898      ;
; 1.611  ; controller:U_CONTROLLER|enab_max                 ; datapath:U_DATAPATH|registrador:R_MAX|reg[4]       ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.979     ; 0.898      ;
; 1.611  ; controller:U_CONTROLLER|enab_max                 ; datapath:U_DATAPATH|registrador:R_MAX|reg[5]       ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.979     ; 0.898      ;
; 1.611  ; controller:U_CONTROLLER|enab_max                 ; datapath:U_DATAPATH|registrador:R_MAX|reg[6]       ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.979     ; 0.898      ;
; 1.611  ; controller:U_CONTROLLER|enab_max                 ; datapath:U_DATAPATH|registrador:R_MIN|reg[0]       ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.979     ; 0.898      ;
; 1.611  ; controller:U_CONTROLLER|enab_max                 ; datapath:U_DATAPATH|registrador:R_MIN|reg[1]       ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.979     ; 0.898      ;
; 1.611  ; controller:U_CONTROLLER|enab_max                 ; datapath:U_DATAPATH|registrador:R_MIN|reg[2]       ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.979     ; 0.898      ;
; 1.611  ; controller:U_CONTROLLER|enab_max                 ; datapath:U_DATAPATH|registrador:R_MIN|reg[3]       ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.979     ; 0.898      ;
; 1.611  ; controller:U_CONTROLLER|enab_max                 ; datapath:U_DATAPATH|registrador:R_MIN|reg[4]       ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.979     ; 0.898      ;
; 1.611  ; controller:U_CONTROLLER|enab_max                 ; datapath:U_DATAPATH|registrador:R_MIN|reg[5]       ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.979     ; 0.898      ;
; 1.611  ; controller:U_CONTROLLER|enab_max                 ; datapath:U_DATAPATH|registrador:R_MIN|reg[6]       ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.979     ; 0.898      ;
; 1.625  ; controller:U_CONTROLLER|enab_ext                 ; datapath:U_DATAPATH|registrador:R_INT|reg[1]       ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.798     ; 1.093      ;
; 1.625  ; controller:U_CONTROLLER|enab_ext                 ; datapath:U_DATAPATH|registrador:R_INT|reg[6]       ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.798     ; 1.093      ;
; 1.705  ; datapath:U_DATAPATH|registrador:R_INT|reg[6]     ; controller:U_CONTROLLER|present_state.st_STABLE    ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.016      ; 1.987      ;
; 1.706  ; datapath:U_DATAPATH|registrador:R_INT|reg[6]     ; controller:U_CONTROLLER|present_state.st_COOLING   ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.016      ; 1.988      ;
; 1.728  ; controller:U_CONTROLLER|enab_flags               ; controller:U_CONTROLLER|present_state.st_RINTEXT   ; controller:U_CONTROLLER|present_state.st_CALC  ; clock_divider:U_CLK_DIV|temp_clk ; -0.500       ; -0.271     ; 1.223      ;
; 1.836  ; controller:U_CONTROLLER|enab_ext                 ; datapath:U_DATAPATH|registrador:R_INT|reg[0]       ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.798     ; 1.304      ;
; 1.836  ; controller:U_CONTROLLER|enab_ext                 ; datapath:U_DATAPATH|registrador:R_INT|reg[2]       ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.798     ; 1.304      ;
; 1.836  ; controller:U_CONTROLLER|enab_ext                 ; datapath:U_DATAPATH|registrador:R_INT|reg[3]       ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.798     ; 1.304      ;
; 1.836  ; controller:U_CONTROLLER|enab_ext                 ; datapath:U_DATAPATH|registrador:R_INT|reg[4]       ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.798     ; 1.304      ;
; 1.836  ; controller:U_CONTROLLER|enab_ext                 ; datapath:U_DATAPATH|registrador:R_INT|reg[5]       ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.798     ; 1.304      ;
; 1.844  ; controller:U_CONTROLLER|present_state.st_COOLING ; controller:U_CONTROLLER|present_state.st_COOLING   ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.000      ; 2.110      ;
; 1.945  ; datapath:U_DATAPATH|registrador:R_MAX|reg[6]     ; controller:U_CONTROLLER|present_state.st_STABLE    ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.016      ; 2.227      ;
; 1.946  ; datapath:U_DATAPATH|registrador:R_MAX|reg[6]     ; controller:U_CONTROLLER|present_state.st_COOLING   ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.016      ; 2.228      ;
; 1.975  ; datapath:U_DATAPATH|registrador:R_MIN|reg[6]     ; controller:U_CONTROLLER|present_state.st_HEATING   ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.016      ; 2.257      ;
; 1.976  ; datapath:U_DATAPATH|registrador:R_MIN|reg[6]     ; controller:U_CONTROLLER|present_state.st_STABLE    ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.016      ; 2.258      ;
; 2.250  ; datapath:U_DATAPATH|registrador:R_INT|reg[6]     ; controller:U_CONTROLLER|present_state.st_HEATING   ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.016      ; 2.532      ;
; 2.258  ; datapath:U_DATAPATH|registrador:R_INT|reg[5]     ; controller:U_CONTROLLER|present_state.st_HEATING   ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.016      ; 2.540      ;
; 2.259  ; datapath:U_DATAPATH|registrador:R_INT|reg[5]     ; controller:U_CONTROLLER|present_state.st_STABLE    ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.016      ; 2.541      ;
; 2.360  ; datapath:U_DATAPATH|registrador:R_MAX|reg[5]     ; controller:U_CONTROLLER|present_state.st_STABLE    ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.016      ; 2.642      ;
; 2.361  ; datapath:U_DATAPATH|registrador:R_MAX|reg[5]     ; controller:U_CONTROLLER|present_state.st_COOLING   ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.016      ; 2.643      ;
; 2.392  ; datapath:U_DATAPATH|registrador:R_MIN|reg[5]     ; controller:U_CONTROLLER|present_state.st_HEATING   ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.016      ; 2.674      ;
; 2.392  ; datapath:U_DATAPATH|registrador:R_INT|reg[3]     ; controller:U_CONTROLLER|present_state.st_HEATING   ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.016      ; 2.674      ;
; 2.393  ; datapath:U_DATAPATH|registrador:R_MIN|reg[5]     ; controller:U_CONTROLLER|present_state.st_STABLE    ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.016      ; 2.675      ;
; 2.393  ; datapath:U_DATAPATH|registrador:R_INT|reg[3]     ; controller:U_CONTROLLER|present_state.st_STABLE    ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.016      ; 2.675      ;
; 2.419  ; datapath:U_DATAPATH|registrador:R_INT|reg[4]     ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[2] ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.001     ; 2.684      ;
; 2.424  ; datapath:U_DATAPATH|registrador:R_INT|reg[2]     ; controller:U_CONTROLLER|present_state.st_HEATING   ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.016      ; 2.706      ;
; 2.425  ; datapath:U_DATAPATH|registrador:R_INT|reg[2]     ; controller:U_CONTROLLER|present_state.st_STABLE    ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.016      ; 2.707      ;
; 2.459  ; datapath:U_DATAPATH|registrador:R_MAX|reg[4]     ; controller:U_CONTROLLER|present_state.st_STABLE    ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.016      ; 2.741      ;
; 2.460  ; datapath:U_DATAPATH|registrador:R_MAX|reg[4]     ; controller:U_CONTROLLER|present_state.st_COOLING   ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.016      ; 2.742      ;
; 2.463  ; datapath:U_DATAPATH|registrador:R_INT|reg[5]     ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[3] ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.001     ; 2.728      ;
; 2.464  ; datapath:U_DATAPATH|registrador:R_MIN|reg[4]     ; controller:U_CONTROLLER|present_state.st_HEATING   ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.016      ; 2.746      ;
; 2.465  ; datapath:U_DATAPATH|registrador:R_MIN|reg[4]     ; controller:U_CONTROLLER|present_state.st_STABLE    ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.016      ; 2.747      ;
; 2.499  ; datapath:U_DATAPATH|registrador:R_MAX|reg[3]     ; controller:U_CONTROLLER|present_state.st_STABLE    ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.016      ; 2.781      ;
; 2.500  ; datapath:U_DATAPATH|registrador:R_MAX|reg[3]     ; controller:U_CONTROLLER|present_state.st_COOLING   ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.016      ; 2.782      ;
; 2.501  ; datapath:U_DATAPATH|registrador:R_INT|reg[4]     ; controller:U_CONTROLLER|present_state.st_HEATING   ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.016      ; 2.783      ;
; 2.502  ; datapath:U_DATAPATH|registrador:R_INT|reg[4]     ; controller:U_CONTROLLER|present_state.st_STABLE    ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.016      ; 2.784      ;
; 2.534  ; datapath:U_DATAPATH|registrador:R_INT|reg[5]     ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[6] ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.001     ; 2.799      ;
; 2.536  ; datapath:U_DATAPATH|registrador:R_MIN|reg[3]     ; controller:U_CONTROLLER|present_state.st_HEATING   ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.016      ; 2.818      ;
; 2.537  ; datapath:U_DATAPATH|registrador:R_MIN|reg[3]     ; controller:U_CONTROLLER|present_state.st_STABLE    ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.016      ; 2.819      ;
; 2.554  ; datapath:U_DATAPATH|registrador:R_MIN|reg[6]     ; controller:U_CONTROLLER|present_state.st_COOLING   ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.016      ; 2.836      ;
; 2.557  ; datapath:U_DATAPATH|registrador:R_INT|reg[4]     ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[6] ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.001     ; 2.822      ;
; 2.560  ; datapath:U_DATAPATH|registrador:R_INT|reg[0]     ; controller:U_CONTROLLER|present_state.st_HEATING   ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.016      ; 2.842      ;
; 2.561  ; datapath:U_DATAPATH|registrador:R_INT|reg[0]     ; controller:U_CONTROLLER|present_state.st_STABLE    ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.016      ; 2.843      ;
; 2.579  ; datapath:U_DATAPATH|registrador:R_EXT|reg[6]     ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[4] ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.002     ; 2.843      ;
+--------+--------------------------------------------------+----------------------------------------------------+------------------------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'controller:U_CONTROLLER|present_state.st_RESET'                                                                                                                                                                        ;
+--------+--------------------------------------------------+------------------------------------+-----------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                            ; Launch Clock                                  ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+------------------------------------+-----------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -1.022 ; controller:U_CONTROLLER|present_state.st_RINTEXT ; controller:U_CONTROLLER|enab_max   ; clock_divider:U_CLK_DIV|temp_clk              ; controller:U_CONTROLLER|present_state.st_RESET ; 0.000        ; 2.289      ; 1.267      ;
; -0.889 ; controller:U_CONTROLLER|present_state.st_RINTEXT ; controller:U_CONTROLLER|enab_ext   ; clock_divider:U_CLK_DIV|temp_clk              ; controller:U_CONTROLLER|present_state.st_RESET ; 0.000        ; 2.108      ; 1.219      ;
; -0.854 ; controller:U_CONTROLLER|present_state.st_CALC    ; controller:U_CONTROLLER|enab_flags ; controller:U_CONTROLLER|present_state.st_CALC ; controller:U_CONTROLLER|present_state.st_RESET ; 0.000        ; 1.325      ; 0.721      ;
; -0.354 ; controller:U_CONTROLLER|present_state.st_CALC    ; controller:U_CONTROLLER|enab_flags ; controller:U_CONTROLLER|present_state.st_CALC ; controller:U_CONTROLLER|present_state.st_RESET ; -0.500       ; 1.325      ; 0.721      ;
+--------+--------------------------------------------------+------------------------------------+-----------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'controller:U_CONTROLLER|present_state.st_CALC'                                                                                                                                                                        ;
+--------+--------------------------------------------------+------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                            ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; -0.814 ; controller:U_CONTROLLER|present_state.st_CALC    ; controller:U_CONTROLLER|enab_flags ; controller:U_CONTROLLER|present_state.st_CALC ; controller:U_CONTROLLER|present_state.st_CALC ; 0.000        ; 1.285      ; 0.721      ;
; -0.314 ; controller:U_CONTROLLER|present_state.st_CALC    ; controller:U_CONTROLLER|enab_flags ; controller:U_CONTROLLER|present_state.st_CALC ; controller:U_CONTROLLER|present_state.st_CALC ; -0.500       ; 1.285      ; 0.721      ;
; 0.113  ; controller:U_CONTROLLER|present_state.st_STABLE  ; controller:U_CONTROLLER|stable_out ; clock_divider:U_CLK_DIV|temp_clk              ; controller:U_CONTROLLER|present_state.st_CALC ; 0.000        ; 0.603      ; 0.716      ;
; 0.119  ; controller:U_CONTROLLER|present_state.st_HEATING ; controller:U_CONTROLLER|heat_out   ; clock_divider:U_CLK_DIV|temp_clk              ; controller:U_CONTROLLER|present_state.st_CALC ; 0.000        ; 0.600      ; 0.719      ;
; 0.123  ; controller:U_CONTROLLER|present_state.st_COOLING ; controller:U_CONTROLLER|cool_out   ; clock_divider:U_CLK_DIV|temp_clk              ; controller:U_CONTROLLER|present_state.st_CALC ; 0.000        ; 0.602      ; 0.725      ;
+--------+--------------------------------------------------+------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_50MHz'                                                                             ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk_50MHz ; Rise       ; clk_50MHz                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_50MHz ; Rise       ; clock_divider:U_CLK_DIV|counter[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; clock_divider:U_CLK_DIV|counter[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_50MHz ; Rise       ; clock_divider:U_CLK_DIV|counter[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; clock_divider:U_CLK_DIV|counter[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_50MHz ; Rise       ; clock_divider:U_CLK_DIV|counter[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; clock_divider:U_CLK_DIV|counter[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_50MHz ; Rise       ; clock_divider:U_CLK_DIV|temp_clk   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; clock_divider:U_CLK_DIV|temp_clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; U_CLK_DIV|counter[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; U_CLK_DIV|counter[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; U_CLK_DIV|counter[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; U_CLK_DIV|counter[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; U_CLK_DIV|counter[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; U_CLK_DIV|counter[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; U_CLK_DIV|temp_clk|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; U_CLK_DIV|temp_clk|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; clk_50MHz|combout                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; clk_50MHz|combout                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; clk_50MHz~clkctrl|inclk[0]         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; clk_50MHz~clkctrl|inclk[0]         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; clk_50MHz~clkctrl|outclk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; clk_50MHz~clkctrl|outclk           ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock_divider:U_CLK_DIV|temp_clk'                                                                                             ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; controller:U_CONTROLLER|present_state.st_CALC      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; controller:U_CONTROLLER|present_state.st_CALC      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; controller:U_CONTROLLER|present_state.st_COOLING   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; controller:U_CONTROLLER|present_state.st_COOLING   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; controller:U_CONTROLLER|present_state.st_HEATING   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; controller:U_CONTROLLER|present_state.st_HEATING   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; controller:U_CONTROLLER|present_state.st_RESET     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; controller:U_CONTROLLER|present_state.st_RESET     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; controller:U_CONTROLLER|present_state.st_RINTEXT   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; controller:U_CONTROLLER|present_state.st_RINTEXT   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; controller:U_CONTROLLER|present_state.st_STABLE    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; controller:U_CONTROLLER|present_state.st_STABLE    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_EXT|reg[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_EXT|reg[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_EXT|reg[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_EXT|reg[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_EXT|reg[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_EXT|reg[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_EXT|reg[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_EXT|reg[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_EXT|reg[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_EXT|reg[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_EXT|reg[5]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_EXT|reg[5]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_EXT|reg[6]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_EXT|reg[6]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_INT|reg[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_INT|reg[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_INT|reg[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_INT|reg[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_INT|reg[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_INT|reg[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_INT|reg[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_INT|reg[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_INT|reg[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_INT|reg[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_INT|reg[5]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_INT|reg[5]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_INT|reg[6]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_INT|reg[6]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_MAX|reg[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_MAX|reg[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_MAX|reg[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_MAX|reg[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_MAX|reg[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_MAX|reg[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_MAX|reg[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_MAX|reg[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_MAX|reg[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_MAX|reg[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_MAX|reg[5]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_MAX|reg[5]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_MAX|reg[6]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_MAX|reg[6]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_MIN|reg[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_MIN|reg[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_MIN|reg[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_MIN|reg[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_MIN|reg[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_MIN|reg[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_MIN|reg[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_MIN|reg[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_MIN|reg[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_MIN|reg[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_MIN|reg[5]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_MIN|reg[5]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_MIN|reg[6]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_MIN|reg[6]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[6] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; U_CLK_DIV|temp_clk|regout                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; U_CLK_DIV|temp_clk|regout                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; U_CLK_DIV|temp_clk~clkctrl|inclk[0]                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; U_CLK_DIV|temp_clk~clkctrl|inclk[0]                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; U_CLK_DIV|temp_clk~clkctrl|outclk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; U_CLK_DIV|temp_clk~clkctrl|outclk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; U_CONTROLLER|present_state.st_CALC|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; U_CONTROLLER|present_state.st_CALC|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; U_CONTROLLER|present_state.st_COOLING|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; U_CONTROLLER|present_state.st_COOLING|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; U_CONTROLLER|present_state.st_HEATING|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; U_CONTROLLER|present_state.st_HEATING|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; U_CONTROLLER|present_state.st_RESET|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; U_CONTROLLER|present_state.st_RESET|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; U_CONTROLLER|present_state.st_RINTEXT|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; U_CONTROLLER|present_state.st_RINTEXT|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; U_CONTROLLER|present_state.st_STABLE|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; U_CONTROLLER|present_state.st_STABLE|clk           ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'controller:U_CONTROLLER|present_state.st_CALC'                                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                    ;
+-------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controller:U_CONTROLLER|present_state.st_CALC ; Rise       ; U_CONTROLLER|WideOr6~0|combout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:U_CONTROLLER|present_state.st_CALC ; Rise       ; U_CONTROLLER|WideOr6~0|combout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controller:U_CONTROLLER|present_state.st_CALC ; Rise       ; U_CONTROLLER|WideOr6~0|datab              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:U_CONTROLLER|present_state.st_CALC ; Rise       ; U_CONTROLLER|WideOr6~0|datab              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controller:U_CONTROLLER|present_state.st_CALC ; Fall       ; U_CONTROLLER|WideOr8~0clkctrl|inclk[0]    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:U_CONTROLLER|present_state.st_CALC ; Fall       ; U_CONTROLLER|WideOr8~0clkctrl|inclk[0]    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controller:U_CONTROLLER|present_state.st_CALC ; Fall       ; U_CONTROLLER|WideOr8~0clkctrl|outclk      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:U_CONTROLLER|present_state.st_CALC ; Fall       ; U_CONTROLLER|WideOr8~0clkctrl|outclk      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controller:U_CONTROLLER|present_state.st_CALC ; Fall       ; U_CONTROLLER|WideOr8~0|combout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:U_CONTROLLER|present_state.st_CALC ; Fall       ; U_CONTROLLER|WideOr8~0|combout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controller:U_CONTROLLER|present_state.st_CALC ; Rise       ; U_CONTROLLER|WideOr8~0|datac              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:U_CONTROLLER|present_state.st_CALC ; Rise       ; U_CONTROLLER|WideOr8~0|datac              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controller:U_CONTROLLER|present_state.st_CALC ; Fall       ; U_CONTROLLER|cool_out|datac               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:U_CONTROLLER|present_state.st_CALC ; Fall       ; U_CONTROLLER|cool_out|datac               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controller:U_CONTROLLER|present_state.st_CALC ; Rise       ; U_CONTROLLER|enab_flags|datac             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:U_CONTROLLER|present_state.st_CALC ; Rise       ; U_CONTROLLER|enab_flags|datac             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controller:U_CONTROLLER|present_state.st_CALC ; Fall       ; U_CONTROLLER|heat_out|datac               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:U_CONTROLLER|present_state.st_CALC ; Fall       ; U_CONTROLLER|heat_out|datac               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controller:U_CONTROLLER|present_state.st_CALC ; Rise       ; U_CONTROLLER|present_state.st_CALC|regout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:U_CONTROLLER|present_state.st_CALC ; Rise       ; U_CONTROLLER|present_state.st_CALC|regout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controller:U_CONTROLLER|present_state.st_CALC ; Fall       ; U_CONTROLLER|stable_out|datac             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:U_CONTROLLER|present_state.st_CALC ; Fall       ; U_CONTROLLER|stable_out|datac             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controller:U_CONTROLLER|present_state.st_CALC ; Rise       ; controller:U_CONTROLLER|cool_out          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:U_CONTROLLER|present_state.st_CALC ; Rise       ; controller:U_CONTROLLER|cool_out          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controller:U_CONTROLLER|present_state.st_CALC ; Fall       ; controller:U_CONTROLLER|enab_flags        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:U_CONTROLLER|present_state.st_CALC ; Fall       ; controller:U_CONTROLLER|enab_flags        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controller:U_CONTROLLER|present_state.st_CALC ; Rise       ; controller:U_CONTROLLER|heat_out          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:U_CONTROLLER|present_state.st_CALC ; Rise       ; controller:U_CONTROLLER|heat_out          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controller:U_CONTROLLER|present_state.st_CALC ; Rise       ; controller:U_CONTROLLER|stable_out        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:U_CONTROLLER|present_state.st_CALC ; Rise       ; controller:U_CONTROLLER|stable_out        ;
+-------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'controller:U_CONTROLLER|present_state.st_RESET'                                                                                    ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                     ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controller:U_CONTROLLER|present_state.st_RESET ; Rise       ; U_CONTROLLER|WideOr5~0clkctrl|inclk[0]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:U_CONTROLLER|present_state.st_RESET ; Rise       ; U_CONTROLLER|WideOr5~0clkctrl|inclk[0]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controller:U_CONTROLLER|present_state.st_RESET ; Rise       ; U_CONTROLLER|WideOr5~0clkctrl|outclk       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:U_CONTROLLER|present_state.st_RESET ; Rise       ; U_CONTROLLER|WideOr5~0clkctrl|outclk       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controller:U_CONTROLLER|present_state.st_RESET ; Rise       ; U_CONTROLLER|WideOr5~0|combout             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:U_CONTROLLER|present_state.st_RESET ; Rise       ; U_CONTROLLER|WideOr5~0|combout             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controller:U_CONTROLLER|present_state.st_RESET ; Rise       ; U_CONTROLLER|WideOr5~0|dataa               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:U_CONTROLLER|present_state.st_RESET ; Rise       ; U_CONTROLLER|WideOr5~0|dataa               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controller:U_CONTROLLER|present_state.st_RESET ; Fall       ; U_CONTROLLER|WideOr6~0|combout             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:U_CONTROLLER|present_state.st_RESET ; Fall       ; U_CONTROLLER|WideOr6~0|combout             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controller:U_CONTROLLER|present_state.st_RESET ; Rise       ; U_CONTROLLER|WideOr6~0|dataa               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:U_CONTROLLER|present_state.st_RESET ; Rise       ; U_CONTROLLER|WideOr6~0|dataa               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controller:U_CONTROLLER|present_state.st_RESET ; Rise       ; U_CONTROLLER|enab_ext|datac                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:U_CONTROLLER|present_state.st_RESET ; Rise       ; U_CONTROLLER|enab_ext|datac                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controller:U_CONTROLLER|present_state.st_RESET ; Fall       ; U_CONTROLLER|enab_flags|datac              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:U_CONTROLLER|present_state.st_RESET ; Fall       ; U_CONTROLLER|enab_flags|datac              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controller:U_CONTROLLER|present_state.st_RESET ; Rise       ; U_CONTROLLER|enab_max|dataa                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:U_CONTROLLER|present_state.st_RESET ; Rise       ; U_CONTROLLER|enab_max|dataa                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controller:U_CONTROLLER|present_state.st_RESET ; Rise       ; U_CONTROLLER|present_state.st_RESET|regout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:U_CONTROLLER|present_state.st_RESET ; Rise       ; U_CONTROLLER|present_state.st_RESET|regout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controller:U_CONTROLLER|present_state.st_RESET ; Rise       ; controller:U_CONTROLLER|enab_ext           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:U_CONTROLLER|present_state.st_RESET ; Rise       ; controller:U_CONTROLLER|enab_ext           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controller:U_CONTROLLER|present_state.st_RESET ; Rise       ; controller:U_CONTROLLER|enab_flags         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:U_CONTROLLER|present_state.st_RESET ; Rise       ; controller:U_CONTROLLER|enab_flags         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controller:U_CONTROLLER|present_state.st_RESET ; Rise       ; controller:U_CONTROLLER|enab_max           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:U_CONTROLLER|present_state.st_RESET ; Rise       ; controller:U_CONTROLLER|enab_max           ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+------------------+----------------------------------+-------+-------+------------+----------------------------------+
; Data Port        ; Clock Port                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+------------------+----------------------------------+-------+-------+------------+----------------------------------+
; control_sw       ; clock_divider:U_CLK_DIV|temp_clk ; 5.371 ; 5.371 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
; temp_ext_max[*]  ; clock_divider:U_CLK_DIV|temp_clk ; 4.771 ; 4.771 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_ext_max[0] ; clock_divider:U_CLK_DIV|temp_clk ; 4.771 ; 4.771 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_ext_max[1] ; clock_divider:U_CLK_DIV|temp_clk ; 4.551 ; 4.551 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_ext_max[2] ; clock_divider:U_CLK_DIV|temp_clk ; 4.237 ; 4.237 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_ext_max[3] ; clock_divider:U_CLK_DIV|temp_clk ; 4.321 ; 4.321 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_ext_max[4] ; clock_divider:U_CLK_DIV|temp_clk ; 3.997 ; 3.997 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_ext_max[5] ; clock_divider:U_CLK_DIV|temp_clk ; 4.265 ; 4.265 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_ext_max[6] ; clock_divider:U_CLK_DIV|temp_clk ; 0.173 ; 0.173 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
; temp_int_min[*]  ; clock_divider:U_CLK_DIV|temp_clk ; 4.265 ; 4.265 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_int_min[0] ; clock_divider:U_CLK_DIV|temp_clk ; 4.258 ; 4.258 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_int_min[1] ; clock_divider:U_CLK_DIV|temp_clk ; 4.234 ; 4.234 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_int_min[2] ; clock_divider:U_CLK_DIV|temp_clk ; 4.108 ; 4.108 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_int_min[3] ; clock_divider:U_CLK_DIV|temp_clk ; 3.989 ; 3.989 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_int_min[4] ; clock_divider:U_CLK_DIV|temp_clk ; 4.029 ; 4.029 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_int_min[5] ; clock_divider:U_CLK_DIV|temp_clk ; 4.246 ; 4.246 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_int_min[6] ; clock_divider:U_CLK_DIV|temp_clk ; 4.265 ; 4.265 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
+------------------+----------------------------------+-------+-------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+------------------+----------------------------------+--------+--------+------------+----------------------------------+
; Data Port        ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+------------------+----------------------------------+--------+--------+------------+----------------------------------+
; control_sw       ; clock_divider:U_CLK_DIV|temp_clk ; -3.541 ; -3.541 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
; temp_ext_max[*]  ; clock_divider:U_CLK_DIV|temp_clk ; 0.183  ; 0.183  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_ext_max[0] ; clock_divider:U_CLK_DIV|temp_clk ; -4.011 ; -4.011 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_ext_max[1] ; clock_divider:U_CLK_DIV|temp_clk ; -4.077 ; -4.077 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_ext_max[2] ; clock_divider:U_CLK_DIV|temp_clk ; -3.999 ; -3.999 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_ext_max[3] ; clock_divider:U_CLK_DIV|temp_clk ; -4.046 ; -4.046 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_ext_max[4] ; clock_divider:U_CLK_DIV|temp_clk ; -3.763 ; -3.763 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_ext_max[5] ; clock_divider:U_CLK_DIV|temp_clk ; -4.013 ; -4.013 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_ext_max[6] ; clock_divider:U_CLK_DIV|temp_clk ; 0.183  ; 0.183  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
; temp_int_min[*]  ; clock_divider:U_CLK_DIV|temp_clk ; -3.755 ; -3.755 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_int_min[0] ; clock_divider:U_CLK_DIV|temp_clk ; -3.788 ; -3.788 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_int_min[1] ; clock_divider:U_CLK_DIV|temp_clk ; -3.999 ; -3.999 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_int_min[2] ; clock_divider:U_CLK_DIV|temp_clk ; -3.876 ; -3.876 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_int_min[3] ; clock_divider:U_CLK_DIV|temp_clk ; -3.755 ; -3.755 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_int_min[4] ; clock_divider:U_CLK_DIV|temp_clk ; -3.771 ; -3.771 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_int_min[5] ; clock_divider:U_CLK_DIV|temp_clk ; -3.919 ; -3.919 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_int_min[6] ; clock_divider:U_CLK_DIV|temp_clk ; -4.034 ; -4.034 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
+------------------+----------------------------------+--------+--------+------------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                          ;
+---------------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; Data Port     ; Clock Port                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+---------------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; hex0[*]       ; clock_divider:U_CLK_DIV|temp_clk               ; 8.177  ; 8.177  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex0[0]      ; clock_divider:U_CLK_DIV|temp_clk               ; 7.948  ; 7.948  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex0[1]      ; clock_divider:U_CLK_DIV|temp_clk               ; 7.949  ; 7.949  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex0[2]      ; clock_divider:U_CLK_DIV|temp_clk               ; 7.960  ; 7.960  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex0[3]      ; clock_divider:U_CLK_DIV|temp_clk               ; 8.177  ; 8.177  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex0[4]      ; clock_divider:U_CLK_DIV|temp_clk               ; 7.955  ; 7.955  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex0[5]      ; clock_divider:U_CLK_DIV|temp_clk               ; 7.978  ; 7.978  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex0[6]      ; clock_divider:U_CLK_DIV|temp_clk               ; 7.973  ; 7.973  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
; hex1[*]       ; clock_divider:U_CLK_DIV|temp_clk               ; 8.443  ; 8.443  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex1[0]      ; clock_divider:U_CLK_DIV|temp_clk               ; 8.222  ; 8.222  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex1[1]      ; clock_divider:U_CLK_DIV|temp_clk               ; 8.225  ; 8.225  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex1[2]      ; clock_divider:U_CLK_DIV|temp_clk               ; 8.443  ; 8.443  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex1[3]      ; clock_divider:U_CLK_DIV|temp_clk               ; 8.157  ; 8.157  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex1[4]      ; clock_divider:U_CLK_DIV|temp_clk               ; 8.167  ; 8.167  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex1[5]      ; clock_divider:U_CLK_DIV|temp_clk               ; 8.176  ; 8.176  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex1[6]      ; clock_divider:U_CLK_DIV|temp_clk               ; 8.187  ; 8.187  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
; led_alert     ; clock_divider:U_CLK_DIV|temp_clk               ; 9.297  ; 9.297  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
; motor_pow_c   ; clock_divider:U_CLK_DIV|temp_clk               ; 11.774 ; 11.774 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
; motor_pow_h   ; clock_divider:U_CLK_DIV|temp_clk               ; 11.774 ; 11.774 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
; power_out[*]  ; clock_divider:U_CLK_DIV|temp_clk               ; 7.252  ; 7.252  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  power_out[0] ; clock_divider:U_CLK_DIV|temp_clk               ; 6.612  ; 6.612  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  power_out[1] ; clock_divider:U_CLK_DIV|temp_clk               ; 6.576  ; 6.576  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  power_out[2] ; clock_divider:U_CLK_DIV|temp_clk               ; 6.808  ; 6.808  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  power_out[3] ; clock_divider:U_CLK_DIV|temp_clk               ; 6.571  ; 6.571  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  power_out[4] ; clock_divider:U_CLK_DIV|temp_clk               ; 7.252  ; 7.252  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  power_out[5] ; clock_divider:U_CLK_DIV|temp_clk               ; 7.026  ; 7.026  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  power_out[6] ; clock_divider:U_CLK_DIV|temp_clk               ; 6.823  ; 6.823  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
; led_cool      ; controller:U_CONTROLLER|present_state.st_CALC  ; 6.334  ; 6.334  ; Rise       ; controller:U_CONTROLLER|present_state.st_CALC  ;
; led_heat      ; controller:U_CONTROLLER|present_state.st_CALC  ; 6.800  ; 6.800  ; Rise       ; controller:U_CONTROLLER|present_state.st_CALC  ;
; led_stable    ; controller:U_CONTROLLER|present_state.st_CALC  ; 6.577  ; 6.577  ; Rise       ; controller:U_CONTROLLER|present_state.st_CALC  ;
; led_alert     ; controller:U_CONTROLLER|present_state.st_CALC  ; 6.869  ; 6.869  ; Fall       ; controller:U_CONTROLLER|present_state.st_CALC  ;
; led_alert     ; controller:U_CONTROLLER|present_state.st_RESET ; 6.909  ; 6.909  ; Rise       ; controller:U_CONTROLLER|present_state.st_RESET ;
+---------------+------------------------------------------------+--------+--------+------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                ;
+---------------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; Data Port     ; Clock Port                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+---------------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; hex0[*]       ; clock_divider:U_CLK_DIV|temp_clk               ; 7.641 ; 7.641 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex0[0]      ; clock_divider:U_CLK_DIV|temp_clk               ; 7.641 ; 7.641 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex0[1]      ; clock_divider:U_CLK_DIV|temp_clk               ; 7.641 ; 7.641 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex0[2]      ; clock_divider:U_CLK_DIV|temp_clk               ; 7.663 ; 7.663 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex0[3]      ; clock_divider:U_CLK_DIV|temp_clk               ; 7.868 ; 7.868 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex0[4]      ; clock_divider:U_CLK_DIV|temp_clk               ; 7.662 ; 7.662 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex0[5]      ; clock_divider:U_CLK_DIV|temp_clk               ; 7.668 ; 7.668 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex0[6]      ; clock_divider:U_CLK_DIV|temp_clk               ; 7.672 ; 7.672 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
; hex1[*]       ; clock_divider:U_CLK_DIV|temp_clk               ; 7.910 ; 7.910 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex1[0]      ; clock_divider:U_CLK_DIV|temp_clk               ; 7.956 ; 7.956 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex1[1]      ; clock_divider:U_CLK_DIV|temp_clk               ; 7.959 ; 7.959 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex1[2]      ; clock_divider:U_CLK_DIV|temp_clk               ; 8.177 ; 8.177 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex1[3]      ; clock_divider:U_CLK_DIV|temp_clk               ; 7.916 ; 7.916 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex1[4]      ; clock_divider:U_CLK_DIV|temp_clk               ; 7.927 ; 7.927 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex1[5]      ; clock_divider:U_CLK_DIV|temp_clk               ; 7.910 ; 7.910 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex1[6]      ; clock_divider:U_CLK_DIV|temp_clk               ; 7.920 ; 7.920 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
; led_alert     ; clock_divider:U_CLK_DIV|temp_clk               ; 8.175 ; 8.175 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
; motor_pow_c   ; clock_divider:U_CLK_DIV|temp_clk               ; 8.871 ; 8.871 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
; motor_pow_h   ; clock_divider:U_CLK_DIV|temp_clk               ; 8.871 ; 8.871 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
; power_out[*]  ; clock_divider:U_CLK_DIV|temp_clk               ; 6.571 ; 6.571 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  power_out[0] ; clock_divider:U_CLK_DIV|temp_clk               ; 6.612 ; 6.612 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  power_out[1] ; clock_divider:U_CLK_DIV|temp_clk               ; 6.576 ; 6.576 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  power_out[2] ; clock_divider:U_CLK_DIV|temp_clk               ; 6.808 ; 6.808 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  power_out[3] ; clock_divider:U_CLK_DIV|temp_clk               ; 6.571 ; 6.571 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  power_out[4] ; clock_divider:U_CLK_DIV|temp_clk               ; 7.252 ; 7.252 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  power_out[5] ; clock_divider:U_CLK_DIV|temp_clk               ; 7.026 ; 7.026 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  power_out[6] ; clock_divider:U_CLK_DIV|temp_clk               ; 6.823 ; 6.823 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
; led_cool      ; controller:U_CONTROLLER|present_state.st_CALC  ; 6.334 ; 6.334 ; Rise       ; controller:U_CONTROLLER|present_state.st_CALC  ;
; led_heat      ; controller:U_CONTROLLER|present_state.st_CALC  ; 6.800 ; 6.800 ; Rise       ; controller:U_CONTROLLER|present_state.st_CALC  ;
; led_stable    ; controller:U_CONTROLLER|present_state.st_CALC  ; 6.577 ; 6.577 ; Rise       ; controller:U_CONTROLLER|present_state.st_CALC  ;
; led_alert     ; controller:U_CONTROLLER|present_state.st_CALC  ; 6.869 ; 6.869 ; Fall       ; controller:U_CONTROLLER|present_state.st_CALC  ;
; led_alert     ; controller:U_CONTROLLER|present_state.st_RESET ; 6.909 ; 6.909 ; Rise       ; controller:U_CONTROLLER|present_state.st_RESET ;
+---------------+------------------------------------------------+-------+-------+------------+------------------------------------------------+


+-------------------------------------------------------------------------+
; Fast Model Setup Summary                                                ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; clock_divider:U_CLK_DIV|temp_clk               ; -1.794 ; -15.148       ;
; controller:U_CONTROLLER|present_state.st_CALC  ; 0.433  ; 0.000         ;
; controller:U_CONTROLLER|present_state.st_RESET ; 0.450  ; 0.000         ;
; clk_50MHz                                      ; 0.508  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast Model Hold Summary                                                 ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; clk_50MHz                                      ; -1.596 ; -1.596        ;
; clock_divider:U_CLK_DIV|temp_clk               ; -1.193 ; -5.686        ;
; controller:U_CONTROLLER|present_state.st_RESET ; -0.583 ; -1.467        ;
; controller:U_CONTROLLER|present_state.st_CALC  ; -0.343 ; -0.343        ;
+------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                  ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; clk_50MHz                                      ; -1.380 ; -5.380        ;
; clock_divider:U_CLK_DIV|temp_clk               ; -0.500 ; -41.000       ;
; controller:U_CONTROLLER|present_state.st_CALC  ; 0.500  ; 0.000         ;
; controller:U_CONTROLLER|present_state.st_RESET ; 0.500  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock_divider:U_CLK_DIV|temp_clk'                                                                                                                                                                      ;
+--------+----------------------------------------------+----------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                            ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -1.794 ; datapath:U_DATAPATH|registrador:R_INT|reg[0] ; controller:U_CONTROLLER|present_state.st_RINTEXT   ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.858     ; 1.968      ;
; -1.725 ; datapath:U_DATAPATH|registrador:R_INT|reg[2] ; controller:U_CONTROLLER|present_state.st_RINTEXT   ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.858     ; 1.899      ;
; -1.685 ; datapath:U_DATAPATH|registrador:R_INT|reg[3] ; controller:U_CONTROLLER|present_state.st_RINTEXT   ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.858     ; 1.859      ;
; -1.680 ; datapath:U_DATAPATH|registrador:R_MAX|reg[1] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[4] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.711      ;
; -1.680 ; datapath:U_DATAPATH|registrador:R_MAX|reg[1] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[3] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.711      ;
; -1.680 ; datapath:U_DATAPATH|registrador:R_MAX|reg[1] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[2] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.711      ;
; -1.680 ; datapath:U_DATAPATH|registrador:R_MAX|reg[1] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[0] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.711      ;
; -1.680 ; datapath:U_DATAPATH|registrador:R_MAX|reg[1] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[1] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.711      ;
; -1.680 ; datapath:U_DATAPATH|registrador:R_MAX|reg[1] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[5] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.711      ;
; -1.680 ; datapath:U_DATAPATH|registrador:R_MAX|reg[1] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[6] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.711      ;
; -1.675 ; datapath:U_DATAPATH|registrador:R_MAX|reg[0] ; controller:U_CONTROLLER|present_state.st_RINTEXT   ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.858     ; 1.849      ;
; -1.666 ; datapath:U_DATAPATH|registrador:R_MAX|reg[1] ; controller:U_CONTROLLER|present_state.st_RINTEXT   ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.858     ; 1.840      ;
; -1.650 ; datapath:U_DATAPATH|registrador:R_INT|reg[4] ; controller:U_CONTROLLER|present_state.st_RINTEXT   ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.858     ; 1.824      ;
; -1.616 ; datapath:U_DATAPATH|registrador:R_MAX|reg[0] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[4] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.647      ;
; -1.616 ; datapath:U_DATAPATH|registrador:R_MAX|reg[0] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[3] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.647      ;
; -1.616 ; datapath:U_DATAPATH|registrador:R_MAX|reg[0] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[2] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.647      ;
; -1.616 ; datapath:U_DATAPATH|registrador:R_MAX|reg[0] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[0] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.647      ;
; -1.616 ; datapath:U_DATAPATH|registrador:R_MAX|reg[0] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[1] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.647      ;
; -1.616 ; datapath:U_DATAPATH|registrador:R_MAX|reg[0] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[5] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.647      ;
; -1.616 ; datapath:U_DATAPATH|registrador:R_MAX|reg[0] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[6] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.647      ;
; -1.615 ; datapath:U_DATAPATH|registrador:R_MAX|reg[2] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[4] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.646      ;
; -1.615 ; datapath:U_DATAPATH|registrador:R_MAX|reg[2] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[3] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.646      ;
; -1.615 ; datapath:U_DATAPATH|registrador:R_MAX|reg[2] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[2] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.646      ;
; -1.615 ; datapath:U_DATAPATH|registrador:R_MAX|reg[2] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[0] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.646      ;
; -1.615 ; datapath:U_DATAPATH|registrador:R_MAX|reg[2] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[1] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.646      ;
; -1.615 ; datapath:U_DATAPATH|registrador:R_MAX|reg[2] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[5] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.646      ;
; -1.615 ; datapath:U_DATAPATH|registrador:R_MAX|reg[2] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[6] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.646      ;
; -1.612 ; datapath:U_DATAPATH|registrador:R_MIN|reg[0] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[4] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.643      ;
; -1.612 ; datapath:U_DATAPATH|registrador:R_MIN|reg[0] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[3] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.643      ;
; -1.612 ; datapath:U_DATAPATH|registrador:R_MIN|reg[0] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[2] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.643      ;
; -1.612 ; datapath:U_DATAPATH|registrador:R_MIN|reg[0] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[0] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.643      ;
; -1.612 ; datapath:U_DATAPATH|registrador:R_MIN|reg[0] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[1] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.643      ;
; -1.612 ; datapath:U_DATAPATH|registrador:R_MIN|reg[0] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[5] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.643      ;
; -1.612 ; datapath:U_DATAPATH|registrador:R_MIN|reg[0] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[6] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.643      ;
; -1.609 ; datapath:U_DATAPATH|registrador:R_MAX|reg[2] ; controller:U_CONTROLLER|present_state.st_RINTEXT   ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.858     ; 1.783      ;
; -1.567 ; datapath:U_DATAPATH|registrador:R_INT|reg[1] ; controller:U_CONTROLLER|present_state.st_RINTEXT   ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.858     ; 1.741      ;
; -1.567 ; datapath:U_DATAPATH|registrador:R_MIN|reg[1] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[4] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.598      ;
; -1.567 ; datapath:U_DATAPATH|registrador:R_MIN|reg[1] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[3] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.598      ;
; -1.567 ; datapath:U_DATAPATH|registrador:R_MIN|reg[1] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[2] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.598      ;
; -1.567 ; datapath:U_DATAPATH|registrador:R_MIN|reg[1] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[0] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.598      ;
; -1.567 ; datapath:U_DATAPATH|registrador:R_MIN|reg[1] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[1] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.598      ;
; -1.567 ; datapath:U_DATAPATH|registrador:R_MIN|reg[1] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[5] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.598      ;
; -1.567 ; datapath:U_DATAPATH|registrador:R_MIN|reg[1] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[6] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.598      ;
; -1.548 ; datapath:U_DATAPATH|registrador:R_MIN|reg[2] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[4] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.579      ;
; -1.548 ; datapath:U_DATAPATH|registrador:R_MIN|reg[2] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[3] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.579      ;
; -1.548 ; datapath:U_DATAPATH|registrador:R_MIN|reg[2] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[2] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.579      ;
; -1.548 ; datapath:U_DATAPATH|registrador:R_MIN|reg[2] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[0] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.579      ;
; -1.548 ; datapath:U_DATAPATH|registrador:R_MIN|reg[2] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[1] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.579      ;
; -1.548 ; datapath:U_DATAPATH|registrador:R_MIN|reg[2] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[5] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.579      ;
; -1.548 ; datapath:U_DATAPATH|registrador:R_MIN|reg[2] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[6] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.579      ;
; -1.521 ; datapath:U_DATAPATH|registrador:R_INT|reg[5] ; controller:U_CONTROLLER|present_state.st_RINTEXT   ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.858     ; 1.695      ;
; -1.496 ; datapath:U_DATAPATH|registrador:R_MAX|reg[3] ; controller:U_CONTROLLER|present_state.st_RINTEXT   ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.858     ; 1.670      ;
; -1.494 ; datapath:U_DATAPATH|registrador:R_MIN|reg[3] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[4] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.525      ;
; -1.494 ; datapath:U_DATAPATH|registrador:R_MIN|reg[3] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[3] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.525      ;
; -1.494 ; datapath:U_DATAPATH|registrador:R_MIN|reg[3] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[2] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.525      ;
; -1.494 ; datapath:U_DATAPATH|registrador:R_MIN|reg[3] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[0] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.525      ;
; -1.494 ; datapath:U_DATAPATH|registrador:R_MIN|reg[3] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[1] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.525      ;
; -1.494 ; datapath:U_DATAPATH|registrador:R_MIN|reg[3] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[5] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.525      ;
; -1.494 ; datapath:U_DATAPATH|registrador:R_MIN|reg[3] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[6] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.525      ;
; -1.490 ; datapath:U_DATAPATH|registrador:R_MIN|reg[1] ; controller:U_CONTROLLER|present_state.st_RINTEXT   ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.858     ; 1.664      ;
; -1.471 ; datapath:U_DATAPATH|registrador:R_MAX|reg[4] ; controller:U_CONTROLLER|present_state.st_RINTEXT   ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.858     ; 1.645      ;
; -1.442 ; datapath:U_DATAPATH|registrador:R_INT|reg[0] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[6] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.473      ;
; -1.429 ; datapath:U_DATAPATH|registrador:R_MIN|reg[0] ; controller:U_CONTROLLER|present_state.st_RINTEXT   ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.858     ; 1.603      ;
; -1.427 ; datapath:U_DATAPATH|registrador:R_MAX|reg[5] ; controller:U_CONTROLLER|present_state.st_RINTEXT   ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.858     ; 1.601      ;
; -1.407 ; datapath:U_DATAPATH|registrador:R_INT|reg[0] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[5] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.438      ;
; -1.398 ; datapath:U_DATAPATH|registrador:R_MAX|reg[3] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[4] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.429      ;
; -1.398 ; datapath:U_DATAPATH|registrador:R_MAX|reg[3] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[3] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.429      ;
; -1.398 ; datapath:U_DATAPATH|registrador:R_MAX|reg[3] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[2] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.429      ;
; -1.398 ; datapath:U_DATAPATH|registrador:R_MAX|reg[3] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[0] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.429      ;
; -1.398 ; datapath:U_DATAPATH|registrador:R_MAX|reg[3] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[1] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.429      ;
; -1.398 ; datapath:U_DATAPATH|registrador:R_MAX|reg[3] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[5] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.429      ;
; -1.398 ; datapath:U_DATAPATH|registrador:R_MAX|reg[3] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[6] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.429      ;
; -1.359 ; datapath:U_DATAPATH|registrador:R_MIN|reg[2] ; controller:U_CONTROLLER|present_state.st_RINTEXT   ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.858     ; 1.533      ;
; -1.357 ; datapath:U_DATAPATH|registrador:R_INT|reg[0] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[4] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.388      ;
; -1.357 ; datapath:U_DATAPATH|registrador:R_INT|reg[0] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[3] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.388      ;
; -1.357 ; datapath:U_DATAPATH|registrador:R_INT|reg[0] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[2] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.388      ;
; -1.357 ; datapath:U_DATAPATH|registrador:R_INT|reg[0] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[0] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.388      ;
; -1.357 ; datapath:U_DATAPATH|registrador:R_INT|reg[0] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[1] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.388      ;
; -1.351 ; datapath:U_DATAPATH|registrador:R_MIN|reg[4] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[4] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.382      ;
; -1.351 ; datapath:U_DATAPATH|registrador:R_MIN|reg[4] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[3] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.382      ;
; -1.351 ; datapath:U_DATAPATH|registrador:R_MIN|reg[4] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[2] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.382      ;
; -1.351 ; datapath:U_DATAPATH|registrador:R_MIN|reg[4] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[0] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.382      ;
; -1.351 ; datapath:U_DATAPATH|registrador:R_MIN|reg[4] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[1] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.382      ;
; -1.351 ; datapath:U_DATAPATH|registrador:R_MIN|reg[4] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[5] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.382      ;
; -1.351 ; datapath:U_DATAPATH|registrador:R_MIN|reg[4] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[6] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.382      ;
; -1.315 ; datapath:U_DATAPATH|registrador:R_MIN|reg[3] ; controller:U_CONTROLLER|present_state.st_RINTEXT   ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.858     ; 1.489      ;
; -1.289 ; datapath:U_DATAPATH|registrador:R_MAX|reg[6] ; controller:U_CONTROLLER|present_state.st_RINTEXT   ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.858     ; 1.463      ;
; -1.281 ; datapath:U_DATAPATH|registrador:R_MIN|reg[4] ; controller:U_CONTROLLER|present_state.st_RINTEXT   ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.858     ; 1.455      ;
; -1.276 ; datapath:U_DATAPATH|registrador:R_MAX|reg[4] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[4] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.307      ;
; -1.276 ; datapath:U_DATAPATH|registrador:R_MAX|reg[4] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[3] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.307      ;
; -1.276 ; datapath:U_DATAPATH|registrador:R_MAX|reg[4] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[2] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.307      ;
; -1.276 ; datapath:U_DATAPATH|registrador:R_MAX|reg[4] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[0] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.307      ;
; -1.276 ; datapath:U_DATAPATH|registrador:R_MAX|reg[4] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[1] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.307      ;
; -1.276 ; datapath:U_DATAPATH|registrador:R_MAX|reg[4] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[5] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.307      ;
; -1.276 ; datapath:U_DATAPATH|registrador:R_MAX|reg[4] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[6] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.307      ;
; -1.244 ; datapath:U_DATAPATH|registrador:R_MIN|reg[5] ; controller:U_CONTROLLER|present_state.st_RINTEXT   ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.858     ; 1.418      ;
; -1.237 ; datapath:U_DATAPATH|registrador:R_EXT|reg[0] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[6] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.268      ;
; -1.228 ; datapath:U_DATAPATH|registrador:R_MIN|reg[5] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[4] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.259      ;
; -1.228 ; datapath:U_DATAPATH|registrador:R_MIN|reg[5] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[3] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.259      ;
; -1.228 ; datapath:U_DATAPATH|registrador:R_MIN|reg[5] ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[2] ; clock_divider:U_CLK_DIV|temp_clk ; clock_divider:U_CLK_DIV|temp_clk ; 1.000        ; -0.001     ; 2.259      ;
+--------+----------------------------------------------+----------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'controller:U_CONTROLLER|present_state.st_CALC'                                                                                                                                                                      ;
+-------+--------------------------------------------------+------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                            ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.433 ; controller:U_CONTROLLER|present_state.st_CALC    ; controller:U_CONTROLLER|enab_flags ; controller:U_CONTROLLER|present_state.st_CALC ; controller:U_CONTROLLER|present_state.st_CALC ; 0.500        ; 0.560      ; 0.358      ;
; 0.449 ; controller:U_CONTROLLER|present_state.st_HEATING ; controller:U_CONTROLLER|heat_out   ; clock_divider:U_CLK_DIV|temp_clk              ; controller:U_CONTROLLER|present_state.st_CALC ; 1.000        ; 0.207      ; 0.358      ;
; 0.454 ; controller:U_CONTROLLER|present_state.st_COOLING ; controller:U_CONTROLLER|cool_out   ; clock_divider:U_CLK_DIV|temp_clk              ; controller:U_CONTROLLER|present_state.st_CALC ; 1.000        ; 0.209      ; 0.361      ;
; 0.460 ; controller:U_CONTROLLER|present_state.st_STABLE  ; controller:U_CONTROLLER|stable_out ; clock_divider:U_CLK_DIV|temp_clk              ; controller:U_CONTROLLER|present_state.st_CALC ; 1.000        ; 0.210      ; 0.357      ;
; 0.933 ; controller:U_CONTROLLER|present_state.st_CALC    ; controller:U_CONTROLLER|enab_flags ; controller:U_CONTROLLER|present_state.st_CALC ; controller:U_CONTROLLER|present_state.st_CALC ; 1.000        ; 0.560      ; 0.358      ;
+-------+--------------------------------------------------+------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'controller:U_CONTROLLER|present_state.st_RESET'                                                                                                                                                                      ;
+-------+--------------------------------------------------+------------------------------------+-----------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                            ; Launch Clock                                  ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+------------------------------------+-----------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.450 ; controller:U_CONTROLLER|present_state.st_CALC    ; controller:U_CONTROLLER|enab_flags ; controller:U_CONTROLLER|present_state.st_CALC ; controller:U_CONTROLLER|present_state.st_RESET ; 0.500        ; 0.577      ; 0.358      ;
; 0.950 ; controller:U_CONTROLLER|present_state.st_CALC    ; controller:U_CONTROLLER|enab_flags ; controller:U_CONTROLLER|present_state.st_CALC ; controller:U_CONTROLLER|present_state.st_RESET ; 1.000        ; 0.577      ; 0.358      ;
; 1.107 ; controller:U_CONTROLLER|present_state.st_RINTEXT ; controller:U_CONTROLLER|enab_max   ; clock_divider:U_CLK_DIV|temp_clk              ; controller:U_CONTROLLER|present_state.st_RESET ; 1.000        ; 1.205      ; 0.622      ;
; 1.130 ; controller:U_CONTROLLER|present_state.st_RINTEXT ; controller:U_CONTROLLER|enab_ext   ; clock_divider:U_CLK_DIV|temp_clk              ; controller:U_CONTROLLER|present_state.st_RESET ; 1.000        ; 1.115      ; 0.591      ;
+-------+--------------------------------------------------+------------------------------------+-----------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_50MHz'                                                                                                                                             ;
+-------+------------------------------------+------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; 0.508 ; clock_divider:U_CLK_DIV|counter[1] ; clock_divider:U_CLK_DIV|counter[2] ; clk_50MHz                        ; clk_50MHz   ; 1.000        ; 0.000      ; 0.524      ;
; 0.508 ; clock_divider:U_CLK_DIV|counter[1] ; clock_divider:U_CLK_DIV|temp_clk   ; clk_50MHz                        ; clk_50MHz   ; 1.000        ; 0.000      ; 0.524      ;
; 0.514 ; clock_divider:U_CLK_DIV|counter[2] ; clock_divider:U_CLK_DIV|counter[0] ; clk_50MHz                        ; clk_50MHz   ; 1.000        ; 0.000      ; 0.518      ;
; 0.515 ; clock_divider:U_CLK_DIV|counter[2] ; clock_divider:U_CLK_DIV|temp_clk   ; clk_50MHz                        ; clk_50MHz   ; 1.000        ; 0.000      ; 0.517      ;
; 0.561 ; clock_divider:U_CLK_DIV|counter[1] ; clock_divider:U_CLK_DIV|counter[0] ; clk_50MHz                        ; clk_50MHz   ; 1.000        ; 0.000      ; 0.471      ;
; 0.629 ; clock_divider:U_CLK_DIV|counter[0] ; clock_divider:U_CLK_DIV|counter[1] ; clk_50MHz                        ; clk_50MHz   ; 1.000        ; 0.000      ; 0.403      ;
; 0.629 ; clock_divider:U_CLK_DIV|counter[0] ; clock_divider:U_CLK_DIV|counter[2] ; clk_50MHz                        ; clk_50MHz   ; 1.000        ; 0.000      ; 0.403      ;
; 0.629 ; clock_divider:U_CLK_DIV|counter[0] ; clock_divider:U_CLK_DIV|temp_clk   ; clk_50MHz                        ; clk_50MHz   ; 1.000        ; 0.000      ; 0.403      ;
; 0.665 ; clock_divider:U_CLK_DIV|counter[2] ; clock_divider:U_CLK_DIV|counter[2] ; clk_50MHz                        ; clk_50MHz   ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_divider:U_CLK_DIV|counter[0] ; clock_divider:U_CLK_DIV|counter[0] ; clk_50MHz                        ; clk_50MHz   ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_divider:U_CLK_DIV|counter[1] ; clock_divider:U_CLK_DIV|counter[1] ; clk_50MHz                        ; clk_50MHz   ; 1.000        ; 0.000      ; 0.367      ;
; 1.976 ; clock_divider:U_CLK_DIV|temp_clk   ; clock_divider:U_CLK_DIV|temp_clk   ; clock_divider:U_CLK_DIV|temp_clk ; clk_50MHz   ; 0.500        ; 1.670      ; 0.367      ;
; 2.476 ; clock_divider:U_CLK_DIV|temp_clk   ; clock_divider:U_CLK_DIV|temp_clk   ; clock_divider:U_CLK_DIV|temp_clk ; clk_50MHz   ; 1.000        ; 1.670      ; 0.367      ;
+-------+------------------------------------+------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_50MHz'                                                                                                                                               ;
+--------+------------------------------------+------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -1.596 ; clock_divider:U_CLK_DIV|temp_clk   ; clock_divider:U_CLK_DIV|temp_clk   ; clock_divider:U_CLK_DIV|temp_clk ; clk_50MHz   ; 0.000        ; 1.670      ; 0.367      ;
; -1.096 ; clock_divider:U_CLK_DIV|temp_clk   ; clock_divider:U_CLK_DIV|temp_clk   ; clock_divider:U_CLK_DIV|temp_clk ; clk_50MHz   ; -0.500       ; 1.670      ; 0.367      ;
; 0.215  ; clock_divider:U_CLK_DIV|counter[1] ; clock_divider:U_CLK_DIV|counter[1] ; clk_50MHz                        ; clk_50MHz   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_divider:U_CLK_DIV|counter[2] ; clock_divider:U_CLK_DIV|counter[2] ; clk_50MHz                        ; clk_50MHz   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_divider:U_CLK_DIV|counter[0] ; clock_divider:U_CLK_DIV|counter[0] ; clk_50MHz                        ; clk_50MHz   ; 0.000        ; 0.000      ; 0.367      ;
; 0.251  ; clock_divider:U_CLK_DIV|counter[0] ; clock_divider:U_CLK_DIV|temp_clk   ; clk_50MHz                        ; clk_50MHz   ; 0.000        ; 0.000      ; 0.403      ;
; 0.251  ; clock_divider:U_CLK_DIV|counter[0] ; clock_divider:U_CLK_DIV|counter[1] ; clk_50MHz                        ; clk_50MHz   ; 0.000        ; 0.000      ; 0.403      ;
; 0.251  ; clock_divider:U_CLK_DIV|counter[0] ; clock_divider:U_CLK_DIV|counter[2] ; clk_50MHz                        ; clk_50MHz   ; 0.000        ; 0.000      ; 0.403      ;
; 0.319  ; clock_divider:U_CLK_DIV|counter[1] ; clock_divider:U_CLK_DIV|counter[0] ; clk_50MHz                        ; clk_50MHz   ; 0.000        ; 0.000      ; 0.471      ;
; 0.365  ; clock_divider:U_CLK_DIV|counter[2] ; clock_divider:U_CLK_DIV|temp_clk   ; clk_50MHz                        ; clk_50MHz   ; 0.000        ; 0.000      ; 0.517      ;
; 0.366  ; clock_divider:U_CLK_DIV|counter[2] ; clock_divider:U_CLK_DIV|counter[0] ; clk_50MHz                        ; clk_50MHz   ; 0.000        ; 0.000      ; 0.518      ;
; 0.372  ; clock_divider:U_CLK_DIV|counter[1] ; clock_divider:U_CLK_DIV|counter[2] ; clk_50MHz                        ; clk_50MHz   ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; clock_divider:U_CLK_DIV|counter[1] ; clock_divider:U_CLK_DIV|temp_clk   ; clk_50MHz                        ; clk_50MHz   ; 0.000        ; 0.000      ; 0.524      ;
+--------+------------------------------------+------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock_divider:U_CLK_DIV|temp_clk'                                                                                                                                                                                         ;
+--------+--------------------------------------------------+----------------------------------------------------+------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                            ; Launch Clock                                   ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+----------------------------------------------------+------------------------------------------------+----------------------------------+--------------+------------+------------+
; -1.193 ; controller:U_CONTROLLER|present_state.st_CALC    ; controller:U_CONTROLLER|present_state.st_RESET     ; controller:U_CONTROLLER|present_state.st_CALC  ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 1.425      ; 0.525      ;
; -0.994 ; controller:U_CONTROLLER|present_state.st_CALC    ; controller:U_CONTROLLER|present_state.st_HEATING   ; controller:U_CONTROLLER|present_state.st_CALC  ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 1.425      ; 0.724      ;
; -0.994 ; controller:U_CONTROLLER|present_state.st_CALC    ; controller:U_CONTROLLER|present_state.st_STABLE    ; controller:U_CONTROLLER|present_state.st_CALC  ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 1.425      ; 0.724      ;
; -0.868 ; controller:U_CONTROLLER|present_state.st_CALC    ; controller:U_CONTROLLER|present_state.st_COOLING   ; controller:U_CONTROLLER|present_state.st_CALC  ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 1.425      ; 0.850      ;
; -0.693 ; controller:U_CONTROLLER|present_state.st_CALC    ; controller:U_CONTROLLER|present_state.st_RESET     ; controller:U_CONTROLLER|present_state.st_CALC  ; clock_divider:U_CLK_DIV|temp_clk ; -0.500       ; 1.425      ; 0.525      ;
; -0.521 ; controller:U_CONTROLLER|present_state.st_RINTEXT ; controller:U_CONTROLLER|present_state.st_CALC      ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.872      ; 0.503      ;
; -0.494 ; controller:U_CONTROLLER|present_state.st_CALC    ; controller:U_CONTROLLER|present_state.st_HEATING   ; controller:U_CONTROLLER|present_state.st_CALC  ; clock_divider:U_CLK_DIV|temp_clk ; -0.500       ; 1.425      ; 0.724      ;
; -0.494 ; controller:U_CONTROLLER|present_state.st_CALC    ; controller:U_CONTROLLER|present_state.st_STABLE    ; controller:U_CONTROLLER|present_state.st_CALC  ; clock_divider:U_CLK_DIV|temp_clk ; -0.500       ; 1.425      ; 0.724      ;
; -0.486 ; controller:U_CONTROLLER|present_state.st_RINTEXT ; controller:U_CONTROLLER|present_state.st_RESET     ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.872      ; 0.538      ;
; -0.464 ; controller:U_CONTROLLER|enab_flags               ; controller:U_CONTROLLER|present_state.st_STABLE    ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.848      ; 0.536      ;
; -0.457 ; controller:U_CONTROLLER|enab_flags               ; controller:U_CONTROLLER|present_state.st_COOLING   ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.848      ; 0.543      ;
; -0.456 ; controller:U_CONTROLLER|enab_flags               ; controller:U_CONTROLLER|present_state.st_HEATING   ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.848      ; 0.544      ;
; -0.368 ; controller:U_CONTROLLER|present_state.st_CALC    ; controller:U_CONTROLLER|present_state.st_COOLING   ; controller:U_CONTROLLER|present_state.st_CALC  ; clock_divider:U_CLK_DIV|temp_clk ; -0.500       ; 1.425      ; 0.850      ;
; -0.157 ; controller:U_CONTROLLER|enab_flags               ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[4] ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.833      ; 0.828      ;
; -0.157 ; controller:U_CONTROLLER|enab_flags               ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[3] ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.833      ; 0.828      ;
; -0.157 ; controller:U_CONTROLLER|enab_flags               ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[2] ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.833      ; 0.828      ;
; -0.157 ; controller:U_CONTROLLER|enab_flags               ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[0] ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.833      ; 0.828      ;
; -0.157 ; controller:U_CONTROLLER|enab_flags               ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[1] ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.833      ; 0.828      ;
; -0.157 ; controller:U_CONTROLLER|enab_flags               ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[5] ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.833      ; 0.828      ;
; -0.157 ; controller:U_CONTROLLER|enab_flags               ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[6] ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.833      ; 0.828      ;
; -0.017 ; controller:U_CONTROLLER|present_state.st_RESET   ; controller:U_CONTROLLER|present_state.st_RINTEXT   ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.553      ; 0.829      ;
; 0.019  ; controller:U_CONTROLLER|enab_flags               ; controller:U_CONTROLLER|present_state.st_STABLE    ; controller:U_CONTROLLER|present_state.st_CALC  ; clock_divider:U_CLK_DIV|temp_clk ; -0.500       ; 0.865      ; 0.536      ;
; 0.026  ; controller:U_CONTROLLER|enab_flags               ; controller:U_CONTROLLER|present_state.st_COOLING   ; controller:U_CONTROLLER|present_state.st_CALC  ; clock_divider:U_CLK_DIV|temp_clk ; -0.500       ; 0.865      ; 0.543      ;
; 0.027  ; controller:U_CONTROLLER|enab_flags               ; controller:U_CONTROLLER|present_state.st_HEATING   ; controller:U_CONTROLLER|present_state.st_CALC  ; clock_divider:U_CLK_DIV|temp_clk ; -0.500       ; 0.865      ; 0.544      ;
; 0.326  ; controller:U_CONTROLLER|enab_flags               ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[4] ; controller:U_CONTROLLER|present_state.st_CALC  ; clock_divider:U_CLK_DIV|temp_clk ; -0.500       ; 0.850      ; 0.828      ;
; 0.326  ; controller:U_CONTROLLER|enab_flags               ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[3] ; controller:U_CONTROLLER|present_state.st_CALC  ; clock_divider:U_CLK_DIV|temp_clk ; -0.500       ; 0.850      ; 0.828      ;
; 0.326  ; controller:U_CONTROLLER|enab_flags               ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[2] ; controller:U_CONTROLLER|present_state.st_CALC  ; clock_divider:U_CLK_DIV|temp_clk ; -0.500       ; 0.850      ; 0.828      ;
; 0.326  ; controller:U_CONTROLLER|enab_flags               ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[0] ; controller:U_CONTROLLER|present_state.st_CALC  ; clock_divider:U_CLK_DIV|temp_clk ; -0.500       ; 0.850      ; 0.828      ;
; 0.326  ; controller:U_CONTROLLER|enab_flags               ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[1] ; controller:U_CONTROLLER|present_state.st_CALC  ; clock_divider:U_CLK_DIV|temp_clk ; -0.500       ; 0.850      ; 0.828      ;
; 0.326  ; controller:U_CONTROLLER|enab_flags               ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[5] ; controller:U_CONTROLLER|present_state.st_CALC  ; clock_divider:U_CLK_DIV|temp_clk ; -0.500       ; 0.850      ; 0.828      ;
; 0.326  ; controller:U_CONTROLLER|enab_flags               ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[6] ; controller:U_CONTROLLER|present_state.st_CALC  ; clock_divider:U_CLK_DIV|temp_clk ; -0.500       ; 0.850      ; 0.828      ;
; 0.404  ; controller:U_CONTROLLER|enab_flags               ; controller:U_CONTROLLER|present_state.st_RINTEXT   ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.024     ; 0.532      ;
; 0.483  ; controller:U_CONTROLLER|present_state.st_RESET   ; controller:U_CONTROLLER|present_state.st_RINTEXT   ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; -0.500       ; 0.553      ; 0.829      ;
; 0.586  ; controller:U_CONTROLLER|enab_ext                 ; datapath:U_DATAPATH|registrador:R_EXT|reg[0]       ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.257     ; 0.481      ;
; 0.586  ; controller:U_CONTROLLER|enab_ext                 ; datapath:U_DATAPATH|registrador:R_EXT|reg[1]       ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.257     ; 0.481      ;
; 0.586  ; controller:U_CONTROLLER|enab_ext                 ; datapath:U_DATAPATH|registrador:R_EXT|reg[2]       ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.257     ; 0.481      ;
; 0.586  ; controller:U_CONTROLLER|enab_ext                 ; datapath:U_DATAPATH|registrador:R_EXT|reg[3]       ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.257     ; 0.481      ;
; 0.586  ; controller:U_CONTROLLER|enab_ext                 ; datapath:U_DATAPATH|registrador:R_EXT|reg[4]       ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.257     ; 0.481      ;
; 0.586  ; controller:U_CONTROLLER|enab_ext                 ; datapath:U_DATAPATH|registrador:R_EXT|reg[5]       ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.257     ; 0.481      ;
; 0.586  ; controller:U_CONTROLLER|enab_ext                 ; datapath:U_DATAPATH|registrador:R_EXT|reg[6]       ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.257     ; 0.481      ;
; 0.617  ; controller:U_CONTROLLER|present_state.st_HEATING ; controller:U_CONTROLLER|present_state.st_HEATING   ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.000      ; 0.769      ;
; 0.619  ; controller:U_CONTROLLER|present_state.st_STABLE  ; controller:U_CONTROLLER|present_state.st_STABLE    ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.000      ; 0.771      ;
; 0.671  ; controller:U_CONTROLLER|enab_ext                 ; datapath:U_DATAPATH|registrador:R_INT|reg[1]       ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.257     ; 0.566      ;
; 0.671  ; controller:U_CONTROLLER|enab_ext                 ; datapath:U_DATAPATH|registrador:R_INT|reg[6]       ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.257     ; 0.566      ;
; 0.676  ; controller:U_CONTROLLER|enab_max                 ; datapath:U_DATAPATH|registrador:R_MAX|reg[0]       ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.347     ; 0.481      ;
; 0.676  ; controller:U_CONTROLLER|enab_max                 ; datapath:U_DATAPATH|registrador:R_MAX|reg[1]       ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.347     ; 0.481      ;
; 0.676  ; controller:U_CONTROLLER|enab_max                 ; datapath:U_DATAPATH|registrador:R_MAX|reg[2]       ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.347     ; 0.481      ;
; 0.676  ; controller:U_CONTROLLER|enab_max                 ; datapath:U_DATAPATH|registrador:R_MAX|reg[3]       ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.347     ; 0.481      ;
; 0.676  ; controller:U_CONTROLLER|enab_max                 ; datapath:U_DATAPATH|registrador:R_MAX|reg[4]       ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.347     ; 0.481      ;
; 0.676  ; controller:U_CONTROLLER|enab_max                 ; datapath:U_DATAPATH|registrador:R_MAX|reg[5]       ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.347     ; 0.481      ;
; 0.676  ; controller:U_CONTROLLER|enab_max                 ; datapath:U_DATAPATH|registrador:R_MAX|reg[6]       ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.347     ; 0.481      ;
; 0.676  ; controller:U_CONTROLLER|enab_max                 ; datapath:U_DATAPATH|registrador:R_MIN|reg[0]       ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.347     ; 0.481      ;
; 0.676  ; controller:U_CONTROLLER|enab_max                 ; datapath:U_DATAPATH|registrador:R_MIN|reg[1]       ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.347     ; 0.481      ;
; 0.676  ; controller:U_CONTROLLER|enab_max                 ; datapath:U_DATAPATH|registrador:R_MIN|reg[2]       ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.347     ; 0.481      ;
; 0.676  ; controller:U_CONTROLLER|enab_max                 ; datapath:U_DATAPATH|registrador:R_MIN|reg[3]       ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.347     ; 0.481      ;
; 0.676  ; controller:U_CONTROLLER|enab_max                 ; datapath:U_DATAPATH|registrador:R_MIN|reg[4]       ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.347     ; 0.481      ;
; 0.676  ; controller:U_CONTROLLER|enab_max                 ; datapath:U_DATAPATH|registrador:R_MIN|reg[5]       ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.347     ; 0.481      ;
; 0.676  ; controller:U_CONTROLLER|enab_max                 ; datapath:U_DATAPATH|registrador:R_MIN|reg[6]       ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.347     ; 0.481      ;
; 0.763  ; controller:U_CONTROLLER|enab_ext                 ; datapath:U_DATAPATH|registrador:R_INT|reg[0]       ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.257     ; 0.658      ;
; 0.763  ; controller:U_CONTROLLER|enab_ext                 ; datapath:U_DATAPATH|registrador:R_INT|reg[2]       ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.257     ; 0.658      ;
; 0.763  ; controller:U_CONTROLLER|enab_ext                 ; datapath:U_DATAPATH|registrador:R_INT|reg[3]       ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.257     ; 0.658      ;
; 0.763  ; controller:U_CONTROLLER|enab_ext                 ; datapath:U_DATAPATH|registrador:R_INT|reg[4]       ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.257     ; 0.658      ;
; 0.763  ; controller:U_CONTROLLER|enab_ext                 ; datapath:U_DATAPATH|registrador:R_INT|reg[5]       ; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.257     ; 0.658      ;
; 0.776  ; datapath:U_DATAPATH|registrador:R_INT|reg[6]     ; controller:U_CONTROLLER|present_state.st_STABLE    ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.014      ; 0.942      ;
; 0.780  ; datapath:U_DATAPATH|registrador:R_INT|reg[6]     ; controller:U_CONTROLLER|present_state.st_COOLING   ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.014      ; 0.946      ;
; 0.807  ; controller:U_CONTROLLER|present_state.st_COOLING ; controller:U_CONTROLLER|present_state.st_COOLING   ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.000      ; 0.959      ;
; 0.879  ; datapath:U_DATAPATH|registrador:R_MIN|reg[6]     ; controller:U_CONTROLLER|present_state.st_STABLE    ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.014      ; 1.045      ;
; 0.887  ; controller:U_CONTROLLER|enab_flags               ; controller:U_CONTROLLER|present_state.st_RINTEXT   ; controller:U_CONTROLLER|present_state.st_CALC  ; clock_divider:U_CLK_DIV|temp_clk ; -0.500       ; -0.007     ; 0.532      ;
; 0.894  ; datapath:U_DATAPATH|registrador:R_MAX|reg[6]     ; controller:U_CONTROLLER|present_state.st_STABLE    ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.014      ; 1.060      ;
; 0.898  ; datapath:U_DATAPATH|registrador:R_MAX|reg[6]     ; controller:U_CONTROLLER|present_state.st_COOLING   ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.014      ; 1.064      ;
; 0.906  ; datapath:U_DATAPATH|registrador:R_MIN|reg[6]     ; controller:U_CONTROLLER|present_state.st_HEATING   ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.014      ; 1.072      ;
; 0.960  ; datapath:U_DATAPATH|registrador:R_INT|reg[5]     ; controller:U_CONTROLLER|present_state.st_STABLE    ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.014      ; 1.126      ;
; 0.987  ; datapath:U_DATAPATH|registrador:R_INT|reg[5]     ; controller:U_CONTROLLER|present_state.st_HEATING   ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.014      ; 1.153      ;
; 1.024  ; datapath:U_DATAPATH|registrador:R_MIN|reg[5]     ; controller:U_CONTROLLER|present_state.st_STABLE    ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.014      ; 1.190      ;
; 1.026  ; datapath:U_DATAPATH|registrador:R_INT|reg[6]     ; controller:U_CONTROLLER|present_state.st_HEATING   ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.014      ; 1.192      ;
; 1.027  ; datapath:U_DATAPATH|registrador:R_INT|reg[3]     ; controller:U_CONTROLLER|present_state.st_STABLE    ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.014      ; 1.193      ;
; 1.032  ; datapath:U_DATAPATH|registrador:R_MAX|reg[5]     ; controller:U_CONTROLLER|present_state.st_STABLE    ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.014      ; 1.198      ;
; 1.036  ; datapath:U_DATAPATH|registrador:R_MAX|reg[5]     ; controller:U_CONTROLLER|present_state.st_COOLING   ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.014      ; 1.202      ;
; 1.046  ; datapath:U_DATAPATH|registrador:R_INT|reg[2]     ; controller:U_CONTROLLER|present_state.st_STABLE    ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.014      ; 1.212      ;
; 1.051  ; datapath:U_DATAPATH|registrador:R_MIN|reg[5]     ; controller:U_CONTROLLER|present_state.st_HEATING   ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.014      ; 1.217      ;
; 1.054  ; datapath:U_DATAPATH|registrador:R_INT|reg[3]     ; controller:U_CONTROLLER|present_state.st_HEATING   ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.014      ; 1.220      ;
; 1.061  ; datapath:U_DATAPATH|registrador:R_MIN|reg[4]     ; controller:U_CONTROLLER|present_state.st_STABLE    ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.014      ; 1.227      ;
; 1.071  ; datapath:U_DATAPATH|registrador:R_INT|reg[4]     ; controller:U_CONTROLLER|present_state.st_STABLE    ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.014      ; 1.237      ;
; 1.073  ; datapath:U_DATAPATH|registrador:R_INT|reg[2]     ; controller:U_CONTROLLER|present_state.st_HEATING   ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.014      ; 1.239      ;
; 1.076  ; datapath:U_DATAPATH|registrador:R_MAX|reg[4]     ; controller:U_CONTROLLER|present_state.st_STABLE    ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.014      ; 1.242      ;
; 1.079  ; datapath:U_DATAPATH|registrador:R_INT|reg[4]     ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[2] ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.001     ; 1.230      ;
; 1.080  ; datapath:U_DATAPATH|registrador:R_MAX|reg[4]     ; controller:U_CONTROLLER|present_state.st_COOLING   ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.014      ; 1.246      ;
; 1.086  ; datapath:U_DATAPATH|registrador:R_INT|reg[5]     ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[6] ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.001     ; 1.237      ;
; 1.088  ; datapath:U_DATAPATH|registrador:R_MIN|reg[4]     ; controller:U_CONTROLLER|present_state.st_HEATING   ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.014      ; 1.254      ;
; 1.095  ; datapath:U_DATAPATH|registrador:R_MIN|reg[3]     ; controller:U_CONTROLLER|present_state.st_STABLE    ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.014      ; 1.261      ;
; 1.097  ; datapath:U_DATAPATH|registrador:R_INT|reg[5]     ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[3] ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.001     ; 1.248      ;
; 1.098  ; datapath:U_DATAPATH|registrador:R_INT|reg[4]     ; controller:U_CONTROLLER|present_state.st_HEATING   ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.014      ; 1.264      ;
; 1.100  ; datapath:U_DATAPATH|registrador:R_INT|reg[4]     ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[6] ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; -0.001     ; 1.251      ;
; 1.101  ; datapath:U_DATAPATH|registrador:R_MAX|reg[3]     ; controller:U_CONTROLLER|present_state.st_STABLE    ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.014      ; 1.267      ;
; 1.105  ; datapath:U_DATAPATH|registrador:R_MAX|reg[3]     ; controller:U_CONTROLLER|present_state.st_COOLING   ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.014      ; 1.271      ;
; 1.113  ; datapath:U_DATAPATH|registrador:R_INT|reg[0]     ; controller:U_CONTROLLER|present_state.st_STABLE    ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.014      ; 1.279      ;
; 1.121  ; datapath:U_DATAPATH|registrador:R_MIN|reg[6]     ; controller:U_CONTROLLER|present_state.st_COOLING   ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.014      ; 1.287      ;
; 1.122  ; datapath:U_DATAPATH|registrador:R_MIN|reg[3]     ; controller:U_CONTROLLER|present_state.st_HEATING   ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.014      ; 1.288      ;
; 1.130  ; datapath:U_DATAPATH|registrador:R_INT|reg[5]     ; controller:U_CONTROLLER|present_state.st_COOLING   ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.014      ; 1.296      ;
; 1.139  ; datapath:U_DATAPATH|registrador:R_MIN|reg[2]     ; controller:U_CONTROLLER|present_state.st_STABLE    ; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk ; 0.000        ; 0.014      ; 1.305      ;
+--------+--------------------------------------------------+----------------------------------------------------+------------------------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'controller:U_CONTROLLER|present_state.st_RESET'                                                                                                                                                                        ;
+--------+--------------------------------------------------+------------------------------------+-----------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                            ; Launch Clock                                  ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+------------------------------------+-----------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -0.583 ; controller:U_CONTROLLER|present_state.st_RINTEXT ; controller:U_CONTROLLER|enab_max   ; clock_divider:U_CLK_DIV|temp_clk              ; controller:U_CONTROLLER|present_state.st_RESET ; 0.000        ; 1.205      ; 0.622      ;
; -0.524 ; controller:U_CONTROLLER|present_state.st_RINTEXT ; controller:U_CONTROLLER|enab_ext   ; clock_divider:U_CLK_DIV|temp_clk              ; controller:U_CONTROLLER|present_state.st_RESET ; 0.000        ; 1.115      ; 0.591      ;
; -0.360 ; controller:U_CONTROLLER|present_state.st_CALC    ; controller:U_CONTROLLER|enab_flags ; controller:U_CONTROLLER|present_state.st_CALC ; controller:U_CONTROLLER|present_state.st_RESET ; 0.000        ; 0.577      ; 0.358      ;
; 0.140  ; controller:U_CONTROLLER|present_state.st_CALC    ; controller:U_CONTROLLER|enab_flags ; controller:U_CONTROLLER|present_state.st_CALC ; controller:U_CONTROLLER|present_state.st_RESET ; -0.500       ; 0.577      ; 0.358      ;
+--------+--------------------------------------------------+------------------------------------+-----------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'controller:U_CONTROLLER|present_state.st_CALC'                                                                                                                                                                        ;
+--------+--------------------------------------------------+------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                            ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; -0.343 ; controller:U_CONTROLLER|present_state.st_CALC    ; controller:U_CONTROLLER|enab_flags ; controller:U_CONTROLLER|present_state.st_CALC ; controller:U_CONTROLLER|present_state.st_CALC ; 0.000        ; 0.560      ; 0.358      ;
; 0.147  ; controller:U_CONTROLLER|present_state.st_STABLE  ; controller:U_CONTROLLER|stable_out ; clock_divider:U_CLK_DIV|temp_clk              ; controller:U_CONTROLLER|present_state.st_CALC ; 0.000        ; 0.210      ; 0.357      ;
; 0.151  ; controller:U_CONTROLLER|present_state.st_HEATING ; controller:U_CONTROLLER|heat_out   ; clock_divider:U_CLK_DIV|temp_clk              ; controller:U_CONTROLLER|present_state.st_CALC ; 0.000        ; 0.207      ; 0.358      ;
; 0.152  ; controller:U_CONTROLLER|present_state.st_COOLING ; controller:U_CONTROLLER|cool_out   ; clock_divider:U_CLK_DIV|temp_clk              ; controller:U_CONTROLLER|present_state.st_CALC ; 0.000        ; 0.209      ; 0.361      ;
; 0.157  ; controller:U_CONTROLLER|present_state.st_CALC    ; controller:U_CONTROLLER|enab_flags ; controller:U_CONTROLLER|present_state.st_CALC ; controller:U_CONTROLLER|present_state.st_CALC ; -0.500       ; 0.560      ; 0.358      ;
+--------+--------------------------------------------------+------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_50MHz'                                                                             ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk_50MHz ; Rise       ; clk_50MHz                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_50MHz ; Rise       ; clock_divider:U_CLK_DIV|counter[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; clock_divider:U_CLK_DIV|counter[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_50MHz ; Rise       ; clock_divider:U_CLK_DIV|counter[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; clock_divider:U_CLK_DIV|counter[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_50MHz ; Rise       ; clock_divider:U_CLK_DIV|counter[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; clock_divider:U_CLK_DIV|counter[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_50MHz ; Rise       ; clock_divider:U_CLK_DIV|temp_clk   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; clock_divider:U_CLK_DIV|temp_clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; U_CLK_DIV|counter[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; U_CLK_DIV|counter[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; U_CLK_DIV|counter[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; U_CLK_DIV|counter[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; U_CLK_DIV|counter[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; U_CLK_DIV|counter[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; U_CLK_DIV|temp_clk|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; U_CLK_DIV|temp_clk|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; clk_50MHz|combout                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; clk_50MHz|combout                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; clk_50MHz~clkctrl|inclk[0]         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; clk_50MHz~clkctrl|inclk[0]         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; clk_50MHz~clkctrl|outclk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; clk_50MHz~clkctrl|outclk           ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock_divider:U_CLK_DIV|temp_clk'                                                                                             ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; controller:U_CONTROLLER|present_state.st_CALC      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; controller:U_CONTROLLER|present_state.st_CALC      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; controller:U_CONTROLLER|present_state.st_COOLING   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; controller:U_CONTROLLER|present_state.st_COOLING   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; controller:U_CONTROLLER|present_state.st_HEATING   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; controller:U_CONTROLLER|present_state.st_HEATING   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; controller:U_CONTROLLER|present_state.st_RESET     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; controller:U_CONTROLLER|present_state.st_RESET     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; controller:U_CONTROLLER|present_state.st_RINTEXT   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; controller:U_CONTROLLER|present_state.st_RINTEXT   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; controller:U_CONTROLLER|present_state.st_STABLE    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; controller:U_CONTROLLER|present_state.st_STABLE    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_EXT|reg[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_EXT|reg[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_EXT|reg[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_EXT|reg[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_EXT|reg[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_EXT|reg[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_EXT|reg[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_EXT|reg[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_EXT|reg[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_EXT|reg[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_EXT|reg[5]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_EXT|reg[5]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_EXT|reg[6]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_EXT|reg[6]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_INT|reg[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_INT|reg[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_INT|reg[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_INT|reg[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_INT|reg[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_INT|reg[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_INT|reg[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_INT|reg[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_INT|reg[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_INT|reg[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_INT|reg[5]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_INT|reg[5]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_INT|reg[6]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_INT|reg[6]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_MAX|reg[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_MAX|reg[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_MAX|reg[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_MAX|reg[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_MAX|reg[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_MAX|reg[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_MAX|reg[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_MAX|reg[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_MAX|reg[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_MAX|reg[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_MAX|reg[5]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_MAX|reg[5]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_MAX|reg[6]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_MAX|reg[6]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_MIN|reg[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_MIN|reg[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_MIN|reg[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_MIN|reg[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_MIN|reg[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_MIN|reg[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_MIN|reg[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_MIN|reg[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_MIN|reg[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_MIN|reg[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_MIN|reg[5]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_MIN|reg[5]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_MIN|reg[6]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:R_MIN|reg[6]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; datapath:U_DATAPATH|registrador:U_REG_FINAL|reg[6] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; U_CLK_DIV|temp_clk|regout                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; U_CLK_DIV|temp_clk|regout                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; U_CLK_DIV|temp_clk~clkctrl|inclk[0]                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; U_CLK_DIV|temp_clk~clkctrl|inclk[0]                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; U_CLK_DIV|temp_clk~clkctrl|outclk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; U_CLK_DIV|temp_clk~clkctrl|outclk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; U_CONTROLLER|present_state.st_CALC|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; U_CONTROLLER|present_state.st_CALC|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; U_CONTROLLER|present_state.st_COOLING|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; U_CONTROLLER|present_state.st_COOLING|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; U_CONTROLLER|present_state.st_HEATING|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; U_CONTROLLER|present_state.st_HEATING|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; U_CONTROLLER|present_state.st_RESET|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; U_CONTROLLER|present_state.st_RESET|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; U_CONTROLLER|present_state.st_RINTEXT|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; U_CONTROLLER|present_state.st_RINTEXT|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; U_CONTROLLER|present_state.st_STABLE|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:U_CLK_DIV|temp_clk ; Rise       ; U_CONTROLLER|present_state.st_STABLE|clk           ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'controller:U_CONTROLLER|present_state.st_CALC'                                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                    ;
+-------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controller:U_CONTROLLER|present_state.st_CALC ; Rise       ; U_CONTROLLER|WideOr6~0|combout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:U_CONTROLLER|present_state.st_CALC ; Rise       ; U_CONTROLLER|WideOr6~0|combout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controller:U_CONTROLLER|present_state.st_CALC ; Rise       ; U_CONTROLLER|WideOr6~0|datab              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:U_CONTROLLER|present_state.st_CALC ; Rise       ; U_CONTROLLER|WideOr6~0|datab              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controller:U_CONTROLLER|present_state.st_CALC ; Fall       ; U_CONTROLLER|WideOr8~0clkctrl|inclk[0]    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:U_CONTROLLER|present_state.st_CALC ; Fall       ; U_CONTROLLER|WideOr8~0clkctrl|inclk[0]    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controller:U_CONTROLLER|present_state.st_CALC ; Fall       ; U_CONTROLLER|WideOr8~0clkctrl|outclk      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:U_CONTROLLER|present_state.st_CALC ; Fall       ; U_CONTROLLER|WideOr8~0clkctrl|outclk      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controller:U_CONTROLLER|present_state.st_CALC ; Fall       ; U_CONTROLLER|WideOr8~0|combout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:U_CONTROLLER|present_state.st_CALC ; Fall       ; U_CONTROLLER|WideOr8~0|combout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controller:U_CONTROLLER|present_state.st_CALC ; Rise       ; U_CONTROLLER|WideOr8~0|datac              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:U_CONTROLLER|present_state.st_CALC ; Rise       ; U_CONTROLLER|WideOr8~0|datac              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controller:U_CONTROLLER|present_state.st_CALC ; Fall       ; U_CONTROLLER|cool_out|datac               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:U_CONTROLLER|present_state.st_CALC ; Fall       ; U_CONTROLLER|cool_out|datac               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controller:U_CONTROLLER|present_state.st_CALC ; Rise       ; U_CONTROLLER|enab_flags|datac             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:U_CONTROLLER|present_state.st_CALC ; Rise       ; U_CONTROLLER|enab_flags|datac             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controller:U_CONTROLLER|present_state.st_CALC ; Fall       ; U_CONTROLLER|heat_out|datac               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:U_CONTROLLER|present_state.st_CALC ; Fall       ; U_CONTROLLER|heat_out|datac               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controller:U_CONTROLLER|present_state.st_CALC ; Rise       ; U_CONTROLLER|present_state.st_CALC|regout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:U_CONTROLLER|present_state.st_CALC ; Rise       ; U_CONTROLLER|present_state.st_CALC|regout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controller:U_CONTROLLER|present_state.st_CALC ; Fall       ; U_CONTROLLER|stable_out|datac             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:U_CONTROLLER|present_state.st_CALC ; Fall       ; U_CONTROLLER|stable_out|datac             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controller:U_CONTROLLER|present_state.st_CALC ; Rise       ; controller:U_CONTROLLER|cool_out          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:U_CONTROLLER|present_state.st_CALC ; Rise       ; controller:U_CONTROLLER|cool_out          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controller:U_CONTROLLER|present_state.st_CALC ; Fall       ; controller:U_CONTROLLER|enab_flags        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:U_CONTROLLER|present_state.st_CALC ; Fall       ; controller:U_CONTROLLER|enab_flags        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controller:U_CONTROLLER|present_state.st_CALC ; Rise       ; controller:U_CONTROLLER|heat_out          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:U_CONTROLLER|present_state.st_CALC ; Rise       ; controller:U_CONTROLLER|heat_out          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controller:U_CONTROLLER|present_state.st_CALC ; Rise       ; controller:U_CONTROLLER|stable_out        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:U_CONTROLLER|present_state.st_CALC ; Rise       ; controller:U_CONTROLLER|stable_out        ;
+-------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'controller:U_CONTROLLER|present_state.st_RESET'                                                                                    ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                     ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controller:U_CONTROLLER|present_state.st_RESET ; Rise       ; U_CONTROLLER|WideOr5~0clkctrl|inclk[0]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:U_CONTROLLER|present_state.st_RESET ; Rise       ; U_CONTROLLER|WideOr5~0clkctrl|inclk[0]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controller:U_CONTROLLER|present_state.st_RESET ; Rise       ; U_CONTROLLER|WideOr5~0clkctrl|outclk       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:U_CONTROLLER|present_state.st_RESET ; Rise       ; U_CONTROLLER|WideOr5~0clkctrl|outclk       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controller:U_CONTROLLER|present_state.st_RESET ; Rise       ; U_CONTROLLER|WideOr5~0|combout             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:U_CONTROLLER|present_state.st_RESET ; Rise       ; U_CONTROLLER|WideOr5~0|combout             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controller:U_CONTROLLER|present_state.st_RESET ; Rise       ; U_CONTROLLER|WideOr5~0|dataa               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:U_CONTROLLER|present_state.st_RESET ; Rise       ; U_CONTROLLER|WideOr5~0|dataa               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controller:U_CONTROLLER|present_state.st_RESET ; Fall       ; U_CONTROLLER|WideOr6~0|combout             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:U_CONTROLLER|present_state.st_RESET ; Fall       ; U_CONTROLLER|WideOr6~0|combout             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controller:U_CONTROLLER|present_state.st_RESET ; Rise       ; U_CONTROLLER|WideOr6~0|dataa               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:U_CONTROLLER|present_state.st_RESET ; Rise       ; U_CONTROLLER|WideOr6~0|dataa               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controller:U_CONTROLLER|present_state.st_RESET ; Rise       ; U_CONTROLLER|enab_ext|datac                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:U_CONTROLLER|present_state.st_RESET ; Rise       ; U_CONTROLLER|enab_ext|datac                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controller:U_CONTROLLER|present_state.st_RESET ; Fall       ; U_CONTROLLER|enab_flags|datac              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:U_CONTROLLER|present_state.st_RESET ; Fall       ; U_CONTROLLER|enab_flags|datac              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controller:U_CONTROLLER|present_state.st_RESET ; Rise       ; U_CONTROLLER|enab_max|dataa                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:U_CONTROLLER|present_state.st_RESET ; Rise       ; U_CONTROLLER|enab_max|dataa                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controller:U_CONTROLLER|present_state.st_RESET ; Rise       ; U_CONTROLLER|present_state.st_RESET|regout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:U_CONTROLLER|present_state.st_RESET ; Rise       ; U_CONTROLLER|present_state.st_RESET|regout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controller:U_CONTROLLER|present_state.st_RESET ; Rise       ; controller:U_CONTROLLER|enab_ext           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:U_CONTROLLER|present_state.st_RESET ; Rise       ; controller:U_CONTROLLER|enab_ext           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controller:U_CONTROLLER|present_state.st_RESET ; Rise       ; controller:U_CONTROLLER|enab_flags         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:U_CONTROLLER|present_state.st_RESET ; Rise       ; controller:U_CONTROLLER|enab_flags         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controller:U_CONTROLLER|present_state.st_RESET ; Rise       ; controller:U_CONTROLLER|enab_max           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:U_CONTROLLER|present_state.st_RESET ; Rise       ; controller:U_CONTROLLER|enab_max           ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                           ;
+------------------+----------------------------------+--------+--------+------------+----------------------------------+
; Data Port        ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+------------------+----------------------------------+--------+--------+------------+----------------------------------+
; control_sw       ; clock_divider:U_CLK_DIV|temp_clk ; 3.078  ; 3.078  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
; temp_ext_max[*]  ; clock_divider:U_CLK_DIV|temp_clk ; 2.566  ; 2.566  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_ext_max[0] ; clock_divider:U_CLK_DIV|temp_clk ; 2.566  ; 2.566  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_ext_max[1] ; clock_divider:U_CLK_DIV|temp_clk ; 2.474  ; 2.474  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_ext_max[2] ; clock_divider:U_CLK_DIV|temp_clk ; 2.326  ; 2.326  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_ext_max[3] ; clock_divider:U_CLK_DIV|temp_clk ; 2.375  ; 2.375  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_ext_max[4] ; clock_divider:U_CLK_DIV|temp_clk ; 2.216  ; 2.216  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_ext_max[5] ; clock_divider:U_CLK_DIV|temp_clk ; 2.347  ; 2.347  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_ext_max[6] ; clock_divider:U_CLK_DIV|temp_clk ; -0.161 ; -0.161 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
; temp_int_min[*]  ; clock_divider:U_CLK_DIV|temp_clk ; 2.354  ; 2.354  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_int_min[0] ; clock_divider:U_CLK_DIV|temp_clk ; 2.339  ; 2.339  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_int_min[1] ; clock_divider:U_CLK_DIV|temp_clk ; 2.310  ; 2.310  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_int_min[2] ; clock_divider:U_CLK_DIV|temp_clk ; 2.306  ; 2.306  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_int_min[3] ; clock_divider:U_CLK_DIV|temp_clk ; 2.215  ; 2.215  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_int_min[4] ; clock_divider:U_CLK_DIV|temp_clk ; 2.230  ; 2.230  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_int_min[5] ; clock_divider:U_CLK_DIV|temp_clk ; 2.332  ; 2.332  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_int_min[6] ; clock_divider:U_CLK_DIV|temp_clk ; 2.354  ; 2.354  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
+------------------+----------------------------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+------------------+----------------------------------+--------+--------+------------+----------------------------------+
; Data Port        ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+------------------+----------------------------------+--------+--------+------------+----------------------------------+
; control_sw       ; clock_divider:U_CLK_DIV|temp_clk ; -1.962 ; -1.962 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
; temp_ext_max[*]  ; clock_divider:U_CLK_DIV|temp_clk ; 0.297  ; 0.297  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_ext_max[0] ; clock_divider:U_CLK_DIV|temp_clk ; -2.210 ; -2.210 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_ext_max[1] ; clock_divider:U_CLK_DIV|temp_clk ; -2.245 ; -2.245 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_ext_max[2] ; clock_divider:U_CLK_DIV|temp_clk ; -2.200 ; -2.200 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_ext_max[3] ; clock_divider:U_CLK_DIV|temp_clk ; -2.225 ; -2.225 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_ext_max[4] ; clock_divider:U_CLK_DIV|temp_clk ; -2.095 ; -2.095 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_ext_max[5] ; clock_divider:U_CLK_DIV|temp_clk ; -2.226 ; -2.226 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_ext_max[6] ; clock_divider:U_CLK_DIV|temp_clk ; 0.297  ; 0.297  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
; temp_int_min[*]  ; clock_divider:U_CLK_DIV|temp_clk ; -2.092 ; -2.092 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_int_min[0] ; clock_divider:U_CLK_DIV|temp_clk ; -2.114 ; -2.114 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_int_min[1] ; clock_divider:U_CLK_DIV|temp_clk ; -2.185 ; -2.185 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_int_min[2] ; clock_divider:U_CLK_DIV|temp_clk ; -2.186 ; -2.186 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_int_min[3] ; clock_divider:U_CLK_DIV|temp_clk ; -2.092 ; -2.092 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_int_min[4] ; clock_divider:U_CLK_DIV|temp_clk ; -2.097 ; -2.097 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_int_min[5] ; clock_divider:U_CLK_DIV|temp_clk ; -2.185 ; -2.185 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_int_min[6] ; clock_divider:U_CLK_DIV|temp_clk ; -2.233 ; -2.233 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
+------------------+----------------------------------+--------+--------+------------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                        ;
+---------------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; Data Port     ; Clock Port                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+---------------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; hex0[*]       ; clock_divider:U_CLK_DIV|temp_clk               ; 4.360 ; 4.360 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex0[0]      ; clock_divider:U_CLK_DIV|temp_clk               ; 4.253 ; 4.253 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex0[1]      ; clock_divider:U_CLK_DIV|temp_clk               ; 4.253 ; 4.253 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex0[2]      ; clock_divider:U_CLK_DIV|temp_clk               ; 4.266 ; 4.266 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex0[3]      ; clock_divider:U_CLK_DIV|temp_clk               ; 4.360 ; 4.360 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex0[4]      ; clock_divider:U_CLK_DIV|temp_clk               ; 4.264 ; 4.264 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex0[5]      ; clock_divider:U_CLK_DIV|temp_clk               ; 4.282 ; 4.282 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex0[6]      ; clock_divider:U_CLK_DIV|temp_clk               ; 4.278 ; 4.278 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
; hex1[*]       ; clock_divider:U_CLK_DIV|temp_clk               ; 4.506 ; 4.506 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex1[0]      ; clock_divider:U_CLK_DIV|temp_clk               ; 4.395 ; 4.395 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex1[1]      ; clock_divider:U_CLK_DIV|temp_clk               ; 4.397 ; 4.397 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex1[2]      ; clock_divider:U_CLK_DIV|temp_clk               ; 4.506 ; 4.506 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex1[3]      ; clock_divider:U_CLK_DIV|temp_clk               ; 4.378 ; 4.378 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex1[4]      ; clock_divider:U_CLK_DIV|temp_clk               ; 4.385 ; 4.385 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex1[5]      ; clock_divider:U_CLK_DIV|temp_clk               ; 4.372 ; 4.372 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex1[6]      ; clock_divider:U_CLK_DIV|temp_clk               ; 4.378 ; 4.378 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
; led_alert     ; clock_divider:U_CLK_DIV|temp_clk               ; 4.858 ; 4.858 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
; motor_pow_c   ; clock_divider:U_CLK_DIV|temp_clk               ; 5.970 ; 5.970 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
; motor_pow_h   ; clock_divider:U_CLK_DIV|temp_clk               ; 5.970 ; 5.970 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
; power_out[*]  ; clock_divider:U_CLK_DIV|temp_clk               ; 3.964 ; 3.964 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  power_out[0] ; clock_divider:U_CLK_DIV|temp_clk               ; 3.688 ; 3.688 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  power_out[1] ; clock_divider:U_CLK_DIV|temp_clk               ; 3.669 ; 3.669 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  power_out[2] ; clock_divider:U_CLK_DIV|temp_clk               ; 3.763 ; 3.763 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  power_out[3] ; clock_divider:U_CLK_DIV|temp_clk               ; 3.671 ; 3.671 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  power_out[4] ; clock_divider:U_CLK_DIV|temp_clk               ; 3.964 ; 3.964 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  power_out[5] ; clock_divider:U_CLK_DIV|temp_clk               ; 3.872 ; 3.872 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  power_out[6] ; clock_divider:U_CLK_DIV|temp_clk               ; 3.784 ; 3.784 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
; led_cool      ; controller:U_CONTROLLER|present_state.st_CALC  ; 3.442 ; 3.442 ; Rise       ; controller:U_CONTROLLER|present_state.st_CALC  ;
; led_heat      ; controller:U_CONTROLLER|present_state.st_CALC  ; 3.657 ; 3.657 ; Rise       ; controller:U_CONTROLLER|present_state.st_CALC  ;
; led_stable    ; controller:U_CONTROLLER|present_state.st_CALC  ; 3.554 ; 3.554 ; Rise       ; controller:U_CONTROLLER|present_state.st_CALC  ;
; led_alert     ; controller:U_CONTROLLER|present_state.st_CALC  ; 3.400 ; 3.400 ; Fall       ; controller:U_CONTROLLER|present_state.st_CALC  ;
; led_alert     ; controller:U_CONTROLLER|present_state.st_RESET ; 3.417 ; 3.417 ; Rise       ; controller:U_CONTROLLER|present_state.st_RESET ;
+---------------+------------------------------------------------+-------+-------+------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                ;
+---------------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; Data Port     ; Clock Port                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+---------------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; hex0[*]       ; clock_divider:U_CLK_DIV|temp_clk               ; 4.139 ; 4.139 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex0[0]      ; clock_divider:U_CLK_DIV|temp_clk               ; 4.139 ; 4.139 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex0[1]      ; clock_divider:U_CLK_DIV|temp_clk               ; 4.139 ; 4.139 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex0[2]      ; clock_divider:U_CLK_DIV|temp_clk               ; 4.162 ; 4.162 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex0[3]      ; clock_divider:U_CLK_DIV|temp_clk               ; 4.246 ; 4.246 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex0[4]      ; clock_divider:U_CLK_DIV|temp_clk               ; 4.161 ; 4.161 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex0[5]      ; clock_divider:U_CLK_DIV|temp_clk               ; 4.169 ; 4.169 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex0[6]      ; clock_divider:U_CLK_DIV|temp_clk               ; 4.171 ; 4.171 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
; hex1[*]       ; clock_divider:U_CLK_DIV|temp_clk               ; 4.259 ; 4.259 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex1[0]      ; clock_divider:U_CLK_DIV|temp_clk               ; 4.283 ; 4.283 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex1[1]      ; clock_divider:U_CLK_DIV|temp_clk               ; 4.286 ; 4.286 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex1[2]      ; clock_divider:U_CLK_DIV|temp_clk               ; 4.390 ; 4.390 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex1[3]      ; clock_divider:U_CLK_DIV|temp_clk               ; 4.265 ; 4.265 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex1[4]      ; clock_divider:U_CLK_DIV|temp_clk               ; 4.274 ; 4.274 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex1[5]      ; clock_divider:U_CLK_DIV|temp_clk               ; 4.259 ; 4.259 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex1[6]      ; clock_divider:U_CLK_DIV|temp_clk               ; 4.266 ; 4.266 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
; led_alert     ; clock_divider:U_CLK_DIV|temp_clk               ; 4.390 ; 4.390 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
; motor_pow_c   ; clock_divider:U_CLK_DIV|temp_clk               ; 4.734 ; 4.734 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
; motor_pow_h   ; clock_divider:U_CLK_DIV|temp_clk               ; 4.734 ; 4.734 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
; power_out[*]  ; clock_divider:U_CLK_DIV|temp_clk               ; 3.669 ; 3.669 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  power_out[0] ; clock_divider:U_CLK_DIV|temp_clk               ; 3.688 ; 3.688 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  power_out[1] ; clock_divider:U_CLK_DIV|temp_clk               ; 3.669 ; 3.669 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  power_out[2] ; clock_divider:U_CLK_DIV|temp_clk               ; 3.763 ; 3.763 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  power_out[3] ; clock_divider:U_CLK_DIV|temp_clk               ; 3.671 ; 3.671 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  power_out[4] ; clock_divider:U_CLK_DIV|temp_clk               ; 3.964 ; 3.964 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  power_out[5] ; clock_divider:U_CLK_DIV|temp_clk               ; 3.872 ; 3.872 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  power_out[6] ; clock_divider:U_CLK_DIV|temp_clk               ; 3.784 ; 3.784 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
; led_cool      ; controller:U_CONTROLLER|present_state.st_CALC  ; 3.442 ; 3.442 ; Rise       ; controller:U_CONTROLLER|present_state.st_CALC  ;
; led_heat      ; controller:U_CONTROLLER|present_state.st_CALC  ; 3.657 ; 3.657 ; Rise       ; controller:U_CONTROLLER|present_state.st_CALC  ;
; led_stable    ; controller:U_CONTROLLER|present_state.st_CALC  ; 3.554 ; 3.554 ; Rise       ; controller:U_CONTROLLER|present_state.st_CALC  ;
; led_alert     ; controller:U_CONTROLLER|present_state.st_CALC  ; 3.400 ; 3.400 ; Fall       ; controller:U_CONTROLLER|present_state.st_CALC  ;
; led_alert     ; controller:U_CONTROLLER|present_state.st_RESET ; 3.417 ; 3.417 ; Rise       ; controller:U_CONTROLLER|present_state.st_RESET ;
+---------------+------------------------------------------------+-------+-------+------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+-------------------------------------------------+---------+---------+----------+---------+---------------------+
; Clock                                           ; Setup   ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------+---------+---------+----------+---------+---------------------+
; Worst-case Slack                                ; -5.284  ; -2.556  ; N/A      ; N/A     ; -1.380              ;
;  clk_50MHz                                      ; -0.069  ; -2.556  ; N/A      ; N/A     ; -1.380              ;
;  clock_divider:U_CLK_DIV|temp_clk               ; -5.284  ; -1.802  ; N/A      ; N/A     ; -0.500              ;
;  controller:U_CONTROLLER|present_state.st_CALC  ; -0.083  ; -0.814  ; N/A      ; N/A     ; 0.500               ;
;  controller:U_CONTROLLER|present_state.st_RESET ; 0.359   ; -1.022  ; N/A      ; N/A     ; 0.500               ;
; Design-wide TNS                                 ; -71.711 ; -12.209 ; 0.0      ; 0.0     ; -46.38              ;
;  clk_50MHz                                      ; -0.146  ; -2.556  ; N/A      ; N/A     ; -5.380              ;
;  clock_divider:U_CLK_DIV|temp_clk               ; -71.340 ; -6.074  ; N/A      ; N/A     ; -41.000             ;
;  controller:U_CONTROLLER|present_state.st_CALC  ; -0.225  ; -0.814  ; N/A      ; N/A     ; 0.000               ;
;  controller:U_CONTROLLER|present_state.st_RESET ; 0.000   ; -2.765  ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------+---------+---------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+------------------+----------------------------------+-------+-------+------------+----------------------------------+
; Data Port        ; Clock Port                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+------------------+----------------------------------+-------+-------+------------+----------------------------------+
; control_sw       ; clock_divider:U_CLK_DIV|temp_clk ; 5.371 ; 5.371 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
; temp_ext_max[*]  ; clock_divider:U_CLK_DIV|temp_clk ; 4.771 ; 4.771 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_ext_max[0] ; clock_divider:U_CLK_DIV|temp_clk ; 4.771 ; 4.771 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_ext_max[1] ; clock_divider:U_CLK_DIV|temp_clk ; 4.551 ; 4.551 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_ext_max[2] ; clock_divider:U_CLK_DIV|temp_clk ; 4.237 ; 4.237 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_ext_max[3] ; clock_divider:U_CLK_DIV|temp_clk ; 4.321 ; 4.321 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_ext_max[4] ; clock_divider:U_CLK_DIV|temp_clk ; 3.997 ; 3.997 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_ext_max[5] ; clock_divider:U_CLK_DIV|temp_clk ; 4.265 ; 4.265 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_ext_max[6] ; clock_divider:U_CLK_DIV|temp_clk ; 0.173 ; 0.173 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
; temp_int_min[*]  ; clock_divider:U_CLK_DIV|temp_clk ; 4.265 ; 4.265 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_int_min[0] ; clock_divider:U_CLK_DIV|temp_clk ; 4.258 ; 4.258 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_int_min[1] ; clock_divider:U_CLK_DIV|temp_clk ; 4.234 ; 4.234 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_int_min[2] ; clock_divider:U_CLK_DIV|temp_clk ; 4.108 ; 4.108 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_int_min[3] ; clock_divider:U_CLK_DIV|temp_clk ; 3.989 ; 3.989 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_int_min[4] ; clock_divider:U_CLK_DIV|temp_clk ; 4.029 ; 4.029 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_int_min[5] ; clock_divider:U_CLK_DIV|temp_clk ; 4.246 ; 4.246 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_int_min[6] ; clock_divider:U_CLK_DIV|temp_clk ; 4.265 ; 4.265 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
+------------------+----------------------------------+-------+-------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+------------------+----------------------------------+--------+--------+------------+----------------------------------+
; Data Port        ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+------------------+----------------------------------+--------+--------+------------+----------------------------------+
; control_sw       ; clock_divider:U_CLK_DIV|temp_clk ; -1.962 ; -1.962 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
; temp_ext_max[*]  ; clock_divider:U_CLK_DIV|temp_clk ; 0.297  ; 0.297  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_ext_max[0] ; clock_divider:U_CLK_DIV|temp_clk ; -2.210 ; -2.210 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_ext_max[1] ; clock_divider:U_CLK_DIV|temp_clk ; -2.245 ; -2.245 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_ext_max[2] ; clock_divider:U_CLK_DIV|temp_clk ; -2.200 ; -2.200 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_ext_max[3] ; clock_divider:U_CLK_DIV|temp_clk ; -2.225 ; -2.225 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_ext_max[4] ; clock_divider:U_CLK_DIV|temp_clk ; -2.095 ; -2.095 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_ext_max[5] ; clock_divider:U_CLK_DIV|temp_clk ; -2.226 ; -2.226 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_ext_max[6] ; clock_divider:U_CLK_DIV|temp_clk ; 0.297  ; 0.297  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
; temp_int_min[*]  ; clock_divider:U_CLK_DIV|temp_clk ; -2.092 ; -2.092 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_int_min[0] ; clock_divider:U_CLK_DIV|temp_clk ; -2.114 ; -2.114 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_int_min[1] ; clock_divider:U_CLK_DIV|temp_clk ; -2.185 ; -2.185 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_int_min[2] ; clock_divider:U_CLK_DIV|temp_clk ; -2.186 ; -2.186 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_int_min[3] ; clock_divider:U_CLK_DIV|temp_clk ; -2.092 ; -2.092 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_int_min[4] ; clock_divider:U_CLK_DIV|temp_clk ; -2.097 ; -2.097 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_int_min[5] ; clock_divider:U_CLK_DIV|temp_clk ; -2.185 ; -2.185 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
;  temp_int_min[6] ; clock_divider:U_CLK_DIV|temp_clk ; -2.233 ; -2.233 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk ;
+------------------+----------------------------------+--------+--------+------------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                          ;
+---------------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; Data Port     ; Clock Port                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+---------------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; hex0[*]       ; clock_divider:U_CLK_DIV|temp_clk               ; 8.177  ; 8.177  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex0[0]      ; clock_divider:U_CLK_DIV|temp_clk               ; 7.948  ; 7.948  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex0[1]      ; clock_divider:U_CLK_DIV|temp_clk               ; 7.949  ; 7.949  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex0[2]      ; clock_divider:U_CLK_DIV|temp_clk               ; 7.960  ; 7.960  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex0[3]      ; clock_divider:U_CLK_DIV|temp_clk               ; 8.177  ; 8.177  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex0[4]      ; clock_divider:U_CLK_DIV|temp_clk               ; 7.955  ; 7.955  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex0[5]      ; clock_divider:U_CLK_DIV|temp_clk               ; 7.978  ; 7.978  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex0[6]      ; clock_divider:U_CLK_DIV|temp_clk               ; 7.973  ; 7.973  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
; hex1[*]       ; clock_divider:U_CLK_DIV|temp_clk               ; 8.443  ; 8.443  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex1[0]      ; clock_divider:U_CLK_DIV|temp_clk               ; 8.222  ; 8.222  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex1[1]      ; clock_divider:U_CLK_DIV|temp_clk               ; 8.225  ; 8.225  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex1[2]      ; clock_divider:U_CLK_DIV|temp_clk               ; 8.443  ; 8.443  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex1[3]      ; clock_divider:U_CLK_DIV|temp_clk               ; 8.157  ; 8.157  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex1[4]      ; clock_divider:U_CLK_DIV|temp_clk               ; 8.167  ; 8.167  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex1[5]      ; clock_divider:U_CLK_DIV|temp_clk               ; 8.176  ; 8.176  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex1[6]      ; clock_divider:U_CLK_DIV|temp_clk               ; 8.187  ; 8.187  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
; led_alert     ; clock_divider:U_CLK_DIV|temp_clk               ; 9.297  ; 9.297  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
; motor_pow_c   ; clock_divider:U_CLK_DIV|temp_clk               ; 11.774 ; 11.774 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
; motor_pow_h   ; clock_divider:U_CLK_DIV|temp_clk               ; 11.774 ; 11.774 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
; power_out[*]  ; clock_divider:U_CLK_DIV|temp_clk               ; 7.252  ; 7.252  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  power_out[0] ; clock_divider:U_CLK_DIV|temp_clk               ; 6.612  ; 6.612  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  power_out[1] ; clock_divider:U_CLK_DIV|temp_clk               ; 6.576  ; 6.576  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  power_out[2] ; clock_divider:U_CLK_DIV|temp_clk               ; 6.808  ; 6.808  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  power_out[3] ; clock_divider:U_CLK_DIV|temp_clk               ; 6.571  ; 6.571  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  power_out[4] ; clock_divider:U_CLK_DIV|temp_clk               ; 7.252  ; 7.252  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  power_out[5] ; clock_divider:U_CLK_DIV|temp_clk               ; 7.026  ; 7.026  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  power_out[6] ; clock_divider:U_CLK_DIV|temp_clk               ; 6.823  ; 6.823  ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
; led_cool      ; controller:U_CONTROLLER|present_state.st_CALC  ; 6.334  ; 6.334  ; Rise       ; controller:U_CONTROLLER|present_state.st_CALC  ;
; led_heat      ; controller:U_CONTROLLER|present_state.st_CALC  ; 6.800  ; 6.800  ; Rise       ; controller:U_CONTROLLER|present_state.st_CALC  ;
; led_stable    ; controller:U_CONTROLLER|present_state.st_CALC  ; 6.577  ; 6.577  ; Rise       ; controller:U_CONTROLLER|present_state.st_CALC  ;
; led_alert     ; controller:U_CONTROLLER|present_state.st_CALC  ; 6.869  ; 6.869  ; Fall       ; controller:U_CONTROLLER|present_state.st_CALC  ;
; led_alert     ; controller:U_CONTROLLER|present_state.st_RESET ; 6.909  ; 6.909  ; Rise       ; controller:U_CONTROLLER|present_state.st_RESET ;
+---------------+------------------------------------------------+--------+--------+------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                ;
+---------------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; Data Port     ; Clock Port                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+---------------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; hex0[*]       ; clock_divider:U_CLK_DIV|temp_clk               ; 4.139 ; 4.139 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex0[0]      ; clock_divider:U_CLK_DIV|temp_clk               ; 4.139 ; 4.139 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex0[1]      ; clock_divider:U_CLK_DIV|temp_clk               ; 4.139 ; 4.139 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex0[2]      ; clock_divider:U_CLK_DIV|temp_clk               ; 4.162 ; 4.162 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex0[3]      ; clock_divider:U_CLK_DIV|temp_clk               ; 4.246 ; 4.246 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex0[4]      ; clock_divider:U_CLK_DIV|temp_clk               ; 4.161 ; 4.161 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex0[5]      ; clock_divider:U_CLK_DIV|temp_clk               ; 4.169 ; 4.169 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex0[6]      ; clock_divider:U_CLK_DIV|temp_clk               ; 4.171 ; 4.171 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
; hex1[*]       ; clock_divider:U_CLK_DIV|temp_clk               ; 4.259 ; 4.259 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex1[0]      ; clock_divider:U_CLK_DIV|temp_clk               ; 4.283 ; 4.283 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex1[1]      ; clock_divider:U_CLK_DIV|temp_clk               ; 4.286 ; 4.286 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex1[2]      ; clock_divider:U_CLK_DIV|temp_clk               ; 4.390 ; 4.390 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex1[3]      ; clock_divider:U_CLK_DIV|temp_clk               ; 4.265 ; 4.265 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex1[4]      ; clock_divider:U_CLK_DIV|temp_clk               ; 4.274 ; 4.274 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex1[5]      ; clock_divider:U_CLK_DIV|temp_clk               ; 4.259 ; 4.259 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  hex1[6]      ; clock_divider:U_CLK_DIV|temp_clk               ; 4.266 ; 4.266 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
; led_alert     ; clock_divider:U_CLK_DIV|temp_clk               ; 4.390 ; 4.390 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
; motor_pow_c   ; clock_divider:U_CLK_DIV|temp_clk               ; 4.734 ; 4.734 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
; motor_pow_h   ; clock_divider:U_CLK_DIV|temp_clk               ; 4.734 ; 4.734 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
; power_out[*]  ; clock_divider:U_CLK_DIV|temp_clk               ; 3.669 ; 3.669 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  power_out[0] ; clock_divider:U_CLK_DIV|temp_clk               ; 3.688 ; 3.688 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  power_out[1] ; clock_divider:U_CLK_DIV|temp_clk               ; 3.669 ; 3.669 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  power_out[2] ; clock_divider:U_CLK_DIV|temp_clk               ; 3.763 ; 3.763 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  power_out[3] ; clock_divider:U_CLK_DIV|temp_clk               ; 3.671 ; 3.671 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  power_out[4] ; clock_divider:U_CLK_DIV|temp_clk               ; 3.964 ; 3.964 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  power_out[5] ; clock_divider:U_CLK_DIV|temp_clk               ; 3.872 ; 3.872 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
;  power_out[6] ; clock_divider:U_CLK_DIV|temp_clk               ; 3.784 ; 3.784 ; Rise       ; clock_divider:U_CLK_DIV|temp_clk               ;
; led_cool      ; controller:U_CONTROLLER|present_state.st_CALC  ; 3.442 ; 3.442 ; Rise       ; controller:U_CONTROLLER|present_state.st_CALC  ;
; led_heat      ; controller:U_CONTROLLER|present_state.st_CALC  ; 3.657 ; 3.657 ; Rise       ; controller:U_CONTROLLER|present_state.st_CALC  ;
; led_stable    ; controller:U_CONTROLLER|present_state.st_CALC  ; 3.554 ; 3.554 ; Rise       ; controller:U_CONTROLLER|present_state.st_CALC  ;
; led_alert     ; controller:U_CONTROLLER|present_state.st_CALC  ; 3.400 ; 3.400 ; Fall       ; controller:U_CONTROLLER|present_state.st_CALC  ;
; led_alert     ; controller:U_CONTROLLER|present_state.st_RESET ; 3.417 ; 3.417 ; Rise       ; controller:U_CONTROLLER|present_state.st_RESET ;
+---------------+------------------------------------------------+-------+-------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                             ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; clk_50MHz                                      ; clk_50MHz                                      ; 11       ; 0        ; 0        ; 0        ;
; clock_divider:U_CLK_DIV|temp_clk               ; clk_50MHz                                      ; 1        ; 1        ; 0        ; 0        ;
; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk               ; 9613     ; 0        ; 0        ; 0        ;
; controller:U_CONTROLLER|present_state.st_CALC  ; clock_divider:U_CLK_DIV|temp_clk               ; 4        ; 17       ; 0        ; 0        ;
; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk               ; 44       ; 3        ; 0        ; 0        ;
; clock_divider:U_CLK_DIV|temp_clk               ; controller:U_CONTROLLER|present_state.st_CALC  ; 3        ; 0        ; 0        ; 0        ;
; controller:U_CONTROLLER|present_state.st_CALC  ; controller:U_CONTROLLER|present_state.st_CALC  ; 0        ; 0        ; 1        ; 1        ;
; clock_divider:U_CLK_DIV|temp_clk               ; controller:U_CONTROLLER|present_state.st_RESET ; 2        ; 0        ; 0        ; 0        ;
; controller:U_CONTROLLER|present_state.st_CALC  ; controller:U_CONTROLLER|present_state.st_RESET ; 1        ; 1        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                              ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; clk_50MHz                                      ; clk_50MHz                                      ; 11       ; 0        ; 0        ; 0        ;
; clock_divider:U_CLK_DIV|temp_clk               ; clk_50MHz                                      ; 1        ; 1        ; 0        ; 0        ;
; clock_divider:U_CLK_DIV|temp_clk               ; clock_divider:U_CLK_DIV|temp_clk               ; 9613     ; 0        ; 0        ; 0        ;
; controller:U_CONTROLLER|present_state.st_CALC  ; clock_divider:U_CLK_DIV|temp_clk               ; 4        ; 17       ; 0        ; 0        ;
; controller:U_CONTROLLER|present_state.st_RESET ; clock_divider:U_CLK_DIV|temp_clk               ; 44       ; 3        ; 0        ; 0        ;
; clock_divider:U_CLK_DIV|temp_clk               ; controller:U_CONTROLLER|present_state.st_CALC  ; 3        ; 0        ; 0        ; 0        ;
; controller:U_CONTROLLER|present_state.st_CALC  ; controller:U_CONTROLLER|present_state.st_CALC  ; 0        ; 0        ; 1        ; 1        ;
; clock_divider:U_CLK_DIV|temp_clk               ; controller:U_CONTROLLER|present_state.st_RESET ; 2        ; 0        ; 0        ; 0        ;
; controller:U_CONTROLLER|present_state.st_CALC  ; controller:U_CONTROLLER|present_state.st_RESET ; 1        ; 1        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 16    ; 16   ;
; Unconstrained Input Port Paths  ; 78    ; 78   ;
; Unconstrained Output Ports      ; 27    ; 27   ;
; Unconstrained Output Port Paths ; 123   ; 123  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Dec 04 17:15:19 2025
Info: Command: quartus_sta controlador_termico -c controlador_termico
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 6 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'controlador_termico.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_divider:U_CLK_DIV|temp_clk clock_divider:U_CLK_DIV|temp_clk
    Info (332105): create_clock -period 1.000 -name controller:U_CONTROLLER|present_state.st_RESET controller:U_CONTROLLER|present_state.st_RESET
    Info (332105): create_clock -period 1.000 -name clk_50MHz clk_50MHz
    Info (332105): create_clock -period 1.000 -name controller:U_CONTROLLER|present_state.st_CALC controller:U_CONTROLLER|present_state.st_CALC
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.284
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.284       -71.340 clock_divider:U_CLK_DIV|temp_clk 
    Info (332119):    -0.083        -0.225 controller:U_CONTROLLER|present_state.st_CALC 
    Info (332119):    -0.069        -0.146 clk_50MHz 
    Info (332119):     0.359         0.000 controller:U_CONTROLLER|present_state.st_RESET 
Info (332146): Worst-case hold slack is -2.556
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.556        -2.556 clk_50MHz 
    Info (332119):    -1.802        -6.074 clock_divider:U_CLK_DIV|temp_clk 
    Info (332119):    -1.022        -2.765 controller:U_CONTROLLER|present_state.st_RESET 
    Info (332119):    -0.814        -0.814 controller:U_CONTROLLER|present_state.st_CALC 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380        -5.380 clk_50MHz 
    Info (332119):    -0.500       -41.000 clock_divider:U_CLK_DIV|temp_clk 
    Info (332119):     0.500         0.000 controller:U_CONTROLLER|present_state.st_CALC 
    Info (332119):     0.500         0.000 controller:U_CONTROLLER|present_state.st_RESET 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.794
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.794       -15.148 clock_divider:U_CLK_DIV|temp_clk 
    Info (332119):     0.433         0.000 controller:U_CONTROLLER|present_state.st_CALC 
    Info (332119):     0.450         0.000 controller:U_CONTROLLER|present_state.st_RESET 
    Info (332119):     0.508         0.000 clk_50MHz 
Info (332146): Worst-case hold slack is -1.596
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.596        -1.596 clk_50MHz 
    Info (332119):    -1.193        -5.686 clock_divider:U_CLK_DIV|temp_clk 
    Info (332119):    -0.583        -1.467 controller:U_CONTROLLER|present_state.st_RESET 
    Info (332119):    -0.343        -0.343 controller:U_CONTROLLER|present_state.st_CALC 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380        -5.380 clk_50MHz 
    Info (332119):    -0.500       -41.000 clock_divider:U_CLK_DIV|temp_clk 
    Info (332119):     0.500         0.000 controller:U_CONTROLLER|present_state.st_CALC 
    Info (332119):     0.500         0.000 controller:U_CONTROLLER|present_state.st_RESET 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 315 megabytes
    Info: Processing ended: Thu Dec 04 17:15:26 2025
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:02


