#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x157004080 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1570041f0 .scope module, "packet_stream_tb" "packet_stream_tb" 3 3;
 .timescale -9 -12;
v0x600001f1c2d0_0 .var "clk", 0 0;
v0x600001f1c360_0 .var "packet_in", 7 0;
v0x600001f1c3f0_0 .net "packet_valid", 0 0, v0x600001f1c120_0;  1 drivers
v0x600001f1c480_0 .net "parsed_data", 15 0, v0x600001f1c1b0_0;  1 drivers
v0x600001f1c510_0 .var "rst", 0 0;
S_0x157004360 .scope module, "uut" "packet_parser" 3 13, 4 1 0, S_0x1570041f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "packet_in";
    .port_info 3 /OUTPUT 16 "parsed_data";
    .port_info 4 /OUTPUT 1 "packet_valid";
v0x600001f1c000_0 .net "clk", 0 0, v0x600001f1c2d0_0;  1 drivers
v0x600001f1c090_0 .net "packet_in", 7 0, v0x600001f1c360_0;  1 drivers
v0x600001f1c120_0 .var "packet_valid", 0 0;
v0x600001f1c1b0_0 .var "parsed_data", 15 0;
v0x600001f1c240_0 .net "rst", 0 0, v0x600001f1c510_0;  1 drivers
E_0x600003818000 .event posedge, v0x600001f1c240_0, v0x600001f1c000_0;
    .scope S_0x157004360;
T_0 ;
    %wait E_0x600003818000;
    %load/vec4 v0x600001f1c240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001f1c1b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001f1c120_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x600001f1c090_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600001f1c1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001f1c120_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1570041f0;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v0x600001f1c2d0_0;
    %inv;
    %store/vec4 v0x600001f1c2d0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1570041f0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f1c2d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f1c510_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600001f1c360_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f1c510_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 165, 0, 8;
    %store/vec4 v0x600001f1c360_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 60, 0, 8;
    %store/vec4 v0x600001f1c360_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600001f1c360_0, 0, 8;
    %delay 10000, 0;
    %vpi_call/w 3 40 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1570041f0;
T_3 ;
    %vpi_call/w 3 45 "$monitor", "Time: %0t | packet_in: %h | parsed_data: %h | valid: %b", $time, v0x600001f1c360_0, v0x600001f1c480_0, v0x600001f1c3f0_0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "sim/packet_parser_tb.v";
    "src/packet_parser.v";
