// Seed: 1113874129
module module_0 (
    input tri1 id_0,
    input tri0 id_1
);
  tri0 id_3;
  assign id_3 = id_0;
  assign module_1.id_6 = 0;
  assign id_3 = 1;
  id_4(
      .id_0(1)
  );
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    output tri id_2,
    output supply1 id_3,
    input uwire id_4,
    input wand id_5,
    input tri0 id_6,
    output uwire id_7,
    output supply0 id_8,
    output wor id_9,
    output wand void id_10,
    input supply1 id_11,
    input uwire id_12,
    inout wor id_13
);
  assign id_3 = "" && 1'b0;
  module_0 modCall_1 (
      id_6,
      id_4
  );
  wire id_15 = (1'h0);
  wire id_16;
  supply1 id_17 = 1 == 1'b0 - 1;
  wire id_18;
  wire id_19, id_20;
endmodule
