/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Mar 20 12:52:48 2009
 *                 MD5 Checksum         4f0509cfa0b8fc4589050694b4a3e234
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7340/rdb/a0/bchp_moca_uart.h $
 * 
 * Hydra_Software_Devel/1   3/22/09 8:55p yuxiaz
 * PR53430: Initial version of header files.
 *
 ***************************************************************************/

#ifndef BCHP_MOCA_UART_H__
#define BCHP_MOCA_UART_H__

/***************************************************************************
 *MOCA_UART - MOCA_UART registers
 ***************************************************************************/
#define BCHP_MOCA_UART_RECEIVER_BUFFER           0x002a0c00 /* Receiver Buffer */
#define BCHP_MOCA_UART_TRANSMITTER_BUFFER        0x002a0c00 /* Transmitter Buffer */
#define BCHP_MOCA_UART_INTERRUPT_ENABLE          0x002a0c04 /* Interrupt_enable register */
#define BCHP_MOCA_UART_IIR                       0x002a0c08 /* Interrupt identification register. */
#define BCHP_MOCA_UART_FCR                       0x002a0c08 /* Fifo control register */
#define BCHP_MOCA_UART_LCR                       0x002a0c0c /* Line control register */
#define BCHP_MOCA_UART_MCR                       0x002a0c10 /* Modem control register. */
#define BCHP_MOCA_UART_LSR                       0x002a0c14 /* Line status register */
#define BCHP_MOCA_UART_MSR                       0x002a0c18 /* Modem Status Register */
#define BCHP_MOCA_UART_DEVISOR_1                 0x002a0c00 /* Divisor_1 register */
#define BCHP_MOCA_UART_DEVISOR_2                 0x002a0c04 /* Divisor_2 register */
#define BCHP_MOCA_UART_DEBUG1                    0x002a0c20 /* Debug_1 register */
#define BCHP_MOCA_UART_DEBUG2                    0x002a0c24 /* Debug_2 register. */

/***************************************************************************
 *RECEIVER_BUFFER - Receiver Buffer
 ***************************************************************************/
/* MOCA_UART :: RECEIVER_BUFFER :: reserved0 [31:08] */
#define BCHP_MOCA_UART_RECEIVER_BUFFER_reserved0_MASK              0xffffff00
#define BCHP_MOCA_UART_RECEIVER_BUFFER_reserved0_SHIFT             8

/* MOCA_UART :: RECEIVER_BUFFER :: data [07:00] */
#define BCHP_MOCA_UART_RECEIVER_BUFFER_data_MASK                   0x000000ff
#define BCHP_MOCA_UART_RECEIVER_BUFFER_data_SHIFT                  0

/***************************************************************************
 *TRANSMITTER_BUFFER - Transmitter Buffer
 ***************************************************************************/
/* MOCA_UART :: TRANSMITTER_BUFFER :: reserved0 [31:08] */
#define BCHP_MOCA_UART_TRANSMITTER_BUFFER_reserved0_MASK           0xffffff00
#define BCHP_MOCA_UART_TRANSMITTER_BUFFER_reserved0_SHIFT          8

/* MOCA_UART :: TRANSMITTER_BUFFER :: data [07:00] */
#define BCHP_MOCA_UART_TRANSMITTER_BUFFER_data_MASK                0x000000ff
#define BCHP_MOCA_UART_TRANSMITTER_BUFFER_data_SHIFT               0

/***************************************************************************
 *INTERRUPT_ENABLE - Interrupt_enable register
 ***************************************************************************/
/* MOCA_UART :: INTERRUPT_ENABLE :: reserved0 [31:04] */
#define BCHP_MOCA_UART_INTERRUPT_ENABLE_reserved0_MASK             0xfffffff0
#define BCHP_MOCA_UART_INTERRUPT_ENABLE_reserved0_SHIFT            4

/* MOCA_UART :: INTERRUPT_ENABLE :: ie_ml [03:03] */
#define BCHP_MOCA_UART_INTERRUPT_ENABLE_ie_ml_MASK                 0x00000008
#define BCHP_MOCA_UART_INTERRUPT_ENABLE_ie_ml_SHIFT                3

/* MOCA_UART :: INTERRUPT_ENABLE :: ie_rl [02:02] */
#define BCHP_MOCA_UART_INTERRUPT_ENABLE_ie_rl_MASK                 0x00000004
#define BCHP_MOCA_UART_INTERRUPT_ENABLE_ie_rl_SHIFT                2

/* MOCA_UART :: INTERRUPT_ENABLE :: ie_th [01:01] */
#define BCHP_MOCA_UART_INTERRUPT_ENABLE_ie_th_MASK                 0x00000002
#define BCHP_MOCA_UART_INTERRUPT_ENABLE_ie_th_SHIFT                1

/* MOCA_UART :: INTERRUPT_ENABLE :: ie_rd [00:00] */
#define BCHP_MOCA_UART_INTERRUPT_ENABLE_ie_rd_MASK                 0x00000001
#define BCHP_MOCA_UART_INTERRUPT_ENABLE_ie_rd_SHIFT                0

/***************************************************************************
 *IIR - Interrupt identification register.
 ***************************************************************************/
/* MOCA_UART :: IIR :: reserved0 [31:08] */
#define BCHP_MOCA_UART_IIR_reserved0_MASK                          0xffffff00
#define BCHP_MOCA_UART_IIR_reserved0_SHIFT                         8

/* MOCA_UART :: IIR :: set [07:06] */
#define BCHP_MOCA_UART_IIR_set_MASK                                0x000000c0
#define BCHP_MOCA_UART_IIR_set_SHIFT                               6

/* MOCA_UART :: IIR :: reserved1 [05:04] */
#define BCHP_MOCA_UART_IIR_reserved1_MASK                          0x00000030
#define BCHP_MOCA_UART_IIR_reserved1_SHIFT                         4

/* MOCA_UART :: IIR :: iir [03:01] */
#define BCHP_MOCA_UART_IIR_iir_MASK                                0x0000000e
#define BCHP_MOCA_UART_IIR_iir_SHIFT                               1

/* MOCA_UART :: IIR :: is [00:00] */
#define BCHP_MOCA_UART_IIR_is_MASK                                 0x00000001
#define BCHP_MOCA_UART_IIR_is_SHIFT                                0

/***************************************************************************
 *FCR - Fifo control register
 ***************************************************************************/
/* MOCA_UART :: FCR :: reserved0 [31:08] */
#define BCHP_MOCA_UART_FCR_reserved0_MASK                          0xffffff00
#define BCHP_MOCA_UART_FCR_reserved0_SHIFT                         8

/* MOCA_UART :: FCR :: it [07:06] */
#define BCHP_MOCA_UART_FCR_it_MASK                                 0x000000c0
#define BCHP_MOCA_UART_FCR_it_SHIFT                                6

/* MOCA_UART :: FCR :: reserved1 [05:03] */
#define BCHP_MOCA_UART_FCR_reserved1_MASK                          0x00000038
#define BCHP_MOCA_UART_FCR_reserved1_SHIFT                         3

/* MOCA_UART :: FCR :: tc [02:02] */
#define BCHP_MOCA_UART_FCR_tc_MASK                                 0x00000004
#define BCHP_MOCA_UART_FCR_tc_SHIFT                                2

/* MOCA_UART :: FCR :: rc [01:01] */
#define BCHP_MOCA_UART_FCR_rc_MASK                                 0x00000002
#define BCHP_MOCA_UART_FCR_rc_SHIFT                                1

/* MOCA_UART :: FCR :: ig [00:00] */
#define BCHP_MOCA_UART_FCR_ig_MASK                                 0x00000001
#define BCHP_MOCA_UART_FCR_ig_SHIFT                                0

/***************************************************************************
 *LCR - Line control register
 ***************************************************************************/
/* MOCA_UART :: LCR :: reserved0 [31:08] */
#define BCHP_MOCA_UART_LCR_reserved0_MASK                          0xffffff00
#define BCHP_MOCA_UART_LCR_reserved0_SHIFT                         8

/* MOCA_UART :: LCR :: dlab [07:07] */
#define BCHP_MOCA_UART_LCR_dlab_MASK                               0x00000080
#define BCHP_MOCA_UART_LCR_dlab_SHIFT                              7

/* MOCA_UART :: LCR :: bs [06:06] */
#define BCHP_MOCA_UART_LCR_bs_MASK                                 0x00000040
#define BCHP_MOCA_UART_LCR_bs_SHIFT                                6

/* MOCA_UART :: LCR :: spb [05:05] */
#define BCHP_MOCA_UART_LCR_spb_MASK                                0x00000020
#define BCHP_MOCA_UART_LCR_spb_SHIFT                               5

/* MOCA_UART :: LCR :: eps [04:04] */
#define BCHP_MOCA_UART_LCR_eps_MASK                                0x00000010
#define BCHP_MOCA_UART_LCR_eps_SHIFT                               4

/* MOCA_UART :: LCR :: pe [03:03] */
#define BCHP_MOCA_UART_LCR_pe_MASK                                 0x00000008
#define BCHP_MOCA_UART_LCR_pe_SHIFT                                3

/* MOCA_UART :: LCR :: sb [02:02] */
#define BCHP_MOCA_UART_LCR_sb_MASK                                 0x00000004
#define BCHP_MOCA_UART_LCR_sb_SHIFT                                2

/* MOCA_UART :: LCR :: nb [01:00] */
#define BCHP_MOCA_UART_LCR_nb_MASK                                 0x00000003
#define BCHP_MOCA_UART_LCR_nb_SHIFT                                0

/***************************************************************************
 *MCR - Modem control register.
 ***************************************************************************/
/* MOCA_UART :: MCR :: reserved0 [31:08] */
#define BCHP_MOCA_UART_MCR_reserved0_MASK                          0xffffff00
#define BCHP_MOCA_UART_MCR_reserved0_SHIFT                         8

/* MOCA_UART :: MCR :: ig [07:05] */
#define BCHP_MOCA_UART_MCR_ig_MASK                                 0x000000e0
#define BCHP_MOCA_UART_MCR_ig_SHIFT                                5

/* MOCA_UART :: MCR :: lbm [04:04] */
#define BCHP_MOCA_UART_MCR_lbm_MASK                                0x00000010
#define BCHP_MOCA_UART_MCR_lbm_SHIFT                               4

/* MOCA_UART :: MCR :: lb2 [03:03] */
#define BCHP_MOCA_UART_MCR_lb2_MASK                                0x00000008
#define BCHP_MOCA_UART_MCR_lb2_SHIFT                               3

/* MOCA_UART :: MCR :: lb1 [02:02] */
#define BCHP_MOCA_UART_MCR_lb1_MASK                                0x00000004
#define BCHP_MOCA_UART_MCR_lb1_SHIFT                               2

/* MOCA_UART :: MCR :: rts [01:01] */
#define BCHP_MOCA_UART_MCR_rts_MASK                                0x00000002
#define BCHP_MOCA_UART_MCR_rts_SHIFT                               1

/* MOCA_UART :: MCR :: dtr [00:00] */
#define BCHP_MOCA_UART_MCR_dtr_MASK                                0x00000001
#define BCHP_MOCA_UART_MCR_dtr_SHIFT                               0

/***************************************************************************
 *LSR - Line status register
 ***************************************************************************/
/* MOCA_UART :: LSR :: reserved0 [31:08] */
#define BCHP_MOCA_UART_LSR_reserved0_MASK                          0xffffff00
#define BCHP_MOCA_UART_LSR_reserved0_SHIFT                         8

/* MOCA_UART :: LSR :: err [07:07] */
#define BCHP_MOCA_UART_LSR_err_MASK                                0x00000080
#define BCHP_MOCA_UART_LSR_err_SHIFT                               7

/* MOCA_UART :: LSR :: tre [06:06] */
#define BCHP_MOCA_UART_LSR_tre_MASK                                0x00000040
#define BCHP_MOCA_UART_LSR_tre_SHIFT                               6

/* MOCA_UART :: LSR :: te [05:05] */
#define BCHP_MOCA_UART_LSR_te_MASK                                 0x00000020
#define BCHP_MOCA_UART_LSR_te_SHIFT                                5

/* MOCA_UART :: LSR :: bi [04:04] */
#define BCHP_MOCA_UART_LSR_bi_MASK                                 0x00000010
#define BCHP_MOCA_UART_LSR_bi_SHIFT                                4

/* MOCA_UART :: LSR :: fe [03:03] */
#define BCHP_MOCA_UART_LSR_fe_MASK                                 0x00000008
#define BCHP_MOCA_UART_LSR_fe_SHIFT                                3

/* MOCA_UART :: LSR :: pe [02:02] */
#define BCHP_MOCA_UART_LSR_pe_MASK                                 0x00000004
#define BCHP_MOCA_UART_LSR_pe_SHIFT                                2

/* MOCA_UART :: LSR :: oe [01:01] */
#define BCHP_MOCA_UART_LSR_oe_MASK                                 0x00000002
#define BCHP_MOCA_UART_LSR_oe_SHIFT                                1

/* MOCA_UART :: LSR :: dr [00:00] */
#define BCHP_MOCA_UART_LSR_dr_MASK                                 0x00000001
#define BCHP_MOCA_UART_LSR_dr_SHIFT                                0

/***************************************************************************
 *MSR - Modem Status Register
 ***************************************************************************/
/* MOCA_UART :: MSR :: reserved0 [31:08] */
#define BCHP_MOCA_UART_MSR_reserved0_MASK                          0xffffff00
#define BCHP_MOCA_UART_MSR_reserved0_SHIFT                         8

/* MOCA_UART :: MSR :: dcd [07:07] */
#define BCHP_MOCA_UART_MSR_dcd_MASK                                0x00000080
#define BCHP_MOCA_UART_MSR_dcd_SHIFT                               7

/* MOCA_UART :: MSR :: ri [06:06] */
#define BCHP_MOCA_UART_MSR_ri_MASK                                 0x00000040
#define BCHP_MOCA_UART_MSR_ri_SHIFT                                6

/* MOCA_UART :: MSR :: dtr [05:05] */
#define BCHP_MOCA_UART_MSR_dtr_MASK                                0x00000020
#define BCHP_MOCA_UART_MSR_dtr_SHIFT                               5

/* MOCA_UART :: MSR :: cts [04:04] */
#define BCHP_MOCA_UART_MSR_cts_MASK                                0x00000010
#define BCHP_MOCA_UART_MSR_cts_SHIFT                               4

/* MOCA_UART :: MSR :: ddcd [03:03] */
#define BCHP_MOCA_UART_MSR_ddcd_MASK                               0x00000008
#define BCHP_MOCA_UART_MSR_ddcd_SHIFT                              3

/* MOCA_UART :: MSR :: teri [02:02] */
#define BCHP_MOCA_UART_MSR_teri_MASK                               0x00000004
#define BCHP_MOCA_UART_MSR_teri_SHIFT                              2

/* MOCA_UART :: MSR :: ddsr [01:01] */
#define BCHP_MOCA_UART_MSR_ddsr_MASK                               0x00000002
#define BCHP_MOCA_UART_MSR_ddsr_SHIFT                              1

/* MOCA_UART :: MSR :: dcts [00:00] */
#define BCHP_MOCA_UART_MSR_dcts_MASK                               0x00000001
#define BCHP_MOCA_UART_MSR_dcts_SHIFT                              0

/***************************************************************************
 *DEVISOR_1 - Divisor_1 register
 ***************************************************************************/
/* MOCA_UART :: DEVISOR_1 :: reserved0 [31:08] */
#define BCHP_MOCA_UART_DEVISOR_1_reserved0_MASK                    0xffffff00
#define BCHP_MOCA_UART_DEVISOR_1_reserved0_SHIFT                   8

/* MOCA_UART :: DEVISOR_1 :: dl1 [07:00] */
#define BCHP_MOCA_UART_DEVISOR_1_dl1_MASK                          0x000000ff
#define BCHP_MOCA_UART_DEVISOR_1_dl1_SHIFT                         0

/***************************************************************************
 *DEVISOR_2 - Divisor_2 register
 ***************************************************************************/
/* MOCA_UART :: DEVISOR_2 :: reserved0 [31:08] */
#define BCHP_MOCA_UART_DEVISOR_2_reserved0_MASK                    0xffffff00
#define BCHP_MOCA_UART_DEVISOR_2_reserved0_SHIFT                   8

/* MOCA_UART :: DEVISOR_2 :: dl2 [07:00] */
#define BCHP_MOCA_UART_DEVISOR_2_dl2_MASK                          0x000000ff
#define BCHP_MOCA_UART_DEVISOR_2_dl2_SHIFT                         0

/***************************************************************************
 *DEBUG1 - Debug_1 register
 ***************************************************************************/
/* MOCA_UART :: DEBUG1 :: msr [31:24] */
#define BCHP_MOCA_UART_DEBUG1_msr_MASK                             0xff000000
#define BCHP_MOCA_UART_DEBUG1_msr_SHIFT                            24

/* MOCA_UART :: DEBUG1 :: lcr [23:16] */
#define BCHP_MOCA_UART_DEBUG1_lcr_MASK                             0x00ff0000
#define BCHP_MOCA_UART_DEBUG1_lcr_SHIFT                            16

/* MOCA_UART :: DEBUG1 :: iir [15:12] */
#define BCHP_MOCA_UART_DEBUG1_iir_MASK                             0x0000f000
#define BCHP_MOCA_UART_DEBUG1_iir_SHIFT                            12

/* MOCA_UART :: DEBUG1 :: ier [11:08] */
#define BCHP_MOCA_UART_DEBUG1_ier_MASK                             0x00000f00
#define BCHP_MOCA_UART_DEBUG1_ier_SHIFT                            8

/* MOCA_UART :: DEBUG1 :: lsr [07:00] */
#define BCHP_MOCA_UART_DEBUG1_lsr_MASK                             0x000000ff
#define BCHP_MOCA_UART_DEBUG1_lsr_SHIFT                            0

/***************************************************************************
 *DEBUG2 - Debug_2 register.
 ***************************************************************************/
/* MOCA_UART :: DEBUG2 :: reserved0 [31:24] */
#define BCHP_MOCA_UART_DEBUG2_reserved0_MASK                       0xff000000
#define BCHP_MOCA_UART_DEBUG2_reserved0_SHIFT                      24

/* MOCA_UART :: DEBUG2 :: fcr [23:19] */
#define BCHP_MOCA_UART_DEBUG2_fcr_MASK                             0x00f80000
#define BCHP_MOCA_UART_DEBUG2_fcr_SHIFT                            19

/* MOCA_UART :: DEBUG2 :: mcr [18:17] */
#define BCHP_MOCA_UART_DEBUG2_mcr_MASK                             0x00060000
#define BCHP_MOCA_UART_DEBUG2_mcr_SHIFT                            17

/* MOCA_UART :: DEBUG2 :: nr [16:12] */
#define BCHP_MOCA_UART_DEBUG2_nr_MASK                              0x0001f000
#define BCHP_MOCA_UART_DEBUG2_nr_SHIFT                             12

/* MOCA_UART :: DEBUG2 :: irfsm [11:08] */
#define BCHP_MOCA_UART_DEBUG2_irfsm_MASK                           0x00000f00
#define BCHP_MOCA_UART_DEBUG2_irfsm_SHIFT                          8

/* MOCA_UART :: DEBUG2 :: nt [07:03] */
#define BCHP_MOCA_UART_DEBUG2_nt_MASK                              0x000000f8
#define BCHP_MOCA_UART_DEBUG2_nt_SHIFT                             3

/* MOCA_UART :: DEBUG2 :: fsm [02:00] */
#define BCHP_MOCA_UART_DEBUG2_fsm_MASK                             0x00000007
#define BCHP_MOCA_UART_DEBUG2_fsm_SHIFT                            0

#endif /* #ifndef BCHP_MOCA_UART_H__ */

/* End of File */
