{
  "module_name": "mme_cmdq_regs.h",
  "hash_id": "e323be29b74aeea44f8f0ac3b62d77368da1ec35e68d70181b730c802e995b96",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/goya/asic_reg/mme_cmdq_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_MME_CMDQ_REGS_H_\n#define ASIC_REG_MME_CMDQ_REGS_H_\n\n \n\n#define mmMME_CMDQ_GLBL_CFG0                                         0xD9000\n\n#define mmMME_CMDQ_GLBL_CFG1                                         0xD9004\n\n#define mmMME_CMDQ_GLBL_PROT                                         0xD9008\n\n#define mmMME_CMDQ_GLBL_ERR_CFG                                      0xD900C\n\n#define mmMME_CMDQ_GLBL_ERR_ADDR_LO                                  0xD9010\n\n#define mmMME_CMDQ_GLBL_ERR_ADDR_HI                                  0xD9014\n\n#define mmMME_CMDQ_GLBL_ERR_WDATA                                    0xD9018\n\n#define mmMME_CMDQ_GLBL_SECURE_PROPS                                 0xD901C\n\n#define mmMME_CMDQ_GLBL_NON_SECURE_PROPS                             0xD9020\n\n#define mmMME_CMDQ_GLBL_STS0                                         0xD9024\n\n#define mmMME_CMDQ_GLBL_STS1                                         0xD9028\n\n#define mmMME_CMDQ_CQ_CFG0                                           0xD90B0\n\n#define mmMME_CMDQ_CQ_CFG1                                           0xD90B4\n\n#define mmMME_CMDQ_CQ_ARUSER                                         0xD90B8\n\n#define mmMME_CMDQ_CQ_PTR_LO                                         0xD90C0\n\n#define mmMME_CMDQ_CQ_PTR_HI                                         0xD90C4\n\n#define mmMME_CMDQ_CQ_TSIZE                                          0xD90C8\n\n#define mmMME_CMDQ_CQ_CTL                                            0xD90CC\n\n#define mmMME_CMDQ_CQ_PTR_LO_STS                                     0xD90D4\n\n#define mmMME_CMDQ_CQ_PTR_HI_STS                                     0xD90D8\n\n#define mmMME_CMDQ_CQ_TSIZE_STS                                      0xD90DC\n\n#define mmMME_CMDQ_CQ_CTL_STS                                        0xD90E0\n\n#define mmMME_CMDQ_CQ_STS0                                           0xD90E4\n\n#define mmMME_CMDQ_CQ_STS1                                           0xD90E8\n\n#define mmMME_CMDQ_CQ_RD_RATE_LIM_EN                                 0xD90F0\n\n#define mmMME_CMDQ_CQ_RD_RATE_LIM_RST_TOKEN                          0xD90F4\n\n#define mmMME_CMDQ_CQ_RD_RATE_LIM_SAT                                0xD90F8\n\n#define mmMME_CMDQ_CQ_RD_RATE_LIM_TOUT                               0xD90FC\n\n#define mmMME_CMDQ_CQ_IFIFO_CNT                                      0xD9108\n\n#define mmMME_CMDQ_CP_MSG_BASE0_ADDR_LO                              0xD9120\n\n#define mmMME_CMDQ_CP_MSG_BASE0_ADDR_HI                              0xD9124\n\n#define mmMME_CMDQ_CP_MSG_BASE1_ADDR_LO                              0xD9128\n\n#define mmMME_CMDQ_CP_MSG_BASE1_ADDR_HI                              0xD912C\n\n#define mmMME_CMDQ_CP_MSG_BASE2_ADDR_LO                              0xD9130\n\n#define mmMME_CMDQ_CP_MSG_BASE2_ADDR_HI                              0xD9134\n\n#define mmMME_CMDQ_CP_MSG_BASE3_ADDR_LO                              0xD9138\n\n#define mmMME_CMDQ_CP_MSG_BASE3_ADDR_HI                              0xD913C\n\n#define mmMME_CMDQ_CP_LDMA_TSIZE_OFFSET                              0xD9140\n\n#define mmMME_CMDQ_CP_LDMA_SRC_BASE_LO_OFFSET                        0xD9144\n\n#define mmMME_CMDQ_CP_LDMA_SRC_BASE_HI_OFFSET                        0xD9148\n\n#define mmMME_CMDQ_CP_LDMA_DST_BASE_LO_OFFSET                        0xD914C\n\n#define mmMME_CMDQ_CP_LDMA_DST_BASE_HI_OFFSET                        0xD9150\n\n#define mmMME_CMDQ_CP_LDMA_COMMIT_OFFSET                             0xD9154\n\n#define mmMME_CMDQ_CP_FENCE0_RDATA                                   0xD9158\n\n#define mmMME_CMDQ_CP_FENCE1_RDATA                                   0xD915C\n\n#define mmMME_CMDQ_CP_FENCE2_RDATA                                   0xD9160\n\n#define mmMME_CMDQ_CP_FENCE3_RDATA                                   0xD9164\n\n#define mmMME_CMDQ_CP_FENCE0_CNT                                     0xD9168\n\n#define mmMME_CMDQ_CP_FENCE1_CNT                                     0xD916C\n\n#define mmMME_CMDQ_CP_FENCE2_CNT                                     0xD9170\n\n#define mmMME_CMDQ_CP_FENCE3_CNT                                     0xD9174\n\n#define mmMME_CMDQ_CP_STS                                            0xD9178\n\n#define mmMME_CMDQ_CP_CURRENT_INST_LO                                0xD917C\n\n#define mmMME_CMDQ_CP_CURRENT_INST_HI                                0xD9180\n\n#define mmMME_CMDQ_CP_BARRIER_CFG                                    0xD9184\n\n#define mmMME_CMDQ_CP_DBG_0                                          0xD9188\n\n#define mmMME_CMDQ_CQ_BUF_ADDR                                       0xD9308\n\n#define mmMME_CMDQ_CQ_BUF_RDATA                                      0xD930C\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}