<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32_CMSIS: C:/Users/anilj/Desktop/cmsis/sorc/system/src/cmsis/system_stm32f10x.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32_CMSIS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('system__stm32f10x_8c_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">system_stm32f10x.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="system__stm32f10x_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f10x_8h.html">stm32f10x.h</a>&quot;</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#if defined (STM32F10X_LD_VL) || (defined STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">/* #define SYSCLK_FREQ_HSE    HSE_VALUE */</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor"> #define SYSCLK_FREQ_24MHz  24000000</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">/* #define SYSCLK_FREQ_HSE    HSE_VALUE */</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">/* #define SYSCLK_FREQ_24MHz  24000000 */</span> </div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">/* #define SYSCLK_FREQ_36MHz  36000000 */</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">/* #define SYSCLK_FREQ_48MHz  48000000 */</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">/* #define SYSCLK_FREQ_56MHz  56000000 */</span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___s_t_m32_f10x___system___private___defines.html#ga69649cc38f34627cfb48b51062ebd390">  115</a></span>&#160;<span class="preprocessor">#define SYSCLK_FREQ_72MHz  72000000</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#if defined (STM32F10X_HD) || (defined STM32F10X_XL) || (defined STM32F10X_HD_VL)</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">/* #define DATA_IN_ExtSRAM */</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">/* #define VECT_TAB_SRAM */</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___s_t_m32_f10x___system___private___defines.html#ga40e1495541cbb4acbe3f1819bd87a9fe">  128</a></span>&#160;<span class="preprocessor">#define VECT_TAB_OFFSET  0x0 </span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">*  Clock Definitions</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">*******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#ifdef SYSCLK_FREQ_HSE</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  uint32_t <a class="code" href="group___s_t_m32_f10x___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a>         = SYSCLK_FREQ_HSE;        </div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#elif defined SYSCLK_FREQ_24MHz</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  uint32_t <a class="code" href="group___s_t_m32_f10x___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a>         = SYSCLK_FREQ_24MHz;        </div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#elif defined SYSCLK_FREQ_36MHz</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  uint32_t <a class="code" href="group___s_t_m32_f10x___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a>         = SYSCLK_FREQ_36MHz;        </div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#elif defined SYSCLK_FREQ_48MHz</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  uint32_t <a class="code" href="group___s_t_m32_f10x___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a>         = SYSCLK_FREQ_48MHz;        </div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#elif defined SYSCLK_FREQ_56MHz</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  uint32_t <a class="code" href="group___s_t_m32_f10x___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a>         = SYSCLK_FREQ_56MHz;        </div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#elif defined SYSCLK_FREQ_72MHz</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  uint32_t <a class="code" href="group___s_t_m32_f10x___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a>         = <a class="code" href="group___s_t_m32_f10x___system___private___defines.html#ga69649cc38f34627cfb48b51062ebd390">SYSCLK_FREQ_72MHz</a>;        </div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___s_t_m32_f10x___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">  163</a></span>&#160;<span class="preprocessor">#else </span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">  uint32_t SystemCoreClock         = HSI_VALUE;        </span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t <a class="code" href="group___s_t_m32_f10x___system___private___variables.html#gacdc3ef54c0704c90e69a8a84fb2d970d">AHBPrescTable</a>[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> SetSysClock(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#ifdef SYSCLK_FREQ_HSE</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">void</span> SetSysClockToHSE(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#elif defined SYSCLK_FREQ_24MHz</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">void</span> SetSysClockTo24(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#elif defined SYSCLK_FREQ_36MHz</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">void</span> SetSysClockTo36(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#elif defined SYSCLK_FREQ_48MHz</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">void</span> SetSysClockTo48(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#elif defined SYSCLK_FREQ_56MHz</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">void</span> SetSysClockTo56(<span class="keywordtype">void</span>);  </div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#elif defined SYSCLK_FREQ_72MHz</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">void</span> SetSysClockTo72(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#ifdef DATA_IN_ExtSRAM</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">void</span> SystemInit_ExtMemCtl(<span class="keywordtype">void</span>); </div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DATA_IN_ExtSRAM */</span><span class="preprocessor"></span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_t_m32_f10x___system___private___functions.html#ga93f514700ccf00d08dbdcff7f1224eb2">SystemInit</a> (<span class="keywordtype">void</span>)</div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___s_t_m32_f10x___system___private___functions.html#ga93f514700ccf00d08dbdcff7f1224eb2">  213</a></span>&#160;{</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <span class="comment">/* Reset the RCC clock configuration to the default reset state(for debug purpose) */</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <span class="comment">/* Set HSION bit */</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= (uint32_t)0x00000001;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  <span class="comment">/* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#ifndef STM32F10X_CL</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp;= (uint32_t)0xF8FF0000;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp;= (uint32_t)0xF0FF0000;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_CL */</span><span class="preprocessor">   </span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  </div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <span class="comment">/* Reset HSEON, CSSON and PLLON bits */</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp;= (uint32_t)0xFEF6FFFF;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  <span class="comment">/* Reset HSEBYP bit */</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp;= (uint32_t)0xFFFBFFFF;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <span class="comment">/* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp;= (uint32_t)0xFF80FFFF;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#ifdef STM32F10X_CL</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <span class="comment">/* Reset PLL2ON and PLL3ON bits */</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp;= (uint32_t)0xEBFFFFFF;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  <span class="comment">/* Disable all interrupts and clear pending bits  */</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR = 0x00FF0000;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  <span class="comment">/* Reset CFGR2 register */</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR2 = 0x00000000;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  <span class="comment">/* Disable all interrupts and clear pending bits  */</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR = 0x009F0000;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  <span class="comment">/* Reset CFGR2 register */</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR2 = 0x00000000;      </div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  <span class="comment">/* Disable all interrupts and clear pending bits  */</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR = 0x009F0000;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_CL */</span><span class="preprocessor"></span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    </div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#if defined (STM32F10X_HD) || (defined STM32F10X_XL) || (defined STM32F10X_HD_VL)</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">  #ifdef DATA_IN_ExtSRAM</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    SystemInit_ExtMemCtl(); </div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">  #endif </span><span class="comment">/* DATA_IN_ExtSRAM */</span><span class="preprocessor"></span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#endif </span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  <span class="comment">/* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  <span class="comment">/* Configure the Flash Latency cycles and enable prefetch buffer */</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  SetSysClock();</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#ifdef VECT_TAB_SRAM</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;VTOR = <a class="code" href="group___peripheral__memory__map.html#ga05e8f3d2e5868754a7cd88614955aecc">SRAM_BASE</a> | <a class="code" href="group___s_t_m32_f10x___system___private___defines.html#ga40e1495541cbb4acbe3f1819bd87a9fe">VECT_TAB_OFFSET</a>; <span class="comment">/* Vector Table Relocation in Internal SRAM. */</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;VTOR = <a class="code" href="group___peripheral__memory__map.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">FLASH_BASE</a> | <a class="code" href="group___s_t_m32_f10x___system___private___defines.html#ga40e1495541cbb4acbe3f1819bd87a9fe">VECT_TAB_OFFSET</a>; <span class="comment">/* Vector Table Relocation in Internal FLASH. */</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#endif </span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;}</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_t_m32_f10x___system___private___functions.html#gae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a> (<span class="keywordtype">void</span>)</div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group___s_t_m32_f10x___system___private___functions.html#gae0c36a9591fe6e9c45ecb21a794f0f0f">  307</a></span>&#160;{</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  uint32_t tmp = 0, pllmull = 0, pllsource = 0;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#ifdef  STM32F10X_CL</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  uint32_t prediv1source = 0, prediv1factor = 0, prediv2factor = 0, pll2mull = 0;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_CL */</span><span class="preprocessor"></span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  uint32_t prediv1factor = 0;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_LD_VL or STM32F10X_MD_VL or STM32F10X_HD_VL */</span><span class="preprocessor"></span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;    </div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  <span class="comment">/* Get SYSCLK source -------------------------------------------------------*/</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;  tmp = <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;  </div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  <span class="keywordflow">switch</span> (tmp)</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  {</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    <span class="keywordflow">case</span> 0x00:  <span class="comment">/* HSI used as system clock */</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;      <a class="code" href="group___s_t_m32_f10x___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = <a class="code" href="group___library__configuration__section.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a>;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    <span class="keywordflow">case</span> 0x04:  <span class="comment">/* HSE used as system clock */</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;      <a class="code" href="group___s_t_m32_f10x___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = <a class="code" href="group___library__configuration__section.html#gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a>;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;    <span class="keywordflow">case</span> 0x08:  <span class="comment">/* PLL used as system clock */</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;      <span class="comment">/* Get PLL clock source and multiplication factor ----------------------*/</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;      pllmull = <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga9735c088436b547fff3baae2bbaa0426">RCC_CFGR_PLLMULL</a>;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;      pllsource = <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a>;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;      </div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#ifndef STM32F10X_CL      </span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;      pllmull = ( pllmull &gt;&gt; 18) + 2;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;      </div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;      <span class="keywordflow">if</span> (pllsource == 0x00)</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;      {</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;        <span class="comment">/* HSI oscillator clock divided by 2 selected as PLL clock entry */</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;        <a class="code" href="group___s_t_m32_f10x___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = (<a class="code" href="group___library__configuration__section.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a> &gt;&gt; 1) * pllmull;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;      }</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;      {</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor"> #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;       prediv1factor = (<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR2 &amp; RCC_CFGR2_PREDIV1) + 1;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;       <span class="comment">/* HSE oscillator clock selected as PREDIV1 clock entry */</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;       <a class="code" href="group___s_t_m32_f10x___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = (<a class="code" href="group___library__configuration__section.html#gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a> / prediv1factor) * pllmull; </div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor"> #else</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;        <span class="comment">/* HSE selected as PLL clock entry */</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;        <span class="keywordflow">if</span> ((<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga39cb6bd06fb93eed1e2fe9da0297810a">RCC_CFGR_PLLXTPRE</a>) != (uint32_t)<a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;        {<span class="comment">/* HSE oscillator clock divided by 2 */</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;          <a class="code" href="group___s_t_m32_f10x___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = (<a class="code" href="group___library__configuration__section.html#gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a> &gt;&gt; 1) * pllmull;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;        }</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;        {</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;          <a class="code" href="group___s_t_m32_f10x___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = <a class="code" href="group___library__configuration__section.html#gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a> * pllmull;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;        }</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor"> #endif</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;      }</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;      pllmull = pllmull &gt;&gt; 18;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;      </div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;      <span class="keywordflow">if</span> (pllmull != 0x0D)</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;      {</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;         pllmull += 2;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;      }</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;      { <span class="comment">/* PLL multiplication factor = PLL input clock * 6.5 */</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;        pllmull = 13 / 2; </div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;      }</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;            </div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;      <span class="keywordflow">if</span> (pllsource == 0x00)</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;      {</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;        <span class="comment">/* HSI oscillator clock divided by 2 selected as PLL clock entry */</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;        <a class="code" href="group___s_t_m32_f10x___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = (<a class="code" href="group___library__configuration__section.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a> &gt;&gt; 1) * pllmull;</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;      }</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;      {<span class="comment">/* PREDIV1 selected as PLL clock entry */</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;        </div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;        <span class="comment">/* Get PREDIV1 clock source and division factor */</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;        prediv1source = <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR2 &amp; RCC_CFGR2_PREDIV1SRC;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;        prediv1factor = (<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR2 &amp; RCC_CFGR2_PREDIV1) + 1;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;        </div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;        <span class="keywordflow">if</span> (prediv1source == 0)</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;        { </div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;          <span class="comment">/* HSE oscillator clock selected as PREDIV1 clock entry */</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;          <a class="code" href="group___s_t_m32_f10x___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = (<a class="code" href="group___library__configuration__section.html#gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a> / prediv1factor) * pllmull;          </div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;        }</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;        {<span class="comment">/* PLL2 clock selected as PREDIV1 clock entry */</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;          </div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;          <span class="comment">/* Get PREDIV2 division factor and PLL2 multiplication factor */</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;          prediv2factor = ((<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR2 &amp; RCC_CFGR2_PREDIV2) &gt;&gt; 4) + 1;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;          pll2mull = ((<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR2 &amp; RCC_CFGR2_PLL2MUL) &gt;&gt; 8 ) + 2; </div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;          <a class="code" href="group___s_t_m32_f10x___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = (((<a class="code" href="group___library__configuration__section.html#gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a> / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         </div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;        }</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;      }</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_CL */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;      <a class="code" href="group___s_t_m32_f10x___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = <a class="code" href="group___library__configuration__section.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a>;</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;  }</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;  </div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  <span class="comment">/* Compute HCLK clock frequency ----------------*/</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  <span class="comment">/* Get HCLK prescaler */</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;  tmp = <a class="code" href="group___s_t_m32_f10x___system___private___variables.html#gacdc3ef54c0704c90e69a8a84fb2d970d">AHBPrescTable</a>[((<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a>) &gt;&gt; 4)];</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;  <span class="comment">/* HCLK clock frequency */</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;  <a class="code" href="group___s_t_m32_f10x___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> &gt;&gt;= tmp;  </div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;}</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> SetSysClock(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;{</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">#ifdef SYSCLK_FREQ_HSE</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;  SetSysClockToHSE();</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#elif defined SYSCLK_FREQ_24MHz</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  SetSysClockTo24();</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">#elif defined SYSCLK_FREQ_36MHz</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  SetSysClockTo36();</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#elif defined SYSCLK_FREQ_48MHz</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;  SetSysClockTo48();</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">#elif defined SYSCLK_FREQ_56MHz</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;  SetSysClockTo56();  </div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor">#elif defined SYSCLK_FREQ_72MHz</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  SetSysClockTo72();</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160; </div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160; <span class="comment">/* If none of the define above is enabled, the HSI is used as System clock</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment">    source (default after reset) */</span> </div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;}</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">#ifdef DATA_IN_ExtSRAM</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="keywordtype">void</span> SystemInit_ExtMemCtl(<span class="keywordtype">void</span>) </div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;{</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;  <span class="comment">/* Enable FSMC clock */</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR = 0x00000114;</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;  </div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;  <span class="comment">/* Enable GPIOD, GPIOE, GPIOF and GPIOG clocks */</span>  </div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR = 0x000001E0;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;  </div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment">/* ---------------  SRAM Data lines, NOE and NWE configuration ---------------*/</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment">/*----------------  SRAM Address lines configuration -------------------------*/</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment">/*----------------  NOE and NWE configuration --------------------------------*/</span>  </div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment">/*----------------  NE3 configuration ----------------------------------------*/</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment">/*----------------  NBL0, NBL1 configuration ---------------------------------*/</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;  </div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>-&gt;CRL = 0x44BB44BB;  </div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>-&gt;CRH = 0xBBBBBBBB;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;  <a class="code" href="group___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>-&gt;CRL = 0xB44444BB;  </div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;  <a class="code" href="group___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>-&gt;CRH = 0xBBBBBBBB;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga43c3022dede7c9db7a58d3c3409dbc8d">GPIOF</a>-&gt;CRL = 0x44BBBBBB;  </div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga43c3022dede7c9db7a58d3c3409dbc8d">GPIOF</a>-&gt;CRH = 0xBBBB4444;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga02a2a23a32f9b02166a8c64012842414">GPIOG</a>-&gt;CRL = 0x44BBBBBB;  </div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga02a2a23a32f9b02166a8c64012842414">GPIOG</a>-&gt;CRH = 0x44444B44;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;   </div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment">/*----------------  FSMC Configuration ---------------------------------------*/</span>  </div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment">/*----------------  Enable FSMC Bank1_SRAM Bank ------------------------------*/</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;  </div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga2a759bad07fe730c99f9e1490e646220">FSMC_Bank1</a>-&gt;BTCR[4] = 0x00001011;</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga2a759bad07fe730c99f9e1490e646220">FSMC_Bank1</a>-&gt;BTCR[5] = 0x00000200;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;}</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DATA_IN_ExtSRAM */</span><span class="preprocessor"></span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">#ifdef SYSCLK_FREQ_HSE</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> SetSysClockToHSE(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;{</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t StartUpCounter = 0, HSEStatus = 0;</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;  </div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;  <span class="comment">/* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/</span>    </div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;  <span class="comment">/* Enable HSE */</span>    </div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= ((uint32_t)<a class="code" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>);</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160; </div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;  <span class="comment">/* Wait till HSE is ready and if Time out is reached exit */</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;  <span class="keywordflow">do</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;  {</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;    HSEStatus = <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>;</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;    StartUpCounter++;  </div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;  } <span class="keywordflow">while</span>((HSEStatus == 0) &amp;&amp; (StartUpCounter != <a class="code" href="group___library__configuration__section.html#ga68ecbc9b0a1a40a1ec9d18d5e9747c4f">HSE_STARTUP_TIMEOUT</a>));</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;  <span class="keywordflow">if</span> ((<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>) != <a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;  {</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;    HSEStatus = (uint32_t)0x01;</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;  }</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;  {</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;    HSEStatus = (uint32_t)0x00;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;  }  </div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;  <span class="keywordflow">if</span> (HSEStatus == (uint32_t)0x01)</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;  {</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">#if !defined STM32F10X_LD_VL &amp;&amp; !defined STM32F10X_MD_VL &amp;&amp; !defined STM32F10X_HD_VL</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;    <span class="comment">/* Enable Prefetch Buffer */</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;ACR |= <a class="code" href="group___peripheral___registers___bits___definition.html#ga5285ab198307213dce0629f9b7c6fc86">FLASH_ACR_PRFTBE</a>;</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;    <span class="comment">/* Flash 0 wait state */</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;ACR &amp;= (uint32_t)((uint32_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#gaef5e44cbb084160a6004ca9951ec7318">FLASH_ACR_LATENCY</a>);</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">#ifndef STM32F10X_CL</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;ACR |= (uint32_t)<a class="code" href="group___peripheral___registers___bits___definition.html#ga6560c1d58df18c8740d70591bf7bc1ad">FLASH_ACR_LATENCY_0</a>;</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="group___library__configuration__section.html#gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a> &lt;= 24000000)</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;    {</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;      <a class="code" href="group___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;ACR |= (uint32_t)<a class="code" href="group___peripheral___registers___bits___definition.html#ga6560c1d58df18c8740d70591bf7bc1ad">FLASH_ACR_LATENCY_0</a>;</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;    }</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;    {</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;      <a class="code" href="group___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;ACR |= (uint32_t)<a class="code" href="group___peripheral___registers___bits___definition.html#ga85155f5d3f34ebe83989513793498c72">FLASH_ACR_LATENCY_1</a>;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;    }</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_CL */</span><span class="preprocessor"></span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160; </div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;    <span class="comment">/* HCLK = SYSCLK */</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (uint32_t)<a class="code" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</a>;</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;      </div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;    <span class="comment">/* PCLK2 = HCLK */</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (uint32_t)<a class="code" href="group___peripheral___registers___bits___definition.html#ga247aebf1999a38ea07785558d277bb1a">RCC_CFGR_PPRE2_DIV1</a>;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;    </div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;    <span class="comment">/* PCLK1 = HCLK */</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (uint32_t)<a class="code" href="group___peripheral___registers___bits___definition.html#gac8f6562bb2ecf65055a2f42cbb48ef11">RCC_CFGR_PPRE1_DIV1</a>;</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;    </div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;    <span class="comment">/* Select HSE as system clock source */</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp;= (uint32_t)((uint32_t)~(<a class="code" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>));</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (uint32_t)<a class="code" href="group___peripheral___registers___bits___definition.html#gafb563f217242d969f4355d0818fde705">RCC_CFGR_SW_HSE</a>;    </div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;    <span class="comment">/* Wait till HSE is used as system clock source */</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;    <span class="keywordflow">while</span> ((<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; (uint32_t)<a class="code" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>) != (uint32_t)0x04)</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;    {</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;    }</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;  }</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;  { <span class="comment">/* If HSE fails to start-up, the application will have wrong clock </span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment">         configuration. User can add here some code to deal with this error */</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;  }  </div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;}</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor">#elif defined SYSCLK_FREQ_24MHz</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> SetSysClockTo24(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;{</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t StartUpCounter = 0, HSEStatus = 0;</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;  </div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;  <span class="comment">/* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/</span>    </div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;  <span class="comment">/* Enable HSE */</span>    </div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= ((uint32_t)<a class="code" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>);</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160; </div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;  <span class="comment">/* Wait till HSE is ready and if Time out is reached exit */</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;  <span class="keywordflow">do</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;  {</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;    HSEStatus = <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>;</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;    StartUpCounter++;  </div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;  } <span class="keywordflow">while</span>((HSEStatus == 0) &amp;&amp; (StartUpCounter != <a class="code" href="group___library__configuration__section.html#ga68ecbc9b0a1a40a1ec9d18d5e9747c4f">HSE_STARTUP_TIMEOUT</a>));</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;  <span class="keywordflow">if</span> ((<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>) != <a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;  {</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;    HSEStatus = (uint32_t)0x01;</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;  }</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;  {</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;    HSEStatus = (uint32_t)0x00;</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;  }  </div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;  <span class="keywordflow">if</span> (HSEStatus == (uint32_t)0x01)</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;  {</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor">#if !defined STM32F10X_LD_VL &amp;&amp; !defined STM32F10X_MD_VL &amp;&amp; !defined STM32F10X_HD_VL </span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;    <span class="comment">/* Enable Prefetch Buffer */</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;ACR |= <a class="code" href="group___peripheral___registers___bits___definition.html#ga5285ab198307213dce0629f9b7c6fc86">FLASH_ACR_PRFTBE</a>;</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;    <span class="comment">/* Flash 0 wait state */</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;ACR &amp;= (uint32_t)((uint32_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#gaef5e44cbb084160a6004ca9951ec7318">FLASH_ACR_LATENCY</a>);</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;ACR |= (uint32_t)<a class="code" href="group___peripheral___registers___bits___definition.html#ga6560c1d58df18c8740d70591bf7bc1ad">FLASH_ACR_LATENCY_0</a>;    </div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160; </div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;    <span class="comment">/* HCLK = SYSCLK */</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (uint32_t)<a class="code" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</a>;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;      </div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;    <span class="comment">/* PCLK2 = HCLK */</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (uint32_t)<a class="code" href="group___peripheral___registers___bits___definition.html#ga247aebf1999a38ea07785558d277bb1a">RCC_CFGR_PPRE2_DIV1</a>;</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;    </div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;    <span class="comment">/* PCLK1 = HCLK */</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (uint32_t)<a class="code" href="group___peripheral___registers___bits___definition.html#gac8f6562bb2ecf65055a2f42cbb48ef11">RCC_CFGR_PPRE1_DIV1</a>;</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;    </div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor">#ifdef STM32F10X_CL</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;    <span class="comment">/* Configure PLLs ------------------------------------------------------*/</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;    <span class="comment">/* PLL configuration: PLLCLK = PREDIV1 * 6 = 24 MHz */</span> </div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp;= (uint32_t)~(<a class="code" href="group___peripheral___registers___bits___definition.html#ga39cb6bd06fb93eed1e2fe9da0297810a">RCC_CFGR_PLLXTPRE</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga9735c088436b547fff3baae2bbaa0426">RCC_CFGR_PLLMULL</a>);</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | </div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;                            <a class="code" href="group___peripheral___registers___bits___definition.html#ga5ea3b717fd226bc6ff5a78b711c051eb">RCC_CFGR_PLLMULL6</a>); </div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;    <span class="comment">/* PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;    <span class="comment">/* PREDIV1 configuration: PREDIV1CLK = PLL2 / 10 = 4 MHz */</span>       </div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR2 &amp;= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL |</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;                              RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 |</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;                             RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV10);</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;  </div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;    <span class="comment">/* Enable PLL2 */</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= RCC_CR_PLL2ON;</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;    <span class="comment">/* Wait till PLL2 is ready */</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;    <span class="keywordflow">while</span>((<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; RCC_CR_PLL2RDY) == 0)</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;    {</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;    }   </div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor">#elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;    <span class="comment">/*  PLL configuration:  = (HSE / 2) * 6 = 24 MHz */</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp;= (uint32_t)((uint32_t)~(<a class="code" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga39cb6bd06fb93eed1e2fe9da0297810a">RCC_CFGR_PLLXTPRE</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga9735c088436b547fff3baae2bbaa0426">RCC_CFGR_PLLMULL</a>));</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_PREDIV1 | RCC_CFGR_PLLXTPRE_PREDIV1_Div2 | <a class="code" href="group___peripheral___registers___bits___definition.html#ga5ea3b717fd226bc6ff5a78b711c051eb">RCC_CFGR_PLLMULL6</a>);</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor">#else    </span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;    <span class="comment">/*  PLL configuration:  = (HSE / 2) * 6 = 24 MHz */</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp;= (uint32_t)((uint32_t)~(<a class="code" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga39cb6bd06fb93eed1e2fe9da0297810a">RCC_CFGR_PLLXTPRE</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga9735c088436b547fff3baae2bbaa0426">RCC_CFGR_PLLMULL</a>));</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (uint32_t)(<a class="code" href="group___peripheral___registers___bits___definition.html#ga5fd58409765f79b08b2b5d86a2c322f4">RCC_CFGR_PLLSRC_HSE</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga08ff9511dabb7140e85b2b9260087ba8">RCC_CFGR_PLLXTPRE_HSE_Div2</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga5ea3b717fd226bc6ff5a78b711c051eb">RCC_CFGR_PLLMULL6</a>);</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_CL */</span><span class="preprocessor"></span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;    <span class="comment">/* Enable PLL */</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= <a class="code" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>;</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;    <span class="comment">/* Wait till PLL is ready */</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;    <span class="keywordflow">while</span>((<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>) == 0)</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;    {</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;    }</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;    <span class="comment">/* Select PLL as system clock source */</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp;= (uint32_t)((uint32_t)~(<a class="code" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>));</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (uint32_t)<a class="code" href="group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</a>;    </div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;    <span class="comment">/* Wait till PLL is used as system clock source */</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;    <span class="keywordflow">while</span> ((<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; (uint32_t)<a class="code" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>) != (uint32_t)0x08)</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;    {</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;    }</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;  }</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;  { <span class="comment">/* If HSE fails to start-up, the application will have wrong clock </span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="comment">         configuration. User can add here some code to deal with this error */</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;  } </div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;}</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor">#elif defined SYSCLK_FREQ_36MHz</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> SetSysClockTo36(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;{</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t StartUpCounter = 0, HSEStatus = 0;</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;  </div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;  <span class="comment">/* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/</span>    </div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;  <span class="comment">/* Enable HSE */</span>    </div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= ((uint32_t)<a class="code" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>);</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160; </div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;  <span class="comment">/* Wait till HSE is ready and if Time out is reached exit */</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;  <span class="keywordflow">do</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;  {</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;    HSEStatus = <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>;</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;    StartUpCounter++;  </div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;  } <span class="keywordflow">while</span>((HSEStatus == 0) &amp;&amp; (StartUpCounter != <a class="code" href="group___library__configuration__section.html#ga68ecbc9b0a1a40a1ec9d18d5e9747c4f">HSE_STARTUP_TIMEOUT</a>));</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;  <span class="keywordflow">if</span> ((<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>) != <a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;  {</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;    HSEStatus = (uint32_t)0x01;</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;  }</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;  {</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;    HSEStatus = (uint32_t)0x00;</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;  }  </div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;  <span class="keywordflow">if</span> (HSEStatus == (uint32_t)0x01)</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;  {</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;    <span class="comment">/* Enable Prefetch Buffer */</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;ACR |= <a class="code" href="group___peripheral___registers___bits___definition.html#ga5285ab198307213dce0629f9b7c6fc86">FLASH_ACR_PRFTBE</a>;</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;    <span class="comment">/* Flash 1 wait state */</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;ACR &amp;= (uint32_t)((uint32_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#gaef5e44cbb084160a6004ca9951ec7318">FLASH_ACR_LATENCY</a>);</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;ACR |= (uint32_t)<a class="code" href="group___peripheral___registers___bits___definition.html#ga85155f5d3f34ebe83989513793498c72">FLASH_ACR_LATENCY_1</a>;    </div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160; </div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;    <span class="comment">/* HCLK = SYSCLK */</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (uint32_t)<a class="code" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</a>;</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;      </div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;    <span class="comment">/* PCLK2 = HCLK */</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (uint32_t)<a class="code" href="group___peripheral___registers___bits___definition.html#ga247aebf1999a38ea07785558d277bb1a">RCC_CFGR_PPRE2_DIV1</a>;</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;    </div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;    <span class="comment">/* PCLK1 = HCLK */</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (uint32_t)<a class="code" href="group___peripheral___registers___bits___definition.html#gac8f6562bb2ecf65055a2f42cbb48ef11">RCC_CFGR_PPRE1_DIV1</a>;</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;    </div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#ifdef STM32F10X_CL</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;    <span class="comment">/* Configure PLLs ------------------------------------------------------*/</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;    </div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;    <span class="comment">/* PLL configuration: PLLCLK = PREDIV1 * 9 = 36 MHz */</span> </div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp;= (uint32_t)~(<a class="code" href="group___peripheral___registers___bits___definition.html#ga39cb6bd06fb93eed1e2fe9da0297810a">RCC_CFGR_PLLXTPRE</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga9735c088436b547fff3baae2bbaa0426">RCC_CFGR_PLLMULL</a>);</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | </div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;                            <a class="code" href="group___peripheral___registers___bits___definition.html#ga384c396ec051b958c9a5781c13faf7e5">RCC_CFGR_PLLMULL9</a>); </div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;    <span class="comment">/* PREDIV1 configuration: PREDIV1CLK = PLL2 / 10 = 4 MHz */</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;        </div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR2 &amp;= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL |</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;                              RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 |</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;                             RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV10);</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;  </div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;    <span class="comment">/* Enable PLL2 */</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= RCC_CR_PLL2ON;</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;    <span class="comment">/* Wait till PLL2 is ready */</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;    <span class="keywordflow">while</span>((<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; RCC_CR_PLL2RDY) == 0)</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;    {</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;    }</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;    </div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor">#else    </span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;    <span class="comment">/*  PLL configuration: PLLCLK = (HSE / 2) * 9 = 36 MHz */</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp;= (uint32_t)((uint32_t)~(<a class="code" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga39cb6bd06fb93eed1e2fe9da0297810a">RCC_CFGR_PLLXTPRE</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga9735c088436b547fff3baae2bbaa0426">RCC_CFGR_PLLMULL</a>));</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (uint32_t)(<a class="code" href="group___peripheral___registers___bits___definition.html#ga5fd58409765f79b08b2b5d86a2c322f4">RCC_CFGR_PLLSRC_HSE</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga08ff9511dabb7140e85b2b9260087ba8">RCC_CFGR_PLLXTPRE_HSE_Div2</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga384c396ec051b958c9a5781c13faf7e5">RCC_CFGR_PLLMULL9</a>);</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_CL */</span><span class="preprocessor"></span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;    <span class="comment">/* Enable PLL */</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= <a class="code" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>;</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;    <span class="comment">/* Wait till PLL is ready */</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;    <span class="keywordflow">while</span>((<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>) == 0)</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;    {</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;    }</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;    <span class="comment">/* Select PLL as system clock source */</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp;= (uint32_t)((uint32_t)~(<a class="code" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>));</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (uint32_t)<a class="code" href="group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</a>;    </div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;    <span class="comment">/* Wait till PLL is used as system clock source */</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;    <span class="keywordflow">while</span> ((<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; (uint32_t)<a class="code" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>) != (uint32_t)0x08)</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;    {</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;    }</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;  }</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;  { <span class="comment">/* If HSE fails to start-up, the application will have wrong clock </span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="comment">         configuration. User can add here some code to deal with this error */</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;  } </div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;}</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor">#elif defined SYSCLK_FREQ_48MHz</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> SetSysClockTo48(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;{</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t StartUpCounter = 0, HSEStatus = 0;</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;  </div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;  <span class="comment">/* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/</span>    </div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;  <span class="comment">/* Enable HSE */</span>    </div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= ((uint32_t)<a class="code" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>);</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160; </div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;  <span class="comment">/* Wait till HSE is ready and if Time out is reached exit */</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;  <span class="keywordflow">do</span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;  {</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;    HSEStatus = <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>;</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;    StartUpCounter++;  </div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;  } <span class="keywordflow">while</span>((HSEStatus == 0) &amp;&amp; (StartUpCounter != <a class="code" href="group___library__configuration__section.html#ga68ecbc9b0a1a40a1ec9d18d5e9747c4f">HSE_STARTUP_TIMEOUT</a>));</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;  <span class="keywordflow">if</span> ((<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>) != <a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;  {</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;    HSEStatus = (uint32_t)0x01;</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;  }</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;  {</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;    HSEStatus = (uint32_t)0x00;</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;  }  </div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;  <span class="keywordflow">if</span> (HSEStatus == (uint32_t)0x01)</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;  {</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;    <span class="comment">/* Enable Prefetch Buffer */</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;ACR |= <a class="code" href="group___peripheral___registers___bits___definition.html#ga5285ab198307213dce0629f9b7c6fc86">FLASH_ACR_PRFTBE</a>;</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;    <span class="comment">/* Flash 1 wait state */</span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;ACR &amp;= (uint32_t)((uint32_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#gaef5e44cbb084160a6004ca9951ec7318">FLASH_ACR_LATENCY</a>);</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;ACR |= (uint32_t)<a class="code" href="group___peripheral___registers___bits___definition.html#ga85155f5d3f34ebe83989513793498c72">FLASH_ACR_LATENCY_1</a>;    </div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160; </div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;    <span class="comment">/* HCLK = SYSCLK */</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (uint32_t)<a class="code" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</a>;</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;      </div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;    <span class="comment">/* PCLK2 = HCLK */</span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (uint32_t)<a class="code" href="group___peripheral___registers___bits___definition.html#ga247aebf1999a38ea07785558d277bb1a">RCC_CFGR_PPRE2_DIV1</a>;</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;    </div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;    <span class="comment">/* PCLK1 = HCLK */</span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (uint32_t)<a class="code" href="group___peripheral___registers___bits___definition.html#gaf832ad6844c907d9bb37c1536defcb0d">RCC_CFGR_PPRE1_DIV2</a>;</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;    </div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor">#ifdef STM32F10X_CL</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;    <span class="comment">/* Configure PLLs ------------------------------------------------------*/</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;    <span class="comment">/* PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */</span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;    <span class="comment">/* PREDIV1 configuration: PREDIV1CLK = PLL2 / 5 = 8 MHz */</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;        </div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR2 &amp;= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL |</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;                              RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 |</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;                             RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV5);</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;  </div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;    <span class="comment">/* Enable PLL2 */</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= RCC_CR_PLL2ON;</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;    <span class="comment">/* Wait till PLL2 is ready */</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;    <span class="keywordflow">while</span>((<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; RCC_CR_PLL2RDY) == 0)</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;    {</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;    }</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;    </div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;   </div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;    <span class="comment">/* PLL configuration: PLLCLK = PREDIV1 * 6 = 48 MHz */</span> </div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp;= (uint32_t)~(<a class="code" href="group___peripheral___registers___bits___definition.html#ga39cb6bd06fb93eed1e2fe9da0297810a">RCC_CFGR_PLLXTPRE</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga9735c088436b547fff3baae2bbaa0426">RCC_CFGR_PLLMULL</a>);</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | </div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;                            <a class="code" href="group___peripheral___registers___bits___definition.html#ga5ea3b717fd226bc6ff5a78b711c051eb">RCC_CFGR_PLLMULL6</a>); </div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor">#else    </span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;    <span class="comment">/*  PLL configuration: PLLCLK = HSE * 6 = 48 MHz */</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp;= (uint32_t)((uint32_t)~(<a class="code" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga39cb6bd06fb93eed1e2fe9da0297810a">RCC_CFGR_PLLXTPRE</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga9735c088436b547fff3baae2bbaa0426">RCC_CFGR_PLLMULL</a>));</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (uint32_t)(<a class="code" href="group___peripheral___registers___bits___definition.html#ga5fd58409765f79b08b2b5d86a2c322f4">RCC_CFGR_PLLSRC_HSE</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga5ea3b717fd226bc6ff5a78b711c051eb">RCC_CFGR_PLLMULL6</a>);</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_CL */</span><span class="preprocessor"></span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;    <span class="comment">/* Enable PLL */</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= <a class="code" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>;</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;    <span class="comment">/* Wait till PLL is ready */</span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;    <span class="keywordflow">while</span>((<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>) == 0)</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;    {</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;    }</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;    <span class="comment">/* Select PLL as system clock source */</span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp;= (uint32_t)((uint32_t)~(<a class="code" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>));</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (uint32_t)<a class="code" href="group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</a>;    </div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;    <span class="comment">/* Wait till PLL is used as system clock source */</span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;    <span class="keywordflow">while</span> ((<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; (uint32_t)<a class="code" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>) != (uint32_t)0x08)</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;    {</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;    }</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;  }</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;  { <span class="comment">/* If HSE fails to start-up, the application will have wrong clock </span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="comment">         configuration. User can add here some code to deal with this error */</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;  } </div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;}</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="preprocessor">#elif defined SYSCLK_FREQ_56MHz</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> SetSysClockTo56(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;{</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t StartUpCounter = 0, HSEStatus = 0;</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;  </div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;  <span class="comment">/* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/</span>   </div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;  <span class="comment">/* Enable HSE */</span>    </div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= ((uint32_t)<a class="code" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>);</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160; </div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;  <span class="comment">/* Wait till HSE is ready and if Time out is reached exit */</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;  <span class="keywordflow">do</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;  {</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;    HSEStatus = <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>;</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;    StartUpCounter++;  </div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;  } <span class="keywordflow">while</span>((HSEStatus == 0) &amp;&amp; (StartUpCounter != <a class="code" href="group___library__configuration__section.html#ga68ecbc9b0a1a40a1ec9d18d5e9747c4f">HSE_STARTUP_TIMEOUT</a>));</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;  <span class="keywordflow">if</span> ((<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>) != <a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;  {</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;    HSEStatus = (uint32_t)0x01;</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;  }</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;  {</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;    HSEStatus = (uint32_t)0x00;</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;  }  </div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;  <span class="keywordflow">if</span> (HSEStatus == (uint32_t)0x01)</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;  {</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;    <span class="comment">/* Enable Prefetch Buffer */</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;ACR |= <a class="code" href="group___peripheral___registers___bits___definition.html#ga5285ab198307213dce0629f9b7c6fc86">FLASH_ACR_PRFTBE</a>;</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;    <span class="comment">/* Flash 2 wait state */</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;ACR &amp;= (uint32_t)((uint32_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#gaef5e44cbb084160a6004ca9951ec7318">FLASH_ACR_LATENCY</a>);</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;ACR |= (uint32_t)<a class="code" href="group___peripheral___registers___bits___definition.html#ga61b5089d0c86db787ebef496c9057918">FLASH_ACR_LATENCY_2</a>;    </div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160; </div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;    <span class="comment">/* HCLK = SYSCLK */</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (uint32_t)<a class="code" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</a>;</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;      </div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;    <span class="comment">/* PCLK2 = HCLK */</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (uint32_t)<a class="code" href="group___peripheral___registers___bits___definition.html#ga247aebf1999a38ea07785558d277bb1a">RCC_CFGR_PPRE2_DIV1</a>;</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;    </div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;    <span class="comment">/* PCLK1 = HCLK */</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (uint32_t)<a class="code" href="group___peripheral___registers___bits___definition.html#gaf832ad6844c907d9bb37c1536defcb0d">RCC_CFGR_PPRE1_DIV2</a>;</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="preprocessor">#ifdef STM32F10X_CL</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;    <span class="comment">/* Configure PLLs ------------------------------------------------------*/</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;    <span class="comment">/* PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */</span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;    <span class="comment">/* PREDIV1 configuration: PREDIV1CLK = PLL2 / 5 = 8 MHz */</span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;        </div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR2 &amp;= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL |</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;                              RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 |</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;                             RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV5);</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;  </div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;    <span class="comment">/* Enable PLL2 */</span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= RCC_CR_PLL2ON;</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;    <span class="comment">/* Wait till PLL2 is ready */</span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;    <span class="keywordflow">while</span>((<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; RCC_CR_PLL2RDY) == 0)</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;    {</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;    }</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;    </div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;   </div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;    <span class="comment">/* PLL configuration: PLLCLK = PREDIV1 * 7 = 56 MHz */</span> </div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp;= (uint32_t)~(<a class="code" href="group___peripheral___registers___bits___definition.html#ga39cb6bd06fb93eed1e2fe9da0297810a">RCC_CFGR_PLLXTPRE</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga9735c088436b547fff3baae2bbaa0426">RCC_CFGR_PLLMULL</a>);</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | </div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;                            <a class="code" href="group___peripheral___registers___bits___definition.html#ga6ff8d8dcf3876d1c85657680a64c1696">RCC_CFGR_PLLMULL7</a>); </div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="preprocessor">#else     </span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;    <span class="comment">/* PLL configuration: PLLCLK = HSE * 7 = 56 MHz */</span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp;= (uint32_t)((uint32_t)~(<a class="code" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga39cb6bd06fb93eed1e2fe9da0297810a">RCC_CFGR_PLLXTPRE</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga9735c088436b547fff3baae2bbaa0426">RCC_CFGR_PLLMULL</a>));</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (uint32_t)(<a class="code" href="group___peripheral___registers___bits___definition.html#ga5fd58409765f79b08b2b5d86a2c322f4">RCC_CFGR_PLLSRC_HSE</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga6ff8d8dcf3876d1c85657680a64c1696">RCC_CFGR_PLLMULL7</a>);</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_CL */</span><span class="preprocessor"></span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;    <span class="comment">/* Enable PLL */</span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= <a class="code" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>;</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;    <span class="comment">/* Wait till PLL is ready */</span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;    <span class="keywordflow">while</span>((<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>) == 0)</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;    {</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;    }</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;    <span class="comment">/* Select PLL as system clock source */</span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp;= (uint32_t)((uint32_t)~(<a class="code" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>));</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (uint32_t)<a class="code" href="group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</a>;    </div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;    <span class="comment">/* Wait till PLL is used as system clock source */</span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;    <span class="keywordflow">while</span> ((<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; (uint32_t)<a class="code" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>) != (uint32_t)0x08)</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;    {</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;    }</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;  }</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;  { <span class="comment">/* If HSE fails to start-up, the application will have wrong clock </span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="comment">         configuration. User can add here some code to deal with this error */</span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;  } </div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;}</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="preprocessor">#elif defined SYSCLK_FREQ_72MHz</span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> SetSysClockTo72(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;{</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t StartUpCounter = 0, HSEStatus = 0;</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;  </div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;  <span class="comment">/* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/</span>    </div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;  <span class="comment">/* Enable HSE */</span>    </div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= ((uint32_t)<a class="code" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>);</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160; </div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;  <span class="comment">/* Wait till HSE is ready and if Time out is reached exit */</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;  <span class="keywordflow">do</span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;  {</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;    HSEStatus = <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>;</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;    StartUpCounter++;  </div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;  } <span class="keywordflow">while</span>((HSEStatus == 0) &amp;&amp; (StartUpCounter != <a class="code" href="group___library__configuration__section.html#ga68ecbc9b0a1a40a1ec9d18d5e9747c4f">HSE_STARTUP_TIMEOUT</a>));</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;  <span class="keywordflow">if</span> ((<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>) != <a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;  {</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;    HSEStatus = (uint32_t)0x01;</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;  }</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;  {</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;    HSEStatus = (uint32_t)0x00;</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;  }  </div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;  <span class="keywordflow">if</span> (HSEStatus == (uint32_t)0x01)</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;  {</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;    <span class="comment">/* Enable Prefetch Buffer */</span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;ACR |= <a class="code" href="group___peripheral___registers___bits___definition.html#ga5285ab198307213dce0629f9b7c6fc86">FLASH_ACR_PRFTBE</a>;</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;    <span class="comment">/* Flash 2 wait state */</span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;ACR &amp;= (uint32_t)((uint32_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#gaef5e44cbb084160a6004ca9951ec7318">FLASH_ACR_LATENCY</a>);</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;ACR |= (uint32_t)<a class="code" href="group___peripheral___registers___bits___definition.html#ga61b5089d0c86db787ebef496c9057918">FLASH_ACR_LATENCY_2</a>;    </div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160; </div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;    <span class="comment">/* HCLK = SYSCLK */</span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (uint32_t)<a class="code" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</a>;</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;      </div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;    <span class="comment">/* PCLK2 = HCLK */</span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (uint32_t)<a class="code" href="group___peripheral___registers___bits___definition.html#ga247aebf1999a38ea07785558d277bb1a">RCC_CFGR_PPRE2_DIV1</a>;</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;    </div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;    <span class="comment">/* PCLK1 = HCLK */</span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (uint32_t)<a class="code" href="group___peripheral___registers___bits___definition.html#gaf832ad6844c907d9bb37c1536defcb0d">RCC_CFGR_PPRE1_DIV2</a>;</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor">#ifdef STM32F10X_CL</span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;    <span class="comment">/* Configure PLLs ------------------------------------------------------*/</span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;    <span class="comment">/* PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */</span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;    <span class="comment">/* PREDIV1 configuration: PREDIV1CLK = PLL2 / 5 = 8 MHz */</span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;        </div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR2 &amp;= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL |</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;                              RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 |</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;                             RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV5);</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;  </div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;    <span class="comment">/* Enable PLL2 */</span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= RCC_CR_PLL2ON;</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;    <span class="comment">/* Wait till PLL2 is ready */</span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;    <span class="keywordflow">while</span>((<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; RCC_CR_PLL2RDY) == 0)</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;    {</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;    }</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;    </div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;   </div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;    <span class="comment">/* PLL configuration: PLLCLK = PREDIV1 * 9 = 72 MHz */</span> </div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp;= (uint32_t)~(<a class="code" href="group___peripheral___registers___bits___definition.html#ga39cb6bd06fb93eed1e2fe9da0297810a">RCC_CFGR_PLLXTPRE</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga9735c088436b547fff3baae2bbaa0426">RCC_CFGR_PLLMULL</a>);</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | </div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;                            <a class="code" href="group___peripheral___registers___bits___definition.html#ga384c396ec051b958c9a5781c13faf7e5">RCC_CFGR_PLLMULL9</a>); </div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="preprocessor">#else    </span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;    <span class="comment">/*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */</span></div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp;= (uint32_t)((uint32_t)~(<a class="code" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga39cb6bd06fb93eed1e2fe9da0297810a">RCC_CFGR_PLLXTPRE</a> |</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;                                        <a class="code" href="group___peripheral___registers___bits___definition.html#ga9735c088436b547fff3baae2bbaa0426">RCC_CFGR_PLLMULL</a>));</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (uint32_t)(<a class="code" href="group___peripheral___registers___bits___definition.html#ga5fd58409765f79b08b2b5d86a2c322f4">RCC_CFGR_PLLSRC_HSE</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga384c396ec051b958c9a5781c13faf7e5">RCC_CFGR_PLLMULL9</a>);</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_CL */</span><span class="preprocessor"></span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;    <span class="comment">/* Enable PLL */</span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= <a class="code" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>;</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;    <span class="comment">/* Wait till PLL is ready */</span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;    <span class="keywordflow">while</span>((<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>) == 0)</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;    {</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;    }</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;    </div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;    <span class="comment">/* Select PLL as system clock source */</span></div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp;= (uint32_t)((uint32_t)~(<a class="code" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>));</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (uint32_t)<a class="code" href="group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</a>;    </div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;    <span class="comment">/* Wait till PLL is used as system clock source */</span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;    <span class="keywordflow">while</span> ((<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; (uint32_t)<a class="code" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>) != (uint32_t)0x08)</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;    {</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;    }</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;  }</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;  { <span class="comment">/* If HSE fails to start-up, the application will have wrong clock </span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="comment">         configuration. User can add here some code to deal with this error */</span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;  }</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;}</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="comment">/******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="group___peripheral___registers___bits___definition_html_ga86a34e00182c83409d89ff566cb02cc4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a></div><div class="ttdeci">#define RCC_CR_HSERDY</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l01686">stm32f10x.h:1686</a></div></div>
<div class="ttc" id="group___library__configuration__section_html_gaaa8c76e274d0f6dd2cefb5d0b17fbc37"><div class="ttname"><a href="group___library__configuration__section.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a></div><div class="ttdeci">#define HSI_VALUE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l00130">stm32f10x.h:130</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga0eea5e5f7743a7e8995b8beeb18355c1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a></div><div class="ttdeci">#define RCC_CFGR_SW</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l01701">stm32f10x.h:1701</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga7580b1a929ea9df59725ba9c18eba6ac"><div class="ttname"><a href="group___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a></div><div class="ttdeci">#define GPIOD</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l01411">stm32f10x.h:1411</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga384c396ec051b958c9a5781c13faf7e5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga384c396ec051b958c9a5781c13faf7e5">RCC_CFGR_PLLMULL9</a></div><div class="ttdeci">#define RCC_CFGR_PLLMULL9</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l01861">stm32f10x.h:1861</a></div></div>
<div class="ttc" id="group___s_t_m32_f10x___system___private___defines_html_ga40e1495541cbb4acbe3f1819bd87a9fe"><div class="ttname"><a href="group___s_t_m32_f10x___system___private___defines.html#ga40e1495541cbb4acbe3f1819bd87a9fe">VECT_TAB_OFFSET</a></div><div class="ttdeci">#define VECT_TAB_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="system__stm32f10x_8c_source.html#l00128">system_stm32f10x.c:128</a></div></div>
<div class="ttc" id="group___peripheral__memory__map_html_ga05e8f3d2e5868754a7cd88614955aecc"><div class="ttname"><a href="group___peripheral__memory__map.html#ga05e8f3d2e5868754a7cd88614955aecc">SRAM_BASE</a></div><div class="ttdeci">#define SRAM_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l01273">stm32f10x.h:1273</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaf832ad6844c907d9bb37c1536defcb0d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf832ad6844c907d9bb37c1536defcb0d">RCC_CFGR_PPRE1_DIV2</a></div><div class="ttdeci">#define RCC_CFGR_PPRE1_DIV2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l01742">stm32f10x.h:1742</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga08ff9511dabb7140e85b2b9260087ba8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga08ff9511dabb7140e85b2b9260087ba8">RCC_CFGR_PLLXTPRE_HSE_Div2</a></div><div class="ttdeci">#define RCC_CFGR_PLLXTPRE_HSE_Div2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l01852">stm32f10x.h:1852</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga247aebf1999a38ea07785558d277bb1a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga247aebf1999a38ea07785558d277bb1a">RCC_CFGR_PPRE2_DIV1</a></div><div class="ttdeci">#define RCC_CFGR_PPRE2_DIV1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l01753">stm32f10x.h:1753</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gac8f6562bb2ecf65055a2f42cbb48ef11"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac8f6562bb2ecf65055a2f42cbb48ef11">RCC_CFGR_PPRE1_DIV1</a></div><div class="ttdeci">#define RCC_CFGR_PPRE1_DIV1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l01741">stm32f10x.h:1741</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_gae04bdb5e8acc47cab1d0532e6b0d0763"><div class="ttname"><a href="group___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a></div><div class="ttdeci">#define GPIOE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l01412">stm32f10x.h:1412</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaba4a5dbbd286f07a97f5aa6e6f3f6a57"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a></div><div class="ttdeci">#define RCC_CFGR_PLLSRC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l01769">stm32f10x.h:1769</a></div></div>
<div class="ttc" id="group___s_t_m32_f10x___system___private___variables_html_gaa3cd3e43291e81e795d642b79b6088e6"><div class="ttname"><a href="group___s_t_m32_f10x___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a></div><div class="ttdeci">uint32_t SystemCoreClock</div><div class="ttdef"><b>Definition:</b> <a href="system__stm32f10x_8c_source.html#l00163">system_stm32f10x.c:163</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga844ea28ba1e0a5a0e497f16b61ea306b"><div class="ttname"><a href="group___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a></div><div class="ttdeci">#define FLASH</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l01445">stm32f10x.h:1445</a></div></div>
<div class="ttc" id="group___s_t_m32_f10x___system___private___defines_html_ga69649cc38f34627cfb48b51062ebd390"><div class="ttname"><a href="group___s_t_m32_f10x___system___private___defines.html#ga69649cc38f34627cfb48b51062ebd390">SYSCLK_FREQ_72MHz</a></div><div class="ttdeci">#define SYSCLK_FREQ_72MHz</div><div class="ttdef"><b>Definition:</b> <a href="system__stm32f10x_8c_source.html#l00115">system_stm32f10x.c:115</a></div></div>
<div class="ttc" id="core__cm0_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00218">core_cm0.h:218</a></div></div>
<div class="ttc" id="group___library__configuration__section_html_ga68ecbc9b0a1a40a1ec9d18d5e9747c4f"><div class="ttname"><a href="group___library__configuration__section.html#ga68ecbc9b0a1a40a1ec9d18d5e9747c4f">HSE_STARTUP_TIMEOUT</a></div><div class="ttdeci">#define HSE_STARTUP_TIMEOUT</div><div class="ttdoc">In the following line adjust the External High Speed oscillator (HSE) Startup Timeout value...</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l00128">stm32f10x.h:128</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga74944438a086975793d26ae48d5882d4"><div class="ttname"><a href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a></div><div class="ttdeci">#define RCC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l01443">stm32f10x.h:1443</a></div></div>
<div class="ttc" id="group___exported__types_html_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05"><div class="ttname"><a href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l00519">stm32f10x.h:519</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga5285ab198307213dce0629f9b7c6fc86"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5285ab198307213dce0629f9b7c6fc86">FLASH_ACR_PRFTBE</a></div><div class="ttdeci">#define FLASH_ACR_PRFTBE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l07797">stm32f10x.h:7797</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga5ea3b717fd226bc6ff5a78b711c051eb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5ea3b717fd226bc6ff5a78b711c051eb">RCC_CFGR_PLLMULL6</a></div><div class="ttdeci">#define RCC_CFGR_PLLMULL6</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l01858">stm32f10x.h:1858</a></div></div>
<div class="ttc" id="group___library__configuration__section_html_gaeafcff4f57440c60e64812dddd13e7cb"><div class="ttname"><a href="group___library__configuration__section.html#gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a></div><div class="ttdeci">#define HSE_VALUE</div><div class="ttdoc">Comment the line below if you will not use the peripherals drivers. In this case, these drivers will ...</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l00119">stm32f10x.h:119</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga85155f5d3f34ebe83989513793498c72"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga85155f5d3f34ebe83989513793498c72">FLASH_ACR_LATENCY_1</a></div><div class="ttdeci">#define FLASH_ACR_LATENCY_1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l07793">stm32f10x.h:7793</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga61b5089d0c86db787ebef496c9057918"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga61b5089d0c86db787ebef496c9057918">FLASH_ACR_LATENCY_2</a></div><div class="ttdeci">#define FLASH_ACR_LATENCY_2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l07794">stm32f10x.h:7794</a></div></div>
<div class="ttc" id="core__cm0_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00221">core_cm0.h:221</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gafe10e66938644ee8054a2426ff23efea"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a></div><div class="ttdeci">#define RCC_CFGR_HPRE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l01719">stm32f10x.h:1719</a></div></div>
<div class="ttc" id="group___c_m_s_i_s__core__base_html_gaaaf6477c2bde2f00f99e3c2fd1060b01"><div class="ttname"><a href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a></div><div class="ttdeci">#define SCB</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00595">core_cm0.h:595</a></div></div>
<div class="ttc" id="group___s_t_m32_f10x___system___private___functions_html_gae0c36a9591fe6e9c45ecb21a794f0f0f"><div class="ttname"><a href="group___s_t_m32_f10x___system___private___functions.html#gae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a></div><div class="ttdeci">void SystemCoreClockUpdate(void)</div><div class="ttdoc">Update SystemCoreClock variable according to Clock Register Values. The SystemCoreClock variable cont...</div><div class="ttdef"><b>Definition:</b> <a href="system__stm32f10x_8c_source.html#l00307">system_stm32f10x.c:307</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga9735c088436b547fff3baae2bbaa0426"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9735c088436b547fff3baae2bbaa0426">RCC_CFGR_PLLMULL</a></div><div class="ttdeci">#define RCC_CFGR_PLLMULL</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l01774">stm32f10x.h:1774</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaef5e44cbb084160a6004ca9951ec7318"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaef5e44cbb084160a6004ca9951ec7318">FLASH_ACR_LATENCY</a></div><div class="ttdeci">#define FLASH_ACR_LATENCY</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l07791">stm32f10x.h:7791</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gafb563f217242d969f4355d0818fde705"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafb563f217242d969f4355d0818fde705">RCC_CFGR_SW_HSE</a></div><div class="ttdeci">#define RCC_CFGR_SW_HSE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l01706">stm32f10x.h:1706</a></div></div>
<div class="ttc" id="group___s_t_m32_f10x___system___private___functions_html_ga93f514700ccf00d08dbdcff7f1224eb2"><div class="ttname"><a href="group___s_t_m32_f10x___system___private___functions.html#ga93f514700ccf00d08dbdcff7f1224eb2">SystemInit</a></div><div class="ttdeci">void SystemInit(void)</div><div class="ttdoc">Setup the microcontroller system Initialize the Embedded Flash Interface, the PLL and update the Syst...</div><div class="ttdef"><b>Definition:</b> <a href="system__stm32f10x_8c_source.html#l00213">system_stm32f10x.c:213</a></div></div>
<div class="ttc" id="group___peripheral__memory__map_html_ga23a9099a5f8fc9c6e253c0eecb2be8db"><div class="ttname"><a href="group___peripheral__memory__map.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">FLASH_BASE</a></div><div class="ttdeci">#define FLASH_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l01272">stm32f10x.h:1272</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga43c3022dede7c9db7a58d3c3409dbc8d"><div class="ttname"><a href="group___peripheral__declaration.html#ga43c3022dede7c9db7a58d3c3409dbc8d">GPIOF</a></div><div class="ttdeci">#define GPIOF</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l01413">stm32f10x.h:1413</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gadb8228c9020595b4cf9995137b8c9a7d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a></div><div class="ttdeci">#define RCC_CR_HSEON</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l01685">stm32f10x.h:1685</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga2b7d7f29b09a49c31404fc0d44645c84"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</a></div><div class="ttdeci">#define RCC_CFGR_HPRE_DIV1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l01725">stm32f10x.h:1725</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga2a759bad07fe730c99f9e1490e646220"><div class="ttname"><a href="group___peripheral__declaration.html#ga2a759bad07fe730c99f9e1490e646220">FSMC_Bank1</a></div><div class="ttdeci">#define FSMC_Bank1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l01448">stm32f10x.h:1448</a></div></div>
<div class="ttc" id="stm32f10x_8h_html"><div class="ttname"><a href="stm32f10x_8h.html">stm32f10x.h</a></div><div class="ttdoc">CMSIS Cortex-M3 Device Peripheral Access Layer Header File. This file contains all the peripheral reg...</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga39cb6bd06fb93eed1e2fe9da0297810a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga39cb6bd06fb93eed1e2fe9da0297810a">RCC_CFGR_PLLXTPRE</a></div><div class="ttdeci">#define RCC_CFGR_PLLXTPRE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l01771">stm32f10x.h:1771</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga02a2a23a32f9b02166a8c64012842414"><div class="ttname"><a href="group___peripheral__declaration.html#ga02a2a23a32f9b02166a8c64012842414">GPIOG</a></div><div class="ttdeci">#define GPIOG</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l01414">stm32f10x.h:1414</a></div></div>
<div class="ttc" id="group___s_t_m32_f10x___system___private___variables_html_gacdc3ef54c0704c90e69a8a84fb2d970d"><div class="ttname"><a href="group___s_t_m32_f10x___system___private___variables.html#gacdc3ef54c0704c90e69a8a84fb2d970d">AHBPrescTable</a></div><div class="ttdeci">__I uint8_t AHBPrescTable[16]</div><div class="ttdef"><b>Definition:</b> <a href="system__stm32f10x_8c_source.html#l00168">system_stm32f10x.c:168</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga87389cacb2eaf53730da13a2a33cd487"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</a></div><div class="ttdeci">#define RCC_CFGR_SW_PLL</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l01707">stm32f10x.h:1707</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga6560c1d58df18c8740d70591bf7bc1ad"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6560c1d58df18c8740d70591bf7bc1ad">FLASH_ACR_LATENCY_0</a></div><div class="ttdeci">#define FLASH_ACR_LATENCY_0</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l07792">stm32f10x.h:7792</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga5fd58409765f79b08b2b5d86a2c322f4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5fd58409765f79b08b2b5d86a2c322f4">RCC_CFGR_PLLSRC_HSE</a></div><div class="ttdeci">#define RCC_CFGR_PLLSRC_HSE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l01849">stm32f10x.h:1849</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga15bf2269500dc97e137315f44aa015c9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a></div><div class="ttdeci">#define RCC_CFGR_SWS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l01710">stm32f10x.h:1710</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gafa12d7ac6a7f0f91d066aeb2c6071888"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a></div><div class="ttdeci">#define RCC_CR_PLLRDY</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l01690">stm32f10x.h:1690</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga6ff8d8dcf3876d1c85657680a64c1696"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6ff8d8dcf3876d1c85657680a64c1696">RCC_CFGR_PLLMULL7</a></div><div class="ttdeci">#define RCC_CFGR_PLLMULL7</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l01859">stm32f10x.h:1859</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gad0e73d5b0a4883e074d40029b49ee47e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a></div><div class="ttdeci">#define RCC_CR_PLLON</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l01689">stm32f10x.h:1689</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d8b772108138bf796aaa3f7fe4e09294.html">sorc</a></li><li class="navelem"><a class="el" href="dir_d4c0d2a84ec81c12611b75e86cdf4784.html">system</a></li><li class="navelem"><a class="el" href="dir_c833da712e948f6a355b239225ed313c.html">src</a></li><li class="navelem"><a class="el" href="dir_dddca2670538c9c4758515ba48c028fa.html">cmsis</a></li><li class="navelem"><a class="el" href="system__stm32f10x_8c.html">system_stm32f10x.c</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
