---
icon: material/book-open-page-variant
---

# Resource guide

## Books

### Design

- **Digital design and computer architecture**
    - [_D. M. Harris_, **Digital design and computer architecture**, 2nd ed. Waltham, MA: Morgan Kaufmann, 2013.](https://pages.hmc.edu/harris/ddca/ddca2e.html)
    - [_S. L. Harris and D. M. Harris_, **Digital design and computer architecture, ARMÂ® edition**. Waltham, MA: Morgan Kaufmann, 2016.](https://pages.hmc.edu/harris/ddca/ddcaarm.html)
    - [_S. L. Harris and D. M. Harris_, **Digital design and computer architecture, RISC-V edition**. Cambridge: Morgan Kaufmann, 2022.](https://pages.hmc.edu/harris/ddca/ddcarv.html)
- [_P. P. Chu_, **FPGA prototyping by systemverilog examples: Xilinx MicroBlaze MCS SoC edition**. Hoboken, NJ, USA: Wiley, 2018.](https://www.wiley.com/en-us/FPGA+Prototyping+by+SystemVerilog+Examples%3A+Xilinx+MicroBlaze+MCS+SoC+Edition-p-9781119282709)
- [_S. Sutherland, S. Davidmann, and P. Flake_, **SystemVerilog for design: a guide to using SystemVerilog for hardware design and modeling**, 2nd ed. New York: Springer, 2006.](https://link.springer.com/book/10.1007/0-387-36495-1)
- [_A. P. Malvino, A. P. Malvino, and J. A. Brown_, **Digital computer electronics**, 3. ed. Lake Forest, Ill.: Glencoe, 1993.](https://archive.org/details/367026792DigitalComputerElectronicsAlbertPaulMalvinoAndJeraldABrownPdf1)

### Verification

- [_C. Spear and G. J. Tumbush_, **SystemVerilog for verification: a guide to learning the testbench language features**, 3rd edition. New York: Springer, 2012.](https://link.springer.com/book/10.1007/978-1-4614-0715-7)
- [_J. Bergeron_, **Writing testbenches using System Verilog**, 1st. ed. New York: Springer Science+Business Media, 2006.](https://link.springer.com/book/10.1007/0-387-31275-7)

### Formal

- [_E. Seligman, E. T. Schubert, and M. V. A. K. Kumar_, **Formal verification: an essential toolkit for modern VLSI design**, Second edition. Place of publication not identified: ELSEVIER ACADEMIC Press, 2023.](https://shop.elsevier.com/books/formal-verification/seligman/978-0-323-95612-3)

### SVA (SystemVerilog Assertions)

- [_A. B. Mehta_, **System Verilog Assertions and Functional Coverage: Guide to Language, Methodology and Applications**, 3rd ed. 2020. in Springer eBooks Engineering. Cham: Springer, 2020. doi: 10.1007/978-3-030-24737-9.](https://link.springer.com/book/10.1007/978-3-030-24737-9)
- [_E. Cerny, S. Dudani, J. Havlicek, and D. Korchemny_, **SVA: The Power of Assertions in SystemVerilog**, 2nd ed. 2015. Cham: Springer, 2015.](https://link.springer.com/book/10.1007/978-3-319-07139-8)

## LRM (Language Reference Manual)

- [1364-2005](https://ieeexplore.ieee.org/document/1620780) - IEEE Standard for Verilog Hardware Description Language
- [1800-2017](https://ieeexplore.ieee.org/document/8299595) - IEEE Standard for SystemVerilog Unified Hardware Design, Specification, and Verification Language
- [1800-2023](https://ieeexplore.ieee.org/document/10458102) - IEEE Standard for SystemVerilog Unified Hardware Design, Specification, and Verification Language

## Courses

### University

- [Advanced Electronics Laboratory (University of Torino)](https://github.com/lpacher/lae)

### Cadence

- [Verilog Language and Application Training](https://www.cadence.com/en_US/home/training/all-courses/82110.html)
- [SystemVerilog for Design and Verification Training](https://www.cadence.com/en_US/home/training/all-courses/82143.html)

### Synopsys

- [Language: System Verilog for RTL Design](https://training.synopsys.com/learn/course/internal/view/elearning/135/language-systemverilog-for-rtl-design)
- [Language: SystemVerilog Testbench](https://training.synopsys.com/learn/course/internal/view/elearning/457/systemverilog-testbench)

## Websites

- [VLSI Verify](https://vlsiverify.com/)
- [Paradigm Works](https://www.paradigm-works.com/technical-library)
- [Verilab](https://www.verilab.com/insights)
- [ZipCPU](https://zipcpu.com/)
- [CHIPS Alliance](https://www.chipsalliance.org/)
- [The FOSSi Foundation](https://fossi-foundation.org/)
- [Symbiotic EDA](https://www.symbioticeda.com/)
- [DVCon](https://dvcon-proceedings.org/)

## Practice

- [HDLBits](https://hdlbits.01xz.net/wiki/Main_Page)
- [RTLHub](https://rtlhub.com/)
- [ChipDev](https://chipdev.io/)

## Tools

- [Verilator](https://www.veripool.org/verilator/)
    - [GitHub repository](https://github.com/verilator/verilator)
- [Verible](https://chipsalliance.github.io/verible/)
    - [GitHub repository](https://github.com/chipsalliance/verible)
- [YosysHQ](https://www.yosyshq.com/)
    - [OSS CAD Suite](https://github.com/YosysHQ/oss-cad-suite-build)
- [SymbiYosys](https://github.com/YosysHQ/sby)
    - [GitHub repository](https://github.com/YosysHQ/sby)
    - [Documentation](https://yosyshq.readthedocs.io/projects/sby/en/latest/)
    
## Diagrams

- [Wavedrom](https://wavedrom.com/)
- [Inkscape](https://inkscape.org/)
