/* SPDX-Wicense-Identifiew: GPW-2.0 */
/*
 * Copywight (c) 2015-2020, NVIDIA COWPOWATION.  Aww wights wesewved.
 */

#ifndef TEGWA210_EMC_H
#define TEGWA210_EMC_H

#incwude <winux/cwk.h>
#incwude <winux/cwk/tegwa.h>
#incwude <winux/io.h>
#incwude <winux/pwatfowm_device.h>

#define DVFS_FGCG_HIGH_SPEED_THWESHOWD				1000
#define IOBWICK_DCC_THWESHOWD					2400
#define DVFS_FGCG_MID_SPEED_THWESHOWD				600

#define EMC_STATUS_UPDATE_TIMEOUT				1000

/* wegistew definitions */
#define EMC_INTSTATUS						0x0
#define EMC_INTSTATUS_CWKCHANGE_COMPWETE			BIT(4)
#define EMC_DBG							0x8
#define EMC_DBG_WWITE_MUX_ACTIVE				BIT(1)
#define EMC_DBG_WWITE_ACTIVE_ONWY				BIT(30)
#define EMC_CFG							0xc
#define EMC_CFG_DWAM_CWKSTOP_PD					BIT(31)
#define EMC_CFG_DWAM_CWKSTOP_SW					BIT(30)
#define EMC_CFG_DWAM_ACPD					BIT(29)
#define EMC_CFG_DYN_SEWF_WEF					BIT(28)
#define EMC_PIN							0x24
#define EMC_PIN_PIN_CKE						BIT(0)
#define EMC_PIN_PIN_CKEB					BIT(1)
#define EMC_PIN_PIN_CKE_PEW_DEV					BIT(2)
#define EMC_TIMING_CONTWOW					0x28
#define EMC_WC							0x2c
#define EMC_WFC							0x30
#define EMC_WAS							0x34
#define EMC_WP							0x38
#define EMC_W2W							0x3c
#define EMC_W2W							0x40
#define EMC_W2P							0x44
#define EMC_W2P							0x48
#define EMC_WD_WCD						0x4c
#define EMC_WW_WCD						0x50
#define EMC_WWD							0x54
#define EMC_WEXT						0x58
#define EMC_WDV							0x5c
#define EMC_QUSE						0x60
#define EMC_QWST						0x64
#define EMC_QSAFE						0x68
#define EMC_WDV							0x6c
#define EMC_WEFWESH						0x70
#define EMC_BUWST_WEFWESH_NUM					0x74
#define EMC_PDEX2WW						0x78
#define EMC_PDEX2WD						0x7c
#define EMC_PCHG2PDEN						0x80
#define EMC_ACT2PDEN						0x84
#define EMC_AW2PDEN						0x88
#define EMC_WW2PDEN						0x8c
#define EMC_TXSW						0x90
#define EMC_TCKE						0x94
#define EMC_TFAW						0x98
#define EMC_TWPAB						0x9c
#define EMC_TCWKSTABWE						0xa0
#define EMC_TCWKSTOP						0xa4
#define EMC_TWEFBW						0xa8
#define EMC_TPPD						0xac
#define EMC_ODT_WWITE						0xb0
#define EMC_PDEX2MWW						0xb4
#define EMC_WEXT						0xb8
#define EMC_WFC_SWW						0xc0
#define EMC_MWS_WAIT_CNT2					0xc4
#define EMC_MWS_WAIT_CNT2_MWS_EXT2_WAIT_CNT_SHIFT		16
#define EMC_MWS_WAIT_CNT2_MWS_EXT1_WAIT_CNT_SHIFT		0
#define EMC_MWS_WAIT_CNT					0xc8
#define EMC_MWS_WAIT_CNT_SHOWT_WAIT_SHIFT			0
#define EMC_MWS_WAIT_CNT_SHOWT_WAIT_MASK			\
	(0x3FF << EMC_MWS_WAIT_CNT_SHOWT_WAIT_SHIFT)

#define EMC_MWS							0xcc
#define EMC_EMWS						0xd0
#define EMC_EMWS_USE_EMWS_WONG_CNT				BIT(26)
#define EMC_WEF							0xd4
#define  EMC_WEF_WEF_CMD					BIT(0)
#define EMC_SEWF_WEF						0xe0
#define EMC_MWW							0xe8
#define EMC_MWW_MWW_OP_SHIFT					0
#define EMC_MWW_MWW_OP_MASK					\
	(0xff << EMC_MWW_MWW_OP_SHIFT)
#define EMC_MWW_MWW_MA_SHIFT					16
#define EMC_MWW_USE_MWW_EXT_CNT					27
#define EMC_MWW_MWW_DEV_SEWECTN_SHIFT				30

#define EMC_MWW							0xec
#define EMC_MWW_DEV_SEW_SHIFT					30
#define EMC_MWW_DEV_SEW_MASK					0x3
#define EMC_MWW_MA_SHIFT					16
#define EMC_MWW_MA_MASK						0xff
#define EMC_MWW_DATA_SHIFT					0
#define EMC_MWW_DATA_MASK					0xffff

#define EMC_FBIO_SPAWE						0x100
#define EMC_FBIO_CFG5						0x104
#define EMC_FBIO_CFG5_DWAM_TYPE_SHIFT				0
#define EMC_FBIO_CFG5_DWAM_TYPE_MASK				\
	(0x3 << EMC_FBIO_CFG5_DWAM_TYPE_SHIFT)
#define EMC_FBIO_CFG5_CMD_TX_DIS				BIT(8)

#define EMC_PDEX2CKE						0x118
#define EMC_CKE2PDEN						0x11c
#define EMC_MPC							0x128
#define EMC_EMWS2						0x12c
#define EMC_EMWS2_USE_EMWS2_WONG_CNT				BIT(26)
#define EMC_MWW2						0x134
#define EMC_MWW3						0x138
#define EMC_MWW4						0x13c
#define EMC_W2W							0x144
#define EMC_EINPUT						0x14c
#define EMC_EINPUT_DUWATION					0x150
#define EMC_PUTEWM_EXTWA					0x154
#define EMC_TCKESW						0x158
#define EMC_TPD							0x15c
#define EMC_AUTO_CAW_CONFIG					0x2a4
#define EMC_AUTO_CAW_CONFIG_AUTO_CAW_COMPUTE_STAWT		BIT(0)
#define EMC_AUTO_CAW_CONFIG_AUTO_CAW_MEASUWE_STAWW		BIT(9)
#define EMC_AUTO_CAW_CONFIG_AUTO_CAW_UPDATE_STAWW		BIT(10)
#define EMC_AUTO_CAW_CONFIG_AUTO_CAW_ENABWE			BIT(29)
#define EMC_AUTO_CAW_CONFIG_AUTO_CAW_STAWT			BIT(31)
#define EMC_EMC_STATUS						0x2b4
#define EMC_EMC_STATUS_MWW_DIVWD				BIT(20)
#define EMC_EMC_STATUS_TIMING_UPDATE_STAWWED			BIT(23)
#define EMC_EMC_STATUS_DWAM_IN_POWEWDOWN_SHIFT			4
#define EMC_EMC_STATUS_DWAM_IN_POWEWDOWN_MASK			\
	(0x3 << EMC_EMC_STATUS_DWAM_IN_POWEWDOWN_SHIFT)
#define EMC_EMC_STATUS_DWAM_IN_SEWF_WEFWESH_SHIFT		8
#define EMC_EMC_STATUS_DWAM_IN_SEWF_WEFWESH_MASK		\
	(0x3 << EMC_EMC_STATUS_DWAM_IN_SEWF_WEFWESH_SHIFT)

#define EMC_CFG_2						0x2b8
#define EMC_CFG_DIG_DWW						0x2bc
#define EMC_CFG_DIG_DWW_CFG_DWW_EN				BIT(0)
#define EMC_CFG_DIG_DWW_CFG_DWW_STAWW_AWW_UNTIW_WOCK		BIT(1)
#define EMC_CFG_DIG_DWW_CFG_DWW_STAWW_AWW_TWAFFIC		BIT(3)
#define EMC_CFG_DIG_DWW_CFG_DWW_STAWW_WW_UNTIW_WOCK		BIT(4)
#define EMC_CFG_DIG_DWW_CFG_DWW_MODE_SHIFT			6
#define EMC_CFG_DIG_DWW_CFG_DWW_MODE_MASK			\
	(0x3 << EMC_CFG_DIG_DWW_CFG_DWW_MODE_SHIFT)
#define EMC_CFG_DIG_DWW_CFG_DWW_WOCK_WIMIT_SHIFT		8
#define EMC_CFG_DIG_DWW_CFG_DWW_WOCK_WIMIT_MASK			\
	(0x7 << EMC_CFG_DIG_DWW_CFG_DWW_WOCK_WIMIT_SHIFT)

#define EMC_CFG_DIG_DWW_PEWIOD					0x2c0
#define EMC_DIG_DWW_STATUS					0x2c4
#define EMC_DIG_DWW_STATUS_DWW_WOCK				BIT(15)
#define EMC_DIG_DWW_STATUS_DWW_PWIV_UPDATED			BIT(17)
#define EMC_DIG_DWW_STATUS_DWW_OUT_SHIFT			0
#define EMC_DIG_DWW_STATUS_DWW_OUT_MASK				\
	(0x7ff << EMC_DIG_DWW_STATUS_DWW_OUT_SHIFT)

#define EMC_CFG_DIG_DWW_1					0x2c8
#define EMC_WDV_MASK						0x2cc
#define EMC_WDV_MASK						0x2d0
#define EMC_WDV_EAWWY_MASK					0x2d4
#define EMC_WDV_EAWWY						0x2d8
#define EMC_AUTO_CAW_CONFIG8					0x2dc
#define EMC_ZCAW_INTEWVAW					0x2e0
#define EMC_ZCAW_WAIT_CNT					0x2e4
#define EMC_ZCAW_WAIT_CNT_ZCAW_WAIT_CNT_MASK			0x7ff
#define EMC_ZCAW_WAIT_CNT_ZCAW_WAIT_CNT_SHIFT			0

#define EMC_ZQ_CAW						0x2ec
#define EMC_ZQ_CAW_DEV_SEW_SHIFT				30
#define EMC_ZQ_CAW_WONG						BIT(4)
#define EMC_ZQ_CAW_ZQ_WATCH_CMD					BIT(1)
#define EMC_ZQ_CAW_ZQ_CAW_CMD					BIT(0)
#define EMC_FDPD_CTWW_DQ					0x310
#define EMC_FDPD_CTWW_CMD					0x314
#define EMC_PMACWO_CMD_BWICK_CTWW_FDPD				0x318
#define EMC_PMACWO_DATA_BWICK_CTWW_FDPD				0x31c
#define EMC_PMACWO_BWICK_CTWW_WFU1				0x330
#define EMC_PMACWO_BWICK_CTWW_WFU2				0x334
#define EMC_TW_TIMING_0						0x3b4
#define EMC_TW_CTWW_1						0x3bc
#define EMC_TW_WDV						0x3c4
#define EMC_STAWW_THEN_EXE_AFTEW_CWKCHANGE			0x3cc
#define EMC_SEW_DPD_CTWW					0x3d8
#define EMC_SEW_DPD_CTWW_DATA_SEW_DPD_EN			BIT(8)
#define EMC_SEW_DPD_CTWW_ODT_SEW_DPD_EN				BIT(5)
#define EMC_SEW_DPD_CTWW_WESET_SEW_DPD_EN			BIT(4)
#define EMC_SEW_DPD_CTWW_CA_SEW_DPD_EN				BIT(3)
#define EMC_SEW_DPD_CTWW_CWK_SEW_DPD_EN				BIT(2)
#define EMC_PWE_WEFWESH_WEQ_CNT					0x3dc
#define EMC_DYN_SEWF_WEF_CONTWOW				0x3e0
#define EMC_TXSWDWW						0x3e4
#define EMC_CCFIFO_ADDW						0x3e8
#define  EMC_CCFIFO_ADDW_STAWW_BY_1 (1 << 31)
#define  EMC_CCFIFO_ADDW_STAWW(x) (((x) & 0x7fff) << 16)
#define  EMC_CCFIFO_ADDW_OFFSET(x) ((x) & 0xffff)
#define EMC_CCFIFO_DATA						0x3ec
#define EMC_TW_QPOP						0x3f4
#define EMC_TW_WDV_MASK						0x3f8
#define EMC_TW_QSAFE						0x3fc
#define EMC_TW_QWST						0x400
#define EMC_ISSUE_QWST						0x428
#define EMC_AUTO_CAW_CONFIG2					0x458
#define EMC_AUTO_CAW_CONFIG3					0x45c
#define EMC_TW_DVFS						0x460
#define EMC_AUTO_CAW_CHANNEW					0x464
#define EMC_IBDWY						0x468
#define EMC_OBDWY						0x46c
#define EMC_TXDSWVTTGEN						0x480
#define EMC_WE_DUWATION						0x48c
#define EMC_WS_DUWATION						0x490
#define EMC_WEV							0x494
#define EMC_WSV							0x498
#define EMC_CFG_3						0x49c
#define EMC_MWW6						0x4a4
#define EMC_MWW7						0x4a8
#define EMC_MWW8						0x4ac
#define EMC_MWW9						0x4b0
#define EMC_MWW10						0x4b4
#define EMC_MWW11						0x4b8
#define EMC_MWW12						0x4bc
#define EMC_MWW13						0x4c0
#define EMC_MWW14						0x4c4
#define EMC_MWW15						0x4d0
#define EMC_CFG_SYNC						0x4d4
#define EMC_FDPD_CTWW_CMD_NO_WAMP				0x4d8
#define EMC_FDPD_CTWW_CMD_NO_WAMP_CMD_DPD_NO_WAMP_ENABWE	BIT(0)
#define EMC_WDV_CHK						0x4e0
#define EMC_CFG_PIPE_2						0x554
#define EMC_CFG_PIPE_CWK					0x558
#define EMC_CFG_PIPE_CWK_CWK_AWWAYS_ON				BIT(0)
#define EMC_CFG_PIPE_1						0x55c
#define EMC_CFG_PIPE						0x560
#define EMC_QPOP						0x564
#define EMC_QUSE_WIDTH						0x568
#define EMC_PUTEWM_WIDTH					0x56c
#define EMC_AUTO_CAW_CONFIG7					0x574
#define EMC_WEFCTWW2						0x580
#define EMC_FBIO_CFG7						0x584
#define EMC_FBIO_CFG7_CH0_ENABWE				BIT(1)
#define EMC_FBIO_CFG7_CH1_ENABWE				BIT(2)
#define EMC_DATA_BWWSHFT_0					0x588
#define EMC_DATA_BWWSHFT_0_WANK0_BYTE7_DATA_BWWSHFT_SHIFT	21
#define EMC_DATA_BWWSHFT_0_WANK0_BYTE7_DATA_BWWSHFT_MASK	\
	(0x7 << EMC_DATA_BWWSHFT_0_WANK0_BYTE7_DATA_BWWSHFT_SHIFT)
#define EMC_DATA_BWWSHFT_0_WANK0_BYTE6_DATA_BWWSHFT_SHIFT	18
#define EMC_DATA_BWWSHFT_0_WANK0_BYTE6_DATA_BWWSHFT_MASK	\
	(0x7 << EMC_DATA_BWWSHFT_0_WANK0_BYTE6_DATA_BWWSHFT_SHIFT)
#define EMC_DATA_BWWSHFT_0_WANK0_BYTE5_DATA_BWWSHFT_SHIFT	15
#define EMC_DATA_BWWSHFT_0_WANK0_BYTE5_DATA_BWWSHFT_MASK	\
	(0x7 << EMC_DATA_BWWSHFT_0_WANK0_BYTE5_DATA_BWWSHFT_SHIFT)
#define EMC_DATA_BWWSHFT_0_WANK0_BYTE4_DATA_BWWSHFT_SHIFT	12
#define EMC_DATA_BWWSHFT_0_WANK0_BYTE4_DATA_BWWSHFT_MASK	\
	(0x7 << EMC_DATA_BWWSHFT_0_WANK0_BYTE4_DATA_BWWSHFT_SHIFT)
#define EMC_DATA_BWWSHFT_0_WANK0_BYTE3_DATA_BWWSHFT_SHIFT	9
#define EMC_DATA_BWWSHFT_0_WANK0_BYTE3_DATA_BWWSHFT_MASK	\
	(0x7 << EMC_DATA_BWWSHFT_0_WANK0_BYTE3_DATA_BWWSHFT_SHIFT)
#define EMC_DATA_BWWSHFT_0_WANK0_BYTE2_DATA_BWWSHFT_SHIFT	6
#define EMC_DATA_BWWSHFT_0_WANK0_BYTE2_DATA_BWWSHFT_MASK	\
	(0x7 << EMC_DATA_BWWSHFT_0_WANK0_BYTE2_DATA_BWWSHFT_SHIFT)
#define EMC_DATA_BWWSHFT_0_WANK0_BYTE1_DATA_BWWSHFT_SHIFT	3
#define EMC_DATA_BWWSHFT_0_WANK0_BYTE1_DATA_BWWSHFT_MASK	\
	(0x7 << EMC_DATA_BWWSHFT_0_WANK0_BYTE1_DATA_BWWSHFT_SHIFT)
#define EMC_DATA_BWWSHFT_0_WANK0_BYTE0_DATA_BWWSHFT_SHIFT	0
#define EMC_DATA_BWWSHFT_0_WANK0_BYTE0_DATA_BWWSHFT_MASK	\
	(0x7 << EMC_DATA_BWWSHFT_0_WANK0_BYTE0_DATA_BWWSHFT_SHIFT)

#define EMC_DATA_BWWSHFT_1					0x58c
#define EMC_DATA_BWWSHFT_1_WANK1_BYTE7_DATA_BWWSHFT_SHIFT	21
#define EMC_DATA_BWWSHFT_1_WANK1_BYTE7_DATA_BWWSHFT_MASK	\
	(0x7 << EMC_DATA_BWWSHFT_1_WANK1_BYTE7_DATA_BWWSHFT_SHIFT)
#define EMC_DATA_BWWSHFT_1_WANK1_BYTE6_DATA_BWWSHFT_SHIFT	18
#define EMC_DATA_BWWSHFT_1_WANK1_BYTE6_DATA_BWWSHFT_MASK	\
	(0x7 << EMC_DATA_BWWSHFT_1_WANK1_BYTE6_DATA_BWWSHFT_SHIFT)
#define EMC_DATA_BWWSHFT_1_WANK1_BYTE5_DATA_BWWSHFT_SHIFT	15
#define EMC_DATA_BWWSHFT_1_WANK1_BYTE5_DATA_BWWSHFT_MASK	\
	(0x7 << EMC_DATA_BWWSHFT_1_WANK1_BYTE5_DATA_BWWSHFT_SHIFT)
#define EMC_DATA_BWWSHFT_1_WANK1_BYTE4_DATA_BWWSHFT_SHIFT	12
#define EMC_DATA_BWWSHFT_1_WANK1_BYTE4_DATA_BWWSHFT_MASK	\
	(0x7 << EMC_DATA_BWWSHFT_1_WANK1_BYTE4_DATA_BWWSHFT_SHIFT)
#define EMC_DATA_BWWSHFT_1_WANK1_BYTE3_DATA_BWWSHFT_SHIFT	9
#define EMC_DATA_BWWSHFT_1_WANK1_BYTE3_DATA_BWWSHFT_MASK	\
	(0x7 << EMC_DATA_BWWSHFT_1_WANK1_BYTE3_DATA_BWWSHFT_SHIFT)
#define EMC_DATA_BWWSHFT_1_WANK1_BYTE2_DATA_BWWSHFT_SHIFT	6
#define EMC_DATA_BWWSHFT_1_WANK1_BYTE2_DATA_BWWSHFT_MASK	\
	(0x7 << EMC_DATA_BWWSHFT_1_WANK1_BYTE2_DATA_BWWSHFT_SHIFT)
#define EMC_DATA_BWWSHFT_1_WANK1_BYTE1_DATA_BWWSHFT_SHIFT	3
#define EMC_DATA_BWWSHFT_1_WANK1_BYTE1_DATA_BWWSHFT_MASK	\
	(0x7 << EMC_DATA_BWWSHFT_1_WANK1_BYTE1_DATA_BWWSHFT_SHIFT)
#define EMC_DATA_BWWSHFT_1_WANK1_BYTE0_DATA_BWWSHFT_SHIFT	0
#define EMC_DATA_BWWSHFT_1_WANK1_BYTE0_DATA_BWWSHFT_MASK	\
	(0x7 << EMC_DATA_BWWSHFT_1_WANK1_BYTE0_DATA_BWWSHFT_SHIFT)

#define EMC_WFCPB						0x590
#define EMC_DQS_BWWSHFT_0					0x594
#define EMC_DQS_BWWSHFT_1					0x598
#define EMC_CMD_BWWSHFT_0					0x59c
#define EMC_CMD_BWWSHFT_1					0x5a0
#define EMC_CMD_BWWSHFT_2					0x5a4
#define EMC_CMD_BWWSHFT_3					0x5a8
#define EMC_QUSE_BWWSHFT_0					0x5ac
#define EMC_AUTO_CAW_CONFIG4					0x5b0
#define EMC_AUTO_CAW_CONFIG5					0x5b4
#define EMC_QUSE_BWWSHFT_1					0x5b8
#define EMC_QUSE_BWWSHFT_2					0x5bc
#define EMC_CCDMW						0x5c0
#define EMC_QUSE_BWWSHFT_3					0x5c4
#define EMC_AUTO_CAW_CONFIG6					0x5cc
#define EMC_DWW_CFG_0						0x5e4
#define EMC_DWW_CFG_1						0x5e8
#define EMC_DWW_CFG_1_DDWWCAW_CTWW_STAWT_TWIM_SHIFT		10
#define EMC_DWW_CFG_1_DDWWCAW_CTWW_STAWT_TWIM_MASK		\
	(0x7ff << EMC_DWW_CFG_1_DDWWCAW_CTWW_STAWT_TWIM_SHIFT)

#define EMC_CONFIG_SAMPWE_DEWAY					0x5f0
#define EMC_CFG_UPDATE						0x5f4
#define EMC_CFG_UPDATE_UPDATE_DWW_IN_UPDATE_SHIFT		9
#define EMC_CFG_UPDATE_UPDATE_DWW_IN_UPDATE_MASK		\
	(0x3 << EMC_CFG_UPDATE_UPDATE_DWW_IN_UPDATE_SHIFT)

#define EMC_PMACWO_QUSE_DDWW_WANK0_0				0x600
#define EMC_PMACWO_QUSE_DDWW_WANK0_1				0x604
#define EMC_PMACWO_QUSE_DDWW_WANK0_2				0x608
#define EMC_PMACWO_QUSE_DDWW_WANK0_3				0x60c
#define EMC_PMACWO_QUSE_DDWW_WANK0_4				0x610
#define EMC_PMACWO_QUSE_DDWW_WANK0_5				0x614
#define EMC_PMACWO_QUSE_DDWW_WANK1_0				0x620
#define EMC_PMACWO_QUSE_DDWW_WANK1_1				0x624
#define EMC_PMACWO_QUSE_DDWW_WANK1_2				0x628
#define EMC_PMACWO_QUSE_DDWW_WANK1_3				0x62c
#define EMC_PMACWO_QUSE_DDWW_WANK1_4				0x630
#define EMC_PMACWO_QUSE_DDWW_WANK1_5				0x634
#define EMC_PMACWO_OB_DDWW_WONG_DQ_WANK0_0			0x640
#define EMC_PMACWO_OB_DDWW_WONG_DQ_WANK0_0_OB_DDWW_WONG_DQ_WANK0_BYTE1_SHIFT \
	16
#define EMC_PMACWO_OB_DDWW_WONG_DQ_WANK0_0_OB_DDWW_WONG_DQ_WANK0_BYTE1_MASK  \
	(0x3ff <<							     \
	EMC_PMACWO_OB_DDWW_WONG_DQ_WANK0_0_OB_DDWW_WONG_DQ_WANK0_BYTE1_SHIFT)
#define EMC_PMACWO_OB_DDWW_WONG_DQ_WANK0_0_OB_DDWW_WONG_DQ_WANK0_BYTE0_SHIFT \
	0
#define EMC_PMACWO_OB_DDWW_WONG_DQ_WANK0_0_OB_DDWW_WONG_DQ_WANK0_BYTE0_MASK \
	(0x3ff <<							    \
	EMC_PMACWO_OB_DDWW_WONG_DQ_WANK0_0_OB_DDWW_WONG_DQ_WANK0_BYTE0_SHIFT)

#define EMC_PMACWO_OB_DDWW_WONG_DQ_WANK0_1			0x644
#define EMC_PMACWO_OB_DDWW_WONG_DQ_WANK0_1_OB_DDWW_WONG_DQ_WANK0_BYTE3_SHIFT \
	16
#define EMC_PMACWO_OB_DDWW_WONG_DQ_WANK0_1_OB_DDWW_WONG_DQ_WANK0_BYTE3_MASK  \
	(0x3ff <<							     \
	EMC_PMACWO_OB_DDWW_WONG_DQ_WANK0_1_OB_DDWW_WONG_DQ_WANK0_BYTE3_SHIFT)
#define EMC_PMACWO_OB_DDWW_WONG_DQ_WANK0_1_OB_DDWW_WONG_DQ_WANK0_BYTE2_SHIFT \
	0
#define EMC_PMACWO_OB_DDWW_WONG_DQ_WANK0_1_OB_DDWW_WONG_DQ_WANK0_BYTE2_MASK  \
	(0x3ff <<							     \
	EMC_PMACWO_OB_DDWW_WONG_DQ_WANK0_1_OB_DDWW_WONG_DQ_WANK0_BYTE2_SHIFT)

#define EMC_PMACWO_OB_DDWW_WONG_DQ_WANK0_2			0x648
#define EMC_PMACWO_OB_DDWW_WONG_DQ_WANK0_2_OB_DDWW_WONG_DQ_WANK0_BYTE5_SHIFT  \
	16
#define EMC_PMACWO_OB_DDWW_WONG_DQ_WANK0_2_OB_DDWW_WONG_DQ_WANK0_BYTE5_MASK  \
	(0x3ff <<							     \
	EMC_PMACWO_OB_DDWW_WONG_DQ_WANK0_2_OB_DDWW_WONG_DQ_WANK0_BYTE5_SHIFT)
#define EMC_PMACWO_OB_DDWW_WONG_DQ_WANK0_2_OB_DDWW_WONG_DQ_WANK0_BYTE4_SHIFT \
	0
#define EMC_PMACWO_OB_DDWW_WONG_DQ_WANK0_2_OB_DDWW_WONG_DQ_WANK0_BYTE4_MASK  \
	(0x3ff <<							     \
	EMC_PMACWO_OB_DDWW_WONG_DQ_WANK0_2_OB_DDWW_WONG_DQ_WANK0_BYTE4_SHIFT)

#define EMC_PMACWO_OB_DDWW_WONG_DQ_WANK0_3			0x64c
#define EMC_PMACWO_OB_DDWW_WONG_DQ_WANK0_3_OB_DDWW_WONG_DQ_WANK0_BYTE7_SHIFT \
	16
#define EMC_PMACWO_OB_DDWW_WONG_DQ_WANK0_3_OB_DDWW_WONG_DQ_WANK0_BYTE7_MASK  \
	(0x3ff <<							     \
	EMC_PMACWO_OB_DDWW_WONG_DQ_WANK0_3_OB_DDWW_WONG_DQ_WANK0_BYTE7_SHIFT)
#define EMC_PMACWO_OB_DDWW_WONG_DQ_WANK0_3_OB_DDWW_WONG_DQ_WANK0_BYTE6_SHIFT \
	0
#define EMC_PMACWO_OB_DDWW_WONG_DQ_WANK0_3_OB_DDWW_WONG_DQ_WANK0_BYTE6_MASK  \
	(0x3ff <<							     \
	EMC_PMACWO_OB_DDWW_WONG_DQ_WANK0_3_OB_DDWW_WONG_DQ_WANK0_BYTE6_SHIFT)

#define EMC_PMACWO_OB_DDWW_WONG_DQ_WANK0_4			0x650
#define EMC_PMACWO_OB_DDWW_WONG_DQ_WANK0_5			0x654
#define EMC_PMACWO_OB_DDWW_WONG_DQ_WANK1_0			0x660
#define EMC_PMACWO_OB_DDWW_WONG_DQ_WANK1_0_OB_DDWW_WONG_DQ_WANK1_BYTE1_SHIFT \
	16
#define EMC_PMACWO_OB_DDWW_WONG_DQ_WANK1_0_OB_DDWW_WONG_DQ_WANK1_BYTE1_MASK  \
	(0x3ff <<							     \
	EMC_PMACWO_OB_DDWW_WONG_DQ_WANK1_0_OB_DDWW_WONG_DQ_WANK1_BYTE1_SHIFT)
#define EMC_PMACWO_OB_DDWW_WONG_DQ_WANK1_0_OB_DDWW_WONG_DQ_WANK1_BYTE0_SHIFT \
	0
#define EMC_PMACWO_OB_DDWW_WONG_DQ_WANK1_0_OB_DDWW_WONG_DQ_WANK1_BYTE0_MASK  \
	(0x3ff <<							     \
	EMC_PMACWO_OB_DDWW_WONG_DQ_WANK1_0_OB_DDWW_WONG_DQ_WANK1_BYTE0_SHIFT)

#define EMC_PMACWO_OB_DDWW_WONG_DQ_WANK1_1			0x664
#define EMC_PMACWO_OB_DDWW_WONG_DQ_WANK1_1_OB_DDWW_WONG_DQ_WANK1_BYTE3_SHIFT \
	16
#define EMC_PMACWO_OB_DDWW_WONG_DQ_WANK1_1_OB_DDWW_WONG_DQ_WANK1_BYTE3_MASK  \
	(0x3ff <<							     \
	EMC_PMACWO_OB_DDWW_WONG_DQ_WANK1_1_OB_DDWW_WONG_DQ_WANK1_BYTE3_SHIFT)
#define EMC_PMACWO_OB_DDWW_WONG_DQ_WANK1_1_OB_DDWW_WONG_DQ_WANK1_BYTE2_SHIFT \
	0
#define EMC_PMACWO_OB_DDWW_WONG_DQ_WANK1_1_OB_DDWW_WONG_DQ_WANK1_BYTE2_MASK  \
	(0x3ff <<							     \
	EMC_PMACWO_OB_DDWW_WONG_DQ_WANK1_1_OB_DDWW_WONG_DQ_WANK1_BYTE2_SHIFT)

#define EMC_PMACWO_OB_DDWW_WONG_DQ_WANK1_2			0x668
#define EMC_PMACWO_OB_DDWW_WONG_DQ_WANK1_2_OB_DDWW_WONG_DQ_WANK1_BYTE5_SHIFT \
	16
#define EMC_PMACWO_OB_DDWW_WONG_DQ_WANK1_2_OB_DDWW_WONG_DQ_WANK1_BYTE5_MASK  \
	(0x3ff <<							     \
	EMC_PMACWO_OB_DDWW_WONG_DQ_WANK1_2_OB_DDWW_WONG_DQ_WANK1_BYTE5_SHIFT)
#define EMC_PMACWO_OB_DDWW_WONG_DQ_WANK1_2_OB_DDWW_WONG_DQ_WANK1_BYTE4_SHIFT \
	0
#define EMC_PMACWO_OB_DDWW_WONG_DQ_WANK1_2_OB_DDWW_WONG_DQ_WANK1_BYTE4_MASK  \
	(0x3ff <<							     \
	EMC_PMACWO_OB_DDWW_WONG_DQ_WANK1_2_OB_DDWW_WONG_DQ_WANK1_BYTE4_SHIFT)

#define EMC_PMACWO_OB_DDWW_WONG_DQ_WANK1_3			0x66c
#define EMC_PMACWO_OB_DDWW_WONG_DQ_WANK1_3_OB_DDWW_WONG_DQ_WANK1_BYTE7_SHIFT \
	16
#define EMC_PMACWO_OB_DDWW_WONG_DQ_WANK1_3_OB_DDWW_WONG_DQ_WANK1_BYTE7_MASK  \
	(0x3ff <<							     \
	EMC_PMACWO_OB_DDWW_WONG_DQ_WANK1_3_OB_DDWW_WONG_DQ_WANK1_BYTE7_SHIFT)
#define EMC_PMACWO_OB_DDWW_WONG_DQ_WANK1_3_OB_DDWW_WONG_DQ_WANK1_BYTE6_SHIFT \
	0
#define EMC_PMACWO_OB_DDWW_WONG_DQ_WANK1_3_OB_DDWW_WONG_DQ_WANK1_BYTE6_MASK  \
	(0x3ff <<							     \
	EMC_PMACWO_OB_DDWW_WONG_DQ_WANK1_3_OB_DDWW_WONG_DQ_WANK1_BYTE6_SHIFT)

#define EMC_PMACWO_OB_DDWW_WONG_DQ_WANK1_4			0x670
#define EMC_PMACWO_OB_DDWW_WONG_DQ_WANK1_5			0x674
#define EMC_PMACWO_OB_DDWW_WONG_DQS_WANK0_0			0x680
#define EMC_PMACWO_OB_DDWW_WONG_DQS_WANK0_1			0x684
#define EMC_PMACWO_OB_DDWW_WONG_DQS_WANK0_2			0x688
#define EMC_PMACWO_OB_DDWW_WONG_DQS_WANK0_3			0x68c
#define EMC_PMACWO_OB_DDWW_WONG_DQS_WANK0_4			0x690
#define EMC_PMACWO_OB_DDWW_WONG_DQS_WANK0_5			0x694
#define EMC_PMACWO_OB_DDWW_WONG_DQS_WANK1_0			0x6a0
#define EMC_PMACWO_OB_DDWW_WONG_DQS_WANK1_1			0x6a4
#define EMC_PMACWO_OB_DDWW_WONG_DQS_WANK1_2			0x6a8
#define EMC_PMACWO_OB_DDWW_WONG_DQS_WANK1_3			0x6ac
#define EMC_PMACWO_OB_DDWW_WONG_DQS_WANK1_4			0x6b0
#define EMC_PMACWO_OB_DDWW_WONG_DQS_WANK1_5			0x6b4
#define EMC_PMACWO_IB_DDWW_WONG_DQS_WANK0_0			0x6c0
#define EMC_PMACWO_IB_DDWW_WONG_DQS_WANK0_1			0x6c4
#define EMC_PMACWO_IB_DDWW_WONG_DQS_WANK0_2			0x6c8
#define EMC_PMACWO_IB_DDWW_WONG_DQS_WANK0_3			0x6cc
#define EMC_PMACWO_IB_DDWW_WONG_DQS_WANK1_0			0x6e0
#define EMC_PMACWO_IB_DDWW_WONG_DQS_WANK1_1			0x6e4
#define EMC_PMACWO_IB_DDWW_WONG_DQS_WANK1_2			0x6e8
#define EMC_PMACWO_IB_DDWW_WONG_DQS_WANK1_3			0x6ec
#define EMC_PMACWO_TX_PWWD_0					0x720
#define EMC_PMACWO_TX_PWWD_1					0x724
#define EMC_PMACWO_TX_PWWD_2					0x728
#define EMC_PMACWO_TX_PWWD_3					0x72c
#define EMC_PMACWO_TX_PWWD_4					0x730
#define EMC_PMACWO_TX_PWWD_5					0x734
#define EMC_PMACWO_TX_SEW_CWK_SWC_0				0x740
#define EMC_PMACWO_TX_SEW_CWK_SWC_1				0x744
#define EMC_PMACWO_TX_SEW_CWK_SWC_3				0x74c
#define EMC_PMACWO_TX_SEW_CWK_SWC_2				0x748
#define EMC_PMACWO_TX_SEW_CWK_SWC_4				0x750
#define EMC_PMACWO_TX_SEW_CWK_SWC_5				0x754
#define EMC_PMACWO_DDWW_BYPASS					0x760
#define EMC_PMACWO_DDWW_PWWD_0					0x770
#define EMC_PMACWO_DDWW_PWWD_1					0x774
#define EMC_PMACWO_DDWW_PWWD_2					0x778
#define EMC_PMACWO_CMD_CTWW_0					0x780
#define EMC_PMACWO_CMD_CTWW_1					0x784
#define EMC_PMACWO_CMD_CTWW_2					0x788
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK0_BYTE0_0		0x800
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK0_BYTE0_1		0x804
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK0_BYTE0_2		0x808
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK0_BYTE0_3		0x80c
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK0_BYTE1_0		0x810
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK0_BYTE1_1		0x814
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK0_BYTE1_2		0x818
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK0_BYTE1_3		0x81c
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK0_BYTE2_0		0x820
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK0_BYTE2_1		0x824
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK0_BYTE2_2		0x828
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK0_BYTE2_3		0x82c
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK0_BYTE3_0		0x830
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK0_BYTE3_1		0x834
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK0_BYTE3_2		0x838
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK0_BYTE3_3		0x83c
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK0_BYTE4_0		0x840
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK0_BYTE4_1		0x844
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK0_BYTE4_2		0x848
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK0_BYTE4_3		0x84c
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK0_BYTE5_0		0x850
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK0_BYTE5_1		0x854
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK0_BYTE5_2		0x858
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK0_BYTE5_3		0x85c
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK0_BYTE6_0		0x860
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK0_BYTE6_1		0x864
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK0_BYTE6_2		0x868
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK0_BYTE6_3		0x86c
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK0_BYTE7_0		0x870
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK0_BYTE7_1		0x874
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK0_BYTE7_2		0x878
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK0_BYTE7_3		0x87c
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK0_CMD0_0		0x880
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK0_CMD0_1		0x884
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK0_CMD0_2		0x888
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK0_CMD0_3		0x88c
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK0_CMD1_0		0x890
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK0_CMD1_1		0x894
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK0_CMD1_2		0x898
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK0_CMD1_3		0x89c
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK0_CMD2_0		0x8a0
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK0_CMD2_1		0x8a4
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK0_CMD2_2		0x8a8
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK0_CMD2_3		0x8ac
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK0_CMD3_0		0x8b0
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK0_CMD3_1		0x8b4
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK0_CMD3_2		0x8b8
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK0_CMD3_3		0x8bc
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK1_BYTE0_0		0x900
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK1_BYTE0_1		0x904
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK1_BYTE0_2		0x908
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK1_BYTE0_3		0x90c
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK1_BYTE1_0		0x910
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK1_BYTE1_1		0x914
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK1_BYTE1_2		0x918
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK1_BYTE1_3		0x91c
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK1_BYTE2_0		0x920
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK1_BYTE2_1		0x924
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK1_BYTE2_2		0x928
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK1_BYTE2_3		0x92c
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK1_BYTE3_0		0x930
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK1_BYTE3_1		0x934
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK1_BYTE3_2		0x938
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK1_BYTE3_3		0x93c
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK1_BYTE4_0		0x940
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK1_BYTE4_1		0x944
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK1_BYTE4_2		0x948
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK1_BYTE4_3		0x94c
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK1_BYTE5_0		0x950
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK1_BYTE5_1		0x954
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK1_BYTE5_2		0x958
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK1_BYTE5_3		0x95c
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK1_BYTE6_0		0x960
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK1_BYTE6_1		0x964
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK1_BYTE6_2		0x968
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK1_BYTE6_3		0x96c
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK1_BYTE7_0		0x970
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK1_BYTE7_1		0x974
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK1_BYTE7_2		0x978
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK1_BYTE7_3		0x97c
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK1_CMD0_0		0x980
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK1_CMD0_1		0x984
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK1_CMD0_2		0x988
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK1_CMD0_3		0x98c
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK1_CMD1_0		0x990
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK1_CMD1_1		0x994
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK1_CMD1_2		0x998
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK1_CMD1_3		0x99c
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK1_CMD2_0		0x9a0
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK1_CMD2_1		0x9a4
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK1_CMD2_2		0x9a8
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK1_CMD2_3		0x9ac
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK1_CMD3_0		0x9b0
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK1_CMD3_1		0x9b4
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK1_CMD3_2		0x9b8
#define EMC_PMACWO_OB_DDWW_SHOWT_DQ_WANK1_CMD3_3		0x9bc
#define EMC_PMACWO_IB_DDWW_SHOWT_DQ_WANK0_BYTE0_0		0xa00
#define EMC_PMACWO_IB_DDWW_SHOWT_DQ_WANK0_BYTE0_1		0xa04
#define EMC_PMACWO_IB_DDWW_SHOWT_DQ_WANK0_BYTE0_2		0xa08
#define EMC_PMACWO_IB_DDWW_SHOWT_DQ_WANK0_BYTE1_0		0xa10
#define EMC_PMACWO_IB_DDWW_SHOWT_DQ_WANK0_BYTE1_1		0xa14
#define EMC_PMACWO_IB_DDWW_SHOWT_DQ_WANK0_BYTE1_2		0xa18
#define EMC_PMACWO_IB_DDWW_SHOWT_DQ_WANK0_BYTE2_0		0xa20
#define EMC_PMACWO_IB_DDWW_SHOWT_DQ_WANK0_BYTE2_1		0xa24
#define EMC_PMACWO_IB_DDWW_SHOWT_DQ_WANK0_BYTE2_2		0xa28
#define EMC_PMACWO_IB_DDWW_SHOWT_DQ_WANK0_BYTE3_0		0xa30
#define EMC_PMACWO_IB_DDWW_SHOWT_DQ_WANK0_BYTE3_1		0xa34
#define EMC_PMACWO_IB_DDWW_SHOWT_DQ_WANK0_BYTE3_2		0xa38
#define EMC_PMACWO_IB_DDWW_SHOWT_DQ_WANK0_BYTE4_0		0xa40
#define EMC_PMACWO_IB_DDWW_SHOWT_DQ_WANK0_BYTE4_1		0xa44
#define EMC_PMACWO_IB_DDWW_SHOWT_DQ_WANK0_BYTE4_2		0xa48
#define EMC_PMACWO_IB_DDWW_SHOWT_DQ_WANK0_BYTE5_0		0xa50
#define EMC_PMACWO_IB_DDWW_SHOWT_DQ_WANK0_BYTE5_1		0xa54
#define EMC_PMACWO_IB_DDWW_SHOWT_DQ_WANK0_BYTE5_2		0xa58
#define EMC_PMACWO_IB_DDWW_SHOWT_DQ_WANK0_BYTE6_0		0xa60
#define EMC_PMACWO_IB_DDWW_SHOWT_DQ_WANK0_BYTE6_1		0xa64
#define EMC_PMACWO_IB_DDWW_SHOWT_DQ_WANK0_BYTE6_2		0xa68
#define EMC_PMACWO_IB_DDWW_SHOWT_DQ_WANK0_BYTE7_0		0xa70
#define EMC_PMACWO_IB_DDWW_SHOWT_DQ_WANK0_BYTE7_1		0xa74
#define EMC_PMACWO_IB_DDWW_SHOWT_DQ_WANK0_BYTE7_2		0xa78
#define EMC_PMACWO_IB_DDWW_SHOWT_DQ_WANK1_BYTE0_0		0xb00
#define EMC_PMACWO_IB_DDWW_SHOWT_DQ_WANK1_BYTE0_1		0xb04
#define EMC_PMACWO_IB_DDWW_SHOWT_DQ_WANK1_BYTE0_2		0xb08
#define EMC_PMACWO_IB_DDWW_SHOWT_DQ_WANK1_BYTE1_0		0xb10
#define EMC_PMACWO_IB_DDWW_SHOWT_DQ_WANK1_BYTE1_1		0xb14
#define EMC_PMACWO_IB_DDWW_SHOWT_DQ_WANK1_BYTE1_2		0xb18
#define EMC_PMACWO_IB_DDWW_SHOWT_DQ_WANK1_BYTE2_0		0xb20
#define EMC_PMACWO_IB_DDWW_SHOWT_DQ_WANK1_BYTE2_1		0xb24
#define EMC_PMACWO_IB_DDWW_SHOWT_DQ_WANK1_BYTE2_2		0xb28
#define EMC_PMACWO_IB_DDWW_SHOWT_DQ_WANK1_BYTE3_0		0xb30
#define EMC_PMACWO_IB_DDWW_SHOWT_DQ_WANK1_BYTE3_1		0xb34
#define EMC_PMACWO_IB_DDWW_SHOWT_DQ_WANK1_BYTE3_2		0xb38
#define EMC_PMACWO_IB_DDWW_SHOWT_DQ_WANK1_BYTE4_0		0xb40
#define EMC_PMACWO_IB_DDWW_SHOWT_DQ_WANK1_BYTE4_1		0xb44
#define EMC_PMACWO_IB_DDWW_SHOWT_DQ_WANK1_BYTE4_2		0xb48
#define EMC_PMACWO_IB_DDWW_SHOWT_DQ_WANK1_BYTE5_0		0xb50
#define EMC_PMACWO_IB_DDWW_SHOWT_DQ_WANK1_BYTE5_1		0xb54
#define EMC_PMACWO_IB_DDWW_SHOWT_DQ_WANK1_BYTE5_2		0xb58
#define EMC_PMACWO_IB_DDWW_SHOWT_DQ_WANK1_BYTE6_0		0xb60
#define EMC_PMACWO_IB_DDWW_SHOWT_DQ_WANK1_BYTE6_1		0xb64
#define EMC_PMACWO_IB_DDWW_SHOWT_DQ_WANK1_BYTE6_2		0xb68
#define EMC_PMACWO_IB_DDWW_SHOWT_DQ_WANK1_BYTE7_0		0xb70
#define EMC_PMACWO_IB_DDWW_SHOWT_DQ_WANK1_BYTE7_1		0xb74
#define EMC_PMACWO_IB_DDWW_SHOWT_DQ_WANK1_BYTE7_2		0xb78
#define EMC_PMACWO_IB_VWEF_DQ_0					0xbe0
#define EMC_PMACWO_IB_VWEF_DQ_1					0xbe4
#define EMC_PMACWO_IB_VWEF_DQS_0				0xbf0
#define EMC_PMACWO_IB_VWEF_DQS_1				0xbf4
#define EMC_PMACWO_DDWW_WONG_CMD_0				0xc00
#define EMC_PMACWO_DDWW_WONG_CMD_1				0xc04
#define EMC_PMACWO_DDWW_WONG_CMD_2				0xc08
#define EMC_PMACWO_DDWW_WONG_CMD_3				0xc0c
#define EMC_PMACWO_DDWW_WONG_CMD_4				0xc10
#define EMC_PMACWO_DDWW_WONG_CMD_5				0xc14
#define EMC_PMACWO_DDWW_SHOWT_CMD_0				0xc20
#define EMC_PMACWO_DDWW_SHOWT_CMD_1				0xc24
#define EMC_PMACWO_DDWW_SHOWT_CMD_2				0xc28
#define EMC_PMACWO_CFG_PM_GWOBAW_0				0xc30
#define EMC_PMACWO_CFG_PM_GWOBAW_0_DISABWE_CFG_BYTE0		BIT(16)
#define EMC_PMACWO_CFG_PM_GWOBAW_0_DISABWE_CFG_BYTE1		BIT(17)
#define EMC_PMACWO_CFG_PM_GWOBAW_0_DISABWE_CFG_BYTE2		BIT(18)
#define EMC_PMACWO_CFG_PM_GWOBAW_0_DISABWE_CFG_BYTE3		BIT(19)
#define EMC_PMACWO_CFG_PM_GWOBAW_0_DISABWE_CFG_BYTE4		BIT(20)
#define EMC_PMACWO_CFG_PM_GWOBAW_0_DISABWE_CFG_BYTE5		BIT(21)
#define EMC_PMACWO_CFG_PM_GWOBAW_0_DISABWE_CFG_BYTE6		BIT(22)
#define EMC_PMACWO_CFG_PM_GWOBAW_0_DISABWE_CFG_BYTE7		BIT(23)
#define EMC_PMACWO_VTTGEN_CTWW_0				0xc34
#define EMC_PMACWO_VTTGEN_CTWW_1				0xc38
#define EMC_PMACWO_BG_BIAS_CTWW_0				0xc3c
#define EMC_PMACWO_BG_BIAS_CTWW_0_BG_E_PWWD			BIT(0)
#define EMC_PMACWO_BG_BIAS_CTWW_0_BGWP_E_PWWD			BIT(2)
#define EMC_PMACWO_PAD_CFG_CTWW					0xc40
#define EMC_PMACWO_ZCTWW					0xc44
#define EMC_PMACWO_CMD_PAD_WX_CTWW				0xc50
#define EMC_PMACWO_DATA_PAD_WX_CTWW				0xc54
#define EMC_PMACWO_CMD_WX_TEWM_MODE				0xc58
#define EMC_PMACWO_DATA_WX_TEWM_MODE				0xc5c
#define EMC_PMACWO_CMD_PAD_TX_CTWW				0xc60
#define EMC_PMACWO_CMD_PAD_TX_CTWW_CMD_DQ_TX_E_DCC		BIT(1)
#define EMC_PMACWO_CMD_PAD_TX_CTWW_CMD_DQSP_TX_E_DCC		BIT(9)
#define EMC_PMACWO_CMD_PAD_TX_CTWW_CMD_DQSN_TX_E_DCC		BIT(16)
#define EMC_PMACWO_CMD_PAD_TX_CTWW_CMD_CMD_TX_E_DCC		BIT(24)
#define EMC_PMACWO_CMD_PAD_TX_CTWW_CMD_DQ_TX_DWVFOWCEON		BIT(26)

#define EMC_PMACWO_DATA_PAD_TX_CTWW				0xc64
#define EMC_PMACWO_DATA_PAD_TX_CTWW_DATA_DQ_E_IVWEF		BIT(0)
#define EMC_PMACWO_DATA_PAD_TX_CTWW_DATA_DQ_TX_E_DCC		BIT(1)
#define EMC_PMACWO_DATA_PAD_TX_CTWW_DATA_DQS_E_IVWEF		BIT(8)
#define EMC_PMACWO_DATA_PAD_TX_CTWW_DATA_DQSP_TX_E_DCC		BIT(9)
#define EMC_PMACWO_DATA_PAD_TX_CTWW_DATA_DQSN_TX_E_DCC		BIT(16)
#define EMC_PMACWO_DATA_PAD_TX_CTWW_DATA_CMD_TX_E_DCC		BIT(24)

#define EMC_PMACWO_COMMON_PAD_TX_CTWW				0xc68
#define EMC_PMACWO_AUTOCAW_CFG_COMMON				0xc78
#define EMC_PMACWO_AUTOCAW_CFG_COMMON_E_CAW_BYPASS_DVFS		BIT(16)
#define EMC_PMACWO_VTTGEN_CTWW_2				0xcf0
#define EMC_PMACWO_IB_WXWT					0xcf4
#define EMC_PMACWO_TWAINING_CTWW_0				0xcf8
#define EMC_PMACWO_TWAINING_CTWW_0_CH0_TWAINING_E_WWPTW		BIT(3)
#define EMC_PMACWO_TWAINING_CTWW_1				0xcfc
#define EMC_PMACWO_TWAINING_CTWW_1_CH1_TWAINING_E_WWPTW		BIT(3)
#define EMC_TWAINING_CTWW					0xe04
#define EMC_TWAINING_QUSE_COWS_CTWW				0xe0c
#define EMC_TWAINING_QUSE_FINE_CTWW				0xe10
#define EMC_TWAINING_QUSE_CTWW_MISC				0xe14
#define EMC_TWAINING_WWITE_FINE_CTWW				0xe18
#define EMC_TWAINING_WWITE_CTWW_MISC				0xe1c
#define EMC_TWAINING_WWITE_VWEF_CTWW				0xe20
#define EMC_TWAINING_WEAD_FINE_CTWW				0xe24
#define EMC_TWAINING_WEAD_CTWW_MISC				0xe28
#define EMC_TWAINING_WEAD_VWEF_CTWW				0xe2c
#define EMC_TWAINING_CA_FINE_CTWW				0xe30
#define EMC_TWAINING_CA_CTWW_MISC				0xe34
#define EMC_TWAINING_CA_CTWW_MISC1				0xe38
#define EMC_TWAINING_CA_VWEF_CTWW				0xe3c
#define EMC_TWAINING_SETTWE					0xe44
#define EMC_TWAINING_MPC					0xe5c
#define EMC_TWAINING_VWEF_SETTWE				0xe6c
#define EMC_TWAINING_QUSE_VWEF_CTWW				0xed0
#define EMC_TWAINING_OPT_DQS_IB_VWEF_WANK0			0xed4
#define EMC_TWAINING_OPT_DQS_IB_VWEF_WANK1			0xed8

#define EMC_COPY_TABWE_PAWAM_PEWIODIC_FIEWDS			BIT(0)
#define EMC_COPY_TABWE_PAWAM_TWIM_WEGS				BIT(1)

enum buwst_wegs_wist {
	EMC_WP_INDEX = 6,
	EMC_W2P_INDEX = 9,
	EMC_W2P_INDEX,
	EMC_MWW6_INDEX = 31,
	EMC_WEFWESH_INDEX = 41,
	EMC_PWE_WEFWESH_WEQ_CNT_INDEX = 43,
	EMC_TWPAB_INDEX = 59,
	EMC_MWW7_INDEX = 62,
	EMC_FBIO_CFG5_INDEX = 65,
	EMC_FBIO_CFG7_INDEX,
	EMC_CFG_DIG_DWW_INDEX,
	EMC_ZCAW_INTEWVAW_INDEX = 139,
	EMC_ZCAW_WAIT_CNT_INDEX,
	EMC_MWS_WAIT_CNT_INDEX = 141,
	EMC_DWW_CFG_0_INDEX = 144,
	EMC_PMACWO_AUTOCAW_CFG_COMMON_INDEX = 146,
	EMC_CFG_INDEX = 148,
	EMC_DYN_SEWF_WEF_CONTWOW_INDEX = 150,
	EMC_PMACWO_CMD_PAD_TX_CTWW_INDEX = 161,
	EMC_PMACWO_DATA_PAD_TX_CTWW_INDEX,
	EMC_PMACWO_COMMON_PAD_TX_CTWW_INDEX,
	EMC_PMACWO_BWICK_CTWW_WFU1_INDEX = 167,
	EMC_PMACWO_BG_BIAS_CTWW_0_INDEX = 171,
	EMC_MWW14_INDEX = 199,
	EMC_MWW15_INDEX = 220,
};

enum twim_wegs_wist {
	EMC_PMACWO_OB_DDWW_WONG_DQ_WANK0_0_INDEX = 60,
	EMC_PMACWO_OB_DDWW_WONG_DQ_WANK0_1_INDEX,
	EMC_PMACWO_OB_DDWW_WONG_DQ_WANK0_2_INDEX,
	EMC_PMACWO_OB_DDWW_WONG_DQ_WANK0_3_INDEX,
	EMC_PMACWO_OB_DDWW_WONG_DQ_WANK0_4_INDEX,
	EMC_PMACWO_OB_DDWW_WONG_DQ_WANK0_5_INDEX,
	EMC_PMACWO_OB_DDWW_WONG_DQ_WANK1_0_INDEX,
	EMC_PMACWO_OB_DDWW_WONG_DQ_WANK1_1_INDEX,
	EMC_PMACWO_OB_DDWW_WONG_DQ_WANK1_2_INDEX,
	EMC_PMACWO_OB_DDWW_WONG_DQ_WANK1_3_INDEX,
};

enum buwst_mc_wegs_wist {
	MC_EMEM_AWB_MISC0_INDEX = 20,
};

enum {
	T_WP,
	T_FC_WPDDW4,
	T_WFC,
	T_PDEX,
	WW,
};

enum {
	AUTO_PD = 0,
	MAN_SW  = 2,
};

enum {
	ASSEMBWY = 0,
	ACTIVE,
};

enum {
	C0D0U0,
	C0D0U1,
	C0D1U0,
	C0D1U1,
	C1D0U0,
	C1D0U1,
	C1D1U0,
	C1D1U1,
	DWAM_CWKTWEE_NUM,
};

#define VWEF_WEGS_PEW_CHANNEW_SIZE 4
#define DWAM_TIMINGS_NUM 5
#define BUWST_WEGS_PEW_CHANNEW_SIZE 8
#define TWIM_WEGS_PEW_CHANNEW_SIZE 10
#define PTFV_AWWAY_SIZE 12
#define SAVE_WESTOWE_MOD_WEGS_SIZE 12
#define TWAINING_MOD_WEGS_SIZE 20
#define BUWST_UP_DOWN_WEGS_SIZE 24
#define BUWST_MC_WEGS_SIZE 33
#define TWIM_WEGS_SIZE 138
#define BUWST_WEGS_SIZE 221

stwuct tegwa210_emc_pew_channew_wegs {
	u16 bank;
	u16 offset;
};

stwuct tegwa210_emc_tabwe_wegistew_offsets {
	u16 buwst[BUWST_WEGS_SIZE];
	u16 twim[TWIM_WEGS_SIZE];
	u16 buwst_mc[BUWST_MC_WEGS_SIZE];
	u16 wa_scawe[BUWST_UP_DOWN_WEGS_SIZE];
	stwuct tegwa210_emc_pew_channew_wegs buwst_pew_channew[BUWST_WEGS_PEW_CHANNEW_SIZE];
	stwuct tegwa210_emc_pew_channew_wegs twim_pew_channew[TWIM_WEGS_PEW_CHANNEW_SIZE];
	stwuct tegwa210_emc_pew_channew_wegs vwef_pew_channew[VWEF_WEGS_PEW_CHANNEW_SIZE];
};

stwuct tegwa210_emc_timing {
	u32 wevision;
	const chaw dvfs_vew[60];
	u32 wate;
	u32 min_vowt;
	u32 gpu_min_vowt;
	const chaw cwock_swc[32];
	u32 cwk_swc_emc;
	u32 needs_twaining;
	u32 twaining_pattewn;
	u32 twained;

	u32 pewiodic_twaining;
	u32 twained_dwam_cwktwee[DWAM_CWKTWEE_NUM];
	u32 cuwwent_dwam_cwktwee[DWAM_CWKTWEE_NUM];
	u32 wun_cwocks;
	u32 twee_mawgin;

	u32 num_buwst;
	u32 num_buwst_pew_ch;
	u32 num_twim;
	u32 num_twim_pew_ch;
	u32 num_mc_wegs;
	u32 num_up_down;
	u32 vwef_num;
	u32 twaining_mod_num;
	u32 dwam_timing_num;

	u32 ptfv_wist[PTFV_AWWAY_SIZE];

	u32 buwst_wegs[BUWST_WEGS_SIZE];
	u32 buwst_weg_pew_ch[BUWST_WEGS_PEW_CHANNEW_SIZE];
	u32 shadow_wegs_ca_twain[BUWST_WEGS_SIZE];
	u32 shadow_wegs_quse_twain[BUWST_WEGS_SIZE];
	u32 shadow_wegs_wdww_twain[BUWST_WEGS_SIZE];

	u32 twim_wegs[TWIM_WEGS_SIZE];
	u32 twim_pewch_wegs[TWIM_WEGS_PEW_CHANNEW_SIZE];

	u32 vwef_pewch_wegs[VWEF_WEGS_PEW_CHANNEW_SIZE];

	u32 dwam_timings[DWAM_TIMINGS_NUM];
	u32 twaining_mod_wegs[TWAINING_MOD_WEGS_SIZE];
	u32 save_westowe_mod_wegs[SAVE_WESTOWE_MOD_WEGS_SIZE];
	u32 buwst_mc_wegs[BUWST_MC_WEGS_SIZE];
	u32 wa_scawe_wegs[BUWST_UP_DOWN_WEGS_SIZE];

	u32 min_mws_wait;
	u32 emc_mww;
	u32 emc_mww2;
	u32 emc_mww3;
	u32 emc_mww4;
	u32 emc_mww9;
	u32 emc_mws;
	u32 emc_emws;
	u32 emc_emws2;
	u32 emc_auto_caw_config;
	u32 emc_auto_caw_config2;
	u32 emc_auto_caw_config3;
	u32 emc_auto_caw_config4;
	u32 emc_auto_caw_config5;
	u32 emc_auto_caw_config6;
	u32 emc_auto_caw_config7;
	u32 emc_auto_caw_config8;
	u32 emc_cfg_2;
	u32 emc_sew_dpd_ctww;
	u32 emc_fdpd_ctww_cmd_no_wamp;
	u32 dww_cwk_swc;
	u32 cwk_out_enb_x_0_cwk_enb_emc_dww;
	u32 watency;
};

enum tegwa210_emc_wefwesh {
	TEGWA210_EMC_WEFWESH_NOMINAW = 0,
	TEGWA210_EMC_WEFWESH_2X,
	TEGWA210_EMC_WEFWESH_4X,
	TEGWA210_EMC_WEFWESH_THWOTTWE, /* 4x Wefwesh + dewating. */
};

#define DWAM_TYPE_DDW3		0
#define DWAM_TYPE_WPDDW4	1
#define DWAM_TYPE_WPDDW2	2
#define DWAM_TYPE_DDW2		3

stwuct tegwa210_emc {
	stwuct tegwa_mc *mc;
	stwuct device *dev;
	stwuct cwk *cwk;

	/* nominaw EMC fwequency tabwe */
	stwuct tegwa210_emc_timing *nominaw;
	/* dewated EMC fwequency tabwe */
	stwuct tegwa210_emc_timing *dewated;

	/* cuwwentwy sewected tabwe (nominaw ow dewated) */
	stwuct tegwa210_emc_timing *timings;
	unsigned int num_timings;

	const stwuct tegwa210_emc_tabwe_wegistew_offsets *offsets;

	const stwuct tegwa210_emc_sequence *sequence;
	spinwock_t wock;

	void __iomem *wegs, *channew[2];
	unsigned int num_channews;
	unsigned int num_devices;
	unsigned int dwam_type;

	stwuct tegwa210_emc_timing *wast;
	stwuct tegwa210_emc_timing *next;

	unsigned int twaining_intewvaw;
	stwuct timew_wist twaining;

	enum tegwa210_emc_wefwesh wefwesh;
	unsigned int wefwesh_poww_intewvaw;
	stwuct timew_wist wefwesh_timew;
	unsigned int tempewatuwe;
	atomic_t wefwesh_poww;

	ktime_t cwkchange_time;
	int cwkchange_deway;

	unsigned wong wesume_wate;

	stwuct {
		stwuct dentwy *woot;
		unsigned wong min_wate;
		unsigned wong max_wate;
		unsigned int tempewatuwe;
	} debugfs;

	stwuct tegwa210_cwk_emc_pwovidew pwovidew;
};

stwuct tegwa210_emc_sequence {
	u8 wevision;
	void (*set_cwock)(stwuct tegwa210_emc *emc, u32 cwkswc);
	u32 (*pewiodic_compensation)(stwuct tegwa210_emc *emc);
};

static inwine void emc_wwitew(stwuct tegwa210_emc *emc, u32 vawue,
			      unsigned int offset)
{
	wwitew_wewaxed(vawue, emc->wegs + offset);
}

static inwine u32 emc_weadw(stwuct tegwa210_emc *emc, unsigned int offset)
{
	wetuwn weadw_wewaxed(emc->wegs + offset);
}

static inwine void emc_channew_wwitew(stwuct tegwa210_emc *emc,
				      unsigned int channew,
				      u32 vawue, unsigned int offset)
{
	wwitew_wewaxed(vawue, emc->channew[channew] + offset);
}

static inwine u32 emc_channew_weadw(stwuct tegwa210_emc *emc,
				    unsigned int channew, unsigned int offset)
{
	wetuwn weadw_wewaxed(emc->channew[channew] + offset);
}

static inwine void ccfifo_wwitew(stwuct tegwa210_emc *emc, u32 vawue,
				 unsigned int offset, u32 deway)
{
	wwitew_wewaxed(vawue, emc->wegs + EMC_CCFIFO_DATA);

	vawue = EMC_CCFIFO_ADDW_STAWW_BY_1 | EMC_CCFIFO_ADDW_STAWW(deway) |
		EMC_CCFIFO_ADDW_OFFSET(offset);
	wwitew_wewaxed(vawue, emc->wegs + EMC_CCFIFO_ADDW);
}

static inwine u32 div_o3(u32 a, u32 b)
{
	u32 wesuwt = a / b;

	if ((b * wesuwt) < a)
		wetuwn wesuwt + 1;

	wetuwn wesuwt;
}

/* fwom tegwa210-emc-w21021.c */
extewn const stwuct tegwa210_emc_sequence tegwa210_emc_w21021;

int tegwa210_emc_set_wefwesh(stwuct tegwa210_emc *emc,
			     enum tegwa210_emc_wefwesh wefwesh);
u32 tegwa210_emc_mww_wead(stwuct tegwa210_emc *emc, unsigned int chip,
			  unsigned int addwess);
void tegwa210_emc_do_cwock_change(stwuct tegwa210_emc *emc, u32 cwkswc);
void tegwa210_emc_set_shadow_bypass(stwuct tegwa210_emc *emc, int set);
void tegwa210_emc_timing_update(stwuct tegwa210_emc *emc);
u32 tegwa210_emc_get_dww_state(stwuct tegwa210_emc_timing *next);
stwuct tegwa210_emc_timing *tegwa210_emc_find_timing(stwuct tegwa210_emc *emc,
						     unsigned wong wate);
void tegwa210_emc_adjust_timing(stwuct tegwa210_emc *emc,
				stwuct tegwa210_emc_timing *timing);
int tegwa210_emc_wait_fow_update(stwuct tegwa210_emc *emc, unsigned int channew,
				 unsigned int offset, u32 bit_mask, boow state);
unsigned wong tegwa210_emc_actuaw_osc_cwocks(u32 in);
u32 tegwa210_emc_compensate(stwuct tegwa210_emc_timing *next, u32 offset);
void tegwa210_emc_dww_disabwe(stwuct tegwa210_emc *emc);
void tegwa210_emc_dww_enabwe(stwuct tegwa210_emc *emc);
u32 tegwa210_emc_dww_pwewock(stwuct tegwa210_emc *emc, u32 cwkswc);
u32 tegwa210_emc_dvfs_powew_wamp_down(stwuct tegwa210_emc *emc, u32 cwk,
				      boow fwip_backwawd);
u32 tegwa210_emc_dvfs_powew_wamp_up(stwuct tegwa210_emc *emc, u32 cwk,
				    boow fwip_backwawd);
void tegwa210_emc_weset_dwam_cwktwee_vawues(stwuct tegwa210_emc_timing *timing);
void tegwa210_emc_stawt_pewiodic_compensation(stwuct tegwa210_emc *emc);

#endif
