# 0.25Î¼m 64M DRAM (3rd Generation) Process Flow

> âš ï¸ **æ³¨è¨˜ / Note**  
> æœ¬å·¥ç¨‹è¡¨ã¯ã€ä¸‰æºçœŸä¸€ã«ã‚ˆã‚‹1990å¹´ä»£æœ«ã®è£½é€ çµŒé¨“ã¨è¨˜æ†¶ã‚’ã‚‚ã¨ã«å†æ§‹æˆã•ã‚ŒãŸæŠ€è¡“è¨˜éŒ²ã§ã™ã€‚å†…å®¹ã¯å½“æ™‚ã®çŸ¥è­˜ã¨çŠ¶æ³ã«åŸºã¥ãã‚‚ã®ã§ã‚ã‚Šã€ç¾åœ¨ã®æŠ€è¡“è³‡æ–™ã‚„å®Ÿãƒ‡ãƒ¼ã‚¿ã¨ã¯ä¸€éƒ¨ç•°ãªã‚‹å¯èƒ½æ€§ãŒã‚ã‚Šã¾ã™ã€‚æ­£ç¢ºæ€§ã‚’ä¿è¨¼ã™ã‚‹ã‚‚ã®ã§ã¯ãªãã€æ•™è‚²ãƒ»æŠ€è¡“ã‚¢ãƒ¼ã‚«ã‚¤ãƒ–ç›®çš„ã§ã®å‚è€ƒæƒ…å ±ã¨ã—ã¦ã”åˆ©ç”¨ãã ã•ã„ã€‚  
>  
> This process table is a technical reconstruction based on Shinichi Samizo's manufacturing experience and memory from the late 1990s. The content reflects knowledge and conditions of that time and may differ from current technical documents or actual data. It is not guaranteed to be accurate and should be used as reference information for educational or archival purposes only.

---

## ğŸ”¹ ç‰¹å¾´ / Key Features

| é …ç›® / Item | å†…å®¹ / Description |
|------------|---------------------|
| **é›»æºé›»åœ§ / Supply Voltage** | 3.3Vï¼ˆãƒ¡ãƒ¢ãƒªã‚»ãƒ«ãƒ»å‘¨è¾ºãƒ»I/Oï¼‰<br>*3.3V for Memory Cell, Peripheral, and I/O* |
| **ã‚»ãƒ«ã‚­ãƒ£ãƒ‘ã‚·ã‚¿æ§‹é€  / Cell Capacitor Structure** | ã‚¹ã‚¿ãƒƒã‚¯å‹ã‚­ãƒ£ãƒ‘ã‚·ã‚¿<br>*Stacked capacitor structure* |
| **ã‚¦ã‚§ãƒ«æ§‹æˆ / Well Structure** | ãƒ¡ãƒ¢ãƒªã‚»ãƒ«ã«ãƒˆãƒªãƒ—ãƒ«ã‚¦ã‚§ãƒ«æ§‹é€ ã‚’æ¡ç”¨<br>*Triple-well adopted in memory cell region* |
| **ãƒ¯ãƒ¼ãƒ‰ãƒ©ã‚¤ãƒ³æ§‹é€  / Word Line** | ãƒ‡ãƒã‚¤ãƒ‡ãƒƒãƒ‰WLæ§‹é€ ã€WSA-ALAæ¥ç¶š<br>*Divided word-line structure with WSA-ALA connection* |
| **ãƒ“ãƒƒãƒˆãƒ©ã‚¤ãƒ³å½¢æˆ / Bit Line** | WSB-CVDã«ã‚ˆã‚Šã€BLã¨BLã‚³ãƒ³ã‚¿ã‚¯ãƒˆã‚’åŒæ™‚å½¢æˆ<br>*Bit line and bit line contact formed simultaneously by WSB-CVD* |
| **ã‚¹ãƒˆãƒ¬ãƒ¼ã‚¸ãƒãƒ¼ãƒ‰å‡¦ç† / Storage Node Surface Treatment** | ç²—é¢åŒ–å‡¦ç†ã«ã‚ˆã‚Šå®¹é‡å€¤1.5ã€œ1.8å€å‘ä¸Š<br>*Surface roughening improved capacitance by 1.5â€“1.8Ã—* |

---

## ğŸŸ« ç´ å­åˆ†é›¢å½¢æˆ / Device Isolation Formation

| å·¥ç¨‹å / Step | å‡¦ç†å†…å®¹ / Process Description | å¯¾è±¡é ˜åŸŸ / Target Area | ä¸»ç›®çš„ / Purpose | å‡¦ç†æ¡ä»¶ / Conditions | å‚™è€ƒ / Notes |
|---------------|----------------------------------|-------------------------|--------------------|------------------------|----------------|
| **FS-DP**     | SiONé…¸çª’åŒ–è†œå †ç©<br>*SiON deposition* | å…¨ä½“åŸºæ¿<br>*Whole wafer* | LOCOSå‰ã®ç•Œé¢ä¿è­·<br>*Pre-LOCOS interface protection* | 200Ã… @ 700â„ƒ | è†œè³ªæ”¹å–„ã®ãŸã‚ã®åˆæœŸç©å±¤<br>*Improved interface quality* |
| **FSN-DP**    | LOCOSç”¨çª’åŒ–è†œå †ç©<br>*Field Nitride deposition* | Fieldé ˜åŸŸ<br>*Field area* | LOCOSé…¸åŒ–ãƒã‚¹ã‚¯<br>*LOCOS oxidation mask* | 1500Ã… @ 750â„ƒ | LOCOSé…¸åŒ–å‰ã®ä¸»ä¿è­·è†œ<br>*Main hard mask before oxidation* |
| **F-PH**      | Fieldãƒ•ã‚©ãƒˆãƒªã‚½ï¼ˆKrFï¼‰<br>*Field lithography (KrF)* | Fieldé ˜åŸŸ<br>*Field area* | LOCOSãƒ‘ã‚¿ãƒ¼ãƒ³å®šç¾©<br>*Patterning LOCOS region* | 0.35Î¼m | Semi-recesså¯¾å¿œãƒ‘ã‚¿ãƒ¼ãƒ³<br>*Semi-recess LOCOS layout* |
| **F-ET**      | SIN + SiONé–‹å£ï¼ˆã‚¨ãƒƒãƒãƒ³ã‚°ï¼‰<br>*Etching SIN + SiON* | Fieldé ˜åŸŸ<br>*Field area* | LOCOSé–‹å£å½¢æˆ<br>*Open field oxide region* | - | å¤šå±¤ä¿è­·è†œã®é¸æŠé™¤å»<br>*Selective removal of multilayer mask* |
| **F-OX**      | LOCOSç†±é…¸åŒ–<br>*Thermal field oxidation (LOCOS)* | Fieldé ˜åŸŸ<br>*Field area* | ãƒ•ã‚£ãƒ¼ãƒ«ãƒ‰é…¸åŒ–è†œå½¢æˆ<br>*Field oxide isolation* | 4500Ã… @ 1000â„ƒ | é³¥ãã¡ã°ã—æŠ‘åˆ¶ãƒ—ãƒ­ãƒ•ã‚¡ã‚¤ãƒ«<br>*Birdâ€™s beak minimization* |
| **PRE-OX**    | çŠ ç‰²é…¸åŒ–è†œå½¢æˆ<br>*Sacrificial oxidation* | ãƒãƒ£ãƒãƒ«é ˜åŸŸ<br>*Channel region* | ã‚²ãƒ¼ãƒˆé…¸åŒ–å‰ã®è¡¨é¢å‡¦ç†<br>*Channel surface protection* | 200Ã… @ 900â„ƒ | æ±šæŸ“é™¤å»ãŠã‚ˆã³è¡¨é¢å¹³å¦åŒ–<br>*Cleaning and surface smoothing* |

---

## ğŸ§ª ã‚¦ã‚¨ãƒ«ãƒ»CDå½¢æˆ / Well & Channel Doping (Deep/N/P-Well, Channel Doping)

| å·¥ç¨‹å / Step | å‡¦ç†å†…å®¹ / Process Description | å¯¾è±¡é ˜åŸŸ / Target Area | æ³¨å…¥ç›®çš„ / Purpose | æ¡ä»¶ / Conditions | å‚™è€ƒ / Notes |
|---------------|-------------------------------|-------------------------|----------------------|--------------------|----------------|
| **NWLA-PH**   | Deep N-Wellãƒ•ã‚©ãƒˆãƒªã‚½<br>*Deep N-Well lithography* | ãƒ¡ãƒ¢ãƒªã‚»ãƒ«é ˜åŸŸ<br>*Memory cell region* | Deep N-Wellå®šç¾©<br>*Define Deep N-Well* | 1.5Î¼m | Î±ç·šè€æ€§å‘ä¸Šã®ãŸã‚ã®æ·±æ‰“ã¡é ˜åŸŸ<br>*Deep region for Î±-particle immunity* |
| **NWLA-ION**  | Deep N-Wellæ³¨å…¥ï¼ˆMeVï¼‰<br>*Deep N-Well implantation (MeV)* | ãƒ¡ãƒ¢ãƒªã‚»ãƒ«é ˜åŸŸ<br>*Memory cell region* | é«˜è€æ€§N-Wellå½¢æˆ<br>*Form high-resistance N-Well* | 1e13/cmÂ² @ 1.2 MeV (Pâº) | ãƒ¡ãƒ¢ãƒªã‚»ãƒ«å°‚ç”¨ã®æ·±å±¤æ³¨å…¥<br>*Exclusive to memory cell area* |
| **NWLB-PH**   | N-Wellãƒ•ã‚©ãƒˆãƒªã‚½<br>*N-Well lithography* | ãƒšãƒªãƒ•ã‚§ãƒ©ãƒ«é ˜åŸŸ<br>*Peripheral region* | N-Wellå®šç¾©<br>*Define N-Well* | 1.2Î¼m | å‘¨è¾ºPMOSãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿é ˜åŸŸã«é©ç”¨<br>*For peripheral PMOS devices* |
| **NWLB-ION**  | N-Wellæ³¨å…¥ï¼ˆHCï¼‰<br>*N-Well implantation (HC)* | ãƒšãƒªãƒ•ã‚§ãƒ©ãƒ«é ˜åŸŸ<br>*Peripheral region* | â‘  N-Wellå½¢æˆ<br>â‘¡ PMOSãƒãƒ£ãƒãƒ«å½¢æˆ<br>*â‘  Form N-Well<br>â‘¡ PMOS channel doping* | 1e13/cmÂ² @ 300 keV (Pâº) | äºŒé‡æ©Ÿèƒ½ã‚’1å·¥ç¨‹ã§é›†ç´„<br>*Combines two functions in one step* |
| **PWL-PH**    | P-Wellãƒ•ã‚©ãƒˆãƒªã‚½<br>*P-Well lithography* | ãƒ¡ãƒ¢ãƒªã‚»ãƒ«ãƒ»å‘¨è¾ºé ˜åŸŸ<br>*Cell + Peripheral* | P-Wellå®šç¾©<br>*Define P-Well* | 1.0Î¼m | Field Stopperé ˜åŸŸã‚’å«ã‚€è¤‡åˆã‚¨ãƒªã‚¢<br>*Includes Field Stopper region* |
| **PWL-ION**   | P-Wellæ³¨å…¥ï¼ˆHCï¼‰<br>*P-Well implantation (HC)* | åŒä¸Š<br>*Same as above* | â‘  P-Wellå½¢æˆ<br>â‘¡ Field Stopperå½¢æˆ<br>â‘¢ NMOSãƒãƒ£ãƒãƒ«å½¢æˆ<br>*â‘  Form P-Well<br>â‘¡ Field Stopper<br>â‘¢ NMOS channel doping* | 1e13/cmÂ² @ 150 keV (Bâº) | 3æ©Ÿèƒ½ã‚’çµ±åˆã—ãŸé«˜åŠ¹ç‡æ³¨å…¥<br>*Three functions integrated into one step* |

---

## ğŸŸ¦ ã‚²ãƒ¼ãƒˆè†œãƒ»ã‚²ãƒ¼ãƒˆé›»æ¥µå½¢æˆ / Gate Oxide & Gate Electrode Formation (Word Line WSA)

| å·¥ç¨‹å / Step | å‡¦ç†å†…å®¹ / Process Description | è†œåš / Thickness | å¯¸æ³• / CD | æ¸©åº¦ / Temp | å‚™è€ƒ / Notes |
|---------------|----------------------------------|-------------------|-------------|---------------|----------------|
| **G-OX**      | ã‚²ãƒ¼ãƒˆé…¸åŒ–è†œå½¢æˆ<br>*Gate oxide formation* | 80Ã… | - | 800â„ƒ | é«˜å“è³ªãªç†±é…¸åŒ–è†œï¼ˆLPCVDï¼‰<br>*High-quality thermal oxide by LPCVD* |
| **PLYA-DP**   | ãƒ‰ãƒ¼ãƒ—ãƒãƒªå †ç©<br>*Doped poly-Si deposition* | 2000Ã… | - | 620â„ƒ | ã‚²ãƒ¼ãƒˆé›»æ¥µç”¨ãƒãƒªã‚·ãƒªã‚³ãƒ³<br>*Poly-Si for gate electrode* |
| **WSA-DP**    | WSiå †ç©ï¼ˆCVDï¼‰<br>*WSi deposition (CVD)* | 1500Ã… | - | 450â„ƒ | ãƒãƒªä¸Šã«ã‚¿ãƒ³ã‚°ã‚¹ãƒ†ãƒ³ã‚µã‚¤ãƒªã‚µã‚¤ãƒ‰<br>*Tungsten silicide on poly-Si* |
| **BRAC-DP**   | ãƒãƒªã‚¢ã‚­ãƒ£ãƒƒãƒ—å †ç©ï¼ˆSiOâ‚‚ï¼‰<br>*Barrier cap deposition (SiOâ‚‚)* | 800Ã… | - | 400â„ƒ | ã‚¨ãƒƒãƒãƒ³ã‚°ä¿è­·ã¨çµ¶ç¸å±¤å½¢æˆ<br>*Etch protection and insulation* |
| **WSA-PH**    | ã‚²ãƒ¼ãƒˆãƒ‘ã‚¿ãƒ¼ãƒ³ãƒ•ã‚©ãƒˆï¼ˆKrFï¼‰<br>*Gate lithography (KrF)* | - | 0.25Î¼m | - | é«˜è§£åƒåº¦ãƒ‘ã‚¿ãƒ¼ãƒ³å½¢æˆ<br>*High-resolution patterning* |
| **WSA-ET**    | ã‚²ãƒ¼ãƒˆã‚¨ãƒƒãƒãƒ³ã‚°<br>*Gate etching* | - | - | å®¤æ¸© / RT | BRACå±¤ã‚’æ®‹ã—ã¦çµ¶ç¸æ€§ç¶­æŒ<br>*Keeps BRAC layer for insulation* |

---

## âš™ï¸ ã‚½ãƒ¼ã‚¹ãƒ»ãƒ‰ãƒ¬ã‚¤ãƒ³å½¢æˆ / Source & Drain Formation

| å·¥ç¨‹å / Step | å‡¦ç†å†…å®¹ / Process Description | å¯¾è±¡é ˜åŸŸ / Target Area | æ³¨å…¥ç›®çš„ / Purpose | å‡¦ç†æ¡ä»¶ / Conditions | å‚™è€ƒ / Notes |
|---------------|-------------------------------|-------------------------|----------------------|------------------------|----------------|
| **NLD-PH**    | NMOS LDDãƒ•ã‚©ãƒˆ<br>*NMOS LDD lithography* | ãƒšãƒªãƒ•ã‚§ãƒ©ãƒ«é ˜åŸŸ<br>*Peripheral* | LDDä½ç½®å®šç¾©<br>*Define LDD region* | 0.35Î¼m | é«˜ç²¾åº¦ãƒ‘ã‚¿ãƒ¼ãƒ³å¿…è¦ |
| **NLD-ION**   | NMOS LDDæ³¨å…¥<br>*NMOS LDD implantation* | ãƒšãƒªãƒ•ã‚§ãƒ©ãƒ«é ˜åŸŸ<br>*Peripheral* | æµ…å±¤Nâ»æ‹¡æ•£å½¢æˆ<br>*Form shallow Nâ» diffusion* | 5e13/cmÂ² @ 40 keV (Asâº) | LDDï¼šä½é›»ç•ŒåŒ–è¨­è¨ˆ |
| **NLDC-PH**   | NMOSã‚»ãƒ«LDDãƒ•ã‚©ãƒˆ<br>*NMOS Cell LDD lithography* | ãƒ¡ãƒ¢ãƒªã‚»ãƒ«é ˜åŸŸ<br>*Cell* | ã‚»ãƒ«éƒ¨LDDå®šç¾©<br>*Define LDD for cell* | 0.3Î¼m | WSAå¹²æ¸‰ã«æ³¨æ„ |
| **NLDC-ION**  | NMOSã‚»ãƒ«LDDæ³¨å…¥<br>*NMOS Cell LDD implantation* | ãƒ¡ãƒ¢ãƒªã‚»ãƒ«é ˜åŸŸ<br>*Cell* | æµ…å±¤Nâ»å½¢æˆï¼ˆã‚»ãƒ«ï¼‰<br>*Shallow Nâ» in memory cell* | 5e13/cmÂ² @ 30 keV (Asâº) | å°é›»æµåˆ¶å¾¡å‹ |
| **PLD-PH**    | PMOS LDDãƒ•ã‚©ãƒˆ<br>*PMOS LDD lithography* | ãƒšãƒªãƒ•ã‚§ãƒ©ãƒ«é ˜åŸŸ<br>*Peripheral* | PMOS LDDä½ç½®å®šç¾©<br>*Define LDD region for PMOS* | 0.35Î¼m | |
| **PLD-ION**   | PMOS LDDæ³¨å…¥<br>*PMOS LDD implantation* | ãƒšãƒªãƒ•ã‚§ãƒ©ãƒ«é ˜åŸŸ<br>*Peripheral* | Pâ»æµ…å±¤æ‹¡æ•£å½¢æˆ<br>*Form shallow Pâ» diffusion* | 3e13/cmÂ² @ 30 keV (BFâ‚‚âº) | |
| **SW-DP**     | ã‚¹ãƒšãƒ¼ã‚µãƒ¼å †ç©ï¼ˆé…¸åŒ–è†œ/çª’åŒ–è†œï¼‰<br>*Spacer deposition (oxide/nitride)* | å…¨ä½“<br>*Global* | ã‚¹ãƒšãƒ¼ã‚µãƒ¼ç©å±¤<br>*Spacer stack for S/D mask* | SiOâ‚‚: 600Ã…, SiN: 400Ã… | CVDç©å±¤ |
| **SW-ET**     | ã‚¹ãƒšãƒ¼ã‚µãƒ¼ã‚¨ãƒƒãƒãƒ³ã‚°<br>*Spacer etching* | å…¨ä½“<br>*Global* | ã‚¹ãƒšãƒ¼ã‚µãƒ¼å½¢æˆ<br>*Form oxide/nitride spacers* | ãƒ‰ãƒ©ã‚¤ã‚¨ãƒƒãƒ @ RT | SiOâ‚‚/SiNé¸æŠ |
| **NLD2-PH**   | NMOSæ·±æ‹¡æ•£ãƒ•ã‚©ãƒˆ<br>*NMOS deep S/D lithography* | ãƒšãƒªãƒ•ã‚§ãƒ©ãƒ«é ˜åŸŸ<br>*Peripheral* | Nâºã‚½ãƒ¼ã‚¹ãƒ»ãƒ‰ãƒ¬ã‚¤ãƒ³å®šç¾©<br>*Define Nâº S/D* | 0.35Î¼m | |
| **NLD2-ION**  | NMOSæ·±æ‹¡æ•£æ³¨å…¥<br>*NMOS deep S/D implantation* | ãƒšãƒªãƒ•ã‚§ãƒ©ãƒ«é ˜åŸŸ<br>*Peripheral* | Nâºæ·±æ‹¡æ•£å½¢æˆ<br>*Form deep Nâº S/D* | 5e15/cmÂ² @ 60 keV (Asâº) | ã‚¢ãƒ‹ãƒ¼ãƒ«ã«ã‚ˆã‚Šæ´»æ€§åŒ– |
| **NLDC2-PH**  | NMOSã‚»ãƒ«æ·±æ‹¡æ•£ãƒ•ã‚©ãƒˆ<br>*NMOS Cell deep S/D lithography* | ãƒ¡ãƒ¢ãƒªã‚»ãƒ«é ˜åŸŸ<br>*Cell* | ã‚»ãƒ«Nâºå®šç¾©<br>*Define Nâº S/D in memory cell* | 0.3Î¼m | |
| **NLDC2-ION** | NMOSã‚»ãƒ«æ·±æ‹¡æ•£æ³¨å…¥<br>*NMOS Cell deep S/D implantation* | ãƒ¡ãƒ¢ãƒªã‚»ãƒ«é ˜åŸŸ<br>*Cell* | Nâºæ·±æ‹¡æ•£å½¢æˆï¼ˆã‚»ãƒ«ï¼‰<br>*Deep Nâº in memory cell* | 5e15/cmÂ² @ 50 keV (Asâº) | |
| **PLD2-PH**   | PMOSæ·±æ‹¡æ•£ãƒ•ã‚©ãƒˆ<br>*PMOS deep S/D lithography* | ãƒšãƒªãƒ•ã‚§ãƒ©ãƒ«é ˜åŸŸ<br>*Peripheral* | PMOS Pâºå®šç¾©<br>*Define Pâº S/D* | 0.35Î¼m | |
| **PLD2-ION**  | PMOSæ·±æ‹¡æ•£æ³¨å…¥<br>*PMOS deep S/D implantation* | ãƒšãƒªãƒ•ã‚§ãƒ©ãƒ«é ˜åŸŸ<br>*Peripheral* | Pâºæ·±æ‹¡æ•£å½¢æˆ<br>*Form deep Pâº S/D* | 3e15/cmÂ² @ 50 keV (BFâ‚‚âº) | |

---

## ğŸŸ© ãƒ“ãƒƒãƒˆãƒ©ã‚¤ãƒ³å½¢æˆ / Bit Line Formation (Through Hole THA to Bit Line WSB)

| å·¥ç¨‹å / Step | å‡¦ç†å†…å®¹ / Process Description | å‚™è€ƒ / Notes |
|---------------|----------------------------------|----------------|
| **THA-DP**     | TEOSå †ç©ï¼ˆTHAä¸‹åœ°ï¼‰<br>*TEOS deposition (THA base layer)* | 4000Ã… @ 650â„ƒ |
| **THA-PH**     | ã‚¹ãƒ«ãƒ¼ãƒ›ãƒ¼ãƒ«ãƒ•ã‚©ãƒˆãƒªã‚½ï¼ˆKrFï¼‰<br>*Through-hole lithography (KrF)* | ã‚¢ã‚¹ãƒšã‚¯ãƒˆæ¯” AR=2ã€WSAå¹²æ¸‰ã‚’å›é¿ã™ã‚‹ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆ<br>*AR=2, layout avoiding interference with WSA* |
| **THA-ET**     | ã‚¹ãƒ«ãƒ¼ãƒ›ãƒ¼ãƒ«é–‹å£ã‚¨ãƒƒãƒãƒ³ã‚°<br>*THA contact hole etching* | ãƒ“ãƒƒãƒˆãƒ©ã‚¤ãƒ³ç”¨ã‚³ãƒ³ã‚¿ã‚¯ãƒˆãƒ›ãƒ¼ãƒ«å½¢æˆ<br>*Contact hole for BL contact* |
| **PLYB-DP**    | ãƒ‰ãƒ¼ãƒ—ãƒãƒªå †ç©ï¼ˆãƒ“ãƒƒãƒˆãƒ©ã‚¤ãƒ³ä¸‹åœ°ï¼‰<br>*Doped poly-Si deposition (BL base)* | 2500Ã… @ 620â„ƒ |
| **WSB-DP**     | ã‚¿ãƒ³ã‚°ã‚¹ãƒ†ãƒ³ã‚µã‚¤ãƒªã‚µã‚¤ãƒ‰å †ç©ï¼ˆCVDï¼‰<br>*WSi deposition (CVD)* | 1800Ã… @ 450â„ƒ |
| **WSB-PH**     | ãƒ“ãƒƒãƒˆãƒ©ã‚¤ãƒ³ãƒ•ã‚©ãƒˆãƒªã‚½ï¼ˆKrFï¼‰<br>*Bit line lithography (KrF)* | 0.25Î¼m L/S é«˜å¯†åº¦é…ç·šå¯¾å¿œ<br>*0.25Î¼m L/S for high-density interconnect* |
| **WSB-ET**     | ãƒ“ãƒƒãƒˆãƒ©ã‚¤ãƒ³ã‚¨ãƒƒãƒãƒ³ã‚°<br>*Bit line etching* | BRACã‚­ãƒ£ãƒƒãƒ—åŠ¹æœã§ä¸‹å±¤çµ¶ç¸æ€§ã‚’ç¶­æŒ<br>*Maintains insulation using BRAC cap* |

---

## ğŸŸ¥ ã‚­ãƒ£ãƒ‘ã‚·ã‚¿å½¢æˆ / Capacitor Formation (THB to PLYD)

| å·¥ç¨‹å / Step | å‡¦ç†å†…å®¹ / Process Description | å‚™è€ƒ / Notes |
|---------------|----------------------------------|----------------|
| **THB-DP**     | TEOSå †ç©ï¼ˆV2ä¸‹åœ°ï¼‰<br>*TEOS deposition (V2 base layer)* | 6000Ã… |
| **THB-PH**     | V2ãƒ•ã‚©ãƒˆãƒªã‚½ï¼ˆKrFï¼‰<br>*V2 lithography (KrF)* | ã‚¢ã‚¹ãƒšã‚¯ãƒˆæ¯” AR=8 æ·±ã‚³ãƒ³ã‚¿ã‚¯ãƒˆå¯¾å¿œ<br>*AR=8 for deep contact* |
| **THB-ET**     | V2é–‹å£ã‚¨ãƒƒãƒãƒ³ã‚°<br>*V2 contact etching* | ã‚­ãƒ£ãƒ‘ã‚·ã‚¿ä¸‹éƒ¨ã‚³ãƒ³ã‚¿ã‚¯ãƒˆãƒ›ãƒ¼ãƒ«å½¢æˆ<br>*Contact hole to bottom capacitor electrode* |
| **PLYC-DP**    | åšè†œãƒãƒªSiå †ç©ï¼ˆä¸‹éƒ¨é›»æ¥µï¼‰<br>*Thick poly-Si deposition (bottom electrode)* | 8000Ã… @ 620â„ƒ |
| **PLYC-PH**    | ä¸‹éƒ¨é›»æ¥µãƒ‘ã‚¿ãƒ¼ãƒ³ãƒ•ã‚©ãƒˆ<br>*Bottom electrode lithography* | 0.25Î¼m |
| **PLYC-ET**    | ä¸‹éƒ¨é›»æ¥µã‚¨ãƒƒãƒãƒ³ã‚°<br>*Bottom electrode etching* | æ®‹æ¸£ã«ã‚ˆã‚‹ã‚·ãƒ§ãƒ¼ãƒˆã‚’é¿ã‘ã‚‹<br>*Residue can cause shorts* |
| **PLYC2-DP**   | ç²—é¢åŒ–å‡¦ç†ï¼ˆå®¹é‡å‘ä¸Šï¼‰<br>*Surface roughening (capacitance boost)* | 700â„ƒ, å®¹é‡1.5ã€œ1.8å€å‘ä¸Š<br>*Capacitance boosted 1.5â€“1.8Ã—* |
| **SIN-DP**     | SiNå †ç©ï¼ˆONOèª˜é›»ä½“ï¼‰<br>*SiN deposition for ONO dielectric* | 150Ã… @ 750â„ƒ |
| **SIN-OX**     | SiNé…¸åŒ–ï¼ˆONOå½¢æˆï¼‰<br>*SiN oxidation (ONO structure)* | 800â„ƒ, ONOæ§‹é€ å®Œæˆ<br>*Completes ONO dielectric* |
| **PLYD-DP**    | ä¸Šéƒ¨é›»æ¥µå †ç©ï¼ˆãƒãƒªSiï¼‰<br>*Top electrode deposition (poly-Si)* | 2000Ã… |
| **PLYD-PH**    | ä¸Šéƒ¨é›»æ¥µãƒ•ã‚©ãƒˆãƒªã‚½<br>*Top electrode lithography* | 0.3Î¼m, ãƒãƒ¼ãƒ‰çµ¶ç¸ç¢ºä¿<br>*Ensures node isolation* |
| **PLYD-ET**    | ä¸Šéƒ¨é›»æ¥µã‚¨ãƒƒãƒãƒ³ã‚°<br>*Top electrode etching* | ã‚»ãƒ«ãƒ—ãƒ¬ãƒ¼ãƒˆå½¢æˆ<br>*Forms cell plate* |

---

## â¬œ å±¤é–“çµ¶ç¸ãƒ»Wãƒ—ãƒ©ã‚°å½¢æˆ / Interlayer Dielectric & W Plug Formation

| å·¥ç¨‹å / Step | å‡¦ç†å†…å®¹ / Process Description | å‚™è€ƒ / Notes |
|---------------|----------------------------------|----------------|
| **F2-DP**      | BPSGå †ç©<br>*BPSG deposition* | 1.0Î¼m @ 750â„ƒ / ã‚»ãƒ«æ®µå·®ç·©å’Œ<br>*Step coverage for memory cell* |
| **F2-ANL**     | BPSGãƒªãƒ•ãƒ­ãƒ¼<br>*BPSG reflow* | 850â„ƒ å¹³å¦åŒ–å‡¦ç†<br>*Planarization by reflow* |
| **CNT-PH**     | ã‚³ãƒ³ãƒãƒ¼ãƒãƒ³ãƒˆãƒ•ã‚©ãƒˆï¼ˆKrFï¼‰<br>*Contact lithography (KrF)* | ãƒãƒ¼ãƒ•ãƒˆãƒ¼ãƒ³ãƒã‚¹ã‚¯ / AR=6<br>*Half-tone mask for high AR contact* |
| **CNT-ET**     | ã‚³ãƒ³ãƒãƒ¼ãƒãƒ³ãƒˆé–‹å£ã‚¨ãƒƒãƒãƒ³ã‚°<br>*Contact hole etching* | N+/P+æ‹¡æ•£å±¤æ¥ç¶šãƒ›ãƒ¼ãƒ«å½¢æˆ<br>*Open contact to N+/P+ regions* |
| **CNT-ION**    | N+/P+ã‚¤ã‚ªãƒ³æ³¨å…¥<br>*Contact ion implantation* | 3e15/cmÂ² @ 30 keVï¼ˆAsâº/BFâ‚‚âºï¼‰<br>*Shallow doping for contact* |
| **TIN-SP**     | Ti/TiNãƒãƒªã‚¢ã‚¹ãƒ‘ãƒƒã‚¿<br>*Barrier metal sputtering* | 300Ã… ä½æ¸©ã‚¹ãƒ‘ãƒƒã‚¿<br>*Low-temp Ti/TiN stack* |
| **LAMP-ANL**   | LAMPã‚¢ãƒ‹ãƒ¼ãƒ«<br>*LAMP annealing* | 400â„ƒ / TiNæ´»æ€§åŒ–ãƒ»æ¥åˆå®‰å®šåŒ–<br>*Contact stabilization* |
| **CW-DP**      | Wãƒ—ãƒ©ã‚°å½¢æˆï¼ˆCVDï¼‰<br>*Tungsten plug deposition (CVD)* | 4000Ã…, WFâ‚†-CVD |
| **CW-ET**      | Wãƒ—ãƒ©ã‚°ã‚¨ãƒƒãƒãƒãƒƒã‚¯<br>*W plug etch-back* | CMPãªã— / éé¸æŠãƒ‰ãƒ©ã‚¤æ–¹å¼<br>*No CMP used* |

---

## ğŸŸ¨ M1/M2é…ç·šãƒ»ãƒ‘ãƒƒãƒ‰ãƒ»å°æ­¢å½¢æˆ / Metal Interconnects, Pad, and Final Passivation

| å·¥ç¨‹å / Step | å‡¦ç†å†…å®¹ / Process Description | å‚™è€ƒ / Notes |
|---------------|----------------------------------|----------------|
| **ALA-SP**     | M1ã‚¹ãƒ‘ãƒƒã‚¿ï¼ˆTi/AlCu/TiNï¼‰<br>*M1 sputtering (Ti/AlCu/TiN)* | 6000Ã… / 0.4Î¼m L/S |
| **HL1-DP**     | ILD1å †ç©<br>*ILD1 deposition* | 7000Ã… |
| **HL-SOG**     | SOGã‚³ãƒ¼ãƒˆ<br>*SOG coating* | 5000Ã… ã‚¹ãƒ”ãƒ³ã‚ªãƒ³ã‚¬ãƒ©ã‚¹ã«ã‚ˆã‚‹å¹³å¦åŒ–<br>*Spin-on-glass planarization* |
| **HL2-DP**     | ILD2å †ç©<br>*ILD2 deposition* | 7000Ã… |
| **HL-PH**      | ãƒ“ã‚¢ãƒ•ã‚©ãƒˆãƒªã‚½<br>*Via lithography* | AR=4, M1â†’M2æ¥ç¶šç”¨<br>*For M1-M2 via connection* |
| **HL-ET**      | ãƒ“ã‚¢é–‹å£ã‚¨ãƒƒãƒãƒ³ã‚°<br>*Via hole etching* | M1éœ²å‡ºãƒ»æ¥ç¶šç”¨ãƒ›ãƒ¼ãƒ«å½¢æˆ<br>*Via hole to expose M1* |
| **ALB-SP**     | M2ã‚¹ãƒ‘ãƒƒã‚¿ï¼ˆTi/AlCu/TiNï¼‰<br>*M2 sputtering (Ti/AlCu/TiN)* | 6000Ã… / 0.4Î¼m L/S |
| **ALB-PH**     | M2ãƒ•ã‚©ãƒˆãƒªã‚½<br>*M2 lithography* | 0.35Î¼m |
| **ALB-ET**     | M2ãƒ‘ã‚¿ãƒ¼ãƒ³ã‚¨ãƒƒãƒãƒ³ã‚°<br>*M2 etching* | ã‚¢ãƒ«Cué‡‘å±ãƒ‘ã‚¿ãƒ¼ãƒ³å½¢æˆ<br>*AlCu interconnect patterning* |
| **PAD-DP**     | ãƒ‘ãƒƒã‚·ãƒ™ãƒ¼ã‚·ãƒ§ãƒ³è†œå †ç©<br>*Passivation layer deposition* | 5000Ã… / SiNã¾ãŸã¯PI |
| **PAD-PH**     | ãƒ‘ãƒƒãƒ‰ãƒ•ã‚©ãƒˆãƒªã‚½<br>*Pad opening lithography* | 60Î¼m å¤–éƒ¨I/Oæ¥ç¶šé–‹å£<br>*I/O pad access window* |
| **PAD-ET**     | ãƒ‘ãƒƒãƒ‰é–‹å£ã‚¨ãƒƒãƒãƒ³ã‚°<br>*Pad etching* | ã‚¢ãƒ«ãƒŸPadéœ²å‡ºå‡¦ç†<br>*Expose Al pads* |
| **AL-SNT**     | æ°´ç´ ã‚·ãƒ³ã‚¿ãƒ¼å‡¦ç†<br>*Hydrogen sintering* | 450â„ƒ / é‡‘å±ãƒªãƒ¼ã‚¯ä½æ¸›<br>*Leakage suppression* |
| **POP-PH**     | PIå¡—å¸ƒãƒ•ã‚©ãƒˆãƒªã‚½<br>*Photo-PI coating lithography* | 60Î¼m, å…‰PIå¯¾å¿œ<br>*Photo-defined PI opening* |
| **POP-CUR**    | PIã‚­ãƒ¥ã‚¢å‡¦ç†<br>*PI curing* | 300â„ƒ / å°æ­¢è†œç¡¬åŒ–<br>*Cure polymer sealing layer* |
| **E-TEST**     | é›»æ°—ç‰¹æ€§è©•ä¾¡<br>*Electrical Testing* | RT, TEGæ¸¬å®š<br>*Room temp parametric test on TEG* |

---
