# compile vhdl design source files
vhdl work  "../../../SompleSimulation.srcs/sources_1/new/ForSim.vhd"
vhdl work  "../../../SompleSimulation.srcs/sim_1/new/Sim.vhd"

# Do not sort compile order
nosort
