#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55d63c81e6b0 .scope module, "adder_cl_tb" "adder_cl_tb" 2 3;
 .timescale -9 -12;
P_0x55d63c8357c0 .param/l "N" 0 2 5, +C4<00000000000000000000000000000100>;
v0x55d63c868f10_0 .var "a", 3 0;
v0x55d63c868ff0_0 .var "b", 3 0;
v0x55d63c869090_0 .var "ci", 0 0;
v0x55d63c869190_0 .net "co", 0 0, L_0x55d63c86f7e0;  1 drivers
v0x55d63c869260_0 .net "s", 3 0, L_0x55d63c86bf10;  1 drivers
S_0x55d63c823580 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 2 33, 2 33 0, S_0x55d63c81e6b0;
 .timescale -9 -12;
v0x55d63c841a70_0 .var/i "i", 31 0;
S_0x55d63c823c90 .scope module, "dut_cla" "adder_cl" 2 12, 3 1 0, S_0x55d63c81e6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 4 "s";
    .port_info 4 /OUTPUT 1 "co";
P_0x55d63c861760 .param/l "N" 0 3 2, +C4<00000000000000000000000000000100>;
L_0x7fe483e82018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d63c868680_0 .net/2s *"_ivl_78", 0 0, L_0x7fe483e82018;  1 drivers
v0x55d63c868780_0 .net "a", 3 0, v0x55d63c868f10_0;  1 drivers
v0x55d63c868860_0 .net "b", 3 0, v0x55d63c868ff0_0;  1 drivers
v0x55d63c868920_0 .net "carry", 4 0, L_0x55d63c86f440;  1 drivers
v0x55d63c868a00_0 .net "ci", 0 0, v0x55d63c869090_0;  1 drivers
v0x55d63c868b10_0 .net "co", 0 0, L_0x55d63c86f7e0;  alias, 1 drivers
v0x55d63c868bd0_0 .net "gen", 3 0, L_0x55d63c86d8a0;  1 drivers
v0x55d63c868cb0_0 .net "prop", 3 0, L_0x55d63c86d2a0;  1 drivers
v0x55d63c868d90_0 .net "s", 3 0, L_0x55d63c86bf10;  alias, 1 drivers
L_0x55d63c869d50 .part v0x55d63c868f10_0, 0, 1;
L_0x55d63c869e40 .part v0x55d63c868ff0_0, 0, 1;
L_0x55d63c869f30 .part L_0x55d63c86f440, 0, 1;
L_0x55d63c86a760 .part v0x55d63c868f10_0, 1, 1;
L_0x55d63c86a830 .part v0x55d63c868ff0_0, 1, 1;
L_0x55d63c86a8d0 .part L_0x55d63c86f440, 1, 1;
L_0x55d63c86b160 .part v0x55d63c868f10_0, 2, 1;
L_0x55d63c86b290 .part v0x55d63c868ff0_0, 2, 1;
L_0x55d63c86b410 .part L_0x55d63c86f440, 2, 1;
L_0x55d63c86bbd0 .part v0x55d63c868f10_0, 3, 1;
L_0x55d63c86bcd0 .part v0x55d63c868ff0_0, 3, 1;
L_0x55d63c86bd70 .part L_0x55d63c86f440, 3, 1;
L_0x55d63c86bf10 .concat8 [ 1 1 1 1], L_0x55d63c820780, L_0x55d63c86a0e0, L_0x55d63c86ab10, L_0x55d63c86b570;
L_0x55d63c86c0a0 .part v0x55d63c868f10_0, 0, 1;
L_0x55d63c86c1c0 .part v0x55d63c868ff0_0, 0, 1;
L_0x55d63c86c300 .part v0x55d63c868f10_0, 0, 1;
L_0x55d63c86c430 .part v0x55d63c868ff0_0, 0, 1;
L_0x55d63c86c5e0 .part v0x55d63c868f10_0, 1, 1;
L_0x55d63c86c720 .part v0x55d63c868ff0_0, 1, 1;
L_0x55d63c86c9e0 .part v0x55d63c868f10_0, 1, 1;
L_0x55d63c86c680 .part v0x55d63c868ff0_0, 1, 1;
L_0x55d63c86cc40 .part v0x55d63c868f10_0, 2, 1;
L_0x55d63c86cda0 .part v0x55d63c868ff0_0, 2, 1;
L_0x55d63c86cf50 .part v0x55d63c868f10_0, 2, 1;
L_0x55d63c86d0c0 .part v0x55d63c868ff0_0, 2, 1;
L_0x55d63c86d2a0 .concat8 [ 1 1 1 1], L_0x55d63c86bea0, L_0x55d63c86c8d0, L_0x55d63c86ce40, L_0x55d63c86d740;
L_0x55d63c86d510 .part v0x55d63c868f10_0, 3, 1;
L_0x55d63c86d5b0 .part v0x55d63c868ff0_0, 3, 1;
L_0x55d63c86d8a0 .concat8 [ 1 1 1 1], L_0x55d63c86c4d0, L_0x55d63c86cb30, L_0x55d63c86d160, L_0x55d63c86dc70;
L_0x55d63c86da30 .part v0x55d63c868f10_0, 3, 1;
L_0x55d63c86dbd0 .part v0x55d63c868ff0_0, 3, 1;
L_0x55d63c86ddd0 .part L_0x55d63c86d8a0, 0, 1;
L_0x55d63c86dfd0 .part L_0x55d63c86d2a0, 0, 1;
L_0x55d63c86e0c0 .part L_0x55d63c86f440, 0, 1;
L_0x55d63c86e4a0 .part L_0x55d63c86d8a0, 1, 1;
L_0x55d63c86e540 .part L_0x55d63c86d2a0, 1, 1;
L_0x55d63c86e160 .part L_0x55d63c86f440, 1, 1;
L_0x55d63c86e8c0 .part L_0x55d63c86d8a0, 2, 1;
L_0x55d63c86eaa0 .part L_0x55d63c86d2a0, 2, 1;
L_0x55d63c86eb40 .part L_0x55d63c86f440, 2, 1;
L_0x55d63c86eeb0 .part L_0x55d63c86d8a0, 3, 1;
L_0x55d63c86ef50 .part L_0x55d63c86d2a0, 3, 1;
L_0x55d63c86f150 .part L_0x55d63c86f440, 3, 1;
LS_0x55d63c86f440_0_0 .concat8 [ 1 1 1 1], L_0x7fe483e82018, L_0x55d63c86e390, L_0x55d63c86e7b0, L_0x55d63c86eda0;
LS_0x55d63c86f440_0_4 .concat8 [ 1 0 0 0], L_0x55d63c86f330;
L_0x55d63c86f440 .concat8 [ 4 1 0 0], LS_0x55d63c86f440_0_0, LS_0x55d63c86f440_0_4;
L_0x55d63c86f7e0 .part L_0x55d63c86f440, 4, 1;
S_0x55d63c834c30 .scope generate, "genblk1[0]" "genblk1[0]" 3 15, 3 15 0, S_0x55d63c823c90;
 .timescale 0 0;
P_0x55d63c861870 .param/l "i" 0 3 15, +C4<00>;
S_0x55d63c861950 .scope module, "fa_inst" "fa" 3 17, 4 14 0, S_0x55d63c834c30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "co";
L_0x55d63c81dc30/d .functor XOR 1, L_0x55d63c869d50, L_0x55d63c869e40, C4<0>, C4<0>;
L_0x55d63c81dc30 .delay 1 (5000,5000,5000) L_0x55d63c81dc30/d;
L_0x55d63c820780/d .functor XOR 1, L_0x55d63c81dc30, L_0x55d63c869f30, C4<0>, C4<0>;
L_0x55d63c820780 .delay 1 (5000,5000,5000) L_0x55d63c820780/d;
L_0x55d63c823240/d .functor AND 1, L_0x55d63c81dc30, L_0x55d63c869f30, C4<1>, C4<1>;
L_0x55d63c823240 .delay 1 (2000,2000,2000) L_0x55d63c823240/d;
L_0x55d63c8699c0/d .functor AND 1, L_0x55d63c869d50, L_0x55d63c869e40, C4<1>, C4<1>;
L_0x55d63c8699c0 .delay 1 (2000,2000,2000) L_0x55d63c8699c0/d;
L_0x55d63c869ba0/d .functor OR 1, L_0x55d63c823240, L_0x55d63c8699c0, C4<0>, C4<0>;
L_0x55d63c869ba0 .delay 1 (2000,2000,2000) L_0x55d63c869ba0/d;
v0x55d63c861b30_0 .net "a", 0 0, L_0x55d63c869d50;  1 drivers
v0x55d63c861c10_0 .net "and1", 0 0, L_0x55d63c823240;  1 drivers
v0x55d63c861cd0_0 .net "and2", 0 0, L_0x55d63c8699c0;  1 drivers
v0x55d63c861da0_0 .net "axorb", 0 0, L_0x55d63c81dc30;  1 drivers
v0x55d63c861e60_0 .net "b", 0 0, L_0x55d63c869e40;  1 drivers
v0x55d63c861f70_0 .net "ci", 0 0, L_0x55d63c869f30;  1 drivers
v0x55d63c862030_0 .net "co", 0 0, L_0x55d63c869ba0;  1 drivers
v0x55d63c8620f0_0 .net "s", 0 0, L_0x55d63c820780;  1 drivers
S_0x55d63c862250 .scope generate, "genblk1[1]" "genblk1[1]" 3 15, 3 15 0, S_0x55d63c823c90;
 .timescale 0 0;
P_0x55d63c862470 .param/l "i" 0 3 15, +C4<01>;
S_0x55d63c862530 .scope module, "fa_inst" "fa" 3 17, 4 14 0, S_0x55d63c862250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "co";
L_0x55d63c869fd0/d .functor XOR 1, L_0x55d63c86a760, L_0x55d63c86a830, C4<0>, C4<0>;
L_0x55d63c869fd0 .delay 1 (5000,5000,5000) L_0x55d63c869fd0/d;
L_0x55d63c86a0e0/d .functor XOR 1, L_0x55d63c869fd0, L_0x55d63c86a8d0, C4<0>, C4<0>;
L_0x55d63c86a0e0 .delay 1 (5000,5000,5000) L_0x55d63c86a0e0/d;
L_0x55d63c86a240/d .functor AND 1, L_0x55d63c869fd0, L_0x55d63c86a8d0, C4<1>, C4<1>;
L_0x55d63c86a240 .delay 1 (2000,2000,2000) L_0x55d63c86a240/d;
L_0x55d63c86a3d0/d .functor AND 1, L_0x55d63c86a760, L_0x55d63c86a830, C4<1>, C4<1>;
L_0x55d63c86a3d0 .delay 1 (2000,2000,2000) L_0x55d63c86a3d0/d;
L_0x55d63c86a5b0/d .functor OR 1, L_0x55d63c86a240, L_0x55d63c86a3d0, C4<0>, C4<0>;
L_0x55d63c86a5b0 .delay 1 (2000,2000,2000) L_0x55d63c86a5b0/d;
v0x55d63c862790_0 .net "a", 0 0, L_0x55d63c86a760;  1 drivers
v0x55d63c862870_0 .net "and1", 0 0, L_0x55d63c86a240;  1 drivers
v0x55d63c862930_0 .net "and2", 0 0, L_0x55d63c86a3d0;  1 drivers
v0x55d63c862a00_0 .net "axorb", 0 0, L_0x55d63c869fd0;  1 drivers
v0x55d63c862ac0_0 .net "b", 0 0, L_0x55d63c86a830;  1 drivers
v0x55d63c862bd0_0 .net "ci", 0 0, L_0x55d63c86a8d0;  1 drivers
v0x55d63c862c90_0 .net "co", 0 0, L_0x55d63c86a5b0;  1 drivers
v0x55d63c862d50_0 .net "s", 0 0, L_0x55d63c86a0e0;  1 drivers
S_0x55d63c862eb0 .scope generate, "genblk1[2]" "genblk1[2]" 3 15, 3 15 0, S_0x55d63c823c90;
 .timescale 0 0;
P_0x55d63c8630b0 .param/l "i" 0 3 15, +C4<010>;
S_0x55d63c863170 .scope module, "fa_inst" "fa" 3 17, 4 14 0, S_0x55d63c862eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "co";
L_0x55d63c86aa00/d .functor XOR 1, L_0x55d63c86b160, L_0x55d63c86b290, C4<0>, C4<0>;
L_0x55d63c86aa00 .delay 1 (5000,5000,5000) L_0x55d63c86aa00/d;
L_0x55d63c86ab10/d .functor XOR 1, L_0x55d63c86aa00, L_0x55d63c86b410, C4<0>, C4<0>;
L_0x55d63c86ab10 .delay 1 (5000,5000,5000) L_0x55d63c86ab10/d;
L_0x55d63c86ac70/d .functor AND 1, L_0x55d63c86aa00, L_0x55d63c86b410, C4<1>, C4<1>;
L_0x55d63c86ac70 .delay 1 (2000,2000,2000) L_0x55d63c86ac70/d;
L_0x55d63c86add0/d .functor AND 1, L_0x55d63c86b160, L_0x55d63c86b290, C4<1>, C4<1>;
L_0x55d63c86add0 .delay 1 (2000,2000,2000) L_0x55d63c86add0/d;
L_0x55d63c86afb0/d .functor OR 1, L_0x55d63c86ac70, L_0x55d63c86add0, C4<0>, C4<0>;
L_0x55d63c86afb0 .delay 1 (2000,2000,2000) L_0x55d63c86afb0/d;
v0x55d63c863400_0 .net "a", 0 0, L_0x55d63c86b160;  1 drivers
v0x55d63c8634e0_0 .net "and1", 0 0, L_0x55d63c86ac70;  1 drivers
v0x55d63c8635a0_0 .net "and2", 0 0, L_0x55d63c86add0;  1 drivers
v0x55d63c863670_0 .net "axorb", 0 0, L_0x55d63c86aa00;  1 drivers
v0x55d63c863730_0 .net "b", 0 0, L_0x55d63c86b290;  1 drivers
v0x55d63c863840_0 .net "ci", 0 0, L_0x55d63c86b410;  1 drivers
v0x55d63c863900_0 .net "co", 0 0, L_0x55d63c86afb0;  1 drivers
v0x55d63c8639c0_0 .net "s", 0 0, L_0x55d63c86ab10;  1 drivers
S_0x55d63c863b20 .scope generate, "genblk1[3]" "genblk1[3]" 3 15, 3 15 0, S_0x55d63c823c90;
 .timescale 0 0;
P_0x55d63c863d20 .param/l "i" 0 3 15, +C4<011>;
S_0x55d63c863e00 .scope module, "fa_inst" "fa" 3 17, 4 14 0, S_0x55d63c863b20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "co";
L_0x55d63c86b4b0/d .functor XOR 1, L_0x55d63c86bbd0, L_0x55d63c86bcd0, C4<0>, C4<0>;
L_0x55d63c86b4b0 .delay 1 (5000,5000,5000) L_0x55d63c86b4b0/d;
L_0x55d63c86b570/d .functor XOR 1, L_0x55d63c86b4b0, L_0x55d63c86bd70, C4<0>, C4<0>;
L_0x55d63c86b570 .delay 1 (5000,5000,5000) L_0x55d63c86b570/d;
L_0x55d63c86b6b0/d .functor AND 1, L_0x55d63c86b4b0, L_0x55d63c86bd70, C4<1>, C4<1>;
L_0x55d63c86b6b0 .delay 1 (2000,2000,2000) L_0x55d63c86b6b0/d;
L_0x55d63c86b840/d .functor AND 1, L_0x55d63c86bbd0, L_0x55d63c86bcd0, C4<1>, C4<1>;
L_0x55d63c86b840 .delay 1 (2000,2000,2000) L_0x55d63c86b840/d;
L_0x55d63c86ba20/d .functor OR 1, L_0x55d63c86b6b0, L_0x55d63c86b840, C4<0>, C4<0>;
L_0x55d63c86ba20 .delay 1 (2000,2000,2000) L_0x55d63c86ba20/d;
v0x55d63c864060_0 .net "a", 0 0, L_0x55d63c86bbd0;  1 drivers
v0x55d63c864140_0 .net "and1", 0 0, L_0x55d63c86b6b0;  1 drivers
v0x55d63c864200_0 .net "and2", 0 0, L_0x55d63c86b840;  1 drivers
v0x55d63c8642d0_0 .net "axorb", 0 0, L_0x55d63c86b4b0;  1 drivers
v0x55d63c864390_0 .net "b", 0 0, L_0x55d63c86bcd0;  1 drivers
v0x55d63c8644a0_0 .net "ci", 0 0, L_0x55d63c86bd70;  1 drivers
v0x55d63c864560_0 .net "co", 0 0, L_0x55d63c86ba20;  1 drivers
v0x55d63c864620_0 .net "s", 0 0, L_0x55d63c86b570;  1 drivers
S_0x55d63c864780 .scope generate, "genblk2[0]" "genblk2[0]" 3 25, 3 25 0, S_0x55d63c823c90;
 .timescale 0 0;
P_0x55d63c8649d0 .param/l "i" 0 3 25, +C4<00>;
L_0x55d63c86bea0 .functor OR 1, L_0x55d63c86c0a0, L_0x55d63c86c1c0, C4<0>, C4<0>;
L_0x55d63c86c4d0 .functor AND 1, L_0x55d63c86c300, L_0x55d63c86c430, C4<1>, C4<1>;
v0x55d63c864ab0_0 .net *"_ivl_0", 0 0, L_0x55d63c86c0a0;  1 drivers
v0x55d63c864b90_0 .net *"_ivl_1", 0 0, L_0x55d63c86c1c0;  1 drivers
v0x55d63c864c70_0 .net *"_ivl_2", 0 0, L_0x55d63c86bea0;  1 drivers
v0x55d63c864d30_0 .net *"_ivl_4", 0 0, L_0x55d63c86c300;  1 drivers
v0x55d63c864e10_0 .net *"_ivl_5", 0 0, L_0x55d63c86c430;  1 drivers
v0x55d63c864f40_0 .net *"_ivl_6", 0 0, L_0x55d63c86c4d0;  1 drivers
S_0x55d63c865020 .scope generate, "genblk2[1]" "genblk2[1]" 3 25, 3 25 0, S_0x55d63c823c90;
 .timescale 0 0;
P_0x55d63c865220 .param/l "i" 0 3 25, +C4<01>;
L_0x55d63c86c8d0 .functor OR 1, L_0x55d63c86c5e0, L_0x55d63c86c720, C4<0>, C4<0>;
L_0x55d63c86cb30 .functor AND 1, L_0x55d63c86c9e0, L_0x55d63c86c680, C4<1>, C4<1>;
v0x55d63c865300_0 .net *"_ivl_0", 0 0, L_0x55d63c86c5e0;  1 drivers
v0x55d63c8653e0_0 .net *"_ivl_1", 0 0, L_0x55d63c86c720;  1 drivers
v0x55d63c8654c0_0 .net *"_ivl_2", 0 0, L_0x55d63c86c8d0;  1 drivers
v0x55d63c865580_0 .net *"_ivl_4", 0 0, L_0x55d63c86c9e0;  1 drivers
v0x55d63c865660_0 .net *"_ivl_5", 0 0, L_0x55d63c86c680;  1 drivers
v0x55d63c865790_0 .net *"_ivl_6", 0 0, L_0x55d63c86cb30;  1 drivers
S_0x55d63c865870 .scope generate, "genblk2[2]" "genblk2[2]" 3 25, 3 25 0, S_0x55d63c823c90;
 .timescale 0 0;
P_0x55d63c865a70 .param/l "i" 0 3 25, +C4<010>;
L_0x55d63c86ce40 .functor OR 1, L_0x55d63c86cc40, L_0x55d63c86cda0, C4<0>, C4<0>;
L_0x55d63c86d160 .functor AND 1, L_0x55d63c86cf50, L_0x55d63c86d0c0, C4<1>, C4<1>;
v0x55d63c865b50_0 .net *"_ivl_0", 0 0, L_0x55d63c86cc40;  1 drivers
v0x55d63c865c30_0 .net *"_ivl_1", 0 0, L_0x55d63c86cda0;  1 drivers
v0x55d63c865d10_0 .net *"_ivl_2", 0 0, L_0x55d63c86ce40;  1 drivers
v0x55d63c865dd0_0 .net *"_ivl_4", 0 0, L_0x55d63c86cf50;  1 drivers
v0x55d63c865eb0_0 .net *"_ivl_5", 0 0, L_0x55d63c86d0c0;  1 drivers
v0x55d63c865fe0_0 .net *"_ivl_6", 0 0, L_0x55d63c86d160;  1 drivers
S_0x55d63c8660c0 .scope generate, "genblk2[3]" "genblk2[3]" 3 25, 3 25 0, S_0x55d63c823c90;
 .timescale 0 0;
P_0x55d63c8662c0 .param/l "i" 0 3 25, +C4<011>;
L_0x55d63c86d740 .functor OR 1, L_0x55d63c86d510, L_0x55d63c86d5b0, C4<0>, C4<0>;
L_0x55d63c86dc70 .functor AND 1, L_0x55d63c86da30, L_0x55d63c86dbd0, C4<1>, C4<1>;
v0x55d63c8663a0_0 .net *"_ivl_0", 0 0, L_0x55d63c86d510;  1 drivers
v0x55d63c866480_0 .net *"_ivl_1", 0 0, L_0x55d63c86d5b0;  1 drivers
v0x55d63c866560_0 .net *"_ivl_2", 0 0, L_0x55d63c86d740;  1 drivers
v0x55d63c866620_0 .net *"_ivl_4", 0 0, L_0x55d63c86da30;  1 drivers
v0x55d63c866700_0 .net *"_ivl_5", 0 0, L_0x55d63c86dbd0;  1 drivers
v0x55d63c866830_0 .net *"_ivl_6", 0 0, L_0x55d63c86dc70;  1 drivers
S_0x55d63c866910 .scope generate, "genblk3[0]" "genblk3[0]" 3 30, 3 30 0, S_0x55d63c823c90;
 .timescale 0 0;
P_0x55d63c864980 .param/l "i" 0 3 30, +C4<00>;
L_0x55d63c86e280 .functor AND 1, L_0x55d63c86dfd0, L_0x55d63c86e0c0, C4<1>, C4<1>;
L_0x55d63c86e390 .functor OR 1, L_0x55d63c86ddd0, L_0x55d63c86e280, C4<0>, C4<0>;
v0x55d63c866ba0_0 .net *"_ivl_0", 0 0, L_0x55d63c86ddd0;  1 drivers
v0x55d63c866c80_0 .net *"_ivl_1", 0 0, L_0x55d63c86dfd0;  1 drivers
v0x55d63c866d60_0 .net *"_ivl_2", 0 0, L_0x55d63c86e0c0;  1 drivers
v0x55d63c866e20_0 .net *"_ivl_3", 0 0, L_0x55d63c86e280;  1 drivers
v0x55d63c866f00_0 .net *"_ivl_5", 0 0, L_0x55d63c86e390;  1 drivers
S_0x55d63c867030 .scope generate, "genblk3[1]" "genblk3[1]" 3 30, 3 30 0, S_0x55d63c823c90;
 .timescale 0 0;
P_0x55d63c867230 .param/l "i" 0 3 30, +C4<01>;
L_0x55d63c86e200 .functor AND 1, L_0x55d63c86e540, L_0x55d63c86e160, C4<1>, C4<1>;
L_0x55d63c86e7b0 .functor OR 1, L_0x55d63c86e4a0, L_0x55d63c86e200, C4<0>, C4<0>;
v0x55d63c867310_0 .net *"_ivl_0", 0 0, L_0x55d63c86e4a0;  1 drivers
v0x55d63c8673f0_0 .net *"_ivl_1", 0 0, L_0x55d63c86e540;  1 drivers
v0x55d63c8674d0_0 .net *"_ivl_2", 0 0, L_0x55d63c86e160;  1 drivers
v0x55d63c867590_0 .net *"_ivl_3", 0 0, L_0x55d63c86e200;  1 drivers
v0x55d63c867670_0 .net *"_ivl_5", 0 0, L_0x55d63c86e7b0;  1 drivers
S_0x55d63c8677a0 .scope generate, "genblk3[2]" "genblk3[2]" 3 30, 3 30 0, S_0x55d63c823c90;
 .timescale 0 0;
P_0x55d63c8679a0 .param/l "i" 0 3 30, +C4<010>;
L_0x55d63c86ed30 .functor AND 1, L_0x55d63c86eaa0, L_0x55d63c86eb40, C4<1>, C4<1>;
L_0x55d63c86eda0 .functor OR 1, L_0x55d63c86e8c0, L_0x55d63c86ed30, C4<0>, C4<0>;
v0x55d63c867a80_0 .net *"_ivl_0", 0 0, L_0x55d63c86e8c0;  1 drivers
v0x55d63c867b60_0 .net *"_ivl_1", 0 0, L_0x55d63c86eaa0;  1 drivers
v0x55d63c867c40_0 .net *"_ivl_2", 0 0, L_0x55d63c86eb40;  1 drivers
v0x55d63c867d00_0 .net *"_ivl_3", 0 0, L_0x55d63c86ed30;  1 drivers
v0x55d63c867de0_0 .net *"_ivl_5", 0 0, L_0x55d63c86eda0;  1 drivers
S_0x55d63c867f10 .scope generate, "genblk3[3]" "genblk3[3]" 3 30, 3 30 0, S_0x55d63c823c90;
 .timescale 0 0;
P_0x55d63c868110 .param/l "i" 0 3 30, +C4<011>;
L_0x55d63c86f1f0 .functor AND 1, L_0x55d63c86ef50, L_0x55d63c86f150, C4<1>, C4<1>;
L_0x55d63c86f330 .functor OR 1, L_0x55d63c86eeb0, L_0x55d63c86f1f0, C4<0>, C4<0>;
v0x55d63c8681f0_0 .net *"_ivl_0", 0 0, L_0x55d63c86eeb0;  1 drivers
v0x55d63c8682d0_0 .net *"_ivl_1", 0 0, L_0x55d63c86ef50;  1 drivers
v0x55d63c8683b0_0 .net *"_ivl_2", 0 0, L_0x55d63c86f150;  1 drivers
v0x55d63c868470_0 .net *"_ivl_3", 0 0, L_0x55d63c86f1f0;  1 drivers
v0x55d63c868550_0 .net *"_ivl_5", 0 0, L_0x55d63c86f330;  1 drivers
S_0x55d63c820ac0 .scope module, "ha" "ha" 4 4;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "co";
o0x7fe483ecc4e8 .functor BUFZ 1, C4<z>; HiZ drive
o0x7fe483ecc518 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55d63c86f8d0/d .functor XOR 1, o0x7fe483ecc4e8, o0x7fe483ecc518, C4<0>, C4<0>;
L_0x55d63c86f8d0 .delay 1 (5000,5000,5000) L_0x55d63c86f8d0/d;
L_0x55d63c86faf0/d .functor AND 1, o0x7fe483ecc4e8, o0x7fe483ecc518, C4<1>, C4<1>;
L_0x55d63c86faf0 .delay 1 (2000,2000,2000) L_0x55d63c86faf0/d;
v0x55d63c869300_0 .net "a", 0 0, o0x7fe483ecc4e8;  0 drivers
v0x55d63c8693a0_0 .net "b", 0 0, o0x7fe483ecc518;  0 drivers
v0x55d63c869440_0 .net "co", 0 0, L_0x55d63c86faf0;  1 drivers
v0x55d63c869510_0 .net "s", 0 0, L_0x55d63c86f8d0;  1 drivers
    .scope S_0x55d63c81e6b0;
T_0 ;
    %vpi_call 2 21 "$dumpfile", "adder_cl_tb.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55d63c81e6b0 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d63c868f10_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d63c868ff0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d63c869090_0, 0, 1;
    %vpi_call 2 30 "$display", "s must start at 0000 and increment by 1 after each line" {0 0 0};
    %vpi_call 2 31 "$display", "Time a b ci | s co" {0 0 0};
    %vpi_call 2 32 "$display", "--------------------" {0 0 0};
    %fork t_1, S_0x55d63c823580;
    %jmp t_0;
    .scope S_0x55d63c823580;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d63c841a70_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x55d63c841a70_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.1, 5;
    %delay 20000, 0;
    %vpi_call 2 35 "$display", "%t %b %b  %b | %b  %b", $time, v0x55d63c868f10_0, v0x55d63c868ff0_0, v0x55d63c869090_0, v0x55d63c869260_0, v0x55d63c869190_0 {0 0 0};
    %load/vec4 v0x55d63c868f10_0;
    %addi 2, 0, 4;
    %store/vec4 v0x55d63c868f10_0, 0, 4;
    %load/vec4 v0x55d63c868ff0_0;
    %subi 1, 0, 4;
    %store/vec4 v0x55d63c868ff0_0, 0, 4;
    %load/vec4 v0x55d63c869090_0;
    %inv;
    %store/vec4 v0x55d63c869090_0, 0, 1;
    %load/vec4 v0x55d63c841a70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d63c841a70_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_0x55d63c81e6b0;
t_0 %join;
    %vpi_call 2 42 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "adder_cl_tb.v";
    "adder_cl.v";
    "adders.v";
