<ns0:entry xmlns:ns0="http://www.w3.org/2005/Atom" xmlns:ns1="http://schemas.google.com/g/2005" xmlns:ns2="http://schemas.google.com/projecthosting/issues/2009" ns1:etag="W/&quot;Ak4FQH47eCl7ImA9WhJWEEs.&quot;">
		<ns0:id>http://code.google.com/feeds/issues/p/nativeclient/issues/2949/comments/full/1</ns0:id><ns0:author>
			<ns0:name>kschi...@google.com</ns0:name><ns0:uri>/u/108470876877739532758/</ns0:uri></ns0:author><ns0:content type="html">One of the problems is that store register list instructions have the constraint that if

wback &amp;&amp; (Rn = Rt)

the results are unpredictable. Unfortunately, it appears that the compiler is generating code that violates this.

For the moment, fixing the push/pop instruction to be more restrictive, and leaving the more general case alone.</ns0:content><ns0:updated>2012-08-15T22:15:11.000Z</ns0:updated><ns0:published>2012-08-15T22:15:11.000Z</ns0:published><ns2:updates>
			<ns2:status>Started</ns2:status></ns2:updates><ns0:title>Comment 1 by kschi...@google.com</ns0:title><ns0:link href="http://code.google.com/p/nativeclient/issues/detail?id=2949#c1" rel="alternate" type="text/html" /><ns0:link href="https://code.google.com/feeds/issues/p/nativeclient/issues/2949/comments/full/1" rel="self" type="application/atom+xml" /></ns0:entry>