[2025-09-17 05:54:21] START suite=qualcomm_srv trace=srv682_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv682_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2654568 heartbeat IPC: 3.767 cumulative IPC: 3.767 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5100010 cumulative IPC: 3.922 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5100010 cumulative IPC: 3.922 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5100011 heartbeat IPC: 4.089 cumulative IPC: 5 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 13923236 heartbeat IPC: 1.133 cumulative IPC: 1.133 (Simulation time: 00 hr 02 min 27 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 22666915 heartbeat IPC: 1.144 cumulative IPC: 1.139 (Simulation time: 00 hr 03 min 39 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 31312116 heartbeat IPC: 1.157 cumulative IPC: 1.145 (Simulation time: 00 hr 04 min 45 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 40031182 heartbeat IPC: 1.147 cumulative IPC: 1.145 (Simulation time: 00 hr 05 min 53 sec)
Heartbeat CPU 0 instructions: 70000015 cycles: 48892939 heartbeat IPC: 1.128 cumulative IPC: 1.142 (Simulation time: 00 hr 06 min 59 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 57543680 heartbeat IPC: 1.156 cumulative IPC: 1.144 (Simulation time: 00 hr 08 min 05 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv682_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000020 cycles: 66281355 heartbeat IPC: 1.144 cumulative IPC: 1.144 (Simulation time: 00 hr 09 min 12 sec)
Heartbeat CPU 0 instructions: 100000020 cycles: 74787400 heartbeat IPC: 1.176 cumulative IPC: 1.148 (Simulation time: 00 hr 10 min 20 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 83475977 heartbeat IPC: 1.151 cumulative IPC: 1.148 (Simulation time: 00 hr 11 min 29 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 87116378 cumulative IPC: 1.148 (Simulation time: 00 hr 12 min 36 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 87116378 cumulative IPC: 1.148 (Simulation time: 00 hr 12 min 36 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv682_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.148 instructions: 100000001 cycles: 87116378
CPU 0 Branch Prediction Accuracy: 92.53% MPKI: 13.42 Average ROB Occupancy at Mispredict: 28.87
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.116
BRANCH_INDIRECT: 0.3657
BRANCH_CONDITIONAL: 11.58
BRANCH_DIRECT_CALL: 0.4437
BRANCH_INDIRECT_CALL: 0.5259
BRANCH_RETURN: 0.3929


====Backend Stall Breakdown====
ROB_STALL: 92994
LQ_STALL: 0
SQ_STALL: 345793


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 37.58423
REPLAY_LOAD: 32.215233
NON_REPLAY_LOAD: 9.449364

== Total ==
ADDR_TRANS: 10486
REPLAY_LOAD: 9729
NON_REPLAY_LOAD: 72779

== Counts ==
ADDR_TRANS: 279
REPLAY_LOAD: 302
NON_REPLAY_LOAD: 7702

cpu0->cpu0_STLB TOTAL        ACCESS:    2073067 HIT:    2059252 MISS:      13815 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2073067 HIT:    2059252 MISS:      13815 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 79.34 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9730225 HIT:    8689039 MISS:    1041186 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7931120 HIT:    6979601 MISS:     951519 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     603044 HIT:     534065 MISS:      68979 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1173264 HIT:    1165095 MISS:       8169 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      22797 HIT:      10278 MISS:      12519 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 32.14 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15173324 HIT:    7618459 MISS:    7554865 MSHR_MERGE:    1832074
cpu0->cpu0_L1I LOAD         ACCESS:   15173324 HIT:    7618459 MISS:    7554865 MSHR_MERGE:    1832074
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.4 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29778912 HIT:   25243111 MISS:    4535801 MSHR_MERGE:    1701625
cpu0->cpu0_L1D LOAD         ACCESS:   16555570 HIT:   13862531 MISS:    2693039 MSHR_MERGE:     484704
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13195436 HIT:   11375601 MISS:    1819835 MSHR_MERGE:    1216791
cpu0->cpu0_L1D TRANSLATION  ACCESS:      27906 HIT:       4979 MISS:      22927 MSHR_MERGE:        130
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.77 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12458008 HIT:   10334368 MISS:    2123640 MSHR_MERGE:    1067503
cpu0->cpu0_ITLB LOAD         ACCESS:   12458008 HIT:   10334368 MISS:    2123640 MSHR_MERGE:    1067503
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.329 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28343053 HIT:   26977569 MISS:    1365484 MSHR_MERGE:     348554
cpu0->cpu0_DTLB LOAD         ACCESS:   28343053 HIT:   26977569 MISS:    1365484 MSHR_MERGE:     348554
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.718 cycles
cpu0->LLC TOTAL        ACCESS:    1177915 HIT:    1153909 MISS:      24006 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     951518 HIT:     933834 MISS:      17684 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      68978 HIT:      65536 MISS:       3442 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     144900 HIT:     144772 MISS:        128 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      12519 HIT:       9767 MISS:       2752 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 107.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        204
  ROW_BUFFER_MISS:      23632
  AVG DBUS CONGESTED CYCLE: 3.327
Channel 0 WQ ROW_BUFFER_HIT:        150
  ROW_BUFFER_MISS:       2593
  FULL:          0
Channel 0 REFRESHES ISSUED:       7259

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       507925       564901        87439         1996
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           59         2666          845          246
  STLB miss resolved @ L2C                0         1514         2103          870          101
  STLB miss resolved @ LLC                0         1200         2196         3351          650
  STLB miss resolved @ MEM                0            0          486         2177         1206

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             187362        46537      1408841       142399          251
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3         1176          536           36
  STLB miss resolved @ L2C                0         1349         6984          982            4
  STLB miss resolved @ LLC                0          111         3308         1598           52
  STLB miss resolved @ MEM                0            0           65          140           84
[2025-09-17 06:06:58] END   suite=qualcomm_srv trace=srv682_ap (rc=0)
