Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Jan 18 20:29:36 2019
| Host         : LAPTOP-08TH3U7V running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    17 |
| Unused register locations in slices containing registers |    64 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              37 |           17 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              67 |           18 |
| Yes          | No                    | No                     |             102 |           31 |
| Yes          | No                    | Yes                    |               3 |            1 |
| Yes          | Yes                   | No                     |               7 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------+-----------------------------+------------------------------------+------------------+----------------+
|        Clock Signal       |        Enable Signal        |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+---------------------------+-----------------------------+------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG            | denboragailua/pausa_i_1_n_0 |                                    |                1 |              1 |
|  bidali_infor_reg_i_1_n_0 |                             |                                    |                1 |              1 |
|  clk_rx_reg_n_0_BUFG      |                             | tb_UART/tb_kcuartrt/R              |                1 |              1 |
|  clk_rx_reg_n_0_BUFG      | denboragailua/E[0]          | rst_IBUF                           |                1 |              3 |
|  clk_rx_reg_n_0_BUFG      | en_16_x_baud                | tb_UART/tb_kcuartrt/R              |                1 |              3 |
|  clk_IBUF_BUFG            | Balioa1[3]_i_2_n_0          | tb_UART/tb_kcuartrx/Balioa1_reg[0] |                2 |              4 |
|  rx_jaso_reg[7]_i_1_n_0   |                             |                                    |                1 |              4 |
|  clk_rx_reg_n_0_BUFG      |                             |                                    |                5 |              5 |
|  clk_rx_reg_n_0_BUFG      |                             | en_16_x_baud_i_1_n_0               |                2 |              7 |
|  clk_IBUF_BUFG            | Balioa2[28]_i_1_n_0         |                                    |                4 |             10 |
|  clk_IBUF_BUFG            | Balioa3[29]_i_1_n_0         |                                    |                6 |             15 |
|  clk_IBUF_BUFG            | Balioa4[30]_i_1_n_0         |                                    |                5 |             20 |
|  clk_IBUF_BUFG            |                             |                                    |               10 |             27 |
|  clk_IBUF_BUFG            |                             | denboragailua/clear                |                7 |             28 |
|  clk_IBUF_BUFG            |                             | clk_rx                             |                8 |             31 |
|  clk_IBUF_BUFG            | denboragailua/timer         |                                    |                8 |             32 |
|  clk_rx_reg_n_0_BUFG      | en_16_x_baud                |                                    |               11 |             42 |
+---------------------------+-----------------------------+------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 3      |                     2 |
| 4      |                     2 |
| 5      |                     1 |
| 7      |                     1 |
| 10     |                     1 |
| 15     |                     1 |
| 16+    |                     6 |
+--------+-----------------------+


