/*  Copyright 2010-2012, JP Norair
  *
  * Licensed under the OpenTag License, Version 1.0 (the "License");
  * you may not use this file except in compliance with the License.
  * You may obtain a copy of the License at
  *
  * http://www.indigresso.com/wiki/doku.php?id=opentag:license_1_0
  *
  * Unless required by applicable law or agreed to in writing, software
  * distributed under the License is distributed on an "AS IS" BASIS,
  * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  * See the License for the specific language governing permissions and
  * limitations under the License.
  */
/**
  * @file       /board/MSP430F5/board_RF430USB_5509.h
  * @author     JP Norair
  * @version    R100
  * @date       5 February 2012
  * @brief      Board Configuration for RF430USB stick kit with MSP430F5509 and CC1101
  * @ingroup    Platform
  *
  * Do not include this file, include OT_platform.h
  *
  *
  * For more information on the board: 
  * http://www.indigresso.com/wiki/doku.php?id=opentag:board:rf430usb_55xx
  ******************************************************************************
  */
  

#ifndef __board_RF430USB_5509_H
#define __board_RF430USB_5509_H

#include "build_config.h"
#include "platform_MSP430F5.h"
#include "radio_CC1101.h"



/// Macro settings: ENABLED, DISABLED, NOT_AVAILABLE
#ifdef ENABLED
#   undef ENABLED
#endif
#define ENABLED  1

#ifdef DISABLED
#   undef DISABLED
#endif
#define DISABLED  0

#ifdef NOT_AVAILABLE
#   undef NOT_AVAILABLE
#endif
#define NOT_AVAILABLE   DISABLED




/** RF Front End Parameters and Settings <BR>
  * ========================================================================<BR>
  * The default is 433 MHz.  You could potentially change this to 866 if you
  * have 866 EMK boards, but make sure the radio module supports it.  Only 433
  * is confirmed working.
  */
#define RF_PARAM_BAND   433
#define RF_HDB_ATTEN    6       //Half dB attenuation (units = 0.5dB), used to scale TX power
#define RF_RSSI_OFFSET  3       //Offset applied to RSSI calculation




/** MCU-based Feature settings      <BR>
  * ========================================================================<BR>
  * Implemented capabilities of the MSP430F5529
  */
#define MCU_FEATURE(VAL)                MCU_FEATURE_##VAL       // FEATURE                  AVAILABILITY
#define MCU_FEATURE_CRC                 ENABLED                 // CCITT CRC16              Low
#define MCU_FEATURE_AES128              ENABLED                 // AES128 engine            Moderate
#define MCU_FEATURE_ECC                 DISABLED                // ECC engine               Low
#define MCU_FEATURE_RADIODMA            DISABLED
#define MCU_FEATURE_RADIODMA_TXBYTES    0
#define MCU_FEATURE_RADIODMA_RXBYTES    0
#define MCU_FEATURE_MAPEEPROM           DISABLED
#define MCU_FEATURE_MPIPEDMA            DISABLED //ENABLED    // Only for UART DMA
#define MCU_FEATURE_MEMCPYDMA           ENABLED
#define MCU_FEATURE_MPIPECDC            ENABLED     // USB uses memcpy
#define MCU_FEATURE_MPIPEUSB			MCU_FEATURE_MPIPECDC
#define MCU_FEATURE_MPIPEVCOM			MCU_FEATURE_MPIPECDC   //legacy


#define MCU_PARAM(VAL)                  MCU_PARAM_##VAL
#define MCU_PARAM_POINTERSIZE           2

OT_INLINE_H BOARD_DMA_COMMON_INIT() {
    DMA->CTL4 = (   DMA_Options_RMWDisable | \
                    DMA_Options_RoundRobinDisable | \
                    DMA_Options_ENMIEnable  );
}




/** Board-based Feature Settings <BR>
  * ========================================================================<BR>
  */
#define BOARD_FEATURE(VAL)              BOARD_FEATURE_##VAL
#define BOARD_FEATURE_USBCONVERTER      ENABLED                 // Is UART connected via USB converter?
#define BOARD_FEATURE_LFXTAL            ENABLED                 // LF XTAL used as Clock source
#define BOARD_FEATURE_HFXTAL            DISABLED                 // HF XTAL used as Clock source

#define BOARD_PARAM(VAL)                BOARD_PARAM_##VAL
#define BOARD_PARAM_LFHz                32768
#define BOARD_PARAM_LFtol               0.00002
#define BOARD_PARAM_HFHz                26000000
#define BOARD_PARAM_HFtol               0.0001
#define BOARD_PARAM_HFmult              1                       // DCO = HFHz * HFmult
#define BOARD_PARAM_MCLKDIV             1                       // Master Clock = DCO / MCLKDIV
#define BOARD_PARAM_SMCLKDIV            1                       // Submaster Clock = DCO / SMCLKDIV

#if (BOARD_FEATURE(LFXTAL) == ENABLED)
#   define BOARD_LFXT_PINS      (GPIO_Pin_4 | GPIO_Pin_5)
#   define BOARD_LFXT_CONF      (XT1DRIVE_3 | UCS_CTL6_XTS_low | UCS_CTL6_XCAP_1)
#else
#   define BOARD_LFXT_PINS      0
#   define BOARD_LFXT_CONF      (XT1OFF)
#endif

#if (BOARD_FEATURE(HFXTAL) == ENABLED)
#   define BOARD_HFXT_PINS      (GPIO_Pin_2)
#   define BOARD_HFXT_CONF      (XT2BYPASS)
#else
#   define BOARD_HFXT_PINS      (GPIO_Pin_2)
#   define BOARD_HFXT_CONF      (XT2BYPASS)
#endif


OT_INLINE_H void BOARD_PORT_STARTUP(void) {
/// Configure all ports to grounded outputs in order to minimize current, but
/// leave P1.0 P1.1, P1.3, P1.4 as floating inputs: on this board P1.0-P1.4
/// are tied together, and P1.2 is used to drive a PWM to the LED
    GPIO12->DDIR    = 0xFFE4;
    GPIO34->DDIR    = 0xFFFF;
    GPIO56->DDIR    = 0xFFFF; //^ (BOARD_LFXT_PINS | BOARD_HFXT_PINS);
    
#   if (defined(__DEBUG__))
#   else
    PJDIR = 0xFF;
    PJOUT = 0x00;
#   endif    
    
    GPIO12->DOUT    = 0x0000;
    GPIO34->DOUT    = 0x0000;
    GPIO56->DOUT    = 0x0000;
}

OT_INLINE_H void BOARD_POWER_STARTUP(void) {
///@note On SVSM Config Flags:
/// (1) It is advised in all cases to include SVSM_EventDelay.
/// (2) If using line-power (not battery), it is advised to enable
///     FullPerformance and ActiveDuringLPM
/// (3) Change The SVSM_Voffon_ parameter to one that matches your requirements.
///     I recommend putting it as high as you can, to give the most time for
///     the power-down routine to work.
	PMM_SetVCore(PMM_Vcore_22);
	//PMM_SetStdSVSM( (SVM_Enable | SVSM_AutoControl | SVSM_EventDelay | SVS_FullPerformance | SVS_ActiveDuringLPM),
	//				SVS_Von_21,
	//				SVSM_Voffon_235  );
}

// LFXT1 Preconfiguration, using values local to the board design
// ALL MSP430F5 Boards MUST HAVE SOME VARIANT OF THIS
OT_INLINE_H void BOARD_XTAL_STARTUP(void) {
    // Turn on both crystals, XT2 for HF and XT1 for LF
    GPIO5->SEL |= BOARD_LFXT_PINS | BOARD_HFXT_PINS;
    UCS->CTL6   = BOARD_LFXT_CONF | BOARD_HFXT_CONF;
    
    // Loop until XT2, XT1, and DCO all stabilize
    do {
        UCSCTL7 &= ~(XT2OFFG + XT1LFOFFG + DCOFFG);
        SFRIFG1 &= ~OFIFG;
    } while (SFRIFG1&OFIFG);
  
    // Set LF and HF drive strength to minimum by clearing fields (depends on XTAL spec)
    UCS->CTL6  &= ~(XT2DRIVE_3 | XT1DRIVE_3);
}






/** Platform Memory Configuration <BR>
  * ========================================================================<BR>
  * The RF430_5509 is __severely__ resource constrained.  The Veelite for this
  * platform is stored as a pure-mirrored setup, with the ISF Data loaded into
  * INFO section.
  */
#define SRAM_START_ADDR             0x02400
#define SRAM_SIZE                   (4*1024)
#define EEPROM_START_ADDR           0
#define EEPROM_SIZE                 0
#define FLASH_START_ADDR            0xA000
#define FLASH_START_PAGE            0
#define FLASH_PAGE_SIZE             512
#define FLASH_WORD_BYTES            2
#define FLASH_WORD_BITS             (FLASH_WORD_BYTES*8)
#ifdef __LARGE_MEMORY__
#   warn "MSP430F5509 cannot support large memory model"
#else
#   define FLASH_NUM_PAGES          48
#   define FLASH_FS_ALLOC           (512*1)     //allocating total of 1 block
#   define FLASH_FS_ADDR            0xA000
#   define FLASH_FS_FALLOWS         0
#endif
#define FLASH_PAGE_ADDR(VAL)        (FLASH_START_ADDR + ( (VAL) * FLASH_PAGE_SIZE) )


// MSP430 only ... Information Flash
// Info Blocks are used on this board/platform for storing default FS data
#define INFO_START_ADDR         0x1800
#define INFO_START_PAGE         0
#define INFO_PAGE_SIZE          128
#define INFO_NUM_PAGES          4
#define INFO_PAGE_ADDR(VAL)     (INFO_START_ADDR + (INFO_PAGE_SIZE*VAL))
#define INFO_D_ADDR             INFO_PAGE_ADDR(0)
#define INFO_C_ADDR             INFO_PAGE_ADDR(1)
#define INFO_B_ADDR             INFO_PAGE_ADDR(2)
#define INFO_A_ADDR             INFO_PAGE_ADDR(3)


// MSP430 only ... Boot Strap Loader
// BSL is not presently used with OpenTag, although at some point it might be.
// In that case, we would probably reserve Bank A for the USB driver and the
// filesystem, and not overwrite Bank A.  The 2KB BSL space is not big enough
// for the USB driver, but it is big enough for UART Mpipe.
#define BSL_START_ADDR          0x1000
#define BSL_START_PAGE          0
#define BSL_PAGE_SIZE           512
#define BSL_NUM_PAGES           4
#define BSL_PAGE_ADDR(VAL)      (BSL_START_ADDR + (BSL_PAGE_SIZE*VAL))
#define BSL_D_ADDR              BSL_PAGE_ADDR(0)
#define BSL_C_ADDR              BSL_PAGE_ADDR(1)
#define BSL_B_ADDR              BSL_PAGE_ADDR(2)
#define BSL_A_ADDR              BSL_PAGE_ADDR(3)






/** Note: Clocking for the Board's MCU      <BR>
  * ========================================================================<BR>
  * The MSP430F5 can be clocked up to 25MHz.  OpenTag uses the ACLK at 1024 Hz
  * for GPTIM, so it's important to define either the internal 32768Hz osc or
  * an external LFXTAL (on XT1).  The MCLK and SMCLK can be generated by XT2,
  * a multiplied XT2, or a multiplied XT1.
  *
  * This board should be used with
  */
#define MCU_PARAM_LFXTALHz              BOARD_PARAM_LFHz
#define MCU_PARAM_LFXTALtol             BOARD_PARAM_LFtol
//#define MCU_PARAM_LFOSCHz               BOARD_PARAM_LFHz
//#define MCU_PARAM_LFOSCtol              BOARD_PARAM_LFtol
//#define MCU_PARAM_XTALHz                BOARD_PARAM_HFHz
//#define MCU_PARAM_XTALmult              BOARD_PARAM_HFmult
//#define MCU_PARAM_XTALtol               BOARD_PARAM_HFtol
#define MCU_PARAM_OSCHz                 (BOARD_PARAM_LFHz*594)
#define MCU_PARAM_OSCmult               594
#define MCU_PARAM_OSCtol                BOARD_PARAM_LFtol


//Clock dividers from DCO
//This board uses a CC1101, whose SPI maxes-out at 6.5 MHz.  So make sure SPI
//(usually clocked by SMCLK) is less than 6.5 MHz.  Dividing by 4 will ensure
//this because max system clock is 25 MHz.
#define PLATFORM_MCLK_DIV           BOARD_PARAM_MCLKDIV
#define PLATFORM_SMCLK_DIV          BOARD_PARAM_SMCLKDIV

#define PLATFORM_LSCLOCK_PINS       BOARD_LFXT_PINS
#define PLATFORM_LSCLOCK_CONF       BOARD_LFXT_CONF
#define PLATFORM_HSCLOCK_PINS       BOARD_HFXT_PINS
#define PLATFORM_HSCLOCK_CONF       BOARD_HFXT_CONF
#define PLATFORM_LSCLOCK_HZ         BOARD_PARAM_LFHz
#define PLATFORM_LSCLOCK_ERROR      BOARD_PARAM_LFtol
#define PLATFORM_HSCLOCK_HZ         (BOARD_PARAM_LFHz*594)
#define PLATFORM_HSCLOCK_ERROR      BOARD_PARAM_LFtol
#define PLATFORM_HSCLOCK_MULT       594




/** Peripheral definitions for this platform <BR>
  * ========================================================================<BR>
  * OT_GPTIM:   General Purpose Timer used by OpenTag kernel                <BR>
  * OT_TRIG:    Optional test trigger usable in OpenTag apps (often LEDs)   <BR>
  * MPIPE:      UART to use for the MPipe                                   <BR>
  */
#define OT_GPTIM            TIM1A3
#define OT_GPTIM_ISR_ID     __ISR_T1A1_ID
#ifdef __ISR_T1A1
#   error "ISR T1A1 is already allocated.  It must be used for GPTIM."
#else
#   define __ISR_T1A1
#endif
#define OT_GPTIM_CLOCK      32768
#define OT_GPTIM_RES        1024
#define TI_TO_CLK(VAL)      ((OT_GPTIM_RES/1024)*VAL)
#define CLK_TO_TI(VAL)      (VAL/(OT_GPTIM_RES/1024))

#if (OT_GPTIM_CLOCK == PLATFORM_LSCLOCK_HZ)
#   undef OT_GPTIM_CLOCK
#   define OT_GPTIM_CLOCK   TIMA_Ctl_Clock_ACLK
#   define OT_GPTIM_ERROR   PLATFORM_LSCLOCK_ERROR
#else
#   undef OT_GPTIM_CLOCK
#   define OT_GPTIM_CLOCK   TIMA_Ctl_Clock_MCLK
#   define OT_GPTIM_ERROR   PLATFORM_HSCLOCK_ERROR
#endif

#define OT_GPTIM_ERRDIV     32768 //this needs to be hard-coded, or else CCS doesn't like it

///@todo Make "PLATFORM_GPTIM" conform to new "OT_GPTIM" nomenclature
///      Then this legacy definition block can be removed.
#define PLATFORM_GPTIM_HZ        PLATFORM_LSCLOCK_HZ
#define PLATFORM_GPTIM_PS        32
#define PLATFORM_GPTIM_CLK       (PLATFORM_LSCLOCK_HZ/PLATFORM_GPTIM_PS)
#define PLATFORM_GPTIM_RES       OT_GPTIM_RES
#define PLATFORM_GPTIM_ERROR     OT_GPTIM_ERROR
#define PLATFORM_GPTIM_ERRDIV    OT_GPTIM_ERRDIV       
#define PLATFORM_GPTIM_DEV       0


// Trigger 1 = Green LED
// Trigger 2 = Yellow LED
#define OT_TRIG1_PORTNUM    1
#define OT_TRIG1_PORT       GPIO1
#define OT_TRIG1_PIN        GPIO_Pin_2
#define OT_TRIG1_HIDRIVE    DISABLED
#define OT_TRIG2_PORTNUM    1
#define OT_TRIG2_PORT       GPIO1
#define OT_TRIG2_PIN        GPIO_Pin_2
#define OT_TRIG2_HIDRIVE    DISABLED


// Pin that can be used for ADC-based random number (usually floating pin)
// You could also put on a low voltage, reverse-biased zener on the board
// to produce a pile of noise.  2.1V seems like a good value.
#define OT_GWNADC_PORT      GPIO5
#define OT_GWNADC_PIN       GPIO_Pin_0
#define OT_GWNADC_BITS      1
//#define OT_GWNZENER_PORT    GPIO5
//#define OT_GWNZENER_PIN     GPIO_Pin_1
//#define OT_GWNZENER_HIDRIVE DISABLED






// Radio pin interface (CC1101).  
// - SPI1 is USCIB1, wired on the board as shown below
// - 1 GDO is available as IRQs (GDO0), GD02 is for XT2 clocking (unique board feature)
// - GDO1 is tied to the MISO pin, for asynchronous modulation (unused)
#define RADIO_SPI_ID            0xB1
#define RADIO_SPI               SPIB1
#define RADIO_SPI_HWCS          DISABLED
#define RADIO_SPI_VECTOR        USCI_B1_VECTOR
#define RADIO_SPI_CLKSRC        (PLATFORM_HSCLOCK_HZ / PLATFORM_SMCLK_DIV)

#define RADIO_SPICS_PORT        GPIO4                       // HW NSS not used, but we use same pin
#define RADIO_SPICS_PIN         GPIO_Pin_0
#define RADIO_SPICS_HIGH()      (RADIO_SPICS_PORT->DOUT |= RADIO_SPICS_PIN)
#define RADIO_SPICS_LOW()       (RADIO_SPICS_PORT->DOUT &= ~RADIO_SPICS_PIN)

#define RADIO_SPISCK_PORT       GPIO4
#define RADIO_SPISCK_PIN        GPIO_Pin_3
#define RADIO_SPIMISO_PORT      GPIO4
#define RADIO_SPIMISO_PIN       GPIO_Pin_2
#define RADIO_SPIMOSI_PORT      GPIO4
#define RADIO_SPIMOSI_PIN       GPIO_Pin_1

OT_INLINE_H void BOARD_RADIO_SPI_PORTCONF() {
	GPIO1->DDIR   &= ~0xE0;
	GPIO1->DOUT   &= ~0xE0;
	GPIO1->REN    |= 0xE0;
	//P4MAP1         = PM_UCB1SIMO;
	//P4MAP2         = PM_UCB1SOMI;
	//P4MAP3         = PM_UCB1CLK;

	RADIO_SPICS_PORT->DDIR     |= RADIO_SPICS_PIN | RADIO_SPISCK_PIN | RADIO_SPIMOSI_PIN;
	//RADIO_SPISCK_PORT->DDIR    |= (RADIO_SPISCK_PIN | RADIO_SPIMOSI_PIN);
	RADIO_SPIMISO_PORT->DDIR   &= ~RADIO_SPIMISO_PIN;
	RADIO_SPISCK_PORT->DOUT    |= RADIO_SPISCK_PIN;
	RADIO_SPIMOSI_PORT->DOUT   &= ~RADIO_SPIMOSI_PIN;
	//RADIO_SPICS_PORT->SEL      &= ~RADIO_SPICS_PIN;     //power-on default
	//RADIO_SPIMISO_PORT->SEL    &= ~RADIO_SPIMISO_PIN;   //power-on default
	//RADIO_SPISCK_PORT->DS      |= (RADIO_SPIMOSI_PIN | RADIO_SPIMISO_PIN | RADIO_SPISCK_PIN);
}

OT_INLINE_H void BOARD_RADIO_SPI_DETACH() {
	RADIO_SPIMISO_PORT->SEL &= ~(RADIO_SPIMISO_PIN | RADIO_SPIMOSI_PIN | RADIO_SPISCK_PIN);
}

OT_INLINE_H void BOARD_RADIO_SPI_ATTACH() {
	RADIO_SPIMISO_PORT->SEL |= (RADIO_SPIMISO_PIN | RADIO_SPIMOSI_PIN | RADIO_SPISCK_PIN);
}


    

#if (RADIO_SPI_CLKSRC > 6500000)
#	warn "Radio clock might be too fast: make sure to prescale SPI to below 6.5Mbps"
#endif

// DMA is generally deprecated with MSP430, because it is so limited, it is
// better deployed for other purposes, and because most radios have their own
// FIFO's these days.
//#define RADIO_DMA_INDEX     
//#define RADIO_DMA_RXINDEX   
//#define RADIO_DMA_TXINDEX           
//#define RADIO_DMA_RXCHAN    
//#define RADIO_DMA_RXVECTOR  
//#define RADIO_DMA_RXINT  	
//#define RADIO_DMA_TXCHAN    
//#define RADIO_DMA_TXVECTOR  
//#define RADIO_DMA_TXINT  	

#define RADIO_IRQ_PORT_ID   2 
#define RADIO_IRQ_PORT      GPIO2 
#define RADIO_IRQ_SRC()     GPIO2->P2IV
#define RADIO_IRQ_VECTOR    PORT2_VECTOR
#define RADIO_IRQ0_SRCLINE  0
#define RADIO_IRQ0_PIN      (1 << RADIO_IRQ0_SRCLINE)
//#define RADIO_IRQ2_SRCLINE  4
//#define RADIO_IRQ2_PIN      (1 << RADIO_IRQ2_SRCLINE)

#define RADIO_ISR_ID        __ISR_P2_ID
#ifdef __ISR_P2
#   error "__ISR_P2 is already allocated.  It must be used for GPTIM."
#else
#   define __ISR_P2
#endif





// If using the USB for MPipe, it must be on the specialized PORT U.  There is
// no other mapping option.
#if (MCU_FEATURE_MPIPECDC == ENABLED)
#   define MPIPE_USB
#   define MPIPE_USB_ISR_ID     __ISR_USB_ID
#   ifdef __ISR_USB
#       error "__ISR_USB is already allocated.  It must be used for MPipe."
#   else
#       define __ISR_USB
#   endif
#   define MPIPE_USBDP_PIN      GPIO_Pin_0
#   define MPIPE_USBDM_PIN      GPIO_Pin_1

    // MPIPE_USB_MANUAL_STANDBY: if you set it to 0, the function
    // mpipedrv_standby() will be cleared upon enumeration.  This is good for
    // automated systems.  Set it to non-zero, and mpipedrv_standby() will be
    // cleared upon reception of line-coding parameters from the host.
#   define MPIPE_USB_MANUAL_STANDBY 1

    // MPIPE_USB_POWERING: Set to 0x40 for self-powering, 0x80 for bus-powering
#   define MPIPE_USB_POWERING       0x80

    //MPIPE_USB_MAXPOWER: Max mA that can be sourced from the bus (up to 500)
#   define MPIPE_USB_MAXPOWER       100

    // MPIPE_USB_REMWAKE: 0 disables remote wakeup (canonical suspend & resume).
    // On this board, it may not be possible to allow suspend due to power
    // requirements of the crystal.
#   define MPIPE_USB_REMWAKE        0x00

    // MPIPE_USB_XTSUSPEND: Set to non-zero to disable USB XTAL when usb is
    // suspended.  On this board, it is superfluous.
#   define MPIPE_USB_XTSUSPEND      0

    // MPIPE_USB_XTAL: For this board, it must be 2
#   define MPIPE_USB_XTAL           2

    // MPIPE_USB_XTFREQ: For this board, it must be "USBPLL_SETCLK_26_0"
#   define MPIPE_USB_XTFREQ         USBPLL_SETCLK_26_0
#endif



// On the USB Stick, there isn't really an exposed UART/SPI/I2C, but you can
// map one onto P4.4-P4.7.
#if (MCU_FEATURE_MPIPECDC != ENABLED)
#   define MPIPE_UART_ID        0xA1
#   define MPIPE_UART_PORTNUM   4
#   define MPIPE_UART_PORT      GPIO4
#   define MPIPE_UART_PORTMAP   P4M
#   define MPIPE_UART_RXPIN     GPIO_Pin_7
#   define MPIPE_UART_TXPIN     GPIO_Pin_6
#   define MPIPE_UART_PINS      (MPIPE_UART_RXPIN | MPIPE_UART_TXPIN)
//#   define MPIPE_RTS_PORT       GPIO4
//#   define MPIPE_CTS_PORT       GPIO4
//#   define MPIPE_RTS_PIN        GPIO_Pin_4
//#   define MPIPE_CTS_PIN        GPIO_Pin_5

#   if (MPIPE_UART_ID == 0xA1)
#       define MPIPE_UART           UARTA1
#       define MPIPE_UART_RXSIG     PM_UCA1RXD
#       define MPIPE_UART_TXSIG     PM_UCA1TXD
#	    define MPIPE_UART_RXTRIG    20 //DMA_Trigger_UCA1RXIFG
#	    define MPIPE_UART_TXTRIG    21 //DMA_Trigger_UCA1TXIFG
#   else
#       error "MPIPE_UART is not defined to an available index (2, i.e. USCIA1)"
#   endif

#   if (MCU_FEATURE_MPIPEDMA == ENABLED)
#       define MPIPE_DMANUM 0
#       define MPIPE_DMA    DMA0
#   endif

#   if (MPIPE_UART_RXPIN == GPIO_Pin_7)
#       define MPIPE_UART_RXMAP    MPIPE_UART_PORTMAP->MAP7
#   else
#       error "MPIPE_UART_RXPIN out of bounds"
#   endif

#   if (MPIPE_UART_TXPIN == GPIO_Pin_6)
#       define MPIPE_UART_TXMAP    MPIPE_UART_PORTMAP->MAP6
#   else
#       error "MPIPE_UART_TXPIN out of bounds"
#   endif
#endif


#if (MCU_FEATURE_MEMCPYDMA == ENABLED)
#   define MEMCPY_DMANUM    (0+(MCU_FEATURE_MPIPEDMA == ENABLED))
#   if (MEMCPY_DMANUM == 0)
#       define MEMCPY_DMA     DMA0
#   elif (MEMCPY_DMANUM == 1)
#       define MEMCPY_DMA     DMA1
#   elif (MEMCPY_DMANUM == 2)
#       define MEMCPY_DMA     DMA2
#   else
#       error "MEMCPY_DMANUM is not defined to an available index (0-2)"
#   endif
#endif


















/******* ALL SHIT BELOW HERE IS SUBJECT TO REDEFINITION **********/


/** Flash Memory Setup: 
  * "OTF" means "Open Tag Flash," but if flash is not used, it just means 
  * storage memory.  Unfortunately this does not begin with F.
  */
#define OTF_VWORM_PAGES         (FLASH_FS_ALLOC/FLASH_PAGE_SIZE)
#define OTF_VWORM_FALLOW_PAGES  FLASH_FS_FALLOWS
#define OTF_VWORM_PAGESIZE      FLASH_PAGE_SIZE
#define OTF_VWORM_WORD_BYTES    FLASH_WORD_BYTES
#define OTF_VWORM_WORD_BITS     FLASH_WORD_BITS
#define OTF_VWORM_SIZE          (OTF_VWORM_PAGES * OTF_VWORM_PAGESIZE)
#define OTF_VWORM_START_PAGE    ((FLASH_FS_ADDR-FLASH_START_ADDR)/FLASH_PAGE_SIZE)
#define OTF_VWORM_START_ADDR    FLASH_FS_ADDR

#define OTF_M2_ENCODE_TABLE     ENABLED

// Total number of pages taken from program memory
#define OTF_TOTAL_PAGES         (OTF_VWORM_PAGES)




/** Abstracted Flash Organization: 
  * OpenTag uses Flash to store 2 kinds of data.  The default setup puts 
  * Filesystem memory in the back.
  * 1. Program code (obviously)
  * 2. Filesystem Memory
  *
  * FLASH_xxx constants are defined in the platform_config_xxx.h file.  
  */
#define OTF_TOTAL_SIZE          FLASH_FS_ALLOC
#define OTF_START_PAGE          OTF_VWORM_START_PAGE
#define OTF_START_ADDR          FLASH_FS_ADDR

#define OTF_VWORM_LAST_PAGE     (OTF_VWORM_START_PAGE + OTF_VWORM_PAGES - 1)
#define OTF_VWORM_END_ADDR      (FLASH_FS_ADDR + FLASH_FS_ALLOC - 1)



#endif
