

================================================================
== Vitis HLS Report for 'dft'
================================================================
* Date:           Tue Nov  4 19:45:05 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dft.comp
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    54884|    55908|  0.549 ms|  0.559 ms|  54885|  55909|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                         |                              |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                 Instance                |            Module            |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_dft_Pipeline_VITIS_LOOP_30_3_fu_168  |dft_Pipeline_VITIS_LOOP_30_3  |       34|       34|  0.340 us|  0.340 us|   33|   33|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_sin_or_cos_float_s_fu_178            |sin_or_cos_float_s            |       27|       28|  0.270 us|  0.280 us|   27|   28|                                              no|
        |grp_sin_or_cos_float_s_fu_193            |sin_or_cos_float_s            |       27|       28|  0.270 us|  0.280 us|   27|   28|                                              no|
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +--------------------+---------+---------+-------------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) |  Iteration  |  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |   Latency   |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+-------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_13_1   |    54848|    55872|  1714 ~ 1746|          -|          -|    32|        no|
        | + VITIS_LOOP_19_2  |     1696|     1728|      53 ~ 54|          -|          -|    32|        no|
        +--------------------+---------+---------+-------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     60|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   53|    4621|   8612|    -|
|Memory           |        2|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       0|    439|    -|
|Register         |        -|    -|     654|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|   53|    5275|   9111|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|   24|       4|     17|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+------------------------------------+---------+----+------+------+-----+
    |                 Instance                |               Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------+------------------------------------+---------+----+------+------+-----+
    |grp_dft_Pipeline_VITIS_LOOP_30_3_fu_168  |dft_Pipeline_VITIS_LOOP_30_3        |        0|   0|    15|    66|    0|
    |dmul_64ns_64ns_64_7_max_dsp_1_U49        |dmul_64ns_64ns_64_7_max_dsp_1       |        0|  11|   342|   586|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U41       |fadd_32ns_32ns_32_5_full_dsp_1      |        0|   2|   205|   390|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U40   |faddfsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|   205|   390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U42        |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|   143|   321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U43        |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|   143|   321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U44        |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|   143|   321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U45        |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|   143|   321|    0|
    |fpext_32ns_64_2_no_dsp_1_U48             |fpext_32ns_64_2_no_dsp_1            |        0|   0|     0|     0|    0|
    |fptrunc_64ns_32_2_no_dsp_1_U47           |fptrunc_64ns_32_2_no_dsp_1          |        0|   0|     0|     0|    0|
    |grp_sin_or_cos_float_s_fu_178            |sin_or_cos_float_s                  |        0|  13|  1641|  2948|    0|
    |grp_sin_or_cos_float_s_fu_193            |sin_or_cos_float_s                  |        0|  13|  1641|  2948|    0|
    |sitofp_32ns_32_6_no_dsp_1_U46            |sitofp_32ns_32_6_no_dsp_1           |        0|   0|     0|     0|    0|
    +-----------------------------------------+------------------------------------+---------+----+------+------+-----+
    |Total                                    |                                    |        0|  53|  4621|  8612|    0|
    +-----------------------------------------+------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |          Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |temp_real_U  |temp_real_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |temp_imag_U  |temp_real_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                         |        2|  0|   0|    0|    64|   64|     2|         2048|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln13_fu_275_p2                |         +|   0|  0|  14|           6|           1|
    |add_ln19_fu_299_p2                |         +|   0|  0|  14|           6|           1|
    |icmp_ln13_fu_269_p2               |      icmp|   0|  0|  14|           6|           7|
    |icmp_ln19_fu_293_p2               |      icmp|   0|  0|  14|           6|           7|
    |ap_block_state30_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |xor_ln22_fu_335_p2                |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  60|          26|          19|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |add315_reg_142        |    9|          2|   32|         64|
    |add4_reg_155          |    9|          2|   32|         64|
    |ap_NS_fsm             |  201|         46|    1|         46|
    |grp_fu_208_opcode     |   14|          3|    2|          6|
    |grp_fu_208_p0         |   14|          3|   32|         96|
    |grp_fu_208_p1         |   14|          3|   32|         96|
    |grp_fu_212_p0         |   14|          3|   32|         96|
    |grp_fu_212_p1         |   14|          3|   32|         96|
    |grp_fu_218_p0         |   14|          3|   32|         96|
    |grp_fu_218_p1         |   14|          3|   32|         96|
    |grp_fu_234_p0         |   14|          3|   32|         96|
    |i_fu_68               |    9|          2|    6|         12|
    |imag_sample_address0  |    9|          2|    5|         10|
    |imag_sample_ce0       |    9|          2|    1|          2|
    |imag_sample_we0       |    9|          2|    1|          2|
    |j_reg_130             |    9|          2|    6|         12|
    |real_sample_address0  |    9|          2|    5|         10|
    |real_sample_ce0       |    9|          2|    1|          2|
    |real_sample_we0       |    9|          2|    1|          2|
    |temp_imag_address0    |    9|          2|    5|         10|
    |temp_imag_ce0         |    9|          2|    1|          2|
    |temp_real_address0    |    9|          2|    5|         10|
    |temp_real_ce0         |    9|          2|    1|          2|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 |  439|         98|  329|        928|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+----+----+-----+-----------+
    |                         Name                         | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------+----+----+-----+-----------+
    |add1_reg_495                                          |  32|   0|   32|          0|
    |add315_reg_142                                        |  32|   0|   32|          0|
    |add4_reg_155                                          |  32|   0|   32|          0|
    |add_ln13_reg_382                                      |   6|   0|    6|          0|
    |add_ln19_reg_416                                      |   6|   0|    6|          0|
    |ap_CS_fsm                                             |  45|   0|   45|          0|
    |c_reg_436                                             |  32|   0|   32|          0|
    |conv3_reg_392                                         |  64|   0|   64|          0|
    |grp_dft_Pipeline_VITIS_LOOP_30_3_fu_168_ap_start_reg  |   1|   0|    1|          0|
    |grp_sin_or_cos_float_s_fu_178_ap_start_reg            |   1|   0|    1|          0|
    |grp_sin_or_cos_float_s_fu_193_ap_start_reg            |   1|   0|    1|          0|
    |i_fu_68                                               |   6|   0|    6|          0|
    |imag_sample_load_reg_452                              |  32|   0|   32|          0|
    |j_reg_130                                             |   6|   0|    6|          0|
    |mul2_reg_475                                          |  32|   0|   32|          0|
    |mul3_reg_480                                          |  32|   0|   32|          0|
    |mul4_reg_485                                          |  32|   0|   32|          0|
    |mul_reg_397                                           |  64|   0|   64|          0|
    |real_sample_load_reg_447                              |  32|   0|   32|          0|
    |reg_248                                               |  32|   0|   32|          0|
    |reg_254                                               |  32|   0|   32|          0|
    |sub_reg_490                                           |  32|   0|   32|          0|
    |tmp_reg_442                                           |  32|   0|   32|          0|
    |w_reg_408                                             |  32|   0|   32|          0|
    |zext_ln13_reg_402                                     |   6|   0|   64|         58|
    +------------------------------------------------------+----+----+-----+-----------+
    |Total                                                 | 654|   0|  712|         58|
    +------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|           dft|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|           dft|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|           dft|  return value|
|real_sample_address0  |  out|    5|   ap_memory|   real_sample|         array|
|real_sample_ce0       |  out|    1|   ap_memory|   real_sample|         array|
|real_sample_we0       |  out|    1|   ap_memory|   real_sample|         array|
|real_sample_d0        |  out|   32|   ap_memory|   real_sample|         array|
|real_sample_q0        |   in|   32|   ap_memory|   real_sample|         array|
|imag_sample_address0  |  out|    5|   ap_memory|   imag_sample|         array|
|imag_sample_ce0       |  out|    1|   ap_memory|   imag_sample|         array|
|imag_sample_we0       |  out|    1|   ap_memory|   imag_sample|         array|
|imag_sample_d0        |  out|   32|   ap_memory|   imag_sample|         array|
|imag_sample_q0        |   in|   32|   ap_memory|   imag_sample|         array|
+----------------------+-----+-----+------------+--------------+--------------+

