{"vcs1":{"timestamp_begin":1683390056.891750921, "rt":1.75, "ut":0.69, "st":0.26}}
{"vcselab":{"timestamp_begin":1683390058.725396991, "rt":1.03, "ut":0.35, "st":0.07}}
{"link":{"timestamp_begin":1683390059.833103183, "rt":0.68, "ut":0.37, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1683390056.220260610}
{"VCS_COMP_START_TIME": 1683390056.220260610}
{"VCS_COMP_END_TIME": 1683390062.090893757}
{"VCS_USER_OPTIONS": "TESTBED.v divider_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 350072}}
{"stitch_vcselab": {"peak_mem": 222284}}
