Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Fri May 17 19:08:33 2024
| Host         : BSERVER05 running 64-bit Linux Mint 21.3
| Command      : report_control_sets -verbose -file program_loader_test_control_sets_placed.rpt
| Design       : program_loader_test
| Device       : xc7s25
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    45 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              50 |           18 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |              10 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              14 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+-----------------------------------------+-------------------------------+------------------+----------------+--------------+
|            Clock Signal           |              Enable Signal              |        Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------+-----------------------------------------+-------------------------------+------------------+----------------+--------------+
|  uart_controller/rx_data_reg[7]_0 |                                         | uart_controller/rx_dv_reg_1   |                1 |              1 |         1.00 |
|  uart_controller/tx_rdy_reg_0     |                                         |                               |                1 |              1 |         1.00 |
|  pl/done_n_0                      |                                         |                               |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                    | uart_controller/tx                      |                               |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                    | uart_controller/rx_dv_0                 |                               |                1 |              1 |         1.00 |
|  pl/write_data                    |                                         |                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                    | uart_controller/rx_clk_count[6]_i_1_n_0 | uart_controller/rx_bit_index0 |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                    | uart_controller/tx_clk_count[6]_i_2_n_0 | uart_controller/tx_bit_index0 |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                    | uart_controller/tx_data                 |                               |                2 |              8 |         4.00 |
|  uart_controller/E[0]             |                                         |                               |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                    |                                         |                               |                4 |             16 |         4.00 |
|  uart_controller/rx_dv_reg_0[0]   |                                         |                               |                6 |             17 |         2.83 |
+-----------------------------------+-----------------------------------------+-------------------------------+------------------+----------------+--------------+


