
#####  START OF RAM REPORT FOR COMPILE POINT: MIV_RV32_CFG1_C0  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                                                             PRIMITIVE_TYPE     USER_ATTRIBUTE         MAPPED_INSTANCE                                                                                             DEPTH_X_WIDTH(A/B)     LOW-POWER_MODE     ECC     A_DOUT_PIPE_REG(EN/ARST/SRST)     B_DOUT_PIPE_REG(EN/ARST/SRST)     WRITE_MODE(A/B)               COMMENTS                                                            
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
NO               MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_tcm0\.u_subsys_TCM_0.tcm_ram\.u_ram_0.mem[31:0]     RAM                syn_ramstyle=lsram     MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_tcm0\.u_subsys_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_0      8KX2_8KX2              0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)     Found property syn_ramstyle="lsram". Inferring instance using LSRAM.
                                                                                                                                                                    MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_tcm0\.u_subsys_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_1      8KX2_8KX2              0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                         
                                                                                                                                                                    MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_tcm0\.u_subsys_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_2      8KX2_8KX2              0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                         
                                                                                                                                                                    MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_tcm0\.u_subsys_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_3      8KX2_8KX2              0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                         
                                                                                                                                                                    MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_tcm0\.u_subsys_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_4      8KX2_8KX2              0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                         
                                                                                                                                                                    MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_tcm0\.u_subsys_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_5      8KX2_8KX2              0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                         
                                                                                                                                                                    MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_tcm0\.u_subsys_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_6      8KX2_8KX2              0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                         
                                                                                                                                                                    MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_tcm0\.u_subsys_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_7      8KX2_8KX2              0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                         
                                                                                                                                                                    MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_tcm0\.u_subsys_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_8      8KX2_8KX2              0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                         
                                                                                                                                                                    MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_tcm0\.u_subsys_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_9      8KX2_8KX2              0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                         
                                                                                                                                                                    MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_tcm0\.u_subsys_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_10     8KX2_8KX2              0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                         
                                                                                                                                                                    MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_tcm0\.u_subsys_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_11     8KX2_8KX2              0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                         
                                                                                                                                                                    MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_tcm0\.u_subsys_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_12     8KX2_8KX2              0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                         
                                                                                                                                                                    MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_tcm0\.u_subsys_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_13     8KX2_8KX2              0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                         
                                                                                                                                                                    MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_tcm0\.u_subsys_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_14     8KX2_8KX2              0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                         
                                                                                                                                                                    MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_tcm0\.u_subsys_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_15     8KX2_8KX2              0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                         
========================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                                                                                               PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE                                                                                                                                                         DEPTH_X_WIDTH     LOW-POWER_MODE     ECC     R_ADDR_REG(EN/ARST/SRST)     R_DATA_PIPE_REG(EN/ARST/SRST)     COMMENTS                                                         
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
NO               MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_req_buffer.gen_buff_loop\[0\]\.buff_data[6:0]     RAM                DEFAULT            MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_req_buffer.gen_buff_loop\[0\]\.buff_data_gen_buff_loop\[0\]\.buff_data_0_0     64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
=======================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

#####  REG/LOGIC REPORT  #####

RTL_INSTANCE                                                                                                                                       PRIMITIVE_TYPE     USER_ATTRIBUTE             COMMENTS                                                                            
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop\[0\]\.buff_data[5:0]                      RAM                DEFAULT                    RAM instance meets the required threshold for mapping using registers.              
                                                                                                                                                                                                                                                                                     
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data[10:0]                     RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.        
                                                                                                                                                                                                                                                                                     
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory[33:0]                         RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.        
                                                                                                                                                                                                                                                                                     
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory[40:0]                          RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.        
                                                                                                                                                                                                                                                                                     
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop\[0\]\.buff_entry_error_resp_1[1:0]     RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.        
                                                                                                                                                                                                                                                                                     
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop\[0\]\.buff_entry_error_resp[1:0]       RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.        
                                                                                                                                                                                                                                                                                     
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop\[0\]\.buff_entry_data_resp_1[31:0]     RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.        
                                                                                                                                                                                                                                                                                     
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop\[0\]\.buff_entry_data_resp[15:0]       RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.        
                                                                                                                                                                                                                                                                                     
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.lsu_emi_req_read_1                                                               ROM                NA                         Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
=====================================================================================================================================================================================================================================================================================

#####  END OF RAM REPORT FOR COMPILE POINT: MIV_RV32_CFG1_C0  #####

