#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Feb  5 16:54:41 2019
# Process ID: 12088
# Current directory: C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11960 C:\Users\user\Desktop\Everyhting\College\4th_Year\FYP\RISC-V-FYP\RISCV_Top\RISC-V.xpr
# Log file: C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/vivado.log
# Journal file: C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:39 ; elapsed = 00:00:37 . Memory (MB): peak = 746.914 ; gain = 84.906
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_MEM_TB.vhd w ]
add_files -fileset sim_1 C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_MEM_TB.vhd
close [ open C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_IF_TB.vhd w ]
add_files -fileset sim_1 C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_IF_TB.vhd
close [ open C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_RegBank_TB.vhd w ]
add_files -fileset sim_1 C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_RegBank_TB.vhd
close [ open C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_ID_TB.vhd w ]
add_files -fileset sim_1 C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_ID_TB.vhd
close [ open C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_WB_TB.vhd w ]
add_files -fileset sim_1 C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_WB_TB.vhd
close [ open C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_EX_TB.vhd w ]
add_files -fileset sim_1 C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_EX_TB.vhd
update_compile_order -fileset sim_1
set_property top RISCV_IF_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV_IF_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim/instruction_memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim/instr_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RISCV_IF_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_IF/RISCV_IF.srcs/sources_1/imports/new/RISCV_IF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RISCV_IF
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_IF_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RISCV_IF_TB
ERROR: [VRFC 10-91] simended is not declared [C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_IF_TB.vhd:50]
ERROR: [VRFC 10-91] simended is not declared [C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_IF_TB.vhd:69]
ERROR: [VRFC 10-1504] unit tb ignored due to previous errors [C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_IF_TB.vhd:18]
INFO: [VRFC 10-240] VHDL file C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_IF_TB.vhd ignored due to errors
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 796.777 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 796.777 ; gain = 6.070
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV_IF_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim/instruction_memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim/instr_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RISCV_IF_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_IF/RISCV_IF.srcs/sources_1/imports/new/RISCV_IF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RISCV_IF
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_IF_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RISCV_IF_TB
ERROR: [VRFC 10-91] simended is not declared [C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_IF_TB.vhd:50]
ERROR: [VRFC 10-91] simended is not declared [C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_IF_TB.vhd:69]
ERROR: [VRFC 10-1504] unit tb ignored due to previous errors [C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_IF_TB.vhd:18]
INFO: [VRFC 10-240] VHDL file C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_IF_TB.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV_IF_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim/instruction_memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim/instr_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RISCV_IF_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_IF/RISCV_IF.srcs/sources_1/imports/new/RISCV_IF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RISCV_IF
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_IF_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RISCV_IF_TB
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a6ec7d854d5d48d285c68e340648a28c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot RISCV_IF_TB_behav xil_defaultlib.RISCV_IF_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.RISCV_IF [riscv_if_default]
Compiling architecture tb of entity xil_defaultlib.riscv_if_tb
Built simulation snapshot RISCV_IF_TB_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim/xsim.dir/RISCV_IF_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim/xsim.dir/RISCV_IF_TB_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Feb  5 17:57:54 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 55.586 ; gain = 1.133
INFO: [Common 17-206] Exiting Webtalk at Tue Feb  5 17:57:54 2019...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 799.742 ; gain = 1.145
INFO: [USF-XSim-69] 'elaborate' step finished in '27' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISCV_IF_TB_behav -key {Behavioral:sim_1:Functional:RISCV_IF_TB} -tclbatch {RISCV_IF_TB.tcl} -view {C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISCV_Top_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISCV_Top_TB_behav.wcfg
WARNING: Simulation object /RISCV_Top_TB/clk_period was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/end_of_sim was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/clk was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/instr_in was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/rst_b was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/data_in was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/instr_addr was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/data_addr was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/data_out was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/ctrl_out was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/wea was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/clk was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/rst_b was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/instr_in was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/data_in was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/instr_addr was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/data_addr was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/data_out was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/ctrl_out was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/IF_pc_plus_4 was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/ID_rs1_addr was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/ID_rs2_addr was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/ID_rd_addr was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/ID_f3 was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/ID_f7 was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/ID_opcode was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/ID_immediate was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/EX_alu_out was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/EX_branch_out was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/MEM_data_val was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/WB_rd_data was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/WB_reg_wr was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/RegBank_rs1_data was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/RegBank_rs2_data was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/instr_mem_i/clka was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/instr_mem_i/addra was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/instr_mem_i/douta was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/data_mem_i/clka was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/data_mem_i/rsta was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/data_mem_i/ena was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/data_mem_i/wea was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/data_mem_i/addra was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/data_mem_i/dina was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/data_mem_i/douta was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/RISCV_IF_i/clk was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/RISCV_IF_i/rst_b was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/RISCV_IF_i/npc was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/RISCV_IF_i/pc_plus_4 was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/RISCV_IF_i/pc was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/RISCV_IF_i/pc_internal was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/RISCV_IF_i/pc_internal2 was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/RISCV_ID_i/instruction was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/RISCV_ID_i/rs1 was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/RISCV_ID_i/rs2 was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/RISCV_ID_i/rd was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/RISCV_ID_i/f3 was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/RISCV_ID_i/f7 was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/RISCV_ID_i/opcode was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/RISCV_ID_i/immediate was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/RISCV_EX_i/rs1_data was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/RISCV_EX_i/rs2_data was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/RISCV_EX_i/rs2_addr was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/RISCV_EX_i/f3 was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/RISCV_EX_i/f7 was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/RISCV_EX_i/opcode was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/RISCV_EX_i/immediate was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/RISCV_EX_i/pc_plus_4 was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/RISCV_EX_i/alu_out was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/RISCV_EX_i/branch_out was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/RISCV_EX_i/A was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/RISCV_EX_i/B was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/RISCV_EX_i/alu_op was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/RISCV_EX_i/branch_op was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/RISCV_EX_i/compare_cond was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/RISCV_EX_i/result was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/RISCV_MEM_i/opcode was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/RISCV_MEM_i/f3 was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/RISCV_MEM_i/rs2_data was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/RISCV_MEM_i/mem_data_in was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/RISCV_MEM_i/mem_data_out was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/RISCV_MEM_i/data_val was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/RISCV_MEM_i/mem_wr was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/RISCV_MEM_i/mem_oe was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/RISCV_WB_i/opcode was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/RISCV_WB_i/data_mem_in was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/RISCV_WB_i/alu_out was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/RISCV_WB_i/pc_plus_4 was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/RISCV_WB_i/rd_data was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/RISCV_WB_i/reg_wr was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/RISCV_WB_i/wb_sel was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/RISCV_RegBank_i/clk was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/RISCV_RegBank_i/rst_b was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/RISCV_RegBank_i/reg_wr was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/RISCV_RegBank_i/rs1_addr was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/RISCV_RegBank_i/rs2_addr was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/RISCV_RegBank_i/rd_addr was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/RISCV_RegBank_i/rd_data was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/RISCV_RegBank_i/rs1_data was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/RISCV_RegBank_i/rs2_data was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/RISCV_RegBank_i/reg_bank was not found in the design.
WARNING: Simulation object /RISCV_Top_TB/RISCV_Top_i/RISCV_RegBank_i/cmb_reg_bank was not found in the design.
source RISCV_IF_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 814.285 ; gain = 13.238
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISCV_IF_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:39 . Memory (MB): peak = 814.285 ; gain = 15.848
current_wave_config {RISCV_Top_TB_behav.wcfg}
RISCV_Top_TB_behav.wcfg
add_wave {{/RISCV_IF_TB/dut}} 
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 817.602 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV_IF_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim/instruction_memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim/instr_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RISCV_IF_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a6ec7d854d5d48d285c68e340648a28c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot RISCV_IF_TB_behav xil_defaultlib.RISCV_IF_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 817.602 ; gain = 0.000
save_wave_config {C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISCV_Top_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV_IF_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim/instruction_memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim/instr_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RISCV_IF_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_IF_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RISCV_IF_TB
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a6ec7d854d5d48d285c68e340648a28c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot RISCV_IF_TB_behav xil_defaultlib.RISCV_IF_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.RISCV_IF [riscv_if_default]
Compiling architecture tb of entity xil_defaultlib.riscv_if_tb
Built simulation snapshot RISCV_IF_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISCV_IF_TB_behav -key {Behavioral:sim_1:Functional:RISCV_IF_TB} -tclbatch {RISCV_IF_TB.tcl} -view {C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISCV_Top_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISCV_Top_TB_behav.wcfg
source RISCV_IF_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISCV_IF_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 817.602 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV_IF_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim/instruction_memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim/instr_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RISCV_IF_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_IF_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RISCV_IF_TB
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a6ec7d854d5d48d285c68e340648a28c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot RISCV_IF_TB_behav xil_defaultlib.RISCV_IF_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.RISCV_IF [riscv_if_default]
Compiling architecture tb of entity xil_defaultlib.riscv_if_tb
Built simulation snapshot RISCV_IF_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISCV_IF_TB_behav -key {Behavioral:sim_1:Functional:RISCV_IF_TB} -tclbatch {RISCV_IF_TB.tcl} -view {C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISCV_Top_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISCV_Top_TB_behav.wcfg
source RISCV_IF_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISCV_IF_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 817.629 ; gain = 0.027
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV_IF_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim/instruction_memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim/instr_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RISCV_IF_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_IF_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RISCV_IF_TB
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_IF_TB.vhd:34]
ERROR: [VRFC 10-91] period is not declared [C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_IF_TB.vhd:51]
ERROR: [VRFC 10-2123] 0 definitions of operator "/" match here [C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_IF_TB.vhd:51]
ERROR: [VRFC 10-91] period is not declared [C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_IF_TB.vhd:61]
ERROR: [VRFC 10-2123] 0 definitions of operator "*" match here [C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_IF_TB.vhd:61]
ERROR: [VRFC 10-91] period is not declared [C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_IF_TB.vhd:63]
ERROR: [VRFC 10-91] tb_pc_plus_4_npc is not declared [C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_IF_TB.vhd:64]
ERROR: [VRFC 10-91] tb_pc_plus_4_npc is not declared [C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_IF_TB.vhd:65]
ERROR: [VRFC 10-91] period is not declared [C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_IF_TB.vhd:66]
ERROR: [VRFC 10-2123] 0 definitions of operator "*" match here [C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_IF_TB.vhd:66]
ERROR: [VRFC 10-91] period is not declared [C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_IF_TB.vhd:68]
ERROR: [VRFC 10-2123] 0 definitions of operator "*" match here [C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_IF_TB.vhd:68]
ERROR: [VRFC 10-1504] unit tb ignored due to previous errors [C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_IF_TB.vhd:18]
INFO: [VRFC 10-240] VHDL file C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_IF_TB.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV_IF_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim/instruction_memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim/instr_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RISCV_IF_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_IF_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RISCV_IF_TB
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a6ec7d854d5d48d285c68e340648a28c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot RISCV_IF_TB_behav xil_defaultlib.RISCV_IF_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.RISCV_IF [riscv_if_default]
Compiling architecture tb of entity xil_defaultlib.riscv_if_tb
Built simulation snapshot RISCV_IF_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISCV_IF_TB_behav -key {Behavioral:sim_1:Functional:RISCV_IF_TB} -tclbatch {RISCV_IF_TB.tcl} -view {C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISCV_Top_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISCV_Top_TB_behav.wcfg
source RISCV_IF_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISCV_IF_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 827.996 ; gain = 0.691
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV_IF_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim/instruction_memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim/instr_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RISCV_IF_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_IF_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RISCV_IF_TB
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a6ec7d854d5d48d285c68e340648a28c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot RISCV_IF_TB_behav xil_defaultlib.RISCV_IF_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.RISCV_IF [riscv_if_default]
Compiling architecture tb of entity xil_defaultlib.riscv_if_tb
Built simulation snapshot RISCV_IF_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISCV_IF_TB_behav -key {Behavioral:sim_1:Functional:RISCV_IF_TB} -tclbatch {RISCV_IF_TB.tcl} -view {C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISCV_Top_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISCV_Top_TB_behav.wcfg
source RISCV_IF_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISCV_IF_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 829.438 ; gain = 0.637
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV_IF_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim/instruction_memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim/instr_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RISCV_IF_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a6ec7d854d5d48d285c68e340648a28c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot RISCV_IF_TB_behav xil_defaultlib.RISCV_IF_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 833.004 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV_IF_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim/instruction_memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim/instr_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RISCV_IF_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_IF/RISCV_IF.srcs/sources_1/imports/new/RISCV_IF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RISCV_IF
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_IF_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RISCV_IF_TB
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a6ec7d854d5d48d285c68e340648a28c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot RISCV_IF_TB_behav xil_defaultlib.RISCV_IF_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.RISCV_IF [riscv_if_default]
Compiling architecture tb of entity xil_defaultlib.riscv_if_tb
Built simulation snapshot RISCV_IF_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISCV_IF_TB_behav -key {Behavioral:sim_1:Functional:RISCV_IF_TB} -tclbatch {RISCV_IF_TB.tcl} -view {C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISCV_Top_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISCV_Top_TB_behav.wcfg
source RISCV_IF_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISCV_IF_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 834.422 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV_IF_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim/instruction_memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim/instr_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RISCV_IF_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_IF_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RISCV_IF_TB
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a6ec7d854d5d48d285c68e340648a28c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot RISCV_IF_TB_behav xil_defaultlib.RISCV_IF_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.RISCV_IF [riscv_if_default]
Compiling architecture tb of entity xil_defaultlib.riscv_if_tb
Built simulation snapshot RISCV_IF_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 834.566 ; gain = 0.145
set_property top RISCV_ID_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV_ID_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim/instruction_memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim/instr_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RISCV_ID_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_ID/RISCV_ID.srcs/sources_1/imports/new/RISCV_ID.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RISCV_ID
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_ID_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RISCV_ID_TB
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a6ec7d854d5d48d285c68e340648a28c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot RISCV_ID_TB_behav xil_defaultlib.RISCV_ID_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.RISCV_ID [riscv_id_default]
Compiling architecture tb of entity xil_defaultlib.riscv_id_tb
Built simulation snapshot RISCV_ID_TB_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim/xsim.dir/RISCV_ID_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim/xsim.dir/RISCV_ID_TB_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Feb  5 19:13:06 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 55.508 ; gain = 1.137
INFO: [Common 17-206] Exiting Webtalk at Tue Feb  5 19:13:06 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 834.875 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISCV_ID_TB_behav -key {Behavioral:sim_1:Functional:RISCV_ID_TB} -tclbatch {RISCV_ID_TB.tcl} -view {C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISCV_Top_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISCV_Top_TB_behav.wcfg
WARNING: Simulation object /RISCV_IF_TB/dut/clk was not found in the design.
WARNING: Simulation object /RISCV_IF_TB/dut/rst_b was not found in the design.
WARNING: Simulation object /RISCV_IF_TB/dut/npc was not found in the design.
WARNING: Simulation object /RISCV_IF_TB/dut/pc_plus_4 was not found in the design.
WARNING: Simulation object /RISCV_IF_TB/dut/pc was not found in the design.
WARNING: Simulation object /RISCV_IF_TB/dut/pc_internal was not found in the design.
WARNING: Simulation object /RISCV_IF_TB/dut/pc_internal2 was not found in the design.
source RISCV_ID_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISCV_ID_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 843.234 ; gain = 8.414
current_wave_config {RISCV_Top_TB_behav.wcfg}
RISCV_Top_TB_behav.wcfg
add_wave {{/RISCV_ID_TB/dut}} 
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 847.961 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV_ID_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim/instruction_memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim/instr_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RISCV_ID_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a6ec7d854d5d48d285c68e340648a28c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot RISCV_ID_TB_behav xil_defaultlib.RISCV_ID_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 847.961 ; gain = 0.000
save_wave_config {C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISCV_Top_TB_behav.wcfg}
