<profile>

<section name = "Vivado HLS Report for 'axis2lbus'" level="0">
<item name = "Date">Thu Jul 25 02:35:23 2024
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">axis2lbus</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.10, 0.619, 0.39</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">0, 0, 0, 0, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 34, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 535, -</column>
<column name="Register">-, -, 2, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="and_ln1355_2_fu_627_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln1355_fu_608_p2">and, 0, 0, 2, 1, 1</column>
<column name="ret_V_10_fu_583_p2">and, 0, 0, 2, 1, 1</column>
<column name="ret_V_1_fu_529_p2">and, 0, 0, 2, 1, 1</column>
<column name="ret_V_2_fu_544_p2">and, 0, 0, 2, 1, 1</column>
<column name="ret_V_3_fu_559_p2">and, 0, 0, 2, 1, 1</column>
<column name="ret_V_4_fu_576_p2">and, 0, 0, 2, 1, 1</column>
<column name="ret_V_6_fu_614_p2">and, 0, 0, 2, 1, 1</column>
<column name="ret_V_7_fu_633_p2">and, 0, 0, 2, 1, 1</column>
<column name="ret_V_8_fu_640_p2">and, 0, 0, 2, 1, 1</column>
<column name="ret_V_9_fu_687_p2">and, 0, 0, 2, 1, 1</column>
<column name="ret_V_fu_595_p2">and, 0, 0, 2, 1, 1</column>
<column name="r_V_fu_681_p2">xor, 0, 0, 2, 1, 2</column>
<column name="rhs_V_fu_570_p2">xor, 0, 0, 2, 2, 1</column>
<column name="xor_ln1355_1_fu_602_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln1355_2_fu_621_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln1355_fu_589_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="lbus_0_data_V">15, 3, 128, 384</column>
<column name="lbus_0_ena_V">15, 3, 1, 3</column>
<column name="lbus_0_eop_V">15, 3, 1, 3</column>
<column name="lbus_0_mty_V">85, 17, 4, 68</column>
<column name="lbus_0_sop_V">15, 3, 1, 3</column>
<column name="lbus_1_data_V">15, 3, 128, 384</column>
<column name="lbus_1_ena_V">15, 3, 1, 3</column>
<column name="lbus_1_eop_V">15, 3, 1, 3</column>
<column name="lbus_1_mty_V">85, 17, 4, 68</column>
<column name="lbus_2_data_V">15, 3, 128, 384</column>
<column name="lbus_2_ena_V">15, 3, 1, 3</column>
<column name="lbus_2_eop_V">15, 3, 1, 3</column>
<column name="lbus_2_mty_V">85, 17, 4, 68</column>
<column name="lbus_3_data_V">15, 3, 128, 384</column>
<column name="lbus_3_ena_V">15, 3, 1, 3</column>
<column name="lbus_3_eop_V">15, 3, 1, 3</column>
<column name="lbus_3_mty_V">85, 17, 4, 68</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="IN_PACKET_V">1, 0, 1, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_none, axis2lbus, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_none, axis2lbus, return value</column>
<column name="s_axis_data_V">in, 512, ap_none, s_axis_data_V, scalar</column>
<column name="s_axis_keep_V">in, 64, ap_none, s_axis_keep_V, scalar</column>
<column name="s_axis_last_V">in, 1, ap_none, s_axis_last_V, scalar</column>
<column name="s_axis_valid_V">in, 1, ap_none, s_axis_valid_V, scalar</column>
<column name="lbus_0_data_V">out, 128, ap_none, lbus_0_data_V, pointer</column>
<column name="lbus_1_data_V">out, 128, ap_none, lbus_1_data_V, pointer</column>
<column name="lbus_2_data_V">out, 128, ap_none, lbus_2_data_V, pointer</column>
<column name="lbus_3_data_V">out, 128, ap_none, lbus_3_data_V, pointer</column>
<column name="lbus_0_ena_V">out, 1, ap_none, lbus_0_ena_V, pointer</column>
<column name="lbus_1_ena_V">out, 1, ap_none, lbus_1_ena_V, pointer</column>
<column name="lbus_2_ena_V">out, 1, ap_none, lbus_2_ena_V, pointer</column>
<column name="lbus_3_ena_V">out, 1, ap_none, lbus_3_ena_V, pointer</column>
<column name="lbus_0_sop_V">out, 1, ap_none, lbus_0_sop_V, pointer</column>
<column name="lbus_1_sop_V">out, 1, ap_none, lbus_1_sop_V, pointer</column>
<column name="lbus_2_sop_V">out, 1, ap_none, lbus_2_sop_V, pointer</column>
<column name="lbus_3_sop_V">out, 1, ap_none, lbus_3_sop_V, pointer</column>
<column name="lbus_0_eop_V">out, 1, ap_none, lbus_0_eop_V, pointer</column>
<column name="lbus_1_eop_V">out, 1, ap_none, lbus_1_eop_V, pointer</column>
<column name="lbus_2_eop_V">out, 1, ap_none, lbus_2_eop_V, pointer</column>
<column name="lbus_3_eop_V">out, 1, ap_none, lbus_3_eop_V, pointer</column>
<column name="lbus_0_err_V">out, 1, ap_none, lbus_0_err_V, pointer</column>
<column name="lbus_1_err_V">out, 1, ap_none, lbus_1_err_V, pointer</column>
<column name="lbus_2_err_V">out, 1, ap_none, lbus_2_err_V, pointer</column>
<column name="lbus_3_err_V">out, 1, ap_none, lbus_3_err_V, pointer</column>
<column name="lbus_0_mty_V">out, 4, ap_none, lbus_0_mty_V, pointer</column>
<column name="lbus_1_mty_V">out, 4, ap_none, lbus_1_mty_V, pointer</column>
<column name="lbus_2_mty_V">out, 4, ap_none, lbus_2_mty_V, pointer</column>
<column name="lbus_3_mty_V">out, 4, ap_none, lbus_3_mty_V, pointer</column>
<column name="lbus_ready_V">in, 1, ap_none, lbus_ready_V, scalar</column>
<column name="axis_ready_V">out, 1, ap_none, axis_ready_V, pointer</column>
</table>
</item>
</section>
</profile>
