
sensorless.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a08c  080001d8  080001d8  000101d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000358  0800a264  0800a264  0001a264  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a5bc  0800a5bc  00020664  2**0
                  CONTENTS
  4 .ARM          00000008  0800a5bc  0800a5bc  0001a5bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a5c4  0800a5c4  00020664  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a5c4  0800a5c4  0001a5c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a5c8  0800a5c8  0001a5c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000664  20000000  0800a5cc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001708  20000664  0800ac30  00020664  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001d6c  0800ac30  00021d6c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020664  2**0
                  CONTENTS, READONLY
 12 .debug_line   0004c855  00000000  00000000  00020694  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_info   00065027  00000000  00000000  0006cee9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000092f6  00000000  00000000  000d1f10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001f88  00000000  00000000  000db208  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00107c49  00000000  00000000  000dd190  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00007258  00000000  00000000  001e4de0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_loc    00034ef0  00000000  00000000  001ec038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  0002d54b  00000000  00000000  00220f28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      000000d2  00000000  00000000  0024e473  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000064b0  00000000  00000000  0024e548  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000664 	.word	0x20000664
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800a24c 	.word	0x0800a24c

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000668 	.word	0x20000668
 8000214:	0800a24c 	.word	0x0800a24c

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b96e 	b.w	800050c <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	4604      	mov	r4, r0
 8000250:	468c      	mov	ip, r1
 8000252:	2b00      	cmp	r3, #0
 8000254:	f040 8083 	bne.w	800035e <__udivmoddi4+0x116>
 8000258:	428a      	cmp	r2, r1
 800025a:	4617      	mov	r7, r2
 800025c:	d947      	bls.n	80002ee <__udivmoddi4+0xa6>
 800025e:	fab2 f282 	clz	r2, r2
 8000262:	b142      	cbz	r2, 8000276 <__udivmoddi4+0x2e>
 8000264:	f1c2 0020 	rsb	r0, r2, #32
 8000268:	fa24 f000 	lsr.w	r0, r4, r0
 800026c:	4091      	lsls	r1, r2
 800026e:	4097      	lsls	r7, r2
 8000270:	ea40 0c01 	orr.w	ip, r0, r1
 8000274:	4094      	lsls	r4, r2
 8000276:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800027a:	0c23      	lsrs	r3, r4, #16
 800027c:	fbbc f6f8 	udiv	r6, ip, r8
 8000280:	fa1f fe87 	uxth.w	lr, r7
 8000284:	fb08 c116 	mls	r1, r8, r6, ip
 8000288:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800028c:	fb06 f10e 	mul.w	r1, r6, lr
 8000290:	4299      	cmp	r1, r3
 8000292:	d909      	bls.n	80002a8 <__udivmoddi4+0x60>
 8000294:	18fb      	adds	r3, r7, r3
 8000296:	f106 30ff 	add.w	r0, r6, #4294967295
 800029a:	f080 8119 	bcs.w	80004d0 <__udivmoddi4+0x288>
 800029e:	4299      	cmp	r1, r3
 80002a0:	f240 8116 	bls.w	80004d0 <__udivmoddi4+0x288>
 80002a4:	3e02      	subs	r6, #2
 80002a6:	443b      	add	r3, r7
 80002a8:	1a5b      	subs	r3, r3, r1
 80002aa:	b2a4      	uxth	r4, r4
 80002ac:	fbb3 f0f8 	udiv	r0, r3, r8
 80002b0:	fb08 3310 	mls	r3, r8, r0, r3
 80002b4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002b8:	fb00 fe0e 	mul.w	lr, r0, lr
 80002bc:	45a6      	cmp	lr, r4
 80002be:	d909      	bls.n	80002d4 <__udivmoddi4+0x8c>
 80002c0:	193c      	adds	r4, r7, r4
 80002c2:	f100 33ff 	add.w	r3, r0, #4294967295
 80002c6:	f080 8105 	bcs.w	80004d4 <__udivmoddi4+0x28c>
 80002ca:	45a6      	cmp	lr, r4
 80002cc:	f240 8102 	bls.w	80004d4 <__udivmoddi4+0x28c>
 80002d0:	3802      	subs	r0, #2
 80002d2:	443c      	add	r4, r7
 80002d4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002d8:	eba4 040e 	sub.w	r4, r4, lr
 80002dc:	2600      	movs	r6, #0
 80002de:	b11d      	cbz	r5, 80002e8 <__udivmoddi4+0xa0>
 80002e0:	40d4      	lsrs	r4, r2
 80002e2:	2300      	movs	r3, #0
 80002e4:	e9c5 4300 	strd	r4, r3, [r5]
 80002e8:	4631      	mov	r1, r6
 80002ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ee:	b902      	cbnz	r2, 80002f2 <__udivmoddi4+0xaa>
 80002f0:	deff      	udf	#255	; 0xff
 80002f2:	fab2 f282 	clz	r2, r2
 80002f6:	2a00      	cmp	r2, #0
 80002f8:	d150      	bne.n	800039c <__udivmoddi4+0x154>
 80002fa:	1bcb      	subs	r3, r1, r7
 80002fc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000300:	fa1f f887 	uxth.w	r8, r7
 8000304:	2601      	movs	r6, #1
 8000306:	fbb3 fcfe 	udiv	ip, r3, lr
 800030a:	0c21      	lsrs	r1, r4, #16
 800030c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000310:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000314:	fb08 f30c 	mul.w	r3, r8, ip
 8000318:	428b      	cmp	r3, r1
 800031a:	d907      	bls.n	800032c <__udivmoddi4+0xe4>
 800031c:	1879      	adds	r1, r7, r1
 800031e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000322:	d202      	bcs.n	800032a <__udivmoddi4+0xe2>
 8000324:	428b      	cmp	r3, r1
 8000326:	f200 80e9 	bhi.w	80004fc <__udivmoddi4+0x2b4>
 800032a:	4684      	mov	ip, r0
 800032c:	1ac9      	subs	r1, r1, r3
 800032e:	b2a3      	uxth	r3, r4
 8000330:	fbb1 f0fe 	udiv	r0, r1, lr
 8000334:	fb0e 1110 	mls	r1, lr, r0, r1
 8000338:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 800033c:	fb08 f800 	mul.w	r8, r8, r0
 8000340:	45a0      	cmp	r8, r4
 8000342:	d907      	bls.n	8000354 <__udivmoddi4+0x10c>
 8000344:	193c      	adds	r4, r7, r4
 8000346:	f100 33ff 	add.w	r3, r0, #4294967295
 800034a:	d202      	bcs.n	8000352 <__udivmoddi4+0x10a>
 800034c:	45a0      	cmp	r8, r4
 800034e:	f200 80d9 	bhi.w	8000504 <__udivmoddi4+0x2bc>
 8000352:	4618      	mov	r0, r3
 8000354:	eba4 0408 	sub.w	r4, r4, r8
 8000358:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800035c:	e7bf      	b.n	80002de <__udivmoddi4+0x96>
 800035e:	428b      	cmp	r3, r1
 8000360:	d909      	bls.n	8000376 <__udivmoddi4+0x12e>
 8000362:	2d00      	cmp	r5, #0
 8000364:	f000 80b1 	beq.w	80004ca <__udivmoddi4+0x282>
 8000368:	2600      	movs	r6, #0
 800036a:	e9c5 0100 	strd	r0, r1, [r5]
 800036e:	4630      	mov	r0, r6
 8000370:	4631      	mov	r1, r6
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	fab3 f683 	clz	r6, r3
 800037a:	2e00      	cmp	r6, #0
 800037c:	d14a      	bne.n	8000414 <__udivmoddi4+0x1cc>
 800037e:	428b      	cmp	r3, r1
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0x140>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 80b8 	bhi.w	80004f8 <__udivmoddi4+0x2b0>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb61 0103 	sbc.w	r1, r1, r3
 800038e:	2001      	movs	r0, #1
 8000390:	468c      	mov	ip, r1
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0a8      	beq.n	80002e8 <__udivmoddi4+0xa0>
 8000396:	e9c5 4c00 	strd	r4, ip, [r5]
 800039a:	e7a5      	b.n	80002e8 <__udivmoddi4+0xa0>
 800039c:	f1c2 0320 	rsb	r3, r2, #32
 80003a0:	fa20 f603 	lsr.w	r6, r0, r3
 80003a4:	4097      	lsls	r7, r2
 80003a6:	fa01 f002 	lsl.w	r0, r1, r2
 80003aa:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003ae:	40d9      	lsrs	r1, r3
 80003b0:	4330      	orrs	r0, r6
 80003b2:	0c03      	lsrs	r3, r0, #16
 80003b4:	fbb1 f6fe 	udiv	r6, r1, lr
 80003b8:	fa1f f887 	uxth.w	r8, r7
 80003bc:	fb0e 1116 	mls	r1, lr, r6, r1
 80003c0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003c4:	fb06 f108 	mul.w	r1, r6, r8
 80003c8:	4299      	cmp	r1, r3
 80003ca:	fa04 f402 	lsl.w	r4, r4, r2
 80003ce:	d909      	bls.n	80003e4 <__udivmoddi4+0x19c>
 80003d0:	18fb      	adds	r3, r7, r3
 80003d2:	f106 3cff 	add.w	ip, r6, #4294967295
 80003d6:	f080 808d 	bcs.w	80004f4 <__udivmoddi4+0x2ac>
 80003da:	4299      	cmp	r1, r3
 80003dc:	f240 808a 	bls.w	80004f4 <__udivmoddi4+0x2ac>
 80003e0:	3e02      	subs	r6, #2
 80003e2:	443b      	add	r3, r7
 80003e4:	1a5b      	subs	r3, r3, r1
 80003e6:	b281      	uxth	r1, r0
 80003e8:	fbb3 f0fe 	udiv	r0, r3, lr
 80003ec:	fb0e 3310 	mls	r3, lr, r0, r3
 80003f0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003f4:	fb00 f308 	mul.w	r3, r0, r8
 80003f8:	428b      	cmp	r3, r1
 80003fa:	d907      	bls.n	800040c <__udivmoddi4+0x1c4>
 80003fc:	1879      	adds	r1, r7, r1
 80003fe:	f100 3cff 	add.w	ip, r0, #4294967295
 8000402:	d273      	bcs.n	80004ec <__udivmoddi4+0x2a4>
 8000404:	428b      	cmp	r3, r1
 8000406:	d971      	bls.n	80004ec <__udivmoddi4+0x2a4>
 8000408:	3802      	subs	r0, #2
 800040a:	4439      	add	r1, r7
 800040c:	1acb      	subs	r3, r1, r3
 800040e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000412:	e778      	b.n	8000306 <__udivmoddi4+0xbe>
 8000414:	f1c6 0c20 	rsb	ip, r6, #32
 8000418:	fa03 f406 	lsl.w	r4, r3, r6
 800041c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000420:	431c      	orrs	r4, r3
 8000422:	fa20 f70c 	lsr.w	r7, r0, ip
 8000426:	fa01 f306 	lsl.w	r3, r1, r6
 800042a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 800042e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000432:	431f      	orrs	r7, r3
 8000434:	0c3b      	lsrs	r3, r7, #16
 8000436:	fbb1 f9fe 	udiv	r9, r1, lr
 800043a:	fa1f f884 	uxth.w	r8, r4
 800043e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000442:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000446:	fb09 fa08 	mul.w	sl, r9, r8
 800044a:	458a      	cmp	sl, r1
 800044c:	fa02 f206 	lsl.w	r2, r2, r6
 8000450:	fa00 f306 	lsl.w	r3, r0, r6
 8000454:	d908      	bls.n	8000468 <__udivmoddi4+0x220>
 8000456:	1861      	adds	r1, r4, r1
 8000458:	f109 30ff 	add.w	r0, r9, #4294967295
 800045c:	d248      	bcs.n	80004f0 <__udivmoddi4+0x2a8>
 800045e:	458a      	cmp	sl, r1
 8000460:	d946      	bls.n	80004f0 <__udivmoddi4+0x2a8>
 8000462:	f1a9 0902 	sub.w	r9, r9, #2
 8000466:	4421      	add	r1, r4
 8000468:	eba1 010a 	sub.w	r1, r1, sl
 800046c:	b2bf      	uxth	r7, r7
 800046e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000472:	fb0e 1110 	mls	r1, lr, r0, r1
 8000476:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800047a:	fb00 f808 	mul.w	r8, r0, r8
 800047e:	45b8      	cmp	r8, r7
 8000480:	d907      	bls.n	8000492 <__udivmoddi4+0x24a>
 8000482:	19e7      	adds	r7, r4, r7
 8000484:	f100 31ff 	add.w	r1, r0, #4294967295
 8000488:	d22e      	bcs.n	80004e8 <__udivmoddi4+0x2a0>
 800048a:	45b8      	cmp	r8, r7
 800048c:	d92c      	bls.n	80004e8 <__udivmoddi4+0x2a0>
 800048e:	3802      	subs	r0, #2
 8000490:	4427      	add	r7, r4
 8000492:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000496:	eba7 0708 	sub.w	r7, r7, r8
 800049a:	fba0 8902 	umull	r8, r9, r0, r2
 800049e:	454f      	cmp	r7, r9
 80004a0:	46c6      	mov	lr, r8
 80004a2:	4649      	mov	r1, r9
 80004a4:	d31a      	bcc.n	80004dc <__udivmoddi4+0x294>
 80004a6:	d017      	beq.n	80004d8 <__udivmoddi4+0x290>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x27a>
 80004aa:	ebb3 020e 	subs.w	r2, r3, lr
 80004ae:	eb67 0701 	sbc.w	r7, r7, r1
 80004b2:	fa07 fc0c 	lsl.w	ip, r7, ip
 80004b6:	40f2      	lsrs	r2, r6
 80004b8:	ea4c 0202 	orr.w	r2, ip, r2
 80004bc:	40f7      	lsrs	r7, r6
 80004be:	e9c5 2700 	strd	r2, r7, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	462e      	mov	r6, r5
 80004cc:	4628      	mov	r0, r5
 80004ce:	e70b      	b.n	80002e8 <__udivmoddi4+0xa0>
 80004d0:	4606      	mov	r6, r0
 80004d2:	e6e9      	b.n	80002a8 <__udivmoddi4+0x60>
 80004d4:	4618      	mov	r0, r3
 80004d6:	e6fd      	b.n	80002d4 <__udivmoddi4+0x8c>
 80004d8:	4543      	cmp	r3, r8
 80004da:	d2e5      	bcs.n	80004a8 <__udivmoddi4+0x260>
 80004dc:	ebb8 0e02 	subs.w	lr, r8, r2
 80004e0:	eb69 0104 	sbc.w	r1, r9, r4
 80004e4:	3801      	subs	r0, #1
 80004e6:	e7df      	b.n	80004a8 <__udivmoddi4+0x260>
 80004e8:	4608      	mov	r0, r1
 80004ea:	e7d2      	b.n	8000492 <__udivmoddi4+0x24a>
 80004ec:	4660      	mov	r0, ip
 80004ee:	e78d      	b.n	800040c <__udivmoddi4+0x1c4>
 80004f0:	4681      	mov	r9, r0
 80004f2:	e7b9      	b.n	8000468 <__udivmoddi4+0x220>
 80004f4:	4666      	mov	r6, ip
 80004f6:	e775      	b.n	80003e4 <__udivmoddi4+0x19c>
 80004f8:	4630      	mov	r0, r6
 80004fa:	e74a      	b.n	8000392 <__udivmoddi4+0x14a>
 80004fc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000500:	4439      	add	r1, r7
 8000502:	e713      	b.n	800032c <__udivmoddi4+0xe4>
 8000504:	3802      	subs	r0, #2
 8000506:	443c      	add	r4, r7
 8000508:	e724      	b.n	8000354 <__udivmoddi4+0x10c>
 800050a:	bf00      	nop

0800050c <__aeabi_idiv0>:
 800050c:	4770      	bx	lr
 800050e:	bf00      	nop

08000510 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000510:	480d      	ldr	r0, [pc, #52]	; (8000548 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000512:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000514:	480d      	ldr	r0, [pc, #52]	; (800054c <LoopForever+0x6>)
  ldr r1, =_edata
 8000516:	490e      	ldr	r1, [pc, #56]	; (8000550 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000518:	4a0e      	ldr	r2, [pc, #56]	; (8000554 <LoopForever+0xe>)
  movs r3, #0
 800051a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800051c:	e002      	b.n	8000524 <LoopCopyDataInit>

0800051e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800051e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000520:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000522:	3304      	adds	r3, #4

08000524 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000524:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000526:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000528:	d3f9      	bcc.n	800051e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800052a:	4a0b      	ldr	r2, [pc, #44]	; (8000558 <LoopForever+0x12>)
  ldr r4, =_ebss
 800052c:	4c0b      	ldr	r4, [pc, #44]	; (800055c <LoopForever+0x16>)
  movs r3, #0
 800052e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000530:	e001      	b.n	8000536 <LoopFillZerobss>

08000532 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000532:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000534:	3204      	adds	r2, #4

08000536 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000536:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000538:	d3fb      	bcc.n	8000532 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800053a:	f003 fdf9 	bl	8004130 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800053e:	f009 fe4b 	bl	800a1d8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000542:	f000 fc0d 	bl	8000d60 <main>

08000546 <LoopForever>:

LoopForever:
    b LoopForever
 8000546:	e7fe      	b.n	8000546 <LoopForever>
  ldr   r0, =_estack
 8000548:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 800054c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000550:	20000664 	.word	0x20000664
  ldr r2, =_sidata
 8000554:	0800a5cc 	.word	0x0800a5cc
  ldr r2, =_sbss
 8000558:	20000664 	.word	0x20000664
  ldr r4, =_ebss
 800055c:	20001d6c 	.word	0x20001d6c

08000560 <BusFault_Handler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000560:	e7fe      	b.n	8000560 <BusFault_Handler>
	...

08000564 <ASPEP_start>:

    return crc == 0;
}

void ASPEP_start(ASPEP_Handle_t *pHandle)
{
 8000564:	b510      	push	{r4, lr}
  pHandle->fASPEP_HWInit ( pHandle->HWIp );
 8000566:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
{
 8000568:	4604      	mov	r4, r0
  pHandle->fASPEP_HWInit ( pHandle->HWIp );
 800056a:	6940      	ldr	r0, [r0, #20]
 800056c:	4798      	blx	r3
  pHandle->ASPEP_State = ASPEP_IDLE;
 800056e:	2300      	movs	r3, #0
 8000570:	f8a4 3064 	strh.w	r3, [r4, #100]	; 0x64
  pHandle->ASPEP_TL_State = WAITING_PACKET;
  pHandle -> syncPacketCount = 0; /* Sync packet counter is reset only at startup*/
 8000574:	f884 3060 	strb.w	r3, [r4, #96]	; 0x60

  /* Configure UART to receive first packet*/
  pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxHeader , ASPEP_HEADER_SIZE );
 8000578:	6960      	ldr	r0, [r4, #20]
 800057a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800057c:	f104 011c 	add.w	r1, r4, #28
 8000580:	2204      	movs	r2, #4
}
 8000582:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxHeader , ASPEP_HEADER_SIZE );
 8000586:	4718      	bx	r3

08000588 <ASPEP_sendBeacon>:

void ASPEP_sendBeacon (ASPEP_Handle_t *pHandle, ASPEP_Capabilities_def *capabilities)
{
 8000588:	b4f0      	push	{r4, r5, r6, r7}
  uint32_t * packet = (uint32_t*) pHandle->ctrlBuffer.buffer;
  *packet =( BEACON |
           (capabilities->version <<4) |
           (capabilities->DATA_CRC << 7) |
 800058a:	780b      	ldrb	r3, [r1, #0]
           (capabilities->version <<4) |
 800058c:	790a      	ldrb	r2, [r1, #4]
           (((uint32_t)capabilities->RX_maxSize) << 8) |
           (((uint32_t)capabilities->TXS_maxSize) << 14) |
 800058e:	788c      	ldrb	r4, [r1, #2]
           (((uint32_t)capabilities->RX_maxSize) << 8) |
 8000590:	784f      	ldrb	r7, [r1, #1]
           (((uint32_t)capabilities->TXA_maxSize) << 21));
 8000592:	78ce      	ldrb	r6, [r1, #3]
    crc = CRC4_Lookup8[ crc ^ (uint8_t)( header        & 0xff) ];
 8000594:	4d1b      	ldr	r5, [pc, #108]	; (8000604 <ASPEP_sendBeacon+0x7c>)
           (capabilities->DATA_CRC << 7) |
 8000596:	01db      	lsls	r3, r3, #7
           (capabilities->version <<4) |
 8000598:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 800059c:	f043 0205 	orr.w	r2, r3, #5
           (((uint32_t)capabilities->TXS_maxSize) << 14) |
 80005a0:	03a3      	lsls	r3, r4, #14
    crc = CRC4_Lookup8[ crc ^ (uint8_t)( header        & 0xff) ];
 80005a2:	f002 01f5 	and.w	r1, r2, #245	; 0xf5
           (((uint32_t)capabilities->TXS_maxSize) << 14) |
 80005a6:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
 80005aa:	ea43 5346 	orr.w	r3, r3, r6, lsl #21
 80005ae:	4313      	orrs	r3, r2
    crc = CRC4_Lookup8[ crc ^ (uint8_t)((header >> 8 ) & 0xff) ];
 80005b0:	5c69      	ldrb	r1, [r5, r1]
    crc = CRC4_Lookup4[ crc ^ (uint8_t)((header >> 24) & 0x0f) ];
 80005b2:	4c15      	ldr	r4, [pc, #84]	; (8000608 <ASPEP_sendBeacon+0x80>)
    crc = CRC4_Lookup8[ crc ^ (uint8_t)((header >> 8 ) & 0xff) ];
 80005b4:	f3c3 2207 	ubfx	r2, r3, #8, #8
 80005b8:	404a      	eors	r2, r1
    crc = CRC4_Lookup8[ crc ^ (uint8_t)((header >> 16) & 0xff) ];
 80005ba:	f3c3 4107 	ubfx	r1, r3, #16, #8
 80005be:	5caa      	ldrb	r2, [r5, r2]
 80005c0:	4051      	eors	r1, r2
    crc = CRC4_Lookup4[ crc ^ (uint8_t)((header >> 24) & 0x0f) ];
 80005c2:	f3c3 6603 	ubfx	r6, r3, #24, #4
 80005c6:	5c6a      	ldrb	r2, [r5, r1]
 80005c8:	4072      	eors	r2, r6
    *headerPtr |= (uint32_t)crc << 28;
 80005ca:	5ca2      	ldrb	r2, [r4, r2]
 80005cc:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 80005d0:	6203      	str	r3, [r0, #32]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005d2:	b672      	cpsid	i
uint8_t ASPEP_TXframeProcess (ASPEP_Handle_t *pHandle, uint8_t dataType, void *txBuffer, uint16_t bufferLength)
{
  uint8_t result = ASPEP_OK;
  ASPEP_ComputeHeaderCRC  ((uint32_t*)txBuffer); /* Insert CRC header in the packet to send */
  __disable_irq(); /*TODO: Disable High frequency task is enough */
  if (pHandle->lockBuffer == NULL ) /* Communication Ip free to send data*/
 80005d4:	6c83      	ldr	r3, [r0, #72]	; 0x48
 80005d6:	b143      	cbz	r3, 80005ea <ASPEP_sendBeacon+0x62>
  __ASM volatile ("cpsie i" : : : "memory");
 80005d8:	b662      	cpsie	i
        pHandle -> syncBuffer.length = bufferLength;
      }
    }
    else  if ( dataType == ASPEP_CTRL )
    {
     if ( pHandle -> ctrlBuffer.state != free ) {
 80005da:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 80005de:	b913      	cbnz	r3, 80005e6 <ASPEP_sendBeacon+0x5e>
        result = ASPEP_BUFFER_ERROR;
      }
      else {
        pHandle -> ctrlBuffer.state = pending;
 80005e0:	2302      	movs	r3, #2
 80005e2:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
}
 80005e6:	bcf0      	pop	{r4, r5, r6, r7}
 80005e8:	4770      	bx	lr
  ASPEP_TXframeProcess (pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 80005ea:	f100 0120 	add.w	r1, r0, #32
      pHandle->ctrlBuffer.state = readLock;
 80005ee:	2303      	movs	r3, #3
      pHandle->lockBuffer = (void *) &pHandle->ctrlBuffer;
 80005f0:	6481      	str	r1, [r0, #72]	; 0x48
      pHandle->ctrlBuffer.state = readLock;
 80005f2:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
 80005f6:	b662      	cpsie	i
    pHandle->fASPEP_send  (pHandle ->HWIp, txBuffer, bufferLength);
 80005f8:	2204      	movs	r2, #4
 80005fa:	6d83      	ldr	r3, [r0, #88]	; 0x58
 80005fc:	6940      	ldr	r0, [r0, #20]
}
 80005fe:	bcf0      	pop	{r4, r5, r6, r7}
    pHandle->fASPEP_send  (pHandle ->HWIp, txBuffer, bufferLength);
 8000600:	4718      	bx	r3
 8000602:	bf00      	nop
 8000604:	0800a274 	.word	0x0800a274
 8000608:	0800a264 	.word	0x0800a264

0800060c <ASPEP_sendPing>:
{
 800060c:	b470      	push	{r4, r5, r6}
  uint8_t ipID = pHandle->liid &0xF;
 800060e:	f890 3063 	ldrb.w	r3, [r0, #99]	; 0x63
  uint8_t Nbit = pHandle->syncPacketCount & 0x1; /* Keep only LSB */
 8000612:	f890 5060 	ldrb.w	r5, [r0, #96]	; 0x60
  *packet = PING|(cBit <<4)|(cBit <<5)|(Nbit<<6)|(Nbit<<7)|(ipID<<8)|(((uint32_t) packetNumber) <<12);
 8000616:	014c      	lsls	r4, r1, #5
 8000618:	f003 060f 	and.w	r6, r3, #15
 800061c:	ea44 1301 	orr.w	r3, r4, r1, lsl #4
 8000620:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
 8000624:	f005 0401 	and.w	r4, r5, #1
 8000628:	ea43 1384 	orr.w	r3, r3, r4, lsl #6
 800062c:	ea43 13c4 	orr.w	r3, r3, r4, lsl #7
 8000630:	f043 0306 	orr.w	r3, r3, #6
    crc = CRC4_Lookup8[ crc ^ (uint8_t)( header        & 0xff) ];
 8000634:	4c16      	ldr	r4, [pc, #88]	; (8000690 <ASPEP_sendPing+0x84>)
    crc = CRC4_Lookup4[ crc ^ (uint8_t)((header >> 24) & 0x0f) ];
 8000636:	4d17      	ldr	r5, [pc, #92]	; (8000694 <ASPEP_sendPing+0x88>)
    crc = CRC4_Lookup8[ crc ^ (uint8_t)( header        & 0xff) ];
 8000638:	f003 01f6 	and.w	r1, r3, #246	; 0xf6
  *packet = PING|(cBit <<4)|(cBit <<5)|(Nbit<<6)|(Nbit<<7)|(ipID<<8)|(((uint32_t) packetNumber) <<12);
 800063c:	ea43 3202 	orr.w	r2, r3, r2, lsl #12
    crc = CRC4_Lookup8[ crc ^ (uint8_t)((header >> 8 ) & 0xff) ];
 8000640:	5c61      	ldrb	r1, [r4, r1]
 8000642:	ea81 2112 	eor.w	r1, r1, r2, lsr #8
 8000646:	b2c9      	uxtb	r1, r1
    crc = CRC4_Lookup8[ crc ^ (uint8_t)((header >> 16) & 0xff) ];
 8000648:	5c63      	ldrb	r3, [r4, r1]
 800064a:	ea83 4312 	eor.w	r3, r3, r2, lsr #16
 800064e:	b2db      	uxtb	r3, r3
    crc = CRC4_Lookup4[ crc ^ (uint8_t)((header >> 24) & 0x0f) ];
 8000650:	5ce3      	ldrb	r3, [r4, r3]
 8000652:	ea83 6312 	eor.w	r3, r3, r2, lsr #24
    *headerPtr |= (uint32_t)crc << 28;
 8000656:	5ceb      	ldrb	r3, [r5, r3]
 8000658:	ea42 7203 	orr.w	r2, r2, r3, lsl #28
 800065c:	6202      	str	r2, [r0, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 800065e:	b672      	cpsid	i
  if (pHandle->lockBuffer == NULL ) /* Communication Ip free to send data*/
 8000660:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8000662:	b143      	cbz	r3, 8000676 <ASPEP_sendPing+0x6a>
  __ASM volatile ("cpsie i" : : : "memory");
 8000664:	b662      	cpsie	i
     if ( pHandle -> ctrlBuffer.state != free ) {
 8000666:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 800066a:	b913      	cbnz	r3, 8000672 <ASPEP_sendPing+0x66>
        pHandle -> ctrlBuffer.state = pending;
 800066c:	2302      	movs	r3, #2
 800066e:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
}
 8000672:	bc70      	pop	{r4, r5, r6}
 8000674:	4770      	bx	lr
  ASPEP_TXframeProcess (pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 8000676:	f100 0120 	add.w	r1, r0, #32
      pHandle->ctrlBuffer.state = readLock;
 800067a:	2303      	movs	r3, #3
      pHandle->lockBuffer = (void *) &pHandle->ctrlBuffer;
 800067c:	6481      	str	r1, [r0, #72]	; 0x48
      pHandle->ctrlBuffer.state = readLock;
 800067e:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
 8000682:	b662      	cpsie	i
    pHandle->fASPEP_send  (pHandle ->HWIp, txBuffer, bufferLength);
 8000684:	2204      	movs	r2, #4
 8000686:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8000688:	6940      	ldr	r0, [r0, #20]
}
 800068a:	bc70      	pop	{r4, r5, r6}
    pHandle->fASPEP_send  (pHandle ->HWIp, txBuffer, bufferLength);
 800068c:	4718      	bx	r3
 800068e:	bf00      	nop
 8000690:	0800a274 	.word	0x0800a274
 8000694:	0800a264 	.word	0x0800a264

08000698 <ASPEP_getBuffer>:
  if (syncAsync == MCTL_SYNC)
 8000698:	2a0a      	cmp	r2, #10
{
 800069a:	b410      	push	{r4}
 800069c:	4603      	mov	r3, r0
  if (syncAsync == MCTL_SYNC)
 800069e:	d00b      	beq.n	80006b8 <ASPEP_getBuffer+0x20>
    if ((pHandle->asyncBufferA.state > writeLock) && (pHandle->asyncBufferB.state > writeLock ))
 80006a0:	f890 2036 	ldrb.w	r2, [r0, #54]	; 0x36
 80006a4:	2a01      	cmp	r2, #1
 80006a6:	d921      	bls.n	80006ec <ASPEP_getBuffer+0x54>
 80006a8:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
 80006ac:	2a01      	cmp	r2, #1
 80006ae:	d911      	bls.n	80006d4 <ASPEP_getBuffer+0x3c>
      result = false;
 80006b0:	2000      	movs	r0, #0
}
 80006b2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80006b6:	4770      	bx	lr
    if (pHandle->syncBuffer.state <= writeLock ) /* Possible values are free or writeLock*/
 80006b8:	f890 202e 	ldrb.w	r2, [r0, #46]	; 0x2e
 80006bc:	2a01      	cmp	r2, #1
 80006be:	d8f7      	bhi.n	80006b0 <ASPEP_getBuffer+0x18>
      *buffer = &pHandle->syncBuffer.buffer[ASPEP_HEADER_SIZE];
 80006c0:	6a82      	ldr	r2, [r0, #40]	; 0x28
      pHandle->syncBuffer.state = writeLock;
 80006c2:	2401      	movs	r4, #1
      *buffer = &pHandle->syncBuffer.buffer[ASPEP_HEADER_SIZE];
 80006c4:	3204      	adds	r2, #4
 80006c6:	600a      	str	r2, [r1, #0]
      pHandle->syncBuffer.state = writeLock;
 80006c8:	f883 402e 	strb.w	r4, [r3, #46]	; 0x2e
  bool result = true;
 80006cc:	4620      	mov	r0, r4
}
 80006ce:	f85d 4b04 	ldr.w	r4, [sp], #4
 80006d2:	4770      	bx	lr
        *buffer = &pHandle->asyncBufferB.buffer[ASPEP_HEADER_SIZE];
 80006d4:	6b82      	ldr	r2, [r0, #56]	; 0x38
        pHandle->asyncBufferB.state = writeLock;
 80006d6:	2001      	movs	r0, #1
        pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferB;
 80006d8:	f103 0438 	add.w	r4, r3, #56	; 0x38
        pHandle->asyncBufferB.state = writeLock;
 80006dc:	f883 003e 	strb.w	r0, [r3, #62]	; 0x3e
        *buffer = &pHandle->asyncBufferB.buffer[ASPEP_HEADER_SIZE];
 80006e0:	3204      	adds	r2, #4
        pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferB;
 80006e2:	641c      	str	r4, [r3, #64]	; 0x40
}
 80006e4:	f85d 4b04 	ldr.w	r4, [sp], #4
        *buffer = &pHandle->asyncBufferB.buffer[ASPEP_HEADER_SIZE];
 80006e8:	600a      	str	r2, [r1, #0]
}
 80006ea:	4770      	bx	lr
        *buffer = &pHandle->asyncBufferA.buffer[ASPEP_HEADER_SIZE];
 80006ec:	6b02      	ldr	r2, [r0, #48]	; 0x30
        pHandle->asyncBufferA.state = writeLock;
 80006ee:	2001      	movs	r0, #1
        pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferA;
 80006f0:	f103 0430 	add.w	r4, r3, #48	; 0x30
        pHandle->asyncBufferA.state = writeLock;
 80006f4:	f883 0036 	strb.w	r0, [r3, #54]	; 0x36
        *buffer = &pHandle->asyncBufferA.buffer[ASPEP_HEADER_SIZE];
 80006f8:	3204      	adds	r2, #4
        pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferA;
 80006fa:	641c      	str	r4, [r3, #64]	; 0x40
}
 80006fc:	f85d 4b04 	ldr.w	r4, [sp], #4
        *buffer = &pHandle->asyncBufferA.buffer[ASPEP_HEADER_SIZE];
 8000700:	600a      	str	r2, [r1, #0]
}
 8000702:	4770      	bx	lr

08000704 <ASPEP_sendPacket>:
{
 8000704:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (pHandle-> ASPEP_State == ASPEP_CONNECTED)
 8000706:	f890 4064 	ldrb.w	r4, [r0, #100]	; 0x64
 800070a:	2c02      	cmp	r4, #2
 800070c:	d002      	beq.n	8000714 <ASPEP_sendPacket+0x10>
    result = ASPEP_NOT_CONNECTED;
 800070e:	2102      	movs	r1, #2
}
 8000710:	4608      	mov	r0, r1
 8000712:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpHeader =  (txDataLength << 4) | syncAsync;
 8000714:	ea43 1402 	orr.w	r4, r3, r2, lsl #4
    *header = tmpHeader;
 8000718:	f841 4c04 	str.w	r4, [r1, #-4]
    if (pHandle->Capabilities.DATA_CRC == 1)
 800071c:	f890 4067 	ldrb.w	r4, [r0, #103]	; 0x67
 8000720:	2c01      	cmp	r4, #1
    packet = packet - ASPEP_HEADER_SIZE; /* Header ues 4*8 bits on top of txBuffer*/
 8000722:	f1a1 0504 	sub.w	r5, r1, #4
    if (pHandle->Capabilities.DATA_CRC == 1)
 8000726:	d106      	bne.n	8000736 <ASPEP_sendPacket+0x32>
      *(packet+ASPEP_HEADER_SIZE+txDataLength+1) = (uint8_t) 0xFE; /* Dummy CRC */
 8000728:	18ac      	adds	r4, r5, r2
      *(packet+ASPEP_HEADER_SIZE+txDataLength) = (uint8_t) 0xCA; /* Dummy CRC */
 800072a:	26ca      	movs	r6, #202	; 0xca
 800072c:	548e      	strb	r6, [r1, r2]
      txDataLength+=ASPEP_DATACRC_SIZE;
 800072e:	1c97      	adds	r7, r2, #2
      *(packet+ASPEP_HEADER_SIZE+txDataLength+1) = (uint8_t) 0xFE; /* Dummy CRC */
 8000730:	26fe      	movs	r6, #254	; 0xfe
      txDataLength+=ASPEP_DATACRC_SIZE;
 8000732:	b2ba      	uxth	r2, r7
      *(packet+ASPEP_HEADER_SIZE+txDataLength+1) = (uint8_t) 0xFE; /* Dummy CRC */
 8000734:	7166      	strb	r6, [r4, #5]
    if (syncAsync == MCTL_SYNC )
 8000736:	2b0a      	cmp	r3, #10
 8000738:	d103      	bne.n	8000742 <ASPEP_sendPacket+0x3e>
      if ( pSupHandle->MCP_PacketAvailable)
 800073a:	7c04      	ldrb	r4, [r0, #16]
 800073c:	b37c      	cbz	r4, 800079e <ASPEP_sendPacket+0x9a>
        pSupHandle-> MCP_PacketAvailable = false; /* CMD from master is processed*/
 800073e:	2400      	movs	r4, #0
 8000740:	7404      	strb	r4, [r0, #16]
    uint32_t header = *headerPtr;
 8000742:	f851 4c04 	ldr.w	r4, [r1, #-4]
    crc = CRC4_Lookup8[ crc ^ (uint8_t)( header        & 0xff) ];
 8000746:	4f34      	ldr	r7, [pc, #208]	; (8000818 <ASPEP_sendPacket+0x114>)
    crc = CRC4_Lookup4[ crc ^ (uint8_t)((header >> 24) & 0x0f) ];
 8000748:	f8df c0d0 	ldr.w	ip, [pc, #208]	; 800081c <ASPEP_sendPacket+0x118>
    crc = CRC4_Lookup8[ crc ^ (uint8_t)( header        & 0xff) ];
 800074c:	b2e6      	uxtb	r6, r4
    crc = CRC4_Lookup8[ crc ^ (uint8_t)((header >> 8 ) & 0xff) ];
 800074e:	f3c4 2e07 	ubfx	lr, r4, #8, #8
 8000752:	5dbe      	ldrb	r6, [r7, r6]
 8000754:	ea8e 0e06 	eor.w	lr, lr, r6
    crc = CRC4_Lookup8[ crc ^ (uint8_t)((header >> 16) & 0xff) ];
 8000758:	f3c4 4607 	ubfx	r6, r4, #16, #8
 800075c:	f817 e00e 	ldrb.w	lr, [r7, lr]
 8000760:	ea86 060e 	eor.w	r6, r6, lr
      result = ASPEP_TXframeProcess (pHandle, syncAsync, packet, txDataLength+ASPEP_HEADER_SIZE);
 8000764:	3204      	adds	r2, #4
    crc = CRC4_Lookup4[ crc ^ (uint8_t)((header >> 24) & 0x0f) ];
 8000766:	5dbe      	ldrb	r6, [r7, r6]
 8000768:	f3c4 6703 	ubfx	r7, r4, #24, #4
 800076c:	407e      	eors	r6, r7
      result = ASPEP_TXframeProcess (pHandle, syncAsync, packet, txDataLength+ASPEP_HEADER_SIZE);
 800076e:	b292      	uxth	r2, r2
    *headerPtr |= (uint32_t)crc << 28;
 8000770:	f81c 6006 	ldrb.w	r6, [ip, r6]
 8000774:	ea44 7406 	orr.w	r4, r4, r6, lsl #28
 8000778:	f841 4c04 	str.w	r4, [r1, #-4]
  __ASM volatile ("cpsid i" : : : "memory");
 800077c:	b672      	cpsid	i
  if (pHandle->lockBuffer == NULL ) /* Communication Ip free to send data*/
 800077e:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8000780:	b1e9      	cbz	r1, 80007be <ASPEP_sendPacket+0xba>
  __ASM volatile ("cpsie i" : : : "memory");
 8000782:	b662      	cpsie	i
    if ( dataType == MCTL_ASYNC )
 8000784:	2b09      	cmp	r3, #9
 8000786:	d00d      	beq.n	80007a4 <ASPEP_sendPacket+0xa0>
    else if (dataType == MCTL_SYNC )
 8000788:	2b0a      	cmp	r3, #10
 800078a:	d02f      	beq.n	80007ec <ASPEP_sendPacket+0xe8>
    else  if ( dataType == ASPEP_CTRL )
 800078c:	2b00      	cmp	r3, #0
 800078e:	d133      	bne.n	80007f8 <ASPEP_sendPacket+0xf4>
     if ( pHandle -> ctrlBuffer.state != free ) {
 8000790:	f890 1024 	ldrb.w	r1, [r0, #36]	; 0x24
 8000794:	bb71      	cbnz	r1, 80007f4 <ASPEP_sendPacket+0xf0>
        pHandle -> ctrlBuffer.state = pending;
 8000796:	2302      	movs	r3, #2
 8000798:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
 800079c:	e7b8      	b.n	8000710 <ASPEP_sendPacket+0xc>
        result = MCTL_SYNC_NOT_EXPECTED;
 800079e:	2101      	movs	r1, #1
}
 80007a0:	4608      	mov	r0, r1
 80007a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if (pHandle->asyncNextBuffer == NULL)
 80007a4:	e9d0 3410 	ldrd	r3, r4, [r0, #64]	; 0x40
      if ( txBuffer != (uint8_t *) pHandle->lastRequestedAsyncBuff->buffer)
 80007a8:	6819      	ldr	r1, [r3, #0]
        result = ASPEP_BUFFER_ERROR;
 80007aa:	428d      	cmp	r5, r1
 80007ac:	bf14      	ite	ne
 80007ae:	2103      	movne	r1, #3
 80007b0:	2100      	moveq	r1, #0
      if (pHandle->asyncNextBuffer == NULL)
 80007b2:	b37c      	cbz	r4, 8000814 <ASPEP_sendPacket+0x110>
      pHandle->lastRequestedAsyncBuff->state = pending;
 80007b4:	2402      	movs	r4, #2
 80007b6:	719c      	strb	r4, [r3, #6]
      pHandle->lastRequestedAsyncBuff->length = bufferLength;
 80007b8:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80007ba:	809a      	strh	r2, [r3, #4]
 80007bc:	e7a8      	b.n	8000710 <ASPEP_sendPacket+0xc>
    if (dataType == MCTL_ASYNC )
 80007be:	2b09      	cmp	r3, #9
 80007c0:	d022      	beq.n	8000808 <ASPEP_sendPacket+0x104>
    else if (dataType == MCTL_SYNC )
 80007c2:	2b0a      	cmp	r3, #10
      pHandle->syncBuffer.state = readLock;
 80007c4:	f04f 0103 	mov.w	r1, #3
      pHandle->lockBuffer = (void *) &pHandle->syncBuffer;
 80007c8:	bf0b      	itete	eq
 80007ca:	f100 0328 	addeq.w	r3, r0, #40	; 0x28
      pHandle->lockBuffer = (void *) &pHandle->ctrlBuffer;
 80007ce:	f100 0320 	addne.w	r3, r0, #32
      pHandle->syncBuffer.state = readLock;
 80007d2:	f880 102e 	strbeq.w	r1, [r0, #46]	; 0x2e
      pHandle->ctrlBuffer.state = readLock;
 80007d6:	f880 1024 	strbne.w	r1, [r0, #36]	; 0x24
      pHandle->lockBuffer = (void *) &pHandle->ctrlBuffer;
 80007da:	6483      	str	r3, [r0, #72]	; 0x48
 80007dc:	b662      	cpsie	i
    pHandle->fASPEP_send  (pHandle ->HWIp, txBuffer, bufferLength);
 80007de:	6d83      	ldr	r3, [r0, #88]	; 0x58
 80007e0:	6940      	ldr	r0, [r0, #20]
 80007e2:	4629      	mov	r1, r5
 80007e4:	4798      	blx	r3
  uint8_t result = ASPEP_OK;
 80007e6:	2100      	movs	r1, #0
}
 80007e8:	4608      	mov	r0, r1
 80007ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ( pHandle -> syncBuffer.state != writeLock ) {
 80007ec:	f890 302e 	ldrb.w	r3, [r0, #46]	; 0x2e
 80007f0:	2b01      	cmp	r3, #1
 80007f2:	d003      	beq.n	80007fc <ASPEP_sendPacket+0xf8>
        result = ASPEP_BUFFER_ERROR;
 80007f4:	2103      	movs	r1, #3
 80007f6:	e78b      	b.n	8000710 <ASPEP_sendPacket+0xc>
  uint8_t result = ASPEP_OK;
 80007f8:	2100      	movs	r1, #0
 80007fa:	e789      	b.n	8000710 <ASPEP_sendPacket+0xc>
        pHandle -> syncBuffer.state = pending;
 80007fc:	2302      	movs	r3, #2
        pHandle -> syncBuffer.length = bufferLength;
 80007fe:	8582      	strh	r2, [r0, #44]	; 0x2c
        pHandle -> syncBuffer.state = pending;
 8000800:	f880 302e 	strb.w	r3, [r0, #46]	; 0x2e
  uint8_t result = ASPEP_OK;
 8000804:	2100      	movs	r1, #0
 8000806:	e783      	b.n	8000710 <ASPEP_sendPacket+0xc>
      pHandle->lastRequestedAsyncBuff->state = readLock;
 8000808:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800080a:	2103      	movs	r1, #3
 800080c:	7199      	strb	r1, [r3, #6]
      pHandle->lockBuffer = (void *) pHandle->lastRequestedAsyncBuff;
 800080e:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8000810:	6483      	str	r3, [r0, #72]	; 0x48
 8000812:	e7e3      	b.n	80007dc <ASPEP_sendPacket+0xd8>
        pHandle->asyncNextBuffer = pHandle->lastRequestedAsyncBuff;
 8000814:	6443      	str	r3, [r0, #68]	; 0x44
 8000816:	e7cd      	b.n	80007b4 <ASPEP_sendPacket+0xb0>
 8000818:	0800a274 	.word	0x0800a274
 800081c:	0800a264 	.word	0x0800a264

08000820 <ASPEP_HWDataTransmittedIT>:
/* ASPEP_HWDataTransmittedIT is called as soon as previous packet transfer is completed */
/* pHandle->lockBuffer is set before packet transmission and is never read here after */
/* therefore, there is no need to protect this ISR against another higher priority ISR (HF Task)*/

void ASPEP_HWDataTransmittedIT (ASPEP_Handle_t *pHandle )
{
 8000820:	b538      	push	{r3, r4, r5, lr}
  /* First free previous readLock buffer */
  if (pHandle->ctrlBuffer.state == readLock)
 8000822:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 8000826:	2b03      	cmp	r3, #3
{
 8000828:	4604      	mov	r4, r0
  if (pHandle->ctrlBuffer.state == readLock)
 800082a:	d015      	beq.n	8000858 <ASPEP_HWDataTransmittedIT+0x38>
  {
    pHandle -> ctrlBuffer.state = free;
  }
  else /* if previous buffer was not ASPEP_CTRL, then the buffer locked is a MCTL_Buff_t */
  {
    MCTL_Buff_t * tempBuff = (MCTL_Buff_t *) pHandle -> lockBuffer;
 800082c:	6c83      	ldr	r3, [r0, #72]	; 0x48
    tempBuff->state = free;
 800082e:	2200      	movs	r2, #0
 8000830:	719a      	strb	r2, [r3, #6]
  }
  if ( pHandle -> syncBuffer.state == pending )
 8000832:	f890 302e 	ldrb.w	r3, [r0, #46]	; 0x2e
 8000836:	2b02      	cmp	r3, #2
 8000838:	d015      	beq.n	8000866 <ASPEP_HWDataTransmittedIT+0x46>
    pHandle->lockBuffer = (void *) &pHandle->syncBuffer;
    pHandle->fASPEP_send (pHandle->HWIp, pHandle->syncBuffer.buffer, pHandle->syncBuffer.length);
    pHandle ->syncBuffer.state = readLock;
  }
  /* Second prepare transfer of pending buffer */
  else if ( pHandle -> ctrlBuffer.state == pending )
 800083a:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 800083e:	2b02      	cmp	r3, #2
 8000840:	d11d      	bne.n	800087e <ASPEP_HWDataTransmittedIT+0x5e>
  {
    pHandle->lockBuffer = (void *)(&pHandle ->ctrlBuffer);
 8000842:	f100 0120 	add.w	r1, r0, #32
    pHandle->fASPEP_send (pHandle ->HWIp, pHandle->ctrlBuffer.buffer, ASPEP_CTRL_SIZE);
 8000846:	6d83      	ldr	r3, [r0, #88]	; 0x58
    pHandle->lockBuffer = (void *)(&pHandle ->ctrlBuffer);
 8000848:	6481      	str	r1, [r0, #72]	; 0x48
    pHandle->fASPEP_send (pHandle ->HWIp, pHandle->ctrlBuffer.buffer, ASPEP_CTRL_SIZE);
 800084a:	2204      	movs	r2, #4
 800084c:	6940      	ldr	r0, [r0, #20]
 800084e:	4798      	blx	r3
    pHandle -> ctrlBuffer.state = readLock;
 8000850:	2303      	movs	r3, #3
 8000852:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
    {
      pHandle->lockBuffer = NULL;
    }
    __enable_irq();
  }
}
 8000856:	bd38      	pop	{r3, r4, r5, pc}
  if ( pHandle -> syncBuffer.state == pending )
 8000858:	f890 302e 	ldrb.w	r3, [r0, #46]	; 0x2e
    pHandle -> ctrlBuffer.state = free;
 800085c:	2200      	movs	r2, #0
  if ( pHandle -> syncBuffer.state == pending )
 800085e:	2b02      	cmp	r3, #2
    pHandle -> ctrlBuffer.state = free;
 8000860:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
  if ( pHandle -> syncBuffer.state == pending )
 8000864:	d10b      	bne.n	800087e <ASPEP_HWDataTransmittedIT+0x5e>
    pHandle->lockBuffer = (void *) &pHandle->syncBuffer;
 8000866:	f104 0328 	add.w	r3, r4, #40	; 0x28
 800086a:	64a3      	str	r3, [r4, #72]	; 0x48
    pHandle->fASPEP_send (pHandle->HWIp, pHandle->syncBuffer.buffer, pHandle->syncBuffer.length);
 800086c:	8da2      	ldrh	r2, [r4, #44]	; 0x2c
 800086e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000870:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8000872:	6960      	ldr	r0, [r4, #20]
 8000874:	4798      	blx	r3
    pHandle ->syncBuffer.state = readLock;
 8000876:	2303      	movs	r3, #3
 8000878:	f884 302e 	strb.w	r3, [r4, #46]	; 0x2e
}
 800087c:	bd38      	pop	{r3, r4, r5, pc}
  __ASM volatile ("cpsid i" : : : "memory");
 800087e:	b672      	cpsid	i
    if ( pHandle->asyncNextBuffer != NULL )
 8000880:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000882:	b1d3      	cbz	r3, 80008ba <ASPEP_HWDataTransmittedIT+0x9a>
      pHandle->asyncNextBuffer->state = readLock;
 8000884:	2203      	movs	r2, #3
      pHandle->lockBuffer = (void *) pHandle->asyncNextBuffer;
 8000886:	64a3      	str	r3, [r4, #72]	; 0x48
      pHandle->asyncNextBuffer->state = readLock;
 8000888:	719a      	strb	r2, [r3, #6]
      pHandle->fASPEP_send (pHandle ->HWIp, pHandle->asyncNextBuffer->buffer, pHandle->asyncNextBuffer->length);
 800088a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800088c:	6da5      	ldr	r5, [r4, #88]	; 0x58
 800088e:	889a      	ldrh	r2, [r3, #4]
 8000890:	6819      	ldr	r1, [r3, #0]
 8000892:	6960      	ldr	r0, [r4, #20]
 8000894:	47a8      	blx	r5
      if ( (pHandle->asyncBufferA.state == pending ) || (pHandle->asyncBufferB.state == pending))
 8000896:	f894 3036 	ldrb.w	r3, [r4, #54]	; 0x36
 800089a:	2b02      	cmp	r3, #2
 800089c:	d007      	beq.n	80008ae <ASPEP_HWDataTransmittedIT+0x8e>
 800089e:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 80008a2:	2b02      	cmp	r3, #2
 80008a4:	d003      	beq.n	80008ae <ASPEP_HWDataTransmittedIT+0x8e>
        pHandle->asyncNextBuffer = NULL;
 80008a6:	2300      	movs	r3, #0
 80008a8:	6463      	str	r3, [r4, #68]	; 0x44
  __ASM volatile ("cpsie i" : : : "memory");
 80008aa:	b662      	cpsie	i
}
 80008ac:	bd38      	pop	{r3, r4, r5, pc}
        uint32_t temp = (uint32_t) &pHandle->asyncBufferA + (uint32_t) &pHandle->asyncBufferB - (uint32_t)  pHandle->asyncNextBuffer;
 80008ae:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80008b0:	0063      	lsls	r3, r4, #1
 80008b2:	3368      	adds	r3, #104	; 0x68
 80008b4:	1a9b      	subs	r3, r3, r2
        pHandle->asyncNextBuffer = (MCTL_Buff_t *) temp;
 80008b6:	6463      	str	r3, [r4, #68]	; 0x44
      {
 80008b8:	e7f7      	b.n	80008aa <ASPEP_HWDataTransmittedIT+0x8a>
      pHandle->lockBuffer = NULL;
 80008ba:	64a3      	str	r3, [r4, #72]	; 0x48
 80008bc:	e7f5      	b.n	80008aa <ASPEP_HWDataTransmittedIT+0x8a>
 80008be:	bf00      	nop

080008c0 <ASPEP_RXframeProcess>:
  bool validCRCData = true;
  uint16_t packetNumber;
  uint32_t packetHeader = *((uint32_t *)pHandle->rxHeader);

  *packetLength = 0;
  if (pHandle->NewPacketAvailable)
 80008c0:	f890 3061 	ldrb.w	r3, [r0, #97]	; 0x61
  uint32_t packetHeader = *((uint32_t *)pHandle->rxHeader);
 80008c4:	69c2      	ldr	r2, [r0, #28]
{
 80008c6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  *packetLength = 0;
 80008ca:	2500      	movs	r5, #0
{
 80008cc:	4604      	mov	r4, r0
  *packetLength = 0;
 80008ce:	800d      	strh	r5, [r1, #0]
  if (pHandle->NewPacketAvailable)
 80008d0:	b193      	cbz	r3, 80008f8 <ASPEP_RXframeProcess+0x38>
  {
    pHandle -> NewPacketAvailable = false; /* Consumes new packet*/
    switch (pHandle->ASPEP_State)
 80008d2:	f890 6064 	ldrb.w	r6, [r0, #100]	; 0x64
    pHandle -> NewPacketAvailable = false; /* Consumes new packet*/
 80008d6:	f880 5061 	strb.w	r5, [r0, #97]	; 0x61
    switch (pHandle->ASPEP_State)
 80008da:	2e01      	cmp	r6, #1
 80008dc:	d056      	beq.n	800098c <ASPEP_RXframeProcess+0xcc>
 80008de:	2e02      	cmp	r6, #2
 80008e0:	d03f      	beq.n	8000962 <ASPEP_RXframeProcess+0xa2>
 80008e2:	2e00      	cmp	r6, #0
 80008e4:	d033      	beq.n	800094e <ASPEP_RXframeProcess+0x8e>
      }

      break;
    }
    /* The valid received packet is now safely consumes, we are ready to receive a new packet*/
    pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxHeader , ASPEP_HEADER_SIZE );
 80008e6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80008e8:	6960      	ldr	r0, [r4, #20]
 80008ea:	2204      	movs	r2, #4
 80008ec:	f104 011c 	add.w	r1, r4, #28
 80008f0:	4798      	blx	r3
  else
  {
    /* Nothing to do, no response is due to the master */
  }
  return result;
}
 80008f2:	4628      	mov	r0, r5
 80008f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  else if (pHandle->badPacketFlag > ASPEP_OK )
 80008f8:	f890 5062 	ldrb.w	r5, [r0, #98]	; 0x62
 80008fc:	2d00      	cmp	r5, #0
 80008fe:	d0f8      	beq.n	80008f2 <ASPEP_RXframeProcess+0x32>
  *packet = NACK | (((uint32_t) error) << 8) |(((uint32_t) error) << 16);
 8000900:	042b      	lsls	r3, r5, #16
 8000902:	ea43 2505 	orr.w	r5, r3, r5, lsl #8
    crc = CRC4_Lookup8[ crc ^ (uint8_t)((header >> 8 ) & 0xff) ];
 8000906:	f3c5 2307 	ubfx	r3, r5, #8, #8
 800090a:	4a96      	ldr	r2, [pc, #600]	; (8000b64 <ASPEP_RXframeProcess+0x2a4>)
    crc = CRC4_Lookup4[ crc ^ (uint8_t)((header >> 24) & 0x0f) ];
 800090c:	4996      	ldr	r1, [pc, #600]	; (8000b68 <ASPEP_RXframeProcess+0x2a8>)
    crc = CRC4_Lookup8[ crc ^ (uint8_t)((header >> 8 ) & 0xff) ];
 800090e:	f083 0309 	eor.w	r3, r3, #9
    crc = CRC4_Lookup8[ crc ^ (uint8_t)((header >> 16) & 0xff) ];
 8000912:	5cd3      	ldrb	r3, [r2, r3]
 8000914:	ea83 4315 	eor.w	r3, r3, r5, lsr #16
  *packet = NACK | (((uint32_t) error) << 8) |(((uint32_t) error) << 16);
 8000918:	f045 050f 	orr.w	r5, r5, #15
    crc = CRC4_Lookup4[ crc ^ (uint8_t)((header >> 24) & 0x0f) ];
 800091c:	5cd3      	ldrb	r3, [r2, r3]
    *headerPtr |= (uint32_t)crc << 28;
 800091e:	5ccb      	ldrb	r3, [r1, r3]
 8000920:	ea45 7503 	orr.w	r5, r5, r3, lsl #28
 8000924:	6205      	str	r5, [r0, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8000926:	b672      	cpsid	i
  if (pHandle->lockBuffer == NULL ) /* Communication Ip free to send data*/
 8000928:	6c83      	ldr	r3, [r0, #72]	; 0x48
 800092a:	2b00      	cmp	r3, #0
 800092c:	d03d      	beq.n	80009aa <ASPEP_RXframeProcess+0xea>
  __ASM volatile ("cpsie i" : : : "memory");
 800092e:	b662      	cpsie	i
     if ( pHandle -> ctrlBuffer.state != free ) {
 8000930:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 8000934:	b913      	cbnz	r3, 800093c <ASPEP_RXframeProcess+0x7c>
        pHandle -> ctrlBuffer.state = pending;
 8000936:	2302      	movs	r3, #2
 8000938:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    pHandle->badPacketFlag = ASPEP_OK;
 800093c:	2500      	movs	r5, #0
    pHandle->fASPEP_HWSync (pHandle->HWIp);
 800093e:	6960      	ldr	r0, [r4, #20]
 8000940:	6d23      	ldr	r3, [r4, #80]	; 0x50
    pHandle->badPacketFlag = ASPEP_OK;
 8000942:	f884 5062 	strb.w	r5, [r4, #98]	; 0x62
    pHandle->fASPEP_HWSync (pHandle->HWIp);
 8000946:	4798      	blx	r3
}
 8000948:	4628      	mov	r0, r5
 800094a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      if (pHandle->rxPacketType == beacon )
 800094e:	f890 3066 	ldrb.w	r3, [r0, #102]	; 0x66
 8000952:	2b05      	cmp	r3, #5
 8000954:	f000 8097 	beq.w	8000a86 <ASPEP_RXframeProcess+0x1c6>
      else if (pHandle->rxPacketType == ping)
 8000958:	2b06      	cmp	r3, #6
 800095a:	f000 80d7 	beq.w	8000b0c <ASPEP_RXframeProcess+0x24c>
  uint8_t* result = NULL;
 800095e:	4635      	mov	r5, r6
 8000960:	e7c1      	b.n	80008e6 <ASPEP_RXframeProcess+0x26>
      if (pHandle->rxPacketType == beacon )
 8000962:	f890 3066 	ldrb.w	r3, [r0, #102]	; 0x66
 8000966:	2b05      	cmp	r3, #5
 8000968:	d060      	beq.n	8000a2c <ASPEP_RXframeProcess+0x16c>
      else if (pHandle->rxPacketType == ping )
 800096a:	2b06      	cmp	r3, #6
 800096c:	f000 80d5 	beq.w	8000b1a <ASPEP_RXframeProcess+0x25a>
      else if (pHandle->rxPacketType == data )
 8000970:	2b09      	cmp	r3, #9
 8000972:	d1b8      	bne.n	80008e6 <ASPEP_RXframeProcess+0x26>
        { pHandle -> syncPacketCount++; /* this counter is incremented at each valid data packet received from the master */
 8000974:	f890 3060 	ldrb.w	r3, [r0, #96]	; 0x60
          *packetLength = pHandle->rxLength;
 8000978:	f8b0 205c 	ldrh.w	r2, [r0, #92]	; 0x5c
          result = pHandle->rxBuffer;
 800097c:	6985      	ldr	r5, [r0, #24]
        { pHandle -> syncPacketCount++; /* this counter is incremented at each valid data packet received from the master */
 800097e:	3301      	adds	r3, #1
          pSupHandle ->MCP_PacketAvailable = true; /* Will be consumed in ASPEP_sendPacket */
 8000980:	2001      	movs	r0, #1
        { pHandle -> syncPacketCount++; /* this counter is incremented at each valid data packet received from the master */
 8000982:	f884 3060 	strb.w	r3, [r4, #96]	; 0x60
          pSupHandle ->MCP_PacketAvailable = true; /* Will be consumed in ASPEP_sendPacket */
 8000986:	7420      	strb	r0, [r4, #16]
          *packetLength = pHandle->rxLength;
 8000988:	800a      	strh	r2, [r1, #0]
          result = pHandle->rxBuffer;
 800098a:	e7ac      	b.n	80008e6 <ASPEP_RXframeProcess+0x26>
      if (pHandle->rxPacketType == beacon )
 800098c:	f890 3066 	ldrb.w	r3, [r0, #102]	; 0x66
 8000990:	2b05      	cmp	r3, #5
 8000992:	d016      	beq.n	80009c2 <ASPEP_RXframeProcess+0x102>
      else if (pHandle->rxPacketType == ping)
 8000994:	2b06      	cmp	r3, #6
 8000996:	d1a6      	bne.n	80008e6 <ASPEP_RXframeProcess+0x26>
        ASPEP_sendPing (pHandle,ASPEP_PING_CFG,packetNumber);
 8000998:	f3c2 320f 	ubfx	r2, r2, #12, #16
 800099c:	4631      	mov	r1, r6
 800099e:	f7ff fe35 	bl	800060c <ASPEP_sendPing>
        pHandle->ASPEP_State = ASPEP_CONNECTED;
 80009a2:	2302      	movs	r3, #2
 80009a4:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
 80009a8:	e79d      	b.n	80008e6 <ASPEP_RXframeProcess+0x26>
  ASPEP_TXframeProcess (pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 80009aa:	f100 0120 	add.w	r1, r0, #32
      pHandle->ctrlBuffer.state = readLock;
 80009ae:	2303      	movs	r3, #3
      pHandle->lockBuffer = (void *) &pHandle->ctrlBuffer;
 80009b0:	6481      	str	r1, [r0, #72]	; 0x48
      pHandle->ctrlBuffer.state = readLock;
 80009b2:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
 80009b6:	b662      	cpsie	i
    pHandle->fASPEP_send  (pHandle ->HWIp, txBuffer, bufferLength);
 80009b8:	2204      	movs	r2, #4
 80009ba:	6d83      	ldr	r3, [r0, #88]	; 0x58
 80009bc:	6940      	ldr	r0, [r0, #20]
 80009be:	4798      	blx	r3
 80009c0:	e7bc      	b.n	800093c <ASPEP_RXframeProcess+0x7c>
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7 ;      /*Bit 7 */
 80009c2:	7f03      	ldrb	r3, [r0, #28]
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80009c4:	f894 5067 	ldrb.w	r5, [r4, #103]	; 0x67
  MasterCapabilities.RX_maxSize =  pHandle->rxHeader[1] &0x3F; /*Bits 8 to  13*/
 80009c8:	7f40      	ldrb	r0, [r0, #29]
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 80009ca:	f894 1068 	ldrb.w	r1, [r4, #104]	; 0x68
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 80009ce:	f894 6069 	ldrb.w	r6, [r4, #105]	; 0x69
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 80009d2:	f894 c06a 	ldrb.w	ip, [r4, #106]	; 0x6a
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7 ;      /*Bit 7 */
 80009d6:	09db      	lsrs	r3, r3, #7
  MasterCapabilities.RX_maxSize =  pHandle->rxHeader[1] &0x3F; /*Bits 8 to  13*/
 80009d8:	f000 003f 	and.w	r0, r0, #63	; 0x3f
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80009dc:	42ab      	cmp	r3, r5
 80009de:	4698      	mov	r8, r3
  MasterCapabilities.TXS_maxSize = (packetHeader&0x1FC000)  >> 14; /*Bits 14 to 20 */
 80009e0:	f3c2 3786 	ubfx	r7, r2, #14, #7
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80009e4:	bf28      	it	cs
 80009e6:	46a8      	movcs	r8, r5
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 80009e8:	4281      	cmp	r1, r0
  MasterCapabilities.TXA_maxSize = (packetHeader&0xFE00000) >> 21; /*Bits 21 to 27  */
 80009ea:	f3c2 5e46 	ubfx	lr, r2, #21, #7
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 80009ee:	bf28      	it	cs
 80009f0:	4601      	movcs	r1, r0
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 80009f2:	42b7      	cmp	r7, r6
 80009f4:	46b9      	mov	r9, r7
 80009f6:	bf28      	it	cs
 80009f8:	46b1      	movcs	r9, r6
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 80009fa:	45e6      	cmp	lr, ip
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80009fc:	f884 8067 	strb.w	r8, [r4, #103]	; 0x67
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000a00:	46f0      	mov	r8, lr
 8000a02:	bf28      	it	cs
 8000a04:	46e0      	movcs	r8, ip
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC) ||
 8000a06:	42ab      	cmp	r3, r5
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000a08:	f884 1068 	strb.w	r1, [r4, #104]	; 0x68
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000a0c:	f884 9069 	strb.w	r9, [r4, #105]	; 0x69
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000a10:	f884 806a 	strb.w	r8, [r4, #106]	; 0x6a
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC) ||
 8000a14:	f240 8086 	bls.w	8000b24 <ASPEP_RXframeProcess+0x264>
          pHandle->ASPEP_State = ASPEP_IDLE;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
        ASPEP_sendBeacon (pHandle, &pHandle->Capabilities);
 8000a1e:	f104 0167 	add.w	r1, r4, #103	; 0x67
 8000a22:	4620      	mov	r0, r4
 8000a24:	f7ff fdb0 	bl	8000588 <ASPEP_sendBeacon>
  uint8_t* result = NULL;
 8000a28:	2500      	movs	r5, #0
 8000a2a:	e75c      	b.n	80008e6 <ASPEP_RXframeProcess+0x26>
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7 ;      /*Bit 7 */
 8000a2c:	7f03      	ldrb	r3, [r0, #28]
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000a2e:	f894 6067 	ldrb.w	r6, [r4, #103]	; 0x67
  MasterCapabilities.RX_maxSize =  pHandle->rxHeader[1] &0x3F; /*Bits 8 to  13*/
 8000a32:	7f40      	ldrb	r0, [r0, #29]
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000a34:	f894 1068 	ldrb.w	r1, [r4, #104]	; 0x68
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000a38:	f894 7069 	ldrb.w	r7, [r4, #105]	; 0x69
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000a3c:	f894 e06a 	ldrb.w	lr, [r4, #106]	; 0x6a
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7 ;      /*Bit 7 */
 8000a40:	09db      	lsrs	r3, r3, #7
  MasterCapabilities.RX_maxSize =  pHandle->rxHeader[1] &0x3F; /*Bits 8 to  13*/
 8000a42:	f000 003f 	and.w	r0, r0, #63	; 0x3f
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000a46:	42b3      	cmp	r3, r6
 8000a48:	4699      	mov	r9, r3
  MasterCapabilities.TXS_maxSize = (packetHeader&0x1FC000)  >> 14; /*Bits 14 to 20 */
 8000a4a:	f3c2 3c86 	ubfx	ip, r2, #14, #7
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000a4e:	bf28      	it	cs
 8000a50:	46b1      	movcs	r9, r6
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000a52:	4281      	cmp	r1, r0
  MasterCapabilities.TXA_maxSize = (packetHeader&0xFE00000) >> 21; /*Bits 21 to 27  */
 8000a54:	f3c2 5846 	ubfx	r8, r2, #21, #7
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000a58:	bf28      	it	cs
 8000a5a:	4601      	movcs	r1, r0
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000a5c:	45bc      	cmp	ip, r7
 8000a5e:	46e2      	mov	sl, ip
 8000a60:	bf28      	it	cs
 8000a62:	46ba      	movcs	sl, r7
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000a64:	45f0      	cmp	r8, lr
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000a66:	f884 9067 	strb.w	r9, [r4, #103]	; 0x67
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000a6a:	46c1      	mov	r9, r8
 8000a6c:	bf28      	it	cs
 8000a6e:	46f1      	movcs	r9, lr
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC) ||
 8000a70:	42b3      	cmp	r3, r6
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000a72:	f884 1068 	strb.w	r1, [r4, #104]	; 0x68
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000a76:	f884 a069 	strb.w	sl, [r4, #105]	; 0x69
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000a7a:	f884 906a 	strb.w	r9, [r4, #106]	; 0x6a
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC) ||
 8000a7e:	d962      	bls.n	8000b46 <ASPEP_RXframeProcess+0x286>
 8000a80:	f884 5064 	strb.w	r5, [r4, #100]	; 0x64
 8000a84:	e7cb      	b.n	8000a1e <ASPEP_RXframeProcess+0x15e>
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7 ;      /*Bit 7 */
 8000a86:	7f03      	ldrb	r3, [r0, #28]
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000a88:	f890 7067 	ldrb.w	r7, [r0, #103]	; 0x67
  MasterCapabilities.RX_maxSize =  pHandle->rxHeader[1] &0x3F; /*Bits 8 to  13*/
 8000a8c:	7f45      	ldrb	r5, [r0, #29]
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000a8e:	f890 1068 	ldrb.w	r1, [r0, #104]	; 0x68
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000a92:	f890 c069 	ldrb.w	ip, [r0, #105]	; 0x69
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000a96:	f890 806a 	ldrb.w	r8, [r0, #106]	; 0x6a
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7 ;      /*Bit 7 */
 8000a9a:	09db      	lsrs	r3, r3, #7
  MasterCapabilities.RX_maxSize =  pHandle->rxHeader[1] &0x3F; /*Bits 8 to  13*/
 8000a9c:	f005 053f 	and.w	r5, r5, #63	; 0x3f
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000aa0:	42bb      	cmp	r3, r7
  MasterCapabilities.TXS_maxSize = (packetHeader&0x1FC000)  >> 14; /*Bits 14 to 20 */
 8000aa2:	f3c2 3e86 	ubfx	lr, r2, #14, #7
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000aa6:	469a      	mov	sl, r3
 8000aa8:	bf28      	it	cs
 8000aaa:	46ba      	movcs	sl, r7
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000aac:	42a9      	cmp	r1, r5
  MasterCapabilities.TXA_maxSize = (packetHeader&0xFE00000) >> 21; /*Bits 21 to 27  */
 8000aae:	f3c2 5946 	ubfx	r9, r2, #21, #7
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000ab2:	bf28      	it	cs
 8000ab4:	4629      	movcs	r1, r5
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000ab6:	45e6      	cmp	lr, ip
 8000ab8:	4670      	mov	r0, lr
 8000aba:	bf28      	it	cs
 8000abc:	4660      	movcs	r0, ip
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000abe:	45c1      	cmp	r9, r8
 8000ac0:	464e      	mov	r6, r9
 8000ac2:	bf28      	it	cs
 8000ac4:	4646      	movcs	r6, r8
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC) ||
 8000ac6:	42bb      	cmp	r3, r7
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000ac8:	f884 a067 	strb.w	sl, [r4, #103]	; 0x67
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000acc:	f884 1068 	strb.w	r1, [r4, #104]	; 0x68
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000ad0:	f884 0069 	strb.w	r0, [r4, #105]	; 0x69
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000ad4:	f884 606a 	strb.w	r6, [r4, #106]	; 0x6a
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC) ||
 8000ad8:	d8a1      	bhi.n	8000a1e <ASPEP_RXframeProcess+0x15e>
 8000ada:	428d      	cmp	r5, r1
 8000adc:	d89f      	bhi.n	8000a1e <ASPEP_RXframeProcess+0x15e>
      (MasterCapabilities.RX_maxSize > pHandle->Capabilities.RX_maxSize) || /* Data packet the master can send is bigger than slave can receive */
 8000ade:	45e6      	cmp	lr, ip
 8000ae0:	d89d      	bhi.n	8000a1e <ASPEP_RXframeProcess+0x15e>
      (pHandle->Capabilities.TXS_maxSize != MasterCapabilities.TXS_maxSize ) || /*Sync packet size alignement is required in order for the master to be able to store it, and to not request a response bigger than slave capability */
 8000ae2:	45c1      	cmp	r9, r8
 8000ae4:	d89b      	bhi.n	8000a1e <ASPEP_RXframeProcess+0x15e>
      (pHandle->Capabilities.TXA_maxSize != MasterCapabilities.TXA_maxSize ) || /*Async packet the slave can send is bigger than the master can receive (but master must not request a bigger packet than slave can transmit */
 8000ae6:	f894 506b 	ldrb.w	r5, [r4, #107]	; 0x6b
 8000aea:	f3c2 1302 	ubfx	r3, r2, #4, #3
 8000aee:	429d      	cmp	r5, r3
 8000af0:	d195      	bne.n	8000a1e <ASPEP_RXframeProcess+0x15e>
          pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize+1)*32;
 8000af2:	1c4b      	adds	r3, r1, #1
          pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize+1)*32;
 8000af4:	1c42      	adds	r2, r0, #1
 8000af6:	0152      	lsls	r2, r2, #5
          pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize+1)*32;
 8000af8:	015b      	lsls	r3, r3, #5
          pSupHandle->txAsyncMaxPayload = (pHandle->Capabilities.TXA_maxSize)*64;
 8000afa:	01b6      	lsls	r6, r6, #6
          pHandle->ASPEP_State = ASPEP_CONFIGURED;
 8000afc:	2101      	movs	r1, #1
          pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize+1)*32;
 8000afe:	81a2      	strh	r2, [r4, #12]
          pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize+1)*32;
 8000b00:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
          pSupHandle->txAsyncMaxPayload = (pHandle->Capabilities.TXA_maxSize)*64;
 8000b04:	81e6      	strh	r6, [r4, #14]
          pHandle->ASPEP_State = ASPEP_CONFIGURED;
 8000b06:	f884 1064 	strb.w	r1, [r4, #100]	; 0x64
 8000b0a:	e788      	b.n	8000a1e <ASPEP_RXframeProcess+0x15e>
        ASPEP_sendPing (pHandle,ASPEP_PING_RESET,packetNumber);
 8000b0c:	f3c2 320f 	ubfx	r2, r2, #12, #16
 8000b10:	4631      	mov	r1, r6
 8000b12:	f7ff fd7b 	bl	800060c <ASPEP_sendPing>
  uint8_t* result = NULL;
 8000b16:	4635      	mov	r5, r6
 8000b18:	e6e5      	b.n	80008e6 <ASPEP_RXframeProcess+0x26>
        ASPEP_sendPing (pHandle,ASPEP_PING_CFG,packetNumber);
 8000b1a:	7f42      	ldrb	r2, [r0, #29]
 8000b1c:	2101      	movs	r1, #1
 8000b1e:	f7ff fd75 	bl	800060c <ASPEP_sendPing>
 8000b22:	e6e0      	b.n	80008e6 <ASPEP_RXframeProcess+0x26>
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC) ||
 8000b24:	4288      	cmp	r0, r1
 8000b26:	f63f af77 	bhi.w	8000a18 <ASPEP_RXframeProcess+0x158>
      (MasterCapabilities.RX_maxSize > pHandle->Capabilities.RX_maxSize) || /* Data packet the master can send is bigger than slave can receive */
 8000b2a:	42b7      	cmp	r7, r6
 8000b2c:	f63f af74 	bhi.w	8000a18 <ASPEP_RXframeProcess+0x158>
      (pHandle->Capabilities.TXS_maxSize != MasterCapabilities.TXS_maxSize ) || /*Sync packet size alignement is required in order for the master to be able to store it, and to not request a response bigger than slave capability */
 8000b30:	45e6      	cmp	lr, ip
 8000b32:	f63f af71 	bhi.w	8000a18 <ASPEP_RXframeProcess+0x158>
      (pHandle->Capabilities.TXA_maxSize != MasterCapabilities.TXA_maxSize ) || /*Async packet the slave can send is bigger than the master can receive (but master must not request a bigger packet than slave can transmit */
 8000b36:	f894 106b 	ldrb.w	r1, [r4, #107]	; 0x6b
 8000b3a:	f3c2 1302 	ubfx	r3, r2, #4, #3
 8000b3e:	4299      	cmp	r1, r3
 8000b40:	f47f af6a 	bne.w	8000a18 <ASPEP_RXframeProcess+0x158>
 8000b44:	e76b      	b.n	8000a1e <ASPEP_RXframeProcess+0x15e>
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC) ||
 8000b46:	4288      	cmp	r0, r1
 8000b48:	d89a      	bhi.n	8000a80 <ASPEP_RXframeProcess+0x1c0>
      (MasterCapabilities.RX_maxSize > pHandle->Capabilities.RX_maxSize) || /* Data packet the master can send is bigger than slave can receive */
 8000b4a:	45bc      	cmp	ip, r7
 8000b4c:	d898      	bhi.n	8000a80 <ASPEP_RXframeProcess+0x1c0>
      (pHandle->Capabilities.TXS_maxSize != MasterCapabilities.TXS_maxSize ) || /*Sync packet size alignement is required in order for the master to be able to store it, and to not request a response bigger than slave capability */
 8000b4e:	45f0      	cmp	r8, lr
 8000b50:	d896      	bhi.n	8000a80 <ASPEP_RXframeProcess+0x1c0>
      (pHandle->Capabilities.TXA_maxSize != MasterCapabilities.TXA_maxSize ) || /*Async packet the slave can send is bigger than the master can receive (but master must not request a bigger packet than slave can transmit */
 8000b52:	f894 506b 	ldrb.w	r5, [r4, #107]	; 0x6b
 8000b56:	f3c2 1302 	ubfx	r3, r2, #4, #3
          pHandle->ASPEP_State = ASPEP_IDLE;
 8000b5a:	1aeb      	subs	r3, r5, r3
 8000b5c:	425d      	negs	r5, r3
 8000b5e:	415d      	adcs	r5, r3
 8000b60:	e78e      	b.n	8000a80 <ASPEP_RXframeProcess+0x1c0>
 8000b62:	bf00      	nop
 8000b64:	0800a274 	.word	0x0800a274
 8000b68:	0800a264 	.word	0x0800a264

08000b6c <ASPEP_HWDataReceivedIT>:

/* This function is called once DMA has transfered the configure number of byte*/
void ASPEP_HWDataReceivedIT (ASPEP_Handle_t *pHandle)
{
 8000b6c:	b538      	push	{r3, r4, r5, lr}
/* Upon reception of a Newpacket the DMA will be re-configured only once the answer has been sent.*/
/* This is mandatory to avoid a race condition in case of a new packet is received while executing ASPEP_RXframeProcess*/
/* If the packet received contains an error in the header, the HW IP will be re-synchronised first, and DMA will be configured after.*/
  switch (pHandle->ASPEP_TL_State) {
 8000b6e:	f890 3065 	ldrb.w	r3, [r0, #101]	; 0x65
{
 8000b72:	4604      	mov	r4, r0
  switch (pHandle->ASPEP_TL_State) {
 8000b74:	b13b      	cbz	r3, 8000b86 <ASPEP_HWDataReceivedIT+0x1a>
 8000b76:	2b01      	cmp	r3, #1
 8000b78:	d104      	bne.n	8000b84 <ASPEP_HWDataReceivedIT+0x18>
    {
      pHandle->badPacketFlag = ASPEP_BAD_CRC_HEADER;
    }
    break;
  case WAITING_PAYLOAD:
    pHandle->ASPEP_TL_State = WAITING_PACKET;
 8000b7a:	2200      	movs	r2, #0
    // Payload received,
    pHandle->NewPacketAvailable = true;
 8000b7c:	f880 3061 	strb.w	r3, [r0, #97]	; 0x61
    pHandle->ASPEP_TL_State = WAITING_PACKET;
 8000b80:	f880 2065 	strb.w	r2, [r0, #101]	; 0x65
    /*The receiver is not reconfigure right now on purpose to avoid race condition when the packet will be processed in ASPEP_RXframeProcess */
    break;
  }
}
 8000b84:	bd38      	pop	{r3, r4, r5, pc}
    if (ASPEP_CheckHeaderCRC (*(uint32_t*)pHandle->rxHeader) == true )
 8000b86:	69c2      	ldr	r2, [r0, #28]
    crc = CRC4_Lookup8[ crc ^ (uint8_t)( header        & 0xff) ];
 8000b88:	491f      	ldr	r1, [pc, #124]	; (8000c08 <ASPEP_HWDataReceivedIT+0x9c>)
 8000b8a:	b2d3      	uxtb	r3, r2
    crc = CRC4_Lookup8[ crc ^ (uint8_t)((header >> 8 ) & 0xff) ];
 8000b8c:	5ccb      	ldrb	r3, [r1, r3]
 8000b8e:	ea83 2312 	eor.w	r3, r3, r2, lsr #8
 8000b92:	b2db      	uxtb	r3, r3
    crc = CRC4_Lookup8[ crc ^ (uint8_t)((header >> 16) & 0xff) ];
 8000b94:	5ccb      	ldrb	r3, [r1, r3]
 8000b96:	ea83 4312 	eor.w	r3, r3, r2, lsr #16
 8000b9a:	b2db      	uxtb	r3, r3
    crc = CRC4_Lookup8[ crc ^ (uint8_t)((header >> 24) & 0xff) ];
 8000b9c:	5ccb      	ldrb	r3, [r1, r3]
 8000b9e:	ea83 6312 	eor.w	r3, r3, r2, lsr #24
    if (ASPEP_CheckHeaderCRC (*(uint32_t*)pHandle->rxHeader) == true )
 8000ba2:	5ccb      	ldrb	r3, [r1, r3]
 8000ba4:	b963      	cbnz	r3, 8000bc0 <ASPEP_HWDataReceivedIT+0x54>
       pHandle->rxPacketType = (ASPEP_packetType_def) (pHandle->rxHeader[0] & ID_MASK);
 8000ba6:	7f03      	ldrb	r3, [r0, #28]
 8000ba8:	f003 030f 	and.w	r3, r3, #15
 8000bac:	2b06      	cmp	r3, #6
 8000bae:	f880 3066 	strb.w	r3, [r0, #102]	; 0x66
       switch (pHandle->rxPacketType) {
 8000bb2:	d809      	bhi.n	8000bc8 <ASPEP_HWDataReceivedIT+0x5c>
 8000bb4:	2b04      	cmp	r3, #4
 8000bb6:	d81e      	bhi.n	8000bf6 <ASPEP_HWDataReceivedIT+0x8a>
         pHandle->badPacketFlag = ASPEP_BAD_PACKET_TYPE;
 8000bb8:	2301      	movs	r3, #1
 8000bba:	f884 3062 	strb.w	r3, [r4, #98]	; 0x62
}
 8000bbe:	bd38      	pop	{r3, r4, r5, pc}
      pHandle->badPacketFlag = ASPEP_BAD_CRC_HEADER;
 8000bc0:	2304      	movs	r3, #4
 8000bc2:	f880 3062 	strb.w	r3, [r0, #98]	; 0x62
}
 8000bc6:	bd38      	pop	{r3, r4, r5, pc}
 8000bc8:	2b09      	cmp	r3, #9
 8000bca:	d1f5      	bne.n	8000bb8 <ASPEP_HWDataReceivedIT+0x4c>
         pHandle->rxLength = (*((uint32_t *)pHandle->rxHeader) & 0x0001FFF0) >> 4;
 8000bcc:	f3c2 120c 	ubfx	r2, r2, #4, #13
 8000bd0:	f8a0 205c 	strh.w	r2, [r0, #92]	; 0x5c
         if (pHandle->rxLength == 0) /* data packet with length 0 is a valid packet*/
 8000bd4:	b17a      	cbz	r2, 8000bf6 <ASPEP_HWDataReceivedIT+0x8a>
         else if (pHandle->rxLength <= pHandle->maxRXPayload)
 8000bd6:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
 8000bda:	4293      	cmp	r3, r2
 8000bdc:	d30f      	bcc.n	8000bfe <ASPEP_HWDataReceivedIT+0x92>
           pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxBuffer , pHandle->rxLength+ASPEP_DATACRC_SIZE*pHandle->Capabilities.DATA_CRC); /* need to read + 2 bytes CRC*/
 8000bde:	f890 5067 	ldrb.w	r5, [r0, #103]	; 0x67
 8000be2:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8000be4:	eb02 0245 	add.w	r2, r2, r5, lsl #1
 8000be8:	e9d0 0105 	ldrd	r0, r1, [r0, #20]
 8000bec:	4798      	blx	r3
           pHandle->ASPEP_TL_State = WAITING_PAYLOAD;
 8000bee:	2301      	movs	r3, #1
 8000bf0:	f884 3065 	strb.w	r3, [r4, #101]	; 0x65
}
 8000bf4:	bd38      	pop	{r3, r4, r5, pc}
         pHandle->NewPacketAvailable = true;
 8000bf6:	2301      	movs	r3, #1
 8000bf8:	f884 3061 	strb.w	r3, [r4, #97]	; 0x61
}
 8000bfc:	bd38      	pop	{r3, r4, r5, pc}
           pHandle->badPacketFlag = ASPEP_BAD_PACKET_SIZE;
 8000bfe:	2302      	movs	r3, #2
 8000c00:	f880 3062 	strb.w	r3, [r0, #98]	; 0x62
}
 8000c04:	bd38      	pop	{r3, r4, r5, pc}
 8000c06:	bf00      	nop
 8000c08:	0800a274 	.word	0x0800a274

08000c0c <ASPEP_HWDMAReset>:

/* Called after debugger has stopped the MCU*/
void ASPEP_HWDMAReset (ASPEP_Handle_t *pHandle)
{ /* We must reset the RX state machine to be sure to not be in Waiting packet state */
 8000c0c:	4601      	mov	r1, r0
  /* Otherwise the arrival of a new packet will trigger a NewPacketAvailable despite */
  /* the fact that bytes have been lost because of overrun (debugger paused for instance) */
  pHandle->ASPEP_TL_State = WAITING_PACKET;
 8000c0e:	2300      	movs	r3, #0
 8000c10:	f880 3065 	strb.w	r3, [r0, #101]	; 0x65
  pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxHeader , ASPEP_HEADER_SIZE );
 8000c14:	311c      	adds	r1, #28
 8000c16:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8000c18:	6940      	ldr	r0, [r0, #20]
 8000c1a:	2204      	movs	r2, #4
 8000c1c:	4718      	bx	r3
 8000c1e:	bf00      	nop

08000c20 <DAC_Init>:
/**
  * @brief  Hardware and software initialization of the DAC object.
  * @param  pHandle pointer on related component instance.
  */
__weak void DAC_Init(DAC_Handle_t *pHandle)
{
 8000c20:	b538      	push	{r3, r4, r5, lr}
  *             Refer to device datasheet for channels availability.
  * @retval None
  */
__STATIC_INLINE void LL_DAC_Enable(DAC_TypeDef *DACx, uint32_t DAC_Channel)
{
  SET_BIT(DACx->CR,
 8000c22:	4c0a      	ldr	r4, [pc, #40]	; (8000c4c <DAC_Init+0x2c>)
  /* Enable DAC Channel1 */
  RI_GetPtrReg ((MC_REG_I_A + 0x1) , (void *) &pHandle->ptrDataCh[DAC_CH1]); /*By default send Ia motor 1 */
 8000c24:	4601      	mov	r1, r0
{
 8000c26:	4605      	mov	r5, r0
  RI_GetPtrReg ((MC_REG_I_A + 0x1) , (void *) &pHandle->ptrDataCh[DAC_CH1]); /*By default send Ia motor 1 */
 8000c28:	f240 70d1 	movw	r0, #2001	; 0x7d1
 8000c2c:	f002 fbfc 	bl	8003428 <RI_GetPtrReg>
 8000c30:	6823      	ldr	r3, [r4, #0]
 8000c32:	f043 0301 	orr.w	r3, r3, #1
 8000c36:	6023      	str	r3, [r4, #0]
  LL_DAC_Enable(DAC1, LL_DAC_CHANNEL_1);
  /* Enable DAC Channel2 */
  RI_GetPtrReg ((MC_REG_I_B + 0x1) , (void *) &pHandle->ptrDataCh[DAC_CH2]); /*By default send Ib motor 1 */
 8000c38:	1d29      	adds	r1, r5, #4
 8000c3a:	f640 0011 	movw	r0, #2065	; 0x811
 8000c3e:	f002 fbf3 	bl	8003428 <RI_GetPtrReg>
 8000c42:	6823      	ldr	r3, [r4, #0]
 8000c44:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c48:	6023      	str	r3, [r4, #0]
  LL_DAC_Enable(DAC1, LL_DAC_CHANNEL_2);

}
 8000c4a:	bd38      	pop	{r3, r4, r5, pc}
 8000c4c:	50000800 	.word	0x50000800

08000c50 <DAC_Exec>:
  *         variables will be provided in the related output channels.
  * @param  pHandle pointer on related component instance.
  */

__weak void DAC_Exec(DAC_Handle_t *pHandle)
{
 8000c50:	b470      	push	{r4, r5, r6}

  LL_DAC_ConvertData12LeftAligned(DAC1, LL_DAC_CHANNEL_1,
                                  DACOFF + *((int16_t*) pHandle-> ptrDataCh[DAC_CH1]));
 8000c52:	6803      	ldr	r3, [r0, #0]
  * @param  Data Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_DAC_ConvertData12LeftAligned(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t Data)
{
  __IO uint32_t *preg = __DAC_PTR_REG_OFFSET(DACx->DHR12R1, (DAC_Channel >> DAC_REG_DHR12LX_REGOFFSET_BITOFFSET_POS)
 8000c54:	4c0f      	ldr	r4, [pc, #60]	; (8000c94 <DAC_Exec+0x44>)
 8000c56:	f9b3 2000 	ldrsh.w	r2, [r3]
                                             & DAC_REG_DHR_REGOFFSET_MASK_POSBIT0);

  MODIFY_REG(*preg, DAC_DHR12L1_DACC1DHR, Data);
 8000c5a:	6865      	ldr	r5, [r4, #4]
 8000c5c:	4e0e      	ldr	r6, [pc, #56]	; (8000c98 <DAC_Exec+0x48>)
  LL_DAC_TrigSWConversion(DAC1, LL_DAC_CHANNEL_1);

  LL_DAC_ConvertData12LeftAligned(DAC1, LL_DAC_CHANNEL_2,
                                  DACOFF + ((int16_t)* pHandle->ptrDataCh[DAC_CH2]));
 8000c5e:	6843      	ldr	r3, [r0, #4]
  SET_BIT(DACx->SWTRIGR,
 8000c60:	490e      	ldr	r1, [pc, #56]	; (8000c9c <DAC_Exec+0x4c>)
 8000c62:	f9b3 3000 	ldrsh.w	r3, [r3]
  MODIFY_REG(*preg, DAC_DHR12L1_DACC1DHR, Data);
 8000c66:	ea05 0006 	and.w	r0, r5, r6
                                  DACOFF + *((int16_t*) pHandle-> ptrDataCh[DAC_CH1]));
 8000c6a:	f502 4200 	add.w	r2, r2, #32768	; 0x8000
 8000c6e:	4302      	orrs	r2, r0
 8000c70:	6062      	str	r2, [r4, #4]
  SET_BIT(DACx->SWTRIGR,
 8000c72:	6848      	ldr	r0, [r1, #4]
 8000c74:	f040 0001 	orr.w	r0, r0, #1
 8000c78:	6048      	str	r0, [r1, #4]
  MODIFY_REG(*preg, DAC_DHR12L1_DACC1DHR, Data);
 8000c7a:	6922      	ldr	r2, [r4, #16]
                                  DACOFF + ((int16_t)* pHandle->ptrDataCh[DAC_CH2]));
 8000c7c:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8000c80:	4032      	ands	r2, r6
 8000c82:	4313      	orrs	r3, r2
 8000c84:	6123      	str	r3, [r4, #16]
  SET_BIT(DACx->SWTRIGR,
 8000c86:	684b      	ldr	r3, [r1, #4]
 8000c88:	f043 0302 	orr.w	r3, r3, #2
  LL_DAC_TrigSWConversion(DAC1, LL_DAC_CHANNEL_2);
}
 8000c8c:	bc70      	pop	{r4, r5, r6}
 8000c8e:	604b      	str	r3, [r1, #4]
 8000c90:	4770      	bx	lr
 8000c92:	bf00      	nop
 8000c94:	50000808 	.word	0x50000808
 8000c98:	ffff000f 	.word	0xffff000f
 8000c9c:	50000800 	.word	0x50000800

08000ca0 <DAC_SetChannelConfig>:
  *         MC_PROTOCOL_REG_I_A.
  * @retval none.
  */
__weak void DAC_SetChannelConfig(DAC_Handle_t *pHandle, DAC_Channel_t bChannel, uint16_t regID)
{
  pHandle->dataCh[bChannel] = regID;
 8000ca0:	1d0b      	adds	r3, r1, #4
  RI_GetPtrReg (regID, (void *) &pHandle->ptrDataCh[bChannel]);
 8000ca2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
  pHandle->dataCh[bChannel] = regID;
 8000ca6:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
  RI_GetPtrReg (regID, (void *) &pHandle->ptrDataCh[bChannel]);
 8000caa:	4610      	mov	r0, r2
 8000cac:	f002 bbbc 	b.w	8003428 <RI_GetPtrReg>

08000cb0 <DAC_GetChannelConfig>:
}

uint16_t DAC_GetChannelConfig(DAC_Handle_t *pHandle, DAC_Channel_t bChannel)
{
  return (pHandle->dataCh[bChannel]);
 8000cb0:	3104      	adds	r1, #4
}
 8000cb2:	f830 0011 	ldrh.w	r0, [r0, r1, lsl #1]
 8000cb6:	4770      	bx	lr

08000cb8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000cb8:	b5f0      	push	{r4, r5, r6, r7, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cba:	2100      	movs	r1, #0
{
 8000cbc:	b0a7      	sub	sp, #156	; 0x9c
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000cbe:	460c      	mov	r4, r1
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cc0:	2238      	movs	r2, #56	; 0x38
 8000cc2:	a806      	add	r0, sp, #24
 8000cc4:	f009 faba 	bl	800a23c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000cc8:	4621      	mov	r1, r4
 8000cca:	2244      	movs	r2, #68	; 0x44
 8000ccc:	a814      	add	r0, sp, #80	; 0x50
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000cce:	e9cd 4400 	strd	r4, r4, [sp]
 8000cd2:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8000cd6:	9404      	str	r4, [sp, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000cd8:	f009 fab0 	bl	800a23c <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000cdc:	4620      	mov	r0, r4
 8000cde:	f005 f8bd 	bl	8005e5c <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000ce2:	2601      	movs	r6, #1
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ce4:	2302      	movs	r3, #2
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000ce6:	f44f 3780 	mov.w	r7, #65536	; 0x10000
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000cea:	2503      	movs	r5, #3
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 8000cec:	2406      	movs	r4, #6
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000cee:	2155      	movs	r1, #85	; 0x55
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV8;
 8000cf0:	2208      	movs	r2, #8
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cf2:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000cf4:	e9cd 6706 	strd	r6, r7, [sp, #24]
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000cf8:	e9cd 3312 	strd	r3, r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 8000cfc:	e9cd 540e 	strd	r5, r4, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV8;
 8000d00:	e9cd 1210 	strd	r1, r2, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d04:	930d      	str	r3, [sp, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d06:	f005 f92f 	bl	8005f68 <HAL_RCC_OscConfig>
 8000d0a:	b108      	cbz	r0, 8000d10 <SystemClock_Config+0x58>
  __ASM volatile ("cpsid i" : : : "memory");
 8000d0c:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d0e:	e7fe      	b.n	8000d0e <SystemClock_Config+0x56>
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000d10:	4603      	mov	r3, r0
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d12:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d14:	2200      	movs	r2, #0
 8000d16:	2300      	movs	r3, #0
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000d18:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d1a:	240f      	movs	r4, #15
 8000d1c:	2503      	movs	r5, #3
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000d1e:	2104      	movs	r1, #4
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d20:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8000d24:	e9cd 4500 	strd	r4, r5, [sp]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000d28:	f005 fba2 	bl	8006470 <HAL_RCC_ClockConfig>
 8000d2c:	4603      	mov	r3, r0
 8000d2e:	b108      	cbz	r0, 8000d34 <SystemClock_Config+0x7c>
 8000d30:	b672      	cpsid	i
  while (1)
 8000d32:	e7fe      	b.n	8000d32 <SystemClock_Config+0x7a>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C3
 8000d34:	f248 1401 	movw	r4, #33025	; 0x8101
 8000d38:	2500      	movs	r5, #0
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8000d3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d3e:	a814      	add	r0, sp, #80	; 0x50
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C3
 8000d40:	e9cd 4514 	strd	r4, r5, [sp, #80]	; 0x50
  PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8000d44:	931c      	str	r3, [sp, #112]	; 0x70
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8000d46:	9223      	str	r2, [sp, #140]	; 0x8c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d48:	f005 fcd6 	bl	80066f8 <HAL_RCCEx_PeriphCLKConfig>
 8000d4c:	b108      	cbz	r0, 8000d52 <SystemClock_Config+0x9a>
 8000d4e:	b672      	cpsid	i
  while (1)
 8000d50:	e7fe      	b.n	8000d50 <SystemClock_Config+0x98>
  HAL_RCC_EnableCSS();
 8000d52:	f005 fcc9 	bl	80066e8 <HAL_RCC_EnableCSS>
}
 8000d56:	b027      	add	sp, #156	; 0x9c
 8000d58:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d5a:	bf00      	nop
 8000d5c:	0000      	movs	r0, r0
	...

08000d60 <main>:
{
 8000d60:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d64:	2600      	movs	r6, #0
{
 8000d66:	b0ab      	sub	sp, #172	; 0xac
  HAL_Init();
 8000d68:	f003 fa12 	bl	8004190 <HAL_Init>
  SystemClock_Config();
 8000d6c:	f7ff ffa4 	bl	8000cb8 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d70:	e9cd 661a 	strd	r6, r6, [sp, #104]	; 0x68
 8000d74:	e9cd 661c 	strd	r6, r6, [sp, #112]	; 0x70
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000d78:	4db9      	ldr	r5, [pc, #740]	; (8001060 <main+0x300>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d7a:	961e      	str	r6, [sp, #120]	; 0x78
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000d7c:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
  HAL_GPIO_WritePin(GD_WAKE_GPIO_Port, GD_WAKE_Pin, GPIO_PIN_SET);
 8000d7e:	48b9      	ldr	r0, [pc, #740]	; (8001064 <main+0x304>)
  hadc1.Instance = ADC1;
 8000d80:	f8df b304 	ldr.w	fp, [pc, #772]	; 8001088 <main+0x328>
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000d84:	f043 0320 	orr.w	r3, r3, #32
 8000d88:	64eb      	str	r3, [r5, #76]	; 0x4c
 8000d8a:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8000d8c:	f003 0320 	and.w	r3, r3, #32
 8000d90:	9303      	str	r3, [sp, #12]
 8000d92:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d94:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8000d96:	f043 0304 	orr.w	r3, r3, #4
 8000d9a:	64eb      	str	r3, [r5, #76]	; 0x4c
 8000d9c:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8000d9e:	f003 0304 	and.w	r3, r3, #4
 8000da2:	9304      	str	r3, [sp, #16]
 8000da4:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000da6:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8000da8:	f043 0301 	orr.w	r3, r3, #1
 8000dac:	64eb      	str	r3, [r5, #76]	; 0x4c
 8000dae:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8000db0:	f003 0301 	and.w	r3, r3, #1
 8000db4:	9305      	str	r3, [sp, #20]
 8000db6:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000db8:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8000dba:	f043 0302 	orr.w	r3, r3, #2
 8000dbe:	64eb      	str	r3, [r5, #76]	; 0x4c
 8000dc0:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8000dc2:	f003 0302 	and.w	r3, r3, #2
 8000dc6:	9306      	str	r3, [sp, #24]
 8000dc8:	9b06      	ldr	r3, [sp, #24]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000dca:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8000dcc:	f043 0310 	orr.w	r3, r3, #16
 8000dd0:	64eb      	str	r3, [r5, #76]	; 0x4c
 8000dd2:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8000dd4:	f003 0310 	and.w	r3, r3, #16
 8000dd8:	9307      	str	r3, [sp, #28]
  HAL_GPIO_WritePin(GD_WAKE_GPIO_Port, GD_WAKE_Pin, GPIO_PIN_SET);
 8000dda:	2201      	movs	r2, #1
 8000ddc:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000dde:	9b07      	ldr	r3, [sp, #28]
  GPIO_InitStruct.Pin = GD_WAKE_Pin;
 8000de0:	f04f 0880 	mov.w	r8, #128	; 0x80
  HAL_GPIO_WritePin(GD_WAKE_GPIO_Port, GD_WAKE_Pin, GPIO_PIN_SET);
 8000de4:	f004 fbfa 	bl	80055dc <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GD_WAKE_Pin;
 8000de8:	f04f 0901 	mov.w	r9, #1
 8000dec:	2200      	movs	r2, #0
 8000dee:	2300      	movs	r3, #0
  HAL_GPIO_Init(GD_WAKE_GPIO_Port, &GPIO_InitStruct);
 8000df0:	489c      	ldr	r0, [pc, #624]	; (8001064 <main+0x304>)
 8000df2:	a91a      	add	r1, sp, #104	; 0x68
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000df4:	2401      	movs	r4, #1
  GPIO_InitStruct.Pin = GD_WAKE_Pin;
 8000df6:	e9cd 231c 	strd	r2, r3, [sp, #112]	; 0x70
 8000dfa:	e9cd 891a 	strd	r8, r9, [sp, #104]	; 0x68
  HAL_GPIO_Init(GD_WAKE_GPIO_Port, &GPIO_InitStruct);
 8000dfe:	f004 faf9 	bl	80053f4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GD_READY_Pin|GD_NFAULT_Pin;
 8000e02:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8000e06:	2300      	movs	r3, #0
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e08:	4896      	ldr	r0, [pc, #600]	; (8001064 <main+0x304>)
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e0a:	941c      	str	r4, [sp, #112]	; 0x70
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e0c:	a91a      	add	r1, sp, #104	; 0x68
  GPIO_InitStruct.Pin = GD_READY_Pin|GD_NFAULT_Pin;
 8000e0e:	e9cd 231a 	strd	r2, r3, [sp, #104]	; 0x68
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e12:	f004 faef 	bl	80053f4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = Start_Stop_Pin;
 8000e16:	4b94      	ldr	r3, [pc, #592]	; (8001068 <main+0x308>)
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 8000e18:	4894      	ldr	r0, [pc, #592]	; (800106c <main+0x30c>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e1a:	961c      	str	r6, [sp, #112]	; 0x70
  GPIO_InitStruct.Pin = Start_Stop_Pin;
 8000e1c:	f44f 6280 	mov.w	r2, #1024	; 0x400
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 8000e20:	a91a      	add	r1, sp, #104	; 0x68
  GPIO_InitStruct.Pin = Start_Stop_Pin;
 8000e22:	e9cd 231a 	strd	r2, r3, [sp, #104]	; 0x68
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 8000e26:	f004 fae5 	bl	80053f4 <HAL_GPIO_Init>
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000e2a:	6cab      	ldr	r3, [r5, #72]	; 0x48
 8000e2c:	f043 0304 	orr.w	r3, r3, #4
 8000e30:	64ab      	str	r3, [r5, #72]	; 0x48
 8000e32:	6cab      	ldr	r3, [r5, #72]	; 0x48
 8000e34:	f003 0304 	and.w	r3, r3, #4
 8000e38:	9301      	str	r3, [sp, #4]
 8000e3a:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000e3c:	6cab      	ldr	r3, [r5, #72]	; 0x48
 8000e3e:	4323      	orrs	r3, r4
 8000e40:	64ab      	str	r3, [r5, #72]	; 0x48
 8000e42:	6cab      	ldr	r3, [r5, #72]	; 0x48
  ADC_MultiModeTypeDef multimode = {0};
 8000e44:	960c      	str	r6, [sp, #48]	; 0x30
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000e46:	4023      	ands	r3, r4
 8000e48:	9302      	str	r3, [sp, #8]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000e4a:	4631      	mov	r1, r6
 8000e4c:	223c      	movs	r2, #60	; 0x3c
 8000e4e:	a81a      	add	r0, sp, #104	; 0x68
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000e50:	9b02      	ldr	r3, [sp, #8]
  ADC_MultiModeTypeDef multimode = {0};
 8000e52:	e9cd 660d 	strd	r6, r6, [sp, #52]	; 0x34
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000e56:	f009 f9f1 	bl	800a23c <memset>
  ADC_ChannelConfTypeDef sConfig = {0};
 8000e5a:	4631      	mov	r1, r6
 8000e5c:	a812      	add	r0, sp, #72	; 0x48
 8000e5e:	2220      	movs	r2, #32
 8000e60:	f009 f9ec 	bl	800a23c <memset>
  hadc1.Instance = ADC1;
 8000e64:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
  hadc1.Init.DataAlign = ADC_DATAALIGN_LEFT;
 8000e68:	f44f 4a00 	mov.w	sl, #32768	; 0x8000
  hadc1.Instance = ADC1;
 8000e6c:	f8cb 3000 	str.w	r3, [fp]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000e70:	4658      	mov	r0, fp
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000e72:	2304      	movs	r3, #4
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000e74:	f8ab 601c 	strh.w	r6, [fp, #28]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000e78:	e9cb 6601 	strd	r6, r6, [fp, #4]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000e7c:	e9cb 6604 	strd	r6, r6, [fp, #16]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000e80:	e9cb 660b 	strd	r6, r6, [fp, #44]	; 0x2c
  hadc1.Init.NbrOfConversion = 1;
 8000e84:	f8cb 4020 	str.w	r4, [fp, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000e88:	f88b 6024 	strb.w	r6, [fp, #36]	; 0x24
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000e8c:	f88b 6038 	strb.w	r6, [fp, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000e90:	f8cb 603c 	str.w	r6, [fp, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000e94:	f88b 6040 	strb.w	r6, [fp, #64]	; 0x40
  hadc1.Init.DataAlign = ADC_DATAALIGN_LEFT;
 8000e98:	f8cb a00c 	str.w	sl, [fp, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000e9c:	f8cb 3018 	str.w	r3, [fp, #24]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000ea0:	f003 f9aa 	bl	80041f8 <HAL_ADC_Init>
 8000ea4:	b108      	cbz	r0, 8000eaa <main+0x14a>
 8000ea6:	b672      	cpsid	i
  while (1)
 8000ea8:	e7fe      	b.n	8000ea8 <main+0x148>
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000eaa:	4603      	mov	r3, r0
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000eac:	a90c      	add	r1, sp, #48	; 0x30
 8000eae:	4658      	mov	r0, fp
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000eb0:	930c      	str	r3, [sp, #48]	; 0x30
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000eb2:	f004 f815 	bl	8004ee0 <HAL_ADCEx_MultiModeConfigChannel>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	b108      	cbz	r0, 8000ebe <main+0x15e>
 8000eba:	b672      	cpsid	i
  while (1)
 8000ebc:	e7fe      	b.n	8000ebc <main+0x15c>
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 8000ebe:	4a6c      	ldr	r2, [pc, #432]	; (8001070 <main+0x310>)
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000ec0:	f8ad 308c 	strh.w	r3, [sp, #140]	; 0x8c
  sConfigInjected.QueueInjectedContext = DISABLE;
 8000ec4:	f88d 308e 	strb.w	r3, [sp, #142]	; 0x8e
  sConfigInjected.InjecOversamplingMode = DISABLE;
 8000ec8:	f88d 3098 	strb.w	r3, [sp, #152]	; 0x98
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 8000ecc:	2309      	movs	r3, #9
 8000ece:	e9cd 231a 	strd	r2, r3, [sp, #104]	; 0x68
 8000ed2:	2201      	movs	r2, #1
 8000ed4:	237f      	movs	r3, #127	; 0x7f
 8000ed6:	e9cd 231c 	strd	r2, r3, [sp, #112]	; 0x70
 8000eda:	2604      	movs	r6, #4
 8000edc:	2700      	movs	r7, #0
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_TRGO;
 8000ede:	2280      	movs	r2, #128	; 0x80
 8000ee0:	2380      	movs	r3, #128	; 0x80
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000ee2:	a91a      	add	r1, sp, #104	; 0x68
 8000ee4:	4658      	mov	r0, fp
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 8000ee6:	e9cd 671e 	strd	r6, r7, [sp, #120]	; 0x78
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_TRGO;
 8000eea:	e9cd 2324 	strd	r2, r3, [sp, #144]	; 0x90
  sConfigInjected.InjectedNbrOfConversion = 1;
 8000eee:	9422      	str	r4, [sp, #136]	; 0x88
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000ef0:	f003 fcf2 	bl	80048d8 <HAL_ADCEx_InjectedConfigChannel>
 8000ef4:	b108      	cbz	r0, 8000efa <main+0x19a>
 8000ef6:	b672      	cpsid	i
  while (1)
 8000ef8:	e7fe      	b.n	8000ef8 <main+0x198>
  sConfig.Channel = ADC_CHANNEL_7;
 8000efa:	a355      	add	r3, pc, #340	; (adr r3, 8001050 <main+0x2f0>)
 8000efc:	e9d3 2300 	ldrd	r2, r3, [r3]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f00:	4658      	mov	r0, fp
  sConfig.Channel = ADC_CHANNEL_7;
 8000f02:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f06:	a912      	add	r1, sp, #72	; 0x48
  sConfig.Channel = ADC_CHANNEL_7;
 8000f08:	2204      	movs	r2, #4
 8000f0a:	237f      	movs	r3, #127	; 0x7f
 8000f0c:	e9cd 6716 	strd	r6, r7, [sp, #88]	; 0x58
 8000f10:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f14:	f003 fa76 	bl	8004404 <HAL_ADC_ConfigChannel>
 8000f18:	4605      	mov	r5, r0
 8000f1a:	b108      	cbz	r0, 8000f20 <main+0x1c0>
 8000f1c:	b672      	cpsid	i
  while (1)
 8000f1e:	e7fe      	b.n	8000f1e <main+0x1be>
  hadc2.Instance = ADC2;
 8000f20:	f8df b168 	ldr.w	fp, [pc, #360]	; 800108c <main+0x32c>
	 ADC_MultiModeTypeDef multimode = {0};
 8000f24:	950e      	str	r5, [sp, #56]	; 0x38
	  ADC_ChannelConfTypeDef sConfig = {0};
 8000f26:	4601      	mov	r1, r0
 8000f28:	2220      	movs	r2, #32
 8000f2a:	a812      	add	r0, sp, #72	; 0x48
	 ADC_MultiModeTypeDef multimode = {0};
 8000f2c:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
	  ADC_ChannelConfTypeDef sConfig = {0};
 8000f30:	f009 f984 	bl	800a23c <memset>
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000f34:	223c      	movs	r2, #60	; 0x3c
 8000f36:	4629      	mov	r1, r5
 8000f38:	a81a      	add	r0, sp, #104	; 0x68
 8000f3a:	f009 f97f 	bl	800a23c <memset>
  hadc2.Instance = ADC2;
 8000f3e:	4b4d      	ldr	r3, [pc, #308]	; (8001074 <main+0x314>)
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000f40:	f8ab 501c 	strh.w	r5, [fp, #28]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f44:	2204      	movs	r2, #4
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000f46:	4658      	mov	r0, fp
  hadc2.Instance = ADC2;
 8000f48:	f8cb 3000 	str.w	r3, [fp]
  hadc2.Init.DataAlign = ADC_DATAALIGN_LEFT;
 8000f4c:	e9cb 5a02 	strd	r5, sl, [fp, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000f50:	e9cb 5504 	strd	r5, r5, [fp, #16]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000f54:	f8cb 5004 	str.w	r5, [fp, #4]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f58:	f8cb 2018 	str.w	r2, [fp, #24]
  hadc2.Init.NbrOfConversion = 1;
 8000f5c:	f8cb 4020 	str.w	r4, [fp, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000f60:	f88b 5024 	strb.w	r5, [fp, #36]	; 0x24
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000f64:	f88b 5038 	strb.w	r5, [fp, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000f68:	f8cb 503c 	str.w	r5, [fp, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8000f6c:	f88b 5040 	strb.w	r5, [fp, #64]	; 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000f70:	f003 f942 	bl	80041f8 <HAL_ADC_Init>
 8000f74:	4603      	mov	r3, r0
 8000f76:	b108      	cbz	r0, 8000f7c <main+0x21c>
 8000f78:	b672      	cpsid	i
  while (1)
 8000f7a:	e7fe      	b.n	8000f7a <main+0x21a>
    if (HAL_ADCEx_MultiModeConfigChannel(&hadc2, &multimode) != HAL_OK)
 8000f7c:	a90c      	add	r1, sp, #48	; 0x30
 8000f7e:	4658      	mov	r0, fp
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000f80:	930c      	str	r3, [sp, #48]	; 0x30
    if (HAL_ADCEx_MultiModeConfigChannel(&hadc2, &multimode) != HAL_OK)
 8000f82:	f003 ffad 	bl	8004ee0 <HAL_ADCEx_MultiModeConfigChannel>
 8000f86:	4603      	mov	r3, r0
 8000f88:	b108      	cbz	r0, 8000f8e <main+0x22e>
 8000f8a:	b672      	cpsid	i
  while (1)
 8000f8c:	e7fe      	b.n	8000f8c <main+0x22c>
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 8000f8e:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 8001070 <main+0x310>
  sConfigInjected.InjectedNbrOfConversion = 1;
 8000f92:	9422      	str	r4, [sp, #136]	; 0x88
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 8000f94:	f04f 0909 	mov.w	r9, #9
 8000f98:	e9cd 891a 	strd	r8, r9, [sp, #104]	; 0x68
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_TRGO;
 8000f9c:	2480      	movs	r4, #128	; 0x80
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 8000f9e:	f04f 0801 	mov.w	r8, #1
 8000fa2:	f04f 097f 	mov.w	r9, #127	; 0x7f
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_TRGO;
 8000fa6:	2580      	movs	r5, #128	; 0x80
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8000fa8:	a91a      	add	r1, sp, #104	; 0x68
 8000faa:	4658      	mov	r0, fp
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 8000fac:	e9cd 891c 	strd	r8, r9, [sp, #112]	; 0x70
 8000fb0:	e9cd 671e 	strd	r6, r7, [sp, #120]	; 0x78
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_TRGO;
 8000fb4:	e9cd 4524 	strd	r4, r5, [sp, #144]	; 0x90
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000fb8:	f8ad 308c 	strh.w	r3, [sp, #140]	; 0x8c
  sConfigInjected.QueueInjectedContext = DISABLE;
 8000fbc:	f88d 308e 	strb.w	r3, [sp, #142]	; 0x8e
  sConfigInjected.InjecOversamplingMode = DISABLE;
 8000fc0:	f88d 3098 	strb.w	r3, [sp, #152]	; 0x98
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8000fc4:	f003 fc88 	bl	80048d8 <HAL_ADCEx_InjectedConfigChannel>
 8000fc8:	b108      	cbz	r0, 8000fce <main+0x26e>
 8000fca:	b672      	cpsid	i
  while (1)
 8000fcc:	e7fe      	b.n	8000fcc <main+0x26c>
  sConfig.Channel = ADC_CHANNEL_12;
 8000fce:	a322      	add	r3, pc, #136	; (adr r3, 8001058 <main+0x2f8>)
 8000fd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fd4:	2401      	movs	r4, #1
 8000fd6:	257f      	movs	r5, #127	; 0x7f
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000fd8:	4658      	mov	r0, fp
 8000fda:	a912      	add	r1, sp, #72	; 0x48
  sConfig.Channel = ADC_CHANNEL_12;
 8000fdc:	e9cd 4514 	strd	r4, r5, [sp, #80]	; 0x50
 8000fe0:	e9cd 6716 	strd	r6, r7, [sp, #88]	; 0x58
 8000fe4:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000fe8:	f003 fa0c 	bl	8004404 <HAL_ADC_ConfigChannel>
 8000fec:	b108      	cbz	r0, 8000ff2 <main+0x292>
 8000fee:	b672      	cpsid	i
  while (1)
 8000ff0:	e7fe      	b.n	8000ff0 <main+0x290>
  hcordic.Instance = CORDIC;
 8000ff2:	4821      	ldr	r0, [pc, #132]	; (8001078 <main+0x318>)
 8000ff4:	4b21      	ldr	r3, [pc, #132]	; (800107c <main+0x31c>)
 8000ff6:	6003      	str	r3, [r0, #0]
  if (HAL_CORDIC_Init(&hcordic) != HAL_OK)
 8000ff8:	f003 ffd8 	bl	8004fac <HAL_CORDIC_Init>
 8000ffc:	4601      	mov	r1, r0
 8000ffe:	b108      	cbz	r0, 8001004 <main+0x2a4>
 8001000:	b672      	cpsid	i
  while (1)
 8001002:	e7fe      	b.n	8001002 <main+0x2a2>
  DAC_ChannelConfTypeDef sConfig = {0};
 8001004:	2230      	movs	r2, #48	; 0x30
 8001006:	a81a      	add	r0, sp, #104	; 0x68
 8001008:	f009 f918 	bl	800a23c <memset>
  hdac1.Instance = DAC1;
 800100c:	481c      	ldr	r0, [pc, #112]	; (8001080 <main+0x320>)
 800100e:	4b1d      	ldr	r3, [pc, #116]	; (8001084 <main+0x324>)
 8001010:	6003      	str	r3, [r0, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001012:	f004 f85f 	bl	80050d4 <HAL_DAC_Init>
 8001016:	b108      	cbz	r0, 800101c <main+0x2bc>
 8001018:	b672      	cpsid	i
  while (1)
 800101a:	e7fe      	b.n	800101a <main+0x2ba>
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 800101c:	2400      	movs	r4, #0
 800101e:	2502      	movs	r5, #2
 8001020:	e9cd 451c 	strd	r4, r5, [sp, #112]	; 0x70
 8001024:	e9cd 451e 	strd	r4, r5, [sp, #120]	; 0x78
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8001028:	2302      	movs	r3, #2
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 800102a:	2200      	movs	r2, #0
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800102c:	4814      	ldr	r0, [pc, #80]	; (8001080 <main+0x320>)
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 800102e:	931a      	str	r3, [sp, #104]	; 0x68
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001030:	a91a      	add	r1, sp, #104	; 0x68
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001032:	2401      	movs	r4, #1
 8001034:	2500      	movs	r5, #0
 8001036:	e9cd 4520 	strd	r4, r5, [sp, #128]	; 0x80
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 800103a:	f8ad 206c 	strh.w	r2, [sp, #108]	; 0x6c
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800103e:	f004 f85f 	bl	8005100 <HAL_DAC_ConfigChannel>
 8001042:	4603      	mov	r3, r0
 8001044:	b320      	cbz	r0, 8001090 <main+0x330>
 8001046:	b672      	cpsid	i
  while (1)
 8001048:	e7fe      	b.n	8001048 <main+0x2e8>
 800104a:	bf00      	nop
 800104c:	f3af 8000 	nop.w
 8001050:	1d500080 	.word	0x1d500080
 8001054:	00000006 	.word	0x00000006
 8001058:	32601000 	.word	0x32601000
 800105c:	0000000c 	.word	0x0000000c
 8001060:	40021000 	.word	0x40021000
 8001064:	48001000 	.word	0x48001000
 8001068:	10110000 	.word	0x10110000
 800106c:	48000400 	.word	0x48000400
 8001070:	0c900008 	.word	0x0c900008
 8001074:	50000100 	.word	0x50000100
 8001078:	200009a0 	.word	0x200009a0
 800107c:	40020c00 	.word	0x40020c00
 8001080:	20000728 	.word	0x20000728
 8001084:	50000800 	.word	0x50000800
 8001088:	20000844 	.word	0x20000844
 800108c:	2000073c 	.word	0x2000073c
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8001090:	48a2      	ldr	r0, [pc, #648]	; (800131c <main+0x5bc>)
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001092:	931d      	str	r3, [sp, #116]	; 0x74
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8001094:	2210      	movs	r2, #16
 8001096:	a91a      	add	r1, sp, #104	; 0x68
 8001098:	f004 f832 	bl	8005100 <HAL_DAC_ConfigChannel>
 800109c:	4603      	mov	r3, r0
 800109e:	b108      	cbz	r0, 80010a4 <main+0x344>
 80010a0:	b672      	cpsid	i
  while (1)
 80010a2:	e7fe      	b.n	80010a2 <main+0x342>
  hi2c3.Instance = I2C3;
 80010a4:	4c9e      	ldr	r4, [pc, #632]	; (8001320 <main+0x5c0>)
 80010a6:	499f      	ldr	r1, [pc, #636]	; (8001324 <main+0x5c4>)
  hi2c3.Init.Timing = 0x00802172;
 80010a8:	4a9f      	ldr	r2, [pc, #636]	; (8001328 <main+0x5c8>)
  hi2c3.Init.OwnAddress1 = 0;
 80010aa:	60a0      	str	r0, [r4, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80010ac:	2601      	movs	r6, #1
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80010ae:	4620      	mov	r0, r4
  hi2c3.Init.Timing = 0x00802172;
 80010b0:	e9c4 1200 	strd	r1, r2, [r4]
  hi2c3.Init.OwnAddress2 = 0;
 80010b4:	e9c4 3304 	strd	r3, r3, [r4, #16]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80010b8:	e9c4 3306 	strd	r3, r3, [r4, #24]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80010bc:	6223      	str	r3, [r4, #32]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80010be:	60e6      	str	r6, [r4, #12]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80010c0:	f004 fb3c 	bl	800573c <HAL_I2C_Init>
 80010c4:	4601      	mov	r1, r0
 80010c6:	b108      	cbz	r0, 80010cc <main+0x36c>
 80010c8:	b672      	cpsid	i
  while (1)
 80010ca:	e7fe      	b.n	80010ca <main+0x36a>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80010cc:	4620      	mov	r0, r4
 80010ce:	f004 fde9 	bl	8005ca4 <HAL_I2CEx_ConfigAnalogFilter>
 80010d2:	4601      	mov	r1, r0
 80010d4:	b108      	cbz	r0, 80010da <main+0x37a>
 80010d6:	b672      	cpsid	i
  while (1)
 80010d8:	e7fe      	b.n	80010d8 <main+0x378>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 80010da:	4620      	mov	r0, r4
 80010dc:	f004 fe0e 	bl	8005cfc <HAL_I2CEx_ConfigDigitalFilter>
 80010e0:	4603      	mov	r3, r0
 80010e2:	b108      	cbz	r0, 80010e8 <main+0x388>
 80010e4:	b672      	cpsid	i
  while (1)
 80010e6:	e7fe      	b.n	80010e6 <main+0x386>
  __HAL_SYSCFG_FASTMODEPLUS_ENABLE(I2C_FASTMODEPLUS_I2C3);
 80010e8:	4990      	ldr	r1, [pc, #576]	; (800132c <main+0x5cc>)
  hopamp1.Instance = OPAMP1;
 80010ea:	4891      	ldr	r0, [pc, #580]	; (8001330 <main+0x5d0>)
  __HAL_SYSCFG_FASTMODEPLUS_ENABLE(I2C_FASTMODEPLUS_I2C3);
 80010ec:	684a      	ldr	r2, [r1, #4]
  hopamp1.Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 80010ee:	6043      	str	r3, [r0, #4]
  __HAL_SYSCFG_FASTMODEPLUS_ENABLE(I2C_FASTMODEPLUS_I2C3);
 80010f0:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80010f4:	604a      	str	r2, [r1, #4]
  hopamp1.Instance = OPAMP1;
 80010f6:	4a8f      	ldr	r2, [pc, #572]	; (8001334 <main+0x5d4>)
 80010f8:	6002      	str	r2, [r0, #0]
  hopamp1.Init.InvertingInput = OPAMP_INVERTINGINPUT_IO0;
 80010fa:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hopamp1.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 80010fe:	6103      	str	r3, [r0, #16]
  hopamp1.Init.InternalOutput = DISABLE;
 8001100:	7503      	strb	r3, [r0, #20]
  hopamp1.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8001102:	6183      	str	r3, [r0, #24]
  hopamp1.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8001104:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_OPAMP_Init(&hopamp1) != HAL_OK)
 8001106:	f004 fe23 	bl	8005d50 <HAL_OPAMP_Init>
 800110a:	4602      	mov	r2, r0
 800110c:	b108      	cbz	r0, 8001112 <main+0x3b2>
 800110e:	b672      	cpsid	i
  while (1)
 8001110:	e7fe      	b.n	8001110 <main+0x3b0>
  hopamp2.Instance = OPAMP2;
 8001112:	4889      	ldr	r0, [pc, #548]	; (8001338 <main+0x5d8>)
 8001114:	4989      	ldr	r1, [pc, #548]	; (800133c <main+0x5dc>)
  hopamp2.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8001116:	6102      	str	r2, [r0, #16]
  hopamp2.Init.InvertingInput = OPAMP_INVERTINGINPUT_IO1;
 8001118:	2720      	movs	r7, #32
  hopamp2.Init.Mode = OPAMP_STANDALONE_MODE;
 800111a:	e9c0 2201 	strd	r2, r2, [r0, #4]
  hopamp2.Init.InternalOutput = DISABLE;
 800111e:	7502      	strb	r2, [r0, #20]
  hopamp2.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8001120:	6182      	str	r2, [r0, #24]
  hopamp2.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8001122:	62c2      	str	r2, [r0, #44]	; 0x2c
  hopamp2.Instance = OPAMP2;
 8001124:	6001      	str	r1, [r0, #0]
  hopamp2.Init.InvertingInput = OPAMP_INVERTINGINPUT_IO1;
 8001126:	60c7      	str	r7, [r0, #12]
  if (HAL_OPAMP_Init(&hopamp2) != HAL_OK)
 8001128:	f004 fe12 	bl	8005d50 <HAL_OPAMP_Init>
 800112c:	4604      	mov	r4, r0
 800112e:	b108      	cbz	r0, 8001134 <main+0x3d4>
 8001130:	b672      	cpsid	i
  while (1)
 8001132:	e7fe      	b.n	8001132 <main+0x3d2>
  htim1.Instance = TIM1;
 8001134:	4d82      	ldr	r5, [pc, #520]	; (8001340 <main+0x5e0>)
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001136:	900c      	str	r0, [sp, #48]	; 0x30
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001138:	4601      	mov	r1, r0
 800113a:	2234      	movs	r2, #52	; 0x34
 800113c:	a81a      	add	r0, sp, #104	; 0x68
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800113e:	e9cd 440d 	strd	r4, r4, [sp, #52]	; 0x34
 8001142:	e9cd 440f 	strd	r4, r4, [sp, #60]	; 0x3c
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001146:	e9cd 4412 	strd	r4, r4, [sp, #72]	; 0x48
 800114a:	e9cd 4414 	strd	r4, r4, [sp, #80]	; 0x50
 800114e:	e9cd 4416 	strd	r4, r4, [sp, #88]	; 0x58
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001152:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
 8001156:	9408      	str	r4, [sp, #32]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001158:	9418      	str	r4, [sp, #96]	; 0x60
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800115a:	f009 f86f 	bl	800a23c <memset>
  htim1.Instance = TIM1;
 800115e:	4979      	ldr	r1, [pc, #484]	; (8001344 <main+0x5e4>)
  htim1.Init.Prescaler = ((TIM_CLOCK_DIVIDER) - 1);
 8001160:	606c      	str	r4, [r5, #4]
  htim1.Init.Period = ((PWM_PERIOD_CYCLES) / 2);
 8001162:	f44f 52a6 	mov.w	r2, #5312	; 0x14c0
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8001166:	f44f 7380 	mov.w	r3, #256	; 0x100
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800116a:	4628      	mov	r0, r5
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800116c:	e9c5 6405 	strd	r6, r4, [r5, #20]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8001170:	e9c5 2303 	strd	r2, r3, [r5, #12]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8001174:	60af      	str	r7, [r5, #8]
  htim1.Instance = TIM1;
 8001176:	6029      	str	r1, [r5, #0]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001178:	f005 fcc8 	bl	8006b0c <HAL_TIM_Base_Init>
 800117c:	b108      	cbz	r0, 8001182 <main+0x422>
 800117e:	b672      	cpsid	i
  while (1)
 8001180:	e7fe      	b.n	8001180 <main+0x420>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001182:	4628      	mov	r0, r5
 8001184:	f005 fd48 	bl	8006c18 <HAL_TIM_PWM_Init>
 8001188:	b108      	cbz	r0, 800118e <main+0x42e>
 800118a:	b672      	cpsid	i
  while (1)
 800118c:	e7fe      	b.n	800118c <main+0x42c>
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 800118e:	2206      	movs	r2, #6
 8001190:	2310      	movs	r3, #16
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8001192:	a90c      	add	r1, sp, #48	; 0x30
 8001194:	4628      	mov	r0, r5
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 8001196:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 800119a:	f005 fdc1 	bl	8006d20 <HAL_TIM_SlaveConfigSynchro>
 800119e:	b108      	cbz	r0, 80011a4 <main+0x444>
 80011a0:	b672      	cpsid	i
  while (1)
 80011a2:	e7fe      	b.n	80011a2 <main+0x442>
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011a4:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80011a6:	4866      	ldr	r0, [pc, #408]	; (8001340 <main+0x5e0>)
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011a8:	930a      	str	r3, [sp, #40]	; 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80011aa:	a908      	add	r1, sp, #32
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 80011ac:	2470      	movs	r4, #112	; 0x70
 80011ae:	2500      	movs	r5, #0
 80011b0:	e9cd 4508 	strd	r4, r5, [sp, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80011b4:	f005 ff70 	bl	8007098 <HAL_TIMEx_MasterConfigSynchronization>
 80011b8:	4602      	mov	r2, r0
 80011ba:	b108      	cbz	r0, 80011c0 <main+0x460>
 80011bc:	b672      	cpsid	i
  while (1)
 80011be:	e7fe      	b.n	80011be <main+0x45e>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80011c0:	2460      	movs	r4, #96	; 0x60
 80011c2:	2500      	movs	r5, #0
 80011c4:	e9cd 4512 	strd	r4, r5, [sp, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80011c8:	485d      	ldr	r0, [pc, #372]	; (8001340 <main+0x5e0>)
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80011ca:	9218      	str	r2, [sp, #96]	; 0x60
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80011cc:	2400      	movs	r4, #0
 80011ce:	2500      	movs	r5, #0
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80011d0:	a912      	add	r1, sp, #72	; 0x48
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80011d2:	e9cd 4514 	strd	r4, r5, [sp, #80]	; 0x50
 80011d6:	e9cd 4516 	strd	r4, r5, [sp, #88]	; 0x58
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80011da:	f005 fe63 	bl	8006ea4 <HAL_TIM_PWM_ConfigChannel>
 80011de:	b108      	cbz	r0, 80011e4 <main+0x484>
 80011e0:	b672      	cpsid	i
  while (1)
 80011e2:	e7fe      	b.n	80011e2 <main+0x482>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80011e4:	4856      	ldr	r0, [pc, #344]	; (8001340 <main+0x5e0>)
 80011e6:	2204      	movs	r2, #4
 80011e8:	a912      	add	r1, sp, #72	; 0x48
 80011ea:	f005 fe5b 	bl	8006ea4 <HAL_TIM_PWM_ConfigChannel>
 80011ee:	b108      	cbz	r0, 80011f4 <main+0x494>
 80011f0:	b672      	cpsid	i
  while (1)
 80011f2:	e7fe      	b.n	80011f2 <main+0x492>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80011f4:	4852      	ldr	r0, [pc, #328]	; (8001340 <main+0x5e0>)
 80011f6:	2208      	movs	r2, #8
 80011f8:	a912      	add	r1, sp, #72	; 0x48
 80011fa:	f005 fe53 	bl	8006ea4 <HAL_TIM_PWM_ConfigChannel>
 80011fe:	b108      	cbz	r0, 8001204 <main+0x4a4>
 8001200:	b672      	cpsid	i
  while (1)
 8001202:	e7fe      	b.n	8001202 <main+0x4a2>
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8001204:	2370      	movs	r3, #112	; 0x70
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001206:	484e      	ldr	r0, [pc, #312]	; (8001340 <main+0x5e0>)
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8001208:	9312      	str	r3, [sp, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800120a:	a912      	add	r1, sp, #72	; 0x48
 800120c:	220c      	movs	r2, #12
 800120e:	f005 fe49 	bl	8006ea4 <HAL_TIM_PWM_ConfigChannel>
 8001212:	4603      	mov	r3, r0
 8001214:	b108      	cbz	r0, 800121a <main+0x4ba>
 8001216:	b672      	cpsid	i
  while (1)
 8001218:	e7fe      	b.n	8001218 <main+0x4b8>
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800121a:	9326      	str	r3, [sp, #152]	; 0x98
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 800121c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001220:	2344      	movs	r3, #68	; 0x44
 8001222:	e9cd 451e 	strd	r4, r5, [sp, #120]	; 0x78
 8001226:	e9cd 4520 	strd	r4, r5, [sp, #128]	; 0x80
 800122a:	e9cd 231c 	strd	r2, r3, [sp, #112]	; 0x70
 800122e:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 8001232:	2205      	movs	r2, #5
 8001234:	2300      	movs	r3, #0
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001236:	4842      	ldr	r0, [pc, #264]	; (8001340 <main+0x5e0>)
 8001238:	a91a      	add	r1, sp, #104	; 0x68
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 800123a:	f44f 6600 	mov.w	r6, #2048	; 0x800
 800123e:	f44f 6780 	mov.w	r7, #1024	; 0x400
 8001242:	2400      	movs	r4, #0
 8001244:	e9cd 4522 	strd	r4, r5, [sp, #136]	; 0x88
 8001248:	e9cd 671a 	strd	r6, r7, [sp, #104]	; 0x68
 800124c:	e9cd 2324 	strd	r2, r3, [sp, #144]	; 0x90
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001250:	f005 ff6a 	bl	8007128 <HAL_TIMEx_ConfigBreakDeadTime>
 8001254:	4605      	mov	r5, r0
 8001256:	b108      	cbz	r0, 800125c <main+0x4fc>
 8001258:	b672      	cpsid	i
  while (1)
 800125a:	e7fe      	b.n	800125a <main+0x4fa>
  huart1.Instance = USART1;
 800125c:	4c3a      	ldr	r4, [pc, #232]	; (8001348 <main+0x5e8>)
  HAL_TIM_MspPostInit(&htim1);
 800125e:	4838      	ldr	r0, [pc, #224]	; (8001340 <main+0x5e0>)
 8001260:	f002 fda6 	bl	8003db0 <HAL_TIM_MspPostInit>
  huart1.Instance = USART1;
 8001264:	4939      	ldr	r1, [pc, #228]	; (800134c <main+0x5ec>)
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001266:	60a5      	str	r5, [r4, #8]
  huart1.Init.BaudRate = 1843200;
 8001268:	f44f 12e1 	mov.w	r2, #1843200	; 0x1c2000
  huart1.Init.Mode = UART_MODE_TX_RX;
 800126c:	230c      	movs	r3, #12
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800126e:	4620      	mov	r0, r4
  huart1.Init.BaudRate = 1843200;
 8001270:	e9c4 1200 	strd	r1, r2, [r4]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001274:	e9c4 5503 	strd	r5, r5, [r4, #12]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001278:	e9c4 5506 	strd	r5, r5, [r4, #24]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800127c:	e9c4 5508 	strd	r5, r5, [r4, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001280:	62a5      	str	r5, [r4, #40]	; 0x28
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001282:	6163      	str	r3, [r4, #20]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001284:	f006 f85a 	bl	800733c <HAL_UART_Init>
 8001288:	4601      	mov	r1, r0
 800128a:	b108      	cbz	r0, 8001290 <main+0x530>
 800128c:	b672      	cpsid	i
  while (1)
 800128e:	e7fe      	b.n	800128e <main+0x52e>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001290:	4620      	mov	r0, r4
 8001292:	f006 fa29 	bl	80076e8 <HAL_UARTEx_SetTxFifoThreshold>
 8001296:	4601      	mov	r1, r0
 8001298:	b108      	cbz	r0, 800129e <main+0x53e>
 800129a:	b672      	cpsid	i
  while (1)
 800129c:	e7fe      	b.n	800129c <main+0x53c>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800129e:	4620      	mov	r0, r4
 80012a0:	f006 fa60 	bl	8007764 <HAL_UARTEx_SetRxFifoThreshold>
 80012a4:	b108      	cbz	r0, 80012aa <main+0x54a>
 80012a6:	b672      	cpsid	i
  while (1)
 80012a8:	e7fe      	b.n	80012a8 <main+0x548>
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80012aa:	4620      	mov	r0, r4
 80012ac:	f006 f9fe 	bl	80076ac <HAL_UARTEx_DisableFifoMode>
 80012b0:	b108      	cbz	r0, 80012b6 <main+0x556>
 80012b2:	b672      	cpsid	i
  while (1)
 80012b4:	e7fe      	b.n	80012b4 <main+0x554>
  MX_MotorControl_Init();
 80012b6:	f000 ff0b 	bl	80020d0 <MX_MotorControl_Init>
  HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 4, 1);
 80012ba:	2201      	movs	r2, #1
 80012bc:	2104      	movs	r1, #4
 80012be:	2018      	movs	r0, #24
 80012c0:	f003 fea2 	bl	8005008 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 80012c4:	2018      	movs	r0, #24
 80012c6:	f003 fed7 	bl	8005078 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 80012ca:	2200      	movs	r2, #0
 80012cc:	4611      	mov	r1, r2
 80012ce:	2019      	movs	r0, #25
 80012d0:	f003 fe9a 	bl	8005008 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80012d4:	2019      	movs	r0, #25
 80012d6:	f003 fecf 	bl	8005078 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(ADC1_2_IRQn, 2, 0);
 80012da:	2200      	movs	r2, #0
 80012dc:	2102      	movs	r1, #2
 80012de:	2012      	movs	r0, #18
 80012e0:	f003 fe92 	bl	8005008 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80012e4:	2012      	movs	r0, #18
 80012e6:	f003 fec7 	bl	8005078 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(USART1_IRQn, 3, 1);
 80012ea:	2201      	movs	r2, #1
 80012ec:	2103      	movs	r1, #3
 80012ee:	2025      	movs	r0, #37	; 0x25
 80012f0:	f003 fe8a 	bl	8005008 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART1_IRQn);
 80012f4:	2025      	movs	r0, #37	; 0x25
 80012f6:	f003 febf 	bl	8005078 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 3, 0);
 80012fa:	2200      	movs	r2, #0
 80012fc:	2103      	movs	r1, #3
 80012fe:	2028      	movs	r0, #40	; 0x28
 8001300:	f003 fe82 	bl	8005008 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001304:	2028      	movs	r0, #40	; 0x28
 8001306:	f003 feb7 	bl	8005078 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800130a:	2200      	movs	r2, #0
 800130c:	200c      	movs	r0, #12
 800130e:	4611      	mov	r1, r2
 8001310:	f003 fe7a 	bl	8005008 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001314:	200c      	movs	r0, #12
 8001316:	f003 feaf 	bl	8005078 <HAL_NVIC_EnableIRQ>
  while (1)
 800131a:	e7fe      	b.n	800131a <main+0x5ba>
 800131c:	20000728 	.word	0x20000728
 8001320:	200006dc 	.word	0x200006dc
 8001324:	40007800 	.word	0x40007800
 8001328:	00802172 	.word	0x00802172
 800132c:	40010000 	.word	0x40010000
 8001330:	200007a8 	.word	0x200007a8
 8001334:	40010300 	.word	0x40010300
 8001338:	200006a0 	.word	0x200006a0
 800133c:	40010304 	.word	0x40010304
 8001340:	200009c8 	.word	0x200009c8
 8001344:	40012c00 	.word	0x40012c00
 8001348:	20000910 	.word	0x20000910
 800134c:	40013800 	.word	0x40013800

08001350 <Error_Handler>:
 8001350:	b672      	cpsid	i
  while (1)
 8001352:	e7fe      	b.n	8001352 <Error_Handler+0x2>

08001354 <MC_StartMotor1>:
  *
  * @retval returns true if the command is successfully executed, false otherwise.
  */
__weak bool MC_StartMotor1(void)
{
	return MCI_StartMotor( pMCI[M1] );
 8001354:	4b01      	ldr	r3, [pc, #4]	; (800135c <MC_StartMotor1+0x8>)
 8001356:	6818      	ldr	r0, [r3, #0]
 8001358:	f000 b83c 	b.w	80013d4 <MCI_StartMotor>
 800135c:	20001d10 	.word	0x20001d10

08001360 <MC_StopMotor1>:
  *
  * @retval returns true if the command is successfully executed, false otherwise.
  */
__weak bool MC_StopMotor1(void)
{
	return MCI_StopMotor( pMCI[M1] );
 8001360:	4b01      	ldr	r3, [pc, #4]	; (8001368 <MC_StopMotor1+0x8>)
 8001362:	6818      	ldr	r0, [r3, #0]
 8001364:	f000 b840 	b.w	80013e8 <MCI_StopMotor>
 8001368:	20001d10 	.word	0x20001d10

0800136c <MC_GetSTMStateMotor1>:
/**
 * @brief returns the current state of Motor 1 state machine
 */
__weak State_t  MC_GetSTMStateMotor1(void)
{
	return MCI_GetSTMState( pMCI[M1] );
 800136c:	4b01      	ldr	r3, [pc, #4]	; (8001374 <MC_GetSTMStateMotor1+0x8>)
 800136e:	6818      	ldr	r0, [r3, #0]
 8001370:	f000 b882 	b.w	8001478 <MCI_GetSTMState>
 8001374:	20001d10 	.word	0x20001d10

08001378 <MCI_Init>:
  * @param  pSTC the speed and torque controller used by the MCI.
  * @param  pFOCVars pointer to FOC vars to be used by MCI.
  * @retval none.
  */
__weak void MCI_Init( MCI_Handle_t * pHandle, STM_Handle_t * pSTM, SpeednTorqCtrl_Handle_t * pSTC, pFOCVars_t pFOCVars )
{
 8001378:	b410      	push	{r4}
  pHandle->pSTM = pSTM;
  pHandle->pSTC = pSTC;
  pHandle->pFOCVars = pFOCVars;

  /* Buffer related initialization */
  pHandle->lastCommand = MCI_NOCOMMANDSYET;
 800137a:	2400      	movs	r4, #0
 800137c:	7304      	strb	r4, [r0, #12]
  pHandle->hFinalSpeed = 0;
 800137e:	81c4      	strh	r4, [r0, #14]
  pHandle->hFinalTorque = 0;
 8001380:	8204      	strh	r4, [r0, #16]
  pHandle->hDurationms = 0;
 8001382:	82c4      	strh	r4, [r0, #22]
  pHandle->CommandState = MCI_BUFFER_EMPTY;
 8001384:	7604      	strb	r4, [r0, #24]
  pHandle->pSTC = pSTC;
 8001386:	e9c0 1200 	strd	r1, r2, [r0]
}
 800138a:	f85d 4b04 	ldr.w	r4, [sp], #4
  pHandle->pFOCVars = pFOCVars;
 800138e:	6083      	str	r3, [r0, #8]
}
 8001390:	4770      	bx	lr
 8001392:	bf00      	nop

08001394 <MCI_ExecSpeedRamp>:
  *         is possible to set 0 to perform an instantaneous change in the
  *         value.
  * @retval none.
  */
__weak void MCI_ExecSpeedRamp( MCI_Handle_t * pHandle,  int16_t hFinalSpeed, uint16_t hDurationms )
{
 8001394:	b410      	push	{r4}
  pHandle->lastCommand = MCI_EXECSPEEDRAMP;
  pHandle->hFinalSpeed = hFinalSpeed;
  pHandle->hDurationms = hDurationms;
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001396:	f240 1301 	movw	r3, #257	; 0x101
  pHandle->lastCommand = MCI_EXECSPEEDRAMP;
 800139a:	2401      	movs	r4, #1
 800139c:	7304      	strb	r4, [r0, #12]
  pHandle->hFinalSpeed = hFinalSpeed;
 800139e:	81c1      	strh	r1, [r0, #14]
  pHandle->LastModalitySetByUser = STC_SPEED_MODE;
}
 80013a0:	f85d 4b04 	ldr.w	r4, [sp], #4
  pHandle->hDurationms = hDurationms;
 80013a4:	82c2      	strh	r2, [r0, #22]
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 80013a6:	8303      	strh	r3, [r0, #24]
}
 80013a8:	4770      	bx	lr
 80013aa:	bf00      	nop

080013ac <MCI_ExecTorqueRamp>:
  *         is possible to set 0 to perform an instantaneous change in the
  *         value.
  * @retval none.
  */
__weak void MCI_ExecTorqueRamp( MCI_Handle_t * pHandle,  int16_t hFinalTorque, uint16_t hDurationms )
{
 80013ac:	b410      	push	{r4}
  pHandle->lastCommand = MCI_EXECTORQUERAMP;
  pHandle->hFinalTorque = hFinalTorque;
  pHandle->hDurationms = hDurationms;
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 80013ae:	2301      	movs	r3, #1
  pHandle->lastCommand = MCI_EXECTORQUERAMP;
 80013b0:	2402      	movs	r4, #2
 80013b2:	7304      	strb	r4, [r0, #12]
  pHandle->hFinalTorque = hFinalTorque;
 80013b4:	8201      	strh	r1, [r0, #16]
  pHandle->LastModalitySetByUser = STC_TORQUE_MODE;
}
 80013b6:	f85d 4b04 	ldr.w	r4, [sp], #4
  pHandle->hDurationms = hDurationms;
 80013ba:	82c2      	strh	r2, [r0, #22]
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 80013bc:	8303      	strh	r3, [r0, #24]
}
 80013be:	4770      	bx	lr

080013c0 <MCI_SetCurrentReferences>:
  * @param  Iqdref current references on qd reference frame in qd_t
  *         format.
  * @retval none.
  */
__weak void MCI_SetCurrentReferences( MCI_Handle_t * pHandle, qd_t Iqdref )
{
 80013c0:	b082      	sub	sp, #8
  pHandle->lastCommand = MCI_SETCURRENTREFERENCES;
 80013c2:	2203      	movs	r2, #3
  pHandle->Iqdref.q = Iqdref.q;
  pHandle->Iqdref.d = Iqdref.d;
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 80013c4:	2301      	movs	r3, #1
  pHandle->Iqdref.q = Iqdref.q;
 80013c6:	f8c0 1012 	str.w	r1, [r0, #18]
  pHandle->lastCommand = MCI_SETCURRENTREFERENCES;
 80013ca:	7302      	strb	r2, [r0, #12]
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 80013cc:	8303      	strh	r3, [r0, #24]
  pHandle->LastModalitySetByUser = STC_TORQUE_MODE;
}
 80013ce:	b002      	add	sp, #8
 80013d0:	4770      	bx	lr
 80013d2:	bf00      	nop

080013d4 <MCI_StartMotor>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval bool It returns true if the command is successfully executed
  *         otherwise it return false.
  */
__weak bool MCI_StartMotor( MCI_Handle_t * pHandle )
{
 80013d4:	b510      	push	{r4, lr}
  bool RetVal = STM_NextState( pHandle->pSTM, IDLE_START );
 80013d6:	2103      	movs	r1, #3
{
 80013d8:	4604      	mov	r4, r0
  bool RetVal = STM_NextState( pHandle->pSTM, IDLE_START );
 80013da:	6800      	ldr	r0, [r0, #0]
 80013dc:	f007 ff0e 	bl	80091fc <STM_NextState>

  if ( RetVal == true )
 80013e0:	b108      	cbz	r0, 80013e6 <MCI_StartMotor+0x12>
  {
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 80013e2:	2301      	movs	r3, #1
 80013e4:	7623      	strb	r3, [r4, #24]
  }

  return RetVal;
}
 80013e6:	bd10      	pop	{r4, pc}

080013e8 <MCI_StopMotor>:
  * @retval bool It returns true if the command is successfully executed
  *         otherwise it return false.
  */
__weak bool MCI_StopMotor( MCI_Handle_t * pHandle )
{
  return STM_NextState( pHandle->pSTM, ANY_STOP );
 80013e8:	6800      	ldr	r0, [r0, #0]
 80013ea:	2107      	movs	r1, #7
 80013ec:	f007 bf06 	b.w	80091fc <STM_NextState>

080013f0 <MCI_FaultAcknowledged>:
  * @retval bool It returns true if the command is successfully executed
  *         otherwise it return false.
  */
__weak bool MCI_FaultAcknowledged( MCI_Handle_t * pHandle )
{
  return STM_FaultAcknowledged( pHandle->pSTM );
 80013f0:	6800      	ldr	r0, [r0, #0]
 80013f2:	f007 bf79 	b.w	80092e8 <STM_FaultAcknowledged>
 80013f6:	bf00      	nop

080013f8 <MCI_EncoderAlign>:
  * @retval bool It returns true if the command is successfully executed
  *         otherwise it return false.
  */
__weak bool MCI_EncoderAlign( MCI_Handle_t * pHandle )
{
  return STM_NextState( pHandle->pSTM, IDLE_ALIGNMENT );
 80013f8:	6800      	ldr	r0, [r0, #0]
 80013fa:	2101      	movs	r1, #1
 80013fc:	f007 befe 	b.w	80091fc <STM_NextState>

08001400 <MCI_ExecBufferedCommands>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval none.
  */
__weak void MCI_ExecBufferedCommands( MCI_Handle_t * pHandle )
{
  if ( pHandle != MC_NULL )
 8001400:	b178      	cbz	r0, 8001422 <MCI_ExecBufferedCommands+0x22>
{
 8001402:	b510      	push	{r4, lr}
  {
    if ( pHandle->CommandState == MCI_COMMAND_NOT_ALREADY_EXECUTED )
 8001404:	7e03      	ldrb	r3, [r0, #24]
 8001406:	2b01      	cmp	r3, #1
 8001408:	4604      	mov	r4, r0
 800140a:	d000      	beq.n	800140e <MCI_ExecBufferedCommands+0xe>
      {
        pHandle->CommandState = MCI_COMMAND_EXECUTED_UNSUCCESFULLY;
      }
    }
  }
}
 800140c:	bd10      	pop	{r4, pc}
      switch ( pHandle->lastCommand )
 800140e:	7b01      	ldrb	r1, [r0, #12]
 8001410:	2902      	cmp	r1, #2
 8001412:	d020      	beq.n	8001456 <MCI_ExecBufferedCommands+0x56>
 8001414:	2903      	cmp	r1, #3
 8001416:	d005      	beq.n	8001424 <MCI_ExecBufferedCommands+0x24>
 8001418:	2901      	cmp	r1, #1
 800141a:	d00c      	beq.n	8001436 <MCI_ExecBufferedCommands+0x36>
        pHandle->CommandState = MCI_COMMAND_EXECUTED_UNSUCCESFULLY;
 800141c:	2303      	movs	r3, #3
 800141e:	7623      	strb	r3, [r4, #24]
}
 8001420:	bd10      	pop	{r4, pc}
 8001422:	4770      	bx	lr
          pHandle->pFOCVars->bDriveInput = EXTERNAL;
 8001424:	6882      	ldr	r2, [r0, #8]
 8001426:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
          pHandle->pFOCVars->Iqdref = pHandle->Iqdref;
 800142a:	f8d0 3012 	ldr.w	r3, [r0, #18]
 800142e:	6113      	str	r3, [r2, #16]
        pHandle->CommandState = MCI_COMMAND_EXECUTED_SUCCESFULLY;
 8001430:	2302      	movs	r3, #2
 8001432:	7623      	strb	r3, [r4, #24]
}
 8001434:	bd10      	pop	{r4, pc}
          pHandle->pFOCVars->bDriveInput = INTERNAL;
 8001436:	6883      	ldr	r3, [r0, #8]
 8001438:	2200      	movs	r2, #0
 800143a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          STC_SetControlMode( pHandle->pSTC, STC_SPEED_MODE );
 800143e:	6840      	ldr	r0, [r0, #4]
 8001440:	f007 fe1c 	bl	800907c <STC_SetControlMode>
          commandHasBeenExecuted = STC_ExecRamp( pHandle->pSTC, pHandle->hFinalSpeed, pHandle->hDurationms );
 8001444:	8ae2      	ldrh	r2, [r4, #22]
 8001446:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800144a:	6860      	ldr	r0, [r4, #4]
 800144c:	f007 fe1a 	bl	8009084 <STC_ExecRamp>
      if ( commandHasBeenExecuted )
 8001450:	2800      	cmp	r0, #0
 8001452:	d0e3      	beq.n	800141c <MCI_ExecBufferedCommands+0x1c>
 8001454:	e7ec      	b.n	8001430 <MCI_ExecBufferedCommands+0x30>
          pHandle->pFOCVars->bDriveInput = INTERNAL;
 8001456:	6883      	ldr	r3, [r0, #8]
 8001458:	2100      	movs	r1, #0
 800145a:	f883 1024 	strb.w	r1, [r3, #36]	; 0x24
          STC_SetControlMode( pHandle->pSTC, STC_TORQUE_MODE );
 800145e:	6840      	ldr	r0, [r0, #4]
 8001460:	f007 fe0c 	bl	800907c <STC_SetControlMode>
          commandHasBeenExecuted = STC_ExecRamp( pHandle->pSTC, pHandle->hFinalTorque, pHandle->hDurationms );
 8001464:	8ae2      	ldrh	r2, [r4, #22]
 8001466:	f9b4 1010 	ldrsh.w	r1, [r4, #16]
 800146a:	6860      	ldr	r0, [r4, #4]
 800146c:	f007 fe0a 	bl	8009084 <STC_ExecRamp>
      if ( commandHasBeenExecuted )
 8001470:	2800      	cmp	r0, #0
 8001472:	d0d3      	beq.n	800141c <MCI_ExecBufferedCommands+0x1c>
 8001474:	e7dc      	b.n	8001430 <MCI_ExecBufferedCommands+0x30>
 8001476:	bf00      	nop

08001478 <MCI_GetSTMState>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval State_t It returns the current state of the related pSTM object.
  */
__weak State_t  MCI_GetSTMState( MCI_Handle_t * pHandle )
{
  return STM_GetState( pHandle->pSTM );
 8001478:	6800      	ldr	r0, [r0, #0]
 800147a:	f007 bf33 	b.w	80092e4 <STM_GetState>
 800147e:	bf00      	nop

08001480 <MCI_GetControlMode>:
  *         these two values: STC_TORQUE_MODE or STC_SPEED_MODE.
  */
__weak STC_Modality_t MCI_GetControlMode( MCI_Handle_t * pHandle )
{
  return pHandle->LastModalitySetByUser;
}
 8001480:	7e40      	ldrb	r0, [r0, #25]
 8001482:	4770      	bx	lr

08001484 <MCI_GetImposedMotorDirection>:
  */
__weak int16_t MCI_GetImposedMotorDirection( MCI_Handle_t * pHandle )
{
  int16_t retVal = 1;

  switch ( pHandle->lastCommand )
 8001484:	7b03      	ldrb	r3, [r0, #12]
 8001486:	2b02      	cmp	r3, #2
 8001488:	d005      	beq.n	8001496 <MCI_GetImposedMotorDirection+0x12>
 800148a:	2b03      	cmp	r3, #3
 800148c:	d013      	beq.n	80014b6 <MCI_GetImposedMotorDirection+0x32>
 800148e:	2b01      	cmp	r3, #1
 8001490:	d009      	beq.n	80014a6 <MCI_GetImposedMotorDirection+0x22>
 8001492:	2001      	movs	r0, #1
      break;
    default:
      break;
  }
  return retVal;
}
 8001494:	4770      	bx	lr
      if ( pHandle->hFinalTorque < 0 )
 8001496:	f9b0 3010 	ldrsh.w	r3, [r0, #16]
 800149a:	2b00      	cmp	r3, #0
        retVal = -1;
 800149c:	bfac      	ite	ge
 800149e:	2001      	movge	r0, #1
 80014a0:	f04f 30ff 	movlt.w	r0, #4294967295
 80014a4:	4770      	bx	lr
      if ( pHandle->hFinalSpeed < 0 )
 80014a6:	f9b0 300e 	ldrsh.w	r3, [r0, #14]
 80014aa:	2b00      	cmp	r3, #0
        retVal = -1;
 80014ac:	bfac      	ite	ge
 80014ae:	2001      	movge	r0, #1
 80014b0:	f04f 30ff 	movlt.w	r0, #4294967295
 80014b4:	4770      	bx	lr
      if ( pHandle->Iqdref.q < 0 )
 80014b6:	f9b0 3012 	ldrsh.w	r3, [r0, #18]
 80014ba:	2b00      	cmp	r3, #0
        retVal = -1;
 80014bc:	bfac      	ite	ge
 80014be:	2001      	movge	r0, #1
 80014c0:	f04f 30ff 	movlt.w	r0, #4294967295
 80014c4:	4770      	bx	lr
 80014c6:	bf00      	nop

080014c8 <MCI_GetLastRampFinalSpeed>:
  *         of HZ.
  */
__weak int16_t MCI_GetLastRampFinalSpeed( MCI_Handle_t * pHandle )
 {
   return  pHandle->hFinalSpeed;
 }
 80014c8:	f9b0 000e 	ldrsh.w	r0, [r0, #14]
 80014cc:	4770      	bx	lr
 80014ce:	bf00      	nop

080014d0 <MCI_GetLastRampFinalTorque>:
  * @retval int16_t last ramp final torque sent by the user expressed in digit
  */
__weak int16_t MCI_GetLastRampFinalTorque( MCI_Handle_t * pHandle )
{
    return pHandle->hFinalTorque;
}
 80014d0:	f9b0 0010 	ldrsh.w	r0, [r0, #16]
 80014d4:	4770      	bx	lr
 80014d6:	bf00      	nop

080014d8 <MCI_GetLastRampFinalDuration>:
  * @retval uint16_t last ramp final torque sent by the user expressed in digit
  */
__weak uint16_t MCI_GetLastRampFinalDuration( MCI_Handle_t * pHandle )
{
    return pHandle->hDurationms;
}
 80014d8:	8ac0      	ldrh	r0, [r0, #22]
 80014da:	4770      	bx	lr

080014dc <MCI_StopRamp>:
  * @brief  Stop the execution of ongoing ramp.
  * @param  pHandle Pointer on the component instance to work on.
  */
__weak void MCI_StopRamp( MCI_Handle_t * pHandle)
{
   STC_StopRamp( pHandle->pSTC );
 80014dc:	6840      	ldr	r0, [r0, #4]
 80014de:	f007 be19 	b.w	8009114 <STC_StopRamp>
 80014e2:	bf00      	nop

080014e4 <MCI_GetAvrgMecSpeedUnit>:
  *         the unit defined by #SPEED_UNIT and related to the sensor actually
  *         used by FOC algorithm
  * @param  pHandle Pointer on the component instance to work on.
  */
__weak int16_t MCI_GetAvrgMecSpeedUnit( MCI_Handle_t * pHandle )
{
 80014e4:	b508      	push	{r3, lr}
  SpeednPosFdbk_Handle_t * SpeedSensor = STC_GetSpeedSensor( pHandle->pSTC );
 80014e6:	6840      	ldr	r0, [r0, #4]
 80014e8:	f007 fdae 	bl	8009048 <STC_GetSpeedSensor>

  return ( SPD_GetAvrgMecSpeedUnit( SpeedSensor ) );
}
 80014ec:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  return ( SPD_GetAvrgMecSpeedUnit( SpeedSensor ) );
 80014f0:	f007 bd56 	b.w	8008fa0 <SPD_GetAvrgMecSpeedUnit>

080014f4 <MCI_GetMecSpeedRefUnit>:
  * @param  pHandle Pointer on the component instance to work on.
  *
  */
__weak int16_t MCI_GetMecSpeedRefUnit( MCI_Handle_t * pHandle )
{
  return ( STC_GetMecSpeedRefUnit( pHandle->pSTC ) );
 80014f4:	6840      	ldr	r0, [r0, #4]
 80014f6:	f007 bdb1 	b.w	800905c <STC_GetMecSpeedRefUnit>
 80014fa:	bf00      	nop

080014fc <MCI_GetIab>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval ab_t Stator current Iab
  */
__weak ab_t MCI_GetIab( MCI_Handle_t * pHandle )
{
  return ( pHandle->pFOCVars->Iab );
 80014fc:	6882      	ldr	r2, [r0, #8]
 80014fe:	6810      	ldr	r0, [r2, #0]
 8001500:	2300      	movs	r3, #0
 8001502:	b282      	uxth	r2, r0
 8001504:	f362 030f 	bfi	r3, r2, #0, #16
 8001508:	0c00      	lsrs	r0, r0, #16
 800150a:	f360 431f 	bfi	r3, r0, #16, #16
{
 800150e:	b082      	sub	sp, #8
}
 8001510:	4618      	mov	r0, r3
 8001512:	b002      	add	sp, #8
 8001514:	4770      	bx	lr
 8001516:	bf00      	nop

08001518 <MCI_GetIalphabeta>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval alphabeta_t Stator current Ialphabeta
  */
__weak alphabeta_t MCI_GetIalphabeta( MCI_Handle_t * pHandle )
{
  return ( pHandle->pFOCVars->Ialphabeta );
 8001518:	6882      	ldr	r2, [r0, #8]
 800151a:	6850      	ldr	r0, [r2, #4]
 800151c:	2300      	movs	r3, #0
 800151e:	b282      	uxth	r2, r0
 8001520:	f362 030f 	bfi	r3, r2, #0, #16
 8001524:	0c00      	lsrs	r0, r0, #16
 8001526:	f360 431f 	bfi	r3, r0, #16, #16
{
 800152a:	b082      	sub	sp, #8
}
 800152c:	4618      	mov	r0, r3
 800152e:	b002      	add	sp, #8
 8001530:	4770      	bx	lr
 8001532:	bf00      	nop

08001534 <MCI_GetIqd>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval qd_t Stator current Iqd
  */
__weak qd_t MCI_GetIqd( MCI_Handle_t * pHandle )
{
  return ( pHandle->pFOCVars->Iqd );
 8001534:	6882      	ldr	r2, [r0, #8]
 8001536:	68d0      	ldr	r0, [r2, #12]
 8001538:	2300      	movs	r3, #0
 800153a:	b282      	uxth	r2, r0
 800153c:	f362 030f 	bfi	r3, r2, #0, #16
 8001540:	0c00      	lsrs	r0, r0, #16
 8001542:	f360 431f 	bfi	r3, r0, #16, #16
{
 8001546:	b082      	sub	sp, #8
}
 8001548:	4618      	mov	r0, r3
 800154a:	b002      	add	sp, #8
 800154c:	4770      	bx	lr
 800154e:	bf00      	nop

08001550 <MCI_GetIqdref>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval qd_t Stator current Iqdref
  */
__weak qd_t MCI_GetIqdref( MCI_Handle_t * pHandle )
{
  return ( pHandle->pFOCVars->Iqdref );
 8001550:	6882      	ldr	r2, [r0, #8]
 8001552:	6910      	ldr	r0, [r2, #16]
 8001554:	2300      	movs	r3, #0
 8001556:	b282      	uxth	r2, r0
 8001558:	f362 030f 	bfi	r3, r2, #0, #16
 800155c:	0c00      	lsrs	r0, r0, #16
 800155e:	f360 431f 	bfi	r3, r0, #16, #16
{
 8001562:	b082      	sub	sp, #8
}
 8001564:	4618      	mov	r0, r3
 8001566:	b002      	add	sp, #8
 8001568:	4770      	bx	lr
 800156a:	bf00      	nop

0800156c <MCI_GetVqd>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval qd_t Stator current Vqd
  */
__weak qd_t MCI_GetVqd( MCI_Handle_t * pHandle )
{
  return ( pHandle->pFOCVars->Vqd );
 800156c:	6882      	ldr	r2, [r0, #8]
 800156e:	f8d2 0016 	ldr.w	r0, [r2, #22]
 8001572:	2300      	movs	r3, #0
 8001574:	b282      	uxth	r2, r0
 8001576:	f362 030f 	bfi	r3, r2, #0, #16
 800157a:	0c00      	lsrs	r0, r0, #16
 800157c:	f360 431f 	bfi	r3, r0, #16, #16
{
 8001580:	b082      	sub	sp, #8
}
 8001582:	4618      	mov	r0, r3
 8001584:	b002      	add	sp, #8
 8001586:	4770      	bx	lr

08001588 <MCI_GetValphabeta>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval alphabeta_t Stator current Valphabeta
  */
__weak alphabeta_t MCI_GetValphabeta( MCI_Handle_t * pHandle )
{
  return ( pHandle->pFOCVars->Valphabeta );
 8001588:	6882      	ldr	r2, [r0, #8]
 800158a:	f8d2 001a 	ldr.w	r0, [r2, #26]
 800158e:	2300      	movs	r3, #0
 8001590:	b282      	uxth	r2, r0
 8001592:	f362 030f 	bfi	r3, r2, #0, #16
 8001596:	0c00      	lsrs	r0, r0, #16
 8001598:	f360 431f 	bfi	r3, r0, #16, #16
{
 800159c:	b082      	sub	sp, #8
}
 800159e:	4618      	mov	r0, r3
 80015a0:	b002      	add	sp, #8
 80015a2:	4770      	bx	lr

080015a4 <MCI_GetTeref>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval int16_t Teref
  */
__weak int16_t MCI_GetTeref( MCI_Handle_t * pHandle )
{
  return ( pHandle->pFOCVars->hTeref );
 80015a4:	6883      	ldr	r3, [r0, #8]
}
 80015a6:	f9b3 001e 	ldrsh.w	r0, [r3, #30]
 80015aa:	4770      	bx	lr

080015ac <MCI_Clear_Iqdref>:
  * @brief  It re-initializes Iqdref variables with their default values.
  * @param  pHandle Pointer on the component instance to work on.
  * @retval none
  */
__weak void MCI_Clear_Iqdref( MCI_Handle_t * pHandle )
{
 80015ac:	b510      	push	{r4, lr}
  pHandle->pFOCVars->Iqdref = STC_GetDefaultIqdref( pHandle->pSTC );
 80015ae:	e9d0 0401 	ldrd	r0, r4, [r0, #4]
 80015b2:	f007 fde9 	bl	8009188 <STC_GetDefaultIqdref>
 80015b6:	f3c0 430f 	ubfx	r3, r0, #16, #16
 80015ba:	8220      	strh	r0, [r4, #16]
 80015bc:	8263      	strh	r3, [r4, #18]
}
 80015be:	bd10      	pop	{r4, pc}

080015c0 <MCM_Clarke>:
  *                       beta = -(2*b+a)/sqrt(3)
  * @param  Input: stator values a and b in ab_t format
  * @retval Stator values alpha and beta in alphabeta_t format
  */
__weak alphabeta_t MCM_Clarke( ab_t Input  )
{
 80015c0:	b203      	sxth	r3, r0
  /* qIalpha = qIas*/
  Output.alpha = Input.a;

  a_divSQRT3_tmp = divSQRT_3 * ( int32_t )Input.a;

  b_divSQRT3_tmp = divSQRT_3 * ( int32_t )Input.b;
 80015c2:	f644 11e6 	movw	r1, #18918	; 0x49e6
 80015c6:	f3c0 400f 	ubfx	r0, r0, #16, #16
  a_divSQRT3_tmp = divSQRT_3 * ( int32_t )Input.a;
 80015ca:	fb13 f201 	smulbb	r2, r3, r1
  b_divSQRT3_tmp = divSQRT_3 * ( int32_t )Input.b;
 80015ce:	fb10 f101 	smulbb	r1, r0, r1
#else
  /* WARNING: the below instruction is not MISRA compliant, user should verify
    that Cortex-M3 assembly instruction ASR (arithmetic shift right) is used by
    the compiler to perform the shift (instead of LSR logical shift right) */

  wbeta_tmp = ( -( a_divSQRT3_tmp ) - ( b_divSQRT3_tmp ) -
 80015d2:	4250      	negs	r0, r2
 80015d4:	eba0 0041 	sub.w	r0, r0, r1, lsl #1
                 ( b_divSQRT3_tmp ) ) >> 15;
#endif

  /* Check saturation of Ibeta */
  if ( wbeta_tmp > INT16_MAX )
 80015d8:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
{
 80015dc:	b084      	sub	sp, #16
  if ( wbeta_tmp > INT16_MAX )
 80015de:	da05      	bge.n	80015ec <MCM_Clarke+0x2c>
 80015e0:	13c1      	asrs	r1, r0, #15
  {
    hbeta_tmp = INT16_MAX;
  }
  else if ( wbeta_tmp < ( -32768 ) )
 80015e2:	f511 4f00 	cmn.w	r1, #32768	; 0x8000
 80015e6:	da0c      	bge.n	8001602 <MCM_Clarke+0x42>
 80015e8:	4a09      	ldr	r2, [pc, #36]	; (8001610 <MCM_Clarke+0x50>)
 80015ea:	e001      	b.n	80015f0 <MCM_Clarke+0x30>
 80015ec:	f647 72ff 	movw	r2, #32767	; 0x7fff
  if ( Output.beta == ( int16_t )( -32768 ) )
  {
    Output.beta = -32767;
  }

  return ( Output );
 80015f0:	b29b      	uxth	r3, r3
 80015f2:	2000      	movs	r0, #0
 80015f4:	b292      	uxth	r2, r2
 80015f6:	f363 000f 	bfi	r0, r3, #0, #16
 80015fa:	f362 401f 	bfi	r0, r2, #16, #16
}
 80015fe:	b004      	add	sp, #16
 8001600:	4770      	bx	lr
    hbeta_tmp = ( int16_t )( wbeta_tmp );
 8001602:	4803      	ldr	r0, [pc, #12]	; (8001610 <MCM_Clarke+0x50>)
 8001604:	b20a      	sxth	r2, r1
 8001606:	4282      	cmp	r2, r0
 8001608:	bfb8      	it	lt
 800160a:	4602      	movlt	r2, r0
 800160c:	e7f0      	b.n	80015f0 <MCM_Clarke+0x30>
 800160e:	bf00      	nop
 8001610:	ffff8001 	.word	0xffff8001

08001614 <MCM_Trig_Functions>:
    uint32_t CordicRdata;
    Trig_Components Components;
  } CosSin;

  /* Configure CORDIC */
  WRITE_REG(CORDIC->CSR, CORDIC_CONFIG_COSINE);
 8001614:	4b09      	ldr	r3, [pc, #36]	; (800163c <MCM_Trig_Functions+0x28>)
  LL_CORDIC_WriteData(CORDIC, 0x7FFF0000 + (uint32_t) hAngle);
 8001616:	f100 40ff 	add.w	r0, r0, #2139095040	; 0x7f800000
 800161a:	f500 00fe 	add.w	r0, r0, #8323072	; 0x7f0000
  WRITE_REG(CORDIC->CSR, CORDIC_CONFIG_COSINE);
 800161e:	f04f 1260 	mov.w	r2, #6291552	; 0x600060
 8001622:	601a      	str	r2, [r3, #0]
  * @param  InData 0 .. 0xFFFFFFFF : 32-bit value to be provided as input data for CORDIC processing.
  * @retval None
  */
__STATIC_INLINE void LL_CORDIC_WriteData(CORDIC_TypeDef *CORDICx, uint32_t InData)
{
  WRITE_REG(CORDICx->WDATA, InData);
 8001624:	6058      	str	r0, [r3, #4]
  * @param  CORDICx CORDIC Instance
  * @retval 32-bit output data of CORDIC processing.
  */
__STATIC_INLINE uint32_t LL_CORDIC_ReadData(CORDIC_TypeDef *CORDICx)
{
  return (uint32_t)(READ_REG(CORDICx->RDATA));
 8001626:	689b      	ldr	r3, [r3, #8]
  /* Read angle */
  CosSin.CordicRdata = LL_CORDIC_ReadData(CORDIC);
  return (CosSin.Components);
 8001628:	2000      	movs	r0, #0
 800162a:	b29a      	uxth	r2, r3
 800162c:	f362 000f 	bfi	r0, r2, #0, #16
 8001630:	0c1b      	lsrs	r3, r3, #16
{
 8001632:	b082      	sub	sp, #8
  return (CosSin.Components);
 8001634:	f363 401f 	bfi	r0, r3, #16, #16

}
 8001638:	b002      	add	sp, #8
 800163a:	4770      	bx	lr
 800163c:	40020c00 	.word	0x40020c00

08001640 <MCM_Park>:
{
 8001640:	b570      	push	{r4, r5, r6, lr}
 8001642:	b084      	sub	sp, #16
 8001644:	4605      	mov	r5, r0
 8001646:	9001      	str	r0, [sp, #4]
 8001648:	4606      	mov	r6, r0
  Local_Vector_Components = MCM_Trig_Functions( Theta );
 800164a:	4608      	mov	r0, r1
 800164c:	f7ff ffe2 	bl	8001614 <MCM_Trig_Functions>
 8001650:	b22d      	sxth	r5, r5
 8001652:	b204      	sxth	r4, r0
 8001654:	1436      	asrs	r6, r6, #16
 8001656:	1400      	asrs	r0, r0, #16
  q_tmp_1 = Input.alpha * ( int32_t )Local_Vector_Components.hCos;
 8001658:	fb05 f204 	mul.w	r2, r5, r4
  wqd_tmp = ( q_tmp_1 - q_tmp_2 ) >> 15;
 800165c:	fb06 2210 	mls	r2, r6, r0, r2
  if ( wqd_tmp > INT16_MAX )
 8001660:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8001664:	da12      	bge.n	800168c <MCM_Park+0x4c>
 8001666:	13d3      	asrs	r3, r2, #15
  else if ( wqd_tmp < ( -32768 ) )
 8001668:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 800166c:	4914      	ldr	r1, [pc, #80]	; (80016c0 <MCM_Park+0x80>)
 800166e:	da21      	bge.n	80016b4 <MCM_Park+0x74>
  d_tmp_2 = Input.beta * ( int32_t )Local_Vector_Components.hCos;
 8001670:	fb04 f406 	mul.w	r4, r4, r6
  wqd_tmp = ( d_tmp_1 + d_tmp_2 ) >> 15;
 8001674:	fb05 4000 	mla	r0, r5, r0, r4
  if ( wqd_tmp > INT16_MAX )
 8001678:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  wqd_tmp = ( d_tmp_1 + d_tmp_2 ) >> 15;
 800167c:	ea4f 32e0 	mov.w	r2, r0, asr #15
  if ( wqd_tmp > INT16_MAX )
 8001680:	da07      	bge.n	8001692 <MCM_Park+0x52>
  else if ( wqd_tmp < ( -32768 ) )
 8001682:	f512 4f00 	cmn.w	r2, #32768	; 0x8000
 8001686:	da0f      	bge.n	80016a8 <MCM_Park+0x68>
 8001688:	4b0d      	ldr	r3, [pc, #52]	; (80016c0 <MCM_Park+0x80>)
 800168a:	e004      	b.n	8001696 <MCM_Park+0x56>
 800168c:	f647 71ff 	movw	r1, #32767	; 0x7fff
 8001690:	e7ee      	b.n	8001670 <MCM_Park+0x30>
 8001692:	f647 73ff 	movw	r3, #32767	; 0x7fff
  return ( Output );
 8001696:	b28a      	uxth	r2, r1
 8001698:	2000      	movs	r0, #0
 800169a:	b29b      	uxth	r3, r3
 800169c:	f362 000f 	bfi	r0, r2, #0, #16
 80016a0:	f363 401f 	bfi	r0, r3, #16, #16
}
 80016a4:	b004      	add	sp, #16
 80016a6:	bd70      	pop	{r4, r5, r6, pc}
    hqd_tmp = ( int16_t )( wqd_tmp );
 80016a8:	4805      	ldr	r0, [pc, #20]	; (80016c0 <MCM_Park+0x80>)
 80016aa:	b213      	sxth	r3, r2
 80016ac:	4283      	cmp	r3, r0
 80016ae:	bfb8      	it	lt
 80016b0:	4603      	movlt	r3, r0
 80016b2:	e7f0      	b.n	8001696 <MCM_Park+0x56>
    hqd_tmp = ( int16_t )( wqd_tmp );
 80016b4:	b21a      	sxth	r2, r3
 80016b6:	4291      	cmp	r1, r2
 80016b8:	bfb8      	it	lt
 80016ba:	4611      	movlt	r1, r2
 80016bc:	e7d8      	b.n	8001670 <MCM_Park+0x30>
 80016be:	bf00      	nop
 80016c0:	ffff8001 	.word	0xffff8001

080016c4 <MCM_Rev_Park>:
{
 80016c4:	b530      	push	{r4, r5, lr}
 80016c6:	b085      	sub	sp, #20
 80016c8:	4604      	mov	r4, r0
 80016ca:	9001      	str	r0, [sp, #4]
 80016cc:	4605      	mov	r5, r0
  Local_Vector_Components = MCM_Trig_Functions( Theta );
 80016ce:	4608      	mov	r0, r1
 80016d0:	f7ff ffa0 	bl	8001614 <MCM_Trig_Functions>
 80016d4:	142d      	asrs	r5, r5, #16
 80016d6:	1403      	asrs	r3, r0, #16
 80016d8:	b224      	sxth	r4, r4
  alpha_tmp2 = Input.d * ( int32_t )Local_Vector_Components.hSin;
 80016da:	fb05 f203 	mul.w	r2, r5, r3
  Local_Vector_Components = MCM_Trig_Functions( Theta );
 80016de:	b200      	sxth	r0, r0
  Output.alpha = ( int16_t )( ( ( alpha_tmp1 ) + ( alpha_tmp2 ) ) >> 15 );
 80016e0:	fb04 2200 	mla	r2, r4, r0, r2
  beta_tmp2 = Input.d * ( int32_t )Local_Vector_Components.hCos;
 80016e4:	fb00 f005 	mul.w	r0, r0, r5
  Output.beta = ( int16_t )( ( beta_tmp2 - beta_tmp1 ) >> 15 );
 80016e8:	fb04 0313 	mls	r3, r4, r3, r0
  return ( Output );
 80016ec:	f3c2 32cf 	ubfx	r2, r2, #15, #16
 80016f0:	2000      	movs	r0, #0
 80016f2:	f3c3 33cf 	ubfx	r3, r3, #15, #16
 80016f6:	f362 000f 	bfi	r0, r2, #0, #16
 80016fa:	f363 401f 	bfi	r0, r3, #16, #16
}
 80016fe:	b005      	add	sp, #20
 8001700:	bd30      	pop	{r4, r5, pc}
 8001702:	bf00      	nop

08001704 <MCM_Sqrt>:
  */
__weak int32_t MCM_Sqrt( int32_t wInput )
{
  int32_t wtemprootnew;

  if ( wInput > 0 )
 8001704:	2800      	cmp	r0, #0
 8001706:	dd09      	ble.n	800171c <MCM_Sqrt+0x18>
 8001708:	b672      	cpsid	i
  {

    /* disable Irq as sqrt is used in MF and HF task */
    __disable_irq();
    /* Configure CORDIC */
    WRITE_REG(CORDIC->CSR, CORDIC_CONFIG_SQRT);
 800170a:	4b05      	ldr	r3, [pc, #20]	; (8001720 <MCM_Sqrt+0x1c>)
 800170c:	f240 1269 	movw	r2, #361	; 0x169
 8001710:	601a      	str	r2, [r3, #0]
  WRITE_REG(CORDICx->WDATA, InData);
 8001712:	6058      	str	r0, [r3, #4]
  return (uint32_t)(READ_REG(CORDICx->RDATA));
 8001714:	6898      	ldr	r0, [r3, #8]
    LL_CORDIC_WriteData(CORDIC, (uint32_t) (wInput));
    /* Read sqrt and return */
    wtemprootnew = ((int32_t) (LL_CORDIC_ReadData(CORDIC))>>15);
 8001716:	13c0      	asrs	r0, r0, #15
  __ASM volatile ("cpsie i" : : : "memory");
 8001718:	b662      	cpsie	i
}
 800171a:	4770      	bx	lr
	__enable_irq();

  }
  else
  {
    wtemprootnew = ( int32_t )0;
 800171c:	2000      	movs	r0, #0
  }

  return ( wtemprootnew );
}
 800171e:	4770      	bx	lr
 8001720:	40020c00 	.word	0x40020c00

08001724 <FOC_Clear>:
  *         It does not clear speed sensor.
  * @param  bMotor related motor it can be M1 or M2
  * @retval none
  */
__weak void FOC_Clear(uint8_t bMotor)
{
 8001724:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001726:	eb00 01c0 	add.w	r1, r0, r0, lsl #3
  /* USER CODE END FOC_Clear 0 */
  ab_t NULL_ab = {(int16_t)0, (int16_t)0};
  qd_t NULL_qd = {(int16_t)0, (int16_t)0};
  alphabeta_t NULL_alphabeta = {(int16_t)0, (int16_t)0};

  FOCVars[bMotor].Iab = NULL_ab;
 800172a:	4b1b      	ldr	r3, [pc, #108]	; (8001798 <FOC_Clear+0x74>)
 800172c:	eb00 0141 	add.w	r1, r0, r1, lsl #1
 8001730:	eb03 0c41 	add.w	ip, r3, r1, lsl #1
  FOCVars[bMotor].Ialphabeta = NULL_alphabeta;
 8001734:	004a      	lsls	r2, r1, #1
  FOCVars[bMotor].Iab = NULL_ab;
 8001736:	2500      	movs	r5, #0
{
 8001738:	4604      	mov	r4, r0
  FOCVars[bMotor].Iqd = NULL_qd;
 800173a:	f102 070c 	add.w	r7, r2, #12
  FOCVars[bMotor].Iqdref = NULL_qd;
  FOCVars[bMotor].hTeref = (int16_t)0;
 800173e:	2626      	movs	r6, #38	; 0x26
  FOCVars[bMotor].Vqd = NULL_qd;
 8001740:	3216      	adds	r2, #22
  FOCVars[bMotor].Iab = NULL_ab;
 8001742:	f843 5011 	str.w	r5, [r3, r1, lsl #1]
  FOCVars[bMotor].Iqd = NULL_qd;
 8001746:	eb07 0e03 	add.w	lr, r7, r3
  FOCVars[bMotor].Iab = NULL_ab;
 800174a:	f8cc 5004 	str.w	r5, [ip, #4]
  FOCVars[bMotor].hTeref = (int16_t)0;
 800174e:	fb06 3604 	mla	r6, r6, r4, r3
  FOCVars[bMotor].Vqd = NULL_qd;
 8001752:	eb02 0c03 	add.w	ip, r2, r3
  FOCVars[bMotor].Valphabeta = NULL_alphabeta;
  FOCVars[bMotor].hElAngle = (int16_t)0;

  PID_SetIntegralTerm(pPIDIq[bMotor], (int32_t)0);
 8001756:	4811      	ldr	r0, [pc, #68]	; (800179c <FOC_Clear+0x78>)
  FOCVars[bMotor].Iqd = NULL_qd;
 8001758:	50fd      	str	r5, [r7, r3]
  PID_SetIntegralTerm(pPIDIq[bMotor], (int32_t)0);
 800175a:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
  FOCVars[bMotor].Iqd = NULL_qd;
 800175e:	f8ce 5004 	str.w	r5, [lr, #4]
  PID_SetIntegralTerm(pPIDIq[bMotor], (int32_t)0);
 8001762:	4629      	mov	r1, r5
  FOCVars[bMotor].hTeref = (int16_t)0;
 8001764:	83f5      	strh	r5, [r6, #30]
  FOCVars[bMotor].Vqd = NULL_qd;
 8001766:	50d5      	str	r5, [r2, r3]
 8001768:	f8cc 5004 	str.w	r5, [ip, #4]
  FOCVars[bMotor].hElAngle = (int16_t)0;
 800176c:	8435      	strh	r5, [r6, #32]
  PID_SetIntegralTerm(pPIDIq[bMotor], (int32_t)0);
 800176e:	f006 fb31 	bl	8007dd4 <PID_SetIntegralTerm>
  PID_SetIntegralTerm(pPIDId[bMotor], (int32_t)0);
 8001772:	4b0b      	ldr	r3, [pc, #44]	; (80017a0 <FOC_Clear+0x7c>)
 8001774:	4629      	mov	r1, r5
 8001776:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800177a:	f006 fb2b 	bl	8007dd4 <PID_SetIntegralTerm>

  STC_Clear(pSTC[bMotor]);
 800177e:	4b09      	ldr	r3, [pc, #36]	; (80017a4 <FOC_Clear+0x80>)
 8001780:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8001784:	f007 fc62 	bl	800904c <STC_Clear>

  PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8001788:	4b07      	ldr	r3, [pc, #28]	; (80017a8 <FOC_Clear+0x84>)
 800178a:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]

  /* USER CODE BEGIN FOC_Clear 1 */

  /* USER CODE END FOC_Clear 1 */
}
 800178e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8001792:	f000 bde7 	b.w	8002364 <PWMC_SwitchOffPWM>
 8001796:	bf00      	nop
 8001798:	20000a54 	.word	0x20000a54
 800179c:	2000056c 	.word	0x2000056c
 80017a0:	20000568 	.word	0x20000568
 80017a4:	20000570 	.word	0x20000570
 80017a8:	20000a4c 	.word	0x20000a4c

080017ac <MCboot>:
{
 80017ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  STM_Init(&STM[M1]);
 80017b0:	f8df b178 	ldr.w	fp, [pc, #376]	; 800192c <MCboot+0x180>
  pwmcHandle[M1] = &PWM_Handle_M1._Super;
 80017b4:	4e4a      	ldr	r6, [pc, #296]	; (80018e0 <MCboot+0x134>)
  bMCBootCompleted = 0;
 80017b6:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8001930 <MCboot+0x184>
  PID_HandleInit(&PIDSpeedHandle_M1);
 80017ba:	f8df 8178 	ldr.w	r8, [pc, #376]	; 8001934 <MCboot+0x188>
  STC_Init(pSTC[M1],&PIDSpeedHandle_M1, &STO_PLL_M1._Super);
 80017be:	4c49      	ldr	r4, [pc, #292]	; (80018e4 <MCboot+0x138>)
  VSS_Init (&VirtualSpeedSensorM1);
 80017c0:	4d49      	ldr	r5, [pc, #292]	; (80018e8 <MCboot+0x13c>)
  RVBS_Init(&BusVoltageSensor_M1);
 80017c2:	f8df a174 	ldr.w	sl, [pc, #372]	; 8001938 <MCboot+0x18c>
{
 80017c6:	b089      	sub	sp, #36	; 0x24
 80017c8:	4603      	mov	r3, r0
  STM_Init(&STM[M1]);
 80017ca:	4658      	mov	r0, fp
{
 80017cc:	9303      	str	r3, [sp, #12]
  STM_Init(&STM[M1]);
 80017ce:	f007 fcf1 	bl	80091b4 <STM_Init>
  pCLM[M1] = &CircleLimitationM1;
 80017d2:	4b46      	ldr	r3, [pc, #280]	; (80018ec <MCboot+0x140>)
 80017d4:	4946      	ldr	r1, [pc, #280]	; (80018f0 <MCboot+0x144>)
  pwmcHandle[M1] = &PWM_Handle_M1._Super;
 80017d6:	4847      	ldr	r0, [pc, #284]	; (80018f4 <MCboot+0x148>)
  pCLM[M1] = &CircleLimitationM1;
 80017d8:	6019      	str	r1, [r3, #0]
  bMCBootCompleted = 0;
 80017da:	2700      	movs	r7, #0
  pwmcHandle[M1] = &PWM_Handle_M1._Super;
 80017dc:	6030      	str	r0, [r6, #0]
  bMCBootCompleted = 0;
 80017de:	f889 7000 	strb.w	r7, [r9]
  R3_2_Init(&PWM_Handle_M1);
 80017e2:	f006 ff11 	bl	8008608 <R3_2_Init>
  ASPEP_start (&aspepOverUartA);
 80017e6:	4844      	ldr	r0, [pc, #272]	; (80018f8 <MCboot+0x14c>)
 80017e8:	f7fe febc 	bl	8000564 <ASPEP_start>
  startTimers();
 80017ec:	f006 fba6 	bl	8007f3c <startTimers>
  PID_HandleInit(&PIDSpeedHandle_M1);
 80017f0:	4640      	mov	r0, r8
 80017f2:	f006 fadb 	bl	8007dac <PID_HandleInit>
  STO_PLL_Init (&STO_PLL_M1);
 80017f6:	4a41      	ldr	r2, [pc, #260]	; (80018fc <MCboot+0x150>)
 80017f8:	4610      	mov	r0, r2
 80017fa:	f008 fc0d 	bl	800a018 <STO_PLL_Init>
  STC_Init(pSTC[M1],&PIDSpeedHandle_M1, &STO_PLL_M1._Super);
 80017fe:	4641      	mov	r1, r8
 8001800:	4a3e      	ldr	r2, [pc, #248]	; (80018fc <MCboot+0x150>)
 8001802:	6820      	ldr	r0, [r4, #0]
  MCI_Init(&Mci[M1], &STM[M1], pSTC[M1], &FOCVars[M1] );
 8001804:	f8df 8134 	ldr.w	r8, [pc, #308]	; 800193c <MCboot+0x190>
  STC_Init(pSTC[M1],&PIDSpeedHandle_M1, &STO_PLL_M1._Super);
 8001808:	f007 fc08 	bl	800901c <STC_Init>
  VSS_Init (&VirtualSpeedSensorM1);
 800180c:	4628      	mov	r0, r5
 800180e:	f008 f83d 	bl	800988c <VSS_Init>
  RUC_Init(&RevUpControlM1,pSTC[M1],&VirtualSpeedSensorM1, &STO_M1, pwmcHandle[M1]);
 8001812:	6833      	ldr	r3, [r6, #0]
 8001814:	6821      	ldr	r1, [r4, #0]
 8001816:	9300      	str	r3, [sp, #0]
 8001818:	462a      	mov	r2, r5
 800181a:	4b39      	ldr	r3, [pc, #228]	; (8001900 <MCboot+0x154>)
 800181c:	4839      	ldr	r0, [pc, #228]	; (8001904 <MCboot+0x158>)
  pMPM[M1]->pFOCVars = &FOCVars[M1];
 800181e:	4d3a      	ldr	r5, [pc, #232]	; (8001908 <MCboot+0x15c>)
    STSPIN32G4_init( &HdlSTSPING4 );
 8001820:	4e3a      	ldr	r6, [pc, #232]	; (800190c <MCboot+0x160>)
  RUC_Init(&RevUpControlM1,pSTC[M1],&VirtualSpeedSensorM1, &STO_M1, pwmcHandle[M1]);
 8001822:	f008 f929 	bl	8009a78 <RUC_Init>
  PID_HandleInit(&PIDIqHandle_M1);
 8001826:	483a      	ldr	r0, [pc, #232]	; (8001910 <MCboot+0x164>)
 8001828:	f006 fac0 	bl	8007dac <PID_HandleInit>
  PID_HandleInit(&PIDIdHandle_M1);
 800182c:	4839      	ldr	r0, [pc, #228]	; (8001914 <MCboot+0x168>)
 800182e:	f006 fabd 	bl	8007dac <PID_HandleInit>
  RVBS_Init(&BusVoltageSensor_M1);
 8001832:	4650      	mov	r0, sl
 8001834:	f007 fada 	bl	8008dec <RVBS_Init>
  pMPM[M1]->pVBS = &(BusVoltageSensor_M1._Super);
 8001838:	4b37      	ldr	r3, [pc, #220]	; (8001918 <MCboot+0x16c>)
  NTC_Init(&TempSensor_M1);
 800183a:	4838      	ldr	r0, [pc, #224]	; (800191c <MCboot+0x170>)
  pMPM[M1]->pVBS = &(BusVoltageSensor_M1._Super);
 800183c:	681b      	ldr	r3, [r3, #0]
  pMPM[M1]->pFOCVars = &FOCVars[M1];
 800183e:	e9c3 5a43 	strd	r5, sl, [r3, #268]	; 0x10c
  NTC_Init(&TempSensor_M1);
 8001842:	f006 fa85 	bl	8007d50 <NTC_Init>
  pREMNG[M1] = &RampExtMngrHFParamsM1;
 8001846:	4b36      	ldr	r3, [pc, #216]	; (8001920 <MCboot+0x174>)
 8001848:	4836      	ldr	r0, [pc, #216]	; (8001924 <MCboot+0x178>)
 800184a:	6018      	str	r0, [r3, #0]
  FOCVars[M1].bDriveInput = EXTERNAL;
 800184c:	f04f 0a01 	mov.w	sl, #1
  REMNG_Init(pREMNG[M1]);
 8001850:	f007 fb1a 	bl	8008e88 <REMNG_Init>
  FOC_Clear(M1);
 8001854:	4638      	mov	r0, r7
 8001856:	f7ff ff65 	bl	8001724 <FOC_Clear>
  FOCVars[M1].Iqdref = STC_GetDefaultIqdref(pSTC[M1]);
 800185a:	6820      	ldr	r0, [r4, #0]
  FOCVars[M1].bDriveInput = EXTERNAL;
 800185c:	f885 a024 	strb.w	sl, [r5, #36]	; 0x24
  FOCVars[M1].Iqdref = STC_GetDefaultIqdref(pSTC[M1]);
 8001860:	f007 fc92 	bl	8009188 <STC_GetDefaultIqdref>
 8001864:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8001868:	8228      	strh	r0, [r5, #16]
 800186a:	826b      	strh	r3, [r5, #18]
  FOCVars[M1].UserIdref = STC_GetDefaultIqdref(pSTC[M1]).d;
 800186c:	6820      	ldr	r0, [r4, #0]
 800186e:	f007 fc8b 	bl	8009188 <STC_GetDefaultIqdref>
 8001872:	f3c0 400f 	ubfx	r0, r0, #16, #16
  MCI_Init(&Mci[M1], &STM[M1], pSTC[M1], &FOCVars[M1] );
 8001876:	462b      	mov	r3, r5
 8001878:	6822      	ldr	r2, [r4, #0]
  FOCVars[M1].UserIdref = STC_GetDefaultIqdref(pSTC[M1]).d;
 800187a:	82a8      	strh	r0, [r5, #20]
  MCI_Init(&Mci[M1], &STM[M1], pSTC[M1], &FOCVars[M1] );
 800187c:	4659      	mov	r1, fp
 800187e:	4640      	mov	r0, r8
 8001880:	f7ff fd7a 	bl	8001378 <MCI_Init>
  MCI_ExecSpeedRamp(&Mci[M1],
 8001884:	6820      	ldr	r0, [r4, #0]
 8001886:	f007 fc7b 	bl	8009180 <STC_GetMecSpeedRefUnitDefault>
 800188a:	463a      	mov	r2, r7
 800188c:	4601      	mov	r1, r0
 800188e:	4640      	mov	r0, r8
 8001890:	f7ff fd80 	bl	8001394 <MCI_ExecSpeedRamp>
  pMCIList[M1] = &Mci[M1];
 8001894:	9b03      	ldr	r3, [sp, #12]
  DAC_Init(&DAC_Handle);
 8001896:	4824      	ldr	r0, [pc, #144]	; (8001928 <MCboot+0x17c>)
  pMCIList[M1] = &Mci[M1];
 8001898:	f8c3 8000 	str.w	r8, [r3]
  DAC_Init(&DAC_Handle);
 800189c:	f7ff f9c0 	bl	8000c20 <DAC_Init>
    STSPIN32G4_init( &HdlSTSPING4 );
 80018a0:	4630      	mov	r0, r6
 80018a2:	f007 fd33 	bl	800930c <STSPIN32G4_init>
    STSPIN32G4_reset( &HdlSTSPING4 );
 80018a6:	4630      	mov	r0, r6
 80018a8:	f007 ff86 	bl	80097b8 <STSPIN32G4_reset>
    STSPIN32G4_setVCC( &HdlSTSPING4, (STSPIN32G4_confVCC){ .voltage = _12V,
 80018ac:	f240 1303 	movw	r3, #259	; 0x103
 80018b0:	f8ad 3018 	strh.w	r3, [sp, #24]
 80018b4:	f88d 701a 	strb.w	r7, [sp, #26]
 80018b8:	9906      	ldr	r1, [sp, #24]
 80018ba:	4630      	mov	r0, r6
 80018bc:	f007 fd6e 	bl	800939c <STSPIN32G4_setVCC>
    STSPIN32G4_setVDSP( &HdlSTSPING4, (STSPIN32G4_confVDSP){ .deglitchTime = _4us,
 80018c0:	f240 1301 	movw	r3, #257	; 0x101
 80018c4:	f8ad 3014 	strh.w	r3, [sp, #20]
 80018c8:	9905      	ldr	r1, [sp, #20]
 80018ca:	4630      	mov	r0, r6
 80018cc:	f007 fe82 	bl	80095d4 <STSPIN32G4_setVDSP>
    STSPIN32G4_clearFaults( &HdlSTSPING4 );
 80018d0:	4630      	mov	r0, r6
 80018d2:	f007 ff5b 	bl	800978c <STSPIN32G4_clearFaults>
  bMCBootCompleted = 1;
 80018d6:	f889 a000 	strb.w	sl, [r9]
}
 80018da:	b009      	add	sp, #36	; 0x24
 80018dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80018e0:	20000a4c 	.word	0x20000a4c
 80018e4:	20000570 	.word	0x20000570
 80018e8:	2000052c 	.word	0x2000052c
 80018ec:	20000a7c 	.word	0x20000a7c
 80018f0:	20000028 	.word	0x20000028
 80018f4:	20000274 	.word	0x20000274
 80018f8:	200005d8 	.word	0x200005d8
 80018fc:	200003a8 	.word	0x200003a8
 8001900:	20000394 	.word	0x20000394
 8001904:	2000031c 	.word	0x2000031c
 8001908:	20000a54 	.word	0x20000a54
 800190c:	20000a38 	.word	0x20000a38
 8001910:	20000108 	.word	0x20000108
 8001914:	200000dc 	.word	0x200000dc
 8001918:	20000564 	.word	0x20000564
 800191c:	20000504 	.word	0x20000504
 8001920:	20000a80 	.word	0x20000a80
 8001924:	20000304 	.word	0x20000304
 8001928:	20000694 	.word	0x20000694
 800192c:	20000a30 	.word	0x20000a30
 8001930:	20000680 	.word	0x20000680
 8001934:	20000134 	.word	0x20000134
 8001938:	20000000 	.word	0x20000000
 800193c:	20000a14 	.word	0x20000a14

08001940 <FOC_InitAdditionalMethods>:
__weak void FOC_InitAdditionalMethods(uint8_t bMotor)
{
  /* USER CODE BEGIN FOC_InitAdditionalMethods 0 */

  /* USER CODE END FOC_InitAdditionalMethods 0 */
}
 8001940:	4770      	bx	lr
 8001942:	bf00      	nop

08001944 <FOC_CalcCurrRef>:
  *         in oTSC parameters
  * @param  bMotor related motor it can be M1 or M2
  * @retval none
  */
__weak void FOC_CalcCurrRef(uint8_t bMotor)
{
 8001944:	b510      	push	{r4, lr}

  /* USER CODE BEGIN FOC_CalcCurrRef 0 */

  /* USER CODE END FOC_CalcCurrRef 0 */
  if(FOCVars[bMotor].bDriveInput == INTERNAL)
 8001946:	4b08      	ldr	r3, [pc, #32]	; (8001968 <FOC_CalcCurrRef+0x24>)
 8001948:	2426      	movs	r4, #38	; 0x26
 800194a:	fb04 3400 	mla	r4, r4, r0, r3
 800194e:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8001952:	b103      	cbz	r3, 8001956 <FOC_CalcCurrRef+0x12>

  }
  /* USER CODE BEGIN FOC_CalcCurrRef 1 */

  /* USER CODE END FOC_CalcCurrRef 1 */
}
 8001954:	bd10      	pop	{r4, pc}
    FOCVars[bMotor].hTeref = STC_CalcTorqueReference(pSTC[bMotor]);
 8001956:	4b05      	ldr	r3, [pc, #20]	; (800196c <FOC_CalcCurrRef+0x28>)
 8001958:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 800195c:	f007 fbde 	bl	800911c <STC_CalcTorqueReference>
 8001960:	83e0      	strh	r0, [r4, #30]
    FOCVars[bMotor].Iqdref.q = FOCVars[bMotor].hTeref;
 8001962:	8220      	strh	r0, [r4, #16]
}
 8001964:	bd10      	pop	{r4, pc}
 8001966:	bf00      	nop
 8001968:	20000a54 	.word	0x20000a54
 800196c:	20000570 	.word	0x20000570

08001970 <TSK_SetChargeBootCapDelayM1>:
  * @param  hTickCount number of ticks to be counted
  * @retval void
  */
__weak void TSK_SetChargeBootCapDelayM1(uint16_t hTickCount)
{
   hBootCapDelayCounterM1 = hTickCount;
 8001970:	4b01      	ldr	r3, [pc, #4]	; (8001978 <TSK_SetChargeBootCapDelayM1+0x8>)
 8001972:	8018      	strh	r0, [r3, #0]
}
 8001974:	4770      	bx	lr
 8001976:	bf00      	nop
 8001978:	20000682 	.word	0x20000682

0800197c <TSK_ChargeBootCapDelayHasElapsedM1>:
  * @retval bool true if time has elapsed, false otherwise
  */
__weak bool TSK_ChargeBootCapDelayHasElapsedM1(void)
{
  bool retVal = false;
  if (hBootCapDelayCounterM1 == 0)
 800197c:	4b03      	ldr	r3, [pc, #12]	; (800198c <TSK_ChargeBootCapDelayHasElapsedM1+0x10>)
 800197e:	8818      	ldrh	r0, [r3, #0]
 8001980:	b280      	uxth	r0, r0
  {
    retVal = true;
  }
  return (retVal);
}
 8001982:	fab0 f080 	clz	r0, r0
 8001986:	0940      	lsrs	r0, r0, #5
 8001988:	4770      	bx	lr
 800198a:	bf00      	nop
 800198c:	20000682 	.word	0x20000682

08001990 <TSK_SetStopPermanencyTimeM1>:
  * @param  hTickCount number of ticks to be counted
  * @retval void
  */
__weak void TSK_SetStopPermanencyTimeM1(uint16_t hTickCount)
{
  hStopPermanencyCounterM1 = hTickCount;
 8001990:	4b01      	ldr	r3, [pc, #4]	; (8001998 <TSK_SetStopPermanencyTimeM1+0x8>)
 8001992:	8018      	strh	r0, [r3, #0]
}
 8001994:	4770      	bx	lr
 8001996:	bf00      	nop
 8001998:	20000686 	.word	0x20000686

0800199c <TSK_StopPermanencyTimeHasElapsedM1>:
  * @retval bool true if time is elapsed, false otherwise
  */
__weak bool TSK_StopPermanencyTimeHasElapsedM1(void)
{
  bool retVal = false;
  if (hStopPermanencyCounterM1 == 0)
 800199c:	4b03      	ldr	r3, [pc, #12]	; (80019ac <TSK_StopPermanencyTimeHasElapsedM1+0x10>)
 800199e:	8818      	ldrh	r0, [r3, #0]
 80019a0:	b280      	uxth	r0, r0
  {
    retVal = true;
  }
  return (retVal);
}
 80019a2:	fab0 f080 	clz	r0, r0
 80019a6:	0940      	lsrs	r0, r0, #5
 80019a8:	4770      	bx	lr
 80019aa:	bf00      	nop
 80019ac:	20000686 	.word	0x20000686

080019b0 <TSK_MediumFrequencyTaskM1>:
{
 80019b0:	b530      	push	{r4, r5, lr}
  PQD_CalcElMotorPower( pMPM[M1] );
 80019b2:	4c96      	ldr	r4, [pc, #600]	; (8001c0c <TSK_MediumFrequencyTaskM1+0x25c>)
  (void) STO_PLL_CalcAvrgMecSpeedUnit( &STO_PLL_M1, &wAux );
 80019b4:	4896      	ldr	r0, [pc, #600]	; (8001c10 <TSK_MediumFrequencyTaskM1+0x260>)
{
 80019b6:	b083      	sub	sp, #12
  int16_t wAux = 0;
 80019b8:	2300      	movs	r3, #0
  (void) STO_PLL_CalcAvrgMecSpeedUnit( &STO_PLL_M1, &wAux );
 80019ba:	4669      	mov	r1, sp
  int16_t wAux = 0;
 80019bc:	f8ad 3000 	strh.w	r3, [sp]
  (void) STO_PLL_CalcAvrgMecSpeedUnit( &STO_PLL_M1, &wAux );
 80019c0:	f008 fa32 	bl	8009e28 <STO_PLL_CalcAvrgMecSpeedUnit>
  PQD_CalcElMotorPower( pMPM[M1] );
 80019c4:	6820      	ldr	r0, [r4, #0]
 80019c6:	f006 fa85 	bl	8007ed4 <PQD_CalcElMotorPower>
  StateM1 = STM_GetState( &STM[M1] );
 80019ca:	4892      	ldr	r0, [pc, #584]	; (8001c14 <TSK_MediumFrequencyTaskM1+0x264>)
 80019cc:	f007 fc8a 	bl	80092e4 <STM_GetState>
  switch ( StateM1 )
 80019d0:	3803      	subs	r0, #3
 80019d2:	2810      	cmp	r0, #16
 80019d4:	d85a      	bhi.n	8001a8c <TSK_MediumFrequencyTaskM1+0xdc>
 80019d6:	e8df f010 	tbh	[pc, r0, lsl #1]
 80019da:	007c      	.short	0x007c
 80019dc:	008f0011 	.word	0x008f0011
 80019e0:	00ac00a5 	.word	0x00ac00a5
 80019e4:	00c800bf 	.word	0x00c800bf
 80019e8:	00590059 	.word	0x00590059
 80019ec:	00590059 	.word	0x00590059
 80019f0:	00590059 	.word	0x00590059
 80019f4:	00e400d5 	.word	0x00e400d5
 80019f8:	005b00f1 	.word	0x005b00f1
      if( ! RUC_Exec( &RevUpControlM1 ) )
 80019fc:	4886      	ldr	r0, [pc, #536]	; (8001c18 <TSK_MediumFrequencyTaskM1+0x268>)
 80019fe:	f008 f8c1 	bl	8009b84 <RUC_Exec>
 8001a02:	2800      	cmp	r0, #0
 8001a04:	f000 80f5 	beq.w	8001bf2 <TSK_MediumFrequencyTaskM1+0x242>
        IqdRef.q = STC_CalcTorqueReference( pSTC[M1] );
 8001a08:	4b84      	ldr	r3, [pc, #528]	; (8001c1c <TSK_MediumFrequencyTaskM1+0x26c>)
 8001a0a:	6818      	ldr	r0, [r3, #0]
 8001a0c:	f007 fb86 	bl	800911c <STC_CalcTorqueReference>
        IqdRef.d = FOCVars[M1].UserIdref;
 8001a10:	4b83      	ldr	r3, [pc, #524]	; (8001c20 <TSK_MediumFrequencyTaskM1+0x270>)
 8001a12:	f9b3 2014 	ldrsh.w	r2, [r3, #20]
        FOCVars[M1].Iqdref = IqdRef;
 8001a16:	8218      	strh	r0, [r3, #16]
 8001a18:	825a      	strh	r2, [r3, #18]
      (void) VSS_CalcAvrgMecSpeedUnit( &VirtualSpeedSensorM1, &hForcedMecSpeedUnit );
 8001a1a:	4882      	ldr	r0, [pc, #520]	; (8001c24 <TSK_MediumFrequencyTaskM1+0x274>)
 8001a1c:	f10d 0102 	add.w	r1, sp, #2
 8001a20:	f007 ff88 	bl	8009934 <VSS_CalcAvrgMecSpeedUnit>
      if (RUC_FirstAccelerationStageReached(&RevUpControlM1) == true)
 8001a24:	487c      	ldr	r0, [pc, #496]	; (8001c18 <TSK_MediumFrequencyTaskM1+0x268>)
 8001a26:	f008 f8e7 	bl	8009bf8 <RUC_FirstAccelerationStageReached>
 8001a2a:	b378      	cbz	r0, 8001a8c <TSK_MediumFrequencyTaskM1+0xdc>
        ObserverConverged = STO_PLL_IsObserverConverged( &STO_PLL_M1,hForcedMecSpeedUnit );
 8001a2c:	f9bd 1002 	ldrsh.w	r1, [sp, #2]
 8001a30:	4877      	ldr	r0, [pc, #476]	; (8001c10 <TSK_MediumFrequencyTaskM1+0x260>)
 8001a32:	f008 fb2b 	bl	800a08c <STO_PLL_IsObserverConverged>
 8001a36:	4604      	mov	r4, r0
        STO_SetDirection(&STO_PLL_M1, MCI_GetImposedMotorDirection( &Mci[M1]));
 8001a38:	487b      	ldr	r0, [pc, #492]	; (8001c28 <TSK_MediumFrequencyTaskM1+0x278>)
 8001a3a:	f7ff fd23 	bl	8001484 <MCI_GetImposedMotorDirection>
 8001a3e:	b2c1      	uxtb	r1, r0
 8001a40:	4873      	ldr	r0, [pc, #460]	; (8001c10 <TSK_MediumFrequencyTaskM1+0x260>)
 8001a42:	f008 fbc5 	bl	800a1d0 <STO_SetDirection>
        (void) VSS_SetStartTransition( &VirtualSpeedSensorM1, ObserverConverged );
 8001a46:	4877      	ldr	r0, [pc, #476]	; (8001c24 <TSK_MediumFrequencyTaskM1+0x274>)
 8001a48:	4621      	mov	r1, r4
 8001a4a:	f008 f803 	bl	8009a54 <VSS_SetStartTransition>
      if ( ObserverConverged )
 8001a4e:	b1ec      	cbz	r4, 8001a8c <TSK_MediumFrequencyTaskM1+0xdc>
        qd_t StatorCurrent = MCM_Park( FOCVars[M1].Ialphabeta, SPD_GetElAngle( &STO_PLL_M1._Super ) );
 8001a50:	486f      	ldr	r0, [pc, #444]	; (8001c10 <TSK_MediumFrequencyTaskM1+0x260>)
 8001a52:	4d73      	ldr	r5, [pc, #460]	; (8001c20 <TSK_MediumFrequencyTaskM1+0x270>)
        REMNG_Init( pREMNG[M1] );
 8001a54:	4c75      	ldr	r4, [pc, #468]	; (8001c2c <TSK_MediumFrequencyTaskM1+0x27c>)
        qd_t StatorCurrent = MCM_Park( FOCVars[M1].Ialphabeta, SPD_GetElAngle( &STO_PLL_M1._Super ) );
 8001a56:	f007 fa9f 	bl	8008f98 <SPD_GetElAngle>
 8001a5a:	4601      	mov	r1, r0
 8001a5c:	6868      	ldr	r0, [r5, #4]
 8001a5e:	f7ff fdef 	bl	8001640 <MCM_Park>
 8001a62:	4603      	mov	r3, r0
        REMNG_Init( pREMNG[M1] );
 8001a64:	6820      	ldr	r0, [r4, #0]
        qd_t StatorCurrent = MCM_Park( FOCVars[M1].Ialphabeta, SPD_GetElAngle( &STO_PLL_M1._Super ) );
 8001a66:	9301      	str	r3, [sp, #4]
        REMNG_Init( pREMNG[M1] );
 8001a68:	f007 fa0e 	bl	8008e88 <REMNG_Init>
        REMNG_ExecRamp( pREMNG[M1], FOCVars[M1].Iqdref.q, 0 );
 8001a6c:	f9b5 1010 	ldrsh.w	r1, [r5, #16]
 8001a70:	6820      	ldr	r0, [r4, #0]
 8001a72:	2200      	movs	r2, #0
 8001a74:	f007 fa4e 	bl	8008f14 <REMNG_ExecRamp>
        REMNG_ExecRamp( pREMNG[M1], StatorCurrent.q, TRANSITION_DURATION );
 8001a78:	f9bd 1004 	ldrsh.w	r1, [sp, #4]
 8001a7c:	6820      	ldr	r0, [r4, #0]
 8001a7e:	2219      	movs	r2, #25
 8001a80:	f007 fa48 	bl	8008f14 <REMNG_ExecRamp>
        STM_NextState( &STM[M1], SWITCH_OVER );
 8001a84:	4863      	ldr	r0, [pc, #396]	; (8001c14 <TSK_MediumFrequencyTaskM1+0x264>)
 8001a86:	2113      	movs	r1, #19
 8001a88:	f007 fbb8 	bl	80091fc <STM_NextState>
}
 8001a8c:	b003      	add	sp, #12
 8001a8e:	bd30      	pop	{r4, r5, pc}
      if( ! RUC_Exec( &RevUpControlM1 ) )
 8001a90:	4861      	ldr	r0, [pc, #388]	; (8001c18 <TSK_MediumFrequencyTaskM1+0x268>)
 8001a92:	f008 f877 	bl	8009b84 <RUC_Exec>
 8001a96:	2800      	cmp	r0, #0
 8001a98:	f000 80b1 	beq.w	8001bfe <TSK_MediumFrequencyTaskM1+0x24e>
        LoopClosed = VSS_CalcAvrgMecSpeedUnit(&VirtualSpeedSensorM1,&hForcedMecSpeedUnit);
 8001a9c:	4861      	ldr	r0, [pc, #388]	; (8001c24 <TSK_MediumFrequencyTaskM1+0x274>)
 8001a9e:	a901      	add	r1, sp, #4
 8001aa0:	f007 ff48 	bl	8009934 <VSS_CalcAvrgMecSpeedUnit>
 8001aa4:	4604      	mov	r4, r0
        LoopClosed |= VSS_TransitionEnded( &VirtualSpeedSensorM1 );
 8001aa6:	485f      	ldr	r0, [pc, #380]	; (8001c24 <TSK_MediumFrequencyTaskM1+0x274>)
 8001aa8:	f007 ffe2 	bl	8009a70 <VSS_TransitionEnded>
        if ( LoopClosed == true )
 8001aac:	b90c      	cbnz	r4, 8001ab2 <TSK_MediumFrequencyTaskM1+0x102>
 8001aae:	2800      	cmp	r0, #0
 8001ab0:	d0ec      	beq.n	8001a8c <TSK_MediumFrequencyTaskM1+0xdc>
                               (int32_t) ( FOCVars[M1].Iqdref.q * PID_GetKIDivisor(&PIDSpeedHandle_M1) /
 8001ab2:	4b5b      	ldr	r3, [pc, #364]	; (8001c20 <TSK_MediumFrequencyTaskM1+0x270>)
 8001ab4:	485e      	ldr	r0, [pc, #376]	; (8001c30 <TSK_MediumFrequencyTaskM1+0x280>)
 8001ab6:	f9b3 4010 	ldrsh.w	r4, [r3, #16]
 8001aba:	f006 f997 	bl	8007dec <PID_GetKIDivisor>
          PID_SetIntegralTerm( &PIDSpeedHandle_M1,
 8001abe:	fb04 f100 	mul.w	r1, r4, r0
 8001ac2:	485b      	ldr	r0, [pc, #364]	; (8001c30 <TSK_MediumFrequencyTaskM1+0x280>)
 8001ac4:	f006 f986 	bl	8007dd4 <PID_SetIntegralTerm>
          STM_NextState( &STM[M1], START_RUN );
 8001ac8:	2105      	movs	r1, #5
 8001aca:	4852      	ldr	r0, [pc, #328]	; (8001c14 <TSK_MediumFrequencyTaskM1+0x264>)
 8001acc:	f007 fb96 	bl	80091fc <STM_NextState>
    break;
 8001ad0:	e7dc      	b.n	8001a8c <TSK_MediumFrequencyTaskM1+0xdc>
    RUC_Clear( &RevUpControlM1, MCI_GetImposedMotorDirection( &Mci[M1] ) );
 8001ad2:	4855      	ldr	r0, [pc, #340]	; (8001c28 <TSK_MediumFrequencyTaskM1+0x278>)
 8001ad4:	f7ff fcd6 	bl	8001484 <MCI_GetImposedMotorDirection>
 8001ad8:	4601      	mov	r1, r0
 8001ada:	484f      	ldr	r0, [pc, #316]	; (8001c18 <TSK_MediumFrequencyTaskM1+0x268>)
 8001adc:	f008 f80a 	bl	8009af4 <RUC_Clear>
    R3_2_TurnOnLowSides( pwmcHandle[M1] );
 8001ae0:	4b54      	ldr	r3, [pc, #336]	; (8001c34 <TSK_MediumFrequencyTaskM1+0x284>)
 8001ae2:	6818      	ldr	r0, [r3, #0]
 8001ae4:	f006 fbf6 	bl	80082d4 <R3_2_TurnOnLowSides>
    TSK_SetChargeBootCapDelayM1( CHARGE_BOOT_CAP_TICKS );
 8001ae8:	2014      	movs	r0, #20
 8001aea:	f7ff ff41 	bl	8001970 <TSK_SetChargeBootCapDelayM1>
    STM_NextState( &STM[M1], CHARGE_BOOT_CAP );
 8001aee:	2110      	movs	r1, #16
 8001af0:	4848      	ldr	r0, [pc, #288]	; (8001c14 <TSK_MediumFrequencyTaskM1+0x264>)
 8001af2:	f007 fb83 	bl	80091fc <STM_NextState>
    break;
 8001af6:	e7c9      	b.n	8001a8c <TSK_MediumFrequencyTaskM1+0xdc>
    STC_SetSpeedSensor(pSTC[M1], &STO_PLL_M1._Super); /*Observer has converged*/
 8001af8:	4c48      	ldr	r4, [pc, #288]	; (8001c1c <TSK_MediumFrequencyTaskM1+0x26c>)
 8001afa:	4945      	ldr	r1, [pc, #276]	; (8001c10 <TSK_MediumFrequencyTaskM1+0x260>)
 8001afc:	6820      	ldr	r0, [r4, #0]
 8001afe:	f007 faa1 	bl	8009044 <STC_SetSpeedSensor>
	  FOC_InitAdditionalMethods(M1);
 8001b02:	2000      	movs	r0, #0
 8001b04:	f7ff ff1c 	bl	8001940 <FOC_InitAdditionalMethods>
      FOC_CalcCurrRef( M1 );
 8001b08:	2000      	movs	r0, #0
 8001b0a:	f7ff ff1b 	bl	8001944 <FOC_CalcCurrRef>
      STM_NextState( &STM[M1], RUN );
 8001b0e:	2106      	movs	r1, #6
 8001b10:	4840      	ldr	r0, [pc, #256]	; (8001c14 <TSK_MediumFrequencyTaskM1+0x264>)
 8001b12:	f007 fb73 	bl	80091fc <STM_NextState>
    STC_ForceSpeedReferenceToCurrentSpeed( pSTC[M1] ); /* Init the reference speed to current speed */
 8001b16:	6820      	ldr	r0, [r4, #0]
 8001b18:	f007 fb44 	bl	80091a4 <STC_ForceSpeedReferenceToCurrentSpeed>
    MCI_ExecBufferedCommands( &Mci[M1] ); /* Exec the speed ramp after changing of the speed sensor */
 8001b1c:	4842      	ldr	r0, [pc, #264]	; (8001c28 <TSK_MediumFrequencyTaskM1+0x278>)
 8001b1e:	f7ff fc6f 	bl	8001400 <MCI_ExecBufferedCommands>
    break;
 8001b22:	e7b3      	b.n	8001a8c <TSK_MediumFrequencyTaskM1+0xdc>
    MCI_ExecBufferedCommands( &Mci[M1] );
 8001b24:	4840      	ldr	r0, [pc, #256]	; (8001c28 <TSK_MediumFrequencyTaskM1+0x278>)
 8001b26:	f7ff fc6b 	bl	8001400 <MCI_ExecBufferedCommands>
    FOC_CalcCurrRef( M1 );
 8001b2a:	2000      	movs	r0, #0
 8001b2c:	f7ff ff0a 	bl	8001944 <FOC_CalcCurrRef>
    break;
 8001b30:	e7ac      	b.n	8001a8c <TSK_MediumFrequencyTaskM1+0xdc>
    R3_2_SwitchOffPWM( pwmcHandle[M1] );
 8001b32:	4b40      	ldr	r3, [pc, #256]	; (8001c34 <TSK_MediumFrequencyTaskM1+0x284>)
 8001b34:	6818      	ldr	r0, [r3, #0]
 8001b36:	f006 fc41 	bl	80083bc <R3_2_SwitchOffPWM>
    FOC_Clear( M1 );
 8001b3a:	2000      	movs	r0, #0
 8001b3c:	f7ff fdf2 	bl	8001724 <FOC_Clear>
    MPM_Clear( (MotorPowMeas_Handle_t*) pMPM[M1] );
 8001b40:	6820      	ldr	r0, [r4, #0]
 8001b42:	f006 f8c1 	bl	8007cc8 <MPM_Clear>
    TSK_SetStopPermanencyTimeM1( STOPPERMANENCY_TICKS );
 8001b46:	f44f 7048 	mov.w	r0, #800	; 0x320
 8001b4a:	f7ff ff21 	bl	8001990 <TSK_SetStopPermanencyTimeM1>
    STM_NextState( &STM[M1], STOP );
 8001b4e:	2108      	movs	r1, #8
 8001b50:	4830      	ldr	r0, [pc, #192]	; (8001c14 <TSK_MediumFrequencyTaskM1+0x264>)
 8001b52:	f007 fb53 	bl	80091fc <STM_NextState>
    break;
 8001b56:	e799      	b.n	8001a8c <TSK_MediumFrequencyTaskM1+0xdc>
    if ( TSK_StopPermanencyTimeHasElapsedM1() )
 8001b58:	f7ff ff20 	bl	800199c <TSK_StopPermanencyTimeHasElapsedM1>
 8001b5c:	2800      	cmp	r0, #0
 8001b5e:	d095      	beq.n	8001a8c <TSK_MediumFrequencyTaskM1+0xdc>
      STM_NextState( &STM[M1], STOP_IDLE );
 8001b60:	2109      	movs	r1, #9
 8001b62:	482c      	ldr	r0, [pc, #176]	; (8001c14 <TSK_MediumFrequencyTaskM1+0x264>)
 8001b64:	f007 fb4a 	bl	80091fc <STM_NextState>
 8001b68:	e790      	b.n	8001a8c <TSK_MediumFrequencyTaskM1+0xdc>
    STC_SetSpeedSensor( pSTC[M1],&VirtualSpeedSensorM1._Super );  	/*  sensor-less */
 8001b6a:	4b2c      	ldr	r3, [pc, #176]	; (8001c1c <TSK_MediumFrequencyTaskM1+0x26c>)
 8001b6c:	492d      	ldr	r1, [pc, #180]	; (8001c24 <TSK_MediumFrequencyTaskM1+0x274>)
 8001b6e:	6818      	ldr	r0, [r3, #0]
 8001b70:	f007 fa68 	bl	8009044 <STC_SetSpeedSensor>
    VSS_Clear( &VirtualSpeedSensorM1 ); /* Reset measured speed in IDLE */
 8001b74:	482b      	ldr	r0, [pc, #172]	; (8001c24 <TSK_MediumFrequencyTaskM1+0x274>)
 8001b76:	f007 fe7b 	bl	8009870 <VSS_Clear>
    STM_NextState( &STM[M1], IDLE );
 8001b7a:	2100      	movs	r1, #0
 8001b7c:	4825      	ldr	r0, [pc, #148]	; (8001c14 <TSK_MediumFrequencyTaskM1+0x264>)
 8001b7e:	f007 fb3d 	bl	80091fc <STM_NextState>
}
 8001b82:	e783      	b.n	8001a8c <TSK_MediumFrequencyTaskM1+0xdc>
    if ( TSK_ChargeBootCapDelayHasElapsedM1() )
 8001b84:	f7ff fefa 	bl	800197c <TSK_ChargeBootCapDelayHasElapsedM1>
 8001b88:	2800      	cmp	r0, #0
 8001b8a:	f43f af7f 	beq.w	8001a8c <TSK_MediumFrequencyTaskM1+0xdc>
      PWMC_CurrentReadingCalibr( pwmcHandle[M1], CRC_START );
 8001b8e:	4b29      	ldr	r3, [pc, #164]	; (8001c34 <TSK_MediumFrequencyTaskM1+0x284>)
 8001b90:	2100      	movs	r1, #0
 8001b92:	6818      	ldr	r0, [r3, #0]
 8001b94:	f000 fbe8 	bl	8002368 <PWMC_CurrentReadingCalibr>
      STM_NextState(&STM[M1],OFFSET_CALIB);
 8001b98:	2111      	movs	r1, #17
 8001b9a:	481e      	ldr	r0, [pc, #120]	; (8001c14 <TSK_MediumFrequencyTaskM1+0x264>)
 8001b9c:	f007 fb2e 	bl	80091fc <STM_NextState>
 8001ba0:	e774      	b.n	8001a8c <TSK_MediumFrequencyTaskM1+0xdc>
    if ( PWMC_CurrentReadingCalibr( pwmcHandle[M1], CRC_EXEC ) )
 8001ba2:	4b24      	ldr	r3, [pc, #144]	; (8001c34 <TSK_MediumFrequencyTaskM1+0x284>)
 8001ba4:	2101      	movs	r1, #1
 8001ba6:	6818      	ldr	r0, [r3, #0]
 8001ba8:	f000 fbde 	bl	8002368 <PWMC_CurrentReadingCalibr>
 8001bac:	2800      	cmp	r0, #0
 8001bae:	f43f af6d 	beq.w	8001a8c <TSK_MediumFrequencyTaskM1+0xdc>
      STM_NextState( &STM[M1], CLEAR );
 8001bb2:	2112      	movs	r1, #18
 8001bb4:	4817      	ldr	r0, [pc, #92]	; (8001c14 <TSK_MediumFrequencyTaskM1+0x264>)
 8001bb6:	f007 fb21 	bl	80091fc <STM_NextState>
 8001bba:	e767      	b.n	8001a8c <TSK_MediumFrequencyTaskM1+0xdc>
    STC_SetSpeedSensor( pSTC[M1], &VirtualSpeedSensorM1._Super );
 8001bbc:	4a17      	ldr	r2, [pc, #92]	; (8001c1c <TSK_MediumFrequencyTaskM1+0x26c>)
    FOCVars[M1].bDriveInput = EXTERNAL;
 8001bbe:	4b18      	ldr	r3, [pc, #96]	; (8001c20 <TSK_MediumFrequencyTaskM1+0x270>)
    STC_SetSpeedSensor( pSTC[M1], &VirtualSpeedSensorM1._Super );
 8001bc0:	6810      	ldr	r0, [r2, #0]
 8001bc2:	4918      	ldr	r1, [pc, #96]	; (8001c24 <TSK_MediumFrequencyTaskM1+0x274>)
    FOCVars[M1].bDriveInput = EXTERNAL;
 8001bc4:	2201      	movs	r2, #1
 8001bc6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    STC_SetSpeedSensor( pSTC[M1], &VirtualSpeedSensorM1._Super );
 8001bca:	f007 fa3b 	bl	8009044 <STC_SetSpeedSensor>
    STO_PLL_Clear( &STO_PLL_M1 );
 8001bce:	4810      	ldr	r0, [pc, #64]	; (8001c10 <TSK_MediumFrequencyTaskM1+0x260>)
 8001bd0:	f008 f9f4 	bl	8009fbc <STO_PLL_Clear>
    if ( STM_NextState( &STM[M1], START ) == true )
 8001bd4:	480f      	ldr	r0, [pc, #60]	; (8001c14 <TSK_MediumFrequencyTaskM1+0x264>)
 8001bd6:	2104      	movs	r1, #4
 8001bd8:	f007 fb10 	bl	80091fc <STM_NextState>
 8001bdc:	2800      	cmp	r0, #0
 8001bde:	f43f af55 	beq.w	8001a8c <TSK_MediumFrequencyTaskM1+0xdc>
      FOC_Clear( M1 );
 8001be2:	2000      	movs	r0, #0
 8001be4:	f7ff fd9e 	bl	8001724 <FOC_Clear>
      R3_2_SwitchOnPWM( pwmcHandle[M1] );
 8001be8:	4b12      	ldr	r3, [pc, #72]	; (8001c34 <TSK_MediumFrequencyTaskM1+0x284>)
 8001bea:	6818      	ldr	r0, [r3, #0]
 8001bec:	f006 fb9a 	bl	8008324 <R3_2_SwitchOnPWM>
 8001bf0:	e74c      	b.n	8001a8c <TSK_MediumFrequencyTaskM1+0xdc>
        STM_FaultProcessing( &STM[M1], MC_START_UP, 0 );
 8001bf2:	4602      	mov	r2, r0
 8001bf4:	2110      	movs	r1, #16
 8001bf6:	4807      	ldr	r0, [pc, #28]	; (8001c14 <TSK_MediumFrequencyTaskM1+0x264>)
 8001bf8:	f007 fae2 	bl	80091c0 <STM_FaultProcessing>
 8001bfc:	e70d      	b.n	8001a1a <TSK_MediumFrequencyTaskM1+0x6a>
          STM_FaultProcessing( &STM[M1], MC_START_UP, 0 );
 8001bfe:	4602      	mov	r2, r0
 8001c00:	2110      	movs	r1, #16
 8001c02:	4804      	ldr	r0, [pc, #16]	; (8001c14 <TSK_MediumFrequencyTaskM1+0x264>)
 8001c04:	f007 fadc 	bl	80091c0 <STM_FaultProcessing>
 8001c08:	e740      	b.n	8001a8c <TSK_MediumFrequencyTaskM1+0xdc>
 8001c0a:	bf00      	nop
 8001c0c:	20000564 	.word	0x20000564
 8001c10:	200003a8 	.word	0x200003a8
 8001c14:	20000a30 	.word	0x20000a30
 8001c18:	2000031c 	.word	0x2000031c
 8001c1c:	20000570 	.word	0x20000570
 8001c20:	20000a54 	.word	0x20000a54
 8001c24:	2000052c 	.word	0x2000052c
 8001c28:	20000a14 	.word	0x20000a14
 8001c2c:	20000a80 	.word	0x20000a80
 8001c30:	20000134 	.word	0x20000134
 8001c34:	20000a4c 	.word	0x20000a4c

08001c38 <MC_Scheduler>:
  if (bMCBootCompleted == 1)
 8001c38:	4b1e      	ldr	r3, [pc, #120]	; (8001cb4 <MC_Scheduler+0x7c>)
 8001c3a:	781b      	ldrb	r3, [r3, #0]
 8001c3c:	2b01      	cmp	r3, #1
 8001c3e:	d000      	beq.n	8001c42 <MC_Scheduler+0xa>
 8001c40:	4770      	bx	lr
{
 8001c42:	b570      	push	{r4, r5, r6, lr}
    if(hMFTaskCounterM1 > 0u)
 8001c44:	4c1c      	ldr	r4, [pc, #112]	; (8001cb8 <MC_Scheduler+0x80>)
 8001c46:	8823      	ldrh	r3, [r4, #0]
 8001c48:	b29b      	uxth	r3, r3
 8001c4a:	b1a3      	cbz	r3, 8001c76 <MC_Scheduler+0x3e>
      hMFTaskCounterM1--;
 8001c4c:	8823      	ldrh	r3, [r4, #0]
 8001c4e:	3b01      	subs	r3, #1
 8001c50:	b29b      	uxth	r3, r3
 8001c52:	8023      	strh	r3, [r4, #0]
    if(hBootCapDelayCounterM1 > 0u)
 8001c54:	4a19      	ldr	r2, [pc, #100]	; (8001cbc <MC_Scheduler+0x84>)
 8001c56:	8813      	ldrh	r3, [r2, #0]
 8001c58:	b29b      	uxth	r3, r3
 8001c5a:	b11b      	cbz	r3, 8001c64 <MC_Scheduler+0x2c>
      hBootCapDelayCounterM1--;
 8001c5c:	8813      	ldrh	r3, [r2, #0]
 8001c5e:	3b01      	subs	r3, #1
 8001c60:	b29b      	uxth	r3, r3
 8001c62:	8013      	strh	r3, [r2, #0]
    if(hStopPermanencyCounterM1 > 0u)
 8001c64:	4a16      	ldr	r2, [pc, #88]	; (8001cc0 <MC_Scheduler+0x88>)
 8001c66:	8813      	ldrh	r3, [r2, #0]
 8001c68:	b29b      	uxth	r3, r3
 8001c6a:	b11b      	cbz	r3, 8001c74 <MC_Scheduler+0x3c>
      hStopPermanencyCounterM1--;
 8001c6c:	8813      	ldrh	r3, [r2, #0]
 8001c6e:	3b01      	subs	r3, #1
 8001c70:	b29b      	uxth	r3, r3
 8001c72:	8013      	strh	r3, [r2, #0]
}
 8001c74:	bd70      	pop	{r4, r5, r6, pc}
      MCP_Over_UartA.rxBuffer = MCP_Over_UartA.pTransportLayer->fRXPacketProcess ( MCP_Over_UartA.pTransportLayer,  &MCP_Over_UartA.rxLength);
 8001c76:	4d13      	ldr	r5, [pc, #76]	; (8001cc4 <MC_Scheduler+0x8c>)
      TSK_MediumFrequencyTaskM1();
 8001c78:	f7ff fe9a 	bl	80019b0 <TSK_MediumFrequencyTaskM1>
      MCP_Over_UartA.rxBuffer = MCP_Over_UartA.pTransportLayer->fRXPacketProcess ( MCP_Over_UartA.pTransportLayer,  &MCP_Over_UartA.rxLength);
 8001c7c:	4629      	mov	r1, r5
 8001c7e:	f851 0b0c 	ldr.w	r0, [r1], #12
 8001c82:	6883      	ldr	r3, [r0, #8]
 8001c84:	4798      	blx	r3
 8001c86:	6068      	str	r0, [r5, #4]
      if (MCP_Over_UartA.rxBuffer)
 8001c88:	b130      	cbz	r0, 8001c98 <MC_Scheduler+0x60>
        if (MCP_Over_UartA.pTransportLayer->fGetBuffer (MCP_Over_UartA.pTransportLayer, (void **) &MCP_Over_UartA.txBuffer, MCTL_SYNC))
 8001c8a:	4629      	mov	r1, r5
 8001c8c:	220a      	movs	r2, #10
 8001c8e:	f851 0b08 	ldr.w	r0, [r1], #8
 8001c92:	6803      	ldr	r3, [r0, #0]
 8001c94:	4798      	blx	r3
 8001c96:	b910      	cbnz	r0, 8001c9e <MC_Scheduler+0x66>
      hMFTaskCounterM1 = MF_TASK_OCCURENCE_TICKS;
 8001c98:	2301      	movs	r3, #1
 8001c9a:	8023      	strh	r3, [r4, #0]
 8001c9c:	e7da      	b.n	8001c54 <MC_Scheduler+0x1c>
          MCP_ReceivedPacket(&MCP_Over_UartA);
 8001c9e:	4628      	mov	r0, r5
 8001ca0:	f005 fdd6 	bl	8007850 <MCP_ReceivedPacket>
          MCP_Over_UartA.pTransportLayer->fSendPacket (MCP_Over_UartA.pTransportLayer, MCP_Over_UartA.txBuffer, MCP_Over_UartA.txLength, MCTL_SYNC);
 8001ca4:	6828      	ldr	r0, [r5, #0]
 8001ca6:	89ea      	ldrh	r2, [r5, #14]
 8001ca8:	6846      	ldr	r6, [r0, #4]
 8001caa:	68a9      	ldr	r1, [r5, #8]
 8001cac:	230a      	movs	r3, #10
 8001cae:	47b0      	blx	r6
 8001cb0:	e7f2      	b.n	8001c98 <MC_Scheduler+0x60>
 8001cb2:	bf00      	nop
 8001cb4:	20000680 	.word	0x20000680
 8001cb8:	20000684 	.word	0x20000684
 8001cbc:	20000682 	.word	0x20000682
 8001cc0:	20000686 	.word	0x20000686
 8001cc4:	200005b4 	.word	0x200005b4

08001cc8 <TSK_HighFrequencyTask>:
  * subsystem (see the state machine(s)).
  *
  * @retval Number of the  motor instance which FOC loop was executed.
  */
__weak uint8_t TSK_HighFrequencyTask(void)
{
 8001cc8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}

  uint16_t hState;  /*  only if sensorless main*/
  Observer_Inputs_t STO_Inputs; /*  only if sensorless main*/

  STO_Inputs.Valfa_beta = FOCVars[M1].Valphabeta;  /* only if sensorless*/
  if ( STM[M1].bState == SWITCH_OVER )
 8001ccc:	4b5b      	ldr	r3, [pc, #364]	; (8001e3c <TSK_HighFrequencyTask+0x174>)
  STO_Inputs.Valfa_beta = FOCVars[M1].Valphabeta;  /* only if sensorless*/
 8001cce:	4c5c      	ldr	r4, [pc, #368]	; (8001e40 <TSK_HighFrequencyTask+0x178>)
  if ( STM[M1].bState == SWITCH_OVER )
 8001cd0:	781b      	ldrb	r3, [r3, #0]
  STO_Inputs.Valfa_beta = FOCVars[M1].Valphabeta;  /* only if sensorless*/
 8001cd2:	f8d4 001a 	ldr.w	r0, [r4, #26]
{
 8001cd6:	b089      	sub	sp, #36	; 0x24
  if ( STM[M1].bState == SWITCH_OVER )
 8001cd8:	2b13      	cmp	r3, #19
  STO_Inputs.Valfa_beta = FOCVars[M1].Valphabeta;  /* only if sensorless*/
 8001cda:	9005      	str	r0, [sp, #20]
  if ( STM[M1].bState == SWITCH_OVER )
 8001cdc:	f000 80a1 	beq.w	8001e22 <TSK_HighFrequencyTask+0x15a>

  int16_t hElAngle;
  uint16_t hCodeError;
  SpeednPosFdbk_Handle_t *speedHandle;

  speedHandle = STC_GetSpeedSensor(pSTC[M1]);
 8001ce0:	4b58      	ldr	r3, [pc, #352]	; (8001e44 <TSK_HighFrequencyTask+0x17c>)
  hElAngle = SPD_GetElAngle(speedHandle);
  hElAngle += SPD_GetInstElSpeedDpp(speedHandle)*PARK_ANGLE_COMPENSATION_FACTOR;
  PWMC_GetPhaseCurrents(pwmcHandle[M1], &Iab);
 8001ce2:	4f59      	ldr	r7, [pc, #356]	; (8001e48 <TSK_HighFrequencyTask+0x180>)
  speedHandle = STC_GetSpeedSensor(pSTC[M1]);
 8001ce4:	6818      	ldr	r0, [r3, #0]
  Valphabeta = MCM_Rev_Park(Vqd, hElAngle);
  hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);

  FOCVars[M1].Vqd = Vqd;
  FOCVars[M1].Iab = Iab;
  FOCVars[M1].Ialphabeta = Ialphabeta;
 8001ce6:	f8df 8190 	ldr.w	r8, [pc, #400]	; 8001e78 <TSK_HighFrequencyTask+0x1b0>
  speedHandle = STC_GetSpeedSensor(pSTC[M1]);
 8001cea:	f007 f9ad 	bl	8009048 <STC_GetSpeedSensor>
 8001cee:	4605      	mov	r5, r0
  hElAngle = SPD_GetElAngle(speedHandle);
 8001cf0:	f007 f952 	bl	8008f98 <SPD_GetElAngle>
 8001cf4:	4606      	mov	r6, r0
  hElAngle += SPD_GetInstElSpeedDpp(speedHandle)*PARK_ANGLE_COMPENSATION_FACTOR;
 8001cf6:	4628      	mov	r0, r5
 8001cf8:	f007 f956 	bl	8008fa8 <SPD_GetInstElSpeedDpp>
  PWMC_GetPhaseCurrents(pwmcHandle[M1], &Iab);
 8001cfc:	a902      	add	r1, sp, #8
 8001cfe:	6838      	ldr	r0, [r7, #0]
 8001d00:	f000 f9fa 	bl	80020f8 <PWMC_GetPhaseCurrents>
  RCM_ReadOngoingConv();
 8001d04:	f001 fe84 	bl	8003a10 <RCM_ReadOngoingConv>
  RCM_ExecNextConv();
 8001d08:	f001 fe38 	bl	800397c <RCM_ExecNextConv>
  Ialphabeta = MCM_Clarke(Iab);
 8001d0c:	9802      	ldr	r0, [sp, #8]
 8001d0e:	f7ff fc57 	bl	80015c0 <MCM_Clarke>
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 8001d12:	4631      	mov	r1, r6
  Ialphabeta = MCM_Clarke(Iab);
 8001d14:	9003      	str	r0, [sp, #12]
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 8001d16:	f7ff fc93 	bl	8001640 <MCM_Park>
  Vqd.q = PI_Controller(pPIDIq[M1],
 8001d1a:	4a4c      	ldr	r2, [pc, #304]	; (8001e4c <TSK_HighFrequencyTask+0x184>)
            (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 8001d1c:	f9b4 1010 	ldrsh.w	r1, [r4, #16]
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 8001d20:	9000      	str	r0, [sp, #0]
            (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 8001d22:	b203      	sxth	r3, r0
  Vqd.q = PI_Controller(pPIDIq[M1],
 8001d24:	1ac9      	subs	r1, r1, r3
 8001d26:	6810      	ldr	r0, [r2, #0]
 8001d28:	f006 f88e 	bl	8007e48 <PI_Controller>
            (int32_t)(FOCVars[M1].Iqdref.d) - Iqd.d);
 8001d2c:	f9bd 2002 	ldrsh.w	r2, [sp, #2]
  Vqd.d = PI_Controller(pPIDId[M1],
 8001d30:	4b47      	ldr	r3, [pc, #284]	; (8001e50 <TSK_HighFrequencyTask+0x188>)
            (int32_t)(FOCVars[M1].Iqdref.d) - Iqd.d);
 8001d32:	f9b4 1012 	ldrsh.w	r1, [r4, #18]
  Vqd.q = PI_Controller(pPIDIq[M1],
 8001d36:	4681      	mov	r9, r0
  Vqd.d = PI_Controller(pPIDId[M1],
 8001d38:	1a89      	subs	r1, r1, r2
 8001d3a:	6818      	ldr	r0, [r3, #0]
 8001d3c:	f006 f884 	bl	8007e48 <PI_Controller>
  Vqd = Circle_Limitation(pCLM[M1], Vqd);
 8001d40:	4b44      	ldr	r3, [pc, #272]	; (8001e54 <TSK_HighFrequencyTask+0x18c>)
 8001d42:	f8ad 9004 	strh.w	r9, [sp, #4]
 8001d46:	f8ad 0006 	strh.w	r0, [sp, #6]
 8001d4a:	9901      	ldr	r1, [sp, #4]
 8001d4c:	6818      	ldr	r0, [r3, #0]
 8001d4e:	f005 fd4f 	bl	80077f0 <Circle_Limitation>
 8001d52:	4603      	mov	r3, r0
  hElAngle += SPD_GetInstElSpeedDpp(speedHandle)*REV_PARK_ANGLE_COMPENSATION_FACTOR;
 8001d54:	4628      	mov	r0, r5
  Vqd = Circle_Limitation(pCLM[M1], Vqd);
 8001d56:	fa0f f983 	sxth.w	r9, r3
 8001d5a:	141d      	asrs	r5, r3, #16
 8001d5c:	9301      	str	r3, [sp, #4]
  hElAngle += SPD_GetInstElSpeedDpp(speedHandle)*REV_PARK_ANGLE_COMPENSATION_FACTOR;
 8001d5e:	f007 f923 	bl	8008fa8 <SPD_GetInstElSpeedDpp>
  Valphabeta = MCM_Rev_Park(Vqd, hElAngle);
 8001d62:	4631      	mov	r1, r6
 8001d64:	9801      	ldr	r0, [sp, #4]
 8001d66:	f7ff fcad 	bl	80016c4 <MCM_Rev_Park>
 8001d6a:	4601      	mov	r1, r0
  hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 8001d6c:	6838      	ldr	r0, [r7, #0]
  Valphabeta = MCM_Rev_Park(Vqd, hElAngle);
 8001d6e:	9104      	str	r1, [sp, #16]
  hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 8001d70:	f000 f9c4 	bl	80020fc <PWMC_SetPhaseVoltage>
 8001d74:	4601      	mov	r1, r0
  FOCVars[M1].Iab = Iab;
 8001d76:	9802      	ldr	r0, [sp, #8]
 8001d78:	6020      	str	r0, [r4, #0]
  FOCVars[M1].Ialphabeta = Ialphabeta;
 8001d7a:	9803      	ldr	r0, [sp, #12]
 8001d7c:	6060      	str	r0, [r4, #4]
  FOCVars[M1].Iqd = Iqd;
 8001d7e:	9800      	ldr	r0, [sp, #0]
 8001d80:	60e0      	str	r0, [r4, #12]
  if(hFOCreturn == MC_FOC_DURATION)
 8001d82:	2901      	cmp	r1, #1
  FOCVars[M1].Valphabeta = Valphabeta;
 8001d84:	9804      	ldr	r0, [sp, #16]
  FOCVars[M1].Vqd = Vqd;
 8001d86:	f8a4 9016 	strh.w	r9, [r4, #22]
 8001d8a:	8325      	strh	r5, [r4, #24]
  FOCVars[M1].hElAngle = hElAngle;
 8001d8c:	8426      	strh	r6, [r4, #32]
  FOCVars[M1].Valphabeta = Valphabeta;
 8001d8e:	f8c4 001a 	str.w	r0, [r4, #26]
  if(hFOCreturn == MC_FOC_DURATION)
 8001d92:	d03b      	beq.n	8001e0c <TSK_HighFrequencyTask+0x144>
    bool IsAccelerationStageReached = RUC_FirstAccelerationStageReached(&RevUpControlM1);
 8001d94:	4830      	ldr	r0, [pc, #192]	; (8001e58 <TSK_HighFrequencyTask+0x190>)
 8001d96:	f007 ff2f 	bl	8009bf8 <RUC_FirstAccelerationStageReached>
 8001d9a:	4604      	mov	r4, r0
    STO_Inputs.Ialfa_beta = FOCVars[M1].Ialphabeta; /*  only if sensorless*/
 8001d9c:	f8d8 0000 	ldr.w	r0, [r8]
 8001da0:	9006      	str	r0, [sp, #24]
    STO_Inputs.Vbus = VBS_GetAvBusVoltage_d(&(BusVoltageSensor_M1._Super)); /*  only for sensorless*/
 8001da2:	482e      	ldr	r0, [pc, #184]	; (8001e5c <TSK_HighFrequencyTask+0x194>)
 8001da4:	f005 fd1c 	bl	80077e0 <VBS_GetAvBusVoltage_d>
    STO_PLL_CalcElAngle (&STO_PLL_M1, &STO_Inputs);
 8001da8:	a905      	add	r1, sp, #20
    STO_Inputs.Vbus = VBS_GetAvBusVoltage_d(&(BusVoltageSensor_M1._Super)); /*  only for sensorless*/
 8001daa:	4603      	mov	r3, r0
    STO_PLL_CalcElAngle (&STO_PLL_M1, &STO_Inputs);
 8001dac:	482c      	ldr	r0, [pc, #176]	; (8001e60 <TSK_HighFrequencyTask+0x198>)
    STO_Inputs.Vbus = VBS_GetAvBusVoltage_d(&(BusVoltageSensor_M1._Super)); /*  only for sensorless*/
 8001dae:	f8ad 301c 	strh.w	r3, [sp, #28]
    STO_PLL_CalcElAngle (&STO_PLL_M1, &STO_Inputs);
 8001db2:	f007 ff4f 	bl	8009c54 <STO_PLL_CalcElAngle>
    STO_PLL_CalcAvrgElSpeedDpp (&STO_PLL_M1); /*  Only in case of Sensor-less */
 8001db6:	482a      	ldr	r0, [pc, #168]	; (8001e60 <TSK_HighFrequencyTask+0x198>)
 8001db8:	f008 f8d6 	bl	8009f68 <STO_PLL_CalcAvrgElSpeedDpp>
	 if (IsAccelerationStageReached == false)
 8001dbc:	b1bc      	cbz	r4, 8001dee <TSK_HighFrequencyTask+0x126>
    hState = STM_GetState(&STM[M1]);
 8001dbe:	481f      	ldr	r0, [pc, #124]	; (8001e3c <TSK_HighFrequencyTask+0x174>)
 8001dc0:	f007 fa90 	bl	80092e4 <STM_GetState>
    if((hState == START) || (hState == SWITCH_OVER) || (hState == START_RUN)) /*  only for sensor-less*/
 8001dc4:	1f03      	subs	r3, r0, #4
 8001dc6:	b2db      	uxtb	r3, r3
 8001dc8:	2b01      	cmp	r3, #1
 8001dca:	d914      	bls.n	8001df6 <TSK_HighFrequencyTask+0x12e>
 8001dcc:	2813      	cmp	r0, #19
 8001dce:	d012      	beq.n	8001df6 <TSK_HighFrequencyTask+0x12e>
  DAC_Exec(&DAC_Handle);
 8001dd0:	4824      	ldr	r0, [pc, #144]	; (8001e64 <TSK_HighFrequencyTask+0x19c>)
 8001dd2:	f7fe ff3d 	bl	8000c50 <DAC_Exec>
  GLOBAL_TIMESTAMP++;
 8001dd6:	4a24      	ldr	r2, [pc, #144]	; (8001e68 <TSK_HighFrequencyTask+0x1a0>)
  if (MCPA_UART_A.Mark != 0)
 8001dd8:	4824      	ldr	r0, [pc, #144]	; (8001e6c <TSK_HighFrequencyTask+0x1a4>)
  GLOBAL_TIMESTAMP++;
 8001dda:	6813      	ldr	r3, [r2, #0]
  if (MCPA_UART_A.Mark != 0)
 8001ddc:	f890 1029 	ldrb.w	r1, [r0, #41]	; 0x29
  GLOBAL_TIMESTAMP++;
 8001de0:	3301      	adds	r3, #1
 8001de2:	6013      	str	r3, [r2, #0]
  if (MCPA_UART_A.Mark != 0)
 8001de4:	b9b9      	cbnz	r1, 8001e16 <TSK_HighFrequencyTask+0x14e>
}
 8001de6:	2000      	movs	r0, #0
 8001de8:	b009      	add	sp, #36	; 0x24
 8001dea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      STO_ResetPLL(&STO_PLL_M1);
 8001dee:	481c      	ldr	r0, [pc, #112]	; (8001e60 <TSK_HighFrequencyTask+0x198>)
 8001df0:	f008 f9d2 	bl	800a198 <STO_ResetPLL>
 8001df4:	e7e3      	b.n	8001dbe <TSK_HighFrequencyTask+0xf6>
      int16_t hObsAngle = SPD_GetElAngle(&STO_PLL_M1._Super);
 8001df6:	481a      	ldr	r0, [pc, #104]	; (8001e60 <TSK_HighFrequencyTask+0x198>)
 8001df8:	f007 f8ce 	bl	8008f98 <SPD_GetElAngle>
      VSS_CalcElAngle(&VirtualSpeedSensorM1,&hObsAngle);
 8001dfc:	a904      	add	r1, sp, #16
      int16_t hObsAngle = SPD_GetElAngle(&STO_PLL_M1._Super);
 8001dfe:	4603      	mov	r3, r0
      VSS_CalcElAngle(&VirtualSpeedSensorM1,&hObsAngle);
 8001e00:	481b      	ldr	r0, [pc, #108]	; (8001e70 <TSK_HighFrequencyTask+0x1a8>)
      int16_t hObsAngle = SPD_GetElAngle(&STO_PLL_M1._Super);
 8001e02:	f8ad 3010 	strh.w	r3, [sp, #16]
      VSS_CalcElAngle(&VirtualSpeedSensorM1,&hObsAngle);
 8001e06:	f007 fd45 	bl	8009894 <VSS_CalcElAngle>
 8001e0a:	e7e1      	b.n	8001dd0 <TSK_HighFrequencyTask+0x108>
    STM_FaultProcessing(&STM[M1], MC_FOC_DURATION, 0);
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	480b      	ldr	r0, [pc, #44]	; (8001e3c <TSK_HighFrequencyTask+0x174>)
 8001e10:	f007 f9d6 	bl	80091c0 <STM_FaultProcessing>
 8001e14:	e7dc      	b.n	8001dd0 <TSK_HighFrequencyTask+0x108>
    MCPA_dataLog (&MCPA_UART_A);
 8001e16:	f005 fdf1 	bl	80079fc <MCPA_dataLog>
}
 8001e1a:	2000      	movs	r0, #0
 8001e1c:	b009      	add	sp, #36	; 0x24
 8001e1e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (!REMNG_RampCompleted(pREMNG[M1]))
 8001e22:	4d14      	ldr	r5, [pc, #80]	; (8001e74 <TSK_HighFrequencyTask+0x1ac>)
 8001e24:	6828      	ldr	r0, [r5, #0]
 8001e26:	f007 f859 	bl	8008edc <REMNG_RampCompleted>
 8001e2a:	2800      	cmp	r0, #0
 8001e2c:	f47f af58 	bne.w	8001ce0 <TSK_HighFrequencyTask+0x18>
      FOCVars[M1].Iqdref.q = REMNG_Calc(pREMNG[M1]);
 8001e30:	6828      	ldr	r0, [r5, #0]
 8001e32:	f007 f831 	bl	8008e98 <REMNG_Calc>
 8001e36:	8220      	strh	r0, [r4, #16]
 8001e38:	e752      	b.n	8001ce0 <TSK_HighFrequencyTask+0x18>
 8001e3a:	bf00      	nop
 8001e3c:	20000a30 	.word	0x20000a30
 8001e40:	20000a54 	.word	0x20000a54
 8001e44:	20000570 	.word	0x20000570
 8001e48:	20000a4c 	.word	0x20000a4c
 8001e4c:	2000056c 	.word	0x2000056c
 8001e50:	20000568 	.word	0x20000568
 8001e54:	20000a7c 	.word	0x20000a7c
 8001e58:	2000031c 	.word	0x2000031c
 8001e5c:	20000000 	.word	0x20000000
 8001e60:	200003a8 	.word	0x200003a8
 8001e64:	20000694 	.word	0x20000694
 8001e68:	20000690 	.word	0x20000690
 8001e6c:	20000588 	.word	0x20000588
 8001e70:	2000052c 	.word	0x2000052c
 8001e74:	20000a80 	.word	0x20000a80
 8001e78:	20000a58 	.word	0x20000a58

08001e7c <TSK_SafetyTask_PWMOFF>:
  * @param  bMotor Motor reference number defined
  *         \link Motors_reference_number here \endlink
  * @retval None
  */
__weak void TSK_SafetyTask_PWMOFF(uint8_t bMotor)
{
 8001e7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

  /* USER CODE END TSK_SafetyTask_PWMOFF 0 */
  uint16_t CodeReturn = MC_NO_ERROR;
  uint16_t errMask[NBR_OF_MOTORS] = {VBUS_TEMP_ERR_MASK};

  CodeReturn |= errMask[bMotor] & NTC_CalcAvTemp(pTemperatureSensor[bMotor]); /* check for fault if FW protection is activated. It returns MC_OVER_TEMP or MC_NO_ERROR */
 8001e7e:	4b26      	ldr	r3, [pc, #152]	; (8001f18 <TSK_SafetyTask_PWMOFF+0x9c>)
  CodeReturn |= PWMC_CheckOverCurrent(pwmcHandle[bMotor]);                    /* check for fault. It return MC_BREAK_IN or MC_NO_FAULTS
 8001e80:	4e26      	ldr	r6, [pc, #152]	; (8001f1c <TSK_SafetyTask_PWMOFF+0xa0>)
{
 8001e82:	4604      	mov	r4, r0
  CodeReturn |= errMask[bMotor] & NTC_CalcAvTemp(pTemperatureSensor[bMotor]); /* check for fault if FW protection is activated. It returns MC_OVER_TEMP or MC_NO_ERROR */
 8001e84:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8001e88:	f005 ff74 	bl	8007d74 <NTC_CalcAvTemp>
 8001e8c:	4605      	mov	r5, r0
  CodeReturn |= PWMC_CheckOverCurrent(pwmcHandle[bMotor]);                    /* check for fault. It return MC_BREAK_IN or MC_NO_FAULTS
 8001e8e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8001e92:	f000 fa93 	bl	80023bc <PWMC_CheckOverCurrent>
  CodeReturn |= errMask[bMotor] & NTC_CalcAvTemp(pTemperatureSensor[bMotor]); /* check for fault if FW protection is activated. It returns MC_OVER_TEMP or MC_NO_ERROR */
 8001e96:	f025 050e 	bic.w	r5, r5, #14
  CodeReturn |= PWMC_CheckOverCurrent(pwmcHandle[bMotor]);                    /* check for fault. It return MC_BREAK_IN or MC_NO_FAULTS
 8001e9a:	4328      	orrs	r0, r5
 8001e9c:	b285      	uxth	r5, r0
                                                                                 (for STM32F30x can return MC_OVER_VOLT in case of HW Overvoltage) */
  if(bMotor == M1)
 8001e9e:	b364      	cbz	r4, 8001efa <TSK_SafetyTask_PWMOFF+0x7e>
  {
    CodeReturn |=  errMask[bMotor] &RVBS_CalcAvVbus(&BusVoltageSensor_M1);
  }
  STM_FaultProcessing(&STM[bMotor], CodeReturn, ~CodeReturn); /* Update the STM according error code */
 8001ea0:	4f1f      	ldr	r7, [pc, #124]	; (8001f20 <TSK_SafetyTask_PWMOFF+0xa4>)
 8001ea2:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 8001ea6:	eb07 0743 	add.w	r7, r7, r3, lsl #1
 8001eaa:	43ea      	mvns	r2, r5
 8001eac:	b292      	uxth	r2, r2
 8001eae:	4629      	mov	r1, r5
 8001eb0:	4638      	mov	r0, r7
 8001eb2:	f007 f985 	bl	80091c0 <STM_FaultProcessing>
  switch (STM_GetState(&STM[bMotor])) /* Acts on PWM outputs in case of faults */
 8001eb6:	4638      	mov	r0, r7
 8001eb8:	f007 fa14 	bl	80092e4 <STM_GetState>
 8001ebc:	280a      	cmp	r0, #10
 8001ebe:	d00a      	beq.n	8001ed6 <TSK_SafetyTask_PWMOFF+0x5a>
 8001ec0:	280b      	cmp	r0, #11
 8001ec2:	d107      	bne.n	8001ed4 <TSK_SafetyTask_PWMOFF+0x58>
    /* USER CODE BEGIN TSK_SafetyTask_PWMOFF 1 */

    /* USER CODE END TSK_SafetyTask_PWMOFF 1 */
    break;
  case FAULT_OVER:
    PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8001ec4:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8001ec8:	f000 fa4c 	bl	8002364 <PWMC_SwitchOffPWM>
    if (MCPA_UART_A.Mark != 0)
 8001ecc:	4815      	ldr	r0, [pc, #84]	; (8001f24 <TSK_SafetyTask_PWMOFF+0xa8>)
 8001ece:	f890 3029 	ldrb.w	r3, [r0, #41]	; 0x29
 8001ed2:	b9d3      	cbnz	r3, 8001f0a <TSK_SafetyTask_PWMOFF+0x8e>
  }

  /* USER CODE BEGIN TSK_SafetyTask_PWMOFF 3 */

  /* USER CODE END TSK_SafetyTask_PWMOFF 3 */
}
 8001ed4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8001ed6:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8001eda:	f000 fa43 	bl	8002364 <PWMC_SwitchOffPWM>
    if (MCPA_UART_A.Mark != 0)
 8001ede:	4811      	ldr	r0, [pc, #68]	; (8001f24 <TSK_SafetyTask_PWMOFF+0xa8>)
 8001ee0:	f890 3029 	ldrb.w	r3, [r0, #41]	; 0x29
 8001ee4:	b9ab      	cbnz	r3, 8001f12 <TSK_SafetyTask_PWMOFF+0x96>
    FOC_Clear(bMotor);
 8001ee6:	4620      	mov	r0, r4
 8001ee8:	f7ff fc1c 	bl	8001724 <FOC_Clear>
    MPM_Clear((MotorPowMeas_Handle_t*)pMPM[bMotor]);
 8001eec:	4b0e      	ldr	r3, [pc, #56]	; (8001f28 <TSK_SafetyTask_PWMOFF+0xac>)
 8001eee:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
}
 8001ef2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    MPM_Clear((MotorPowMeas_Handle_t*)pMPM[bMotor]);
 8001ef6:	f005 bee7 	b.w	8007cc8 <MPM_Clear>
    CodeReturn |=  errMask[bMotor] &RVBS_CalcAvVbus(&BusVoltageSensor_M1);
 8001efa:	480c      	ldr	r0, [pc, #48]	; (8001f2c <TSK_SafetyTask_PWMOFF+0xb0>)
 8001efc:	f006 ff8e 	bl	8008e1c <RVBS_CalcAvVbus>
 8001f00:	f020 000e 	bic.w	r0, r0, #14
 8001f04:	4305      	orrs	r5, r0
 8001f06:	b2ad      	uxth	r5, r5
 8001f08:	e7ca      	b.n	8001ea0 <TSK_SafetyTask_PWMOFF+0x24>
}
 8001f0a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
      MCPA_flushDataLog (&MCPA_UART_A);
 8001f0e:	f005 be39 	b.w	8007b84 <MCPA_flushDataLog>
      MCPA_flushDataLog (&MCPA_UART_A);
 8001f12:	f005 fe37 	bl	8007b84 <MCPA_flushDataLog>
 8001f16:	e7e6      	b.n	8001ee6 <TSK_SafetyTask_PWMOFF+0x6a>
 8001f18:	20000574 	.word	0x20000574
 8001f1c:	20000a4c 	.word	0x20000a4c
 8001f20:	20000a30 	.word	0x20000a30
 8001f24:	20000588 	.word	0x20000588
 8001f28:	20000564 	.word	0x20000564
 8001f2c:	20000000 	.word	0x20000000

08001f30 <TSK_SafetyTask>:
{
 8001f30:	b508      	push	{r3, lr}
  if (bMCBootCompleted == 1)
 8001f32:	4b06      	ldr	r3, [pc, #24]	; (8001f4c <TSK_SafetyTask+0x1c>)
 8001f34:	781b      	ldrb	r3, [r3, #0]
 8001f36:	2b01      	cmp	r3, #1
 8001f38:	d000      	beq.n	8001f3c <TSK_SafetyTask+0xc>
}
 8001f3a:	bd08      	pop	{r3, pc}
    TSK_SafetyTask_PWMOFF(M1);
 8001f3c:	2000      	movs	r0, #0
 8001f3e:	f7ff ff9d 	bl	8001e7c <TSK_SafetyTask_PWMOFF>
}
 8001f42:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCM_ExecUserConv ();
 8001f46:	f001 bce9 	b.w	800391c <RCM_ExecUserConv>
 8001f4a:	bf00      	nop
 8001f4c:	20000680 	.word	0x20000680

08001f50 <MC_RunMotorControlTasks>:
{
 8001f50:	b508      	push	{r3, lr}
  if ( bMCBootCompleted ) {
 8001f52:	4b04      	ldr	r3, [pc, #16]	; (8001f64 <MC_RunMotorControlTasks+0x14>)
 8001f54:	781b      	ldrb	r3, [r3, #0]
 8001f56:	b903      	cbnz	r3, 8001f5a <MC_RunMotorControlTasks+0xa>
}
 8001f58:	bd08      	pop	{r3, pc}
    MC_Scheduler();
 8001f5a:	f7ff fe6d 	bl	8001c38 <MC_Scheduler>
    TSK_SafetyTask();
 8001f5e:	f7ff ffe7 	bl	8001f30 <TSK_SafetyTask>
}
 8001f62:	bd08      	pop	{r3, pc}
 8001f64:	20000680 	.word	0x20000680

08001f68 <TSK_HardwareFaultTask>:
  *
  *  This function is to be executed when a general hardware failure has been detected
  * by the microcontroller and is used to put the system in safety condition.
  */
__weak void TSK_HardwareFaultTask(void)
{
 8001f68:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TSK_HardwareFaultTask 0 */

  /* USER CODE END TSK_HardwareFaultTask 0 */
  R3_2_SwitchOffPWM(pwmcHandle[M1]);
 8001f6a:	4b05      	ldr	r3, [pc, #20]	; (8001f80 <TSK_HardwareFaultTask+0x18>)
 8001f6c:	6818      	ldr	r0, [r3, #0]
 8001f6e:	f006 fa25 	bl	80083bc <R3_2_SwitchOffPWM>
  STM_FaultProcessing(&STM[M1], MC_SW_ERROR, 0);
  /* USER CODE BEGIN TSK_HardwareFaultTask 1 */

  /* USER CODE END TSK_HardwareFaultTask 1 */
}
 8001f72:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  STM_FaultProcessing(&STM[M1], MC_SW_ERROR, 0);
 8001f76:	4803      	ldr	r0, [pc, #12]	; (8001f84 <TSK_HardwareFaultTask+0x1c>)
 8001f78:	2200      	movs	r2, #0
 8001f7a:	2180      	movs	r1, #128	; 0x80
 8001f7c:	f007 b920 	b.w	80091c0 <STM_FaultProcessing>
 8001f80:	20000a4c 	.word	0x20000a4c
 8001f84:	20000a30 	.word	0x20000a30

08001f88 <UI_HandleStartStopButton_cb>:

__weak void UI_HandleStartStopButton_cb (void)
{
 8001f88:	b508      	push	{r3, lr}
/* USER CODE BEGIN START_STOP_BTN */
  if (MC_GetSTMStateMotor1() == IDLE)
 8001f8a:	f7ff f9ef 	bl	800136c <MC_GetSTMStateMotor1>
 8001f8e:	b918      	cbnz	r0, 8001f98 <UI_HandleStartStopButton_cb+0x10>
  else
  {
    MC_StopMotor1();
  }
/* USER CODE END START_STOP_BTN */
}
 8001f90:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    MC_StartMotor1();
 8001f94:	f7ff b9de 	b.w	8001354 <MC_StartMotor1>
}
 8001f98:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    MC_StopMotor1();
 8001f9c:	f7ff b9e0 	b.w	8001360 <MC_StopMotor1>

08001fa0 <mc_lock_pins>:

 /**
  * @brief  Locks GPIO pins used for Motor Control to prevent accidental reconfiguration
  */
__weak void mc_lock_pins (void)
{
 8001fa0:	b430      	push	{r4, r5}
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  __IO uint32_t temp;
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001fa2:	4a42      	ldr	r2, [pc, #264]	; (80020ac <mc_lock_pins+0x10c>)
 8001fa4:	4942      	ldr	r1, [pc, #264]	; (80020b0 <mc_lock_pins+0x110>)
 8001fa6:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001fa8:	2002      	movs	r0, #2
 8001faa:	b08e      	sub	sp, #56	; 0x38
 8001fac:	61d0      	str	r0, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001fae:	61d1      	str	r1, [r2, #28]
  /* Read LCKR register. This read is mandatory to complete key lock sequence */
  temp = READ_REG(GPIOx->LCKR);
 8001fb0:	69d3      	ldr	r3, [r2, #28]
 8001fb2:	930d      	str	r3, [sp, #52]	; 0x34
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001fb4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
  (void) temp;
 8001fb8:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001fba:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001fbc:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001fbe:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001fc0:	69d9      	ldr	r1, [r3, #28]
 8001fc2:	910c      	str	r1, [sp, #48]	; 0x30
  (void) temp;
 8001fc4:	980c      	ldr	r0, [sp, #48]	; 0x30
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001fc6:	493b      	ldr	r1, [pc, #236]	; (80020b4 <mc_lock_pins+0x114>)
 8001fc8:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001fca:	2008      	movs	r0, #8
 8001fcc:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001fce:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001fd0:	69d9      	ldr	r1, [r3, #28]
 8001fd2:	910b      	str	r1, [sp, #44]	; 0x2c
  (void) temp;
 8001fd4:	980b      	ldr	r0, [sp, #44]	; 0x2c
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001fd6:	4938      	ldr	r1, [pc, #224]	; (80020b8 <mc_lock_pins+0x118>)
 8001fd8:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001fda:	2004      	movs	r0, #4
 8001fdc:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001fde:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001fe0:	69d8      	ldr	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001fe2:	4936      	ldr	r1, [pc, #216]	; (80020bc <mc_lock_pins+0x11c>)
  temp = READ_REG(GPIOx->LCKR);
 8001fe4:	900a      	str	r0, [sp, #40]	; 0x28
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001fe6:	2401      	movs	r4, #1
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001fe8:	f04f 1001 	mov.w	r0, #65537	; 0x10001
  (void) temp;
 8001fec:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001fee:	61c8      	str	r0, [r1, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001ff0:	61cc      	str	r4, [r1, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001ff2:	61c8      	str	r0, [r1, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001ff4:	69c9      	ldr	r1, [r1, #28]
 8001ff6:	9109      	str	r1, [sp, #36]	; 0x24
  (void) temp;
 8001ff8:	9809      	ldr	r0, [sp, #36]	; 0x24
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001ffa:	4931      	ldr	r1, [pc, #196]	; (80020c0 <mc_lock_pins+0x120>)
 8001ffc:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001ffe:	2040      	movs	r0, #64	; 0x40
 8002000:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002002:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002004:	69d9      	ldr	r1, [r3, #28]
 8002006:	9108      	str	r1, [sp, #32]
  (void) temp;
 8002008:	9808      	ldr	r0, [sp, #32]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800200a:	492e      	ldr	r1, [pc, #184]	; (80020c4 <mc_lock_pins+0x124>)
 800200c:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 800200e:	2020      	movs	r0, #32
 8002010:	61d0      	str	r0, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002012:	61d1      	str	r1, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002014:	69d2      	ldr	r2, [r2, #28]
 8002016:	9207      	str	r2, [sp, #28]
  (void) temp;
 8002018:	9907      	ldr	r1, [sp, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800201a:	4a2b      	ldr	r2, [pc, #172]	; (80020c8 <mc_lock_pins+0x128>)
 800201c:	61da      	str	r2, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 800201e:	2180      	movs	r1, #128	; 0x80
 8002020:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002022:	61da      	str	r2, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002024:	69da      	ldr	r2, [r3, #28]
 8002026:	9206      	str	r2, [sp, #24]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002028:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800202c:	f44f 3281 	mov.w	r2, #66048	; 0x10200
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002030:	f44f 7100 	mov.w	r1, #512	; 0x200
  (void) temp;
 8002034:	9806      	ldr	r0, [sp, #24]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002036:	61da      	str	r2, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002038:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800203a:	61da      	str	r2, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 800203c:	69da      	ldr	r2, [r3, #28]
 800203e:	9205      	str	r2, [sp, #20]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002040:	f44f 6100 	mov.w	r1, #2048	; 0x800
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002044:	f44f 3284 	mov.w	r2, #67584	; 0x10800
  (void) temp;
 8002048:	9805      	ldr	r0, [sp, #20]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800204a:	61da      	str	r2, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 800204c:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800204e:	61da      	str	r2, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002050:	69da      	ldr	r2, [r3, #28]
 8002052:	9204      	str	r2, [sp, #16]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002054:	f44f 6180 	mov.w	r1, #1024	; 0x400
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002058:	f44f 3282 	mov.w	r2, #66560	; 0x10400
  (void) temp;
 800205c:	9804      	ldr	r0, [sp, #16]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800205e:	61da      	str	r2, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002060:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002062:	61da      	str	r2, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002064:	69da      	ldr	r2, [r3, #28]
 8002066:	9203      	str	r2, [sp, #12]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002068:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800206c:	f44f 3290 	mov.w	r2, #73728	; 0x12000
  (void) temp;
 8002070:	9803      	ldr	r0, [sp, #12]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002072:	61da      	str	r2, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002074:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002076:	61da      	str	r2, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002078:	69da      	ldr	r2, [r3, #28]
 800207a:	9202      	str	r2, [sp, #8]
  WRITE_REG(GPIOx->LCKR, PinMask);
 800207c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002080:	f44f 3288 	mov.w	r2, #69632	; 0x11000
  (void) temp;
 8002084:	9802      	ldr	r0, [sp, #8]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002086:	61da      	str	r2, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002088:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800208a:	61da      	str	r2, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 800208c:	69da      	ldr	r2, [r3, #28]
 800208e:	9201      	str	r2, [sp, #4]
  (void) temp;
 8002090:	9901      	ldr	r1, [sp, #4]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002092:	4a0e      	ldr	r2, [pc, #56]	; (80020cc <mc_lock_pins+0x12c>)
 8002094:	61da      	str	r2, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002096:	f44f 7180 	mov.w	r1, #256	; 0x100
 800209a:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800209c:	61da      	str	r2, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 800209e:	69db      	ldr	r3, [r3, #28]
 80020a0:	9300      	str	r3, [sp, #0]
  (void) temp;
 80020a2:	9b00      	ldr	r3, [sp, #0]
LL_GPIO_LockPin(M1_PWM_VH_GPIO_Port, M1_PWM_VH_Pin);
LL_GPIO_LockPin(M1_PWM_VL_GPIO_Port, M1_PWM_VL_Pin);
LL_GPIO_LockPin(M1_PWM_WH_GPIO_Port, M1_PWM_WH_Pin);
LL_GPIO_LockPin(M1_PWM_WL_GPIO_Port, M1_PWM_WL_Pin);
LL_GPIO_LockPin(M1_PWM_UL_GPIO_Port, M1_PWM_UL_Pin);
}
 80020a4:	b00e      	add	sp, #56	; 0x38
 80020a6:	bc30      	pop	{r4, r5}
 80020a8:	4770      	bx	lr
 80020aa:	bf00      	nop
 80020ac:	48000800 	.word	0x48000800
 80020b0:	00010002 	.word	0x00010002
 80020b4:	00010008 	.word	0x00010008
 80020b8:	00010004 	.word	0x00010004
 80020bc:	48000400 	.word	0x48000400
 80020c0:	00010040 	.word	0x00010040
 80020c4:	00010020 	.word	0x00010020
 80020c8:	00010080 	.word	0x00010080
 80020cc:	00010100 	.word	0x00010100

080020d0 <MX_MotorControl_Init>:
 *
 * CubeMX calls this function after all peripherals initializations and
 * before the NVIC is configured
 */
__weak void MX_MotorControl_Init(void)
{
 80020d0:	b508      	push	{r3, lr}
  /* Reconfigure the SysTick interrupt to fire every 500 us. */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/SYS_TICK_FREQUENCY);
 80020d2:	f004 fadf 	bl	8006694 <HAL_RCC_GetHCLKFreq>
 80020d6:	4b06      	ldr	r3, [pc, #24]	; (80020f0 <MX_MotorControl_Init+0x20>)
 80020d8:	fba3 3000 	umull	r3, r0, r3, r0
 80020dc:	09c0      	lsrs	r0, r0, #7
 80020de:	f002 ffd9 	bl	8005094 <HAL_SYSTICK_Config>
  /* Initialize the Motor Control Subsystem */
  MCboot(pMCI);
 80020e2:	4804      	ldr	r0, [pc, #16]	; (80020f4 <MX_MotorControl_Init+0x24>)
 80020e4:	f7ff fb62 	bl	80017ac <MCboot>
  mc_lock_pins();

}
 80020e8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  mc_lock_pins();
 80020ec:	f7ff bf58 	b.w	8001fa0 <mc_lock_pins>
 80020f0:	10624dd3 	.word	0x10624dd3
 80020f4:	20001d10 	.word	0x20001d10

080020f8 <PWMC_GetPhaseCurrents>:
  * @param  pStator_Currents Pointer to the structure that will receive motor current
  *         of phase A and B in ElectricalValue format.
*/
__weak void PWMC_GetPhaseCurrents( PWMC_Handle_t * pHandle, ab_t * Iab )
{
  pHandle->pFctGetPhaseCurrents( pHandle, Iab );
 80020f8:	6843      	ldr	r3, [r0, #4]
 80020fa:	4718      	bx	r3

080020fc <PWMC_SetPhaseVoltage>:
  *
  * @retval Returns #MC_NO_ERROR if no error occurred or #MC_FOC_DURATION if the duty cycles were
  *         set too late for being taken into account in the next PWM cycle.
  */
__weak uint16_t PWMC_SetPhaseVoltage( PWMC_Handle_t * pHandle, alphabeta_t Valfa_beta )
{
 80020fc:	b470      	push	{r4, r5, r6}
  int32_t wX, wY, wZ, wUAlpha, wUBeta, wTimePhA, wTimePhB, wTimePhC;

  wUAlpha = Valfa_beta.alpha * ( int32_t )pHandle->hT_Sqrt3;
  wUBeta = -( Valfa_beta.beta * ( int32_t )( pHandle->PWMperiod ) ) * 2;
 80020fe:	f8b0 605c 	ldrh.w	r6, [r0, #92]	; 0x5c
  wUAlpha = Valfa_beta.alpha * ( int32_t )pHandle->hT_Sqrt3;
 8002102:	8f03      	ldrh	r3, [r0, #56]	; 0x38
{
 8002104:	b083      	sub	sp, #12
  wUBeta = -( Valfa_beta.beta * ( int32_t )( pHandle->PWMperiod ) ) * 2;
 8002106:	140c      	asrs	r4, r1, #16
{
 8002108:	9101      	str	r1, [sp, #4]
  wUBeta = -( Valfa_beta.beta * ( int32_t )( pHandle->PWMperiod ) ) * 2;
 800210a:	fb06 f404 	mul.w	r4, r6, r4
  wUAlpha = Valfa_beta.alpha * ( int32_t )pHandle->hT_Sqrt3;
 800210e:	b209      	sxth	r1, r1
  wUBeta = -( Valfa_beta.beta * ( int32_t )( pHandle->PWMperiod ) ) * 2;
 8002110:	ebc4 74c4 	rsb	r4, r4, r4, lsl #31
  wUAlpha = Valfa_beta.alpha * ( int32_t )pHandle->hT_Sqrt3;
 8002114:	fb03 f101 	mul.w	r1, r3, r1

  wX = wUBeta;
  wY = ( wUBeta + wUAlpha ) / 2;
 8002118:	eb01 0344 	add.w	r3, r1, r4, lsl #1
  wZ = ( wUBeta - wUAlpha ) / 2;
 800211c:	ebc1 0144 	rsb	r1, r1, r4, lsl #1
  wY = ( wUBeta + wUAlpha ) / 2;
 8002120:	eb03 75d3 	add.w	r5, r3, r3, lsr #31
  wZ = ( wUBeta - wUAlpha ) / 2;
 8002124:	eb01 72d1 	add.w	r2, r1, r1, lsr #31

  /* Sector calculation from wX, wY, wZ */
  if ( wY < 0 )
 8002128:	f1b3 3fff 	cmp.w	r3, #4294967295
  wUBeta = -( Valfa_beta.beta * ( int32_t )( pHandle->PWMperiod ) ) * 2;
 800212c:	ea4f 0444 	mov.w	r4, r4, lsl #1
  wY = ( wUBeta + wUAlpha ) / 2;
 8002130:	ea4f 0565 	mov.w	r5, r5, asr #1
  wZ = ( wUBeta - wUAlpha ) / 2;
 8002134:	ea4f 0262 	mov.w	r2, r2, asr #1
  if ( wY < 0 )
 8002138:	db7b      	blt.n	8002232 <PWMC_SetPhaseVoltage+0x136>
        pHandle->highDuty = wTimePhA;
      }
  }
  else /* wY > 0 */
  {
    if ( wZ >= 0 )
 800213a:	f1b1 3fff 	cmp.w	r1, #4294967295
 800213e:	db50      	blt.n	80021e2 <PWMC_SetPhaseVoltage+0xe6>
    {
      pHandle->Sector = SECTOR_2;
      wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wZ ) / ( int32_t )262144 );
 8002140:	1aad      	subs	r5, r5, r2
 8002142:	bf44      	itt	mi
 8002144:	f505 357f 	addmi.w	r5, r5, #261120	; 0x3fc00
 8002148:	f205 35ff 	addwmi	r5, r5, #1023	; 0x3ff
      wTimePhB = wTimePhA + wZ / 131072;
 800214c:	2900      	cmp	r1, #0
 800214e:	bfbc      	itt	lt
 8002150:	f501 317f 	addlt.w	r1, r1, #261120	; 0x3fc00
 8002154:	f201 31ff 	addwlt	r1, r1, #1023	; 0x3ff
      wTimePhC = wTimePhA - wY / 131072;
 8002158:	2b00      	cmp	r3, #0
 800215a:	bfb8      	it	lt
 800215c:	f503 337f 	addlt.w	r3, r3, #261120	; 0x3fc00
      wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wZ ) / ( int32_t )262144 );
 8002160:	ea4f 0296 	mov.w	r2, r6, lsr #2
 8002164:	eb02 42a5 	add.w	r2, r2, r5, asr #18
      wTimePhC = wTimePhA - wY / 131072;
 8002168:	bfb8      	it	lt
 800216a:	f203 33ff 	addwlt	r3, r3, #1023	; 0x3ff
      pHandle->Sector = SECTOR_2;
 800216e:	2401      	movs	r4, #1
      wTimePhB = wTimePhA + wZ / 131072;
 8002170:	eb02 41a1 	add.w	r1, r2, r1, asr #18
      wTimePhC = wTimePhA - wY / 131072;
 8002174:	eba2 43a3 	sub.w	r3, r2, r3, asr #18
      pHandle->Sector = SECTOR_2;
 8002178:	f880 4068 	strb.w	r4, [r0, #104]	; 0x68
      pHandle->lowDuty = wTimePhB;
      pHandle->midDuty = wTimePhA;
      pHandle->highDuty = wTimePhC;
 800217c:	f8a0 3046 	strh.w	r3, [r0, #70]	; 0x46
      pHandle->lowDuty = wTimePhB;
 8002180:	f8a0 1042 	strh.w	r1, [r0, #66]	; 0x42
      pHandle->midDuty = wTimePhA;
 8002184:	f8a0 2044 	strh.w	r2, [r0, #68]	; 0x44

  pHandle->CntPhA = (uint16_t)(MAX(wTimePhA,0));
  pHandle->CntPhB = (uint16_t)(MAX(wTimePhB,0));
  pHandle->CntPhC = (uint16_t)(MAX(wTimePhC,0));

  if ( pHandle->DTTest == 1u )
 8002188:	f8b0 405a 	ldrh.w	r4, [r0, #90]	; 0x5a
 800218c:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
 8002190:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
 8002194:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8002198:	b292      	uxth	r2, r2
 800219a:	b289      	uxth	r1, r1
 800219c:	b29b      	uxth	r3, r3
 800219e:	2c01      	cmp	r4, #1
  pHandle->CntPhA = (uint16_t)(MAX(wTimePhA,0));
 80021a0:	8742      	strh	r2, [r0, #58]	; 0x3a
  pHandle->CntPhB = (uint16_t)(MAX(wTimePhB,0));
 80021a2:	8781      	strh	r1, [r0, #60]	; 0x3c
  pHandle->CntPhC = (uint16_t)(MAX(wTimePhC,0));
 80021a4:	87c3      	strh	r3, [r0, #62]	; 0x3e
  if ( pHandle->DTTest == 1u )
 80021a6:	d118      	bne.n	80021da <PWMC_SetPhaseVoltage+0xde>
  {
    /* Dead time compensation */
    if ( pHandle->Ia > 0 )
 80021a8:	f9b0 404c 	ldrsh.w	r4, [r0, #76]	; 0x4c
    else
    {
      pHandle->CntPhA -= pHandle->DTCompCnt;
    }

    if ( pHandle->Ib > 0 )
 80021ac:	f9b0 504e 	ldrsh.w	r5, [r0, #78]	; 0x4e
    if ( pHandle->Ia > 0 )
 80021b0:	2c00      	cmp	r4, #0
      pHandle->CntPhA += pHandle->DTCompCnt;
 80021b2:	f8b0 4060 	ldrh.w	r4, [r0, #96]	; 0x60
 80021b6:	bfcc      	ite	gt
 80021b8:	1912      	addgt	r2, r2, r4
      pHandle->CntPhA -= pHandle->DTCompCnt;
 80021ba:	1b12      	suble	r2, r2, r4
 80021bc:	b292      	uxth	r2, r2
 80021be:	8742      	strh	r2, [r0, #58]	; 0x3a
    else
    {
      pHandle->CntPhB -= pHandle->DTCompCnt;
    }

    if ( pHandle->Ic > 0 )
 80021c0:	f9b0 2050 	ldrsh.w	r2, [r0, #80]	; 0x50
    if ( pHandle->Ib > 0 )
 80021c4:	2d00      	cmp	r5, #0
      pHandle->CntPhB += pHandle->DTCompCnt;
 80021c6:	bfcc      	ite	gt
 80021c8:	1909      	addgt	r1, r1, r4
      pHandle->CntPhB -= pHandle->DTCompCnt;
 80021ca:	1b09      	suble	r1, r1, r4
    if ( pHandle->Ic > 0 )
 80021cc:	2a00      	cmp	r2, #0
      pHandle->CntPhB -= pHandle->DTCompCnt;
 80021ce:	b289      	uxth	r1, r1
    {
      pHandle->CntPhC += pHandle->DTCompCnt;
 80021d0:	bfcc      	ite	gt
 80021d2:	191b      	addgt	r3, r3, r4
    }
    else
    {
      pHandle->CntPhC -= pHandle->DTCompCnt;
 80021d4:	1b1b      	suble	r3, r3, r4
 80021d6:	8781      	strh	r1, [r0, #60]	; 0x3c
 80021d8:	87c3      	strh	r3, [r0, #62]	; 0x3e
    }
  }

  return ( pHandle->pFctSetADCSampPointSectX( pHandle ) );
 80021da:	6983      	ldr	r3, [r0, #24]
}
 80021dc:	b003      	add	sp, #12
 80021de:	bc70      	pop	{r4, r5, r6}
  return ( pHandle->pFctSetADCSampPointSectX( pHandle ) );
 80021e0:	4718      	bx	r3
      if ( wX <= 0 )
 80021e2:	2c00      	cmp	r4, #0
 80021e4:	dd4b      	ble.n	800227e <PWMC_SetPhaseVoltage+0x182>
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wX - wZ ) / ( int32_t )262144 );
 80021e6:	1aa5      	subs	r5, r4, r2
 80021e8:	bf44      	itt	mi
 80021ea:	f505 357f 	addmi.w	r5, r5, #261120	; 0x3fc00
 80021ee:	f205 35ff 	addwmi	r5, r5, #1023	; 0x3ff
        wTimePhB = wTimePhA + wZ / 131072;
 80021f2:	2900      	cmp	r1, #0
 80021f4:	bfb8      	it	lt
 80021f6:	f501 317f 	addlt.w	r1, r1, #261120	; 0x3fc00
        pHandle->Sector = SECTOR_1;
 80021fa:	f04f 0300 	mov.w	r3, #0
        wTimePhB = wTimePhA + wZ / 131072;
 80021fe:	bfb8      	it	lt
 8002200:	f201 31ff 	addwlt	r1, r1, #1023	; 0x3ff
        pHandle->Sector = SECTOR_1;
 8002204:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wX - wZ ) / ( int32_t )262144 );
 8002208:	08b2      	lsrs	r2, r6, #2
        wTimePhC = wTimePhB - wX / 131072;
 800220a:	1e23      	subs	r3, r4, #0
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wX - wZ ) / ( int32_t )262144 );
 800220c:	eb02 42a5 	add.w	r2, r2, r5, asr #18
        wTimePhC = wTimePhB - wX / 131072;
 8002210:	bfb8      	it	lt
 8002212:	f503 33ff 	addlt.w	r3, r3, #130560	; 0x1fe00
        wTimePhB = wTimePhA + wZ / 131072;
 8002216:	eb02 41a1 	add.w	r1, r2, r1, asr #18
        wTimePhC = wTimePhB - wX / 131072;
 800221a:	bfb8      	it	lt
 800221c:	f203 13ff 	addwlt	r3, r3, #511	; 0x1ff
 8002220:	eba1 4363 	sub.w	r3, r1, r3, asr #17
        pHandle->highDuty = wTimePhC;
 8002224:	f8a0 3046 	strh.w	r3, [r0, #70]	; 0x46
        pHandle->lowDuty = wTimePhA;
 8002228:	f8a0 2042 	strh.w	r2, [r0, #66]	; 0x42
        pHandle->midDuty = wTimePhB;
 800222c:	f8a0 1044 	strh.w	r1, [r0, #68]	; 0x44
        pHandle->highDuty = wTimePhC;
 8002230:	e7aa      	b.n	8002188 <PWMC_SetPhaseVoltage+0x8c>
    if ( wZ < 0 )
 8002232:	f1b1 3fff 	cmp.w	r1, #4294967295
 8002236:	db6f      	blt.n	8002318 <PWMC_SetPhaseVoltage+0x21c>
      if ( wX <= 0 )
 8002238:	2c00      	cmp	r4, #0
 800223a:	dd47      	ble.n	80022cc <PWMC_SetPhaseVoltage+0x1d0>
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wX ) / ( int32_t )262144 );
 800223c:	1b2d      	subs	r5, r5, r4
 800223e:	bf48      	it	mi
 8002240:	f505 357f 	addmi.w	r5, r5, #261120	; 0x3fc00
        pHandle->Sector = SECTOR_3;
 8002244:	f04f 0202 	mov.w	r2, #2
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wX ) / ( int32_t )262144 );
 8002248:	bf48      	it	mi
 800224a:	f205 35ff 	addwmi	r5, r5, #1023	; 0x3ff
        wTimePhC = wTimePhA - wY / 131072;
 800224e:	2b00      	cmp	r3, #0
 8002250:	bfb8      	it	lt
 8002252:	f503 337f 	addlt.w	r3, r3, #261120	; 0x3fc00
        pHandle->Sector = SECTOR_3;
 8002256:	f880 2068 	strb.w	r2, [r0, #104]	; 0x68
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wX ) / ( int32_t )262144 );
 800225a:	ea4f 0296 	mov.w	r2, r6, lsr #2
 800225e:	eb02 42a5 	add.w	r2, r2, r5, asr #18
        wTimePhC = wTimePhA - wY / 131072;
 8002262:	bfb8      	it	lt
 8002264:	f203 33ff 	addwlt	r3, r3, #1023	; 0x3ff
 8002268:	eba2 43a3 	sub.w	r3, r2, r3, asr #18
        wTimePhB = wTimePhC + wX / 131072;
 800226c:	eb03 4164 	add.w	r1, r3, r4, asr #17
        pHandle->lowDuty = wTimePhB;
 8002270:	f8a0 1042 	strh.w	r1, [r0, #66]	; 0x42
        pHandle->midDuty = wTimePhC;
 8002274:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
        pHandle->highDuty = wTimePhA;
 8002278:	f8a0 2046 	strh.w	r2, [r0, #70]	; 0x46
 800227c:	e784      	b.n	8002188 <PWMC_SetPhaseVoltage+0x8c>
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wX ) / ( int32_t )262144 );
 800227e:	1b2d      	subs	r5, r5, r4
 8002280:	bf44      	itt	mi
 8002282:	f505 357f 	addmi.w	r5, r5, #261120	; 0x3fc00
 8002286:	f205 35ff 	addwmi	r5, r5, #1023	; 0x3ff
        wTimePhC = wTimePhA - wY / 131072;
 800228a:	2b00      	cmp	r3, #0
 800228c:	bfb8      	it	lt
 800228e:	f503 337f 	addlt.w	r3, r3, #261120	; 0x3fc00
        pHandle->Sector = SECTOR_6;
 8002292:	f04f 0205 	mov.w	r2, #5
        wTimePhC = wTimePhA - wY / 131072;
 8002296:	bfb8      	it	lt
 8002298:	f203 33ff 	addwlt	r3, r3, #1023	; 0x3ff
        pHandle->Sector = SECTOR_6;
 800229c:	f880 2068 	strb.w	r2, [r0, #104]	; 0x68
        wTimePhB = wTimePhC + wX / 131072;
 80022a0:	1e21      	subs	r1, r4, #0
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wX ) / ( int32_t )262144 );
 80022a2:	ea4f 0296 	mov.w	r2, r6, lsr #2
 80022a6:	eb02 42a5 	add.w	r2, r2, r5, asr #18
        wTimePhB = wTimePhC + wX / 131072;
 80022aa:	bfb8      	it	lt
 80022ac:	f501 31ff 	addlt.w	r1, r1, #130560	; 0x1fe00
        wTimePhC = wTimePhA - wY / 131072;
 80022b0:	eba2 43a3 	sub.w	r3, r2, r3, asr #18
        wTimePhB = wTimePhC + wX / 131072;
 80022b4:	bfb8      	it	lt
 80022b6:	f201 11ff 	addwlt	r1, r1, #511	; 0x1ff
 80022ba:	eb03 4161 	add.w	r1, r3, r1, asr #17
        pHandle->highDuty = wTimePhB;
 80022be:	f8a0 1046 	strh.w	r1, [r0, #70]	; 0x46
        pHandle->lowDuty = wTimePhA;
 80022c2:	f8a0 2042 	strh.w	r2, [r0, #66]	; 0x42
        pHandle->midDuty = wTimePhC;
 80022c6:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
        pHandle->highDuty = wTimePhB;
 80022ca:	e75d      	b.n	8002188 <PWMC_SetPhaseVoltage+0x8c>
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wX - wZ ) / ( int32_t )262144 );
 80022cc:	1aa5      	subs	r5, r4, r2
 80022ce:	bf44      	itt	mi
 80022d0:	f505 357f 	addmi.w	r5, r5, #261120	; 0x3fc00
 80022d4:	f205 35ff 	addwmi	r5, r5, #1023	; 0x3ff
        wTimePhB = wTimePhA + wZ / 131072;
 80022d8:	2900      	cmp	r1, #0
 80022da:	bfb8      	it	lt
 80022dc:	f501 317f 	addlt.w	r1, r1, #261120	; 0x3fc00
        pHandle->Sector = SECTOR_4;
 80022e0:	f04f 0303 	mov.w	r3, #3
        wTimePhB = wTimePhA + wZ / 131072;
 80022e4:	bfb8      	it	lt
 80022e6:	f201 31ff 	addwlt	r1, r1, #1023	; 0x3ff
        pHandle->Sector = SECTOR_4;
 80022ea:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wX - wZ ) / ( int32_t )262144 );
 80022ee:	08b2      	lsrs	r2, r6, #2
        wTimePhC = wTimePhB - wX / 131072;
 80022f0:	1e23      	subs	r3, r4, #0
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wX - wZ ) / ( int32_t )262144 );
 80022f2:	eb02 42a5 	add.w	r2, r2, r5, asr #18
        wTimePhC = wTimePhB - wX / 131072;
 80022f6:	bfb8      	it	lt
 80022f8:	f503 33ff 	addlt.w	r3, r3, #130560	; 0x1fe00
        wTimePhB = wTimePhA + wZ / 131072;
 80022fc:	eb02 41a1 	add.w	r1, r2, r1, asr #18
        wTimePhC = wTimePhB - wX / 131072;
 8002300:	bfb8      	it	lt
 8002302:	f203 13ff 	addwlt	r3, r3, #511	; 0x1ff
 8002306:	eba1 4363 	sub.w	r3, r1, r3, asr #17
        pHandle->lowDuty = wTimePhC;
 800230a:	f8a0 3042 	strh.w	r3, [r0, #66]	; 0x42
        pHandle->midDuty = wTimePhB;
 800230e:	f8a0 1044 	strh.w	r1, [r0, #68]	; 0x44
        pHandle->highDuty = wTimePhA;
 8002312:	f8a0 2046 	strh.w	r2, [r0, #70]	; 0x46
 8002316:	e737      	b.n	8002188 <PWMC_SetPhaseVoltage+0x8c>
      wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wZ ) / ( int32_t )262144 );
 8002318:	1aad      	subs	r5, r5, r2
 800231a:	bf44      	itt	mi
 800231c:	f505 357f 	addmi.w	r5, r5, #261120	; 0x3fc00
 8002320:	f205 35ff 	addwmi	r5, r5, #1023	; 0x3ff
      wTimePhB = wTimePhA + wZ / 131072;
 8002324:	2900      	cmp	r1, #0
 8002326:	bfbc      	itt	lt
 8002328:	f501 317f 	addlt.w	r1, r1, #261120	; 0x3fc00
 800232c:	f201 31ff 	addwlt	r1, r1, #1023	; 0x3ff
      wTimePhC = wTimePhA - wY / 131072;
 8002330:	2b00      	cmp	r3, #0
 8002332:	bfb8      	it	lt
 8002334:	f503 337f 	addlt.w	r3, r3, #261120	; 0x3fc00
      wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wZ ) / ( int32_t )262144 );
 8002338:	ea4f 0296 	mov.w	r2, r6, lsr #2
 800233c:	eb02 42a5 	add.w	r2, r2, r5, asr #18
      wTimePhC = wTimePhA - wY / 131072;
 8002340:	bfb8      	it	lt
 8002342:	f203 33ff 	addwlt	r3, r3, #1023	; 0x3ff
      pHandle->Sector = SECTOR_5;
 8002346:	2404      	movs	r4, #4
      wTimePhB = wTimePhA + wZ / 131072;
 8002348:	eb02 41a1 	add.w	r1, r2, r1, asr #18
      wTimePhC = wTimePhA - wY / 131072;
 800234c:	eba2 43a3 	sub.w	r3, r2, r3, asr #18
      pHandle->Sector = SECTOR_5;
 8002350:	f880 4068 	strb.w	r4, [r0, #104]	; 0x68
      pHandle->lowDuty = wTimePhC;
 8002354:	f8a0 3042 	strh.w	r3, [r0, #66]	; 0x42
      pHandle->midDuty = wTimePhA;
 8002358:	f8a0 2044 	strh.w	r2, [r0, #68]	; 0x44
      pHandle->highDuty = wTimePhB;
 800235c:	f8a0 1046 	strh.w	r1, [r0, #70]	; 0x46
 8002360:	e712      	b.n	8002188 <PWMC_SetPhaseVoltage+0x8c>
 8002362:	bf00      	nop

08002364 <PWMC_SwitchOffPWM>:
  * @brief  Switches PWM generation off, inactivating the outputs.
  * @param  pHandle Handle on the target instance of the PWMC component
  */
__weak void PWMC_SwitchOffPWM( PWMC_Handle_t * pHandle )
{
  pHandle->pFctSwitchOffPwm( pHandle );
 8002364:	6883      	ldr	r3, [r0, #8]
 8002366:	4718      	bx	r3

08002368 <PWMC_CurrentReadingCalibr>:
  *         #CRC_EXEC to execute the offset calibration.
  * @retval true if the current calibration has been completed, false if it is
  *         still ongoing.
  */
__weak bool PWMC_CurrentReadingCalibr( PWMC_Handle_t * pHandle, CRCAction_t action )
{
 8002368:	b510      	push	{r4, lr}
 800236a:	4604      	mov	r4, r0
 800236c:	b082      	sub	sp, #8
  bool retVal = false;
  if ( action == CRC_START )
 800236e:	b199      	cbz	r1, 8002398 <PWMC_CurrentReadingCalibr+0x30>
    {
      pHandle->pFctCurrReadingCalib( pHandle );
      retVal = true;
    }
  }
  else if ( action == CRC_EXEC )
 8002370:	2901      	cmp	r1, #1
 8002372:	d002      	beq.n	800237a <PWMC_CurrentReadingCalibr+0x12>
  bool retVal = false;
 8002374:	2000      	movs	r0, #0
  }
  else
  {
  }
  return retVal;
}
 8002376:	b002      	add	sp, #8
 8002378:	bd10      	pop	{r4, pc}
    if ( pHandle->OffCalibrWaitTimeCounter > 0u )
 800237a:	f8b0 304a 	ldrh.w	r3, [r0, #74]	; 0x4a
 800237e:	b1cb      	cbz	r3, 80023b4 <PWMC_CurrentReadingCalibr+0x4c>
      pHandle->OffCalibrWaitTimeCounter--;
 8002380:	3b01      	subs	r3, #1
 8002382:	b29b      	uxth	r3, r3
 8002384:	9101      	str	r1, [sp, #4]
 8002386:	f8a0 304a 	strh.w	r3, [r0, #74]	; 0x4a
      if ( pHandle->OffCalibrWaitTimeCounter == 0u )
 800238a:	2b00      	cmp	r3, #0
 800238c:	d1f2      	bne.n	8002374 <PWMC_CurrentReadingCalibr+0xc>
        pHandle->pFctCurrReadingCalib( pHandle );
 800238e:	6903      	ldr	r3, [r0, #16]
 8002390:	4798      	blx	r3
        retVal = true;
 8002392:	9901      	ldr	r1, [sp, #4]
 8002394:	4608      	mov	r0, r1
 8002396:	e7ee      	b.n	8002376 <PWMC_CurrentReadingCalibr+0xe>
    PWMC_SwitchOffPWM( pHandle );
 8002398:	f7ff ffe4 	bl	8002364 <PWMC_SwitchOffPWM>
    pHandle->OffCalibrWaitTimeCounter = pHandle->OffCalibrWaitTicks;
 800239c:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 80023a0:	f8a4 304a 	strh.w	r3, [r4, #74]	; 0x4a
    if ( pHandle->OffCalibrWaitTicks == 0u )
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d1e5      	bne.n	8002374 <PWMC_CurrentReadingCalibr+0xc>
      pHandle->pFctCurrReadingCalib( pHandle );
 80023a8:	4620      	mov	r0, r4
 80023aa:	6923      	ldr	r3, [r4, #16]
 80023ac:	4798      	blx	r3
      retVal = true;
 80023ae:	2001      	movs	r0, #1
}
 80023b0:	b002      	add	sp, #8
 80023b2:	bd10      	pop	{r4, pc}
      retVal = true;
 80023b4:	4608      	mov	r0, r1
}
 80023b6:	b002      	add	sp, #8
 80023b8:	bd10      	pop	{r4, pc}
 80023ba:	bf00      	nop

080023bc <PWMC_CheckOverCurrent>:
/** @brief Returns #MC_BREAK_IN if an over current condition was detected on the power stage
 *         controlled by the PWMC component pointed by  @p pHandle, since the last call to this function;
 *         returns #MC_NO_FAULTS otherwise. */
__weak uint16_t PWMC_CheckOverCurrent( PWMC_Handle_t * pHandle )
{
  return pHandle->pFctIsOverCurrentOccurred( pHandle );
 80023bc:	69c3      	ldr	r3, [r0, #28]
 80023be:	4718      	bx	r3

080023c0 <RI_SetRegCommandParser>:
static uint8_t RI_SetReg (uint16_t dataID, uint8_t * data, uint16_t *size, int16_t dataAvailable);
static uint8_t RI_GetReg (uint16_t dataID, uint8_t * data, uint16_t *size, int16_t maxSize);
static uint8_t RI_MovString (const char * srcString, char * destString, uint16_t *size, int16_t maxSize);

__weak uint8_t RI_SetRegCommandParser (MCP_Handle_t * pHandle, uint16_t txSyncFreeSpace)
{
 80023c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80023c4:	4681      	mov	r9, r0
  uint16_t * dataElementID;
  uint8_t * rxData = pHandle->rxBuffer;
  uint8_t * txData = pHandle->txBuffer;
  int16_t rxLength = pHandle->rxLength;
 80023c6:	f9b0 000c 	ldrsh.w	r0, [r0, #12]
  uint16_t size;
  uint8_t retVal=MCP_CMD_OK;
  uint8_t accessResult;
  uint8_t number_of_item =0;
  pHandle->txLength = 0;
 80023ca:	2300      	movs	r3, #0
  while (rxLength > 0)
 80023cc:	4298      	cmp	r0, r3
  uint8_t * txData = pHandle->txBuffer;
 80023ce:	e9d9 6201 	ldrd	r6, r2, [r9, #4]
{
 80023d2:	b089      	sub	sp, #36	; 0x24
  pHandle->txLength = 0;
 80023d4:	f8a9 300e 	strh.w	r3, [r9, #14]
  while (rxLength > 0)
 80023d8:	f340 8082 	ble.w	80024e0 <RI_SetRegCommandParser+0x120>
  uint8_t * txData = pHandle->txBuffer;
 80023dc:	4690      	mov	r8, r2
 80023de:	440a      	add	r2, r1
  uint8_t retVal=MCP_CMD_OK;
 80023e0:	e9cd 2301 	strd	r2, r3, [sp, #4]
 80023e4:	f1c8 0301 	rsb	r3, r8, #1
 80023e8:	f8cd 9000 	str.w	r9, [sp]
 80023ec:	4699      	mov	r9, r3
  {
     number_of_item ++;
     dataElementID = (uint16_t *) rxData;
     rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
     rxData = rxData+MCP_ID_SIZE; // Shift buffer to the next data
 80023ee:	4637      	mov	r7, r6
  uint8_t retVal = MCP_CMD_OK;
  uint16_t regID = dataID & REG_MASK;
  typeID = dataID & TYPE_MASK;
  motorID = (dataID & MOTOR_MASK)-1;

  MCI_Handle_t * pMCI = &Mci[motorID];
 80023f0:	4bb6      	ldr	r3, [pc, #728]	; (80026cc <RI_SetRegCommandParser+0x30c>)
     accessResult = RI_SetReg (*dataElementID,rxData,&size,rxLength);
 80023f2:	f837 cb02 	ldrh.w	ip, [r7], #2
  motorID = (dataID & MOTOR_MASK)-1;
 80023f6:	f00c 0507 	and.w	r5, ip, #7
 80023fa:	3d01      	subs	r5, #1
  MCI_Handle_t * pMCI = &Mci[motorID];
 80023fc:	b2ec      	uxtb	r4, r5
     rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 80023fe:	fa1f fa80 	uxth.w	sl, r0
 8002402:	f00c 0138 	and.w	r1, ip, #56	; 0x38
 8002406:	f1aa 0002 	sub.w	r0, sl, #2
  MCI_Handle_t * pMCI = &Mci[motorID];
 800240a:	ebc4 04c4 	rsb	r4, r4, r4, lsl #3
  uint16_t regID = dataID & REG_MASK;
 800240e:	f02c 0207 	bic.w	r2, ip, #7
 8002412:	3908      	subs	r1, #8
     rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 8002414:	fa1f fb80 	uxth.w	fp, r0
  MCI_Handle_t * pMCI = &Mci[motorID];
 8002418:	eb03 0484 	add.w	r4, r3, r4, lsl #2
  motorID = (dataID & MOTOR_MASK)-1;
 800241c:	b2ed      	uxtb	r5, r5
  uint16_t regID = dataID & REG_MASK;
 800241e:	b292      	uxth	r2, r2
     rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 8002420:	b200      	sxth	r0, r0

  switch (typeID)
 8002422:	2920      	cmp	r1, #32
 8002424:	d812      	bhi.n	800244c <RI_SetRegCommandParser+0x8c>
 8002426:	e8df f001 	tbb	[pc, r1]
 800242a:	11b8      	.short	0x11b8
 800242c:	11111111 	.word	0x11111111
 8002430:	11941111 	.word	0x11941111
 8002434:	11111111 	.word	0x11111111
 8002438:	11821111 	.word	0x11821111
 800243c:	11111111 	.word	0x11111111
 8002440:	11621111 	.word	0x11621111
 8002444:	11111111 	.word	0x11111111
 8002448:	1111      	.short	0x1111
 800244a:	29          	.byte	0x29
 800244b:	00          	.byte	0x00
  MCI_Handle_t * pMCI = &Mci[motorID];
 800244c:	2507      	movs	r5, #7
     if (number_of_item == 1 && rxLength == 0)
 800244e:	eb08 0209 	add.w	r2, r8, r9
 8002452:	b2d2      	uxtb	r2, r2
 8002454:	2a01      	cmp	r2, #1
 8002456:	d03d      	beq.n	80024d4 <RI_SetRegCommandParser+0x114>
       if (txSyncFreeSpace !=0 )
 8002458:	9b01      	ldr	r3, [sp, #4]
 800245a:	4598      	cmp	r8, r3
 800245c:	f000 80ad 	beq.w	80025ba <RI_SetRegCommandParser+0x1fa>
         *txData = accessResult;
 8002460:	f808 5b01 	strb.w	r5, [r8], #1
         pHandle->txLength++;
 8002464:	9b00      	ldr	r3, [sp, #0]
 8002466:	89da      	ldrh	r2, [r3, #14]
 8002468:	3201      	adds	r2, #1
 800246a:	81da      	strh	r2, [r3, #14]
         retVal = (accessResult != MCP_CMD_OK) ? MCP_CMD_NOK : retVal;
 800246c:	2d00      	cmp	r5, #0
 800246e:	f040 80a9 	bne.w	80025c4 <RI_SetRegCommandParser+0x204>
  while (rxLength > 0)
 8002472:	2800      	cmp	r0, #0
 8002474:	f340 834a 	ble.w	8002b0c <RI_SetRegCommandParser+0x74c>
 8002478:	463e      	mov	r6, r7
 800247a:	e7b8      	b.n	80023ee <RI_SetRegCommandParser+0x2e>
      RI_MovString (charData, dummy, size, dataAvailable);
    }
    break;
  case TYPE_DATA_RAW:
    {
      uint16_t rawSize = *(uint16_t *) data;
 800247c:	f8b6 e002 	ldrh.w	lr, [r6, #2]
      *size = rawSize+2; /* The size consumed by the structure is the structure size + 2 bytes used to store the size*/
 8002480:	f10e 0a02 	add.w	sl, lr, #2
 8002484:	fa1f fa8a 	uxth.w	sl, sl
      uint8_t * rawData = data+2; /* rawData points to the first data (after size extraction) */
      if (*size > dataAvailable )
 8002488:	4582      	cmp	sl, r0
 800248a:	f300 825e 	bgt.w	800294a <RI_SetRegCommandParser+0x58a>
 800248e:	f5b2 7f0a 	cmp.w	r2, #552	; 0x228
      uint8_t * rawData = data+2; /* rawData points to the first data (after size extraction) */
 8002492:	f106 0104 	add.w	r1, r6, #4
        *size =0;
        retVal = MCP_ERROR_BAD_RAW_FORMAT; /* this error stop the parsing of the CMD buffer */
      }
      else
      {
        switch (regID)
 8002496:	f000 82af 	beq.w	80029f8 <RI_SetRegCommandParser+0x638>
 800249a:	f200 822d 	bhi.w	80028f8 <RI_SetRegCommandParser+0x538>
 800249e:	f5b2 7fd4 	cmp.w	r2, #424	; 0x1a8
 80024a2:	f000 828b 	beq.w	80029bc <RI_SetRegCommandParser+0x5fc>
 80024a6:	f240 821c 	bls.w	80028e2 <RI_SetRegCommandParser+0x522>
 80024aa:	f5b2 7ff4 	cmp.w	r2, #488	; 0x1e8
 80024ae:	f040 8238 	bne.w	8002922 <RI_SetRegCommandParser+0x562>
          {
            uint32_t torque;
            uint16_t duration;
            torque = *(int32_t *)rawData;
            duration = *(uint16_t *)&rawData[4];
            MCI_ExecTorqueRamp(pMCI,torque,duration);
 80024b2:	8932      	ldrh	r2, [r6, #8]
 80024b4:	f9b6 1004 	ldrsh.w	r1, [r6, #4]
 80024b8:	4620      	mov	r0, r4
 80024ba:	f7fe ff77 	bl	80013ac <MCI_ExecTorqueRamp>
     if (number_of_item == 1 && rxLength == 0)
 80024be:	eb08 0209 	add.w	r2, r8, r9
 80024c2:	b2d2      	uxtb	r2, r2
 80024c4:	ebab 000a 	sub.w	r0, fp, sl
 80024c8:	2a01      	cmp	r2, #1
 80024ca:	4457      	add	r7, sl
 80024cc:	b200      	sxth	r0, r0
  uint8_t retVal = MCP_CMD_OK;
 80024ce:	f04f 0500 	mov.w	r5, #0
     if (number_of_item == 1 && rxLength == 0)
 80024d2:	d1c1      	bne.n	8002458 <RI_SetRegCommandParser+0x98>
 80024d4:	2800      	cmp	r0, #0
 80024d6:	d1bf      	bne.n	8002458 <RI_SetRegCommandParser+0x98>
  if (retVal == MCP_CMD_OK)
 80024d8:	f8dd 9000 	ldr.w	r9, [sp]
 80024dc:	2d00      	cmp	r5, #0
 80024de:	d16d      	bne.n	80025bc <RI_SetRegCommandParser+0x1fc>
    pHandle->txLength = 0;
 80024e0:	2500      	movs	r5, #0
}
 80024e2:	4628      	mov	r0, r5
    pHandle->txLength = 0;
 80024e4:	f8a9 500e 	strh.w	r5, [r9, #14]
}
 80024e8:	b009      	add	sp, #36	; 0x24
 80024ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

uint8_t RI_MovString (const char * srcString, char * destString, uint16_t *size, int16_t maxSize)
{
  uint8_t retVal = MCP_CMD_OK;
  *size= 1 ; /* /0 is the min String size */
  while ((*srcString != 0) && (*size < maxSize) )
 80024ee:	78b2      	ldrb	r2, [r6, #2]
 80024f0:	2a00      	cmp	r2, #0
 80024f2:	f000 82c1 	beq.w	8002a78 <RI_SetRegCommandParser+0x6b8>
 80024f6:	2801      	cmp	r0, #1
 80024f8:	f340 82c2 	ble.w	8002a80 <RI_SetRegCommandParser+0x6c0>
 80024fc:	1cf1      	adds	r1, r6, #3
 80024fe:	9b00      	ldr	r3, [sp, #0]
 8002500:	43f6      	mvns	r6, r6
 8002502:	e002      	b.n	800250a <RI_SetRegCommandParser+0x14a>
 8002504:	4290      	cmp	r0, r2
 8002506:	f340 8218 	ble.w	800293a <RI_SetRegCommandParser+0x57a>
  {
    *destString = *srcString ;
    srcString = srcString+1;
 800250a:	1872      	adds	r2, r6, r1
 800250c:	460c      	mov	r4, r1
  while ((*srcString != 0) && (*size < maxSize) )
 800250e:	f811 5b01 	ldrb.w	r5, [r1], #1
 8002512:	b292      	uxth	r2, r2
 8002514:	2d00      	cmp	r5, #0
 8002516:	d1f5      	bne.n	8002504 <RI_SetRegCommandParser+0x144>
 8002518:	9300      	str	r3, [sp, #0]
 800251a:	4611      	mov	r1, r2
  { /* Last string char must be 0 */
    retVal = MCP_ERROR_STRING_FORMAT;
  }
  else
  {
    *destString = 0;
 800251c:	ebab 0a02 	sub.w	sl, fp, r2
 8002520:	2200      	movs	r2, #0
 8002522:	fa0f f08a 	sxth.w	r0, sl
 8002526:	440f      	add	r7, r1
 8002528:	7022      	strb	r2, [r4, #0]
      retVal = MCP_ERROR_RO_REG;
 800252a:	2504      	movs	r5, #4
 800252c:	e78f      	b.n	800244e <RI_SetRegCommandParser+0x8e>
    switch (regID)
 800252e:	2a98      	cmp	r2, #152	; 0x98
 8002530:	f000 820d 	beq.w	800294e <RI_SetRegCommandParser+0x58e>
 8002534:	d969      	bls.n	800260a <RI_SetRegCommandParser+0x24a>
 8002536:	f5b2 7fac 	cmp.w	r2, #344	; 0x158
 800253a:	d05f      	beq.n	80025fc <RI_SetRegCommandParser+0x23c>
 800253c:	d959      	bls.n	80025f2 <RI_SetRegCommandParser+0x232>
 800253e:	f5b2 7fcc 	cmp.w	r2, #408	; 0x198
 8002542:	d05b      	beq.n	80025fc <RI_SetRegCommandParser+0x23c>
      retVal = MCP_ERROR_UNKNOWN_REG;
 8002544:	f1aa 0a06 	sub.w	sl, sl, #6
 8002548:	fa0f f08a 	sxth.w	r0, sl
 800254c:	1db7      	adds	r7, r6, #6
 800254e:	2505      	movs	r5, #5
 8002550:	e77d      	b.n	800244e <RI_SetRegCommandParser+0x8e>
    uint16_t regdata16 = *(uint16_t *)data;
 8002552:	f5b2 6f05 	cmp.w	r2, #2128	; 0x850
 8002556:	8877      	ldrh	r7, [r6, #2]
    switch (regID)
 8002558:	f000 80b2 	beq.w	80026c0 <RI_SetRegCommandParser+0x300>
 800255c:	d875      	bhi.n	800264a <RI_SetRegCommandParser+0x28a>
 800255e:	f5b2 7f44 	cmp.w	r2, #784	; 0x310
 8002562:	f000 829a 	beq.w	8002a9a <RI_SetRegCommandParser+0x6da>
 8002566:	d856      	bhi.n	8002616 <RI_SetRegCommandParser+0x256>
 8002568:	f5b2 7fe8 	cmp.w	r2, #464	; 0x1d0
 800256c:	f000 829c 	beq.w	8002aa8 <RI_SetRegCommandParser+0x6e8>
 8002570:	f240 8193 	bls.w	800289a <RI_SetRegCommandParser+0x4da>
 8002574:	f5b2 7f24 	cmp.w	r2, #656	; 0x290
 8002578:	f000 8291 	beq.w	8002a9e <RI_SetRegCommandParser+0x6de>
 800257c:	f5b2 7f34 	cmp.w	r2, #720	; 0x2d0
 8002580:	d128      	bne.n	80025d4 <RI_SetRegCommandParser+0x214>
      PID_SetKI(pPIDId[motorID], regdata16);
 8002582:	4a53      	ldr	r2, [pc, #332]	; (80026d0 <RI_SetRegCommandParser+0x310>)
 8002584:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 8002588:	b239      	sxth	r1, r7
        PID_SetKI (&stoPLLSensor[motorID]->PIRegulator,regdata16);
 800258a:	f005 fc19 	bl	8007dc0 <PID_SetKI>
     break;
 800258e:	f1aa 0004 	sub.w	r0, sl, #4
 8002592:	1d37      	adds	r7, r6, #4
 8002594:	b200      	sxth	r0, r0
  uint8_t retVal = MCP_CMD_OK;
 8002596:	2500      	movs	r5, #0
     break;
 8002598:	e759      	b.n	800244e <RI_SetRegCommandParser+0x8e>
    switch (regID)
 800259a:	2a88      	cmp	r2, #136	; 0x88
 800259c:	f000 81ea 	beq.w	8002974 <RI_SetRegCommandParser+0x5b4>
 80025a0:	f02c 0c87 	bic.w	ip, ip, #135	; 0x87
 80025a4:	f1aa 0a03 	sub.w	sl, sl, #3
 80025a8:	f1bc 0f48 	cmp.w	ip, #72	; 0x48
 80025ac:	fa0f f08a 	sxth.w	r0, sl
 80025b0:	f106 0703 	add.w	r7, r6, #3
 80025b4:	d027      	beq.n	8002606 <RI_SetRegCommandParser+0x246>
      retVal = MCP_ERROR_UNKNOWN_REG;
 80025b6:	2505      	movs	r5, #5
 80025b8:	e749      	b.n	800244e <RI_SetRegCommandParser+0x8e>
         retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 80025ba:	2508      	movs	r5, #8
}
 80025bc:	4628      	mov	r0, r5
 80025be:	b009      	add	sp, #36	; 0x24
 80025c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
         if ((accessResult == MCP_ERROR_BAD_DATA_TYPE) || (accessResult == MCP_ERROR_BAD_RAW_FORMAT))
 80025c4:	2d07      	cmp	r5, #7
 80025c6:	f040 81b2 	bne.w	800292e <RI_SetRegCommandParser+0x56e>
         retVal = (accessResult != MCP_CMD_OK) ? MCP_CMD_NOK : retVal;
 80025ca:	2501      	movs	r5, #1
}
 80025cc:	4628      	mov	r0, r5
 80025ce:	b009      	add	sp, #36	; 0x24
 80025d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80025d4:	f5b2 7f04 	cmp.w	r2, #528	; 0x210
 80025d8:	d15a      	bne.n	8002690 <RI_SetRegCommandParser+0x2d0>
      PID_SetKD(pPIDIq[motorID], regdata16);
 80025da:	4a3e      	ldr	r2, [pc, #248]	; (80026d4 <RI_SetRegCommandParser+0x314>)
      PID_SetKD(pPIDId[motorID], regdata16);
 80025dc:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 80025e0:	b239      	sxth	r1, r7
 80025e2:	f005 fc21 	bl	8007e28 <PID_SetKD>
     break;
 80025e6:	f1aa 0004 	sub.w	r0, sl, #4
 80025ea:	1d37      	adds	r7, r6, #4
 80025ec:	b200      	sxth	r0, r0
  uint8_t retVal = MCP_CMD_OK;
 80025ee:	2500      	movs	r5, #0
     break;
 80025f0:	e72d      	b.n	800244e <RI_SetRegCommandParser+0x8e>
 80025f2:	2ad8      	cmp	r2, #216	; 0xd8
 80025f4:	d002      	beq.n	80025fc <RI_SetRegCommandParser+0x23c>
 80025f6:	f5b2 7f8c 	cmp.w	r2, #280	; 0x118
 80025fa:	d1a3      	bne.n	8002544 <RI_SetRegCommandParser+0x184>
 80025fc:	f1aa 0a06 	sub.w	sl, sl, #6
 8002600:	fa0f f08a 	sxth.w	r0, sl
 8002604:	1db7      	adds	r7, r6, #6
      retVal = MCP_ERROR_RO_REG;
 8002606:	2504      	movs	r5, #4
 8002608:	e721      	b.n	800244e <RI_SetRegCommandParser+0x8e>
 800260a:	f02c 0c47 	bic.w	ip, ip, #71	; 0x47
 800260e:	f1bc 0f18 	cmp.w	ip, #24
 8002612:	d197      	bne.n	8002544 <RI_SetRegCommandParser+0x184>
 8002614:	e7f2      	b.n	80025fc <RI_SetRegCommandParser+0x23c>
 8002616:	f5b2 6f92 	cmp.w	r2, #1168	; 0x490
 800261a:	f000 824a 	beq.w	8002ab2 <RI_SetRegCommandParser+0x6f2>
 800261e:	f240 8116 	bls.w	800284e <RI_SetRegCommandParser+0x48e>
 8002622:	f5b2 6fca 	cmp.w	r2, #1616	; 0x650
 8002626:	f000 826e 	beq.w	8002b06 <RI_SetRegCommandParser+0x746>
 800262a:	f240 8105 	bls.w	8002838 <RI_SetRegCommandParser+0x478>
 800262e:	f5b2 6fd2 	cmp.w	r2, #1680	; 0x690
 8002632:	d12c      	bne.n	800268e <RI_SetRegCommandParser+0x2ce>
       DAC_SetChannelConfig(&DAC_Handle , DAC_CH2, regdata16 );
 8002634:	463a      	mov	r2, r7
 8002636:	2101      	movs	r1, #1
 8002638:	4827      	ldr	r0, [pc, #156]	; (80026d8 <RI_SetRegCommandParser+0x318>)
 800263a:	f7fe fb31 	bl	8000ca0 <DAC_SetChannelConfig>
     break;
 800263e:	f1aa 0004 	sub.w	r0, sl, #4
 8002642:	1d37      	adds	r7, r6, #4
 8002644:	b200      	sxth	r0, r0
  uint8_t retVal = MCP_CMD_OK;
 8002646:	2500      	movs	r5, #0
     break;
 8002648:	e701      	b.n	800244e <RI_SetRegCommandParser+0x8e>
 800264a:	f241 41d0 	movw	r1, #5328	; 0x14d0
 800264e:	428a      	cmp	r2, r1
 8002650:	f000 8257 	beq.w	8002b02 <RI_SetRegCommandParser+0x742>
 8002654:	d953      	bls.n	80026fe <RI_SetRegCommandParser+0x33e>
 8002656:	f241 6110 	movw	r1, #5648	; 0x1610
 800265a:	428a      	cmp	r2, r1
 800265c:	f000 824c 	beq.w	8002af8 <RI_SetRegCommandParser+0x738>
 8002660:	d93e      	bls.n	80026e0 <RI_SetRegCommandParser+0x320>
 8002662:	f641 01d0 	movw	r1, #6352	; 0x18d0
 8002666:	428a      	cmp	r2, r1
 8002668:	f000 8240 	beq.w	8002aec <RI_SetRegCommandParser+0x72c>
 800266c:	f641 1110 	movw	r1, #6416	; 0x1910
 8002670:	428a      	cmp	r2, r1
 8002672:	d112      	bne.n	800269a <RI_SetRegCommandParser+0x2da>
      PID_SetKPDivisorPOW2 (&stoPLLSensor[motorID]->PIRegulator,regdata16);
 8002674:	4a19      	ldr	r2, [pc, #100]	; (80026dc <RI_SetRegCommandParser+0x31c>)
 8002676:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 800267a:	4639      	mov	r1, r7
 800267c:	3034      	adds	r0, #52	; 0x34
 800267e:	f005 fbaf 	bl	8007de0 <PID_SetKPDivisorPOW2>
      break;
 8002682:	f1aa 0004 	sub.w	r0, sl, #4
 8002686:	1d37      	adds	r7, r6, #4
 8002688:	b200      	sxth	r0, r0
  uint8_t retVal = MCP_CMD_OK;
 800268a:	2500      	movs	r5, #0
      break;
 800268c:	e6df      	b.n	800244e <RI_SetRegCommandParser+0x8e>
 800268e:	d214      	bcs.n	80026ba <RI_SetRegCommandParser+0x2fa>
      retVal = MCP_ERROR_UNKNOWN_REG;
 8002690:	f1aa 0004 	sub.w	r0, sl, #4
 8002694:	b200      	sxth	r0, r0
 8002696:	1d37      	adds	r7, r6, #4
 8002698:	e78d      	b.n	80025b6 <RI_SetRegCommandParser+0x1f6>
 800269a:	f241 6150 	movw	r1, #5712	; 0x1650
 800269e:	428a      	cmp	r2, r1
 80026a0:	d1f6      	bne.n	8002690 <RI_SetRegCommandParser+0x2d0>
      PID_SetKDDivisorPOW2(pPIDIq[motorID], regdata16);
 80026a2:	4a0c      	ldr	r2, [pc, #48]	; (80026d4 <RI_SetRegCommandParser+0x314>)
 80026a4:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 80026a8:	4639      	mov	r1, r7
 80026aa:	f005 fbc7 	bl	8007e3c <PID_SetKDDivisorPOW2>
      break;
 80026ae:	f1aa 0004 	sub.w	r0, sl, #4
 80026b2:	1d37      	adds	r7, r6, #4
 80026b4:	b200      	sxth	r0, r0
  uint8_t retVal = MCP_CMD_OK;
 80026b6:	2500      	movs	r5, #0
      break;
 80026b8:	e6c9      	b.n	800244e <RI_SetRegCommandParser+0x8e>
 80026ba:	f5b2 6f01 	cmp.w	r2, #2064	; 0x810
 80026be:	d138      	bne.n	8002732 <RI_SetRegCommandParser+0x372>
     break;
 80026c0:	f1aa 0004 	sub.w	r0, sl, #4
 80026c4:	b200      	sxth	r0, r0
 80026c6:	1d37      	adds	r7, r6, #4
      retVal = MCP_ERROR_RO_REG;
 80026c8:	2504      	movs	r5, #4
     break;
 80026ca:	e6c0      	b.n	800244e <RI_SetRegCommandParser+0x8e>
 80026cc:	20000a14 	.word	0x20000a14
 80026d0:	20000568 	.word	0x20000568
 80026d4:	2000056c 	.word	0x2000056c
 80026d8:	20000694 	.word	0x20000694
 80026dc:	20000650 	.word	0x20000650
 80026e0:	f241 5190 	movw	r1, #5520	; 0x1590
 80026e4:	428a      	cmp	r2, r1
 80026e6:	f000 81d6 	beq.w	8002a96 <RI_SetRegCommandParser+0x6d6>
 80026ea:	d928      	bls.n	800273e <RI_SetRegCommandParser+0x37e>
 80026ec:	f241 51d0 	movw	r1, #5584	; 0x15d0
 80026f0:	428a      	cmp	r2, r1
 80026f2:	d1cd      	bne.n	8002690 <RI_SetRegCommandParser+0x2d0>
      PID_SetKPDivisorPOW2(pPIDIq[motorID], regdata16);
 80026f4:	4aba      	ldr	r2, [pc, #744]	; (80029e0 <RI_SetRegCommandParser+0x620>)
 80026f6:	4639      	mov	r1, r7
 80026f8:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 80026fc:	e7bf      	b.n	800267e <RI_SetRegCommandParser+0x2be>
 80026fe:	f5b2 6f41 	cmp.w	r2, #3088	; 0xc10
 8002702:	d0dd      	beq.n	80026c0 <RI_SetRegCommandParser+0x300>
 8002704:	d931      	bls.n	800276a <RI_SetRegCommandParser+0x3aa>
 8002706:	f241 4150 	movw	r1, #5200	; 0x1450
 800270a:	428a      	cmp	r2, r1
 800270c:	f000 81be 	beq.w	8002a8c <RI_SetRegCommandParser+0x6cc>
 8002710:	d91e      	bls.n	8002750 <RI_SetRegCommandParser+0x390>
 8002712:	f241 4190 	movw	r1, #5264	; 0x1490
 8002716:	428a      	cmp	r2, r1
 8002718:	d1ba      	bne.n	8002690 <RI_SetRegCommandParser+0x2d0>
            PID_SetKIDivisorPOW2(pPIDSpeed[motorID], regdata16);
 800271a:	4ab2      	ldr	r2, [pc, #712]	; (80029e4 <RI_SetRegCommandParser+0x624>)
 800271c:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 8002720:	4639      	mov	r1, r7
      PID_SetKIDivisorPOW2 (&stoPLLSensor[motorID]->PIRegulator,regdata16);
 8002722:	f005 fb6d 	bl	8007e00 <PID_SetKIDivisorPOW2>
      break;
 8002726:	f1aa 0004 	sub.w	r0, sl, #4
 800272a:	1d37      	adds	r7, r6, #4
 800272c:	b200      	sxth	r0, r0
  uint8_t retVal = MCP_CMD_OK;
 800272e:	2500      	movs	r5, #0
      break;
 8002730:	e68d      	b.n	800244e <RI_SetRegCommandParser+0x8e>
 8002732:	f02c 0c47 	bic.w	ip, ip, #71	; 0x47
 8002736:	f5bc 6ff2 	cmp.w	ip, #1936	; 0x790
 800273a:	d0c1      	beq.n	80026c0 <RI_SetRegCommandParser+0x300>
 800273c:	e7a8      	b.n	8002690 <RI_SetRegCommandParser+0x2d0>
 800273e:	f241 5110 	movw	r1, #5392	; 0x1510
 8002742:	428a      	cmp	r2, r1
 8002744:	d122      	bne.n	800278c <RI_SetRegCommandParser+0x3cc>
      PID_SetKPDivisorPOW2(pPIDId[motorID], regdata16);
 8002746:	4aa8      	ldr	r2, [pc, #672]	; (80029e8 <RI_SetRegCommandParser+0x628>)
 8002748:	4639      	mov	r1, r7
 800274a:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 800274e:	e796      	b.n	800267e <RI_SetRegCommandParser+0x2be>
 8002750:	f5b2 6f65 	cmp.w	r2, #3664	; 0xe50
 8002754:	d003      	beq.n	800275e <RI_SetRegCommandParser+0x39e>
 8002756:	d966      	bls.n	8002826 <RI_SetRegCommandParser+0x466>
 8002758:	f5b2 6f69 	cmp.w	r2, #3728	; 0xe90
 800275c:	d158      	bne.n	8002810 <RI_SetRegCommandParser+0x450>
 800275e:	f1aa 0004 	sub.w	r0, sl, #4
 8002762:	b200      	sxth	r0, r0
 8002764:	1d37      	adds	r7, r6, #4
  uint8_t retVal = MCP_CMD_OK;
 8002766:	2500      	movs	r5, #0
 8002768:	e671      	b.n	800244e <RI_SetRegCommandParser+0x8e>
 800276a:	f5b2 6f19 	cmp.w	r2, #2448	; 0x990
 800276e:	f000 81b6 	beq.w	8002ade <RI_SetRegCommandParser+0x71e>
 8002772:	d924      	bls.n	80027be <RI_SetRegCommandParser+0x3fe>
 8002774:	f5b2 6f2d 	cmp.w	r2, #2768	; 0xad0
 8002778:	d0a2      	beq.n	80026c0 <RI_SetRegCommandParser+0x300>
 800277a:	d918      	bls.n	80027ae <RI_SetRegCommandParser+0x3ee>
 800277c:	f5b2 6f39 	cmp.w	r2, #2960	; 0xb90
 8002780:	d09e      	beq.n	80026c0 <RI_SetRegCommandParser+0x300>
 8002782:	d90d      	bls.n	80027a0 <RI_SetRegCommandParser+0x3e0>
 8002784:	f5b2 6f3d 	cmp.w	r2, #3024	; 0xbd0
 8002788:	d09a      	beq.n	80026c0 <RI_SetRegCommandParser+0x300>
 800278a:	e781      	b.n	8002690 <RI_SetRegCommandParser+0x2d0>
 800278c:	f241 5150 	movw	r1, #5456	; 0x1550
 8002790:	428a      	cmp	r2, r1
 8002792:	f47f af7d 	bne.w	8002690 <RI_SetRegCommandParser+0x2d0>
      PID_SetKIDivisorPOW2(pPIDId[motorID], regdata16);
 8002796:	4a94      	ldr	r2, [pc, #592]	; (80029e8 <RI_SetRegCommandParser+0x628>)
 8002798:	4639      	mov	r1, r7
 800279a:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 800279e:	e7c0      	b.n	8002722 <RI_SetRegCommandParser+0x362>
 80027a0:	f5b2 6f31 	cmp.w	r2, #2832	; 0xb10
 80027a4:	d08c      	beq.n	80026c0 <RI_SetRegCommandParser+0x300>
 80027a6:	f5b2 6f35 	cmp.w	r2, #2896	; 0xb50
 80027aa:	d089      	beq.n	80026c0 <RI_SetRegCommandParser+0x300>
 80027ac:	e770      	b.n	8002690 <RI_SetRegCommandParser+0x2d0>
 80027ae:	f5b2 6f25 	cmp.w	r2, #2640	; 0xa50
 80027b2:	d085      	beq.n	80026c0 <RI_SetRegCommandParser+0x300>
 80027b4:	d916      	bls.n	80027e4 <RI_SetRegCommandParser+0x424>
 80027b6:	f5b2 6f29 	cmp.w	r2, #2704	; 0xa90
 80027ba:	d081      	beq.n	80026c0 <RI_SetRegCommandParser+0x300>
 80027bc:	e768      	b.n	8002690 <RI_SetRegCommandParser+0x2d0>
 80027be:	f5b2 6f15 	cmp.w	r2, #2384	; 0x950
 80027c2:	d118      	bne.n	80027f6 <RI_SetRegCommandParser+0x436>
        currComp = MCI_GetIqdref(pMCI);
 80027c4:	4620      	mov	r0, r4
 80027c6:	f7fe fec3 	bl	8001550 <MCI_GetIqdref>
 80027ca:	9005      	str	r0, [sp, #20]
        currComp.q = (int16_t)regdata16;
 80027cc:	f8ad 7014 	strh.w	r7, [sp, #20]
        MCI_SetCurrentReferences(pMCI,currComp);
 80027d0:	4620      	mov	r0, r4
 80027d2:	9905      	ldr	r1, [sp, #20]
 80027d4:	f7fe fdf4 	bl	80013c0 <MCI_SetCurrentReferences>
      break;
 80027d8:	f1aa 0004 	sub.w	r0, sl, #4
 80027dc:	1d37      	adds	r7, r6, #4
 80027de:	b200      	sxth	r0, r0
  uint8_t retVal = MCP_CMD_OK;
 80027e0:	2500      	movs	r5, #0
      break;
 80027e2:	e634      	b.n	800244e <RI_SetRegCommandParser+0x8e>
 80027e4:	f5b2 6f1d 	cmp.w	r2, #2512	; 0x9d0
 80027e8:	f43f af6a 	beq.w	80026c0 <RI_SetRegCommandParser+0x300>
 80027ec:	f5b2 6f21 	cmp.w	r2, #2576	; 0xa10
 80027f0:	f43f af66 	beq.w	80026c0 <RI_SetRegCommandParser+0x300>
 80027f4:	e74c      	b.n	8002690 <RI_SetRegCommandParser+0x2d0>
 80027f6:	f63f af4b 	bhi.w	8002690 <RI_SetRegCommandParser+0x2d0>
 80027fa:	f5b2 6f11 	cmp.w	r2, #2320	; 0x910
 80027fe:	f43f af5f 	beq.w	80026c0 <RI_SetRegCommandParser+0x300>
 8002802:	f02c 0c47 	bic.w	ip, ip, #71	; 0x47
 8002806:	f5bc 6f09 	cmp.w	ip, #2192	; 0x890
 800280a:	f43f af59 	beq.w	80026c0 <RI_SetRegCommandParser+0x300>
 800280e:	e73f      	b.n	8002690 <RI_SetRegCommandParser+0x2d0>
 8002810:	f4ff af3e 	bcc.w	8002690 <RI_SetRegCommandParser+0x2d0>
 8002814:	f5b2 6f6d 	cmp.w	r2, #3792	; 0xed0
 8002818:	f43f af52 	beq.w	80026c0 <RI_SetRegCommandParser+0x300>
 800281c:	f5b2 6f71 	cmp.w	r2, #3856	; 0xf10
 8002820:	f43f af4e 	beq.w	80026c0 <RI_SetRegCommandParser+0x300>
 8002824:	e734      	b.n	8002690 <RI_SetRegCommandParser+0x2d0>
 8002826:	f5b2 6f45 	cmp.w	r2, #3152	; 0xc50
 800282a:	f43f af49 	beq.w	80026c0 <RI_SetRegCommandParser+0x300>
 800282e:	f5b2 6f49 	cmp.w	r2, #3216	; 0xc90
 8002832:	f43f af45 	beq.w	80026c0 <RI_SetRegCommandParser+0x300>
 8002836:	e72b      	b.n	8002690 <RI_SetRegCommandParser+0x2d0>
 8002838:	f5b2 6fc2 	cmp.w	r2, #1552	; 0x610
 800283c:	f43f af40 	beq.w	80026c0 <RI_SetRegCommandParser+0x300>
 8002840:	f02c 0c47 	bic.w	ip, ip, #71	; 0x47
 8002844:	f5bc 6fb2 	cmp.w	ip, #1424	; 0x590
 8002848:	f43f af3a 	beq.w	80026c0 <RI_SetRegCommandParser+0x300>
 800284c:	e720      	b.n	8002690 <RI_SetRegCommandParser+0x2d0>
 800284e:	f5b2 7f64 	cmp.w	r2, #912	; 0x390
 8002852:	f000 8136 	beq.w	8002ac2 <RI_SetRegCommandParser+0x702>
 8002856:	f5b2 6f8a 	cmp.w	r2, #1104	; 0x450
 800285a:	d105      	bne.n	8002868 <RI_SetRegCommandParser+0x4a8>
        PID_SetKI (&stoPLLSensor[motorID]->PIRegulator,regdata16);
 800285c:	4a63      	ldr	r2, [pc, #396]	; (80029ec <RI_SetRegCommandParser+0x62c>)
 800285e:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 8002862:	b239      	sxth	r1, r7
 8002864:	3034      	adds	r0, #52	; 0x34
 8002866:	e690      	b.n	800258a <RI_SetRegCommandParser+0x1ca>
 8002868:	f5b2 7f54 	cmp.w	r2, #848	; 0x350
 800286c:	f47f af10 	bne.w	8002690 <RI_SetRegCommandParser+0x2d0>
        STO_PLL_GetObserverGains(stoPLLSensor[motorID],&hC1,&hC2);
 8002870:	4c5e      	ldr	r4, [pc, #376]	; (80029ec <RI_SetRegCommandParser+0x62c>)
 8002872:	aa05      	add	r2, sp, #20
 8002874:	f854 0025 	ldr.w	r0, [r4, r5, lsl #2]
 8002878:	f10d 0112 	add.w	r1, sp, #18
 800287c:	f007 fc7a 	bl	800a174 <STO_PLL_GetObserverGains>
        STO_PLL_SetObserverGains(stoPLLSensor[motorID],regdata16,hC2);
 8002880:	f854 0025 	ldr.w	r0, [r4, r5, lsl #2]
 8002884:	f9bd 2014 	ldrsh.w	r2, [sp, #20]
 8002888:	b239      	sxth	r1, r7
        STO_PLL_SetObserverGains(stoPLLSensor[motorID],hC1,regdata16);
 800288a:	f007 fc7b 	bl	800a184 <STO_PLL_SetObserverGains>
      break;
 800288e:	f1aa 0004 	sub.w	r0, sl, #4
 8002892:	1d37      	adds	r7, r6, #4
 8002894:	b200      	sxth	r0, r0
  uint8_t retVal = MCP_CMD_OK;
 8002896:	2500      	movs	r5, #0
      break;
 8002898:	e5d9      	b.n	800244e <RI_SetRegCommandParser+0x8e>
 800289a:	f5b2 7f88 	cmp.w	r2, #272	; 0x110
 800289e:	f000 810e 	beq.w	8002abe <RI_SetRegCommandParser+0x6fe>
 80028a2:	d90f      	bls.n	80028c4 <RI_SetRegCommandParser+0x504>
 80028a4:	f5b2 7fc8 	cmp.w	r2, #400	; 0x190
 80028a8:	f47f aef2 	bne.w	8002690 <RI_SetRegCommandParser+0x2d0>
      PID_SetKP(pPIDIq[motorID], regdata16);
 80028ac:	4a4c      	ldr	r2, [pc, #304]	; (80029e0 <RI_SetRegCommandParser+0x620>)
 80028ae:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 80028b2:	b239      	sxth	r1, r7
        PID_SetKP (&stoPLLSensor[motorID]->PIRegulator,regdata16);
 80028b4:	f005 fa82 	bl	8007dbc <PID_SetKP>
     break;
 80028b8:	f1aa 0004 	sub.w	r0, sl, #4
 80028bc:	1d37      	adds	r7, r6, #4
 80028be:	b200      	sxth	r0, r0
  uint8_t retVal = MCP_CMD_OK;
 80028c0:	2500      	movs	r5, #0
     break;
 80028c2:	e5c4      	b.n	800244e <RI_SetRegCommandParser+0x8e>
 80028c4:	2a90      	cmp	r2, #144	; 0x90
 80028c6:	d104      	bne.n	80028d2 <RI_SetRegCommandParser+0x512>
      PID_SetKP(pPIDSpeed[motorID], regdata16);
 80028c8:	4a46      	ldr	r2, [pc, #280]	; (80029e4 <RI_SetRegCommandParser+0x624>)
 80028ca:	b239      	sxth	r1, r7
 80028cc:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 80028d0:	e7f0      	b.n	80028b4 <RI_SetRegCommandParser+0x4f4>
 80028d2:	2ad0      	cmp	r2, #208	; 0xd0
 80028d4:	f47f aedc 	bne.w	8002690 <RI_SetRegCommandParser+0x2d0>
      PID_SetKI(pPIDSpeed[motorID], regdata16);
 80028d8:	4a42      	ldr	r2, [pc, #264]	; (80029e4 <RI_SetRegCommandParser+0x624>)
 80028da:	b239      	sxth	r1, r7
 80028dc:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 80028e0:	e653      	b.n	800258a <RI_SetRegCommandParser+0x1ca>
 80028e2:	2aa8      	cmp	r2, #168	; 0xa8
 80028e4:	d002      	beq.n	80028ec <RI_SetRegCommandParser+0x52c>
 80028e6:	d917      	bls.n	8002918 <RI_SetRegCommandParser+0x558>
 80028e8:	2ae8      	cmp	r2, #232	; 0xe8
 80028ea:	d11a      	bne.n	8002922 <RI_SetRegCommandParser+0x562>
 80028ec:	ebab 000a 	sub.w	r0, fp, sl
 80028f0:	b200      	sxth	r0, r0
 80028f2:	4457      	add	r7, sl
          retVal = MCP_ERROR_RO_REG;
 80028f4:	2504      	movs	r5, #4
 80028f6:	e5aa      	b.n	800244e <RI_SetRegCommandParser+0x8e>
 80028f8:	f5b2 7f5a 	cmp.w	r2, #872	; 0x368
 80028fc:	d053      	beq.n	80029a6 <RI_SetRegCommandParser+0x5e6>
 80028fe:	f5b2 6fa5 	cmp.w	r2, #1320	; 0x528
 8002902:	d10e      	bne.n	8002922 <RI_SetRegCommandParser+0x562>
           retVal =  MCPA_cfgLog ( &MCPA_UART_A, rawData );
 8002904:	483a      	ldr	r0, [pc, #232]	; (80029f0 <RI_SetRegCommandParser+0x630>)
 8002906:	f005 f96b 	bl	8007be0 <MCPA_cfgLog>
 800290a:	ebab 0b0a 	sub.w	fp, fp, sl
 800290e:	4605      	mov	r5, r0
          break;
 8002910:	4457      	add	r7, sl
 8002912:	fa0f f08b 	sxth.w	r0, fp
 8002916:	e59a      	b.n	800244e <RI_SetRegCommandParser+0x8e>
 8002918:	f02c 0c47 	bic.w	ip, ip, #71	; 0x47
 800291c:	f1bc 0f28 	cmp.w	ip, #40	; 0x28
 8002920:	d0e4      	beq.n	80028ec <RI_SetRegCommandParser+0x52c>
          retVal = MCP_ERROR_UNKNOWN_REG;
 8002922:	ebab 000a 	sub.w	r0, fp, sl
 8002926:	b200      	sxth	r0, r0
 8002928:	4457      	add	r7, sl
 800292a:	2505      	movs	r5, #5
 800292c:	e58f      	b.n	800244e <RI_SetRegCommandParser+0x8e>
         if ((accessResult == MCP_ERROR_BAD_DATA_TYPE) || (accessResult == MCP_ERROR_BAD_RAW_FORMAT))
 800292e:	2d0a      	cmp	r5, #10
 8002930:	f43f ae4b 	beq.w	80025ca <RI_SetRegCommandParser+0x20a>
         retVal = (accessResult != MCP_CMD_OK) ? MCP_CMD_NOK : retVal;
 8002934:	2301      	movs	r3, #1
 8002936:	9302      	str	r3, [sp, #8]
 8002938:	e59b      	b.n	8002472 <RI_SetRegCommandParser+0xb2>
 800293a:	ebab 0a02 	sub.w	sl, fp, r2
 800293e:	9300      	str	r3, [sp, #0]
 8002940:	fa0f f08a 	sxth.w	r0, sl
 8002944:	4417      	add	r7, r2
      retVal = MCP_ERROR_RO_REG;
 8002946:	2504      	movs	r5, #4
 8002948:	e581      	b.n	800244e <RI_SetRegCommandParser+0x8e>
        retVal = MCP_ERROR_BAD_RAW_FORMAT; /* this error stop the parsing of the CMD buffer */
 800294a:	250a      	movs	r5, #10
 800294c:	e57f      	b.n	800244e <RI_SetRegCommandParser+0x8e>
      MCI_ExecSpeedRamp(pMCI,(int16_t)((regdata32*SPEED_UNIT)/_RPM),0);
 800294e:	f8d6 2002 	ldr.w	r2, [r6, #2]
 8002952:	4b28      	ldr	r3, [pc, #160]	; (80029f4 <RI_SetRegCommandParser+0x634>)
 8002954:	fb83 3102 	smull	r3, r1, r3, r2
 8002958:	eba1 71e2 	sub.w	r1, r1, r2, asr #31
 800295c:	4620      	mov	r0, r4
 800295e:	b209      	sxth	r1, r1
 8002960:	2200      	movs	r2, #0
 8002962:	f1aa 0a06 	sub.w	sl, sl, #6
 8002966:	f7fe fd15 	bl	8001394 <MCI_ExecSpeedRamp>
      break;
 800296a:	1db7      	adds	r7, r6, #6
 800296c:	fa0f f08a 	sxth.w	r0, sl
  uint8_t retVal = MCP_CMD_OK;
 8002970:	2500      	movs	r5, #0
      break;
 8002972:	e56c      	b.n	800244e <RI_SetRegCommandParser+0x8e>
    uint8_t regdata8 = *data;
 8002974:	78b5      	ldrb	r5, [r6, #2]
        if ((STC_Modality_t)regdata8 == STC_TORQUE_MODE)
 8002976:	b145      	cbz	r5, 800298a <RI_SetRegCommandParser+0x5ca>
        if ((STC_Modality_t)regdata8 == STC_SPEED_MODE)
 8002978:	2d01      	cmp	r5, #1
 800297a:	d06f      	beq.n	8002a5c <RI_SetRegCommandParser+0x69c>
 800297c:	f1aa 0a03 	sub.w	sl, sl, #3
 8002980:	fa0f f08a 	sxth.w	r0, sl
 8002984:	1cf7      	adds	r7, r6, #3
  uint8_t retVal = MCP_CMD_OK;
 8002986:	2500      	movs	r5, #0
 8002988:	e561      	b.n	800244e <RI_SetRegCommandParser+0x8e>
          MCI_ExecTorqueRamp(pMCI, MCI_GetTeref(pMCI),0);
 800298a:	4620      	mov	r0, r4
 800298c:	f7fe fe0a 	bl	80015a4 <MCI_GetTeref>
 8002990:	f1aa 0a03 	sub.w	sl, sl, #3
 8002994:	4601      	mov	r1, r0
 8002996:	462a      	mov	r2, r5
 8002998:	4620      	mov	r0, r4
 800299a:	f7fe fd07 	bl	80013ac <MCI_ExecTorqueRamp>
        if ((STC_Modality_t)regdata8 == STC_SPEED_MODE)
 800299e:	1cf7      	adds	r7, r6, #3
 80029a0:	fa0f f08a 	sxth.w	r0, sl
 80029a4:	e553      	b.n	800244e <RI_SetRegCommandParser+0x8e>
            currComp.q = *((uint16_t *) rawData);
 80029a6:	6871      	ldr	r1, [r6, #4]
 80029a8:	9105      	str	r1, [sp, #20]
            MCI_SetCurrentReferences(pMCI,currComp);
 80029aa:	4620      	mov	r0, r4
 80029ac:	f7fe fd08 	bl	80013c0 <MCI_SetCurrentReferences>
          break;
 80029b0:	ebab 000a 	sub.w	r0, fp, sl
 80029b4:	b200      	sxth	r0, r0
 80029b6:	4457      	add	r7, sl
  uint8_t retVal = MCP_CMD_OK;
 80029b8:	2500      	movs	r5, #0
          break;
 80029ba:	e548      	b.n	800244e <RI_SetRegCommandParser+0x8e>
            MCI_ExecSpeedRamp(pMCI,(int16_t)((rpm*SPEED_UNIT)/_RPM),duration);
 80029bc:	6870      	ldr	r0, [r6, #4]
 80029be:	4b0d      	ldr	r3, [pc, #52]	; (80029f4 <RI_SetRegCommandParser+0x634>)
 80029c0:	8932      	ldrh	r2, [r6, #8]
 80029c2:	fb83 3100 	smull	r3, r1, r3, r0
 80029c6:	eba1 71e0 	sub.w	r1, r1, r0, asr #31
 80029ca:	b209      	sxth	r1, r1
 80029cc:	4620      	mov	r0, r4
 80029ce:	f7fe fce1 	bl	8001394 <MCI_ExecSpeedRamp>
          break;
 80029d2:	ebab 000a 	sub.w	r0, fp, sl
 80029d6:	4457      	add	r7, sl
 80029d8:	b200      	sxth	r0, r0
  uint8_t retVal = MCP_CMD_OK;
 80029da:	2500      	movs	r5, #0
          break;
 80029dc:	e537      	b.n	800244e <RI_SetRegCommandParser+0x8e>
 80029de:	bf00      	nop
 80029e0:	2000056c 	.word	0x2000056c
 80029e4:	2000064c 	.word	0x2000064c
 80029e8:	20000568 	.word	0x20000568
 80029ec:	20000650 	.word	0x20000650
 80029f0:	20000588 	.word	0x20000588
 80029f4:	2aaaaaab 	.word	0x2aaaaaab
            if ((rawSize % 8) || (nbrOfPhase > RUC_MAX_PHASE_NUMBER) != 0 )
 80029f8:	f01e 0407 	ands.w	r4, lr, #7
 80029fc:	d128      	bne.n	8002a50 <RI_SetRegCommandParser+0x690>
            uint8_t nbrOfPhase = rawSize/ 8;
 80029fe:	f3ce 03c7 	ubfx	r3, lr, #3, #8
            if ((rawSize % 8) || (nbrOfPhase > RUC_MAX_PHASE_NUMBER) != 0 )
 8002a02:	2b05      	cmp	r3, #5
 8002a04:	d824      	bhi.n	8002a50 <RI_SetRegCommandParser+0x690>
              for (i = 0; i <nbrOfPhase; i++){
 8002a06:	b30b      	cbz	r3, 8002a4c <RI_SetRegCommandParser+0x68c>
 8002a08:	4621      	mov	r1, r4
 8002a0a:	9703      	str	r7, [sp, #12]
 8002a0c:	4627      	mov	r7, r4
 8002a0e:	461c      	mov	r4, r3
                revUpPhase.hFinalMecSpeedUnit = (uint16_t) (rpm * SPEED_UNIT ) / _RPM ;
 8002a10:	6872      	ldr	r2, [r6, #4]
                RUC_SetPhase( RevUpControl[motorID] ,i, &revUpPhase);
 8002a12:	4b42      	ldr	r3, [pc, #264]	; (8002b1c <RI_SetRegCommandParser+0x75c>)
                revUpPhase.hFinalMecSpeedUnit = (uint16_t) (rpm * SPEED_UNIT ) / _RPM ;
 8002a14:	eb02 0282 	add.w	r2, r2, r2, lsl #2
                RUC_SetPhase( RevUpControl[motorID] ,i, &revUpPhase);
 8002a18:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
                revUpPhase.hFinalMecSpeedUnit = (uint16_t) (rpm * SPEED_UNIT ) / _RPM ;
 8002a1c:	4b40      	ldr	r3, [pc, #256]	; (8002b20 <RI_SetRegCommandParser+0x760>)
 8002a1e:	0052      	lsls	r2, r2, #1
 8002a20:	b292      	uxth	r2, r2
 8002a22:	fba3 3202 	umull	r3, r2, r3, r2
 8002a26:	0952      	lsrs	r2, r2, #5
 8002a28:	f8ad 2016 	strh.w	r2, [sp, #22]
                revUpPhase.hFinalTorque = *((uint16_t *) &rawData[4+i*8]);
 8002a2c:	8932      	ldrh	r2, [r6, #8]
 8002a2e:	f8ad 2018 	strh.w	r2, [sp, #24]
                revUpPhase.hDurationms  = *((uint16_t *) &rawData[6+i*8]);
 8002a32:	8972      	ldrh	r2, [r6, #10]
 8002a34:	f8ad 2014 	strh.w	r2, [sp, #20]
                RUC_SetPhase( RevUpControl[motorID] ,i, &revUpPhase);
 8002a38:	3701      	adds	r7, #1
 8002a3a:	aa05      	add	r2, sp, #20
 8002a3c:	f007 f8e6 	bl	8009c0c <RUC_SetPhase>
              for (i = 0; i <nbrOfPhase; i++){
 8002a40:	b2f9      	uxtb	r1, r7
 8002a42:	428c      	cmp	r4, r1
 8002a44:	f106 0608 	add.w	r6, r6, #8
 8002a48:	d8e2      	bhi.n	8002a10 <RI_SetRegCommandParser+0x650>
 8002a4a:	9f03      	ldr	r7, [sp, #12]
  uint8_t retVal = MCP_CMD_OK;
 8002a4c:	2500      	movs	r5, #0
 8002a4e:	e000      	b.n	8002a52 <RI_SetRegCommandParser+0x692>
              retVal = MCP_ERROR_BAD_RAW_FORMAT;
 8002a50:	250a      	movs	r5, #10
          break;
 8002a52:	ebab 000a 	sub.w	r0, fp, sl
 8002a56:	b200      	sxth	r0, r0
 8002a58:	4457      	add	r7, sl
 8002a5a:	e4f8      	b.n	800244e <RI_SetRegCommandParser+0x8e>
          MCI_ExecSpeedRamp(pMCI, MCI_GetMecSpeedRefUnit(pMCI),0);
 8002a5c:	4620      	mov	r0, r4
 8002a5e:	f7fe fd49 	bl	80014f4 <MCI_GetMecSpeedRefUnit>
 8002a62:	2200      	movs	r2, #0
 8002a64:	4601      	mov	r1, r0
 8002a66:	4620      	mov	r0, r4
 8002a68:	f7fe fc94 	bl	8001394 <MCI_ExecSpeedRamp>
 8002a6c:	f1aa 0003 	sub.w	r0, sl, #3
 8002a70:	1cf7      	adds	r7, r6, #3
 8002a72:	b200      	sxth	r0, r0
  uint8_t retVal = MCP_CMD_OK;
 8002a74:	2500      	movs	r5, #0
 8002a76:	e4ea      	b.n	800244e <RI_SetRegCommandParser+0x8e>
  while ((*srcString != 0) && (*size < maxSize) )
 8002a78:	2101      	movs	r1, #1
  *size= 1 ; /* /0 is the min String size */
 8002a7a:	460a      	mov	r2, r1
  while ((*srcString != 0) && (*size < maxSize) )
 8002a7c:	463c      	mov	r4, r7
 8002a7e:	e54d      	b.n	800251c <RI_SetRegCommandParser+0x15c>
 8002a80:	f1aa 0003 	sub.w	r0, sl, #3
 8002a84:	b200      	sxth	r0, r0
 8002a86:	1cf7      	adds	r7, r6, #3
      retVal = MCP_ERROR_RO_REG;
 8002a88:	2504      	movs	r5, #4
 8002a8a:	e4e0      	b.n	800244e <RI_SetRegCommandParser+0x8e>
      PID_SetKPDivisorPOW2(pPIDSpeed[motorID], regdata16);
 8002a8c:	4a25      	ldr	r2, [pc, #148]	; (8002b24 <RI_SetRegCommandParser+0x764>)
 8002a8e:	4639      	mov	r1, r7
 8002a90:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 8002a94:	e5f3      	b.n	800267e <RI_SetRegCommandParser+0x2be>
      PID_SetKDDivisorPOW2(pPIDId[motorID], regdata16);
 8002a96:	4a24      	ldr	r2, [pc, #144]	; (8002b28 <RI_SetRegCommandParser+0x768>)
 8002a98:	e604      	b.n	80026a4 <RI_SetRegCommandParser+0x2e4>
      PID_SetKD(pPIDId[motorID], regdata16);
 8002a9a:	4a23      	ldr	r2, [pc, #140]	; (8002b28 <RI_SetRegCommandParser+0x768>)
 8002a9c:	e59e      	b.n	80025dc <RI_SetRegCommandParser+0x21c>
      PID_SetKP(pPIDId[motorID], regdata16);
 8002a9e:	4a22      	ldr	r2, [pc, #136]	; (8002b28 <RI_SetRegCommandParser+0x768>)
 8002aa0:	b239      	sxth	r1, r7
 8002aa2:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 8002aa6:	e705      	b.n	80028b4 <RI_SetRegCommandParser+0x4f4>
      PID_SetKI(pPIDIq[motorID], regdata16);
 8002aa8:	4a20      	ldr	r2, [pc, #128]	; (8002b2c <RI_SetRegCommandParser+0x76c>)
 8002aaa:	b239      	sxth	r1, r7
 8002aac:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 8002ab0:	e56b      	b.n	800258a <RI_SetRegCommandParser+0x1ca>
        PID_SetKP (&stoPLLSensor[motorID]->PIRegulator,regdata16);
 8002ab2:	4a1f      	ldr	r2, [pc, #124]	; (8002b30 <RI_SetRegCommandParser+0x770>)
 8002ab4:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 8002ab8:	b239      	sxth	r1, r7
 8002aba:	3034      	adds	r0, #52	; 0x34
 8002abc:	e6fa      	b.n	80028b4 <RI_SetRegCommandParser+0x4f4>
      PID_SetKD(pPIDSpeed[motorID], regdata16);
 8002abe:	4a19      	ldr	r2, [pc, #100]	; (8002b24 <RI_SetRegCommandParser+0x764>)
 8002ac0:	e58c      	b.n	80025dc <RI_SetRegCommandParser+0x21c>
        STO_PLL_GetObserverGains(stoPLLSensor[motorID],&hC1,&hC2);
 8002ac2:	4c1b      	ldr	r4, [pc, #108]	; (8002b30 <RI_SetRegCommandParser+0x770>)
 8002ac4:	aa05      	add	r2, sp, #20
 8002ac6:	f854 0025 	ldr.w	r0, [r4, r5, lsl #2]
 8002aca:	f10d 0112 	add.w	r1, sp, #18
 8002ace:	f007 fb51 	bl	800a174 <STO_PLL_GetObserverGains>
        STO_PLL_SetObserverGains(stoPLLSensor[motorID],hC1,regdata16);
 8002ad2:	f854 0025 	ldr.w	r0, [r4, r5, lsl #2]
 8002ad6:	f9bd 1012 	ldrsh.w	r1, [sp, #18]
 8002ada:	b23a      	sxth	r2, r7
 8002adc:	e6d5      	b.n	800288a <RI_SetRegCommandParser+0x4ca>
        currComp = MCI_GetIqdref(pMCI);
 8002ade:	4620      	mov	r0, r4
 8002ae0:	f7fe fd36 	bl	8001550 <MCI_GetIqdref>
 8002ae4:	9005      	str	r0, [sp, #20]
        currComp.d = regdata16;
 8002ae6:	f8ad 7016 	strh.w	r7, [sp, #22]
 8002aea:	e671      	b.n	80027d0 <RI_SetRegCommandParser+0x410>
      PID_SetKIDivisorPOW2 (&stoPLLSensor[motorID]->PIRegulator,regdata16);
 8002aec:	4a10      	ldr	r2, [pc, #64]	; (8002b30 <RI_SetRegCommandParser+0x770>)
 8002aee:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 8002af2:	4639      	mov	r1, r7
 8002af4:	3034      	adds	r0, #52	; 0x34
 8002af6:	e614      	b.n	8002722 <RI_SetRegCommandParser+0x362>
      PID_SetKIDivisorPOW2(pPIDIq[motorID], regdata16);
 8002af8:	4a0c      	ldr	r2, [pc, #48]	; (8002b2c <RI_SetRegCommandParser+0x76c>)
 8002afa:	4639      	mov	r1, r7
 8002afc:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 8002b00:	e60f      	b.n	8002722 <RI_SetRegCommandParser+0x362>
      PID_SetKDDivisorPOW2(pPIDSpeed[motorID], regdata16);
 8002b02:	4a08      	ldr	r2, [pc, #32]	; (8002b24 <RI_SetRegCommandParser+0x764>)
 8002b04:	e5ce      	b.n	80026a4 <RI_SetRegCommandParser+0x2e4>
       DAC_SetChannelConfig(&DAC_Handle , DAC_CH1, regdata16 );
 8002b06:	463a      	mov	r2, r7
 8002b08:	2100      	movs	r1, #0
 8002b0a:	e595      	b.n	8002638 <RI_SetRegCommandParser+0x278>
 8002b0c:	9d02      	ldr	r5, [sp, #8]
  if (retVal == MCP_CMD_OK)
 8002b0e:	f8dd 9000 	ldr.w	r9, [sp]
 8002b12:	2d00      	cmp	r5, #0
 8002b14:	f43f ace4 	beq.w	80024e0 <RI_SetRegCommandParser+0x120>
 8002b18:	e550      	b.n	80025bc <RI_SetRegCommandParser+0x1fc>
 8002b1a:	bf00      	nop
 8002b1c:	20000648 	.word	0x20000648
 8002b20:	88888889 	.word	0x88888889
 8002b24:	2000064c 	.word	0x2000064c
 8002b28:	20000568 	.word	0x20000568
 8002b2c:	2000056c 	.word	0x2000056c
 8002b30:	20000650 	.word	0x20000650

08002b34 <RI_GetRegCommandParser>:
{
 8002b34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint16_t rxLength = pHandle->rxLength;
 8002b38:	f8b0 a00c 	ldrh.w	sl, [r0, #12]
  uint8_t * rxData = pHandle->rxBuffer;
 8002b3c:	6846      	ldr	r6, [r0, #4]
  uint8_t * txData = pHandle->txBuffer;
 8002b3e:	6887      	ldr	r7, [r0, #8]
{
 8002b40:	b099      	sub	sp, #100	; 0x64
  pHandle->txLength = 0;
 8002b42:	2300      	movs	r3, #0
  uint8_t * rxData = pHandle->rxBuffer;
 8002b44:	9600      	str	r6, [sp, #0]
  pHandle->txLength = 0;
 8002b46:	81c3      	strh	r3, [r0, #14]
  while (rxLength > 0)
 8002b48:	f1ba 0f00 	cmp.w	sl, #0
 8002b4c:	f000 8358 	beq.w	8003200 <RI_GetRegCommandParser+0x6cc>
 8002b50:	f8df 93e4 	ldr.w	r9, [pc, #996]	; 8002f38 <RI_GetRegCommandParser+0x404>
 8002b54:	4680      	mov	r8, r0
 8002b56:	b20d      	sxth	r5, r1
     retVal = RI_GetReg (*dataElementID,txData, &size, freeSpaceS16);
 8002b58:	f836 3b02 	ldrh.w	r3, [r6], #2
  uint8_t motorID = (dataID & MOTOR_MASK)-1;
 8002b5c:	f003 0407 	and.w	r4, r3, #7
 8002b60:	3c01      	subs	r4, #1
  MCI_Handle_t * pMCI = &Mci[motorID];
 8002b62:	b2e1      	uxtb	r1, r4
 8002b64:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8002b68:	ebc1 0bc1 	rsb	fp, r1, r1, lsl #3
  uint16_t regID = dataID & REG_MASK;
 8002b6c:	f023 0307 	bic.w	r3, r3, #7
 8002b70:	3a08      	subs	r2, #8
  uint8_t motorID = (dataID & MOTOR_MASK)-1;
 8002b72:	460c      	mov	r4, r1
  MCI_Handle_t * pMCI = &Mci[motorID];
 8002b74:	eb09 0b8b 	add.w	fp, r9, fp, lsl #2
  uint16_t regID = dataID & REG_MASK;
 8002b78:	b29b      	uxth	r3, r3
  switch (typeID)
 8002b7a:	2a20      	cmp	r2, #32
 8002b7c:	d812      	bhi.n	8002ba4 <RI_GetRegCommandParser+0x70>
 8002b7e:	e8df f002 	tbb	[pc, r2]
 8002b82:	11ac      	.short	0x11ac
 8002b84:	11111111 	.word	0x11111111
 8002b88:	11651111 	.word	0x11651111
 8002b8c:	11111111 	.word	0x11111111
 8002b90:	11ba1111 	.word	0x11ba1111
 8002b94:	11111111 	.word	0x11111111
 8002b98:	11311111 	.word	0x11311111
 8002b9c:	11111111 	.word	0x11111111
 8002ba0:	1111      	.short	0x1111
 8002ba2:	15          	.byte	0x15
 8002ba3:	00          	.byte	0x00
  MCI_Handle_t * pMCI = &Mci[motorID];
 8002ba4:	2007      	movs	r0, #7
}
 8002ba6:	b019      	add	sp, #100	; 0x64
 8002ba8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      uint8_t * rawData = data+2;
 8002bac:	f5b3 7fd4 	cmp.w	r3, #424	; 0x1a8
 8002bb0:	f107 0202 	add.w	r2, r7, #2
      switch (regID)
 8002bb4:	f000 8293 	beq.w	80030de <RI_GetRegCommandParser+0x5aa>
 8002bb8:	f200 80d5 	bhi.w	8002d66 <RI_GetRegCommandParser+0x232>
 8002bbc:	2ba8      	cmp	r3, #168	; 0xa8
 8002bbe:	f000 829f 	beq.w	8003100 <RI_GetRegCommandParser+0x5cc>
 8002bc2:	f200 80bd 	bhi.w	8002d40 <RI_GetRegCommandParser+0x20c>
 8002bc6:	2b28      	cmp	r3, #40	; 0x28
 8002bc8:	f000 82d6 	beq.w	8003178 <RI_GetRegCommandParser+0x644>
 8002bcc:	2b68      	cmp	r3, #104	; 0x68
 8002bce:	f040 8090 	bne.w	8002cf2 <RI_GetRegCommandParser+0x1be>
        *rawSize = sizeof(MotorConfig_reg_t);
 8002bd2:	233c      	movs	r3, #60	; 0x3c
        if ((*rawSize) +2  > freeSpace)
 8002bd4:	2d3d      	cmp	r5, #61	; 0x3d
        *rawSize = sizeof(MotorConfig_reg_t);
 8002bd6:	803b      	strh	r3, [r7, #0]
        if ((*rawSize) +2  > freeSpace)
 8002bd8:	f300 82f5 	bgt.w	80031c6 <RI_GetRegCommandParser+0x692>
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8002bdc:	2008      	movs	r0, #8
}
 8002bde:	b019      	add	sp, #100	; 0x64
 8002be0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (regID)
 8002be4:	2ba0      	cmp	r3, #160	; 0xa0
 8002be6:	f000 822f 	beq.w	8003048 <RI_GetRegCommandParser+0x514>
 8002bea:	f200 80d7 	bhi.w	8002d9c <RI_GetRegCommandParser+0x268>
 8002bee:	2b20      	cmp	r3, #32
 8002bf0:	f000 8241 	beq.w	8003076 <RI_GetRegCommandParser+0x542>
 8002bf4:	2b60      	cmp	r3, #96	; 0x60
 8002bf6:	d17c      	bne.n	8002cf2 <RI_GetRegCommandParser+0x1be>
  while ((*srcString != 0) && (*size < maxSize) )
 8002bf8:	4cca      	ldr	r4, [pc, #808]	; (8002f24 <RI_GetRegCommandParser+0x3f0>)
 8002bfa:	7821      	ldrb	r1, [r4, #0]
 8002bfc:	2900      	cmp	r1, #0
 8002bfe:	f000 826a 	beq.w	80030d6 <RI_GetRegCommandParser+0x5a2>
 8002c02:	2d01      	cmp	r5, #1
 8002c04:	f340 821e 	ble.w	8003044 <RI_GetRegCommandParser+0x510>
 8002c08:	4638      	mov	r0, r7
 8002c0a:	f1c7 0201 	rsb	r2, r7, #1
 8002c0e:	e002      	b.n	8002c16 <RI_GetRegCommandParser+0xe2>
 8002c10:	42ab      	cmp	r3, r5
 8002c12:	f280 8217 	bge.w	8003044 <RI_GetRegCommandParser+0x510>
    *destString = *srcString ;
 8002c16:	f800 1b01 	strb.w	r1, [r0], #1
  while ((*srcString != 0) && (*size < maxSize) )
 8002c1a:	f814 1f01 	ldrb.w	r1, [r4, #1]!
 8002c1e:	1883      	adds	r3, r0, r2
 8002c20:	b29b      	uxth	r3, r3
 8002c22:	2900      	cmp	r1, #0
 8002c24:	d1f4      	bne.n	8002c10 <RI_GetRegCommandParser+0xdc>
 8002c26:	461c      	mov	r4, r3
    *destString = 0;
 8002c28:	2200      	movs	r2, #0
 8002c2a:	7002      	strb	r2, [r0, #0]
  while (rxLength > 0)
 8002c2c:	9a00      	ldr	r2, [sp, #0]
       pHandle->txLength += size;
 8002c2e:	f8b8 100e 	ldrh.w	r1, [r8, #14]
  while (rxLength > 0)
 8002c32:	4452      	add	r2, sl
       freeSpaceS16 = freeSpaceS16-size;
 8002c34:	1aed      	subs	r5, r5, r3
       pHandle->txLength += size;
 8002c36:	4419      	add	r1, r3
  while (rxLength > 0)
 8002c38:	b292      	uxth	r2, r2
 8002c3a:	b2b3      	uxth	r3, r6
 8002c3c:	4293      	cmp	r3, r2
       freeSpaceS16 = freeSpaceS16-size;
 8002c3e:	b22d      	sxth	r5, r5
       txData = txData+size;
 8002c40:	4427      	add	r7, r4
       pHandle->txLength += size;
 8002c42:	f8a8 100e 	strh.w	r1, [r8, #14]
  while (rxLength > 0)
 8002c46:	d187      	bne.n	8002b58 <RI_GetRegCommandParser+0x24>
     retVal = RI_GetReg (*dataElementID,txData, &size, freeSpaceS16);
 8002c48:	2000      	movs	r0, #0
 8002c4a:	e7ac      	b.n	8002ba6 <RI_GetRegCommandParser+0x72>
      if (freeSpace >= 2 )
 8002c4c:	2d01      	cmp	r5, #1
 8002c4e:	ddc5      	ble.n	8002bdc <RI_GetRegCommandParser+0xa8>
        switch (regID)
 8002c50:	f5b3 6f15 	cmp.w	r3, #2384	; 0x950
 8002c54:	f000 83aa 	beq.w	80033ac <RI_GetRegCommandParser+0x878>
 8002c58:	f200 80d0 	bhi.w	8002dfc <RI_GetRegCommandParser+0x2c8>
 8002c5c:	f5b3 6f92 	cmp.w	r3, #1168	; 0x490
 8002c60:	f000 8360 	beq.w	8003324 <RI_GetRegCommandParser+0x7f0>
 8002c64:	d91c      	bls.n	8002ca0 <RI_GetRegCommandParser+0x16c>
 8002c66:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8002c6a:	f000 836f 	beq.w	800334c <RI_GetRegCommandParser+0x818>
 8002c6e:	f240 8188 	bls.w	8002f82 <RI_GetRegCommandParser+0x44e>
 8002c72:	f5b3 6f09 	cmp.w	r3, #2192	; 0x890
 8002c76:	f000 835f 	beq.w	8003338 <RI_GetRegCommandParser+0x804>
 8002c7a:	f240 812f 	bls.w	8002edc <RI_GetRegCommandParser+0x3a8>
 8002c7e:	f5b3 6f0d 	cmp.w	r3, #2256	; 0x8d0
 8002c82:	f000 837f 	beq.w	8003384 <RI_GetRegCommandParser+0x850>
 8002c86:	f5b3 6f11 	cmp.w	r3, #2320	; 0x910
 8002c8a:	d132      	bne.n	8002cf2 <RI_GetRegCommandParser+0x1be>
          *regdata16 = MCI_GetIqd(pMCI).d;
 8002c8c:	4658      	mov	r0, fp
 8002c8e:	f7fe fc51 	bl	8001534 <MCI_GetIqd>
         break;
 8002c92:	2402      	movs	r4, #2
          *regdata16 = MCI_GetIqd(pMCI).d;
 8002c94:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8002c98:	900f      	str	r0, [sp, #60]	; 0x3c
 8002c9a:	803b      	strh	r3, [r7, #0]
        *size = 2;
 8002c9c:	4623      	mov	r3, r4
         break;
 8002c9e:	e7c5      	b.n	8002c2c <RI_GetRegCommandParser+0xf8>
 8002ca0:	f5b3 7f24 	cmp.w	r3, #656	; 0x290
 8002ca4:	f000 83a8 	beq.w	80033f8 <RI_GetRegCommandParser+0x8c4>
 8002ca8:	f240 819d 	bls.w	8002fe6 <RI_GetRegCommandParser+0x4b2>
 8002cac:	f5b3 7f54 	cmp.w	r3, #848	; 0x350
 8002cb0:	f000 8394 	beq.w	80033dc <RI_GetRegCommandParser+0x8a8>
 8002cb4:	f240 8154 	bls.w	8002f60 <RI_GetRegCommandParser+0x42c>
 8002cb8:	f5b3 7f64 	cmp.w	r3, #912	; 0x390
 8002cbc:	f000 8380 	beq.w	80033c0 <RI_GetRegCommandParser+0x88c>
 8002cc0:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8002cc4:	d115      	bne.n	8002cf2 <RI_GetRegCommandParser+0x1be>
            *regdata16 = PID_GetKI (&stoPLLSensor[motorID]->PIRegulator);
 8002cc6:	4b98      	ldr	r3, [pc, #608]	; (8002f28 <RI_GetRegCommandParser+0x3f4>)
 8002cc8:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
 8002ccc:	3034      	adds	r0, #52	; 0x34
 8002cce:	f005 f87d 	bl	8007dcc <PID_GetKI>
 8002cd2:	2402      	movs	r4, #2
 8002cd4:	8038      	strh	r0, [r7, #0]
        *size = 2;
 8002cd6:	4623      	mov	r3, r4
 8002cd8:	e7a8      	b.n	8002c2c <RI_GetRegCommandParser+0xf8>
      if (freeSpace > 0 )
 8002cda:	2d00      	cmp	r5, #0
 8002cdc:	f77f af7e 	ble.w	8002bdc <RI_GetRegCommandParser+0xa8>
        switch (regID)
 8002ce0:	2b88      	cmp	r3, #136	; 0x88
 8002ce2:	f000 81f1 	beq.w	80030c8 <RI_GetRegCommandParser+0x594>
 8002ce6:	2bc8      	cmp	r3, #200	; 0xc8
 8002ce8:	f000 81e4 	beq.w	80030b4 <RI_GetRegCommandParser+0x580>
 8002cec:	2b48      	cmp	r3, #72	; 0x48
 8002cee:	f000 81d6 	beq.w	800309e <RI_GetRegCommandParser+0x56a>
 8002cf2:	2005      	movs	r0, #5
  return retVal;
 8002cf4:	e757      	b.n	8002ba6 <RI_GetRegCommandParser+0x72>
      if ( freeSpace >= 4)
 8002cf6:	2d03      	cmp	r5, #3
 8002cf8:	f77f af70 	ble.w	8002bdc <RI_GetRegCommandParser+0xa8>
        switch (regID)
 8002cfc:	2b98      	cmp	r3, #152	; 0x98
 8002cfe:	f000 8255 	beq.w	80031ac <RI_GetRegCommandParser+0x678>
 8002d02:	d90e      	bls.n	8002d22 <RI_GetRegCommandParser+0x1ee>
 8002d04:	2bd8      	cmp	r3, #216	; 0xd8
 8002d06:	f000 8255 	beq.w	80031b4 <RI_GetRegCommandParser+0x680>
 8002d0a:	f5b3 7f8c 	cmp.w	r3, #280	; 0x118
 8002d0e:	d1f0      	bne.n	8002cf2 <RI_GetRegCommandParser+0x1be>
          *regdata32 = STO_PLL_GetObservedBemfLevel(stoPLLSensor[motorID]);
 8002d10:	4b85      	ldr	r3, [pc, #532]	; (8002f28 <RI_GetRegCommandParser+0x3f4>)
 8002d12:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
 8002d16:	f007 fa47 	bl	800a1a8 <STO_PLL_GetObservedBemfLevel>
 8002d1a:	2404      	movs	r4, #4
 8002d1c:	6038      	str	r0, [r7, #0]
        *size = 4;
 8002d1e:	4623      	mov	r3, r4
 8002d20:	e784      	b.n	8002c2c <RI_GetRegCommandParser+0xf8>
 8002d22:	2b18      	cmp	r3, #24
 8002d24:	f000 8237 	beq.w	8003196 <RI_GetRegCommandParser+0x662>
 8002d28:	2b58      	cmp	r3, #88	; 0x58
 8002d2a:	d1e2      	bne.n	8002cf2 <RI_GetRegCommandParser+0x1be>
          *regdata32 = (((int32_t)MCI_GetAvrgMecSpeedUnit(pMCI) * _RPM)/SPEED_UNIT);
 8002d2c:	4658      	mov	r0, fp
 8002d2e:	f7fe fbd9 	bl	80014e4 <MCI_GetAvrgMecSpeedUnit>
          *regdata32 = (((int32_t)MCI_GetMecSpeedRefUnit(pMCI)*_RPM)/SPEED_UNIT);
 8002d32:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8002d36:	0040      	lsls	r0, r0, #1
 8002d38:	2404      	movs	r4, #4
 8002d3a:	6038      	str	r0, [r7, #0]
        *size = 4;
 8002d3c:	4623      	mov	r3, r4
 8002d3e:	e775      	b.n	8002c2c <RI_GetRegCommandParser+0xf8>
 8002d40:	2be8      	cmp	r3, #232	; 0xe8
 8002d42:	d1d6      	bne.n	8002cf2 <RI_GetRegCommandParser+0x1be>
        *rawSize = sizeof(FOCFwConfig_reg_t);
 8002d44:	230c      	movs	r3, #12
        if ((*rawSize) +2  > freeSpace)
 8002d46:	2d0d      	cmp	r5, #13
        *rawSize = sizeof(FOCFwConfig_reg_t);
 8002d48:	803b      	strh	r3, [r7, #0]
        if ((*rawSize) +2  > freeSpace)
 8002d4a:	f77f af47 	ble.w	8002bdc <RI_GetRegCommandParser+0xa8>
          memcpy(rawData, FOCConfig_reg[motorID], sizeof(FOCFwConfig_reg_t) );
 8002d4e:	4b77      	ldr	r3, [pc, #476]	; (8002f2c <RI_GetRegCommandParser+0x3f8>)
 8002d50:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8002d54:	240e      	movs	r4, #14
 8002d56:	6818      	ldr	r0, [r3, #0]
 8002d58:	6859      	ldr	r1, [r3, #4]
 8002d5a:	689b      	ldr	r3, [r3, #8]
 8002d5c:	6093      	str	r3, [r2, #8]
 8002d5e:	6010      	str	r0, [r2, #0]
 8002d60:	6051      	str	r1, [r2, #4]
      *size = (*rawSize)+2;
 8002d62:	4623      	mov	r3, r4
 8002d64:	e762      	b.n	8002c2c <RI_GetRegCommandParser+0xf8>
 8002d66:	f5b3 7f0a 	cmp.w	r3, #552	; 0x228
 8002d6a:	f000 81dc 	beq.w	8003126 <RI_GetRegCommandParser+0x5f2>
 8002d6e:	f5b3 7f5a 	cmp.w	r3, #872	; 0x368
 8002d72:	d131      	bne.n	8002dd8 <RI_GetRegCommandParser+0x2a4>
        *rawSize = 4;
 8002d74:	2304      	movs	r3, #4
 8002d76:	803b      	strh	r3, [r7, #0]
        *iqref = MCI_GetIqdref(pMCI).q;
 8002d78:	4658      	mov	r0, fp
 8002d7a:	f7fe fbe9 	bl	8001550 <MCI_GetIqdref>
 8002d7e:	4603      	mov	r3, r0
 8002d80:	8078      	strh	r0, [r7, #2]
        *idref = MCI_GetIqdref(pMCI).d;
 8002d82:	4658      	mov	r0, fp
        *iqref = MCI_GetIqdref(pMCI).q;
 8002d84:	9304      	str	r3, [sp, #16]
        *idref = MCI_GetIqdref(pMCI).d;
 8002d86:	f7fe fbe3 	bl	8001550 <MCI_GetIqdref>
      *size = (*rawSize)+2;
 8002d8a:	883b      	ldrh	r3, [r7, #0]
        *idref = MCI_GetIqdref(pMCI).d;
 8002d8c:	9003      	str	r0, [sp, #12]
      *size = (*rawSize)+2;
 8002d8e:	3302      	adds	r3, #2
 8002d90:	b29b      	uxth	r3, r3
        *idref = MCI_GetIqdref(pMCI).d;
 8002d92:	f3c0 420f 	ubfx	r2, r0, #16, #16
 8002d96:	80ba      	strh	r2, [r7, #4]
     if (retVal == MCP_CMD_OK )
 8002d98:	461c      	mov	r4, r3
 8002d9a:	e747      	b.n	8002c2c <RI_GetRegCommandParser+0xf8>
 8002d9c:	2be0      	cmp	r3, #224	; 0xe0
 8002d9e:	d1a8      	bne.n	8002cf2 <RI_GetRegCommandParser+0x1be>
        retVal = RI_MovString (MotorConfig_reg[motorID]->name ,charData, size, freeSpace);
 8002da0:	4b63      	ldr	r3, [pc, #396]	; (8002f30 <RI_GetRegCommandParser+0x3fc>)
 8002da2:	f853 4021 	ldr.w	r4, [r3, r1, lsl #2]
  while ((*srcString != 0) && (*size < maxSize) )
 8002da6:	f894 1024 	ldrb.w	r1, [r4, #36]	; 0x24
 8002daa:	2900      	cmp	r1, #0
 8002dac:	f000 8193 	beq.w	80030d6 <RI_GetRegCommandParser+0x5a2>
 8002db0:	2d01      	cmp	r5, #1
 8002db2:	f340 8147 	ble.w	8003044 <RI_GetRegCommandParser+0x510>
 8002db6:	3424      	adds	r4, #36	; 0x24
 8002db8:	4638      	mov	r0, r7
 8002dba:	f1c7 0201 	rsb	r2, r7, #1
 8002dbe:	e002      	b.n	8002dc6 <RI_GetRegCommandParser+0x292>
 8002dc0:	42ab      	cmp	r3, r5
 8002dc2:	f280 813f 	bge.w	8003044 <RI_GetRegCommandParser+0x510>
    *destString = *srcString ;
 8002dc6:	f800 1b01 	strb.w	r1, [r0], #1
  while ((*srcString != 0) && (*size < maxSize) )
 8002dca:	f814 1f01 	ldrb.w	r1, [r4, #1]!
 8002dce:	1883      	adds	r3, r0, r2
 8002dd0:	b29b      	uxth	r3, r3
 8002dd2:	2900      	cmp	r1, #0
 8002dd4:	d1f4      	bne.n	8002dc0 <RI_GetRegCommandParser+0x28c>
 8002dd6:	e726      	b.n	8002c26 <RI_GetRegCommandParser+0xf2>
 8002dd8:	f5b3 7ff4 	cmp.w	r3, #488	; 0x1e8
 8002ddc:	d189      	bne.n	8002cf2 <RI_GetRegCommandParser+0x1be>
          *rawSize = 4;
 8002dde:	2304      	movs	r3, #4
 8002de0:	803b      	strh	r3, [r7, #0]
          *torque = MCI_GetLastRampFinalTorque(pMCI);
 8002de2:	4658      	mov	r0, fp
 8002de4:	f7fe fb74 	bl	80014d0 <MCI_GetLastRampFinalTorque>
 8002de8:	8078      	strh	r0, [r7, #2]
          *duration = MCI_GetLastRampFinalDuration(pMCI) ;
 8002dea:	4658      	mov	r0, fp
 8002dec:	f7fe fb74 	bl	80014d8 <MCI_GetLastRampFinalDuration>
      *size = (*rawSize)+2;
 8002df0:	883b      	ldrh	r3, [r7, #0]
          *duration = MCI_GetLastRampFinalDuration(pMCI) ;
 8002df2:	80b8      	strh	r0, [r7, #4]
      *size = (*rawSize)+2;
 8002df4:	3302      	adds	r3, #2
 8002df6:	b29b      	uxth	r3, r3
     if (retVal == MCP_CMD_OK )
 8002df8:	461c      	mov	r4, r3
 8002dfa:	e717      	b.n	8002c2c <RI_GetRegCommandParser+0xf8>
 8002dfc:	f5b3 6f69 	cmp.w	r3, #3728	; 0xe90
 8002e00:	d032      	beq.n	8002e68 <RI_GetRegCommandParser+0x334>
 8002e02:	d920      	bls.n	8002e46 <RI_GetRegCommandParser+0x312>
 8002e04:	f241 5290 	movw	r2, #5520	; 0x1590
 8002e08:	4293      	cmp	r3, r2
 8002e0a:	f000 8285 	beq.w	8003318 <RI_GetRegCommandParser+0x7e4>
 8002e0e:	f240 8095 	bls.w	8002f3c <RI_GetRegCommandParser+0x408>
 8002e12:	f241 6250 	movw	r2, #5712	; 0x1650
 8002e16:	4293      	cmp	r3, r2
 8002e18:	f000 8275 	beq.w	8003306 <RI_GetRegCommandParser+0x7d2>
 8002e1c:	d96e      	bls.n	8002efc <RI_GetRegCommandParser+0x3c8>
 8002e1e:	f641 02d0 	movw	r2, #6352	; 0x18d0
 8002e22:	4293      	cmp	r3, r2
 8002e24:	f000 8265 	beq.w	80032f2 <RI_GetRegCommandParser+0x7be>
 8002e28:	f641 1210 	movw	r2, #6416	; 0x1910
 8002e2c:	4293      	cmp	r3, r2
 8002e2e:	f47f af60 	bne.w	8002cf2 <RI_GetRegCommandParser+0x1be>
              *regdataU16 = PID_GetKPDivisorPOW2(&stoPLLSensor[motorID]->PIRegulator);
 8002e32:	4b3d      	ldr	r3, [pc, #244]	; (8002f28 <RI_GetRegCommandParser+0x3f4>)
 8002e34:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
 8002e38:	3034      	adds	r0, #52	; 0x34
 8002e3a:	f004 ffcd 	bl	8007dd8 <PID_GetKPDivisorPOW2>
 8002e3e:	2402      	movs	r4, #2
 8002e40:	8038      	strh	r0, [r7, #0]
        *size = 2;
 8002e42:	4623      	mov	r3, r4
 8002e44:	e6f2      	b.n	8002c2c <RI_GetRegCommandParser+0xf8>
 8002e46:	f5b3 6f35 	cmp.w	r3, #2896	; 0xb50
 8002e4a:	f000 8249 	beq.w	80032e0 <RI_GetRegCommandParser+0x7ac>
 8002e4e:	d92e      	bls.n	8002eae <RI_GetRegCommandParser+0x37a>
 8002e50:	f5b3 6f41 	cmp.w	r3, #3088	; 0xc10
 8002e54:	f000 8238 	beq.w	80032c8 <RI_GetRegCommandParser+0x794>
 8002e58:	d917      	bls.n	8002e8a <RI_GetRegCommandParser+0x356>
 8002e5a:	f5b3 6f49 	cmp.w	r3, #3216	; 0xc90
 8002e5e:	f000 8227 	beq.w	80032b0 <RI_GetRegCommandParser+0x77c>
 8002e62:	f5b3 6f65 	cmp.w	r3, #3664	; 0xe50
 8002e66:	d102      	bne.n	8002e6e <RI_GetRegCommandParser+0x33a>
 8002e68:	2402      	movs	r4, #2
 8002e6a:	4623      	mov	r3, r4
 8002e6c:	e6de      	b.n	8002c2c <RI_GetRegCommandParser+0xf8>
 8002e6e:	f5b3 6f45 	cmp.w	r3, #3152	; 0xc50
 8002e72:	f47f af3e 	bne.w	8002cf2 <RI_GetRegCommandParser+0x1be>
            *regdata16 = STO_PLL_GetEstimatedBemf(stoPLLSensor[motorID]).alpha;
 8002e76:	4b2c      	ldr	r3, [pc, #176]	; (8002f28 <RI_GetRegCommandParser+0x3f4>)
 8002e78:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
 8002e7c:	f007 f95a 	bl	800a134 <STO_PLL_GetEstimatedBemf>
          break;
 8002e80:	2402      	movs	r4, #2
            *regdata16 = STO_PLL_GetEstimatedBemf(stoPLLSensor[motorID]).alpha;
 8002e82:	9006      	str	r0, [sp, #24]
        *size = 2;
 8002e84:	4623      	mov	r3, r4
            *regdata16 = STO_PLL_GetEstimatedBemf(stoPLLSensor[motorID]).alpha;
 8002e86:	8038      	strh	r0, [r7, #0]
          break;
 8002e88:	e6d0      	b.n	8002c2c <RI_GetRegCommandParser+0xf8>
 8002e8a:	f5b3 6f39 	cmp.w	r3, #2960	; 0xb90
 8002e8e:	f000 81e9 	beq.w	8003264 <RI_GetRegCommandParser+0x730>
 8002e92:	f5b3 6f3d 	cmp.w	r3, #3024	; 0xbd0
 8002e96:	f47f af2c 	bne.w	8002cf2 <RI_GetRegCommandParser+0x1be>
            *regdata16 = STO_PLL_GetEstimatedCurrent(stoPLLSensor[motorID]).alpha;
 8002e9a:	4b23      	ldr	r3, [pc, #140]	; (8002f28 <RI_GetRegCommandParser+0x3f4>)
 8002e9c:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
 8002ea0:	f007 f954 	bl	800a14c <STO_PLL_GetEstimatedCurrent>
          break;
 8002ea4:	2402      	movs	r4, #2
            *regdata16 = STO_PLL_GetEstimatedCurrent(stoPLLSensor[motorID]).alpha;
 8002ea6:	9008      	str	r0, [sp, #32]
        *size = 2;
 8002ea8:	4623      	mov	r3, r4
            *regdata16 = STO_PLL_GetEstimatedCurrent(stoPLLSensor[motorID]).alpha;
 8002eaa:	8038      	strh	r0, [r7, #0]
          break;
 8002eac:	e6be      	b.n	8002c2c <RI_GetRegCommandParser+0xf8>
 8002eae:	f5b3 6f21 	cmp.w	r3, #2576	; 0xa10
 8002eb2:	f000 81cd 	beq.w	8003250 <RI_GetRegCommandParser+0x71c>
 8002eb6:	d979      	bls.n	8002fac <RI_GetRegCommandParser+0x478>
 8002eb8:	f5b3 6f25 	cmp.w	r3, #2640	; 0xa50
 8002ebc:	f000 825a 	beq.w	8003374 <RI_GetRegCommandParser+0x840>
 8002ec0:	f5b3 6f29 	cmp.w	r3, #2704	; 0xa90
 8002ec4:	f47f af15 	bne.w	8002cf2 <RI_GetRegCommandParser+0x1be>
          *regdata16 = MCI_GetValphabeta(pMCI).beta;
 8002ec8:	4658      	mov	r0, fp
 8002eca:	f7fe fb5d 	bl	8001588 <MCI_GetValphabeta>
         break;
 8002ece:	2402      	movs	r4, #2
          *regdata16 = MCI_GetValphabeta(pMCI).beta;
 8002ed0:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8002ed4:	9009      	str	r0, [sp, #36]	; 0x24
 8002ed6:	803b      	strh	r3, [r7, #0]
        *size = 2;
 8002ed8:	4623      	mov	r3, r4
         break;
 8002eda:	e6a7      	b.n	8002c2c <RI_GetRegCommandParser+0xf8>
 8002edc:	f5b3 6f01 	cmp.w	r3, #2064	; 0x810
 8002ee0:	f000 823e 	beq.w	8003360 <RI_GetRegCommandParser+0x82c>
 8002ee4:	f5b3 6f05 	cmp.w	r3, #2128	; 0x850
 8002ee8:	f47f af03 	bne.w	8002cf2 <RI_GetRegCommandParser+0x1be>
          *regdata16 = MCI_GetIalphabeta(pMCI).alpha;
 8002eec:	4658      	mov	r0, fp
 8002eee:	f7fe fb13 	bl	8001518 <MCI_GetIalphabeta>
         break;
 8002ef2:	2402      	movs	r4, #2
          *regdata16 = MCI_GetIalphabeta(pMCI).alpha;
 8002ef4:	9012      	str	r0, [sp, #72]	; 0x48
        *size = 2;
 8002ef6:	4623      	mov	r3, r4
          *regdata16 = MCI_GetIalphabeta(pMCI).alpha;
 8002ef8:	8038      	strh	r0, [r7, #0]
         break;
 8002efa:	e697      	b.n	8002c2c <RI_GetRegCommandParser+0xf8>
 8002efc:	f241 52d0 	movw	r2, #5584	; 0x15d0
 8002f00:	4293      	cmp	r3, r2
 8002f02:	f000 8247 	beq.w	8003394 <RI_GetRegCommandParser+0x860>
 8002f06:	f241 6210 	movw	r2, #5648	; 0x1610
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	f47f aef1 	bne.w	8002cf2 <RI_GetRegCommandParser+0x1be>
              *regdataU16 = PID_GetKIDivisorPOW2(pPIDIq[motorID]);
 8002f10:	4b08      	ldr	r3, [pc, #32]	; (8002f34 <RI_GetRegCommandParser+0x400>)
              *regdataU16 = PID_GetKIDivisorPOW2(pPIDId[motorID]);
 8002f12:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8002f16:	f004 ff6b 	bl	8007df0 <PID_GetKIDivisorPOW2>
 8002f1a:	2402      	movs	r4, #2
 8002f1c:	8038      	strh	r0, [r7, #0]
        *size = 2;
 8002f1e:	4623      	mov	r3, r4
 8002f20:	e684      	b.n	8002c2c <RI_GetRegCommandParser+0xf8>
 8002f22:	bf00      	nop
 8002f24:	0800a374 	.word	0x0800a374
 8002f28:	20000650 	.word	0x20000650
 8002f2c:	2000057c 	.word	0x2000057c
 8002f30:	20000580 	.word	0x20000580
 8002f34:	2000056c 	.word	0x2000056c
 8002f38:	20000a14 	.word	0x20000a14
 8002f3c:	f241 42d0 	movw	r2, #5328	; 0x14d0
 8002f40:	4293      	cmp	r3, r2
 8002f42:	f000 820b 	beq.w	800335c <RI_GetRegCommandParser+0x828>
 8002f46:	d95d      	bls.n	8003004 <RI_GetRegCommandParser+0x4d0>
 8002f48:	f241 5210 	movw	r2, #5392	; 0x1510
 8002f4c:	4293      	cmp	r3, r2
 8002f4e:	f000 8255 	beq.w	80033fc <RI_GetRegCommandParser+0x8c8>
 8002f52:	f241 5250 	movw	r2, #5456	; 0x1550
 8002f56:	4293      	cmp	r3, r2
 8002f58:	f47f aecb 	bne.w	8002cf2 <RI_GetRegCommandParser+0x1be>
              *regdataU16 = PID_GetKIDivisorPOW2(pPIDId[motorID]);
 8002f5c:	4bc6      	ldr	r3, [pc, #792]	; (8003278 <RI_GetRegCommandParser+0x744>)
 8002f5e:	e7d8      	b.n	8002f12 <RI_GetRegCommandParser+0x3de>
 8002f60:	f5b3 7f34 	cmp.w	r3, #720	; 0x2d0
 8002f64:	f000 81da 	beq.w	800331c <RI_GetRegCommandParser+0x7e8>
 8002f68:	f5b3 7f44 	cmp.w	r3, #784	; 0x310
 8002f6c:	f47f aec1 	bne.w	8002cf2 <RI_GetRegCommandParser+0x1be>
          *regdata16 = PID_GetKD(pPIDId[motorID]);
 8002f70:	4bc1      	ldr	r3, [pc, #772]	; (8003278 <RI_GetRegCommandParser+0x744>)
 8002f72:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8002f76:	f004 ff59 	bl	8007e2c <PID_GetKD>
         break;
 8002f7a:	2402      	movs	r4, #2
          *regdata16 = PID_GetKD(pPIDId[motorID]);
 8002f7c:	8038      	strh	r0, [r7, #0]
        *size = 2;
 8002f7e:	4623      	mov	r3, r4
         break;
 8002f80:	e654      	b.n	8002c2c <RI_GetRegCommandParser+0xf8>
 8002f82:	f5b3 6fc2 	cmp.w	r3, #1552	; 0x610
 8002f86:	f000 813d 	beq.w	8003204 <RI_GetRegCommandParser+0x6d0>
 8002f8a:	d91f      	bls.n	8002fcc <RI_GetRegCommandParser+0x498>
 8002f8c:	f5b3 6fca 	cmp.w	r3, #1616	; 0x650
 8002f90:	f000 81c6 	beq.w	8003320 <RI_GetRegCommandParser+0x7ec>
 8002f94:	f5b3 6fd2 	cmp.w	r3, #1680	; 0x690
 8002f98:	f47f aeab 	bne.w	8002cf2 <RI_GetRegCommandParser+0x1be>
          *regdata16 = DAC_GetChannelConfig(&DAC_Handle , DAC_CH2);
 8002f9c:	2101      	movs	r1, #1
 8002f9e:	48b7      	ldr	r0, [pc, #732]	; (800327c <RI_GetRegCommandParser+0x748>)
 8002fa0:	f7fd fe86 	bl	8000cb0 <DAC_GetChannelConfig>
         break;
 8002fa4:	2402      	movs	r4, #2
          *regdata16 = DAC_GetChannelConfig(&DAC_Handle , DAC_CH2);
 8002fa6:	8038      	strh	r0, [r7, #0]
        *size = 2;
 8002fa8:	4623      	mov	r3, r4
         break;
 8002faa:	e63f      	b.n	8002c2c <RI_GetRegCommandParser+0xf8>
 8002fac:	f5b3 6f19 	cmp.w	r3, #2448	; 0x990
 8002fb0:	f000 81f2 	beq.w	8003398 <RI_GetRegCommandParser+0x864>
 8002fb4:	f5b3 6f1d 	cmp.w	r3, #2512	; 0x9d0
 8002fb8:	f47f ae9b 	bne.w	8002cf2 <RI_GetRegCommandParser+0x1be>
          *regdata16 = MCI_GetVqd(pMCI).q;
 8002fbc:	4658      	mov	r0, fp
 8002fbe:	f7fe fad5 	bl	800156c <MCI_GetVqd>
         break;
 8002fc2:	2402      	movs	r4, #2
          *regdata16 = MCI_GetVqd(pMCI).q;
 8002fc4:	900c      	str	r0, [sp, #48]	; 0x30
        *size = 2;
 8002fc6:	4623      	mov	r3, r4
          *regdata16 = MCI_GetVqd(pMCI).q;
 8002fc8:	8038      	strh	r0, [r7, #0]
         break;
 8002fca:	e62f      	b.n	8002c2c <RI_GetRegCommandParser+0xf8>
 8002fcc:	f5b3 6fb2 	cmp.w	r3, #1424	; 0x590
 8002fd0:	f000 8135 	beq.w	800323e <RI_GetRegCommandParser+0x70a>
 8002fd4:	f5b3 6fba 	cmp.w	r3, #1488	; 0x5d0
 8002fd8:	f47f ae8b 	bne.w	8002cf2 <RI_GetRegCommandParser+0x1be>
          *regdata16 = 14;//ADC_PB2();
 8002fdc:	230e      	movs	r3, #14
         break;
 8002fde:	2402      	movs	r4, #2
          *regdata16 = 14;//ADC_PB2();
 8002fe0:	803b      	strh	r3, [r7, #0]
        *size = 2;
 8002fe2:	4623      	mov	r3, r4
         break;
 8002fe4:	e622      	b.n	8002c2c <RI_GetRegCommandParser+0xf8>
 8002fe6:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8002fea:	f000 8126 	beq.w	800323a <RI_GetRegCommandParser+0x706>
 8002fee:	d915      	bls.n	800301c <RI_GetRegCommandParser+0x4e8>
 8002ff0:	f5b3 7fe8 	cmp.w	r3, #464	; 0x1d0
 8002ff4:	f000 8118 	beq.w	8003228 <RI_GetRegCommandParser+0x6f4>
 8002ff8:	f5b3 7f04 	cmp.w	r3, #528	; 0x210
 8002ffc:	f47f ae79 	bne.w	8002cf2 <RI_GetRegCommandParser+0x1be>
          *regdata16 = PID_GetKD(pPIDIq[motorID]);
 8003000:	4b9f      	ldr	r3, [pc, #636]	; (8003280 <RI_GetRegCommandParser+0x74c>)
 8003002:	e7b6      	b.n	8002f72 <RI_GetRegCommandParser+0x43e>
 8003004:	f241 4250 	movw	r2, #5200	; 0x1450
 8003008:	4293      	cmp	r3, r2
 800300a:	f000 8104 	beq.w	8003216 <RI_GetRegCommandParser+0x6e2>
 800300e:	f241 4290 	movw	r2, #5264	; 0x1490
 8003012:	4293      	cmp	r3, r2
 8003014:	f47f ae6d 	bne.w	8002cf2 <RI_GetRegCommandParser+0x1be>
              *regdataU16 = (uint16_t)PID_GetKIDivisorPOW2(pPIDSpeed[motorID]);
 8003018:	4b9a      	ldr	r3, [pc, #616]	; (8003284 <RI_GetRegCommandParser+0x750>)
 800301a:	e77a      	b.n	8002f12 <RI_GetRegCommandParser+0x3de>
 800301c:	2bd0      	cmp	r3, #208	; 0xd0
 800301e:	f000 81cd 	beq.w	80033bc <RI_GetRegCommandParser+0x888>
 8003022:	f5b3 7f88 	cmp.w	r3, #272	; 0x110
 8003026:	d101      	bne.n	800302c <RI_GetRegCommandParser+0x4f8>
          *regdata16 = PID_GetKD(pPIDSpeed[motorID]);
 8003028:	4b96      	ldr	r3, [pc, #600]	; (8003284 <RI_GetRegCommandParser+0x750>)
 800302a:	e7a2      	b.n	8002f72 <RI_GetRegCommandParser+0x43e>
 800302c:	2b90      	cmp	r3, #144	; 0x90
 800302e:	f47f ae60 	bne.w	8002cf2 <RI_GetRegCommandParser+0x1be>
          *regdata16 = PID_GetKP(pPIDSpeed[motorID]);
 8003032:	4b94      	ldr	r3, [pc, #592]	; (8003284 <RI_GetRegCommandParser+0x750>)
          *regdata16 = PID_GetKP(pPIDId[motorID]);
 8003034:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8003038:	f004 fec4 	bl	8007dc4 <PID_GetKP>
         break;
 800303c:	2402      	movs	r4, #2
          *regdata16 = PID_GetKP(pPIDId[motorID]);
 800303e:	8038      	strh	r0, [r7, #0]
        *size = 2;
 8003040:	4623      	mov	r3, r4
         break;
 8003042:	e5f3      	b.n	8002c2c <RI_GetRegCommandParser+0xf8>
    retVal = MCP_ERROR_STRING_FORMAT;
 8003044:	2006      	movs	r0, #6
 8003046:	e5ae      	b.n	8002ba6 <RI_GetRegCommandParser+0x72>
        retVal = RI_MovString (PWR_BOARD_NAME[motorID] ,charData, size, freeSpace);
 8003048:	4b8f      	ldr	r3, [pc, #572]	; (8003288 <RI_GetRegCommandParser+0x754>)
 800304a:	f853 4021 	ldr.w	r4, [r3, r1, lsl #2]
  while ((*srcString != 0) && (*size < maxSize) )
 800304e:	7821      	ldrb	r1, [r4, #0]
 8003050:	2900      	cmp	r1, #0
 8003052:	d040      	beq.n	80030d6 <RI_GetRegCommandParser+0x5a2>
 8003054:	2d01      	cmp	r5, #1
 8003056:	ddf5      	ble.n	8003044 <RI_GetRegCommandParser+0x510>
 8003058:	4638      	mov	r0, r7
 800305a:	f1c7 0201 	rsb	r2, r7, #1
 800305e:	e001      	b.n	8003064 <RI_GetRegCommandParser+0x530>
 8003060:	42ab      	cmp	r3, r5
 8003062:	daef      	bge.n	8003044 <RI_GetRegCommandParser+0x510>
    *destString = *srcString ;
 8003064:	f800 1b01 	strb.w	r1, [r0], #1
  while ((*srcString != 0) && (*size < maxSize) )
 8003068:	f814 1f01 	ldrb.w	r1, [r4, #1]!
 800306c:	1883      	adds	r3, r0, r2
 800306e:	b29b      	uxth	r3, r3
 8003070:	2900      	cmp	r1, #0
 8003072:	d1f5      	bne.n	8003060 <RI_GetRegCommandParser+0x52c>
 8003074:	e5d7      	b.n	8002c26 <RI_GetRegCommandParser+0xf2>
 8003076:	4c85      	ldr	r4, [pc, #532]	; (800328c <RI_GetRegCommandParser+0x758>)
 8003078:	7821      	ldrb	r1, [r4, #0]
 800307a:	b361      	cbz	r1, 80030d6 <RI_GetRegCommandParser+0x5a2>
 800307c:	2d01      	cmp	r5, #1
 800307e:	dde1      	ble.n	8003044 <RI_GetRegCommandParser+0x510>
 8003080:	4638      	mov	r0, r7
 8003082:	f1c7 0201 	rsb	r2, r7, #1
 8003086:	e001      	b.n	800308c <RI_GetRegCommandParser+0x558>
 8003088:	42ab      	cmp	r3, r5
 800308a:	dadb      	bge.n	8003044 <RI_GetRegCommandParser+0x510>
    *destString = *srcString ;
 800308c:	f800 1b01 	strb.w	r1, [r0], #1
  while ((*srcString != 0) && (*size < maxSize) )
 8003090:	f814 1f01 	ldrb.w	r1, [r4, #1]!
 8003094:	1883      	adds	r3, r0, r2
 8003096:	b29b      	uxth	r3, r3
 8003098:	2900      	cmp	r1, #0
 800309a:	d1f5      	bne.n	8003088 <RI_GetRegCommandParser+0x554>
 800309c:	e5c3      	b.n	8002c26 <RI_GetRegCommandParser+0xf2>
          *data = STM_GetState(&STM[motorID]);
 800309e:	487c      	ldr	r0, [pc, #496]	; (8003290 <RI_GetRegCommandParser+0x75c>)
 80030a0:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 80030a4:	eb00 0041 	add.w	r0, r0, r1, lsl #1
 80030a8:	f006 f91c 	bl	80092e4 <STM_GetState>
 80030ac:	2401      	movs	r4, #1
 80030ae:	7038      	strb	r0, [r7, #0]
        *size = 1;
 80030b0:	4623      	mov	r3, r4
 80030b2:	e5bb      	b.n	8002c2c <RI_GetRegCommandParser+0xf8>
          *data = (RevUpControl[motorID] != MC_NULL ) ? RUC_GetNumberOfPhases(RevUpControl[motorID])
 80030b4:	4b77      	ldr	r3, [pc, #476]	; (8003294 <RI_GetRegCommandParser+0x760>)
 80030b6:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
 80030ba:	b108      	cbz	r0, 80030c0 <RI_GetRegCommandParser+0x58c>
 80030bc:	f006 fdb6 	bl	8009c2c <RUC_GetNumberOfPhases>
          break;
 80030c0:	2401      	movs	r4, #1
          *data = (RevUpControl[motorID] != MC_NULL ) ? RUC_GetNumberOfPhases(RevUpControl[motorID])
 80030c2:	7038      	strb	r0, [r7, #0]
        *size = 1;
 80030c4:	4623      	mov	r3, r4
          break;
 80030c6:	e5b1      	b.n	8002c2c <RI_GetRegCommandParser+0xf8>
          *data =  MCI_GetControlMode(pMCI);
 80030c8:	4658      	mov	r0, fp
 80030ca:	f7fe f9d9 	bl	8001480 <MCI_GetControlMode>
          break;
 80030ce:	2401      	movs	r4, #1
          *data =  MCI_GetControlMode(pMCI);
 80030d0:	7038      	strb	r0, [r7, #0]
        *size = 1;
 80030d2:	4623      	mov	r3, r4
          break;
 80030d4:	e5aa      	b.n	8002c2c <RI_GetRegCommandParser+0xf8>
  while ((*srcString != 0) && (*size < maxSize) )
 80030d6:	2401      	movs	r4, #1
  *size= 1 ; /* /0 is the min String size */
 80030d8:	4623      	mov	r3, r4
  while ((*srcString != 0) && (*size < maxSize) )
 80030da:	4638      	mov	r0, r7
 80030dc:	e5a4      	b.n	8002c28 <RI_GetRegCommandParser+0xf4>
          *rpm = (int32_t)((MCI_GetLastRampFinalSpeed(pMCI) * _RPM)/SPEED_UNIT) ;
 80030de:	4658      	mov	r0, fp
 80030e0:	f7fe f9f2 	bl	80014c8 <MCI_GetLastRampFinalSpeed>
 80030e4:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 80030e8:	0040      	lsls	r0, r0, #1
 80030ea:	f8c7 0002 	str.w	r0, [r7, #2]
          *duration = MCI_GetLastRampFinalDuration(pMCI) ;
 80030ee:	4658      	mov	r0, fp
 80030f0:	f7fe f9f2 	bl	80014d8 <MCI_GetLastRampFinalDuration>
          *rawSize = 6;
 80030f4:	2408      	movs	r4, #8
 80030f6:	2306      	movs	r3, #6
 80030f8:	803b      	strh	r3, [r7, #0]
          *duration = MCI_GetLastRampFinalDuration(pMCI) ;
 80030fa:	80f8      	strh	r0, [r7, #6]
      *size = (*rawSize)+2;
 80030fc:	4623      	mov	r3, r4
 80030fe:	e595      	b.n	8002c2c <RI_GetRegCommandParser+0xf8>
        *rawSize = sizeof(ApplicationConfig_reg_t);
 8003100:	230e      	movs	r3, #14
        if ((*rawSize) +2  > freeSpace)
 8003102:	2d0f      	cmp	r5, #15
        *rawSize = sizeof(ApplicationConfig_reg_t);
 8003104:	803b      	strh	r3, [r7, #0]
        if ((*rawSize) +2  > freeSpace)
 8003106:	f77f ad69 	ble.w	8002bdc <RI_GetRegCommandParser+0xa8>
          memcpy(rawData, ApplicationConfig_reg[motorID], sizeof(ApplicationConfig_reg_t));
 800310a:	4b63      	ldr	r3, [pc, #396]	; (8003298 <RI_GetRegCommandParser+0x764>)
 800310c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8003110:	689c      	ldr	r4, [r3, #8]
 8003112:	6818      	ldr	r0, [r3, #0]
 8003114:	6859      	ldr	r1, [r3, #4]
 8003116:	6051      	str	r1, [r2, #4]
 8003118:	6094      	str	r4, [r2, #8]
 800311a:	6010      	str	r0, [r2, #0]
 800311c:	899b      	ldrh	r3, [r3, #12]
 800311e:	8193      	strh	r3, [r2, #12]
 8003120:	2410      	movs	r4, #16
      *size = (*rawSize)+2;
 8003122:	4623      	mov	r3, r4
 8003124:	e582      	b.n	8002c2c <RI_GetRegCommandParser+0xf8>
        *rawSize = RUC_MAX_PHASE_NUMBER*8;
 8003126:	2328      	movs	r3, #40	; 0x28
        if ((*rawSize) +2  > freeSpace)
 8003128:	2d29      	cmp	r5, #41	; 0x29
        *rawSize = RUC_MAX_PHASE_NUMBER*8;
 800312a:	803b      	strh	r3, [r7, #0]
        if ((*rawSize) +2  > freeSpace)
 800312c:	f77f ad56 	ble.w	8002bdc <RI_GetRegCommandParser+0xa8>
 8003130:	f04f 0b00 	mov.w	fp, #0
 8003134:	9501      	str	r5, [sp, #4]
 8003136:	463c      	mov	r4, r7
 8003138:	465d      	mov	r5, fp
 800313a:	468b      	mov	fp, r1
            RUC_GetPhase( RevUpControl[motorID] ,i, &revUpPhase);
 800313c:	4b55      	ldr	r3, [pc, #340]	; (8003294 <RI_GetRegCommandParser+0x760>)
 800313e:	b2e9      	uxtb	r1, r5
 8003140:	aa15      	add	r2, sp, #84	; 0x54
 8003142:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8003146:	f006 fd75 	bl	8009c34 <RUC_GetPhase>
            *rpm = (revUpPhase.hFinalMecSpeedUnit * _RPM) / SPEED_UNIT;
 800314a:	f9bd 2056 	ldrsh.w	r2, [sp, #86]	; 0x56
            *finalTorque = revUpPhase.hFinalTorque;
 800314e:	f8bd 1058 	ldrh.w	r1, [sp, #88]	; 0x58
 8003152:	80e1      	strh	r1, [r4, #6]
            *rpm = (revUpPhase.hFinalMecSpeedUnit * _RPM) / SPEED_UNIT;
 8003154:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8003158:	3501      	adds	r5, #1
            *durationms  = revUpPhase.hDurationms;
 800315a:	f8bd 1054 	ldrh.w	r1, [sp, #84]	; 0x54
            *rpm = (revUpPhase.hFinalMecSpeedUnit * _RPM) / SPEED_UNIT;
 800315e:	0052      	lsls	r2, r2, #1
          for (i = 0; i <RUC_MAX_PHASE_NUMBER; i++){
 8003160:	2d05      	cmp	r5, #5
            *rpm = (revUpPhase.hFinalMecSpeedUnit * _RPM) / SPEED_UNIT;
 8003162:	f8c4 2002 	str.w	r2, [r4, #2]
            *durationms  = revUpPhase.hDurationms;
 8003166:	f824 1f08 	strh.w	r1, [r4, #8]!
          for (i = 0; i <RUC_MAX_PHASE_NUMBER; i++){
 800316a:	d1e7      	bne.n	800313c <RI_GetRegCommandParser+0x608>
      *size = (*rawSize)+2;
 800316c:	883b      	ldrh	r3, [r7, #0]
 800316e:	9d01      	ldr	r5, [sp, #4]
 8003170:	3302      	adds	r3, #2
 8003172:	b29b      	uxth	r3, r3
    break;
 8003174:	461c      	mov	r4, r3
 8003176:	e559      	b.n	8002c2c <RI_GetRegCommandParser+0xf8>
        *rawSize = sizeof(GlobalConfig_reg_t);
 8003178:	230a      	movs	r3, #10
        if ((*rawSize) +2  > freeSpace)
 800317a:	2d0b      	cmp	r5, #11
        *rawSize = sizeof(GlobalConfig_reg_t);
 800317c:	803b      	strh	r3, [r7, #0]
        if ((*rawSize) +2  > freeSpace)
 800317e:	f77f ad2d 	ble.w	8002bdc <RI_GetRegCommandParser+0xa8>
          memcpy(rawData, &globalConfig_reg, sizeof(GlobalConfig_reg_t) );
 8003182:	4b46      	ldr	r3, [pc, #280]	; (800329c <RI_GetRegCommandParser+0x768>)
 8003184:	240c      	movs	r4, #12
 8003186:	6818      	ldr	r0, [r3, #0]
 8003188:	6859      	ldr	r1, [r3, #4]
 800318a:	891b      	ldrh	r3, [r3, #8]
 800318c:	8113      	strh	r3, [r2, #8]
 800318e:	6010      	str	r0, [r2, #0]
 8003190:	6051      	str	r1, [r2, #4]
      *size = (*rawSize)+2;
 8003192:	4623      	mov	r3, r4
 8003194:	e54a      	b.n	8002c2c <RI_GetRegCommandParser+0xf8>
          *regdataU32 = STM_GetFaultState(&STM[motorID]);
 8003196:	483e      	ldr	r0, [pc, #248]	; (8003290 <RI_GetRegCommandParser+0x75c>)
 8003198:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 800319c:	eb00 0041 	add.w	r0, r0, r1, lsl #1
 80031a0:	f006 f8ae 	bl	8009300 <STM_GetFaultState>
 80031a4:	2404      	movs	r4, #4
 80031a6:	6038      	str	r0, [r7, #0]
        *size = 4;
 80031a8:	4623      	mov	r3, r4
 80031aa:	e53f      	b.n	8002c2c <RI_GetRegCommandParser+0xf8>
          *regdata32 = (((int32_t)MCI_GetMecSpeedRefUnit(pMCI)*_RPM)/SPEED_UNIT);
 80031ac:	4658      	mov	r0, fp
 80031ae:	f7fe f9a1 	bl	80014f4 <MCI_GetMecSpeedRefUnit>
 80031b2:	e5be      	b.n	8002d32 <RI_GetRegCommandParser+0x1fe>
          *regdata32 = STO_PLL_GetEstimatedBemfLevel(stoPLLSensor[motorID]);
 80031b4:	4b3a      	ldr	r3, [pc, #232]	; (80032a0 <RI_GetRegCommandParser+0x76c>)
 80031b6:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
 80031ba:	f006 fff1 	bl	800a1a0 <STO_PLL_GetEstimatedBemfLevel>
 80031be:	2404      	movs	r4, #4
 80031c0:	6038      	str	r0, [r7, #0]
        *size = 4;
 80031c2:	4623      	mov	r3, r4
 80031c4:	e532      	b.n	8002c2c <RI_GetRegCommandParser+0xf8>
          memcpy(rawData, MotorConfig_reg[motorID], sizeof(MotorConfig_reg_t) );
 80031c6:	4b37      	ldr	r3, [pc, #220]	; (80032a4 <RI_GetRegCommandParser+0x770>)
 80031c8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80031cc:	f103 0e30 	add.w	lr, r3, #48	; 0x30
 80031d0:	681c      	ldr	r4, [r3, #0]
 80031d2:	6858      	ldr	r0, [r3, #4]
 80031d4:	6899      	ldr	r1, [r3, #8]
 80031d6:	f8d3 c00c 	ldr.w	ip, [r3, #12]
 80031da:	f8c2 c00c 	str.w	ip, [r2, #12]
 80031de:	3310      	adds	r3, #16
 80031e0:	4573      	cmp	r3, lr
 80031e2:	6014      	str	r4, [r2, #0]
 80031e4:	6050      	str	r0, [r2, #4]
 80031e6:	6091      	str	r1, [r2, #8]
 80031e8:	f102 0210 	add.w	r2, r2, #16
 80031ec:	d1f0      	bne.n	80031d0 <RI_GetRegCommandParser+0x69c>
 80031ee:	6818      	ldr	r0, [r3, #0]
 80031f0:	6859      	ldr	r1, [r3, #4]
 80031f2:	689b      	ldr	r3, [r3, #8]
 80031f4:	6093      	str	r3, [r2, #8]
 80031f6:	243e      	movs	r4, #62	; 0x3e
 80031f8:	6010      	str	r0, [r2, #0]
 80031fa:	6051      	str	r1, [r2, #4]
      *size = (*rawSize)+2;
 80031fc:	4623      	mov	r3, r4
 80031fe:	e515      	b.n	8002c2c <RI_GetRegCommandParser+0xf8>
  uint8_t retVal = MCP_CMD_NOK;
 8003200:	2001      	movs	r0, #1
 8003202:	e4d0      	b.n	8002ba6 <RI_GetRegCommandParser+0x72>
          *regdata16 = MPM_GetAvrgElMotorPowerW((MotorPowMeas_Handle_t *)pMPM[motorID]);
 8003204:	4b28      	ldr	r3, [pc, #160]	; (80032a8 <RI_GetRegCommandParser+0x774>)
 8003206:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
 800320a:	f004 fd8b 	bl	8007d24 <MPM_GetAvrgElMotorPowerW>
         break;
 800320e:	2402      	movs	r4, #2
          *regdata16 = MPM_GetAvrgElMotorPowerW((MotorPowMeas_Handle_t *)pMPM[motorID]);
 8003210:	8038      	strh	r0, [r7, #0]
        *size = 2;
 8003212:	4623      	mov	r3, r4
         break;
 8003214:	e50a      	b.n	8002c2c <RI_GetRegCommandParser+0xf8>
              *regdataU16 = (uint16_t)PID_GetKPDivisorPOW2(pPIDSpeed[motorID]);
 8003216:	4b1b      	ldr	r3, [pc, #108]	; (8003284 <RI_GetRegCommandParser+0x750>)
              *regdataU16 = PID_GetKPDivisorPOW2(pPIDId[motorID]);
 8003218:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800321c:	f004 fddc 	bl	8007dd8 <PID_GetKPDivisorPOW2>
 8003220:	2402      	movs	r4, #2
 8003222:	8038      	strh	r0, [r7, #0]
        *size = 2;
 8003224:	4623      	mov	r3, r4
 8003226:	e501      	b.n	8002c2c <RI_GetRegCommandParser+0xf8>
          *regdata16 = PID_GetKI(pPIDIq[motorID]);
 8003228:	4b15      	ldr	r3, [pc, #84]	; (8003280 <RI_GetRegCommandParser+0x74c>)
          *regdata16 = PID_GetKI(pPIDId[motorID]);
 800322a:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800322e:	f004 fdcd 	bl	8007dcc <PID_GetKI>
         break;
 8003232:	2402      	movs	r4, #2
          *regdata16 = PID_GetKI(pPIDId[motorID]);
 8003234:	8038      	strh	r0, [r7, #0]
        *size = 2;
 8003236:	4623      	mov	r3, r4
         break;
 8003238:	e4f8      	b.n	8002c2c <RI_GetRegCommandParser+0xf8>
          *regdata16 = PID_GetKP(pPIDIq[motorID]);
 800323a:	4b11      	ldr	r3, [pc, #68]	; (8003280 <RI_GetRegCommandParser+0x74c>)
 800323c:	e6fa      	b.n	8003034 <RI_GetRegCommandParser+0x500>
         *regdataU16 = VBS_GetAvBusVoltage_V(BusVoltageSensor[motorID]);
 800323e:	4b1b      	ldr	r3, [pc, #108]	; (80032ac <RI_GetRegCommandParser+0x778>)
 8003240:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
 8003244:	f004 face 	bl	80077e4 <VBS_GetAvBusVoltage_V>
         break;
 8003248:	2402      	movs	r4, #2
         *regdataU16 = VBS_GetAvBusVoltage_V(BusVoltageSensor[motorID]);
 800324a:	8038      	strh	r0, [r7, #0]
        *size = 2;
 800324c:	4623      	mov	r3, r4
         break;
 800324e:	e4ed      	b.n	8002c2c <RI_GetRegCommandParser+0xf8>
          *regdata16 = MCI_GetVqd(pMCI).d;
 8003250:	4658      	mov	r0, fp
 8003252:	f7fe f98b 	bl	800156c <MCI_GetVqd>
         break;
 8003256:	2402      	movs	r4, #2
          *regdata16 = MCI_GetVqd(pMCI).d;
 8003258:	f3c0 430f 	ubfx	r3, r0, #16, #16
 800325c:	900b      	str	r0, [sp, #44]	; 0x2c
 800325e:	803b      	strh	r3, [r7, #0]
        *size = 2;
 8003260:	4623      	mov	r3, r4
         break;
 8003262:	e4e3      	b.n	8002c2c <RI_GetRegCommandParser+0xf8>
            *regdata16 = SPD_GetS16Speed((SpeednPosFdbk_Handle_t*) stoPLLSensor[motorID]);
 8003264:	4b0e      	ldr	r3, [pc, #56]	; (80032a0 <RI_GetRegCommandParser+0x76c>)
 8003266:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
 800326a:	f005 fecd 	bl	8009008 <SPD_GetS16Speed>
          break;
 800326e:	2402      	movs	r4, #2
            *regdata16 = SPD_GetS16Speed((SpeednPosFdbk_Handle_t*) stoPLLSensor[motorID]);
 8003270:	8038      	strh	r0, [r7, #0]
        *size = 2;
 8003272:	4623      	mov	r3, r4
          break;
 8003274:	e4da      	b.n	8002c2c <RI_GetRegCommandParser+0xf8>
 8003276:	bf00      	nop
 8003278:	20000568 	.word	0x20000568
 800327c:	20000694 	.word	0x20000694
 8003280:	2000056c 	.word	0x2000056c
 8003284:	2000064c 	.word	0x2000064c
 8003288:	20000584 	.word	0x20000584
 800328c:	0800a384 	.word	0x0800a384
 8003290:	20000a30 	.word	0x20000a30
 8003294:	20000648 	.word	0x20000648
 8003298:	20000578 	.word	0x20000578
 800329c:	0800a408 	.word	0x0800a408
 80032a0:	20000650 	.word	0x20000650
 80032a4:	20000580 	.word	0x20000580
 80032a8:	20000564 	.word	0x20000564
 80032ac:	20000644 	.word	0x20000644
            *regdata16 = STO_PLL_GetEstimatedBemf(stoPLLSensor[motorID]).beta;
 80032b0:	4b53      	ldr	r3, [pc, #332]	; (8003400 <RI_GetRegCommandParser+0x8cc>)
 80032b2:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
 80032b6:	f006 ff3d 	bl	800a134 <STO_PLL_GetEstimatedBemf>
          break;
 80032ba:	2402      	movs	r4, #2
            *regdata16 = STO_PLL_GetEstimatedBemf(stoPLLSensor[motorID]).beta;
 80032bc:	f3c0 430f 	ubfx	r3, r0, #16, #16
 80032c0:	9005      	str	r0, [sp, #20]
 80032c2:	803b      	strh	r3, [r7, #0]
        *size = 2;
 80032c4:	4623      	mov	r3, r4
          break;
 80032c6:	e4b1      	b.n	8002c2c <RI_GetRegCommandParser+0xf8>
            *regdata16 = STO_PLL_GetEstimatedCurrent(stoPLLSensor[motorID]).beta;
 80032c8:	4b4d      	ldr	r3, [pc, #308]	; (8003400 <RI_GetRegCommandParser+0x8cc>)
 80032ca:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
 80032ce:	f006 ff3d 	bl	800a14c <STO_PLL_GetEstimatedCurrent>
         break;
 80032d2:	2402      	movs	r4, #2
            *regdata16 = STO_PLL_GetEstimatedCurrent(stoPLLSensor[motorID]).beta;
 80032d4:	f3c0 430f 	ubfx	r3, r0, #16, #16
 80032d8:	9007      	str	r0, [sp, #28]
 80032da:	803b      	strh	r3, [r7, #0]
        *size = 2;
 80032dc:	4623      	mov	r3, r4
         break;
 80032de:	e4a5      	b.n	8002c2c <RI_GetRegCommandParser+0xf8>
            *regdata16 = SPD_GetElAngle( (SpeednPosFdbk_Handle_t*) stoPLLSensor[motorID]);
 80032e0:	4b47      	ldr	r3, [pc, #284]	; (8003400 <RI_GetRegCommandParser+0x8cc>)
 80032e2:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
 80032e6:	f005 fe57 	bl	8008f98 <SPD_GetElAngle>
         break;
 80032ea:	2402      	movs	r4, #2
            *regdata16 = SPD_GetElAngle( (SpeednPosFdbk_Handle_t*) stoPLLSensor[motorID]);
 80032ec:	8038      	strh	r0, [r7, #0]
        *size = 2;
 80032ee:	4623      	mov	r3, r4
         break;
 80032f0:	e49c      	b.n	8002c2c <RI_GetRegCommandParser+0xf8>
              *regdataU16 = PID_GetKIDivisorPOW2(&stoPLLSensor[motorID]->PIRegulator);
 80032f2:	4b43      	ldr	r3, [pc, #268]	; (8003400 <RI_GetRegCommandParser+0x8cc>)
 80032f4:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
 80032f8:	3034      	adds	r0, #52	; 0x34
 80032fa:	f004 fd79 	bl	8007df0 <PID_GetKIDivisorPOW2>
 80032fe:	2402      	movs	r4, #2
 8003300:	8038      	strh	r0, [r7, #0]
        *size = 2;
 8003302:	4623      	mov	r3, r4
 8003304:	e492      	b.n	8002c2c <RI_GetRegCommandParser+0xf8>
              *regdataU16 = PID_GetKDDivisorPOW2(pPIDIq[motorID]);
 8003306:	4b3f      	ldr	r3, [pc, #252]	; (8003404 <RI_GetRegCommandParser+0x8d0>)
              *regdataU16 = PID_GetKDDivisorPOW2(pPIDId[motorID]);
 8003308:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800330c:	f004 fd92 	bl	8007e34 <PID_GetKDDivisorPOW2>
 8003310:	2402      	movs	r4, #2
 8003312:	8038      	strh	r0, [r7, #0]
        *size = 2;
 8003314:	4623      	mov	r3, r4
 8003316:	e489      	b.n	8002c2c <RI_GetRegCommandParser+0xf8>
              *regdataU16 = PID_GetKDDivisorPOW2(pPIDId[motorID]);
 8003318:	4b3b      	ldr	r3, [pc, #236]	; (8003408 <RI_GetRegCommandParser+0x8d4>)
 800331a:	e7f5      	b.n	8003308 <RI_GetRegCommandParser+0x7d4>
          *regdata16 = PID_GetKI(pPIDId[motorID]);
 800331c:	4b3a      	ldr	r3, [pc, #232]	; (8003408 <RI_GetRegCommandParser+0x8d4>)
 800331e:	e784      	b.n	800322a <RI_GetRegCommandParser+0x6f6>
          *regdata16 = DAC_GetChannelConfig(&DAC_Handle , DAC_CH1);
 8003320:	2100      	movs	r1, #0
 8003322:	e63c      	b.n	8002f9e <RI_GetRegCommandParser+0x46a>
            *regdata16 = PID_GetKP (&stoPLLSensor[motorID]->PIRegulator);
 8003324:	4b36      	ldr	r3, [pc, #216]	; (8003400 <RI_GetRegCommandParser+0x8cc>)
 8003326:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
 800332a:	3034      	adds	r0, #52	; 0x34
 800332c:	f004 fd4a 	bl	8007dc4 <PID_GetKP>
 8003330:	2402      	movs	r4, #2
 8003332:	8038      	strh	r0, [r7, #0]
        *size = 2;
 8003334:	4623      	mov	r3, r4
 8003336:	e479      	b.n	8002c2c <RI_GetRegCommandParser+0xf8>
          *regdata16 = MCI_GetIalphabeta(pMCI).beta;
 8003338:	4658      	mov	r0, fp
 800333a:	f7fe f8ed 	bl	8001518 <MCI_GetIalphabeta>
         break;
 800333e:	2402      	movs	r4, #2
          *regdata16 = MCI_GetIalphabeta(pMCI).beta;
 8003340:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8003344:	9011      	str	r0, [sp, #68]	; 0x44
 8003346:	803b      	strh	r3, [r7, #0]
        *size = 2;
 8003348:	4623      	mov	r3, r4
         break;
 800334a:	e46f      	b.n	8002c2c <RI_GetRegCommandParser+0xf8>
          *regdata16 = MCI_GetIab(pMCI).a;
 800334c:	4658      	mov	r0, fp
 800334e:	f7fe f8d5 	bl	80014fc <MCI_GetIab>
         break;
 8003352:	2402      	movs	r4, #2
          *regdata16 = MCI_GetIab(pMCI).a;
 8003354:	9014      	str	r0, [sp, #80]	; 0x50
        *size = 2;
 8003356:	4623      	mov	r3, r4
          *regdata16 = MCI_GetIab(pMCI).a;
 8003358:	8038      	strh	r0, [r7, #0]
         break;
 800335a:	e467      	b.n	8002c2c <RI_GetRegCommandParser+0xf8>
              *regdataU16 = PID_GetKDDivisorPOW2(pPIDSpeed[motorID]);
 800335c:	4b2b      	ldr	r3, [pc, #172]	; (800340c <RI_GetRegCommandParser+0x8d8>)
 800335e:	e7d3      	b.n	8003308 <RI_GetRegCommandParser+0x7d4>
          *regdata16 = MCI_GetIab(pMCI).b;
 8003360:	4658      	mov	r0, fp
 8003362:	f7fe f8cb 	bl	80014fc <MCI_GetIab>
         break;
 8003366:	2402      	movs	r4, #2
          *regdata16 = MCI_GetIab(pMCI).b;
 8003368:	f3c0 430f 	ubfx	r3, r0, #16, #16
 800336c:	9013      	str	r0, [sp, #76]	; 0x4c
 800336e:	803b      	strh	r3, [r7, #0]
        *size = 2;
 8003370:	4623      	mov	r3, r4
         break;
 8003372:	e45b      	b.n	8002c2c <RI_GetRegCommandParser+0xf8>
          *regdata16 = MCI_GetValphabeta(pMCI).alpha;
 8003374:	4658      	mov	r0, fp
 8003376:	f7fe f907 	bl	8001588 <MCI_GetValphabeta>
         break;
 800337a:	2402      	movs	r4, #2
          *regdata16 = MCI_GetValphabeta(pMCI).alpha;
 800337c:	900a      	str	r0, [sp, #40]	; 0x28
        *size = 2;
 800337e:	4623      	mov	r3, r4
          *regdata16 = MCI_GetValphabeta(pMCI).alpha;
 8003380:	8038      	strh	r0, [r7, #0]
         break;
 8003382:	e453      	b.n	8002c2c <RI_GetRegCommandParser+0xf8>
          *regdata16 = MCI_GetIqd(pMCI).q;
 8003384:	4658      	mov	r0, fp
 8003386:	f7fe f8d5 	bl	8001534 <MCI_GetIqd>
         break;
 800338a:	2402      	movs	r4, #2
          *regdata16 = MCI_GetIqd(pMCI).q;
 800338c:	9010      	str	r0, [sp, #64]	; 0x40
        *size = 2;
 800338e:	4623      	mov	r3, r4
          *regdata16 = MCI_GetIqd(pMCI).q;
 8003390:	8038      	strh	r0, [r7, #0]
         break;
 8003392:	e44b      	b.n	8002c2c <RI_GetRegCommandParser+0xf8>
              *regdataU16 = PID_GetKPDivisorPOW2(pPIDIq[motorID]);
 8003394:	4b1b      	ldr	r3, [pc, #108]	; (8003404 <RI_GetRegCommandParser+0x8d0>)
 8003396:	e73f      	b.n	8003218 <RI_GetRegCommandParser+0x6e4>
          *regdata16 = MCI_GetIqdref(pMCI).d;
 8003398:	4658      	mov	r0, fp
 800339a:	f7fe f8d9 	bl	8001550 <MCI_GetIqdref>
         break;
 800339e:	2402      	movs	r4, #2
          *regdata16 = MCI_GetIqdref(pMCI).d;
 80033a0:	f3c0 430f 	ubfx	r3, r0, #16, #16
 80033a4:	900d      	str	r0, [sp, #52]	; 0x34
 80033a6:	803b      	strh	r3, [r7, #0]
        *size = 2;
 80033a8:	4623      	mov	r3, r4
         break;
 80033aa:	e43f      	b.n	8002c2c <RI_GetRegCommandParser+0xf8>
          *regdata16 = MCI_GetIqdref(pMCI).q;
 80033ac:	4658      	mov	r0, fp
 80033ae:	f7fe f8cf 	bl	8001550 <MCI_GetIqdref>
         break;
 80033b2:	2402      	movs	r4, #2
          *regdata16 = MCI_GetIqdref(pMCI).q;
 80033b4:	900e      	str	r0, [sp, #56]	; 0x38
        *size = 2;
 80033b6:	4623      	mov	r3, r4
          *regdata16 = MCI_GetIqdref(pMCI).q;
 80033b8:	8038      	strh	r0, [r7, #0]
         break;
 80033ba:	e437      	b.n	8002c2c <RI_GetRegCommandParser+0xf8>
          *regdata16 = PID_GetKI(pPIDSpeed[motorID]);
 80033bc:	4b13      	ldr	r3, [pc, #76]	; (800340c <RI_GetRegCommandParser+0x8d8>)
 80033be:	e734      	b.n	800322a <RI_GetRegCommandParser+0x6f6>
            STO_PLL_GetObserverGains(stoPLLSensor[motorID],&hC1,&hC2);
 80033c0:	4b0f      	ldr	r3, [pc, #60]	; (8003400 <RI_GetRegCommandParser+0x8cc>)
 80033c2:	aa15      	add	r2, sp, #84	; 0x54
 80033c4:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
 80033c8:	f10d 010a 	add.w	r1, sp, #10
 80033cc:	f006 fed2 	bl	800a174 <STO_PLL_GetObserverGains>
            *regdata16 = hC2;
 80033d0:	2402      	movs	r4, #2
 80033d2:	f9bd 3054 	ldrsh.w	r3, [sp, #84]	; 0x54
 80033d6:	803b      	strh	r3, [r7, #0]
        *size = 2;
 80033d8:	4623      	mov	r3, r4
 80033da:	e427      	b.n	8002c2c <RI_GetRegCommandParser+0xf8>
            STO_PLL_GetObserverGains(stoPLLSensor[motorID],&hC1,&hC2);
 80033dc:	4b08      	ldr	r3, [pc, #32]	; (8003400 <RI_GetRegCommandParser+0x8cc>)
 80033de:	aa15      	add	r2, sp, #84	; 0x54
 80033e0:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
 80033e4:	f10d 010a 	add.w	r1, sp, #10
 80033e8:	f006 fec4 	bl	800a174 <STO_PLL_GetObserverGains>
        break;
 80033ec:	2402      	movs	r4, #2
            *regdata16 = hC1;
 80033ee:	f9bd 300a 	ldrsh.w	r3, [sp, #10]
 80033f2:	803b      	strh	r3, [r7, #0]
        *size = 2;
 80033f4:	4623      	mov	r3, r4
        break;
 80033f6:	e419      	b.n	8002c2c <RI_GetRegCommandParser+0xf8>
          *regdata16 = PID_GetKP(pPIDId[motorID]);
 80033f8:	4b03      	ldr	r3, [pc, #12]	; (8003408 <RI_GetRegCommandParser+0x8d4>)
 80033fa:	e61b      	b.n	8003034 <RI_GetRegCommandParser+0x500>
              *regdataU16 = PID_GetKPDivisorPOW2(pPIDId[motorID]);
 80033fc:	4b02      	ldr	r3, [pc, #8]	; (8003408 <RI_GetRegCommandParser+0x8d4>)
 80033fe:	e70b      	b.n	8003218 <RI_GetRegCommandParser+0x6e4>
 8003400:	20000650 	.word	0x20000650
 8003404:	2000056c 	.word	0x2000056c
 8003408:	20000568 	.word	0x20000568
 800340c:	2000064c 	.word	0x2000064c

08003410 <RI_GetIDSize>:
return retVal;
}

uint8_t RI_GetIDSize (uint16_t dataID)
{
  uint8_t typeID = dataID & TYPE_MASK;
 8003410:	f000 0038 	and.w	r0, r0, #56	; 0x38
 8003414:	3808      	subs	r0, #8
 8003416:	b2c0      	uxtb	r0, r0
 8003418:	2810      	cmp	r0, #16
 800341a:	bf9a      	itte	ls
 800341c:	4b01      	ldrls	r3, [pc, #4]	; (8003424 <RI_GetIDSize+0x14>)
 800341e:	5c18      	ldrbls	r0, [r3, r0]
 8003420:	2000      	movhi	r0, #0
    default:
      result=0;
      break;
  }
  return result;
}
 8003422:	4770      	bx	lr
 8003424:	0800a54c 	.word	0x0800a54c

08003428 <RI_GetPtrReg>:
  uint16_t regID = dataID & REG_MASK;
  uint8_t retVal = MCP_CMD_OK;

  MCI_Handle_t * pMCI = &Mci[motorID];

  switch (typeID)
 8003428:	f000 0238 	and.w	r2, r0, #56	; 0x38
 800342c:	2a10      	cmp	r2, #16
  uint8_t typeID = dataID & TYPE_MASK;
 800342e:	b2c3      	uxtb	r3, r0
  switch (typeID)
 8003430:	d003      	beq.n	800343a <RI_GetPtrReg+0x12>
      break;
      case MC_REG_STOPLL_BEMF_BETA:
        *dataPtr = &(stoPLLSensor[motorID]->hBemf_beta_est);
      break;
      default:
        *dataPtr = &nullData16;
 8003432:	4b6c      	ldr	r3, [pc, #432]	; (80035e4 <RI_GetPtrReg+0x1bc>)
 8003434:	600b      	str	r3, [r1, #0]
        retVal = MCP_ERROR_UNKNOWN_REG;
 8003436:	2005      	movs	r0, #5
      *dataPtr = &nullData16;
      retVal = MCP_ERROR_UNKNOWN_REG;
      break;
  }
  return retVal;
}
 8003438:	4770      	bx	lr
  uint8_t motorID = (dataID & MOTOR_MASK)-1;
 800343a:	f003 0207 	and.w	r2, r3, #7
  uint16_t regID = dataID & REG_MASK;
 800343e:	f020 0007 	bic.w	r0, r0, #7
  uint8_t motorID = (dataID & MOTOR_MASK)-1;
 8003442:	3a01      	subs	r2, #1
 8003444:	f5b0 6f1d 	cmp.w	r0, #2512	; 0x9d0
  MCI_Handle_t * pMCI = &Mci[motorID];
 8003448:	b2d2      	uxtb	r2, r2
  uint16_t regID = dataID & REG_MASK;
 800344a:	b283      	uxth	r3, r0
 800344c:	f000 8081 	beq.w	8003552 <RI_GetPtrReg+0x12a>
 8003450:	d816      	bhi.n	8003480 <RI_GetPtrReg+0x58>
 8003452:	f5b3 6f0d 	cmp.w	r3, #2256	; 0x8d0
 8003456:	f000 8086 	beq.w	8003566 <RI_GetPtrReg+0x13e>
 800345a:	d835      	bhi.n	80034c8 <RI_GetPtrReg+0xa0>
 800345c:	f5b3 6f05 	cmp.w	r3, #2128	; 0x850
 8003460:	f000 808b 	beq.w	800357a <RI_GetPtrReg+0x152>
 8003464:	d91f      	bls.n	80034a6 <RI_GetPtrReg+0x7e>
 8003466:	f5b3 6f09 	cmp.w	r3, #2192	; 0x890
 800346a:	d1e2      	bne.n	8003432 <RI_GetPtrReg+0xa>
        *dataPtr = &(pMCI->pFOCVars->Ialphabeta.beta);
 800346c:	4b5e      	ldr	r3, [pc, #376]	; (80035e8 <RI_GetPtrReg+0x1c0>)
 800346e:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 8003472:	eb03 0282 	add.w	r2, r3, r2, lsl #2
  uint8_t retVal = MCP_CMD_OK;
 8003476:	2000      	movs	r0, #0
        *dataPtr = &(pMCI->pFOCVars->Ialphabeta.beta);
 8003478:	6893      	ldr	r3, [r2, #8]
 800347a:	3306      	adds	r3, #6
 800347c:	600b      	str	r3, [r1, #0]
       break;
 800347e:	4770      	bx	lr
 8003480:	f5b3 6f35 	cmp.w	r3, #2896	; 0xb50
 8003484:	f000 8083 	beq.w	800358e <RI_GetPtrReg+0x166>
 8003488:	d938      	bls.n	80034fc <RI_GetPtrReg+0xd4>
 800348a:	f5b3 6f45 	cmp.w	r3, #3152	; 0xc50
 800348e:	f000 8085 	beq.w	800359c <RI_GetPtrReg+0x174>
 8003492:	f5b3 6f49 	cmp.w	r3, #3216	; 0xc90
 8003496:	d127      	bne.n	80034e8 <RI_GetPtrReg+0xc0>
        *dataPtr = &(stoPLLSensor[motorID]->hBemf_beta_est);
 8003498:	4b54      	ldr	r3, [pc, #336]	; (80035ec <RI_GetPtrReg+0x1c4>)
 800349a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800349e:	3372      	adds	r3, #114	; 0x72
 80034a0:	600b      	str	r3, [r1, #0]
  uint8_t retVal = MCP_CMD_OK;
 80034a2:	2000      	movs	r0, #0
      break;
 80034a4:	4770      	bx	lr
 80034a6:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80034aa:	f000 8092 	beq.w	80035d2 <RI_GetPtrReg+0x1aa>
 80034ae:	f5b3 6f01 	cmp.w	r3, #2064	; 0x810
 80034b2:	d1be      	bne.n	8003432 <RI_GetPtrReg+0xa>
        *dataPtr = &(pMCI->pFOCVars->Iab.b);
 80034b4:	4b4c      	ldr	r3, [pc, #304]	; (80035e8 <RI_GetPtrReg+0x1c0>)
 80034b6:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 80034ba:	eb03 0282 	add.w	r2, r3, r2, lsl #2
  uint8_t retVal = MCP_CMD_OK;
 80034be:	2000      	movs	r0, #0
        *dataPtr = &(pMCI->pFOCVars->Iab.b);
 80034c0:	6893      	ldr	r3, [r2, #8]
 80034c2:	3302      	adds	r3, #2
 80034c4:	600b      	str	r3, [r1, #0]
       break;
 80034c6:	4770      	bx	lr
 80034c8:	f5b3 6f15 	cmp.w	r3, #2384	; 0x950
 80034cc:	d06d      	beq.n	80035aa <RI_GetPtrReg+0x182>
 80034ce:	f5b3 6f19 	cmp.w	r3, #2448	; 0x990
 80034d2:	d123      	bne.n	800351c <RI_GetPtrReg+0xf4>
        *dataPtr = &(pMCI->pFOCVars->Iqdref.d);
 80034d4:	4b44      	ldr	r3, [pc, #272]	; (80035e8 <RI_GetPtrReg+0x1c0>)
 80034d6:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 80034da:	eb03 0282 	add.w	r2, r3, r2, lsl #2
  uint8_t retVal = MCP_CMD_OK;
 80034de:	2000      	movs	r0, #0
        *dataPtr = &(pMCI->pFOCVars->Iqdref.d);
 80034e0:	6893      	ldr	r3, [r2, #8]
 80034e2:	3312      	adds	r3, #18
 80034e4:	600b      	str	r3, [r1, #0]
       break;
 80034e6:	4770      	bx	lr
 80034e8:	f5b3 6f39 	cmp.w	r3, #2960	; 0xb90
 80034ec:	d1a1      	bne.n	8003432 <RI_GetPtrReg+0xa>
        *dataPtr = &(stoPLLSensor[motorID]->_Super.hAvrMecSpeedUnit);
 80034ee:	4b3f      	ldr	r3, [pc, #252]	; (80035ec <RI_GetPtrReg+0x1c4>)
 80034f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80034f4:	330c      	adds	r3, #12
 80034f6:	600b      	str	r3, [r1, #0]
  uint8_t retVal = MCP_CMD_OK;
 80034f8:	2000      	movs	r0, #0
      break;
 80034fa:	4770      	bx	lr
 80034fc:	f5b3 6f25 	cmp.w	r3, #2640	; 0xa50
 8003500:	d05d      	beq.n	80035be <RI_GetPtrReg+0x196>
 8003502:	f5b3 6f29 	cmp.w	r3, #2704	; 0xa90
 8003506:	d116      	bne.n	8003536 <RI_GetPtrReg+0x10e>
        *dataPtr = &(pMCI->pFOCVars->Valphabeta.beta);
 8003508:	4b37      	ldr	r3, [pc, #220]	; (80035e8 <RI_GetPtrReg+0x1c0>)
 800350a:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 800350e:	eb03 0282 	add.w	r2, r3, r2, lsl #2
  uint8_t retVal = MCP_CMD_OK;
 8003512:	2000      	movs	r0, #0
        *dataPtr = &(pMCI->pFOCVars->Valphabeta.beta);
 8003514:	6893      	ldr	r3, [r2, #8]
 8003516:	331c      	adds	r3, #28
 8003518:	600b      	str	r3, [r1, #0]
       break;
 800351a:	4770      	bx	lr
 800351c:	f5b3 6f11 	cmp.w	r3, #2320	; 0x910
 8003520:	d187      	bne.n	8003432 <RI_GetPtrReg+0xa>
        *dataPtr = &(pMCI->pFOCVars->Iqd.d);
 8003522:	4b31      	ldr	r3, [pc, #196]	; (80035e8 <RI_GetPtrReg+0x1c0>)
 8003524:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 8003528:	eb03 0282 	add.w	r2, r3, r2, lsl #2
  uint8_t retVal = MCP_CMD_OK;
 800352c:	2000      	movs	r0, #0
        *dataPtr = &(pMCI->pFOCVars->Iqd.d);
 800352e:	6893      	ldr	r3, [r2, #8]
 8003530:	330e      	adds	r3, #14
 8003532:	600b      	str	r3, [r1, #0]
       break;
 8003534:	4770      	bx	lr
 8003536:	f5b3 6f21 	cmp.w	r3, #2576	; 0xa10
 800353a:	f47f af7a 	bne.w	8003432 <RI_GetPtrReg+0xa>
        *dataPtr = &(pMCI->pFOCVars->Vqd.d);
 800353e:	4b2a      	ldr	r3, [pc, #168]	; (80035e8 <RI_GetPtrReg+0x1c0>)
 8003540:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 8003544:	eb03 0282 	add.w	r2, r3, r2, lsl #2
  uint8_t retVal = MCP_CMD_OK;
 8003548:	2000      	movs	r0, #0
        *dataPtr = &(pMCI->pFOCVars->Vqd.d);
 800354a:	6893      	ldr	r3, [r2, #8]
 800354c:	3318      	adds	r3, #24
 800354e:	600b      	str	r3, [r1, #0]
       break;
 8003550:	4770      	bx	lr
        *dataPtr = &(pMCI->pFOCVars->Vqd.q);
 8003552:	4b25      	ldr	r3, [pc, #148]	; (80035e8 <RI_GetPtrReg+0x1c0>)
 8003554:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 8003558:	eb03 0282 	add.w	r2, r3, r2, lsl #2
  uint8_t retVal = MCP_CMD_OK;
 800355c:	2000      	movs	r0, #0
        *dataPtr = &(pMCI->pFOCVars->Vqd.q);
 800355e:	6893      	ldr	r3, [r2, #8]
 8003560:	3316      	adds	r3, #22
 8003562:	600b      	str	r3, [r1, #0]
       break;
 8003564:	4770      	bx	lr
        *dataPtr = &(pMCI->pFOCVars->Iqd.q);
 8003566:	4b20      	ldr	r3, [pc, #128]	; (80035e8 <RI_GetPtrReg+0x1c0>)
 8003568:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 800356c:	eb03 0282 	add.w	r2, r3, r2, lsl #2
  uint8_t retVal = MCP_CMD_OK;
 8003570:	2000      	movs	r0, #0
        *dataPtr = &(pMCI->pFOCVars->Iqd.q);
 8003572:	6893      	ldr	r3, [r2, #8]
 8003574:	330c      	adds	r3, #12
 8003576:	600b      	str	r3, [r1, #0]
       break;
 8003578:	4770      	bx	lr
        *dataPtr = &(pMCI->pFOCVars->Ialphabeta.alpha);
 800357a:	4b1b      	ldr	r3, [pc, #108]	; (80035e8 <RI_GetPtrReg+0x1c0>)
 800357c:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 8003580:	eb03 0282 	add.w	r2, r3, r2, lsl #2
  uint8_t retVal = MCP_CMD_OK;
 8003584:	2000      	movs	r0, #0
        *dataPtr = &(pMCI->pFOCVars->Ialphabeta.alpha);
 8003586:	6893      	ldr	r3, [r2, #8]
 8003588:	3304      	adds	r3, #4
 800358a:	600b      	str	r3, [r1, #0]
       break;
 800358c:	4770      	bx	lr
        *dataPtr = &(stoPLLSensor[motorID]->_Super.hElAngle);
 800358e:	4b17      	ldr	r3, [pc, #92]	; (80035ec <RI_GetPtrReg+0x1c4>)
 8003590:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003594:	3304      	adds	r3, #4
 8003596:	600b      	str	r3, [r1, #0]
  uint8_t retVal = MCP_CMD_OK;
 8003598:	2000      	movs	r0, #0
      break;
 800359a:	4770      	bx	lr
        *dataPtr = &(stoPLLSensor[motorID]->hBemf_alfa_est);
 800359c:	4b13      	ldr	r3, [pc, #76]	; (80035ec <RI_GetPtrReg+0x1c4>)
 800359e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80035a2:	3370      	adds	r3, #112	; 0x70
 80035a4:	600b      	str	r3, [r1, #0]
  uint8_t retVal = MCP_CMD_OK;
 80035a6:	2000      	movs	r0, #0
      break;
 80035a8:	4770      	bx	lr
        *dataPtr = &(pMCI->pFOCVars->Iqdref.q);
 80035aa:	4b0f      	ldr	r3, [pc, #60]	; (80035e8 <RI_GetPtrReg+0x1c0>)
 80035ac:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 80035b0:	eb03 0282 	add.w	r2, r3, r2, lsl #2
  uint8_t retVal = MCP_CMD_OK;
 80035b4:	2000      	movs	r0, #0
        *dataPtr = &(pMCI->pFOCVars->Iqdref.q);
 80035b6:	6893      	ldr	r3, [r2, #8]
 80035b8:	3310      	adds	r3, #16
 80035ba:	600b      	str	r3, [r1, #0]
       break;
 80035bc:	4770      	bx	lr
        *dataPtr = &(pMCI->pFOCVars->Valphabeta.alpha);
 80035be:	4b0a      	ldr	r3, [pc, #40]	; (80035e8 <RI_GetPtrReg+0x1c0>)
 80035c0:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 80035c4:	eb03 0282 	add.w	r2, r3, r2, lsl #2
  uint8_t retVal = MCP_CMD_OK;
 80035c8:	2000      	movs	r0, #0
        *dataPtr = &(pMCI->pFOCVars->Valphabeta.alpha);
 80035ca:	6893      	ldr	r3, [r2, #8]
 80035cc:	331a      	adds	r3, #26
 80035ce:	600b      	str	r3, [r1, #0]
       break;
 80035d0:	4770      	bx	lr
        *dataPtr = &(pMCI->pFOCVars->Iab.a);
 80035d2:	4b05      	ldr	r3, [pc, #20]	; (80035e8 <RI_GetPtrReg+0x1c0>)
 80035d4:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 80035d8:	eb03 0282 	add.w	r2, r3, r2, lsl #2
  uint8_t retVal = MCP_CMD_OK;
 80035dc:	2000      	movs	r0, #0
        *dataPtr = &(pMCI->pFOCVars->Iab.a);
 80035de:	6893      	ldr	r3, [r2, #8]
 80035e0:	600b      	str	r3, [r1, #0]
       break;
 80035e2:	4770      	bx	lr
 80035e4:	20000688 	.word	0x20000688
 80035e8:	20000a14 	.word	0x20000a14
 80035ec:	20000650 	.word	0x20000650

080035f0 <RCM_RegisterRegConv>:

    /* Parse the array to be sure that same
     * conversion does not already exist*/
    while (i < RCM_MAX_CONV)
    {
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 80035f0:	4a65      	ldr	r2, [pc, #404]	; (8003788 <RCM_RegisterRegConv+0x198>)
 80035f2:	6813      	ldr	r3, [r2, #0]
{
 80035f4:	b470      	push	{r4, r5, r6}
 80035f6:	4601      	mov	r1, r0
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d07e      	beq.n	80036fa <RCM_RegisterRegConv+0x10a>
        handle = i; /* First location available, but still looping to check that this config does not already exist*/
      }
      /* Ticket 64042 : If RCM_handle_array [i] is null access to data member will cause Memory Fault. */
      if (  RCM_handle_array [i] != 0 )
      {
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 80035fc:	7904      	ldrb	r4, [r0, #4]
 80035fe:	7918      	ldrb	r0, [r3, #4]
 8003600:	4284      	cmp	r4, r0
 8003602:	d01e      	beq.n	8003642 <RCM_RegisterRegConv+0x52>
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 8003604:	6855      	ldr	r5, [r2, #4]
 8003606:	2d00      	cmp	r5, #0
 8003608:	f000 808b 	beq.w	8003722 <RCM_RegisterRegConv+0x132>
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 800360c:	792b      	ldrb	r3, [r5, #4]
 800360e:	42a3      	cmp	r3, r4
  uint8_t handle=255;
 8003610:	f04f 00ff 	mov.w	r0, #255	; 0xff
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 8003614:	d079      	beq.n	800370a <RCM_RegisterRegConv+0x11a>
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 8003616:	6893      	ldr	r3, [r2, #8]
 8003618:	2b00      	cmp	r3, #0
 800361a:	f000 80a2 	beq.w	8003762 <RCM_RegisterRegConv+0x172>
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 800361e:	791d      	ldrb	r5, [r3, #4]
 8003620:	42a5      	cmp	r5, r4
 8003622:	d078      	beq.n	8003716 <RCM_RegisterRegConv+0x126>
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 8003624:	68d3      	ldr	r3, [r2, #12]
 8003626:	2b00      	cmp	r3, #0
 8003628:	f000 80a0 	beq.w	800376c <RCM_RegisterRegConv+0x17c>
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 800362c:	791d      	ldrb	r5, [r3, #4]
 800362e:	42a5      	cmp	r5, r4
 8003630:	f000 8082 	beq.w	8003738 <RCM_RegisterRegConv+0x148>
           i = RCM_MAX_CONV; /* we can skip the rest of the loop*/
          }
      }
      i++;
    }
    if (handle < RCM_MAX_CONV )
 8003634:	2803      	cmp	r0, #3
 8003636:	bf88      	it	hi
 8003638:	20ff      	movhi	r0, #255	; 0xff
 800363a:	f240 80a0 	bls.w	800377e <RCM_RegisterRegConv+0x18e>
    else
    {
      /* Nothing to do handle is already set to error value : 255 */
    }
  return handle;
}
 800363e:	bc70      	pop	{r4, r5, r6}
 8003640:	4770      	bx	lr
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 8003642:	6818      	ldr	r0, [r3, #0]
 8003644:	680b      	ldr	r3, [r1, #0]
 8003646:	4283      	cmp	r3, r0
 8003648:	d1dc      	bne.n	8003604 <RCM_RegisterRegConv+0x14>
  uint8_t i=0;
 800364a:	2000      	movs	r0, #0
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800364c:	689c      	ldr	r4, [r3, #8]
      RCM_CB_array [handle].cb = NULL; /* if a previous callback was attached, it is cleared*/
 800364e:	4d4f      	ldr	r5, [pc, #316]	; (800378c <RCM_RegisterRegConv+0x19c>)
      RCM_handle_array [handle] = regConv;
 8003650:	f842 1020 	str.w	r1, [r2, r0, lsl #2]
      RCM_CB_array [handle].cb = NULL; /* if a previous callback was attached, it is cleared*/
 8003654:	2200      	movs	r2, #0
 8003656:	f845 2030 	str.w	r2, [r5, r0, lsl #3]
      if (LL_ADC_IsEnabled(regConv->regADC) == 0 )
 800365a:	07e5      	lsls	r5, r4, #31
 800365c:	d422      	bmi.n	80036a4 <RCM_RegisterRegConv+0xb4>
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_EOC(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 800365e:	685a      	ldr	r2, [r3, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8003660:	2404      	movs	r4, #4
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 8003662:	f022 0204 	bic.w	r2, r2, #4
 8003666:	605a      	str	r2, [r3, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8003668:	601c      	str	r4, [r3, #0]
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_JEOC(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 800366a:	685a      	ldr	r2, [r3, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 800366c:	2420      	movs	r4, #32
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 800366e:	f022 0220 	bic.w	r2, r2, #32
 8003672:	605a      	str	r2, [r3, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 8003674:	601c      	str	r4, [r3, #0]
  MODIFY_REG(ADCx->CR,
 8003676:	689a      	ldr	r2, [r3, #8]
 8003678:	f022 4240 	bic.w	r2, r2, #3221225472	; 0xc0000000
 800367c:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8003680:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003684:	609a      	str	r2, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003686:	689a      	ldr	r2, [r3, #8]
 8003688:	2a00      	cmp	r2, #0
 800368a:	dbfc      	blt.n	8003686 <RCM_RegisterRegConv+0x96>
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 800368c:	681a      	ldr	r2, [r3, #0]
        while (  LL_ADC_IsActiveFlag_ADRDY( regConv->regADC ) == 0)
 800368e:	07d4      	lsls	r4, r2, #31
 8003690:	d408      	bmi.n	80036a4 <RCM_RegisterRegConv+0xb4>
  MODIFY_REG(ADCx->CR,
 8003692:	4c3f      	ldr	r4, [pc, #252]	; (8003790 <RCM_RegisterRegConv+0x1a0>)
 8003694:	689a      	ldr	r2, [r3, #8]
 8003696:	4022      	ands	r2, r4
 8003698:	f042 0201 	orr.w	r2, r2, #1
 800369c:	609a      	str	r2, [r3, #8]
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 800369e:	681a      	ldr	r2, [r3, #0]
 80036a0:	07d2      	lsls	r2, r2, #31
 80036a2:	d5f7      	bpl.n	8003694 <RCM_RegisterRegConv+0xa4>
      RCM_NoInj_array [handle].enable = false;
 80036a4:	4d3b      	ldr	r5, [pc, #236]	; (8003794 <RCM_RegisterRegConv+0x1a4>)
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 80036a6:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 80036a8:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 80036ac:	0056      	lsls	r6, r2, #1
 80036ae:	eb05 0242 	add.w	r2, r5, r2, lsl #1
 80036b2:	f024 040f 	bic.w	r4, r4, #15
      RCM_NoInj_array [handle].next = handle;
 80036b6:	7150      	strb	r0, [r2, #5]
      RCM_NoInj_array [handle].prev = handle;
 80036b8:	7110      	strb	r0, [r2, #4]
      RCM_NoInj_array [handle].enable = false;
 80036ba:	2200      	movs	r2, #0
 80036bc:	55aa      	strb	r2, [r5, r6]
 80036be:	631c      	str	r4, [r3, #48]	; 0x30
      LL_ADC_SetChannelSamplingTime ( regConv->regADC, __LL_ADC_DECIMAL_NB_TO_CHANNEL(regConv->channel) ,regConv->samplingTime);
 80036c0:	790c      	ldrb	r4, [r1, #4]
 80036c2:	2c09      	cmp	r4, #9
 80036c4:	d83f      	bhi.n	8003746 <RCM_RegisterRegConv+0x156>
 80036c6:	eb04 0644 	add.w	r6, r4, r4, lsl #1
 80036ca:	06a2      	lsls	r2, r4, #26
 80036cc:	2501      	movs	r5, #1
 80036ce:	ea42 5206 	orr.w	r2, r2, r6, lsl #20
 80036d2:	fa05 f404 	lsl.w	r4, r5, r4
 80036d6:	4322      	orrs	r2, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80036d8:	0dd4      	lsrs	r4, r2, #23
 80036da:	f004 0404 	and.w	r4, r4, #4
 80036de:	3314      	adds	r3, #20
  MODIFY_REG(*preg,
 80036e0:	688d      	ldr	r5, [r1, #8]
 80036e2:	58e1      	ldr	r1, [r4, r3]
 80036e4:	f3c2 5204 	ubfx	r2, r2, #20, #5
 80036e8:	2607      	movs	r6, #7
 80036ea:	4096      	lsls	r6, r2
 80036ec:	4095      	lsls	r5, r2
 80036ee:	ea21 0206 	bic.w	r2, r1, r6
 80036f2:	432a      	orrs	r2, r5
 80036f4:	50e2      	str	r2, [r4, r3]
}
 80036f6:	bc70      	pop	{r4, r5, r6}
 80036f8:	4770      	bx	lr
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 80036fa:	6855      	ldr	r5, [r2, #4]
 80036fc:	2d00      	cmp	r5, #0
 80036fe:	d039      	beq.n	8003774 <RCM_RegisterRegConv+0x184>
 8003700:	7904      	ldrb	r4, [r0, #4]
  uint8_t i=0;
 8003702:	4618      	mov	r0, r3
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 8003704:	792b      	ldrb	r3, [r5, #4]
 8003706:	42a3      	cmp	r3, r4
 8003708:	d185      	bne.n	8003616 <RCM_RegisterRegConv+0x26>
 800370a:	682d      	ldr	r5, [r5, #0]
 800370c:	680b      	ldr	r3, [r1, #0]
 800370e:	429d      	cmp	r5, r3
 8003710:	d181      	bne.n	8003616 <RCM_RegisterRegConv+0x26>
 8003712:	2001      	movs	r0, #1
 8003714:	e79a      	b.n	800364c <RCM_RegisterRegConv+0x5c>
 8003716:	681d      	ldr	r5, [r3, #0]
 8003718:	680b      	ldr	r3, [r1, #0]
 800371a:	429d      	cmp	r5, r3
 800371c:	d182      	bne.n	8003624 <RCM_RegisterRegConv+0x34>
      i++;
 800371e:	2002      	movs	r0, #2
 8003720:	e794      	b.n	800364c <RCM_RegisterRegConv+0x5c>
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 8003722:	6893      	ldr	r3, [r2, #8]
 8003724:	2001      	movs	r0, #1
 8003726:	2b00      	cmp	r3, #0
 8003728:	f47f af79 	bne.w	800361e <RCM_RegisterRegConv+0x2e>
 800372c:	68d3      	ldr	r3, [r2, #12]
 800372e:	b333      	cbz	r3, 800377e <RCM_RegisterRegConv+0x18e>
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 8003730:	791d      	ldrb	r5, [r3, #4]
 8003732:	790c      	ldrb	r4, [r1, #4]
 8003734:	42a5      	cmp	r5, r4
 8003736:	d122      	bne.n	800377e <RCM_RegisterRegConv+0x18e>
 8003738:	681c      	ldr	r4, [r3, #0]
 800373a:	680b      	ldr	r3, [r1, #0]
 800373c:	429c      	cmp	r4, r3
 800373e:	f47f af79 	bne.w	8003634 <RCM_RegisterRegConv+0x44>
      i++;
 8003742:	2003      	movs	r0, #3
 8003744:	e782      	b.n	800364c <RCM_RegisterRegConv+0x5c>
      LL_ADC_SetChannelSamplingTime ( regConv->regADC, __LL_ADC_DECIMAL_NB_TO_CHANNEL(regConv->channel) ,regConv->samplingTime);
 8003746:	2503      	movs	r5, #3
 8003748:	f06f 061d 	mvn.w	r6, #29
 800374c:	2201      	movs	r2, #1
 800374e:	fb15 6504 	smlabb	r5, r5, r4, r6
 8003752:	40a2      	lsls	r2, r4
 8003754:	ea42 5205 	orr.w	r2, r2, r5, lsl #20
 8003758:	ea42 6284 	orr.w	r2, r2, r4, lsl #26
 800375c:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8003760:	e7ba      	b.n	80036d8 <RCM_RegisterRegConv+0xe8>
      i++;
 8003762:	2805      	cmp	r0, #5
 8003764:	bf34      	ite	cc
 8003766:	2000      	movcc	r0, #0
 8003768:	2002      	movcs	r0, #2
 800376a:	e7df      	b.n	800372c <RCM_RegisterRegConv+0x13c>
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 800376c:	2804      	cmp	r0, #4
 800376e:	680b      	ldr	r3, [r1, #0]
 8003770:	d8e7      	bhi.n	8003742 <RCM_RegisterRegConv+0x152>
 8003772:	e76b      	b.n	800364c <RCM_RegisterRegConv+0x5c>
 8003774:	6893      	ldr	r3, [r2, #8]
 8003776:	b123      	cbz	r3, 8003782 <RCM_RegisterRegConv+0x192>
 8003778:	790c      	ldrb	r4, [r1, #4]
  uint8_t i=0;
 800377a:	4628      	mov	r0, r5
 800377c:	e74f      	b.n	800361e <RCM_RegisterRegConv+0x2e>
 800377e:	680b      	ldr	r3, [r1, #0]
 8003780:	e764      	b.n	800364c <RCM_RegisterRegConv+0x5c>
 8003782:	4618      	mov	r0, r3
 8003784:	e7d2      	b.n	800372c <RCM_RegisterRegConv+0x13c>
 8003786:	bf00      	nop
 8003788:	20001d54 	.word	0x20001d54
 800378c:	20001d30 	.word	0x20001d30
 8003790:	7fffffc0 	.word	0x7fffffc0
 8003794:	20001d18 	.word	0x20001d18

08003798 <RCM_ExecRegularConv>:
  uint16_t retVal;
  uint8_t formerNext;
  uint8_t i=0;
  uint8_t LastEnable = RCM_MAX_CONV;

  if (RCM_NoInj_array [handle].enable == false)
 8003798:	4b5c      	ldr	r3, [pc, #368]	; (800390c <RCM_ExecRegularConv+0x174>)
 800379a:	eb00 0240 	add.w	r2, r0, r0, lsl #1
{
 800379e:	b4f0      	push	{r4, r5, r6, r7}
  if (RCM_NoInj_array [handle].enable == false)
 80037a0:	f813 2012 	ldrb.w	r2, [r3, r2, lsl #1]
 80037a4:	0044      	lsls	r4, r0, #1
 80037a6:	2a00      	cmp	r2, #0
 80037a8:	d136      	bne.n	8003818 <RCM_ExecRegularConv+0x80>
  {
    /* find position in the list */
    while (i < RCM_MAX_CONV)
    {
      if (RCM_NoInj_array [i].enable == true)
 80037aa:	7819      	ldrb	r1, [r3, #0]
 80037ac:	2900      	cmp	r1, #0
 80037ae:	d179      	bne.n	80038a4 <RCM_ExecRegularConv+0x10c>
 80037b0:	7999      	ldrb	r1, [r3, #6]
  uint8_t LastEnable = RCM_MAX_CONV;
 80037b2:	2204      	movs	r2, #4
      if (RCM_NoInj_array [i].enable == true)
 80037b4:	2900      	cmp	r1, #0
 80037b6:	d07b      	beq.n	80038b0 <RCM_ExecRegularConv+0x118>
      {
        if (RCM_NoInj_array [i].next > handle)
 80037b8:	7ade      	ldrb	r6, [r3, #11]
 80037ba:	42b0      	cmp	r0, r6
 80037bc:	f0c0 8098 	bcc.w	80038f0 <RCM_ExecRegularConv+0x158>
      if (RCM_NoInj_array [i].enable == true)
 80037c0:	7b1a      	ldrb	r2, [r3, #12]
 80037c2:	2a00      	cmp	r2, #0
 80037c4:	f000 8097 	beq.w	80038f6 <RCM_ExecRegularConv+0x15e>
        if (RCM_NoInj_array [i].next > handle)
 80037c8:	7c5e      	ldrb	r6, [r3, #17]
 80037ca:	42b0      	cmp	r0, r6
 80037cc:	d305      	bcc.n	80037da <RCM_ExecRegularConv+0x42>
      if (RCM_NoInj_array [i].enable == true)
 80037ce:	7c9a      	ldrb	r2, [r3, #18]
 80037d0:	2a00      	cmp	r2, #0
 80037d2:	f040 8094 	bne.w	80038fe <RCM_ExecRegularConv+0x166>
        }
      }
      else
      { /* nothing to do */
      }
      i++;
 80037d6:	2202      	movs	r2, #2
 80037d8:	e071      	b.n	80038be <RCM_ExecRegularConv+0x126>
 80037da:	2202      	movs	r2, #2
      if (RCM_NoInj_array [i].enable == true)
 80037dc:	4611      	mov	r1, r2
          RCM_NoInj_array [i].next = handle;
 80037de:	eb01 0541 	add.w	r5, r1, r1, lsl #1
          RCM_NoInj_array [handle].next = formerNext;
 80037e2:	1821      	adds	r1, r4, r0
 80037e4:	eb03 0141 	add.w	r1, r3, r1, lsl #1
          RCM_NoInj_array [formerNext].prev = handle;
 80037e8:	eb06 0746 	add.w	r7, r6, r6, lsl #1
          RCM_NoInj_array [handle].next = formerNext;
 80037ec:	714e      	strb	r6, [r1, #5]
          RCM_NoInj_array [handle].prev = i;
 80037ee:	4e48      	ldr	r6, [pc, #288]	; (8003910 <RCM_ExecRegularConv+0x178>)
 80037f0:	710a      	strb	r2, [r1, #4]
          RCM_NoInj_array [i].next = handle;
 80037f2:	eb03 0545 	add.w	r5, r3, r5, lsl #1
          RCM_NoInj_array [formerNext].prev = handle;
 80037f6:	eb03 0747 	add.w	r7, r3, r7, lsl #1
 80037fa:	7832      	ldrb	r2, [r6, #0]
          RCM_NoInj_array [i].next = handle;
 80037fc:	7168      	strb	r0, [r5, #5]
          RCM_NoInj_array [formerNext].prev = handle;
 80037fe:	7138      	strb	r0, [r7, #4]
      {
       /* Nothing to do we are parsing the array, nothing inserted yet*/
      }
    }
    /* The handle is now linked with others, we can set the enable flag */
    RCM_NoInj_array [handle].enable = true;
 8003800:	1821      	adds	r1, r4, r0
 8003802:	2501      	movs	r5, #1
    RCM_NoInj_array [handle].status = notvalid;
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing )
 8003804:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    RCM_NoInj_array [handle].enable = true;
 8003808:	f823 5011 	strh.w	r5, [r3, r1, lsl #1]
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing )
 800380c:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8003810:	7852      	ldrb	r2, [r2, #1]
 8003812:	42aa      	cmp	r2, r5
    {/* select the new conversion to be the next scheduled only if a conversion is not ongoing*/
      RCM_currentHandle = handle;
 8003814:	bf18      	it	ne
 8003816:	7030      	strbne	r0, [r6, #0]
  }
  else
  {
  /* Nothing to do the current handle is already scheduled */
  }
  if (PWM_Handle_M1.ADCRegularLocked == false)
 8003818:	4a3e      	ldr	r2, [pc, #248]	; (8003914 <RCM_ExecRegularConv+0x17c>)
 800381a:	f892 208c 	ldrb.w	r2, [r2, #140]	; 0x8c
 800381e:	bb8a      	cbnz	r2, 8003884 <RCM_ExecRegularConv+0xec>
  /* The ADC is free to be used asynchronously*/
  {
    LL_ADC_REG_SetSequencerRanks( RCM_handle_array[handle]->regADC,
 8003820:	4a3d      	ldr	r2, [pc, #244]	; (8003918 <RCM_ExecRegularConv+0x180>)
 8003822:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
                                LL_ADC_REG_RANK_1,
                                __LL_ADC_DECIMAL_NB_TO_CHANNEL( RCM_handle_array[handle]->channel ) );
 8003826:	7915      	ldrb	r5, [r2, #4]
    LL_ADC_REG_SetSequencerRanks( RCM_handle_array[handle]->regADC,
 8003828:	6811      	ldr	r1, [r2, #0]
 800382a:	2d09      	cmp	r5, #9
 800382c:	d930      	bls.n	8003890 <RCM_ExecRegularConv+0xf8>
                                __LL_ADC_DECIMAL_NB_TO_CHANNEL( RCM_handle_array[handle]->channel ) );
 800382e:	2603      	movs	r6, #3
 8003830:	f06f 071d 	mvn.w	r7, #29
 8003834:	2201      	movs	r2, #1
 8003836:	fb16 7605 	smlabb	r6, r6, r5, r7
 800383a:	40aa      	lsls	r2, r5
 800383c:	ea42 5206 	orr.w	r2, r2, r6, lsl #20
 8003840:	ea42 6285 	orr.w	r2, r2, r5, lsl #26
    LL_ADC_REG_SetSequencerRanks( RCM_handle_array[handle]->regADC,
 8003844:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
  MODIFY_REG(*preg,
 8003848:	6b0d      	ldr	r5, [r1, #48]	; 0x30
 800384a:	0d12      	lsrs	r2, r2, #20
 800384c:	f402 62f8 	and.w	r2, r2, #1984	; 0x7c0
 8003850:	f425 65f8 	bic.w	r5, r5, #1984	; 0x7c0
 8003854:	432a      	orrs	r2, r5
 8003856:	630a      	str	r2, [r1, #48]	; 0x30
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 8003858:	6c0a      	ldr	r2, [r1, #64]	; 0x40
  MODIFY_REG(ADCx->CR,
 800385a:	688a      	ldr	r2, [r1, #8]
 800385c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003860:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8003864:	f042 0204 	orr.w	r2, r2, #4
 8003868:	608a      	str	r2, [r1, #8]
  return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL);
 800386a:	680a      	ldr	r2, [r1, #0]
 800386c:	0752      	lsls	r2, r2, #29
 800386e:	d5fc      	bpl.n	800386a <RCM_ExecRegularConv+0xd2>
    while ( LL_ADC_IsActiveFlag_EOC( RCM_handle_array[handle]->regADC ) == RESET )
    {
    }

    /* Read the "Regular" conversion (Not related to current sampling) */
    RCM_NoInj_array [handle].value = LL_ADC_REG_ReadConversionData12( RCM_handle_array[handle]->regADC );
 8003870:	1822      	adds	r2, r4, r0
 8003872:	eb03 0242 	add.w	r2, r3, r2, lsl #1
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 8003876:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003878:	8051      	strh	r1, [r2, #2]
    RCM_currentHandle = RCM_NoInj_array [handle].next;
 800387a:	4d25      	ldr	r5, [pc, #148]	; (8003910 <RCM_ExecRegularConv+0x178>)
    RCM_NoInj_array [handle].status = valid;
 800387c:	2102      	movs	r1, #2
 800387e:	7051      	strb	r1, [r2, #1]
    RCM_currentHandle = RCM_NoInj_array [handle].next;
 8003880:	7952      	ldrb	r2, [r2, #5]
 8003882:	702a      	strb	r2, [r5, #0]
  }
  retVal = RCM_NoInj_array [handle].value;
 8003884:	4420      	add	r0, r4
 8003886:	eb03 0340 	add.w	r3, r3, r0, lsl #1
return retVal;
}
 800388a:	bcf0      	pop	{r4, r5, r6, r7}
 800388c:	8858      	ldrh	r0, [r3, #2]
 800388e:	4770      	bx	lr
                                __LL_ADC_DECIMAL_NB_TO_CHANNEL( RCM_handle_array[handle]->channel ) );
 8003890:	eb05 0745 	add.w	r7, r5, r5, lsl #1
 8003894:	06aa      	lsls	r2, r5, #26
 8003896:	2601      	movs	r6, #1
    LL_ADC_REG_SetSequencerRanks( RCM_handle_array[handle]->regADC,
 8003898:	ea42 5207 	orr.w	r2, r2, r7, lsl #20
                                __LL_ADC_DECIMAL_NB_TO_CHANNEL( RCM_handle_array[handle]->channel ) );
 800389c:	fa06 f505 	lsl.w	r5, r6, r5
    LL_ADC_REG_SetSequencerRanks( RCM_handle_array[handle]->regADC,
 80038a0:	432a      	orrs	r2, r5
 80038a2:	e7d1      	b.n	8003848 <RCM_ExecRegularConv+0xb0>
        if (RCM_NoInj_array [i].next > handle)
 80038a4:	795e      	ldrb	r6, [r3, #5]
 80038a6:	4286      	cmp	r6, r0
 80038a8:	d898      	bhi.n	80037dc <RCM_ExecRegularConv+0x44>
      if (RCM_NoInj_array [i].enable == true)
 80038aa:	7999      	ldrb	r1, [r3, #6]
 80038ac:	2900      	cmp	r1, #0
 80038ae:	d183      	bne.n	80037b8 <RCM_ExecRegularConv+0x20>
 80038b0:	7b19      	ldrb	r1, [r3, #12]
 80038b2:	2900      	cmp	r1, #0
 80038b4:	d188      	bne.n	80037c8 <RCM_ExecRegularConv+0x30>
 80038b6:	7c99      	ldrb	r1, [r3, #18]
 80038b8:	bb09      	cbnz	r1, 80038fe <RCM_ExecRegularConv+0x166>
       if (LastEnable != RCM_MAX_CONV )
 80038ba:	2a04      	cmp	r2, #4
 80038bc:	d014      	beq.n	80038e8 <RCM_ExecRegularConv+0x150>
         formerNext = RCM_NoInj_array [LastEnable].next;
 80038be:	eb02 0542 	add.w	r5, r2, r2, lsl #1
 80038c2:	eb03 0545 	add.w	r5, r3, r5, lsl #1
         RCM_NoInj_array [handle].next = formerNext;
 80038c6:	1821      	adds	r1, r4, r0
         formerNext = RCM_NoInj_array [LastEnable].next;
 80038c8:	f895 c005 	ldrb.w	ip, [r5, #5]
         RCM_NoInj_array [handle].next = formerNext;
 80038cc:	4e10      	ldr	r6, [pc, #64]	; (8003910 <RCM_ExecRegularConv+0x178>)
         RCM_NoInj_array [formerNext].prev = handle;
 80038ce:	eb0c 074c 	add.w	r7, ip, ip, lsl #1
         RCM_NoInj_array [handle].next = formerNext;
 80038d2:	eb03 0141 	add.w	r1, r3, r1, lsl #1
         RCM_NoInj_array [formerNext].prev = handle;
 80038d6:	eb03 0747 	add.w	r7, r3, r7, lsl #1
         RCM_NoInj_array [handle].prev = LastEnable;
 80038da:	710a      	strb	r2, [r1, #4]
         RCM_NoInj_array [handle].next = formerNext;
 80038dc:	f881 c005 	strb.w	ip, [r1, #5]
         RCM_NoInj_array [LastEnable].next = handle;
 80038e0:	7832      	ldrb	r2, [r6, #0]
 80038e2:	7168      	strb	r0, [r5, #5]
         RCM_NoInj_array [formerNext].prev = handle;
 80038e4:	7138      	strb	r0, [r7, #4]
    while (i < RCM_MAX_CONV)
 80038e6:	e78b      	b.n	8003800 <RCM_ExecRegularConv+0x68>
         RCM_currentHandle = handle;
 80038e8:	4e09      	ldr	r6, [pc, #36]	; (8003910 <RCM_ExecRegularConv+0x178>)
 80038ea:	4602      	mov	r2, r0
 80038ec:	7030      	strb	r0, [r6, #0]
    while (i < RCM_MAX_CONV)
 80038ee:	e787      	b.n	8003800 <RCM_ExecRegularConv+0x68>
      i++;
 80038f0:	2201      	movs	r2, #1
      if (RCM_NoInj_array [i].enable == true)
 80038f2:	4611      	mov	r1, r2
 80038f4:	e773      	b.n	80037de <RCM_ExecRegularConv+0x46>
 80038f6:	7c9a      	ldrb	r2, [r3, #18]
 80038f8:	b90a      	cbnz	r2, 80038fe <RCM_ExecRegularConv+0x166>
      i++;
 80038fa:	2201      	movs	r2, #1
 80038fc:	e7df      	b.n	80038be <RCM_ExecRegularConv+0x126>
        if (RCM_NoInj_array [i].next > handle)
 80038fe:	7dde      	ldrb	r6, [r3, #23]
 8003900:	4286      	cmp	r6, r0
      i++;
 8003902:	f04f 0203 	mov.w	r2, #3
        if (RCM_NoInj_array [i].next > handle)
 8003906:	d9da      	bls.n	80038be <RCM_ExecRegularConv+0x126>
 8003908:	e768      	b.n	80037dc <RCM_ExecRegularConv+0x44>
 800390a:	bf00      	nop
 800390c:	20001d18 	.word	0x20001d18
 8003910:	20001d14 	.word	0x20001d14
 8003914:	20000274 	.word	0x20000274
 8003918:	20001d54 	.word	0x20001d54

0800391c <RCM_ExecUserConv>:
 *  latest call to RCM_RequestUserConv
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
void RCM_ExecUserConv ()
{
 800391c:	b570      	push	{r4, r5, r6, lr}
  if (RCM_UserConvState == RCM_USERCONV_REQUESTED)
 800391e:	4c12      	ldr	r4, [pc, #72]	; (8003968 <RCM_ExecUserConv+0x4c>)
 8003920:	7823      	ldrb	r3, [r4, #0]
 8003922:	2b01      	cmp	r3, #1
 8003924:	d000      	beq.n	8003928 <RCM_ExecUserConv+0xc>
    {
      RCM_UserConvState = RCM_USERCONV_IDLE;
      RCM_CB_array [RCM_UserConvHandle].cb (RCM_UserConvHandle, RCM_UserConvValue ,RCM_CB_array [RCM_UserConvHandle].data);
    }
  }
}
 8003926:	bd70      	pop	{r4, r5, r6, pc}
    RCM_UserConvValue = RCM_ExecRegularConv (RCM_UserConvHandle);
 8003928:	4d10      	ldr	r5, [pc, #64]	; (800396c <RCM_ExecUserConv+0x50>)
 800392a:	7828      	ldrb	r0, [r5, #0]
 800392c:	f7ff ff34 	bl	8003798 <RCM_ExecRegularConv>
    if (RCM_NoInj_array [RCM_UserConvHandle].status != notvalid)
 8003930:	782b      	ldrb	r3, [r5, #0]
 8003932:	4a0f      	ldr	r2, [pc, #60]	; (8003970 <RCM_ExecUserConv+0x54>)
    RCM_UserConvValue = RCM_ExecRegularConv (RCM_UserConvHandle);
 8003934:	490f      	ldr	r1, [pc, #60]	; (8003974 <RCM_ExecUserConv+0x58>)
    if (RCM_NoInj_array [RCM_UserConvHandle].status != notvalid)
 8003936:	eb03 0543 	add.w	r5, r3, r3, lsl #1
 800393a:	eb02 0245 	add.w	r2, r2, r5, lsl #1
    RCM_UserConvValue = RCM_ExecRegularConv (RCM_UserConvHandle);
 800393e:	8008      	strh	r0, [r1, #0]
    if (RCM_NoInj_array [RCM_UserConvHandle].status != notvalid)
 8003940:	7852      	ldrb	r2, [r2, #1]
 8003942:	b10a      	cbz	r2, 8003948 <RCM_ExecUserConv+0x2c>
      RCM_UserConvState = RCM_USERCONV_EOC;
 8003944:	2202      	movs	r2, #2
 8003946:	7022      	strb	r2, [r4, #0]
    if (RCM_CB_array [RCM_UserConvHandle].cb != NULL)
 8003948:	4a0b      	ldr	r2, [pc, #44]	; (8003978 <RCM_ExecUserConv+0x5c>)
 800394a:	f852 5033 	ldr.w	r5, [r2, r3, lsl #3]
 800394e:	2d00      	cmp	r5, #0
 8003950:	d0e9      	beq.n	8003926 <RCM_ExecUserConv+0xa>
      RCM_CB_array [RCM_UserConvHandle].cb (RCM_UserConvHandle, RCM_UserConvValue ,RCM_CB_array [RCM_UserConvHandle].data);
 8003952:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
      RCM_UserConvState = RCM_USERCONV_IDLE;
 8003956:	2100      	movs	r1, #0
 8003958:	7021      	strb	r1, [r4, #0]
      RCM_CB_array [RCM_UserConvHandle].cb (RCM_UserConvHandle, RCM_UserConvValue ,RCM_CB_array [RCM_UserConvHandle].data);
 800395a:	6852      	ldr	r2, [r2, #4]
 800395c:	4601      	mov	r1, r0
 800395e:	4618      	mov	r0, r3
 8003960:	462b      	mov	r3, r5
}
 8003962:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      RCM_CB_array [RCM_UserConvHandle].cb (RCM_UserConvHandle, RCM_UserConvValue ,RCM_CB_array [RCM_UserConvHandle].data);
 8003966:	4718      	bx	r3
 8003968:	20001d50 	.word	0x20001d50
 800396c:	20001d15 	.word	0x20001d15
 8003970:	20001d18 	.word	0x20001d18
 8003974:	20001d64 	.word	0x20001d64
 8003978:	20001d30 	.word	0x20001d30

0800397c <RCM_ExecNextConv>:
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
void RCM_ExecNextConv (void)
{
  if (RCM_NoInj_array [RCM_currentHandle].enable == true)
 800397c:	4b21      	ldr	r3, [pc, #132]	; (8003a04 <RCM_ExecNextConv+0x88>)
 800397e:	4822      	ldr	r0, [pc, #136]	; (8003a08 <RCM_ExecNextConv+0x8c>)
 8003980:	781a      	ldrb	r2, [r3, #0]
 8003982:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 8003986:	f810 3013 	ldrb.w	r3, [r0, r3, lsl #1]
 800398a:	b383      	cbz	r3, 80039ee <RCM_ExecNextConv+0x72>
    /* When this function is called, the ADC conversions triggered by External
       event for current reading has been completed.
       ADC is therefore ready to be started because already stopped.*/

    /* Clear EOC */
    LL_ADC_ClearFlag_EOC( RCM_handle_array[RCM_currentHandle]->regADC );
 800398c:	4b1f      	ldr	r3, [pc, #124]	; (8003a0c <RCM_ExecNextConv+0x90>)
{
 800398e:	b4f0      	push	{r4, r5, r6, r7}
    LL_ADC_ClearFlag_EOC( RCM_handle_array[RCM_currentHandle]->regADC );
 8003990:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003994:	6819      	ldr	r1, [r3, #0]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8003996:	2504      	movs	r5, #4
 8003998:	600d      	str	r5, [r1, #0]
    LL_ADC_REG_SetSequencerRanks( RCM_handle_array[RCM_currentHandle]->regADC,
                                LL_ADC_REG_RANK_1,
                                __LL_ADC_DECIMAL_NB_TO_CHANNEL( RCM_handle_array[RCM_currentHandle]->channel ) );
 800399a:	791d      	ldrb	r5, [r3, #4]
    LL_ADC_REG_SetSequencerRanks( RCM_handle_array[RCM_currentHandle]->regADC,
 800399c:	2d09      	cmp	r5, #9
 800399e:	ea4f 0442 	mov.w	r4, r2, lsl #1
 80039a2:	d925      	bls.n	80039f0 <RCM_ExecNextConv+0x74>
                                __LL_ADC_DECIMAL_NB_TO_CHANNEL( RCM_handle_array[RCM_currentHandle]->channel ) );
 80039a4:	2603      	movs	r6, #3
 80039a6:	f06f 071d 	mvn.w	r7, #29
 80039aa:	2301      	movs	r3, #1
 80039ac:	fb16 7605 	smlabb	r6, r6, r5, r7
 80039b0:	40ab      	lsls	r3, r5
 80039b2:	ea43 5306 	orr.w	r3, r3, r6, lsl #20
 80039b6:	ea43 6385 	orr.w	r3, r3, r5, lsl #26
    LL_ADC_REG_SetSequencerRanks( RCM_handle_array[RCM_currentHandle]->regADC,
 80039ba:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
  MODIFY_REG(*preg,
 80039be:	6b0d      	ldr	r5, [r1, #48]	; 0x30
 80039c0:	0d1b      	lsrs	r3, r3, #20
 80039c2:	f425 65f8 	bic.w	r5, r5, #1984	; 0x7c0
 80039c6:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 80039ca:	432b      	orrs	r3, r5
 80039cc:	630b      	str	r3, [r1, #48]	; 0x30
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 80039ce:	6c0b      	ldr	r3, [r1, #64]	; 0x40
  MODIFY_REG(ADCx->CR,
 80039d0:	688b      	ldr	r3, [r1, #8]

    LL_ADC_REG_ReadConversionData12( RCM_handle_array[RCM_currentHandle]->regADC );

    /* Start ADC for regular conversion */
    LL_ADC_REG_StartConversion( RCM_handle_array[RCM_currentHandle]->regADC );
    RCM_NoInj_array [RCM_currentHandle].status = ongoing;
 80039d2:	4422      	add	r2, r4
 80039d4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80039d8:	eb00 0042 	add.w	r0, r0, r2, lsl #1
 80039dc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80039e0:	f043 0304 	orr.w	r3, r3, #4
 80039e4:	2201      	movs	r2, #1
 80039e6:	608b      	str	r3, [r1, #8]
 80039e8:	7042      	strb	r2, [r0, #1]
  }
  else
  {
  /* nothing to do, conversion not enabled have already notvalid status */
  }
}
 80039ea:	bcf0      	pop	{r4, r5, r6, r7}
 80039ec:	4770      	bx	lr
 80039ee:	4770      	bx	lr
                                __LL_ADC_DECIMAL_NB_TO_CHANNEL( RCM_handle_array[RCM_currentHandle]->channel ) );
 80039f0:	eb05 0745 	add.w	r7, r5, r5, lsl #1
 80039f4:	06ab      	lsls	r3, r5, #26
 80039f6:	2601      	movs	r6, #1
    LL_ADC_REG_SetSequencerRanks( RCM_handle_array[RCM_currentHandle]->regADC,
 80039f8:	ea43 5307 	orr.w	r3, r3, r7, lsl #20
                                __LL_ADC_DECIMAL_NB_TO_CHANNEL( RCM_handle_array[RCM_currentHandle]->channel ) );
 80039fc:	fa06 f505 	lsl.w	r5, r6, r5
    LL_ADC_REG_SetSequencerRanks( RCM_handle_array[RCM_currentHandle]->regADC,
 8003a00:	432b      	orrs	r3, r5
 8003a02:	e7dc      	b.n	80039be <RCM_ExecNextConv+0x42>
 8003a04:	20001d14 	.word	0x20001d14
 8003a08:	20001d18 	.word	0x20001d18
 8003a0c:	20001d54 	.word	0x20001d54

08003a10 <RCM_ReadOngoingConv>:
 * and user conversion.
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
void RCM_ReadOngoingConv (void)
{
 8003a10:	b470      	push	{r4, r5, r6}
  if ( RCM_NoInj_array [RCM_currentHandle].status == ongoing &&
 8003a12:	4c0f      	ldr	r4, [pc, #60]	; (8003a50 <RCM_ReadOngoingConv+0x40>)
 8003a14:	4a0f      	ldr	r2, [pc, #60]	; (8003a54 <RCM_ReadOngoingConv+0x44>)
 8003a16:	7823      	ldrb	r3, [r4, #0]
 8003a18:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 8003a1c:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8003a20:	0058      	lsls	r0, r3, #1
 8003a22:	784d      	ldrb	r5, [r1, #1]
 8003a24:	2d01      	cmp	r5, #1
 8003a26:	d006      	beq.n	8003a36 <RCM_ReadOngoingConv+0x26>
    RCM_NoInj_array [RCM_currentHandle].status = valid;
    /* Restore back DMA configuration. */
  }

  /* Prepare next conversion */
  RCM_currentHandle = RCM_NoInj_array [RCM_currentHandle].next;
 8003a28:	4403      	add	r3, r0
 8003a2a:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 8003a2e:	7953      	ldrb	r3, [r2, #5]
 8003a30:	7023      	strb	r3, [r4, #0]
}
 8003a32:	bc70      	pop	{r4, r5, r6}
 8003a34:	4770      	bx	lr
      LL_ADC_IsActiveFlag_EOC( RCM_handle_array[RCM_currentHandle]->regADC ))
 8003a36:	4d08      	ldr	r5, [pc, #32]	; (8003a58 <RCM_ReadOngoingConv+0x48>)
 8003a38:	f855 5023 	ldr.w	r5, [r5, r3, lsl #2]
 8003a3c:	682d      	ldr	r5, [r5, #0]
  return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL);
 8003a3e:	682e      	ldr	r6, [r5, #0]
 8003a40:	0776      	lsls	r6, r6, #29
 8003a42:	d5f1      	bpl.n	8003a28 <RCM_ReadOngoingConv+0x18>
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 8003a44:	6c2d      	ldr	r5, [r5, #64]	; 0x40
 8003a46:	804d      	strh	r5, [r1, #2]
    RCM_NoInj_array [RCM_currentHandle].status = valid;
 8003a48:	2502      	movs	r5, #2
 8003a4a:	704d      	strb	r5, [r1, #1]
 8003a4c:	e7ec      	b.n	8003a28 <RCM_ReadOngoingConv+0x18>
 8003a4e:	bf00      	nop
 8003a50:	20001d14 	.word	0x20001d14
 8003a54:	20001d18 	.word	0x20001d18
 8003a58:	20001d54 	.word	0x20001d54

08003a5c <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a5c:	4b0e      	ldr	r3, [pc, #56]	; (8003a98 <HAL_MspInit+0x3c>)
{
 8003a5e:	b500      	push	{lr}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a60:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003a62:	f042 0201 	orr.w	r2, r2, #1
 8003a66:	661a      	str	r2, [r3, #96]	; 0x60
 8003a68:	6e1a      	ldr	r2, [r3, #96]	; 0x60
{
 8003a6a:	b083      	sub	sp, #12
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a6c:	f002 0201 	and.w	r2, r2, #1
 8003a70:	9200      	str	r2, [sp, #0]
 8003a72:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003a74:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003a76:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003a7a:	659a      	str	r2, [r3, #88]	; 0x58
 8003a7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a82:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 8003a84:	2004      	movs	r0, #4
  __HAL_RCC_PWR_CLK_ENABLE();
 8003a86:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 8003a88:	f001 faaa 	bl	8004fe0 <HAL_NVIC_SetPriorityGrouping>
  HAL_PWREx_DisableUCPDDeadBattery();

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003a8c:	b003      	add	sp, #12
 8003a8e:	f85d eb04 	ldr.w	lr, [sp], #4
  HAL_PWREx_DisableUCPDDeadBattery();
 8003a92:	f002 ba61 	b.w	8005f58 <HAL_PWREx_DisableUCPDDeadBattery>
 8003a96:	bf00      	nop
 8003a98:	40021000 	.word	0x40021000

08003a9c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003a9c:	b530      	push	{r4, r5, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hadc->Instance==ADC1)
 8003a9e:	6802      	ldr	r2, [r0, #0]
{
 8003aa0:	b08d      	sub	sp, #52	; 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003aa2:	2300      	movs	r3, #0
  if(hadc->Instance==ADC1)
 8003aa4:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003aa8:	e9cd 3306 	strd	r3, r3, [sp, #24]
 8003aac:	e9cd 3308 	strd	r3, r3, [sp, #32]
 8003ab0:	930a      	str	r3, [sp, #40]	; 0x28
  if(hadc->Instance==ADC1)
 8003ab2:	d02a      	beq.n	8003b0a <HAL_ADC_MspInit+0x6e>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC2)
 8003ab4:	4b37      	ldr	r3, [pc, #220]	; (8003b94 <HAL_ADC_MspInit+0xf8>)
 8003ab6:	429a      	cmp	r2, r3
 8003ab8:	d001      	beq.n	8003abe <HAL_ADC_MspInit+0x22>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8003aba:	b00d      	add	sp, #52	; 0x34
 8003abc:	bd30      	pop	{r4, r5, pc}
    HAL_RCC_ADC12_CLK_ENABLED++;
 8003abe:	4a36      	ldr	r2, [pc, #216]	; (8003b98 <HAL_ADC_MspInit+0xfc>)
 8003ac0:	6813      	ldr	r3, [r2, #0]
 8003ac2:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8003ac4:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 8003ac6:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8003ac8:	d059      	beq.n	8003b7e <HAL_ADC_MspInit+0xe2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003aca:	4b34      	ldr	r3, [pc, #208]	; (8003b9c <HAL_ADC_MspInit+0x100>)
 8003acc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003ace:	f042 0201 	orr.w	r2, r2, #1
 8003ad2:	64da      	str	r2, [r3, #76]	; 0x4c
 8003ad4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ad6:	f003 0301 	and.w	r3, r3, #1
 8003ada:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pin = M1_OPAMP2_OUT_Pin;
 8003adc:	2240      	movs	r2, #64	; 0x40
 8003ade:	2303      	movs	r3, #3
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ae0:	2400      	movs	r4, #0
    HAL_GPIO_Init(M1_OPAMP2_OUT_GPIO_Port, &GPIO_InitStruct);
 8003ae2:	a906      	add	r1, sp, #24
 8003ae4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = M1_OPAMP2_OUT_Pin;
 8003ae8:	e9cd 2306 	strd	r2, r3, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003aec:	9d05      	ldr	r5, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003aee:	9408      	str	r4, [sp, #32]
    HAL_GPIO_Init(M1_OPAMP2_OUT_GPIO_Port, &GPIO_InitStruct);
 8003af0:	f001 fc80 	bl	80053f4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003af4:	2204      	movs	r2, #4
 8003af6:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003af8:	4829      	ldr	r0, [pc, #164]	; (8003ba0 <HAL_ADC_MspInit+0x104>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003afa:	9408      	str	r4, [sp, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003afc:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003afe:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b02:	f001 fc77 	bl	80053f4 <HAL_GPIO_Init>
}
 8003b06:	b00d      	add	sp, #52	; 0x34
 8003b08:	bd30      	pop	{r4, r5, pc}
    HAL_RCC_ADC12_CLK_ENABLED++;
 8003b0a:	4a23      	ldr	r2, [pc, #140]	; (8003b98 <HAL_ADC_MspInit+0xfc>)
 8003b0c:	6813      	ldr	r3, [r2, #0]
 8003b0e:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8003b10:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 8003b12:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8003b14:	d028      	beq.n	8003b68 <HAL_ADC_MspInit+0xcc>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003b16:	4b21      	ldr	r3, [pc, #132]	; (8003b9c <HAL_ADC_MspInit+0x100>)
    HAL_GPIO_Init(M1_BUS_VOLTAGE_GPIO_Port, &GPIO_InitStruct);
 8003b18:	4822      	ldr	r0, [pc, #136]	; (8003ba4 <HAL_ADC_MspInit+0x108>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003b1a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003b1c:	f042 0204 	orr.w	r2, r2, #4
 8003b20:	64da      	str	r2, [r3, #76]	; 0x4c
 8003b22:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003b24:	f002 0204 	and.w	r2, r2, #4
 8003b28:	9202      	str	r2, [sp, #8]
 8003b2a:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b2c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003b2e:	f042 0201 	orr.w	r2, r2, #1
 8003b32:	64da      	str	r2, [r3, #76]	; 0x4c
 8003b34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b36:	f003 0301 	and.w	r3, r3, #1
 8003b3a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = M1_BUS_VOLTAGE_Pin;
 8003b3c:	2202      	movs	r2, #2
 8003b3e:	2303      	movs	r3, #3
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b40:	2400      	movs	r4, #0
    HAL_GPIO_Init(M1_BUS_VOLTAGE_GPIO_Port, &GPIO_InitStruct);
 8003b42:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = M1_BUS_VOLTAGE_Pin;
 8003b44:	e9cd 2306 	strd	r2, r3, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b48:	9d03      	ldr	r5, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b4a:	9408      	str	r4, [sp, #32]
    HAL_GPIO_Init(M1_BUS_VOLTAGE_GPIO_Port, &GPIO_InitStruct);
 8003b4c:	f001 fc52 	bl	80053f4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M1_OPAMP1_OUT_Pin;
 8003b50:	2204      	movs	r2, #4
 8003b52:	2303      	movs	r3, #3
    HAL_GPIO_Init(M1_OPAMP1_OUT_GPIO_Port, &GPIO_InitStruct);
 8003b54:	a906      	add	r1, sp, #24
 8003b56:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = M1_OPAMP1_OUT_Pin;
 8003b5a:	e9cd 2306 	strd	r2, r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b5e:	9408      	str	r4, [sp, #32]
    HAL_GPIO_Init(M1_OPAMP1_OUT_GPIO_Port, &GPIO_InitStruct);
 8003b60:	f001 fc48 	bl	80053f4 <HAL_GPIO_Init>
}
 8003b64:	b00d      	add	sp, #52	; 0x34
 8003b66:	bd30      	pop	{r4, r5, pc}
      __HAL_RCC_ADC12_CLK_ENABLE();
 8003b68:	4b0c      	ldr	r3, [pc, #48]	; (8003b9c <HAL_ADC_MspInit+0x100>)
 8003b6a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003b6c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003b70:	64da      	str	r2, [r3, #76]	; 0x4c
 8003b72:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b74:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003b78:	9301      	str	r3, [sp, #4]
 8003b7a:	9b01      	ldr	r3, [sp, #4]
 8003b7c:	e7cb      	b.n	8003b16 <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8003b7e:	4b07      	ldr	r3, [pc, #28]	; (8003b9c <HAL_ADC_MspInit+0x100>)
 8003b80:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003b82:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003b86:	64da      	str	r2, [r3, #76]	; 0x4c
 8003b88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b8a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003b8e:	9304      	str	r3, [sp, #16]
 8003b90:	9b04      	ldr	r3, [sp, #16]
 8003b92:	e79a      	b.n	8003aca <HAL_ADC_MspInit+0x2e>
 8003b94:	50000100 	.word	0x50000100
 8003b98:	2000068c 	.word	0x2000068c
 8003b9c:	40021000 	.word	0x40021000
 8003ba0:	48000400 	.word	0x48000400
 8003ba4:	48000800 	.word	0x48000800

08003ba8 <HAL_CORDIC_MspInit>:
* @param hcordic: CORDIC handle pointer
* @retval None
*/
void HAL_CORDIC_MspInit(CORDIC_HandleTypeDef* hcordic)
{
  if(hcordic->Instance==CORDIC)
 8003ba8:	4b0a      	ldr	r3, [pc, #40]	; (8003bd4 <HAL_CORDIC_MspInit+0x2c>)
 8003baa:	6802      	ldr	r2, [r0, #0]
 8003bac:	429a      	cmp	r2, r3
 8003bae:	d000      	beq.n	8003bb2 <HAL_CORDIC_MspInit+0xa>
 8003bb0:	4770      	bx	lr
  {
  /* USER CODE BEGIN CORDIC_MspInit 0 */

  /* USER CODE END CORDIC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CORDIC_CLK_ENABLE();
 8003bb2:	f8d3 2448 	ldr.w	r2, [r3, #1096]	; 0x448
 8003bb6:	f042 0208 	orr.w	r2, r2, #8
 8003bba:	f8c3 2448 	str.w	r2, [r3, #1096]	; 0x448
 8003bbe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
{
 8003bc2:	b082      	sub	sp, #8
    __HAL_RCC_CORDIC_CLK_ENABLE();
 8003bc4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003bc6:	f003 0308 	and.w	r3, r3, #8
 8003bca:	9301      	str	r3, [sp, #4]
 8003bcc:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN CORDIC_MspInit 1 */

  /* USER CODE END CORDIC_MspInit 1 */
  }

}
 8003bce:	b002      	add	sp, #8
 8003bd0:	4770      	bx	lr
 8003bd2:	bf00      	nop
 8003bd4:	40020c00 	.word	0x40020c00

08003bd8 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8003bd8:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hdac->Instance==DAC1)
 8003bda:	6801      	ldr	r1, [r0, #0]
 8003bdc:	4a16      	ldr	r2, [pc, #88]	; (8003c38 <HAL_DAC_MspInit+0x60>)
{
 8003bde:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003be0:	2300      	movs	r3, #0
  if(hdac->Instance==DAC1)
 8003be2:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003be4:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8003be8:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8003bec:	9306      	str	r3, [sp, #24]
  if(hdac->Instance==DAC1)
 8003bee:	d001      	beq.n	8003bf4 <HAL_DAC_MspInit+0x1c>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8003bf0:	b008      	add	sp, #32
 8003bf2:	bd10      	pop	{r4, pc}
    __HAL_RCC_DAC1_CLK_ENABLE();
 8003bf4:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 8003bf8:	f502 3202 	add.w	r2, r2, #133120	; 0x20800
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003bfc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    __HAL_RCC_DAC1_CLK_ENABLE();
 8003c00:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 8003c02:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 8003c06:	64d1      	str	r1, [r2, #76]	; 0x4c
 8003c08:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 8003c0a:	f401 3180 	and.w	r1, r1, #65536	; 0x10000
 8003c0e:	9100      	str	r1, [sp, #0]
 8003c10:	9900      	ldr	r1, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c12:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 8003c14:	f041 0101 	orr.w	r1, r1, #1
 8003c18:	64d1      	str	r1, [r2, #76]	; 0x4c
 8003c1a:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c1c:	9304      	str	r3, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c1e:	f002 0201 	and.w	r2, r2, #1
 8003c22:	9201      	str	r2, [sp, #4]
    GPIO_InitStruct.Pin = DBG_DAC_CH1_Pin|DBG_DAC_CH2_Pin;
 8003c24:	2303      	movs	r3, #3
 8003c26:	2230      	movs	r2, #48	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c28:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = DBG_DAC_CH1_Pin|DBG_DAC_CH2_Pin;
 8003c2a:	e9cd 2302 	strd	r2, r3, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c2e:	9c01      	ldr	r4, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c30:	f001 fbe0 	bl	80053f4 <HAL_GPIO_Init>
}
 8003c34:	b008      	add	sp, #32
 8003c36:	bd10      	pop	{r4, pc}
 8003c38:	50000800 	.word	0x50000800

08003c3c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003c3c:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hi2c->Instance==I2C3)
 8003c3e:	6801      	ldr	r1, [r0, #0]
 8003c40:	4a17      	ldr	r2, [pc, #92]	; (8003ca0 <HAL_I2C_MspInit+0x64>)
{
 8003c42:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c44:	2300      	movs	r3, #0
  if(hi2c->Instance==I2C3)
 8003c46:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c48:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8003c4c:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8003c50:	9306      	str	r3, [sp, #24]
  if(hi2c->Instance==I2C3)
 8003c52:	d001      	beq.n	8003c58 <HAL_I2C_MspInit+0x1c>
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8003c54:	b008      	add	sp, #32
 8003c56:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003c58:	4c12      	ldr	r4, [pc, #72]	; (8003ca4 <HAL_I2C_MspInit+0x68>)
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003c5a:	4813      	ldr	r0, [pc, #76]	; (8003ca8 <HAL_I2C_MspInit+0x6c>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003c5c:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8003c5e:	f043 0304 	orr.w	r3, r3, #4
 8003c62:	64e3      	str	r3, [r4, #76]	; 0x4c
 8003c64:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8003c66:	f003 0304 	and.w	r3, r3, #4
 8003c6a:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Pin = GD_SCL_Pin|GD_SDA_Pin;
 8003c6c:	f44f 7240 	mov.w	r2, #768	; 0x300
 8003c70:	2312      	movs	r3, #18
 8003c72:	e9cd 2302 	strd	r2, r3, [sp, #8]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003c76:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = GD_SCL_Pin|GD_SDA_Pin;
 8003c78:	2200      	movs	r2, #0
 8003c7a:	2300      	movs	r3, #0
    GPIO_InitStruct.Alternate = GPIO_AF8_I2C3;
 8003c7c:	2508      	movs	r5, #8
    GPIO_InitStruct.Pin = GD_SCL_Pin|GD_SDA_Pin;
 8003c7e:	e9cd 2304 	strd	r2, r3, [sp, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003c82:	9e00      	ldr	r6, [sp, #0]
    GPIO_InitStruct.Alternate = GPIO_AF8_I2C3;
 8003c84:	9506      	str	r5, [sp, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003c86:	f001 fbb5 	bl	80053f4 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8003c8a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003c8c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003c90:	65a3      	str	r3, [r4, #88]	; 0x58
 8003c92:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003c94:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003c98:	9301      	str	r3, [sp, #4]
 8003c9a:	9b01      	ldr	r3, [sp, #4]
}
 8003c9c:	b008      	add	sp, #32
 8003c9e:	bd70      	pop	{r4, r5, r6, pc}
 8003ca0:	40007800 	.word	0x40007800
 8003ca4:	40021000 	.word	0x40021000
 8003ca8:	48000800 	.word	0x48000800

08003cac <HAL_OPAMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hopamp: OPAMP handle pointer
* @retval None
*/
void HAL_OPAMP_MspInit(OPAMP_HandleTypeDef* hopamp)
{
 8003cac:	b530      	push	{r4, r5, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hopamp->Instance==OPAMP1)
 8003cae:	6803      	ldr	r3, [r0, #0]
 8003cb0:	4a2f      	ldr	r2, [pc, #188]	; (8003d70 <HAL_OPAMP_MspInit+0xc4>)
{
 8003cb2:	b08b      	sub	sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003cb4:	2400      	movs	r4, #0
  if(hopamp->Instance==OPAMP1)
 8003cb6:	4293      	cmp	r3, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003cb8:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8003cbc:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8003cc0:	9408      	str	r4, [sp, #32]
  if(hopamp->Instance==OPAMP1)
 8003cc2:	d004      	beq.n	8003cce <HAL_OPAMP_MspInit+0x22>

  /* USER CODE BEGIN OPAMP1_MspInit 1 */

  /* USER CODE END OPAMP1_MspInit 1 */
  }
  else if(hopamp->Instance==OPAMP2)
 8003cc4:	4a2b      	ldr	r2, [pc, #172]	; (8003d74 <HAL_OPAMP_MspInit+0xc8>)
 8003cc6:	4293      	cmp	r3, r2
 8003cc8:	d017      	beq.n	8003cfa <HAL_OPAMP_MspInit+0x4e>
  /* USER CODE BEGIN OPAMP2_MspInit 1 */

  /* USER CODE END OPAMP2_MspInit 1 */
  }

}
 8003cca:	b00b      	add	sp, #44	; 0x2c
 8003ccc:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003cce:	4b2a      	ldr	r3, [pc, #168]	; (8003d78 <HAL_OPAMP_MspInit+0xcc>)
 8003cd0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003cd2:	f042 0201 	orr.w	r2, r2, #1
 8003cd6:	64da      	str	r2, [r3, #76]	; 0x4c
 8003cd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cda:	9406      	str	r4, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003cdc:	f003 0301 	and.w	r3, r3, #1
 8003ce0:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_U_Pin|M1_OPAMP1_OUT_Pin|M1_OPAMP1_EXT_GAIN_Pin;
 8003ce2:	220e      	movs	r2, #14
 8003ce4:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ce6:	a904      	add	r1, sp, #16
 8003ce8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_U_Pin|M1_OPAMP1_OUT_Pin|M1_OPAMP1_EXT_GAIN_Pin;
 8003cec:	e9cd 2304 	strd	r2, r3, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003cf0:	9c00      	ldr	r4, [sp, #0]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003cf2:	f001 fb7f 	bl	80053f4 <HAL_GPIO_Init>
}
 8003cf6:	b00b      	add	sp, #44	; 0x2c
 8003cf8:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003cfa:	4b1f      	ldr	r3, [pc, #124]	; (8003d78 <HAL_OPAMP_MspInit+0xcc>)
 8003cfc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003cfe:	f042 0201 	orr.w	r2, r2, #1
 8003d02:	64da      	str	r2, [r3, #76]	; 0x4c
 8003d04:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003d06:	f002 0201 	and.w	r2, r2, #1
 8003d0a:	9201      	str	r2, [sp, #4]
 8003d0c:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003d0e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003d10:	f042 0204 	orr.w	r2, r2, #4
 8003d14:	64da      	str	r2, [r3, #76]	; 0x4c
 8003d16:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003d18:	f002 0204 	and.w	r2, r2, #4
 8003d1c:	9202      	str	r2, [sp, #8]
 8003d1e:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d20:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003d22:	f042 0202 	orr.w	r2, r2, #2
 8003d26:	64da      	str	r2, [r3, #76]	; 0x4c
 8003d28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d2a:	9406      	str	r4, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d2c:	f003 0302 	and.w	r3, r3, #2
 8003d30:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = M1_OPAMP2_OUT_Pin|M1_CURR_SHUNT_V_Pin;
 8003d32:	22c0      	movs	r2, #192	; 0xc0
 8003d34:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d36:	a904      	add	r1, sp, #16
 8003d38:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = M1_OPAMP2_OUT_Pin|M1_CURR_SHUNT_V_Pin;
 8003d3c:	e9cd 2304 	strd	r2, r3, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d40:	9d03      	ldr	r5, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d42:	f001 fb57 	bl	80053f4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M1_OPAMP2_EXT_GAIN_Pin;
 8003d46:	2220      	movs	r2, #32
 8003d48:	2303      	movs	r3, #3
    HAL_GPIO_Init(M1_OPAMP2_EXT_GAIN_GPIO_Port, &GPIO_InitStruct);
 8003d4a:	a904      	add	r1, sp, #16
 8003d4c:	480b      	ldr	r0, [pc, #44]	; (8003d7c <HAL_OPAMP_MspInit+0xd0>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d4e:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Pin = M1_OPAMP2_EXT_GAIN_Pin;
 8003d50:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(M1_OPAMP2_EXT_GAIN_GPIO_Port, &GPIO_InitStruct);
 8003d54:	f001 fb4e 	bl	80053f4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_W_Pin;
 8003d58:	2201      	movs	r2, #1
 8003d5a:	2303      	movs	r3, #3
    HAL_GPIO_Init(M1_CURR_SHUNT_W_GPIO_Port, &GPIO_InitStruct);
 8003d5c:	4808      	ldr	r0, [pc, #32]	; (8003d80 <HAL_OPAMP_MspInit+0xd4>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d5e:	9406      	str	r4, [sp, #24]
    HAL_GPIO_Init(M1_CURR_SHUNT_W_GPIO_Port, &GPIO_InitStruct);
 8003d60:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_W_Pin;
 8003d62:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(M1_CURR_SHUNT_W_GPIO_Port, &GPIO_InitStruct);
 8003d66:	f001 fb45 	bl	80053f4 <HAL_GPIO_Init>
}
 8003d6a:	b00b      	add	sp, #44	; 0x2c
 8003d6c:	bd30      	pop	{r4, r5, pc}
 8003d6e:	bf00      	nop
 8003d70:	40010300 	.word	0x40010300
 8003d74:	40010304 	.word	0x40010304
 8003d78:	40021000 	.word	0x40021000
 8003d7c:	48000800 	.word	0x48000800
 8003d80:	48000400 	.word	0x48000400

08003d84 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM1)
 8003d84:	4b09      	ldr	r3, [pc, #36]	; (8003dac <HAL_TIM_Base_MspInit+0x28>)
 8003d86:	6802      	ldr	r2, [r0, #0]
 8003d88:	429a      	cmp	r2, r3
 8003d8a:	d000      	beq.n	8003d8e <HAL_TIM_Base_MspInit+0xa>
 8003d8c:	4770      	bx	lr
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003d8e:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
{
 8003d92:	b082      	sub	sp, #8
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003d94:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003d96:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003d9a:	661a      	str	r2, [r3, #96]	; 0x60
 8003d9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003d9e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003da2:	9301      	str	r3, [sp, #4]
 8003da4:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8003da6:	b002      	add	sp, #8
 8003da8:	4770      	bx	lr
 8003daa:	bf00      	nop
 8003dac:	40012c00 	.word	0x40012c00

08003db0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003db0:	b530      	push	{r4, r5, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim->Instance==TIM1)
 8003db2:	6801      	ldr	r1, [r0, #0]
 8003db4:	4a14      	ldr	r2, [pc, #80]	; (8003e08 <HAL_TIM_MspPostInit+0x58>)
{
 8003db6:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003db8:	2300      	movs	r3, #0
  if(htim->Instance==TIM1)
 8003dba:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003dbc:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8003dc0:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8003dc4:	9306      	str	r3, [sp, #24]
  if(htim->Instance==TIM1)
 8003dc6:	d001      	beq.n	8003dcc <HAL_TIM_MspPostInit+0x1c>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8003dc8:	b009      	add	sp, #36	; 0x24
 8003dca:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003dcc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003dd0:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003dd4:	480d      	ldr	r0, [pc, #52]	; (8003e0c <HAL_TIM_MspPostInit+0x5c>)
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003dd6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003dd8:	f042 0210 	orr.w	r2, r2, #16
 8003ddc:	64da      	str	r2, [r3, #76]	; 0x4c
 8003dde:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003de0:	f003 0310 	and.w	r3, r3, #16
 8003de4:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8003de6:	2302      	movs	r3, #2
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003de8:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8003dea:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin|M1_PWM_UH_Pin|M1_PWM_VL_Pin|M1_PWM_VH_Pin
 8003dec:	2202      	movs	r2, #2
 8003dee:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003df0:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin|M1_PWM_UH_Pin|M1_PWM_VL_Pin|M1_PWM_VH_Pin
 8003df2:	f44f 547c 	mov.w	r4, #16128	; 0x3f00
 8003df6:	2502      	movs	r5, #2
 8003df8:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8003dfc:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003e00:	f001 faf8 	bl	80053f4 <HAL_GPIO_Init>
}
 8003e04:	b009      	add	sp, #36	; 0x24
 8003e06:	bd30      	pop	{r4, r5, pc}
 8003e08:	40012c00 	.word	0x40012c00
 8003e0c:	48001000 	.word	0x48001000

08003e10 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003e10:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(huart->Instance==USART1)
 8003e12:	6802      	ldr	r2, [r0, #0]
 8003e14:	4b30      	ldr	r3, [pc, #192]	; (8003ed8 <HAL_UART_MspInit+0xc8>)
{
 8003e16:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e18:	2400      	movs	r4, #0
  if(huart->Instance==USART1)
 8003e1a:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e1c:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8003e20:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8003e24:	9406      	str	r4, [sp, #24]
  if(huart->Instance==USART1)
 8003e26:	d001      	beq.n	8003e2c <HAL_UART_MspInit+0x1c>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8003e28:	b008      	add	sp, #32
 8003e2a:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 8003e2c:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
    hdma_usart1_rx.Instance = DMA1_Channel2;
 8003e30:	4e2a      	ldr	r6, [pc, #168]	; (8003edc <HAL_UART_MspInit+0xcc>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8003e32:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003e34:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003e38:	661a      	str	r2, [r3, #96]	; 0x60
 8003e3a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003e3c:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8003e40:	9200      	str	r2, [sp, #0]
 8003e42:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e44:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003e46:	f042 0201 	orr.w	r2, r2, #1
 8003e4a:	64da      	str	r2, [r3, #76]	; 0x4c
 8003e4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e4e:	f003 0301 	and.w	r3, r3, #1
 8003e52:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 8003e54:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 8003e58:	2302      	movs	r3, #2
 8003e5a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003e5e:	2200      	movs	r2, #0
 8003e60:	2300      	movs	r3, #0
 8003e62:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e66:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003e68:	2307      	movs	r3, #7
 8003e6a:	4605      	mov	r5, r0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e6c:	9801      	ldr	r0, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003e6e:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e70:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003e74:	f001 fabe 	bl	80053f4 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA1_Channel2;
 8003e78:	4919      	ldr	r1, [pc, #100]	; (8003ee0 <HAL_UART_MspInit+0xd0>)
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003e7a:	60b4      	str	r4, [r6, #8]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8003e7c:	2218      	movs	r2, #24
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003e7e:	2380      	movs	r3, #128	; 0x80
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003e80:	4630      	mov	r0, r6
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003e82:	e9c6 4405 	strd	r4, r4, [r6, #20]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003e86:	e9c6 4407 	strd	r4, r4, [r6, #28]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8003e8a:	e9c6 1200 	strd	r1, r2, [r6]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003e8e:	60f4      	str	r4, [r6, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003e90:	6133      	str	r3, [r6, #16]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003e92:	f001 fa17 	bl	80052c4 <HAL_DMA_Init>
 8003e96:	b9c0      	cbnz	r0, 8003eca <HAL_UART_MspInit+0xba>
    hdma_usart1_tx.Instance = DMA1_Channel3;
 8003e98:	4c12      	ldr	r4, [pc, #72]	; (8003ee4 <HAL_UART_MspInit+0xd4>)
 8003e9a:	4813      	ldr	r0, [pc, #76]	; (8003ee8 <HAL_UART_MspInit+0xd8>)
 8003e9c:	6020      	str	r0, [r4, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8003e9e:	2319      	movs	r3, #25
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003ea0:	2110      	movs	r1, #16
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003ea2:	2280      	movs	r2, #128	; 0x80
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8003ea4:	6063      	str	r3, [r4, #4]
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8003ea6:	67ee      	str	r6, [r5, #124]	; 0x7c
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003ea8:	2300      	movs	r3, #0
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8003eaa:	4620      	mov	r0, r4
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003eac:	e9c4 3203 	strd	r3, r2, [r4, #12]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003eb0:	e9c4 3305 	strd	r3, r3, [r4, #20]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003eb4:	e9c4 3307 	strd	r3, r3, [r4, #28]
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8003eb8:	62b5      	str	r5, [r6, #40]	; 0x28
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003eba:	60a1      	str	r1, [r4, #8]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8003ebc:	f001 fa02 	bl	80052c4 <HAL_DMA_Init>
 8003ec0:	b930      	cbnz	r0, 8003ed0 <HAL_UART_MspInit+0xc0>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8003ec2:	67ac      	str	r4, [r5, #120]	; 0x78
 8003ec4:	62a5      	str	r5, [r4, #40]	; 0x28
}
 8003ec6:	b008      	add	sp, #32
 8003ec8:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 8003eca:	f7fd fa41 	bl	8001350 <Error_Handler>
 8003ece:	e7e3      	b.n	8003e98 <HAL_UART_MspInit+0x88>
      Error_Handler();
 8003ed0:	f7fd fa3e 	bl	8001350 <Error_Handler>
 8003ed4:	e7f5      	b.n	8003ec2 <HAL_UART_MspInit+0xb2>
 8003ed6:	bf00      	nop
 8003ed8:	40013800 	.word	0x40013800
 8003edc:	200008b0 	.word	0x200008b0
 8003ee0:	4002001c 	.word	0x4002001c
 8003ee4:	200007e4 	.word	0x200007e4
 8003ee8:	40020030 	.word	0x40020030

08003eec <ADC1_2_IRQHandler>:
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOS);
 8003eec:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003ef0:	2240      	movs	r2, #64	; 0x40
 8003ef2:	601a      	str	r2, [r3, #0]
  /* USER CODE END ADC1_2_IRQn 0 */

  // Clear Flags M1
  LL_ADC_ClearFlag_JEOS( ADC1 );

  TSK_HighFrequencyTask();
 8003ef4:	f7fd bee8 	b.w	8001cc8 <TSK_HighFrequencyTask>

08003ef8 <TIM1_UP_TIM16_IRQHandler>:
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8003ef8:	4b03      	ldr	r3, [pc, #12]	; (8003f08 <TIM1_UP_TIM16_IRQHandler+0x10>)
 /* USER CODE BEGIN TIMx_UP_M1_IRQn 0 */

 /* USER CODE END  TIMx_UP_M1_IRQn 0 */

    LL_TIM_ClearFlag_UPDATE(TIM1);
    R3_2_TIMx_UP_IRQHandler(&PWM_Handle_M1);
 8003efa:	4804      	ldr	r0, [pc, #16]	; (8003f0c <TIM1_UP_TIM16_IRQHandler+0x14>)
 8003efc:	f06f 0201 	mvn.w	r2, #1
 8003f00:	611a      	str	r2, [r3, #16]
 8003f02:	f004 bdaf 	b.w	8008a64 <R3_2_TIMx_UP_IRQHandler>
 8003f06:	bf00      	nop
 8003f08:	40012c00 	.word	0x40012c00
 8003f0c:	20000274 	.word	0x20000274

08003f10 <TIM1_BRK_TIM15_IRQHandler>:

 /* USER CODE END  TIMx_UP_M1_IRQn 1 */
}

void TIMx_BRK_M1_IRQHandler(void)
{
 8003f10:	b508      	push	{r3, lr}
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_BRK(TIM_TypeDef *TIMx)
{
  return ((READ_BIT(TIMx->SR, TIM_SR_BIF) == (TIM_SR_BIF)) ? 1UL : 0UL);
 8003f12:	4b0c      	ldr	r3, [pc, #48]	; (8003f44 <TIM1_BRK_TIM15_IRQHandler+0x34>)
 8003f14:	691a      	ldr	r2, [r3, #16]
 8003f16:	0611      	lsls	r1, r2, #24
 8003f18:	d505      	bpl.n	8003f26 <TIM1_BRK_TIM15_IRQHandler+0x16>
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 8003f1a:	f06f 0280 	mvn.w	r2, #128	; 0x80

  /* USER CODE END TIMx_BRK_M1_IRQn 0 */
  if (LL_TIM_IsActiveFlag_BRK(TIM1))
  {
    LL_TIM_ClearFlag_BRK(TIM1);
    R3_2_BRK_IRQHandler(&PWM_Handle_M1);
 8003f1e:	480a      	ldr	r0, [pc, #40]	; (8003f48 <TIM1_BRK_TIM15_IRQHandler+0x38>)
 8003f20:	611a      	str	r2, [r3, #16]
 8003f22:	f004 fe03 	bl	8008b2c <R3_2_BRK_IRQHandler>
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_BRK2(TIM_TypeDef *TIMx)
{
  return ((READ_BIT(TIMx->SR, TIM_SR_B2IF) == (TIM_SR_B2IF)) ? 1UL : 0UL);
 8003f26:	4b07      	ldr	r3, [pc, #28]	; (8003f44 <TIM1_BRK_TIM15_IRQHandler+0x34>)
 8003f28:	691a      	ldr	r2, [r3, #16]
 8003f2a:	05d2      	lsls	r2, r2, #23
 8003f2c:	d505      	bpl.n	8003f3a <TIM1_BRK_TIM15_IRQHandler+0x2a>
  WRITE_REG(TIMx->SR, ~(TIM_SR_B2IF));
 8003f2e:	f46f 7280 	mvn.w	r2, #256	; 0x100
  }
  if (LL_TIM_IsActiveFlag_BRK2(TIM1))
  {
    LL_TIM_ClearFlag_BRK2(TIM1);
    R3_2_BRK2_IRQHandler(&PWM_Handle_M1);
 8003f32:	4805      	ldr	r0, [pc, #20]	; (8003f48 <TIM1_BRK_TIM15_IRQHandler+0x38>)
 8003f34:	611a      	str	r2, [r3, #16]
 8003f36:	f004 fdd7 	bl	8008ae8 <R3_2_BRK2_IRQHandler>
  MC_Scheduler();

  /* USER CODE BEGIN TIMx_BRK_M1_IRQn 1 */

  /* USER CODE END TIMx_BRK_M1_IRQn 1 */
}
 8003f3a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  MC_Scheduler();
 8003f3e:	f7fd be7b 	b.w	8001c38 <MC_Scheduler>
 8003f42:	bf00      	nop
 8003f44:	40012c00 	.word	0x40012c00
 8003f48:	20000274 	.word	0x20000274

08003f4c <DMA1_Channel2_IRQHandler>:
  WRITE_REG (DMAx->IFCR, DMA_IFCR_CTCIF1 << ((Channel-LL_DMA_CHANNEL_1)<<2));
}

__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC(DMA_TypeDef *DMAx, uint32_t Channel )
{
  return ((READ_BIT(DMAx->ISR, (DMA_ISR_TCIF1 << ((Channel-LL_DMA_CHANNEL_1)<<2) )) == (DMA_ISR_TCIF1 << ((Channel-LL_DMA_CHANNEL_1)<<2))) ? 1UL : 0UL);
 8003f4c:	4b04      	ldr	r3, [pc, #16]	; (8003f60 <DMA1_Channel2_IRQHandler+0x14>)
 8003f4e:	681a      	ldr	r2, [r3, #0]
 8003f50:	0692      	lsls	r2, r2, #26
 8003f52:	d400      	bmi.n	8003f56 <DMA1_Channel2_IRQHandler+0xa>
  }
  /* USER CODE BEGIN MCP_RX_IRQHandler_A 1 */

  /* USER CODE BEGIN MCP_RX_IRQHandler_A 1 */

}
 8003f54:	4770      	bx	lr
  WRITE_REG (DMAx->IFCR, DMA_IFCR_CTCIF1 << ((Channel-LL_DMA_CHANNEL_1)<<2));
 8003f56:	2220      	movs	r2, #32
    ASPEP_HWDataReceivedIT (&aspepOverUartA);
 8003f58:	4802      	ldr	r0, [pc, #8]	; (8003f64 <DMA1_Channel2_IRQHandler+0x18>)
 8003f5a:	605a      	str	r2, [r3, #4]
 8003f5c:	f7fc be06 	b.w	8000b6c <ASPEP_HWDataReceivedIT>
 8003f60:	40020000 	.word	0x40020000
 8003f64:	200005d8 	.word	0x200005d8

08003f68 <USART1_IRQHandler>:
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC)) ? 1UL : 0UL);
 8003f68:	4b25      	ldr	r3, [pc, #148]	; (8004000 <USART1_IRQHandler+0x98>)
 8003f6a:	69da      	ldr	r2, [r3, #28]
 8003f6c:	0650      	lsls	r0, r2, #25
  * @brief  This function handles USART interrupt request.
  * @param  None
  * @retval None
  */
void USARTA_IRQHandler(void)
{
 8003f6e:	b510      	push	{r4, lr}
 8003f70:	d509      	bpl.n	8003f86 <USART1_IRQHandler+0x1e>
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
  uint32_t dma_base_addr = (uint32_t)DMAx;
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 8003f72:	4924      	ldr	r1, [pc, #144]	; (8004004 <USART1_IRQHandler+0x9c>)
    /* Disable the DMA channel to prepare the next chunck of data*/
    LL_DMA_DisableChannel( DMA_TX_A, DMACH_TX_A );
    LL_USART_ClearFlag_TC (USARTA);
    /* Data Sent by UART*/
    /* Need to free the buffer, and to check pending transfer*/
    ASPEP_HWDataTransmittedIT (&aspepOverUartA);
 8003f74:	4824      	ldr	r0, [pc, #144]	; (8004008 <USART1_IRQHandler+0xa0>)
 8003f76:	680a      	ldr	r2, [r1, #0]
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_TC(USART_TypeDef *USARTx)
{
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8003f78:	2440      	movs	r4, #64	; 0x40
 8003f7a:	f022 0201 	bic.w	r2, r2, #1
 8003f7e:	600a      	str	r2, [r1, #0]
 8003f80:	621c      	str	r4, [r3, #32]
 8003f82:	f7fc fc4d 	bl	8000820 <ASPEP_HWDataTransmittedIT>
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 8003f86:	4b1e      	ldr	r3, [pc, #120]	; (8004000 <USART1_IRQHandler+0x98>)
 8003f88:	69da      	ldr	r2, [r3, #28]
 8003f8a:	0711      	lsls	r1, r2, #28
 8003f8c:	d402      	bmi.n	8003f94 <USART1_IRQHandler+0x2c>
  return ((READ_BIT(USARTx->ISR, USART_ISR_FE) == (USART_ISR_FE)) ? 1UL : 0UL);
 8003f8e:	69da      	ldr	r2, [r3, #28]
 8003f90:	0792      	lsls	r2, r2, #30
 8003f92:	d52c      	bpl.n	8003fee <USART1_IRQHandler+0x86>
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_ERROR(USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->CR3, USART_CR3_EIE) == (USART_CR3_EIE)) ? 1UL : 0UL);
 8003f94:	4b1a      	ldr	r3, [pc, #104]	; (8004000 <USART1_IRQHandler+0x98>)
 8003f96:	689a      	ldr	r2, [r3, #8]
   // LL_GPIO_ResetOutputPin( GPIOC , LL_GPIO_PIN_6  );
  }
  if ( (LL_USART_IsActiveFlag_ORE (USARTA) || LL_USART_IsActiveFlag_FE (USARTA) || LL_USART_IsActiveFlag_NE (USARTA))
        && LL_USART_IsEnabledIT_ERROR (USARTA) )
 8003f98:	07d0      	lsls	r0, r2, #31
 8003f9a:	d41d      	bmi.n	8003fd8 <USART1_IRQHandler+0x70>
  return ((READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE)) ? 1UL : 0UL);
 8003f9c:	4b18      	ldr	r3, [pc, #96]	; (8004000 <USART1_IRQHandler+0x98>)
 8003f9e:	69da      	ldr	r2, [r3, #28]
 8003fa0:	06d1      	lsls	r1, r2, #27
 8003fa2:	d518      	bpl.n	8003fd6 <USART1_IRQHandler+0x6e>
  return ((READ_BIT(USARTx->CR1, USART_CR1_IDLEIE) == (USART_CR1_IDLEIE)) ? 1UL : 0UL);
 8003fa4:	681a      	ldr	r2, [r3, #0]
 8003fa6:	06d2      	lsls	r2, r2, #27
 8003fa8:	d515      	bpl.n	8003fd6 <USART1_IRQHandler+0x6e>
  CLEAR_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 8003faa:	681a      	ldr	r2, [r3, #0]
    /* To be sure we fetch the potential pendig data*/
    /* We disable the DMA request, Read the dummy data, endable back the DMA request */
    LL_USART_DisableDMAReq_RX (USARTA);
    LL_USART_ReceiveData8(USARTA);
    LL_USART_EnableDMAReq_RX (USARTA);
    ASPEP_HWDMAReset (&aspepOverUartA);
 8003fac:	4816      	ldr	r0, [pc, #88]	; (8004008 <USART1_IRQHandler+0xa0>)
 8003fae:	f022 0210 	bic.w	r2, r2, #16
 8003fb2:	601a      	str	r2, [r3, #0]
  SET_BIT(USARTx->CR3, USART_CR3_EIE);
 8003fb4:	689a      	ldr	r2, [r3, #8]
 8003fb6:	f042 0201 	orr.w	r2, r2, #1
 8003fba:	609a      	str	r2, [r3, #8]
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableDMAReq_RX(USART_TypeDef *USARTx)
{
  CLEAR_BIT(USARTx->CR3, USART_CR3_DMAR);
 8003fbc:	689a      	ldr	r2, [r3, #8]
 8003fbe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003fc2:	609a      	str	r2, [r3, #8]
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(USART_TypeDef *USARTx)
{
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 8003fc4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
  SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 8003fc6:	689a      	ldr	r2, [r3, #8]
 8003fc8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  }

  /* USER CODE BEGIN USARTA_IRQn 1 */

  /* USER CODE END USARTA_IRQn 1 */
}
 8003fcc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003fd0:	609a      	str	r2, [r3, #8]
    ASPEP_HWDMAReset (&aspepOverUartA);
 8003fd2:	f7fc be1b 	b.w	8000c0c <ASPEP_HWDMAReset>
}
 8003fd6:	bd10      	pop	{r4, pc}
    WRITE_REG(USARTA->ICR, USART_ICR_FECF|USART_ICR_ORECF|USART_ICR_NECF);
 8003fd8:	220e      	movs	r2, #14
 8003fda:	621a      	str	r2, [r3, #32]
  CLEAR_BIT(USARTx->CR3, USART_CR3_EIE);
 8003fdc:	689a      	ldr	r2, [r3, #8]
 8003fde:	f022 0201 	bic.w	r2, r2, #1
 8003fe2:	609a      	str	r2, [r3, #8]
  SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 8003fe4:	681a      	ldr	r2, [r3, #0]
 8003fe6:	f042 0210 	orr.w	r2, r2, #16
 8003fea:	601a      	str	r2, [r3, #0]
}
 8003fec:	e7d6      	b.n	8003f9c <USART1_IRQHandler+0x34>
  return ((READ_BIT(USARTx->ISR, USART_ISR_NE) == (USART_ISR_NE)) ? 1UL : 0UL);
 8003fee:	69db      	ldr	r3, [r3, #28]
 8003ff0:	075c      	lsls	r4, r3, #29
 8003ff2:	d5d3      	bpl.n	8003f9c <USART1_IRQHandler+0x34>
  return ((READ_BIT(USARTx->CR3, USART_CR3_EIE) == (USART_CR3_EIE)) ? 1UL : 0UL);
 8003ff4:	4b02      	ldr	r3, [pc, #8]	; (8004000 <USART1_IRQHandler+0x98>)
 8003ff6:	689a      	ldr	r2, [r3, #8]
        && LL_USART_IsEnabledIT_ERROR (USARTA) )
 8003ff8:	07d0      	lsls	r0, r2, #31
 8003ffa:	d5cf      	bpl.n	8003f9c <USART1_IRQHandler+0x34>
 8003ffc:	e7ec      	b.n	8003fd8 <USART1_IRQHandler+0x70>
 8003ffe:	bf00      	nop
 8004000:	40013800 	.word	0x40013800
 8004004:	40020030 	.word	0x40020030
 8004008:	200005d8 	.word	0x200005d8

0800400c <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 800400c:	b508      	push	{r3, lr}
 /* USER CODE BEGIN HardFault_IRQn 0 */

 /* USER CODE END HardFault_IRQn 0 */
  TSK_HardwareFaultTask();
 800400e:	f7fd ffab 	bl	8001f68 <TSK_HardwareFaultTask>

  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8004012:	e7fe      	b.n	8004012 <HardFault_Handler+0x6>

08004014 <SysTick_Handler>:
 /* USER CODE END HardFault_IRQn 1 */

}

void SysTick_Handler(void)
{
 8004014:	b510      	push	{r4, lr}
#ifdef MC_HAL_IS_USED
static uint8_t SystickDividerCounter = SYSTICK_DIVIDER;
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  if (SystickDividerCounter == SYSTICK_DIVIDER)
 8004016:	4c0a      	ldr	r4, [pc, #40]	; (8004040 <SysTick_Handler+0x2c>)
 8004018:	7823      	ldrb	r3, [r4, #0]
 800401a:	2b02      	cmp	r3, #2
 800401c:	d006      	beq.n	800402c <SysTick_Handler+0x18>
 800401e:	3301      	adds	r3, #1
 8004020:	b2db      	uxtb	r3, r3
  {
    HAL_IncTick();
    HAL_SYSTICK_IRQHandler();
    SystickDividerCounter = 0;
  }
  SystickDividerCounter ++;
 8004022:	7023      	strb	r3, [r4, #0]
  /* USER CODE END SysTick_IRQn 1 */
    MC_RunMotorControlTasks();

  /* USER CODE BEGIN SysTick_IRQn 2 */
  /* USER CODE END SysTick_IRQn 2 */
}
 8004024:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    MC_RunMotorControlTasks();
 8004028:	f7fd bf92 	b.w	8001f50 <MC_RunMotorControlTasks>
    HAL_IncTick();
 800402c:	f000 f8c0 	bl	80041b0 <HAL_IncTick>
    HAL_SYSTICK_IRQHandler();
 8004030:	f001 f84c 	bl	80050cc <HAL_SYSTICK_IRQHandler>
 8004034:	2301      	movs	r3, #1
  SystickDividerCounter ++;
 8004036:	7023      	strb	r3, [r4, #0]
}
 8004038:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    MC_RunMotorControlTasks();
 800403c:	f7fd bf88 	b.w	8001f50 <MC_RunMotorControlTasks>
 8004040:	20000654 	.word	0x20000654

08004044 <EXTI15_10_IRQHandler>:
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval @note This bit is set when the selected edge event arrives on the interrupt
  */
__STATIC_INLINE uint32_t LL_EXTI_ReadFlag_0_31(uint32_t ExtiLine)
{
  return (uint32_t)(READ_BIT(EXTI->PR1, ExtiLine));
 8004044:	4b04      	ldr	r3, [pc, #16]	; (8004058 <EXTI15_10_IRQHandler+0x14>)
 8004046:	695a      	ldr	r2, [r3, #20]
  * @brief  This function handles Button IRQ on PIN PB10.
  */
void EXTI15_10_IRQHandler (void)
{
	/* USER CODE BEGIN START_STOP_BTN */
  if ( LL_EXTI_ReadFlag_0_31(LL_EXTI_LINE_10) )
 8004048:	0552      	lsls	r2, r2, #21
 800404a:	d400      	bmi.n	800404e <EXTI15_10_IRQHandler+0xa>
  {
    LL_EXTI_ClearFlag_0_31 (LL_EXTI_LINE_10);
    UI_HandleStartStopButton_cb ();
  }

}
 800404c:	4770      	bx	lr
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
  WRITE_REG(EXTI->PR1, ExtiLine);
 800404e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004052:	615a      	str	r2, [r3, #20]
    UI_HandleStartStopButton_cb ();
 8004054:	f7fd bf98 	b.w	8001f88 <UI_HandleStartStopButton_cb>
 8004058:	40010400 	.word	0x40010400

0800405c <UASPEP_INIT>:
}

void UASPEP_DAMCONFIG_TX (UASPEP_Handle_t *pHandle)
{
/* Enable DMA UART */
 LL_USART_ClearFlag_TC (pHandle->USARTx);
 800405c:	6803      	ldr	r3, [r0, #0]
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
  uint32_t dma_base_addr = (uint32_t)DMAx;
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_TCIE);
 800405e:	f8d0 c00c 	ldr.w	ip, [r0, #12]
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8004062:	2140      	movs	r1, #64	; 0x40
{
 8004064:	b4f0      	push	{r4, r5, r6, r7}
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, PeriphAddress);
 8004066:	6906      	ldr	r6, [r0, #16]
 8004068:	6219      	str	r1, [r3, #32]
  SET_BIT(USARTx->CR1, USART_CR1_TCIE);
 800406a:	681a      	ldr	r2, [r3, #0]
 800406c:	4c11      	ldr	r4, [pc, #68]	; (80040b4 <UASPEP_INIT+0x58>)
 800406e:	6885      	ldr	r5, [r0, #8]
 8004070:	5da7      	ldrb	r7, [r4, r6]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_TCIE);
 8004072:	f814 400c 	ldrb.w	r4, [r4, ip]
 8004076:	430a      	orrs	r2, r1
 8004078:	601a      	str	r2, [r3, #0]
  SET_BIT(USARTx->CR3, USART_CR3_DMAT);
 800407a:	689e      	ldr	r6, [r3, #8]
 800407c:	6842      	ldr	r2, [r0, #4]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, PeriphAddress);
 800407e:	19e8      	adds	r0, r5, r7
 8004080:	f046 0580 	orr.w	r5, r6, #128	; 0x80
/* Enable DMA UART to start the TX request */
 LL_USART_EnableDMAReq_TX (pHandle->USARTx);

/* Write the USART_TDR register address in the DMA control register to configure it as
the destination of the transfer. */
  LL_DMA_SetPeriphAddress ( pHandle->txDMA, pHandle->txChannel , ( uint32_t ) &pHandle->USARTx->TDR );
 8004084:	f103 0628 	add.w	r6, r3, #40	; 0x28
 8004088:	609d      	str	r5, [r3, #8]
 800408a:	6086      	str	r6, [r0, #8]
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 800408c:	6219      	str	r1, [r3, #32]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_TCIE);
 800408e:	5910      	ldr	r0, [r2, r4]
 8004090:	f040 0002 	orr.w	r0, r0, #2
 8004094:	5110      	str	r0, [r2, r4]
  SET_BIT(USARTx->CR3, USART_CR3_EIE);
 8004096:	6898      	ldr	r0, [r3, #8]
 8004098:	4422      	add	r2, r4
 800409a:	f040 0001 	orr.w	r0, r0, #1
  /* Enable Error interrupt (EIE) to unmask Overrun interrupt */
 LL_USART_EnableIT_ERROR (pHandle->USARTx);

/* Write the USART_RDR register address in the DMA control register to configure it as
the source of the transfer. */
 LL_DMA_SetPeriphAddress ( pHandle->rxDMA, pHandle->rxChannel , ( uint32_t ) &pHandle->USARTx->RDR );
 800409e:	f103 0424 	add.w	r4, r3, #36	; 0x24
 80040a2:	6098      	str	r0, [r3, #8]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, PeriphAddress);
 80040a4:	6094      	str	r4, [r2, #8]
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 80040a6:	6219      	str	r1, [r3, #32]
  SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 80040a8:	689a      	ldr	r2, [r3, #8]
 80040aa:	430a      	orrs	r2, r1
}
 80040ac:	bcf0      	pop	{r4, r5, r6, r7}
 80040ae:	609a      	str	r2, [r3, #8]
 80040b0:	4770      	bx	lr
 80040b2:	bf00      	nop
 80040b4:	0800a560 	.word	0x0800a560

080040b8 <UASPEP_SEND_PACKET>:

 LL_USART_EnableDMAReq_RX (pHandle->USARTx);
}

bool UASPEP_SEND_PACKET (void *pHWHandle, void *data, uint16_t length)
{
 80040b8:	b430      	push	{r4, r5}
  return ((READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 80040ba:	6903      	ldr	r3, [r0, #16]
 80040bc:	4c0b      	ldr	r4, [pc, #44]	; (80040ec <UASPEP_SEND_PACKET+0x34>)
 80040be:	6880      	ldr	r0, [r0, #8]
 80040c0:	5ce3      	ldrb	r3, [r4, r3]
 80040c2:	58c4      	ldr	r4, [r0, r3]
  UASPEP_Handle_t *pHandle = (UASPEP_Handle_t *) pHWHandle;
  bool result;
  if ( LL_DMA_IsEnabledChannel (pHandle->txDMA, pHandle->txChannel) )
 80040c4:	07e4      	lsls	r4, r4, #31
 80040c6:	eb00 0503 	add.w	r5, r0, r3
 80040ca:	d40c      	bmi.n	80040e6 <UASPEP_SEND_PACKET+0x2e>
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, MemoryAddress);
 80040cc:	60e9      	str	r1, [r5, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CNDTR,
 80040ce:	6869      	ldr	r1, [r5, #4]
 80040d0:	0c09      	lsrs	r1, r1, #16
 80040d2:	0409      	lsls	r1, r1, #16
 80040d4:	430a      	orrs	r2, r1
 80040d6:	606a      	str	r2, [r5, #4]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 80040d8:	58c2      	ldr	r2, [r0, r3]
 80040da:	f042 0201 	orr.w	r2, r2, #1
 80040de:	50c2      	str	r2, [r0, r3]
    LL_DMA_SetDataLength( pHandle->txDMA, pHandle->txChannel, length );
    LL_DMA_EnableChannel( pHandle->txDMA, pHandle->txChannel );
   result = true;
  }
  return result;
}
 80040e0:	bc30      	pop	{r4, r5}
   result = true;
 80040e2:	2001      	movs	r0, #1
}
 80040e4:	4770      	bx	lr
    result = false;
 80040e6:	2000      	movs	r0, #0
}
 80040e8:	bc30      	pop	{r4, r5}
 80040ea:	4770      	bx	lr
 80040ec:	0800a560 	.word	0x0800a560

080040f0 <UASPEP_RECEIVE_BUFFER>:

void UASPEP_RECEIVE_BUFFER (void *pHWHandle, void* buffer, uint16_t length)
{
 80040f0:	b430      	push	{r4, r5}
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 80040f2:	68c3      	ldr	r3, [r0, #12]
 80040f4:	4d09      	ldr	r5, [pc, #36]	; (800411c <UASPEP_RECEIVE_BUFFER+0x2c>)
 80040f6:	6844      	ldr	r4, [r0, #4]
 80040f8:	5ce8      	ldrb	r0, [r5, r3]
 80040fa:	5823      	ldr	r3, [r4, r0]
 80040fc:	1825      	adds	r5, r4, r0
 80040fe:	f023 0301 	bic.w	r3, r3, #1
 8004102:	5023      	str	r3, [r4, r0]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, MemoryAddress);
 8004104:	60e9      	str	r1, [r5, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CNDTR,
 8004106:	686b      	ldr	r3, [r5, #4]
 8004108:	0c1b      	lsrs	r3, r3, #16
 800410a:	041b      	lsls	r3, r3, #16
 800410c:	431a      	orrs	r2, r3
 800410e:	606a      	str	r2, [r5, #4]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 8004110:	5823      	ldr	r3, [r4, r0]
 8004112:	f043 0301 	orr.w	r3, r3, #1
 8004116:	5023      	str	r3, [r4, r0]
  UASPEP_Handle_t *pHandle = (UASPEP_Handle_t *) pHWHandle;
  LL_DMA_DisableChannel( pHandle->rxDMA, pHandle->rxChannel );
  LL_DMA_SetMemoryAddress( pHandle->rxDMA, pHandle->rxChannel, (uint32_t) buffer );
  LL_DMA_SetDataLength(  pHandle->rxDMA, pHandle->rxChannel, length );
  LL_DMA_EnableChannel(  pHandle->rxDMA, pHandle->rxChannel );
}
 8004118:	bc30      	pop	{r4, r5}
 800411a:	4770      	bx	lr
 800411c:	0800a560 	.word	0x0800a560

08004120 <UASPEP_IDLE_ENABLE>:

void UASPEP_IDLE_ENABLE (void *pHWHandle)
{
   UASPEP_Handle_t *pHandle = (UASPEP_Handle_t *) pHWHandle;
   LL_USART_ClearFlag_IDLE (pHandle->USARTx);
 8004120:	6803      	ldr	r3, [r0, #0]
  WRITE_REG(USARTx->ICR, USART_ICR_IDLECF);
 8004122:	2210      	movs	r2, #16
 8004124:	621a      	str	r2, [r3, #32]
  SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 8004126:	681a      	ldr	r2, [r3, #0]
 8004128:	f042 0210 	orr.w	r2, r2, #16
 800412c:	601a      	str	r2, [r3, #0]
   LL_USART_EnableIT_IDLE (pHandle->USARTx);
}
 800412e:	4770      	bx	lr

08004130 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004130:	4a03      	ldr	r2, [pc, #12]	; (8004140 <SystemInit+0x10>)
 8004132:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004136:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800413a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800413e:	4770      	bx	lr
 8004140:	e000ed00 	.word	0xe000ed00

08004144 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004144:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 8004146:	4b0f      	ldr	r3, [pc, #60]	; (8004184 <HAL_InitTick+0x40>)
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	b90b      	cbnz	r3, 8004150 <HAL_InitTick+0xc>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 800414c:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 800414e:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8004150:	490d      	ldr	r1, [pc, #52]	; (8004188 <HAL_InitTick+0x44>)
 8004152:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004156:	4605      	mov	r5, r0
 8004158:	fbb2 f3f3 	udiv	r3, r2, r3
 800415c:	6808      	ldr	r0, [r1, #0]
 800415e:	fbb0 f0f3 	udiv	r0, r0, r3
 8004162:	f000 ff97 	bl	8005094 <HAL_SYSTICK_Config>
 8004166:	4604      	mov	r4, r0
 8004168:	2800      	cmp	r0, #0
 800416a:	d1ef      	bne.n	800414c <HAL_InitTick+0x8>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800416c:	2d0f      	cmp	r5, #15
 800416e:	d8ed      	bhi.n	800414c <HAL_InitTick+0x8>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004170:	4602      	mov	r2, r0
 8004172:	4629      	mov	r1, r5
 8004174:	f04f 30ff 	mov.w	r0, #4294967295
 8004178:	f000 ff46 	bl	8005008 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800417c:	4b03      	ldr	r3, [pc, #12]	; (800418c <HAL_InitTick+0x48>)
 800417e:	4620      	mov	r0, r4
 8004180:	601d      	str	r5, [r3, #0]
}
 8004182:	bd38      	pop	{r3, r4, r5, pc}
 8004184:	2000065c 	.word	0x2000065c
 8004188:	20000658 	.word	0x20000658
 800418c:	20000660 	.word	0x20000660

08004190 <HAL_Init>:
{
 8004190:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004192:	2003      	movs	r0, #3
 8004194:	f000 ff24 	bl	8004fe0 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004198:	2004      	movs	r0, #4
 800419a:	f7ff ffd3 	bl	8004144 <HAL_InitTick>
 800419e:	b110      	cbz	r0, 80041a6 <HAL_Init+0x16>
    status = HAL_ERROR;
 80041a0:	2401      	movs	r4, #1
}
 80041a2:	4620      	mov	r0, r4
 80041a4:	bd10      	pop	{r4, pc}
 80041a6:	4604      	mov	r4, r0
    HAL_MspInit();
 80041a8:	f7ff fc58 	bl	8003a5c <HAL_MspInit>
}
 80041ac:	4620      	mov	r0, r4
 80041ae:	bd10      	pop	{r4, pc}

080041b0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80041b0:	4a03      	ldr	r2, [pc, #12]	; (80041c0 <HAL_IncTick+0x10>)
 80041b2:	4904      	ldr	r1, [pc, #16]	; (80041c4 <HAL_IncTick+0x14>)
 80041b4:	6813      	ldr	r3, [r2, #0]
 80041b6:	6809      	ldr	r1, [r1, #0]
 80041b8:	440b      	add	r3, r1
 80041ba:	6013      	str	r3, [r2, #0]
}
 80041bc:	4770      	bx	lr
 80041be:	bf00      	nop
 80041c0:	20001d68 	.word	0x20001d68
 80041c4:	2000065c 	.word	0x2000065c

080041c8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80041c8:	4b01      	ldr	r3, [pc, #4]	; (80041d0 <HAL_GetTick+0x8>)
 80041ca:	6818      	ldr	r0, [r3, #0]
}
 80041cc:	4770      	bx	lr
 80041ce:	bf00      	nop
 80041d0:	20001d68 	.word	0x20001d68

080041d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80041d4:	b538      	push	{r3, r4, r5, lr}
 80041d6:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80041d8:	f7ff fff6 	bl	80041c8 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80041dc:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 80041de:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 80041e0:	d002      	beq.n	80041e8 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 80041e2:	4b04      	ldr	r3, [pc, #16]	; (80041f4 <HAL_Delay+0x20>)
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80041e8:	f7ff ffee 	bl	80041c8 <HAL_GetTick>
 80041ec:	1b43      	subs	r3, r0, r5
 80041ee:	42a3      	cmp	r3, r4
 80041f0:	d3fa      	bcc.n	80041e8 <HAL_Delay+0x14>
  {
  }
}
 80041f2:	bd38      	pop	{r3, r4, r5, pc}
 80041f4:	2000065c 	.word	0x2000065c

080041f8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80041f8:	b570      	push	{r4, r5, r6, lr}
 80041fa:	b082      	sub	sp, #8
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80041fc:	2300      	movs	r3, #0
 80041fe:	9301      	str	r3, [sp, #4]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8004200:	2800      	cmp	r0, #0
 8004202:	f000 80cb 	beq.w	800439c <HAL_ADC_Init+0x1a4>
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004206:	6dc5      	ldr	r5, [r0, #92]	; 0x5c
 8004208:	4604      	mov	r4, r0
 800420a:	2d00      	cmp	r5, #0
 800420c:	f000 8094 	beq.w	8004338 <HAL_ADC_Init+0x140>
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004210:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004212:	6893      	ldr	r3, [r2, #8]
 8004214:	009d      	lsls	r5, r3, #2
 8004216:	d505      	bpl.n	8004224 <HAL_ADC_Init+0x2c>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004218:	6893      	ldr	r3, [r2, #8]
 800421a:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 800421e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004222:	6093      	str	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004224:	6893      	ldr	r3, [r2, #8]
 8004226:	00d8      	lsls	r0, r3, #3
 8004228:	d419      	bmi.n	800425e <HAL_ADC_Init+0x66>
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800422a:	4b71      	ldr	r3, [pc, #452]	; (80043f0 <HAL_ADC_Init+0x1f8>)
 800422c:	4871      	ldr	r0, [pc, #452]	; (80043f4 <HAL_ADC_Init+0x1fc>)
 800422e:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 8004230:	6891      	ldr	r1, [r2, #8]
 8004232:	099b      	lsrs	r3, r3, #6
 8004234:	fba0 0303 	umull	r0, r3, r0, r3
 8004238:	099b      	lsrs	r3, r3, #6
 800423a:	f021 4110 	bic.w	r1, r1, #2415919104	; 0x90000000
 800423e:	3301      	adds	r3, #1
 8004240:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 8004244:	005b      	lsls	r3, r3, #1
 8004246:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 800424a:	6091      	str	r1, [r2, #8]
 800424c:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 800424e:	9b01      	ldr	r3, [sp, #4]
 8004250:	b12b      	cbz	r3, 800425e <HAL_ADC_Init+0x66>
    {
      wait_loop_index--;
 8004252:	9b01      	ldr	r3, [sp, #4]
 8004254:	3b01      	subs	r3, #1
 8004256:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8004258:	9b01      	ldr	r3, [sp, #4]
 800425a:	2b00      	cmp	r3, #0
 800425c:	d1f9      	bne.n	8004252 <HAL_ADC_Init+0x5a>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800425e:	6893      	ldr	r3, [r2, #8]
 8004260:	00d9      	lsls	r1, r3, #3
 8004262:	d45b      	bmi.n	800431c <HAL_ADC_Init+0x124>
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004264:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004266:	f043 0310 	orr.w	r3, r3, #16
 800426a:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800426c:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800426e:	f043 0301 	orr.w	r3, r3, #1
 8004272:	6623      	str	r3, [r4, #96]	; 0x60
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004274:	6893      	ldr	r3, [r2, #8]
 8004276:	f013 0f04 	tst.w	r3, #4

    tmp_hal_status = HAL_ERROR;
 800427a:	f04f 0001 	mov.w	r0, #1
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800427e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004280:	d153      	bne.n	800432a <HAL_ADC_Init+0x132>
 8004282:	06db      	lsls	r3, r3, #27
 8004284:	d451      	bmi.n	800432a <HAL_ADC_Init+0x132>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004286:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004288:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800428c:	f043 0302 	orr.w	r3, r3, #2
 8004290:	65e3      	str	r3, [r4, #92]	; 0x5c
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004292:	6893      	ldr	r3, [r2, #8]
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004294:	07de      	lsls	r6, r3, #31
 8004296:	d40e      	bmi.n	80042b6 <HAL_ADC_Init+0xbe>
 8004298:	4b57      	ldr	r3, [pc, #348]	; (80043f8 <HAL_ADC_Init+0x200>)
 800429a:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
 800429e:	6889      	ldr	r1, [r1, #8]
 80042a0:	689b      	ldr	r3, [r3, #8]
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80042a2:	430b      	orrs	r3, r1
 80042a4:	07dd      	lsls	r5, r3, #31
 80042a6:	d406      	bmi.n	80042b6 <HAL_ADC_Init+0xbe>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80042a8:	4954      	ldr	r1, [pc, #336]	; (80043fc <HAL_ADC_Init+0x204>)
 80042aa:	6865      	ldr	r5, [r4, #4]
 80042ac:	688b      	ldr	r3, [r1, #8]
 80042ae:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 80042b2:	432b      	orrs	r3, r5
 80042b4:	608b      	str	r3, [r1, #8]
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
                hadc->Init.Overrun                                                     |
                hadc->Init.DataAlign                                                   |
 80042b6:	e9d4 1502 	ldrd	r1, r5, [r4, #8]
 80042ba:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80042bc:	432b      	orrs	r3, r5
 80042be:	430b      	orrs	r3, r1
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80042c0:	7f65      	ldrb	r5, [r4, #29]
                hadc->Init.Resolution                                                  |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80042c2:	f894 1024 	ldrb.w	r1, [r4, #36]	; 0x24
                hadc->Init.DataAlign                                                   |
 80042c6:	ea43 3345 	orr.w	r3, r3, r5, lsl #13

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80042ca:	2901      	cmp	r1, #1
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80042cc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80042d0:	d05f      	beq.n	8004392 <HAL_ADC_Init+0x19a>
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80042d2:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80042d4:	b121      	cbz	r1, 80042e0 <HAL_ADC_Init+0xe8>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
                  | hadc->Init.ExternalTrigConvEdge
 80042d6:	6b25      	ldr	r5, [r4, #48]	; 0x30
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80042d8:	f401 7178 	and.w	r1, r1, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80042dc:	4329      	orrs	r1, r5
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80042de:	430b      	orrs	r3, r1
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80042e0:	68d6      	ldr	r6, [r2, #12]
 80042e2:	4947      	ldr	r1, [pc, #284]	; (8004400 <HAL_ADC_Init+0x208>)

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80042e4:	6b65      	ldr	r5, [r4, #52]	; 0x34
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80042e6:	4031      	ands	r1, r6
 80042e8:	430b      	orrs	r3, r1
 80042ea:	60d3      	str	r3, [r2, #12]
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80042ec:	6913      	ldr	r3, [r2, #16]
 80042ee:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 80042f2:	432b      	orrs	r3, r5
 80042f4:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80042f6:	6893      	ldr	r3, [r2, #8]
 80042f8:	0759      	lsls	r1, r3, #29
 80042fa:	d523      	bpl.n	8004344 <HAL_ADC_Init+0x14c>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80042fc:	6893      	ldr	r3, [r2, #8]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80042fe:	6963      	ldr	r3, [r4, #20]
 8004300:	2b01      	cmp	r3, #1
 8004302:	d04e      	beq.n	80043a2 <HAL_ADC_Init+0x1aa>
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004304:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8004306:	f023 030f 	bic.w	r3, r3, #15
 800430a:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800430c:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800430e:	f023 0303 	bic.w	r3, r3, #3
 8004312:	f043 0301 	orr.w	r3, r3, #1
 8004316:	65e3      	str	r3, [r4, #92]	; 0x5c
    tmp_hal_status = HAL_ERROR;
  }

  /* Return function status */
  return tmp_hal_status;
}
 8004318:	b002      	add	sp, #8
 800431a:	bd70      	pop	{r4, r5, r6, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800431c:	6893      	ldr	r3, [r2, #8]
 800431e:	f013 0f04 	tst.w	r3, #4
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004322:	f04f 0000 	mov.w	r0, #0
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004326:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004328:	d0ab      	beq.n	8004282 <HAL_ADC_Init+0x8a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800432a:	6de3      	ldr	r3, [r4, #92]	; 0x5c
    tmp_hal_status = HAL_ERROR;
 800432c:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800432e:	f043 0310 	orr.w	r3, r3, #16
 8004332:	65e3      	str	r3, [r4, #92]	; 0x5c
}
 8004334:	b002      	add	sp, #8
 8004336:	bd70      	pop	{r4, r5, r6, pc}
    HAL_ADC_MspInit(hadc);
 8004338:	f7ff fbb0 	bl	8003a9c <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 800433c:	6625      	str	r5, [r4, #96]	; 0x60
    hadc->Lock = HAL_UNLOCKED;
 800433e:	f884 5058 	strb.w	r5, [r4, #88]	; 0x58
 8004342:	e765      	b.n	8004210 <HAL_ADC_Init+0x18>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004344:	6893      	ldr	r3, [r2, #8]
 8004346:	071b      	lsls	r3, r3, #28
 8004348:	d4d9      	bmi.n	80042fe <HAL_ADC_Init+0x106>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800434a:	68d1      	ldr	r1, [r2, #12]
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800434c:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004350:	7f26      	ldrb	r6, [r4, #28]
      if (hadc->Init.GainCompensation != 0UL)
 8004352:	6925      	ldr	r5, [r4, #16]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8004354:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004358:	005b      	lsls	r3, r3, #1
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800435a:	f021 0102 	bic.w	r1, r1, #2
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800435e:	ea43 3386 	orr.w	r3, r3, r6, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8004362:	430b      	orrs	r3, r1
 8004364:	60d3      	str	r3, [r2, #12]
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004366:	6913      	ldr	r3, [r2, #16]
      if (hadc->Init.GainCompensation != 0UL)
 8004368:	bb1d      	cbnz	r5, 80043b2 <HAL_ADC_Init+0x1ba>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800436a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800436e:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8004370:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 8004374:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8004378:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800437c:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      if (hadc->Init.OversamplingMode == ENABLE)
 8004380:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 8004384:	2b01      	cmp	r3, #1
 8004386:	d021      	beq.n	80043cc <HAL_ADC_Init+0x1d4>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004388:	6913      	ldr	r3, [r2, #16]
 800438a:	f023 0301 	bic.w	r3, r3, #1
 800438e:	6113      	str	r3, [r2, #16]
 8004390:	e7b5      	b.n	80042fe <HAL_ADC_Init+0x106>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004392:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8004394:	3901      	subs	r1, #1
 8004396:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
 800439a:	e79a      	b.n	80042d2 <HAL_ADC_Init+0xda>
    return HAL_ERROR;
 800439c:	2001      	movs	r0, #1
}
 800439e:	b002      	add	sp, #8
 80043a0:	bd70      	pop	{r4, r5, r6, pc}
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80043a2:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80043a4:	6a23      	ldr	r3, [r4, #32]
 80043a6:	f021 010f 	bic.w	r1, r1, #15
 80043aa:	3b01      	subs	r3, #1
 80043ac:	430b      	orrs	r3, r1
 80043ae:	6313      	str	r3, [r2, #48]	; 0x30
 80043b0:	e7ac      	b.n	800430c <HAL_ADC_Init+0x114>
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80043b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80043b6:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80043b8:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 80043bc:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80043c0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80043c4:	432b      	orrs	r3, r5
 80043c6:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 80043ca:	e7d9      	b.n	8004380 <HAL_ADC_Init+0x188>
        MODIFY_REG(hadc->Instance->CFGR2,
 80043cc:	e9d4 3611 	ldrd	r3, r6, [r4, #68]	; 0x44
 80043d0:	6911      	ldr	r1, [r2, #16]
 80043d2:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 80043d4:	f421 61ff 	bic.w	r1, r1, #2040	; 0x7f8
 80043d8:	f021 0104 	bic.w	r1, r1, #4
 80043dc:	4333      	orrs	r3, r6
 80043de:	430b      	orrs	r3, r1
 80043e0:	6d21      	ldr	r1, [r4, #80]	; 0x50
 80043e2:	432b      	orrs	r3, r5
 80043e4:	430b      	orrs	r3, r1
 80043e6:	f043 0301 	orr.w	r3, r3, #1
 80043ea:	6113      	str	r3, [r2, #16]
 80043ec:	e787      	b.n	80042fe <HAL_ADC_Init+0x106>
 80043ee:	bf00      	nop
 80043f0:	20000658 	.word	0x20000658
 80043f4:	053e2d63 	.word	0x053e2d63
 80043f8:	50000100 	.word	0x50000100
 80043fc:	50000300 	.word	0x50000300
 8004400:	fff04007 	.word	0xfff04007

08004404 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8004404:	b5f0      	push	{r4, r5, r6, r7, lr}
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004406:	f890 2058 	ldrb.w	r2, [r0, #88]	; 0x58
{
 800440a:	b083      	sub	sp, #12
 800440c:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 800440e:	2a01      	cmp	r2, #1
  __IO uint32_t wait_loop_index = 0UL;
 8004410:	f04f 0000 	mov.w	r0, #0
 8004414:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 8004416:	f000 8143 	beq.w	80046a0 <HAL_ADC_ConfigChannel+0x29c>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800441a:	681a      	ldr	r2, [r3, #0]
  __HAL_LOCK(hadc);
 800441c:	2001      	movs	r0, #1
 800441e:	f883 0058 	strb.w	r0, [r3, #88]	; 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004422:	6894      	ldr	r4, [r2, #8]
 8004424:	0766      	lsls	r6, r4, #29
 8004426:	d43d      	bmi.n	80044a4 <HAL_ADC_ConfigChannel+0xa0>
  MODIFY_REG(*preg,
 8004428:	e9d1 0400 	ldrd	r0, r4, [r1]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800442c:	09a6      	lsrs	r6, r4, #6
 800442e:	f102 0530 	add.w	r5, r2, #48	; 0x30
 8004432:	f006 060c 	and.w	r6, r6, #12
  MODIFY_REG(*preg,
 8004436:	f004 041f 	and.w	r4, r4, #31
 800443a:	5977      	ldr	r7, [r6, r5]
 800443c:	f04f 0c1f 	mov.w	ip, #31
 8004440:	fa0c fc04 	lsl.w	ip, ip, r4
 8004444:	f3c0 6084 	ubfx	r0, r0, #26, #5
 8004448:	ea27 070c 	bic.w	r7, r7, ip
 800444c:	40a0      	lsls	r0, r4
 800444e:	4338      	orrs	r0, r7
 8004450:	5170      	str	r0, [r6, r5]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004452:	6890      	ldr	r0, [r2, #8]
 8004454:	0745      	lsls	r5, r0, #29
 8004456:	f140 809a 	bpl.w	800458e <HAL_ADC_ConfigChannel+0x18a>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800445a:	6890      	ldr	r0, [r2, #8]
 800445c:	6808      	ldr	r0, [r1, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800445e:	6894      	ldr	r4, [r2, #8]
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004460:	07e4      	lsls	r4, r4, #31
 8004462:	d530      	bpl.n	80044c6 <HAL_ADC_ConfigChannel+0xc2>
 8004464:	4604      	mov	r4, r0
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004466:	49c2      	ldr	r1, [pc, #776]	; (8004770 <HAL_ADC_ConfigChannel+0x36c>)
 8004468:	420c      	tst	r4, r1
 800446a:	d02a      	beq.n	80044c2 <HAL_ADC_ConfigChannel+0xbe>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800446c:	49c1      	ldr	r1, [pc, #772]	; (8004774 <HAL_ADC_ConfigChannel+0x370>)
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800446e:	4dc2      	ldr	r5, [pc, #776]	; (8004778 <HAL_ADC_ConfigChannel+0x374>)
 8004470:	6888      	ldr	r0, [r1, #8]
 8004472:	42ac      	cmp	r4, r5
 8004474:	f000 76e0 	and.w	r6, r0, #29360128	; 0x1c00000
 8004478:	d01d      	beq.n	80044b6 <HAL_ADC_ConfigChannel+0xb2>
 800447a:	4dc0      	ldr	r5, [pc, #768]	; (800477c <HAL_ADC_ConfigChannel+0x378>)
 800447c:	42ac      	cmp	r4, r5
 800447e:	d01a      	beq.n	80044b6 <HAL_ADC_ConfigChannel+0xb2>
          {
            wait_loop_index--;
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004480:	4dbf      	ldr	r5, [pc, #764]	; (8004780 <HAL_ADC_ConfigChannel+0x37c>)
 8004482:	42ac      	cmp	r4, r5
 8004484:	f040 813e 	bne.w	8004704 <HAL_ADC_ConfigChannel+0x300>
 8004488:	f010 7080 	ands.w	r0, r0, #16777216	; 0x1000000
 800448c:	d119      	bne.n	80044c2 <HAL_ADC_ConfigChannel+0xbe>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800448e:	4cbd      	ldr	r4, [pc, #756]	; (8004784 <HAL_ADC_ConfigChannel+0x380>)
 8004490:	42a2      	cmp	r2, r4
 8004492:	d016      	beq.n	80044c2 <HAL_ADC_ConfigChannel+0xbe>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8004494:	688a      	ldr	r2, [r1, #8]
 8004496:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 800449a:	4316      	orrs	r6, r2
 800449c:	f046 7680 	orr.w	r6, r6, #16777216	; 0x1000000
 80044a0:	608e      	str	r6, [r1, #8]
}
 80044a2:	e003      	b.n	80044ac <HAL_ADC_ConfigChannel+0xa8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80044a4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80044a6:	f042 0220 	orr.w	r2, r2, #32
 80044aa:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80044ac:	2200      	movs	r2, #0
 80044ae:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
}
 80044b2:	b003      	add	sp, #12
 80044b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80044b6:	0201      	lsls	r1, r0, #8
 80044b8:	d403      	bmi.n	80044c2 <HAL_ADC_ConfigChannel+0xbe>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80044ba:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 80044be:	f000 8102 	beq.w	80046c6 <HAL_ADC_ConfigChannel+0x2c2>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80044c2:	2000      	movs	r0, #0
 80044c4:	e7f2      	b.n	80044ac <HAL_ADC_ConfigChannel+0xa8>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80044c6:	68ce      	ldr	r6, [r1, #12]
  MODIFY_REG(ADCx->DIFSEL,
 80044c8:	4caf      	ldr	r4, [pc, #700]	; (8004788 <HAL_ADC_ConfigChannel+0x384>)
 80044ca:	f8d2 50b0 	ldr.w	r5, [r2, #176]	; 0xb0
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80044ce:	f8df c2c8 	ldr.w	ip, [pc, #712]	; 8004798 <HAL_ADC_ConfigChannel+0x394>
 80044d2:	f006 0718 	and.w	r7, r6, #24
 80044d6:	40fc      	lsrs	r4, r7
 80044d8:	f3c0 0712 	ubfx	r7, r0, #0, #19
 80044dc:	4004      	ands	r4, r0
 80044de:	ea25 0507 	bic.w	r5, r5, r7
 80044e2:	432c      	orrs	r4, r5
 80044e4:	4566      	cmp	r6, ip
 80044e6:	f8c2 40b0 	str.w	r4, [r2, #176]	; 0xb0
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80044ea:	4604      	mov	r4, r0
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80044ec:	d1bb      	bne.n	8004466 <HAL_ADC_ConfigChannel+0x62>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80044ee:	2f00      	cmp	r7, #0
 80044f0:	f000 80d9 	beq.w	80046a6 <HAL_ADC_ConfigChannel+0x2a2>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044f4:	fa90 f4a0 	rbit	r4, r0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80044f8:	2c00      	cmp	r4, #0
 80044fa:	f000 8181 	beq.w	8004800 <HAL_ADC_ConfigChannel+0x3fc>
  {
    return 32U;
  }
  return __builtin_clz(value);
 80044fe:	fab4 f484 	clz	r4, r4
 8004502:	3401      	adds	r4, #1
 8004504:	f004 041f 	and.w	r4, r4, #31
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004508:	2c09      	cmp	r4, #9
 800450a:	f240 8179 	bls.w	8004800 <HAL_ADC_ConfigChannel+0x3fc>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800450e:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8004512:	2d00      	cmp	r5, #0
 8004514:	f000 81d7 	beq.w	80048c6 <HAL_ADC_ConfigChannel+0x4c2>
  return __builtin_clz(value);
 8004518:	fab5 f585 	clz	r5, r5
 800451c:	3501      	adds	r5, #1
 800451e:	06ad      	lsls	r5, r5, #26
 8004520:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004524:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 8004528:	2c00      	cmp	r4, #0
 800452a:	f000 81d1 	beq.w	80048d0 <HAL_ADC_ConfigChannel+0x4cc>
  return __builtin_clz(value);
 800452e:	fab4 f484 	clz	r4, r4
 8004532:	3401      	adds	r4, #1
 8004534:	f004 041f 	and.w	r4, r4, #31
 8004538:	2601      	movs	r6, #1
 800453a:	fa06 f404 	lsl.w	r4, r6, r4
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800453e:	4325      	orrs	r5, r4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004540:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 8004544:	2800      	cmp	r0, #0
 8004546:	f000 81c1 	beq.w	80048cc <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 800454a:	fab0 f480 	clz	r4, r0
 800454e:	3401      	adds	r4, #1
 8004550:	f004 041f 	and.w	r4, r4, #31
 8004554:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8004558:	f1a4 001e 	sub.w	r0, r4, #30
 800455c:	0500      	lsls	r0, r0, #20
 800455e:	f040 7000 	orr.w	r0, r0, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004562:	4328      	orrs	r0, r5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004564:	0dc7      	lsrs	r7, r0, #23
 8004566:	f007 0704 	and.w	r7, r7, #4
 800456a:	f102 0514 	add.w	r5, r2, #20
  MODIFY_REG(*preg,
 800456e:	688e      	ldr	r6, [r1, #8]
 8004570:	597c      	ldr	r4, [r7, r5]
 8004572:	f3c0 5004 	ubfx	r0, r0, #20, #5
 8004576:	f04f 0c07 	mov.w	ip, #7
 800457a:	fa0c fc00 	lsl.w	ip, ip, r0
 800457e:	ea24 040c 	bic.w	r4, r4, ip
 8004582:	fa06 f000 	lsl.w	r0, r6, r0
 8004586:	4320      	orrs	r0, r4
 8004588:	5178      	str	r0, [r7, r5]
 800458a:	680c      	ldr	r4, [r1, #0]
}
 800458c:	e76b      	b.n	8004466 <HAL_ADC_ConfigChannel+0x62>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800458e:	6890      	ldr	r0, [r2, #8]
 8004590:	f010 0008 	ands.w	r0, r0, #8
 8004594:	f040 8082 	bne.w	800469c <HAL_ADC_ConfigChannel+0x298>
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8004598:	688c      	ldr	r4, [r1, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800459a:	680e      	ldr	r6, [r1, #0]
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800459c:	f1b4 4f00 	cmp.w	r4, #2147483648	; 0x80000000
 80045a0:	f000 80c4 	beq.w	800472c <HAL_ADC_ConfigChannel+0x328>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80045a4:	ea4f 5cd6 	mov.w	ip, r6, lsr #23
 80045a8:	f00c 0c04 	and.w	ip, ip, #4
 80045ac:	f102 0714 	add.w	r7, r2, #20
  MODIFY_REG(*preg,
 80045b0:	f3c6 5604 	ubfx	r6, r6, #20, #5
 80045b4:	f85c 5007 	ldr.w	r5, [ip, r7]
 80045b8:	f04f 0e07 	mov.w	lr, #7
 80045bc:	fa0e fe06 	lsl.w	lr, lr, r6
 80045c0:	40b4      	lsls	r4, r6
 80045c2:	ea25 050e 	bic.w	r5, r5, lr
 80045c6:	432c      	orrs	r4, r5
 80045c8:	f84c 4007 	str.w	r4, [ip, r7]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80045cc:	6954      	ldr	r4, [r2, #20]
 80045ce:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 80045d2:	6154      	str	r4, [r2, #20]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80045d4:	f8d1 c010 	ldr.w	ip, [r1, #16]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80045d8:	68d6      	ldr	r6, [r2, #12]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80045da:	f1bc 0f04 	cmp.w	ip, #4
 80045de:	d02e      	beq.n	800463e <HAL_ADC_ConfigChannel+0x23a>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80045e0:	f102 0460 	add.w	r4, r2, #96	; 0x60
  MODIFY_REG(*preg,
 80045e4:	f8df e1b4 	ldr.w	lr, [pc, #436]	; 800479c <HAL_ADC_ConfigChannel+0x398>
 80045e8:	f854 502c 	ldr.w	r5, [r4, ip, lsl #2]
 80045ec:	680f      	ldr	r7, [r1, #0]
 80045ee:	ea05 0e0e 	and.w	lr, r5, lr
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80045f2:	f3c6 06c1 	ubfx	r6, r6, #3, #2
 80045f6:	694d      	ldr	r5, [r1, #20]
 80045f8:	0076      	lsls	r6, r6, #1
 80045fa:	f007 47f8 	and.w	r7, r7, #2080374784	; 0x7c000000
 80045fe:	40b5      	lsls	r5, r6
 8004600:	ea47 070e 	orr.w	r7, r7, lr
 8004604:	433d      	orrs	r5, r7
 8004606:	f045 4500 	orr.w	r5, r5, #2147483648	; 0x80000000
 800460a:	f844 502c 	str.w	r5, [r4, ip, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800460e:	690f      	ldr	r7, [r1, #16]
  MODIFY_REG(*preg,
 8004610:	698e      	ldr	r6, [r1, #24]
 8004612:	f854 5027 	ldr.w	r5, [r4, r7, lsl #2]
 8004616:	f025 7580 	bic.w	r5, r5, #16777216	; 0x1000000
 800461a:	4335      	orrs	r5, r6
 800461c:	f844 5027 	str.w	r5, [r4, r7, lsl #2]
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8004620:	690e      	ldr	r6, [r1, #16]
 8004622:	7f0f      	ldrb	r7, [r1, #28]
  MODIFY_REG(*preg,
 8004624:	f854 5026 	ldr.w	r5, [r4, r6, lsl #2]
 8004628:	2f01      	cmp	r7, #1
 800462a:	f025 7500 	bic.w	r5, r5, #33554432	; 0x2000000
 800462e:	bf08      	it	eq
 8004630:	f04f 7000 	moveq.w	r0, #33554432	; 0x2000000
 8004634:	4328      	orrs	r0, r5
 8004636:	f844 0026 	str.w	r0, [r4, r6, lsl #2]
 800463a:	6808      	ldr	r0, [r1, #0]
}
 800463c:	e70f      	b.n	800445e <HAL_ADC_ConfigChannel+0x5a>
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800463e:	6808      	ldr	r0, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004640:	6e14      	ldr	r4, [r2, #96]	; 0x60
 8004642:	6e14      	ldr	r4, [r2, #96]	; 0x60
 8004644:	f3c0 0512 	ubfx	r5, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004648:	f3c4 6484 	ubfx	r4, r4, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800464c:	2d00      	cmp	r5, #0
 800464e:	f040 80a7 	bne.w	80047a0 <HAL_ADC_ConfigChannel+0x39c>
 8004652:	f3c0 6584 	ubfx	r5, r0, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004656:	42ac      	cmp	r4, r5
 8004658:	f000 8119 	beq.w	800488e <HAL_ADC_ConfigChannel+0x48a>
 800465c:	6e54      	ldr	r4, [r2, #100]	; 0x64
 800465e:	6e56      	ldr	r6, [r2, #100]	; 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004660:	f102 0460 	add.w	r4, r2, #96	; 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004664:	f3c6 6684 	ubfx	r6, r6, #26, #5
 8004668:	f102 0764 	add.w	r7, r2, #100	; 0x64
 800466c:	42ae      	cmp	r6, r5
 800466e:	f000 80fc 	beq.w	800486a <HAL_ADC_ConfigChannel+0x466>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004672:	68a6      	ldr	r6, [r4, #8]
 8004674:	68a6      	ldr	r6, [r4, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004676:	f104 0708 	add.w	r7, r4, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800467a:	f3c6 6684 	ubfx	r6, r6, #26, #5
 800467e:	42ae      	cmp	r6, r5
 8004680:	f000 80e2 	beq.w	8004848 <HAL_ADC_ConfigChannel+0x444>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004684:	68e6      	ldr	r6, [r4, #12]
 8004686:	68e6      	ldr	r6, [r4, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004688:	340c      	adds	r4, #12
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800468a:	f3c6 6684 	ubfx	r6, r6, #26, #5
 800468e:	42b5      	cmp	r5, r6
 8004690:	f47f aee5 	bne.w	800445e <HAL_ADC_ConfigChannel+0x5a>
  MODIFY_REG(*preg,
 8004694:	6820      	ldr	r0, [r4, #0]
 8004696:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800469a:	6020      	str	r0, [r4, #0]
 800469c:	6808      	ldr	r0, [r1, #0]
}
 800469e:	e6de      	b.n	800445e <HAL_ADC_ConfigChannel+0x5a>
  __HAL_LOCK(hadc);
 80046a0:	2002      	movs	r0, #2
}
 80046a2:	b003      	add	sp, #12
 80046a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80046a6:	0e80      	lsrs	r0, r0, #26
 80046a8:	1c44      	adds	r4, r0, #1
 80046aa:	f004 061f 	and.w	r6, r4, #31
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80046ae:	2e09      	cmp	r6, #9
 80046b0:	d850      	bhi.n	8004754 <HAL_ADC_ConfigChannel+0x350>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80046b2:	06a5      	lsls	r5, r4, #26
 80046b4:	2401      	movs	r4, #1
 80046b6:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 80046ba:	40b4      	lsls	r4, r6
 80046bc:	eb06 0046 	add.w	r0, r6, r6, lsl #1
 80046c0:	4325      	orrs	r5, r4
 80046c2:	0500      	lsls	r0, r0, #20
 80046c4:	e74d      	b.n	8004562 <HAL_ADC_ConfigChannel+0x15e>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80046c6:	482b      	ldr	r0, [pc, #172]	; (8004774 <HAL_ADC_ConfigChannel+0x370>)
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80046c8:	4a30      	ldr	r2, [pc, #192]	; (800478c <HAL_ADC_ConfigChannel+0x388>)
 80046ca:	6881      	ldr	r1, [r0, #8]
 80046cc:	4c30      	ldr	r4, [pc, #192]	; (8004790 <HAL_ADC_ConfigChannel+0x38c>)
 80046ce:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 80046d2:	430e      	orrs	r6, r1
 80046d4:	f446 0600 	orr.w	r6, r6, #8388608	; 0x800000
 80046d8:	6086      	str	r6, [r0, #8]
 80046da:	6812      	ldr	r2, [r2, #0]
 80046dc:	0992      	lsrs	r2, r2, #6
 80046de:	fba4 1202 	umull	r1, r2, r4, r2
 80046e2:	0992      	lsrs	r2, r2, #6
 80046e4:	3201      	adds	r2, #1
 80046e6:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80046ea:	0092      	lsls	r2, r2, #2
 80046ec:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 80046ee:	9a01      	ldr	r2, [sp, #4]
 80046f0:	2a00      	cmp	r2, #0
 80046f2:	f43f aee6 	beq.w	80044c2 <HAL_ADC_ConfigChannel+0xbe>
            wait_loop_index--;
 80046f6:	9a01      	ldr	r2, [sp, #4]
 80046f8:	3a01      	subs	r2, #1
 80046fa:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 80046fc:	9a01      	ldr	r2, [sp, #4]
 80046fe:	2a00      	cmp	r2, #0
 8004700:	d1f9      	bne.n	80046f6 <HAL_ADC_ConfigChannel+0x2f2>
 8004702:	e6de      	b.n	80044c2 <HAL_ADC_ConfigChannel+0xbe>
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8004704:	4d23      	ldr	r5, [pc, #140]	; (8004794 <HAL_ADC_ConfigChannel+0x390>)
 8004706:	42ac      	cmp	r4, r5
 8004708:	f47f aedb 	bne.w	80044c2 <HAL_ADC_ConfigChannel+0xbe>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800470c:	f410 0080 	ands.w	r0, r0, #4194304	; 0x400000
 8004710:	f47f aed7 	bne.w	80044c2 <HAL_ADC_ConfigChannel+0xbe>
        if (ADC_VREFINT_INSTANCE(hadc))
 8004714:	4c1b      	ldr	r4, [pc, #108]	; (8004784 <HAL_ADC_ConfigChannel+0x380>)
 8004716:	42a2      	cmp	r2, r4
 8004718:	f43f aed3 	beq.w	80044c2 <HAL_ADC_ConfigChannel+0xbe>
 800471c:	688a      	ldr	r2, [r1, #8]
 800471e:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8004722:	4332      	orrs	r2, r6
 8004724:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8004728:	608a      	str	r2, [r1, #8]
}
 800472a:	e6bf      	b.n	80044ac <HAL_ADC_ConfigChannel+0xa8>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800472c:	0df5      	lsrs	r5, r6, #23
 800472e:	f102 0414 	add.w	r4, r2, #20
 8004732:	f005 0504 	and.w	r5, r5, #4
  MODIFY_REG(*preg,
 8004736:	f3c6 5604 	ubfx	r6, r6, #20, #5
 800473a:	592f      	ldr	r7, [r5, r4]
 800473c:	f04f 0c07 	mov.w	ip, #7
 8004740:	fa0c f606 	lsl.w	r6, ip, r6
 8004744:	ea27 0606 	bic.w	r6, r7, r6
 8004748:	512e      	str	r6, [r5, r4]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800474a:	6954      	ldr	r4, [r2, #20]
 800474c:	f044 4400 	orr.w	r4, r4, #2147483648	; 0x80000000
 8004750:	6154      	str	r4, [r2, #20]
}
 8004752:	e73f      	b.n	80045d4 <HAL_ADC_ConfigChannel+0x1d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004754:	eb06 0046 	add.w	r0, r6, r6, lsl #1
 8004758:	06a5      	lsls	r5, r4, #26
 800475a:	381e      	subs	r0, #30
 800475c:	2401      	movs	r4, #1
 800475e:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 8004762:	fa04 f606 	lsl.w	r6, r4, r6
 8004766:	0500      	lsls	r0, r0, #20
 8004768:	4335      	orrs	r5, r6
 800476a:	f040 7000 	orr.w	r0, r0, #33554432	; 0x2000000
 800476e:	e6f8      	b.n	8004562 <HAL_ADC_ConfigChannel+0x15e>
 8004770:	80080000 	.word	0x80080000
 8004774:	50000300 	.word	0x50000300
 8004778:	c3210000 	.word	0xc3210000
 800477c:	90c00010 	.word	0x90c00010
 8004780:	c7520000 	.word	0xc7520000
 8004784:	50000100 	.word	0x50000100
 8004788:	0007ffff 	.word	0x0007ffff
 800478c:	20000658 	.word	0x20000658
 8004790:	053e2d63 	.word	0x053e2d63
 8004794:	cb840000 	.word	0xcb840000
 8004798:	407f0000 	.word	0x407f0000
 800479c:	03fff000 	.word	0x03fff000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047a0:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 80047a4:	b11d      	cbz	r5, 80047ae <HAL_ADC_ConfigChannel+0x3aa>
  return __builtin_clz(value);
 80047a6:	fab5 f585 	clz	r5, r5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80047aa:	42ac      	cmp	r4, r5
 80047ac:	d06f      	beq.n	800488e <HAL_ADC_ConfigChannel+0x48a>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80047ae:	6e54      	ldr	r4, [r2, #100]	; 0x64
 80047b0:	6e56      	ldr	r6, [r2, #100]	; 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80047b2:	f102 0460 	add.w	r4, r2, #96	; 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80047b6:	f3c6 6684 	ubfx	r6, r6, #26, #5
 80047ba:	f102 0764 	add.w	r7, r2, #100	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047be:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 80047c2:	b11d      	cbz	r5, 80047cc <HAL_ADC_ConfigChannel+0x3c8>
  return __builtin_clz(value);
 80047c4:	fab5 f585 	clz	r5, r5
 80047c8:	42ae      	cmp	r6, r5
 80047ca:	d04e      	beq.n	800486a <HAL_ADC_ConfigChannel+0x466>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80047cc:	68a5      	ldr	r5, [r4, #8]
 80047ce:	68a6      	ldr	r6, [r4, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80047d0:	f104 0708 	add.w	r7, r4, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80047d4:	f3c6 6684 	ubfx	r6, r6, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047d8:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 80047dc:	b11d      	cbz	r5, 80047e6 <HAL_ADC_ConfigChannel+0x3e2>
  return __builtin_clz(value);
 80047de:	fab5 f585 	clz	r5, r5
 80047e2:	42ae      	cmp	r6, r5
 80047e4:	d030      	beq.n	8004848 <HAL_ADC_ConfigChannel+0x444>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80047e6:	68e5      	ldr	r5, [r4, #12]
 80047e8:	68e6      	ldr	r6, [r4, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80047ea:	340c      	adds	r4, #12
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80047ec:	f3c6 6684 	ubfx	r6, r6, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047f0:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 80047f4:	2d00      	cmp	r5, #0
 80047f6:	f43f ae32 	beq.w	800445e <HAL_ADC_ConfigChannel+0x5a>
  return __builtin_clz(value);
 80047fa:	fab5 f585 	clz	r5, r5
 80047fe:	e746      	b.n	800468e <HAL_ADC_ConfigChannel+0x28a>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004800:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8004804:	2d00      	cmp	r5, #0
 8004806:	d058      	beq.n	80048ba <HAL_ADC_ConfigChannel+0x4b6>
  return __builtin_clz(value);
 8004808:	fab5 f585 	clz	r5, r5
 800480c:	3501      	adds	r5, #1
 800480e:	06ad      	lsls	r5, r5, #26
 8004810:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004814:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 8004818:	2c00      	cmp	r4, #0
 800481a:	d04c      	beq.n	80048b6 <HAL_ADC_ConfigChannel+0x4b2>
  return __builtin_clz(value);
 800481c:	fab4 f484 	clz	r4, r4
 8004820:	3401      	adds	r4, #1
 8004822:	f004 041f 	and.w	r4, r4, #31
 8004826:	2601      	movs	r6, #1
 8004828:	fa06 f404 	lsl.w	r4, r6, r4
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800482c:	4325      	orrs	r5, r4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800482e:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 8004832:	2800      	cmp	r0, #0
 8004834:	d044      	beq.n	80048c0 <HAL_ADC_ConfigChannel+0x4bc>
  return __builtin_clz(value);
 8004836:	fab0 f480 	clz	r4, r0
 800483a:	3401      	adds	r4, #1
 800483c:	f004 041f 	and.w	r4, r4, #31
 8004840:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8004844:	0520      	lsls	r0, r4, #20
 8004846:	e68c      	b.n	8004562 <HAL_ADC_ConfigChannel+0x15e>
  MODIFY_REG(*preg,
 8004848:	6838      	ldr	r0, [r7, #0]
 800484a:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800484e:	6038      	str	r0, [r7, #0]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004850:	6808      	ldr	r0, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004852:	68e5      	ldr	r5, [r4, #12]
 8004854:	68e6      	ldr	r6, [r4, #12]
 8004856:	f3c0 0512 	ubfx	r5, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800485a:	f3c6 6684 	ubfx	r6, r6, #26, #5
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800485e:	340c      	adds	r4, #12
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004860:	2d00      	cmp	r5, #0
 8004862:	d1c5      	bne.n	80047f0 <HAL_ADC_ConfigChannel+0x3ec>
 8004864:	f3c0 6584 	ubfx	r5, r0, #26, #5
 8004868:	e711      	b.n	800468e <HAL_ADC_ConfigChannel+0x28a>
  MODIFY_REG(*preg,
 800486a:	6838      	ldr	r0, [r7, #0]
 800486c:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8004870:	6038      	str	r0, [r7, #0]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004872:	6808      	ldr	r0, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004874:	68a5      	ldr	r5, [r4, #8]
 8004876:	68a6      	ldr	r6, [r4, #8]
 8004878:	f3c0 0512 	ubfx	r5, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800487c:	f3c6 6684 	ubfx	r6, r6, #26, #5
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004880:	f104 0708 	add.w	r7, r4, #8
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004884:	2d00      	cmp	r5, #0
 8004886:	d1a7      	bne.n	80047d8 <HAL_ADC_ConfigChannel+0x3d4>
 8004888:	f3c0 6584 	ubfx	r5, r0, #26, #5
 800488c:	e6f7      	b.n	800467e <HAL_ADC_ConfigChannel+0x27a>
  MODIFY_REG(*preg,
 800488e:	6e10      	ldr	r0, [r2, #96]	; 0x60
 8004890:	4614      	mov	r4, r2
 8004892:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8004896:	f844 0f60 	str.w	r0, [r4, #96]!
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800489a:	6808      	ldr	r0, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800489c:	6e55      	ldr	r5, [r2, #100]	; 0x64
 800489e:	6e56      	ldr	r6, [r2, #100]	; 0x64
 80048a0:	f3c0 0512 	ubfx	r5, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80048a4:	f3c6 6684 	ubfx	r6, r6, #26, #5
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80048a8:	f102 0764 	add.w	r7, r2, #100	; 0x64
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80048ac:	2d00      	cmp	r5, #0
 80048ae:	d186      	bne.n	80047be <HAL_ADC_ConfigChannel+0x3ba>
 80048b0:	f3c0 6584 	ubfx	r5, r0, #26, #5
 80048b4:	e6da      	b.n	800466c <HAL_ADC_ConfigChannel+0x268>
 80048b6:	2402      	movs	r4, #2
 80048b8:	e7b8      	b.n	800482c <HAL_ADC_ConfigChannel+0x428>
 80048ba:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
 80048be:	e7a9      	b.n	8004814 <HAL_ADC_ConfigChannel+0x410>
 80048c0:	f44f 1040 	mov.w	r0, #3145728	; 0x300000
 80048c4:	e64d      	b.n	8004562 <HAL_ADC_ConfigChannel+0x15e>
 80048c6:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
 80048ca:	e62b      	b.n	8004524 <HAL_ADC_ConfigChannel+0x120>
 80048cc:	4801      	ldr	r0, [pc, #4]	; (80048d4 <HAL_ADC_ConfigChannel+0x4d0>)
 80048ce:	e648      	b.n	8004562 <HAL_ADC_ConfigChannel+0x15e>
 80048d0:	2402      	movs	r4, #2
 80048d2:	e634      	b.n	800453e <HAL_ADC_ConfigChannel+0x13a>
 80048d4:	fe500000 	.word	0xfe500000

080048d8 <HAL_ADCEx_InjectedConfigChannel>:
  * @param sConfigInjected Structure of ADC injected group and ADC channel for
  *         injected group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc, ADC_InjectionConfTypeDef *sConfigInjected)
{
 80048d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfigInjected->InjectedChannel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80048dc:	f890 3058 	ldrb.w	r3, [r0, #88]	; 0x58
  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80048e0:	6944      	ldr	r4, [r0, #20]
{
 80048e2:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0;
 80048e4:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 80048e6:	2b01      	cmp	r3, #1
  __IO uint32_t wait_loop_index = 0;
 80048e8:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 80048ea:	f000 8187 	beq.w	8004bfc <HAL_ADCEx_InjectedConfigChannel+0x324>
 80048ee:	2301      	movs	r3, #1
 80048f0:	f880 3058 	strb.w	r3, [r0, #88]	; 0x58
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */

  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 80048f4:	b1e4      	cbz	r4, 8004930 <HAL_ADCEx_InjectedConfigChannel+0x58>
      (sConfigInjected->InjectedNbrOfConversion == 1U))
 80048f6:	6a0b      	ldr	r3, [r1, #32]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 80048f8:	2b01      	cmp	r3, #1
 80048fa:	d019      	beq.n	8004930 <HAL_ADCEx_InjectedConfigChannel+0x58>
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger.                     */

    /* if hadc->InjectionConfig.ChannelCount is equal to 0, this is the first */
    /*   call of the context under setting                                    */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 80048fc:	6e84      	ldr	r4, [r0, #104]	; 0x68
 80048fe:	2c00      	cmp	r4, #0
 8004900:	f040 8126 	bne.w	8004b50 <HAL_ADCEx_InjectedConfigChannel+0x278>
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8004904:	6a8a      	ldr	r2, [r1, #40]	; 0x28
 8004906:	2a00      	cmp	r2, #0
 8004908:	f000 8248 	beq.w	8004d9c <HAL_ADCEx_InjectedConfigChannel+0x4c4>
      {
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U)
 800490c:	1e5c      	subs	r4, r3, #1
                                           | (sConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 800490e:	f002 027c 	and.w	r2, r2, #124	; 0x7c
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U)
 8004912:	6acb      	ldr	r3, [r1, #44]	; 0x2c
                                           | (sConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8004914:	4322      	orrs	r2, r4
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U)
 8004916:	4313      	orrs	r3, r2
    /*    related to each channel: channel rank sequence                    */
    /* Clear the old JSQx bits for the selected rank */
    tmp_JSQR_ContextQueueBeingBuilt &= ~ADC_JSQR_RK(ADC_SQR3_SQ10, sConfigInjected->InjectedRank);

    /* Set the JSQx bits for the selected rank */
    tmp_JSQR_ContextQueueBeingBuilt |= ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank);
 8004918:	e9d1 2500 	ldrd	r2, r5, [r1]

    /* Decrease channel count  */
    hadc->InjectionConfig.ChannelCount--;
 800491c:	6684      	str	r4, [r0, #104]	; 0x68
    tmp_JSQR_ContextQueueBeingBuilt |= ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank);
 800491e:	f005 051f 	and.w	r5, r5, #31
 8004922:	f3c2 6484 	ubfx	r4, r2, #26, #5
 8004926:	40ac      	lsls	r4, r5

    /* 3. tmp_JSQR_ContextQueueBeingBuilt is fully built for this HAL_ADCEx_InjectedConfigChannel()
          call, aggregate the setting to those already built during the previous
          HAL_ADCEx_InjectedConfigChannel() calls (for the same context of course)  */
    hadc->InjectionConfig.ContextQueue |= tmp_JSQR_ContextQueueBeingBuilt;
 8004928:	4323      	orrs	r3, r4
 800492a:	6643      	str	r3, [r0, #100]	; 0x64

    /* 4. End of context setting: if this is the last channel set, then write context
        into register JSQR and make it enter into queue                   */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 800492c:	6803      	ldr	r3, [r0, #0]
 800492e:	e005      	b.n	800493c <HAL_ADCEx_InjectedConfigChannel+0x64>
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8004930:	684b      	ldr	r3, [r1, #4]
 8004932:	2b09      	cmp	r3, #9
 8004934:	f000 80f8 	beq.w	8004b28 <HAL_ADCEx_InjectedConfigChannel+0x250>
 8004938:	680a      	ldr	r2, [r1, #0]
 800493a:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800493c:	689c      	ldr	r4, [r3, #8]
 800493e:	0724      	lsls	r4, r4, #28
 8004940:	d410      	bmi.n	8004964 <HAL_ADCEx_InjectedConfigChannel+0x8c>
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
  {
    /* If auto-injected mode is disabled: no constraint                       */
    if (sConfigInjected->AutoInjectedConv == DISABLE)
 8004942:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
 8004946:	2c00      	cmp	r4, #0
 8004948:	f040 80e5 	bne.w	8004b16 <HAL_ADCEx_InjectedConfigChannel+0x23e>
    {
      MODIFY_REG(hadc->Instance->CFGR,
 800494c:	f891 4024 	ldrb.w	r4, [r1, #36]	; 0x24
 8004950:	f891 6026 	ldrb.w	r6, [r1, #38]	; 0x26
 8004954:	68dd      	ldr	r5, [r3, #12]
 8004956:	0524      	lsls	r4, r4, #20
 8004958:	ea44 5446 	orr.w	r4, r4, r6, lsl #21
 800495c:	f425 1540 	bic.w	r5, r5, #3145728	; 0x300000
 8004960:	432c      	orrs	r4, r5
 8004962:	60dc      	str	r4, [r3, #12]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004964:	689c      	ldr	r4, [r3, #8]
 8004966:	f014 0404 	ands.w	r4, r4, #4
 800496a:	d060      	beq.n	8004a2e <HAL_ADCEx_InjectedConfigChannel+0x156>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800496c:	689c      	ldr	r4, [r3, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800496e:	2400      	movs	r4, #0
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004970:	689d      	ldr	r5, [r3, #8]
  }

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004972:	07ef      	lsls	r7, r5, #31
 8004974:	d414      	bmi.n	80049a0 <HAL_ADCEx_InjectedConfigChannel+0xc8>
  {
    /* Set mode single-ended or differential input of the selected ADC channel */
    LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfigInjected->InjectedChannel, sConfigInjected->InjectedSingleDiff);
 8004976:	68cf      	ldr	r7, [r1, #12]
  MODIFY_REG(ADCx->DIFSEL,
 8004978:	4dbe      	ldr	r5, [pc, #760]	; (8004c74 <HAL_ADCEx_InjectedConfigChannel+0x39c>)
 800497a:	f8d3 60b0 	ldr.w	r6, [r3, #176]	; 0xb0

    /* Configuration of differential mode */
    /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
    if (sConfigInjected->InjectedSingleDiff == ADC_DIFFERENTIAL_ENDED)
 800497e:	f8df e320 	ldr.w	lr, [pc, #800]	; 8004ca0 <HAL_ADCEx_InjectedConfigChannel+0x3c8>
 8004982:	f007 0c18 	and.w	ip, r7, #24
 8004986:	fa25 f50c 	lsr.w	r5, r5, ip
 800498a:	f3c2 0c12 	ubfx	ip, r2, #0, #19
 800498e:	4015      	ands	r5, r2
 8004990:	ea26 060c 	bic.w	r6, r6, ip
 8004994:	4335      	orrs	r5, r6
 8004996:	4577      	cmp	r7, lr
 8004998:	f8c3 50b0 	str.w	r5, [r3, #176]	; 0xb0
 800499c:	f000 80fd 	beq.w	8004b9a <HAL_ADCEx_InjectedConfigChannel+0x2c2>
  /* internal measurement paths enable: If internal channel selected,       */
  /* enable dedicated internal buffers and path.                            */
  /* Note: these internal measurement paths can be disabled using           */
  /* HAL_ADC_DeInit().                                                      */

  if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfigInjected->InjectedChannel))
 80049a0:	49b5      	ldr	r1, [pc, #724]	; (8004c78 <HAL_ADCEx_InjectedConfigChannel+0x3a0>)
 80049a2:	420a      	tst	r2, r1
 80049a4:	d019      	beq.n	80049da <HAL_ADCEx_InjectedConfigChannel+0x102>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80049a6:	4db5      	ldr	r5, [pc, #724]	; (8004c7c <HAL_ADCEx_InjectedConfigChannel+0x3a4>)
  {
    tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));

    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC1)
 80049a8:	4eb5      	ldr	r6, [pc, #724]	; (8004c80 <HAL_ADCEx_InjectedConfigChannel+0x3a8>)
 80049aa:	68a9      	ldr	r1, [r5, #8]
 80049ac:	42b2      	cmp	r2, r6
 80049ae:	f001 77e0 	and.w	r7, r1, #29360128	; 0x1c00000
 80049b2:	d019      	beq.n	80049e8 <HAL_ADCEx_InjectedConfigChannel+0x110>
         || (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80049b4:	4eb3      	ldr	r6, [pc, #716]	; (8004c84 <HAL_ADCEx_InjectedConfigChannel+0x3ac>)
 80049b6:	42b2      	cmp	r2, r6
 80049b8:	d016      	beq.n	80049e8 <HAL_ADCEx_InjectedConfigChannel+0x110>
        {
          wait_loop_index--;
        }
      }
    }
    else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)
 80049ba:	4eb3      	ldr	r6, [pc, #716]	; (8004c88 <HAL_ADCEx_InjectedConfigChannel+0x3b0>)
 80049bc:	42b2      	cmp	r2, r6
 80049be:	f040 8126 	bne.w	8004c0e <HAL_ADCEx_InjectedConfigChannel+0x336>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80049c2:	01ce      	lsls	r6, r1, #7
 80049c4:	d409      	bmi.n	80049da <HAL_ADCEx_InjectedConfigChannel+0x102>
    {
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80049c6:	4ab1      	ldr	r2, [pc, #708]	; (8004c8c <HAL_ADCEx_InjectedConfigChannel+0x3b4>)
 80049c8:	4293      	cmp	r3, r2
 80049ca:	d006      	beq.n	80049da <HAL_ADCEx_InjectedConfigChannel+0x102>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80049cc:	68ab      	ldr	r3, [r5, #8]
 80049ce:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 80049d2:	431f      	orrs	r7, r3
 80049d4:	f047 7780 	orr.w	r7, r7, #16777216	; 0x1000000
 80049d8:	60af      	str	r7, [r5, #8]
      /* nothing to do */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80049da:	2300      	movs	r3, #0
 80049dc:	f880 3058 	strb.w	r3, [r0, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
}
 80049e0:	4620      	mov	r0, r4
 80049e2:	b002      	add	sp, #8
 80049e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80049e8:	020a      	lsls	r2, r1, #8
 80049ea:	d4f6      	bmi.n	80049da <HAL_ADCEx_InjectedConfigChannel+0x102>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80049ec:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80049f0:	d1f3      	bne.n	80049da <HAL_ADCEx_InjectedConfigChannel+0x102>
 80049f2:	4aa2      	ldr	r2, [pc, #648]	; (8004c7c <HAL_ADCEx_InjectedConfigChannel+0x3a4>)
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (((SystemCoreClock / (100000UL * 2UL)) + 1UL) + 1UL));
 80049f4:	49a6      	ldr	r1, [pc, #664]	; (8004c90 <HAL_ADCEx_InjectedConfigChannel+0x3b8>)
 80049f6:	6893      	ldr	r3, [r2, #8]
 80049f8:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 80049fc:	431f      	orrs	r7, r3
 80049fe:	f447 0700 	orr.w	r7, r7, #8388608	; 0x800000
 8004a02:	6097      	str	r7, [r2, #8]
 8004a04:	680b      	ldr	r3, [r1, #0]
 8004a06:	4aa3      	ldr	r2, [pc, #652]	; (8004c94 <HAL_ADCEx_InjectedConfigChannel+0x3bc>)
 8004a08:	099b      	lsrs	r3, r3, #6
 8004a0a:	fba2 2303 	umull	r2, r3, r2, r3
 8004a0e:	099b      	lsrs	r3, r3, #6
 8004a10:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8004a14:	009b      	lsls	r3, r3, #2
 8004a16:	3318      	adds	r3, #24
 8004a18:	9301      	str	r3, [sp, #4]
        while (wait_loop_index != 0UL)
 8004a1a:	9b01      	ldr	r3, [sp, #4]
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d0dc      	beq.n	80049da <HAL_ADCEx_InjectedConfigChannel+0x102>
          wait_loop_index--;
 8004a20:	9b01      	ldr	r3, [sp, #4]
 8004a22:	3b01      	subs	r3, #1
 8004a24:	9301      	str	r3, [sp, #4]
        while (wait_loop_index != 0UL)
 8004a26:	9b01      	ldr	r3, [sp, #4]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d1f9      	bne.n	8004a20 <HAL_ADCEx_InjectedConfigChannel+0x148>
 8004a2c:	e7d5      	b.n	80049da <HAL_ADCEx_InjectedConfigChannel+0x102>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004a2e:	689d      	ldr	r5, [r3, #8]
 8004a30:	f015 0508 	ands.w	r5, r5, #8
 8004a34:	d19c      	bne.n	8004970 <HAL_ADCEx_InjectedConfigChannel+0x98>
    if ((sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8004a36:	6a8c      	ldr	r4, [r1, #40]	; 0x28
 8004a38:	2c00      	cmp	r4, #0
 8004a3a:	f040 809f 	bne.w	8004b7c <HAL_ADCEx_InjectedConfigChannel+0x2a4>
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 8004a3e:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
 8004a42:	2c01      	cmp	r4, #1
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8004a44:	68dc      	ldr	r4, [r3, #12]
 8004a46:	bf0c      	ite	eq
 8004a48:	f044 7400 	orreq.w	r4, r4, #33554432	; 0x2000000
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8004a4c:	f024 7400 	bicne.w	r4, r4, #33554432	; 0x2000000
 8004a50:	60dc      	str	r4, [r3, #12]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004a52:	2400      	movs	r4, #0
    if (sConfigInjected->InjecOversamplingMode == ENABLE)
 8004a54:	f891 6030 	ldrb.w	r6, [r1, #48]	; 0x30
 8004a58:	2e01      	cmp	r6, #1
 8004a5a:	f000 80ff 	beq.w	8004c5c <HAL_ADCEx_InjectedConfigChannel+0x384>
      CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE);
 8004a5e:	691e      	ldr	r6, [r3, #16]
 8004a60:	f026 0602 	bic.w	r6, r6, #2
 8004a64:	611e      	str	r6, [r3, #16]
    if (sConfigInjected->InjectedSamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8004a66:	688e      	ldr	r6, [r1, #8]
 8004a68:	f1b6 4f00 	cmp.w	r6, #2147483648	; 0x80000000
 8004a6c:	f000 80e2 	beq.w	8004c34 <HAL_ADCEx_InjectedConfigChannel+0x35c>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004a70:	ea4f 5ed2 	mov.w	lr, r2, lsr #23
 8004a74:	f00e 0e04 	and.w	lr, lr, #4
 8004a78:	f103 0c14 	add.w	ip, r3, #20
  MODIFY_REG(*preg,
 8004a7c:	f3c2 5204 	ubfx	r2, r2, #20, #5
 8004a80:	f85e 700c 	ldr.w	r7, [lr, ip]
 8004a84:	f04f 0807 	mov.w	r8, #7
 8004a88:	fa08 f802 	lsl.w	r8, r8, r2
 8004a8c:	4096      	lsls	r6, r2
 8004a8e:	ea27 0208 	bic.w	r2, r7, r8
 8004a92:	4316      	orrs	r6, r2
 8004a94:	f84e 600c 	str.w	r6, [lr, ip]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004a98:	695a      	ldr	r2, [r3, #20]
 8004a9a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004a9e:	615a      	str	r2, [r3, #20]
    if (sConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 8004aa0:	f8d1 e010 	ldr.w	lr, [r1, #16]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
 8004aa4:	68df      	ldr	r7, [r3, #12]
    if (sConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 8004aa6:	f1be 0f04 	cmp.w	lr, #4
 8004aaa:	f000 80fd 	beq.w	8004ca8 <HAL_ADCEx_InjectedConfigChannel+0x3d0>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004aae:	f103 0260 	add.w	r2, r3, #96	; 0x60
  MODIFY_REG(*preg,
 8004ab2:	f8df 81f0 	ldr.w	r8, [pc, #496]	; 8004ca4 <HAL_ADCEx_InjectedConfigChannel+0x3cc>
 8004ab6:	f852 602e 	ldr.w	r6, [r2, lr, lsl #2]
 8004aba:	ea06 0808 	and.w	r8, r6, r8
 8004abe:	680e      	ldr	r6, [r1, #0]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
 8004ac0:	f3c7 0cc1 	ubfx	ip, r7, #3, #2
 8004ac4:	f006 47f8 	and.w	r7, r6, #2080374784	; 0x7c000000
 8004ac8:	694e      	ldr	r6, [r1, #20]
 8004aca:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8004ace:	fa06 f60c 	lsl.w	r6, r6, ip
 8004ad2:	ea47 0708 	orr.w	r7, r7, r8
 8004ad6:	433e      	orrs	r6, r7
 8004ad8:	f046 4600 	orr.w	r6, r6, #2147483648	; 0x80000000
 8004adc:	f842 602e 	str.w	r6, [r2, lr, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004ae0:	f8d1 c010 	ldr.w	ip, [r1, #16]
  MODIFY_REG(*preg,
 8004ae4:	698f      	ldr	r7, [r1, #24]
 8004ae6:	f852 602c 	ldr.w	r6, [r2, ip, lsl #2]
 8004aea:	f026 7680 	bic.w	r6, r6, #16777216	; 0x1000000
 8004aee:	433e      	orrs	r6, r7
 8004af0:	f842 602c 	str.w	r6, [r2, ip, lsl #2]
      LL_ADC_SetOffsetSaturation(hadc->Instance, sConfigInjected->InjectedOffsetNumber,
 8004af4:	690f      	ldr	r7, [r1, #16]
 8004af6:	f891 c01c 	ldrb.w	ip, [r1, #28]
  MODIFY_REG(*preg,
 8004afa:	f852 6027 	ldr.w	r6, [r2, r7, lsl #2]
 8004afe:	f1bc 0f01 	cmp.w	ip, #1
 8004b02:	f026 7600 	bic.w	r6, r6, #33554432	; 0x2000000
 8004b06:	bf08      	it	eq
 8004b08:	f04f 7500 	moveq.w	r5, #33554432	; 0x2000000
 8004b0c:	4335      	orrs	r5, r6
 8004b0e:	f842 5027 	str.w	r5, [r2, r7, lsl #2]
 8004b12:	680a      	ldr	r2, [r1, #0]
}
 8004b14:	e72c      	b.n	8004970 <HAL_ADCEx_InjectedConfigChannel+0x98>
      MODIFY_REG(hadc->Instance->CFGR,
 8004b16:	68dc      	ldr	r4, [r3, #12]
 8004b18:	f891 5026 	ldrb.w	r5, [r1, #38]	; 0x26
 8004b1c:	f424 1440 	bic.w	r4, r4, #3145728	; 0x300000
 8004b20:	ea44 5445 	orr.w	r4, r4, r5, lsl #21
 8004b24:	60dc      	str	r4, [r3, #12]
 8004b26:	e71d      	b.n	8004964 <HAL_ADCEx_InjectedConfigChannel+0x8c>
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8004b28:	6a8b      	ldr	r3, [r1, #40]	; 0x28
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8004b2a:	680a      	ldr	r2, [r1, #0]
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d06a      	beq.n	8004c06 <HAL_ADCEx_InjectedConfigChannel+0x32e>
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8004b30:	6acc      	ldr	r4, [r1, #44]	; 0x2c
                                           | (sConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8004b32:	f003 037c 	and.w	r3, r3, #124	; 0x7c
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8004b36:	0c55      	lsrs	r5, r2, #17
 8004b38:	4323      	orrs	r3, r4
 8004b3a:	f405 5578 	and.w	r5, r5, #15872	; 0x3e00
 8004b3e:	431d      	orrs	r5, r3
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_JSQR_ContextQueueBeingBuilt);
 8004b40:	6803      	ldr	r3, [r0, #0]
 8004b42:	4e55      	ldr	r6, [pc, #340]	; (8004c98 <HAL_ADCEx_InjectedConfigChannel+0x3c0>)
 8004b44:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8004b46:	4034      	ands	r4, r6
 8004b48:	432c      	orrs	r4, r5
 8004b4a:	64dc      	str	r4, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = tmp_JSQR_ContextQueueBeingBuilt;
 8004b4c:	6645      	str	r5, [r0, #100]	; 0x64
 8004b4e:	e6f5      	b.n	800493c <HAL_ADCEx_InjectedConfigChannel+0x64>
    tmp_JSQR_ContextQueueBeingBuilt |= ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank);
 8004b50:	e9d1 2600 	ldrd	r2, r6, [r1]
    hadc->InjectionConfig.ContextQueue |= tmp_JSQR_ContextQueueBeingBuilt;
 8004b54:	6e43      	ldr	r3, [r0, #100]	; 0x64
    tmp_JSQR_ContextQueueBeingBuilt |= ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank);
 8004b56:	f3c2 6584 	ubfx	r5, r2, #26, #5
 8004b5a:	f006 061f 	and.w	r6, r6, #31
 8004b5e:	40b5      	lsls	r5, r6
    hadc->InjectionConfig.ContextQueue |= tmp_JSQR_ContextQueueBeingBuilt;
 8004b60:	431d      	orrs	r5, r3
    hadc->InjectionConfig.ChannelCount--;
 8004b62:	3c01      	subs	r4, #1
    hadc->InjectionConfig.ContextQueue |= tmp_JSQR_ContextQueueBeingBuilt;
 8004b64:	e9c0 5419 	strd	r5, r4, [r0, #100]	; 0x64
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 8004b68:	6803      	ldr	r3, [r0, #0]
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8004b6a:	2c00      	cmp	r4, #0
 8004b6c:	f47f aee6 	bne.w	800493c <HAL_ADCEx_InjectedConfigChannel+0x64>
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 8004b70:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8004b72:	4e49      	ldr	r6, [pc, #292]	; (8004c98 <HAL_ADCEx_InjectedConfigChannel+0x3c0>)
 8004b74:	4034      	ands	r4, r6
 8004b76:	4325      	orrs	r5, r4
 8004b78:	64dd      	str	r5, [r3, #76]	; 0x4c
 8004b7a:	e6df      	b.n	800493c <HAL_ADCEx_InjectedConfigChannel+0x64>
        || (sConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE))
 8004b7c:	6acc      	ldr	r4, [r1, #44]	; 0x2c
 8004b7e:	2c00      	cmp	r4, #0
 8004b80:	f43f af5d 	beq.w	8004a3e <HAL_ADCEx_InjectedConfigChannel+0x166>
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 8004b84:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
 8004b88:	2c01      	cmp	r4, #1
 8004b8a:	f000 8154 	beq.w	8004e36 <HAL_ADCEx_InjectedConfigChannel+0x55e>
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8004b8e:	68dc      	ldr	r4, [r3, #12]
 8004b90:	f024 7400 	bic.w	r4, r4, #33554432	; 0x2000000
 8004b94:	60dc      	str	r4, [r3, #12]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004b96:	462c      	mov	r4, r5
 8004b98:	e75c      	b.n	8004a54 <HAL_ADCEx_InjectedConfigChannel+0x17c>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 8004b9a:	f1bc 0f00 	cmp.w	ip, #0
 8004b9e:	f040 80c7 	bne.w	8004d30 <HAL_ADCEx_InjectedConfigChannel+0x458>
 8004ba2:	0e92      	lsrs	r2, r2, #26
 8004ba4:	1c55      	adds	r5, r2, #1
 8004ba6:	f005 071f 	and.w	r7, r5, #31
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004baa:	2f09      	cmp	r7, #9
 8004bac:	f240 80f9 	bls.w	8004da2 <HAL_ADCEx_InjectedConfigChannel+0x4ca>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 8004bb0:	eb07 0247 	add.w	r2, r7, r7, lsl #1
 8004bb4:	06ae      	lsls	r6, r5, #26
 8004bb6:	3a1e      	subs	r2, #30
 8004bb8:	2501      	movs	r5, #1
 8004bba:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 8004bbe:	fa05 f707 	lsl.w	r7, r5, r7
 8004bc2:	0512      	lsls	r2, r2, #20
 8004bc4:	433e      	orrs	r6, r7
 8004bc6:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004bca:	4332      	orrs	r2, r6
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004bcc:	ea4f 5cd2 	mov.w	ip, r2, lsr #23
 8004bd0:	f00c 0c04 	and.w	ip, ip, #4
 8004bd4:	f103 0714 	add.w	r7, r3, #20
  MODIFY_REG(*preg,
 8004bd8:	688e      	ldr	r6, [r1, #8]
 8004bda:	f85c 5007 	ldr.w	r5, [ip, r7]
 8004bde:	f3c2 5204 	ubfx	r2, r2, #20, #5
 8004be2:	f04f 0e07 	mov.w	lr, #7
 8004be6:	fa0e fe02 	lsl.w	lr, lr, r2
 8004bea:	ea25 050e 	bic.w	r5, r5, lr
 8004bee:	fa06 f202 	lsl.w	r2, r6, r2
 8004bf2:	432a      	orrs	r2, r5
 8004bf4:	f84c 2007 	str.w	r2, [ip, r7]
 8004bf8:	680a      	ldr	r2, [r1, #0]
}
 8004bfa:	e6d1      	b.n	80049a0 <HAL_ADCEx_InjectedConfigChannel+0xc8>
  __HAL_LOCK(hadc);
 8004bfc:	2402      	movs	r4, #2
}
 8004bfe:	4620      	mov	r0, r4
 8004c00:	b002      	add	sp, #8
 8004c02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1));
 8004c06:	0c55      	lsrs	r5, r2, #17
 8004c08:	f405 5578 	and.w	r5, r5, #15872	; 0x3e00
 8004c0c:	e798      	b.n	8004b40 <HAL_ADCEx_InjectedConfigChannel+0x268>
    else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 8004c0e:	4e23      	ldr	r6, [pc, #140]	; (8004c9c <HAL_ADCEx_InjectedConfigChannel+0x3c4>)
 8004c10:	42b2      	cmp	r2, r6
 8004c12:	f47f aee2 	bne.w	80049da <HAL_ADCEx_InjectedConfigChannel+0x102>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004c16:	0249      	lsls	r1, r1, #9
 8004c18:	f53f aedf 	bmi.w	80049da <HAL_ADCEx_InjectedConfigChannel+0x102>
      if (ADC_VREFINT_INSTANCE(hadc))
 8004c1c:	4a1b      	ldr	r2, [pc, #108]	; (8004c8c <HAL_ADCEx_InjectedConfigChannel+0x3b4>)
 8004c1e:	4293      	cmp	r3, r2
 8004c20:	f43f aedb 	beq.w	80049da <HAL_ADCEx_InjectedConfigChannel+0x102>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8004c24:	68ab      	ldr	r3, [r5, #8]
 8004c26:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 8004c2a:	431f      	orrs	r7, r3
 8004c2c:	f447 0780 	orr.w	r7, r7, #4194304	; 0x400000
 8004c30:	60af      	str	r7, [r5, #8]
}
 8004c32:	e6d2      	b.n	80049da <HAL_ADCEx_InjectedConfigChannel+0x102>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004c34:	0dd7      	lsrs	r7, r2, #23
 8004c36:	f007 0704 	and.w	r7, r7, #4
 8004c3a:	f103 0614 	add.w	r6, r3, #20
  MODIFY_REG(*preg,
 8004c3e:	f3c2 5e04 	ubfx	lr, r2, #20, #5
 8004c42:	f04f 0c07 	mov.w	ip, #7
 8004c46:	59ba      	ldr	r2, [r7, r6]
 8004c48:	fa0c fc0e 	lsl.w	ip, ip, lr
 8004c4c:	ea22 020c 	bic.w	r2, r2, ip
 8004c50:	51ba      	str	r2, [r7, r6]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004c52:	695a      	ldr	r2, [r3, #20]
 8004c54:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004c58:	615a      	str	r2, [r3, #20]
}
 8004c5a:	e721      	b.n	8004aa0 <HAL_ADCEx_InjectedConfigChannel+0x1c8>
      MODIFY_REG(hadc->Instance->CFGR2,
 8004c5c:	691f      	ldr	r7, [r3, #16]
 8004c5e:	6b4e      	ldr	r6, [r1, #52]	; 0x34
 8004c60:	f427 7cff 	bic.w	ip, r7, #510	; 0x1fe
 8004c64:	6b8f      	ldr	r7, [r1, #56]	; 0x38
 8004c66:	433e      	orrs	r6, r7
 8004c68:	ea46 060c 	orr.w	r6, r6, ip
 8004c6c:	f046 0602 	orr.w	r6, r6, #2
 8004c70:	611e      	str	r6, [r3, #16]
 8004c72:	e6f8      	b.n	8004a66 <HAL_ADCEx_InjectedConfigChannel+0x18e>
 8004c74:	0007ffff 	.word	0x0007ffff
 8004c78:	80080000 	.word	0x80080000
 8004c7c:	50000300 	.word	0x50000300
 8004c80:	c3210000 	.word	0xc3210000
 8004c84:	90c00010 	.word	0x90c00010
 8004c88:	c7520000 	.word	0xc7520000
 8004c8c:	50000100 	.word	0x50000100
 8004c90:	20000658 	.word	0x20000658
 8004c94:	053e2d63 	.word	0x053e2d63
 8004c98:	04104000 	.word	0x04104000
 8004c9c:	cb840000 	.word	0xcb840000
 8004ca0:	407f0000 	.word	0x407f0000
 8004ca4:	03fff000 	.word	0x03fff000
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8004ca8:	680a      	ldr	r2, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004caa:	6e1d      	ldr	r5, [r3, #96]	; 0x60
 8004cac:	6e1d      	ldr	r5, [r3, #96]	; 0x60
 8004cae:	f3c2 0612 	ubfx	r6, r2, #0, #19
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004cb2:	f3c5 6584 	ubfx	r5, r5, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8004cb6:	2e00      	cmp	r6, #0
 8004cb8:	d07d      	beq.n	8004db6 <HAL_ADCEx_InjectedConfigChannel+0x4de>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cba:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 8004cbe:	b126      	cbz	r6, 8004cca <HAL_ADCEx_InjectedConfigChannel+0x3f2>
  return __builtin_clz(value);
 8004cc0:	fab6 f686 	clz	r6, r6
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004cc4:	42b5      	cmp	r5, r6
 8004cc6:	f000 80bb 	beq.w	8004e40 <HAL_ADCEx_InjectedConfigChannel+0x568>
 8004cca:	6e5d      	ldr	r5, [r3, #100]	; 0x64
 8004ccc:	6e5f      	ldr	r7, [r3, #100]	; 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004cce:	f103 0560 	add.w	r5, r3, #96	; 0x60
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004cd2:	f3c7 6784 	ubfx	r7, r7, #26, #5
 8004cd6:	f103 0c64 	add.w	ip, r3, #100	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cda:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 8004cde:	b126      	cbz	r6, 8004cea <HAL_ADCEx_InjectedConfigChannel+0x412>
  return __builtin_clz(value);
 8004ce0:	fab6 f686 	clz	r6, r6
 8004ce4:	42b7      	cmp	r7, r6
 8004ce6:	f000 80c0 	beq.w	8004e6a <HAL_ADCEx_InjectedConfigChannel+0x592>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004cea:	68ae      	ldr	r6, [r5, #8]
 8004cec:	68af      	ldr	r7, [r5, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004cee:	f105 0c08 	add.w	ip, r5, #8
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004cf2:	f3c7 6784 	ubfx	r7, r7, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cf6:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 8004cfa:	b126      	cbz	r6, 8004d06 <HAL_ADCEx_InjectedConfigChannel+0x42e>
  return __builtin_clz(value);
 8004cfc:	fab6 f686 	clz	r6, r6
 8004d00:	42b7      	cmp	r7, r6
 8004d02:	f000 80c7 	beq.w	8004e94 <HAL_ADCEx_InjectedConfigChannel+0x5bc>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004d06:	68ee      	ldr	r6, [r5, #12]
 8004d08:	68ef      	ldr	r7, [r5, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004d0a:	350c      	adds	r5, #12
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004d0c:	f3c7 6784 	ubfx	r7, r7, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d10:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 8004d14:	2e00      	cmp	r6, #0
 8004d16:	f43f ae2b 	beq.w	8004970 <HAL_ADCEx_InjectedConfigChannel+0x98>
  return __builtin_clz(value);
 8004d1a:	fab6 f686 	clz	r6, r6
 8004d1e:	42be      	cmp	r6, r7
 8004d20:	f47f ae26 	bne.w	8004970 <HAL_ADCEx_InjectedConfigChannel+0x98>
  MODIFY_REG(*preg,
 8004d24:	682a      	ldr	r2, [r5, #0]
 8004d26:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004d2a:	602a      	str	r2, [r5, #0]
 8004d2c:	680a      	ldr	r2, [r1, #0]
}
 8004d2e:	e61f      	b.n	8004970 <HAL_ADCEx_InjectedConfigChannel+0x98>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d30:	fa92 f5a2 	rbit	r5, r2
  if (value == 0U)
 8004d34:	2d00      	cmp	r5, #0
 8004d36:	d05a      	beq.n	8004dee <HAL_ADCEx_InjectedConfigChannel+0x516>
  return __builtin_clz(value);
 8004d38:	fab5 f585 	clz	r5, r5
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 8004d3c:	3501      	adds	r5, #1
 8004d3e:	f005 051f 	and.w	r5, r5, #31
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004d42:	2d09      	cmp	r5, #9
 8004d44:	d953      	bls.n	8004dee <HAL_ADCEx_InjectedConfigChannel+0x516>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d46:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 8004d4a:	2e00      	cmp	r6, #0
 8004d4c:	f000 80c2 	beq.w	8004ed4 <HAL_ADCEx_InjectedConfigChannel+0x5fc>
  return __builtin_clz(value);
 8004d50:	fab6 f686 	clz	r6, r6
 8004d54:	3601      	adds	r6, #1
 8004d56:	06b6      	lsls	r6, r6, #26
 8004d58:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d5c:	fa92 f5a2 	rbit	r5, r2
  if (value == 0U)
 8004d60:	2d00      	cmp	r5, #0
 8004d62:	f000 80b5 	beq.w	8004ed0 <HAL_ADCEx_InjectedConfigChannel+0x5f8>
  return __builtin_clz(value);
 8004d66:	fab5 f585 	clz	r5, r5
 8004d6a:	3501      	adds	r5, #1
 8004d6c:	f005 051f 	and.w	r5, r5, #31
 8004d70:	2701      	movs	r7, #1
 8004d72:	fa07 f505 	lsl.w	r5, r7, r5
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 8004d76:	432e      	orrs	r6, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d78:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8004d7c:	2a00      	cmp	r2, #0
 8004d7e:	f000 80a5 	beq.w	8004ecc <HAL_ADCEx_InjectedConfigChannel+0x5f4>
  return __builtin_clz(value);
 8004d82:	fab2 f582 	clz	r5, r2
 8004d86:	3501      	adds	r5, #1
 8004d88:	f005 051f 	and.w	r5, r5, #31
 8004d8c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004d90:	f1a5 021e 	sub.w	r2, r5, #30
 8004d94:	0512      	lsls	r2, r2, #20
 8004d96:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8004d9a:	e716      	b.n	8004bca <HAL_ADCEx_InjectedConfigChannel+0x2f2>
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U));
 8004d9c:	3b01      	subs	r3, #1
 8004d9e:	461c      	mov	r4, r3
 8004da0:	e5ba      	b.n	8004918 <HAL_ADCEx_InjectedConfigChannel+0x40>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 8004da2:	06ae      	lsls	r6, r5, #26
 8004da4:	2501      	movs	r5, #1
 8004da6:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 8004daa:	40bd      	lsls	r5, r7
 8004dac:	eb07 0247 	add.w	r2, r7, r7, lsl #1
 8004db0:	432e      	orrs	r6, r5
 8004db2:	0512      	lsls	r2, r2, #20
 8004db4:	e709      	b.n	8004bca <HAL_ADCEx_InjectedConfigChannel+0x2f2>
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8004db6:	f3c2 6684 	ubfx	r6, r2, #26, #5
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004dba:	42b5      	cmp	r5, r6
 8004dbc:	d040      	beq.n	8004e40 <HAL_ADCEx_InjectedConfigChannel+0x568>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004dbe:	6e5d      	ldr	r5, [r3, #100]	; 0x64
 8004dc0:	6e5f      	ldr	r7, [r3, #100]	; 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004dc2:	f103 0560 	add.w	r5, r3, #96	; 0x60
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004dc6:	f3c7 6784 	ubfx	r7, r7, #26, #5
 8004dca:	f103 0c64 	add.w	ip, r3, #100	; 0x64
 8004dce:	42b7      	cmp	r7, r6
 8004dd0:	d04b      	beq.n	8004e6a <HAL_ADCEx_InjectedConfigChannel+0x592>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004dd2:	68af      	ldr	r7, [r5, #8]
 8004dd4:	68af      	ldr	r7, [r5, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004dd6:	f105 0c08 	add.w	ip, r5, #8
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004dda:	f3c7 6784 	ubfx	r7, r7, #26, #5
 8004dde:	42b7      	cmp	r7, r6
 8004de0:	d058      	beq.n	8004e94 <HAL_ADCEx_InjectedConfigChannel+0x5bc>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004de2:	68ef      	ldr	r7, [r5, #12]
 8004de4:	68ef      	ldr	r7, [r5, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004de6:	350c      	adds	r5, #12
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004de8:	f3c7 6784 	ubfx	r7, r7, #26, #5
 8004dec:	e797      	b.n	8004d1e <HAL_ADCEx_InjectedConfigChannel+0x446>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dee:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 8004df2:	2e00      	cmp	r6, #0
 8004df4:	d064      	beq.n	8004ec0 <HAL_ADCEx_InjectedConfigChannel+0x5e8>
  return __builtin_clz(value);
 8004df6:	fab6 f686 	clz	r6, r6
 8004dfa:	3601      	adds	r6, #1
 8004dfc:	06b6      	lsls	r6, r6, #26
 8004dfe:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e02:	fa92 f5a2 	rbit	r5, r2
  if (value == 0U)
 8004e06:	2d00      	cmp	r5, #0
 8004e08:	d058      	beq.n	8004ebc <HAL_ADCEx_InjectedConfigChannel+0x5e4>
  return __builtin_clz(value);
 8004e0a:	fab5 f585 	clz	r5, r5
 8004e0e:	3501      	adds	r5, #1
 8004e10:	f005 051f 	and.w	r5, r5, #31
 8004e14:	2701      	movs	r7, #1
 8004e16:	fa07 f505 	lsl.w	r5, r7, r5
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 8004e1a:	432e      	orrs	r6, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e1c:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8004e20:	2a00      	cmp	r2, #0
 8004e22:	d050      	beq.n	8004ec6 <HAL_ADCEx_InjectedConfigChannel+0x5ee>
  return __builtin_clz(value);
 8004e24:	fab2 f582 	clz	r5, r2
 8004e28:	3501      	adds	r5, #1
 8004e2a:	f005 051f 	and.w	r5, r5, #31
 8004e2e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004e32:	052a      	lsls	r2, r5, #20
 8004e34:	e6c9      	b.n	8004bca <HAL_ADCEx_InjectedConfigChannel+0x2f2>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004e36:	6dc6      	ldr	r6, [r0, #92]	; 0x5c
 8004e38:	f046 0620 	orr.w	r6, r6, #32
 8004e3c:	65c6      	str	r6, [r0, #92]	; 0x5c
        tmp_hal_status = HAL_ERROR;
 8004e3e:	e609      	b.n	8004a54 <HAL_ADCEx_InjectedConfigChannel+0x17c>
  MODIFY_REG(*preg,
 8004e40:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004e42:	461d      	mov	r5, r3
 8004e44:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004e48:	f845 2f60 	str.w	r2, [r5, #96]!
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8004e4c:	680a      	ldr	r2, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004e4e:	6e5e      	ldr	r6, [r3, #100]	; 0x64
 8004e50:	6e5f      	ldr	r7, [r3, #100]	; 0x64
 8004e52:	f3c2 0612 	ubfx	r6, r2, #0, #19
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004e56:	f3c7 6784 	ubfx	r7, r7, #26, #5
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004e5a:	f103 0c64 	add.w	ip, r3, #100	; 0x64
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8004e5e:	2e00      	cmp	r6, #0
 8004e60:	f47f af3b 	bne.w	8004cda <HAL_ADCEx_InjectedConfigChannel+0x402>
 8004e64:	f3c2 6684 	ubfx	r6, r2, #26, #5
 8004e68:	e7b1      	b.n	8004dce <HAL_ADCEx_InjectedConfigChannel+0x4f6>
  MODIFY_REG(*preg,
 8004e6a:	f8dc 2000 	ldr.w	r2, [ip]
 8004e6e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004e72:	f8cc 2000 	str.w	r2, [ip]
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8004e76:	680a      	ldr	r2, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004e78:	68ae      	ldr	r6, [r5, #8]
 8004e7a:	68af      	ldr	r7, [r5, #8]
 8004e7c:	f3c2 0612 	ubfx	r6, r2, #0, #19
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004e80:	f3c7 6784 	ubfx	r7, r7, #26, #5
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004e84:	f105 0c08 	add.w	ip, r5, #8
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8004e88:	2e00      	cmp	r6, #0
 8004e8a:	f47f af34 	bne.w	8004cf6 <HAL_ADCEx_InjectedConfigChannel+0x41e>
 8004e8e:	f3c2 6684 	ubfx	r6, r2, #26, #5
 8004e92:	e7a4      	b.n	8004dde <HAL_ADCEx_InjectedConfigChannel+0x506>
  MODIFY_REG(*preg,
 8004e94:	f8dc 2000 	ldr.w	r2, [ip]
 8004e98:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004e9c:	f8cc 2000 	str.w	r2, [ip]
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8004ea0:	680a      	ldr	r2, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004ea2:	68ee      	ldr	r6, [r5, #12]
 8004ea4:	68ef      	ldr	r7, [r5, #12]
 8004ea6:	f3c2 0612 	ubfx	r6, r2, #0, #19
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004eaa:	f3c7 6784 	ubfx	r7, r7, #26, #5
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004eae:	350c      	adds	r5, #12
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8004eb0:	2e00      	cmp	r6, #0
 8004eb2:	f47f af2d 	bne.w	8004d10 <HAL_ADCEx_InjectedConfigChannel+0x438>
 8004eb6:	f3c2 6684 	ubfx	r6, r2, #26, #5
 8004eba:	e730      	b.n	8004d1e <HAL_ADCEx_InjectedConfigChannel+0x446>
 8004ebc:	2502      	movs	r5, #2
 8004ebe:	e7ac      	b.n	8004e1a <HAL_ADCEx_InjectedConfigChannel+0x542>
 8004ec0:	f04f 6680 	mov.w	r6, #67108864	; 0x4000000
 8004ec4:	e79d      	b.n	8004e02 <HAL_ADCEx_InjectedConfigChannel+0x52a>
 8004ec6:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 8004eca:	e67e      	b.n	8004bca <HAL_ADCEx_InjectedConfigChannel+0x2f2>
 8004ecc:	4a03      	ldr	r2, [pc, #12]	; (8004edc <HAL_ADCEx_InjectedConfigChannel+0x604>)
 8004ece:	e67c      	b.n	8004bca <HAL_ADCEx_InjectedConfigChannel+0x2f2>
 8004ed0:	2502      	movs	r5, #2
 8004ed2:	e750      	b.n	8004d76 <HAL_ADCEx_InjectedConfigChannel+0x49e>
 8004ed4:	f04f 6680 	mov.w	r6, #67108864	; 0x4000000
 8004ed8:	e740      	b.n	8004d5c <HAL_ADCEx_InjectedConfigChannel+0x484>
 8004eda:	bf00      	nop
 8004edc:	fe500000 	.word	0xfe500000

08004ee0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8004ee0:	b4f0      	push	{r4, r5, r6, r7}
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004ee2:	f890 2058 	ldrb.w	r2, [r0, #88]	; 0x58
  if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004ee6:	680d      	ldr	r5, [r1, #0]
  __HAL_LOCK(hadc);
 8004ee8:	2a01      	cmp	r2, #1
{
 8004eea:	b09c      	sub	sp, #112	; 0x70
  __HAL_LOCK(hadc);
 8004eec:	d04f      	beq.n	8004f8e <HAL_ADCEx_MultiModeConfigChannel+0xae>

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004eee:	6804      	ldr	r4, [r0, #0]
 8004ef0:	4603      	mov	r3, r0
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8004ef2:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 8004ef4:	2001      	movs	r0, #1
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004ef6:	f1b4 4fa0 	cmp.w	r4, #1342177280	; 0x50000000
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8004efa:	9218      	str	r2, [sp, #96]	; 0x60
  __HAL_LOCK(hadc);
 8004efc:	f883 0058 	strb.w	r0, [r3, #88]	; 0x58
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8004f00:	9219      	str	r2, [sp, #100]	; 0x64
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004f02:	d008      	beq.n	8004f16 <HAL_ADCEx_MultiModeConfigChannel+0x36>

  if (tmphadcSlave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004f04:	6dd9      	ldr	r1, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004f06:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004f0a:	f041 0120 	orr.w	r1, r1, #32
 8004f0e:	65d9      	str	r1, [r3, #92]	; 0x5c
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 8004f10:	b01c      	add	sp, #112	; 0x70
 8004f12:	bcf0      	pop	{r4, r5, r6, r7}
 8004f14:	4770      	bx	lr
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004f16:	4a23      	ldr	r2, [pc, #140]	; (8004fa4 <HAL_ADCEx_MultiModeConfigChannel+0xc4>)
 8004f18:	6890      	ldr	r0, [r2, #8]
 8004f1a:	0740      	lsls	r0, r0, #29
 8004f1c:	d50b      	bpl.n	8004f36 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8004f1e:	68a2      	ldr	r2, [r4, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004f20:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004f22:	f042 0220 	orr.w	r2, r2, #32
 8004f26:	65da      	str	r2, [r3, #92]	; 0x5c
    tmp_hal_status = HAL_ERROR;
 8004f28:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 8004f2a:	2200      	movs	r2, #0
 8004f2c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
}
 8004f30:	b01c      	add	sp, #112	; 0x70
 8004f32:	bcf0      	pop	{r4, r5, r6, r7}
 8004f34:	4770      	bx	lr
 8004f36:	68a0      	ldr	r0, [r4, #8]
 8004f38:	0746      	lsls	r6, r0, #29
 8004f3a:	d4f1      	bmi.n	8004f20 <HAL_ADCEx_MultiModeConfigChannel+0x40>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004f3c:	b1d5      	cbz	r5, 8004f74 <HAL_ADCEx_MultiModeConfigChannel+0x94>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8004f3e:	4e1a      	ldr	r6, [pc, #104]	; (8004fa8 <HAL_ADCEx_MultiModeConfigChannel+0xc8>)
 8004f40:	684f      	ldr	r7, [r1, #4]
 8004f42:	68b0      	ldr	r0, [r6, #8]
 8004f44:	f893 c038 	ldrb.w	ip, [r3, #56]	; 0x38
 8004f48:	f420 4060 	bic.w	r0, r0, #57344	; 0xe000
 8004f4c:	4338      	orrs	r0, r7
 8004f4e:	ea40 304c 	orr.w	r0, r0, ip, lsl #13
 8004f52:	60b0      	str	r0, [r6, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004f54:	68a4      	ldr	r4, [r4, #8]
 8004f56:	6890      	ldr	r0, [r2, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004f58:	4320      	orrs	r0, r4
 8004f5a:	f010 0001 	ands.w	r0, r0, #1
 8004f5e:	d114      	bne.n	8004f8a <HAL_ADCEx_MultiModeConfigChannel+0xaa>
        MODIFY_REG(tmpADC_Common->CCR,
 8004f60:	68b4      	ldr	r4, [r6, #8]
 8004f62:	688a      	ldr	r2, [r1, #8]
 8004f64:	f424 6171 	bic.w	r1, r4, #3856	; 0xf10
 8004f68:	4315      	orrs	r5, r2
 8004f6a:	f021 010f 	bic.w	r1, r1, #15
 8004f6e:	430d      	orrs	r5, r1
 8004f70:	60b5      	str	r5, [r6, #8]
 8004f72:	e7da      	b.n	8004f2a <HAL_ADCEx_MultiModeConfigChannel+0x4a>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8004f74:	4d0c      	ldr	r5, [pc, #48]	; (8004fa8 <HAL_ADCEx_MultiModeConfigChannel+0xc8>)
 8004f76:	68a9      	ldr	r1, [r5, #8]
 8004f78:	f421 4160 	bic.w	r1, r1, #57344	; 0xe000
 8004f7c:	60a9      	str	r1, [r5, #8]
 8004f7e:	68a1      	ldr	r1, [r4, #8]
 8004f80:	6890      	ldr	r0, [r2, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004f82:	4308      	orrs	r0, r1
 8004f84:	f010 0001 	ands.w	r0, r0, #1
 8004f88:	d005      	beq.n	8004f96 <HAL_ADCEx_MultiModeConfigChannel+0xb6>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004f8a:	2000      	movs	r0, #0
 8004f8c:	e7cd      	b.n	8004f2a <HAL_ADCEx_MultiModeConfigChannel+0x4a>
  __HAL_LOCK(hadc);
 8004f8e:	2002      	movs	r0, #2
}
 8004f90:	b01c      	add	sp, #112	; 0x70
 8004f92:	bcf0      	pop	{r4, r5, r6, r7}
 8004f94:	4770      	bx	lr
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004f96:	68aa      	ldr	r2, [r5, #8]
 8004f98:	f422 6271 	bic.w	r2, r2, #3856	; 0xf10
 8004f9c:	f022 020f 	bic.w	r2, r2, #15
 8004fa0:	60aa      	str	r2, [r5, #8]
 8004fa2:	e7c2      	b.n	8004f2a <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 8004fa4:	50000100 	.word	0x50000100
 8004fa8:	50000300 	.word	0x50000300

08004fac <HAL_CORDIC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CORDIC_Init(CORDIC_HandleTypeDef *hcordic)
{
  /* Check the CORDIC handle allocation */
  if (hcordic == NULL)
 8004fac:	b1b0      	cbz	r0, 8004fdc <HAL_CORDIC_Init+0x30>
{
 8004fae:	b510      	push	{r4, lr}

    /* Initialize the low level hardware */
    hcordic->MspInitCallback(hcordic);
  }
#else
  if (hcordic->State == HAL_CORDIC_STATE_RESET)
 8004fb0:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 8004fb4:	4604      	mov	r4, r0
 8004fb6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004fba:	b153      	cbz	r3, 8004fd2 <HAL_CORDIC_Init+0x26>
    HAL_CORDIC_MspInit(hcordic);
  }
#endif /* (USE_HAL_CORDIC_REGISTER_CALLBACKS) */

  /* Set CORDIC error code to none */
  hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 8004fbc:	2000      	movs	r0, #0

  /* Reset DMADirection */
  hcordic->DMADirection = CORDIC_DMA_DIR_NONE;

  /* Change CORDIC peripheral state */
  hcordic->State = HAL_CORDIC_STATE_READY;
 8004fbe:	2301      	movs	r3, #1
  hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 8004fc0:	6260      	str	r0, [r4, #36]	; 0x24
  hcordic->State = HAL_CORDIC_STATE_READY;
 8004fc2:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
  hcordic->pOutBuff = NULL;
 8004fc6:	e9c4 0001 	strd	r0, r0, [r4, #4]
  hcordic->NbCalcToGet = 0U;
 8004fca:	e9c4 0003 	strd	r0, r0, [r4, #12]
  hcordic->DMADirection = CORDIC_DMA_DIR_NONE;
 8004fce:	6160      	str	r0, [r4, #20]

  /* Return function status */
  return HAL_OK;
}
 8004fd0:	bd10      	pop	{r4, pc}
    hcordic->Lock = HAL_UNLOCKED;
 8004fd2:	f880 2020 	strb.w	r2, [r0, #32]
    HAL_CORDIC_MspInit(hcordic);
 8004fd6:	f7fe fde7 	bl	8003ba8 <HAL_CORDIC_MspInit>
 8004fda:	e7ef      	b.n	8004fbc <HAL_CORDIC_Init+0x10>
    return HAL_ERROR;
 8004fdc:	2001      	movs	r0, #1
}
 8004fde:	4770      	bx	lr

08004fe0 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004fe0:	4908      	ldr	r1, [pc, #32]	; (8005004 <HAL_NVIC_SetPriorityGrouping+0x24>)
 8004fe2:	68ca      	ldr	r2, [r1, #12]
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004fe4:	b410      	push	{r4}
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004fe6:	0200      	lsls	r0, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004fe8:	f64f 04ff 	movw	r4, #63743	; 0xf8ff
 8004fec:	4022      	ands	r2, r4
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004fee:	f400 63e0 	and.w	r3, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004ff2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004ff4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004ff8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8004ffc:	f85d 4b04 	ldr.w	r4, [sp], #4
  SCB->AIRCR =  reg_value;
 8005000:	60cb      	str	r3, [r1, #12]
 8005002:	4770      	bx	lr
 8005004:	e000ed00 	.word	0xe000ed00

08005008 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005008:	4b19      	ldr	r3, [pc, #100]	; (8005070 <HAL_NVIC_SetPriority+0x68>)
 800500a:	68db      	ldr	r3, [r3, #12]
 800500c:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005010:	b430      	push	{r4, r5}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005012:	f1c3 0507 	rsb	r5, r3, #7
 8005016:	2d04      	cmp	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005018:	f103 0404 	add.w	r4, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800501c:	bf28      	it	cs
 800501e:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005020:	2c06      	cmp	r4, #6
 8005022:	d919      	bls.n	8005058 <HAL_NVIC_SetPriority+0x50>
 8005024:	3b03      	subs	r3, #3
 8005026:	f04f 34ff 	mov.w	r4, #4294967295
 800502a:	409c      	lsls	r4, r3
 800502c:	ea22 0204 	bic.w	r2, r2, r4

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005030:	f04f 34ff 	mov.w	r4, #4294967295
 8005034:	40ac      	lsls	r4, r5
 8005036:	ea21 0104 	bic.w	r1, r1, r4
 800503a:	4099      	lsls	r1, r3
  if ((int32_t)(IRQn) >= 0)
 800503c:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800503e:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 8005042:	db0c      	blt.n	800505e <HAL_NVIC_SetPriority+0x56>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005044:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8005048:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 800504c:	0109      	lsls	r1, r1, #4
 800504e:	b2c9      	uxtb	r1, r1
 8005050:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8005054:	bc30      	pop	{r4, r5}
 8005056:	4770      	bx	lr
 8005058:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800505a:	4613      	mov	r3, r2
 800505c:	e7e8      	b.n	8005030 <HAL_NVIC_SetPriority+0x28>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800505e:	4b05      	ldr	r3, [pc, #20]	; (8005074 <HAL_NVIC_SetPriority+0x6c>)
 8005060:	f000 000f 	and.w	r0, r0, #15
 8005064:	0109      	lsls	r1, r1, #4
 8005066:	4403      	add	r3, r0
 8005068:	b2c9      	uxtb	r1, r1
 800506a:	7619      	strb	r1, [r3, #24]
 800506c:	bc30      	pop	{r4, r5}
 800506e:	4770      	bx	lr
 8005070:	e000ed00 	.word	0xe000ed00
 8005074:	e000ecfc 	.word	0xe000ecfc

08005078 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8005078:	2800      	cmp	r0, #0
 800507a:	db07      	blt.n	800508c <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800507c:	4a04      	ldr	r2, [pc, #16]	; (8005090 <HAL_NVIC_EnableIRQ+0x18>)
 800507e:	f000 011f 	and.w	r1, r0, #31
 8005082:	2301      	movs	r3, #1
 8005084:	0940      	lsrs	r0, r0, #5
 8005086:	408b      	lsls	r3, r1
 8005088:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 800508c:	4770      	bx	lr
 800508e:	bf00      	nop
 8005090:	e000e100 	.word	0xe000e100

08005094 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005094:	3801      	subs	r0, #1
 8005096:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800509a:	d20e      	bcs.n	80050ba <HAL_SYSTICK_Config+0x26>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800509c:	4b08      	ldr	r3, [pc, #32]	; (80050c0 <HAL_SYSTICK_Config+0x2c>)
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800509e:	b410      	push	{r4}
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80050a0:	4c08      	ldr	r4, [pc, #32]	; (80050c4 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80050a2:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80050a4:	20f0      	movs	r0, #240	; 0xf0
 80050a6:	f884 0023 	strb.w	r0, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80050aa:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80050ac:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80050ae:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80050b0:	609a      	str	r2, [r3, #8]
   return SysTick_Config(TicksNumb);
}
 80050b2:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80050b6:	6019      	str	r1, [r3, #0]
 80050b8:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80050ba:	2001      	movs	r0, #1
 80050bc:	4770      	bx	lr
 80050be:	bf00      	nop
 80050c0:	e000e010 	.word	0xe000e010
 80050c4:	e000ed00 	.word	0xe000ed00

080050c8 <HAL_SYSTICK_Callback>:
__weak void HAL_SYSTICK_Callback(void)
{
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80050c8:	4770      	bx	lr
 80050ca:	bf00      	nop

080050cc <HAL_SYSTICK_IRQHandler>:
{
 80050cc:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 80050ce:	f7ff fffb 	bl	80050c8 <HAL_SYSTICK_Callback>
}
 80050d2:	bd08      	pop	{r3, pc}

080050d4 <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
  /* Check DAC handle */
  if (hdac == NULL)
 80050d4:	b188      	cbz	r0, 80050fa <HAL_DAC_Init+0x26>
{
 80050d6:	b510      	push	{r4, lr}
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80050d8:	7903      	ldrb	r3, [r0, #4]
 80050da:	4604      	mov	r4, r0
 80050dc:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80050e0:	b13b      	cbz	r3, 80050f2 <HAL_DAC_Init+0x1e>

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80050e2:	2300      	movs	r3, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 80050e4:	2102      	movs	r1, #2

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80050e6:	2201      	movs	r2, #1
  hdac->State = HAL_DAC_STATE_BUSY;
 80050e8:	7121      	strb	r1, [r4, #4]
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80050ea:	6123      	str	r3, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 80050ec:	7122      	strb	r2, [r4, #4]

  /* Return function status */
  return HAL_OK;
 80050ee:	4618      	mov	r0, r3
}
 80050f0:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 80050f2:	7142      	strb	r2, [r0, #5]
    HAL_DAC_MspInit(hdac);
 80050f4:	f7fe fd70 	bl	8003bd8 <HAL_DAC_MspInit>
 80050f8:	e7f3      	b.n	80050e2 <HAL_DAC_Init+0xe>
    return HAL_ERROR;
 80050fa:	2001      	movs	r0, #1
}
 80050fc:	4770      	bx	lr
 80050fe:	bf00      	nop

08005100 <HAL_DAC_ConfigChannel>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8005100:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005104:	7943      	ldrb	r3, [r0, #5]
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8005106:	688f      	ldr	r7, [r1, #8]
  __HAL_LOCK(hdac);
 8005108:	2b01      	cmp	r3, #1
 800510a:	f000 80c5 	beq.w	8005298 <HAL_DAC_ConfigChannel+0x198>
 800510e:	4614      	mov	r4, r2

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005110:	2302      	movs	r3, #2
  __HAL_LOCK(hdac);
 8005112:	2201      	movs	r2, #1

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8005114:	2f04      	cmp	r7, #4
 8005116:	4606      	mov	r6, r0
 8005118:	460d      	mov	r5, r1
  __HAL_LOCK(hdac);
 800511a:	7142      	strb	r2, [r0, #5]
  hdac->State = HAL_DAC_STATE_BUSY;
 800511c:	7103      	strb	r3, [r0, #4]
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800511e:	d077      	beq.n	8005210 <HAL_DAC_ConfigChannel+0x110>
 8005120:	6803      	ldr	r3, [r0, #0]
 8005122:	f004 0410 	and.w	r4, r4, #16
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8005126:	69ea      	ldr	r2, [r5, #28]
 8005128:	2a01      	cmp	r2, #1
 800512a:	d108      	bne.n	800513e <HAL_DAC_ConfigChannel+0x3e>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 800512c:	6b99      	ldr	r1, [r3, #56]	; 0x38
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800512e:	6a2a      	ldr	r2, [r5, #32]
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8005130:	201f      	movs	r0, #31
 8005132:	40a0      	lsls	r0, r4
 8005134:	ea21 0100 	bic.w	r1, r1, r0
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005138:	40a2      	lsls	r2, r4
 800513a:	430a      	orrs	r2, r1
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 800513c:	639a      	str	r2, [r3, #56]	; 0x38
  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 800513e:	69a9      	ldr	r1, [r5, #24]
  tmpreg1 = hdac->Instance->MCR;
 8005140:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8005142:	2207      	movs	r2, #7
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8005144:	2901      	cmp	r1, #1
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8005146:	fa02 fc04 	lsl.w	ip, r2, r4
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 800514a:	696a      	ldr	r2, [r5, #20]
 800514c:	d05e      	beq.n	800520c <HAL_DAC_ConfigChannel+0x10c>
  {
    connectOnChip = 0x00000000UL;
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 800514e:	2902      	cmp	r1, #2
  {
    connectOnChip = DAC_MCR_MODE1_0;
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8005150:	bf16      	itet	ne
 8005152:	fab2 f182 	clzne	r1, r2
    connectOnChip = DAC_MCR_MODE1_0;
 8005156:	2101      	moveq	r1, #1
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8005158:	0949      	lsrne	r1, r1, #5
    else
    {
      connectOnChip = 0x00000000UL;
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 800515a:	4311      	orrs	r1, r2
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 800515c:	792a      	ldrb	r2, [r5, #4]
 800515e:	2a01      	cmp	r2, #1
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8005160:	f44f 7200 	mov.w	r2, #512	; 0x200
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8005164:	f44f 7880 	mov.w	r8, #256	; 0x100
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8005168:	fa02 f204 	lsl.w	r2, r2, r4
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 800516c:	fa08 f804 	lsl.w	r8, r8, r4
 8005170:	ea42 020c 	orr.w	r2, r2, ip
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8005174:	ea47 0701 	orr.w	r7, r7, r1
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8005178:	ea20 0202 	bic.w	r2, r0, r2
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 800517c:	7969      	ldrb	r1, [r5, #5]
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 800517e:	ea6f 0808 	mvn.w	r8, r8
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8005182:	ea08 0802 	and.w	r8, r8, r2
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8005186:	682a      	ldr	r2, [r5, #0]
 8005188:	bf08      	it	eq
 800518a:	f447 7780 	orreq.w	r7, r7, #256	; 0x100
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 800518e:	2901      	cmp	r1, #1
 8005190:	bf08      	it	eq
 8005192:	f447 7700 	orreq.w	r7, r7, #512	; 0x200
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8005196:	2a02      	cmp	r2, #2
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8005198:	f428 4840 	bic.w	r8, r8, #49152	; 0xc000
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 800519c:	d073      	beq.n	8005286 <HAL_DAC_ConfigChannel+0x186>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 800519e:	ea48 0802 	orr.w	r8, r8, r2
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80051a2:	40a7      	lsls	r7, r4
 80051a4:	ea47 0708 	orr.w	r7, r7, r8
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80051a8:	63df      	str	r7, [r3, #60]	; 0x3c
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 80051aa:	e9d5 1203 	ldrd	r1, r2, [r5, #12]
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80051ae:	6818      	ldr	r0, [r3, #0]
 80051b0:	f44f 4580 	mov.w	r5, #16384	; 0x4000
 80051b4:	40a5      	lsls	r5, r4
 80051b6:	ea20 0005 	bic.w	r0, r0, r5
 80051ba:	6018      	str	r0, [r3, #0]
  tmpreg1 = hdac->Instance->CR;
 80051bc:	6818      	ldr	r0, [r3, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80051be:	f640 75fe 	movw	r5, #4094	; 0xffe
 80051c2:	40a5      	lsls	r5, r4
 80051c4:	ea20 0505 	bic.w	r5, r0, r5
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80051c8:	fa01 f004 	lsl.w	r0, r1, r4
 80051cc:	4328      	orrs	r0, r5
  hdac->Instance->CR = tmpreg1;
 80051ce:	6018      	str	r0, [r3, #0]
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80051d0:	6818      	ldr	r0, [r3, #0]
 80051d2:	25c0      	movs	r5, #192	; 0xc0
 80051d4:	40a5      	lsls	r5, r4
 80051d6:	ea20 0005 	bic.w	r0, r0, r5
 80051da:	6018      	str	r0, [r3, #0]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 80051dc:	0192      	lsls	r2, r2, #6
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 80051de:	6e18      	ldr	r0, [r3, #96]	; 0x60
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 80051e0:	f3c1 0183 	ubfx	r1, r1, #2, #4
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 80051e4:	f402 6270 	and.w	r2, r2, #3840	; 0xf00
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 80051e8:	f640 750f 	movw	r5, #3855	; 0xf0f
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 80051ec:	430a      	orrs	r2, r1
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 80051ee:	fa05 f104 	lsl.w	r1, r5, r4
 80051f2:	fa02 f404 	lsl.w	r4, r2, r4
 80051f6:	ea20 0201 	bic.w	r2, r0, r1
 80051fa:	4314      	orrs	r4, r2
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80051fc:	2101      	movs	r1, #1

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80051fe:	2200      	movs	r2, #0
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 8005200:	661c      	str	r4, [r3, #96]	; 0x60

  /* Return function status */
  return HAL_OK;
 8005202:	4610      	mov	r0, r2
  hdac->State = HAL_DAC_STATE_READY;
 8005204:	7131      	strb	r1, [r6, #4]
  __HAL_UNLOCK(hdac);
 8005206:	7172      	strb	r2, [r6, #5]
}
 8005208:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    connectOnChip = 0x00000000UL;
 800520c:	2100      	movs	r1, #0
 800520e:	e7a4      	b.n	800515a <HAL_DAC_ConfigChannel+0x5a>
    tickstart = HAL_GetTick();
 8005210:	f7fe ffda 	bl	80041c8 <HAL_GetTick>
 8005214:	4607      	mov	r7, r0
    if (Channel == DAC_CHANNEL_1)
 8005216:	b12c      	cbz	r4, 8005224 <HAL_DAC_ConfigChannel+0x124>
 8005218:	e014      	b.n	8005244 <HAL_DAC_ConfigChannel+0x144>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800521a:	f7fe ffd5 	bl	80041c8 <HAL_GetTick>
 800521e:	1bc3      	subs	r3, r0, r7
 8005220:	2b01      	cmp	r3, #1
 8005222:	d83c      	bhi.n	800529e <HAL_DAC_ConfigChannel+0x19e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005224:	6833      	ldr	r3, [r6, #0]
 8005226:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005228:	041b      	lsls	r3, r3, #16
 800522a:	d4f6      	bmi.n	800521a <HAL_DAC_ConfigChannel+0x11a>
      HAL_Delay(1);
 800522c:	2001      	movs	r0, #1
 800522e:	f7fe ffd1 	bl	80041d4 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005232:	6833      	ldr	r3, [r6, #0]
 8005234:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8005236:	641a      	str	r2, [r3, #64]	; 0x40
 8005238:	e00e      	b.n	8005258 <HAL_DAC_ConfigChannel+0x158>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800523a:	f7fe ffc5 	bl	80041c8 <HAL_GetTick>
 800523e:	1bc3      	subs	r3, r0, r7
 8005240:	2b01      	cmp	r3, #1
 8005242:	d82c      	bhi.n	800529e <HAL_DAC_ConfigChannel+0x19e>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005244:	6833      	ldr	r3, [r6, #0]
 8005246:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005248:	2b00      	cmp	r3, #0
 800524a:	dbf6      	blt.n	800523a <HAL_DAC_ConfigChannel+0x13a>
      HAL_Delay(1U);
 800524c:	2001      	movs	r0, #1
 800524e:	f7fe ffc1 	bl	80041d4 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005252:	6833      	ldr	r3, [r6, #0]
 8005254:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8005256:	645a      	str	r2, [r3, #68]	; 0x44
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8005258:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800525a:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 800525c:	68af      	ldr	r7, [r5, #8]
 800525e:	f004 0410 	and.w	r4, r4, #16
 8005262:	f240 30ff 	movw	r0, #1023	; 0x3ff
 8005266:	40a0      	lsls	r0, r4
 8005268:	ea22 0200 	bic.w	r2, r2, r0
 800526c:	40a1      	lsls	r1, r4
 800526e:	430a      	orrs	r2, r1
 8005270:	649a      	str	r2, [r3, #72]	; 0x48
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8005272:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005274:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
 8005276:	20ff      	movs	r0, #255	; 0xff
 8005278:	40a0      	lsls	r0, r4
 800527a:	ea22 0200 	bic.w	r2, r2, r0
 800527e:	40a1      	lsls	r1, r4
 8005280:	430a      	orrs	r2, r1
 8005282:	64da      	str	r2, [r3, #76]	; 0x4c
 8005284:	e74f      	b.n	8005126 <HAL_DAC_ConfigChannel+0x26>
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8005286:	f001 fa05 	bl	8006694 <HAL_RCC_GetHCLKFreq>
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 800528a:	4b0c      	ldr	r3, [pc, #48]	; (80052bc <HAL_DAC_ConfigChannel+0x1bc>)
 800528c:	4298      	cmp	r0, r3
 800528e:	d90e      	bls.n	80052ae <HAL_DAC_ConfigChannel+0x1ae>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8005290:	6833      	ldr	r3, [r6, #0]
 8005292:	f448 4800 	orr.w	r8, r8, #32768	; 0x8000
 8005296:	e784      	b.n	80051a2 <HAL_DAC_ConfigChannel+0xa2>
  __HAL_LOCK(hdac);
 8005298:	2002      	movs	r0, #2
}
 800529a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800529e:	6933      	ldr	r3, [r6, #16]
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 80052a0:	2203      	movs	r2, #3
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80052a2:	f043 0308 	orr.w	r3, r3, #8
 80052a6:	6133      	str	r3, [r6, #16]
          return HAL_TIMEOUT;
 80052a8:	4610      	mov	r0, r2
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 80052aa:	7132      	strb	r2, [r6, #4]
          return HAL_TIMEOUT;
 80052ac:	e7ac      	b.n	8005208 <HAL_DAC_ConfigChannel+0x108>
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 80052ae:	4b04      	ldr	r3, [pc, #16]	; (80052c0 <HAL_DAC_ConfigChannel+0x1c0>)
 80052b0:	4298      	cmp	r0, r3
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80052b2:	bf88      	it	hi
 80052b4:	f448 4880 	orrhi.w	r8, r8, #16384	; 0x4000
 80052b8:	6833      	ldr	r3, [r6, #0]
 80052ba:	e772      	b.n	80051a2 <HAL_DAC_ConfigChannel+0xa2>
 80052bc:	09896800 	.word	0x09896800
 80052c0:	04c4b400 	.word	0x04c4b400

080052c4 <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80052c4:	2800      	cmp	r0, #0
 80052c6:	d07d      	beq.n	80053c4 <HAL_DMA_Init+0x100>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80052c8:	4a3f      	ldr	r2, [pc, #252]	; (80053c8 <HAL_DMA_Init+0x104>)
 80052ca:	4603      	mov	r3, r0
 80052cc:	6800      	ldr	r0, [r0, #0]
 80052ce:	4290      	cmp	r0, r2
{
 80052d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80052d4:	d962      	bls.n	800539c <HAL_DMA_Init+0xd8>
    hdma->DmaBaseAddress = DMA1;
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80052d6:	493d      	ldr	r1, [pc, #244]	; (80053cc <HAL_DMA_Init+0x108>)
 80052d8:	4a3d      	ldr	r2, [pc, #244]	; (80053d0 <HAL_DMA_Init+0x10c>)
    hdma->DmaBaseAddress = DMA2;
 80052da:	4c3e      	ldr	r4, [pc, #248]	; (80053d4 <HAL_DMA_Init+0x110>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80052dc:	4401      	add	r1, r0
 80052de:	fba2 2101 	umull	r2, r1, r2, r1
 80052e2:	0909      	lsrs	r1, r1, #4
 80052e4:	0089      	lsls	r1, r1, #2
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80052e6:	e9d3 7202 	ldrd	r7, r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80052ea:	691e      	ldr	r6, [r3, #16]
 80052ec:	641c      	str	r4, [r3, #64]	; 0x40
  tmp |=  hdma->Init.Direction        |
 80052ee:	433a      	orrs	r2, r7
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80052f0:	695c      	ldr	r4, [r3, #20]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80052f2:	699d      	ldr	r5, [r3, #24]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80052f4:	f8df e0f4 	ldr.w	lr, [pc, #244]	; 80053ec <HAL_DMA_Init+0x128>
 80052f8:	f8df 80cc 	ldr.w	r8, [pc, #204]	; 80053c8 <HAL_DMA_Init+0x104>
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80052fc:	4332      	orrs	r2, r6
  hdma->State = HAL_DMA_STATE_BUSY;
 80052fe:	f04f 0c02 	mov.w	ip, #2
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005302:	4322      	orrs	r2, r4
  hdma->State = HAL_DMA_STATE_BUSY;
 8005304:	f883 c025 	strb.w	ip, [r3, #37]	; 0x25
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8005308:	4c31      	ldr	r4, [pc, #196]	; (80053d0 <HAL_DMA_Init+0x10c>)
  tmp = hdma->Instance->CCR;
 800530a:	f8d0 c000 	ldr.w	ip, [r0]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800530e:	69de      	ldr	r6, [r3, #28]
 8005310:	6459      	str	r1, [r3, #68]	; 0x44
 8005312:	432a      	orrs	r2, r5
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8005314:	b2c5      	uxtb	r5, r0
 8005316:	3d08      	subs	r5, #8
 8005318:	fba4 4505 	umull	r4, r5, r4, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 800531c:	6a1c      	ldr	r4, [r3, #32]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800531e:	4332      	orrs	r2, r6
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005320:	f42c 4cff 	bic.w	ip, ip, #32640	; 0x7f80
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8005324:	4e2c      	ldr	r6, [pc, #176]	; (80053d8 <HAL_DMA_Init+0x114>)
          hdma->Init.Mode                | hdma->Init.Priority;
 8005326:	4322      	orrs	r2, r4
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005328:	f02c 0c70 	bic.w	ip, ip, #112	; 0x70
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800532c:	f3c5 1404 	ubfx	r4, r5, #4, #5
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8005330:	4540      	cmp	r0, r8
 8005332:	bf88      	it	hi
 8005334:	4676      	movhi	r6, lr
  tmp |=  hdma->Init.Direction        |
 8005336:	ea42 020c 	orr.w	r2, r2, ip
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800533a:	2501      	movs	r5, #1
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800533c:	f8df c0b0 	ldr.w	ip, [pc, #176]	; 80053f0 <HAL_DMA_Init+0x12c>
  hdma->Instance->CCR = tmp;
 8005340:	6002      	str	r2, [r0, #0]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8005342:	eb01 0e06 	add.w	lr, r1, r6
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005346:	fa05 f404 	lsl.w	r4, r5, r4
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800534a:	f5b7 4f80 	cmp.w	r7, #16384	; 0x4000
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800534e:	e9c3 ec12 	strd	lr, ip, [r3, #72]	; 0x48
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8005352:	ea4f 0191 	mov.w	r1, r1, lsr #2
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005356:	651c      	str	r4, [r3, #80]	; 0x50
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005358:	d029      	beq.n	80053ae <HAL_DMA_Init+0xea>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800535a:	6858      	ldr	r0, [r3, #4]
 800535c:	b2c2      	uxtb	r2, r0
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800535e:	3801      	subs	r0, #1
 8005360:	2803      	cmp	r0, #3
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005362:	f846 2021 	str.w	r2, [r6, r1, lsl #2]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005366:	f8cc 4004 	str.w	r4, [ip, #4]
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800536a:	d826      	bhi.n	80053ba <HAL_DMA_Init+0xf6>
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800536c:	491b      	ldr	r1, [pc, #108]	; (80053dc <HAL_DMA_Init+0x118>)

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800536e:	481c      	ldr	r0, [pc, #112]	; (80053e0 <HAL_DMA_Init+0x11c>)
 8005370:	6598      	str	r0, [r3, #88]	; 0x58
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005372:	4411      	add	r1, r2

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8005374:	3a01      	subs	r2, #1
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005376:	0089      	lsls	r1, r1, #2
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8005378:	f002 021f 	and.w	r2, r2, #31
 800537c:	fa05 f202 	lsl.w	r2, r5, r2
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005380:	2400      	movs	r4, #0
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005382:	6559      	str	r1, [r3, #84]	; 0x54
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8005384:	65da      	str	r2, [r3, #92]	; 0x5c
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005386:	600c      	str	r4, [r1, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005388:	6042      	str	r2, [r0, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800538a:	2000      	movs	r0, #0
  hdma->State  = HAL_DMA_STATE_READY;
 800538c:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800538e:	63d8      	str	r0, [r3, #60]	; 0x3c
  hdma->Lock = HAL_UNLOCKED;
 8005390:	f883 0024 	strb.w	r0, [r3, #36]	; 0x24
  hdma->State  = HAL_DMA_STATE_READY;
 8005394:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
}
 8005398:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800539c:	4911      	ldr	r1, [pc, #68]	; (80053e4 <HAL_DMA_Init+0x120>)
 800539e:	4a0c      	ldr	r2, [pc, #48]	; (80053d0 <HAL_DMA_Init+0x10c>)
    hdma->DmaBaseAddress = DMA1;
 80053a0:	4c11      	ldr	r4, [pc, #68]	; (80053e8 <HAL_DMA_Init+0x124>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80053a2:	4401      	add	r1, r0
 80053a4:	fba2 2101 	umull	r2, r1, r2, r1
 80053a8:	0909      	lsrs	r1, r1, #4
 80053aa:	0089      	lsls	r1, r1, #2
    hdma->DmaBaseAddress = DMA1;
 80053ac:	e79b      	b.n	80052e6 <HAL_DMA_Init+0x22>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80053ae:	2200      	movs	r2, #0
 80053b0:	605a      	str	r2, [r3, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80053b2:	f846 2021 	str.w	r2, [r6, r1, lsl #2]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80053b6:	f8cc 4004 	str.w	r4, [ip, #4]
    hdma->DMAmuxRequestGen = 0U;
 80053ba:	2200      	movs	r2, #0
    hdma->DMAmuxRequestGenStatus = 0U;
 80053bc:	e9c3 2215 	strd	r2, r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80053c0:	65da      	str	r2, [r3, #92]	; 0x5c
 80053c2:	e7e2      	b.n	800538a <HAL_DMA_Init+0xc6>
    return HAL_ERROR;
 80053c4:	2001      	movs	r0, #1
}
 80053c6:	4770      	bx	lr
 80053c8:	40020407 	.word	0x40020407
 80053cc:	bffdfbf8 	.word	0xbffdfbf8
 80053d0:	cccccccd 	.word	0xcccccccd
 80053d4:	40020400 	.word	0x40020400
 80053d8:	40020800 	.word	0x40020800
 80053dc:	1000823f 	.word	0x1000823f
 80053e0:	40020940 	.word	0x40020940
 80053e4:	bffdfff8 	.word	0xbffdfff8
 80053e8:	40020000 	.word	0x40020000
 80053ec:	40020820 	.word	0x40020820
 80053f0:	40020880 	.word	0x40020880

080053f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80053f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80053f8:	680e      	ldr	r6, [r1, #0]
{
 80053fa:	b083      	sub	sp, #12
  while (((GPIO_Init->Pin) >> position) != 0U)
 80053fc:	2e00      	cmp	r6, #0
 80053fe:	f000 808b 	beq.w	8005518 <HAL_GPIO_Init+0x124>
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8005402:	f8df e1d4 	ldr.w	lr, [pc, #468]	; 80055d8 <HAL_GPIO_Init+0x1e4>
  uint32_t position = 0x00U;
 8005406:	2300      	movs	r3, #0
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005408:	2201      	movs	r2, #1
 800540a:	fa02 f403 	lsl.w	r4, r2, r3
    if (iocurrent != 0x00u)
 800540e:	ea14 0c06 	ands.w	ip, r4, r6
 8005412:	d07c      	beq.n	800550e <HAL_GPIO_Init+0x11a>
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005414:	684d      	ldr	r5, [r1, #4]
 8005416:	f025 0a10 	bic.w	sl, r5, #16
 800541a:	f10a 32ff 	add.w	r2, sl, #4294967295
 800541e:	2a01      	cmp	r2, #1
 8005420:	ea4f 0843 	mov.w	r8, r3, lsl #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005424:	f04f 0203 	mov.w	r2, #3
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005428:	d979      	bls.n	800551e <HAL_GPIO_Init+0x12a>
      temp = GPIOx->PUPDR;
 800542a:	68c7      	ldr	r7, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800542c:	688c      	ldr	r4, [r1, #8]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800542e:	fa02 f208 	lsl.w	r2, r2, r8
 8005432:	ea27 0702 	bic.w	r7, r7, r2
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005436:	fa04 f408 	lsl.w	r4, r4, r8
 800543a:	433c      	orrs	r4, r7
      GPIOx->PUPDR = temp;
 800543c:	60c4      	str	r4, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800543e:	43d7      	mvns	r7, r2
      temp = GPIOx->MODER;
 8005440:	6804      	ldr	r4, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005442:	f005 0203 	and.w	r2, r5, #3
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005446:	4027      	ands	r7, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005448:	fa02 f208 	lsl.w	r2, r2, r8
 800544c:	433a      	orrs	r2, r7
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800544e:	00ec      	lsls	r4, r5, #3
      GPIOx->MODER = temp;
 8005450:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005452:	d55c      	bpl.n	800550e <HAL_GPIO_Init+0x11a>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005454:	4c5a      	ldr	r4, [pc, #360]	; (80055c0 <HAL_GPIO_Init+0x1cc>)
 8005456:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8005458:	f042 0201 	orr.w	r2, r2, #1
 800545c:	6622      	str	r2, [r4, #96]	; 0x60
 800545e:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8005460:	f023 0403 	bic.w	r4, r3, #3
 8005464:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 8005468:	f002 0201 	and.w	r2, r2, #1
 800546c:	f504 3480 	add.w	r4, r4, #65536	; 0x10000
 8005470:	9201      	str	r2, [sp, #4]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005472:	f003 0203 	and.w	r2, r3, #3
 8005476:	ea4f 0982 	mov.w	r9, r2, lsl #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800547a:	9f01      	ldr	r7, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 800547c:	68a7      	ldr	r7, [r4, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800547e:	220f      	movs	r2, #15
 8005480:	fa02 f809 	lsl.w	r8, r2, r9
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005484:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005488:	ea27 0708 	bic.w	r7, r7, r8
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800548c:	d018      	beq.n	80054c0 <HAL_GPIO_Init+0xcc>
 800548e:	4a4d      	ldr	r2, [pc, #308]	; (80055c4 <HAL_GPIO_Init+0x1d0>)
 8005490:	4290      	cmp	r0, r2
 8005492:	f000 8084 	beq.w	800559e <HAL_GPIO_Init+0x1aa>
 8005496:	4a4c      	ldr	r2, [pc, #304]	; (80055c8 <HAL_GPIO_Init+0x1d4>)
 8005498:	4290      	cmp	r0, r2
 800549a:	f000 8085 	beq.w	80055a8 <HAL_GPIO_Init+0x1b4>
 800549e:	4a4b      	ldr	r2, [pc, #300]	; (80055cc <HAL_GPIO_Init+0x1d8>)
 80054a0:	4290      	cmp	r0, r2
 80054a2:	d076      	beq.n	8005592 <HAL_GPIO_Init+0x19e>
 80054a4:	4a4a      	ldr	r2, [pc, #296]	; (80055d0 <HAL_GPIO_Init+0x1dc>)
 80054a6:	4290      	cmp	r0, r2
 80054a8:	f000 8084 	beq.w	80055b4 <HAL_GPIO_Init+0x1c0>
 80054ac:	4a49      	ldr	r2, [pc, #292]	; (80055d4 <HAL_GPIO_Init+0x1e0>)
 80054ae:	4290      	cmp	r0, r2
 80054b0:	bf0c      	ite	eq
 80054b2:	f04f 0805 	moveq.w	r8, #5
 80054b6:	f04f 0806 	movne.w	r8, #6
 80054ba:	fa08 f209 	lsl.w	r2, r8, r9
 80054be:	4317      	orrs	r7, r2
        SYSCFG->EXTICR[position >> 2U] = temp;
 80054c0:	60a7      	str	r7, [r4, #8]
        temp = EXTI->IMR1;
 80054c2:	f8de 4000 	ldr.w	r4, [lr]
        temp &= ~(iocurrent);
 80054c6:	ea6f 070c 	mvn.w	r7, ip
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80054ca:	03ea      	lsls	r2, r5, #15
        temp &= ~(iocurrent);
 80054cc:	bf54      	ite	pl
 80054ce:	403c      	andpl	r4, r7
        {
          temp |= iocurrent;
 80054d0:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->IMR1 = temp;
 80054d4:	f8ce 4000 	str.w	r4, [lr]

        temp = EXTI->EMR1;
 80054d8:	f8de 4004 	ldr.w	r4, [lr, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80054dc:	03aa      	lsls	r2, r5, #14
        temp &= ~(iocurrent);
 80054de:	bf54      	ite	pl
 80054e0:	403c      	andpl	r4, r7
        {
          temp |= iocurrent;
 80054e2:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->EMR1 = temp;
 80054e6:	f8ce 4004 	str.w	r4, [lr, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80054ea:	f8de 4008 	ldr.w	r4, [lr, #8]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80054ee:	02ea      	lsls	r2, r5, #11
        temp &= ~(iocurrent);
 80054f0:	bf54      	ite	pl
 80054f2:	403c      	andpl	r4, r7
        {
          temp |= iocurrent;
 80054f4:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->RTSR1 = temp;
 80054f8:	f8ce 4008 	str.w	r4, [lr, #8]

        temp = EXTI->FTSR1;
 80054fc:	f8de 200c 	ldr.w	r2, [lr, #12]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005500:	02ac      	lsls	r4, r5, #10
        temp &= ~(iocurrent);
 8005502:	bf54      	ite	pl
 8005504:	403a      	andpl	r2, r7
        {
          temp |= iocurrent;
 8005506:	ea4c 0202 	orrmi.w	r2, ip, r2
        }
        EXTI->FTSR1 = temp;
 800550a:	f8ce 200c 	str.w	r2, [lr, #12]
      }
    }

    position++;
 800550e:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005510:	fa36 f203 	lsrs.w	r2, r6, r3
 8005514:	f47f af78 	bne.w	8005408 <HAL_GPIO_Init+0x14>
  }
}
 8005518:	b003      	add	sp, #12
 800551a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR;
 800551e:	6887      	ldr	r7, [r0, #8]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005520:	f8d1 9008 	ldr.w	r9, [r1, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005524:	fa02 f208 	lsl.w	r2, r2, r8
 8005528:	ea27 0b02 	bic.w	fp, r7, r2
        temp |= (GPIO_Init->Speed << (position * 2U));
 800552c:	68cf      	ldr	r7, [r1, #12]
 800552e:	fa07 f708 	lsl.w	r7, r7, r8
 8005532:	ea47 070b 	orr.w	r7, r7, fp
        GPIOx->OSPEEDR = temp;
 8005536:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8005538:	6847      	ldr	r7, [r0, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800553a:	f3c5 1b00 	ubfx	fp, r5, #4, #1
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800553e:	ea27 0704 	bic.w	r7, r7, r4
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8005542:	465c      	mov	r4, fp
 8005544:	409c      	lsls	r4, r3
 8005546:	433c      	orrs	r4, r7
        GPIOx->OTYPER = temp;
 8005548:	6044      	str	r4, [r0, #4]
      temp = GPIOx->PUPDR;
 800554a:	68c4      	ldr	r4, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800554c:	fa09 f908 	lsl.w	r9, r9, r8
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005550:	ea24 0402 	bic.w	r4, r4, r2
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005554:	ea49 0404 	orr.w	r4, r9, r4
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005558:	f1ba 0f02 	cmp.w	sl, #2
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800555c:	ea6f 0702 	mvn.w	r7, r2
      GPIOx->PUPDR = temp;
 8005560:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005562:	f47f af6d 	bne.w	8005440 <HAL_GPIO_Init+0x4c>
        temp = GPIOx->AFR[position >> 3U];
 8005566:	ea4f 09d3 	mov.w	r9, r3, lsr #3
 800556a:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800556e:	f003 0207 	and.w	r2, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8005572:	f8d9 4020 	ldr.w	r4, [r9, #32]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005576:	0092      	lsls	r2, r2, #2
 8005578:	f04f 0a0f 	mov.w	sl, #15
 800557c:	fa0a fb02 	lsl.w	fp, sl, r2
 8005580:	ea24 0a0b 	bic.w	sl, r4, fp
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005584:	690c      	ldr	r4, [r1, #16]
 8005586:	4094      	lsls	r4, r2
 8005588:	ea44 040a 	orr.w	r4, r4, sl
        GPIOx->AFR[position >> 3U] = temp;
 800558c:	f8c9 4020 	str.w	r4, [r9, #32]
 8005590:	e756      	b.n	8005440 <HAL_GPIO_Init+0x4c>
 8005592:	f04f 0803 	mov.w	r8, #3
 8005596:	fa08 f209 	lsl.w	r2, r8, r9
 800559a:	4317      	orrs	r7, r2
 800559c:	e790      	b.n	80054c0 <HAL_GPIO_Init+0xcc>
 800559e:	2201      	movs	r2, #1
 80055a0:	fa02 f209 	lsl.w	r2, r2, r9
 80055a4:	4317      	orrs	r7, r2
 80055a6:	e78b      	b.n	80054c0 <HAL_GPIO_Init+0xcc>
 80055a8:	f04f 0802 	mov.w	r8, #2
 80055ac:	fa08 f209 	lsl.w	r2, r8, r9
 80055b0:	4317      	orrs	r7, r2
 80055b2:	e785      	b.n	80054c0 <HAL_GPIO_Init+0xcc>
 80055b4:	f04f 0804 	mov.w	r8, #4
 80055b8:	fa08 f209 	lsl.w	r2, r8, r9
 80055bc:	4317      	orrs	r7, r2
 80055be:	e77f      	b.n	80054c0 <HAL_GPIO_Init+0xcc>
 80055c0:	40021000 	.word	0x40021000
 80055c4:	48000400 	.word	0x48000400
 80055c8:	48000800 	.word	0x48000800
 80055cc:	48000c00 	.word	0x48000c00
 80055d0:	48001000 	.word	0x48001000
 80055d4:	48001400 	.word	0x48001400
 80055d8:	40010400 	.word	0x40010400

080055dc <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80055dc:	b10a      	cbz	r2, 80055e2 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80055de:	6181      	str	r1, [r0, #24]
 80055e0:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80055e2:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 80055e4:	4770      	bx	lr
 80055e6:	bf00      	nop

080055e8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80055e8:	b570      	push	{r4, r5, r6, lr}
 80055ea:	4604      	mov	r4, r0
 80055ec:	460d      	mov	r5, r1
 80055ee:	4616      	mov	r6, r2
 80055f0:	1c6a      	adds	r2, r5, #1
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80055f2:	6823      	ldr	r3, [r4, #0]
 80055f4:	d12c      	bne.n	8005650 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
 80055f6:	699a      	ldr	r2, [r3, #24]
 80055f8:	0790      	lsls	r0, r2, #30
 80055fa:	d427      	bmi.n	800564c <I2C_WaitOnTXISFlagUntilTimeout+0x64>
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80055fc:	699a      	ldr	r2, [r3, #24]
 80055fe:	06d1      	lsls	r1, r2, #27
 8005600:	d5f9      	bpl.n	80055f6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005602:	699a      	ldr	r2, [r3, #24]
 8005604:	0691      	lsls	r1, r2, #26
 8005606:	d5fc      	bpl.n	8005602 <I2C_WaitOnTXISFlagUntilTimeout+0x1a>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005608:	2110      	movs	r1, #16

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800560a:	2220      	movs	r2, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800560c:	61d9      	str	r1, [r3, #28]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800560e:	61da      	str	r2, [r3, #28]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005610:	699a      	ldr	r2, [r3, #24]
 8005612:	0790      	lsls	r0, r2, #30
    hi2c->Instance->TXDR = 0x00U;
 8005614:	bf44      	itt	mi
 8005616:	2200      	movmi	r2, #0
 8005618:	629a      	strmi	r2, [r3, #40]	; 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800561a:	699a      	ldr	r2, [r3, #24]
 800561c:	07d1      	lsls	r1, r2, #31
 800561e:	d403      	bmi.n	8005628 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005620:	699a      	ldr	r2, [r3, #24]
 8005622:	f042 0201 	orr.w	r2, r2, #1
 8005626:	619a      	str	r2, [r3, #24]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005628:	685a      	ldr	r2, [r3, #4]
 800562a:	4918      	ldr	r1, [pc, #96]	; (800568c <I2C_WaitOnTXISFlagUntilTimeout+0xa4>)
 800562c:	400a      	ands	r2, r1
 800562e:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005630:	6c63      	ldr	r3, [r4, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005632:	2120      	movs	r1, #32
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005634:	f043 0304 	orr.w	r3, r3, #4
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005638:	2200      	movs	r2, #0
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800563a:	6463      	str	r3, [r4, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800563c:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 8005640:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005644:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
      return HAL_ERROR;
 8005648:	2001      	movs	r0, #1
}
 800564a:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 800564c:	2000      	movs	r0, #0
}
 800564e:	bd70      	pop	{r4, r5, r6, pc}
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005650:	699a      	ldr	r2, [r3, #24]
 8005652:	0792      	lsls	r2, r2, #30
 8005654:	d4fa      	bmi.n	800564c <I2C_WaitOnTXISFlagUntilTimeout+0x64>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005656:	699a      	ldr	r2, [r3, #24]
 8005658:	06d0      	lsls	r0, r2, #27
 800565a:	d412      	bmi.n	8005682 <I2C_WaitOnTXISFlagUntilTimeout+0x9a>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800565c:	f7fe fdb4 	bl	80041c8 <HAL_GetTick>
 8005660:	1b80      	subs	r0, r0, r6
 8005662:	42a8      	cmp	r0, r5
 8005664:	d801      	bhi.n	800566a <I2C_WaitOnTXISFlagUntilTimeout+0x82>
 8005666:	2d00      	cmp	r5, #0
 8005668:	d1c2      	bne.n	80055f0 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800566a:	6c63      	ldr	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800566c:	2120      	movs	r1, #32
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800566e:	430b      	orrs	r3, r1
 8005670:	e7e2      	b.n	8005638 <I2C_WaitOnTXISFlagUntilTimeout+0x50>
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005672:	f7fe fda9 	bl	80041c8 <HAL_GetTick>
 8005676:	1b80      	subs	r0, r0, r6
 8005678:	4285      	cmp	r5, r0
 800567a:	d3f6      	bcc.n	800566a <I2C_WaitOnTXISFlagUntilTimeout+0x82>
 800567c:	2d00      	cmp	r5, #0
 800567e:	d0f4      	beq.n	800566a <I2C_WaitOnTXISFlagUntilTimeout+0x82>
 8005680:	6823      	ldr	r3, [r4, #0]
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005682:	6999      	ldr	r1, [r3, #24]
 8005684:	068a      	lsls	r2, r1, #26
 8005686:	d5f4      	bpl.n	8005672 <I2C_WaitOnTXISFlagUntilTimeout+0x8a>
 8005688:	e7be      	b.n	8005608 <I2C_WaitOnTXISFlagUntilTimeout+0x20>
 800568a:	bf00      	nop
 800568c:	fe00e800 	.word	0xfe00e800

08005690 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8005690:	b570      	push	{r4, r5, r6, lr}
 8005692:	4604      	mov	r4, r0
 8005694:	4616      	mov	r6, r2
 8005696:	460d      	mov	r5, r1
 8005698:	b929      	cbnz	r1, 80056a6 <I2C_WaitOnSTOPFlagUntilTimeout+0x16>
 800569a:	e03d      	b.n	8005718 <I2C_WaitOnSTOPFlagUntilTimeout+0x88>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800569c:	f7fe fd94 	bl	80041c8 <HAL_GetTick>
 80056a0:	1b80      	subs	r0, r0, r6
 80056a2:	4285      	cmp	r5, r0
 80056a4:	d341      	bcc.n	800572a <I2C_WaitOnSTOPFlagUntilTimeout+0x9a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80056a6:	6823      	ldr	r3, [r4, #0]
 80056a8:	6999      	ldr	r1, [r3, #24]
 80056aa:	0688      	lsls	r0, r1, #26
 80056ac:	d441      	bmi.n	8005732 <I2C_WaitOnSTOPFlagUntilTimeout+0xa2>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80056ae:	6999      	ldr	r1, [r3, #24]
 80056b0:	06c9      	lsls	r1, r1, #27
 80056b2:	d5f3      	bpl.n	800569c <I2C_WaitOnSTOPFlagUntilTimeout+0xc>
 80056b4:	1c68      	adds	r0, r5, #1
 80056b6:	d124      	bne.n	8005702 <I2C_WaitOnSTOPFlagUntilTimeout+0x72>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80056b8:	699a      	ldr	r2, [r3, #24]
 80056ba:	0691      	lsls	r1, r2, #26
 80056bc:	d5fc      	bpl.n	80056b8 <I2C_WaitOnSTOPFlagUntilTimeout+0x28>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80056be:	2110      	movs	r1, #16
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80056c0:	2220      	movs	r2, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80056c2:	61d9      	str	r1, [r3, #28]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80056c4:	61da      	str	r2, [r3, #28]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80056c6:	699a      	ldr	r2, [r3, #24]
 80056c8:	0790      	lsls	r0, r2, #30
    hi2c->Instance->TXDR = 0x00U;
 80056ca:	bf44      	itt	mi
 80056cc:	2200      	movmi	r2, #0
 80056ce:	629a      	strmi	r2, [r3, #40]	; 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80056d0:	699a      	ldr	r2, [r3, #24]
 80056d2:	07d1      	lsls	r1, r2, #31
 80056d4:	d403      	bmi.n	80056de <I2C_WaitOnSTOPFlagUntilTimeout+0x4e>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80056d6:	699a      	ldr	r2, [r3, #24]
 80056d8:	f042 0201 	orr.w	r2, r2, #1
 80056dc:	619a      	str	r2, [r3, #24]
    I2C_RESET_CR2(hi2c);
 80056de:	685a      	ldr	r2, [r3, #4]
 80056e0:	4915      	ldr	r1, [pc, #84]	; (8005738 <I2C_WaitOnSTOPFlagUntilTimeout+0xa8>)
 80056e2:	400a      	ands	r2, r1
 80056e4:	605a      	str	r2, [r3, #4]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80056e6:	6c63      	ldr	r3, [r4, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80056e8:	2120      	movs	r1, #32
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80056ea:	f043 0304 	orr.w	r3, r3, #4
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80056ee:	2200      	movs	r2, #0
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80056f0:	6463      	str	r3, [r4, #68]	; 0x44
    __HAL_UNLOCK(hi2c);
 80056f2:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 80056f6:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80056fa:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
      return HAL_ERROR;
 80056fe:	2001      	movs	r0, #1
}
 8005700:	bd70      	pop	{r4, r5, r6, pc}
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005702:	699a      	ldr	r2, [r3, #24]
 8005704:	0692      	lsls	r2, r2, #26
 8005706:	d4da      	bmi.n	80056be <I2C_WaitOnSTOPFlagUntilTimeout+0x2e>
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005708:	f7fe fd5e 	bl	80041c8 <HAL_GetTick>
 800570c:	1b80      	subs	r0, r0, r6
 800570e:	4285      	cmp	r5, r0
 8005710:	d30b      	bcc.n	800572a <I2C_WaitOnSTOPFlagUntilTimeout+0x9a>
 8005712:	b155      	cbz	r5, 800572a <I2C_WaitOnSTOPFlagUntilTimeout+0x9a>
 8005714:	6823      	ldr	r3, [r4, #0]
 8005716:	e7cd      	b.n	80056b4 <I2C_WaitOnSTOPFlagUntilTimeout+0x24>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005718:	6803      	ldr	r3, [r0, #0]
 800571a:	699a      	ldr	r2, [r3, #24]
 800571c:	0692      	lsls	r2, r2, #26
 800571e:	d408      	bmi.n	8005732 <I2C_WaitOnSTOPFlagUntilTimeout+0xa2>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005720:	699a      	ldr	r2, [r3, #24]
 8005722:	06d2      	lsls	r2, r2, #27
 8005724:	d4c6      	bmi.n	80056b4 <I2C_WaitOnSTOPFlagUntilTimeout+0x24>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005726:	f7fe fd4f 	bl	80041c8 <HAL_GetTick>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800572a:	6c63      	ldr	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800572c:	2120      	movs	r1, #32
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800572e:	430b      	orrs	r3, r1
 8005730:	e7dd      	b.n	80056ee <I2C_WaitOnSTOPFlagUntilTimeout+0x5e>
  return HAL_OK;
 8005732:	2000      	movs	r0, #0
}
 8005734:	bd70      	pop	{r4, r5, r6, pc}
 8005736:	bf00      	nop
 8005738:	fe00e800 	.word	0xfe00e800

0800573c <HAL_I2C_Init>:
  if (hi2c == NULL)
 800573c:	2800      	cmp	r0, #0
 800573e:	d04f      	beq.n	80057e0 <HAL_I2C_Init+0xa4>
{
 8005740:	b570      	push	{r4, r5, r6, lr}
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005742:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8005746:	4604      	mov	r4, r0
 8005748:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800574c:	2b00      	cmp	r3, #0
 800574e:	d042      	beq.n	80057d6 <HAL_I2C_Init+0x9a>
  __HAL_I2C_DISABLE(hi2c);
 8005750:	6823      	ldr	r3, [r4, #0]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005752:	68e0      	ldr	r0, [r4, #12]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8005754:	2224      	movs	r2, #36	; 0x24
 8005756:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 800575a:	6819      	ldr	r1, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800575c:	6862      	ldr	r2, [r4, #4]
  __HAL_I2C_DISABLE(hi2c);
 800575e:	f021 0101 	bic.w	r1, r1, #1
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005762:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
  __HAL_I2C_DISABLE(hi2c);
 8005766:	6019      	str	r1, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005768:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800576a:	689a      	ldr	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800576c:	2801      	cmp	r0, #1
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800576e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005772:	609a      	str	r2, [r3, #8]
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005774:	68a2      	ldr	r2, [r4, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005776:	d02a      	beq.n	80057ce <HAL_I2C_Init+0x92>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005778:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800577c:	2802      	cmp	r0, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800577e:	609a      	str	r2, [r3, #8]
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8005780:	bf04      	itt	eq
 8005782:	f44f 6200 	moveq.w	r2, #2048	; 0x800
 8005786:	605a      	streq	r2, [r3, #4]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005788:	6859      	ldr	r1, [r3, #4]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800578a:	69a5      	ldr	r5, [r4, #24]
 800578c:	e9d4 2604 	ldrd	r2, r6, [r4, #16]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005790:	f041 7100 	orr.w	r1, r1, #33554432	; 0x2000000
 8005794:	f441 4100 	orr.w	r1, r1, #32768	; 0x8000
 8005798:	6059      	str	r1, [r3, #4]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800579a:	4332      	orrs	r2, r6
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800579c:	68d8      	ldr	r0, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800579e:	69e1      	ldr	r1, [r4, #28]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80057a0:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80057a4:	6a25      	ldr	r5, [r4, #32]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80057a6:	f420 4000 	bic.w	r0, r0, #32768	; 0x8000
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80057aa:	4329      	orrs	r1, r5
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80057ac:	60d8      	str	r0, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80057ae:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80057b0:	6019      	str	r1, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 80057b2:	6819      	ldr	r1, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80057b4:	2200      	movs	r2, #0
  __HAL_I2C_ENABLE(hi2c);
 80057b6:	f041 0101 	orr.w	r1, r1, #1
  hi2c->State = HAL_I2C_STATE_READY;
 80057ba:	2520      	movs	r5, #32
  __HAL_I2C_ENABLE(hi2c);
 80057bc:	6019      	str	r1, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80057be:	6462      	str	r2, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80057c0:	f884 5041 	strb.w	r5, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80057c4:	6322      	str	r2, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80057c6:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
  return HAL_OK;
 80057ca:	4610      	mov	r0, r2
}
 80057cc:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80057ce:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80057d2:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80057d4:	e7d8      	b.n	8005788 <HAL_I2C_Init+0x4c>
    hi2c->Lock = HAL_UNLOCKED;
 80057d6:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 80057da:	f7fe fa2f 	bl	8003c3c <HAL_I2C_MspInit>
 80057de:	e7b7      	b.n	8005750 <HAL_I2C_Init+0x14>
    return HAL_ERROR;
 80057e0:	2001      	movs	r0, #1
}
 80057e2:	4770      	bx	lr

080057e4 <HAL_I2C_Mem_Write>:
{
 80057e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80057e8:	4604      	mov	r4, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 80057ea:	f890 0041 	ldrb.w	r0, [r0, #65]	; 0x41
{
 80057ee:	f8bd a024 	ldrh.w	sl, [sp, #36]	; 0x24
 80057f2:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  if (hi2c->State == HAL_I2C_STATE_READY)
 80057f4:	2820      	cmp	r0, #32
 80057f6:	f040 80a6 	bne.w	8005946 <HAL_I2C_Mem_Write+0x162>
    if ((pData == NULL) || (Size == 0U))
 80057fa:	4699      	mov	r9, r3
 80057fc:	9b08      	ldr	r3, [sp, #32]
 80057fe:	2b00      	cmp	r3, #0
 8005800:	f000 809b 	beq.w	800593a <HAL_I2C_Mem_Write+0x156>
 8005804:	f1ba 0f00 	cmp.w	sl, #0
 8005808:	f000 8097 	beq.w	800593a <HAL_I2C_Mem_Write+0x156>
    __HAL_LOCK(hi2c);
 800580c:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 8005810:	2b01      	cmp	r3, #1
 8005812:	f000 8098 	beq.w	8005946 <HAL_I2C_Mem_Write+0x162>
 8005816:	2301      	movs	r3, #1
 8005818:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800581c:	460d      	mov	r5, r1
 800581e:	4690      	mov	r8, r2
    tickstart = HAL_GetTick();
 8005820:	f7fe fcd2 	bl	80041c8 <HAL_GetTick>
 8005824:	4606      	mov	r6, r0
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
 8005826:	e005      	b.n	8005834 <HAL_I2C_Mem_Write+0x50>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005828:	f7fe fcce 	bl	80041c8 <HAL_GetTick>
 800582c:	1b80      	subs	r0, r0, r6
 800582e:	2819      	cmp	r0, #25
 8005830:	f200 808c 	bhi.w	800594c <HAL_I2C_Mem_Write+0x168>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005834:	6821      	ldr	r1, [r4, #0]
 8005836:	698b      	ldr	r3, [r1, #24]
 8005838:	f413 4300 	ands.w	r3, r3, #32768	; 0x8000
 800583c:	d1f4      	bne.n	8005828 <HAL_I2C_Mem_Write+0x44>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800583e:	2021      	movs	r0, #33	; 0x21
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005840:	2240      	movs	r2, #64	; 0x40
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005842:	f884 0041 	strb.w	r0, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005846:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800584a:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->XferCount = Size;
 800584c:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8005850:	6848      	ldr	r0, [r1, #4]
 8005852:	f8df c1e4 	ldr.w	ip, [pc, #484]	; 8005a38 <HAL_I2C_Mem_Write+0x254>
    hi2c->pBuffPtr  = pData;
 8005856:	9a08      	ldr	r2, [sp, #32]
 8005858:	6262      	str	r2, [r4, #36]	; 0x24
  MODIFY_REG(hi2c->Instance->CR2,
 800585a:	ea0c 0200 	and.w	r2, ip, r0
 800585e:	fa5f f089 	uxtb.w	r0, r9
 8005862:	ea42 4000 	orr.w	r0, r2, r0, lsl #16
 8005866:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800586a:	4328      	orrs	r0, r5
 800586c:	f040 4001 	orr.w	r0, r0, #2164260864	; 0x81000000
 8005870:	f440 5000 	orr.w	r0, r0, #8192	; 0x2000
    hi2c->XferISR   = NULL;
 8005874:	6363      	str	r3, [r4, #52]	; 0x34
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005876:	4632      	mov	r2, r6
  MODIFY_REG(hi2c->Instance->CR2,
 8005878:	6048      	str	r0, [r1, #4]
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800587a:	4639      	mov	r1, r7
 800587c:	4620      	mov	r0, r4
 800587e:	f7ff feb3 	bl	80055e8 <I2C_WaitOnTXISFlagUntilTimeout>
 8005882:	2800      	cmp	r0, #0
 8005884:	f040 8094 	bne.w	80059b0 <HAL_I2C_Mem_Write+0x1cc>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005888:	f1b9 0f01 	cmp.w	r9, #1
 800588c:	f040 8084 	bne.w	8005998 <HAL_I2C_Mem_Write+0x1b4>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005890:	6821      	ldr	r1, [r4, #0]
 8005892:	fa5f f288 	uxtb.w	r2, r8
 8005896:	628a      	str	r2, [r1, #40]	; 0x28
 8005898:	1c78      	adds	r0, r7, #1
 800589a:	d165      	bne.n	8005968 <HAL_I2C_Mem_Write+0x184>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800589c:	698b      	ldr	r3, [r1, #24]
 800589e:	061a      	lsls	r2, r3, #24
 80058a0:	d5fc      	bpl.n	800589c <HAL_I2C_Mem_Write+0xb8>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80058a2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80058a4:	b29b      	uxth	r3, r3
 80058a6:	2bff      	cmp	r3, #255	; 0xff
 80058a8:	d86a      	bhi.n	8005980 <HAL_I2C_Mem_Write+0x19c>
      hi2c->XferSize = hi2c->XferCount;
 80058aa:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
  MODIFY_REG(hi2c->Instance->CR2,
 80058ac:	4860      	ldr	r0, [pc, #384]	; (8005a30 <HAL_I2C_Mem_Write+0x24c>)
 80058ae:	684b      	ldr	r3, [r1, #4]
      hi2c->XferSize = hi2c->XferCount;
 80058b0:	b292      	uxth	r2, r2
  MODIFY_REG(hi2c->Instance->CR2,
 80058b2:	4003      	ands	r3, r0
 80058b4:	432b      	orrs	r3, r5
 80058b6:	b2d0      	uxtb	r0, r2
 80058b8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80058bc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
      hi2c->XferSize = hi2c->XferCount;
 80058c0:	8522      	strh	r2, [r4, #40]	; 0x28
  MODIFY_REG(hi2c->Instance->CR2,
 80058c2:	604b      	str	r3, [r1, #4]
 80058c4:	f8df 8168 	ldr.w	r8, [pc, #360]	; 8005a30 <HAL_I2C_Mem_Write+0x24c>
 80058c8:	f8df a170 	ldr.w	sl, [pc, #368]	; 8005a3c <HAL_I2C_Mem_Write+0x258>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80058cc:	f04f 09ff 	mov.w	r9, #255	; 0xff
 80058d0:	e004      	b.n	80058dc <HAL_I2C_Mem_Write+0xf8>
    } while (hi2c->XferCount > 0U);
 80058d2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80058d4:	b29b      	uxth	r3, r3
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	f000 808b 	beq.w	80059f2 <HAL_I2C_Mem_Write+0x20e>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80058dc:	4632      	mov	r2, r6
 80058de:	4639      	mov	r1, r7
 80058e0:	4620      	mov	r0, r4
 80058e2:	f7ff fe81 	bl	80055e8 <I2C_WaitOnTXISFlagUntilTimeout>
 80058e6:	2800      	cmp	r0, #0
 80058e8:	f040 8081 	bne.w	80059ee <HAL_I2C_Mem_Write+0x20a>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80058ec:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80058ee:	6822      	ldr	r2, [r4, #0]
 80058f0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80058f4:	6293      	str	r3, [r2, #40]	; 0x28
      hi2c->XferCount--;
 80058f6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 80058f8:	6261      	str	r1, [r4, #36]	; 0x24
      hi2c->XferCount--;
 80058fa:	3b01      	subs	r3, #1
 80058fc:	b29b      	uxth	r3, r3
 80058fe:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8005900:	8d23      	ldrh	r3, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005902:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8005904:	3b01      	subs	r3, #1
 8005906:	b29b      	uxth	r3, r3
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005908:	b289      	uxth	r1, r1
      hi2c->XferSize--;
 800590a:	8523      	strh	r3, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800590c:	2900      	cmp	r1, #0
 800590e:	d0e0      	beq.n	80058d2 <HAL_I2C_Mem_Write+0xee>
 8005910:	2b00      	cmp	r3, #0
 8005912:	d1de      	bne.n	80058d2 <HAL_I2C_Mem_Write+0xee>
 8005914:	1c78      	adds	r0, r7, #1
 8005916:	d150      	bne.n	80059ba <HAL_I2C_Mem_Write+0x1d6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005918:	6993      	ldr	r3, [r2, #24]
 800591a:	0619      	lsls	r1, r3, #24
 800591c:	d5fc      	bpl.n	8005918 <HAL_I2C_Mem_Write+0x134>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800591e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005920:	b29b      	uxth	r3, r3
 8005922:	2bff      	cmp	r3, #255	; 0xff
 8005924:	d955      	bls.n	80059d2 <HAL_I2C_Mem_Write+0x1ee>
  MODIFY_REG(hi2c->Instance->CR2,
 8005926:	6853      	ldr	r3, [r2, #4]
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005928:	f8a4 9028 	strh.w	r9, [r4, #40]	; 0x28
  MODIFY_REG(hi2c->Instance->CR2,
 800592c:	ea03 0308 	and.w	r3, r3, r8
 8005930:	432b      	orrs	r3, r5
 8005932:	ea43 030a 	orr.w	r3, r3, sl
 8005936:	6053      	str	r3, [r2, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8005938:	e7cb      	b.n	80058d2 <HAL_I2C_Mem_Write+0xee>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800593a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800593e:	6463      	str	r3, [r4, #68]	; 0x44
      return  HAL_ERROR;
 8005940:	2001      	movs	r0, #1
}
 8005942:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    return HAL_BUSY;
 8005946:	2002      	movs	r0, #2
}
 8005948:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800594c:	6c63      	ldr	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800594e:	2120      	movs	r1, #32
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005950:	2200      	movs	r2, #0
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005952:	430b      	orrs	r3, r1
 8005954:	6463      	str	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 8005956:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
        hi2c->State = HAL_I2C_STATE_READY;
 800595a:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800595e:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
          return HAL_ERROR;
 8005962:	2001      	movs	r0, #1
}
 8005964:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005968:	698b      	ldr	r3, [r1, #24]
 800596a:	061b      	lsls	r3, r3, #24
 800596c:	d499      	bmi.n	80058a2 <HAL_I2C_Mem_Write+0xbe>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800596e:	f7fe fc2b 	bl	80041c8 <HAL_GetTick>
 8005972:	1b80      	subs	r0, r0, r6
 8005974:	4287      	cmp	r7, r0
 8005976:	d351      	bcc.n	8005a1c <HAL_I2C_Mem_Write+0x238>
 8005978:	2f00      	cmp	r7, #0
 800597a:	d04f      	beq.n	8005a1c <HAL_I2C_Mem_Write+0x238>
 800597c:	6821      	ldr	r1, [r4, #0]
 800597e:	e78b      	b.n	8005898 <HAL_I2C_Mem_Write+0xb4>
  MODIFY_REG(hi2c->Instance->CR2,
 8005980:	684b      	ldr	r3, [r1, #4]
 8005982:	4a2b      	ldr	r2, [pc, #172]	; (8005a30 <HAL_I2C_Mem_Write+0x24c>)
 8005984:	4013      	ands	r3, r2
 8005986:	432b      	orrs	r3, r5
 8005988:	f043 73ff 	orr.w	r3, r3, #33423360	; 0x1fe0000
 800598c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005990:	22ff      	movs	r2, #255	; 0xff
 8005992:	8522      	strh	r2, [r4, #40]	; 0x28
  MODIFY_REG(hi2c->Instance->CR2,
 8005994:	604b      	str	r3, [r1, #4]
}
 8005996:	e795      	b.n	80058c4 <HAL_I2C_Mem_Write+0xe0>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005998:	6823      	ldr	r3, [r4, #0]
 800599a:	ea4f 2218 	mov.w	r2, r8, lsr #8
 800599e:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80059a0:	4639      	mov	r1, r7
 80059a2:	4632      	mov	r2, r6
 80059a4:	4620      	mov	r0, r4
 80059a6:	f7ff fe1f 	bl	80055e8 <I2C_WaitOnTXISFlagUntilTimeout>
 80059aa:	2800      	cmp	r0, #0
 80059ac:	f43f af70 	beq.w	8005890 <HAL_I2C_Mem_Write+0xac>
      __HAL_UNLOCK(hi2c);
 80059b0:	2300      	movs	r3, #0
 80059b2:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 80059b6:	2001      	movs	r0, #1
 80059b8:	e7c3      	b.n	8005942 <HAL_I2C_Mem_Write+0x15e>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80059ba:	6993      	ldr	r3, [r2, #24]
 80059bc:	061b      	lsls	r3, r3, #24
 80059be:	d4ae      	bmi.n	800591e <HAL_I2C_Mem_Write+0x13a>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80059c0:	f7fe fc02 	bl	80041c8 <HAL_GetTick>
 80059c4:	1b80      	subs	r0, r0, r6
 80059c6:	4287      	cmp	r7, r0
 80059c8:	d3c0      	bcc.n	800594c <HAL_I2C_Mem_Write+0x168>
 80059ca:	2f00      	cmp	r7, #0
 80059cc:	d0be      	beq.n	800594c <HAL_I2C_Mem_Write+0x168>
 80059ce:	6822      	ldr	r2, [r4, #0]
 80059d0:	e7a0      	b.n	8005914 <HAL_I2C_Mem_Write+0x130>
          hi2c->XferSize = hi2c->XferCount;
 80059d2:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
  MODIFY_REG(hi2c->Instance->CR2,
 80059d4:	6853      	ldr	r3, [r2, #4]
          hi2c->XferSize = hi2c->XferCount;
 80059d6:	b289      	uxth	r1, r1
  MODIFY_REG(hi2c->Instance->CR2,
 80059d8:	ea03 0308 	and.w	r3, r3, r8
 80059dc:	432b      	orrs	r3, r5
 80059de:	b2c8      	uxtb	r0, r1
 80059e0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80059e4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
          hi2c->XferSize = hi2c->XferCount;
 80059e8:	8521      	strh	r1, [r4, #40]	; 0x28
  MODIFY_REG(hi2c->Instance->CR2,
 80059ea:	6053      	str	r3, [r2, #4]
}
 80059ec:	e771      	b.n	80058d2 <HAL_I2C_Mem_Write+0xee>
        return HAL_ERROR;
 80059ee:	2001      	movs	r0, #1
 80059f0:	e7a7      	b.n	8005942 <HAL_I2C_Mem_Write+0x15e>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80059f2:	4632      	mov	r2, r6
 80059f4:	4639      	mov	r1, r7
 80059f6:	4620      	mov	r0, r4
 80059f8:	f7ff fe4a 	bl	8005690 <I2C_WaitOnSTOPFlagUntilTimeout>
 80059fc:	2800      	cmp	r0, #0
 80059fe:	d1f6      	bne.n	80059ee <HAL_I2C_Mem_Write+0x20a>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005a00:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 8005a02:	4d0c      	ldr	r5, [pc, #48]	; (8005a34 <HAL_I2C_Mem_Write+0x250>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005a04:	2120      	movs	r1, #32
 8005a06:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8005a08:	685a      	ldr	r2, [r3, #4]
 8005a0a:	402a      	ands	r2, r5
 8005a0c:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8005a0e:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8005a12:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005a16:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 8005a1a:	e792      	b.n	8005942 <HAL_I2C_Mem_Write+0x15e>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005a1c:	6c63      	ldr	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005a1e:	2120      	movs	r1, #32
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005a20:	430b      	orrs	r3, r1
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a22:	2200      	movs	r2, #0
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005a24:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005a26:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a2a:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
    return HAL_ERROR;
 8005a2e:	e7bf      	b.n	80059b0 <HAL_I2C_Mem_Write+0x1cc>
 8005a30:	fc009c00 	.word	0xfc009c00
 8005a34:	fe00e800 	.word	0xfe00e800
 8005a38:	fc009800 	.word	0xfc009800
 8005a3c:	01ff0000 	.word	0x01ff0000

08005a40 <HAL_I2C_Mem_Read>:
{
 8005a40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a44:	4604      	mov	r4, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8005a46:	f890 0041 	ldrb.w	r0, [r0, #65]	; 0x41
{
 8005a4a:	f8bd a024 	ldrh.w	sl, [sp, #36]	; 0x24
 8005a4e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  if (hi2c->State == HAL_I2C_STATE_READY)
 8005a50:	2820      	cmp	r0, #32
 8005a52:	f040 80a9 	bne.w	8005ba8 <HAL_I2C_Mem_Read+0x168>
    if ((pData == NULL) || (Size == 0U))
 8005a56:	4699      	mov	r9, r3
 8005a58:	9b08      	ldr	r3, [sp, #32]
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	f000 809e 	beq.w	8005b9c <HAL_I2C_Mem_Read+0x15c>
 8005a60:	f1ba 0f00 	cmp.w	sl, #0
 8005a64:	f000 809a 	beq.w	8005b9c <HAL_I2C_Mem_Read+0x15c>
    __HAL_LOCK(hi2c);
 8005a68:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 8005a6c:	2b01      	cmp	r3, #1
 8005a6e:	f000 809b 	beq.w	8005ba8 <HAL_I2C_Mem_Read+0x168>
 8005a72:	2301      	movs	r3, #1
 8005a74:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8005a78:	460e      	mov	r6, r1
 8005a7a:	4690      	mov	r8, r2
    tickstart = HAL_GetTick();
 8005a7c:	f7fe fba4 	bl	80041c8 <HAL_GetTick>
 8005a80:	4607      	mov	r7, r0
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
 8005a82:	e004      	b.n	8005a8e <HAL_I2C_Mem_Read+0x4e>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a84:	f7fe fba0 	bl	80041c8 <HAL_GetTick>
 8005a88:	1bc0      	subs	r0, r0, r7
 8005a8a:	2819      	cmp	r0, #25
 8005a8c:	d878      	bhi.n	8005b80 <HAL_I2C_Mem_Read+0x140>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005a8e:	6821      	ldr	r1, [r4, #0]
 8005a90:	698b      	ldr	r3, [r1, #24]
 8005a92:	f413 4300 	ands.w	r3, r3, #32768	; 0x8000
 8005a96:	d1f5      	bne.n	8005a84 <HAL_I2C_Mem_Read+0x44>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005a98:	2022      	movs	r0, #34	; 0x22
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005a9a:	2240      	movs	r2, #64	; 0x40
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005a9c:	f884 0041 	strb.w	r0, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005aa0:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005aa4:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->XferCount = Size;
 8005aa6:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
  MODIFY_REG(hi2c->Instance->CR2,
 8005aaa:	6848      	ldr	r0, [r1, #4]
 8005aac:	f8df c1e0 	ldr.w	ip, [pc, #480]	; 8005c90 <HAL_I2C_Mem_Read+0x250>
    hi2c->pBuffPtr  = pData;
 8005ab0:	9a08      	ldr	r2, [sp, #32]
 8005ab2:	6262      	str	r2, [r4, #36]	; 0x24
  MODIFY_REG(hi2c->Instance->CR2,
 8005ab4:	ea0c 0200 	and.w	r2, ip, r0
 8005ab8:	fa5f f089 	uxtb.w	r0, r9
 8005abc:	ea42 4000 	orr.w	r0, r2, r0, lsl #16
 8005ac0:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8005ac4:	4330      	orrs	r0, r6
 8005ac6:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8005aca:	f440 5000 	orr.w	r0, r0, #8192	; 0x2000
    hi2c->XferISR   = NULL;
 8005ace:	6363      	str	r3, [r4, #52]	; 0x34
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005ad0:	463a      	mov	r2, r7
  MODIFY_REG(hi2c->Instance->CR2,
 8005ad2:	6048      	str	r0, [r1, #4]
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005ad4:	4629      	mov	r1, r5
 8005ad6:	4620      	mov	r0, r4
 8005ad8:	f7ff fd86 	bl	80055e8 <I2C_WaitOnTXISFlagUntilTimeout>
 8005adc:	2800      	cmp	r0, #0
 8005ade:	f040 80bc 	bne.w	8005c5a <HAL_I2C_Mem_Read+0x21a>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005ae2:	f1b9 0f01 	cmp.w	r9, #1
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005ae6:	6823      	ldr	r3, [r4, #0]
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005ae8:	f040 8095 	bne.w	8005c16 <HAL_I2C_Mem_Read+0x1d6>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005aec:	fa5f f288 	uxtb.w	r2, r8
 8005af0:	629a      	str	r2, [r3, #40]	; 0x28
 8005af2:	1c68      	adds	r0, r5, #1
 8005af4:	d15b      	bne.n	8005bae <HAL_I2C_Mem_Read+0x16e>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005af6:	699a      	ldr	r2, [r3, #24]
 8005af8:	0651      	lsls	r1, r2, #25
 8005afa:	d5fc      	bpl.n	8005af6 <HAL_I2C_Mem_Read+0xb6>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005afc:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8005afe:	b292      	uxth	r2, r2
 8005b00:	2aff      	cmp	r2, #255	; 0xff
 8005b02:	d87e      	bhi.n	8005c02 <HAL_I2C_Mem_Read+0x1c2>
      hi2c->XferSize = hi2c->XferCount;
 8005b04:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
  MODIFY_REG(hi2c->Instance->CR2,
 8005b06:	4862      	ldr	r0, [pc, #392]	; (8005c90 <HAL_I2C_Mem_Read+0x250>)
 8005b08:	685a      	ldr	r2, [r3, #4]
      hi2c->XferSize = hi2c->XferCount;
 8005b0a:	b289      	uxth	r1, r1
  MODIFY_REG(hi2c->Instance->CR2,
 8005b0c:	4002      	ands	r2, r0
 8005b0e:	4332      	orrs	r2, r6
 8005b10:	b2c8      	uxtb	r0, r1
 8005b12:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8005b16:	f042 4202 	orr.w	r2, r2, #2181038080	; 0x82000000
 8005b1a:	f442 5210 	orr.w	r2, r2, #9216	; 0x2400
      hi2c->XferSize = hi2c->XferCount;
 8005b1e:	8521      	strh	r1, [r4, #40]	; 0x28
  MODIFY_REG(hi2c->Instance->CR2,
 8005b20:	605a      	str	r2, [r3, #4]
 8005b22:	1c68      	adds	r0, r5, #1
 8005b24:	f8df 8174 	ldr.w	r8, [pc, #372]	; 8005c9c <HAL_I2C_Mem_Read+0x25c>
 8005b28:	f8df a174 	ldr.w	sl, [pc, #372]	; 8005ca0 <HAL_I2C_Mem_Read+0x260>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005b2c:	f04f 09ff 	mov.w	r9, #255	; 0xff
 8005b30:	d11c      	bne.n	8005b6c <HAL_I2C_Mem_Read+0x12c>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005b32:	699a      	ldr	r2, [r3, #24]
 8005b34:	0751      	lsls	r1, r2, #29
 8005b36:	d5fc      	bpl.n	8005b32 <HAL_I2C_Mem_Read+0xf2>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005b38:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8005b3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b3c:	7013      	strb	r3, [r2, #0]
      hi2c->XferCount--;
 8005b3e:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8005b40:	8d23      	ldrh	r3, [r4, #40]	; 0x28
      hi2c->pBuffPtr++;
 8005b42:	6a62      	ldr	r2, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8005b44:	3901      	subs	r1, #1
 8005b46:	b289      	uxth	r1, r1
 8005b48:	8561      	strh	r1, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005b4a:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8005b4c:	3b01      	subs	r3, #1
 8005b4e:	b29b      	uxth	r3, r3
      hi2c->pBuffPtr++;
 8005b50:	3201      	adds	r2, #1
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005b52:	b289      	uxth	r1, r1
      hi2c->XferSize--;
 8005b54:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->pBuffPtr++;
 8005b56:	6262      	str	r2, [r4, #36]	; 0x24
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005b58:	b109      	cbz	r1, 8005b5e <HAL_I2C_Mem_Read+0x11e>
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d03d      	beq.n	8005bda <HAL_I2C_Mem_Read+0x19a>
    } while (hi2c->XferCount > 0U);
 8005b5e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005b60:	b29b      	uxth	r3, r3
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d07e      	beq.n	8005c64 <HAL_I2C_Mem_Read+0x224>
 8005b66:	1c68      	adds	r0, r5, #1
 8005b68:	6823      	ldr	r3, [r4, #0]
 8005b6a:	d0e2      	beq.n	8005b32 <HAL_I2C_Mem_Read+0xf2>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005b6c:	699a      	ldr	r2, [r3, #24]
 8005b6e:	0752      	lsls	r2, r2, #29
 8005b70:	d4e2      	bmi.n	8005b38 <HAL_I2C_Mem_Read+0xf8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b72:	f7fe fb29 	bl	80041c8 <HAL_GetTick>
 8005b76:	1bc0      	subs	r0, r0, r7
 8005b78:	4285      	cmp	r5, r0
 8005b7a:	d301      	bcc.n	8005b80 <HAL_I2C_Mem_Read+0x140>
 8005b7c:	2d00      	cmp	r5, #0
 8005b7e:	d1f2      	bne.n	8005b66 <HAL_I2C_Mem_Read+0x126>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005b80:	6c63      	ldr	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005b82:	2120      	movs	r1, #32
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b84:	2200      	movs	r2, #0
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005b86:	430b      	orrs	r3, r1
 8005b88:	6463      	str	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 8005b8a:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
        hi2c->State = HAL_I2C_STATE_READY;
 8005b8e:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b92:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
          return HAL_ERROR;
 8005b96:	2001      	movs	r0, #1
}
 8005b98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005b9c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005ba0:	6463      	str	r3, [r4, #68]	; 0x44
      return  HAL_ERROR;
 8005ba2:	2001      	movs	r0, #1
}
 8005ba4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    return HAL_BUSY;
 8005ba8:	2002      	movs	r0, #2
}
 8005baa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005bae:	699a      	ldr	r2, [r3, #24]
 8005bb0:	0652      	lsls	r2, r2, #25
 8005bb2:	d4a3      	bmi.n	8005afc <HAL_I2C_Mem_Read+0xbc>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005bb4:	f7fe fb08 	bl	80041c8 <HAL_GetTick>
 8005bb8:	1bc0      	subs	r0, r0, r7
 8005bba:	4285      	cmp	r5, r0
 8005bbc:	d344      	bcc.n	8005c48 <HAL_I2C_Mem_Read+0x208>
 8005bbe:	2d00      	cmp	r5, #0
 8005bc0:	d042      	beq.n	8005c48 <HAL_I2C_Mem_Read+0x208>
 8005bc2:	6823      	ldr	r3, [r4, #0]
 8005bc4:	e795      	b.n	8005af2 <HAL_I2C_Mem_Read+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005bc6:	6993      	ldr	r3, [r2, #24]
 8005bc8:	061b      	lsls	r3, r3, #24
 8005bca:	d40c      	bmi.n	8005be6 <HAL_I2C_Mem_Read+0x1a6>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005bcc:	f7fe fafc 	bl	80041c8 <HAL_GetTick>
 8005bd0:	1bc0      	subs	r0, r0, r7
 8005bd2:	4285      	cmp	r5, r0
 8005bd4:	d3d4      	bcc.n	8005b80 <HAL_I2C_Mem_Read+0x140>
 8005bd6:	2d00      	cmp	r5, #0
 8005bd8:	d0d2      	beq.n	8005b80 <HAL_I2C_Mem_Read+0x140>
 8005bda:	1c68      	adds	r0, r5, #1
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005bdc:	6822      	ldr	r2, [r4, #0]
 8005bde:	d1f2      	bne.n	8005bc6 <HAL_I2C_Mem_Read+0x186>
 8005be0:	6993      	ldr	r3, [r2, #24]
 8005be2:	0619      	lsls	r1, r3, #24
 8005be4:	d5fc      	bpl.n	8005be0 <HAL_I2C_Mem_Read+0x1a0>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005be6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005be8:	b29b      	uxth	r3, r3
 8005bea:	2bff      	cmp	r3, #255	; 0xff
 8005bec:	d91e      	bls.n	8005c2c <HAL_I2C_Mem_Read+0x1ec>
  MODIFY_REG(hi2c->Instance->CR2,
 8005bee:	6853      	ldr	r3, [r2, #4]
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005bf0:	f8a4 9028 	strh.w	r9, [r4, #40]	; 0x28
  MODIFY_REG(hi2c->Instance->CR2,
 8005bf4:	ea03 0308 	and.w	r3, r3, r8
 8005bf8:	4333      	orrs	r3, r6
 8005bfa:	ea43 030a 	orr.w	r3, r3, sl
 8005bfe:	6053      	str	r3, [r2, #4]
}
 8005c00:	e7ad      	b.n	8005b5e <HAL_I2C_Mem_Read+0x11e>
  MODIFY_REG(hi2c->Instance->CR2,
 8005c02:	685a      	ldr	r2, [r3, #4]
 8005c04:	4822      	ldr	r0, [pc, #136]	; (8005c90 <HAL_I2C_Mem_Read+0x250>)
 8005c06:	4923      	ldr	r1, [pc, #140]	; (8005c94 <HAL_I2C_Mem_Read+0x254>)
 8005c08:	4002      	ands	r2, r0
 8005c0a:	4332      	orrs	r2, r6
 8005c0c:	4311      	orrs	r1, r2
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005c0e:	22ff      	movs	r2, #255	; 0xff
 8005c10:	8522      	strh	r2, [r4, #40]	; 0x28
  MODIFY_REG(hi2c->Instance->CR2,
 8005c12:	6059      	str	r1, [r3, #4]
}
 8005c14:	e785      	b.n	8005b22 <HAL_I2C_Mem_Read+0xe2>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005c16:	ea4f 2218 	mov.w	r2, r8, lsr #8
 8005c1a:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005c1c:	4629      	mov	r1, r5
 8005c1e:	463a      	mov	r2, r7
 8005c20:	4620      	mov	r0, r4
 8005c22:	f7ff fce1 	bl	80055e8 <I2C_WaitOnTXISFlagUntilTimeout>
 8005c26:	b9c0      	cbnz	r0, 8005c5a <HAL_I2C_Mem_Read+0x21a>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005c28:	6823      	ldr	r3, [r4, #0]
 8005c2a:	e75f      	b.n	8005aec <HAL_I2C_Mem_Read+0xac>
          hi2c->XferSize = hi2c->XferCount;
 8005c2c:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
  MODIFY_REG(hi2c->Instance->CR2,
 8005c2e:	6853      	ldr	r3, [r2, #4]
          hi2c->XferSize = hi2c->XferCount;
 8005c30:	b289      	uxth	r1, r1
  MODIFY_REG(hi2c->Instance->CR2,
 8005c32:	ea03 0308 	and.w	r3, r3, r8
 8005c36:	4333      	orrs	r3, r6
 8005c38:	b2c8      	uxtb	r0, r1
 8005c3a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8005c3e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
          hi2c->XferSize = hi2c->XferCount;
 8005c42:	8521      	strh	r1, [r4, #40]	; 0x28
  MODIFY_REG(hi2c->Instance->CR2,
 8005c44:	6053      	str	r3, [r2, #4]
}
 8005c46:	e78a      	b.n	8005b5e <HAL_I2C_Mem_Read+0x11e>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005c48:	6c63      	ldr	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005c4a:	2120      	movs	r1, #32
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005c4c:	430b      	orrs	r3, r1
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c4e:	2200      	movs	r2, #0
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005c50:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005c52:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c56:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 8005c60:	2001      	movs	r0, #1
 8005c62:	e79f      	b.n	8005ba4 <HAL_I2C_Mem_Read+0x164>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005c64:	463a      	mov	r2, r7
 8005c66:	4629      	mov	r1, r5
 8005c68:	4620      	mov	r0, r4
 8005c6a:	f7ff fd11 	bl	8005690 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005c6e:	b968      	cbnz	r0, 8005c8c <HAL_I2C_Mem_Read+0x24c>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005c70:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 8005c72:	4d09      	ldr	r5, [pc, #36]	; (8005c98 <HAL_I2C_Mem_Read+0x258>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005c74:	2120      	movs	r1, #32
 8005c76:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8005c78:	685a      	ldr	r2, [r3, #4]
 8005c7a:	402a      	ands	r2, r5
 8005c7c:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8005c7e:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8005c82:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005c86:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 8005c8a:	e78b      	b.n	8005ba4 <HAL_I2C_Mem_Read+0x164>
      return HAL_ERROR;
 8005c8c:	2001      	movs	r0, #1
 8005c8e:	e789      	b.n	8005ba4 <HAL_I2C_Mem_Read+0x164>
 8005c90:	fc009800 	.word	0xfc009800
 8005c94:	81ff2400 	.word	0x81ff2400
 8005c98:	fe00e800 	.word	0xfe00e800
 8005c9c:	fc009c00 	.word	0xfc009c00
 8005ca0:	01ff0000 	.word	0x01ff0000

08005ca4 <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005ca4:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8005ca8:	2a20      	cmp	r2, #32
 8005caa:	d121      	bne.n	8005cf0 <HAL_I2CEx_ConfigAnalogFilter+0x4c>
{
 8005cac:	b430      	push	{r4, r5}
 8005cae:	b2d4      	uxtb	r4, r2
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005cb0:	f890 2040 	ldrb.w	r2, [r0, #64]	; 0x40
 8005cb4:	2a01      	cmp	r2, #1
 8005cb6:	4603      	mov	r3, r0
 8005cb8:	d01c      	beq.n	8005cf4 <HAL_I2CEx_ConfigAnalogFilter+0x50>

    hi2c->State = HAL_I2C_STATE_BUSY;

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005cba:	681a      	ldr	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8005cbc:	2024      	movs	r0, #36	; 0x24
 8005cbe:	f883 0041 	strb.w	r0, [r3, #65]	; 0x41
    __HAL_I2C_DISABLE(hi2c);
 8005cc2:	6810      	ldr	r0, [r2, #0]
 8005cc4:	f020 0001 	bic.w	r0, r0, #1
 8005cc8:	6010      	str	r0, [r2, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005cca:	6810      	ldr	r0, [r2, #0]
 8005ccc:	f420 5080 	bic.w	r0, r0, #4096	; 0x1000
 8005cd0:	6010      	str	r0, [r2, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005cd2:	6810      	ldr	r0, [r2, #0]
 8005cd4:	4301      	orrs	r1, r0
 8005cd6:	6011      	str	r1, [r2, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005cd8:	6811      	ldr	r1, [r2, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005cda:	2500      	movs	r5, #0
    __HAL_I2C_ENABLE(hi2c);
 8005cdc:	f041 0101 	orr.w	r1, r1, #1
 8005ce0:	6011      	str	r1, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8005ce2:	f883 4041 	strb.w	r4, [r3, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8005ce6:	f883 5040 	strb.w	r5, [r3, #64]	; 0x40

    return HAL_OK;
 8005cea:	4628      	mov	r0, r5
  }
  else
  {
    return HAL_BUSY;
  }
}
 8005cec:	bc30      	pop	{r4, r5}
 8005cee:	4770      	bx	lr
    return HAL_BUSY;
 8005cf0:	2002      	movs	r0, #2
}
 8005cf2:	4770      	bx	lr
    return HAL_BUSY;
 8005cf4:	2002      	movs	r0, #2
}
 8005cf6:	bc30      	pop	{r4, r5}
 8005cf8:	4770      	bx	lr
 8005cfa:	bf00      	nop

08005cfc <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005cfc:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8005d00:	2a20      	cmp	r2, #32
 8005d02:	d120      	bne.n	8005d46 <HAL_I2CEx_ConfigDigitalFilter+0x4a>
{
 8005d04:	b430      	push	{r4, r5}
 8005d06:	b2d5      	uxtb	r5, r2
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005d08:	f890 2040 	ldrb.w	r2, [r0, #64]	; 0x40
 8005d0c:	2a01      	cmp	r2, #1
 8005d0e:	4603      	mov	r3, r0
 8005d10:	d01b      	beq.n	8005d4a <HAL_I2CEx_ConfigDigitalFilter+0x4e>

    hi2c->State = HAL_I2C_STATE_BUSY;

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005d12:	681a      	ldr	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8005d14:	2024      	movs	r0, #36	; 0x24
 8005d16:	f883 0041 	strb.w	r0, [r3, #65]	; 0x41
    __HAL_I2C_DISABLE(hi2c);
 8005d1a:	6810      	ldr	r0, [r2, #0]
 8005d1c:	f020 0001 	bic.w	r0, r0, #1
 8005d20:	6010      	str	r0, [r2, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005d22:	6810      	ldr	r0, [r2, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005d24:	f420 6070 	bic.w	r0, r0, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005d28:	ea40 2101 	orr.w	r1, r0, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005d2c:	6011      	str	r1, [r2, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005d2e:	6811      	ldr	r1, [r2, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005d30:	2400      	movs	r4, #0
    __HAL_I2C_ENABLE(hi2c);
 8005d32:	f041 0101 	orr.w	r1, r1, #1
 8005d36:	6011      	str	r1, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8005d38:	f883 5041 	strb.w	r5, [r3, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8005d3c:	f883 4040 	strb.w	r4, [r3, #64]	; 0x40

    return HAL_OK;
 8005d40:	4620      	mov	r0, r4
  }
  else
  {
    return HAL_BUSY;
  }
}
 8005d42:	bc30      	pop	{r4, r5}
 8005d44:	4770      	bx	lr
    return HAL_BUSY;
 8005d46:	2002      	movs	r0, #2
}
 8005d48:	4770      	bx	lr
    return HAL_BUSY;
 8005d4a:	2002      	movs	r0, #2
}
 8005d4c:	bc30      	pop	{r4, r5}
 8005d4e:	4770      	bx	lr

08005d50 <HAL_OPAMP_Init>:
{
  HAL_StatusTypeDef status = HAL_OK;

  /* Check the OPAMP handle allocation and lock status */
  /* Init not allowed if calibration is ongoing */
  if (hopamp == NULL)
 8005d50:	2800      	cmp	r0, #0
 8005d52:	d07d      	beq.n	8005e50 <HAL_OPAMP_Init+0x100>
{
 8005d54:	b570      	push	{r4, r5, r6, lr}
  {
    return HAL_ERROR;
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8005d56:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8005d5a:	2b05      	cmp	r3, #5
{
 8005d5c:	b082      	sub	sp, #8
 8005d5e:	4604      	mov	r4, r0
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8005d60:	d057      	beq.n	8005e12 <HAL_OPAMP_Init+0xc2>
  {
    return HAL_ERROR;
  }
  else if (hopamp->State == HAL_OPAMP_STATE_CALIBBUSY)
 8005d62:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8005d66:	2b02      	cmp	r3, #2
 8005d68:	d053      	beq.n	8005e12 <HAL_OPAMP_Init+0xc2>
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueP));
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueN));
    }

    /* Init SYSCFG and the low level hardware to access opamp */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005d6a:	4b3a      	ldr	r3, [pc, #232]	; (8005e54 <HAL_OPAMP_Init+0x104>)
 8005d6c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005d6e:	f042 0201 	orr.w	r2, r2, #1
 8005d72:	661a      	str	r2, [r3, #96]	; 0x60
 8005d74:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005d76:	f003 0301 	and.w	r3, r3, #1
 8005d7a:	9301      	str	r3, [sp, #4]
 8005d7c:	9b01      	ldr	r3, [sp, #4]

    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8005d7e:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8005d82:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8005d86:	b90b      	cbnz	r3, 8005d8c <HAL_OPAMP_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hopamp->Lock = HAL_UNLOCKED;
 8005d88:	f880 2039 	strb.w	r2, [r0, #57]	; 0x39

#if (USE_HAL_OPAMP_REGISTER_CALLBACKS == 1)
    hopamp->MspInitCallback(hopamp);
#else
    /* Call MSP init function */
    HAL_OPAMP_MspInit(hopamp);
 8005d8c:	4620      	mov	r0, r4
 8005d8e:	f7fd ff8d 	bl	8003cac <HAL_OPAMP_MspInit>

    /* check if OPAMP_PGA_MODE & in Follower mode */
    /*   - InvertingInput                         */
    /* is Not Applicable                          */

    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 8005d92:	68a3      	ldr	r3, [r4, #8]
 8005d94:	f023 0220 	bic.w	r2, r3, #32
 8005d98:	2a40      	cmp	r2, #64	; 0x40
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 8005d9a:	6822      	ldr	r2, [r4, #0]
    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 8005d9c:	d03c      	beq.n	8005e18 <HAL_OPAMP_Init+0xc8>
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }
    else /* OPAMP_STANDALONE_MODE */
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 8005d9e:	6860      	ldr	r0, [r4, #4]
 8005da0:	68e6      	ldr	r6, [r4, #12]
 8005da2:	6811      	ldr	r1, [r2, #0]
 8005da4:	6925      	ldr	r5, [r4, #16]
 8005da6:	4303      	orrs	r3, r0
 8005da8:	4333      	orrs	r3, r6
 8005daa:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 8005dac:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005dae:	432b      	orrs	r3, r5
      MODIFY_REG(hopamp->Instance->CSR,
 8005db0:	f021 0110 	bic.w	r1, r1, #16
      MODIFY_REG(hopamp->Instance->CSR,
 8005db4:	6aa5      	ldr	r5, [r4, #40]	; 0x28
      MODIFY_REG(hopamp->Instance->CSR,
 8005db6:	4301      	orrs	r1, r0
      MODIFY_REG(hopamp->Instance->CSR,
 8005db8:	4333      	orrs	r3, r6
 8005dba:	e9d4 600c 	ldrd	r6, r0, [r4, #48]	; 0x30
      MODIFY_REG(hopamp->Instance->CSR,
 8005dbe:	6011      	str	r1, [r2, #0]
      MODIFY_REG(hopamp->Instance->CSR,
 8005dc0:	432b      	orrs	r3, r5
 8005dc2:	4925      	ldr	r1, [pc, #148]	; (8005e58 <HAL_OPAMP_Init+0x108>)
 8005dc4:	6815      	ldr	r5, [r2, #0]
 8005dc6:	ea43 43c6 	orr.w	r3, r3, r6, lsl #19
 8005dca:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8005dce:	7d20      	ldrb	r0, [r4, #20]
 8005dd0:	4029      	ands	r1, r5
 8005dd2:	2801      	cmp	r0, #1
 8005dd4:	ea43 0301 	orr.w	r3, r3, r1
 8005dd8:	bf0c      	ite	eq
 8005dda:	f44f 7180 	moveq.w	r1, #256	; 0x100
 8005dde:	2100      	movne	r1, #0
 8005de0:	430b      	orrs	r3, r1
 8005de2:	6013      	str	r3, [r2, #0]
                 hopamp->Init.PgaGain |
                 (hopamp->Init.TrimmingValueP << OPAMP_INPUT_NONINVERTING) |
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }

    if ((READ_BIT(hopamp->Instance->TCMR, OPAMP_TCMR_LOCK)) == 0UL)
 8005de4:	6993      	ldr	r3, [r2, #24]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	db09      	blt.n	8005dfe <HAL_OPAMP_Init+0xae>
    {
      MODIFY_REG(hopamp->Instance->TCMR,
 8005dea:	e9d4 3506 	ldrd	r3, r5, [r4, #24]
 8005dee:	6a20      	ldr	r0, [r4, #32]
 8005df0:	6991      	ldr	r1, [r2, #24]
 8005df2:	432b      	orrs	r3, r5
 8005df4:	4303      	orrs	r3, r0
 8005df6:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 8005dfa:	430b      	orrs	r3, r1
 8005dfc:	6193      	str	r3, [r2, #24]
                 hopamp->Init.InvertingInputSecondary  |
                 hopamp->Init.NonInvertingInputSecondary);
    }

    /* Update the OPAMP state*/
    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8005dfe:	f894 303a 	ldrb.w	r3, [r4, #58]	; 0x3a
 8005e02:	f003 00ff 	and.w	r0, r3, #255	; 0xff
 8005e06:	bb03      	cbnz	r3, 8005e4a <HAL_OPAMP_Init+0xfa>
    {
      /* From RESET state to READY State */
      hopamp->State = HAL_OPAMP_STATE_READY;
 8005e08:	2301      	movs	r3, #1
 8005e0a:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
    }
    /* else: remain in READY or BUSY state (no update) */

    return status;
  }
}
 8005e0e:	b002      	add	sp, #8
 8005e10:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8005e12:	2001      	movs	r0, #1
}
 8005e14:	b002      	add	sp, #8
 8005e16:	bd70      	pop	{r4, r5, r6, pc}
      MODIFY_REG(hopamp->Instance->CSR,
 8005e18:	6866      	ldr	r6, [r4, #4]
 8005e1a:	6811      	ldr	r1, [r2, #0]
 8005e1c:	6920      	ldr	r0, [r4, #16]
 8005e1e:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 8005e20:	4333      	orrs	r3, r6
 8005e22:	4303      	orrs	r3, r0
 8005e24:	f021 0110 	bic.w	r1, r1, #16
      MODIFY_REG(hopamp->Instance->CSR,
 8005e28:	6a60      	ldr	r0, [r4, #36]	; 0x24
      MODIFY_REG(hopamp->Instance->CSR,
 8005e2a:	4329      	orrs	r1, r5
      MODIFY_REG(hopamp->Instance->CSR,
 8005e2c:	6aa5      	ldr	r5, [r4, #40]	; 0x28
      MODIFY_REG(hopamp->Instance->CSR,
 8005e2e:	6011      	str	r1, [r2, #0]
      MODIFY_REG(hopamp->Instance->CSR,
 8005e30:	4303      	orrs	r3, r0
 8005e32:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8005e34:	6816      	ldr	r6, [r2, #0]
 8005e36:	4908      	ldr	r1, [pc, #32]	; (8005e58 <HAL_OPAMP_Init+0x108>)
 8005e38:	432b      	orrs	r3, r5
 8005e3a:	6b65      	ldr	r5, [r4, #52]	; 0x34
 8005e3c:	ea43 43c0 	orr.w	r3, r3, r0, lsl #19
 8005e40:	4031      	ands	r1, r6
 8005e42:	7d20      	ldrb	r0, [r4, #20]
 8005e44:	ea43 6305 	orr.w	r3, r3, r5, lsl #24
 8005e48:	e7c3      	b.n	8005dd2 <HAL_OPAMP_Init+0x82>
    return status;
 8005e4a:	2000      	movs	r0, #0
}
 8005e4c:	b002      	add	sp, #8
 8005e4e:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8005e50:	2001      	movs	r0, #1
}
 8005e52:	4770      	bx	lr
 8005e54:	40021000 	.word	0x40021000
 8005e58:	e0003e11 	.word	0xe0003e11

08005e5c <HAL_PWREx_ControlVoltageScaling>:
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005e5c:	4a3b      	ldr	r2, [pc, #236]	; (8005f4c <HAL_PWREx_ControlVoltageScaling+0xf0>)
{
 8005e5e:	b410      	push	{r4}
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005e60:	6813      	ldr	r3, [r2, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005e62:	b968      	cbnz	r0, 8005e80 <HAL_PWREx_ControlVoltageScaling+0x24>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005e64:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005e68:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005e6c:	d014      	beq.n	8005e98 <HAL_PWREx_ControlVoltageScaling+0x3c>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005e6e:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 8005e72:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005e76:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
}
 8005e7a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005e7e:	4770      	bx	lr
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005e80:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8005e84:	d02f      	beq.n	8005ee6 <HAL_PWREx_ControlVoltageScaling+0x8a>
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005e86:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005e8a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005e8e:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8005e90:	2000      	movs	r0, #0
}
 8005e92:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005e96:	4770      	bx	lr
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005e98:	f8d2 1080 	ldr.w	r1, [r2, #128]	; 0x80
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005e9c:	4b2c      	ldr	r3, [pc, #176]	; (8005f50 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8005e9e:	482d      	ldr	r0, [pc, #180]	; (8005f54 <HAL_PWREx_ControlVoltageScaling+0xf8>)
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005ea0:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8005ea4:	f8c2 1080 	str.w	r1, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005ea8:	6811      	ldr	r1, [r2, #0]
 8005eaa:	f421 61c0 	bic.w	r1, r1, #1536	; 0x600
 8005eae:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8005eb2:	6011      	str	r1, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005eb4:	681c      	ldr	r4, [r3, #0]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005eb6:	6951      	ldr	r1, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005eb8:	2332      	movs	r3, #50	; 0x32
 8005eba:	fb03 f304 	mul.w	r3, r3, r4
 8005ebe:	fba0 0303 	umull	r0, r3, r0, r3
 8005ec2:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005ec4:	0548      	lsls	r0, r1, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005ec6:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005eca:	d506      	bpl.n	8005eda <HAL_PWREx_ControlVoltageScaling+0x7e>
 8005ecc:	e000      	b.n	8005ed0 <HAL_PWREx_ControlVoltageScaling+0x74>
 8005ece:	b123      	cbz	r3, 8005eda <HAL_PWREx_ControlVoltageScaling+0x7e>
 8005ed0:	6951      	ldr	r1, [r2, #20]
 8005ed2:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 8005ed4:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005ed8:	d4f9      	bmi.n	8005ece <HAL_PWREx_ControlVoltageScaling+0x72>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005eda:	4b1c      	ldr	r3, [pc, #112]	; (8005f4c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8005edc:	695b      	ldr	r3, [r3, #20]
 8005ede:	055c      	lsls	r4, r3, #21
 8005ee0:	d5d6      	bpl.n	8005e90 <HAL_PWREx_ControlVoltageScaling+0x34>
        return HAL_TIMEOUT;
 8005ee2:	2003      	movs	r0, #3
 8005ee4:	e7c9      	b.n	8005e7a <HAL_PWREx_ControlVoltageScaling+0x1e>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005ee6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005eea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005eee:	d009      	beq.n	8005f04 <HAL_PWREx_ControlVoltageScaling+0xa8>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005ef0:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
}
 8005ef4:	f85d 4b04 	ldr.w	r4, [sp], #4
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005ef8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  return HAL_OK;
 8005efc:	2000      	movs	r0, #0
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005efe:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
}
 8005f02:	4770      	bx	lr
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005f04:	f8d2 1080 	ldr.w	r1, [r2, #128]	; 0x80
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005f08:	4b11      	ldr	r3, [pc, #68]	; (8005f50 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8005f0a:	4812      	ldr	r0, [pc, #72]	; (8005f54 <HAL_PWREx_ControlVoltageScaling+0xf8>)
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005f0c:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8005f10:	f8c2 1080 	str.w	r1, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005f14:	6811      	ldr	r1, [r2, #0]
 8005f16:	f421 61c0 	bic.w	r1, r1, #1536	; 0x600
 8005f1a:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8005f1e:	6011      	str	r1, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005f20:	681c      	ldr	r4, [r3, #0]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005f22:	6951      	ldr	r1, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005f24:	2332      	movs	r3, #50	; 0x32
 8005f26:	fb03 f304 	mul.w	r3, r3, r4
 8005f2a:	fba0 0303 	umull	r0, r3, r0, r3
 8005f2e:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005f30:	0548      	lsls	r0, r1, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005f32:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005f36:	d5d0      	bpl.n	8005eda <HAL_PWREx_ControlVoltageScaling+0x7e>
 8005f38:	e001      	b.n	8005f3e <HAL_PWREx_ControlVoltageScaling+0xe2>
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d0cd      	beq.n	8005eda <HAL_PWREx_ControlVoltageScaling+0x7e>
 8005f3e:	6951      	ldr	r1, [r2, #20]
 8005f40:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 8005f42:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005f46:	d5c8      	bpl.n	8005eda <HAL_PWREx_ControlVoltageScaling+0x7e>
 8005f48:	e7f7      	b.n	8005f3a <HAL_PWREx_ControlVoltageScaling+0xde>
 8005f4a:	bf00      	nop
 8005f4c:	40007000 	.word	0x40007000
 8005f50:	20000658 	.word	0x20000658
 8005f54:	431bde83 	.word	0x431bde83

08005f58 <HAL_PWREx_DisableUCPDDeadBattery>:
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8005f58:	4a02      	ldr	r2, [pc, #8]	; (8005f64 <HAL_PWREx_DisableUCPDDeadBattery+0xc>)
 8005f5a:	6893      	ldr	r3, [r2, #8]
 8005f5c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005f60:	6093      	str	r3, [r2, #8]
}
 8005f62:	4770      	bx	lr
 8005f64:	40007000 	.word	0x40007000

08005f68 <HAL_RCC_OscConfig>:
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005f68:	2800      	cmp	r0, #0
 8005f6a:	f000 81c3 	beq.w	80062f4 <HAL_RCC_OscConfig+0x38c>
{
 8005f6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005f72:	6803      	ldr	r3, [r0, #0]
 8005f74:	07d9      	lsls	r1, r3, #31
{
 8005f76:	b082      	sub	sp, #8
 8005f78:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005f7a:	d52d      	bpl.n	8005fd8 <HAL_RCC_OscConfig+0x70>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005f7c:	49b5      	ldr	r1, [pc, #724]	; (8006254 <HAL_RCC_OscConfig+0x2ec>)
 8005f7e:	688a      	ldr	r2, [r1, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005f80:	68c9      	ldr	r1, [r1, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005f82:	f002 020c 	and.w	r2, r2, #12

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8005f86:	2a0c      	cmp	r2, #12
 8005f88:	f000 810a 	beq.w	80061a0 <HAL_RCC_OscConfig+0x238>
 8005f8c:	2a08      	cmp	r2, #8
 8005f8e:	f000 810c 	beq.w	80061aa <HAL_RCC_OscConfig+0x242>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005f92:	6863      	ldr	r3, [r4, #4]
 8005f94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005f98:	f000 8133 	beq.w	8006202 <HAL_RCC_OscConfig+0x29a>
 8005f9c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005fa0:	f000 819b 	beq.w	80062da <HAL_RCC_OscConfig+0x372>
 8005fa4:	4dab      	ldr	r5, [pc, #684]	; (8006254 <HAL_RCC_OscConfig+0x2ec>)
 8005fa6:	682a      	ldr	r2, [r5, #0]
 8005fa8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8005fac:	602a      	str	r2, [r5, #0]
 8005fae:	682a      	ldr	r2, [r5, #0]
 8005fb0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005fb4:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	f040 8128 	bne.w	800620c <HAL_RCC_OscConfig+0x2a4>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fbc:	f7fe f904 	bl	80041c8 <HAL_GetTick>
 8005fc0:	4606      	mov	r6, r0

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005fc2:	e005      	b.n	8005fd0 <HAL_RCC_OscConfig+0x68>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005fc4:	f7fe f900 	bl	80041c8 <HAL_GetTick>
 8005fc8:	1b80      	subs	r0, r0, r6
 8005fca:	2864      	cmp	r0, #100	; 0x64
 8005fcc:	f200 813b 	bhi.w	8006246 <HAL_RCC_OscConfig+0x2de>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005fd0:	682b      	ldr	r3, [r5, #0]
 8005fd2:	039f      	lsls	r7, r3, #14
 8005fd4:	d4f6      	bmi.n	8005fc4 <HAL_RCC_OscConfig+0x5c>
 8005fd6:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005fd8:	079e      	lsls	r6, r3, #30
 8005fda:	d528      	bpl.n	800602e <HAL_RCC_OscConfig+0xc6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005fdc:	4a9d      	ldr	r2, [pc, #628]	; (8006254 <HAL_RCC_OscConfig+0x2ec>)
 8005fde:	6893      	ldr	r3, [r2, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005fe0:	68d2      	ldr	r2, [r2, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005fe2:	f003 030c 	and.w	r3, r3, #12
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8005fe6:	2b0c      	cmp	r3, #12
 8005fe8:	f000 80ec 	beq.w	80061c4 <HAL_RCC_OscConfig+0x25c>
 8005fec:	2b04      	cmp	r3, #4
 8005fee:	f000 80ee 	beq.w	80061ce <HAL_RCC_OscConfig+0x266>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005ff2:	68e3      	ldr	r3, [r4, #12]
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005ff4:	4d97      	ldr	r5, [pc, #604]	; (8006254 <HAL_RCC_OscConfig+0x2ec>)
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	f000 8116 	beq.w	8006228 <HAL_RCC_OscConfig+0x2c0>
        __HAL_RCC_HSI_ENABLE();
 8005ffc:	682b      	ldr	r3, [r5, #0]
 8005ffe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006002:	602b      	str	r3, [r5, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006004:	f7fe f8e0 	bl	80041c8 <HAL_GetTick>
 8006008:	4606      	mov	r6, r0

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800600a:	e005      	b.n	8006018 <HAL_RCC_OscConfig+0xb0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800600c:	f7fe f8dc 	bl	80041c8 <HAL_GetTick>
 8006010:	1b80      	subs	r0, r0, r6
 8006012:	2802      	cmp	r0, #2
 8006014:	f200 8117 	bhi.w	8006246 <HAL_RCC_OscConfig+0x2de>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006018:	682b      	ldr	r3, [r5, #0]
 800601a:	0558      	lsls	r0, r3, #21
 800601c:	d5f6      	bpl.n	800600c <HAL_RCC_OscConfig+0xa4>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800601e:	686b      	ldr	r3, [r5, #4]
 8006020:	6922      	ldr	r2, [r4, #16]
 8006022:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8006026:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800602a:	606b      	str	r3, [r5, #4]
 800602c:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800602e:	071a      	lsls	r2, r3, #28
 8006030:	d519      	bpl.n	8006066 <HAL_RCC_OscConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006032:	6963      	ldr	r3, [r4, #20]
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006034:	4d87      	ldr	r5, [pc, #540]	; (8006254 <HAL_RCC_OscConfig+0x2ec>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006036:	2b00      	cmp	r3, #0
 8006038:	f000 809e 	beq.w	8006178 <HAL_RCC_OscConfig+0x210>
      __HAL_RCC_LSI_ENABLE();
 800603c:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8006040:	f043 0301 	orr.w	r3, r3, #1
 8006044:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006048:	f7fe f8be 	bl	80041c8 <HAL_GetTick>
 800604c:	4606      	mov	r6, r0

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800604e:	e005      	b.n	800605c <HAL_RCC_OscConfig+0xf4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006050:	f7fe f8ba 	bl	80041c8 <HAL_GetTick>
 8006054:	1b80      	subs	r0, r0, r6
 8006056:	2802      	cmp	r0, #2
 8006058:	f200 80f5 	bhi.w	8006246 <HAL_RCC_OscConfig+0x2de>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800605c:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8006060:	079f      	lsls	r7, r3, #30
 8006062:	d5f5      	bpl.n	8006050 <HAL_RCC_OscConfig+0xe8>
 8006064:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006066:	0759      	lsls	r1, r3, #29
 8006068:	d541      	bpl.n	80060ee <HAL_RCC_OscConfig+0x186>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800606a:	4b7a      	ldr	r3, [pc, #488]	; (8006254 <HAL_RCC_OscConfig+0x2ec>)
 800606c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800606e:	00d2      	lsls	r2, r2, #3
 8006070:	f100 80ed 	bmi.w	800624e <HAL_RCC_OscConfig+0x2e6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006074:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8006076:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800607a:	659a      	str	r2, [r3, #88]	; 0x58
 800607c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800607e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006082:	9301      	str	r3, [sp, #4]
 8006084:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8006086:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006088:	4e73      	ldr	r6, [pc, #460]	; (8006258 <HAL_RCC_OscConfig+0x2f0>)
 800608a:	6833      	ldr	r3, [r6, #0]
 800608c:	05df      	lsls	r7, r3, #23
 800608e:	f140 8113 	bpl.w	80062b8 <HAL_RCC_OscConfig+0x350>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006092:	68a3      	ldr	r3, [r4, #8]
 8006094:	2b01      	cmp	r3, #1
 8006096:	f000 80e3 	beq.w	8006260 <HAL_RCC_OscConfig+0x2f8>
 800609a:	2b05      	cmp	r3, #5
 800609c:	f000 8169 	beq.w	8006372 <HAL_RCC_OscConfig+0x40a>
 80060a0:	4e6c      	ldr	r6, [pc, #432]	; (8006254 <HAL_RCC_OscConfig+0x2ec>)
 80060a2:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
 80060a6:	f022 0201 	bic.w	r2, r2, #1
 80060aa:	f8c6 2090 	str.w	r2, [r6, #144]	; 0x90
 80060ae:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
 80060b2:	f022 0204 	bic.w	r2, r2, #4
 80060b6:	f8c6 2090 	str.w	r2, [r6, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	f040 80d7 	bne.w	800626e <HAL_RCC_OscConfig+0x306>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80060c0:	f7fe f882 	bl	80041c8 <HAL_GetTick>

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80060c4:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80060c8:	4607      	mov	r7, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80060ca:	e005      	b.n	80060d8 <HAL_RCC_OscConfig+0x170>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80060cc:	f7fe f87c 	bl	80041c8 <HAL_GetTick>
 80060d0:	1bc0      	subs	r0, r0, r7
 80060d2:	4540      	cmp	r0, r8
 80060d4:	f200 80b7 	bhi.w	8006246 <HAL_RCC_OscConfig+0x2de>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80060d8:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
 80060dc:	079a      	lsls	r2, r3, #30
 80060de:	d4f5      	bmi.n	80060cc <HAL_RCC_OscConfig+0x164>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80060e0:	b125      	cbz	r5, 80060ec <HAL_RCC_OscConfig+0x184>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80060e2:	4a5c      	ldr	r2, [pc, #368]	; (8006254 <HAL_RCC_OscConfig+0x2ec>)
 80060e4:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80060e6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80060ea:	6593      	str	r3, [r2, #88]	; 0x58
 80060ec:	6823      	ldr	r3, [r4, #0]
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80060ee:	069b      	lsls	r3, r3, #26
 80060f0:	d518      	bpl.n	8006124 <HAL_RCC_OscConfig+0x1bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80060f2:	69a3      	ldr	r3, [r4, #24]
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80060f4:	4d57      	ldr	r5, [pc, #348]	; (8006254 <HAL_RCC_OscConfig+0x2ec>)
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	f000 80ca 	beq.w	8006290 <HAL_RCC_OscConfig+0x328>
      __HAL_RCC_HSI48_ENABLE();
 80060fc:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8006100:	f043 0301 	orr.w	r3, r3, #1
 8006104:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006108:	f7fe f85e 	bl	80041c8 <HAL_GetTick>
 800610c:	4606      	mov	r6, r0

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800610e:	e005      	b.n	800611c <HAL_RCC_OscConfig+0x1b4>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006110:	f7fe f85a 	bl	80041c8 <HAL_GetTick>
 8006114:	1b80      	subs	r0, r0, r6
 8006116:	2802      	cmp	r0, #2
 8006118:	f200 8095 	bhi.w	8006246 <HAL_RCC_OscConfig+0x2de>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800611c:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8006120:	079f      	lsls	r7, r3, #30
 8006122:	d5f5      	bpl.n	8006110 <HAL_RCC_OscConfig+0x1a8>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006124:	69e0      	ldr	r0, [r4, #28]
 8006126:	b318      	cbz	r0, 8006170 <HAL_RCC_OscConfig+0x208>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006128:	4d4a      	ldr	r5, [pc, #296]	; (8006254 <HAL_RCC_OscConfig+0x2ec>)
 800612a:	68ab      	ldr	r3, [r5, #8]
 800612c:	f003 030c 	and.w	r3, r3, #12
 8006130:	2b0c      	cmp	r3, #12
 8006132:	f000 812c 	beq.w	800638e <HAL_RCC_OscConfig+0x426>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006136:	682b      	ldr	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006138:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 800613a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800613e:	602b      	str	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006140:	f000 80da 	beq.w	80062f8 <HAL_RCC_OscConfig+0x390>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8006144:	68eb      	ldr	r3, [r5, #12]
 8006146:	f023 0303 	bic.w	r3, r3, #3
 800614a:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800614c:	68eb      	ldr	r3, [r5, #12]
 800614e:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8006152:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006156:	60eb      	str	r3, [r5, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006158:	f7fe f836 	bl	80041c8 <HAL_GetTick>
 800615c:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800615e:	e004      	b.n	800616a <HAL_RCC_OscConfig+0x202>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006160:	f7fe f832 	bl	80041c8 <HAL_GetTick>
 8006164:	1b00      	subs	r0, r0, r4
 8006166:	2802      	cmp	r0, #2
 8006168:	d86d      	bhi.n	8006246 <HAL_RCC_OscConfig+0x2de>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800616a:	682b      	ldr	r3, [r5, #0]
 800616c:	019b      	lsls	r3, r3, #6
 800616e:	d4f7      	bmi.n	8006160 <HAL_RCC_OscConfig+0x1f8>
      }
    }
  }
  }

  return HAL_OK;
 8006170:	2000      	movs	r0, #0
}
 8006172:	b002      	add	sp, #8
 8006174:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_LSI_DISABLE();
 8006178:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 800617c:	f023 0301 	bic.w	r3, r3, #1
 8006180:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94
      tickstart = HAL_GetTick();
 8006184:	f7fe f820 	bl	80041c8 <HAL_GetTick>
 8006188:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800618a:	e004      	b.n	8006196 <HAL_RCC_OscConfig+0x22e>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800618c:	f7fe f81c 	bl	80041c8 <HAL_GetTick>
 8006190:	1b80      	subs	r0, r0, r6
 8006192:	2802      	cmp	r0, #2
 8006194:	d857      	bhi.n	8006246 <HAL_RCC_OscConfig+0x2de>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006196:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 800619a:	0798      	lsls	r0, r3, #30
 800619c:	d4f6      	bmi.n	800618c <HAL_RCC_OscConfig+0x224>
 800619e:	e761      	b.n	8006064 <HAL_RCC_OscConfig+0xfc>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80061a0:	f001 0103 	and.w	r1, r1, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80061a4:	2903      	cmp	r1, #3
 80061a6:	f47f aef4 	bne.w	8005f92 <HAL_RCC_OscConfig+0x2a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80061aa:	4a2a      	ldr	r2, [pc, #168]	; (8006254 <HAL_RCC_OscConfig+0x2ec>)
 80061ac:	6812      	ldr	r2, [r2, #0]
 80061ae:	0392      	lsls	r2, r2, #14
 80061b0:	f57f af12 	bpl.w	8005fd8 <HAL_RCC_OscConfig+0x70>
 80061b4:	6862      	ldr	r2, [r4, #4]
 80061b6:	2a00      	cmp	r2, #0
 80061b8:	f47f af0e 	bne.w	8005fd8 <HAL_RCC_OscConfig+0x70>
        return HAL_ERROR;
 80061bc:	2001      	movs	r0, #1
}
 80061be:	b002      	add	sp, #8
 80061c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80061c4:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80061c8:	2a02      	cmp	r2, #2
 80061ca:	f47f af12 	bne.w	8005ff2 <HAL_RCC_OscConfig+0x8a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80061ce:	4b21      	ldr	r3, [pc, #132]	; (8006254 <HAL_RCC_OscConfig+0x2ec>)
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	055d      	lsls	r5, r3, #21
 80061d4:	d502      	bpl.n	80061dc <HAL_RCC_OscConfig+0x274>
 80061d6:	68e3      	ldr	r3, [r4, #12]
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d0ef      	beq.n	80061bc <HAL_RCC_OscConfig+0x254>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80061dc:	4a1d      	ldr	r2, [pc, #116]	; (8006254 <HAL_RCC_OscConfig+0x2ec>)
 80061de:	6920      	ldr	r0, [r4, #16]
 80061e0:	6853      	ldr	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80061e2:	491e      	ldr	r1, [pc, #120]	; (800625c <HAL_RCC_OscConfig+0x2f4>)
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80061e4:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80061e8:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 80061ec:	6053      	str	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80061ee:	6808      	ldr	r0, [r1, #0]
 80061f0:	f7fd ffa8 	bl	8004144 <HAL_InitTick>
 80061f4:	2800      	cmp	r0, #0
 80061f6:	d1e1      	bne.n	80061bc <HAL_RCC_OscConfig+0x254>
 80061f8:	6823      	ldr	r3, [r4, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80061fa:	071a      	lsls	r2, r3, #28
 80061fc:	f57f af33 	bpl.w	8006066 <HAL_RCC_OscConfig+0xfe>
 8006200:	e717      	b.n	8006032 <HAL_RCC_OscConfig+0xca>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006202:	4a14      	ldr	r2, [pc, #80]	; (8006254 <HAL_RCC_OscConfig+0x2ec>)
 8006204:	6813      	ldr	r3, [r2, #0]
 8006206:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800620a:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800620c:	f7fd ffdc 	bl	80041c8 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006210:	4e10      	ldr	r6, [pc, #64]	; (8006254 <HAL_RCC_OscConfig+0x2ec>)
        tickstart = HAL_GetTick();
 8006212:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006214:	e004      	b.n	8006220 <HAL_RCC_OscConfig+0x2b8>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006216:	f7fd ffd7 	bl	80041c8 <HAL_GetTick>
 800621a:	1b40      	subs	r0, r0, r5
 800621c:	2864      	cmp	r0, #100	; 0x64
 800621e:	d812      	bhi.n	8006246 <HAL_RCC_OscConfig+0x2de>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006220:	6833      	ldr	r3, [r6, #0]
 8006222:	039b      	lsls	r3, r3, #14
 8006224:	d5f7      	bpl.n	8006216 <HAL_RCC_OscConfig+0x2ae>
 8006226:	e6d6      	b.n	8005fd6 <HAL_RCC_OscConfig+0x6e>
        __HAL_RCC_HSI_DISABLE();
 8006228:	682b      	ldr	r3, [r5, #0]
 800622a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800622e:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8006230:	f7fd ffca 	bl	80041c8 <HAL_GetTick>
 8006234:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006236:	682b      	ldr	r3, [r5, #0]
 8006238:	0559      	lsls	r1, r3, #21
 800623a:	d5dd      	bpl.n	80061f8 <HAL_RCC_OscConfig+0x290>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800623c:	f7fd ffc4 	bl	80041c8 <HAL_GetTick>
 8006240:	1b80      	subs	r0, r0, r6
 8006242:	2802      	cmp	r0, #2
 8006244:	d9f7      	bls.n	8006236 <HAL_RCC_OscConfig+0x2ce>
            return HAL_TIMEOUT;
 8006246:	2003      	movs	r0, #3
}
 8006248:	b002      	add	sp, #8
 800624a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    FlagStatus       pwrclkchanged = RESET;
 800624e:	2500      	movs	r5, #0
 8006250:	e71a      	b.n	8006088 <HAL_RCC_OscConfig+0x120>
 8006252:	bf00      	nop
 8006254:	40021000 	.word	0x40021000
 8006258:	40007000 	.word	0x40007000
 800625c:	20000660 	.word	0x20000660
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006260:	4a65      	ldr	r2, [pc, #404]	; (80063f8 <HAL_RCC_OscConfig+0x490>)
 8006262:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8006266:	f043 0301 	orr.w	r3, r3, #1
 800626a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      tickstart = HAL_GetTick();
 800626e:	f7fd ffab 	bl	80041c8 <HAL_GetTick>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006272:	4f61      	ldr	r7, [pc, #388]	; (80063f8 <HAL_RCC_OscConfig+0x490>)
      tickstart = HAL_GetTick();
 8006274:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006276:	f241 3888 	movw	r8, #5000	; 0x1388
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800627a:	e004      	b.n	8006286 <HAL_RCC_OscConfig+0x31e>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800627c:	f7fd ffa4 	bl	80041c8 <HAL_GetTick>
 8006280:	1b80      	subs	r0, r0, r6
 8006282:	4540      	cmp	r0, r8
 8006284:	d8df      	bhi.n	8006246 <HAL_RCC_OscConfig+0x2de>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006286:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800628a:	0799      	lsls	r1, r3, #30
 800628c:	d5f6      	bpl.n	800627c <HAL_RCC_OscConfig+0x314>
 800628e:	e727      	b.n	80060e0 <HAL_RCC_OscConfig+0x178>
      __HAL_RCC_HSI48_DISABLE();
 8006290:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8006294:	f023 0301 	bic.w	r3, r3, #1
 8006298:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98
      tickstart = HAL_GetTick();
 800629c:	f7fd ff94 	bl	80041c8 <HAL_GetTick>
 80062a0:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80062a2:	e004      	b.n	80062ae <HAL_RCC_OscConfig+0x346>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80062a4:	f7fd ff90 	bl	80041c8 <HAL_GetTick>
 80062a8:	1b80      	subs	r0, r0, r6
 80062aa:	2802      	cmp	r0, #2
 80062ac:	d8cb      	bhi.n	8006246 <HAL_RCC_OscConfig+0x2de>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80062ae:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 80062b2:	0798      	lsls	r0, r3, #30
 80062b4:	d4f6      	bmi.n	80062a4 <HAL_RCC_OscConfig+0x33c>
 80062b6:	e735      	b.n	8006124 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80062b8:	6833      	ldr	r3, [r6, #0]
 80062ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80062be:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80062c0:	f7fd ff82 	bl	80041c8 <HAL_GetTick>
 80062c4:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80062c6:	6833      	ldr	r3, [r6, #0]
 80062c8:	05d8      	lsls	r0, r3, #23
 80062ca:	f53f aee2 	bmi.w	8006092 <HAL_RCC_OscConfig+0x12a>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80062ce:	f7fd ff7b 	bl	80041c8 <HAL_GetTick>
 80062d2:	1bc0      	subs	r0, r0, r7
 80062d4:	2802      	cmp	r0, #2
 80062d6:	d9f6      	bls.n	80062c6 <HAL_RCC_OscConfig+0x35e>
 80062d8:	e7b5      	b.n	8006246 <HAL_RCC_OscConfig+0x2de>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80062da:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80062de:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 80062e2:	681a      	ldr	r2, [r3, #0]
 80062e4:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80062e8:	601a      	str	r2, [r3, #0]
 80062ea:	681a      	ldr	r2, [r3, #0]
 80062ec:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80062f0:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80062f2:	e78b      	b.n	800620c <HAL_RCC_OscConfig+0x2a4>
    return HAL_ERROR;
 80062f4:	2001      	movs	r0, #1
}
 80062f6:	4770      	bx	lr
        tickstart = HAL_GetTick();
 80062f8:	f7fd ff66 	bl	80041c8 <HAL_GetTick>
 80062fc:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80062fe:	e004      	b.n	800630a <HAL_RCC_OscConfig+0x3a2>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006300:	f7fd ff62 	bl	80041c8 <HAL_GetTick>
 8006304:	1b80      	subs	r0, r0, r6
 8006306:	2802      	cmp	r0, #2
 8006308:	d89d      	bhi.n	8006246 <HAL_RCC_OscConfig+0x2de>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800630a:	682b      	ldr	r3, [r5, #0]
 800630c:	0199      	lsls	r1, r3, #6
 800630e:	d4f7      	bmi.n	8006300 <HAL_RCC_OscConfig+0x398>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006310:	68e9      	ldr	r1, [r5, #12]
 8006312:	4b3a      	ldr	r3, [pc, #232]	; (80063fc <HAL_RCC_OscConfig+0x494>)
 8006314:	6a22      	ldr	r2, [r4, #32]
 8006316:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 8006318:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800631a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800631c:	400b      	ands	r3, r1
 800631e:	4313      	orrs	r3, r2
 8006320:	e9d4 120c 	ldrd	r1, r2, [r4, #48]	; 0x30
 8006324:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
 8006328:	ea43 63c6 	orr.w	r3, r3, r6, lsl #27
 800632c:	3801      	subs	r0, #1
 800632e:	0849      	lsrs	r1, r1, #1
 8006330:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 8006334:	3901      	subs	r1, #1
 8006336:	0852      	lsrs	r2, r2, #1
 8006338:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
 800633c:	3a01      	subs	r2, #1
 800633e:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8006342:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 8006344:	682b      	ldr	r3, [r5, #0]
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006346:	4e2c      	ldr	r6, [pc, #176]	; (80063f8 <HAL_RCC_OscConfig+0x490>)
        __HAL_RCC_PLL_ENABLE();
 8006348:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800634c:	602b      	str	r3, [r5, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800634e:	68eb      	ldr	r3, [r5, #12]
 8006350:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006354:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 8006356:	f7fd ff37 	bl	80041c8 <HAL_GetTick>
 800635a:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800635c:	e005      	b.n	800636a <HAL_RCC_OscConfig+0x402>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800635e:	f7fd ff33 	bl	80041c8 <HAL_GetTick>
 8006362:	1b00      	subs	r0, r0, r4
 8006364:	2802      	cmp	r0, #2
 8006366:	f63f af6e 	bhi.w	8006246 <HAL_RCC_OscConfig+0x2de>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800636a:	6833      	ldr	r3, [r6, #0]
 800636c:	019a      	lsls	r2, r3, #6
 800636e:	d5f6      	bpl.n	800635e <HAL_RCC_OscConfig+0x3f6>
 8006370:	e6fe      	b.n	8006170 <HAL_RCC_OscConfig+0x208>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006372:	4b21      	ldr	r3, [pc, #132]	; (80063f8 <HAL_RCC_OscConfig+0x490>)
 8006374:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8006378:	f042 0204 	orr.w	r2, r2, #4
 800637c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8006380:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8006384:	f042 0201 	orr.w	r2, r2, #1
 8006388:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800638c:	e76f      	b.n	800626e <HAL_RCC_OscConfig+0x306>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800638e:	2801      	cmp	r0, #1
 8006390:	f43f aeef 	beq.w	8006172 <HAL_RCC_OscConfig+0x20a>
      temp_pllckcfg = RCC->PLLCFGR;
 8006394:	68eb      	ldr	r3, [r5, #12]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006396:	6a22      	ldr	r2, [r4, #32]
 8006398:	f003 0103 	and.w	r1, r3, #3
 800639c:	4291      	cmp	r1, r2
 800639e:	f47f af0d 	bne.w	80061bc <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80063a2:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80063a4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80063a8:	3901      	subs	r1, #1
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80063aa:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 80063ae:	f47f af05 	bne.w	80061bc <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80063b2:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80063b4:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80063b8:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 80063bc:	f47f aefe 	bne.w	80061bc <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80063c0:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80063c2:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80063c6:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 80063ca:	f47f aef7 	bne.w	80061bc <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80063ce:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80063d0:	0852      	lsrs	r2, r2, #1
 80063d2:	3a01      	subs	r2, #1
 80063d4:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80063d8:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 80063dc:	f47f aeee 	bne.w	80061bc <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80063e0:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80063e2:	0852      	lsrs	r2, r2, #1
 80063e4:	3a01      	subs	r2, #1
 80063e6:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80063ea:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
        return HAL_ERROR;
 80063ee:	bf14      	ite	ne
 80063f0:	2001      	movne	r0, #1
 80063f2:	2000      	moveq	r0, #0
 80063f4:	e6bd      	b.n	8006172 <HAL_RCC_OscConfig+0x20a>
 80063f6:	bf00      	nop
 80063f8:	40021000 	.word	0x40021000
 80063fc:	019f800c 	.word	0x019f800c

08006400 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8006400:	4b18      	ldr	r3, [pc, #96]	; (8006464 <HAL_RCC_GetSysClockFreq+0x64>)
 8006402:	689a      	ldr	r2, [r3, #8]
 8006404:	f002 020c 	and.w	r2, r2, #12
 8006408:	2a04      	cmp	r2, #4
 800640a:	d027      	beq.n	800645c <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800640c:	689a      	ldr	r2, [r3, #8]
 800640e:	f002 020c 	and.w	r2, r2, #12
 8006412:	2a08      	cmp	r2, #8
 8006414:	d024      	beq.n	8006460 <HAL_RCC_GetSysClockFreq+0x60>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8006416:	689a      	ldr	r2, [r3, #8]
 8006418:	f002 020c 	and.w	r2, r2, #12
 800641c:	2a0c      	cmp	r2, #12
 800641e:	d001      	beq.n	8006424 <HAL_RCC_GetSysClockFreq+0x24>
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
    sysclockfreq = pllvco/pllr;
  }
  else
  {
    sysclockfreq = 0U;
 8006420:	2000      	movs	r0, #0
  }

  return sysclockfreq;
}
 8006422:	4770      	bx	lr
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006424:	68d9      	ldr	r1, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006426:	68d8      	ldr	r0, [r3, #12]
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006428:	68db      	ldr	r3, [r3, #12]
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800642a:	f001 0103 	and.w	r1, r1, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800642e:	f3c0 1003 	ubfx	r0, r0, #4, #4
    switch (pllsource)
 8006432:	2903      	cmp	r1, #3
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006434:	f3c3 2306 	ubfx	r3, r3, #8, #7
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006438:	f100 0201 	add.w	r2, r0, #1
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800643c:	bf0c      	ite	eq
 800643e:	480a      	ldreq	r0, [pc, #40]	; (8006468 <HAL_RCC_GetSysClockFreq+0x68>)
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006440:	480a      	ldrne	r0, [pc, #40]	; (800646c <HAL_RCC_GetSysClockFreq+0x6c>)
 8006442:	fbb0 f0f2 	udiv	r0, r0, r2
 8006446:	fb00 f003 	mul.w	r0, r0, r3
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800644a:	4b06      	ldr	r3, [pc, #24]	; (8006464 <HAL_RCC_GetSysClockFreq+0x64>)
 800644c:	68db      	ldr	r3, [r3, #12]
 800644e:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8006452:	3301      	adds	r3, #1
 8006454:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 8006456:	fbb0 f0f3 	udiv	r0, r0, r3
  return sysclockfreq;
 800645a:	4770      	bx	lr
    sysclockfreq = HSI_VALUE;
 800645c:	4803      	ldr	r0, [pc, #12]	; (800646c <HAL_RCC_GetSysClockFreq+0x6c>)
 800645e:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 8006460:	4801      	ldr	r0, [pc, #4]	; (8006468 <HAL_RCC_GetSysClockFreq+0x68>)
 8006462:	4770      	bx	lr
 8006464:	40021000 	.word	0x40021000
 8006468:	016e3600 	.word	0x016e3600
 800646c:	00f42400 	.word	0x00f42400

08006470 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8006470:	2800      	cmp	r0, #0
 8006472:	f000 80ef 	beq.w	8006654 <HAL_RCC_ClockConfig+0x1e4>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006476:	4a7f      	ldr	r2, [pc, #508]	; (8006674 <HAL_RCC_ClockConfig+0x204>)
{
 8006478:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800647c:	6813      	ldr	r3, [r2, #0]
 800647e:	f003 030f 	and.w	r3, r3, #15
 8006482:	428b      	cmp	r3, r1
 8006484:	460d      	mov	r5, r1
 8006486:	4604      	mov	r4, r0
 8006488:	d20c      	bcs.n	80064a4 <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800648a:	6813      	ldr	r3, [r2, #0]
 800648c:	f023 030f 	bic.w	r3, r3, #15
 8006490:	430b      	orrs	r3, r1
 8006492:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006494:	6813      	ldr	r3, [r2, #0]
 8006496:	f003 030f 	and.w	r3, r3, #15
 800649a:	428b      	cmp	r3, r1
 800649c:	d002      	beq.n	80064a4 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 800649e:	2001      	movs	r0, #1
}
 80064a0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80064a4:	6823      	ldr	r3, [r4, #0]
 80064a6:	07de      	lsls	r6, r3, #31
 80064a8:	d563      	bpl.n	8006572 <HAL_RCC_ClockConfig+0x102>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80064aa:	6862      	ldr	r2, [r4, #4]
 80064ac:	2a03      	cmp	r2, #3
 80064ae:	f000 809a 	beq.w	80065e6 <HAL_RCC_ClockConfig+0x176>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80064b2:	4b71      	ldr	r3, [pc, #452]	; (8006678 <HAL_RCC_ClockConfig+0x208>)
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80064b4:	2a02      	cmp	r2, #2
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80064b6:	681b      	ldr	r3, [r3, #0]
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80064b8:	f000 8091 	beq.w	80065de <HAL_RCC_ClockConfig+0x16e>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80064bc:	055b      	lsls	r3, r3, #21
 80064be:	d5ee      	bpl.n	800649e <HAL_RCC_ClockConfig+0x2e>
      pllfreq = HAL_RCC_GetSysClockFreq();
 80064c0:	f7ff ff9e 	bl	8006400 <HAL_RCC_GetSysClockFreq>
      if(pllfreq > 80000000U)
 80064c4:	4b6d      	ldr	r3, [pc, #436]	; (800667c <HAL_RCC_ClockConfig+0x20c>)
 80064c6:	4298      	cmp	r0, r3
 80064c8:	f200 80c6 	bhi.w	8006658 <HAL_RCC_ClockConfig+0x1e8>
 80064cc:	6862      	ldr	r2, [r4, #4]
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80064ce:	f04f 0900 	mov.w	r9, #0
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80064d2:	4e69      	ldr	r6, [pc, #420]	; (8006678 <HAL_RCC_ClockConfig+0x208>)
 80064d4:	68b3      	ldr	r3, [r6, #8]
 80064d6:	f023 0303 	bic.w	r3, r3, #3
 80064da:	431a      	orrs	r2, r3
 80064dc:	60b2      	str	r2, [r6, #8]
    tickstart = HAL_GetTick();
 80064de:	f7fd fe73 	bl	80041c8 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80064e2:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 80064e6:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80064e8:	e004      	b.n	80064f4 <HAL_RCC_ClockConfig+0x84>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80064ea:	f7fd fe6d 	bl	80041c8 <HAL_GetTick>
 80064ee:	1bc0      	subs	r0, r0, r7
 80064f0:	4540      	cmp	r0, r8
 80064f2:	d871      	bhi.n	80065d8 <HAL_RCC_ClockConfig+0x168>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80064f4:	68b3      	ldr	r3, [r6, #8]
 80064f6:	6862      	ldr	r2, [r4, #4]
 80064f8:	f003 030c 	and.w	r3, r3, #12
 80064fc:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8006500:	d1f3      	bne.n	80064ea <HAL_RCC_ClockConfig+0x7a>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006502:	6823      	ldr	r3, [r4, #0]
 8006504:	079f      	lsls	r7, r3, #30
 8006506:	d436      	bmi.n	8006576 <HAL_RCC_ClockConfig+0x106>
    if(hpre == RCC_SYSCLK_DIV2)
 8006508:	f1b9 0f80 	cmp.w	r9, #128	; 0x80
 800650c:	d103      	bne.n	8006516 <HAL_RCC_ClockConfig+0xa6>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800650e:	68b3      	ldr	r3, [r6, #8]
 8006510:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006514:	60b3      	str	r3, [r6, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006516:	4e57      	ldr	r6, [pc, #348]	; (8006674 <HAL_RCC_ClockConfig+0x204>)
 8006518:	6833      	ldr	r3, [r6, #0]
 800651a:	f003 030f 	and.w	r3, r3, #15
 800651e:	42ab      	cmp	r3, r5
 8006520:	d846      	bhi.n	80065b0 <HAL_RCC_ClockConfig+0x140>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006522:	6823      	ldr	r3, [r4, #0]
 8006524:	075a      	lsls	r2, r3, #29
 8006526:	d506      	bpl.n	8006536 <HAL_RCC_ClockConfig+0xc6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006528:	4953      	ldr	r1, [pc, #332]	; (8006678 <HAL_RCC_ClockConfig+0x208>)
 800652a:	68e0      	ldr	r0, [r4, #12]
 800652c:	688a      	ldr	r2, [r1, #8]
 800652e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006532:	4302      	orrs	r2, r0
 8006534:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006536:	071b      	lsls	r3, r3, #28
 8006538:	d507      	bpl.n	800654a <HAL_RCC_ClockConfig+0xda>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800653a:	4a4f      	ldr	r2, [pc, #316]	; (8006678 <HAL_RCC_ClockConfig+0x208>)
 800653c:	6921      	ldr	r1, [r4, #16]
 800653e:	6893      	ldr	r3, [r2, #8]
 8006540:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8006544:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8006548:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800654a:	f7ff ff59 	bl	8006400 <HAL_RCC_GetSysClockFreq>
 800654e:	4a4a      	ldr	r2, [pc, #296]	; (8006678 <HAL_RCC_ClockConfig+0x208>)
 8006550:	4c4b      	ldr	r4, [pc, #300]	; (8006680 <HAL_RCC_ClockConfig+0x210>)
 8006552:	6892      	ldr	r2, [r2, #8]
 8006554:	494b      	ldr	r1, [pc, #300]	; (8006684 <HAL_RCC_ClockConfig+0x214>)
 8006556:	f3c2 1203 	ubfx	r2, r2, #4, #4
 800655a:	4603      	mov	r3, r0
 800655c:	5ca2      	ldrb	r2, [r4, r2]
  return HAL_InitTick(uwTickPrio);
 800655e:	484a      	ldr	r0, [pc, #296]	; (8006688 <HAL_RCC_ClockConfig+0x218>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006560:	f002 021f 	and.w	r2, r2, #31
 8006564:	40d3      	lsrs	r3, r2
 8006566:	600b      	str	r3, [r1, #0]
  return HAL_InitTick(uwTickPrio);
 8006568:	6800      	ldr	r0, [r0, #0]
}
 800656a:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  return HAL_InitTick(uwTickPrio);
 800656e:	f7fd bde9 	b.w	8004144 <HAL_InitTick>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006572:	0798      	lsls	r0, r3, #30
 8006574:	d5cf      	bpl.n	8006516 <HAL_RCC_ClockConfig+0xa6>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006576:	0758      	lsls	r0, r3, #29
 8006578:	d504      	bpl.n	8006584 <HAL_RCC_ClockConfig+0x114>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800657a:	493f      	ldr	r1, [pc, #252]	; (8006678 <HAL_RCC_ClockConfig+0x208>)
 800657c:	688a      	ldr	r2, [r1, #8]
 800657e:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8006582:	608a      	str	r2, [r1, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006584:	0719      	lsls	r1, r3, #28
 8006586:	d506      	bpl.n	8006596 <HAL_RCC_ClockConfig+0x126>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8006588:	4a3b      	ldr	r2, [pc, #236]	; (8006678 <HAL_RCC_ClockConfig+0x208>)
 800658a:	6893      	ldr	r3, [r2, #8]
 800658c:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8006590:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8006594:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006596:	4a38      	ldr	r2, [pc, #224]	; (8006678 <HAL_RCC_ClockConfig+0x208>)
 8006598:	68a1      	ldr	r1, [r4, #8]
 800659a:	6893      	ldr	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800659c:	4e35      	ldr	r6, [pc, #212]	; (8006674 <HAL_RCC_ClockConfig+0x204>)
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800659e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80065a2:	430b      	orrs	r3, r1
 80065a4:	6093      	str	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80065a6:	6833      	ldr	r3, [r6, #0]
 80065a8:	f003 030f 	and.w	r3, r3, #15
 80065ac:	42ab      	cmp	r3, r5
 80065ae:	d9b8      	bls.n	8006522 <HAL_RCC_ClockConfig+0xb2>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80065b0:	6833      	ldr	r3, [r6, #0]
 80065b2:	f023 030f 	bic.w	r3, r3, #15
 80065b6:	432b      	orrs	r3, r5
 80065b8:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 80065ba:	f7fd fe05 	bl	80041c8 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80065be:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 80065c2:	4607      	mov	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80065c4:	6833      	ldr	r3, [r6, #0]
 80065c6:	f003 030f 	and.w	r3, r3, #15
 80065ca:	42ab      	cmp	r3, r5
 80065cc:	d0a9      	beq.n	8006522 <HAL_RCC_ClockConfig+0xb2>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80065ce:	f7fd fdfb 	bl	80041c8 <HAL_GetTick>
 80065d2:	1bc0      	subs	r0, r0, r7
 80065d4:	4540      	cmp	r0, r8
 80065d6:	d9f5      	bls.n	80065c4 <HAL_RCC_ClockConfig+0x154>
        return HAL_TIMEOUT;
 80065d8:	2003      	movs	r0, #3
}
 80065da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80065de:	039a      	lsls	r2, r3, #14
 80065e0:	f53f af6e 	bmi.w	80064c0 <HAL_RCC_ClockConfig+0x50>
 80065e4:	e75b      	b.n	800649e <HAL_RCC_ClockConfig+0x2e>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80065e6:	4824      	ldr	r0, [pc, #144]	; (8006678 <HAL_RCC_ClockConfig+0x208>)
 80065e8:	6801      	ldr	r1, [r0, #0]
 80065ea:	0189      	lsls	r1, r1, #6
 80065ec:	f57f af57 	bpl.w	800649e <HAL_RCC_ClockConfig+0x2e>
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80065f0:	68c7      	ldr	r7, [r0, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80065f2:	68c1      	ldr	r1, [r0, #12]
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
    break;

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80065f4:	68c0      	ldr	r0, [r0, #12]
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80065f6:	f007 0703 	and.w	r7, r7, #3
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80065fa:	f3c1 1103 	ubfx	r1, r1, #4, #4
  switch (pllsource)
 80065fe:	2f03      	cmp	r7, #3
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006600:	f101 0601 	add.w	r6, r1, #1
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006604:	bf0c      	ite	eq
 8006606:	4921      	ldreq	r1, [pc, #132]	; (800668c <HAL_RCC_ClockConfig+0x21c>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006608:	4921      	ldrne	r1, [pc, #132]	; (8006690 <HAL_RCC_ClockConfig+0x220>)
 800660a:	fbb1 f1f6 	udiv	r1, r1, r6
    break;
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800660e:	4e1a      	ldr	r6, [pc, #104]	; (8006678 <HAL_RCC_ClockConfig+0x208>)
      if(pllfreq > 80000000U)
 8006610:	4f1a      	ldr	r7, [pc, #104]	; (800667c <HAL_RCC_ClockConfig+0x20c>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006612:	f3c0 2006 	ubfx	r0, r0, #8, #7
 8006616:	fb01 f100 	mul.w	r1, r1, r0
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800661a:	68f0      	ldr	r0, [r6, #12]
 800661c:	f3c0 6041 	ubfx	r0, r0, #25, #2
 8006620:	3001      	adds	r0, #1
 8006622:	0040      	lsls	r0, r0, #1
  sysclockfreq = pllvco/pllr;
 8006624:	fbb1 f1f0 	udiv	r1, r1, r0
      if(pllfreq > 80000000U)
 8006628:	42b9      	cmp	r1, r7
 800662a:	d920      	bls.n	800666e <HAL_RCC_ClockConfig+0x1fe>
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800662c:	68b1      	ldr	r1, [r6, #8]
 800662e:	f011 0ff0 	tst.w	r1, #240	; 0xf0
 8006632:	d005      	beq.n	8006640 <HAL_RCC_ClockConfig+0x1d0>
 8006634:	f013 0902 	ands.w	r9, r3, #2
 8006638:	f43f af4b 	beq.w	80064d2 <HAL_RCC_ClockConfig+0x62>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800663c:	68a3      	ldr	r3, [r4, #8]
 800663e:	b9b3      	cbnz	r3, 800666e <HAL_RCC_ClockConfig+0x1fe>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006640:	490d      	ldr	r1, [pc, #52]	; (8006678 <HAL_RCC_ClockConfig+0x208>)
 8006642:	688b      	ldr	r3, [r1, #8]
 8006644:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006648:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800664c:	608b      	str	r3, [r1, #8]
          hpre = RCC_SYSCLK_DIV2;
 800664e:	f04f 0980 	mov.w	r9, #128	; 0x80
 8006652:	e73e      	b.n	80064d2 <HAL_RCC_ClockConfig+0x62>
    return HAL_ERROR;
 8006654:	2001      	movs	r0, #1
}
 8006656:	4770      	bx	lr
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006658:	4a07      	ldr	r2, [pc, #28]	; (8006678 <HAL_RCC_ClockConfig+0x208>)
 800665a:	6893      	ldr	r3, [r2, #8]
 800665c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006660:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006664:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8006666:	6862      	ldr	r2, [r4, #4]
 8006668:	f04f 0980 	mov.w	r9, #128	; 0x80
 800666c:	e731      	b.n	80064d2 <HAL_RCC_ClockConfig+0x62>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800666e:	f04f 0900 	mov.w	r9, #0
 8006672:	e72e      	b.n	80064d2 <HAL_RCC_ClockConfig+0x62>
 8006674:	40022000 	.word	0x40022000
 8006678:	40021000 	.word	0x40021000
 800667c:	04c4b400 	.word	0x04c4b400
 8006680:	0800a568 	.word	0x0800a568
 8006684:	20000658 	.word	0x20000658
 8006688:	20000660 	.word	0x20000660
 800668c:	016e3600 	.word	0x016e3600
 8006690:	00f42400 	.word	0x00f42400

08006694 <HAL_RCC_GetHCLKFreq>:
  return SystemCoreClock;
 8006694:	4b01      	ldr	r3, [pc, #4]	; (800669c <HAL_RCC_GetHCLKFreq+0x8>)
}
 8006696:	6818      	ldr	r0, [r3, #0]
 8006698:	4770      	bx	lr
 800669a:	bf00      	nop
 800669c:	20000658 	.word	0x20000658

080066a0 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80066a0:	4b05      	ldr	r3, [pc, #20]	; (80066b8 <HAL_RCC_GetPCLK1Freq+0x18>)
 80066a2:	4a06      	ldr	r2, [pc, #24]	; (80066bc <HAL_RCC_GetPCLK1Freq+0x1c>)
 80066a4:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 80066a6:	4906      	ldr	r1, [pc, #24]	; (80066c0 <HAL_RCC_GetPCLK1Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80066a8:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80066ac:	6808      	ldr	r0, [r1, #0]
 80066ae:	5cd3      	ldrb	r3, [r2, r3]
 80066b0:	f003 031f 	and.w	r3, r3, #31
}
 80066b4:	40d8      	lsrs	r0, r3
 80066b6:	4770      	bx	lr
 80066b8:	40021000 	.word	0x40021000
 80066bc:	0800a578 	.word	0x0800a578
 80066c0:	20000658 	.word	0x20000658

080066c4 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80066c4:	4b05      	ldr	r3, [pc, #20]	; (80066dc <HAL_RCC_GetPCLK2Freq+0x18>)
 80066c6:	4a06      	ldr	r2, [pc, #24]	; (80066e0 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80066c8:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 80066ca:	4906      	ldr	r1, [pc, #24]	; (80066e4 <HAL_RCC_GetPCLK2Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80066cc:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80066d0:	6808      	ldr	r0, [r1, #0]
 80066d2:	5cd3      	ldrb	r3, [r2, r3]
 80066d4:	f003 031f 	and.w	r3, r3, #31
}
 80066d8:	40d8      	lsrs	r0, r3
 80066da:	4770      	bx	lr
 80066dc:	40021000 	.word	0x40021000
 80066e0:	0800a578 	.word	0x0800a578
 80066e4:	20000658 	.word	0x20000658

080066e8 <HAL_RCC_EnableCSS>:
  SET_BIT(RCC->CR, RCC_CR_CSSON) ;
 80066e8:	4a02      	ldr	r2, [pc, #8]	; (80066f4 <HAL_RCC_EnableCSS+0xc>)
 80066ea:	6813      	ldr	r3, [r2, #0]
 80066ec:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80066f0:	6013      	str	r3, [r2, #0]
}
 80066f2:	4770      	bx	lr
 80066f4:	40021000 	.word	0x40021000

080066f8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80066f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80066fc:	6803      	ldr	r3, [r0, #0]
{
 80066fe:	4604      	mov	r4, r0
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006700:	f413 2000 	ands.w	r0, r3, #524288	; 0x80000
{
 8006704:	b082      	sub	sp, #8
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006706:	d056      	beq.n	80067b6 <HAL_RCCEx_PeriphCLKConfig+0xbe>
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006708:	4b9f      	ldr	r3, [pc, #636]	; (8006988 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 800670a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800670c:	00d5      	lsls	r5, r2, #3
 800670e:	f140 810c 	bpl.w	800692a <HAL_RCCEx_PeriphCLKConfig+0x232>
    FlagStatus       pwrclkchanged = RESET;
 8006712:	2700      	movs	r7, #0
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006714:	4d9d      	ldr	r5, [pc, #628]	; (800698c <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8006716:	682b      	ldr	r3, [r5, #0]
 8006718:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800671c:	602b      	str	r3, [r5, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800671e:	f7fd fd53 	bl	80041c8 <HAL_GetTick>
 8006722:	4606      	mov	r6, r0

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006724:	e005      	b.n	8006732 <HAL_RCCEx_PeriphCLKConfig+0x3a>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006726:	f7fd fd4f 	bl	80041c8 <HAL_GetTick>
 800672a:	1b83      	subs	r3, r0, r6
 800672c:	2b02      	cmp	r3, #2
 800672e:	f200 8107 	bhi.w	8006940 <HAL_RCCEx_PeriphCLKConfig+0x248>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006732:	682b      	ldr	r3, [r5, #0]
 8006734:	05d8      	lsls	r0, r3, #23
 8006736:	d5f6      	bpl.n	8006726 <HAL_RCCEx_PeriphCLKConfig+0x2e>
    }

    if(ret == HAL_OK)
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006738:	4d93      	ldr	r5, [pc, #588]	; (8006988 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 800673a:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800673e:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8006742:	d027      	beq.n	8006794 <HAL_RCCEx_PeriphCLKConfig+0x9c>
 8006744:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8006746:	429a      	cmp	r2, r3
 8006748:	d025      	beq.n	8006796 <HAL_RCCEx_PeriphCLKConfig+0x9e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800674a:	f8d5 1090 	ldr.w	r1, [r5, #144]	; 0x90
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800674e:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8006752:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006756:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800675a:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800675e:	f421 7040 	bic.w	r0, r1, #768	; 0x300
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006762:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006766:	07c9      	lsls	r1, r1, #31
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006768:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
        RCC->BDCR = tmpregister;
 800676c:	f8c5 0090 	str.w	r0, [r5, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006770:	f140 8108 	bpl.w	8006984 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006774:	f7fd fd28 	bl	80041c8 <HAL_GetTick>

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006778:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 800677c:	4606      	mov	r6, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800677e:	e005      	b.n	800678c <HAL_RCCEx_PeriphCLKConfig+0x94>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006780:	f7fd fd22 	bl	80041c8 <HAL_GetTick>
 8006784:	1b80      	subs	r0, r0, r6
 8006786:	4540      	cmp	r0, r8
 8006788:	f200 80da 	bhi.w	8006940 <HAL_RCCEx_PeriphCLKConfig+0x248>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800678c:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8006790:	079b      	lsls	r3, r3, #30
 8006792:	d5f5      	bpl.n	8006780 <HAL_RCCEx_PeriphCLKConfig+0x88>
 8006794:	6c23      	ldr	r3, [r4, #64]	; 0x40
      }
      
      if(ret == HAL_OK)
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006796:	497c      	ldr	r1, [pc, #496]	; (8006988 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8006798:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 800679c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80067a0:	4313      	orrs	r3, r2
 80067a2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80067a6:	2000      	movs	r0, #0
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80067a8:	b127      	cbz	r7, 80067b4 <HAL_RCCEx_PeriphCLKConfig+0xbc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80067aa:	4a77      	ldr	r2, [pc, #476]	; (8006988 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80067ac:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80067ae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80067b2:	6593      	str	r3, [r2, #88]	; 0x58
 80067b4:	6823      	ldr	r3, [r4, #0]
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80067b6:	07de      	lsls	r6, r3, #31
 80067b8:	d508      	bpl.n	80067cc <HAL_RCCEx_PeriphCLKConfig+0xd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80067ba:	4973      	ldr	r1, [pc, #460]	; (8006988 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80067bc:	6865      	ldr	r5, [r4, #4]
 80067be:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80067c2:	f022 0203 	bic.w	r2, r2, #3
 80067c6:	432a      	orrs	r2, r5
 80067c8:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80067cc:	079d      	lsls	r5, r3, #30
 80067ce:	d508      	bpl.n	80067e2 <HAL_RCCEx_PeriphCLKConfig+0xea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80067d0:	496d      	ldr	r1, [pc, #436]	; (8006988 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80067d2:	68a5      	ldr	r5, [r4, #8]
 80067d4:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80067d8:	f022 020c 	bic.w	r2, r2, #12
 80067dc:	432a      	orrs	r2, r5
 80067de:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80067e2:	0759      	lsls	r1, r3, #29
 80067e4:	d508      	bpl.n	80067f8 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80067e6:	4968      	ldr	r1, [pc, #416]	; (8006988 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80067e8:	68e5      	ldr	r5, [r4, #12]
 80067ea:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80067ee:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 80067f2:	432a      	orrs	r2, r5
 80067f4:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80067f8:	071a      	lsls	r2, r3, #28
 80067fa:	d508      	bpl.n	800680e <HAL_RCCEx_PeriphCLKConfig+0x116>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80067fc:	4962      	ldr	r1, [pc, #392]	; (8006988 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80067fe:	6925      	ldr	r5, [r4, #16]
 8006800:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8006804:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8006808:	432a      	orrs	r2, r5
 800680a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800680e:	069f      	lsls	r7, r3, #26
 8006810:	d508      	bpl.n	8006824 <HAL_RCCEx_PeriphCLKConfig+0x12c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006812:	495d      	ldr	r1, [pc, #372]	; (8006988 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8006814:	6965      	ldr	r5, [r4, #20]
 8006816:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800681a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800681e:	432a      	orrs	r2, r5
 8006820:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006824:	065e      	lsls	r6, r3, #25
 8006826:	d508      	bpl.n	800683a <HAL_RCCEx_PeriphCLKConfig+0x142>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006828:	4957      	ldr	r1, [pc, #348]	; (8006988 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 800682a:	69a5      	ldr	r5, [r4, #24]
 800682c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8006830:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8006834:	432a      	orrs	r2, r5
 8006836:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800683a:	061d      	lsls	r5, r3, #24
 800683c:	d508      	bpl.n	8006850 <HAL_RCCEx_PeriphCLKConfig+0x158>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800683e:	4952      	ldr	r1, [pc, #328]	; (8006988 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8006840:	69e5      	ldr	r5, [r4, #28]
 8006842:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8006846:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800684a:	432a      	orrs	r2, r5
 800684c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006850:	05d9      	lsls	r1, r3, #23
 8006852:	d508      	bpl.n	8006866 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006854:	494c      	ldr	r1, [pc, #304]	; (8006988 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8006856:	6a25      	ldr	r5, [r4, #32]
 8006858:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800685c:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8006860:	432a      	orrs	r2, r5
 8006862:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006866:	059a      	lsls	r2, r3, #22
 8006868:	d508      	bpl.n	800687c <HAL_RCCEx_PeriphCLKConfig+0x184>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800686a:	4947      	ldr	r1, [pc, #284]	; (8006988 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 800686c:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800686e:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8006872:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 8006876:	432a      	orrs	r2, r5
 8006878:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800687c:	055f      	lsls	r7, r3, #21
 800687e:	d50b      	bpl.n	8006898 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006880:	4941      	ldr	r1, [pc, #260]	; (8006988 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8006882:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8006884:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8006888:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 800688c:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800688e:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006892:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8006896:	d055      	beq.n	8006944 <HAL_RCCEx_PeriphCLKConfig+0x24c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8006898:	051e      	lsls	r6, r3, #20
 800689a:	d50b      	bpl.n	80068b4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800689c:	493a      	ldr	r1, [pc, #232]	; (8006988 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 800689e:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 80068a0:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80068a4:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 80068a8:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80068aa:	f5b5 0f80 	cmp.w	r5, #4194304	; 0x400000
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80068ae:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80068b2:	d04c      	beq.n	800694e <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80068b4:	04dd      	lsls	r5, r3, #19
 80068b6:	d50b      	bpl.n	80068d0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80068b8:	4933      	ldr	r1, [pc, #204]	; (8006988 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80068ba:	6b25      	ldr	r5, [r4, #48]	; 0x30
 80068bc:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80068c0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80068c4:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80068c6:	f1b5 7f80 	cmp.w	r5, #16777216	; 0x1000000
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80068ca:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80068ce:	d043      	beq.n	8006958 <HAL_RCCEx_PeriphCLKConfig+0x260>
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80068d0:	0499      	lsls	r1, r3, #18
 80068d2:	d50b      	bpl.n	80068ec <HAL_RCCEx_PeriphCLKConfig+0x1f4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80068d4:	492c      	ldr	r1, [pc, #176]	; (8006988 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80068d6:	6b65      	ldr	r5, [r4, #52]	; 0x34
 80068d8:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80068dc:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 80068e0:	432a      	orrs	r2, r5

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80068e2:	f1b5 6f00 	cmp.w	r5, #134217728	; 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80068e6:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80068ea:	d03a      	beq.n	8006962 <HAL_RCCEx_PeriphCLKConfig+0x26a>
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80068ec:	045a      	lsls	r2, r3, #17
 80068ee:	d50b      	bpl.n	8006908 <HAL_RCCEx_PeriphCLKConfig+0x210>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80068f0:	4925      	ldr	r1, [pc, #148]	; (8006988 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80068f2:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 80068f4:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80068f8:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 80068fc:	432a      	orrs	r2, r5

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80068fe:	f1b5 6f00 	cmp.w	r5, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006902:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006906:	d031      	beq.n	800696c <HAL_RCCEx_PeriphCLKConfig+0x274>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8006908:	041b      	lsls	r3, r3, #16
 800690a:	d50b      	bpl.n	8006924 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800690c:	4a1e      	ldr	r2, [pc, #120]	; (8006988 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 800690e:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8006910:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8006914:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8006918:	430b      	orrs	r3, r1
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800691a:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800691e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8006922:	d028      	beq.n	8006976 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  }

#endif /* QUADSPI */

  return status;
}
 8006924:	b002      	add	sp, #8
 8006926:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_PWR_CLK_ENABLE();
 800692a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800692c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8006930:	659a      	str	r2, [r3, #88]	; 0x58
 8006932:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006934:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006938:	9301      	str	r3, [sp, #4]
 800693a:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800693c:	2701      	movs	r7, #1
 800693e:	e6e9      	b.n	8006714 <HAL_RCCEx_PeriphCLKConfig+0x1c>
        ret = HAL_TIMEOUT;
 8006940:	2003      	movs	r0, #3
 8006942:	e731      	b.n	80067a8 <HAL_RCCEx_PeriphCLKConfig+0xb0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006944:	68ca      	ldr	r2, [r1, #12]
 8006946:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800694a:	60ca      	str	r2, [r1, #12]
 800694c:	e7a4      	b.n	8006898 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800694e:	68ca      	ldr	r2, [r1, #12]
 8006950:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8006954:	60ca      	str	r2, [r1, #12]
 8006956:	e7ad      	b.n	80068b4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006958:	68ca      	ldr	r2, [r1, #12]
 800695a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800695e:	60ca      	str	r2, [r1, #12]
 8006960:	e7b6      	b.n	80068d0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006962:	68ca      	ldr	r2, [r1, #12]
 8006964:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8006968:	60ca      	str	r2, [r1, #12]
 800696a:	e7bf      	b.n	80068ec <HAL_RCCEx_PeriphCLKConfig+0x1f4>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800696c:	68ca      	ldr	r2, [r1, #12]
 800696e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8006972:	60ca      	str	r2, [r1, #12]
 8006974:	e7c8      	b.n	8006908 <HAL_RCCEx_PeriphCLKConfig+0x210>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006976:	68d3      	ldr	r3, [r2, #12]
 8006978:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800697c:	60d3      	str	r3, [r2, #12]
}
 800697e:	b002      	add	sp, #8
 8006980:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006984:	4613      	mov	r3, r2
 8006986:	e706      	b.n	8006796 <HAL_RCCEx_PeriphCLKConfig+0x9e>
 8006988:	40021000 	.word	0x40021000
 800698c:	40007000 	.word	0x40007000

08006990 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006990:	6a03      	ldr	r3, [r0, #32]
 8006992:	f023 0301 	bic.w	r3, r3, #1
 8006996:	6203      	str	r3, [r0, #32]
{
 8006998:	b4f0      	push	{r4, r5, r6, r7}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800699a:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800699c:	6846      	ldr	r6, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800699e:	6982      	ldr	r2, [r0, #24]
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80069a0:	4f18      	ldr	r7, [pc, #96]	; (8006a04 <TIM_OC1_SetConfig+0x74>)
  tmpccer |= OC_Config->OCPolarity;
 80069a2:	688d      	ldr	r5, [r1, #8]
  tmpccmrx |= OC_Config->OCMode;
 80069a4:	680c      	ldr	r4, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80069a6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
  tmpccer &= ~TIM_CCER_CC1P;
 80069aa:	f023 0302 	bic.w	r3, r3, #2
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80069ae:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80069b2:	42b8      	cmp	r0, r7
  tmpccer |= OC_Config->OCPolarity;
 80069b4:	ea43 0305 	orr.w	r3, r3, r5
  tmpccmrx |= OC_Config->OCMode;
 80069b8:	ea42 0204 	orr.w	r2, r2, r4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80069bc:	d00e      	beq.n	80069dc <TIM_OC1_SetConfig+0x4c>
 80069be:	4c12      	ldr	r4, [pc, #72]	; (8006a08 <TIM_OC1_SetConfig+0x78>)
 80069c0:	42a0      	cmp	r0, r4
 80069c2:	d00b      	beq.n	80069dc <TIM_OC1_SetConfig+0x4c>
 80069c4:	f504 6440 	add.w	r4, r4, #3072	; 0xc00
 80069c8:	42a0      	cmp	r0, r4
 80069ca:	d007      	beq.n	80069dc <TIM_OC1_SetConfig+0x4c>
 80069cc:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80069d0:	42a0      	cmp	r0, r4
 80069d2:	d003      	beq.n	80069dc <TIM_OC1_SetConfig+0x4c>
 80069d4:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80069d8:	42a0      	cmp	r0, r4
 80069da:	d10b      	bne.n	80069f4 <TIM_OC1_SetConfig+0x64>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80069dc:	68cc      	ldr	r4, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 80069de:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 80069e2:	4323      	orrs	r3, r4
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80069e4:	e9d1 4505 	ldrd	r4, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80069e8:	f426 7640 	bic.w	r6, r6, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 80069ec:	432c      	orrs	r4, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 80069ee:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 80069f2:	4326      	orrs	r6, r4

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80069f4:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80069f6:	6046      	str	r6, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 80069f8:	6182      	str	r2, [r0, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 80069fa:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR1 = OC_Config->Pulse;
 80069fc:	6341      	str	r1, [r0, #52]	; 0x34
  TIMx->CCER = tmpccer;
 80069fe:	6203      	str	r3, [r0, #32]
}
 8006a00:	4770      	bx	lr
 8006a02:	bf00      	nop
 8006a04:	40012c00 	.word	0x40012c00
 8006a08:	40013400 	.word	0x40013400

08006a0c <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006a0c:	6a03      	ldr	r3, [r0, #32]
 8006a0e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006a12:	6203      	str	r3, [r0, #32]
{
 8006a14:	b4f0      	push	{r4, r5, r6, r7}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a16:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a18:	6846      	ldr	r6, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006a1a:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006a1c:	4f19      	ldr	r7, [pc, #100]	; (8006a84 <TIM_OC3_SetConfig+0x78>)
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006a1e:	688d      	ldr	r5, [r1, #8]
  tmpccmrx |= OC_Config->OCMode;
 8006a20:	680c      	ldr	r4, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006a22:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
  tmpccer &= ~TIM_CCER_CC3P;
 8006a26:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006a2a:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006a2e:	42b8      	cmp	r0, r7
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006a30:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  tmpccmrx |= OC_Config->OCMode;
 8006a34:	ea42 0204 	orr.w	r2, r2, r4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006a38:	d00f      	beq.n	8006a5a <TIM_OC3_SetConfig+0x4e>
 8006a3a:	4c13      	ldr	r4, [pc, #76]	; (8006a88 <TIM_OC3_SetConfig+0x7c>)
 8006a3c:	42a0      	cmp	r0, r4
 8006a3e:	d00c      	beq.n	8006a5a <TIM_OC3_SetConfig+0x4e>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a40:	f504 6440 	add.w	r4, r4, #3072	; 0xc00
 8006a44:	42a0      	cmp	r0, r4
 8006a46:	d00f      	beq.n	8006a68 <TIM_OC3_SetConfig+0x5c>
 8006a48:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8006a4c:	42a0      	cmp	r0, r4
 8006a4e:	d00b      	beq.n	8006a68 <TIM_OC3_SetConfig+0x5c>
 8006a50:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8006a54:	42a0      	cmp	r0, r4
 8006a56:	d10e      	bne.n	8006a76 <TIM_OC3_SetConfig+0x6a>
 8006a58:	e006      	b.n	8006a68 <TIM_OC3_SetConfig+0x5c>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006a5a:	68cc      	ldr	r4, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8006a5c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006a60:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8006a64:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006a68:	e9d1 4505 	ldrd	r4, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006a6c:	f426 5640 	bic.w	r6, r6, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006a70:	432c      	orrs	r4, r5
 8006a72:	ea46 1604 	orr.w	r6, r6, r4, lsl #4

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006a76:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8006a78:	6046      	str	r6, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8006a7a:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8006a7c:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR3 = OC_Config->Pulse;
 8006a7e:	63c1      	str	r1, [r0, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 8006a80:	6203      	str	r3, [r0, #32]
}
 8006a82:	4770      	bx	lr
 8006a84:	40012c00 	.word	0x40012c00
 8006a88:	40013400 	.word	0x40013400

08006a8c <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006a8c:	6a03      	ldr	r3, [r0, #32]
 8006a8e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006a92:	6203      	str	r3, [r0, #32]
{
 8006a94:	b4f0      	push	{r4, r5, r6, r7}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a96:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a98:	6846      	ldr	r6, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006a9a:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8006a9c:	4f19      	ldr	r7, [pc, #100]	; (8006b04 <TIM_OC4_SetConfig+0x78>)
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006a9e:	688d      	ldr	r5, [r1, #8]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006aa0:	680c      	ldr	r4, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006aa2:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
  tmpccer &= ~TIM_CCER_CC4P;
 8006aa6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006aaa:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8006aae:	42b8      	cmp	r0, r7
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006ab0:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ab4:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8006ab8:	d00f      	beq.n	8006ada <TIM_OC4_SetConfig+0x4e>
 8006aba:	4c13      	ldr	r4, [pc, #76]	; (8006b08 <TIM_OC4_SetConfig+0x7c>)
 8006abc:	42a0      	cmp	r0, r4
 8006abe:	d00c      	beq.n	8006ada <TIM_OC4_SetConfig+0x4e>
    tmpccer |= (OC_Config->OCNPolarity << 12U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ac0:	f504 6440 	add.w	r4, r4, #3072	; 0xc00
 8006ac4:	42a0      	cmp	r0, r4
 8006ac6:	d00f      	beq.n	8006ae8 <TIM_OC4_SetConfig+0x5c>
 8006ac8:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8006acc:	42a0      	cmp	r0, r4
 8006ace:	d00b      	beq.n	8006ae8 <TIM_OC4_SetConfig+0x5c>
 8006ad0:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8006ad4:	42a0      	cmp	r0, r4
 8006ad6:	d10e      	bne.n	8006af6 <TIM_OC4_SetConfig+0x6a>
 8006ad8:	e006      	b.n	8006ae8 <TIM_OC4_SetConfig+0x5c>
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8006ada:	68cc      	ldr	r4, [r1, #12]
    tmpccer &= ~TIM_CCER_CC4NP;
 8006adc:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8006ae0:	ea43 3304 	orr.w	r3, r3, r4, lsl #12
    tmpccer &= ~TIM_CCER_CC4NE;
 8006ae4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    tmpcr2 &= ~TIM_CR2_OIS4N;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8006ae8:	e9d1 4505 	ldrd	r4, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8006aec:	f426 4640 	bic.w	r6, r6, #49152	; 0xc000
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8006af0:	432c      	orrs	r4, r5
 8006af2:	ea46 1684 	orr.w	r6, r6, r4, lsl #6

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006af6:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8006af8:	6046      	str	r6, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8006afa:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8006afc:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR4 = OC_Config->Pulse;
 8006afe:	6401      	str	r1, [r0, #64]	; 0x40
  TIMx->CCER = tmpccer;
 8006b00:	6203      	str	r3, [r0, #32]
}
 8006b02:	4770      	bx	lr
 8006b04:	40012c00 	.word	0x40012c00
 8006b08:	40013400 	.word	0x40013400

08006b0c <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8006b0c:	2800      	cmp	r0, #0
 8006b0e:	d07d      	beq.n	8006c0c <HAL_TIM_Base_Init+0x100>
{
 8006b10:	b538      	push	{r3, r4, r5, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8006b12:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8006b16:	4604      	mov	r4, r0
 8006b18:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d06d      	beq.n	8006bfc <HAL_TIM_Base_Init+0xf0>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006b20:	6821      	ldr	r1, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006b22:	4a3b      	ldr	r2, [pc, #236]	; (8006c10 <HAL_TIM_Base_Init+0x104>)
  htim->State = HAL_TIM_STATE_BUSY;
 8006b24:	2302      	movs	r3, #2
 8006b26:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006b2a:	4291      	cmp	r1, r2
  tmpcr1 = TIMx->CR1;
 8006b2c:	680b      	ldr	r3, [r1, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006b2e:	d051      	beq.n	8006bd4 <HAL_TIM_Base_Init+0xc8>
 8006b30:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
 8006b34:	d021      	beq.n	8006b7a <HAL_TIM_Base_Init+0x6e>
 8006b36:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8006b3a:	4291      	cmp	r1, r2
 8006b3c:	d01d      	beq.n	8006b7a <HAL_TIM_Base_Init+0x6e>
 8006b3e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006b42:	4291      	cmp	r1, r2
 8006b44:	d019      	beq.n	8006b7a <HAL_TIM_Base_Init+0x6e>
 8006b46:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 8006b4a:	4291      	cmp	r1, r2
 8006b4c:	d042      	beq.n	8006bd4 <HAL_TIM_Base_Init+0xc8>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006b4e:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8006b52:	4291      	cmp	r1, r2
 8006b54:	d057      	beq.n	8006c06 <HAL_TIM_Base_Init+0xfa>
 8006b56:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006b5a:	4291      	cmp	r1, r2
 8006b5c:	d053      	beq.n	8006c06 <HAL_TIM_Base_Init+0xfa>
 8006b5e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006b62:	4291      	cmp	r1, r2
 8006b64:	d04f      	beq.n	8006c06 <HAL_TIM_Base_Init+0xfa>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006b66:	69a5      	ldr	r5, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006b68:	68e0      	ldr	r0, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 8006b6a:	6862      	ldr	r2, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006b6c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006b70:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8006b72:	600b      	str	r3, [r1, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006b74:	62c8      	str	r0, [r1, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006b76:	628a      	str	r2, [r1, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006b78:	e010      	b.n	8006b9c <HAL_TIM_Base_Init+0x90>
    tmpcr1 |= Structure->CounterMode;
 8006b7a:	68a2      	ldr	r2, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006b7c:	6925      	ldr	r5, [r4, #16]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006b7e:	68e0      	ldr	r0, [r4, #12]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006b80:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8006b84:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 8006b86:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006b8a:	69a2      	ldr	r2, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006b8c:	432b      	orrs	r3, r5
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006b8e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006b92:	4313      	orrs	r3, r2
  TIMx->PSC = Structure->Prescaler;
 8006b94:	6862      	ldr	r2, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8006b96:	600b      	str	r3, [r1, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006b98:	62c8      	str	r0, [r1, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006b9a:	628a      	str	r2, [r1, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8006b9c:	2301      	movs	r3, #1
 8006b9e:	614b      	str	r3, [r1, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006ba0:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ba4:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8006ba8:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8006bac:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8006bb0:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8006bb4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006bb8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006bbc:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8006bc0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006bc4:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8006bc8:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8006bcc:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8006bd0:	2000      	movs	r0, #0
}
 8006bd2:	bd38      	pop	{r3, r4, r5, pc}
    tmpcr1 |= Structure->CounterMode;
 8006bd4:	68a5      	ldr	r5, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006bd6:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006bd8:	69a2      	ldr	r2, [r4, #24]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006bda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8006bde:	432b      	orrs	r3, r5
    tmpcr1 &= ~TIM_CR1_CKD;
 8006be0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006be4:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006be6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006bea:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8006bec:	600b      	str	r3, [r1, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006bee:	68e3      	ldr	r3, [r4, #12]
 8006bf0:	62cb      	str	r3, [r1, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006bf2:	6863      	ldr	r3, [r4, #4]
 8006bf4:	628b      	str	r3, [r1, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8006bf6:	6963      	ldr	r3, [r4, #20]
 8006bf8:	630b      	str	r3, [r1, #48]	; 0x30
 8006bfa:	e7cf      	b.n	8006b9c <HAL_TIM_Base_Init+0x90>
    htim->Lock = HAL_UNLOCKED;
 8006bfc:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8006c00:	f7fd f8c0 	bl	8003d84 <HAL_TIM_Base_MspInit>
 8006c04:	e78c      	b.n	8006b20 <HAL_TIM_Base_Init+0x14>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006c06:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006c08:	69a2      	ldr	r2, [r4, #24]
 8006c0a:	e7e9      	b.n	8006be0 <HAL_TIM_Base_Init+0xd4>
    return HAL_ERROR;
 8006c0c:	2001      	movs	r0, #1
}
 8006c0e:	4770      	bx	lr
 8006c10:	40012c00 	.word	0x40012c00

08006c14 <HAL_TIM_PWM_MspInit>:
 8006c14:	4770      	bx	lr
 8006c16:	bf00      	nop

08006c18 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8006c18:	2800      	cmp	r0, #0
 8006c1a:	d07d      	beq.n	8006d18 <HAL_TIM_PWM_Init+0x100>
{
 8006c1c:	b538      	push	{r3, r4, r5, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8006c1e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8006c22:	4604      	mov	r4, r0
 8006c24:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d06d      	beq.n	8006d08 <HAL_TIM_PWM_Init+0xf0>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006c2c:	6821      	ldr	r1, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006c2e:	4a3b      	ldr	r2, [pc, #236]	; (8006d1c <HAL_TIM_PWM_Init+0x104>)
  htim->State = HAL_TIM_STATE_BUSY;
 8006c30:	2302      	movs	r3, #2
 8006c32:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006c36:	4291      	cmp	r1, r2
  tmpcr1 = TIMx->CR1;
 8006c38:	680b      	ldr	r3, [r1, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006c3a:	d051      	beq.n	8006ce0 <HAL_TIM_PWM_Init+0xc8>
 8006c3c:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
 8006c40:	d021      	beq.n	8006c86 <HAL_TIM_PWM_Init+0x6e>
 8006c42:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8006c46:	4291      	cmp	r1, r2
 8006c48:	d01d      	beq.n	8006c86 <HAL_TIM_PWM_Init+0x6e>
 8006c4a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006c4e:	4291      	cmp	r1, r2
 8006c50:	d019      	beq.n	8006c86 <HAL_TIM_PWM_Init+0x6e>
 8006c52:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 8006c56:	4291      	cmp	r1, r2
 8006c58:	d042      	beq.n	8006ce0 <HAL_TIM_PWM_Init+0xc8>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006c5a:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8006c5e:	4291      	cmp	r1, r2
 8006c60:	d057      	beq.n	8006d12 <HAL_TIM_PWM_Init+0xfa>
 8006c62:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006c66:	4291      	cmp	r1, r2
 8006c68:	d053      	beq.n	8006d12 <HAL_TIM_PWM_Init+0xfa>
 8006c6a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006c6e:	4291      	cmp	r1, r2
 8006c70:	d04f      	beq.n	8006d12 <HAL_TIM_PWM_Init+0xfa>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006c72:	69a5      	ldr	r5, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006c74:	68e0      	ldr	r0, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 8006c76:	6862      	ldr	r2, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006c78:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006c7c:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8006c7e:	600b      	str	r3, [r1, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006c80:	62c8      	str	r0, [r1, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006c82:	628a      	str	r2, [r1, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006c84:	e010      	b.n	8006ca8 <HAL_TIM_PWM_Init+0x90>
    tmpcr1 |= Structure->CounterMode;
 8006c86:	68a2      	ldr	r2, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006c88:	6925      	ldr	r5, [r4, #16]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006c8a:	68e0      	ldr	r0, [r4, #12]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006c8c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8006c90:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 8006c92:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006c96:	69a2      	ldr	r2, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006c98:	432b      	orrs	r3, r5
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006c9a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006c9e:	4313      	orrs	r3, r2
  TIMx->PSC = Structure->Prescaler;
 8006ca0:	6862      	ldr	r2, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8006ca2:	600b      	str	r3, [r1, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006ca4:	62c8      	str	r0, [r1, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006ca6:	628a      	str	r2, [r1, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8006ca8:	2301      	movs	r3, #1
 8006caa:	614b      	str	r3, [r1, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006cac:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006cb0:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8006cb4:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8006cb8:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8006cbc:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8006cc0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006cc4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006cc8:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8006ccc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006cd0:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8006cd4:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8006cd8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8006cdc:	2000      	movs	r0, #0
}
 8006cde:	bd38      	pop	{r3, r4, r5, pc}
    tmpcr1 |= Structure->CounterMode;
 8006ce0:	68a5      	ldr	r5, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006ce2:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006ce4:	69a2      	ldr	r2, [r4, #24]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006ce6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8006cea:	432b      	orrs	r3, r5
    tmpcr1 &= ~TIM_CR1_CKD;
 8006cec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006cf0:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006cf2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006cf6:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8006cf8:	600b      	str	r3, [r1, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006cfa:	68e3      	ldr	r3, [r4, #12]
 8006cfc:	62cb      	str	r3, [r1, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006cfe:	6863      	ldr	r3, [r4, #4]
 8006d00:	628b      	str	r3, [r1, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8006d02:	6963      	ldr	r3, [r4, #20]
 8006d04:	630b      	str	r3, [r1, #48]	; 0x30
 8006d06:	e7cf      	b.n	8006ca8 <HAL_TIM_PWM_Init+0x90>
    htim->Lock = HAL_UNLOCKED;
 8006d08:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8006d0c:	f7ff ff82 	bl	8006c14 <HAL_TIM_PWM_MspInit>
 8006d10:	e78c      	b.n	8006c2c <HAL_TIM_PWM_Init+0x14>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006d12:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006d14:	69a2      	ldr	r2, [r4, #24]
 8006d16:	e7e9      	b.n	8006cec <HAL_TIM_PWM_Init+0xd4>
    return HAL_ERROR;
 8006d18:	2001      	movs	r0, #1
}
 8006d1a:	4770      	bx	lr
 8006d1c:	40012c00 	.word	0x40012c00

08006d20 <HAL_TIM_SlaveConfigSynchro>:
  __HAL_LOCK(htim);
 8006d20:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8006d24:	2b01      	cmp	r3, #1
 8006d26:	d04d      	beq.n	8006dc4 <HAL_TIM_SlaveConfigSynchro+0xa4>
 8006d28:	4602      	mov	r2, r0
{
 8006d2a:	b4f0      	push	{r4, r5, r6, r7}
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006d2c:	6800      	ldr	r0, [r0, #0]
  __HAL_LOCK(htim);
 8006d2e:	2401      	movs	r4, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8006d30:	2302      	movs	r3, #2
  __HAL_LOCK(htim);
 8006d32:	f882 403c 	strb.w	r4, [r2, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8006d36:	f882 303d 	strb.w	r3, [r2, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8006d3a:	6883      	ldr	r3, [r0, #8]
  tmpsmcr |= sSlaveConfig->InputTrigger;

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8006d3c:	e9d1 5400 	ldrd	r5, r4, [r1]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006d40:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8006d44:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8006d48:	4323      	orrs	r3, r4
  tmpsmcr &= ~TIM_SMCR_SMS;
 8006d4a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006d4e:	f023 0307 	bic.w	r3, r3, #7
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8006d52:	432b      	orrs	r3, r5

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8006d54:	2c60      	cmp	r4, #96	; 0x60
  htim->Instance->SMCR = tmpsmcr;
 8006d56:	6083      	str	r3, [r0, #8]
  switch (sSlaveConfig->InputTrigger)
 8006d58:	d051      	beq.n	8006dfe <HAL_TIM_SlaveConfigSynchro+0xde>
 8006d5a:	d825      	bhi.n	8006da8 <HAL_TIM_SlaveConfigSynchro+0x88>
 8006d5c:	2c40      	cmp	r4, #64	; 0x40
 8006d5e:	d033      	beq.n	8006dc8 <HAL_TIM_SlaveConfigSynchro+0xa8>
 8006d60:	2c50      	cmp	r4, #80	; 0x50
 8006d62:	d110      	bne.n	8006d86 <HAL_TIM_SlaveConfigSynchro+0x66>
{
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006d64:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006d66:	6a06      	ldr	r6, [r0, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d68:	688c      	ldr	r4, [r1, #8]
 8006d6a:	690f      	ldr	r7, [r1, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006d6c:	f026 0601 	bic.w	r6, r6, #1
 8006d70:	6206      	str	r6, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d72:	6983      	ldr	r3, [r0, #24]
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006d74:	f025 010a 	bic.w	r1, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006d78:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccer |= TIM_ICPolarity;
 8006d7c:	4321      	orrs	r1, r4
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006d7e:	ea43 1307 	orr.w	r3, r3, r7, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006d82:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8006d84:	6201      	str	r1, [r0, #32]
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8006d86:	68c3      	ldr	r3, [r0, #12]
 8006d88:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006d8c:	60c3      	str	r3, [r0, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8006d8e:	68c3      	ldr	r3, [r0, #12]
  htim->State = HAL_TIM_STATE_READY;
 8006d90:	2401      	movs	r4, #1
  __HAL_UNLOCK(htim);
 8006d92:	2100      	movs	r1, #0
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8006d94:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006d98:	60c3      	str	r3, [r0, #12]
  htim->State = HAL_TIM_STATE_READY;
 8006d9a:	f882 403d 	strb.w	r4, [r2, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8006d9e:	f882 103c 	strb.w	r1, [r2, #60]	; 0x3c
  return HAL_OK;
 8006da2:	4608      	mov	r0, r1
}
 8006da4:	bcf0      	pop	{r4, r5, r6, r7}
 8006da6:	4770      	bx	lr
  switch (sSlaveConfig->InputTrigger)
 8006da8:	2c70      	cmp	r4, #112	; 0x70
 8006daa:	d1ec      	bne.n	8006d86 <HAL_TIM_SlaveConfigSynchro+0x66>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006dac:	e9d1 5302 	ldrd	r5, r3, [r1, #8]
 8006db0:	690c      	ldr	r4, [r1, #16]
  tmpsmcr = TIMx->SMCR;
 8006db2:	6881      	ldr	r1, [r0, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006db4:	432b      	orrs	r3, r5
 8006db6:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006dba:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006dbe:	430b      	orrs	r3, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006dc0:	6083      	str	r3, [r0, #8]
 8006dc2:	e7e0      	b.n	8006d86 <HAL_TIM_SlaveConfigSynchro+0x66>
  __HAL_LOCK(htim);
 8006dc4:	2002      	movs	r0, #2
}
 8006dc6:	4770      	bx	lr
      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_COMBINED_GATEDRESET))
 8006dc8:	2d05      	cmp	r5, #5
 8006dca:	d010      	beq.n	8006dee <HAL_TIM_SlaveConfigSynchro+0xce>
 8006dcc:	f1b5 1f01 	cmp.w	r5, #65537	; 0x10001
 8006dd0:	d00d      	beq.n	8006dee <HAL_TIM_SlaveConfigSynchro+0xce>
      tmpccer = htim->Instance->CCER;
 8006dd2:	6a05      	ldr	r5, [r0, #32]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8006dd4:	6a04      	ldr	r4, [r0, #32]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8006dd6:	690e      	ldr	r6, [r1, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8006dd8:	f024 0401 	bic.w	r4, r4, #1
 8006ddc:	6204      	str	r4, [r0, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8006dde:	6983      	ldr	r3, [r0, #24]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006de0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8006de4:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
      htim->Instance->CCMR1 = tmpccmr1;
 8006de8:	6183      	str	r3, [r0, #24]
      htim->Instance->CCER = tmpccer;
 8006dea:	6205      	str	r5, [r0, #32]
      break;
 8006dec:	e7cb      	b.n	8006d86 <HAL_TIM_SlaveConfigSynchro+0x66>
    htim->State = HAL_TIM_STATE_READY;
 8006dee:	2001      	movs	r0, #1
    __HAL_UNLOCK(htim);
 8006df0:	2300      	movs	r3, #0
    htim->State = HAL_TIM_STATE_READY;
 8006df2:	f882 003d 	strb.w	r0, [r2, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8006df6:	f882 303c 	strb.w	r3, [r2, #60]	; 0x3c
}
 8006dfa:	bcf0      	pop	{r4, r5, r6, r7}
 8006dfc:	4770      	bx	lr
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006dfe:	6a04      	ldr	r4, [r0, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006e00:	688d      	ldr	r5, [r1, #8]
 8006e02:	690e      	ldr	r6, [r1, #16]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006e04:	f024 0410 	bic.w	r4, r4, #16
 8006e08:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006e0a:	6981      	ldr	r1, [r0, #24]
  tmpccer = TIMx->CCER;
 8006e0c:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006e0e:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006e12:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006e16:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  tmpccer |= (TIM_ICPolarity << 4U);
 8006e1a:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1 ;
 8006e1e:	6181      	str	r1, [r0, #24]
  TIMx->CCER = tmpccer;
 8006e20:	6203      	str	r3, [r0, #32]
 8006e22:	e7b0      	b.n	8006d86 <HAL_TIM_SlaveConfigSynchro+0x66>

08006e24 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006e24:	6a03      	ldr	r3, [r0, #32]
 8006e26:	f023 0310 	bic.w	r3, r3, #16
 8006e2a:	6203      	str	r3, [r0, #32]
{
 8006e2c:	b4f0      	push	{r4, r5, r6, r7}
  tmpccer = TIMx->CCER;
 8006e2e:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8006e30:	6846      	ldr	r6, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8006e32:	6982      	ldr	r2, [r0, #24]
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006e34:	4f19      	ldr	r7, [pc, #100]	; (8006e9c <TIM_OC2_SetConfig+0x78>)
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006e36:	688d      	ldr	r5, [r1, #8]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006e38:	680c      	ldr	r4, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006e3a:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
  tmpccer &= ~TIM_CCER_CC2P;
 8006e3e:	f023 0320 	bic.w	r3, r3, #32
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006e42:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006e46:	42b8      	cmp	r0, r7
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006e48:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006e4c:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006e50:	d00f      	beq.n	8006e72 <TIM_OC2_SetConfig+0x4e>
 8006e52:	4c13      	ldr	r4, [pc, #76]	; (8006ea0 <TIM_OC2_SetConfig+0x7c>)
 8006e54:	42a0      	cmp	r0, r4
 8006e56:	d00c      	beq.n	8006e72 <TIM_OC2_SetConfig+0x4e>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e58:	f504 6440 	add.w	r4, r4, #3072	; 0xc00
 8006e5c:	42a0      	cmp	r0, r4
 8006e5e:	d00f      	beq.n	8006e80 <TIM_OC2_SetConfig+0x5c>
 8006e60:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8006e64:	42a0      	cmp	r0, r4
 8006e66:	d00b      	beq.n	8006e80 <TIM_OC2_SetConfig+0x5c>
 8006e68:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8006e6c:	42a0      	cmp	r0, r4
 8006e6e:	d10e      	bne.n	8006e8e <TIM_OC2_SetConfig+0x6a>
 8006e70:	e006      	b.n	8006e80 <TIM_OC2_SetConfig+0x5c>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006e72:	68cc      	ldr	r4, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8006e74:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006e78:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8006e7c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006e80:	e9d1 4505 	ldrd	r4, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006e84:	f426 6640 	bic.w	r6, r6, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006e88:	432c      	orrs	r4, r5
 8006e8a:	ea46 0684 	orr.w	r6, r6, r4, lsl #2
  TIMx->CCR2 = OC_Config->Pulse;
 8006e8e:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8006e90:	6046      	str	r6, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8006e92:	6182      	str	r2, [r0, #24]
}
 8006e94:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR2 = OC_Config->Pulse;
 8006e96:	6381      	str	r1, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8006e98:	6203      	str	r3, [r0, #32]
}
 8006e9a:	4770      	bx	lr
 8006e9c:	40012c00 	.word	0x40012c00
 8006ea0:	40013400 	.word	0x40013400

08006ea4 <HAL_TIM_PWM_ConfigChannel>:
{
 8006ea4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8006ea6:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8006eaa:	2b01      	cmp	r3, #1
 8006eac:	f000 80e4 	beq.w	8007078 <HAL_TIM_PWM_ConfigChannel+0x1d4>
 8006eb0:	2301      	movs	r3, #1
 8006eb2:	4604      	mov	r4, r0
 8006eb4:	460d      	mov	r5, r1
 8006eb6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 8006eba:	2a14      	cmp	r2, #20
 8006ebc:	d844      	bhi.n	8006f48 <HAL_TIM_PWM_ConfigChannel+0xa4>
 8006ebe:	e8df f002 	tbb	[pc, r2]
 8006ec2:	4347      	.short	0x4347
 8006ec4:	435b4343 	.word	0x435b4343
 8006ec8:	43704343 	.word	0x43704343
 8006ecc:	43844343 	.word	0x43844343
 8006ed0:	43994343 	.word	0x43994343
 8006ed4:	4343      	.short	0x4343
 8006ed6:	0b          	.byte	0x0b
 8006ed7:	00          	.byte	0x00
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006ed8:	6803      	ldr	r3, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006eda:	f8d1 c008 	ldr.w	ip, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006ede:	6a18      	ldr	r0, [r3, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ee0:	680f      	ldr	r7, [r1, #0]
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ee2:	4e6c      	ldr	r6, [pc, #432]	; (8007094 <HAL_TIM_PWM_ConfigChannel+0x1f0>)
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006ee4:	f420 1080 	bic.w	r0, r0, #1048576	; 0x100000
 8006ee8:	6218      	str	r0, [r3, #32]
  tmpccer = TIMx->CCER;
 8006eea:	6a19      	ldr	r1, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8006eec:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 8006eee:	6d1a      	ldr	r2, [r3, #80]	; 0x50
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006ef0:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006ef4:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006ef8:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006efc:	42b3      	cmp	r3, r6
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006efe:	ea41 510c 	orr.w	r1, r1, ip, lsl #20
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006f02:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f06:	d008      	beq.n	8006f1a <HAL_TIM_PWM_ConfigChannel+0x76>
 8006f08:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8006f0c:	42b3      	cmp	r3, r6
 8006f0e:	d004      	beq.n	8006f1a <HAL_TIM_PWM_ConfigChannel+0x76>
 8006f10:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 8006f14:	42b3      	cmp	r3, r6
 8006f16:	f040 80b1 	bne.w	800707c <HAL_TIM_PWM_ConfigChannel+0x1d8>
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006f1a:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006f1c:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006f20:	ea40 2086 	orr.w	r0, r0, r6, lsl #10
  TIMx->CCR6 = OC_Config->Pulse;
 8006f24:	686e      	ldr	r6, [r5, #4]
  TIMx->CR2 = tmpcr2;
 8006f26:	6058      	str	r0, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 8006f28:	651a      	str	r2, [r3, #80]	; 0x50
  TIMx->CCR6 = OC_Config->Pulse;
 8006f2a:	64de      	str	r6, [r3, #76]	; 0x4c
  TIMx->CCER = tmpccer;
 8006f2c:	6219      	str	r1, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006f2e:	6d19      	ldr	r1, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006f30:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006f32:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8006f36:	6519      	str	r1, [r3, #80]	; 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006f38:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8006f3a:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8006f3e:	6519      	str	r1, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006f40:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006f42:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8006f46:	651a      	str	r2, [r3, #80]	; 0x50
  __HAL_UNLOCK(htim);
 8006f48:	2000      	movs	r0, #0
 8006f4a:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8006f4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006f50:	6800      	ldr	r0, [r0, #0]
 8006f52:	f7ff fd1d 	bl	8006990 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006f56:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006f58:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006f5a:	6999      	ldr	r1, [r3, #24]
 8006f5c:	f041 0108 	orr.w	r1, r1, #8
 8006f60:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006f62:	6999      	ldr	r1, [r3, #24]
 8006f64:	f021 0104 	bic.w	r1, r1, #4
 8006f68:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006f6a:	699a      	ldr	r2, [r3, #24]
 8006f6c:	4302      	orrs	r2, r0
  __HAL_UNLOCK(htim);
 8006f6e:	2000      	movs	r0, #0
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006f70:	619a      	str	r2, [r3, #24]
  __HAL_UNLOCK(htim);
 8006f72:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 8006f76:	e7ea      	b.n	8006f4e <HAL_TIM_PWM_ConfigChannel+0xaa>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006f78:	6800      	ldr	r0, [r0, #0]
 8006f7a:	f7ff ff53 	bl	8006e24 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006f7e:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006f80:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006f82:	6999      	ldr	r1, [r3, #24]
 8006f84:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8006f88:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006f8a:	6999      	ldr	r1, [r3, #24]
 8006f8c:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8006f90:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006f92:	699a      	ldr	r2, [r3, #24]
 8006f94:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
  __HAL_UNLOCK(htim);
 8006f98:	2000      	movs	r0, #0
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006f9a:	619a      	str	r2, [r3, #24]
  __HAL_UNLOCK(htim);
 8006f9c:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 8006fa0:	e7d5      	b.n	8006f4e <HAL_TIM_PWM_ConfigChannel+0xaa>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006fa2:	6800      	ldr	r0, [r0, #0]
 8006fa4:	f7ff fd32 	bl	8006a0c <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006fa8:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006faa:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006fac:	69d9      	ldr	r1, [r3, #28]
 8006fae:	f041 0108 	orr.w	r1, r1, #8
 8006fb2:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006fb4:	69d9      	ldr	r1, [r3, #28]
 8006fb6:	f021 0104 	bic.w	r1, r1, #4
 8006fba:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006fbc:	69da      	ldr	r2, [r3, #28]
 8006fbe:	4302      	orrs	r2, r0
  __HAL_UNLOCK(htim);
 8006fc0:	2000      	movs	r0, #0
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006fc2:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(htim);
 8006fc4:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 8006fc8:	e7c1      	b.n	8006f4e <HAL_TIM_PWM_ConfigChannel+0xaa>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006fca:	6800      	ldr	r0, [r0, #0]
 8006fcc:	f7ff fd5e 	bl	8006a8c <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006fd0:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006fd2:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006fd4:	69d9      	ldr	r1, [r3, #28]
 8006fd6:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8006fda:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006fdc:	69d9      	ldr	r1, [r3, #28]
 8006fde:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8006fe2:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006fe4:	69da      	ldr	r2, [r3, #28]
 8006fe6:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
  __HAL_UNLOCK(htim);
 8006fea:	2000      	movs	r0, #0
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006fec:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(htim);
 8006fee:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 8006ff2:	e7ac      	b.n	8006f4e <HAL_TIM_PWM_ConfigChannel+0xaa>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006ff4:	6803      	ldr	r3, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006ff6:	f8d1 c008 	ldr.w	ip, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006ffa:	6a18      	ldr	r0, [r3, #32]
  tmpccmrx |= OC_Config->OCMode;
 8006ffc:	680f      	ldr	r7, [r1, #0]
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ffe:	4e25      	ldr	r6, [pc, #148]	; (8007094 <HAL_TIM_PWM_ConfigChannel+0x1f0>)
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007000:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 8007004:	6218      	str	r0, [r3, #32]
  tmpccer = TIMx->CCER;
 8007006:	6a19      	ldr	r1, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8007008:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 800700a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800700c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
  tmpccer &= ~TIM_CCER_CC5P;
 8007010:	f421 3100 	bic.w	r1, r1, #131072	; 0x20000
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007014:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007018:	42b3      	cmp	r3, r6
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800701a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
  tmpccmrx |= OC_Config->OCMode;
 800701e:	ea42 0207 	orr.w	r2, r2, r7
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007022:	d00f      	beq.n	8007044 <HAL_TIM_PWM_ConfigChannel+0x1a0>
 8007024:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8007028:	42b3      	cmp	r3, r6
 800702a:	d00b      	beq.n	8007044 <HAL_TIM_PWM_ConfigChannel+0x1a0>
 800702c:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 8007030:	42b3      	cmp	r3, r6
 8007032:	d007      	beq.n	8007044 <HAL_TIM_PWM_ConfigChannel+0x1a0>
 8007034:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8007038:	42b3      	cmp	r3, r6
 800703a:	d003      	beq.n	8007044 <HAL_TIM_PWM_ConfigChannel+0x1a0>
 800703c:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8007040:	42b3      	cmp	r3, r6
 8007042:	d104      	bne.n	800704e <HAL_TIM_PWM_ConfigChannel+0x1aa>
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007044:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007046:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800704a:	ea40 2006 	orr.w	r0, r0, r6, lsl #8
  TIMx->CCR5 = OC_Config->Pulse;
 800704e:	686e      	ldr	r6, [r5, #4]
  TIMx->CR2 = tmpcr2;
 8007050:	6058      	str	r0, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 8007052:	651a      	str	r2, [r3, #80]	; 0x50
  TIMx->CCR5 = OC_Config->Pulse;
 8007054:	649e      	str	r6, [r3, #72]	; 0x48
  TIMx->CCER = tmpccer;
 8007056:	6219      	str	r1, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007058:	6d19      	ldr	r1, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800705a:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800705c:	f041 0108 	orr.w	r1, r1, #8
 8007060:	6519      	str	r1, [r3, #80]	; 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007062:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8007064:	f021 0104 	bic.w	r1, r1, #4
 8007068:	6519      	str	r1, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800706a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800706c:	4302      	orrs	r2, r0
  __HAL_UNLOCK(htim);
 800706e:	2000      	movs	r0, #0
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007070:	651a      	str	r2, [r3, #80]	; 0x50
  __HAL_UNLOCK(htim);
 8007072:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 8007076:	e76a      	b.n	8006f4e <HAL_TIM_PWM_ConfigChannel+0xaa>
  __HAL_LOCK(htim);
 8007078:	2002      	movs	r0, #2
}
 800707a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800707c:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8007080:	42b3      	cmp	r3, r6
 8007082:	f43f af4a 	beq.w	8006f1a <HAL_TIM_PWM_ConfigChannel+0x76>
 8007086:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800708a:	42b3      	cmp	r3, r6
 800708c:	f47f af4a 	bne.w	8006f24 <HAL_TIM_PWM_ConfigChannel+0x80>
 8007090:	e743      	b.n	8006f1a <HAL_TIM_PWM_ConfigChannel+0x76>
 8007092:	bf00      	nop
 8007094:	40012c00 	.word	0x40012c00

08007098 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007098:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800709c:	2b01      	cmp	r3, #1
 800709e:	d03c      	beq.n	800711a <HAL_TIMEx_MasterConfigSynchronization+0x82>
{
 80070a0:	b470      	push	{r4, r5, r6}

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80070a2:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80070a4:	4c1e      	ldr	r4, [pc, #120]	; (8007120 <HAL_TIMEx_MasterConfigSynchronization+0x88>)
  htim->State = HAL_TIM_STATE_BUSY;
 80070a6:	2302      	movs	r3, #2
 80070a8:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80070ac:	42a2      	cmp	r2, r4
  tmpcr2 = htim->Instance->CR2;
 80070ae:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 80070b0:	6895      	ldr	r5, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80070b2:	d026      	beq.n	8007102 <HAL_TIMEx_MasterConfigSynchronization+0x6a>
 80070b4:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 80070b8:	42a2      	cmp	r2, r4
 80070ba:	d022      	beq.n	8007102 <HAL_TIMEx_MasterConfigSynchronization+0x6a>
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80070bc:	680c      	ldr	r4, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 80070be:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80070c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80070c6:	4323      	orrs	r3, r4

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80070c8:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
  htim->Instance->CR2 = tmpcr2;
 80070cc:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80070ce:	d00a      	beq.n	80070e6 <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 80070d0:	4b14      	ldr	r3, [pc, #80]	; (8007124 <HAL_TIMEx_MasterConfigSynchronization+0x8c>)
 80070d2:	429a      	cmp	r2, r3
 80070d4:	d007      	beq.n	80070e6 <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 80070d6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80070da:	429a      	cmp	r2, r3
 80070dc:	d003      	beq.n	80070e6 <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 80070de:	f503 339c 	add.w	r3, r3, #79872	; 0x13800
 80070e2:	429a      	cmp	r2, r3
 80070e4:	d104      	bne.n	80070f0 <HAL_TIMEx_MasterConfigSynchronization+0x58>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80070e6:	688b      	ldr	r3, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 80070e8:	f025 0580 	bic.w	r5, r5, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80070ec:	431d      	orrs	r5, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80070ee:	6095      	str	r5, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 80070f0:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 80070f2:	2201      	movs	r2, #1
 80070f4:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80070f8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
}
 80070fc:	bc70      	pop	{r4, r5, r6}
  return HAL_OK;
 80070fe:	4618      	mov	r0, r3
}
 8007100:	4770      	bx	lr
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007102:	e9d1 4600 	ldrd	r4, r6, [r1]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007106:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800710a:	4333      	orrs	r3, r6
  tmpcr2 &= ~TIM_CR2_MMS;
 800710c:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8007110:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007114:	4323      	orrs	r3, r4
  htim->Instance->CR2 = tmpcr2;
 8007116:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007118:	e7e5      	b.n	80070e6 <HAL_TIMEx_MasterConfigSynchronization+0x4e>
  __HAL_LOCK(htim);
 800711a:	2002      	movs	r0, #2
}
 800711c:	4770      	bx	lr
 800711e:	bf00      	nop
 8007120:	40012c00 	.word	0x40012c00
 8007124:	40000400 	.word	0x40000400

08007128 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007128:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800712c:	2b01      	cmp	r3, #1
 800712e:	d044      	beq.n	80071ba <HAL_TIMEx_ConfigBreakDeadTime+0x92>
{
 8007130:	b430      	push	{r4, r5}
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007132:	e9d1 5302 	ldrd	r5, r3, [r1, #8]
 8007136:	4602      	mov	r2, r0
 8007138:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800713c:	e9d1 0400 	ldrd	r0, r4, [r1]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007140:	432b      	orrs	r3, r5
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007142:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007146:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007148:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800714c:	e9d1 5404 	ldrd	r5, r4, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007150:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007152:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007156:	432b      	orrs	r3, r5
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007158:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800715c:	6b08      	ldr	r0, [r1, #48]	; 0x30
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800715e:	698d      	ldr	r5, [r1, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007160:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007162:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007166:	4303      	orrs	r3, r0

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8007168:	4c15      	ldr	r4, [pc, #84]	; (80071c0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>)
 800716a:	6810      	ldr	r0, [r2, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800716c:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8007170:	42a0      	cmp	r0, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8007172:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8007176:	d00a      	beq.n	800718e <HAL_TIMEx_ConfigBreakDeadTime+0x66>
 8007178:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 800717c:	42a0      	cmp	r0, r4
 800717e:	d006      	beq.n	800718e <HAL_TIMEx_ConfigBreakDeadTime+0x66>
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;

  __HAL_UNLOCK(htim);
 8007180:	2100      	movs	r1, #0
  htim->Instance->BDTR = tmpbdtr;
 8007182:	6443      	str	r3, [r0, #68]	; 0x44
  __HAL_UNLOCK(htim);
 8007184:	f882 103c 	strb.w	r1, [r2, #60]	; 0x3c

  return HAL_OK;
 8007188:	4608      	mov	r0, r1
}
 800718a:	bc30      	pop	{r4, r5}
 800718c:	4770      	bx	lr
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800718e:	69cd      	ldr	r5, [r1, #28]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8007190:	6a8c      	ldr	r4, [r1, #40]	; 0x28
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8007192:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007196:	432b      	orrs	r3, r5
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8007198:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800719c:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80071a0:	e9d1 5408 	ldrd	r5, r4, [r1, #32]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80071a4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80071a8:	432b      	orrs	r3, r5
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80071aa:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80071ae:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80071b0:	4323      	orrs	r3, r4
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80071b2:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80071b6:	430b      	orrs	r3, r1
 80071b8:	e7e2      	b.n	8007180 <HAL_TIMEx_ConfigBreakDeadTime+0x58>
  __HAL_LOCK(htim);
 80071ba:	2002      	movs	r0, #2
}
 80071bc:	4770      	bx	lr
 80071be:	bf00      	nop
 80071c0:	40012c00 	.word	0x40012c00

080071c4 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80071c4:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80071c6:	07da      	lsls	r2, r3, #31
{
 80071c8:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80071ca:	d506      	bpl.n	80071da <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80071cc:	6801      	ldr	r1, [r0, #0]
 80071ce:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 80071d0:	684a      	ldr	r2, [r1, #4]
 80071d2:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80071d6:	4322      	orrs	r2, r4
 80071d8:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80071da:	079c      	lsls	r4, r3, #30
 80071dc:	d506      	bpl.n	80071ec <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80071de:	6801      	ldr	r1, [r0, #0]
 80071e0:	6b04      	ldr	r4, [r0, #48]	; 0x30
 80071e2:	684a      	ldr	r2, [r1, #4]
 80071e4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80071e8:	4322      	orrs	r2, r4
 80071ea:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80071ec:	0759      	lsls	r1, r3, #29
 80071ee:	d506      	bpl.n	80071fe <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80071f0:	6801      	ldr	r1, [r0, #0]
 80071f2:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80071f4:	684a      	ldr	r2, [r1, #4]
 80071f6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80071fa:	4322      	orrs	r2, r4
 80071fc:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80071fe:	071a      	lsls	r2, r3, #28
 8007200:	d506      	bpl.n	8007210 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007202:	6801      	ldr	r1, [r0, #0]
 8007204:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8007206:	684a      	ldr	r2, [r1, #4]
 8007208:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800720c:	4322      	orrs	r2, r4
 800720e:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007210:	06dc      	lsls	r4, r3, #27
 8007212:	d506      	bpl.n	8007222 <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007214:	6801      	ldr	r1, [r0, #0]
 8007216:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8007218:	688a      	ldr	r2, [r1, #8]
 800721a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800721e:	4322      	orrs	r2, r4
 8007220:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007222:	0699      	lsls	r1, r3, #26
 8007224:	d506      	bpl.n	8007234 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007226:	6801      	ldr	r1, [r0, #0]
 8007228:	6c04      	ldr	r4, [r0, #64]	; 0x40
 800722a:	688a      	ldr	r2, [r1, #8]
 800722c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007230:	4322      	orrs	r2, r4
 8007232:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007234:	065a      	lsls	r2, r3, #25
 8007236:	d509      	bpl.n	800724c <UART_AdvFeatureConfig+0x88>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007238:	6801      	ldr	r1, [r0, #0]
 800723a:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800723c:	684a      	ldr	r2, [r1, #4]
 800723e:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8007242:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007244:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007248:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800724a:	d00b      	beq.n	8007264 <UART_AdvFeatureConfig+0xa0>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800724c:	061b      	lsls	r3, r3, #24
 800724e:	d506      	bpl.n	800725e <UART_AdvFeatureConfig+0x9a>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007250:	6802      	ldr	r2, [r0, #0]
 8007252:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 8007254:	6853      	ldr	r3, [r2, #4]
 8007256:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800725a:	430b      	orrs	r3, r1
 800725c:	6053      	str	r3, [r2, #4]
  }
}
 800725e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007262:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007264:	684a      	ldr	r2, [r1, #4]
 8007266:	6c84      	ldr	r4, [r0, #72]	; 0x48
 8007268:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 800726c:	4322      	orrs	r2, r4
 800726e:	604a      	str	r2, [r1, #4]
 8007270:	e7ec      	b.n	800724c <UART_AdvFeatureConfig+0x88>
 8007272:	bf00      	nop

08007274 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007274:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007276:	2300      	movs	r3, #0
{
 8007278:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800727a:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800727e:	f7fc ffa3 	bl	80041c8 <HAL_GetTick>

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007282:	6823      	ldr	r3, [r4, #0]
 8007284:	681a      	ldr	r2, [r3, #0]
 8007286:	0711      	lsls	r1, r2, #28
  tickstart = HAL_GetTick();
 8007288:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800728a:	d40d      	bmi.n	80072a8 <UART_CheckIdleState+0x34>
      return HAL_TIMEOUT;
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800728c:	681a      	ldr	r2, [r3, #0]
 800728e:	0752      	lsls	r2, r2, #29
 8007290:	d431      	bmi.n	80072f6 <UART_CheckIdleState+0x82>
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
  huart->RxState = HAL_UART_STATE_READY;
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007292:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 8007294:	2220      	movs	r2, #32

  __HAL_UNLOCK(huart);
 8007296:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  huart->gState = HAL_UART_STATE_READY;
 800729a:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84

  return HAL_OK;
 800729e:	4618      	mov	r0, r3
  huart->RxState = HAL_UART_STATE_READY;
 80072a0:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072a4:	66e3      	str	r3, [r4, #108]	; 0x6c
}
 80072a6:	bd38      	pop	{r3, r4, r5, pc}
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80072a8:	69da      	ldr	r2, [r3, #28]
 80072aa:	0292      	lsls	r2, r2, #10
 80072ac:	d4ee      	bmi.n	800728c <UART_CheckIdleState+0x18>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80072ae:	f7fc ff8b 	bl	80041c8 <HAL_GetTick>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80072b2:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80072b4:	1b40      	subs	r0, r0, r5
 80072b6:	f1b0 7f00 	cmp.w	r0, #33554432	; 0x2000000
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80072ba:	681a      	ldr	r2, [r3, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80072bc:	d22c      	bcs.n	8007318 <UART_CheckIdleState+0xa4>
        __HAL_UNLOCK(huart);

        return HAL_TIMEOUT;
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80072be:	0750      	lsls	r0, r2, #29
 80072c0:	d5f2      	bpl.n	80072a8 <UART_CheckIdleState+0x34>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80072c2:	69da      	ldr	r2, [r3, #28]
 80072c4:	0511      	lsls	r1, r2, #20
 80072c6:	d5ef      	bpl.n	80072a8 <UART_CheckIdleState+0x34>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80072c8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80072cc:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80072ce:	681a      	ldr	r2, [r3, #0]
 80072d0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80072d4:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80072d6:	6899      	ldr	r1, [r3, #8]
          huart->gState = HAL_UART_STATE_READY;
          huart->RxState = HAL_UART_STATE_READY;
          huart->ErrorCode = HAL_UART_ERROR_RTO;

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80072d8:	2500      	movs	r5, #0
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80072da:	f021 0101 	bic.w	r1, r1, #1
 80072de:	6099      	str	r1, [r3, #8]
          huart->gState = HAL_UART_STATE_READY;
 80072e0:	2220      	movs	r2, #32
          __HAL_UNLOCK(huart);
 80072e2:	f884 5080 	strb.w	r5, [r4, #128]	; 0x80
          huart->gState = HAL_UART_STATE_READY;
 80072e6:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
      return HAL_TIMEOUT;
 80072ea:	2003      	movs	r0, #3
          huart->RxState = HAL_UART_STATE_READY;
 80072ec:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80072f0:	f8c4 208c 	str.w	r2, [r4, #140]	; 0x8c
}
 80072f4:	bd38      	pop	{r3, r4, r5, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80072f6:	69db      	ldr	r3, [r3, #28]
 80072f8:	0258      	lsls	r0, r3, #9
 80072fa:	d4ca      	bmi.n	8007292 <UART_CheckIdleState+0x1e>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80072fc:	f7fc ff64 	bl	80041c8 <HAL_GetTick>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8007300:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007302:	1b40      	subs	r0, r0, r5
 8007304:	f1b0 7f00 	cmp.w	r0, #33554432	; 0x2000000
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8007308:	681a      	ldr	r2, [r3, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800730a:	d205      	bcs.n	8007318 <UART_CheckIdleState+0xa4>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800730c:	0751      	lsls	r1, r2, #29
 800730e:	d5f2      	bpl.n	80072f6 <UART_CheckIdleState+0x82>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007310:	69da      	ldr	r2, [r3, #28]
 8007312:	0512      	lsls	r2, r2, #20
 8007314:	d5ef      	bpl.n	80072f6 <UART_CheckIdleState+0x82>
 8007316:	e7d7      	b.n	80072c8 <UART_CheckIdleState+0x54>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8007318:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800731c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800731e:	689a      	ldr	r2, [r3, #8]
        __HAL_UNLOCK(huart);
 8007320:	2500      	movs	r5, #0
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007322:	f022 0201 	bic.w	r2, r2, #1
 8007326:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8007328:	2120      	movs	r1, #32
        __HAL_UNLOCK(huart);
 800732a:	f884 5080 	strb.w	r5, [r4, #128]	; 0x80
        huart->gState = HAL_UART_STATE_READY;
 800732e:	f8c4 1084 	str.w	r1, [r4, #132]	; 0x84
      return HAL_TIMEOUT;
 8007332:	2003      	movs	r0, #3
        huart->RxState = HAL_UART_STATE_READY;
 8007334:	f8c4 1088 	str.w	r1, [r4, #136]	; 0x88
}
 8007338:	bd38      	pop	{r3, r4, r5, pc}
 800733a:	bf00      	nop

0800733c <HAL_UART_Init>:
  if (huart == NULL)
 800733c:	2800      	cmp	r0, #0
 800733e:	f000 817f 	beq.w	8007640 <HAL_UART_Init+0x304>
  if (huart->gState == HAL_UART_STATE_RESET)
 8007342:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
{
 8007346:	b570      	push	{r4, r5, r6, lr}
 8007348:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 800734a:	2b00      	cmp	r3, #0
 800734c:	d056      	beq.n	80073fc <HAL_UART_Init+0xc0>
  __HAL_UART_DISABLE(huart);
 800734e:	6823      	ldr	r3, [r4, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007350:	6926      	ldr	r6, [r4, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007352:	49c1      	ldr	r1, [pc, #772]	; (8007658 <HAL_UART_Init+0x31c>)
  huart->gState = HAL_UART_STATE_BUSY;
 8007354:	2224      	movs	r2, #36	; 0x24
 8007356:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
  __HAL_UART_DISABLE(huart);
 800735a:	6818      	ldr	r0, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800735c:	68a2      	ldr	r2, [r4, #8]
  __HAL_UART_DISABLE(huart);
 800735e:	f020 0001 	bic.w	r0, r0, #1
 8007362:	6018      	str	r0, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007364:	6960      	ldr	r0, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007366:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007368:	4332      	orrs	r2, r6
 800736a:	4302      	orrs	r2, r0
 800736c:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800736e:	4029      	ands	r1, r5
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007370:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007372:	430a      	orrs	r2, r1
 8007374:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007376:	685a      	ldr	r2, [r3, #4]
 8007378:	68e5      	ldr	r5, [r4, #12]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800737a:	49b8      	ldr	r1, [pc, #736]	; (800765c <HAL_UART_Init+0x320>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800737c:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8007380:	432a      	orrs	r2, r5
 8007382:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007384:	428b      	cmp	r3, r1
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007386:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007388:	6899      	ldr	r1, [r3, #8]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800738a:	d03c      	beq.n	8007406 <HAL_UART_Init+0xca>
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800738c:	e9d4 6508 	ldrd	r6, r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007390:	f021 416e 	bic.w	r1, r1, #3992977408	; 0xee000000
 8007394:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
    tmpreg |= huart->Init.OneBitSampling;
 8007398:	4332      	orrs	r2, r6
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800739a:	430a      	orrs	r2, r1
 800739c:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800739e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 80073a0:	49af      	ldr	r1, [pc, #700]	; (8007660 <HAL_UART_Init+0x324>)
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80073a2:	f022 020f 	bic.w	r2, r2, #15
 80073a6:	432a      	orrs	r2, r5
  UART_GETCLOCKSOURCE(huart, clocksource);
 80073a8:	428b      	cmp	r3, r1
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80073aa:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 80073ac:	d012      	beq.n	80073d4 <HAL_UART_Init+0x98>
 80073ae:	4aad      	ldr	r2, [pc, #692]	; (8007664 <HAL_UART_Init+0x328>)
 80073b0:	4293      	cmp	r3, r2
 80073b2:	d07b      	beq.n	80074ac <HAL_UART_Init+0x170>
 80073b4:	4aac      	ldr	r2, [pc, #688]	; (8007668 <HAL_UART_Init+0x32c>)
 80073b6:	4293      	cmp	r3, r2
 80073b8:	f000 8130 	beq.w	800761c <HAL_UART_Init+0x2e0>
 80073bc:	4aab      	ldr	r2, [pc, #684]	; (800766c <HAL_UART_Init+0x330>)
 80073be:	4293      	cmp	r3, r2
 80073c0:	f000 80cf 	beq.w	8007562 <HAL_UART_Init+0x226>
  huart->NbRxDataToProcess = 1;
 80073c4:	f04f 1201 	mov.w	r2, #65537	; 0x10001
  huart->RxISR = NULL;
 80073c8:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 80073ca:	e9c4 331c 	strd	r3, r3, [r4, #112]	; 0x70
  huart->NbRxDataToProcess = 1;
 80073ce:	66a2      	str	r2, [r4, #104]	; 0x68
}
 80073d0:	2001      	movs	r0, #1
 80073d2:	bd70      	pop	{r4, r5, r6, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 80073d4:	4ba6      	ldr	r3, [pc, #664]	; (8007670 <HAL_UART_Init+0x334>)
 80073d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80073da:	f003 0303 	and.w	r3, r3, #3
 80073de:	3b01      	subs	r3, #1
 80073e0:	2b02      	cmp	r3, #2
 80073e2:	f240 80d7 	bls.w	8007594 <HAL_UART_Init+0x258>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80073e6:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80073ea:	f000 8131 	beq.w	8007650 <HAL_UART_Init+0x314>
        pclk = HAL_RCC_GetPCLK2Freq();
 80073ee:	f7ff f969 	bl	80066c4 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 80073f2:	2800      	cmp	r0, #0
 80073f4:	f000 80d1 	beq.w	800759a <HAL_UART_Init+0x25e>
 80073f8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80073fa:	e081      	b.n	8007500 <HAL_UART_Init+0x1c4>
    huart->Lock = HAL_UNLOCKED;
 80073fc:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    HAL_UART_MspInit(huart);
 8007400:	f7fc fd06 	bl	8003e10 <HAL_UART_MspInit>
 8007404:	e7a3      	b.n	800734e <HAL_UART_Init+0x12>
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007406:	f021 416e 	bic.w	r1, r1, #3992977408	; 0xee000000
 800740a:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
 800740e:	430a      	orrs	r2, r1
 8007410:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007412:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007414:	6a61      	ldr	r1, [r4, #36]	; 0x24
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007416:	4896      	ldr	r0, [pc, #600]	; (8007670 <HAL_UART_Init+0x334>)
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007418:	f022 020f 	bic.w	r2, r2, #15
 800741c:	430a      	orrs	r2, r1
 800741e:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007420:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 8007424:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007428:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800742c:	f000 8134 	beq.w	8007698 <HAL_UART_Init+0x35c>
 8007430:	d80c      	bhi.n	800744c <HAL_UART_Init+0x110>
 8007432:	2b00      	cmp	r3, #0
 8007434:	f000 812b 	beq.w	800768e <HAL_UART_Init+0x352>
 8007438:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800743c:	d1c2      	bne.n	80073c4 <HAL_UART_Init+0x88>
        pclk = HAL_RCC_GetSysClockFreq();
 800743e:	f7fe ffdf 	bl	8006400 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 8007442:	2800      	cmp	r0, #0
 8007444:	f000 80a9 	beq.w	800759a <HAL_UART_Init+0x25e>
 8007448:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800744a:	e004      	b.n	8007456 <HAL_UART_Init+0x11a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800744c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007450:	d1b8      	bne.n	80073c4 <HAL_UART_Init+0x88>
        pclk = (uint32_t) LSE_VALUE;
 8007452:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007456:	6865      	ldr	r5, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007458:	4b86      	ldr	r3, [pc, #536]	; (8007674 <HAL_UART_Init+0x338>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800745a:	eb05 0645 	add.w	r6, r5, r5, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800745e:	f833 2011 	ldrh.w	r2, [r3, r1, lsl #1]
 8007462:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007466:	42b3      	cmp	r3, r6
 8007468:	d3ac      	bcc.n	80073c4 <HAL_UART_Init+0x88>
 800746a:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 800746e:	d8a9      	bhi.n	80073c4 <HAL_UART_Init+0x88>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007470:	2600      	movs	r6, #0
 8007472:	2300      	movs	r3, #0
 8007474:	4631      	mov	r1, r6
 8007476:	f7f8 fecf 	bl	8000218 <__aeabi_uldivmod>
 800747a:	020b      	lsls	r3, r1, #8
 800747c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007480:	0202      	lsls	r2, r0, #8
 8007482:	0868      	lsrs	r0, r5, #1
 8007484:	1810      	adds	r0, r2, r0
 8007486:	f143 0100 	adc.w	r1, r3, #0
 800748a:	462a      	mov	r2, r5
 800748c:	4633      	mov	r3, r6
 800748e:	f7f8 fec3 	bl	8000218 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007492:	4b79      	ldr	r3, [pc, #484]	; (8007678 <HAL_UART_Init+0x33c>)
 8007494:	f5a0 7240 	sub.w	r2, r0, #768	; 0x300
 8007498:	429a      	cmp	r2, r3
 800749a:	d893      	bhi.n	80073c4 <HAL_UART_Init+0x88>
          huart->Instance->BRR = usartdiv;
 800749c:	6822      	ldr	r2, [r4, #0]
  huart->NbRxDataToProcess = 1;
 800749e:	f04f 1301 	mov.w	r3, #65537	; 0x10001
          huart->Instance->BRR = usartdiv;
 80074a2:	60d0      	str	r0, [r2, #12]
  huart->TxISR = NULL;
 80074a4:	e9c4 661c 	strd	r6, r6, [r4, #112]	; 0x70
  huart->NbRxDataToProcess = 1;
 80074a8:	66a3      	str	r3, [r4, #104]	; 0x68
  return ret;
 80074aa:	e043      	b.n	8007534 <HAL_UART_Init+0x1f8>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80074ac:	4b70      	ldr	r3, [pc, #448]	; (8007670 <HAL_UART_Init+0x334>)
 80074ae:	4a73      	ldr	r2, [pc, #460]	; (800767c <HAL_UART_Init+0x340>)
 80074b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80074b4:	f003 030c 	and.w	r3, r3, #12
 80074b8:	5cd3      	ldrb	r3, [r2, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80074ba:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80074be:	d079      	beq.n	80075b4 <HAL_UART_Init+0x278>
    switch (clocksource)
 80074c0:	2b08      	cmp	r3, #8
 80074c2:	f63f af7f 	bhi.w	80073c4 <HAL_UART_Init+0x88>
 80074c6:	a201      	add	r2, pc, #4	; (adr r2, 80074cc <HAL_UART_Init+0x190>)
 80074c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074cc:	0800758f 	.word	0x0800758f
 80074d0:	080073ef 	.word	0x080073ef
 80074d4:	0800755f 	.word	0x0800755f
 80074d8:	080073c5 	.word	0x080073c5
 80074dc:	08007583 	.word	0x08007583
 80074e0:	080073c5 	.word	0x080073c5
 80074e4:	080073c5 	.word	0x080073c5
 80074e8:	080073c5 	.word	0x080073c5
 80074ec:	080074fd 	.word	0x080074fd
  UART_GETCLOCKSOURCE(huart, clocksource);
 80074f0:	2b30      	cmp	r3, #48	; 0x30
 80074f2:	f47f af67 	bne.w	80073c4 <HAL_UART_Init+0x88>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80074f6:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80074fa:	d074      	beq.n	80075e6 <HAL_UART_Init+0x2aa>
 80074fc:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007500:	6862      	ldr	r2, [r4, #4]
 8007502:	4b5c      	ldr	r3, [pc, #368]	; (8007674 <HAL_UART_Init+0x338>)
 8007504:	f833 3015 	ldrh.w	r3, [r3, r5, lsl #1]
 8007508:	fbb0 f3f3 	udiv	r3, r0, r3
 800750c:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8007510:	fbb3 f3f2 	udiv	r3, r3, r2
 8007514:	b29b      	uxth	r3, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007516:	f1a3 0110 	sub.w	r1, r3, #16
 800751a:	f64f 72ef 	movw	r2, #65519	; 0xffef
 800751e:	4291      	cmp	r1, r2
 8007520:	f63f af50 	bhi.w	80073c4 <HAL_UART_Init+0x88>
        huart->Instance->BRR = usartdiv;
 8007524:	6820      	ldr	r0, [r4, #0]
 8007526:	60c3      	str	r3, [r0, #12]
  huart->RxISR = NULL;
 8007528:	2200      	movs	r2, #0
  huart->TxISR = NULL;
 800752a:	e9c4 221c 	strd	r2, r2, [r4, #112]	; 0x70
  huart->NbRxDataToProcess = 1;
 800752e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007532:	66a1      	str	r1, [r4, #104]	; 0x68
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007534:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8007536:	2b00      	cmp	r3, #0
 8007538:	d138      	bne.n	80075ac <HAL_UART_Init+0x270>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800753a:	6823      	ldr	r3, [r4, #0]
 800753c:	685a      	ldr	r2, [r3, #4]
 800753e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007542:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007544:	689a      	ldr	r2, [r3, #8]
 8007546:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800754a:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800754c:	681a      	ldr	r2, [r3, #0]
 800754e:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8007552:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8007554:	601a      	str	r2, [r3, #0]
}
 8007556:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  return (UART_CheckIdleState(huart));
 800755a:	f7ff be8b 	b.w	8007274 <UART_CheckIdleState>
        pclk = (uint32_t) HSI_VALUE;
 800755e:	4848      	ldr	r0, [pc, #288]	; (8007680 <HAL_UART_Init+0x344>)
 8007560:	e7ce      	b.n	8007500 <HAL_UART_Init+0x1c4>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007562:	4b43      	ldr	r3, [pc, #268]	; (8007670 <HAL_UART_Init+0x334>)
 8007564:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007568:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800756c:	2b80      	cmp	r3, #128	; 0x80
 800756e:	f000 8095 	beq.w	800769c <HAL_UART_Init+0x360>
 8007572:	d861      	bhi.n	8007638 <HAL_UART_Init+0x2fc>
 8007574:	b143      	cbz	r3, 8007588 <HAL_UART_Init+0x24c>
 8007576:	2b40      	cmp	r3, #64	; 0x40
 8007578:	f47f af24 	bne.w	80073c4 <HAL_UART_Init+0x88>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800757c:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8007580:	d060      	beq.n	8007644 <HAL_UART_Init+0x308>
        pclk = HAL_RCC_GetSysClockFreq();
 8007582:	f7fe ff3d 	bl	8006400 <HAL_RCC_GetSysClockFreq>
        break;
 8007586:	e734      	b.n	80073f2 <HAL_UART_Init+0xb6>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007588:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800758c:	d07c      	beq.n	8007688 <HAL_UART_Init+0x34c>
        pclk = HAL_RCC_GetPCLK1Freq();
 800758e:	f7ff f887 	bl	80066a0 <HAL_RCC_GetPCLK1Freq>
        break;
 8007592:	e72e      	b.n	80073f2 <HAL_UART_Init+0xb6>
 8007594:	4a3b      	ldr	r2, [pc, #236]	; (8007684 <HAL_UART_Init+0x348>)
 8007596:	5cd3      	ldrb	r3, [r2, r3]
  if (UART_INSTANCE_LOWPOWER(huart))
 8007598:	e78f      	b.n	80074ba <HAL_UART_Init+0x17e>
  huart->RxISR = NULL;
 800759a:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 800759c:	e9c4 331c 	strd	r3, r3, [r4, #112]	; 0x70
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80075a0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  huart->NbRxDataToProcess = 1;
 80075a2:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 80075a6:	66a2      	str	r2, [r4, #104]	; 0x68
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d0c6      	beq.n	800753a <HAL_UART_Init+0x1fe>
    UART_AdvFeatureConfig(huart);
 80075ac:	4620      	mov	r0, r4
 80075ae:	f7ff fe09 	bl	80071c4 <UART_AdvFeatureConfig>
 80075b2:	e7c2      	b.n	800753a <HAL_UART_Init+0x1fe>
    switch (clocksource)
 80075b4:	2b08      	cmp	r3, #8
 80075b6:	f63f af05 	bhi.w	80073c4 <HAL_UART_Init+0x88>
 80075ba:	a201      	add	r2, pc, #4	; (adr r2, 80075c0 <HAL_UART_Init+0x284>)
 80075bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075c0:	08007689 	.word	0x08007689
 80075c4:	08007651 	.word	0x08007651
 80075c8:	080075e5 	.word	0x080075e5
 80075cc:	080073c5 	.word	0x080073c5
 80075d0:	08007645 	.word	0x08007645
 80075d4:	080073c5 	.word	0x080073c5
 80075d8:	080073c5 	.word	0x080073c5
 80075dc:	080073c5 	.word	0x080073c5
 80075e0:	080075e7 	.word	0x080075e7
        pclk = (uint32_t) HSI_VALUE;
 80075e4:	4826      	ldr	r0, [pc, #152]	; (8007680 <HAL_UART_Init+0x344>)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80075e6:	6862      	ldr	r2, [r4, #4]
 80075e8:	4922      	ldr	r1, [pc, #136]	; (8007674 <HAL_UART_Init+0x338>)
 80075ea:	0853      	lsrs	r3, r2, #1
 80075ec:	f831 1015 	ldrh.w	r1, [r1, r5, lsl #1]
 80075f0:	fbb0 f0f1 	udiv	r0, r0, r1
 80075f4:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 80075f8:	fbb0 f0f2 	udiv	r0, r0, r2
 80075fc:	b282      	uxth	r2, r0
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80075fe:	f1a2 0110 	sub.w	r1, r2, #16
 8007602:	f64f 73ef 	movw	r3, #65519	; 0xffef
 8007606:	4299      	cmp	r1, r3
 8007608:	f63f aedc 	bhi.w	80073c4 <HAL_UART_Init+0x88>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800760c:	f020 030f 	bic.w	r3, r0, #15
 8007610:	b29b      	uxth	r3, r3
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007612:	f3c2 0242 	ubfx	r2, r2, #1, #3
        huart->Instance->BRR = brrtemp;
 8007616:	6820      	ldr	r0, [r4, #0]
 8007618:	4313      	orrs	r3, r2
 800761a:	e784      	b.n	8007526 <HAL_UART_Init+0x1ea>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800761c:	4b14      	ldr	r3, [pc, #80]	; (8007670 <HAL_UART_Init+0x334>)
 800761e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007622:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007626:	2b20      	cmp	r3, #32
 8007628:	d038      	beq.n	800769c <HAL_UART_Init+0x360>
 800762a:	f63f af61 	bhi.w	80074f0 <HAL_UART_Init+0x1b4>
 800762e:	2b00      	cmp	r3, #0
 8007630:	d0aa      	beq.n	8007588 <HAL_UART_Init+0x24c>
 8007632:	2b10      	cmp	r3, #16
 8007634:	d0a2      	beq.n	800757c <HAL_UART_Init+0x240>
 8007636:	e6c5      	b.n	80073c4 <HAL_UART_Init+0x88>
 8007638:	2bc0      	cmp	r3, #192	; 0xc0
 800763a:	f43f af5c 	beq.w	80074f6 <HAL_UART_Init+0x1ba>
 800763e:	e6c1      	b.n	80073c4 <HAL_UART_Init+0x88>
}
 8007640:	2001      	movs	r0, #1
 8007642:	4770      	bx	lr
        pclk = HAL_RCC_GetSysClockFreq();
 8007644:	f7fe fedc 	bl	8006400 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 8007648:	2800      	cmp	r0, #0
 800764a:	d0a6      	beq.n	800759a <HAL_UART_Init+0x25e>
 800764c:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800764e:	e7ca      	b.n	80075e6 <HAL_UART_Init+0x2aa>
        pclk = HAL_RCC_GetPCLK2Freq();
 8007650:	f7ff f838 	bl	80066c4 <HAL_RCC_GetPCLK2Freq>
        break;
 8007654:	e7f8      	b.n	8007648 <HAL_UART_Init+0x30c>
 8007656:	bf00      	nop
 8007658:	cfff69f3 	.word	0xcfff69f3
 800765c:	40008000 	.word	0x40008000
 8007660:	40013800 	.word	0x40013800
 8007664:	40004400 	.word	0x40004400
 8007668:	40004800 	.word	0x40004800
 800766c:	40004c00 	.word	0x40004c00
 8007670:	40021000 	.word	0x40021000
 8007674:	0800a594 	.word	0x0800a594
 8007678:	000ffcff 	.word	0x000ffcff
 800767c:	0800a584 	.word	0x0800a584
 8007680:	00f42400 	.word	0x00f42400
 8007684:	0800a580 	.word	0x0800a580
        pclk = HAL_RCC_GetPCLK1Freq();
 8007688:	f7ff f80a 	bl	80066a0 <HAL_RCC_GetPCLK1Freq>
        break;
 800768c:	e7dc      	b.n	8007648 <HAL_UART_Init+0x30c>
        pclk = HAL_RCC_GetPCLK1Freq();
 800768e:	f7ff f807 	bl	80066a0 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8007692:	2800      	cmp	r0, #0
 8007694:	d081      	beq.n	800759a <HAL_UART_Init+0x25e>
 8007696:	e6d7      	b.n	8007448 <HAL_UART_Init+0x10c>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007698:	4803      	ldr	r0, [pc, #12]	; (80076a8 <HAL_UART_Init+0x36c>)
 800769a:	e6dc      	b.n	8007456 <HAL_UART_Init+0x11a>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800769c:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
        pclk = (uint32_t) HSI_VALUE;
 80076a0:	4801      	ldr	r0, [pc, #4]	; (80076a8 <HAL_UART_Init+0x36c>)
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80076a2:	f47f af2d 	bne.w	8007500 <HAL_UART_Init+0x1c4>
 80076a6:	e79e      	b.n	80075e6 <HAL_UART_Init+0x2aa>
 80076a8:	00f42400 	.word	0x00f42400

080076ac <HAL_UARTEx_DisableFifoMode>:

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80076ac:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 80076b0:	2a01      	cmp	r2, #1
 80076b2:	d017      	beq.n	80076e4 <HAL_UARTEx_DisableFifoMode+0x38>

  huart->gState = HAL_UART_STATE_BUSY;

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80076b4:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80076b6:	2124      	movs	r1, #36	; 0x24
{
 80076b8:	b430      	push	{r4, r5}
  huart->gState = HAL_UART_STATE_BUSY;
 80076ba:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
 80076be:	4603      	mov	r3, r0
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80076c0:	6810      	ldr	r0, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80076c2:	6814      	ldr	r4, [r2, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80076c4:	2100      	movs	r1, #0
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80076c6:	f020 5000 	bic.w	r0, r0, #536870912	; 0x20000000
  __HAL_UART_DISABLE(huart);
 80076ca:	f024 0401 	bic.w	r4, r4, #1
 80076ce:	6014      	str	r4, [r2, #0]

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);

  huart->gState = HAL_UART_STATE_READY;
 80076d0:	2520      	movs	r5, #32
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80076d2:	6659      	str	r1, [r3, #100]	; 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80076d4:	6010      	str	r0, [r2, #0]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80076d6:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80

  return HAL_OK;
 80076da:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 80076dc:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
}
 80076e0:	bc30      	pop	{r4, r5}
 80076e2:	4770      	bx	lr
  __HAL_LOCK(huart);
 80076e4:	2002      	movs	r0, #2
}
 80076e6:	4770      	bx	lr

080076e8 <HAL_UARTEx_SetTxFifoThreshold>:
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80076e8:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 80076ec:	2a01      	cmp	r2, #1
 80076ee:	d033      	beq.n	8007758 <HAL_UARTEx_SetTxFifoThreshold+0x70>

  huart->gState = HAL_UART_STATE_BUSY;
 80076f0:	4603      	mov	r3, r0
 80076f2:	2024      	movs	r0, #36	; 0x24

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80076f4:	681a      	ldr	r2, [r3, #0]
{
 80076f6:	b4f0      	push	{r4, r5, r6, r7}
  huart->gState = HAL_UART_STATE_BUSY;
 80076f8:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80076fc:	6814      	ldr	r4, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80076fe:	6810      	ldr	r0, [r2, #0]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007700:	6e5d      	ldr	r5, [r3, #100]	; 0x64
  __HAL_UART_DISABLE(huart);
 8007702:	f020 0001 	bic.w	r0, r0, #1
 8007706:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007708:	6890      	ldr	r0, [r2, #8]
 800770a:	f020 4060 	bic.w	r0, r0, #3758096384	; 0xe0000000
 800770e:	4301      	orrs	r1, r0
 8007710:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007712:	b1f5      	cbz	r5, 8007752 <HAL_UARTEx_SetTxFifoThreshold+0x6a>
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007714:	6896      	ldr	r6, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007716:	6895      	ldr	r5, [r2, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007718:	4810      	ldr	r0, [pc, #64]	; (800775c <HAL_UARTEx_SetTxFifoThreshold+0x74>)
                               (uint16_t)denominator[tx_fifo_threshold];
 800771a:	4f11      	ldr	r7, [pc, #68]	; (8007760 <HAL_UARTEx_SetTxFifoThreshold+0x78>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800771c:	f3c6 6642 	ubfx	r6, r6, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007720:	0f6d      	lsrs	r5, r5, #29
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007722:	5d81      	ldrb	r1, [r0, r6]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007724:	5d40      	ldrb	r0, [r0, r5]
                               (uint16_t)denominator[rx_fifo_threshold];
 8007726:	5dbe      	ldrb	r6, [r7, r6]
                               (uint16_t)denominator[tx_fifo_threshold];
 8007728:	5d7d      	ldrb	r5, [r7, r5]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800772a:	00c9      	lsls	r1, r1, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800772c:	00c0      	lsls	r0, r0, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800772e:	fbb1 f1f6 	udiv	r1, r1, r6
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007732:	fbb0 f0f5 	udiv	r0, r0, r5
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007736:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  __HAL_UNLOCK(huart);
 800773a:	2100      	movs	r1, #0
  huart->gState = HAL_UART_STATE_READY;
 800773c:	2520      	movs	r5, #32
 800773e:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007742:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 8007744:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80
  return HAL_OK;
 8007748:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 800774a:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
}
 800774e:	bcf0      	pop	{r4, r5, r6, r7}
 8007750:	4770      	bx	lr
    huart->NbRxDataToProcess = 1U;
 8007752:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 8007754:	4608      	mov	r0, r1
 8007756:	e7ee      	b.n	8007736 <HAL_UARTEx_SetTxFifoThreshold+0x4e>
  __HAL_LOCK(huart);
 8007758:	2002      	movs	r0, #2
}
 800775a:	4770      	bx	lr
 800775c:	0800a5b4 	.word	0x0800a5b4
 8007760:	0800a5ac 	.word	0x0800a5ac

08007764 <HAL_UARTEx_SetRxFifoThreshold>:
  __HAL_LOCK(huart);
 8007764:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 8007768:	2a01      	cmp	r2, #1
 800776a:	d033      	beq.n	80077d4 <HAL_UARTEx_SetRxFifoThreshold+0x70>
  huart->gState = HAL_UART_STATE_BUSY;
 800776c:	4603      	mov	r3, r0
 800776e:	2024      	movs	r0, #36	; 0x24
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007770:	681a      	ldr	r2, [r3, #0]
{
 8007772:	b4f0      	push	{r4, r5, r6, r7}
  huart->gState = HAL_UART_STATE_BUSY;
 8007774:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007778:	6814      	ldr	r4, [r2, #0]
  __HAL_UART_DISABLE(huart);
 800777a:	6810      	ldr	r0, [r2, #0]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800777c:	6e5d      	ldr	r5, [r3, #100]	; 0x64
  __HAL_UART_DISABLE(huart);
 800777e:	f020 0001 	bic.w	r0, r0, #1
 8007782:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007784:	6890      	ldr	r0, [r2, #8]
 8007786:	f020 6060 	bic.w	r0, r0, #234881024	; 0xe000000
 800778a:	4301      	orrs	r1, r0
 800778c:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800778e:	b1f5      	cbz	r5, 80077ce <HAL_UARTEx_SetRxFifoThreshold+0x6a>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007790:	6896      	ldr	r6, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007792:	6895      	ldr	r5, [r2, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007794:	4810      	ldr	r0, [pc, #64]	; (80077d8 <HAL_UARTEx_SetRxFifoThreshold+0x74>)
                               (uint16_t)denominator[tx_fifo_threshold];
 8007796:	4f11      	ldr	r7, [pc, #68]	; (80077dc <HAL_UARTEx_SetRxFifoThreshold+0x78>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007798:	f3c6 6642 	ubfx	r6, r6, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800779c:	0f6d      	lsrs	r5, r5, #29
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800779e:	5d81      	ldrb	r1, [r0, r6]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80077a0:	5d40      	ldrb	r0, [r0, r5]
                               (uint16_t)denominator[rx_fifo_threshold];
 80077a2:	5dbe      	ldrb	r6, [r7, r6]
                               (uint16_t)denominator[tx_fifo_threshold];
 80077a4:	5d7d      	ldrb	r5, [r7, r5]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80077a6:	00c9      	lsls	r1, r1, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80077a8:	00c0      	lsls	r0, r0, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80077aa:	fbb1 f1f6 	udiv	r1, r1, r6
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80077ae:	fbb0 f0f5 	udiv	r0, r0, r5
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80077b2:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  __HAL_UNLOCK(huart);
 80077b6:	2100      	movs	r1, #0
  huart->gState = HAL_UART_STATE_READY;
 80077b8:	2520      	movs	r5, #32
 80077ba:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80077be:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 80077c0:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80
  return HAL_OK;
 80077c4:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 80077c6:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
}
 80077ca:	bcf0      	pop	{r4, r5, r6, r7}
 80077cc:	4770      	bx	lr
    huart->NbRxDataToProcess = 1U;
 80077ce:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 80077d0:	4608      	mov	r0, r1
 80077d2:	e7ee      	b.n	80077b2 <HAL_UARTEx_SetRxFifoThreshold+0x4e>
  __HAL_LOCK(huart);
 80077d4:	2002      	movs	r0, #2
}
 80077d6:	4770      	bx	lr
 80077d8:	0800a5b4 	.word	0x0800a5b4
 80077dc:	0800a5ac 	.word	0x0800a5ac

080077e0 <VBS_GetAvBusVoltage_d>:
  * @retval uint16_t Latest averaged Vbus measurement in digit
  */
__weak uint16_t VBS_GetAvBusVoltage_d( BusVoltageSensor_Handle_t * pHandle )
{
  return ( pHandle->AvBusVoltage_d );
}
 80077e0:	88c0      	ldrh	r0, [r0, #6]
 80077e2:	4770      	bx	lr

080077e4 <VBS_GetAvBusVoltage_V>:
  */
__weak uint16_t VBS_GetAvBusVoltage_V( BusVoltageSensor_Handle_t * pHandle )
{
  uint32_t temp;

  temp = ( uint32_t )( pHandle->AvBusVoltage_d );
 80077e4:	88c3      	ldrh	r3, [r0, #6]
  temp *= pHandle->ConversionFactor;
 80077e6:	8840      	ldrh	r0, [r0, #2]
 80077e8:	fb03 f000 	mul.w	r0, r3, r0
  temp /= 65536u;

  return ( ( uint16_t )temp );
}
 80077ec:	0c00      	lsrs	r0, r0, #16
 80077ee:	4770      	bx	lr

080077f0 <Circle_Limitation>:

#if defined CIRCLE_LIMITATION_SQRT_M0
const uint16_t SqrtTable[1025] = SQRT_CIRCLE_LIMITATION;
#endif
__weak qd_t Circle_Limitation(CircleLimitation_Handle_t * pHandle, qd_t Vqd)
{
 80077f0:	b570      	push	{r4, r5, r6, lr}
  int32_t vd_square_limit;
  int32_t new_q;
  int32_t new_d;
  qd_t Local_Vqd=Vqd;

  MaxModule = pHandle->MaxModule;
 80077f2:	8803      	ldrh	r3, [r0, #0]
 80077f4:	140c      	asrs	r4, r1, #16
{
 80077f6:	b084      	sub	sp, #16
 80077f8:	b20d      	sxth	r5, r1

  square_q = (int32_t)(Vqd.q) * Vqd.q;
  square_d = (int32_t)(Vqd.d) * Vqd.d;
 80077fa:	fb04 f204 	mul.w	r2, r4, r4
{
 80077fe:	9101      	str	r1, [sp, #4]
  square_limit = MaxModule * MaxModule;
 8007800:	fb03 f303 	mul.w	r3, r3, r3
  vd_square_limit = pHandle->MaxVd * pHandle->MaxVd;
  square_sum = square_q + square_d;
 8007804:	fb05 2105 	mla	r1, r5, r5, r2

  if (square_sum > square_limit)
 8007808:	428b      	cmp	r3, r1
 800780a:	da10      	bge.n	800782e <Circle_Limitation+0x3e>
  vd_square_limit = pHandle->MaxVd * pHandle->MaxVd;
 800780c:	8846      	ldrh	r6, [r0, #2]
 800780e:	fb06 f006 	mul.w	r0, r6, r6
  {
    if(square_d <= vd_square_limit)
 8007812:	4282      	cmp	r2, r0
 8007814:	dd14      	ble.n	8007840 <Circle_Limitation+0x50>
      new_d = Vqd.d;
    }
    else
    {
      new_d = pHandle->MaxVd;
      if(Vqd.d < 0)
 8007816:	2c00      	cmp	r4, #0
#if defined CIRCLE_LIMITATION_SQRT_M0
      square_temp = (square_limit - vd_square_limit)/1048576;
      new_q = SqrtTable[square_temp];
#else
      square_temp = square_limit - vd_square_limit;
      new_q = MCM_Sqrt(square_temp);
 8007818:	eba3 0000 	sub.w	r0, r3, r0
        new_d = -new_d;
 800781c:	bfb8      	it	lt
 800781e:	4276      	neglt	r6, r6
      new_q = MCM_Sqrt(square_temp);
 8007820:	f7f9 ff70 	bl	8001704 <MCM_Sqrt>
#endif
      if(Vqd.q < 0)
 8007824:	2d00      	cmp	r5, #0
      {
        new_q = - new_q;
 8007826:	bfb8      	it	lt
 8007828:	4240      	neglt	r0, r0
 800782a:	b234      	sxth	r4, r6
      }
    }
    Local_Vqd.q = new_q;
 800782c:	b205      	sxth	r5, r0
    Local_Vqd.d = new_d;
  }
  return(Local_Vqd);
 800782e:	b2ad      	uxth	r5, r5
 8007830:	2000      	movs	r0, #0
 8007832:	b2a4      	uxth	r4, r4
 8007834:	f365 000f 	bfi	r0, r5, #0, #16
 8007838:	f364 401f 	bfi	r0, r4, #16, #16
}
 800783c:	b004      	add	sp, #16
 800783e:	bd70      	pop	{r4, r5, r6, pc}
      new_q = MCM_Sqrt(square_temp);
 8007840:	1a98      	subs	r0, r3, r2
 8007842:	f7f9 ff5f 	bl	8001704 <MCM_Sqrt>
      if(Vqd.q < 0)
 8007846:	2d00      	cmp	r5, #0
 8007848:	daf0      	bge.n	800782c <Circle_Limitation+0x3c>
        new_q = -new_q;
 800784a:	4240      	negs	r0, r0
 800784c:	e7ee      	b.n	800782c <Circle_Limitation+0x3c>
 800784e:	bf00      	nop

08007850 <MCP_ReceivedPacket>:
  uint8_t motorID;
  uint8_t MCPResponse;
  uint8_t userCommand=0;
  int16_t txSyncFreeSpace;
  
  if (pHandle->rxLength != 0)
 8007850:	8982      	ldrh	r2, [r0, #12]
 8007852:	2a00      	cmp	r2, #0
 8007854:	d060      	beq.n	8007918 <MCP_ReceivedPacket+0xc8>
{
 8007856:	b5f0      	push	{r4, r5, r6, r7, lr}
  {
    packetHeader = (uint16_t *) pHandle->rxBuffer;  
 8007858:	6846      	ldr	r6, [r0, #4]
    command = *packetHeader & CMD_MASK;
 800785a:	8833      	ldrh	r3, [r6, #0]
    if ((command & MCP_USER_CMD_MASK) == MCP_USER_CMD)
 800785c:	f403 417f 	and.w	r1, r3, #65280	; 0xff00
    command = *packetHeader & CMD_MASK;
 8007860:	f023 0507 	bic.w	r5, r3, #7
    if ((command & MCP_USER_CMD_MASK) == MCP_USER_CMD)
 8007864:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
{
 8007868:	b083      	sub	sp, #12
 800786a:	4604      	mov	r4, r0
    command = *packetHeader & CMD_MASK;
 800786c:	b2ad      	uxth	r5, r5
    if ((command & MCP_USER_CMD_MASK) == MCP_USER_CMD)
 800786e:	d06c      	beq.n	800794a <MCP_ReceivedPacket+0xfa>
    MCI_Handle_t * pMCI = &Mci[motorID];
    /* Removing MCP Header from RxBuffer*/
    pHandle->rxLength = pHandle->rxLength-MCP_HEADER_SIZE;
    pHandle->rxBuffer = pHandle->rxBuffer+MCP_HEADER_SIZE;
    /* Commands requiering payload response must be aware of space available for the payload*/
    txSyncFreeSpace = pHandle->pTransportLayer->txSyncMaxPayload-1; /* Last byte is reserved for MCP response*/
 8007870:	6801      	ldr	r1, [r0, #0]
    MCI_Handle_t * pMCI = &Mci[motorID];
 8007872:	4f60      	ldr	r7, [pc, #384]	; (80079f4 <MCP_ReceivedPacket+0x1a4>)
    txSyncFreeSpace = pHandle->pTransportLayer->txSyncMaxPayload-1; /* Last byte is reserved for MCP response*/
 8007874:	8989      	ldrh	r1, [r1, #12]
    motorID = (*packetHeader & MOTOR_MASK)-1;
 8007876:	f003 0307 	and.w	r3, r3, #7
 800787a:	3b01      	subs	r3, #1
    pHandle->rxLength = pHandle->rxLength-MCP_HEADER_SIZE;
 800787c:	3a02      	subs	r2, #2
    MCI_Handle_t * pMCI = &Mci[motorID];
 800787e:	b2db      	uxtb	r3, r3
    pHandle->rxLength = pHandle->rxLength-MCP_HEADER_SIZE;
 8007880:	b290      	uxth	r0, r2
    MCI_Handle_t * pMCI = &Mci[motorID];
 8007882:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
    pHandle->rxBuffer = pHandle->rxBuffer+MCP_HEADER_SIZE;
 8007886:	3602      	adds	r6, #2
    txSyncFreeSpace = pHandle->pTransportLayer->txSyncMaxPayload-1; /* Last byte is reserved for MCP response*/
 8007888:	3901      	subs	r1, #1
    /* Initialization of the tx length, command which send back data has to set the txLength (case of Read register)*/
    pHandle->txLength = 0;
 800788a:	2200      	movs	r2, #0
    
    switch (command) 
 800788c:	2d60      	cmp	r5, #96	; 0x60
    pHandle->rxLength = pHandle->rxLength-MCP_HEADER_SIZE;
 800788e:	81a0      	strh	r0, [r4, #12]
    pHandle->rxBuffer = pHandle->rxBuffer+MCP_HEADER_SIZE;
 8007890:	6066      	str	r6, [r4, #4]
    MCI_Handle_t * pMCI = &Mci[motorID];
 8007892:	eb07 0783 	add.w	r7, r7, r3, lsl #2
    txSyncFreeSpace = pHandle->pTransportLayer->txSyncMaxPayload-1; /* Last byte is reserved for MCP response*/
 8007896:	b289      	uxth	r1, r1
    pHandle->txLength = 0;
 8007898:	81e2      	strh	r2, [r4, #14]
    switch (command) 
 800789a:	d83e      	bhi.n	800791a <MCP_ReceivedPacket+0xca>
 800789c:	2d60      	cmp	r5, #96	; 0x60
 800789e:	d832      	bhi.n	8007906 <MCP_ReceivedPacket+0xb6>
 80078a0:	e8df f005 	tbb	[pc, r5]
 80078a4:	31313197 	.word	0x31313197
 80078a8:	31313131 	.word	0x31313131
 80078ac:	3131319f 	.word	0x3131319f
 80078b0:	31313131 	.word	0x31313131
 80078b4:	31313175 	.word	0x31313175
 80078b8:	31313131 	.word	0x31313131
 80078bc:	3131314b 	.word	0x3131314b
 80078c0:	31313131 	.word	0x31313131
 80078c4:	31313145 	.word	0x31313145
 80078c8:	31313131 	.word	0x31313131
 80078cc:	3131317a 	.word	0x3131317a
 80078d0:	31313131 	.word	0x31313131
 80078d4:	31313141 	.word	0x31313141
 80078d8:	31313131 	.word	0x31313131
 80078dc:	31313185 	.word	0x31313185
 80078e0:	31313131 	.word	0x31313131
 80078e4:	3131318b 	.word	0x3131318b
 80078e8:	31313131 	.word	0x31313131
 80078ec:	31313191 	.word	0x31313191
 80078f0:	31313131 	.word	0x31313131
 80078f4:	313131a4 	.word	0x313131a4
 80078f8:	31313131 	.word	0x31313131
 80078fc:	313131a4 	.word	0x313131a4
 8007900:	31313131 	.word	0x31313131
 8007904:	a4          	.byte	0xa4
 8007905:	00          	.byte	0x00
 8007906:	2300      	movs	r3, #0
 8007908:	2002      	movs	r0, #2
    	  }
        break;
      default :
        MCPResponse = MCP_CMD_UNKNOWN;
      }
      pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 800790a:	68a2      	ldr	r2, [r4, #8]
 800790c:	54d0      	strb	r0, [r2, r3]
      pHandle->txLength++;
 800790e:	89e3      	ldrh	r3, [r4, #14]
 8007910:	3301      	adds	r3, #1
 8007912:	81e3      	strh	r3, [r4, #14]
  }
  else /* Length is 0, this is a request to send back the last packet */
  {
    /* Nothing to do, txBuffer and txLength have not been modified */
  } 
}
 8007914:	b003      	add	sp, #12
 8007916:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007918:	4770      	bx	lr
    switch (command) 
 800791a:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800791e:	d065      	beq.n	80079ec <MCP_ReceivedPacket+0x19c>
 8007920:	4613      	mov	r3, r2
 8007922:	2002      	movs	r0, #2
 8007924:	e7f1      	b.n	800790a <MCP_ReceivedPacket+0xba>
          if (MCI_GetSTMState(pMCI) == IDLE)
 8007926:	4638      	mov	r0, r7
 8007928:	f7f9 fda6 	bl	8001478 <MCI_GetSTMState>
 800792c:	b128      	cbz	r0, 800793a <MCP_ReceivedPacket+0xea>
            MCI_StopMotor(pMCI);
 800792e:	4638      	mov	r0, r7
 8007930:	f7f9 fd5a 	bl	80013e8 <MCI_StopMotor>
            MCPResponse = MCP_CMD_OK;
 8007934:	89e3      	ldrh	r3, [r4, #14]
 8007936:	2000      	movs	r0, #0
 8007938:	e7e7      	b.n	800790a <MCP_ReceivedPacket+0xba>
            MCPResponse = (MCI_StartMotor(pMCI)) ? MCP_CMD_OK : MCP_CMD_NOK;
 800793a:	4638      	mov	r0, r7
 800793c:	f7f9 fd4a 	bl	80013d4 <MCI_StartMotor>
 8007940:	f080 0001 	eor.w	r0, r0, #1
 8007944:	89e3      	ldrh	r3, [r4, #14]
 8007946:	b2c0      	uxtb	r0, r0
 8007948:	e7df      	b.n	800790a <MCP_ReceivedPacket+0xba>
    txSyncFreeSpace = pHandle->pTransportLayer->txSyncMaxPayload-1; /* Last byte is reserved for MCP response*/
 800794a:	6801      	ldr	r1, [r0, #0]
    pHandle->rxLength = pHandle->rxLength-MCP_HEADER_SIZE;
 800794c:	3a02      	subs	r2, #2
        userCommand = (command >> 3) & 0x1f;
 800794e:	f3c5 03c7 	ubfx	r3, r5, #3, #8
    pHandle->rxLength = pHandle->rxLength-MCP_HEADER_SIZE;
 8007952:	b290      	uxth	r0, r2
    pHandle->rxBuffer = pHandle->rxBuffer+MCP_HEADER_SIZE;
 8007954:	3602      	adds	r6, #2
    pHandle->txLength = 0;
 8007956:	2200      	movs	r2, #0
    	  if (userCommand < MCP_USER_CALLBACK_MAX && MCP_UserCallBack[userCommand] != NULL)
 8007958:	f013 0f1e 	tst.w	r3, #30
    txSyncFreeSpace = pHandle->pTransportLayer->txSyncMaxPayload-1; /* Last byte is reserved for MCP response*/
 800795c:	8989      	ldrh	r1, [r1, #12]
    pHandle->rxLength = pHandle->rxLength-MCP_HEADER_SIZE;
 800795e:	81a0      	strh	r0, [r4, #12]
    pHandle->rxBuffer = pHandle->rxBuffer+MCP_HEADER_SIZE;
 8007960:	6066      	str	r6, [r4, #4]
    pHandle->txLength = 0;
 8007962:	81e2      	strh	r2, [r4, #14]
    	  if (userCommand < MCP_USER_CALLBACK_MAX && MCP_UserCallBack[userCommand] != NULL)
 8007964:	d002      	beq.n	800796c <MCP_ReceivedPacket+0x11c>
        MCPResponse = MCP_CMD_OK;
 8007966:	2300      	movs	r3, #0
          MCPResponse = MCP_ERROR_CALLBACK_NOT_REGISTRED;
 8007968:	200d      	movs	r0, #13
 800796a:	e7ce      	b.n	800790a <MCP_ReceivedPacket+0xba>
    txSyncFreeSpace = pHandle->pTransportLayer->txSyncMaxPayload-1; /* Last byte is reserved for MCP response*/
 800796c:	3901      	subs	r1, #1
 800796e:	b20a      	sxth	r2, r1
        userCommand = (command >> 3) & 0x1f;
 8007970:	f003 031f 	and.w	r3, r3, #31
    	  if (userCommand < MCP_USER_CALLBACK_MAX && MCP_UserCallBack[userCommand] != NULL)
 8007974:	4920      	ldr	r1, [pc, #128]	; (80079f8 <MCP_ReceivedPacket+0x1a8>)
 8007976:	f851 5023 	ldr.w	r5, [r1, r3, lsl #2]
 800797a:	2d00      	cmp	r5, #0
 800797c:	d0f3      	beq.n	8007966 <MCP_ReceivedPacket+0x116>
    	    MCPResponse = MCP_UserCallBack[userCommand](pHandle->rxLength, pHandle->rxBuffer, txSyncFreeSpace, &pHandle->txLength, pHandle->txBuffer);
 800797e:	68a3      	ldr	r3, [r4, #8]
 8007980:	9300      	str	r3, [sp, #0]
 8007982:	4631      	mov	r1, r6
 8007984:	f104 030e 	add.w	r3, r4, #14
 8007988:	47a8      	blx	r5
 800798a:	89e3      	ldrh	r3, [r4, #14]
 800798c:	e7bd      	b.n	800790a <MCP_ReceivedPacket+0xba>
        MCPResponse = RI_GetRegCommandParser (pHandle,txSyncFreeSpace); 
 800798e:	4620      	mov	r0, r4
 8007990:	f7fb f8d0 	bl	8002b34 <RI_GetRegCommandParser>
        break;
 8007994:	89e3      	ldrh	r3, [r4, #14]
 8007996:	e7b8      	b.n	800790a <MCP_ReceivedPacket+0xba>
          if (MCI_GetSTMState(pMCI) == RUN)
 8007998:	4638      	mov	r0, r7
 800799a:	f7f9 fd6d 	bl	8001478 <MCI_GetSTMState>
 800799e:	2806      	cmp	r0, #6
 80079a0:	d1c8      	bne.n	8007934 <MCP_ReceivedPacket+0xe4>
            MCI_StopRamp(pMCI);
 80079a2:	4638      	mov	r0, r7
 80079a4:	f7f9 fd9a 	bl	80014dc <MCI_StopRamp>
 80079a8:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 80079aa:	2000      	movs	r0, #0
 80079ac:	e7ad      	b.n	800790a <MCP_ReceivedPacket+0xba>
          MCI_FaultAcknowledged(pMCI);
 80079ae:	4638      	mov	r0, r7
 80079b0:	f7f9 fd1e 	bl	80013f0 <MCI_FaultAcknowledged>
        break;
 80079b4:	89e3      	ldrh	r3, [r4, #14]
          MCPResponse = MCP_CMD_OK;
 80079b6:	2000      	movs	r0, #0
        break;
 80079b8:	e7a7      	b.n	800790a <MCP_ReceivedPacket+0xba>
        MCI_EncoderAlign(pMCI);
 80079ba:	4638      	mov	r0, r7
 80079bc:	f7f9 fd1c 	bl	80013f8 <MCI_EncoderAlign>
        break;
 80079c0:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 80079c2:	2000      	movs	r0, #0
        break;
 80079c4:	e7a1      	b.n	800790a <MCP_ReceivedPacket+0xba>
        MCI_Clear_Iqdref(pMCI);
 80079c6:	4638      	mov	r0, r7
 80079c8:	f7f9 fdf0 	bl	80015ac <MCI_Clear_Iqdref>
        break;
 80079cc:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 80079ce:	2000      	movs	r0, #0
        break;
 80079d0:	e79b      	b.n	800790a <MCP_ReceivedPacket+0xba>
    	*pHandle->txBuffer = (uint32_t) MCP_VERSION;
 80079d2:	68a3      	ldr	r3, [r4, #8]
    	pHandle->txLength = 4;
 80079d4:	2104      	movs	r1, #4
    	*pHandle->txBuffer = (uint32_t) MCP_VERSION;
 80079d6:	2201      	movs	r2, #1
    	pHandle->txLength = 4;
 80079d8:	81e1      	strh	r1, [r4, #14]
    	*pHandle->txBuffer = (uint32_t) MCP_VERSION;
 80079da:	701a      	strb	r2, [r3, #0]
      break;
 80079dc:	89e3      	ldrh	r3, [r4, #14]
    	MCPResponse = MCP_CMD_OK;
 80079de:	2000      	movs	r0, #0
      break;
 80079e0:	e793      	b.n	800790a <MCP_ReceivedPacket+0xba>
        MCPResponse = RI_SetRegCommandParser (pHandle,txSyncFreeSpace); 
 80079e2:	4620      	mov	r0, r4
 80079e4:	f7fa fcec 	bl	80023c0 <RI_SetRegCommandParser>
      break;
 80079e8:	89e3      	ldrh	r3, [r4, #14]
 80079ea:	e78e      	b.n	800790a <MCP_ReceivedPacket+0xba>
    txSyncFreeSpace = pHandle->pTransportLayer->txSyncMaxPayload-1; /* Last byte is reserved for MCP response*/
 80079ec:	b20a      	sxth	r2, r1
  uint8_t userCommand=0;
 80079ee:	2300      	movs	r3, #0
 80079f0:	e7c0      	b.n	8007974 <MCP_ReceivedPacket+0x124>
 80079f2:	bf00      	nop
 80079f4:	20000a14 	.word	0x20000a14
 80079f8:	20000aac 	.word	0x20000aac

080079fc <MCPA_dataLog>:

uint32_t GLOBAL_TIMESTAMP = 0;
static void MCPA_stopDataLog (MCPA_Handle_t *pHandle);

void MCPA_dataLog (MCPA_Handle_t *pHandle)
{
 80079fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint8_t i;
  uint16_t *logValue16;
  uint32_t *logValue;
  
  if (pHandle->HFIndex == pHandle->HFRateBuff) /*  */
 80079fe:	7fc3      	ldrb	r3, [r0, #31]
 8007a00:	f890 2022 	ldrb.w	r2, [r0, #34]	; 0x22
 8007a04:	429a      	cmp	r2, r3
{
 8007a06:	4604      	mov	r4, r0
  if (pHandle->HFIndex == pHandle->HFRateBuff) /*  */
 8007a08:	d002      	beq.n	8007a10 <MCPA_dataLog+0x14>
    }     
  }
  else 
  {
    /* nothing to log just waiting next call to MCPA_datalog*/
    pHandle->HFIndex++;
 8007a0a:	3301      	adds	r3, #1
 8007a0c:	77c3      	strb	r3, [r0, #31]
  }
}  
 8007a0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (pHandle->bufferIndex == 0)
 8007a10:	8b05      	ldrh	r5, [r0, #24]
    pHandle->HFIndex = 0;
 8007a12:	2300      	movs	r3, #0
 8007a14:	77c3      	strb	r3, [r0, #31]
    if (pHandle->bufferIndex == 0)
 8007a16:	b1a5      	cbz	r5, 8007a42 <MCPA_dataLog+0x46>
 8007a18:	6961      	ldr	r1, [r4, #20]
    if ((pHandle->bufferIndex > 0)  && (pHandle->bufferIndex <= pHandle->bufferTxTriggerBuff ))
 8007a1a:	8ba0      	ldrh	r0, [r4, #28]
 8007a1c:	42a8      	cmp	r0, r5
 8007a1e:	d24d      	bcs.n	8007abc <MCPA_dataLog+0xc0>
 8007a20:	f894 2026 	ldrb.w	r2, [r4, #38]	; 0x26
      if (pHandle->MFRateBuff == 254) /* MFRateBuff = 254 means we dump MF data once per buffer */
 8007a24:	2afe      	cmp	r2, #254	; 0xfe
 8007a26:	d068      	beq.n	8007afa <MCPA_dataLog+0xfe>
       *logValue16 = pHandle->MarkBuff; /* MarkBuff is actually 8 bits, but we add also 8 bits of the ASYNCID=0 after the MARK*/
 8007a28:	f894 302a 	ldrb.w	r3, [r4, #42]	; 0x2a
 8007a2c:	534b      	strh	r3, [r1, r5]
       pHandle->pTransportLayer->fSendPacket (pHandle->pTransportLayer, pHandle->currentBuffer, pHandle->bufferIndex+2, MCTL_ASYNC);
 8007a2e:	8b22      	ldrh	r2, [r4, #24]
 8007a30:	6820      	ldr	r0, [r4, #0]
 8007a32:	3202      	adds	r2, #2
 8007a34:	2309      	movs	r3, #9
 8007a36:	6845      	ldr	r5, [r0, #4]
 8007a38:	b292      	uxth	r2, r2
 8007a3a:	47a8      	blx	r5
       pHandle->bufferIndex = 0;
 8007a3c:	2300      	movs	r3, #0
 8007a3e:	8323      	strh	r3, [r4, #24]
}  
 8007a40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ( pHandle->pTransportLayer->fGetBuffer (pHandle->pTransportLayer, (void **) &pHandle->currentBuffer, MCTL_ASYNC))
 8007a42:	4601      	mov	r1, r0
 8007a44:	2209      	movs	r2, #9
 8007a46:	f851 0b14 	ldr.w	r0, [r1], #20
 8007a4a:	6803      	ldr	r3, [r0, #0]
 8007a4c:	4798      	blx	r3
 8007a4e:	b388      	cbz	r0, 8007ab4 <MCPA_dataLog+0xb8>
        *logValue = GLOBAL_TIMESTAMP; /* 32 first bits is used to store Timestamp */
 8007a50:	4b4b      	ldr	r3, [pc, #300]	; (8007b80 <MCPA_dataLog+0x184>)
        logValue = (uint32_t *) pHandle->currentBuffer;
 8007a52:	6961      	ldr	r1, [r4, #20]
        *logValue = GLOBAL_TIMESTAMP; /* 32 first bits is used to store Timestamp */
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	600b      	str	r3, [r1, #0]
        if (pHandle->Mark != pHandle->MarkBuff)
 8007a58:	f894 3029 	ldrb.w	r3, [r4, #41]	; 0x29
 8007a5c:	f894 202a 	ldrb.w	r2, [r4, #42]	; 0x2a
        pHandle->MFIndex = 0; /* Restart the motif from scratch at each buffer*/
 8007a60:	f884 5020 	strb.w	r5, [r4, #32]
        if (pHandle->Mark != pHandle->MarkBuff)
 8007a64:	429a      	cmp	r2, r3
        pHandle->bufferIndex = 4; 
 8007a66:	f04f 0504 	mov.w	r5, #4
 8007a6a:	8325      	strh	r5, [r4, #24]
        if (pHandle->Mark != pHandle->MarkBuff)
 8007a6c:	d0d5      	beq.n	8007a1a <MCPA_dataLog+0x1e>
          pHandle->HFNumBuff = pHandle->HFNum;
 8007a6e:	f894 0023 	ldrb.w	r0, [r4, #35]	; 0x23
          pHandle->MFNumBuff = pHandle->MFNum;
 8007a72:	f894 1027 	ldrb.w	r1, [r4, #39]	; 0x27
          pHandle->HFRateBuff = pHandle->HFRate;
 8007a76:	f894 6021 	ldrb.w	r6, [r4, #33]	; 0x21
          pHandle->MFRateBuff = pHandle->MFRate;
 8007a7a:	f894 5025 	ldrb.w	r5, [r4, #37]	; 0x25
          pHandle->MarkBuff = pHandle->Mark;
 8007a7e:	f884 302a 	strb.w	r3, [r4, #42]	; 0x2a
          memcpy(pHandle->dataPtrTableBuff, pHandle->dataPtrTable, (pHandle->HFNum+pHandle->MFNum)*4); /* We store pointer here, so 4 bytes */
 8007a82:	1842      	adds	r2, r0, r1
          pHandle->bufferTxTriggerBuff = pHandle->bufferTxTrigger;
 8007a84:	8b63      	ldrh	r3, [r4, #26]
          pHandle->HFNumBuff = pHandle->HFNum;
 8007a86:	f884 0024 	strb.w	r0, [r4, #36]	; 0x24
          pHandle->MFNumBuff = pHandle->MFNum;
 8007a8a:	f884 1028 	strb.w	r1, [r4, #40]	; 0x28
          memcpy(pHandle->dataPtrTableBuff, pHandle->dataPtrTable, (pHandle->HFNum+pHandle->MFNum)*4); /* We store pointer here, so 4 bytes */
 8007a8e:	0092      	lsls	r2, r2, #2
 8007a90:	e9d4 1001 	ldrd	r1, r0, [r4, #4]
          pHandle->bufferTxTriggerBuff = pHandle->bufferTxTrigger;
 8007a94:	83a3      	strh	r3, [r4, #28]
          pHandle->HFRateBuff = pHandle->HFRate;
 8007a96:	f884 6022 	strb.w	r6, [r4, #34]	; 0x22
          pHandle->MFRateBuff = pHandle->MFRate;
 8007a9a:	f884 5026 	strb.w	r5, [r4, #38]	; 0x26
          memcpy(pHandle->dataPtrTableBuff, pHandle->dataPtrTable, (pHandle->HFNum+pHandle->MFNum)*4); /* We store pointer here, so 4 bytes */
 8007a9e:	f002 fbbf 	bl	800a220 <memcpy>
          memcpy(pHandle->dataSizeTableBuff, pHandle->dataSizeTable, pHandle->HFNum+pHandle->MFNum); /* 1 size byte per ID*/
 8007aa2:	f894 2023 	ldrb.w	r2, [r4, #35]	; 0x23
 8007aa6:	f894 3027 	ldrb.w	r3, [r4, #39]	; 0x27
 8007aaa:	e9d4 1003 	ldrd	r1, r0, [r4, #12]
 8007aae:	441a      	add	r2, r3
 8007ab0:	f002 fbb6 	bl	800a220 <memcpy>
    if ((pHandle->bufferIndex > 0)  && (pHandle->bufferIndex <= pHandle->bufferTxTriggerBuff ))
 8007ab4:	8b25      	ldrh	r5, [r4, #24]
 8007ab6:	2d00      	cmp	r5, #0
 8007ab8:	d1ae      	bne.n	8007a18 <MCPA_dataLog+0x1c>
}  
 8007aba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      for (i=0; i<pHandle->HFNumBuff; i++)
 8007abc:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
      logValue16 = (uint16_t *) &pHandle->currentBuffer[pHandle->bufferIndex];
 8007ac0:	194e      	adds	r6, r1, r5
      for (i=0; i<pHandle->HFNumBuff; i++)
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d055      	beq.n	8007b72 <MCPA_dataLog+0x176>
        *logValue16 = *((uint16_t *) pHandle->dataPtrTableBuff[i]);
 8007ac6:	2200      	movs	r2, #0
 8007ac8:	68a7      	ldr	r7, [r4, #8]
 8007aca:	4610      	mov	r0, r2
 8007acc:	f857 3020 	ldr.w	r3, [r7, r0, lsl #2]
 8007ad0:	881b      	ldrh	r3, [r3, #0]
 8007ad2:	f826 3b02 	strh.w	r3, [r6], #2
        pHandle->bufferIndex = pHandle->bufferIndex+2;
 8007ad6:	8b25      	ldrh	r5, [r4, #24]
      for (i=0; i<pHandle->HFNumBuff; i++)
 8007ad8:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8007adc:	3201      	adds	r2, #1
        pHandle->bufferIndex = pHandle->bufferIndex+2;
 8007ade:	3502      	adds	r5, #2
      for (i=0; i<pHandle->HFNumBuff; i++)
 8007ae0:	b2d0      	uxtb	r0, r2
        pHandle->bufferIndex = pHandle->bufferIndex+2;
 8007ae2:	b2ad      	uxth	r5, r5
      for (i=0; i<pHandle->HFNumBuff; i++)
 8007ae4:	4283      	cmp	r3, r0
        pHandle->bufferIndex = pHandle->bufferIndex+2;
 8007ae6:	8325      	strh	r5, [r4, #24]
      for (i=0; i<pHandle->HFNumBuff; i++)
 8007ae8:	d8f0      	bhi.n	8007acc <MCPA_dataLog+0xd0>
      if (pHandle->MFRateBuff < 254) 
 8007aea:	f894 2026 	ldrb.w	r2, [r4, #38]	; 0x26
 8007aee:	2afd      	cmp	r2, #253	; 0xfd
 8007af0:	d919      	bls.n	8007b26 <MCPA_dataLog+0x12a>
    if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 8007af2:	8ba3      	ldrh	r3, [r4, #28]
 8007af4:	42ab      	cmp	r3, r5
 8007af6:	d395      	bcc.n	8007a24 <MCPA_dataLog+0x28>
}  
 8007af8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        for (i=pHandle->HFNumBuff; i<pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8007afa:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8007afe:	f894 0028 	ldrb.w	r0, [r4, #40]	; 0x28
 8007b02:	4418      	add	r0, r3
 8007b04:	4298      	cmp	r0, r3
 8007b06:	dd8f      	ble.n	8007a28 <MCPA_dataLog+0x2c>
         *logValue = *((uint32_t *) pHandle->dataPtrTableBuff[i]);
 8007b08:	68a7      	ldr	r7, [r4, #8]
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007b0a:	6926      	ldr	r6, [r4, #16]
         *logValue = *((uint32_t *) pHandle->dataPtrTableBuff[i]);
 8007b0c:	f857 2023 	ldr.w	r2, [r7, r3, lsl #2]
 8007b10:	6812      	ldr	r2, [r2, #0]
 8007b12:	514a      	str	r2, [r1, r5]
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007b14:	5cf2      	ldrb	r2, [r6, r3]
        for (i=pHandle->HFNumBuff; i<pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8007b16:	3301      	adds	r3, #1
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007b18:	4415      	add	r5, r2
        for (i=pHandle->HFNumBuff; i<pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8007b1a:	b2db      	uxtb	r3, r3
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007b1c:	b2ad      	uxth	r5, r5
        for (i=pHandle->HFNumBuff; i<pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8007b1e:	4283      	cmp	r3, r0
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007b20:	8325      	strh	r5, [r4, #24]
        for (i=pHandle->HFNumBuff; i<pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8007b22:	dbf3      	blt.n	8007b0c <MCPA_dataLog+0x110>
 8007b24:	e780      	b.n	8007a28 <MCPA_dataLog+0x2c>
 8007b26:	8ba0      	ldrh	r0, [r4, #28]
        if (pHandle->MFIndex == pHandle->MFRateBuff)  
 8007b28:	f894 5020 	ldrb.w	r5, [r4, #32]
 8007b2c:	4295      	cmp	r5, r2
 8007b2e:	d007      	beq.n	8007b40 <MCPA_dataLog+0x144>
          pHandle->MFIndex ++;
 8007b30:	3501      	adds	r5, #1
 8007b32:	f884 5020 	strb.w	r5, [r4, #32]
 8007b36:	8b25      	ldrh	r5, [r4, #24]
    if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 8007b38:	42a8      	cmp	r0, r5
 8007b3a:	f4ff af75 	bcc.w	8007a28 <MCPA_dataLog+0x2c>
}  
 8007b3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
          for (i=pHandle->HFNumBuff; i<pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8007b40:	f894 6028 	ldrb.w	r6, [r4, #40]	; 0x28
 8007b44:	441e      	add	r6, r3
          pHandle->MFIndex = 0;
 8007b46:	2200      	movs	r2, #0
          for (i=pHandle->HFNumBuff; i<pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8007b48:	429e      	cmp	r6, r3
          pHandle->MFIndex = 0;
 8007b4a:	f884 2020 	strb.w	r2, [r4, #32]
          for (i=pHandle->HFNumBuff; i<pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8007b4e:	dd15      	ble.n	8007b7c <MCPA_dataLog+0x180>
            *logValue = *((uint32_t *) pHandle->dataPtrTableBuff[i]);
 8007b50:	f8d4 c008 	ldr.w	ip, [r4, #8]
            pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007b54:	6927      	ldr	r7, [r4, #16]
 8007b56:	8b25      	ldrh	r5, [r4, #24]
            *logValue = *((uint32_t *) pHandle->dataPtrTableBuff[i]);
 8007b58:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 8007b5c:	6812      	ldr	r2, [r2, #0]
 8007b5e:	514a      	str	r2, [r1, r5]
            pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007b60:	5cfa      	ldrb	r2, [r7, r3]
          for (i=pHandle->HFNumBuff; i<pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8007b62:	3301      	adds	r3, #1
            pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007b64:	4415      	add	r5, r2
          for (i=pHandle->HFNumBuff; i<pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8007b66:	b2db      	uxtb	r3, r3
            pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007b68:	b2ad      	uxth	r5, r5
          for (i=pHandle->HFNumBuff; i<pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8007b6a:	42b3      	cmp	r3, r6
            pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007b6c:	8325      	strh	r5, [r4, #24]
          for (i=pHandle->HFNumBuff; i<pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8007b6e:	dbf3      	blt.n	8007b58 <MCPA_dataLog+0x15c>
 8007b70:	e7e2      	b.n	8007b38 <MCPA_dataLog+0x13c>
      if (pHandle->MFRateBuff < 254) 
 8007b72:	f894 2026 	ldrb.w	r2, [r4, #38]	; 0x26
 8007b76:	2afd      	cmp	r2, #253	; 0xfd
 8007b78:	d9d6      	bls.n	8007b28 <MCPA_dataLog+0x12c>
}  
 8007b7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007b7c:	8b25      	ldrh	r5, [r4, #24]
 8007b7e:	e7db      	b.n	8007b38 <MCPA_dataLog+0x13c>
 8007b80:	20000690 	.word	0x20000690

08007b84 <MCPA_flushDataLog>:

void MCPA_flushDataLog (MCPA_Handle_t *pHandle)
{
 8007b84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint8_t i;
  uint16_t *logValue16;
  uint32_t *logValue;
  
  if (pHandle->bufferIndex > 0) {  /* if buffer is allocated, we must send it*/
 8007b86:	8b03      	ldrh	r3, [r0, #24]
 8007b88:	b18b      	cbz	r3, 8007bae <MCPA_flushDataLog+0x2a>
    if (pHandle->MFRateBuff == 254) /* In case of flush, we must respect the packet format to allow proper decoding */
 8007b8a:	f890 2026 	ldrb.w	r2, [r0, #38]	; 0x26
 8007b8e:	2afe      	cmp	r2, #254	; 0xfe
 8007b90:	4604      	mov	r4, r0
 8007b92:	d00d      	beq.n	8007bb0 <MCPA_flushDataLog+0x2c>
 8007b94:	6941      	ldr	r1, [r0, #20]
         *logValue = *((uint32_t *) pHandle->dataPtrTableBuff[i]);
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
        }
      }
    logValue16 = (uint16_t *) &pHandle->currentBuffer[pHandle->bufferIndex];
    *logValue16 = pHandle->MarkBuff; /* MarkBuff is actually 8 bits, but we add also 8 bits of the ASYNCID=0 after the MARK*/
 8007b96:	f894 202a 	ldrb.w	r2, [r4, #42]	; 0x2a
 8007b9a:	52ca      	strh	r2, [r1, r3]
    pHandle->pTransportLayer->fSendPacket (pHandle->pTransportLayer, pHandle->currentBuffer, pHandle->bufferIndex+2, MCTL_ASYNC);
 8007b9c:	8b22      	ldrh	r2, [r4, #24]
 8007b9e:	6820      	ldr	r0, [r4, #0]
 8007ba0:	3202      	adds	r2, #2
 8007ba2:	2309      	movs	r3, #9
 8007ba4:	6845      	ldr	r5, [r0, #4]
 8007ba6:	b292      	uxth	r2, r2
 8007ba8:	47a8      	blx	r5
    pHandle->bufferIndex = 0;
 8007baa:	2300      	movs	r3, #0
 8007bac:	8323      	strh	r3, [r4, #24]
  }   
}
 8007bae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        for (i=pHandle->HFNumBuff; i<pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8007bb0:	f890 2024 	ldrb.w	r2, [r0, #36]	; 0x24
 8007bb4:	f890 5028 	ldrb.w	r5, [r0, #40]	; 0x28
         logValue = (uint32_t *) &pHandle->currentBuffer[pHandle->bufferIndex];
 8007bb8:	6941      	ldr	r1, [r0, #20]
        for (i=pHandle->HFNumBuff; i<pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8007bba:	4415      	add	r5, r2
 8007bbc:	42aa      	cmp	r2, r5
 8007bbe:	daea      	bge.n	8007b96 <MCPA_flushDataLog+0x12>
         *logValue = *((uint32_t *) pHandle->dataPtrTableBuff[i]);
 8007bc0:	6887      	ldr	r7, [r0, #8]
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007bc2:	6906      	ldr	r6, [r0, #16]
         *logValue = *((uint32_t *) pHandle->dataPtrTableBuff[i]);
 8007bc4:	f857 0022 	ldr.w	r0, [r7, r2, lsl #2]
 8007bc8:	6800      	ldr	r0, [r0, #0]
 8007bca:	50c8      	str	r0, [r1, r3]
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007bcc:	5cb0      	ldrb	r0, [r6, r2]
        for (i=pHandle->HFNumBuff; i<pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8007bce:	3201      	adds	r2, #1
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007bd0:	4403      	add	r3, r0
        for (i=pHandle->HFNumBuff; i<pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8007bd2:	b2d2      	uxtb	r2, r2
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007bd4:	b29b      	uxth	r3, r3
        for (i=pHandle->HFNumBuff; i<pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8007bd6:	42aa      	cmp	r2, r5
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007bd8:	8323      	strh	r3, [r4, #24]
        for (i=pHandle->HFNumBuff; i<pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8007bda:	dbf3      	blt.n	8007bc4 <MCPA_flushDataLog+0x40>
 8007bdc:	e7db      	b.n	8007b96 <MCPA_flushDataLog+0x12>
 8007bde:	bf00      	nop

08007be0 <MCPA_cfgLog>:
  pHandle->HFIndex = 0;
  pHandle->HFRateBuff =0; /* We do not want to miss any sample at the restart*/
}
  
uint8_t MCPA_cfgLog (MCPA_Handle_t *pHandle, uint8_t * cfgdata)
{
 8007be0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  uint16_t newID, buffSize;
  uint8_t i;
  uint8_t logSize=0; /* Max size of a log per iteration (HF+MF)*/
  uint8_t result = MCP_CMD_OK;
  
  buffSize = *((uint16_t *) cfgdata);
 8007be4:	880e      	ldrh	r6, [r1, #0]
{
 8007be6:	4604      	mov	r4, r0
  if (buffSize == 0)
 8007be8:	2e00      	cmp	r6, #0
 8007bea:	d041      	beq.n	8007c70 <MCPA_cfgLog+0x90>
  { 
    /* Switch Off condition */
    MCPA_stopDataLog(pHandle);
  }
  else if (buffSize > pHandle->pTransportLayer->txAsyncMaxPayload )
 8007bec:	6803      	ldr	r3, [r0, #0]
 8007bee:	89db      	ldrh	r3, [r3, #14]
 8007bf0:	42b3      	cmp	r3, r6
 8007bf2:	d33a      	bcc.n	8007c6a <MCPA_cfgLog+0x8a>
  {
    result = MCP_ERROR_NO_TXASYNC_SPACE;
  }  
  else
  {
     pHandle->HFRate = *((uint8_t *) &cfgdata[2]);
 8007bf4:	788b      	ldrb	r3, [r1, #2]
 8007bf6:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
     pHandle->HFNum  = *((uint8_t *) &cfgdata[3]);
 8007bfa:	78cf      	ldrb	r7, [r1, #3]
 8007bfc:	f880 7023 	strb.w	r7, [r0, #35]	; 0x23
     pHandle->MFRate = *((uint8_t *) &cfgdata[4]);
 8007c00:	790b      	ldrb	r3, [r1, #4]
 8007c02:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
     pHandle->MFNum =  *((uint8_t *) &cfgdata[5]);
 8007c06:	794a      	ldrb	r2, [r1, #5]
     cfgdata = &cfgdata[6]; /* Start of the HF IDs*/
     if ((pHandle->HFNum+pHandle->MFNum) <= pHandle->nbrOfDataLog )
 8007c08:	7f83      	ldrb	r3, [r0, #30]
     pHandle->MFNum =  *((uint8_t *) &cfgdata[5]);
 8007c0a:	f880 2027 	strb.w	r2, [r0, #39]	; 0x27
     if ((pHandle->HFNum+pHandle->MFNum) <= pHandle->nbrOfDataLog )
 8007c0e:	4417      	add	r7, r2
 8007c10:	429f      	cmp	r7, r3
 8007c12:	dc4f      	bgt.n	8007cb4 <MCPA_cfgLog+0xd4>
     cfgdata = &cfgdata[6]; /* Start of the HF IDs*/
 8007c14:	3106      	adds	r1, #6
     {
       for (i =0; i < (pHandle->HFNum+pHandle->MFNum) ; i++)
 8007c16:	2f00      	cmp	r7, #0
 8007c18:	d053      	beq.n	8007cc2 <MCPA_cfgLog+0xe2>
  uint8_t logSize=0; /* Max size of a log per iteration (HF+MF)*/
 8007c1a:	2700      	movs	r7, #0
 8007c1c:	4688      	mov	r8, r1
       for (i =0; i < (pHandle->HFNum+pHandle->MFNum) ; i++)
 8007c1e:	463d      	mov	r5, r7
 8007c20:	e010      	b.n	8007c44 <MCPA_cfgLog+0x64>
       {
         newID = *((uint16_t *) cfgdata);
         RI_GetPtrReg (newID, &pHandle->dataPtrTable[i]);
         /* HF Data are fixed to 2 bytes*/
         pHandle->dataSizeTable[i] = (i < pHandle->HFNum )? 2:  RI_GetIDSize(newID);
 8007c22:	2002      	movs	r0, #2
 8007c24:	68e3      	ldr	r3, [r4, #12]
 8007c26:	5558      	strb	r0, [r3, r5]
         logSize = logSize+pHandle->dataSizeTable[i];
 8007c28:	68e2      	ldr	r2, [r4, #12]
       for (i =0; i < (pHandle->HFNum+pHandle->MFNum) ; i++)
 8007c2a:	f894 1027 	ldrb.w	r1, [r4, #39]	; 0x27
 8007c2e:	f894 3023 	ldrb.w	r3, [r4, #35]	; 0x23
         logSize = logSize+pHandle->dataSizeTable[i];
 8007c32:	5d52      	ldrb	r2, [r2, r5]
       for (i =0; i < (pHandle->HFNum+pHandle->MFNum) ; i++)
 8007c34:	3501      	adds	r5, #1
 8007c36:	440b      	add	r3, r1
 8007c38:	b2ed      	uxtb	r5, r5
         logSize = logSize+pHandle->dataSizeTable[i];
 8007c3a:	443a      	add	r2, r7
       for (i =0; i < (pHandle->HFNum+pHandle->MFNum) ; i++)
 8007c3c:	429d      	cmp	r5, r3
         logSize = logSize+pHandle->dataSizeTable[i];
 8007c3e:	b2d7      	uxtb	r7, r2
         cfgdata = cfgdata+2; /* Point to the next UID */
 8007c40:	4641      	mov	r1, r8
       for (i =0; i < (pHandle->HFNum+pHandle->MFNum) ; i++)
 8007c42:	da0f      	bge.n	8007c64 <MCPA_cfgLog+0x84>
         newID = *((uint16_t *) cfgdata);
 8007c44:	f838 9b02 	ldrh.w	r9, [r8], #2
         RI_GetPtrReg (newID, &pHandle->dataPtrTable[i]);
 8007c48:	6861      	ldr	r1, [r4, #4]
 8007c4a:	4648      	mov	r0, r9
 8007c4c:	eb01 0185 	add.w	r1, r1, r5, lsl #2
 8007c50:	f7fb fbea 	bl	8003428 <RI_GetPtrReg>
         pHandle->dataSizeTable[i] = (i < pHandle->HFNum )? 2:  RI_GetIDSize(newID);
 8007c54:	f894 3023 	ldrb.w	r3, [r4, #35]	; 0x23
 8007c58:	42ab      	cmp	r3, r5
 8007c5a:	d8e2      	bhi.n	8007c22 <MCPA_cfgLog+0x42>
 8007c5c:	4648      	mov	r0, r9
 8007c5e:	f7fb fbd7 	bl	8003410 <RI_GetIDSize>
 8007c62:	e7df      	b.n	8007c24 <MCPA_cfgLog+0x44>
 8007c64:	1d7b      	adds	r3, r7, #5
       }
       if (buffSize < (logSize+2+4) ) /*smallest packet must be able to contain logSize Markbyte AsyncID and TimeStamp*/
 8007c66:	429e      	cmp	r6, r3
 8007c68:	dc1a      	bgt.n	8007ca0 <MCPA_cfgLog+0xc0>
    result = MCP_ERROR_NO_TXASYNC_SPACE;
 8007c6a:	2009      	movs	r0, #9
     {
       result = MCP_ERROR_BAD_RAW_FORMAT;
     }
  }
  return result;
}
 8007c6c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if (pHandle->bufferIndex > 0) { /* if buffer is allocated, we must send it*/ 
 8007c70:	8b03      	ldrh	r3, [r0, #24]
  pHandle->Mark = 0;
 8007c72:	f880 6029 	strb.w	r6, [r0, #41]	; 0x29
  if (pHandle->bufferIndex > 0) { /* if buffer is allocated, we must send it*/ 
 8007c76:	b153      	cbz	r3, 8007c8e <MCPA_cfgLog+0xae>
    logValue16 = (uint16_t *) &pHandle->currentBuffer[pHandle->bufferIndex];
 8007c78:	6961      	ldr	r1, [r4, #20]
    *logValue16 = pHandle->MarkBuff; /* MarkBuff is actually 8 bits, but we add also 8 bits of the ASYNCID=0 after the MARK*/
 8007c7a:	f894 202a 	ldrb.w	r2, [r4, #42]	; 0x2a
 8007c7e:	52ca      	strh	r2, [r1, r3]
    pHandle->pTransportLayer->fSendPacket (pHandle->pTransportLayer, pHandle->currentBuffer, pHandle->bufferIndex+2, MCTL_ASYNC);
 8007c80:	8b22      	ldrh	r2, [r4, #24]
 8007c82:	6820      	ldr	r0, [r4, #0]
 8007c84:	3202      	adds	r2, #2
 8007c86:	6845      	ldr	r5, [r0, #4]
 8007c88:	b292      	uxth	r2, r2
 8007c8a:	2309      	movs	r3, #9
 8007c8c:	47a8      	blx	r5
  pHandle->bufferIndex = 0;
 8007c8e:	2000      	movs	r0, #0
  pHandle->MarkBuff = 0;
 8007c90:	f884 002a 	strb.w	r0, [r4, #42]	; 0x2a
  pHandle->HFIndex = 0;
 8007c94:	77e0      	strb	r0, [r4, #31]
  pHandle->HFRateBuff =0; /* We do not want to miss any sample at the restart*/
 8007c96:	f884 0022 	strb.w	r0, [r4, #34]	; 0x22
  pHandle->bufferIndex = 0;
 8007c9a:	8320      	strh	r0, [r4, #24]
}
 8007c9c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
         pHandle->bufferTxTrigger = buffSize-logSize-2; /* 2 is required to add the last Mark byte and NUL ASYNCID */
 8007ca0:	1eb2      	subs	r2, r6, #2
 8007ca2:	1bd2      	subs	r2, r2, r7
 8007ca4:	8362      	strh	r2, [r4, #26]
         pHandle->Mark =   *((uint8_t *) cfgdata);
 8007ca6:	780b      	ldrb	r3, [r1, #0]
 8007ca8:	f884 3029 	strb.w	r3, [r4, #41]	; 0x29
         if (pHandle->Mark == 0)
 8007cac:	b12b      	cbz	r3, 8007cba <MCPA_cfgLog+0xda>
  uint8_t result = MCP_CMD_OK;
 8007cae:	2000      	movs	r0, #0
}
 8007cb0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
       result = MCP_ERROR_BAD_RAW_FORMAT;
 8007cb4:	200a      	movs	r0, #10
}
 8007cb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if (pHandle->bufferIndex > 0) { /* if buffer is allocated, we must send it*/ 
 8007cba:	8b23      	ldrh	r3, [r4, #24]
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d0e6      	beq.n	8007c8e <MCPA_cfgLog+0xae>
 8007cc0:	e7da      	b.n	8007c78 <MCPA_cfgLog+0x98>
       for (i =0; i < (pHandle->HFNum+pHandle->MFNum) ; i++)
 8007cc2:	2305      	movs	r3, #5
 8007cc4:	e7cf      	b.n	8007c66 <MCPA_cfgLog+0x86>
 8007cc6:	bf00      	nop

08007cc8 <MPM_Clear>:
  *         measurement buffer and initialize the index.
  * @param power handle.
  * @retval none.
  */
__weak void MPM_Clear( MotorPowMeas_Handle_t * pHandle )
{
 8007cc8:	b510      	push	{r4, lr}
 8007cca:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007cce:	4604      	mov	r4, r0
 8007cd0:	2100      	movs	r1, #0
 8007cd2:	f002 fab3 	bl	800a23c <memset>
  uint16_t i;
  for ( i = 0u; i < MPM_BUFFER_LENGHT; i++ )
  {
    pHandle->hMeasBuffer[i] = 0;
  }
  pHandle->hNextMeasBufferIndex = 0u;
 8007cd6:	2300      	movs	r3, #0
 8007cd8:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
  pHandle->hLastMeasBufferIndex = 0u;

}
 8007cdc:	bd10      	pop	{r4, pc}
 8007cde:	bf00      	nop

08007ce0 <MPM_CalcElMotorPower>:
{
  uint16_t i;
  int32_t wAux = 0;

  /* Store the measured values in the buffer.*/
  pHandle->hMeasBuffer[pHandle->hNextMeasBufferIndex] = CurrentMotorPower;
 8007ce0:	f8b0 2100 	ldrh.w	r2, [r0, #256]	; 0x100
  pHandle->hLastMeasBufferIndex = pHandle->hNextMeasBufferIndex;
  pHandle->hNextMeasBufferIndex++;
 8007ce4:	1c53      	adds	r3, r2, #1
 8007ce6:	b29b      	uxth	r3, r3
{
 8007ce8:	b470      	push	{r4, r5, r6}
  if ( pHandle->hNextMeasBufferIndex >= MPM_BUFFER_LENGHT )
 8007cea:	2b7f      	cmp	r3, #127	; 0x7f
{
 8007cec:	4606      	mov	r6, r0
  {
    pHandle->hNextMeasBufferIndex = 0u;
 8007cee:	bf88      	it	hi
 8007cf0:	2300      	movhi	r3, #0
  pHandle->hMeasBuffer[pHandle->hNextMeasBufferIndex] = CurrentMotorPower;
 8007cf2:	f826 1012 	strh.w	r1, [r6, r2, lsl #1]
{
 8007cf6:	4608      	mov	r0, r1
  pHandle->hLastMeasBufferIndex = pHandle->hNextMeasBufferIndex;
 8007cf8:	f8a6 2102 	strh.w	r2, [r6, #258]	; 0x102
    pHandle->hNextMeasBufferIndex = 0u;
 8007cfc:	f8a6 3100 	strh.w	r3, [r6, #256]	; 0x100
  }
  /* Compute the average measured motor power */
  for ( i = 0u; i < MPM_BUFFER_LENGHT; i++ )
 8007d00:	f106 05fe 	add.w	r5, r6, #254	; 0xfe
 8007d04:	1eb3      	subs	r3, r6, #2
  int32_t wAux = 0;
 8007d06:	2200      	movs	r2, #0
  {
    wAux += ( int32_t )( pHandle->hMeasBuffer[i] );
 8007d08:	f933 4f02 	ldrsh.w	r4, [r3, #2]!
  for ( i = 0u; i < MPM_BUFFER_LENGHT; i++ )
 8007d0c:	42ab      	cmp	r3, r5
    wAux += ( int32_t )( pHandle->hMeasBuffer[i] );
 8007d0e:	4422      	add	r2, r4
  for ( i = 0u; i < MPM_BUFFER_LENGHT; i++ )
 8007d10:	d1fa      	bne.n	8007d08 <MPM_CalcElMotorPower+0x28>
  }
  wAux /= ( int32_t )MPM_BUFFER_LENGHT;
 8007d12:	2a00      	cmp	r2, #0
 8007d14:	bfb8      	it	lt
 8007d16:	327f      	addlt	r2, #127	; 0x7f
 8007d18:	11d2      	asrs	r2, r2, #7
  pHandle->hAvrgElMotorPowerW = ( int16_t )( wAux );
 8007d1a:	f8a6 2104 	strh.w	r2, [r6, #260]	; 0x104
  /* Return the last measured motor power */
  return CurrentMotorPower;
}
 8007d1e:	bc70      	pop	{r4, r5, r6}
 8007d20:	4770      	bx	lr
 8007d22:	bf00      	nop

08007d24 <MPM_GetAvrgElMotorPowerW>:
  * @retval int16_t The average measured motor power expressed in watt.
  */
__weak int16_t MPM_GetAvrgElMotorPowerW( MotorPowMeas_Handle_t * pHandle )
{
  return ( pHandle->hAvrgElMotorPowerW );
}
 8007d24:	f9b0 0104 	ldrsh.w	r0, [r0, #260]	; 0x104
 8007d28:	4770      	bx	lr
 8007d2a:	bf00      	nop

08007d2c <NTC_SetFaultState>:
  */
__weak uint16_t NTC_SetFaultState( NTC_Handle_t * pHandle )
{
  uint16_t hFault;

  if ( pHandle->hAvTemp_d > pHandle->hOverTempThreshold )
 8007d2c:	8a03      	ldrh	r3, [r0, #16]
 8007d2e:	8b42      	ldrh	r2, [r0, #26]
 8007d30:	429a      	cmp	r2, r3
 8007d32:	d306      	bcc.n	8007d42 <NTC_SetFaultState+0x16>
  {
    hFault = MC_OVER_TEMP;
  }
  else if ( pHandle->hAvTemp_d < pHandle->hOverTempDeactThreshold )
 8007d34:	8b82      	ldrh	r2, [r0, #28]
 8007d36:	429a      	cmp	r2, r3
 8007d38:	d901      	bls.n	8007d3e <NTC_SetFaultState+0x12>
  {
    hFault = MC_NO_ERROR;
 8007d3a:	2000      	movs	r0, #0
  else
  {
    hFault = pHandle->hFaultState;
  }
  return hFault;
}
 8007d3c:	4770      	bx	lr
    hFault = pHandle->hFaultState;
 8007d3e:	8ac0      	ldrh	r0, [r0, #22]
 8007d40:	4770      	bx	lr
    hFault = MC_OVER_TEMP;
 8007d42:	2008      	movs	r0, #8
 8007d44:	4770      	bx	lr
 8007d46:	bf00      	nop

08007d48 <NTC_Clear>:
 *
 *  @p pHandle : Pointer on Handle structure of TemperatureSensor component
 */
__weak void NTC_Clear( NTC_Handle_t * pHandle )
{
  pHandle->hAvTemp_d = 0u;
 8007d48:	2300      	movs	r3, #0
 8007d4a:	8203      	strh	r3, [r0, #16]
}
 8007d4c:	4770      	bx	lr
 8007d4e:	bf00      	nop

08007d50 <NTC_Init>:
{
 8007d50:	b510      	push	{r4, lr}
  if ( pHandle->bSensorType == REAL_SENSOR )
 8007d52:	7803      	ldrb	r3, [r0, #0]
{
 8007d54:	4604      	mov	r4, r0
  if ( pHandle->bSensorType == REAL_SENSOR )
 8007d56:	b123      	cbz	r3, 8007d62 <NTC_Init+0x12>
    pHandle->hAvTemp_d = pHandle->hExpectedTemp_d;
 8007d58:	8a43      	ldrh	r3, [r0, #18]
 8007d5a:	8203      	strh	r3, [r0, #16]
    pHandle->hFaultState = MC_NO_ERROR;
 8007d5c:	2200      	movs	r2, #0
 8007d5e:	82c2      	strh	r2, [r0, #22]
}
 8007d60:	bd10      	pop	{r4, pc}
    pHandle->convHandle = RCM_RegisterRegConv(&pHandle->TempRegConv);
 8007d62:	3004      	adds	r0, #4
 8007d64:	f7fb fc44 	bl	80035f0 <RCM_RegisterRegConv>
 8007d68:	f884 0026 	strb.w	r0, [r4, #38]	; 0x26
    NTC_Clear( pHandle );
 8007d6c:	4620      	mov	r0, r4
 8007d6e:	f7ff ffeb 	bl	8007d48 <NTC_Clear>
}
 8007d72:	bd10      	pop	{r4, pc}

08007d74 <NTC_CalcAvTemp>:
  *  @p pHandle : Pointer on Handle structure of TemperatureSensor component
  *
  *  @r Fault status : Error reported in case of an over temperature detection
  */
__weak uint16_t NTC_CalcAvTemp( NTC_Handle_t * pHandle )
{
 8007d74:	b510      	push	{r4, lr}
  uint32_t wtemp;
  uint16_t hAux;

  if ( pHandle->bSensorType == REAL_SENSOR )
 8007d76:	7803      	ldrb	r3, [r0, #0]
{
 8007d78:	4604      	mov	r4, r0
  if ( pHandle->bSensorType == REAL_SENSOR )
 8007d7a:	b113      	cbz	r3, 8007d82 <NTC_CalcAvTemp+0xe>

    pHandle->hFaultState = NTC_SetFaultState( pHandle );
  }
  else  /* case VIRTUAL_SENSOR */
  {
    pHandle->hFaultState = MC_NO_ERROR;
 8007d7c:	2000      	movs	r0, #0
 8007d7e:	82e0      	strh	r0, [r4, #22]
  }

  return ( pHandle->hFaultState );
}
 8007d80:	bd10      	pop	{r4, pc}
    hAux = RCM_ExecRegularConv(pHandle->convHandle);
 8007d82:	f890 0026 	ldrb.w	r0, [r0, #38]	; 0x26
 8007d86:	f7fb fd07 	bl	8003798 <RCM_ExecRegularConv>
    if ( hAux != 0xFFFFu )
 8007d8a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007d8e:	4298      	cmp	r0, r3
 8007d90:	d007      	beq.n	8007da2 <NTC_CalcAvTemp+0x2e>
      wtemp =  ( uint32_t )( pHandle->hLowPassFilterBW ) - 1u;
 8007d92:	8b22      	ldrh	r2, [r4, #24]
      wtemp *= ( uint32_t ) ( pHandle->hAvTemp_d );
 8007d94:	8a23      	ldrh	r3, [r4, #16]
      wtemp =  ( uint32_t )( pHandle->hLowPassFilterBW ) - 1u;
 8007d96:	1e51      	subs	r1, r2, #1
      wtemp += hAux;
 8007d98:	fb01 0003 	mla	r0, r1, r3, r0
      wtemp /= ( uint32_t )( pHandle->hLowPassFilterBW );
 8007d9c:	fbb0 f0f2 	udiv	r0, r0, r2
      pHandle->hAvTemp_d = ( uint16_t ) wtemp;
 8007da0:	8220      	strh	r0, [r4, #16]
    pHandle->hFaultState = NTC_SetFaultState( pHandle );
 8007da2:	4620      	mov	r0, r4
 8007da4:	f7ff ffc2 	bl	8007d2c <NTC_SetFaultState>
 8007da8:	82e0      	strh	r0, [r4, #22]
}
 8007daa:	bd10      	pop	{r4, pc}

08007dac <PID_HandleInit>:
__weak void PID_HandleInit( PID_Handle_t * pHandle )
{
  pHandle->hKpGain =  pHandle->hDefKpGain;
  pHandle->hKiGain =  pHandle->hDefKiGain;
  pHandle->hKdGain =  pHandle->hDefKdGain;
  pHandle->wIntegralTerm = 0x00000000UL;
 8007dac:	2300      	movs	r3, #0
  pHandle->hKpGain =  pHandle->hDefKpGain;
 8007dae:	6801      	ldr	r1, [r0, #0]
  pHandle->hKdGain =  pHandle->hDefKdGain;
 8007db0:	8c02      	ldrh	r2, [r0, #32]
  pHandle->hKpGain =  pHandle->hDefKpGain;
 8007db2:	6041      	str	r1, [r0, #4]
  pHandle->hKdGain =  pHandle->hDefKdGain;
 8007db4:	8442      	strh	r2, [r0, #34]	; 0x22
  pHandle->wIntegralTerm = 0x00000000UL;
 8007db6:	6083      	str	r3, [r0, #8]
  pHandle->wPrevProcessVarError = 0x00000000UL;
 8007db8:	6283      	str	r3, [r0, #40]	; 0x28
}
 8007dba:	4770      	bx	lr

08007dbc <PID_SetKP>:
 * @param  hKpGain: new Kp gain
 * @retval None
 */
__weak void PID_SetKP( PID_Handle_t * pHandle, int16_t hKpGain )
{
  pHandle->hKpGain = hKpGain;
 8007dbc:	8081      	strh	r1, [r0, #4]
}
 8007dbe:	4770      	bx	lr

08007dc0 <PID_SetKI>:
 * @param  hKiGain: new Ki gain
 * @retval None
 */
__weak void PID_SetKI( PID_Handle_t * pHandle, int16_t hKiGain )
{
  pHandle->hKiGain = hKiGain;
 8007dc0:	80c1      	strh	r1, [r0, #6]
}
 8007dc2:	4770      	bx	lr

08007dc4 <PID_GetKP>:
 * @retval Kp gain
 */
__weak int16_t PID_GetKP( PID_Handle_t * pHandle )
{
  return ( pHandle->hKpGain );
}
 8007dc4:	f9b0 0004 	ldrsh.w	r0, [r0, #4]
 8007dc8:	4770      	bx	lr
 8007dca:	bf00      	nop

08007dcc <PID_GetKI>:
 * @retval Ki gain
 */
__weak int16_t PID_GetKI( PID_Handle_t * pHandle )
{
  return ( pHandle->hKiGain );
}
 8007dcc:	f9b0 0006 	ldrsh.w	r0, [r0, #6]
 8007dd0:	4770      	bx	lr
 8007dd2:	bf00      	nop

08007dd4 <PID_SetIntegralTerm>:
 * @param  wIntegralTermValue: new integral term value
 * @retval None
 */
__weak void PID_SetIntegralTerm( PID_Handle_t * pHandle, int32_t wIntegralTermValue )
{
  pHandle->wIntegralTerm = wIntegralTermValue;
 8007dd4:	6081      	str	r1, [r0, #8]

  return;
}
 8007dd6:	4770      	bx	lr

08007dd8 <PID_GetKPDivisorPOW2>:
 * @param  pHandle: handler of the current instance of the PID component
 * @retval hKpDivisorPOW2: Kp divisor expressed as power of 2
 */
__weak uint16_t PID_GetKPDivisorPOW2(PID_Handle_t *pHandle)
{
  return ((MC_NULL == pHandle) ? 0U : pHandle->hKpDivisorPOW2);
 8007dd8:	b100      	cbz	r0, 8007ddc <PID_GetKPDivisorPOW2+0x4>
 8007dda:	8b80      	ldrh	r0, [r0, #28]
}
 8007ddc:	4770      	bx	lr
 8007dde:	bf00      	nop

08007de0 <PID_SetKPDivisorPOW2>:
 * @retval None
 */
__weak void PID_SetKPDivisorPOW2( PID_Handle_t * pHandle, uint16_t hKpDivisorPOW2 )
{
  pHandle->hKpDivisorPOW2 = hKpDivisorPOW2;
  pHandle->hKpDivisor = ( ( uint16_t )( 1u ) << hKpDivisorPOW2 );
 8007de0:	2301      	movs	r3, #1
 8007de2:	408b      	lsls	r3, r1
  pHandle->hKpDivisorPOW2 = hKpDivisorPOW2;
 8007de4:	8381      	strh	r1, [r0, #28]
  pHandle->hKpDivisor = ( ( uint16_t )( 1u ) << hKpDivisorPOW2 );
 8007de6:	8303      	strh	r3, [r0, #24]
}
 8007de8:	4770      	bx	lr
 8007dea:	bf00      	nop

08007dec <PID_GetKIDivisor>:
 * @retval Ki gain divisor
 */
__weak uint16_t PID_GetKIDivisor( PID_Handle_t * pHandle )
{
  return ( pHandle->hKiDivisor );
}
 8007dec:	8b40      	ldrh	r0, [r0, #26]
 8007dee:	4770      	bx	lr

08007df0 <PID_GetKIDivisorPOW2>:
 * @param  pHandle: handler of the current instance of the PID component
 * @retval hKiDivisorPOW2: Ki divisor expressed as power of 2
 */
__weak uint16_t PID_GetKIDivisorPOW2(PID_Handle_t *pHandle)
{
  return ((MC_NULL == pHandle) ? 0U : pHandle->hKiDivisorPOW2);
 8007df0:	b100      	cbz	r0, 8007df4 <PID_GetKIDivisorPOW2+0x4>
 8007df2:	8bc0      	ldrh	r0, [r0, #30]
}
 8007df4:	4770      	bx	lr
 8007df6:	bf00      	nop

08007df8 <PID_SetLowerIntegralTermLimit>:
 * @param  wLowerLimit: new lower integral term limit value
 * @retval None
 */
__weak void PID_SetLowerIntegralTermLimit( PID_Handle_t * pHandle, int32_t wLowerLimit )
{
  pHandle->wLowerIntegralLimit = wLowerLimit;
 8007df8:	6101      	str	r1, [r0, #16]
}
 8007dfa:	4770      	bx	lr

08007dfc <PID_SetUpperIntegralTermLimit>:
 * @param  wUpperLimit: new upper integral term limit value
 * @retval None
 */
__weak void PID_SetUpperIntegralTermLimit( PID_Handle_t * pHandle, int32_t wUpperLimit )
{
  pHandle->wUpperIntegralLimit = wUpperLimit;
 8007dfc:	60c1      	str	r1, [r0, #12]
}
 8007dfe:	4770      	bx	lr

08007e00 <PID_SetKIDivisorPOW2>:
{
 8007e00:	b538      	push	{r3, r4, r5, lr}
  int32_t wKiDiv = ( ( int32_t )( 1u ) << hKiDivisorPOW2 );
 8007e02:	2301      	movs	r3, #1
{
 8007e04:	460c      	mov	r4, r1
  int32_t wKiDiv = ( ( int32_t )( 1u ) << hKiDivisorPOW2 );
 8007e06:	408b      	lsls	r3, r1
  PID_SetUpperIntegralTermLimit( pHandle, ( int32_t )INT16_MAX * wKiDiv );
 8007e08:	f647 71ff 	movw	r1, #32767	; 0x7fff
  pHandle->hKiDivisor = ( uint16_t )( wKiDiv );
 8007e0c:	8343      	strh	r3, [r0, #26]
  pHandle->hKiDivisorPOW2 = hKiDivisorPOW2;
 8007e0e:	83c4      	strh	r4, [r0, #30]
  PID_SetUpperIntegralTermLimit( pHandle, ( int32_t )INT16_MAX * wKiDiv );
 8007e10:	40a1      	lsls	r1, r4
{
 8007e12:	4605      	mov	r5, r0
  PID_SetUpperIntegralTermLimit( pHandle, ( int32_t )INT16_MAX * wKiDiv );
 8007e14:	f7ff fff2 	bl	8007dfc <PID_SetUpperIntegralTermLimit>
  PID_SetLowerIntegralTermLimit( pHandle, ( int32_t ) - INT16_MAX * wKiDiv );
 8007e18:	4902      	ldr	r1, [pc, #8]	; (8007e24 <PID_SetKIDivisorPOW2+0x24>)
 8007e1a:	4628      	mov	r0, r5
 8007e1c:	40a1      	lsls	r1, r4
 8007e1e:	f7ff ffeb 	bl	8007df8 <PID_SetLowerIntegralTermLimit>
}
 8007e22:	bd38      	pop	{r3, r4, r5, pc}
 8007e24:	ffff8001 	.word	0xffff8001

08007e28 <PID_SetKD>:
 * @param  hKdGain: new Kd gain
 * @retval None
 */
__weak void PID_SetKD( PID_Handle_t * pHandle, int16_t hKdGain )
{
  pHandle->hKdGain = hKdGain;
 8007e28:	8441      	strh	r1, [r0, #34]	; 0x22
}
 8007e2a:	4770      	bx	lr

08007e2c <PID_GetKD>:
 * @retval Kd gain
 */
__weak int16_t PID_GetKD( PID_Handle_t * pHandle )
{
  return pHandle->hKdGain;
}
 8007e2c:	f9b0 0022 	ldrsh.w	r0, [r0, #34]	; 0x22
 8007e30:	4770      	bx	lr
 8007e32:	bf00      	nop

08007e34 <PID_GetKDDivisorPOW2>:
 * @param  pHandle: handler of the current instance of the PID component
 * @retval hKdDivisorPOW2: Ki divisor expressed as power of 2
 */
__weak uint16_t PID_GetKDDivisorPOW2(PID_Handle_t * pHandle)
{
  return ((MC_NULL == pHandle) ? 0U : pHandle->hKdDivisorPOW2);
 8007e34:	b100      	cbz	r0, 8007e38 <PID_GetKDDivisorPOW2+0x4>
 8007e36:	8cc0      	ldrh	r0, [r0, #38]	; 0x26
}
 8007e38:	4770      	bx	lr
 8007e3a:	bf00      	nop

08007e3c <PID_SetKDDivisorPOW2>:
 * @param hKdDivisorPOW2
 */
__weak void PID_SetKDDivisorPOW2( PID_Handle_t * pHandle, uint16_t hKdDivisorPOW2 )
{
  pHandle->hKdDivisorPOW2 = hKdDivisorPOW2;
  pHandle->hKdDivisor = ( ( uint16_t )( 1u ) << hKdDivisorPOW2 );
 8007e3c:	2301      	movs	r3, #1
 8007e3e:	408b      	lsls	r3, r1
  pHandle->hKdDivisorPOW2 = hKdDivisorPOW2;
 8007e40:	84c1      	strh	r1, [r0, #38]	; 0x26
  pHandle->hKdDivisor = ( ( uint16_t )( 1u ) << hKdDivisorPOW2 );
 8007e42:	8483      	strh	r3, [r0, #36]	; 0x24
}
 8007e44:	4770      	bx	lr
 8007e46:	bf00      	nop

08007e48 <PI_Controller>:
  int32_t wDischarge = 0;
  int16_t hUpperOutputLimit = pHandle->hUpperOutputLimit;
  int16_t hLowerOutputLimit = pHandle->hLowerOutputLimit;

  /* Proportional term computation*/
  wProportional_Term = pHandle->hKpGain * wProcessVarError;
 8007e48:	f9b0 3004 	ldrsh.w	r3, [r0, #4]

  /* Integral term computation */
  if ( pHandle->hKiGain == 0 )
 8007e4c:	f9b0 2006 	ldrsh.w	r2, [r0, #6]
{
 8007e50:	b470      	push	{r4, r5, r6}
  wProportional_Term = pHandle->hKpGain * wProcessVarError;
 8007e52:	fb01 f303 	mul.w	r3, r1, r3
  int16_t hUpperOutputLimit = pHandle->hUpperOutputLimit;
 8007e56:	f9b0 4014 	ldrsh.w	r4, [r0, #20]
  int16_t hLowerOutputLimit = pHandle->hLowerOutputLimit;
 8007e5a:	f9b0 5016 	ldrsh.w	r5, [r0, #22]
  if ( pHandle->hKiGain == 0 )
 8007e5e:	b162      	cbz	r2, 8007e7a <PI_Controller+0x32>
    pHandle->wIntegralTerm = 0;
  }
  else
  {
    wIntegral_Term = pHandle->hKiGain * wProcessVarError;
    wIntegral_sum_temp = pHandle->wIntegralTerm + wIntegral_Term;
 8007e60:	6886      	ldr	r6, [r0, #8]
    wIntegral_Term = pHandle->hKiGain * wProcessVarError;
 8007e62:	fb01 f102 	mul.w	r1, r1, r2

    if ( wIntegral_sum_temp < 0 )
 8007e66:	1872      	adds	r2, r6, r1
 8007e68:	d420      	bmi.n	8007eac <PI_Controller+0x64>
        }
      }
    }
    else
    {
      if ( pHandle->wIntegralTerm < 0 )
 8007e6a:	2e00      	cmp	r6, #0
 8007e6c:	db29      	blt.n	8007ec2 <PI_Controller+0x7a>
          wIntegral_sum_temp = -INT32_MAX;
        }
      }
    }

    if ( wIntegral_sum_temp > pHandle->wUpperIntegralLimit )
 8007e6e:	68c1      	ldr	r1, [r0, #12]
 8007e70:	4291      	cmp	r1, r2
 8007e72:	db03      	blt.n	8007e7c <PI_Controller+0x34>
    {
      pHandle->wIntegralTerm = pHandle->wUpperIntegralLimit;
    }
    else if ( wIntegral_sum_temp < pHandle->wLowerIntegralLimit )
 8007e74:	6901      	ldr	r1, [r0, #16]
 8007e76:	4291      	cmp	r1, r2
 8007e78:	dc00      	bgt.n	8007e7c <PI_Controller+0x34>
 8007e7a:	4611      	mov	r1, r2
#else
  /* WARNING: the below instruction is not MISRA compliant, user should verify
             that Cortex-M3 assembly instruction ASR (arithmetic shift right)
             is used by the compiler to perform the shifts (instead of LSR
             logical shift right)*/
  wOutput_32 = ( wProportional_Term >> pHandle->hKpDivisorPOW2 ) + ( pHandle->wIntegralTerm >> pHandle->hKiDivisorPOW2 );
 8007e7c:	8b86      	ldrh	r6, [r0, #28]
 8007e7e:	8bc2      	ldrh	r2, [r0, #30]
 8007e80:	4133      	asrs	r3, r6
 8007e82:	fa41 f202 	asr.w	r2, r1, r2
 8007e86:	4413      	add	r3, r2
#endif

  if ( wOutput_32 > hUpperOutputLimit )
 8007e88:	429c      	cmp	r4, r3
 8007e8a:	da05      	bge.n	8007e98 <PI_Controller+0x50>
  {

    wDischarge = hUpperOutputLimit - wOutput_32;
 8007e8c:	1ae3      	subs	r3, r4, r3
 8007e8e:	4419      	add	r1, r3
    wDischarge = hLowerOutputLimit - wOutput_32;
    wOutput_32 = hLowerOutputLimit;
  }
  else { /* Nothing to do here */ }

  pHandle->wIntegralTerm += wDischarge;
 8007e90:	6081      	str	r1, [r0, #8]

  return ( ( int16_t )( wOutput_32 ) );
}
 8007e92:	4620      	mov	r0, r4
 8007e94:	bc70      	pop	{r4, r5, r6}
 8007e96:	4770      	bx	lr
  else if ( wOutput_32 < hLowerOutputLimit )
 8007e98:	429d      	cmp	r5, r3
    wDischarge = hLowerOutputLimit - wOutput_32;
 8007e9a:	bfc9      	itett	gt
 8007e9c:	1aeb      	subgt	r3, r5, r3
 8007e9e:	b21c      	sxthle	r4, r3
    wOutput_32 = hLowerOutputLimit;
 8007ea0:	462c      	movgt	r4, r5
  pHandle->wIntegralTerm += wDischarge;
 8007ea2:	18c9      	addgt	r1, r1, r3
 8007ea4:	6081      	str	r1, [r0, #8]
}
 8007ea6:	4620      	mov	r0, r4
 8007ea8:	bc70      	pop	{r4, r5, r6}
 8007eaa:	4770      	bx	lr
      if ( pHandle->wIntegralTerm > 0 )
 8007eac:	2e00      	cmp	r6, #0
 8007eae:	ddde      	ble.n	8007e6e <PI_Controller+0x26>
        if ( wIntegral_Term > 0 )
 8007eb0:	2900      	cmp	r1, #0
 8007eb2:	dddc      	ble.n	8007e6e <PI_Controller+0x26>
    if ( wIntegral_sum_temp > pHandle->wUpperIntegralLimit )
 8007eb4:	68c1      	ldr	r1, [r0, #12]
 8007eb6:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8007eba:	4291      	cmp	r1, r2
 8007ebc:	d1de      	bne.n	8007e7c <PI_Controller+0x34>
          wIntegral_sum_temp = INT32_MAX;
 8007ebe:	460a      	mov	r2, r1
 8007ec0:	e7db      	b.n	8007e7a <PI_Controller+0x32>
          wIntegral_sum_temp = -INT32_MAX;
 8007ec2:	4e03      	ldr	r6, [pc, #12]	; (8007ed0 <PI_Controller+0x88>)
 8007ec4:	ea32 0221 	bics.w	r2, r2, r1, asr #32
 8007ec8:	bf28      	it	cs
 8007eca:	4632      	movcs	r2, r6
 8007ecc:	e7cf      	b.n	8007e6e <PI_Controller+0x26>
 8007ece:	bf00      	nop
 8007ed0:	80000001 	.word	0x80000001

08007ed4 <PQD_CalcElMotorPower>:
  *         motor power.
  * @param power handle.
  * @retval int16_t The measured motor power expressed in watt.
  */
__weak void PQD_CalcElMotorPower( PQD_MotorPowMeas_Handle_t * pHandle )
{
 8007ed4:	b570      	push	{r4, r5, r6, lr}
  qd_t Vqd = pHandle->pFOCVars->Vqd;
  wAux = ( ( int32_t )Iqd.q * ( int32_t )Vqd.q ) +
         ( ( int32_t )Iqd.d * ( int32_t )Vqd.d );
  wAux /= 65536;

  wAux2 = pHandle->wConvFact * ( int32_t )VBS_GetAvBusVoltage_V( pHandle->pVBS );
 8007ed6:	e9d0 4242 	ldrd	r4, r2, [r0, #264]	; 0x108
         ( ( int32_t )Iqd.d * ( int32_t )Vqd.d );
 8007eda:	8b11      	ldrh	r1, [r2, #24]
 8007edc:	89d3      	ldrh	r3, [r2, #14]
  wAux = ( ( int32_t )Iqd.q * ( int32_t )Vqd.q ) +
 8007ede:	8995      	ldrh	r5, [r2, #12]
 8007ee0:	8ad2      	ldrh	r2, [r2, #22]
         ( ( int32_t )Iqd.d * ( int32_t )Vqd.d );
 8007ee2:	fb13 f301 	smulbb	r3, r3, r1
{
 8007ee6:	4606      	mov	r6, r0
  wAux2 = pHandle->wConvFact * ( int32_t )VBS_GetAvBusVoltage_V( pHandle->pVBS );
 8007ee8:	f8d0 0110 	ldr.w	r0, [r0, #272]	; 0x110
  wAux = ( ( int32_t )Iqd.q * ( int32_t )Vqd.q ) +
 8007eec:	fb15 3502 	smlabb	r5, r5, r2, r3
  wAux2 = pHandle->wConvFact * ( int32_t )VBS_GetAvBusVoltage_V( pHandle->pVBS );
 8007ef0:	f7ff fc78 	bl	80077e4 <VBS_GetAvBusVoltage_V>
 8007ef4:	fb04 f200 	mul.w	r2, r4, r0
  wAux /= 65536;
 8007ef8:	1e2c      	subs	r4, r5, #0
  wAux2 /= 600; /* 600 is max bus voltage expressed in volt.*/
 8007efa:	480e      	ldr	r0, [pc, #56]	; (8007f34 <PQD_CalcElMotorPower+0x60>)

  wAux3 = wAux * wAux2;
  wAux3 *= 6; /* 6 is max bus voltage expressed in thousend of volt.*/
  wAux3 /= 10;
  wAux3 /= 65536;
 8007efc:	490e      	ldr	r1, [pc, #56]	; (8007f38 <PQD_CalcElMotorPower+0x64>)
  wAux /= 65536;
 8007efe:	bfb8      	it	lt
 8007f00:	f504 447f 	addlt.w	r4, r4, #65280	; 0xff00
  wAux2 /= 600; /* 600 is max bus voltage expressed in volt.*/
 8007f04:	fb80 3002 	smull	r3, r0, r0, r2
  wAux /= 65536;
 8007f08:	bfb8      	it	lt
 8007f0a:	34ff      	addlt	r4, #255	; 0xff
  wAux2 /= 600; /* 600 is max bus voltage expressed in volt.*/
 8007f0c:	17d3      	asrs	r3, r2, #31
  wAux /= 65536;
 8007f0e:	1424      	asrs	r4, r4, #16
  wAux2 /= 600; /* 600 is max bus voltage expressed in volt.*/
 8007f10:	ebc3 13a0 	rsb	r3, r3, r0, asr #6
  wAux3 = wAux * wAux2;
 8007f14:	fb03 f304 	mul.w	r3, r3, r4
  wAux3 *= 6; /* 6 is max bus voltage expressed in thousend of volt.*/
 8007f18:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8007f1c:	005b      	lsls	r3, r3, #1
  wAux3 /= 65536;
 8007f1e:	fb81 2103 	smull	r2, r1, r1, r3
 8007f22:	17db      	asrs	r3, r3, #31

  MPM_CalcElMotorPower( &pHandle->_super, wAux3 );
 8007f24:	4630      	mov	r0, r6
 8007f26:	ebc3 41a1 	rsb	r1, r3, r1, asr #18

}
 8007f2a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  MPM_CalcElMotorPower( &pHandle->_super, wAux3 );
 8007f2e:	f7ff bed7 	b.w	8007ce0 <MPM_CalcElMotorPower>
 8007f32:	bf00      	nop
 8007f34:	1b4e81b5 	.word	0x1b4e81b5
 8007f38:	66666667 	.word	0x66666667

08007f3c <startTimers>:
 *          usually performed in the Init method accordingly with the configuration)
 * @param  none
 * @retval none
 */
__weak void startTimers( void )
{
 8007f3c:	b430      	push	{r4, r5}
  *         (*) value not defined in all devices.
  * @retval State of Periphs (1 or 0).
  */
__STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClock(uint32_t Periphs)
{
  return ((READ_BIT(RCC->APB1ENR1, Periphs) == Periphs) ? 1UL : 0UL);
 8007f3e:	4b18      	ldr	r3, [pc, #96]	; (8007fa0 <startTimers+0x64>)
 8007f40:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007f42:	07d2      	lsls	r2, r2, #31
 8007f44:	b082      	sub	sp, #8
 8007f46:	d415      	bmi.n	8007f74 <startTimers+0x38>
  SET_BIT(RCC->APB1ENR1, Periphs);
 8007f48:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007f4a:	f042 0201 	orr.w	r2, r2, #1
 8007f4e:	659a      	str	r2, [r3, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8007f50:	6d9a      	ldr	r2, [r3, #88]	; 0x58
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8007f52:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8007f56:	f002 0201 	and.w	r2, r2, #1
 8007f5a:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 8007f5c:	9a01      	ldr	r2, [sp, #4]
 8007f5e:	694a      	ldr	r2, [r1, #20]
 8007f60:	f042 0201 	orr.w	r2, r2, #1
 8007f64:	614a      	str	r2, [r1, #20]
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
{
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 8007f66:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007f68:	f022 0201 	bic.w	r2, r2, #1
 8007f6c:	659a      	str	r2, [r3, #88]	; 0x58
    LL_TIM_SetTriggerOutput( TIM2, LL_TIM_TRGO_UPDATE );
    LL_TIM_GenerateEvent_UPDATE ( TIM2 );
    LL_TIM_SetTriggerOutput( TIM2, trigOut );
  }
#endif
}
 8007f6e:	b002      	add	sp, #8
 8007f70:	bc30      	pop	{r4, r5}
 8007f72:	4770      	bx	lr
    trigOut = LL_TIM_ReadReg( TIM2, CR2 ) & TIM_CR2_MMS;
 8007f74:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8007f78:	4c0a      	ldr	r4, [pc, #40]	; (8007fa4 <startTimers+0x68>)
 8007f7a:	685a      	ldr	r2, [r3, #4]
 8007f7c:	6859      	ldr	r1, [r3, #4]
 8007f7e:	4d0a      	ldr	r5, [pc, #40]	; (8007fa8 <startTimers+0x6c>)
 8007f80:	4021      	ands	r1, r4
 8007f82:	f041 0120 	orr.w	r1, r1, #32
 8007f86:	6059      	str	r1, [r3, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8007f88:	6958      	ldr	r0, [r3, #20]
 8007f8a:	f040 0001 	orr.w	r0, r0, #1
 8007f8e:	6158      	str	r0, [r3, #20]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8007f90:	6859      	ldr	r1, [r3, #4]
 8007f92:	402a      	ands	r2, r5
 8007f94:	4021      	ands	r1, r4
 8007f96:	430a      	orrs	r2, r1
 8007f98:	605a      	str	r2, [r3, #4]
}
 8007f9a:	b002      	add	sp, #8
 8007f9c:	bc30      	pop	{r4, r5}
 8007f9e:	4770      	bx	lr
 8007fa0:	40021000 	.word	0x40021000
 8007fa4:	fdffff8f 	.word	0xfdffff8f
 8007fa8:	02000070 	.word	0x02000070

08007fac <waitForPolarizationEnd>:
 *         repCnt: repetition counter value
 *         cnt: polarization counter value
 * @retval none
 */
__weak void waitForPolarizationEnd( TIM_TypeDef*  TIMx, uint16_t  *SWerror, uint8_t repCnt, volatile uint8_t *cnt )
{
 8007fac:	b4f0      	push	{r4, r5, r6, r7}
  uint16_t hCalibrationPeriodCounter;
  uint16_t hMaxPeriodsNumber;

  hMaxPeriodsNumber=(2*NB_CONVERSIONS)*(((uint16_t)repCnt+1u)>>1);
 8007fae:	1c56      	adds	r6, r2, #1
 8007fb0:	0876      	lsrs	r6, r6, #1
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 8007fb2:	f06f 0702 	mvn.w	r7, #2
 8007fb6:	0176      	lsls	r6, r6, #5
 8007fb8:	6107      	str	r7, [r0, #16]

  /* Wait for NB_CONVERSIONS to be executed */
  LL_TIM_ClearFlag_CC1(TIMx);
  hCalibrationPeriodCounter = 0u;
 8007fba:	2200      	movs	r2, #0
  while (*cnt < NB_CONVERSIONS)
 8007fbc:	781c      	ldrb	r4, [r3, #0]
 8007fbe:	2c0f      	cmp	r4, #15
  {
    if (LL_TIM_IsActiveFlag_CC1(TIMx))
    {
      LL_TIM_ClearFlag_CC1(TIMx);
      hCalibrationPeriodCounter++;
 8007fc0:	f102 0501 	add.w	r5, r2, #1
  while (*cnt < NB_CONVERSIONS)
 8007fc4:	d80b      	bhi.n	8007fde <waitForPolarizationEnd+0x32>
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 8007fc6:	6904      	ldr	r4, [r0, #16]
 8007fc8:	07a4      	lsls	r4, r4, #30
 8007fca:	d5f7      	bpl.n	8007fbc <waitForPolarizationEnd+0x10>
      hCalibrationPeriodCounter++;
 8007fcc:	b2aa      	uxth	r2, r5
      if (hCalibrationPeriodCounter >= hMaxPeriodsNumber)
 8007fce:	4296      	cmp	r6, r2
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 8007fd0:	6107      	str	r7, [r0, #16]
 8007fd2:	d8f3      	bhi.n	8007fbc <waitForPolarizationEnd+0x10>
      {
        if (*cnt < NB_CONVERSIONS)
 8007fd4:	781c      	ldrb	r4, [r3, #0]
 8007fd6:	2c0f      	cmp	r4, #15
 8007fd8:	d8f0      	bhi.n	8007fbc <waitForPolarizationEnd+0x10>
        {
          *SWerror = 1u;
 8007fda:	2301      	movs	r3, #1
 8007fdc:	800b      	strh	r3, [r1, #0]
          break;
        }
      }
    }
  }
}
 8007fde:	bcf0      	pop	{r4, r5, r6, r7}
 8007fe0:	4770      	bx	lr
 8007fe2:	bf00      	nop

08007fe4 <R3_2_ADCxInit>:
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8007fe4:	6883      	ldr	r3, [r0, #8]
 8007fe6:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8007fea:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8007fee:	6083      	str	r3, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8007ff0:	6883      	ldr	r3, [r0, #8]
 8007ff2:	00d9      	lsls	r1, r3, #3
    R3_2_TIMxInit( TIMx, &pHandle->_Super );
  }
}

static void R3_2_ADCxInit( ADC_TypeDef * ADCx )
{
 8007ff4:	b082      	sub	sp, #8
 8007ff6:	d418      	bmi.n	800802a <R3_2_ADCxInit+0x46>
  
    /* Wait for Regulator Startup time, once for both */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    volatile uint32_t wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));      
 8007ff8:	4b24      	ldr	r3, [pc, #144]	; (800808c <R3_2_ADCxInit+0xa8>)
  MODIFY_REG(ADCx->CR,
 8007ffa:	6882      	ldr	r2, [r0, #8]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	4924      	ldr	r1, [pc, #144]	; (8008090 <R3_2_ADCxInit+0xac>)
 8008000:	099b      	lsrs	r3, r3, #6
 8008002:	fba1 1303 	umull	r1, r3, r1, r3
 8008006:	f022 4210 	bic.w	r2, r2, #2415919104	; 0x90000000
 800800a:	099b      	lsrs	r3, r3, #6
 800800c:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8008010:	005b      	lsls	r3, r3, #1
 8008012:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8008016:	6082      	str	r2, [r0, #8]
 8008018:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0UL)
 800801a:	9b01      	ldr	r3, [sp, #4]
 800801c:	b12b      	cbz	r3, 800802a <R3_2_ADCxInit+0x46>
    {
      wait_loop_index--;
 800801e:	9b01      	ldr	r3, [sp, #4]
 8008020:	3b01      	subs	r3, #1
 8008022:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0UL)
 8008024:	9b01      	ldr	r3, [sp, #4]
 8008026:	2b00      	cmp	r3, #0
 8008028:	d1f9      	bne.n	800801e <R3_2_ADCxInit+0x3a>
  MODIFY_REG(ADCx->CR,
 800802a:	6883      	ldr	r3, [r0, #8]
 800802c:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8008030:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8008034:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008038:	6083      	str	r3, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800803a:	6883      	ldr	r3, [r0, #8]
 800803c:	2b00      	cmp	r3, #0
 800803e:	dbfc      	blt.n	800803a <R3_2_ADCxInit+0x56>
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 8008040:	6803      	ldr	r3, [r0, #0]
  /* ADC Enable (must be done after calibration) */
  /* ADC5-140924: Enabling the ADC by setting ADEN bit soon after polling ADCAL=0 
  * following a calibration phase, could have no effect on ADC 
  * within certain AHB/ADC clock ratio.
  */
  while (  LL_ADC_IsActiveFlag_ADRDY( ADCx ) == 0u)  
 8008042:	07da      	lsls	r2, r3, #31
 8008044:	d408      	bmi.n	8008058 <R3_2_ADCxInit+0x74>
  MODIFY_REG(ADCx->CR,
 8008046:	4a13      	ldr	r2, [pc, #76]	; (8008094 <R3_2_ADCxInit+0xb0>)
 8008048:	6883      	ldr	r3, [r0, #8]
 800804a:	4013      	ands	r3, r2
 800804c:	f043 0301 	orr.w	r3, r3, #1
 8008050:	6083      	str	r3, [r0, #8]
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 8008052:	6803      	ldr	r3, [r0, #0]
 8008054:	07db      	lsls	r3, r3, #31
 8008056:	d5f7      	bpl.n	8008048 <R3_2_ADCxInit+0x64>
  MODIFY_REG(ADCx->CR,
 8008058:	6882      	ldr	r2, [r0, #8]
 800805a:	490e      	ldr	r1, [pc, #56]	; (8008094 <R3_2_ADCxInit+0xb0>)
 800805c:	400a      	ands	r2, r1
 800805e:	f042 0208 	orr.w	r2, r2, #8
 8008062:	6082      	str	r2, [r0, #8]
  MODIFY_REG(ADCx->CR,
 8008064:	6882      	ldr	r2, [r0, #8]
 8008066:	400a      	ands	r2, r1
 8008068:	f042 0220 	orr.w	r2, r2, #32
 800806c:	6082      	str	r2, [r0, #8]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_JQM | ADC_CFGR_JQDIS, QueueMode);
 800806e:	68c3      	ldr	r3, [r0, #12]
 8008070:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008074:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008078:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800807c:	60c3      	str	r3, [r0, #12]
  MODIFY_REG(ADCx->CR,
 800807e:	6883      	ldr	r3, [r0, #8]
 8008080:	400b      	ands	r3, r1
 8008082:	f043 0304 	orr.w	r3, r3, #4
 8008086:	6083      	str	r3, [r0, #8]
  /* TODO: check if not already done by MX */
  LL_ADC_INJ_SetQueueMode( ADCx, LL_ADC_INJ_QUEUE_2CONTEXTS_END_EMPTY );

  /* dummy conversion (ES0431 doc chap. 2.5.4) */
  LL_ADC_REG_StartConversion(ADCx);
 }
 8008088:	b002      	add	sp, #8
 800808a:	4770      	bx	lr
 800808c:	20000658 	.word	0x20000658
 8008090:	053e2d63 	.word	0x053e2d63
 8008094:	7fffffc0 	.word	0x7fffffc0

08008098 <R3_2_GetPhaseCurrents>:
#endif /* __ICCARM__ */
  PWMC_R3_2_Handle_t * pHandle = ( PWMC_R3_2_Handle_t * )pHdl;  
#if defined (__ICCARM__)
  #pragma cstat_restore = "MISRAC2012-Rule-11.3"
#endif /* __ICCARM__ */
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8008098:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
  uint8_t Sector;
  int32_t Aux;
  uint32_t ADCDataReg1;
  uint32_t ADCDataReg2;
  
  Sector = ( uint8_t )pHandle->_Super.Sector;
 800809c:	f890 2068 	ldrb.w	r2, [r0, #104]	; 0x68
{
 80080a0:	b4f0      	push	{r4, r5, r6, r7}
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80080a2:	689c      	ldr	r4, [r3, #8]
  ADCDataReg1 = *pHandle->pParams_str->ADCDataReg1[Sector];
 80080a4:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 80080a8:	6cdd      	ldr	r5, [r3, #76]	; 0x4c
  ADCDataReg2 = *pHandle->pParams_str->ADCDataReg2[Sector];
 80080aa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
  ADCDataReg1 = *pHandle->pParams_str->ADCDataReg1[Sector];
 80080ac:	682d      	ldr	r5, [r5, #0]
  ADCDataReg2 = *pHandle->pParams_str->ADCDataReg2[Sector];
 80080ae:	681e      	ldr	r6, [r3, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80080b0:	6863      	ldr	r3, [r4, #4]
 80080b2:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80080b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80080ba:	6063      	str	r3, [r4, #4]
  
  /* disable ADC trigger source */
  //LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4);  
  LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);
  
  switch ( Sector )
 80080bc:	2a05      	cmp	r2, #5
 80080be:	f200 8099 	bhi.w	80081f4 <R3_2_GetPhaseCurrents+0x15c>
 80080c2:	e8df f002 	tbb	[pc, r2]
 80080c6:	1e38      	.short	0x1e38
 80080c8:	3803031e 	.word	0x3803031e
  {
    case SECTOR_4:
    case SECTOR_5:
      /* Current on Phase C is not accessible     */
      /* Ia = PhaseAOffset - ADC converted value) */
      Aux = ( int32_t )( pHandle->PhaseAOffset ) - ( int32_t )( ADCDataReg1 );
 80080cc:	6f04      	ldr	r4, [r0, #112]	; 0x70

      /* Saturation of Ia */
      if ( Aux < -INT16_MAX )
 80080ce:	4b4d      	ldr	r3, [pc, #308]	; (8008204 <R3_2_GetPhaseCurrents+0x16c>)
      Aux = ( int32_t )( pHandle->PhaseAOffset ) - ( int32_t )( ADCDataReg1 );
 80080d0:	1b64      	subs	r4, r4, r5
      if ( Aux < -INT16_MAX )
 80080d2:	429c      	cmp	r4, r3
 80080d4:	da55      	bge.n	8008182 <R3_2_GetPhaseCurrents+0xea>
      {
        Iab->a = -INT16_MAX;
      }
      else  if ( Aux > INT16_MAX )
      {
        Iab->a = INT16_MAX;
 80080d6:	800b      	strh	r3, [r1, #0]
      {
        Iab->a = ( int16_t )Aux;
      }

      /* Ib = PhaseBOffset - ADC converted value) */
      Aux = ( int32_t )( pHandle->PhaseBOffset ) - ( int32_t )( ADCDataReg2 );
 80080d8:	6f42      	ldr	r2, [r0, #116]	; 0x74

      /* Saturation of Ib */
      if ( Aux < -INT16_MAX )
 80080da:	4f4a      	ldr	r7, [pc, #296]	; (8008204 <R3_2_GetPhaseCurrents+0x16c>)
      Aux = ( int32_t )( pHandle->PhaseBOffset ) - ( int32_t )( ADCDataReg2 );
 80080dc:	1b92      	subs	r2, r2, r6
      if ( Aux < -INT16_MAX )
 80080de:	42ba      	cmp	r2, r7
 80080e0:	da55      	bge.n	800818e <R3_2_GetPhaseCurrents+0xf6>
      {
        Iab->b = -INT16_MAX;
 80080e2:	f9b1 5000 	ldrsh.w	r5, [r1]
 80080e6:	804f      	strh	r7, [r1, #2]
 80080e8:	b2ab      	uxth	r3, r5
 80080ea:	f248 0201 	movw	r2, #32769	; 0x8001
      break;
  }

  pHandle->_Super.Ia = Iab->a;
  pHandle->_Super.Ib = Iab->b;
  pHandle->_Super.Ic = -Iab->a - Iab->b;
 80080ee:	4413      	add	r3, r2
 80080f0:	425b      	negs	r3, r3
  pHandle->_Super.Ia = Iab->a;
 80080f2:	f8a0 504c 	strh.w	r5, [r0, #76]	; 0x4c
  pHandle->_Super.Ib = Iab->b;
 80080f6:	f8a0 704e 	strh.w	r7, [r0, #78]	; 0x4e
  pHandle->_Super.Ic = -Iab->a - Iab->b;
 80080fa:	f8a0 3050 	strh.w	r3, [r0, #80]	; 0x50
}
 80080fe:	bcf0      	pop	{r4, r5, r6, r7}
 8008100:	4770      	bx	lr
      Aux = ( int32_t )( pHandle->PhaseAOffset ) - ( int32_t )( ADCDataReg1 );
 8008102:	6f04      	ldr	r4, [r0, #112]	; 0x70
      if ( Aux < -INT16_MAX )
 8008104:	4b3f      	ldr	r3, [pc, #252]	; (8008204 <R3_2_GetPhaseCurrents+0x16c>)
      Aux = ( int32_t )( pHandle->PhaseAOffset ) - ( int32_t )( ADCDataReg1 );
 8008106:	1b64      	subs	r4, r4, r5
      if ( Aux < -INT16_MAX )
 8008108:	429c      	cmp	r4, r3
 800810a:	db34      	blt.n	8008176 <R3_2_GetPhaseCurrents+0xde>
      else  if ( Aux > INT16_MAX )
 800810c:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 8008110:	db68      	blt.n	80081e4 <R3_2_GetPhaseCurrents+0x14c>
        Iab->a = INT16_MAX;
 8008112:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8008116:	4613      	mov	r3, r2
 8008118:	800a      	strh	r2, [r1, #0]
 800811a:	4614      	mov	r4, r2
 800811c:	4615      	mov	r5, r2
      Aux = ( int32_t )( ADCDataReg2 ) - ( int32_t )( pHandle->PhaseCOffset ); /* -Ic */
 800811e:	6f82      	ldr	r2, [r0, #120]	; 0x78
 8008120:	1ab2      	subs	r2, r6, r2
      Aux -= ( int32_t )Iab->a;             /* Ib */
 8008122:	1b12      	subs	r2, r2, r4
      if ( Aux > INT16_MAX )
 8008124:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8008128:	db44      	blt.n	80081b4 <R3_2_GetPhaseCurrents+0x11c>
        Iab->b = INT16_MAX;
 800812a:	f647 74ff 	movw	r4, #32767	; 0x7fff
 800812e:	4622      	mov	r2, r4
 8008130:	804c      	strh	r4, [r1, #2]
 8008132:	4627      	mov	r7, r4
 8008134:	e7db      	b.n	80080ee <R3_2_GetPhaseCurrents+0x56>
      Aux = ( int32_t )( pHandle->PhaseBOffset ) - ( int32_t )( ADCDataReg1 );
 8008136:	6f44      	ldr	r4, [r0, #116]	; 0x74
      if ( Aux < -INT16_MAX )
 8008138:	4b32      	ldr	r3, [pc, #200]	; (8008204 <R3_2_GetPhaseCurrents+0x16c>)
      Aux = ( int32_t )( pHandle->PhaseBOffset ) - ( int32_t )( ADCDataReg1 );
 800813a:	1b64      	subs	r4, r4, r5
      if ( Aux < -INT16_MAX )
 800813c:	429c      	cmp	r4, r3
 800813e:	db14      	blt.n	800816a <R3_2_GetPhaseCurrents+0xd2>
      else  if ( Aux > INT16_MAX )
 8008140:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 8008144:	db43      	blt.n	80081ce <R3_2_GetPhaseCurrents+0x136>
        Iab->b = INT16_MAX;
 8008146:	f647 73ff 	movw	r3, #32767	; 0x7fff
 800814a:	461a      	mov	r2, r3
 800814c:	804b      	strh	r3, [r1, #2]
 800814e:	461c      	mov	r4, r3
 8008150:	461f      	mov	r7, r3
      Aux = ( int32_t )( ADCDataReg2 ) - ( int32_t )( pHandle->PhaseCOffset ); /* -Ic */
 8008152:	6f85      	ldr	r5, [r0, #120]	; 0x78
 8008154:	1b73      	subs	r3, r6, r5
      Aux -= ( int32_t )Iab->b;             /* Ia  */
 8008156:	1b1c      	subs	r4, r3, r4
      if ( Aux > INT16_MAX )
 8008158:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 800815c:	db23      	blt.n	80081a6 <R3_2_GetPhaseCurrents+0x10e>
        Iab->a = INT16_MAX;
 800815e:	f647 74ff 	movw	r4, #32767	; 0x7fff
 8008162:	4623      	mov	r3, r4
 8008164:	800c      	strh	r4, [r1, #0]
 8008166:	4625      	mov	r5, r4
 8008168:	e7c1      	b.n	80080ee <R3_2_GetPhaseCurrents+0x56>
        Iab->b = -INT16_MAX;
 800816a:	461c      	mov	r4, r3
 800816c:	804b      	strh	r3, [r1, #2]
 800816e:	461f      	mov	r7, r3
 8008170:	f248 0201 	movw	r2, #32769	; 0x8001
 8008174:	e7ed      	b.n	8008152 <R3_2_GetPhaseCurrents+0xba>
        Iab->a = -INT16_MAX;
 8008176:	461c      	mov	r4, r3
 8008178:	800b      	strh	r3, [r1, #0]
 800817a:	461d      	mov	r5, r3
 800817c:	f248 0301 	movw	r3, #32769	; 0x8001
 8008180:	e7cd      	b.n	800811e <R3_2_GetPhaseCurrents+0x86>
      else  if ( Aux > INT16_MAX )
 8008182:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 8008186:	db1c      	blt.n	80081c2 <R3_2_GetPhaseCurrents+0x12a>
        Iab->a = INT16_MAX;
 8008188:	f647 73ff 	movw	r3, #32767	; 0x7fff
 800818c:	e7a3      	b.n	80080d6 <R3_2_GetPhaseCurrents+0x3e>
      else  if ( Aux > INT16_MAX )
 800818e:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8008192:	db20      	blt.n	80081d6 <R3_2_GetPhaseCurrents+0x13e>
        Iab->b = INT16_MAX;
 8008194:	f9b1 5000 	ldrsh.w	r5, [r1]
 8008198:	f647 73ff 	movw	r3, #32767	; 0x7fff
 800819c:	804b      	strh	r3, [r1, #2]
 800819e:	461a      	mov	r2, r3
 80081a0:	461f      	mov	r7, r3
 80081a2:	b2ab      	uxth	r3, r5
 80081a4:	e7a3      	b.n	80080ee <R3_2_GetPhaseCurrents+0x56>
      else  if ( Aux < -INT16_MAX )
 80081a6:	4d17      	ldr	r5, [pc, #92]	; (8008204 <R3_2_GetPhaseCurrents+0x16c>)
 80081a8:	42ac      	cmp	r4, r5
 80081aa:	da1f      	bge.n	80081ec <R3_2_GetPhaseCurrents+0x154>
        Iab->a = -INT16_MAX;
 80081ac:	800d      	strh	r5, [r1, #0]
 80081ae:	f248 0301 	movw	r3, #32769	; 0x8001
 80081b2:	e79c      	b.n	80080ee <R3_2_GetPhaseCurrents+0x56>
      else  if ( Aux < -INT16_MAX )
 80081b4:	4f13      	ldr	r7, [pc, #76]	; (8008204 <R3_2_GetPhaseCurrents+0x16c>)
 80081b6:	42ba      	cmp	r2, r7
 80081b8:	da05      	bge.n	80081c6 <R3_2_GetPhaseCurrents+0x12e>
        Iab->b = -INT16_MAX;
 80081ba:	804f      	strh	r7, [r1, #2]
 80081bc:	f248 0201 	movw	r2, #32769	; 0x8001
 80081c0:	e795      	b.n	80080ee <R3_2_GetPhaseCurrents+0x56>
        Iab->a = ( int16_t )Aux;
 80081c2:	800c      	strh	r4, [r1, #0]
 80081c4:	e788      	b.n	80080d8 <R3_2_GetPhaseCurrents+0x40>
        Iab->b = ( int16_t )Aux;
 80081c6:	b217      	sxth	r7, r2
 80081c8:	804f      	strh	r7, [r1, #2]
 80081ca:	b292      	uxth	r2, r2
 80081cc:	e78f      	b.n	80080ee <R3_2_GetPhaseCurrents+0x56>
        Iab->b = ( int16_t )Aux;
 80081ce:	b227      	sxth	r7, r4
 80081d0:	804f      	strh	r7, [r1, #2]
 80081d2:	b2a2      	uxth	r2, r4
 80081d4:	e7bd      	b.n	8008152 <R3_2_GetPhaseCurrents+0xba>
        Iab->b = ( int16_t )Aux;
 80081d6:	f9b1 5000 	ldrsh.w	r5, [r1]
 80081da:	b217      	sxth	r7, r2
 80081dc:	b2ab      	uxth	r3, r5
 80081de:	804f      	strh	r7, [r1, #2]
 80081e0:	b292      	uxth	r2, r2
 80081e2:	e784      	b.n	80080ee <R3_2_GetPhaseCurrents+0x56>
        Iab->a = ( int16_t )Aux;
 80081e4:	b225      	sxth	r5, r4
 80081e6:	800d      	strh	r5, [r1, #0]
 80081e8:	b2a3      	uxth	r3, r4
 80081ea:	e798      	b.n	800811e <R3_2_GetPhaseCurrents+0x86>
        Iab->a = ( int16_t )Aux;
 80081ec:	b225      	sxth	r5, r4
 80081ee:	800d      	strh	r5, [r1, #0]
 80081f0:	b2a3      	uxth	r3, r4
 80081f2:	e77c      	b.n	80080ee <R3_2_GetPhaseCurrents+0x56>
 80081f4:	f9b1 5000 	ldrsh.w	r5, [r1]
 80081f8:	f9b1 7002 	ldrsh.w	r7, [r1, #2]
 80081fc:	880b      	ldrh	r3, [r1, #0]
 80081fe:	884a      	ldrh	r2, [r1, #2]
 8008200:	e775      	b.n	80080ee <R3_2_GetPhaseCurrents+0x56>
 8008202:	bf00      	nop
 8008204:	ffff8001 	.word	0xffff8001

08008208 <R3_2_SetADCSampPointPolarization>:
 *         And call the WriteTIMRegisters method.
 * @param  pHandle: handler of the current instance of the PWM component
 * @retval none
 */
uint16_t R3_2_SetADCSampPointPolarization( PWMC_Handle_t * pHdl )
{
 8008208:	b410      	push	{r4}
#endif /* __ICCARM__ */
  PWMC_R3_2_Handle_t * pHandle = ( PWMC_R3_2_Handle_t * )pHdl;
#if defined (__ICCARM__)
  #pragma cstat_restore = "MISRAC2012-Rule-11.3"
#endif /* __ICCARM__ */
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 800820a:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
  pHandle->_Super.Sector = pHandle->PolarizationSector;
 800820e:	f890 4081 	ldrb.w	r4, [r0, #129]	; 0x81
 8008212:	f880 4068 	strb.w	r4, [r0, #104]	; 0x68
  return R3_2_WriteTIMRegisters( &pHandle->_Super, ( pHandle->Half_PWMPeriod - (uint16_t) 1 ) );
 8008216:	f8b0 207c 	ldrh.w	r2, [r0, #124]	; 0x7c
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 800821a:	689b      	ldr	r3, [r3, #8]
  uint16_t Aux;


  LL_TIM_OC_SetCompareCH1 ( TIMx, (uint32_t) pHandle->_Super.CntPhA );
 800821c:	8f44      	ldrh	r4, [r0, #58]	; 0x3a
  WRITE_REG(TIMx->CCR1, CompareValue);
 800821e:	635c      	str	r4, [r3, #52]	; 0x34
  return R3_2_WriteTIMRegisters( &pHandle->_Super, ( pHandle->Half_PWMPeriod - (uint16_t) 1 ) );
 8008220:	3a01      	subs	r2, #1
  LL_TIM_OC_SetCompareCH2 ( TIMx, (uint32_t) pHandle->_Super.CntPhB );
 8008222:	8f84      	ldrh	r4, [r0, #60]	; 0x3c
  LL_TIM_OC_SetCompareCH3 ( TIMx, (uint32_t) pHandle->_Super.CntPhC );
 8008224:	8fc0      	ldrh	r0, [r0, #62]	; 0x3e
  WRITE_REG(TIMx->CCR2, CompareValue);
 8008226:	639c      	str	r4, [r3, #56]	; 0x38
  return R3_2_WriteTIMRegisters( &pHandle->_Super, ( pHandle->Half_PWMPeriod - (uint16_t) 1 ) );
 8008228:	b292      	uxth	r2, r2
  WRITE_REG(TIMx->CCR3, CompareValue);
 800822a:	63d8      	str	r0, [r3, #60]	; 0x3c
  WRITE_REG(TIMx->CCR4, CompareValue);
 800822c:	641a      	str	r2, [r3, #64]	; 0x40
  LL_TIM_OC_SetCompareCH4( TIMx, (uint32_t) SamplingPoint );

  /* Limit for update event */

//  if ( LL_TIM_CC_IsEnabledChannel(TIMx, LL_TIM_CHANNEL_CH4) == 1u )
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET )
 800822e:	4904      	ldr	r1, [pc, #16]	; (8008240 <R3_2_SetADCSampPointPolarization+0x38>)
 8008230:	685b      	ldr	r3, [r3, #4]
}
 8008232:	f85d 4b04 	ldr.w	r4, [sp], #4
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET )
 8008236:	420b      	tst	r3, r1
}
 8008238:	bf14      	ite	ne
 800823a:	2001      	movne	r0, #1
 800823c:	2000      	moveq	r0, #0
 800823e:	4770      	bx	lr
 8008240:	02000070 	.word	0x02000070

08008244 <R3_2_HFCurrentsPolarizationAB>:
  *         the offset computation.
  * @param  pHdl Pointer on the target component instance
  * @retval It always returns {0,0} in Curr_Components format
  */
static void R3_2_HFCurrentsPolarizationAB( PWMC_Handle_t * pHdl, ab_t * Iab )
{
 8008244:	b470      	push	{r4, r5, r6}
#endif /* __ICCARM__ */
  PWMC_R3_2_Handle_t * pHandle = ( PWMC_R3_2_Handle_t * )pHdl;
#if defined (__ICCARM__)
  #pragma cstat_restore = "MISRAC2012-Rule-11.3"
#endif /* __ICCARM__ */
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8008246:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 800824a:	f890 4081 	ldrb.w	r4, [r0, #129]	; 0x81
 800824e:	689a      	ldr	r2, [r3, #8]
  uint32_t ADCDataReg1 = *pHandle->pParams_str->ADCDataReg1[pHandle->PolarizationSector];
 8008250:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8008254:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
  uint32_t ADCDataReg2 = *pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector];
 8008256:	6e5b      	ldr	r3, [r3, #100]	; 0x64
  uint32_t ADCDataReg1 = *pHandle->pParams_str->ADCDataReg1[pHandle->PolarizationSector];
 8008258:	6826      	ldr	r6, [r4, #0]
  uint32_t ADCDataReg2 = *pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector];
 800825a:	681d      	ldr	r5, [r3, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800825c:	6853      	ldr	r3, [r2, #4]
 800825e:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8008262:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008266:	6053      	str	r3, [r2, #4]
   
  /* disable ADC trigger source */
  //LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4);
    LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

  if ( pHandle->PolarizationCounter < NB_CONVERSIONS )
 8008268:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 800826c:	2b0f      	cmp	r3, #15
 800826e:	d80b      	bhi.n	8008288 <R3_2_HFCurrentsPolarizationAB+0x44>
  {
    pHandle-> PhaseAOffset += ADCDataReg1;
    pHandle-> PhaseBOffset += ADCDataReg2;
 8008270:	e9d0 421c 	ldrd	r4, r2, [r0, #112]	; 0x70
    pHandle->PolarizationCounter++;
 8008274:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
    pHandle-> PhaseAOffset += ADCDataReg1;
 8008278:	4434      	add	r4, r6
    pHandle-> PhaseBOffset += ADCDataReg2;
 800827a:	442a      	add	r2, r5
    pHandle->PolarizationCounter++;
 800827c:	3301      	adds	r3, #1
    pHandle-> PhaseBOffset += ADCDataReg2;
 800827e:	e9c0 421c 	strd	r4, r2, [r0, #112]	; 0x70
    pHandle->PolarizationCounter++;
 8008282:	b2db      	uxtb	r3, r3
 8008284:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  }

  /* during offset calibration no current is flowing in the phases */
  Iab->a = 0;
 8008288:	2300      	movs	r3, #0
  Iab->b = 0;
}
 800828a:	bc70      	pop	{r4, r5, r6}
  Iab->a = 0;
 800828c:	600b      	str	r3, [r1, #0]
}
 800828e:	4770      	bx	lr

08008290 <R3_2_HFCurrentsPolarizationC>:
#endif /* __ICCARM__ */
  PWMC_R3_2_Handle_t * pHandle = ( PWMC_R3_2_Handle_t * )pHdl;
#if defined (__ICCARM__)
  #pragma cstat_restore = "MISRAC2012-Rule-11.3"
#endif /* __ICCARM__ */
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8008290:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
{
 8008294:	b410      	push	{r4}
  uint32_t ADCDataReg2 = *pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector];
 8008296:	f890 4081 	ldrb.w	r4, [r0, #129]	; 0x81
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 800829a:	689a      	ldr	r2, [r3, #8]
  uint32_t ADCDataReg2 = *pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector];
 800829c:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80082a0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80082a2:	681c      	ldr	r4, [r3, #0]
 80082a4:	6853      	ldr	r3, [r2, #4]
 80082a6:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80082aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80082ae:	6053      	str	r3, [r2, #4]

  /* disable ADC trigger source */
  //LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4);
    LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

  if ( pHandle->PolarizationCounter < NB_CONVERSIONS )
 80082b0:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 80082b4:	2b0f      	cmp	r3, #15
 80082b6:	d808      	bhi.n	80082ca <R3_2_HFCurrentsPolarizationC+0x3a>
  {
    /* Phase C is read from SECTOR_1, second value */
    pHandle-> PhaseCOffset += ADCDataReg2;    
    pHandle->PolarizationCounter++;
 80082b8:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
    pHandle-> PhaseCOffset += ADCDataReg2;    
 80082bc:	6f82      	ldr	r2, [r0, #120]	; 0x78
    pHandle->PolarizationCounter++;
 80082be:	3301      	adds	r3, #1
 80082c0:	b2db      	uxtb	r3, r3
    pHandle-> PhaseCOffset += ADCDataReg2;    
 80082c2:	4422      	add	r2, r4
    pHandle->PolarizationCounter++;
 80082c4:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    pHandle-> PhaseCOffset += ADCDataReg2;    
 80082c8:	6782      	str	r2, [r0, #120]	; 0x78
  }

  /* during offset calibration no current is flowing in the phases */
  Iab->a = 0;
 80082ca:	2300      	movs	r3, #0
  Iab->b = 0;
}
 80082cc:	f85d 4b04 	ldr.w	r4, [sp], #4
  Iab->a = 0;
 80082d0:	600b      	str	r3, [r1, #0]
}
 80082d2:	4770      	bx	lr

080082d4 <R3_2_TurnOnLowSides>:
#endif /* __ICCARM__ */
  PWMC_R3_2_Handle_t * pHandle = ( PWMC_R3_2_Handle_t * )pHdl;
#if defined (__ICCARM__)
  #pragma cstat_restore = "MISRAC2012-Rule-11.3"
#endif /* __ICCARM__ */
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80082d4:	f8d0 1088 	ldr.w	r1, [r0, #136]	; 0x88

  pHandle->_Super.TurnOnLowSidesAction = true;
 80082d8:	2301      	movs	r3, #1
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80082da:	688a      	ldr	r2, [r1, #8]
  pHandle->_Super.TurnOnLowSidesAction = true;
 80082dc:	f880 3069 	strb.w	r3, [r0, #105]	; 0x69
  WRITE_REG(TIMx->CCR1, CompareValue);
 80082e0:	2300      	movs	r3, #0
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80082e2:	f06f 0001 	mvn.w	r0, #1
 80082e6:	6110      	str	r0, [r2, #16]
  WRITE_REG(TIMx->CCR1, CompareValue);
 80082e8:	6353      	str	r3, [r2, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 80082ea:	6393      	str	r3, [r2, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 80082ec:	63d3      	str	r3, [r2, #60]	; 0x3c
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 80082ee:	6913      	ldr	r3, [r2, #16]
  LL_TIM_OC_SetCompareCH1( TIMx, 0u );
  LL_TIM_OC_SetCompareCH2( TIMx, 0u );
  LL_TIM_OC_SetCompareCH3( TIMx, 0u );

  /* Wait until next update */
  while ( LL_TIM_IsActiveFlag_UPDATE( TIMx ) == 0u )
 80082f0:	07db      	lsls	r3, r3, #31
 80082f2:	d5fc      	bpl.n	80082ee <R3_2_TurnOnLowSides+0x1a>
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 80082f4:	6c53      	ldr	r3, [r2, #68]	; 0x44
 80082f6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80082fa:	6453      	str	r3, [r2, #68]	; 0x44
  {}

  /* Main PWM Output Enable */
  LL_TIM_EnableAllOutputs( TIMx );

  if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 80082fc:	f891 30c0 	ldrb.w	r3, [r1, #192]	; 0xc0
 8008300:	2b02      	cmp	r3, #2
 8008302:	d000      	beq.n	8008306 <R3_2_TurnOnLowSides+0x32>
 8008304:	4770      	bx	lr
{
 8008306:	b470      	push	{r4, r5, r6}
  {
    LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
    LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 8008308:	e9d1 5008 	ldrd	r5, r0, [r1, #32]
    LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 800830c:	6a8b      	ldr	r3, [r1, #40]	; 0x28
    LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
 800830e:	f8b1 60ac 	ldrh.w	r6, [r1, #172]	; 0xac
    LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 8008312:	f8b1 40ae 	ldrh.w	r4, [r1, #174]	; 0xae
    LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 8008316:	f8b1 20b0 	ldrh.w	r2, [r1, #176]	; 0xb0
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BSRR, PinMask);
 800831a:	61ae      	str	r6, [r5, #24]
 800831c:	6184      	str	r4, [r0, #24]
  }
  return;
}
 800831e:	bc70      	pop	{r4, r5, r6}
 8008320:	619a      	str	r2, [r3, #24]
 8008322:	4770      	bx	lr

08008324 <R3_2_SwitchOnPWM>:
#endif /* __ICCARM__ */
  PWMC_R3_2_Handle_t * pHandle = ( PWMC_R3_2_Handle_t * )pHdl;
#if defined (__ICCARM__)
  #pragma cstat_restore = "MISRAC2012-Rule-11.3"
#endif /* __ICCARM__ */
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8008324:	f8d0 1088 	ldr.w	r1, [r0, #136]	; 0x88
  pHandle->ADCRegularLocked=true; 

  pHandle->_Super.TurnOnLowSidesAction = false;

  /* Set all duty to 50% */
  LL_TIM_OC_SetCompareCH1(TIMx, ((uint32_t) pHandle->Half_PWMPeriod / (uint32_t) 2));
 8008328:	f8b0 207c 	ldrh.w	r2, [r0, #124]	; 0x7c
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 800832c:	688b      	ldr	r3, [r1, #8]
{
 800832e:	b430      	push	{r4, r5}
  pHandle->ADCRegularLocked=true; 
 8008330:	2401      	movs	r4, #1
  pHandle->_Super.TurnOnLowSidesAction = false;
 8008332:	2500      	movs	r5, #0
  pHandle->ADCRegularLocked=true; 
 8008334:	f880 408c 	strb.w	r4, [r0, #140]	; 0x8c
  pHandle->_Super.TurnOnLowSidesAction = false;
 8008338:	f880 5069 	strb.w	r5, [r0, #105]	; 0x69
  LL_TIM_OC_SetCompareCH1(TIMx, ((uint32_t) pHandle->Half_PWMPeriod / (uint32_t) 2));
 800833c:	fa22 f404 	lsr.w	r4, r2, r4
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8008340:	f06f 0001 	mvn.w	r0, #1
  LL_TIM_OC_SetCompareCH2(TIMx, ((uint32_t) pHandle->Half_PWMPeriod / (uint32_t) 2));
  LL_TIM_OC_SetCompareCH3(TIMx, ((uint32_t) pHandle->Half_PWMPeriod / (uint32_t) 2));
  LL_TIM_OC_SetCompareCH4(TIMx, ((uint32_t) pHandle->Half_PWMPeriod - (uint32_t) 5));
 8008344:	3a05      	subs	r2, #5
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008346:	635c      	str	r4, [r3, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8008348:	639c      	str	r4, [r3, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 800834a:	63dc      	str	r4, [r3, #60]	; 0x3c
  WRITE_REG(TIMx->CCR4, CompareValue);
 800834c:	641a      	str	r2, [r3, #64]	; 0x40
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800834e:	6118      	str	r0, [r3, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8008350:	691a      	ldr	r2, [r3, #16]

  /* wait for a new PWM period */
  LL_TIM_ClearFlag_UPDATE( TIMx );
  while ( LL_TIM_IsActiveFlag_UPDATE( TIMx ) == 0u )
 8008352:	07d2      	lsls	r2, r2, #31
 8008354:	d5fc      	bpl.n	8008350 <R3_2_SwitchOnPWM+0x2c>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8008356:	f06f 0201 	mvn.w	r2, #1
 800835a:	611a      	str	r2, [r3, #16]
  {}
  LL_TIM_ClearFlag_UPDATE( TIMx );

  /* Main PWM Output Enable */
  TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 800835c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800835e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008362:	645a      	str	r2, [r3, #68]	; 0x44
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8008364:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008366:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800836a:	645a      	str	r2, [r3, #68]	; 0x44
  LL_TIM_EnableAllOutputs ( TIMx );

  if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 800836c:	f891 20c0 	ldrb.w	r2, [r1, #192]	; 0xc0
 8008370:	2a02      	cmp	r2, #2
 8008372:	d008      	beq.n	8008386 <R3_2_SwitchOnPWM+0x62>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8008374:	f06f 0201 	mvn.w	r2, #1
 8008378:	611a      	str	r2, [r3, #16]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 800837a:	68da      	ldr	r2, [r3, #12]
 800837c:	f042 0201 	orr.w	r2, r2, #1
  }
  /* Clear Update Flag */
  LL_TIM_ClearFlag_UPDATE( TIMx );
  /* Enable Update IRQ */
  LL_TIM_EnableIT_UPDATE( TIMx );
}
 8008380:	bc30      	pop	{r4, r5}
 8008382:	60da      	str	r2, [r3, #12]
 8008384:	4770      	bx	lr
    if ( ( TIMx->CCER & TIMxCCER_MASK_CH123 ) != 0u )
 8008386:	6a18      	ldr	r0, [r3, #32]
      LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
 8008388:	6a0c      	ldr	r4, [r1, #32]
 800838a:	f8b1 50ac 	ldrh.w	r5, [r1, #172]	; 0xac
    if ( ( TIMx->CCER & TIMxCCER_MASK_CH123 ) != 0u )
 800838e:	f240 5255 	movw	r2, #1365	; 0x555
 8008392:	4210      	tst	r0, r2
      LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 8008394:	e9d1 0209 	ldrd	r0, r2, [r1, #36]	; 0x24
    if ( ( TIMx->CCER & TIMxCCER_MASK_CH123 ) != 0u )
 8008398:	d007      	beq.n	80083aa <R3_2_SwitchOnPWM+0x86>
 800839a:	61a5      	str	r5, [r4, #24]
      LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 800839c:	f8b1 40ae 	ldrh.w	r4, [r1, #174]	; 0xae
      LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 80083a0:	f8b1 10b0 	ldrh.w	r1, [r1, #176]	; 0xb0
 80083a4:	6184      	str	r4, [r0, #24]
 80083a6:	6191      	str	r1, [r2, #24]
}
 80083a8:	e7e4      	b.n	8008374 <R3_2_SwitchOnPWM+0x50>
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BRR, PinMask);
 80083aa:	62a5      	str	r5, [r4, #40]	; 0x28
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 80083ac:	f8b1 40ae 	ldrh.w	r4, [r1, #174]	; 0xae
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 80083b0:	f8b1 10b0 	ldrh.w	r1, [r1, #176]	; 0xb0
 80083b4:	6284      	str	r4, [r0, #40]	; 0x28
 80083b6:	6291      	str	r1, [r2, #40]	; 0x28
}
 80083b8:	e7dc      	b.n	8008374 <R3_2_SwitchOnPWM+0x50>
 80083ba:	bf00      	nop

080083bc <R3_2_SwitchOffPWM>:
#endif /* __ICCARM__ */
  PWMC_R3_2_Handle_t * pHandle = ( PWMC_R3_2_Handle_t * )pHdl;
#if defined (__ICCARM__)
  #pragma cstat_restore = "MISRAC2012-Rule-11.3"
#endif /* __ICCARM__ */
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80083bc:	f8d0 1088 	ldr.w	r1, [r0, #136]	; 0x88
 80083c0:	688a      	ldr	r2, [r1, #8]
  CLEAR_BIT(TIMx->DIER, TIM_DIER_UIE);
 80083c2:	68d3      	ldr	r3, [r2, #12]
 80083c4:	f023 0301 	bic.w	r3, r3, #1
{
 80083c8:	b430      	push	{r4, r5}

  pHandle->_Super.TurnOnLowSidesAction = false;
  
  /* Main PWM Output Disable */
  LL_TIM_DisableAllOutputs( TIMx );
  if ( pHandle->BrakeActionLock == true )
 80083ca:	f890 4084 	ldrb.w	r4, [r0, #132]	; 0x84
 80083ce:	60d3      	str	r3, [r2, #12]
  CLEAR_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 80083d0:	6c53      	ldr	r3, [r2, #68]	; 0x44
  pHandle->_Super.TurnOnLowSidesAction = false;
 80083d2:	2500      	movs	r5, #0
 80083d4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80083d8:	f880 5069 	strb.w	r5, [r0, #105]	; 0x69
 80083dc:	6453      	str	r3, [r2, #68]	; 0x44
  if ( pHandle->BrakeActionLock == true )
 80083de:	b91c      	cbnz	r4, 80083e8 <R3_2_SwitchOffPWM+0x2c>
  {
  }
  else
  {
    if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 80083e0:	f891 30c0 	ldrb.w	r3, [r1, #192]	; 0xc0
 80083e4:	2b02      	cmp	r3, #2
 80083e6:	d00d      	beq.n	8008404 <R3_2_SwitchOffPWM+0x48>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80083e8:	f06f 0301 	mvn.w	r3, #1
 80083ec:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 80083ee:	6913      	ldr	r3, [r2, #16]
    }
  }

  /* wait for a new PWM period to flush last HF task */
  LL_TIM_ClearFlag_UPDATE( TIMx );
  while ( LL_TIM_IsActiveFlag_UPDATE( TIMx ) == 0u )
 80083f0:	07db      	lsls	r3, r3, #31
 80083f2:	d5fc      	bpl.n	80083ee <R3_2_SwitchOffPWM+0x32>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80083f4:	f06f 0101 	mvn.w	r1, #1
  {}
  LL_TIM_ClearFlag_UPDATE( TIMx );
 
 /* We allow ADC usage for regular conversion on Systick*/
  pHandle->ADCRegularLocked=false; 
 80083f8:	2300      	movs	r3, #0
 80083fa:	6111      	str	r1, [r2, #16]
}
 80083fc:	bc30      	pop	{r4, r5}
  pHandle->ADCRegularLocked=false; 
 80083fe:	f880 308c 	strb.w	r3, [r0, #140]	; 0x8c
}
 8008402:	4770      	bx	lr
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 8008404:	e9d1 3408 	ldrd	r3, r4, [r1, #32]
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
 8008408:	f8b1 50ac 	ldrh.w	r5, [r1, #172]	; 0xac
  WRITE_REG(GPIOx->BRR, PinMask);
 800840c:	629d      	str	r5, [r3, #40]	; 0x28
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 800840e:	6a8b      	ldr	r3, [r1, #40]	; 0x28
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 8008410:	f8b1 50ae 	ldrh.w	r5, [r1, #174]	; 0xae
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 8008414:	f8b1 10b0 	ldrh.w	r1, [r1, #176]	; 0xb0
 8008418:	62a5      	str	r5, [r4, #40]	; 0x28
 800841a:	6299      	str	r1, [r3, #40]	; 0x28
}
 800841c:	e7e4      	b.n	80083e8 <R3_2_SwitchOffPWM+0x2c>
 800841e:	bf00      	nop

08008420 <R3_2_RLGetPhaseCurrents>:
  *         during RL detection phase
  * @param  pHandle: handler of the current instance of the PWM component
  * @retval Ia and Ib current in ab_t format
  */
static void R3_2_RLGetPhaseCurrents( PWMC_Handle_t * pHdl, ab_t * pStator_Currents )
{
 8008420:	b430      	push	{r4, r5}
#endif /* __ICCARM__ */
  PWMC_R3_2_Handle_t * pHandle = ( PWMC_R3_2_Handle_t * )pHdl;
#if defined (__ICCARM__)
  #pragma cstat_restore = "MISRAC2012-Rule-11.3"
#endif /* __ICCARM__ */
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8008422:	f8d0 4088 	ldr.w	r4, [r0, #136]	; 0x88
  int32_t wAux;

  /* disable ADC trigger source */
  LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

  wAux = (int32_t)( pHandle->PhaseBOffset ) - (int32_t) *pHandle->pParams_str->ADCDataReg2[pHandle->_Super.Sector]; 
 8008426:	6f43      	ldr	r3, [r0, #116]	; 0x74
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8008428:	68a5      	ldr	r5, [r4, #8]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800842a:	686a      	ldr	r2, [r5, #4]
 800842c:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 8008430:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8008434:	606a      	str	r2, [r5, #4]
  wAux = (int32_t)( pHandle->PhaseBOffset ) - (int32_t) *pHandle->pParams_str->ADCDataReg2[pHandle->_Super.Sector]; 
 8008436:	f890 0068 	ldrb.w	r0, [r0, #104]	; 0x68
  
  /* Check saturation */
  if ( wAux > -INT16_MAX )
 800843a:	4a0d      	ldr	r2, [pc, #52]	; (8008470 <R3_2_RLGetPhaseCurrents+0x50>)
  wAux = (int32_t)( pHandle->PhaseBOffset ) - (int32_t) *pHandle->pParams_str->ADCDataReg2[pHandle->_Super.Sector]; 
 800843c:	eb04 0480 	add.w	r4, r4, r0, lsl #2
 8008440:	6e60      	ldr	r0, [r4, #100]	; 0x64
 8008442:	6800      	ldr	r0, [r0, #0]
 8008444:	1a1b      	subs	r3, r3, r0
  if ( wAux > -INT16_MAX )
 8008446:	4293      	cmp	r3, r2
 8008448:	db05      	blt.n	8008456 <R3_2_RLGetPhaseCurrents+0x36>
  {
    if ( wAux < INT16_MAX )
 800844a:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 800844e:	4293      	cmp	r3, r2
 8008450:	dc0a      	bgt.n	8008468 <R3_2_RLGetPhaseCurrents+0x48>
 8008452:	b21b      	sxth	r3, r3
 8008454:	e000      	b.n	8008458 <R3_2_RLGetPhaseCurrents+0x38>
 8008456:	4b07      	ldr	r3, [pc, #28]	; (8008474 <R3_2_RLGetPhaseCurrents+0x54>)
  else
  {
    wAux = -INT16_MAX;
  }

  pStator_Currents->a = (int16_t)wAux;
 8008458:	2200      	movs	r2, #0
 800845a:	f363 020f 	bfi	r2, r3, #0, #16
 800845e:	f363 421f 	bfi	r2, r3, #16, #16
  pStator_Currents->b = (int16_t)wAux;
}
 8008462:	bc30      	pop	{r4, r5}
  pStator_Currents->a = (int16_t)wAux;
 8008464:	600a      	str	r2, [r1, #0]
}
 8008466:	4770      	bx	lr
 8008468:	f647 73ff 	movw	r3, #32767	; 0x7fff
 800846c:	e7f4      	b.n	8008458 <R3_2_RLGetPhaseCurrents+0x38>
 800846e:	bf00      	nop
 8008470:	ffff8002 	.word	0xffff8002
 8008474:	ffff8001 	.word	0xffff8001

08008478 <R3_2_RLTurnOnLowSides>:
#endif /* __ICCARM__ */
  PWMC_R3_2_Handle_t * pHandle = ( PWMC_R3_2_Handle_t * )pHdl;
#if defined (__ICCARM__)
  #pragma cstat_restore = "MISRAC2012-Rule-11.3"
#endif /* __ICCARM__ */
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8008478:	f8d0 1088 	ldr.w	r1, [r0, #136]	; 0x88

  pHandle->ADCRegularLocked=true;
 800847c:	2301      	movs	r3, #1
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 800847e:	688a      	ldr	r2, [r1, #8]
  pHandle->ADCRegularLocked=true;
 8008480:	f880 308c 	strb.w	r3, [r0, #140]	; 0x8c
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008484:	2000      	movs	r0, #0
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8008486:	f06f 0301 	mvn.w	r3, #1
  WRITE_REG(TIMx->CCR1, CompareValue);
 800848a:	6350      	str	r0, [r2, #52]	; 0x34
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800848c:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800848e:	6913      	ldr	r3, [r2, #16]

  /* Clear Update Flag */
  LL_TIM_ClearFlag_UPDATE( TIMx );

  /* Wait until next update */
  while ( LL_TIM_IsActiveFlag_UPDATE( TIMx ) == 0 )
 8008490:	07db      	lsls	r3, r3, #31
 8008492:	d5fc      	bpl.n	800848e <R3_2_RLTurnOnLowSides+0x16>
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8008494:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8008496:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800849a:	6453      	str	r3, [r2, #68]	; 0x44
  {}

  /* Main PWM Output Enable */
  LL_TIM_EnableAllOutputs( TIMx );

  if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 800849c:	f891 30c0 	ldrb.w	r3, [r1, #192]	; 0xc0
 80084a0:	2b02      	cmp	r3, #2
 80084a2:	d000      	beq.n	80084a6 <R3_2_RLTurnOnLowSides+0x2e>
 80084a4:	4770      	bx	lr
{
 80084a6:	b470      	push	{r4, r5, r6}
  {
    LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
    LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 80084a8:	e9d1 5008 	ldrd	r5, r0, [r1, #32]
    LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 80084ac:	6a8b      	ldr	r3, [r1, #40]	; 0x28
    LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
 80084ae:	f8b1 60ac 	ldrh.w	r6, [r1, #172]	; 0xac
    LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 80084b2:	f8b1 40ae 	ldrh.w	r4, [r1, #174]	; 0xae
    LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 80084b6:	f8b1 20b0 	ldrh.w	r2, [r1, #176]	; 0xb0
  WRITE_REG(GPIOx->BSRR, PinMask);
 80084ba:	61ae      	str	r6, [r5, #24]
  WRITE_REG(GPIOx->BRR, PinMask);
 80084bc:	6284      	str	r4, [r0, #40]	; 0x28
  }
  return;
}
 80084be:	bc70      	pop	{r4, r5, r6}
 80084c0:	629a      	str	r2, [r3, #40]	; 0x28
 80084c2:	4770      	bx	lr

080084c4 <R3_2_RLSwitchOnPWM>:
#endif /* __ICCARM__ */
  PWMC_R3_2_Handle_t * pHandle = ( PWMC_R3_2_Handle_t * )pHdl;
#if defined (__ICCARM__)
  #pragma cstat_restore = "MISRAC2012-Rule-11.3"
#endif /* __ICCARM__ */
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80084c4:	f8d0 1088 	ldr.w	r1, [r0, #136]	; 0x88
  ADC_TypeDef * ADCx_1 = pHandle->pParams_str->ADCx_1;
  ADC_TypeDef * ADCx_2 = pHandle->pParams_str->ADCx_2;

  pHandle->ADCRegularLocked=true;
 80084c8:	2201      	movs	r2, #1
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80084ca:	688b      	ldr	r3, [r1, #8]
{
 80084cc:	b4f0      	push	{r4, r5, r6, r7}
  ADC_TypeDef * ADCx_2 = pHandle->pParams_str->ADCx_2;
 80084ce:	e9d1 5400 	ldrd	r5, r4, [r1]
  pHandle->ADCRegularLocked=true;
 80084d2:	f880 208c 	strb.w	r2, [r0, #140]	; 0x8c
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80084d6:	f06f 0201 	mvn.w	r2, #1
 80084da:	611a      	str	r2, [r3, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 80084dc:	691a      	ldr	r2, [r3, #16]
  /* wait for a new PWM period */
  LL_TIM_ClearFlag_UPDATE( TIMx );
  while ( LL_TIM_IsActiveFlag_UPDATE( TIMx ) == 0 )
 80084de:	07d6      	lsls	r6, r2, #31
 80084e0:	d5fc      	bpl.n	80084dc <R3_2_RLSwitchOnPWM+0x18>
  {}
  /* Clear Update Flag */
  LL_TIM_ClearFlag_UPDATE( TIMx );

  LL_TIM_OC_SetCompareCH1( TIMx, 1u );
  LL_TIM_OC_SetCompareCH4( TIMx, ( pHandle->Half_PWMPeriod ) - 5u );
 80084e2:	f8b0 207c 	ldrh.w	r2, [r0, #124]	; 0x7c
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80084e6:	f06f 0701 	mvn.w	r7, #1
 80084ea:	3a05      	subs	r2, #5
  WRITE_REG(TIMx->CCR1, CompareValue);
 80084ec:	2601      	movs	r6, #1
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80084ee:	611f      	str	r7, [r3, #16]
  WRITE_REG(TIMx->CCR1, CompareValue);
 80084f0:	635e      	str	r6, [r3, #52]	; 0x34
  WRITE_REG(TIMx->CCR4, CompareValue);
 80084f2:	641a      	str	r2, [r3, #64]	; 0x40
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 80084f4:	691a      	ldr	r2, [r3, #16]

  while ( LL_TIM_IsActiveFlag_UPDATE( TIMx ) == 0 )
 80084f6:	07d2      	lsls	r2, r2, #31
 80084f8:	d5fc      	bpl.n	80084f4 <R3_2_RLSwitchOnPWM+0x30>
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 80084fa:	68da      	ldr	r2, [r3, #12]
 80084fc:	f042 0201 	orr.w	r2, r2, #1
 8008500:	60da      	str	r2, [r3, #12]

  /* enable TIMx update interrupt*/
  LL_TIM_EnableIT_UPDATE( TIMx );
  
  /* Main PWM Output Enable */
  TIMx->BDTR |= LL_TIM_OSSI_ENABLE ;
 8008502:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008504:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008508:	645a      	str	r2, [r3, #68]	; 0x44
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 800850a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800850c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008510:	645a      	str	r2, [r3, #68]	; 0x44
  LL_TIM_EnableAllOutputs( TIMx );

  if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 8008512:	f891 20c0 	ldrb.w	r2, [r1, #192]	; 0xc0
 8008516:	2a02      	cmp	r2, #2
 8008518:	d00f      	beq.n	800853a <R3_2_RLSwitchOnPWM+0x76>
    }
  }

  /* set the sector that correspond to Phase B and C sampling
   * B will be sampled by ADCx_1 */
  pHdl->Sector = SECTOR_4;
 800851a:	2303      	movs	r3, #3
 800851c:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68
  MODIFY_REG(ADCx->CR,
 8008520:	68aa      	ldr	r2, [r5, #8]
 8008522:	4913      	ldr	r1, [pc, #76]	; (8008570 <R3_2_RLSwitchOnPWM+0xac>)
 8008524:	400a      	ands	r2, r1
 8008526:	f042 0208 	orr.w	r2, r2, #8
 800852a:	60aa      	str	r2, [r5, #8]
 800852c:	68a3      	ldr	r3, [r4, #8]
 800852e:	400b      	ands	r3, r1
 8008530:	f043 0308 	orr.w	r3, r3, #8
 8008534:	60a3      	str	r3, [r4, #8]

  LL_ADC_INJ_StartConversion( ADCx_1 );
  LL_ADC_INJ_StartConversion( ADCx_2 );

  return;
}
 8008536:	bcf0      	pop	{r4, r5, r6, r7}
 8008538:	4770      	bx	lr
    if ( ( TIMx->CCER & TIMxCCER_MASK_CH123 ) != 0u )
 800853a:	6a1a      	ldr	r2, [r3, #32]
 800853c:	f240 5355 	movw	r3, #1365	; 0x555
 8008540:	421a      	tst	r2, r3
      LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 8008542:	e9d1 3608 	ldrd	r3, r6, [r1, #32]
      LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
 8008546:	f8b1 20ac 	ldrh.w	r2, [r1, #172]	; 0xac
    if ( ( TIMx->CCER & TIMxCCER_MASK_CH123 ) != 0u )
 800854a:	d008      	beq.n	800855e <R3_2_RLSwitchOnPWM+0x9a>
  WRITE_REG(GPIOx->BSRR, PinMask);
 800854c:	619a      	str	r2, [r3, #24]
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 800854e:	6a8b      	ldr	r3, [r1, #40]	; 0x28
      LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 8008550:	f8b1 70ae 	ldrh.w	r7, [r1, #174]	; 0xae
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 8008554:	f8b1 20b0 	ldrh.w	r2, [r1, #176]	; 0xb0
 8008558:	61b7      	str	r7, [r6, #24]
  WRITE_REG(GPIOx->BRR, PinMask);
 800855a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800855c:	e7dd      	b.n	800851a <R3_2_RLSwitchOnPWM+0x56>
  WRITE_REG(GPIOx->BRR, PinMask);
 800855e:	629a      	str	r2, [r3, #40]	; 0x28
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 8008560:	6a8b      	ldr	r3, [r1, #40]	; 0x28
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 8008562:	f8b1 70ae 	ldrh.w	r7, [r1, #174]	; 0xae
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 8008566:	f8b1 20b0 	ldrh.w	r2, [r1, #176]	; 0xb0
 800856a:	62b7      	str	r7, [r6, #40]	; 0x28
 800856c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800856e:	e7d4      	b.n	800851a <R3_2_RLSwitchOnPWM+0x56>
 8008570:	7fffffc0 	.word	0x7fffffc0

08008574 <R3_2_SetAOReferenceVoltage>:
{
 8008574:	b430      	push	{r4, r5}
  __IO uint32_t *preg = __DAC_PTR_REG_OFFSET(DACx->DHR12R1, (DAC_Channel >> DAC_REG_DHR12LX_REGOFFSET_BITOFFSET_POS)
 8008576:	0c84      	lsrs	r4, r0, #18
 8008578:	f004 043c 	and.w	r4, r4, #60	; 0x3c
 800857c:	f101 0508 	add.w	r5, r1, #8
 8008580:	b082      	sub	sp, #8
  MODIFY_REG(*preg, DAC_DHR12L1_DACC1DHR, Data);
 8008582:	5963      	ldr	r3, [r4, r5]
 8008584:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008588:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800858c:	431a      	orrs	r2, r3
 800858e:	5162      	str	r2, [r4, r5]
  SET_BIT(DACx->SWTRIGR,
 8008590:	684a      	ldr	r2, [r1, #4]
 8008592:	f000 0303 	and.w	r3, r0, #3
 8008596:	4313      	orrs	r3, r2
 8008598:	604b      	str	r3, [r1, #4]
  return ((READ_BIT(DACx->CR,
 800859a:	680a      	ldr	r2, [r1, #0]
 800859c:	2301      	movs	r3, #1
 800859e:	f000 0010 	and.w	r0, r0, #16
 80085a2:	fa03 f000 	lsl.w	r0, r3, r0
           == (DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK))) ? 1UL : 0UL);
 80085a6:	ea30 0302 	bics.w	r3, r0, r2
    volatile uint32_t wait_loop_index = ((LL_DAC_DELAY_VOLTAGE_SETTLING_US) * (SystemCoreClock / (1000000UL * 2UL)));
 80085aa:	4b15      	ldr	r3, [pc, #84]	; (8008600 <R3_2_SetAOReferenceVoltage+0x8c>)
 80085ac:	d014      	beq.n	80085d8 <R3_2_SetAOReferenceVoltage+0x64>
    volatile uint32_t wait_loop_index = ((LL_DAC_DELAY_STARTUP_VOLTAGE_SETTLING_US) * (SystemCoreClock / (1000000UL * 2UL)));
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	4c14      	ldr	r4, [pc, #80]	; (8008604 <R3_2_SetAOReferenceVoltage+0x90>)
  SET_BIT(DACx->CR,
 80085b2:	680a      	ldr	r2, [r1, #0]
 80085b4:	fba4 4303 	umull	r4, r3, r4, r3
 80085b8:	0cdb      	lsrs	r3, r3, #19
 80085ba:	00db      	lsls	r3, r3, #3
 80085bc:	4310      	orrs	r0, r2
 80085be:	6008      	str	r0, [r1, #0]
 80085c0:	9300      	str	r3, [sp, #0]
    while(wait_loop_index != 0UL)
 80085c2:	9b00      	ldr	r3, [sp, #0]
 80085c4:	b12b      	cbz	r3, 80085d2 <R3_2_SetAOReferenceVoltage+0x5e>
      wait_loop_index--;
 80085c6:	9b00      	ldr	r3, [sp, #0]
 80085c8:	3b01      	subs	r3, #1
 80085ca:	9300      	str	r3, [sp, #0]
    while(wait_loop_index != 0UL)
 80085cc:	9b00      	ldr	r3, [sp, #0]
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d1f9      	bne.n	80085c6 <R3_2_SetAOReferenceVoltage+0x52>
}
 80085d2:	b002      	add	sp, #8
 80085d4:	bc30      	pop	{r4, r5}
 80085d6:	4770      	bx	lr
    volatile uint32_t wait_loop_index = ((LL_DAC_DELAY_VOLTAGE_SETTLING_US) * (SystemCoreClock / (1000000UL * 2UL)));
 80085d8:	4a0a      	ldr	r2, [pc, #40]	; (8008604 <R3_2_SetAOReferenceVoltage+0x90>)
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	fba2 2303 	umull	r2, r3, r2, r3
 80085e0:	0cdb      	lsrs	r3, r3, #19
 80085e2:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80085e6:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0UL)
 80085e8:	9b01      	ldr	r3, [sp, #4]
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d0f1      	beq.n	80085d2 <R3_2_SetAOReferenceVoltage+0x5e>
      wait_loop_index--;
 80085ee:	9b01      	ldr	r3, [sp, #4]
 80085f0:	3b01      	subs	r3, #1
 80085f2:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0UL)
 80085f4:	9b01      	ldr	r3, [sp, #4]
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d1f9      	bne.n	80085ee <R3_2_SetAOReferenceVoltage+0x7a>
}
 80085fa:	b002      	add	sp, #8
 80085fc:	bc30      	pop	{r4, r5}
 80085fe:	4770      	bx	lr
 8008600:	20000658 	.word	0x20000658
 8008604:	431bde83 	.word	0x431bde83

08008608 <R3_2_Init>:
{
 8008608:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800860c:	4607      	mov	r7, r0
 800860e:	b087      	sub	sp, #28
  R3_3_OPAMPParams_t * OPAMPParams = pHandle->pParams_str->OPAMPParams;
 8008610:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
    if ( TIMx == TIM1 )
 8008614:	f8df e28c 	ldr.w	lr, [pc, #652]	; 80088a4 <R3_2_Init+0x29c>
  ADC_TypeDef * ADCx_1 = pHandle->pParams_str->ADCx_1;
 8008618:	681d      	ldr	r5, [r3, #0]
  DAC_TypeDef * DAC_OCPAx = pHandle->pParams_str->DAC_OCP_ASelection;
 800861a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 800861c:	686a      	ldr	r2, [r5, #4]
 800861e:	9100      	str	r1, [sp, #0]
  DAC_TypeDef * DAC_OCPBx = pHandle->pParams_str->DAC_OCP_BSelection;
 8008620:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8008622:	9101      	str	r1, [sp, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8008624:	2004      	movs	r0, #4
  DAC_TypeDef * DAC_OCPCx = pHandle->pParams_str->DAC_OCP_CSelection;
 8008626:	6b59      	ldr	r1, [r3, #52]	; 0x34
  R3_3_OPAMPParams_t * OPAMPParams = pHandle->pParams_str->OPAMPParams;
 8008628:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  DAC_TypeDef * DAC_OCPCx = pHandle->pParams_str->DAC_OCP_CSelection;
 800862c:	9102      	str	r1, [sp, #8]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 800862e:	f022 0204 	bic.w	r2, r2, #4
  ADC_TypeDef * ADCx_2 = pHandle->pParams_str->ADCx_2;
 8008632:	e9d3 6401 	ldrd	r6, r4, [r3, #4]
  DAC_TypeDef * DAC_OVPx = pHandle->pParams_str->DAC_OVP_Selection;
 8008636:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8008638:	9103      	str	r1, [sp, #12]
  COMP_TypeDef * COMP_OCPBx = pHandle->pParams_str->CompOCPBSelection;
 800863a:	e9d3 ba04 	ldrd	fp, sl, [r3, #16]
  COMP_TypeDef * COMP_OVPx = pHandle->pParams_str->CompOVPSelection;
 800863e:	e9d3 9806 	ldrd	r9, r8, [r3, #24]
 8008642:	606a      	str	r2, [r5, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8008644:	6028      	str	r0, [r5, #0]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 8008646:	686a      	ldr	r2, [r5, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 8008648:	2120      	movs	r1, #32
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 800864a:	f022 0220 	bic.w	r2, r2, #32
 800864e:	606a      	str	r2, [r5, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 8008650:	6029      	str	r1, [r5, #0]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 8008652:	6872      	ldr	r2, [r6, #4]
 8008654:	f022 0204 	bic.w	r2, r2, #4
 8008658:	6072      	str	r2, [r6, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 800865a:	6030      	str	r0, [r6, #0]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 800865c:	6872      	ldr	r2, [r6, #4]
 800865e:	f022 0220 	bic.w	r2, r2, #32
 8008662:	6072      	str	r2, [r6, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 8008664:	6031      	str	r1, [r6, #0]
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_APB2_GRP1_FreezePeriph(uint32_t Periphs)
{
  SET_BIT(DBGMCU->APB2FZ, Periphs);
 8008666:	498e      	ldr	r1, [pc, #568]	; (80088a0 <R3_2_Init+0x298>)
 8008668:	690a      	ldr	r2, [r1, #16]
    if ( TIMx == TIM1 )
 800866a:	4574      	cmp	r4, lr
 800866c:	bf0c      	ite	eq
 800866e:	f442 6200 	orreq.w	r2, r2, #2048	; 0x800
 8008672:	f442 5200 	orrne.w	r2, r2, #8192	; 0x2000
 8008676:	610a      	str	r2, [r1, #16]
    if ( OPAMPParams != NULL )
 8008678:	f1bc 0f00 	cmp.w	ip, #0
 800867c:	d014      	beq.n	80086a8 <R3_2_Init+0xa0>
     if (OPAMPParams -> OPAMPx_1 != NULL ) 
 800867e:	f8dc 2000 	ldr.w	r2, [ip]
 8008682:	b11a      	cbz	r2, 800868c <R3_2_Init+0x84>
  * @param  OPAMPx OPAMP instance
  * @retval None
  */
__STATIC_INLINE void LL_OPAMP_Enable(OPAMP_TypeDef *OPAMPx)
{
  SET_BIT(OPAMPx->CSR, OPAMP_CSR_OPAMPxEN);
 8008684:	6811      	ldr	r1, [r2, #0]
 8008686:	f041 0101 	orr.w	r1, r1, #1
 800868a:	6011      	str	r1, [r2, #0]
     if (OPAMPParams -> OPAMPx_2 != NULL ) 
 800868c:	f8dc 2004 	ldr.w	r2, [ip, #4]
 8008690:	b11a      	cbz	r2, 800869a <R3_2_Init+0x92>
 8008692:	6811      	ldr	r1, [r2, #0]
 8008694:	f041 0101 	orr.w	r1, r1, #1
 8008698:	6011      	str	r1, [r2, #0]
     if (OPAMPParams -> OPAMPx_3 != NULL ) 
 800869a:	f8dc 2008 	ldr.w	r2, [ip, #8]
 800869e:	b11a      	cbz	r2, 80086a8 <R3_2_Init+0xa0>
 80086a0:	6811      	ldr	r1, [r2, #0]
 80086a2:	f041 0101 	orr.w	r1, r1, #1
 80086a6:	6011      	str	r1, [r2, #0]
    if ( COMP_OCPAx != NULL )
 80086a8:	f1bb 0f00 	cmp.w	fp, #0
 80086ac:	d017      	beq.n	80086de <R3_2_Init+0xd6>
      if (( pHandle->pParams_str->CompOCPAInvInput_MODE != EXT_MODE ) && (DAC_OCPAx != MC_NULL))
 80086ae:	f893 20c3 	ldrb.w	r2, [r3, #195]	; 0xc3
 80086b2:	2a01      	cmp	r2, #1
 80086b4:	d007      	beq.n	80086c6 <R3_2_Init+0xbe>
 80086b6:	9a00      	ldr	r2, [sp, #0]
 80086b8:	b12a      	cbz	r2, 80086c6 <R3_2_Init+0xbe>
        R3_2_SetAOReferenceVoltage( pHandle->pParams_str->DAC_Channel_OCPA, DAC_OCPAx, ( uint16_t )( pHandle->pParams_str->DAC_OCP_Threshold ) );
 80086ba:	4611      	mov	r1, r2
 80086bc:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80086be:	f8b3 20bc 	ldrh.w	r2, [r3, #188]	; 0xbc
 80086c2:	f7ff ff57 	bl	8008574 <R3_2_SetAOReferenceVoltage>
  * @param  COMPx Comparator instance
  * @retval None
  */
__STATIC_INLINE void LL_COMP_Enable(COMP_TypeDef *COMPx)
{
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 80086c6:	f8db 3000 	ldr.w	r3, [fp]
 80086ca:	f043 0301 	orr.w	r3, r3, #1
 80086ce:	f8cb 3000 	str.w	r3, [fp]
  * @param  COMPx Comparator instance
  * @retval None
  */
__STATIC_INLINE void LL_COMP_Lock(COMP_TypeDef *COMPx)
{
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 80086d2:	f8db 3000 	ldr.w	r3, [fp]
 80086d6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80086da:	f8cb 3000 	str.w	r3, [fp]
    if ( COMP_OCPBx != NULL )
 80086de:	f1ba 0f00 	cmp.w	sl, #0
 80086e2:	d019      	beq.n	8008718 <R3_2_Init+0x110>
      if (( pHandle->pParams_str->CompOCPBInvInput_MODE != EXT_MODE ) && (DAC_OCPBx != MC_NULL))
 80086e4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80086e8:	f893 20c4 	ldrb.w	r2, [r3, #196]	; 0xc4
 80086ec:	2a01      	cmp	r2, #1
 80086ee:	d007      	beq.n	8008700 <R3_2_Init+0xf8>
 80086f0:	9a01      	ldr	r2, [sp, #4]
 80086f2:	b12a      	cbz	r2, 8008700 <R3_2_Init+0xf8>
        R3_2_SetAOReferenceVoltage( pHandle->pParams_str->DAC_Channel_OCPB, DAC_OCPBx,( uint16_t )( pHandle->pParams_str->DAC_OCP_Threshold ) );
 80086f4:	4611      	mov	r1, r2
 80086f6:	6c18      	ldr	r0, [r3, #64]	; 0x40
 80086f8:	f8b3 20bc 	ldrh.w	r2, [r3, #188]	; 0xbc
 80086fc:	f7ff ff3a 	bl	8008574 <R3_2_SetAOReferenceVoltage>
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 8008700:	f8da 3000 	ldr.w	r3, [sl]
 8008704:	f043 0301 	orr.w	r3, r3, #1
 8008708:	f8ca 3000 	str.w	r3, [sl]
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 800870c:	f8da 3000 	ldr.w	r3, [sl]
 8008710:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008714:	f8ca 3000 	str.w	r3, [sl]
    if ( COMP_OCPCx != NULL )
 8008718:	f1b9 0f00 	cmp.w	r9, #0
 800871c:	d019      	beq.n	8008752 <R3_2_Init+0x14a>
      if (( pHandle->pParams_str->CompOCPCInvInput_MODE != EXT_MODE )  && (DAC_OCPCx != MC_NULL))
 800871e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008722:	f893 20c5 	ldrb.w	r2, [r3, #197]	; 0xc5
 8008726:	2a01      	cmp	r2, #1
 8008728:	d007      	beq.n	800873a <R3_2_Init+0x132>
 800872a:	9a02      	ldr	r2, [sp, #8]
 800872c:	b12a      	cbz	r2, 800873a <R3_2_Init+0x132>
        R3_2_SetAOReferenceVoltage( pHandle->pParams_str->DAC_Channel_OCPC, DAC_OCPCx,( uint16_t )( pHandle->pParams_str->DAC_OCP_Threshold ) );
 800872e:	4611      	mov	r1, r2
 8008730:	6c58      	ldr	r0, [r3, #68]	; 0x44
 8008732:	f8b3 20bc 	ldrh.w	r2, [r3, #188]	; 0xbc
 8008736:	f7ff ff1d 	bl	8008574 <R3_2_SetAOReferenceVoltage>
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 800873a:	f8d9 3000 	ldr.w	r3, [r9]
 800873e:	f043 0301 	orr.w	r3, r3, #1
 8008742:	f8c9 3000 	str.w	r3, [r9]
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 8008746:	f8d9 3000 	ldr.w	r3, [r9]
 800874a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800874e:	f8c9 3000 	str.w	r3, [r9]
    if ( COMP_OVPx != NULL )
 8008752:	f1b8 0f00 	cmp.w	r8, #0
 8008756:	d019      	beq.n	800878c <R3_2_Init+0x184>
      if (( pHandle->pParams_str->CompOVPInvInput_MODE != EXT_MODE ) && (DAC_OVPx != MC_NULL))
 8008758:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800875c:	f893 20c6 	ldrb.w	r2, [r3, #198]	; 0xc6
 8008760:	2a01      	cmp	r2, #1
 8008762:	d007      	beq.n	8008774 <R3_2_Init+0x16c>
 8008764:	9a03      	ldr	r2, [sp, #12]
 8008766:	b12a      	cbz	r2, 8008774 <R3_2_Init+0x16c>
          R3_2_SetAOReferenceVoltage( pHandle->pParams_str->DAC_Channel_OVP, DAC_OVPx,( uint16_t )( pHandle->pParams_str->DAC_OVP_Threshold ) );
 8008768:	4611      	mov	r1, r2
 800876a:	6c98      	ldr	r0, [r3, #72]	; 0x48
 800876c:	f8b3 20be 	ldrh.w	r2, [r3, #190]	; 0xbe
 8008770:	f7ff ff00 	bl	8008574 <R3_2_SetAOReferenceVoltage>
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 8008774:	f8d8 3000 	ldr.w	r3, [r8]
 8008778:	f043 0301 	orr.w	r3, r3, #1
 800877c:	f8c8 3000 	str.w	r3, [r8]
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 8008780:	f8d8 3000 	ldr.w	r3, [r8]
 8008784:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008788:	f8c8 3000 	str.w	r3, [r8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800878c:	68ab      	ldr	r3, [r5, #8]
    if (LL_ADC_IsEnabled (ADCx_1) == 0)
 800878e:	07d8      	lsls	r0, r3, #31
 8008790:	d56d      	bpl.n	800886e <R3_2_Init+0x266>
 8008792:	68b3      	ldr	r3, [r6, #8]
    if (LL_ADC_IsEnabled (ADCx_2) == 0)
 8008794:	07d9      	lsls	r1, r3, #31
 8008796:	d576      	bpl.n	8008886 <R3_2_Init+0x27e>
  volatile uint32_t Brk2Timeout = 1000;
 8008798:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800879c:	9305      	str	r3, [sp, #20]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 800879e:	6823      	ldr	r3, [r4, #0]
  if ( pHandle->pParams_str->FreqRatio == 2u )
 80087a0:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80087a4:	f023 0301 	bic.w	r3, r3, #1
 80087a8:	6023      	str	r3, [r4, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80087aa:	6863      	ldr	r3, [r4, #4]
 80087ac:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80087b0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80087b4:	6063      	str	r3, [r4, #4]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 80087b6:	69a3      	ldr	r3, [r4, #24]
 80087b8:	f043 0308 	orr.w	r3, r3, #8
 80087bc:	61a3      	str	r3, [r4, #24]
 80087be:	69a3      	ldr	r3, [r4, #24]
 80087c0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80087c4:	61a3      	str	r3, [r4, #24]
 80087c6:	69e3      	ldr	r3, [r4, #28]
 80087c8:	f043 0308 	orr.w	r3, r3, #8
 80087cc:	61e3      	str	r3, [r4, #28]
 80087ce:	69e3      	ldr	r3, [r4, #28]
 80087d0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80087d4:	61e3      	str	r3, [r4, #28]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80087d6:	6963      	ldr	r3, [r4, #20]
 80087d8:	f043 0301 	orr.w	r3, r3, #1
 80087dc:	6163      	str	r3, [r4, #20]
 80087de:	f892 30c7 	ldrb.w	r3, [r2, #199]	; 0xc7
 80087e2:	2b02      	cmp	r3, #2
 80087e4:	d029      	beq.n	800883a <R3_2_Init+0x232>
    if ( pHandle->_Super.Motor == M1 )
 80087e6:	f897 3066 	ldrb.w	r3, [r7, #102]	; 0x66
 80087ea:	b92b      	cbnz	r3, 80087f8 <R3_2_Init+0x1f0>
      if ( pHandle->pParams_str->RepetitionCounter == 1u )
 80087ec:	f892 30c1 	ldrb.w	r3, [r2, #193]	; 0xc1
 80087f0:	2b01      	cmp	r3, #1
 80087f2:	d030      	beq.n	8008856 <R3_2_Init+0x24e>
      else if ( pHandle->pParams_str->RepetitionCounter == 3u )
 80087f4:	2b03      	cmp	r3, #3
 80087f6:	d04a      	beq.n	800888e <R3_2_Init+0x286>
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 80087f8:	f06f 0380 	mvn.w	r3, #128	; 0x80
 80087fc:	6123      	str	r3, [r4, #16]
  if ( ( pHandle->pParams_str->BKIN2Mode ) != NONE )
 80087fe:	f892 30c2 	ldrb.w	r3, [r2, #194]	; 0xc2
 8008802:	b16b      	cbz	r3, 8008820 <R3_2_Init+0x218>
  return ((READ_BIT(TIMx->SR, TIM_SR_B2IF) == (TIM_SR_B2IF)) ? 1UL : 0UL);
 8008804:	6923      	ldr	r3, [r4, #16]
 8008806:	05da      	lsls	r2, r3, #23
 8008808:	d50a      	bpl.n	8008820 <R3_2_Init+0x218>
  WRITE_REG(TIMx->SR, ~(TIM_SR_B2IF));
 800880a:	f46f 7280 	mvn.w	r2, #256	; 0x100
    while ((LL_TIM_IsActiveFlag_BRK2 (TIMx) == 1u) && (Brk2Timeout != 0u) )
 800880e:	9b05      	ldr	r3, [sp, #20]
 8008810:	b133      	cbz	r3, 8008820 <R3_2_Init+0x218>
 8008812:	6122      	str	r2, [r4, #16]
      Brk2Timeout--;
 8008814:	9b05      	ldr	r3, [sp, #20]
 8008816:	3b01      	subs	r3, #1
 8008818:	9305      	str	r3, [sp, #20]
  return ((READ_BIT(TIMx->SR, TIM_SR_B2IF) == (TIM_SR_B2IF)) ? 1UL : 0UL);
 800881a:	6923      	ldr	r3, [r4, #16]
 800881c:	05db      	lsls	r3, r3, #23
 800881e:	d4f6      	bmi.n	800880e <R3_2_Init+0x206>
  SET_BIT(TIMx->DIER, TIM_DIER_BIE);
 8008820:	68e3      	ldr	r3, [r4, #12]
 8008822:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008826:	60e3      	str	r3, [r4, #12]
  SET_BIT(TIMx->CCER, Channels);
 8008828:	6a23      	ldr	r3, [r4, #32]
 800882a:	f443 63aa 	orr.w	r3, r3, #1360	; 0x550
 800882e:	f043 0305 	orr.w	r3, r3, #5
 8008832:	6223      	str	r3, [r4, #32]
}
 8008834:	b007      	add	sp, #28
 8008836:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if ( pHandle->pParams_str->IsHigherFreqTim == HIGHER_FREQ )
 800883a:	f892 30c8 	ldrb.w	r3, [r2, #200]	; 0xc8
 800883e:	2b01      	cmp	r3, #1
 8008840:	d109      	bne.n	8008856 <R3_2_Init+0x24e>
      if ( pHandle->pParams_str->RepetitionCounter == 3u )
 8008842:	f892 10c1 	ldrb.w	r1, [r2, #193]	; 0xc1
 8008846:	2903      	cmp	r1, #3
 8008848:	d105      	bne.n	8008856 <R3_2_Init+0x24e>
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800884a:	6323      	str	r3, [r4, #48]	; 0x30
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800884c:	6963      	ldr	r3, [r4, #20]
 800884e:	f043 0301 	orr.w	r3, r3, #1
 8008852:	6163      	str	r3, [r4, #20]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8008854:	6321      	str	r1, [r4, #48]	; 0x30
        LL_TIM_SetCounter( TIMx, ( uint32_t )( pHandle->Half_PWMPeriod ) - 1u );
 8008856:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 800885a:	3b01      	subs	r3, #1
  WRITE_REG(TIMx->CNT, Counter);
 800885c:	6263      	str	r3, [r4, #36]	; 0x24
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 800885e:	f06f 0380 	mvn.w	r3, #128	; 0x80
 8008862:	6123      	str	r3, [r4, #16]
  if ( ( pHandle->pParams_str->BKIN2Mode ) != NONE )
 8008864:	f892 30c2 	ldrb.w	r3, [r2, #194]	; 0xc2
 8008868:	2b00      	cmp	r3, #0
 800886a:	d1cb      	bne.n	8008804 <R3_2_Init+0x1fc>
 800886c:	e7d8      	b.n	8008820 <R3_2_Init+0x218>
      R3_2_ADCxInit (ADCx_1);
 800886e:	4628      	mov	r0, r5
 8008870:	f7ff fbb8 	bl	8007fe4 <R3_2_ADCxInit>
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOS);
 8008874:	2340      	movs	r3, #64	; 0x40
 8008876:	602b      	str	r3, [r5, #0]
  SET_BIT(ADCx->IER, LL_ADC_IT_JEOS);
 8008878:	686b      	ldr	r3, [r5, #4]
 800887a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800887e:	606b      	str	r3, [r5, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8008880:	68b3      	ldr	r3, [r6, #8]
    if (LL_ADC_IsEnabled (ADCx_2) == 0)
 8008882:	07d9      	lsls	r1, r3, #31
 8008884:	d488      	bmi.n	8008798 <R3_2_Init+0x190>
      R3_2_ADCxInit (ADCx_2);
 8008886:	4630      	mov	r0, r6
 8008888:	f7ff fbac 	bl	8007fe4 <R3_2_ADCxInit>
 800888c:	e784      	b.n	8008798 <R3_2_Init+0x190>
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800888e:	2101      	movs	r1, #1
 8008890:	6321      	str	r1, [r4, #48]	; 0x30
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8008892:	6961      	ldr	r1, [r4, #20]
 8008894:	f041 0101 	orr.w	r1, r1, #1
 8008898:	6161      	str	r1, [r4, #20]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800889a:	6323      	str	r3, [r4, #48]	; 0x30
}
 800889c:	e7ac      	b.n	80087f8 <R3_2_Init+0x1f0>
 800889e:	bf00      	nop
 80088a0:	e0042000 	.word	0xe0042000
 80088a4:	40012c00 	.word	0x40012c00

080088a8 <R3_2_CurrentReadingPolarization>:
{
 80088a8:	b5f0      	push	{r4, r5, r6, r7, lr}
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80088aa:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
  GetPhaseCurrCbSave = pHandle->_Super.pFctGetPhaseCurrents;
 80088ae:	6846      	ldr	r6, [r0, #4]
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80088b0:	689d      	ldr	r5, [r3, #8]
  SetSampPointSectXCbSave = pHandle->_Super.pFctSetADCSampPointSectX;
 80088b2:	6981      	ldr	r1, [r0, #24]
{
 80088b4:	b085      	sub	sp, #20
  pHandle->PhaseAOffset = 0u;
 80088b6:	2200      	movs	r2, #0
  GetPhaseCurrCbSave = pHandle->_Super.pFctGetPhaseCurrents;
 80088b8:	9602      	str	r6, [sp, #8]
  ADC_TypeDef * ADCx_2 = pHandle->pParams_str->ADCx_2;
 80088ba:	e9d3 7600 	ldrd	r7, r6, [r3]
  SetSampPointSectXCbSave = pHandle->_Super.pFctSetADCSampPointSectX;
 80088be:	9103      	str	r1, [sp, #12]
  pHandle->PolarizationCounter = 0u;
 80088c0:	f880 2080 	strb.w	r2, [r0, #128]	; 0x80
  CLEAR_BIT(TIMx->CCER, Channels);
 80088c4:	6a2b      	ldr	r3, [r5, #32]
  pHandle->PhaseAOffset = 0u;
 80088c6:	6702      	str	r2, [r0, #112]	; 0x70
 80088c8:	f423 63aa 	bic.w	r3, r3, #1360	; 0x550
 80088cc:	f023 0305 	bic.w	r3, r3, #5
  pHandle->PhaseCOffset = 0u;
 80088d0:	e9c0 221d 	strd	r2, r2, [r0, #116]	; 0x74
 80088d4:	622b      	str	r3, [r5, #32]
  pHandle->_Super.pFctGetPhaseCurrents = &R3_2_HFCurrentsPolarizationAB;
 80088d6:	4a3f      	ldr	r2, [pc, #252]	; (80089d4 <R3_2_CurrentReadingPolarization+0x12c>)
  pHandle->_Super.pFctSetADCSampPointSectX = &R3_2_SetADCSampPointPolarization;
 80088d8:	4b3f      	ldr	r3, [pc, #252]	; (80089d8 <R3_2_CurrentReadingPolarization+0x130>)
  pHandle->_Super.pFctGetPhaseCurrents = &R3_2_HFCurrentsPolarizationAB;
 80088da:	6042      	str	r2, [r0, #4]
  pHandle->_Super.pFctSetADCSampPointSectX = &R3_2_SetADCSampPointPolarization;
 80088dc:	6183      	str	r3, [r0, #24]
  pHandle->ADC_ExternalPolarityInjected = (uint16_t) LL_ADC_INJ_TRIG_EXT_RISING;
 80088de:	2280      	movs	r2, #128	; 0x80
  pHandle->PolarizationSector=SECTOR_5;
 80088e0:	2304      	movs	r3, #4
  pHandle->ADC_ExternalPolarityInjected = (uint16_t) LL_ADC_INJ_TRIG_EXT_RISING;
 80088e2:	f8a0 207e 	strh.w	r2, [r0, #126]	; 0x7e
  pHandle->PolarizationSector=SECTOR_5;
 80088e6:	f880 3081 	strb.w	r3, [r0, #129]	; 0x81
  pHandle->_Super.Sector = SECTOR_5;   
 80088ea:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68
{
 80088ee:	4604      	mov	r4, r0
  R3_2_SwitchOnPWM( &pHandle->_Super );
 80088f0:	f7ff fd18 	bl	8008324 <R3_2_SwitchOnPWM>
  while ( ((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_OC4REF )
 80088f4:	4a39      	ldr	r2, [pc, #228]	; (80089dc <R3_2_CurrentReadingPolarization+0x134>)
 80088f6:	686b      	ldr	r3, [r5, #4]
 80088f8:	4013      	ands	r3, r2
 80088fa:	2b70      	cmp	r3, #112	; 0x70
 80088fc:	d1fb      	bne.n	80088f6 <R3_2_CurrentReadingPolarization+0x4e>
  MODIFY_REG(ADCx->CR,
 80088fe:	68ba      	ldr	r2, [r7, #8]
 8008900:	4937      	ldr	r1, [pc, #220]	; (80089e0 <R3_2_CurrentReadingPolarization+0x138>)
  waitForPolarizationEnd( TIMx,
 8008902:	f8d4 0088 	ldr.w	r0, [r4, #136]	; 0x88
 8008906:	400a      	ands	r2, r1
 8008908:	f042 0208 	orr.w	r2, r2, #8
 800890c:	60ba      	str	r2, [r7, #8]
 800890e:	68b3      	ldr	r3, [r6, #8]
 8008910:	400b      	ands	r3, r1
 8008912:	f043 0308 	orr.w	r3, r3, #8
 8008916:	60b3      	str	r3, [r6, #8]
 8008918:	f104 0140 	add.w	r1, r4, #64	; 0x40
 800891c:	f104 0380 	add.w	r3, r4, #128	; 0x80
 8008920:	f890 20c1 	ldrb.w	r2, [r0, #193]	; 0xc1
 8008924:	4628      	mov	r0, r5
 8008926:	e9cd 3100 	strd	r3, r1, [sp]
 800892a:	f7ff fb3f 	bl	8007fac <waitForPolarizationEnd>
  R3_2_SwitchOffPWM( &pHandle->_Super );
 800892e:	4620      	mov	r0, r4
 8008930:	f7ff fd44 	bl	80083bc <R3_2_SwitchOffPWM>
  pHandle->PolarizationCounter = 0u;
 8008934:	2600      	movs	r6, #0
  pHandle->_Super.pFctGetPhaseCurrents = &R3_2_HFCurrentsPolarizationC;
 8008936:	4a2b      	ldr	r2, [pc, #172]	; (80089e4 <R3_2_CurrentReadingPolarization+0x13c>)
 8008938:	6062      	str	r2, [r4, #4]
  R3_2_SwitchOnPWM( &pHandle->_Super );
 800893a:	4620      	mov	r0, r4
  pHandle->PolarizationCounter = 0u;
 800893c:	f884 6080 	strb.w	r6, [r4, #128]	; 0x80
  pHandle->PolarizationSector=SECTOR_1;
 8008940:	f884 6081 	strb.w	r6, [r4, #129]	; 0x81
  pHandle->_Super.Sector = SECTOR_1;   
 8008944:	f884 6068 	strb.w	r6, [r4, #104]	; 0x68
  R3_2_SwitchOnPWM( &pHandle->_Super );
 8008948:	f7ff fcec 	bl	8008324 <R3_2_SwitchOnPWM>
  waitForPolarizationEnd( TIMx,
 800894c:	f8d4 2088 	ldr.w	r2, [r4, #136]	; 0x88
 8008950:	e9dd 3100 	ldrd	r3, r1, [sp]
 8008954:	f892 20c1 	ldrb.w	r2, [r2, #193]	; 0xc1
 8008958:	4628      	mov	r0, r5
 800895a:	f7ff fb27 	bl	8007fac <waitForPolarizationEnd>
  R3_2_SwitchOffPWM( &pHandle->_Super );
 800895e:	4620      	mov	r0, r4
 8008960:	f7ff fd2c 	bl	80083bc <R3_2_SwitchOffPWM>
  pHandle->PhaseBOffset /= NB_CONVERSIONS;
 8008964:	e9d4 121c 	ldrd	r1, r2, [r4, #112]	; 0x70
  pHandle->PhaseCOffset /= NB_CONVERSIONS;
 8008968:	6fa3      	ldr	r3, [r4, #120]	; 0x78
  pHandle->_Super.pFctGetPhaseCurrents = GetPhaseCurrCbSave;
 800896a:	9f02      	ldr	r7, [sp, #8]
  pHandle->_Super.pFctSetADCSampPointSectX = SetSampPointSectXCbSave;
 800896c:	9803      	ldr	r0, [sp, #12]
  pHandle->_Super.pFctGetPhaseCurrents = GetPhaseCurrCbSave;
 800896e:	6067      	str	r7, [r4, #4]
  pHandle->PhaseAOffset /= NB_CONVERSIONS;
 8008970:	0909      	lsrs	r1, r1, #4
  pHandle->PhaseBOffset /= NB_CONVERSIONS;
 8008972:	0912      	lsrs	r2, r2, #4
 8008974:	e9c4 121c 	strd	r1, r2, [r4, #112]	; 0x70
  pHandle->PhaseCOffset /= NB_CONVERSIONS;
 8008978:	091b      	lsrs	r3, r3, #4
 800897a:	67a3      	str	r3, [r4, #120]	; 0x78
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 800897c:	69ab      	ldr	r3, [r5, #24]
  pHandle->_Super.pFctSetADCSampPointSectX = SetSampPointSectXCbSave;
 800897e:	61a0      	str	r0, [r4, #24]
 8008980:	f023 0308 	bic.w	r3, r3, #8
 8008984:	61ab      	str	r3, [r5, #24]
 8008986:	69aa      	ldr	r2, [r5, #24]
  LL_TIM_OC_SetCompareCH1 (TIMx, pHandle->Half_PWMPeriod);
 8008988:	f8b4 307c 	ldrh.w	r3, [r4, #124]	; 0x7c
 800898c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008990:	61aa      	str	r2, [r5, #24]
 8008992:	69ea      	ldr	r2, [r5, #28]
 8008994:	f022 0208 	bic.w	r2, r2, #8
 8008998:	61ea      	str	r2, [r5, #28]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800899a:	636b      	str	r3, [r5, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 800899c:	63ab      	str	r3, [r5, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 800899e:	63eb      	str	r3, [r5, #60]	; 0x3c
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 80089a0:	69ab      	ldr	r3, [r5, #24]
 80089a2:	f043 0308 	orr.w	r3, r3, #8
 80089a6:	61ab      	str	r3, [r5, #24]
 80089a8:	69ab      	ldr	r3, [r5, #24]
 80089aa:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80089ae:	61ab      	str	r3, [r5, #24]
 80089b0:	69eb      	ldr	r3, [r5, #28]
 80089b2:	f043 0308 	orr.w	r3, r3, #8
 80089b6:	61eb      	str	r3, [r5, #28]
  SET_BIT(TIMx->CCER, Channels);
 80089b8:	6a2b      	ldr	r3, [r5, #32]
 80089ba:	f443 63aa 	orr.w	r3, r3, #1360	; 0x550
 80089be:	f043 0305 	orr.w	r3, r3, #5
  pHandle->_Super.Sector=SECTOR_5;
 80089c2:	2204      	movs	r2, #4
 80089c4:	622b      	str	r3, [r5, #32]
  pHandle->BrakeActionLock = false;
 80089c6:	f884 6084 	strb.w	r6, [r4, #132]	; 0x84
  pHandle->_Super.Sector=SECTOR_5;
 80089ca:	f884 2068 	strb.w	r2, [r4, #104]	; 0x68
}
 80089ce:	b005      	add	sp, #20
 80089d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80089d2:	bf00      	nop
 80089d4:	08008245 	.word	0x08008245
 80089d8:	08008209 	.word	0x08008209
 80089dc:	02000070 	.word	0x02000070
 80089e0:	7fffffc0 	.word	0x7fffffc0
 80089e4:	08008291 	.word	0x08008291

080089e8 <R3_2_SetADCSampPointSectX>:
{
 80089e8:	b470      	push	{r4, r5, r6}
   if ( ( uint16_t )( pHandle->Half_PWMPeriod - pHdl->lowDuty ) > pHandle->pParams_str->Tafter )
 80089ea:	f8b0 107c 	ldrh.w	r1, [r0, #124]	; 0x7c
 80089ee:	f8b0 3042 	ldrh.w	r3, [r0, #66]	; 0x42
 80089f2:	f8d0 4088 	ldr.w	r4, [r0, #136]	; 0x88
 80089f6:	1aca      	subs	r2, r1, r3
 80089f8:	f8b4 60b2 	ldrh.w	r6, [r4, #178]	; 0xb2
 80089fc:	b292      	uxth	r2, r2
 80089fe:	42b2      	cmp	r2, r6
 8008a00:	d914      	bls.n	8008a2c <R3_2_SetADCSampPointSectX+0x44>
    SamplingPoint =  pHandle->Half_PWMPeriod - (uint16_t) 1;
 8008a02:	1e4b      	subs	r3, r1, #1
    pHandle->_Super.Sector = SECTOR_5;
 8008a04:	2204      	movs	r2, #4
    SamplingPoint =  pHandle->Half_PWMPeriod - (uint16_t) 1;
 8008a06:	b29b      	uxth	r3, r3
    pHandle->_Super.Sector = SECTOR_5;
 8008a08:	f880 2068 	strb.w	r2, [r0, #104]	; 0x68
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8008a0c:	68a2      	ldr	r2, [r4, #8]
  LL_TIM_OC_SetCompareCH1 ( TIMx, (uint32_t) pHandle->_Super.CntPhA );
 8008a0e:	8f45      	ldrh	r5, [r0, #58]	; 0x3a
  LL_TIM_OC_SetCompareCH2 ( TIMx, (uint32_t) pHandle->_Super.CntPhB );
 8008a10:	8f84      	ldrh	r4, [r0, #60]	; 0x3c
  LL_TIM_OC_SetCompareCH3 ( TIMx, (uint32_t) pHandle->_Super.CntPhC );
 8008a12:	8fc1      	ldrh	r1, [r0, #62]	; 0x3e
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008a14:	6355      	str	r5, [r2, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8008a16:	6394      	str	r4, [r2, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8008a18:	63d1      	str	r1, [r2, #60]	; 0x3c
  WRITE_REG(TIMx->CCR4, CompareValue);
 8008a1a:	6413      	str	r3, [r2, #64]	; 0x40
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET )
 8008a1c:	6852      	ldr	r2, [r2, #4]
 8008a1e:	4b10      	ldr	r3, [pc, #64]	; (8008a60 <R3_2_SetADCSampPointSectX+0x78>)
 8008a20:	421a      	tst	r2, r3
}
 8008a22:	bf14      	ite	ne
 8008a24:	2001      	movne	r0, #1
 8008a26:	2000      	moveq	r0, #0
 8008a28:	bc70      	pop	{r4, r5, r6}
 8008a2a:	4770      	bx	lr
    DeltaDuty = ( uint16_t )( pHdl->lowDuty - pHdl->midDuty );
 8008a2c:	f8b0 5044 	ldrh.w	r5, [r0, #68]	; 0x44
 8008a30:	1b5d      	subs	r5, r3, r5
    if ( DeltaDuty > ( uint16_t )( pHandle->Half_PWMPeriod - pHdl->lowDuty ) * 2u )
 8008a32:	b2ad      	uxth	r5, r5
 8008a34:	ebb5 0f42 	cmp.w	r5, r2, lsl #1
 8008a38:	d904      	bls.n	8008a44 <R3_2_SetADCSampPointSectX+0x5c>
      SamplingPoint = pHdl->lowDuty - pHandle->pParams_str->Tbefore;
 8008a3a:	f8b4 20b6 	ldrh.w	r2, [r4, #182]	; 0xb6
 8008a3e:	1a9b      	subs	r3, r3, r2
 8008a40:	b29b      	uxth	r3, r3
 8008a42:	e7e3      	b.n	8008a0c <R3_2_SetADCSampPointSectX+0x24>
      SamplingPoint = pHdl->lowDuty + pHandle->pParams_str->Tafter;
 8008a44:	4433      	add	r3, r6
 8008a46:	b29b      	uxth	r3, r3
      if ( SamplingPoint >= pHandle->Half_PWMPeriod )
 8008a48:	4299      	cmp	r1, r3
 8008a4a:	d8df      	bhi.n	8008a0c <R3_2_SetADCSampPointSectX+0x24>
        SamplingPoint = ( 2u * pHandle->Half_PWMPeriod ) - SamplingPoint - (uint16_t) 1;
 8008a4c:	43db      	mvns	r3, r3
 8008a4e:	eb03 0341 	add.w	r3, r3, r1, lsl #1
        pHandle->ADC_ExternalPolarityInjected = (uint16_t) LL_ADC_INJ_TRIG_EXT_FALLING;
 8008a52:	f44f 7280 	mov.w	r2, #256	; 0x100
        SamplingPoint = ( 2u * pHandle->Half_PWMPeriod ) - SamplingPoint - (uint16_t) 1;
 8008a56:	b29b      	uxth	r3, r3
        pHandle->ADC_ExternalPolarityInjected = (uint16_t) LL_ADC_INJ_TRIG_EXT_FALLING;
 8008a58:	f8a0 207e 	strh.w	r2, [r0, #126]	; 0x7e
        SamplingPoint = ( 2u * pHandle->Half_PWMPeriod ) - SamplingPoint - (uint16_t) 1;
 8008a5c:	e7d6      	b.n	8008a0c <R3_2_SetADCSampPointSectX+0x24>
 8008a5e:	bf00      	nop
 8008a60:	02000070 	.word	0x02000070

08008a64 <R3_2_TIMx_UP_IRQHandler>:
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8008a64:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
{
 8008a68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a6c:	4604      	mov	r4, r0
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8008a6e:	e9d2 5002 	ldrd	r5, r0, [r2, #8]
  ADC_TypeDef * ADCx_2 = pHandle->pParams_str->ADCx_2;
 8008a72:	e9d2 1800 	ldrd	r1, r8, [r2]
  if ( OPAMPParams != NULL )
 8008a76:	2800      	cmp	r0, #0
 8008a78:	d033      	beq.n	8008ae2 <R3_2_TIMx_UP_IRQHandler+0x7e>
    while (ADCx_1->JSQR != 0x0u)
 8008a7a:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d1fc      	bne.n	8008a7a <R3_2_TIMx_UP_IRQHandler+0x16>
    Opamp = OPAMPParams->OPAMPSelect_1[pHandle->_Super.Sector];
 8008a80:	f894 c068 	ldrb.w	ip, [r4, #104]	; 0x68
 8008a84:	eb00 038c 	add.w	r3, r0, ip, lsl #2
 8008a88:	68df      	ldr	r7, [r3, #12]
    if (Opamp != NULL )
 8008a8a:	b12f      	cbz	r7, 8008a98 <R3_2_TIMx_UP_IRQHandler+0x34>
      MODIFY_REG (Opamp->CSR, (OPAMP_CSR_OPAMPINTEN | OPAMP_CSR_VPSEL ), OpampConfig);
 8008a8c:	6838      	ldr	r0, [r7, #0]
 8008a8e:	6bde      	ldr	r6, [r3, #60]	; 0x3c
 8008a90:	f420 7086 	bic.w	r0, r0, #268	; 0x10c
 8008a94:	4330      	orrs	r0, r6
 8008a96:	6038      	str	r0, [r7, #0]
     Opamp = OPAMPParams->OPAMPSelect_2[pHandle->_Super.Sector];
 8008a98:	6a5f      	ldr	r7, [r3, #36]	; 0x24
    if (Opamp != NULL )
 8008a9a:	b13f      	cbz	r7, 8008aac <R3_2_TIMx_UP_IRQHandler+0x48>
      MODIFY_REG (Opamp->CSR, (OPAMP_CSR_OPAMPINTEN | OPAMP_CSR_VPSEL ), OpampConfig);
 8008a9c:	6838      	ldr	r0, [r7, #0]
 8008a9e:	f8d3 e054 	ldr.w	lr, [r3, #84]	; 0x54
 8008aa2:	f420 7386 	bic.w	r3, r0, #268	; 0x10c
 8008aa6:	ea43 030e 	orr.w	r3, r3, lr
 8008aaa:	603b      	str	r3, [r7, #0]
  ADCx_1->JSQR = pHandle->pParams_str->ADCConfig1[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 8008aac:	eb02 028c 	add.w	r2, r2, ip, lsl #2
 8008ab0:	f8b4 307e 	ldrh.w	r3, [r4, #126]	; 0x7e
 8008ab4:	6fd0      	ldr	r0, [r2, #124]	; 0x7c
  ADCx_2->JSQR = pHandle->pParams_str->ADCConfig2[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 8008ab6:	f8d2 7094 	ldr.w	r7, [r2, #148]	; 0x94
  ADCx_1->JSQR = pHandle->pParams_str->ADCConfig1[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 8008aba:	4318      	orrs	r0, r3
  ADCx_2->JSQR = pHandle->pParams_str->ADCConfig2[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 8008abc:	433b      	orrs	r3, r7
  ADCx_1->JSQR = pHandle->pParams_str->ADCConfig1[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 8008abe:	64c8      	str	r0, [r1, #76]	; 0x4c
  ADCx_2->JSQR = pHandle->pParams_str->ADCConfig2[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 8008ac0:	f8c8 304c 	str.w	r3, [r8, #76]	; 0x4c
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8008ac4:	686b      	ldr	r3, [r5, #4]
 8008ac6:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8008aca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008ace:	f043 0370 	orr.w	r3, r3, #112	; 0x70
  pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_RISING;
 8008ad2:	2280      	movs	r2, #128	; 0x80
 8008ad4:	606b      	str	r3, [r5, #4]
}
 8008ad6:	f104 0066 	add.w	r0, r4, #102	; 0x66
  pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_RISING;
 8008ada:	f8a4 207e 	strh.w	r2, [r4, #126]	; 0x7e
}
 8008ade:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ae2:	f894 c068 	ldrb.w	ip, [r4, #104]	; 0x68
 8008ae6:	e7e1      	b.n	8008aac <R3_2_TIMx_UP_IRQHandler+0x48>

08008ae8 <R3_2_BRK2_IRQHandler>:
  if ( pHandle->BrakeActionLock == false )
 8008ae8:	f890 3084 	ldrb.w	r3, [r0, #132]	; 0x84
 8008aec:	b92b      	cbnz	r3, 8008afa <R3_2_BRK2_IRQHandler+0x12>
    if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 8008aee:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 8008af2:	f893 20c0 	ldrb.w	r2, [r3, #192]	; 0xc0
 8008af6:	2a02      	cmp	r2, #2
 8008af8:	d004      	beq.n	8008b04 <R3_2_BRK2_IRQHandler+0x1c>
  pHandle->OverCurrentFlag = true;
 8008afa:	2301      	movs	r3, #1
 8008afc:	f880 3082 	strb.w	r3, [r0, #130]	; 0x82
}
 8008b00:	3066      	adds	r0, #102	; 0x66
 8008b02:	4770      	bx	lr
{
 8008b04:	b430      	push	{r4, r5}
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 8008b06:	e9d3 4108 	ldrd	r4, r1, [r3, #32]
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
 8008b0a:	f8b3 50ac 	ldrh.w	r5, [r3, #172]	; 0xac
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 8008b0e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  WRITE_REG(GPIOx->BRR, PinMask);
 8008b10:	62a5      	str	r5, [r4, #40]	; 0x28
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 8008b12:	f8b3 40ae 	ldrh.w	r4, [r3, #174]	; 0xae
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 8008b16:	f8b3 30b0 	ldrh.w	r3, [r3, #176]	; 0xb0
 8008b1a:	628c      	str	r4, [r1, #40]	; 0x28
 8008b1c:	6293      	str	r3, [r2, #40]	; 0x28
  pHandle->OverCurrentFlag = true;
 8008b1e:	2301      	movs	r3, #1
 8008b20:	f880 3082 	strb.w	r3, [r0, #130]	; 0x82
}
 8008b24:	bc30      	pop	{r4, r5}
 8008b26:	3066      	adds	r0, #102	; 0x66
 8008b28:	4770      	bx	lr
 8008b2a:	bf00      	nop

08008b2c <R3_2_BRK_IRQHandler>:
  pHandle->pParams_str->TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 8008b2c:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
{
 8008b30:	4603      	mov	r3, r0
  pHandle->pParams_str->TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 8008b32:	6890      	ldr	r0, [r2, #8]
 8008b34:	6c42      	ldr	r2, [r0, #68]	; 0x44
  pHandle->OverVoltageFlag = true;
 8008b36:	2101      	movs	r1, #1
  pHandle->pParams_str->TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 8008b38:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008b3c:	6442      	str	r2, [r0, #68]	; 0x44
}
 8008b3e:	f103 0066 	add.w	r0, r3, #102	; 0x66
  pHandle->OverVoltageFlag = true;
 8008b42:	f883 1083 	strb.w	r1, [r3, #131]	; 0x83
  pHandle->BrakeActionLock = true;
 8008b46:	f883 1084 	strb.w	r1, [r3, #132]	; 0x84
}
 8008b4a:	4770      	bx	lr

08008b4c <R3_2_IsOverCurrentOccurred>:
{
 8008b4c:	4603      	mov	r3, r0
  if ( pHandle->OverVoltageFlag == true )
 8008b4e:	f890 0083 	ldrb.w	r0, [r0, #131]	; 0x83
 8008b52:	b160      	cbz	r0, 8008b6e <R3_2_IsOverCurrentOccurred+0x22>
    pHandle->OverVoltageFlag = false;
 8008b54:	2200      	movs	r2, #0
 8008b56:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
 8008b5a:	2142      	movs	r1, #66	; 0x42
    retVal = MC_OVER_VOLT;
 8008b5c:	2002      	movs	r0, #2
  if ( pHandle->OverCurrentFlag == true )
 8008b5e:	f893 2082 	ldrb.w	r2, [r3, #130]	; 0x82
 8008b62:	b11a      	cbz	r2, 8008b6c <R3_2_IsOverCurrentOccurred+0x20>
    pHandle->OverCurrentFlag = false;
 8008b64:	2200      	movs	r2, #0
    retVal |= MC_BREAK_IN;
 8008b66:	4608      	mov	r0, r1
    pHandle->OverCurrentFlag = false;
 8008b68:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
}
 8008b6c:	4770      	bx	lr
 8008b6e:	2140      	movs	r1, #64	; 0x40
 8008b70:	e7f5      	b.n	8008b5e <R3_2_IsOverCurrentOccurred+0x12>
 8008b72:	bf00      	nop

08008b74 <R3_2_RLDetectionModeEnable>:
  if ( pHandle->_Super.RLDetectionMode == false )
 8008b74:	f890 106b 	ldrb.w	r1, [r0, #107]	; 0x6b
{
 8008b78:	b410      	push	{r4}
  if ( pHandle->_Super.RLDetectionMode == false )
 8008b7a:	2900      	cmp	r1, #0
 8008b7c:	d13d      	bne.n	8008bfa <R3_2_RLDetectionModeEnable+0x86>
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8008b7e:	f8d0 4088 	ldr.w	r4, [r0, #136]	; 0x88
 8008b82:	68a3      	ldr	r3, [r4, #8]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]),  Mode << SHIFT_TAB_OCxx[iChannel]);
 8008b84:	699a      	ldr	r2, [r3, #24]
 8008b86:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8008b8a:	f022 0273 	bic.w	r2, r2, #115	; 0x73
 8008b8e:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8008b92:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8008b94:	6a1a      	ldr	r2, [r3, #32]
 8008b96:	f042 0201 	orr.w	r2, r2, #1
 8008b9a:	621a      	str	r2, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 8008b9c:	6a1a      	ldr	r2, [r3, #32]
 8008b9e:	f022 0204 	bic.w	r2, r2, #4
 8008ba2:	621a      	str	r2, [r3, #32]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008ba4:	6359      	str	r1, [r3, #52]	; 0x34
    if ( ( pHandle->pParams_str->LowSideOutputs ) == LS_PWM_TIMER )
 8008ba6:	f894 20c0 	ldrb.w	r2, [r4, #192]	; 0xc0
 8008baa:	2a01      	cmp	r2, #1
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8008bac:	f103 0118 	add.w	r1, r3, #24
 8008bb0:	d031      	beq.n	8008c16 <R3_2_RLDetectionModeEnable+0xa2>
    else if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 8008bb2:	2a02      	cmp	r2, #2
 8008bb4:	d10f      	bne.n	8008bd6 <R3_2_RLDetectionModeEnable+0x62>
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]),  Mode << SHIFT_TAB_OCxx[iChannel]);
 8008bb6:	699a      	ldr	r2, [r3, #24]
 8008bb8:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8008bbc:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
 8008bc0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008bc4:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8008bc6:	6a1a      	ldr	r2, [r3, #32]
 8008bc8:	f042 0210 	orr.w	r2, r2, #16
 8008bcc:	621a      	str	r2, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 8008bce:	6a1a      	ldr	r2, [r3, #32]
 8008bd0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008bd4:	621a      	str	r2, [r3, #32]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]),  Mode << SHIFT_TAB_OCxx[iChannel]);
 8008bd6:	684a      	ldr	r2, [r1, #4]
 8008bd8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8008bdc:	f022 0273 	bic.w	r2, r2, #115	; 0x73
 8008be0:	f042 0270 	orr.w	r2, r2, #112	; 0x70
 8008be4:	604a      	str	r2, [r1, #4]
  CLEAR_BIT(TIMx->CCER, Channels);
 8008be6:	6a1a      	ldr	r2, [r3, #32]
    pHandle->PhaseAOffset = pHandle->PhaseBOffset; /* Use only the offset of phB */
 8008be8:	6f41      	ldr	r1, [r0, #116]	; 0x74
 8008bea:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008bee:	621a      	str	r2, [r3, #32]
 8008bf0:	6a1a      	ldr	r2, [r3, #32]
 8008bf2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008bf6:	621a      	str	r2, [r3, #32]
 8008bf8:	6701      	str	r1, [r0, #112]	; 0x70
  pHandle->_Super.pFctGetPhaseCurrents = &R3_2_RLGetPhaseCurrents;
 8008bfa:	4b0f      	ldr	r3, [pc, #60]	; (8008c38 <R3_2_RLDetectionModeEnable+0xc4>)
  pHandle->_Super.pFctSwitchOnPwm = &R3_2_RLSwitchOnPWM;
 8008bfc:	490f      	ldr	r1, [pc, #60]	; (8008c3c <R3_2_RLDetectionModeEnable+0xc8>)
  pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 8008bfe:	4a10      	ldr	r2, [pc, #64]	; (8008c40 <R3_2_RLDetectionModeEnable+0xcc>)
  pHandle->_Super.pFctTurnOnLowSides = &R3_2_RLTurnOnLowSides;
 8008c00:	4c10      	ldr	r4, [pc, #64]	; (8008c44 <R3_2_RLDetectionModeEnable+0xd0>)
  pHandle->_Super.pFctGetPhaseCurrents = &R3_2_RLGetPhaseCurrents;
 8008c02:	6043      	str	r3, [r0, #4]
  pHandle->_Super.RLDetectionMode = true;
 8008c04:	2301      	movs	r3, #1
  pHandle->_Super.pFctTurnOnLowSides = &R3_2_RLTurnOnLowSides;
 8008c06:	6144      	str	r4, [r0, #20]
  pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 8008c08:	e9c0 2102 	strd	r2, r1, [r0, #8]
}
 8008c0c:	f85d 4b04 	ldr.w	r4, [sp], #4
  pHandle->_Super.RLDetectionMode = true;
 8008c10:	f880 306b 	strb.w	r3, [r0, #107]	; 0x6b
}
 8008c14:	4770      	bx	lr
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]),  Mode << SHIFT_TAB_OCxx[iChannel]);
 8008c16:	699a      	ldr	r2, [r3, #24]
 8008c18:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8008c1c:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
 8008c20:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8008c24:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(TIMx->CCER, Channels);
 8008c26:	6a1a      	ldr	r2, [r3, #32]
 8008c28:	f022 0210 	bic.w	r2, r2, #16
 8008c2c:	621a      	str	r2, [r3, #32]
  SET_BIT(TIMx->CCER, Channels);
 8008c2e:	6a1a      	ldr	r2, [r3, #32]
 8008c30:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008c34:	621a      	str	r2, [r3, #32]
}
 8008c36:	e7ce      	b.n	8008bd6 <R3_2_RLDetectionModeEnable+0x62>
 8008c38:	08008421 	.word	0x08008421
 8008c3c:	080084c5 	.word	0x080084c5
 8008c40:	080083bd 	.word	0x080083bd
 8008c44:	08008479 	.word	0x08008479

08008c48 <R3_2_RLDetectionModeDisable>:
  if ( pHandle->_Super.RLDetectionMode == true )
 8008c48:	f890 306b 	ldrb.w	r3, [r0, #107]	; 0x6b
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d05a      	beq.n	8008d06 <R3_2_RLDetectionModeDisable+0xbe>
{
 8008c50:	b470      	push	{r4, r5, r6}
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8008c52:	f8d0 4088 	ldr.w	r4, [r0, #136]	; 0x88
 8008c56:	68a3      	ldr	r3, [r4, #8]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]),  Mode << SHIFT_TAB_OCxx[iChannel]);
 8008c58:	699a      	ldr	r2, [r3, #24]
 8008c5a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8008c5e:	f022 0273 	bic.w	r2, r2, #115	; 0x73
 8008c62:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8008c66:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8008c68:	6a1a      	ldr	r2, [r3, #32]
 8008c6a:	f042 0201 	orr.w	r2, r2, #1
 8008c6e:	621a      	str	r2, [r3, #32]
    if ( ( pHandle->pParams_str->LowSideOutputs ) == LS_PWM_TIMER )
 8008c70:	f894 20c0 	ldrb.w	r2, [r4, #192]	; 0xc0
 8008c74:	2a01      	cmp	r2, #1
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8008c76:	f103 0518 	add.w	r5, r3, #24
 8008c7a:	d045      	beq.n	8008d08 <R3_2_RLDetectionModeDisable+0xc0>
    else if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 8008c7c:	2a02      	cmp	r2, #2
 8008c7e:	d103      	bne.n	8008c88 <R3_2_RLDetectionModeDisable+0x40>
  CLEAR_BIT(TIMx->CCER, Channels);
 8008c80:	6a1a      	ldr	r2, [r3, #32]
 8008c82:	f022 0204 	bic.w	r2, r2, #4
 8008c86:	621a      	str	r2, [r3, #32]
    LL_TIM_OC_SetCompareCH1( TIMx, ( uint32_t )( pHandle->Half_PWMPeriod ) >> 1 );
 8008c88:	f8b0 107c 	ldrh.w	r1, [r0, #124]	; 0x7c
 8008c8c:	0849      	lsrs	r1, r1, #1
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008c8e:	6359      	str	r1, [r3, #52]	; 0x34
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]),  Mode << SHIFT_TAB_OCxx[iChannel]);
 8008c90:	699a      	ldr	r2, [r3, #24]
 8008c92:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8008c96:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
 8008c9a:	f442 42c0 	orr.w	r2, r2, #24576	; 0x6000
 8008c9e:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8008ca0:	6a1a      	ldr	r2, [r3, #32]
 8008ca2:	f042 0210 	orr.w	r2, r2, #16
 8008ca6:	621a      	str	r2, [r3, #32]
    if ( ( pHandle->pParams_str->LowSideOutputs ) == LS_PWM_TIMER )
 8008ca8:	f894 20c0 	ldrb.w	r2, [r4, #192]	; 0xc0
 8008cac:	2a01      	cmp	r2, #1
 8008cae:	d035      	beq.n	8008d1c <R3_2_RLDetectionModeDisable+0xd4>
    else if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 8008cb0:	2a02      	cmp	r2, #2
 8008cb2:	d103      	bne.n	8008cbc <R3_2_RLDetectionModeDisable+0x74>
  CLEAR_BIT(TIMx->CCER, Channels);
 8008cb4:	6a1a      	ldr	r2, [r3, #32]
 8008cb6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008cba:	621a      	str	r2, [r3, #32]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8008cbc:	6399      	str	r1, [r3, #56]	; 0x38
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]),  Mode << SHIFT_TAB_OCxx[iChannel]);
 8008cbe:	686a      	ldr	r2, [r5, #4]
 8008cc0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8008cc4:	f022 0273 	bic.w	r2, r2, #115	; 0x73
 8008cc8:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8008ccc:	606a      	str	r2, [r5, #4]
  SET_BIT(TIMx->CCER, Channels);
 8008cce:	6a1a      	ldr	r2, [r3, #32]
 8008cd0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008cd4:	621a      	str	r2, [r3, #32]
    if ( ( pHandle->pParams_str->LowSideOutputs ) == LS_PWM_TIMER )
 8008cd6:	f894 20c0 	ldrb.w	r2, [r4, #192]	; 0xc0
 8008cda:	2a01      	cmp	r2, #1
 8008cdc:	d019      	beq.n	8008d12 <R3_2_RLDetectionModeDisable+0xca>
    else if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 8008cde:	2a02      	cmp	r2, #2
 8008ce0:	d103      	bne.n	8008cea <R3_2_RLDetectionModeDisable+0xa2>
  CLEAR_BIT(TIMx->CCER, Channels);
 8008ce2:	6a1a      	ldr	r2, [r3, #32]
 8008ce4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008ce8:	621a      	str	r2, [r3, #32]
    pHandle->_Super.pFctSwitchOnPwm = &R3_2_SwitchOnPWM;
 8008cea:	4c0f      	ldr	r4, [pc, #60]	; (8008d28 <R3_2_RLDetectionModeDisable+0xe0>)
    pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 8008cec:	4a0f      	ldr	r2, [pc, #60]	; (8008d2c <R3_2_RLDetectionModeDisable+0xe4>)
  WRITE_REG(TIMx->CCR3, CompareValue);
 8008cee:	63d9      	str	r1, [r3, #60]	; 0x3c
    pHandle->_Super.pFctGetPhaseCurrents = &R3_2_GetPhaseCurrents;
 8008cf0:	4e0f      	ldr	r6, [pc, #60]	; (8008d30 <R3_2_RLDetectionModeDisable+0xe8>)
    pHandle->_Super.pFctTurnOnLowSides = &R3_2_TurnOnLowSides;
 8008cf2:	4d10      	ldr	r5, [pc, #64]	; (8008d34 <R3_2_RLDetectionModeDisable+0xec>)
    pHandle->_Super.pFctGetPhaseCurrents = &R3_2_GetPhaseCurrents;
 8008cf4:	6046      	str	r6, [r0, #4]
    pHandle->_Super.RLDetectionMode = false;
 8008cf6:	2300      	movs	r3, #0
    pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 8008cf8:	e9c0 2402 	strd	r2, r4, [r0, #8]
    pHandle->_Super.pFctTurnOnLowSides = &R3_2_TurnOnLowSides;
 8008cfc:	6145      	str	r5, [r0, #20]
    pHandle->_Super.RLDetectionMode = false;
 8008cfe:	f880 306b 	strb.w	r3, [r0, #107]	; 0x6b
}
 8008d02:	bc70      	pop	{r4, r5, r6}
 8008d04:	4770      	bx	lr
 8008d06:	4770      	bx	lr
  SET_BIT(TIMx->CCER, Channels);
 8008d08:	6a1a      	ldr	r2, [r3, #32]
 8008d0a:	f042 0204 	orr.w	r2, r2, #4
 8008d0e:	621a      	str	r2, [r3, #32]
}
 8008d10:	e7ba      	b.n	8008c88 <R3_2_RLDetectionModeDisable+0x40>
  SET_BIT(TIMx->CCER, Channels);
 8008d12:	6a1a      	ldr	r2, [r3, #32]
 8008d14:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008d18:	621a      	str	r2, [r3, #32]
}
 8008d1a:	e7e6      	b.n	8008cea <R3_2_RLDetectionModeDisable+0xa2>
  SET_BIT(TIMx->CCER, Channels);
 8008d1c:	6a1a      	ldr	r2, [r3, #32]
 8008d1e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008d22:	621a      	str	r2, [r3, #32]
}
 8008d24:	e7ca      	b.n	8008cbc <R3_2_RLDetectionModeDisable+0x74>
 8008d26:	bf00      	nop
 8008d28:	08008325 	.word	0x08008325
 8008d2c:	080083bd 	.word	0x080083bd
 8008d30:	08008099 	.word	0x08008099
 8008d34:	080082d5 	.word	0x080082d5

08008d38 <R3_2_RLDetectionModeSetDuty>:
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8008d38:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 8008d3c:	689b      	ldr	r3, [r3, #8]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]),  Mode << SHIFT_TAB_OCxx[iChannel]);
 8008d3e:	69da      	ldr	r2, [r3, #28]
{
 8008d40:	b470      	push	{r4, r5, r6}
  val = ( ( uint32_t )( pHandle->Half_PWMPeriod ) * ( uint32_t )( hDuty ) ) >> 16;
 8008d42:	f8b0 407c 	ldrh.w	r4, [r0, #124]	; 0x7c
  LL_TIM_OC_SetCompareCH4(TIMx, ( uint32_t )( pHandle->Half_PWMPeriod - pHandle->_Super.Ton));
 8008d46:	f8b0 6062 	ldrh.w	r6, [r0, #98]	; 0x62
 8008d4a:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
  val = ( ( uint32_t )( pHandle->Half_PWMPeriod ) * ( uint32_t )( hDuty ) ) >> 16;
 8008d4e:	fb01 f104 	mul.w	r1, r1, r4
  pHandle->ADCRegularLocked=true;
 8008d52:	2501      	movs	r5, #1
 8008d54:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
 8008d58:	f880 508c 	strb.w	r5, [r0, #140]	; 0x8c
  val = ( ( uint32_t )( pHandle->Half_PWMPeriod ) * ( uint32_t )( hDuty ) ) >> 16;
 8008d5c:	0c09      	lsrs	r1, r1, #16
  LL_TIM_OC_SetCompareCH3(TIMx, ( uint32_t )pHandle->_Super.Toff);
 8008d5e:	f8b0 5064 	ldrh.w	r5, [r0, #100]	; 0x64
  pHandle->_Super.CntPhA = ( uint16_t )( val );
 8008d62:	8741      	strh	r1, [r0, #58]	; 0x3a
 8008d64:	f442 42e0 	orr.w	r2, r2, #28672	; 0x7000
  LL_TIM_OC_SetCompareCH4(TIMx, ( uint32_t )( pHandle->Half_PWMPeriod - pHandle->_Super.Ton));
 8008d68:	1ba4      	subs	r4, r4, r6
 8008d6a:	61da      	str	r2, [r3, #28]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8008d6c:	641c      	str	r4, [r3, #64]	; 0x40
  WRITE_REG(TIMx->CCR3, CompareValue);
 8008d6e:	63dd      	str	r5, [r3, #60]	; 0x3c
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008d70:	6359      	str	r1, [r3, #52]	; 0x34
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8008d72:	685a      	ldr	r2, [r3, #4]
  if ( pHandle->_Super.SWerror == 1u )
 8008d74:	f8b0 1040 	ldrh.w	r1, [r0, #64]	; 0x40
 8008d78:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 8008d7c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8008d80:	f042 0270 	orr.w	r2, r2, #112	; 0x70
  pHdl->Sector = SECTOR_4;
 8008d84:	2403      	movs	r4, #3
 8008d86:	605a      	str	r2, [r3, #4]
  if ( pHandle->_Super.SWerror == 1u )
 8008d88:	2901      	cmp	r1, #1
  pHdl->Sector = SECTOR_4;
 8008d8a:	f880 4068 	strb.w	r4, [r0, #104]	; 0x68
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET )
 8008d8e:	685b      	ldr	r3, [r3, #4]
  if ( pHandle->_Super.SWerror == 1u )
 8008d90:	d007      	beq.n	8008da2 <R3_2_RLDetectionModeSetDuty+0x6a>
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET )
 8008d92:	4a07      	ldr	r2, [pc, #28]	; (8008db0 <R3_2_RLDetectionModeSetDuty+0x78>)
 8008d94:	4213      	tst	r3, r2
    hAux = MC_FOC_DURATION;
 8008d96:	bf14      	ite	ne
 8008d98:	2101      	movne	r1, #1
 8008d9a:	2100      	moveq	r1, #0
}
 8008d9c:	4608      	mov	r0, r1
 8008d9e:	bc70      	pop	{r4, r5, r6}
 8008da0:	4770      	bx	lr
    pHandle->_Super.SWerror = 0u;
 8008da2:	2300      	movs	r3, #0
 8008da4:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
}
 8008da8:	bc70      	pop	{r4, r5, r6}
 8008daa:	4608      	mov	r0, r1
 8008dac:	4770      	bx	lr
 8008dae:	bf00      	nop
 8008db0:	02000070 	.word	0x02000070

08008db4 <RVBS_Clear>:
  *         value
  * @param  pHandle related RDivider_Handle_t
  * @retval none
  */
__weak void RVBS_Clear( RDivider_Handle_t * pHandle )
{
 8008db4:	b430      	push	{r4, r5}
  uint16_t aux;
  uint16_t index;

  aux = ( pHandle->OverVoltageThreshold + pHandle->UnderVoltageThreshold ) / 2u;
 8008db6:	8b82      	ldrh	r2, [r0, #28]
 8008db8:	8b44      	ldrh	r4, [r0, #26]
  for ( index = 0u; index < pHandle->LowPassFilterBW; index++ )
 8008dba:	8b03      	ldrh	r3, [r0, #24]
  aux = ( pHandle->OverVoltageThreshold + pHandle->UnderVoltageThreshold ) / 2u;
 8008dbc:	4414      	add	r4, r2
 8008dbe:	0864      	lsrs	r4, r4, #1
  for ( index = 0u; index < pHandle->LowPassFilterBW; index++ )
 8008dc0:	b14b      	cbz	r3, 8008dd6 <RVBS_Clear+0x22>
  {
    pHandle->aBuffer[index] = aux;
 8008dc2:	6a05      	ldr	r5, [r0, #32]
 8008dc4:	2300      	movs	r3, #0
 8008dc6:	b29a      	uxth	r2, r3
 8008dc8:	3301      	adds	r3, #1
 8008dca:	f825 4012 	strh.w	r4, [r5, r2, lsl #1]
  for ( index = 0u; index < pHandle->LowPassFilterBW; index++ )
 8008dce:	8b01      	ldrh	r1, [r0, #24]
 8008dd0:	b29a      	uxth	r2, r3
 8008dd2:	4291      	cmp	r1, r2
 8008dd4:	d8f7      	bhi.n	8008dc6 <RVBS_Clear+0x12>
  }
  pHandle->_Super.LatestConv = aux;
 8008dd6:	2300      	movs	r3, #0
 8008dd8:	f364 030f 	bfi	r3, r4, #0, #16
 8008ddc:	f364 431f 	bfi	r3, r4, #16, #16
  pHandle->_Super.AvBusVoltage_d = aux;
  pHandle->index = 0;
 8008de0:	2200      	movs	r2, #0
}
 8008de2:	bc30      	pop	{r4, r5}
  pHandle->_Super.LatestConv = aux;
 8008de4:	6043      	str	r3, [r0, #4]
  pHandle->index = 0;
 8008de6:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
}
 8008dea:	4770      	bx	lr

08008dec <RVBS_Init>:
{
 8008dec:	b510      	push	{r4, lr}
 8008dee:	4604      	mov	r4, r0
  pHandle->convHandle = RCM_RegisterRegConv(&pHandle->VbusRegConv);
 8008df0:	300c      	adds	r0, #12
 8008df2:	f7fa fbfd 	bl	80035f0 <RCM_RegisterRegConv>
 8008df6:	f884 0026 	strb.w	r0, [r4, #38]	; 0x26
  RVBS_Clear( pHandle );
 8008dfa:	4620      	mov	r0, r4
 8008dfc:	f7ff ffda 	bl	8008db4 <RVBS_Clear>
}
 8008e00:	bd10      	pop	{r4, pc}
 8008e02:	bf00      	nop

08008e04 <RVBS_CheckFaultState>:
  */
__weak uint16_t RVBS_CheckFaultState( RDivider_Handle_t * pHandle )
{
  uint16_t fault;

  if ( pHandle->_Super.AvBusVoltage_d > pHandle->OverVoltageThreshold )
 8008e04:	88c3      	ldrh	r3, [r0, #6]
 8008e06:	8b42      	ldrh	r2, [r0, #26]
 8008e08:	429a      	cmp	r2, r3
 8008e0a:	d305      	bcc.n	8008e18 <RVBS_CheckFaultState+0x14>
  {
    fault = MC_OVER_VOLT;
  }
  else if ( pHandle->_Super.AvBusVoltage_d < pHandle->UnderVoltageThreshold )
 8008e0c:	8b80      	ldrh	r0, [r0, #28]
  {
    fault = MC_UNDER_VOLT;
  }
  else
  {
    fault = MC_NO_ERROR;
 8008e0e:	4298      	cmp	r0, r3
 8008e10:	bf8c      	ite	hi
 8008e12:	2004      	movhi	r0, #4
 8008e14:	2000      	movls	r0, #0
 8008e16:	4770      	bx	lr
    fault = MC_OVER_VOLT;
 8008e18:	2002      	movs	r0, #2
  }
  return fault;
}
 8008e1a:	4770      	bx	lr

08008e1c <RVBS_CalcAvVbus>:
{
 8008e1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e1e:	4605      	mov	r5, r0
  hAux = RCM_ExecRegularConv(pHandle->convHandle);
 8008e20:	f890 0026 	ldrb.w	r0, [r0, #38]	; 0x26
 8008e24:	f7fa fcb8 	bl	8003798 <RCM_ExecRegularConv>
  if ( hAux != 0xFFFF )
 8008e28:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008e2c:	4298      	cmp	r0, r3
 8008e2e:	d01c      	beq.n	8008e6a <RVBS_CalcAvVbus+0x4e>
    pHandle->aBuffer[pHandle->index] = hAux;
 8008e30:	6a2f      	ldr	r7, [r5, #32]
 8008e32:	f895 3025 	ldrb.w	r3, [r5, #37]	; 0x25
 8008e36:	f827 0013 	strh.w	r0, [r7, r3, lsl #1]
    for ( i = 0; i < pHandle->LowPassFilterBW; i++ )
 8008e3a:	8b2e      	ldrh	r6, [r5, #24]
 8008e3c:	b1d6      	cbz	r6, 8008e74 <RVBS_CalcAvVbus+0x58>
 8008e3e:	2300      	movs	r3, #0
    wtemp = 0;
 8008e40:	461a      	mov	r2, r3
      wtemp += pHandle->aBuffer[i];
 8008e42:	f837 4013 	ldrh.w	r4, [r7, r3, lsl #1]
    for ( i = 0; i < pHandle->LowPassFilterBW; i++ )
 8008e46:	3301      	adds	r3, #1
 8008e48:	b2d9      	uxtb	r1, r3
 8008e4a:	42b1      	cmp	r1, r6
      wtemp += pHandle->aBuffer[i];
 8008e4c:	4422      	add	r2, r4
    for ( i = 0; i < pHandle->LowPassFilterBW; i++ )
 8008e4e:	460b      	mov	r3, r1
 8008e50:	d3f7      	bcc.n	8008e42 <RVBS_CalcAvVbus+0x26>
    wtemp /= pHandle->LowPassFilterBW;
 8008e52:	fbb2 f2f6 	udiv	r2, r2, r6
    if ( pHandle->index < pHandle->LowPassFilterBW - 1 )
 8008e56:	f895 3025 	ldrb.w	r3, [r5, #37]	; 0x25
    pHandle->_Super.AvBusVoltage_d = ( uint16_t )wtemp;
 8008e5a:	80ea      	strh	r2, [r5, #6]
    if ( pHandle->index < pHandle->LowPassFilterBW - 1 )
 8008e5c:	3e01      	subs	r6, #1
 8008e5e:	42b3      	cmp	r3, r6
    pHandle->_Super.LatestConv = hAux;
 8008e60:	80a8      	strh	r0, [r5, #4]
    if ( pHandle->index < pHandle->LowPassFilterBW - 1 )
 8008e62:	da09      	bge.n	8008e78 <RVBS_CalcAvVbus+0x5c>
      pHandle->index++;
 8008e64:	3301      	adds	r3, #1
 8008e66:	f885 3025 	strb.w	r3, [r5, #37]	; 0x25
  pHandle->_Super.FaultState = RVBS_CheckFaultState( pHandle );
 8008e6a:	4628      	mov	r0, r5
 8008e6c:	f7ff ffca 	bl	8008e04 <RVBS_CheckFaultState>
 8008e70:	8128      	strh	r0, [r5, #8]
}
 8008e72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    pHandle->_Super.AvBusVoltage_d = ( uint16_t )wtemp;
 8008e74:	80ee      	strh	r6, [r5, #6]
    pHandle->_Super.LatestConv = hAux;
 8008e76:	80a8      	strh	r0, [r5, #4]
      pHandle->index = 0;
 8008e78:	2300      	movs	r3, #0
 8008e7a:	f885 3025 	strb.w	r3, [r5, #37]	; 0x25
  pHandle->_Super.FaultState = RVBS_CheckFaultState( pHandle );
 8008e7e:	4628      	mov	r0, r5
 8008e80:	f7ff ffc0 	bl	8008e04 <RVBS_CheckFaultState>
 8008e84:	8128      	strh	r0, [r5, #8]
}
 8008e86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008e88 <REMNG_Init>:
  * @param  pHandle related Handle of struct RampMngr_Handle_t
  * @retval none.
  */
void REMNG_Init( RampExtMngr_Handle_t * pHandle )
{
  pHandle->Ext = 0;
 8008e88:	2300      	movs	r3, #0
  pHandle->TargetFinal = 0;
  pHandle->RampRemainingStep = 0u;
  pHandle->IncDecAmount = 0;
  pHandle->ScalingFactor = 1u;
 8008e8a:	2201      	movs	r2, #1
  pHandle->TargetFinal = 0;
 8008e8c:	e9c0 3301 	strd	r3, r3, [r0, #4]
  pHandle->IncDecAmount = 0;
 8008e90:	e9c0 3303 	strd	r3, r3, [r0, #12]
  pHandle->ScalingFactor = 1u;
 8008e94:	6142      	str	r2, [r0, #20]

#ifdef FASTDIV
  FD_Init( & ( pHandle->fd ) );
#endif

}
 8008e96:	4770      	bx	lr

08008e98 <REMNG_Calc>:
__weak int32_t REMNG_Calc( RampExtMngr_Handle_t * pHandle )
{
  int32_t ret_val;
  int32_t current_ref;

  current_ref = pHandle->Ext;
 8008e98:	e9d0 3102 	ldrd	r3, r1, [r0, #8]

  /* Update the variable and terminates the ramp if needed. */
  if ( pHandle->RampRemainingStep > 1u )
 8008e9c:	2901      	cmp	r1, #1
 8008e9e:	d90c      	bls.n	8008eba <REMNG_Calc+0x22>
{
 8008ea0:	b410      	push	{r4}
 8008ea2:	e9d0 4204 	ldrd	r4, r2, [r0, #16]
  {
    /* Increment/decrement the reference value. */
    current_ref += pHandle->IncDecAmount;

    /* Decrement the number of remaining steps */
    pHandle->RampRemainingStep --;
 8008ea6:	3901      	subs	r1, #1
    current_ref += pHandle->IncDecAmount;
 8008ea8:	4423      	add	r3, r4
    pHandle->RampRemainingStep --;
 8008eaa:	60c1      	str	r1, [r0, #12]
  else
  {
    /* Do nothing. */
  }

  pHandle->Ext = current_ref;
 8008eac:	6083      	str	r3, [r0, #8]
 8008eae:	fb93 f2f2 	sdiv	r2, r3, r2
#else
  ret_val = pHandle->Ext / ( int32_t )( pHandle->ScalingFactor );
#endif

  return ret_val;
}
 8008eb2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008eb6:	4610      	mov	r0, r2
 8008eb8:	4770      	bx	lr
  else if ( pHandle->RampRemainingStep == 1u )
 8008eba:	d005      	beq.n	8008ec8 <REMNG_Calc+0x30>
 8008ebc:	6942      	ldr	r2, [r0, #20]
  pHandle->Ext = current_ref;
 8008ebe:	6083      	str	r3, [r0, #8]
 8008ec0:	fb93 f2f2 	sdiv	r2, r3, r2
}
 8008ec4:	4610      	mov	r0, r2
 8008ec6:	4770      	bx	lr
    current_ref = pHandle->TargetFinal * ( int32_t )( pHandle->ScalingFactor );
 8008ec8:	6842      	ldr	r2, [r0, #4]
 8008eca:	6943      	ldr	r3, [r0, #20]
    pHandle->RampRemainingStep = 0u;
 8008ecc:	2100      	movs	r1, #0
    current_ref = pHandle->TargetFinal * ( int32_t )( pHandle->ScalingFactor );
 8008ece:	fb03 f302 	mul.w	r3, r3, r2
    pHandle->RampRemainingStep = 0u;
 8008ed2:	60c1      	str	r1, [r0, #12]
  pHandle->Ext = current_ref;
 8008ed4:	6083      	str	r3, [r0, #8]
}
 8008ed6:	4610      	mov	r0, r2
 8008ed8:	4770      	bx	lr
 8008eda:	bf00      	nop

08008edc <REMNG_RampCompleted>:
  * @retval bool It returns true if the ramp is completed, false otherwise.
  */
__weak bool REMNG_RampCompleted( RampExtMngr_Handle_t * pHandle )
{
  bool retVal = false;
  if ( pHandle->RampRemainingStep == 0u )
 8008edc:	68c0      	ldr	r0, [r0, #12]
  {
    retVal = true;
  }
  return retVal;
}
 8008ede:	fab0 f080 	clz	r0, r0
 8008ee2:	0940      	lsrs	r0, r0, #5
 8008ee4:	4770      	bx	lr
 8008ee6:	bf00      	nop

08008ee8 <getScalingFactor>:
  uint32_t TargetAbs;
  int32_t aux;

  if ( Target < 0 )
  {
    aux = -Target;
 8008ee8:	2800      	cmp	r0, #0
 8008eea:	bfb8      	it	lt
 8008eec:	4240      	neglt	r0, r0
{
 8008eee:	2301      	movs	r3, #1
  {
    TargetAbs = ( uint32_t )( Target );
  }
  for ( i = 1u; i < 32u; i++ )
  {
    uint32_t limit = ( ( uint32_t )( 1 ) << ( 31u - i ) );
 8008ef0:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8008ef4:	e002      	b.n	8008efc <getScalingFactor+0x14>
 8008ef6:	3301      	adds	r3, #1
  for ( i = 1u; i < 32u; i++ )
 8008ef8:	2b20      	cmp	r3, #32
 8008efa:	d007      	beq.n	8008f0c <getScalingFactor+0x24>
    uint32_t limit = ( ( uint32_t )( 1 ) << ( 31u - i ) );
 8008efc:	fa21 f203 	lsr.w	r2, r1, r3
    if ( TargetAbs >= limit )
 8008f00:	4290      	cmp	r0, r2
 8008f02:	d3f8      	bcc.n	8008ef6 <getScalingFactor+0xe>
 8008f04:	3b01      	subs	r3, #1
 8008f06:	2001      	movs	r0, #1
 8008f08:	4098      	lsls	r0, r3
    {
      break;
    }
  }
  return ( ( uint32_t )( 1u ) << ( i - 1u ) );
}
 8008f0a:	4770      	bx	lr
 8008f0c:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8008f10:	4770      	bx	lr
 8008f12:	bf00      	nop

08008f14 <REMNG_ExecRamp>:
{
 8008f14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f18:	4604      	mov	r4, r0
 8008f1a:	460d      	mov	r5, r1
  if ( Durationms == 0u )
 8008f1c:	4690      	mov	r8, r2
 8008f1e:	b95a      	cbnz	r2, 8008f38 <REMNG_ExecRamp+0x24>
    pHandle->ScalingFactor = getScalingFactor( TargetFinal );
 8008f20:	4608      	mov	r0, r1
 8008f22:	f7ff ffe1 	bl	8008ee8 <getScalingFactor>
    pHandle->Ext = TargetFinal * ( int32_t )( pHandle->ScalingFactor );
 8008f26:	fb05 f500 	mul.w	r5, r5, r0
    pHandle->ScalingFactor = getScalingFactor( TargetFinal );
 8008f2a:	6160      	str	r0, [r4, #20]
    pHandle->IncDecAmount = 0;
 8008f2c:	e9c4 8803 	strd	r8, r8, [r4, #12]
    pHandle->Ext = TargetFinal * ( int32_t )( pHandle->ScalingFactor );
 8008f30:	60a5      	str	r5, [r4, #8]
}
 8008f32:	2001      	movs	r0, #1
 8008f34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  current_ref = pHandle->Ext / ( int32_t )( pHandle->ScalingFactor );
 8008f38:	6943      	ldr	r3, [r0, #20]
 8008f3a:	6887      	ldr	r7, [r0, #8]
 8008f3c:	fb97 f7f3 	sdiv	r7, r7, r3
    uint32_t wScalingFactor = getScalingFactor( TargetFinal - current_ref );
 8008f40:	1bce      	subs	r6, r1, r7
 8008f42:	4630      	mov	r0, r6
 8008f44:	f7ff ffd0 	bl	8008ee8 <getScalingFactor>
 8008f48:	4682      	mov	sl, r0
    uint32_t wScalingFactor2 = getScalingFactor( current_ref );
 8008f4a:	4638      	mov	r0, r7
 8008f4c:	f7ff ffcc 	bl	8008ee8 <getScalingFactor>
 8008f50:	4681      	mov	r9, r0
    uint32_t wScalingFactor3 = getScalingFactor( TargetFinal );
 8008f52:	4628      	mov	r0, r5
 8008f54:	f7ff ffc8 	bl	8008ee8 <getScalingFactor>
    if ( wScalingFactor <  wScalingFactor2 )
 8008f58:	45ca      	cmp	sl, r9
    uint32_t wScalingFactor3 = getScalingFactor( TargetFinal );
 8008f5a:	4603      	mov	r3, r0
    aux = Durationms * ( uint32_t )pHandle->FrequencyHz; /* Check for overflow and use prescaler */
 8008f5c:	6821      	ldr	r1, [r4, #0]
    pHandle->TargetFinal = TargetFinal;
 8008f5e:	6065      	str	r5, [r4, #4]
 8008f60:	bf2c      	ite	cs
 8008f62:	4648      	movcs	r0, r9
 8008f64:	4650      	movcc	r0, sl
      if ( wScalingFactor2 < wScalingFactor3 )
 8008f66:	4298      	cmp	r0, r3
 8008f68:	bf28      	it	cs
 8008f6a:	4618      	movcs	r0, r3
    aux = Durationms * ( uint32_t )pHandle->FrequencyHz; /* Check for overflow and use prescaler */
 8008f6c:	fb01 f308 	mul.w	r3, r1, r8
    aux /= 1000u;
 8008f70:	4908      	ldr	r1, [pc, #32]	; (8008f94 <REMNG_ExecRamp+0x80>)
    pHandle->ScalingFactor = wScalingFactorMin;
 8008f72:	6160      	str	r0, [r4, #20]
    aux /= 1000u;
 8008f74:	fba1 2303 	umull	r2, r3, r1, r3
 8008f78:	099b      	lsrs	r3, r3, #6
    pHandle->Ext = current_ref * ( int32_t )( pHandle->ScalingFactor );
 8008f7a:	fb07 f700 	mul.w	r7, r7, r0
    pHandle->RampRemainingStep++;
 8008f7e:	3301      	adds	r3, #1
    aux1 = ( TargetFinal - current_ref ) * ( int32_t )( pHandle->ScalingFactor );
 8008f80:	fb00 f006 	mul.w	r0, r0, r6
    pHandle->Ext = current_ref * ( int32_t )( pHandle->ScalingFactor );
 8008f84:	60a7      	str	r7, [r4, #8]
    aux1 /= ( int32_t )( pHandle->RampRemainingStep );
 8008f86:	fb90 f0f3 	sdiv	r0, r0, r3
    pHandle->IncDecAmount = aux1;
 8008f8a:	e9c4 3003 	strd	r3, r0, [r4, #12]
}
 8008f8e:	2001      	movs	r0, #1
 8008f90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f94:	10624dd3 	.word	0x10624dd3

08008f98 <SPD_GetElAngle>:
  * @retval int16_t rotor electrical angle (s16degrees)
  */
__weak int16_t SPD_GetElAngle( SpeednPosFdbk_Handle_t * pHandle )
{
  return ( pHandle->hElAngle );
}
 8008f98:	f9b0 0004 	ldrsh.w	r0, [r0, #4]
 8008f9c:	4770      	bx	lr
 8008f9e:	bf00      	nop

08008fa0 <SPD_GetAvrgMecSpeedUnit>:
  * @param  pHandle: handler of the current instance of the SpeednPosFdbk component
  */
__weak int16_t SPD_GetAvrgMecSpeedUnit( SpeednPosFdbk_Handle_t * pHandle )
{
  return ( pHandle->hAvrMecSpeedUnit );
}
 8008fa0:	f9b0 000c 	ldrsh.w	r0, [r0, #12]
 8008fa4:	4770      	bx	lr
 8008fa6:	bf00      	nop

08008fa8 <SPD_GetInstElSpeedDpp>:
  * @retval int16_t rotor instantaneous electrical speed (Dpp)
  */
__weak int16_t SPD_GetInstElSpeedDpp( SpeednPosFdbk_Handle_t * pHandle )
{
  return ( pHandle->InstantaneousElSpeedDpp );
}
 8008fa8:	f9b0 0010 	ldrsh.w	r0, [r0, #16]
 8008fac:	4770      	bx	lr
 8008fae:	bf00      	nop

08008fb0 <SPD_IsMecSpeedReliable>:
  int16_t hAux;

  bSpeedErrorNumber = pHandle->bSpeedErrorNumber;

  /* Compute absoulte value of mechanical speed */
  if ( *pMecSpeedUnit < 0 )
 8008fb0:	f9b1 3000 	ldrsh.w	r3, [r1]
  else
  {
    hAbsMecSpeedUnit = ( uint16_t )( *pMecSpeedUnit );
  }

  if ( hAbsMecSpeedUnit > pHandle->hMaxReliableMecSpeedUnit )
 8008fb4:	8a81      	ldrh	r1, [r0, #20]
{
 8008fb6:	b430      	push	{r4, r5}
  if ( *pMecSpeedUnit < 0 )
 8008fb8:	2b00      	cmp	r3, #0
    hAux = -( *pMecSpeedUnit );
 8008fba:	bfb8      	it	lt
 8008fbc:	425b      	neglt	r3, r3
  {
    SpeedError = true;
  }

  if ( hAbsMecSpeedUnit < pHandle->hMinReliableMecSpeedUnit )
 8008fbe:	8ac5      	ldrh	r5, [r0, #22]
  uint8_t bMaximumSpeedErrorsNumber = pHandle->bMaximumSpeedErrorsNumber;
 8008fc0:	78c4      	ldrb	r4, [r0, #3]
  bSpeedErrorNumber = pHandle->bSpeedErrorNumber;
 8008fc2:	7802      	ldrb	r2, [r0, #0]
    hAbsMecSpeedUnit = ( uint16_t )( *pMecSpeedUnit );
 8008fc4:	b29b      	uxth	r3, r3
  if ( hAbsMecSpeedUnit < pHandle->hMinReliableMecSpeedUnit )
 8008fc6:	429d      	cmp	r5, r3
 8008fc8:	d817      	bhi.n	8008ffa <SPD_IsMecSpeedReliable+0x4a>
  if ( hAbsMecSpeedUnit > pHandle->hMaxReliableMecSpeedUnit )
 8008fca:	4299      	cmp	r1, r3
 8008fcc:	bf2c      	ite	cs
 8008fce:	2300      	movcs	r3, #0
 8008fd0:	2301      	movcc	r3, #1
  {
    SpeedError = true;
  }

  /* Compute absoulte value of mechanical acceleration */
  if ( pHandle->hMecAccelUnitP < 0 )
 8008fd2:	f9b0 1012 	ldrsh.w	r1, [r0, #18]
  else
  {
    hAbsMecAccelUnitP = ( uint16_t )( pHandle->hMecAccelUnitP );
  }

  if ( hAbsMecAccelUnitP > pHandle->hMaxReliableMecAccelUnitP )
 8008fd6:	8b05      	ldrh	r5, [r0, #24]
  if ( pHandle->hMecAccelUnitP < 0 )
 8008fd8:	2900      	cmp	r1, #0
    hAux = -( pHandle->hMecAccelUnitP );
 8008fda:	bfb8      	it	lt
 8008fdc:	4249      	neglt	r1, r1
    hAbsMecAccelUnitP = ( uint16_t )( pHandle->hMecAccelUnitP );
 8008fde:	b289      	uxth	r1, r1
  if ( hAbsMecAccelUnitP > pHandle->hMaxReliableMecAccelUnitP )
 8008fe0:	428d      	cmp	r5, r1
 8008fe2:	d300      	bcc.n	8008fe6 <SPD_IsMecSpeedReliable+0x36>
  {
    SpeedError = true;
  }

  if ( SpeedError == true )
 8008fe4:	b15b      	cbz	r3, 8008ffe <SPD_IsMecSpeedReliable+0x4e>
  {
    if ( bSpeedErrorNumber < bMaximumSpeedErrorsNumber )
 8008fe6:	4294      	cmp	r4, r2
 8008fe8:	d901      	bls.n	8008fee <SPD_IsMecSpeedReliable+0x3e>
    {
      bSpeedErrorNumber++;
 8008fea:	3201      	adds	r2, #1
 8008fec:	b2d2      	uxtb	r2, r2
  if ( bSpeedErrorNumber == bMaximumSpeedErrorsNumber )
  {
    SpeedSensorReliability = false;
  }

  pHandle->bSpeedErrorNumber = bSpeedErrorNumber;
 8008fee:	7002      	strb	r2, [r0, #0]

  return ( SpeedSensorReliability );
}
 8008ff0:	1b10      	subs	r0, r2, r4
 8008ff2:	bf18      	it	ne
 8008ff4:	2001      	movne	r0, #1
 8008ff6:	bc30      	pop	{r4, r5}
 8008ff8:	4770      	bx	lr
    SpeedError = true;
 8008ffa:	2301      	movs	r3, #1
 8008ffc:	e7e9      	b.n	8008fd2 <SPD_IsMecSpeedReliable+0x22>
      bSpeedErrorNumber = 0u;
 8008ffe:	4294      	cmp	r4, r2
 8009000:	bf88      	it	hi
 8009002:	2200      	movhi	r2, #0
 8009004:	e7f3      	b.n	8008fee <SPD_IsMecSpeedReliable+0x3e>
 8009006:	bf00      	nop

08009008 <SPD_GetS16Speed>:
  * @retval int16_t The average mechanical rotor speed expressed in "S16Speed".
  */
__weak int16_t SPD_GetS16Speed( SpeednPosFdbk_Handle_t * pHandle )
{
  int32_t wAux = ( int32_t ) pHandle->hAvrMecSpeedUnit;
  wAux *= INT16_MAX;
 8009008:	f9b0 300c 	ldrsh.w	r3, [r0, #12]
  wAux /= ( int16_t ) pHandle->hMaxReliableMecSpeedUnit;
 800900c:	f9b0 0014 	ldrsh.w	r0, [r0, #20]
  wAux *= INT16_MAX;
 8009010:	ebc3 33c3 	rsb	r3, r3, r3, lsl #15
  wAux /= ( int16_t ) pHandle->hMaxReliableMecSpeedUnit;
 8009014:	fb93 f0f0 	sdiv	r0, r3, r0
  return ( int16_t )wAux;
}
 8009018:	b200      	sxth	r0, r0
 800901a:	4770      	bx	lr

0800901c <STC_Init>:
  *         It can be equal to MC_NULL if the STC is used only in torque
  *         mode.
  * @retval none.
  */
__weak void STC_Init( SpeednTorqCtrl_Handle_t * pHandle, PID_Handle_t * pPI, SpeednPosFdbk_Handle_t * SPD_Handle )
{
 800901c:	b430      	push	{r4, r5}

  pHandle->PISpeed = pPI;
  pHandle->SPD = SPD_Handle;
  pHandle->Mode = pHandle->ModeDefault;
  pHandle->SpeedRefUnitExt = ( int32_t )pHandle->MecSpeedRefUnitDefault * 65536;
  pHandle->TorqueRef = ( int32_t )pHandle->TorqueRefDefault * 65536;
 800901e:	f9b0 302e 	ldrsh.w	r3, [r0, #46]	; 0x2e
  pHandle->SpeedRefUnitExt = ( int32_t )pHandle->MecSpeedRefUnitDefault * 65536;
 8009022:	f9b0 402c 	ldrsh.w	r4, [r0, #44]	; 0x2c
  pHandle->Mode = pHandle->ModeDefault;
 8009026:	f890 502a 	ldrb.w	r5, [r0, #42]	; 0x2a
  pHandle->PISpeed = pPI;
 800902a:	6101      	str	r1, [r0, #16]
  pHandle->SpeedRefUnitExt = ( int32_t )pHandle->MecSpeedRefUnitDefault * 65536;
 800902c:	0424      	lsls	r4, r4, #16
  pHandle->TorqueRef = ( int32_t )pHandle->TorqueRefDefault * 65536;
 800902e:	0419      	lsls	r1, r3, #16
  pHandle->TargetFinal = 0;
 8009030:	2300      	movs	r3, #0
  pHandle->TorqueRef = ( int32_t )pHandle->TorqueRefDefault * 65536;
 8009032:	e9c0 4101 	strd	r4, r1, [r0, #4]
  pHandle->Mode = pHandle->ModeDefault;
 8009036:	7005      	strb	r5, [r0, #0]
  pHandle->SPD = SPD_Handle;
 8009038:	6142      	str	r2, [r0, #20]
  pHandle->RampRemainingStep = 0u;
  pHandle->IncDecAmount = 0;
}
 800903a:	bc30      	pop	{r4, r5}
  pHandle->TargetFinal = 0;
 800903c:	8043      	strh	r3, [r0, #2]
  pHandle->RampRemainingStep = 0u;
 800903e:	60c3      	str	r3, [r0, #12]
  pHandle->IncDecAmount = 0;
 8009040:	6183      	str	r3, [r0, #24]
}
 8009042:	4770      	bx	lr

08009044 <STC_SetSpeedSensor>:
  * @param SPD_Handle Speed sensor component to be set.
  * @retval none
  */
__weak void STC_SetSpeedSensor( SpeednTorqCtrl_Handle_t * pHandle, SpeednPosFdbk_Handle_t * SPD_Handle )
{
  pHandle->SPD = SPD_Handle;
 8009044:	6141      	str	r1, [r0, #20]
}
 8009046:	4770      	bx	lr

08009048 <STC_GetSpeedSensor>:
  * @retval SpeednPosFdbk_Handle_t speed sensor utilized by the FOC.
  */
__weak SpeednPosFdbk_Handle_t * STC_GetSpeedSensor( SpeednTorqCtrl_Handle_t * pHandle )
{
  return ( pHandle->SPD );
}
 8009048:	6940      	ldr	r0, [r0, #20]
 800904a:	4770      	bx	lr

0800904c <STC_Clear>:
  * @param  pHandle: handler of the current instance of the SpeednTorqCtrl component
  * @retval none.
  */
__weak void STC_Clear( SpeednTorqCtrl_Handle_t * pHandle )
{
  if ( pHandle->Mode == STC_SPEED_MODE )
 800904c:	7803      	ldrb	r3, [r0, #0]
 800904e:	2b01      	cmp	r3, #1
 8009050:	d000      	beq.n	8009054 <STC_Clear+0x8>
  {
    PID_SetIntegralTerm( pHandle->PISpeed, 0 );
  }
}
 8009052:	4770      	bx	lr
    PID_SetIntegralTerm( pHandle->PISpeed, 0 );
 8009054:	6900      	ldr	r0, [r0, #16]
 8009056:	2100      	movs	r1, #0
 8009058:	f7fe bebc 	b.w	8007dd4 <PID_SetIntegralTerm>

0800905c <STC_GetMecSpeedRefUnit>:
  * @retval int16_t current mechanical rotor speed reference expressed in tenths
  *         of HZ.
  */
__weak int16_t STC_GetMecSpeedRefUnit( SpeednTorqCtrl_Handle_t * pHandle )
{
  return ( ( int16_t )( pHandle->SpeedRefUnitExt / 65536 ) );
 800905c:	6840      	ldr	r0, [r0, #4]
 800905e:	2800      	cmp	r0, #0
 8009060:	bfbc      	itt	lt
 8009062:	f500 407f 	addlt.w	r0, r0, #65280	; 0xff00
 8009066:	30ff      	addlt	r0, #255	; 0xff
}
 8009068:	1400      	asrs	r0, r0, #16
 800906a:	4770      	bx	lr

0800906c <STC_GetTorqueRef>:
  * @retval int16_t current motor torque reference. This value represents
  *         actually the Iq current expressed in digit.
  */
__weak int16_t STC_GetTorqueRef( SpeednTorqCtrl_Handle_t * pHandle )
{
  return ( ( int16_t )( pHandle->TorqueRef / 65536 ) );
 800906c:	6880      	ldr	r0, [r0, #8]
 800906e:	2800      	cmp	r0, #0
 8009070:	bfbc      	itt	lt
 8009072:	f500 407f 	addlt.w	r0, r0, #65280	; 0xff00
 8009076:	30ff      	addlt	r0, #255	; 0xff
}
 8009078:	1400      	asrs	r0, r0, #16
 800907a:	4770      	bx	lr

0800907c <STC_SetControlMode>:
  * @retval none
  */
__weak void STC_SetControlMode( SpeednTorqCtrl_Handle_t * pHandle, STC_Modality_t bMode )
{
  pHandle->Mode = bMode;
  pHandle->RampRemainingStep = 0u; /* Interrupts previous ramp. */
 800907c:	2300      	movs	r3, #0
  pHandle->Mode = bMode;
 800907e:	7001      	strb	r1, [r0, #0]
  pHandle->RampRemainingStep = 0u; /* Interrupts previous ramp. */
 8009080:	60c3      	str	r3, [r0, #12]
}
 8009082:	4770      	bx	lr

08009084 <STC_ExecRamp>:
  *         application torque or below min application speed depending on
  *         current modality of TSC) in this case the command is ignored and the
  *         previous ramp is not interrupted, otherwise it returns true.
  */
__weak bool STC_ExecRamp( SpeednTorqCtrl_Handle_t * pHandle, int16_t hTargetFinal, uint32_t hDurationms )
{
 8009084:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t wAux;
  int32_t wAux1;
  int16_t hCurrentReference;

  /* Check if the hTargetFinal is out of the bound of application. */
  if ( pHandle->Mode == STC_TORQUE_MODE )
 8009086:	7806      	ldrb	r6, [r0, #0]
{
 8009088:	4604      	mov	r4, r0
 800908a:	460d      	mov	r5, r1
 800908c:	4617      	mov	r7, r2
  if ( pHandle->Mode == STC_TORQUE_MODE )
 800908e:	b326      	cbz	r6, 80090da <STC_ExecRamp+0x56>
    }
#endif
  }
  else
  {
    hCurrentReference = ( int16_t )( pHandle->SpeedRefUnitExt / 65536 );
 8009090:	6840      	ldr	r0, [r0, #4]

#ifdef CHECK_BOUNDARY
    if ( ( int32_t )hTargetFinal > ( int32_t )pHandle->MaxAppPositiveMecSpeedUnit )
 8009092:	8be1      	ldrh	r1, [r4, #30]
    hCurrentReference = ( int16_t )( pHandle->SpeedRefUnitExt / 65536 );
 8009094:	2800      	cmp	r0, #0
 8009096:	bfbc      	itt	lt
 8009098:	f500 407f 	addlt.w	r0, r0, #65280	; 0xff00
 800909c:	30ff      	addlt	r0, #255	; 0xff
    if ( ( int32_t )hTargetFinal > ( int32_t )pHandle->MaxAppPositiveMecSpeedUnit )
 800909e:	428d      	cmp	r5, r1
    hCurrentReference = ( int16_t )( pHandle->SpeedRefUnitExt / 65536 );
 80090a0:	ea4f 4020 	mov.w	r0, r0, asr #16
    if ( ( int32_t )hTargetFinal > ( int32_t )pHandle->MaxAppPositiveMecSpeedUnit )
 80090a4:	dd01      	ble.n	80090aa <STC_ExecRamp+0x26>
      AllowedRange = false;
 80090a6:	2000      	movs	r0, #0
      pHandle->IncDecAmount = wAux1;
    }
  }

  return AllowedRange;
}
 80090a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    else if ( hTargetFinal < pHandle->MinAppNegativeMecSpeedUnit )
 80090aa:	f9b4 1024 	ldrsh.w	r1, [r4, #36]	; 0x24
 80090ae:	42a9      	cmp	r1, r5
 80090b0:	dcf9      	bgt.n	80090a6 <STC_ExecRamp+0x22>
    else if ( ( int32_t )hTargetFinal < ( int32_t )pHandle->MinAppPositiveMecSpeedUnit )
 80090b2:	8c23      	ldrh	r3, [r4, #32]
 80090b4:	429d      	cmp	r5, r3
 80090b6:	da03      	bge.n	80090c0 <STC_ExecRamp+0x3c>
      if ( hTargetFinal > pHandle->MaxAppNegativeMecSpeedUnit )
 80090b8:	f9b4 3022 	ldrsh.w	r3, [r4, #34]	; 0x22
 80090bc:	42ab      	cmp	r3, r5
 80090be:	dbf2      	blt.n	80090a6 <STC_ExecRamp+0x22>
    if ( hDurationms == 0u )
 80090c0:	b9af      	cbnz	r7, 80090ee <STC_ExecRamp+0x6a>
      if ( pHandle->Mode == STC_SPEED_MODE )
 80090c2:	7823      	ldrb	r3, [r4, #0]
        pHandle->SpeedRefUnitExt = ( int32_t )hTargetFinal * 65536;
 80090c4:	042d      	lsls	r5, r5, #16
      if ( pHandle->Mode == STC_SPEED_MODE )
 80090c6:	2b01      	cmp	r3, #1
      pHandle->RampRemainingStep = 0u;
 80090c8:	f04f 0300 	mov.w	r3, #0
        pHandle->SpeedRefUnitExt = ( int32_t )hTargetFinal * 65536;
 80090cc:	bf0c      	ite	eq
 80090ce:	6065      	streq	r5, [r4, #4]
        pHandle->TorqueRef = ( int32_t )hTargetFinal * 65536;
 80090d0:	60a5      	strne	r5, [r4, #8]
      pHandle->RampRemainingStep = 0u;
 80090d2:	60e3      	str	r3, [r4, #12]
      pHandle->IncDecAmount = 0;
 80090d4:	61a3      	str	r3, [r4, #24]
 80090d6:	2001      	movs	r0, #1
}
 80090d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hCurrentReference = STC_GetTorqueRef( pHandle );
 80090da:	f7ff ffc7 	bl	800906c <STC_GetTorqueRef>
    if ( ( int32_t )hTargetFinal > ( int32_t )pHandle->MaxPositiveTorque )
 80090de:	8ce6      	ldrh	r6, [r4, #38]	; 0x26
 80090e0:	42b5      	cmp	r5, r6
 80090e2:	dce0      	bgt.n	80090a6 <STC_ExecRamp+0x22>
    if ( ( int32_t )hTargetFinal < ( int32_t )pHandle->MinNegativeTorque )
 80090e4:	f9b4 3028 	ldrsh.w	r3, [r4, #40]	; 0x28
 80090e8:	42ab      	cmp	r3, r5
 80090ea:	dcdc      	bgt.n	80090a6 <STC_ExecRamp+0x22>
 80090ec:	e7e8      	b.n	80090c0 <STC_ExecRamp+0x3c>
      wAux = ( uint32_t )hDurationms * ( uint32_t )pHandle->STCFrequencyHz;
 80090ee:	8ba3      	ldrh	r3, [r4, #28]
      wAux /= 1000u;
 80090f0:	4a07      	ldr	r2, [pc, #28]	; (8009110 <STC_ExecRamp+0x8c>)
      pHandle->TargetFinal = hTargetFinal;
 80090f2:	8065      	strh	r5, [r4, #2]
      wAux = ( uint32_t )hDurationms * ( uint32_t )pHandle->STCFrequencyHz;
 80090f4:	fb07 f303 	mul.w	r3, r7, r3
      wAux /= 1000u;
 80090f8:	fba2 2303 	umull	r2, r3, r2, r3
 80090fc:	099b      	lsrs	r3, r3, #6
      pHandle->RampRemainingStep++;
 80090fe:	3301      	adds	r3, #1
      wAux1 = ( ( int32_t )hTargetFinal - ( int32_t )hCurrentReference ) * 65536;
 8009100:	1a2d      	subs	r5, r5, r0
 8009102:	042d      	lsls	r5, r5, #16
      pHandle->RampRemainingStep++;
 8009104:	60e3      	str	r3, [r4, #12]
      wAux1 /= ( int32_t )pHandle->RampRemainingStep;
 8009106:	fb95 f5f3 	sdiv	r5, r5, r3
      pHandle->IncDecAmount = wAux1;
 800910a:	2001      	movs	r0, #1
 800910c:	61a5      	str	r5, [r4, #24]
}
 800910e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009110:	10624dd3 	.word	0x10624dd3

08009114 <STC_StopRamp>:
  * @retval none
  */
__weak void STC_StopRamp( SpeednTorqCtrl_Handle_t * pHandle )
{

  pHandle->RampRemainingStep = 0u;
 8009114:	2300      	movs	r3, #0
 8009116:	60c3      	str	r3, [r0, #12]
  pHandle->IncDecAmount = 0;
 8009118:	6183      	str	r3, [r0, #24]
}
 800911a:	4770      	bx	lr

0800911c <STC_CalcTorqueReference>:
  *         To convert current expressed in Amps to current expressed in digit
  *         is possible to use the formula:
  *         Current(digit) = [Current(Amp) * 65536 * Rshunt * Aop]  /  Vdd micro
  */
__weak int16_t STC_CalcTorqueReference( SpeednTorqCtrl_Handle_t * pHandle )
{
 800911c:	b570      	push	{r4, r5, r6, lr}
  int16_t hTargetSpeed;
  int16_t hError;

  if ( pHandle->Mode == STC_TORQUE_MODE )
  {
    wCurrentReference = pHandle->TorqueRef;
 800911e:	e9d0 6101 	ldrd	r6, r1, [r0, #4]
  if ( pHandle->Mode == STC_TORQUE_MODE )
 8009122:	7802      	ldrb	r2, [r0, #0]
    wCurrentReference = pHandle->SpeedRefUnitExt;
  }

  /* Update the speed reference or the torque reference according to the mode
     and terminates the ramp if needed. */
  if ( pHandle->RampRemainingStep > 1u )
 8009124:	68c3      	ldr	r3, [r0, #12]
    wCurrentReference = pHandle->TorqueRef;
 8009126:	2a00      	cmp	r2, #0
 8009128:	bf08      	it	eq
 800912a:	460e      	moveq	r6, r1
  if ( pHandle->RampRemainingStep > 1u )
 800912c:	2b01      	cmp	r3, #1
{
 800912e:	4604      	mov	r4, r0
  if ( pHandle->RampRemainingStep > 1u )
 8009130:	d90c      	bls.n	800914c <STC_CalcTorqueReference+0x30>
  {
    /* Increment/decrement the reference value. */
    wCurrentReference += pHandle->IncDecAmount;
 8009132:	6981      	ldr	r1, [r0, #24]
 8009134:	440e      	add	r6, r1

    /* Decrement the number of remaining steps */
    pHandle->RampRemainingStep--;
 8009136:	3b01      	subs	r3, #1
 8009138:	2e00      	cmp	r6, #0
 800913a:	60c3      	str	r3, [r0, #12]
 800913c:	4630      	mov	r0, r6
 800913e:	db09      	blt.n	8009154 <STC_CalcTorqueReference+0x38>
 8009140:	1405      	asrs	r5, r0, #16
  else
  {
    /* Do nothing. */
  }

  if ( pHandle->Mode == STC_SPEED_MODE )
 8009142:	2a01      	cmp	r2, #1
 8009144:	d00a      	beq.n	800915c <STC_CalcTorqueReference+0x40>
    pHandle->SpeedRefUnitExt = wCurrentReference;
    pHandle->TorqueRef = ( int32_t )hTorqueReference * 65536;
  }
  else
  {
    pHandle->TorqueRef = wCurrentReference;
 8009146:	60a6      	str	r6, [r4, #8]
    hTorqueReference = ( int16_t )( wCurrentReference / 65536 );
 8009148:	b228      	sxth	r0, r5
  }

  return hTorqueReference;
}
 800914a:	bd70      	pop	{r4, r5, r6, pc}
  else if ( pHandle->RampRemainingStep == 1u )
 800914c:	d012      	beq.n	8009174 <STC_CalcTorqueReference+0x58>
 800914e:	2e00      	cmp	r6, #0
 8009150:	4630      	mov	r0, r6
 8009152:	daf5      	bge.n	8009140 <STC_CalcTorqueReference+0x24>
 8009154:	f506 407f 	add.w	r0, r6, #65280	; 0xff00
 8009158:	30ff      	adds	r0, #255	; 0xff
 800915a:	e7f1      	b.n	8009140 <STC_CalcTorqueReference+0x24>
    hMeasuredSpeed = SPD_GetAvrgMecSpeedUnit( pHandle->SPD );
 800915c:	6960      	ldr	r0, [r4, #20]
 800915e:	f7ff ff1f 	bl	8008fa0 <SPD_GetAvrgMecSpeedUnit>
    hError = hTargetSpeed - hMeasuredSpeed;
 8009162:	1a28      	subs	r0, r5, r0
    hTorqueReference = PI_Controller( pHandle->PISpeed, ( int32_t )hError );
 8009164:	b201      	sxth	r1, r0
 8009166:	6920      	ldr	r0, [r4, #16]
 8009168:	f7fe fe6e 	bl	8007e48 <PI_Controller>
    pHandle->TorqueRef = ( int32_t )hTorqueReference * 65536;
 800916c:	0403      	lsls	r3, r0, #16
 800916e:	e9c4 6301 	strd	r6, r3, [r4, #4]
}
 8009172:	bd70      	pop	{r4, r5, r6, pc}
    wCurrentReference = ( int32_t )pHandle->TargetFinal * 65536;
 8009174:	f9b0 5002 	ldrsh.w	r5, [r0, #2]
    pHandle->RampRemainingStep = 0u;
 8009178:	2300      	movs	r3, #0
    wCurrentReference = ( int32_t )pHandle->TargetFinal * 65536;
 800917a:	042e      	lsls	r6, r5, #16
    pHandle->RampRemainingStep = 0u;
 800917c:	60c3      	str	r3, [r0, #12]
 800917e:	e7e0      	b.n	8009142 <STC_CalcTorqueReference+0x26>

08009180 <STC_GetMecSpeedRefUnitDefault>:
  *         expressed in tenths of HZ.
  */
__weak int16_t STC_GetMecSpeedRefUnitDefault( SpeednTorqCtrl_Handle_t * pHandle )
{
  return pHandle->MecSpeedRefUnitDefault;
}
 8009180:	f9b0 002c 	ldrsh.w	r0, [r0, #44]	; 0x2c
 8009184:	4770      	bx	lr
 8009186:	bf00      	nop

08009188 <STC_GetDefaultIqdref>:
  * @retval default values of Iqdref.
  */
__weak qd_t STC_GetDefaultIqdref( SpeednTorqCtrl_Handle_t * pHandle )
{
  qd_t IqdRefDefault;
  IqdRefDefault.q = pHandle->TorqueRefDefault;
 8009188:	f8d0 302e 	ldr.w	r3, [r0, #46]	; 0x2e
  IqdRefDefault.d = pHandle->IdrefDefault;
  return IqdRefDefault;
 800918c:	2200      	movs	r2, #0
 800918e:	b299      	uxth	r1, r3
 8009190:	f361 020f 	bfi	r2, r1, #0, #16
 8009194:	0c1b      	lsrs	r3, r3, #16
 8009196:	f363 421f 	bfi	r2, r3, #16, #16
{
 800919a:	b082      	sub	sp, #8
}
 800919c:	4610      	mov	r0, r2
 800919e:	b002      	add	sp, #8
 80091a0:	4770      	bx	lr
 80091a2:	bf00      	nop

080091a4 <STC_ForceSpeedReferenceToCurrentSpeed>:
  *         at the START_RUN state to initialize the speed reference.
  * @param  pHandle: handler of the current instance of the SpeednTorqCtrl component
  * @retval none
  */
__weak void STC_ForceSpeedReferenceToCurrentSpeed( SpeednTorqCtrl_Handle_t * pHandle )
{
 80091a4:	b510      	push	{r4, lr}
 80091a6:	4604      	mov	r4, r0
  pHandle->SpeedRefUnitExt = ( int32_t )SPD_GetAvrgMecSpeedUnit( pHandle->SPD ) * ( int32_t )65536;
 80091a8:	6940      	ldr	r0, [r0, #20]
 80091aa:	f7ff fef9 	bl	8008fa0 <SPD_GetAvrgMecSpeedUnit>
 80091ae:	0400      	lsls	r0, r0, #16
 80091b0:	6060      	str	r0, [r4, #4]
}
 80091b2:	bd10      	pop	{r4, pc}

080091b4 <STM_Init>:
  * @retval none.
  */
__weak void STM_Init( STM_Handle_t * pHandle )
{

  pHandle->bState = IDLE;
 80091b4:	2300      	movs	r3, #0
 80091b6:	7003      	strb	r3, [r0, #0]
  pHandle->hFaultNow = MC_NO_FAULTS;
 80091b8:	f8c0 3002 	str.w	r3, [r0, #2]
  pHandle->hFaultOccurred = MC_NO_FAULTS;
}
 80091bc:	4770      	bx	lr
 80091be:	bf00      	nop

080091c0 <STM_FaultProcessing>:
  * @param hResetErrors Bit field reporting faults to be cleared
  * @retval State_t New state machine state after fault processing
  */
__weak State_t STM_FaultProcessing( STM_Handle_t * pHandle, uint16_t hSetErrors, uint16_t
                             hResetErrors )
{
 80091c0:	b430      	push	{r4, r5}
  State_t LocalState =  pHandle->bState;

  /* Set current errors */
  pHandle->hFaultNow = ( pHandle->hFaultNow | hSetErrors ) & ( ~hResetErrors );
 80091c2:	8843      	ldrh	r3, [r0, #2]
  pHandle->hFaultOccurred |= hSetErrors;
 80091c4:	8885      	ldrh	r5, [r0, #4]
  State_t LocalState =  pHandle->bState;
 80091c6:	7804      	ldrb	r4, [r0, #0]
  pHandle->hFaultNow = ( pHandle->hFaultNow | hSetErrors ) & ( ~hResetErrors );
 80091c8:	430b      	orrs	r3, r1
 80091ca:	ea23 0202 	bic.w	r2, r3, r2
 80091ce:	b292      	uxth	r2, r2
  pHandle->hFaultOccurred |= hSetErrors;
 80091d0:	4329      	orrs	r1, r5

  if ( LocalState == FAULT_NOW )
 80091d2:	2c0a      	cmp	r4, #10
  pHandle->hFaultNow = ( pHandle->hFaultNow | hSetErrors ) & ( ~hResetErrors );
 80091d4:	8042      	strh	r2, [r0, #2]
  pHandle->hFaultOccurred |= hSetErrors;
 80091d6:	8081      	strh	r1, [r0, #4]
  if ( LocalState == FAULT_NOW )
 80091d8:	d008      	beq.n	80091ec <STM_FaultProcessing+0x2c>
      LocalState = FAULT_OVER;
    }
  }
  else
  {
    if ( pHandle->hFaultNow != MC_NO_FAULTS )
 80091da:	b912      	cbnz	r2, 80091e2 <STM_FaultProcessing+0x22>
      LocalState = FAULT_NOW;
    }
  }

  return ( LocalState );
}
 80091dc:	4620      	mov	r0, r4
 80091de:	bc30      	pop	{r4, r5}
 80091e0:	4770      	bx	lr
      pHandle->bState = FAULT_NOW;
 80091e2:	240a      	movs	r4, #10
 80091e4:	7004      	strb	r4, [r0, #0]
}
 80091e6:	4620      	mov	r0, r4
 80091e8:	bc30      	pop	{r4, r5}
 80091ea:	4770      	bx	lr
    if ( pHandle->hFaultNow == MC_NO_FAULTS )
 80091ec:	2a00      	cmp	r2, #0
 80091ee:	d1f5      	bne.n	80091dc <STM_FaultProcessing+0x1c>
      pHandle->bState = FAULT_OVER;
 80091f0:	240b      	movs	r4, #11
 80091f2:	7004      	strb	r4, [r0, #0]
}
 80091f4:	4620      	mov	r0, r4
 80091f6:	bc30      	pop	{r4, r5}
 80091f8:	4770      	bx	lr
 80091fa:	bf00      	nop

080091fc <STM_NextState>:
{
 80091fc:	b508      	push	{r3, lr}
 80091fe:	7803      	ldrb	r3, [r0, #0]
 8009200:	2b14      	cmp	r3, #20
 8009202:	d810      	bhi.n	8009226 <STM_NextState+0x2a>
 8009204:	e8df f003 	tbb	[pc, r3]
 8009208:	240d545e 	.word	0x240d545e
 800920c:	390d352e 	.word	0x390d352e
 8009210:	0f0f3f3c 	.word	0x0f0f3f3c
 8009214:	47650b44 	.word	0x47650b44
 8009218:	504d1b4a 	.word	0x504d1b4a
 800921c:	5b          	.byte	0x5b
 800921d:	00          	.byte	0x00
      if ( ( bState == ALIGN_OFFSET_CALIB ) || ( bState == ANY_STOP ) )
 800921e:	290e      	cmp	r1, #14
 8009220:	d013      	beq.n	800924a <STM_NextState+0x4e>
      if ( bState == ANY_STOP )
 8009222:	2907      	cmp	r1, #7
 8009224:	d011      	beq.n	800924a <STM_NextState+0x4e>
 8009226:	f001 03fd 	and.w	r3, r1, #253	; 0xfd
    if ( !( ( bState == IDLE_START ) || ( bState == IDLE_ALIGNMENT )
 800922a:	2b01      	cmp	r3, #1
 800922c:	d018      	beq.n	8009260 <STM_NextState+0x64>
 800922e:	2907      	cmp	r1, #7
 8009230:	d016      	beq.n	8009260 <STM_NextState+0x64>
      STM_FaultProcessing( pHandle, MC_SW_ERROR, 0u );
 8009232:	2200      	movs	r2, #0
 8009234:	2180      	movs	r1, #128	; 0x80
 8009236:	f7ff ffc3 	bl	80091c0 <STM_FaultProcessing>
 800923a:	2000      	movs	r0, #0
}
 800923c:	bd08      	pop	{r3, pc}
      if ( ( bState == CLEAR ) || ( bState == ANY_STOP ) || ( bState == WAIT_STOP_MOTOR ) )
 800923e:	2914      	cmp	r1, #20
 8009240:	d8f1      	bhi.n	8009226 <STM_NextState+0x2a>
 8009242:	4b26      	ldr	r3, [pc, #152]	; (80092dc <STM_NextState+0xe0>)
 8009244:	40cb      	lsrs	r3, r1
 8009246:	07db      	lsls	r3, r3, #31
 8009248:	d5ed      	bpl.n	8009226 <STM_NextState+0x2a>
    pHandle->bState = bNewState;
 800924a:	7001      	strb	r1, [r0, #0]
 800924c:	2001      	movs	r0, #1
}
 800924e:	bd08      	pop	{r3, pc}
           ( bState == OFFSET_CALIB ) || ( bState == IDLE_ALIGNMENT ) )
 8009250:	2911      	cmp	r1, #17
 8009252:	d8ee      	bhi.n	8009232 <STM_NextState+0x36>
 8009254:	4b22      	ldr	r3, [pc, #136]	; (80092e0 <STM_NextState+0xe4>)
 8009256:	40cb      	lsrs	r3, r1
 8009258:	07da      	lsls	r2, r3, #31
 800925a:	d4f6      	bmi.n	800924a <STM_NextState+0x4e>
    if ( !( ( bState == IDLE_START ) || ( bState == IDLE_ALIGNMENT )
 800925c:	2903      	cmp	r1, #3
 800925e:	d1e8      	bne.n	8009232 <STM_NextState+0x36>
 8009260:	2000      	movs	r0, #0
}
 8009262:	bd08      	pop	{r3, pc}
      if ( ( bState == SWITCH_OVER ) || ( bState == ANY_STOP ) || (bState == START_RUN) )
 8009264:	2913      	cmp	r1, #19
 8009266:	d0f0      	beq.n	800924a <STM_NextState+0x4e>
 8009268:	f001 03fd 	and.w	r3, r1, #253	; 0xfd
 800926c:	2b05      	cmp	r3, #5
 800926e:	d1dc      	bne.n	800922a <STM_NextState+0x2e>
 8009270:	e7eb      	b.n	800924a <STM_NextState+0x4e>
      if ( ( bState == RUN ) || ( bState == ANY_STOP ) )
 8009272:	1f8b      	subs	r3, r1, #6
 8009274:	2b01      	cmp	r3, #1
 8009276:	d8d6      	bhi.n	8009226 <STM_NextState+0x2a>
 8009278:	e7e7      	b.n	800924a <STM_NextState+0x4e>
      if ( bState == STOP )
 800927a:	2908      	cmp	r1, #8
 800927c:	d1d3      	bne.n	8009226 <STM_NextState+0x2a>
 800927e:	e7e4      	b.n	800924a <STM_NextState+0x4e>
      if ( bState == STOP_IDLE )
 8009280:	2909      	cmp	r1, #9
 8009282:	d1d0      	bne.n	8009226 <STM_NextState+0x2a>
 8009284:	e7e1      	b.n	800924a <STM_NextState+0x4e>
      if ( ( bState == IDLE ) || ( bState == ICLWAIT ) )
 8009286:	2900      	cmp	r1, #0
 8009288:	d0df      	beq.n	800924a <STM_NextState+0x4e>
 800928a:	290c      	cmp	r1, #12
 800928c:	d1cb      	bne.n	8009226 <STM_NextState+0x2a>
 800928e:	e7dc      	b.n	800924a <STM_NextState+0x4e>
      if ( bState == IDLE )
 8009290:	2900      	cmp	r1, #0
 8009292:	d0da      	beq.n	800924a <STM_NextState+0x4e>
 8009294:	e7c7      	b.n	8009226 <STM_NextState+0x2a>
      if ( ( bState == ALIGNMENT ) || ( bState == ANY_STOP ) )
 8009296:	2902      	cmp	r1, #2
 8009298:	d1c3      	bne.n	8009222 <STM_NextState+0x26>
 800929a:	e7d6      	b.n	800924a <STM_NextState+0x4e>
      if ( ( bState == OFFSET_CALIB ) || ( bState == ANY_STOP ) )
 800929c:	2911      	cmp	r1, #17
 800929e:	d1c0      	bne.n	8009222 <STM_NextState+0x26>
 80092a0:	e7d3      	b.n	800924a <STM_NextState+0x4e>
      if ( ( bState == START ) || ( bState == ANY_STOP ) )
 80092a2:	2904      	cmp	r1, #4
 80092a4:	d1bd      	bne.n	8009222 <STM_NextState+0x26>
 80092a6:	e7d0      	b.n	800924a <STM_NextState+0x4e>
      if ( ( bState == START ) || ( bState == ANY_STOP ) || (bState == START_RUN) )
 80092a8:	1f0b      	subs	r3, r1, #4
 80092aa:	2b01      	cmp	r3, #1
 80092ac:	d8b9      	bhi.n	8009222 <STM_NextState+0x26>
 80092ae:	e7cc      	b.n	800924a <STM_NextState+0x4e>
      if ( ( bState == ANY_STOP ) || ( bState == ALIGN_CHARGE_BOOT_CAP )
 80092b0:	2907      	cmp	r1, #7
 80092b2:	d0ca      	beq.n	800924a <STM_NextState+0x4e>
 80092b4:	f1a1 030d 	sub.w	r3, r1, #13
 80092b8:	2b01      	cmp	r3, #1
 80092ba:	d8b4      	bhi.n	8009226 <STM_NextState+0x2a>
 80092bc:	e7c5      	b.n	800924a <STM_NextState+0x4e>
      if ( ( bState == CLEAR ) || ( bState == ANY_STOP ) )
 80092be:	2912      	cmp	r1, #18
 80092c0:	d1af      	bne.n	8009222 <STM_NextState+0x26>
 80092c2:	e7c2      	b.n	800924a <STM_NextState+0x4e>
      if ( ( bState == IDLE_START ) || ( bState == IDLE_ALIGNMENT )
 80092c4:	f001 03fd 	and.w	r3, r1, #253	; 0xfd
 80092c8:	2b01      	cmp	r3, #1
 80092ca:	d0be      	beq.n	800924a <STM_NextState+0x4e>
           || ( bState == ICLWAIT ) )
 80092cc:	290c      	cmp	r1, #12
 80092ce:	d1ae      	bne.n	800922e <STM_NextState+0x32>
 80092d0:	e7bb      	b.n	800924a <STM_NextState+0x4e>
      if ( ( bState == ALIGN_CLEAR ) || ( bState == ANY_STOP ) )
 80092d2:	f001 03f7 	and.w	r3, r1, #247	; 0xf7
 80092d6:	2b07      	cmp	r3, #7
 80092d8:	d1a5      	bne.n	8009226 <STM_NextState+0x2a>
 80092da:	e7b6      	b.n	800924a <STM_NextState+0x4e>
 80092dc:	00140080 	.word	0x00140080
 80092e0:	00030092 	.word	0x00030092

080092e4 <STM_GetState>:
  * @retval State_t Current state machine state
  */
__weak State_t STM_GetState( STM_Handle_t * pHandle )
{
  return ( pHandle->bState );
}
 80092e4:	7800      	ldrb	r0, [r0, #0]
 80092e6:	4770      	bx	lr

080092e8 <STM_FaultAcknowledged>:
  */
__weak bool STM_FaultAcknowledged( STM_Handle_t * pHandle )
{
  bool bToBeReturned = false;

  if ( pHandle->bState == FAULT_OVER )
 80092e8:	7803      	ldrb	r3, [r0, #0]
 80092ea:	2b0b      	cmp	r3, #11
 80092ec:	d001      	beq.n	80092f2 <STM_FaultAcknowledged+0xa>
  bool bToBeReturned = false;
 80092ee:	2000      	movs	r0, #0
    pHandle->hFaultOccurred = MC_NO_FAULTS;
    bToBeReturned = true;
  }

  return ( bToBeReturned );
}
 80092f0:	4770      	bx	lr
    pHandle->bState = STOP_IDLE;
 80092f2:	2209      	movs	r2, #9
    pHandle->hFaultOccurred = MC_NO_FAULTS;
 80092f4:	2300      	movs	r3, #0
    pHandle->bState = STOP_IDLE;
 80092f6:	7002      	strb	r2, [r0, #0]
    pHandle->hFaultOccurred = MC_NO_FAULTS;
 80092f8:	8083      	strh	r3, [r0, #4]
    bToBeReturned = true;
 80092fa:	2001      	movs	r0, #1
 80092fc:	4770      	bx	lr
 80092fe:	bf00      	nop

08009300 <STM_GetFaultState>:
  */
__weak uint32_t STM_GetFaultState( STM_Handle_t * pHandle )
{
  uint32_t LocalFaultState;

  LocalFaultState = ( uint32_t )( pHandle->hFaultOccurred );
 8009300:	8883      	ldrh	r3, [r0, #4]
  LocalFaultState |= ( uint32_t )( pHandle->hFaultNow ) << 16;
 8009302:	8840      	ldrh	r0, [r0, #2]

  return LocalFaultState;
}
 8009304:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8009308:	4770      	bx	lr
 800930a:	bf00      	nop

0800930c <STSPIN32G4_init>:
extern I2C_HandleTypeDef hi2c3;

void SystemClock_Config(void);

HAL_StatusTypeDef STSPIN32G4_init(STSPIN32G4_HandleTypeDef* hdl)
{
 800930c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800930e:	b089      	sub	sp, #36	; 0x24
  HAL_StatusTypeDef status = HAL_OK;
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009310:	2400      	movs	r4, #0
 8009312:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8009316:	e9cd 4404 	strd	r4, r4, [sp, #16]
 800931a:	9406      	str	r4, [sp, #24]
  
  if(hdl == NULL)
 800931c:	2800      	cmp	r0, #0
 800931e:	d034      	beq.n	800938a <STSPIN32G4_init+0x7e>
    return HAL_ERROR;
  
  hdl->i2cHdl = &hi2c3;

  __HAL_RCC_GPIOE_CLK_ENABLE();
 8009320:	4b1b      	ldr	r3, [pc, #108]	; (8009390 <STSPIN32G4_init+0x84>)
  hdl->i2cHdl = &hi2c3;
 8009322:	491c      	ldr	r1, [pc, #112]	; (8009394 <STSPIN32G4_init+0x88>)
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8009324:	6cda      	ldr	r2, [r3, #76]	; 0x4c
  hdl->i2cHdl = &hi2c3;
 8009326:	6001      	str	r1, [r0, #0]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8009328:	f042 0210 	orr.w	r2, r2, #16
 800932c:	64da      	str	r2, [r3, #76]	; 0x4c
 800932e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c

  HAL_GPIO_WritePin(GD_WAKE_GPIO_Port, GD_WAKE_Pin, GPIO_PIN_SET);
 8009330:	4819      	ldr	r0, [pc, #100]	; (8009398 <STSPIN32G4_init+0x8c>)
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8009332:	f003 0310 	and.w	r3, r3, #16
 8009336:	9301      	str	r3, [sp, #4]
  HAL_GPIO_WritePin(GD_WAKE_GPIO_Port, GD_WAKE_Pin, GPIO_PIN_SET);
 8009338:	2201      	movs	r2, #1
 800933a:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800933c:	9b01      	ldr	r3, [sp, #4]

  GPIO_InitStruct.Pin = GD_WAKE_Pin;
 800933e:	2680      	movs	r6, #128	; 0x80
  HAL_GPIO_WritePin(GD_WAKE_GPIO_Port, GD_WAKE_Pin, GPIO_PIN_SET);
 8009340:	f7fc f94c 	bl	80055dc <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GD_WAKE_Pin;
 8009344:	2701      	movs	r7, #1
 8009346:	2200      	movs	r2, #0
 8009348:	2300      	movs	r3, #0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GD_WAKE_GPIO_Port, &GPIO_InitStruct);
 800934a:	a902      	add	r1, sp, #8
 800934c:	4812      	ldr	r0, [pc, #72]	; (8009398 <STSPIN32G4_init+0x8c>)
  GPIO_InitStruct.Pin = GD_WAKE_Pin;
 800934e:	e9cd 2304 	strd	r2, r3, [sp, #16]

  GPIO_InitStruct.Pin = GD_NFAULT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8009352:	2501      	movs	r5, #1
  GPIO_InitStruct.Pin = GD_WAKE_Pin;
 8009354:	e9cd 6702 	strd	r6, r7, [sp, #8]
  HAL_GPIO_Init(GD_WAKE_GPIO_Port, &GPIO_InitStruct);
 8009358:	f7fc f84c 	bl	80053f4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GD_NFAULT_Pin;
 800935c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8009360:	2300      	movs	r3, #0
  HAL_GPIO_Init(GD_NFAULT_GPIO_Port, &GPIO_InitStruct);
 8009362:	a902      	add	r1, sp, #8
 8009364:	480c      	ldr	r0, [pc, #48]	; (8009398 <STSPIN32G4_init+0x8c>)
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8009366:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Pin = GD_NFAULT_Pin;
 8009368:	e9cd 2302 	strd	r2, r3, [sp, #8]
  HAL_GPIO_Init(GD_NFAULT_GPIO_Port, &GPIO_InitStruct);
 800936c:	f7fc f842 	bl	80053f4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GD_READY_Pin;
 8009370:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8009374:	2300      	movs	r3, #0
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  HAL_GPIO_Init(GD_NFAULT_GPIO_Port, &GPIO_InitStruct);
 8009376:	4808      	ldr	r0, [pc, #32]	; (8009398 <STSPIN32G4_init+0x8c>)
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8009378:	9504      	str	r5, [sp, #16]
  HAL_GPIO_Init(GD_NFAULT_GPIO_Port, &GPIO_InitStruct);
 800937a:	a902      	add	r1, sp, #8
  GPIO_InitStruct.Pin = GD_READY_Pin;
 800937c:	e9cd 2302 	strd	r2, r3, [sp, #8]
  HAL_GPIO_Init(GD_NFAULT_GPIO_Port, &GPIO_InitStruct);
 8009380:	f7fc f838 	bl	80053f4 <HAL_GPIO_Init>

  if(status != HAL_OK)
    return status;
  
  return status;
 8009384:	4620      	mov	r0, r4
}
 8009386:	b009      	add	sp, #36	; 0x24
 8009388:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_ERROR;
 800938a:	2001      	movs	r0, #1
}
 800938c:	b009      	add	sp, #36	; 0x24
 800938e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009390:	40021000 	.word	0x40021000
 8009394:	200006dc 	.word	0x200006dc
 8009398:	48001000 	.word	0x48001000

0800939c <STSPIN32G4_setVCC>:
  
  return status;
}

HAL_StatusTypeDef STSPIN32G4_setVCC(STSPIN32G4_HandleTypeDef* hdl, STSPIN32G4_confVCC vcc)
{
 800939c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80093a0:	b088      	sub	sp, #32
  HAL_StatusTypeDef status;
  uint8_t i2cReg = 0;
 80093a2:	2300      	movs	r3, #0
{
 80093a4:	9105      	str	r1, [sp, #20]
  uint8_t i2cReg = 0;
 80093a6:	f88d 301b 	strb.w	r3, [sp, #27]
  
  if(hdl == NULL)
 80093aa:	2800      	cmp	r0, #0
 80093ac:	d04d      	beq.n	800944a <STSPIN32G4_setVCC+0xae>
  status = HAL_I2C_Mem_Read(hdl->i2cHdl, STSPIN32G4_I2C_ADDR, (uint16_t) regAddr, 1, value, 1, STSPIN32G4_I2C_TIMEOUT);
 80093ae:	2501      	movs	r5, #1
 80093b0:	f04f 0864 	mov.w	r8, #100	; 0x64
 80093b4:	e9cd 5801 	strd	r5, r8, [sp, #4]
 80093b8:	f10d 071b 	add.w	r7, sp, #27
 80093bc:	9700      	str	r7, [sp, #0]
 80093be:	4604      	mov	r4, r0
 80093c0:	462b      	mov	r3, r5
 80093c2:	6800      	ldr	r0, [r0, #0]
 80093c4:	462a      	mov	r2, r5
 80093c6:	218e      	movs	r1, #142	; 0x8e
 80093c8:	f7fc fb3a 	bl	8005a40 <HAL_I2C_Mem_Read>
  status = HAL_I2C_Mem_Write(hdl->i2cHdl, STSPIN32G4_I2C_ADDR, (uint16_t) regAddr, 1, &value, 1, STSPIN32G4_I2C_TIMEOUT);
 80093cc:	ae07      	add	r6, sp, #28
    return HAL_ERROR;
  
  status = STSPIN32G4_readReg(hdl, STSPIN32G4_I2C_POWMNG, &i2cReg);
  
  if(status == HAL_OK)
 80093ce:	b1a8      	cbz	r0, 80093fc <STSPIN32G4_setVCC+0x60>
  status = HAL_I2C_Mem_Write(hdl->i2cHdl, STSPIN32G4_I2C_ADDR, (uint16_t) regAddr, 1, &value, 1, STSPIN32G4_I2C_TIMEOUT);
 80093d0:	2701      	movs	r7, #1
 80093d2:	f04f 0864 	mov.w	r8, #100	; 0x64
 80093d6:	e88d 01c0 	stmia.w	sp, {r6, r7, r8}
 80093da:	25dd      	movs	r5, #221	; 0xdd
 80093dc:	6820      	ldr	r0, [r4, #0]
 80093de:	f88d 501c 	strb.w	r5, [sp, #28]
 80093e2:	463b      	mov	r3, r7
 80093e4:	220b      	movs	r2, #11
 80093e6:	218e      	movs	r1, #142	; 0x8e
 80093e8:	f7fc f9fc 	bl	80057e4 <HAL_I2C_Mem_Write>
  if(status == HAL_OK)
 80093ec:	4605      	mov	r5, r0
 80093ee:	2800      	cmp	r0, #0
 80093f0:	f000 80d3 	beq.w	800959a <STSPIN32G4_setVCC+0x1fe>
  }
  else
  {
    return STSPIN32G4_lockReg(hdl);
  }
}
 80093f4:	4628      	mov	r0, r5
 80093f6:	b008      	add	sp, #32
 80093f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  status = HAL_I2C_Mem_Write(hdl->i2cHdl, STSPIN32G4_I2C_ADDR, (uint16_t) regAddr, 1, &value, 1, STSPIN32G4_I2C_TIMEOUT);
 80093fc:	e9cd 5801 	strd	r5, r8, [sp, #4]
 8009400:	9600      	str	r6, [sp, #0]
 8009402:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
 8009406:	6820      	ldr	r0, [r4, #0]
 8009408:	f88d c01c 	strb.w	ip, [sp, #28]
 800940c:	462b      	mov	r3, r5
 800940e:	220b      	movs	r2, #11
 8009410:	218e      	movs	r1, #142	; 0x8e
 8009412:	f7fc f9e7 	bl	80057e4 <HAL_I2C_Mem_Write>
  if(status == HAL_OK)
 8009416:	2800      	cmp	r0, #0
 8009418:	d1da      	bne.n	80093d0 <STSPIN32G4_setVCC+0x34>
  status = HAL_I2C_Mem_Read(hdl->i2cHdl, STSPIN32G4_I2C_ADDR, (uint16_t) regAddr, 1, value, 1, STSPIN32G4_I2C_TIMEOUT);
 800941a:	e9cd 5801 	strd	r5, r8, [sp, #4]
 800941e:	9600      	str	r6, [sp, #0]
 8009420:	6820      	ldr	r0, [r4, #0]
 8009422:	462b      	mov	r3, r5
 8009424:	2280      	movs	r2, #128	; 0x80
 8009426:	218e      	movs	r1, #142	; 0x8e
 8009428:	f7fc fb0a 	bl	8005a40 <HAL_I2C_Mem_Read>
  if(status == HAL_OK)
 800942c:	2800      	cmp	r0, #0
 800942e:	d1cf      	bne.n	80093d0 <STSPIN32G4_setVCC+0x34>
    if(statusReg.lock == 1)
 8009430:	f99d 301c 	ldrsb.w	r3, [sp, #28]
 8009434:	2b00      	cmp	r3, #0
 8009436:	dbcb      	blt.n	80093d0 <STSPIN32G4_setVCC+0x34>
    switch(vcc.voltage)
 8009438:	f89d 3014 	ldrb.w	r3, [sp, #20]
 800943c:	2b04      	cmp	r3, #4
 800943e:	d8c7      	bhi.n	80093d0 <STSPIN32G4_setVCC+0x34>
 8009440:	e8df f003 	tbb	[pc, r3]
 8009444:	8b949da4 	.word	0x8b949da4
 8009448:	08          	.byte	0x08
 8009449:	00          	.byte	0x00
    return HAL_ERROR;
 800944a:	2501      	movs	r5, #1
}
 800944c:	4628      	mov	r0, r5
 800944e:	b008      	add	sp, #32
 8009450:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      i2cReg &= ~STSPIN32G4_I2C_VCC_DIS;
 8009454:	f89d 501b 	ldrb.w	r5, [sp, #27]
 8009458:	f025 0520 	bic.w	r5, r5, #32
      i2cReg |= STSPIN32G4_I2C_VCC_VAL_3;
 800945c:	f045 0503 	orr.w	r5, r5, #3
 8009460:	f88d 501b 	strb.w	r5, [sp, #27]
  status = HAL_I2C_Mem_Write(hdl->i2cHdl, STSPIN32G4_I2C_ADDR, (uint16_t) regAddr, 1, &value, 1, STSPIN32G4_I2C_TIMEOUT);
 8009464:	2301      	movs	r3, #1
 8009466:	f04f 0864 	mov.w	r8, #100	; 0x64
 800946a:	e9cd 3801 	strd	r3, r8, [sp, #4]
 800946e:	9600      	str	r6, [sp, #0]
 8009470:	6820      	ldr	r0, [r4, #0]
 8009472:	f88d 501c 	strb.w	r5, [sp, #28]
 8009476:	461a      	mov	r2, r3
 8009478:	218e      	movs	r1, #142	; 0x8e
 800947a:	f7fc f9b3 	bl	80057e4 <HAL_I2C_Mem_Write>
  if(status == HAL_OK)
 800947e:	2800      	cmp	r0, #0
 8009480:	d1a6      	bne.n	80093d0 <STSPIN32G4_setVCC+0x34>
  status = HAL_I2C_Mem_Read(hdl->i2cHdl, STSPIN32G4_I2C_ADDR, (uint16_t) regAddr, 1, value, 1, STSPIN32G4_I2C_TIMEOUT);
 8009482:	2301      	movs	r3, #1
 8009484:	e9cd 7300 	strd	r7, r3, [sp]
 8009488:	f8cd 8008 	str.w	r8, [sp, #8]
 800948c:	6820      	ldr	r0, [r4, #0]
 800948e:	2208      	movs	r2, #8
 8009490:	218e      	movs	r1, #142	; 0x8e
 8009492:	f7fc fad5 	bl	8005a40 <HAL_I2C_Mem_Read>
  if(status == HAL_OK) // configuration of nFAULT pin
 8009496:	2800      	cmp	r0, #0
 8009498:	d19a      	bne.n	80093d0 <STSPIN32G4_setVCC+0x34>
    if(vcc.useNFAULT)
 800949a:	f89d 3015 	ldrb.w	r3, [sp, #21]
      i2cReg |= STSPIN32G4_I2C_VCC_UVLO_FLT;
 800949e:	f89d c01b 	ldrb.w	ip, [sp, #27]
    if(vcc.useNFAULT)
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	f000 8092 	beq.w	80095cc <STSPIN32G4_setVCC+0x230>
      i2cReg |= STSPIN32G4_I2C_VCC_UVLO_FLT;
 80094a8:	f04c 0c01 	orr.w	ip, ip, #1
  status = HAL_I2C_Mem_Write(hdl->i2cHdl, STSPIN32G4_I2C_ADDR, (uint16_t) regAddr, 1, &value, 1, STSPIN32G4_I2C_TIMEOUT);
 80094ac:	2501      	movs	r5, #1
 80094ae:	f04f 0864 	mov.w	r8, #100	; 0x64
 80094b2:	e9cd 5801 	strd	r5, r8, [sp, #4]
 80094b6:	9600      	str	r6, [sp, #0]
 80094b8:	6820      	ldr	r0, [r4, #0]
 80094ba:	f88d c01b 	strb.w	ip, [sp, #27]
 80094be:	462b      	mov	r3, r5
 80094c0:	2208      	movs	r2, #8
 80094c2:	218e      	movs	r1, #142	; 0x8e
 80094c4:	f88d c01c 	strb.w	ip, [sp, #28]
 80094c8:	f7fc f98c 	bl	80057e4 <HAL_I2C_Mem_Write>
  if(status == HAL_OK)
 80094cc:	2800      	cmp	r0, #0
 80094ce:	f47f af7f 	bne.w	80093d0 <STSPIN32G4_setVCC+0x34>
  status = HAL_I2C_Mem_Read(hdl->i2cHdl, STSPIN32G4_I2C_ADDR, (uint16_t) regAddr, 1, value, 1, STSPIN32G4_I2C_TIMEOUT);
 80094d2:	e9cd 5801 	strd	r5, r8, [sp, #4]
 80094d6:	9700      	str	r7, [sp, #0]
 80094d8:	6820      	ldr	r0, [r4, #0]
 80094da:	462b      	mov	r3, r5
 80094dc:	2207      	movs	r2, #7
 80094de:	218e      	movs	r1, #142	; 0x8e
 80094e0:	f7fc faae 	bl	8005a40 <HAL_I2C_Mem_Read>
  if(status == HAL_OK) // configuration of READY pin
 80094e4:	2800      	cmp	r0, #0
 80094e6:	f47f af73 	bne.w	80093d0 <STSPIN32G4_setVCC+0x34>
    if(vcc.useREADY)
 80094ea:	f89d 3016 	ldrb.w	r3, [sp, #22]
      i2cReg |= STSPIN32G4_I2C_VCC_UVLO_RDY;
 80094ee:	f89d 501b 	ldrb.w	r5, [sp, #27]
    if(vcc.useREADY)
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d067      	beq.n	80095c6 <STSPIN32G4_setVCC+0x22a>
      i2cReg |= STSPIN32G4_I2C_VCC_UVLO_RDY;
 80094f6:	f045 0501 	orr.w	r5, r5, #1
  status = HAL_I2C_Mem_Write(hdl->i2cHdl, STSPIN32G4_I2C_ADDR, (uint16_t) regAddr, 1, &value, 1, STSPIN32G4_I2C_TIMEOUT);
 80094fa:	2701      	movs	r7, #1
 80094fc:	f04f 0864 	mov.w	r8, #100	; 0x64
 8009500:	e88d 01c0 	stmia.w	sp, {r6, r7, r8}
 8009504:	463b      	mov	r3, r7
 8009506:	6820      	ldr	r0, [r4, #0]
 8009508:	f88d 501b 	strb.w	r5, [sp, #27]
 800950c:	2207      	movs	r2, #7
 800950e:	218e      	movs	r1, #142	; 0x8e
 8009510:	f88d 501c 	strb.w	r5, [sp, #28]
 8009514:	f7fc f966 	bl	80057e4 <HAL_I2C_Mem_Write>
  if(status == HAL_OK)
 8009518:	4605      	mov	r5, r0
 800951a:	2800      	cmp	r0, #0
 800951c:	f47f af58 	bne.w	80093d0 <STSPIN32G4_setVCC+0x34>
  status = HAL_I2C_Mem_Write(hdl->i2cHdl, STSPIN32G4_I2C_ADDR, (uint16_t) regAddr, 1, &value, 1, STSPIN32G4_I2C_TIMEOUT);
 8009520:	e9cd 7801 	strd	r7, r8, [sp, #4]
 8009524:	9600      	str	r6, [sp, #0]
 8009526:	f04f 0cdd 	mov.w	ip, #221	; 0xdd
 800952a:	6820      	ldr	r0, [r4, #0]
 800952c:	f88d c01c 	strb.w	ip, [sp, #28]
 8009530:	463b      	mov	r3, r7
 8009532:	220b      	movs	r2, #11
 8009534:	218e      	movs	r1, #142	; 0x8e
 8009536:	f7fc f955 	bl	80057e4 <HAL_I2C_Mem_Write>
  if(status == HAL_OK)
 800953a:	2800      	cmp	r0, #0
 800953c:	f47f af5a 	bne.w	80093f4 <STSPIN32G4_setVCC+0x58>
  status = HAL_I2C_Mem_Read(hdl->i2cHdl, STSPIN32G4_I2C_ADDR, (uint16_t) regAddr, 1, value, 1, STSPIN32G4_I2C_TIMEOUT);
 8009540:	e9cd 7801 	strd	r7, r8, [sp, #4]
 8009544:	9600      	str	r6, [sp, #0]
 8009546:	6820      	ldr	r0, [r4, #0]
 8009548:	463b      	mov	r3, r7
 800954a:	2280      	movs	r2, #128	; 0x80
 800954c:	218e      	movs	r1, #142	; 0x8e
 800954e:	f7fc fa77 	bl	8005a40 <HAL_I2C_Mem_Read>
}
 8009552:	4628      	mov	r0, r5
 8009554:	b008      	add	sp, #32
 8009556:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      i2cReg &= ~(STSPIN32G4_I2C_VCC_DIS|STSPIN32G4_I2C_VCC_VAL_3);
 800955a:	f89d 501b 	ldrb.w	r5, [sp, #27]
 800955e:	f025 0523 	bic.w	r5, r5, #35	; 0x23
      i2cReg |= STSPIN32G4_I2C_VCC_VAL_2;
 8009562:	f045 0502 	orr.w	r5, r5, #2
 8009566:	f88d 501b 	strb.w	r5, [sp, #27]
  if(status == HAL_OK)
 800956a:	e77b      	b.n	8009464 <STSPIN32G4_setVCC+0xc8>
      i2cReg &= ~(STSPIN32G4_I2C_VCC_DIS|STSPIN32G4_I2C_VCC_VAL_3);
 800956c:	f89d 501b 	ldrb.w	r5, [sp, #27]
 8009570:	f025 0523 	bic.w	r5, r5, #35	; 0x23
      i2cReg |= STSPIN32G4_I2C_VCC_VAL_1;
 8009574:	f045 0501 	orr.w	r5, r5, #1
 8009578:	f88d 501b 	strb.w	r5, [sp, #27]
  if(status == HAL_OK)
 800957c:	e772      	b.n	8009464 <STSPIN32G4_setVCC+0xc8>
      i2cReg &= ~(STSPIN32G4_I2C_VCC_DIS|STSPIN32G4_I2C_VCC_VAL_3);
 800957e:	f89d 501b 	ldrb.w	r5, [sp, #27]
 8009582:	f005 05dc 	and.w	r5, r5, #220	; 0xdc
 8009586:	f88d 501b 	strb.w	r5, [sp, #27]
  if(status == HAL_OK)
 800958a:	e76b      	b.n	8009464 <STSPIN32G4_setVCC+0xc8>
      i2cReg |= STSPIN32G4_I2C_VCC_DIS;
 800958c:	f89d 501b 	ldrb.w	r5, [sp, #27]
 8009590:	f045 0520 	orr.w	r5, r5, #32
 8009594:	f88d 501b 	strb.w	r5, [sp, #27]
  if(status == HAL_OK)
 8009598:	e764      	b.n	8009464 <STSPIN32G4_setVCC+0xc8>
  status = HAL_I2C_Mem_Read(hdl->i2cHdl, STSPIN32G4_I2C_ADDR, (uint16_t) regAddr, 1, value, 1, STSPIN32G4_I2C_TIMEOUT);
 800959a:	e9cd 7801 	strd	r7, r8, [sp, #4]
 800959e:	9600      	str	r6, [sp, #0]
 80095a0:	6820      	ldr	r0, [r4, #0]
 80095a2:	463b      	mov	r3, r7
 80095a4:	2280      	movs	r2, #128	; 0x80
 80095a6:	218e      	movs	r1, #142	; 0x8e
 80095a8:	f7fc fa4a 	bl	8005a40 <HAL_I2C_Mem_Read>
  if(status == HAL_OK)
 80095ac:	4605      	mov	r5, r0
 80095ae:	2800      	cmp	r0, #0
 80095b0:	f47f af20 	bne.w	80093f4 <STSPIN32G4_setVCC+0x58>
    if(statusReg.lock != 1)
 80095b4:	f89d 501c 	ldrb.w	r5, [sp, #28]
 80095b8:	43ed      	mvns	r5, r5
      status = HAL_ERROR;
 80095ba:	f3c5 15c0 	ubfx	r5, r5, #7, #1
}
 80095be:	4628      	mov	r0, r5
 80095c0:	b008      	add	sp, #32
 80095c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      i2cReg &= ~STSPIN32G4_I2C_VCC_UVLO_RDY;
 80095c6:	f005 05fe 	and.w	r5, r5, #254	; 0xfe
 80095ca:	e796      	b.n	80094fa <STSPIN32G4_setVCC+0x15e>
      i2cReg &= ~STSPIN32G4_I2C_VCC_UVLO_FLT;
 80095cc:	f00c 0cfe 	and.w	ip, ip, #254	; 0xfe
 80095d0:	e76c      	b.n	80094ac <STSPIN32G4_setVCC+0x110>
 80095d2:	bf00      	nop

080095d4 <STSPIN32G4_setVDSP>:
  
  return status;
}

HAL_StatusTypeDef STSPIN32G4_setVDSP(STSPIN32G4_HandleTypeDef* hdl, STSPIN32G4_confVDSP vdsp)
{
 80095d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80095d8:	b088      	sub	sp, #32
  HAL_StatusTypeDef status;
  uint8_t i2cReg = 0;
 80095da:	2300      	movs	r3, #0
{
 80095dc:	f8ad 1014 	strh.w	r1, [sp, #20]
  uint8_t i2cReg = 0;
 80095e0:	f88d 301b 	strb.w	r3, [sp, #27]
  
  if(hdl == NULL)
 80095e4:	2800      	cmp	r0, #0
 80095e6:	d051      	beq.n	800968c <STSPIN32G4_setVDSP+0xb8>
  status = HAL_I2C_Mem_Read(hdl->i2cHdl, STSPIN32G4_I2C_ADDR, (uint16_t) regAddr, 1, value, 1, STSPIN32G4_I2C_TIMEOUT);
 80095e8:	2501      	movs	r5, #1
 80095ea:	2764      	movs	r7, #100	; 0x64
 80095ec:	e9cd 5701 	strd	r5, r7, [sp, #4]
 80095f0:	f10d 021b 	add.w	r2, sp, #27
 80095f4:	9200      	str	r2, [sp, #0]
 80095f6:	4604      	mov	r4, r0
 80095f8:	462b      	mov	r3, r5
 80095fa:	6800      	ldr	r0, [r0, #0]
 80095fc:	2202      	movs	r2, #2
 80095fe:	218e      	movs	r1, #142	; 0x8e
 8009600:	f7fc fa1e 	bl	8005a40 <HAL_I2C_Mem_Read>
  status = HAL_I2C_Mem_Write(hdl->i2cHdl, STSPIN32G4_I2C_ADDR, (uint16_t) regAddr, 1, &value, 1, STSPIN32G4_I2C_TIMEOUT);
 8009604:	ae07      	add	r6, sp, #28
    return HAL_ERROR;	
  
  status = STSPIN32G4_readReg(hdl, STSPIN32G4_I2C_LOGIC, &i2cReg);
  
  if(status == HAL_OK)
 8009606:	b1a8      	cbz	r0, 8009634 <STSPIN32G4_setVDSP+0x60>
  status = HAL_I2C_Mem_Write(hdl->i2cHdl, STSPIN32G4_I2C_ADDR, (uint16_t) regAddr, 1, &value, 1, STSPIN32G4_I2C_TIMEOUT);
 8009608:	2701      	movs	r7, #1
 800960a:	f04f 0864 	mov.w	r8, #100	; 0x64
 800960e:	e88d 01c0 	stmia.w	sp, {r6, r7, r8}
 8009612:	25dd      	movs	r5, #221	; 0xdd
 8009614:	6820      	ldr	r0, [r4, #0]
 8009616:	f88d 501c 	strb.w	r5, [sp, #28]
 800961a:	463b      	mov	r3, r7
 800961c:	220b      	movs	r2, #11
 800961e:	218e      	movs	r1, #142	; 0x8e
 8009620:	f7fc f8e0 	bl	80057e4 <HAL_I2C_Mem_Write>
  if(status == HAL_OK)
 8009624:	4605      	mov	r5, r0
 8009626:	2800      	cmp	r0, #0
 8009628:	f000 8096 	beq.w	8009758 <STSPIN32G4_setVDSP+0x184>
  }
  else
  {
    return STSPIN32G4_lockReg(hdl);
  }
}
 800962c:	4628      	mov	r0, r5
 800962e:	b008      	add	sp, #32
 8009630:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  status = HAL_I2C_Mem_Write(hdl->i2cHdl, STSPIN32G4_I2C_ADDR, (uint16_t) regAddr, 1, &value, 1, STSPIN32G4_I2C_TIMEOUT);
 8009634:	e9cd 5701 	strd	r5, r7, [sp, #4]
 8009638:	9600      	str	r6, [sp, #0]
 800963a:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
 800963e:	6820      	ldr	r0, [r4, #0]
 8009640:	f88d c01c 	strb.w	ip, [sp, #28]
 8009644:	462b      	mov	r3, r5
 8009646:	220b      	movs	r2, #11
 8009648:	218e      	movs	r1, #142	; 0x8e
 800964a:	f7fc f8cb 	bl	80057e4 <HAL_I2C_Mem_Write>
  if(status == HAL_OK)
 800964e:	2800      	cmp	r0, #0
 8009650:	d1da      	bne.n	8009608 <STSPIN32G4_setVDSP+0x34>
  status = HAL_I2C_Mem_Read(hdl->i2cHdl, STSPIN32G4_I2C_ADDR, (uint16_t) regAddr, 1, value, 1, STSPIN32G4_I2C_TIMEOUT);
 8009652:	e9cd 5701 	strd	r5, r7, [sp, #4]
 8009656:	9600      	str	r6, [sp, #0]
 8009658:	6820      	ldr	r0, [r4, #0]
 800965a:	462b      	mov	r3, r5
 800965c:	2280      	movs	r2, #128	; 0x80
 800965e:	218e      	movs	r1, #142	; 0x8e
 8009660:	f7fc f9ee 	bl	8005a40 <HAL_I2C_Mem_Read>
  if(status == HAL_OK)
 8009664:	2800      	cmp	r0, #0
 8009666:	d1cf      	bne.n	8009608 <STSPIN32G4_setVDSP+0x34>
    if(statusReg.lock == 1)
 8009668:	f99d 301c 	ldrsb.w	r3, [sp, #28]
 800966c:	2b00      	cmp	r3, #0
 800966e:	dbcb      	blt.n	8009608 <STSPIN32G4_setVDSP+0x34>
    i2cReg &= ~STSPIN32G4_I2C_VDS_P_DEG_3;
 8009670:	f89d 501b 	ldrb.w	r5, [sp, #27]
 8009674:	f89d 3014 	ldrb.w	r3, [sp, #20]
 8009678:	f005 05f3 	and.w	r5, r5, #243	; 0xf3
 800967c:	f88d 501b 	strb.w	r5, [sp, #27]
    switch(vdsp.deglitchTime)
 8009680:	2b03      	cmp	r3, #3
 8009682:	d8c1      	bhi.n	8009608 <STSPIN32G4_setVDSP+0x34>
 8009684:	e8df f003 	tbb	[pc, r3]
 8009688:	075e630b 	.word	0x075e630b
    return HAL_ERROR;	
 800968c:	2501      	movs	r5, #1
}
 800968e:	4628      	mov	r0, r5
 8009690:	b008      	add	sp, #32
 8009692:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      i2cReg |= STSPIN32G4_I2C_VDS_P_DEG_3;
 8009696:	f045 050c 	orr.w	r5, r5, #12
 800969a:	f88d 501b 	strb.w	r5, [sp, #27]
  status = HAL_I2C_Mem_Write(hdl->i2cHdl, STSPIN32G4_I2C_ADDR, (uint16_t) regAddr, 1, &value, 1, STSPIN32G4_I2C_TIMEOUT);
 800969e:	2701      	movs	r7, #1
 80096a0:	f04f 0864 	mov.w	r8, #100	; 0x64
 80096a4:	e88d 01c0 	stmia.w	sp, {r6, r7, r8}
 80096a8:	463b      	mov	r3, r7
 80096aa:	6820      	ldr	r0, [r4, #0]
 80096ac:	f88d 501c 	strb.w	r5, [sp, #28]
 80096b0:	2202      	movs	r2, #2
 80096b2:	218e      	movs	r1, #142	; 0x8e
 80096b4:	f7fc f896 	bl	80057e4 <HAL_I2C_Mem_Write>
  if(status == HAL_OK)
 80096b8:	2800      	cmp	r0, #0
 80096ba:	d1a5      	bne.n	8009608 <STSPIN32G4_setVDSP+0x34>
  status = HAL_I2C_Mem_Read(hdl->i2cHdl, STSPIN32G4_I2C_ADDR, (uint16_t) regAddr, 1, value, 1, STSPIN32G4_I2C_TIMEOUT);
 80096bc:	e9cd 7801 	strd	r7, r8, [sp, #4]
 80096c0:	f10d 031b 	add.w	r3, sp, #27
 80096c4:	9300      	str	r3, [sp, #0]
 80096c6:	6820      	ldr	r0, [r4, #0]
 80096c8:	463b      	mov	r3, r7
 80096ca:	2208      	movs	r2, #8
 80096cc:	218e      	movs	r1, #142	; 0x8e
 80096ce:	f7fc f9b7 	bl	8005a40 <HAL_I2C_Mem_Read>
  if(status == HAL_OK) // configure nFault signaling
 80096d2:	2800      	cmp	r0, #0
 80096d4:	d198      	bne.n	8009608 <STSPIN32G4_setVDSP+0x34>
    if(vdsp.useNFAULT)
 80096d6:	f89d 3015 	ldrb.w	r3, [sp, #21]
      i2cReg |= STSPIN32G4_I2C_VDS_P_FLT;
 80096da:	f89d 501b 	ldrb.w	r5, [sp, #27]
    if(vdsp.useNFAULT)
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d050      	beq.n	8009784 <STSPIN32G4_setVDSP+0x1b0>
      i2cReg |= STSPIN32G4_I2C_VDS_P_FLT;
 80096e2:	f045 0504 	orr.w	r5, r5, #4
  status = HAL_I2C_Mem_Write(hdl->i2cHdl, STSPIN32G4_I2C_ADDR, (uint16_t) regAddr, 1, &value, 1, STSPIN32G4_I2C_TIMEOUT);
 80096e6:	2701      	movs	r7, #1
 80096e8:	f04f 0864 	mov.w	r8, #100	; 0x64
 80096ec:	e88d 01c0 	stmia.w	sp, {r6, r7, r8}
 80096f0:	463b      	mov	r3, r7
 80096f2:	6820      	ldr	r0, [r4, #0]
 80096f4:	f88d 501b 	strb.w	r5, [sp, #27]
 80096f8:	2208      	movs	r2, #8
 80096fa:	218e      	movs	r1, #142	; 0x8e
 80096fc:	f88d 501c 	strb.w	r5, [sp, #28]
 8009700:	f7fc f870 	bl	80057e4 <HAL_I2C_Mem_Write>
  if(status == HAL_OK)
 8009704:	4605      	mov	r5, r0
 8009706:	2800      	cmp	r0, #0
 8009708:	f47f af7e 	bne.w	8009608 <STSPIN32G4_setVDSP+0x34>
  status = HAL_I2C_Mem_Write(hdl->i2cHdl, STSPIN32G4_I2C_ADDR, (uint16_t) regAddr, 1, &value, 1, STSPIN32G4_I2C_TIMEOUT);
 800970c:	e9cd 7801 	strd	r7, r8, [sp, #4]
 8009710:	9600      	str	r6, [sp, #0]
 8009712:	f04f 0cdd 	mov.w	ip, #221	; 0xdd
 8009716:	6820      	ldr	r0, [r4, #0]
 8009718:	f88d c01c 	strb.w	ip, [sp, #28]
 800971c:	463b      	mov	r3, r7
 800971e:	220b      	movs	r2, #11
 8009720:	218e      	movs	r1, #142	; 0x8e
 8009722:	f7fc f85f 	bl	80057e4 <HAL_I2C_Mem_Write>
  if(status == HAL_OK)
 8009726:	2800      	cmp	r0, #0
 8009728:	d180      	bne.n	800962c <STSPIN32G4_setVDSP+0x58>
  status = HAL_I2C_Mem_Read(hdl->i2cHdl, STSPIN32G4_I2C_ADDR, (uint16_t) regAddr, 1, value, 1, STSPIN32G4_I2C_TIMEOUT);
 800972a:	e9cd 7801 	strd	r7, r8, [sp, #4]
 800972e:	9600      	str	r6, [sp, #0]
 8009730:	6820      	ldr	r0, [r4, #0]
 8009732:	463b      	mov	r3, r7
 8009734:	2280      	movs	r2, #128	; 0x80
 8009736:	218e      	movs	r1, #142	; 0x8e
 8009738:	f7fc f982 	bl	8005a40 <HAL_I2C_Mem_Read>
}
 800973c:	4628      	mov	r0, r5
 800973e:	b008      	add	sp, #32
 8009740:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      i2cReg |= STSPIN32G4_I2C_VDS_P_DEG_2;
 8009744:	f045 0508 	orr.w	r5, r5, #8
 8009748:	f88d 501b 	strb.w	r5, [sp, #27]
  if(status == HAL_OK)
 800974c:	e7a7      	b.n	800969e <STSPIN32G4_setVDSP+0xca>
      i2cReg |= STSPIN32G4_I2C_VDS_P_DEG_1;
 800974e:	f045 0504 	orr.w	r5, r5, #4
 8009752:	f88d 501b 	strb.w	r5, [sp, #27]
  if(status == HAL_OK)
 8009756:	e7a2      	b.n	800969e <STSPIN32G4_setVDSP+0xca>
  status = HAL_I2C_Mem_Read(hdl->i2cHdl, STSPIN32G4_I2C_ADDR, (uint16_t) regAddr, 1, value, 1, STSPIN32G4_I2C_TIMEOUT);
 8009758:	e9cd 7801 	strd	r7, r8, [sp, #4]
 800975c:	9600      	str	r6, [sp, #0]
 800975e:	6820      	ldr	r0, [r4, #0]
 8009760:	463b      	mov	r3, r7
 8009762:	2280      	movs	r2, #128	; 0x80
 8009764:	218e      	movs	r1, #142	; 0x8e
 8009766:	f7fc f96b 	bl	8005a40 <HAL_I2C_Mem_Read>
  if(status == HAL_OK)
 800976a:	4605      	mov	r5, r0
 800976c:	2800      	cmp	r0, #0
 800976e:	f47f af5d 	bne.w	800962c <STSPIN32G4_setVDSP+0x58>
    if(statusReg.lock != 1)
 8009772:	f89d 501c 	ldrb.w	r5, [sp, #28]
 8009776:	43ed      	mvns	r5, r5
      status = HAL_ERROR;
 8009778:	f3c5 15c0 	ubfx	r5, r5, #7, #1
}
 800977c:	4628      	mov	r0, r5
 800977e:	b008      	add	sp, #32
 8009780:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      i2cReg &= ~STSPIN32G4_I2C_VDS_P_FLT;
 8009784:	f005 05fb 	and.w	r5, r5, #251	; 0xfb
 8009788:	e7ad      	b.n	80096e6 <STSPIN32G4_setVDSP+0x112>
 800978a:	bf00      	nop

0800978c <STSPIN32G4_clearFaults>:

HAL_StatusTypeDef STSPIN32G4_clearFaults(STSPIN32G4_HandleTypeDef* hdl)
{
  uint8_t i2cReg = 0xff;	
  
  if(hdl == NULL)
 800978c:	b190      	cbz	r0, 80097b4 <STSPIN32G4_clearFaults+0x28>
{
 800978e:	b510      	push	{r4, lr}
 8009790:	b086      	sub	sp, #24
  status = HAL_I2C_Mem_Write(hdl->i2cHdl, STSPIN32G4_I2C_ADDR, (uint16_t) regAddr, 1, &value, 1, STSPIN32G4_I2C_TIMEOUT);
 8009792:	2301      	movs	r3, #1
 8009794:	f10d 0217 	add.w	r2, sp, #23
 8009798:	2164      	movs	r1, #100	; 0x64
 800979a:	6800      	ldr	r0, [r0, #0]
 800979c:	9200      	str	r2, [sp, #0]
 800979e:	e9cd 3101 	strd	r3, r1, [sp, #4]
 80097a2:	24ff      	movs	r4, #255	; 0xff
 80097a4:	2209      	movs	r2, #9
 80097a6:	218e      	movs	r1, #142	; 0x8e
 80097a8:	f88d 4017 	strb.w	r4, [sp, #23]
 80097ac:	f7fc f81a 	bl	80057e4 <HAL_I2C_Mem_Write>
    return HAL_ERROR;
  
  return STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_CLEAR, i2cReg);
}
 80097b0:	b006      	add	sp, #24
 80097b2:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80097b4:	2001      	movs	r0, #1
}
 80097b6:	4770      	bx	lr

080097b8 <STSPIN32G4_reset>:

HAL_StatusTypeDef STSPIN32G4_reset(STSPIN32G4_HandleTypeDef* hdl)
{
 80097b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80097bc:	b086      	sub	sp, #24
  HAL_StatusTypeDef status;
  uint8_t i2cReg = 0xff;
  
  if(hdl == NULL)
 80097be:	2800      	cmp	r0, #0
 80097c0:	d051      	beq.n	8009866 <STSPIN32G4_reset+0xae>
  status = HAL_I2C_Mem_Write(hdl->i2cHdl, STSPIN32G4_I2C_ADDR, (uint16_t) regAddr, 1, &value, 1, STSPIN32G4_I2C_TIMEOUT);
 80097c2:	2701      	movs	r7, #1
 80097c4:	f04f 0864 	mov.w	r8, #100	; 0x64
 80097c8:	e9cd 7801 	strd	r7, r8, [sp, #4]
 80097cc:	ad05      	add	r5, sp, #20
 80097ce:	9500      	str	r5, [sp, #0]
 80097d0:	242d      	movs	r4, #45	; 0x2d
 80097d2:	4606      	mov	r6, r0
 80097d4:	463b      	mov	r3, r7
 80097d6:	6800      	ldr	r0, [r0, #0]
 80097d8:	f88d 4014 	strb.w	r4, [sp, #20]
 80097dc:	220b      	movs	r2, #11
 80097de:	218e      	movs	r1, #142	; 0x8e
 80097e0:	f7fc f800 	bl	80057e4 <HAL_I2C_Mem_Write>
  if(status == HAL_OK)
 80097e4:	4604      	mov	r4, r0
 80097e6:	b118      	cbz	r0, 80097f0 <STSPIN32G4_reset+0x38>
  
  if(status == HAL_OK)
    STSPIN32G4_lockReg(hdl);
  
  return status;
}
 80097e8:	4620      	mov	r0, r4
 80097ea:	b006      	add	sp, #24
 80097ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  status = HAL_I2C_Mem_Read(hdl->i2cHdl, STSPIN32G4_I2C_ADDR, (uint16_t) regAddr, 1, value, 1, STSPIN32G4_I2C_TIMEOUT);
 80097f0:	e9cd 7801 	strd	r7, r8, [sp, #4]
 80097f4:	9500      	str	r5, [sp, #0]
 80097f6:	6830      	ldr	r0, [r6, #0]
 80097f8:	463b      	mov	r3, r7
 80097fa:	2280      	movs	r2, #128	; 0x80
 80097fc:	218e      	movs	r1, #142	; 0x8e
 80097fe:	f7fc f91f 	bl	8005a40 <HAL_I2C_Mem_Read>
  if(status == HAL_OK)
 8009802:	4604      	mov	r4, r0
 8009804:	2800      	cmp	r0, #0
 8009806:	d1ef      	bne.n	80097e8 <STSPIN32G4_reset+0x30>
    if(statusReg.lock == 1)
 8009808:	f99d 3014 	ldrsb.w	r3, [sp, #20]
 800980c:	2b00      	cmp	r3, #0
 800980e:	db2a      	blt.n	8009866 <STSPIN32G4_reset+0xae>
  status = HAL_I2C_Mem_Write(hdl->i2cHdl, STSPIN32G4_I2C_ADDR, (uint16_t) regAddr, 1, &value, 1, STSPIN32G4_I2C_TIMEOUT);
 8009810:	e9cd 7801 	strd	r7, r8, [sp, #4]
 8009814:	9500      	str	r5, [sp, #0]
 8009816:	24ff      	movs	r4, #255	; 0xff
 8009818:	6830      	ldr	r0, [r6, #0]
 800981a:	f88d 4014 	strb.w	r4, [sp, #20]
 800981e:	463b      	mov	r3, r7
 8009820:	220c      	movs	r2, #12
 8009822:	218e      	movs	r1, #142	; 0x8e
 8009824:	f7fb ffde 	bl	80057e4 <HAL_I2C_Mem_Write>
  if(status == HAL_OK)
 8009828:	4604      	mov	r4, r0
 800982a:	2800      	cmp	r0, #0
 800982c:	d1dc      	bne.n	80097e8 <STSPIN32G4_reset+0x30>
  status = HAL_I2C_Mem_Write(hdl->i2cHdl, STSPIN32G4_I2C_ADDR, (uint16_t) regAddr, 1, &value, 1, STSPIN32G4_I2C_TIMEOUT);
 800982e:	e9cd 7801 	strd	r7, r8, [sp, #4]
 8009832:	9500      	str	r5, [sp, #0]
 8009834:	f04f 0cdd 	mov.w	ip, #221	; 0xdd
 8009838:	6830      	ldr	r0, [r6, #0]
 800983a:	f88d c014 	strb.w	ip, [sp, #20]
 800983e:	463b      	mov	r3, r7
 8009840:	220b      	movs	r2, #11
 8009842:	218e      	movs	r1, #142	; 0x8e
 8009844:	f7fb ffce 	bl	80057e4 <HAL_I2C_Mem_Write>
  if(status == HAL_OK)
 8009848:	2800      	cmp	r0, #0
 800984a:	d1cd      	bne.n	80097e8 <STSPIN32G4_reset+0x30>
  status = HAL_I2C_Mem_Read(hdl->i2cHdl, STSPIN32G4_I2C_ADDR, (uint16_t) regAddr, 1, value, 1, STSPIN32G4_I2C_TIMEOUT);
 800984c:	e9cd 7801 	strd	r7, r8, [sp, #4]
 8009850:	9500      	str	r5, [sp, #0]
 8009852:	6830      	ldr	r0, [r6, #0]
 8009854:	463b      	mov	r3, r7
 8009856:	2280      	movs	r2, #128	; 0x80
 8009858:	218e      	movs	r1, #142	; 0x8e
 800985a:	f7fc f8f1 	bl	8005a40 <HAL_I2C_Mem_Read>
}
 800985e:	4620      	mov	r0, r4
 8009860:	b006      	add	sp, #24
 8009862:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_ERROR;
 8009866:	2401      	movs	r4, #1
}
 8009868:	4620      	mov	r0, r4
 800986a:	b006      	add	sp, #24
 800986c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08009870 <VSS_Clear>:
* @retval none
*/
__weak void VSS_Clear( VirtualSpeedSensor_Handle_t * pHandle )
{

  pHandle->_Super.bSpeedErrorNumber = 0u;
 8009870:	2300      	movs	r3, #0
  pHandle->hRemainingStep = 0u;
  pHandle->hElAngleAccu = 0;

  pHandle->bTransitionStarted = false;
  pHandle->bTransitionEnded = false;
  pHandle->hTransitionRemainingSteps = pHandle->hTransitionSteps;
 8009872:	8ec2      	ldrh	r2, [r0, #54]	; 0x36
 8009874:	85c2      	strh	r2, [r0, #46]	; 0x2e
  pHandle->wElSpeedDpp32 = 0;
 8009876:	e9c0 3308 	strd	r3, r3, [r0, #32]
  pHandle->_Super.bSpeedErrorNumber = 0u;
 800987a:	7003      	strb	r3, [r0, #0]
  pHandle->_Super.hElAngle = 0;
 800987c:	6043      	str	r3, [r0, #4]
  pHandle->_Super.hAvrMecSpeedUnit = 0;
 800987e:	60c3      	str	r3, [r0, #12]
  pHandle->_Super.hMecAccelUnitP = 0;
 8009880:	8243      	strh	r3, [r0, #18]
  pHandle->hRemainingStep = 0u;
 8009882:	8503      	strh	r3, [r0, #40]	; 0x28
  pHandle->bTransitionStarted = false;
 8009884:	8583      	strh	r3, [r0, #44]	; 0x2c
  pHandle->hElAngleAccu = 0;
 8009886:	6303      	str	r3, [r0, #48]	; 0x30
  /* (Fast division optimization for cortex-M0 micros)*/
  /* Dummy division to speed up next executions */
  FD_FastDiv( &( pHandle->fd ), 1, ( int32_t )( pHandle->_Super.bElToMecRatio ) );
  FD_FastDiv( &( pHandle->fd ), 1, ( int32_t )( pHandle->hTransitionSteps ) );
#endif
}
 8009888:	4770      	bx	lr
 800988a:	bf00      	nop

0800988c <VSS_Init>:
{
 800988c:	b508      	push	{r3, lr}
  VSS_Clear( pHandle );
 800988e:	f7ff ffef 	bl	8009870 <VSS_Clear>
}
 8009892:	bd08      	pop	{r3, pc}

08009894 <VSS_CalcElAngle>:
  int16_t hAngleDiff;
  int16_t hAngleCorr;
  int32_t wAux;
  int16_t hSignCorr = 1;

  if ( pHandle->bCopyObserver == true )
 8009894:	f890 3033 	ldrb.w	r3, [r0, #51]	; 0x33
 8009898:	b123      	cbz	r3, 80098a4 <VSS_CalcElAngle+0x10>
  {
    hRetAngle = *( int16_t * )pInputVars_str;
 800989a:	f9b1 2000 	ldrsh.w	r2, [r1]
    {
      hRetAngle = pHandle->hElAngleAccu;
    }
  }

  pHandle->_Super.hElAngle = hRetAngle;
 800989e:	8082      	strh	r2, [r0, #4]
  return hRetAngle;
}
 80098a0:	4610      	mov	r0, r2
 80098a2:	4770      	bx	lr
{
 80098a4:	b4f0      	push	{r4, r5, r6, r7}
    pHandle->hElAngleAccu += pHandle->_Super.hElSpeedDpp;
 80098a6:	8e03      	ldrh	r3, [r0, #48]	; 0x30
 80098a8:	f9b0 500e 	ldrsh.w	r5, [r0, #14]
    pHandle->_Super.hMecAngle += pHandle->_Super.hElSpeedDpp /
 80098ac:	88c7      	ldrh	r7, [r0, #6]
    if ( pHandle->bTransitionStarted == true )
 80098ae:	f890 602c 	ldrb.w	r6, [r0, #44]	; 0x2c
                                 ( int16_t )pHandle->_Super.bElToMecRatio;
 80098b2:	7844      	ldrb	r4, [r0, #1]
    pHandle->_Super.hMecAngle += pHandle->_Super.hElSpeedDpp /
 80098b4:	fb95 f4f4 	sdiv	r4, r5, r4
    pHandle->hElAngleAccu += pHandle->_Super.hElSpeedDpp;
 80098b8:	442b      	add	r3, r5
 80098ba:	b21a      	sxth	r2, r3
    pHandle->_Super.hMecAngle += pHandle->_Super.hElSpeedDpp /
 80098bc:	443c      	add	r4, r7
    pHandle->hElAngleAccu += pHandle->_Super.hElSpeedDpp;
 80098be:	8602      	strh	r2, [r0, #48]	; 0x30
 80098c0:	b29b      	uxth	r3, r3
    pHandle->_Super.hMecAngle += pHandle->_Super.hElSpeedDpp /
 80098c2:	80c4      	strh	r4, [r0, #6]
    if ( pHandle->bTransitionStarted == true )
 80098c4:	b1de      	cbz	r6, 80098fe <VSS_CalcElAngle+0x6a>
      if ( pHandle->hTransitionRemainingSteps == 0 )
 80098c6:	f9b0 402e 	ldrsh.w	r4, [r0, #46]	; 0x2e
 80098ca:	b1e4      	cbz	r4, 8009906 <VSS_CalcElAngle+0x72>
        pHandle->hTransitionRemainingSteps--;
 80098cc:	3c01      	subs	r4, #1
 80098ce:	b224      	sxth	r4, r4
 80098d0:	85c4      	strh	r4, [r0, #46]	; 0x2e
        if ( pHandle->_Super.hElSpeedDpp >= 0 )
 80098d2:	2d00      	cmp	r5, #0
          hAngleDiff = *( int16_t * )pInputVars_str - pHandle->hElAngleAccu;
 80098d4:	8809      	ldrh	r1, [r1, #0]
        if ( pHandle->_Super.hElSpeedDpp >= 0 )
 80098d6:	db27      	blt.n	8009928 <VSS_CalcElAngle+0x94>
          hAngleDiff = *( int16_t * )pInputVars_str - pHandle->hElAngleAccu;
 80098d8:	1acb      	subs	r3, r1, r3
 80098da:	b21b      	sxth	r3, r3
 80098dc:	2601      	movs	r6, #1
        hAngleCorr = ( int16_t )( wAux / pHandle->hTransitionSteps );
 80098de:	f9b0 5036 	ldrsh.w	r5, [r0, #54]	; 0x36
        wAux = ( int32_t )hAngleDiff * pHandle->hTransitionRemainingSteps;
 80098e2:	fb03 f404 	mul.w	r4, r3, r4
        if ( hAngleDiff >= 0 )
 80098e6:	2b00      	cmp	r3, #0
        hAngleCorr = ( int16_t )( wAux / pHandle->hTransitionSteps );
 80098e8:	fb94 f4f5 	sdiv	r4, r4, r5
        hAngleCorr *= hSignCorr;
 80098ec:	fb14 f406 	smulbb	r4, r4, r6
 80098f0:	b2a4      	uxth	r4, r4
        if ( hAngleDiff >= 0 )
 80098f2:	db12      	blt.n	800991a <VSS_CalcElAngle+0x86>
          hRetAngle = *( int16_t * )pInputVars_str - hAngleCorr;
 80098f4:	1b0c      	subs	r4, r1, r4
          pHandle->bTransitionLocked = true;
 80098f6:	2301      	movs	r3, #1
          hRetAngle = *( int16_t * )pInputVars_str - hAngleCorr;
 80098f8:	b222      	sxth	r2, r4
          pHandle->bTransitionLocked = true;
 80098fa:	f880 3032 	strb.w	r3, [r0, #50]	; 0x32
  pHandle->_Super.hElAngle = hRetAngle;
 80098fe:	8082      	strh	r2, [r0, #4]
}
 8009900:	bcf0      	pop	{r4, r5, r6, r7}
 8009902:	4610      	mov	r0, r2
 8009904:	4770      	bx	lr
        hRetAngle = *( int16_t * )pInputVars_str;
 8009906:	f9b1 2000 	ldrsh.w	r2, [r1]
        pHandle->_Super.bSpeedErrorNumber = 0u;
 800990a:	7004      	strb	r4, [r0, #0]
        pHandle->bTransitionEnded = true;
 800990c:	2301      	movs	r3, #1
 800990e:	f880 302d 	strb.w	r3, [r0, #45]	; 0x2d
  pHandle->_Super.hElAngle = hRetAngle;
 8009912:	8082      	strh	r2, [r0, #4]
}
 8009914:	bcf0      	pop	{r4, r5, r6, r7}
 8009916:	4610      	mov	r0, r2
 8009918:	4770      	bx	lr
          if ( pHandle->bTransitionLocked == false )
 800991a:	f890 3032 	ldrb.w	r3, [r0, #50]	; 0x32
 800991e:	2b00      	cmp	r3, #0
 8009920:	d0ed      	beq.n	80098fe <VSS_CalcElAngle+0x6a>
            hRetAngle = *( int16_t * )pInputVars_str + hAngleCorr;
 8009922:	440c      	add	r4, r1
 8009924:	b222      	sxth	r2, r4
 8009926:	e7ea      	b.n	80098fe <VSS_CalcElAngle+0x6a>
          hAngleDiff = pHandle->hElAngleAccu - *( int16_t * )pInputVars_str;
 8009928:	1a5b      	subs	r3, r3, r1
 800992a:	b21b      	sxth	r3, r3
 800992c:	f64f 76ff 	movw	r6, #65535	; 0xffff
 8009930:	e7d5      	b.n	80098de <VSS_CalcElAngle+0x4a>
 8009932:	bf00      	nop

08009934 <VSS_CalcAvrgMecSpeedUnit>:
  */
__weak bool VSS_CalcAvrgMecSpeedUnit( VirtualSpeedSensor_Handle_t * pHandle, int16_t * hMecSpeedUnit )
{
  bool SpeedSensorReliability = false;

  if ( pHandle->hRemainingStep > 1u )
 8009934:	8d03      	ldrh	r3, [r0, #40]	; 0x28
 8009936:	2b01      	cmp	r3, #1
{
 8009938:	b470      	push	{r4, r5, r6}
  if ( pHandle->hRemainingStep > 1u )
 800993a:	d925      	bls.n	8009988 <VSS_CalcAvrgMecSpeedUnit+0x54>
  {
    pHandle->wElSpeedDpp32 += pHandle->wElAccDppP32;
 800993c:	e9d0 2308 	ldrd	r2, r3, [r0, #32]
 8009940:	4413      	add	r3, r2
 8009942:	6243      	str	r3, [r0, #36]	; 0x24
    pHandle->_Super.hElSpeedDpp = ( int16_t )( pHandle->wElSpeedDpp32 / 65536 );
 8009944:	2b00      	cmp	r3, #0
 8009946:	bfb8      	it	lt
 8009948:	f503 437f 	addlt.w	r3, r3, #65280	; 0xff00

    /* Convert dpp into MecUnit */
    *hMecSpeedUnit = ( int16_t )( ( ( int32_t )pHandle->_Super.hElSpeedDpp *
                                    ( int32_t )pHandle->_Super.hMeasurementFrequency * SPEED_UNIT ) /
 800994c:	8b42      	ldrh	r2, [r0, #26]
                                  ( ( int32_t )pHandle->_Super.DPPConvFactor * ( int32_t )pHandle->_Super.bElToMecRatio ) );
 800994e:	7846      	ldrb	r6, [r0, #1]
 8009950:	69c5      	ldr	r5, [r0, #28]
    pHandle->_Super.hElSpeedDpp = ( int16_t )( pHandle->wElSpeedDpp32 / 65536 );
 8009952:	bfb8      	it	lt
 8009954:	33ff      	addlt	r3, #255	; 0xff
 8009956:	141c      	asrs	r4, r3, #16
    *hMecSpeedUnit = ( int16_t )( ( ( int32_t )pHandle->_Super.hElSpeedDpp *
 8009958:	fb04 f202 	mul.w	r2, r4, r2
                                    ( int32_t )pHandle->_Super.hMeasurementFrequency * SPEED_UNIT ) /
 800995c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8009960:	0053      	lsls	r3, r2, #1
                                  ( ( int32_t )pHandle->_Super.DPPConvFactor * ( int32_t )pHandle->_Super.bElToMecRatio ) );
 8009962:	fb05 f506 	mul.w	r5, r5, r6
                                    ( int32_t )pHandle->_Super.hMeasurementFrequency * SPEED_UNIT ) /
 8009966:	fb93 f3f5 	sdiv	r3, r3, r5
    *hMecSpeedUnit = ( int16_t )( ( ( int32_t )pHandle->_Super.hElSpeedDpp *
 800996a:	b21b      	sxth	r3, r3
    pHandle->_Super.hElSpeedDpp = ( int16_t )( pHandle->wElSpeedDpp32 / 65536 );
 800996c:	81c4      	strh	r4, [r0, #14]
    *hMecSpeedUnit = ( int16_t )( ( ( int32_t )pHandle->_Super.hElSpeedDpp *
 800996e:	800b      	strh	r3, [r1, #0]

    pHandle->_Super.hAvrMecSpeedUnit = *hMecSpeedUnit;

    pHandle->hRemainingStep--;
 8009970:	8d02      	ldrh	r2, [r0, #40]	; 0x28
    pHandle->_Super.hAvrMecSpeedUnit = *hMecSpeedUnit;
 8009972:	8183      	strh	r3, [r0, #12]
    pHandle->hRemainingStep--;
 8009974:	1e53      	subs	r3, r2, #1
 8009976:	8503      	strh	r3, [r0, #40]	; 0x28
  else
  {
    *hMecSpeedUnit = pHandle->_Super.hAvrMecSpeedUnit;
  }
  /* If the transition is not done yet, we already know that speed is not reliable */
  if ( pHandle->bTransitionEnded == false )
 8009978:	f890 302d 	ldrb.w	r3, [r0, #45]	; 0x2d
 800997c:	b963      	cbnz	r3, 8009998 <VSS_CalcAvrgMecSpeedUnit+0x64>
  {
    pHandle->_Super.bSpeedErrorNumber = pHandle->_Super.bMaximumSpeedErrorsNumber;
 800997e:	78c2      	ldrb	r2, [r0, #3]
 8009980:	7002      	strb	r2, [r0, #0]
  {
    SpeedSensorReliability = SPD_IsMecSpeedReliable ( &pHandle->_Super, hMecSpeedUnit );
  }

  return ( SpeedSensorReliability );
}
 8009982:	bc70      	pop	{r4, r5, r6}
 8009984:	4618      	mov	r0, r3
 8009986:	4770      	bx	lr
  else if ( pHandle->hRemainingStep == 1u )
 8009988:	d009      	beq.n	800999e <VSS_CalcAvrgMecSpeedUnit+0x6a>
    *hMecSpeedUnit = pHandle->_Super.hAvrMecSpeedUnit;
 800998a:	f9b0 300c 	ldrsh.w	r3, [r0, #12]
 800998e:	800b      	strh	r3, [r1, #0]
  if ( pHandle->bTransitionEnded == false )
 8009990:	f890 302d 	ldrb.w	r3, [r0, #45]	; 0x2d
 8009994:	2b00      	cmp	r3, #0
 8009996:	d0f2      	beq.n	800997e <VSS_CalcAvrgMecSpeedUnit+0x4a>
}
 8009998:	bc70      	pop	{r4, r5, r6}
    SpeedSensorReliability = SPD_IsMecSpeedReliable ( &pHandle->_Super, hMecSpeedUnit );
 800999a:	f7ff bb09 	b.w	8008fb0 <SPD_IsMecSpeedReliable>
    *hMecSpeedUnit = pHandle->hFinalMecSpeedUnit;
 800999e:	f9b0 502a 	ldrsh.w	r5, [r0, #42]	; 0x2a
 80099a2:	800d      	strh	r5, [r1, #0]
                                  ( ( int32_t )SPEED_UNIT * ( int32_t )pHandle->_Super.hMeasurementFrequency ) );
 80099a4:	8b43      	ldrh	r3, [r0, #26]
    pHandle->_Super.hElSpeedDpp = ( int16_t )( ( ( int32_t )( *hMecSpeedUnit ) *
 80099a6:	69c2      	ldr	r2, [r0, #28]
    pHandle->_Super.hElSpeedDpp *= ( int16_t )( pHandle->_Super.bElToMecRatio );
 80099a8:	7844      	ldrb	r4, [r0, #1]
    pHandle->_Super.hAvrMecSpeedUnit = *hMecSpeedUnit;
 80099aa:	8185      	strh	r5, [r0, #12]
                                  ( ( int32_t )SPEED_UNIT * ( int32_t )pHandle->_Super.hMeasurementFrequency ) );
 80099ac:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    pHandle->_Super.hElSpeedDpp = ( int16_t )( ( ( int32_t )( *hMecSpeedUnit ) *
 80099b0:	fb02 f205 	mul.w	r2, r2, r5
                                  ( ( int32_t )SPEED_UNIT * ( int32_t )pHandle->_Super.hMeasurementFrequency ) );
 80099b4:	005b      	lsls	r3, r3, #1
                                  ( int32_t ) ( pHandle->_Super.DPPConvFactor) ) /
 80099b6:	fb92 f3f3 	sdiv	r3, r2, r3
    pHandle->hRemainingStep = 0u;
 80099ba:	2200      	movs	r2, #0
    pHandle->_Super.hElSpeedDpp *= ( int16_t )( pHandle->_Super.bElToMecRatio );
 80099bc:	fb14 f303 	smulbb	r3, r4, r3
 80099c0:	81c3      	strh	r3, [r0, #14]
    pHandle->hRemainingStep = 0u;
 80099c2:	8502      	strh	r2, [r0, #40]	; 0x28
 80099c4:	e7d8      	b.n	8009978 <VSS_CalcAvrgMecSpeedUnit+0x44>
 80099c6:	bf00      	nop

080099c8 <VSS_SetMecAngle>:
  */
__weak void VSS_SetMecAngle( VirtualSpeedSensor_Handle_t * pHandle, int16_t hMecAngle )
{

  pHandle->hElAngleAccu = hMecAngle;
  pHandle->_Super.hMecAngle = pHandle->hElAngleAccu / ( int16_t )pHandle->_Super.bElToMecRatio;
 80099c8:	7843      	ldrb	r3, [r0, #1]
  pHandle->hElAngleAccu = hMecAngle;
 80099ca:	8601      	strh	r1, [r0, #48]	; 0x30
  pHandle->_Super.hElAngle = hMecAngle;
 80099cc:	8081      	strh	r1, [r0, #4]
  pHandle->_Super.hMecAngle = pHandle->hElAngleAccu / ( int16_t )pHandle->_Super.bElToMecRatio;
 80099ce:	fb91 f1f3 	sdiv	r1, r1, r3
 80099d2:	80c1      	strh	r1, [r0, #6]
}
 80099d4:	4770      	bx	lr
 80099d6:	bf00      	nop

080099d8 <VSS_SetMecAcceleration>:
            instantaneous the final speed.
  * @retval none
  */
__weak void  VSS_SetMecAcceleration( VirtualSpeedSensor_Handle_t * pHandle, int16_t  hFinalMecSpeedUnit,
                              uint16_t hDurationms )
{
 80099d8:	b470      	push	{r4, r5, r6}
  uint16_t hNbrStep;
  int16_t hCurrentMecSpeedDpp;
  int32_t wMecAccDppP32;
  int16_t hFinalMecSpeedDpp;

  if ( pHandle->bTransitionStarted == false )
 80099da:	f890 402c 	ldrb.w	r4, [r0, #44]	; 0x2c
 80099de:	b984      	cbnz	r4, 8009a02 <VSS_SetMecAcceleration+0x2a>
  {
    if ( hDurationms == 0u )
 80099e0:	b98a      	cbnz	r2, 8009a06 <VSS_SetMecAcceleration+0x2e>
    {
      pHandle->_Super.hAvrMecSpeedUnit = hFinalMecSpeedUnit;

      pHandle->_Super.hElSpeedDpp = ( int16_t )( ( ( int32_t )( hFinalMecSpeedUnit ) *
                                    ( int32_t )( pHandle->_Super.DPPConvFactor) ) /
                                    ( ( int32_t )SPEED_UNIT * ( int32_t )pHandle->_Super.hMeasurementFrequency ) );
 80099e2:	8b43      	ldrh	r3, [r0, #26]
      pHandle->_Super.hElSpeedDpp = ( int16_t )( ( ( int32_t )( hFinalMecSpeedUnit ) *
 80099e4:	69c4      	ldr	r4, [r0, #28]

      pHandle->_Super.hElSpeedDpp *= ( int16_t )( pHandle->_Super.bElToMecRatio );
 80099e6:	7845      	ldrb	r5, [r0, #1]
      pHandle->_Super.hAvrMecSpeedUnit = hFinalMecSpeedUnit;
 80099e8:	8181      	strh	r1, [r0, #12]
                                    ( ( int32_t )SPEED_UNIT * ( int32_t )pHandle->_Super.hMeasurementFrequency ) );
 80099ea:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80099ee:	005b      	lsls	r3, r3, #1
      pHandle->_Super.hElSpeedDpp = ( int16_t )( ( ( int32_t )( hFinalMecSpeedUnit ) *
 80099f0:	fb04 f401 	mul.w	r4, r4, r1
                                    ( int32_t )( pHandle->_Super.DPPConvFactor) ) /
 80099f4:	fb94 f3f3 	sdiv	r3, r4, r3
      pHandle->_Super.hElSpeedDpp *= ( int16_t )( pHandle->_Super.bElToMecRatio );
 80099f8:	fb15 f303 	smulbb	r3, r5, r3

      pHandle->hRemainingStep = 0u;
 80099fc:	8502      	strh	r2, [r0, #40]	; 0x28

      pHandle->hFinalMecSpeedUnit = hFinalMecSpeedUnit;
 80099fe:	8541      	strh	r1, [r0, #42]	; 0x2a
      pHandle->_Super.hElSpeedDpp *= ( int16_t )( pHandle->_Super.bElToMecRatio );
 8009a00:	81c3      	strh	r3, [r0, #14]
      pHandle->hFinalMecSpeedUnit = hFinalMecSpeedUnit;

      pHandle->wElSpeedDpp32 = ( int32_t )pHandle->_Super.hElSpeedDpp * ( int32_t )65536;
    }
  }
}
 8009a02:	bc70      	pop	{r4, r5, r6}
 8009a04:	4770      	bx	lr
                                 ( uint32_t )pHandle->hSpeedSamplingFreqHz ) /
 8009a06:	8e83      	ldrh	r3, [r0, #52]	; 0x34
 8009a08:	4d11      	ldr	r5, [pc, #68]	; (8009a50 <VSS_SetMecAcceleration+0x78>)
                                       ( ( int32_t )SPEED_UNIT * ( int32_t )pHandle->_Super.hMeasurementFrequency ) );
 8009a0a:	8b44      	ldrh	r4, [r0, #26]
      hCurrentMecSpeedDpp = pHandle->_Super.hElSpeedDpp /
 8009a0c:	f9b0 600e 	ldrsh.w	r6, [r0, #14]
      pHandle->hFinalMecSpeedUnit = hFinalMecSpeedUnit;
 8009a10:	8541      	strh	r1, [r0, #42]	; 0x2a
      hNbrStep = ( uint16_t )( ( ( uint32_t )hDurationms *
 8009a12:	fb02 f303 	mul.w	r3, r2, r3
                                 ( uint32_t )pHandle->hSpeedSamplingFreqHz ) /
 8009a16:	fba5 2303 	umull	r2, r3, r5, r3
      hFinalMecSpeedDpp = ( int16_t )( ( ( int32_t )hFinalMecSpeedUnit * ( int32_t )( pHandle->_Super.DPPConvFactor) ) /
 8009a1a:	69c2      	ldr	r2, [r0, #28]
                            ( int16_t )pHandle->_Super.bElToMecRatio;
 8009a1c:	7845      	ldrb	r5, [r0, #1]
      hNbrStep = ( uint16_t )( ( ( uint32_t )hDurationms *
 8009a1e:	f3c3 138f 	ubfx	r3, r3, #6, #16
                                       ( ( int32_t )SPEED_UNIT * ( int32_t )pHandle->_Super.hMeasurementFrequency ) );
 8009a22:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8009a26:	0064      	lsls	r4, r4, #1
      hFinalMecSpeedDpp = ( int16_t )( ( ( int32_t )hFinalMecSpeedUnit * ( int32_t )( pHandle->_Super.DPPConvFactor) ) /
 8009a28:	fb02 f201 	mul.w	r2, r2, r1
      hNbrStep++;
 8009a2c:	3301      	adds	r3, #1
      hCurrentMecSpeedDpp = pHandle->_Super.hElSpeedDpp /
 8009a2e:	fb96 f1f5 	sdiv	r1, r6, r5
      hFinalMecSpeedDpp = ( int16_t )( ( ( int32_t )hFinalMecSpeedUnit * ( int32_t )( pHandle->_Super.DPPConvFactor) ) /
 8009a32:	fb92 f2f4 	sdiv	r2, r2, r4
      wMecAccDppP32 = ( ( ( int32_t )hFinalMecSpeedDpp - ( int32_t )hCurrentMecSpeedDpp ) *
 8009a36:	1a52      	subs	r2, r2, r1
      hNbrStep++;
 8009a38:	b29b      	uxth	r3, r3
      pHandle->wElSpeedDpp32 = ( int32_t )pHandle->_Super.hElSpeedDpp * ( int32_t )65536;
 8009a3a:	0436      	lsls	r6, r6, #16
      wMecAccDppP32 = ( ( ( int32_t )hFinalMecSpeedDpp - ( int32_t )hCurrentMecSpeedDpp ) *
 8009a3c:	0412      	lsls	r2, r2, #16
 8009a3e:	fb92 f2f3 	sdiv	r2, r2, r3
      pHandle->wElAccDppP32 = wMecAccDppP32 * ( int16_t )pHandle->_Super.bElToMecRatio;
 8009a42:	fb05 f202 	mul.w	r2, r5, r2
      pHandle->wElSpeedDpp32 = ( int32_t )pHandle->_Super.hElSpeedDpp * ( int32_t )65536;
 8009a46:	e9c0 2608 	strd	r2, r6, [r0, #32]
      pHandle->hRemainingStep = hNbrStep;
 8009a4a:	8503      	strh	r3, [r0, #40]	; 0x28
}
 8009a4c:	bc70      	pop	{r4, r5, r6}
 8009a4e:	4770      	bx	lr
 8009a50:	10624dd3 	.word	0x10624dd3

08009a54 <VSS_SetStartTransition>:
            (parameter hTransitionSteps = 0)
  */
__weak bool VSS_SetStartTransition( VirtualSpeedSensor_Handle_t * pHandle, bool bCommand )
{
  bool bAux = true;
  if ( bCommand == true )
 8009a54:	b151      	cbz	r1, 8009a6c <VSS_SetStartTransition+0x18>
  {
    pHandle->bTransitionStarted = true;

    if ( pHandle->hTransitionSteps == 0 )
 8009a56:	f9b0 3036 	ldrsh.w	r3, [r0, #54]	; 0x36
    pHandle->bTransitionStarted = true;
 8009a5a:	2201      	movs	r2, #1
 8009a5c:	f880 202c 	strb.w	r2, [r0, #44]	; 0x2c
    if ( pHandle->hTransitionSteps == 0 )
 8009a60:	b923      	cbnz	r3, 8009a6c <VSS_SetStartTransition+0x18>
    {
      pHandle->bTransitionEnded = true;
 8009a62:	f880 202d 	strb.w	r2, [r0, #45]	; 0x2d
      pHandle->_Super.bSpeedErrorNumber = 0u;
 8009a66:	7003      	strb	r3, [r0, #0]
      bAux = false;
 8009a68:	4618      	mov	r0, r3
    }
  }
  return bAux;
}
 8009a6a:	4770      	bx	lr
  bool bAux = true;
 8009a6c:	2001      	movs	r0, #1
 8009a6e:	4770      	bx	lr

08009a70 <VSS_TransitionEnded>:
}

__weak bool VSS_TransitionEnded( VirtualSpeedSensor_Handle_t * pHandle )
{
    return pHandle->bTransitionEnded;
}
 8009a70:	f890 002d 	ldrb.w	r0, [r0, #45]	; 0x2d
 8009a74:	4770      	bx	lr
 8009a76:	bf00      	nop

08009a78 <RUC_Init>:
 8009a78:	b430      	push	{r4, r5}
 8009a7a:	6681      	str	r1, [r0, #104]	; 0x68
 8009a7c:	2100      	movs	r1, #0
 8009a7e:	9c02      	ldr	r4, [sp, #8]
 8009a80:	f880 1054 	strb.w	r1, [r0, #84]	; 0x54
 8009a84:	f880 1055 	strb.w	r1, [r0, #85]	; 0x55
 8009a88:	f110 010c 	adds.w	r1, r0, #12
 8009a8c:	e9c0 231b 	strd	r2, r3, [r0, #108]	; 0x6c
 8009a90:	6744      	str	r4, [r0, #116]	; 0x74
 8009a92:	d023      	beq.n	8009adc <RUC_Init+0x64>
 8009a94:	6943      	ldr	r3, [r0, #20]
 8009a96:	b323      	cbz	r3, 8009ae2 <RUC_Init+0x6a>
 8009a98:	689b      	ldr	r3, [r3, #8]
 8009a9a:	b323      	cbz	r3, 8009ae6 <RUC_Init+0x6e>
 8009a9c:	689b      	ldr	r3, [r3, #8]
 8009a9e:	b323      	cbz	r3, 8009aea <RUC_Init+0x72>
 8009aa0:	689b      	ldr	r3, [r3, #8]
 8009aa2:	b1c3      	cbz	r3, 8009ad6 <RUC_Init+0x5e>
 8009aa4:	689b      	ldr	r3, [r3, #8]
 8009aa6:	2105      	movs	r1, #5
 8009aa8:	b1b3      	cbz	r3, 8009ad8 <RUC_Init+0x60>
 8009aaa:	2204      	movs	r2, #4
 8009aac:	2105      	movs	r1, #5
 8009aae:	8805      	ldrh	r5, [r0, #0]
 8009ab0:	4c0f      	ldr	r4, [pc, #60]	; (8009af0 <RUC_Init+0x78>)
 8009ab2:	2364      	movs	r3, #100	; 0x64
 8009ab4:	fb03 f305 	mul.w	r3, r3, r5
 8009ab8:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8009abc:	fba4 4303 	umull	r4, r3, r4, r3
 8009ac0:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8009ac4:	2400      	movs	r4, #0
 8009ac6:	099b      	lsrs	r3, r3, #6
 8009ac8:	6154      	str	r4, [r2, #20]
 8009aca:	f880 1048 	strb.w	r1, [r0, #72]	; 0x48
 8009ace:	f880 3056 	strb.w	r3, [r0, #86]	; 0x56
 8009ad2:	bc30      	pop	{r4, r5}
 8009ad4:	4770      	bx	lr
 8009ad6:	2104      	movs	r1, #4
 8009ad8:	1e4a      	subs	r2, r1, #1
 8009ada:	e7e8      	b.n	8009aae <RUC_Init+0x36>
 8009adc:	f04f 32ff 	mov.w	r2, #4294967295
 8009ae0:	e7e5      	b.n	8009aae <RUC_Init+0x36>
 8009ae2:	2101      	movs	r1, #1
 8009ae4:	e7f8      	b.n	8009ad8 <RUC_Init+0x60>
 8009ae6:	2102      	movs	r1, #2
 8009ae8:	e7f6      	b.n	8009ad8 <RUC_Init+0x60>
 8009aea:	2103      	movs	r1, #3
 8009aec:	e7f4      	b.n	8009ad8 <RUC_Init+0x60>
 8009aee:	bf00      	nop
 8009af0:	10624dd3 	.word	0x10624dd3

08009af4 <RUC_Clear>:
 8009af4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009af8:	4604      	mov	r4, r0
 8009afa:	6ec7      	ldr	r7, [r0, #108]	; 0x6c
 8009afc:	f8d4 8068 	ldr.w	r8, [r4, #104]	; 0x68
 8009b00:	80e1      	strh	r1, [r4, #6]
 8009b02:	2500      	movs	r5, #0
 8009b04:	4638      	mov	r0, r7
 8009b06:	f884 5055 	strb.w	r5, [r4, #85]	; 0x55
 8009b0a:	f884 5058 	strb.w	r5, [r4, #88]	; 0x58
 8009b0e:	f884 5053 	strb.w	r5, [r4, #83]	; 0x53
 8009b12:	f884 5054 	strb.w	r5, [r4, #84]	; 0x54
 8009b16:	460e      	mov	r6, r1
 8009b18:	f7ff feaa 	bl	8009870 <VSS_Clear>
 8009b1c:	4629      	mov	r1, r5
 8009b1e:	4640      	mov	r0, r8
 8009b20:	f7ff faac 	bl	800907c <STC_SetControlMode>
 8009b24:	8861      	ldrh	r1, [r4, #2]
 8009b26:	b2b6      	uxth	r6, r6
 8009b28:	fb11 f106 	smulbb	r1, r1, r6
 8009b2c:	b209      	sxth	r1, r1
 8009b2e:	4638      	mov	r0, r7
 8009b30:	f7ff ff4a 	bl	80099c8 <VSS_SetMecAngle>
 8009b34:	462a      	mov	r2, r5
 8009b36:	4629      	mov	r1, r5
 8009b38:	4640      	mov	r0, r8
 8009b3a:	f7ff faa3 	bl	8009084 <STC_ExecRamp>
 8009b3e:	8a21      	ldrh	r1, [r4, #16]
 8009b40:	89a2      	ldrh	r2, [r4, #12]
 8009b42:	fb11 f106 	smulbb	r1, r1, r6
 8009b46:	b209      	sxth	r1, r1
 8009b48:	4640      	mov	r0, r8
 8009b4a:	f7ff fa9b 	bl	8009084 <STC_ExecRamp>
 8009b4e:	89e1      	ldrh	r1, [r4, #14]
 8009b50:	89a2      	ldrh	r2, [r4, #12]
 8009b52:	fb11 f106 	smulbb	r1, r1, r6
 8009b56:	4638      	mov	r0, r7
 8009b58:	b209      	sxth	r1, r1
 8009b5a:	f7ff ff3d 	bl	80099d8 <VSS_SetMecAcceleration>
 8009b5e:	89a0      	ldrh	r0, [r4, #12]
 8009b60:	8823      	ldrh	r3, [r4, #0]
 8009b62:	4907      	ldr	r1, [pc, #28]	; (8009b80 <RUC_Clear+0x8c>)
 8009b64:	6962      	ldr	r2, [r4, #20]
 8009b66:	f884 5057 	strb.w	r5, [r4, #87]	; 0x57
 8009b6a:	fb03 f300 	mul.w	r3, r3, r0
 8009b6e:	fba1 1303 	umull	r1, r3, r1, r3
 8009b72:	099b      	lsrs	r3, r3, #6
 8009b74:	3301      	adds	r3, #1
 8009b76:	80a3      	strh	r3, [r4, #4]
 8009b78:	60a2      	str	r2, [r4, #8]
 8009b7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b7e:	bf00      	nop
 8009b80:	10624dd3 	.word	0x10624dd3

08009b84 <RUC_Exec>:
 8009b84:	b538      	push	{r3, r4, r5, lr}
 8009b86:	8883      	ldrh	r3, [r0, #4]
 8009b88:	bb53      	cbnz	r3, 8009be0 <RUC_Exec+0x5c>
 8009b8a:	6883      	ldr	r3, [r0, #8]
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	d02e      	beq.n	8009bee <RUC_Exec+0x6a>
 8009b90:	88c5      	ldrh	r5, [r0, #6]
 8009b92:	8899      	ldrh	r1, [r3, #4]
 8009b94:	881a      	ldrh	r2, [r3, #0]
 8009b96:	4604      	mov	r4, r0
 8009b98:	fb11 f105 	smulbb	r1, r1, r5
 8009b9c:	b209      	sxth	r1, r1
 8009b9e:	6e80      	ldr	r0, [r0, #104]	; 0x68
 8009ba0:	f7ff fa70 	bl	8009084 <STC_ExecRamp>
 8009ba4:	68a3      	ldr	r3, [r4, #8]
 8009ba6:	88e5      	ldrh	r5, [r4, #6]
 8009ba8:	8859      	ldrh	r1, [r3, #2]
 8009baa:	881a      	ldrh	r2, [r3, #0]
 8009bac:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8009bae:	fb11 f105 	smulbb	r1, r1, r5
 8009bb2:	b209      	sxth	r1, r1
 8009bb4:	f7ff ff10 	bl	80099d8 <VSS_SetMecAcceleration>
 8009bb8:	68a2      	ldr	r2, [r4, #8]
 8009bba:	8823      	ldrh	r3, [r4, #0]
 8009bbc:	8810      	ldrh	r0, [r2, #0]
 8009bbe:	490d      	ldr	r1, [pc, #52]	; (8009bf4 <RUC_Exec+0x70>)
 8009bc0:	6892      	ldr	r2, [r2, #8]
 8009bc2:	60a2      	str	r2, [r4, #8]
 8009bc4:	fb03 f300 	mul.w	r3, r3, r0
 8009bc8:	fba1 2303 	umull	r2, r3, r1, r3
 8009bcc:	f894 2058 	ldrb.w	r2, [r4, #88]	; 0x58
 8009bd0:	099b      	lsrs	r3, r3, #6
 8009bd2:	3301      	adds	r3, #1
 8009bd4:	3201      	adds	r2, #1
 8009bd6:	80a3      	strh	r3, [r4, #4]
 8009bd8:	f884 2058 	strb.w	r2, [r4, #88]	; 0x58
 8009bdc:	2001      	movs	r0, #1
 8009bde:	bd38      	pop	{r3, r4, r5, pc}
 8009be0:	3b01      	subs	r3, #1
 8009be2:	b29b      	uxth	r3, r3
 8009be4:	8083      	strh	r3, [r0, #4]
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d0cf      	beq.n	8009b8a <RUC_Exec+0x6>
 8009bea:	2001      	movs	r0, #1
 8009bec:	e7f7      	b.n	8009bde <RUC_Exec+0x5a>
 8009bee:	4618      	mov	r0, r3
 8009bf0:	bd38      	pop	{r3, r4, r5, pc}
 8009bf2:	bf00      	nop
 8009bf4:	10624dd3 	.word	0x10624dd3

08009bf8 <RUC_FirstAccelerationStageReached>:
 8009bf8:	f890 2058 	ldrb.w	r2, [r0, #88]	; 0x58
 8009bfc:	f890 0049 	ldrb.w	r0, [r0, #73]	; 0x49
 8009c00:	4282      	cmp	r2, r0
 8009c02:	bf34      	ite	cc
 8009c04:	2000      	movcc	r0, #0
 8009c06:	2001      	movcs	r0, #1
 8009c08:	4770      	bx	lr
 8009c0a:	bf00      	nop

08009c0c <RUC_SetPhase>:
 8009c0c:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8009c10:	0089      	lsls	r1, r1, #2
 8009c12:	1843      	adds	r3, r0, r1
 8009c14:	b410      	push	{r4}
 8009c16:	f8d2 4002 	ldr.w	r4, [r2, #2]
 8009c1a:	f8c3 400e 	str.w	r4, [r3, #14]
 8009c1e:	4618      	mov	r0, r3
 8009c20:	8813      	ldrh	r3, [r2, #0]
 8009c22:	8183      	strh	r3, [r0, #12]
 8009c24:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009c28:	2001      	movs	r0, #1
 8009c2a:	4770      	bx	lr

08009c2c <RUC_GetNumberOfPhases>:
 8009c2c:	f890 0048 	ldrb.w	r0, [r0, #72]	; 0x48
 8009c30:	4770      	bx	lr
 8009c32:	bf00      	nop

08009c34 <RUC_GetPhase>:
 8009c34:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8009c38:	0089      	lsls	r1, r1, #2
 8009c3a:	f101 0308 	add.w	r3, r1, #8
 8009c3e:	4403      	add	r3, r0
 8009c40:	4401      	add	r1, r0
 8009c42:	f8d3 3006 	ldr.w	r3, [r3, #6]
 8009c46:	f8c2 3002 	str.w	r3, [r2, #2]
 8009c4a:	898b      	ldrh	r3, [r1, #12]
 8009c4c:	8013      	strh	r3, [r2, #0]
 8009c4e:	2001      	movs	r0, #1
 8009c50:	4770      	bx	lr
 8009c52:	bf00      	nop

08009c54 <STO_PLL_CalcElAngle>:
 8009c54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c58:	f9b0 302e 	ldrsh.w	r3, [r0, #46]	; 0x2e
 8009c5c:	f8d0 e068 	ldr.w	lr, [r0, #104]	; 0x68
 8009c60:	4604      	mov	r4, r0
 8009c62:	03d8      	lsls	r0, r3, #15
 8009c64:	1ac2      	subs	r2, r0, r3
 8009c66:	4596      	cmp	lr, r2
 8009c68:	b089      	sub	sp, #36	; 0x24
 8009c6a:	f340 80c1 	ble.w	8009df0 <STO_PLL_CalcElAngle+0x19c>
 8009c6e:	66a2      	str	r2, [r4, #104]	; 0x68
 8009c70:	4696      	mov	lr, r2
 8009c72:	f8b4 511e 	ldrh.w	r5, [r4, #286]	; 0x11e
 8009c76:	f8d4 c06c 	ldr.w	ip, [r4, #108]	; 0x6c
 8009c7a:	fa4e f605 	asr.w	r6, lr, r5
 8009c7e:	9603      	str	r6, [sp, #12]
 8009c80:	4562      	cmp	r2, ip
 8009c82:	b236      	sxth	r6, r6
 8009c84:	9601      	str	r6, [sp, #4]
 8009c86:	f280 80c8 	bge.w	8009e1a <STO_PLL_CalcElAngle+0x1c6>
 8009c8a:	66e2      	str	r2, [r4, #108]	; 0x6c
 8009c8c:	4694      	mov	ip, r2
 8009c8e:	f9b4 302c 	ldrsh.w	r3, [r4, #44]	; 0x2c
 8009c92:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8009c94:	03de      	lsls	r6, r3, #15
 8009c96:	fa4c f205 	asr.w	r2, ip, r5
 8009c9a:	1af5      	subs	r5, r6, r3
 8009c9c:	9204      	str	r2, [sp, #16]
 8009c9e:	42a8      	cmp	r0, r5
 8009ca0:	b212      	sxth	r2, r2
 8009ca2:	9202      	str	r2, [sp, #8]
 8009ca4:	f340 80b3 	ble.w	8009e0e <STO_PLL_CalcElAngle+0x1ba>
 8009ca8:	6625      	str	r5, [r4, #96]	; 0x60
 8009caa:	4628      	mov	r0, r5
 8009cac:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009cae:	4295      	cmp	r5, r2
 8009cb0:	f280 80a7 	bge.w	8009e02 <STO_PLL_CalcElAngle+0x1ae>
 8009cb4:	6665      	str	r5, [r4, #100]	; 0x64
 8009cb6:	462a      	mov	r2, r5
 8009cb8:	f8b4 311c 	ldrh.w	r3, [r4, #284]	; 0x11c
 8009cbc:	f8b1 a006 	ldrh.w	sl, [r1, #6]
 8009cc0:	890d      	ldrh	r5, [r1, #8]
 8009cc2:	f9b1 8002 	ldrsh.w	r8, [r1, #2]
 8009cc6:	888e      	ldrh	r6, [r1, #4]
 8009cc8:	f9b1 7000 	ldrsh.w	r7, [r1]
 8009ccc:	f9b4 9020 	ldrsh.w	r9, [r4, #32]
 8009cd0:	9901      	ldr	r1, [sp, #4]
 8009cd2:	f8a4 1070 	strh.w	r1, [r4, #112]	; 0x70
 8009cd6:	fa40 f103 	asr.w	r1, r0, r3
 8009cda:	fa42 f303 	asr.w	r3, r2, r3
 8009cde:	1b8e      	subs	r6, r1, r6
 8009ce0:	fb11 f109 	smulbb	r1, r1, r9
 8009ce4:	fb13 f909 	smulbb	r9, r3, r9
 8009ce8:	eba3 030a 	sub.w	r3, r3, sl
 8009cec:	9305      	str	r3, [sp, #20]
 8009cee:	f9b4 b022 	ldrsh.w	fp, [r4, #34]	; 0x22
 8009cf2:	9b02      	ldr	r3, [sp, #8]
 8009cf4:	f9b4 a028 	ldrsh.w	sl, [r4, #40]	; 0x28
 8009cf8:	f8a4 3072 	strh.w	r3, [r4, #114]	; 0x72
 8009cfc:	b236      	sxth	r6, r6
 8009cfe:	1a41      	subs	r1, r0, r1
 8009d00:	fb05 f707 	mul.w	r7, r5, r7
 8009d04:	f9bd 3014 	ldrsh.w	r3, [sp, #20]
 8009d08:	8e60      	ldrh	r0, [r4, #50]	; 0x32
 8009d0a:	eba2 0209 	sub.w	r2, r2, r9
 8009d0e:	fb0b 1106 	mla	r1, fp, r6, r1
 8009d12:	143f      	asrs	r7, r7, #16
 8009d14:	fb0b 2b03 	mla	fp, fp, r3, r2
 8009d18:	fb0a 1107 	mla	r1, sl, r7, r1
 8009d1c:	fb05 f508 	mul.w	r5, r5, r8
 8009d20:	9a01      	ldr	r2, [sp, #4]
 8009d22:	9f02      	ldr	r7, [sp, #8]
 8009d24:	f9b4 802a 	ldrsh.w	r8, [r4, #42]	; 0x2a
 8009d28:	f9b4 9026 	ldrsh.w	r9, [r4, #38]	; 0x26
 8009d2c:	142d      	asrs	r5, r5, #16
 8009d2e:	fb0a b505 	mla	r5, sl, r5, fp
 8009d32:	4107      	asrs	r7, r0
 8009d34:	f9b4 a00e 	ldrsh.w	sl, [r4, #14]
 8009d38:	f9b4 b024 	ldrsh.w	fp, [r4, #36]	; 0x24
 8009d3c:	fa42 f000 	asr.w	r0, r2, r0
 8009d40:	fb06 e609 	mla	r6, r6, r9, lr
 8009d44:	fb09 c303 	mla	r3, r9, r3, ip
 8009d48:	fb07 f708 	mul.w	r7, r7, r8
 8009d4c:	fb00 f008 	mul.w	r0, r0, r8
 8009d50:	fb07 670a 	mla	r7, r7, sl, r6
 8009d54:	fb00 361a 	mls	r6, r0, sl, r3
 8009d58:	9b01      	ldr	r3, [sp, #4]
 8009d5a:	f994 2124 	ldrsb.w	r2, [r4, #292]	; 0x124
 8009d5e:	fb0b 1813 	mls	r8, fp, r3, r1
 8009d62:	9b02      	ldr	r3, [sp, #8]
 8009d64:	fb0b 5513 	mls	r5, fp, r3, r5
 8009d68:	2a00      	cmp	r2, #0
 8009d6a:	d147      	bne.n	8009dfc <STO_PLL_CalcElAngle+0x1a8>
 8009d6c:	f1ba 0f00 	cmp.w	sl, #0
 8009d70:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009d74:	bfb4      	ite	lt
 8009d76:	4691      	movlt	r9, r2
 8009d78:	f04f 0901 	movge.w	r9, #1
 8009d7c:	f9b4 0004 	ldrsh.w	r0, [r4, #4]
 8009d80:	f7f7 fc48 	bl	8001614 <MCM_Trig_Functions>
 8009d84:	9b04      	ldr	r3, [sp, #16]
 8009d86:	9a03      	ldr	r2, [sp, #12]
 8009d88:	fb13 f309 	smulbb	r3, r3, r9
 8009d8c:	fb12 f109 	smulbb	r1, r2, r9
 8009d90:	425b      	negs	r3, r3
 8009d92:	fb10 f303 	smulbb	r3, r0, r3
 8009d96:	fb10 f021 	smultb	r0, r0, r1
 8009d9a:	f343 33cf 	sbfx	r3, r3, #15, #16
 8009d9e:	f340 31cf 	sbfx	r1, r0, #15, #16
 8009da2:	1a59      	subs	r1, r3, r1
 8009da4:	f104 0034 	add.w	r0, r4, #52	; 0x34
 8009da8:	f7fe f84e 	bl	8007e48 <PI_Controller>
 8009dac:	f894 30f4 	ldrb.w	r3, [r4, #244]	; 0xf4
 8009db0:	f894 210e 	ldrb.w	r2, [r4, #270]	; 0x10e
 8009db4:	8220      	strh	r0, [r4, #16]
 8009db6:	3301      	adds	r3, #1
 8009db8:	b2db      	uxtb	r3, r3
 8009dba:	429a      	cmp	r2, r3
 8009dbc:	bf0a      	itet	eq
 8009dbe:	2200      	moveq	r2, #0
 8009dc0:	461a      	movne	r2, r3
 8009dc2:	4613      	moveq	r3, r2
 8009dc4:	eb04 0242 	add.w	r2, r4, r2, lsl #1
 8009dc8:	f9b2 1074 	ldrsh.w	r1, [r2, #116]	; 0x74
 8009dcc:	f8a4 110c 	strh.w	r1, [r4, #268]	; 0x10c
 8009dd0:	f8a2 0074 	strh.w	r0, [r2, #116]	; 0x74
 8009dd4:	88a2      	ldrh	r2, [r4, #4]
 8009dd6:	f884 30f4 	strb.w	r3, [r4, #244]	; 0xf4
 8009dda:	4410      	add	r0, r2
 8009ddc:	b200      	sxth	r0, r0
 8009dde:	f8c4 8060 	str.w	r8, [r4, #96]	; 0x60
 8009de2:	e9c4 5719 	strd	r5, r7, [r4, #100]	; 0x64
 8009de6:	66e6      	str	r6, [r4, #108]	; 0x6c
 8009de8:	80a0      	strh	r0, [r4, #4]
 8009dea:	b009      	add	sp, #36	; 0x24
 8009dec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009df0:	1a1d      	subs	r5, r3, r0
 8009df2:	45ae      	cmp	lr, r5
 8009df4:	bfdc      	itt	le
 8009df6:	66a5      	strle	r5, [r4, #104]	; 0x68
 8009df8:	46ae      	movle	lr, r5
 8009dfa:	e73a      	b.n	8009c72 <STO_PLL_CalcElAngle+0x1e>
 8009dfc:	fa1f f982 	uxth.w	r9, r2
 8009e00:	e7bc      	b.n	8009d7c <STO_PLL_CalcElAngle+0x128>
 8009e02:	1b9b      	subs	r3, r3, r6
 8009e04:	429a      	cmp	r2, r3
 8009e06:	bfdc      	itt	le
 8009e08:	6663      	strle	r3, [r4, #100]	; 0x64
 8009e0a:	461a      	movle	r2, r3
 8009e0c:	e754      	b.n	8009cb8 <STO_PLL_CalcElAngle+0x64>
 8009e0e:	1b9a      	subs	r2, r3, r6
 8009e10:	4290      	cmp	r0, r2
 8009e12:	bfdc      	itt	le
 8009e14:	6622      	strle	r2, [r4, #96]	; 0x60
 8009e16:	4610      	movle	r0, r2
 8009e18:	e748      	b.n	8009cac <STO_PLL_CalcElAngle+0x58>
 8009e1a:	1a1b      	subs	r3, r3, r0
 8009e1c:	459c      	cmp	ip, r3
 8009e1e:	bfdc      	itt	le
 8009e20:	66e3      	strle	r3, [r4, #108]	; 0x6c
 8009e22:	469c      	movle	ip, r3
 8009e24:	e733      	b.n	8009c8e <STO_PLL_CalcElAngle+0x3a>
 8009e26:	bf00      	nop

08009e28 <STO_PLL_CalcAvrgMecSpeedUnit>:
 8009e28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009e2a:	f890 c10e 	ldrb.w	ip, [r0, #270]	; 0x10e
 8009e2e:	f1bc 0f00 	cmp.w	ip, #0
 8009e32:	f000 8095 	beq.w	8009f60 <STO_PLL_CalcAvrgMecSpeedUnit+0x138>
 8009e36:	f10c 37ff 	add.w	r7, ip, #4294967295
 8009e3a:	b2fb      	uxtb	r3, r7
 8009e3c:	f100 0672 	add.w	r6, r0, #114	; 0x72
 8009e40:	f100 0774 	add.w	r7, r0, #116	; 0x74
 8009e44:	eb07 0743 	add.w	r7, r7, r3, lsl #1
 8009e48:	4632      	mov	r2, r6
 8009e4a:	2300      	movs	r3, #0
 8009e4c:	f932 5f02 	ldrsh.w	r5, [r2, #2]!
 8009e50:	4297      	cmp	r7, r2
 8009e52:	442b      	add	r3, r5
 8009e54:	d1fa      	bne.n	8009e4c <STO_PLL_CalcAvrgMecSpeedUnit+0x24>
 8009e56:	fb93 f5fc 	sdiv	r5, r3, ip
 8009e5a:	2400      	movs	r4, #0
 8009e5c:	f936 3f02 	ldrsh.w	r3, [r6, #2]!
 8009e60:	1b5b      	subs	r3, r3, r5
 8009e62:	42b2      	cmp	r2, r6
 8009e64:	fb03 4403 	mla	r4, r3, r3, r4
 8009e68:	d1f8      	bne.n	8009e5c <STO_PLL_CalcAvrgMecSpeedUnit+0x34>
 8009e6a:	fb94 f4fc 	sdiv	r4, r4, ip
 8009e6e:	fb05 fc05 	mul.w	ip, r5, r5
 8009e72:	f8b0 2110 	ldrh.w	r2, [r0, #272]	; 0x110
 8009e76:	8b43      	ldrh	r3, [r0, #26]
 8009e78:	7887      	ldrb	r7, [r0, #2]
 8009e7a:	f890 6104 	ldrb.w	r6, [r0, #260]	; 0x104
 8009e7e:	fb0c fc02 	mul.w	ip, ip, r2
 8009e82:	ea4f 1cec 	mov.w	ip, ip, asr #7
 8009e86:	fb05 f303 	mul.w	r3, r5, r3
 8009e8a:	45a4      	cmp	ip, r4
 8009e8c:	69c2      	ldr	r2, [r0, #28]
 8009e8e:	bfd4      	ite	le
 8009e90:	2500      	movle	r5, #0
 8009e92:	2501      	movgt	r5, #1
 8009e94:	fb03 f307 	mul.w	r3, r3, r7
 8009e98:	fb93 f3f2 	sdiv	r3, r3, r2
 8009e9c:	7842      	ldrb	r2, [r0, #1]
 8009e9e:	fb93 f3f2 	sdiv	r3, r3, r2
 8009ea2:	b21a      	sxth	r2, r3
 8009ea4:	800a      	strh	r2, [r1, #0]
 8009ea6:	f880 50f5 	strb.w	r5, [r0, #245]	; 0xf5
 8009eaa:	8182      	strh	r2, [r0, #12]
 8009eac:	f890 50f8 	ldrb.w	r5, [r0, #248]	; 0xf8
 8009eb0:	b99e      	cbnz	r6, 8009eda <STO_PLL_CalcAvrgMecSpeedUnit+0xb2>
 8009eb2:	b355      	cbz	r5, 8009f0a <STO_PLL_CalcAvrgMecSpeedUnit+0xe2>
 8009eb4:	45a4      	cmp	ip, r4
 8009eb6:	dc25      	bgt.n	8009f04 <STO_PLL_CalcAvrgMecSpeedUnit+0xdc>
 8009eb8:	f890 30f7 	ldrb.w	r3, [r0, #247]	; 0xf7
 8009ebc:	f890 2117 	ldrb.w	r2, [r0, #279]	; 0x117
 8009ec0:	3301      	adds	r3, #1
 8009ec2:	b2db      	uxtb	r3, r3
 8009ec4:	429a      	cmp	r2, r3
 8009ec6:	f880 30f7 	strb.w	r3, [r0, #247]	; 0xf7
 8009eca:	d81e      	bhi.n	8009f0a <STO_PLL_CalcAvrgMecSpeedUnit+0xe2>
 8009ecc:	2300      	movs	r3, #0
 8009ece:	78c2      	ldrb	r2, [r0, #3]
 8009ed0:	f880 30f7 	strb.w	r3, [r0, #247]	; 0xf7
 8009ed4:	7002      	strb	r2, [r0, #0]
 8009ed6:	4618      	mov	r0, r3
 8009ed8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	f8b0 211a 	ldrh.w	r2, [r0, #282]	; 0x11a
 8009ee0:	bfb8      	it	lt
 8009ee2:	425b      	neglt	r3, r3
 8009ee4:	429a      	cmp	r2, r3
 8009ee6:	dc14      	bgt.n	8009f12 <STO_PLL_CalcAvrgMecSpeedUnit+0xea>
 8009ee8:	2200      	movs	r2, #0
 8009eea:	4613      	mov	r3, r2
 8009eec:	4616      	mov	r6, r2
 8009eee:	f880 20f9 	strb.w	r2, [r0, #249]	; 0xf9
 8009ef2:	f8c0 60fc 	str.w	r6, [r0, #252]	; 0xfc
 8009ef6:	f8c0 3100 	str.w	r3, [r0, #256]	; 0x100
 8009efa:	b135      	cbz	r5, 8009f0a <STO_PLL_CalcAvrgMecSpeedUnit+0xe2>
 8009efc:	45a4      	cmp	ip, r4
 8009efe:	dddb      	ble.n	8009eb8 <STO_PLL_CalcAvrgMecSpeedUnit+0x90>
 8009f00:	2a00      	cmp	r2, #0
 8009f02:	d0d9      	beq.n	8009eb8 <STO_PLL_CalcAvrgMecSpeedUnit+0x90>
 8009f04:	2300      	movs	r3, #0
 8009f06:	f880 30f7 	strb.w	r3, [r0, #247]	; 0xf7
 8009f0a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8009f0e:	f7ff b84f 	b.w	8008fb0 <SPD_IsMecSpeedReliable>
 8009f12:	f890 2119 	ldrb.w	r2, [r0, #281]	; 0x119
 8009f16:	f9b0 e014 	ldrsh.w	lr, [r0, #20]
 8009f1a:	f9b0 7070 	ldrsh.w	r7, [r0, #112]	; 0x70
 8009f1e:	f9b0 6072 	ldrsh.w	r6, [r0, #114]	; 0x72
 8009f22:	ebc3 33c3 	rsb	r3, r3, r3, lsl #15
 8009f26:	fb93 f3fe 	sdiv	r3, r3, lr
 8009f2a:	fb03 f202 	mul.w	r2, r3, r2
 8009f2e:	2a00      	cmp	r2, #0
 8009f30:	bfb8      	it	lt
 8009f32:	323f      	addlt	r2, #63	; 0x3f
 8009f34:	1192      	asrs	r2, r2, #6
 8009f36:	fb02 f303 	mul.w	r3, r2, r3
 8009f3a:	fb07 f707 	mul.w	r7, r7, r7
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	fb06 7606 	mla	r6, r6, r6, r7
 8009f44:	461a      	mov	r2, r3
 8009f46:	f890 7118 	ldrb.w	r7, [r0, #280]	; 0x118
 8009f4a:	bfb8      	it	lt
 8009f4c:	f103 023f 	addlt.w	r2, r3, #63	; 0x3f
 8009f50:	1192      	asrs	r2, r2, #6
 8009f52:	fb07 3212 	mls	r2, r7, r2, r3
 8009f56:	4296      	cmp	r6, r2
 8009f58:	bfd4      	ite	le
 8009f5a:	2200      	movle	r2, #0
 8009f5c:	2201      	movgt	r2, #1
 8009f5e:	e7c6      	b.n	8009eee <STO_PLL_CalcAvrgMecSpeedUnit+0xc6>
 8009f60:	4664      	mov	r4, ip
 8009f62:	4665      	mov	r5, ip
 8009f64:	e785      	b.n	8009e72 <STO_PLL_CalcAvrgMecSpeedUnit+0x4a>
 8009f66:	bf00      	nop

08009f68 <STO_PLL_CalcAvrgElSpeedDpp>:
 8009f68:	f890 10f4 	ldrb.w	r1, [r0, #244]	; 0xf4
 8009f6c:	f890 310f 	ldrb.w	r3, [r0, #271]	; 0x10f
 8009f70:	b470      	push	{r4, r5, r6}
 8009f72:	f890 410e 	ldrb.w	r4, [r0, #270]	; 0x10e
 8009f76:	f8d0 5108 	ldr.w	r5, [r0, #264]	; 0x108
 8009f7a:	eb00 0241 	add.w	r2, r0, r1, lsl #1
 8009f7e:	b2a6      	uxth	r6, r4
 8009f80:	f9b2 2074 	ldrsh.w	r2, [r2, #116]	; 0x74
 8009f84:	1af3      	subs	r3, r6, r3
 8009f86:	b29b      	uxth	r3, r3
 8009f88:	442a      	add	r2, r5
 8009f8a:	b19b      	cbz	r3, 8009fb4 <STO_PLL_CalcAvrgElSpeedDpp+0x4c>
 8009f8c:	440b      	add	r3, r1
 8009f8e:	b29b      	uxth	r3, r3
 8009f90:	b219      	sxth	r1, r3
 8009f92:	428c      	cmp	r4, r1
 8009f94:	bfdc      	itt	le
 8009f96:	1b9b      	suble	r3, r3, r6
 8009f98:	b219      	sxthle	r1, r3
 8009f9a:	eb00 0341 	add.w	r3, r0, r1, lsl #1
 8009f9e:	f9b3 3074 	ldrsh.w	r3, [r3, #116]	; 0x74
 8009fa2:	1ad3      	subs	r3, r2, r3
 8009fa4:	f8b0 2120 	ldrh.w	r2, [r0, #288]	; 0x120
 8009fa8:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
 8009fac:	4113      	asrs	r3, r2
 8009fae:	81c3      	strh	r3, [r0, #14]
 8009fb0:	bc70      	pop	{r4, r5, r6}
 8009fb2:	4770      	bx	lr
 8009fb4:	f9b0 310c 	ldrsh.w	r3, [r0, #268]	; 0x10c
 8009fb8:	1ad3      	subs	r3, r2, r3
 8009fba:	e7f3      	b.n	8009fa4 <STO_PLL_CalcAvrgElSpeedDpp+0x3c>

08009fbc <STO_PLL_Clear>:
 8009fbc:	b510      	push	{r4, lr}
 8009fbe:	f890 210e 	ldrb.w	r2, [r0, #270]	; 0x10e
 8009fc2:	2100      	movs	r1, #0
 8009fc4:	4604      	mov	r4, r0
 8009fc6:	e9c0 1118 	strd	r1, r1, [r0, #96]	; 0x60
 8009fca:	e9c0 111a 	strd	r1, r1, [r0, #104]	; 0x68
 8009fce:	8081      	strh	r1, [r0, #4]
 8009fd0:	81c1      	strh	r1, [r0, #14]
 8009fd2:	f8a0 10f6 	strh.w	r1, [r0, #246]	; 0xf6
 8009fd6:	f880 10f8 	strb.w	r1, [r0, #248]	; 0xf8
 8009fda:	f880 10f9 	strb.w	r1, [r0, #249]	; 0xf9
 8009fde:	f8c0 10fc 	str.w	r1, [r0, #252]	; 0xfc
 8009fe2:	f8c0 1100 	str.w	r1, [r0, #256]	; 0x100
 8009fe6:	f8c0 1108 	str.w	r1, [r0, #264]	; 0x108
 8009fea:	f880 1122 	strb.w	r1, [r0, #290]	; 0x122
 8009fee:	f880 1123 	strb.w	r1, [r0, #291]	; 0x123
 8009ff2:	b132      	cbz	r2, 800a002 <STO_PLL_Clear+0x46>
 8009ff4:	3a01      	subs	r2, #1
 8009ff6:	b2d2      	uxtb	r2, r2
 8009ff8:	3201      	adds	r2, #1
 8009ffa:	0052      	lsls	r2, r2, #1
 8009ffc:	3074      	adds	r0, #116	; 0x74
 8009ffe:	f000 f91d 	bl	800a23c <memset>
 800a002:	2100      	movs	r1, #0
 800a004:	f884 10f4 	strb.w	r1, [r4, #244]	; 0xf4
 800a008:	f8a4 110c 	strh.w	r1, [r4, #268]	; 0x10c
 800a00c:	f104 0034 	add.w	r0, r4, #52	; 0x34
 800a010:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a014:	f7fd bede 	b.w	8007dd4 <PID_SetIntegralTerm>

0800a018 <STO_PLL_Init>:
 800a018:	b538      	push	{r3, r4, r5, lr}
 800a01a:	4604      	mov	r4, r0
 800a01c:	f9b0 502e 	ldrsh.w	r5, [r0, #46]	; 0x2e
 800a020:	4b18      	ldr	r3, [pc, #96]	; (800a084 <STO_PLL_Init+0x6c>)
 800a022:	f890 0116 	ldrb.w	r0, [r0, #278]	; 0x116
 800a026:	fb93 f3f5 	sdiv	r3, r3, r5
 800a02a:	2200      	movs	r2, #0
 800a02c:	2101      	movs	r1, #1
 800a02e:	b21b      	sxth	r3, r3
 800a030:	f884 00f6 	strb.w	r0, [r4, #246]	; 0xf6
 800a034:	8662      	strh	r2, [r4, #50]	; 0x32
 800a036:	f884 1104 	strb.w	r1, [r4, #260]	; 0x104
 800a03a:	b303      	cbz	r3, 800a07e <STO_PLL_Init+0x66>
 800a03c:	4608      	mov	r0, r1
 800a03e:	e000      	b.n	800a042 <STO_PLL_Init+0x2a>
 800a040:	4611      	mov	r1, r2
 800a042:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
 800a046:	1c4a      	adds	r2, r1, #1
 800a048:	105b      	asrs	r3, r3, #1
 800a04a:	ea4f 0040 	mov.w	r0, r0, lsl #1
 800a04e:	b292      	uxth	r2, r2
 800a050:	d1f6      	bne.n	800a040 <STO_PLL_Init+0x28>
 800a052:	b200      	sxth	r0, r0
 800a054:	fb05 f200 	mul.w	r2, r5, r0
 800a058:	8661      	strh	r1, [r4, #50]	; 0x32
 800a05a:	4b0b      	ldr	r3, [pc, #44]	; (800a088 <STO_PLL_Init+0x70>)
 800a05c:	8620      	strh	r0, [r4, #48]	; 0x30
 800a05e:	fb83 1302 	smull	r1, r3, r3, r2
 800a062:	17d2      	asrs	r2, r2, #31
 800a064:	ebc2 2223 	rsb	r2, r2, r3, asr #8
 800a068:	8562      	strh	r2, [r4, #42]	; 0x2a
 800a06a:	4620      	mov	r0, r4
 800a06c:	f7ff ffa6 	bl	8009fbc <STO_PLL_Clear>
 800a070:	f104 0034 	add.w	r0, r4, #52	; 0x34
 800a074:	f7fd fe9a 	bl	8007dac <PID_HandleInit>
 800a078:	2300      	movs	r3, #0
 800a07a:	8263      	strh	r3, [r4, #18]
 800a07c:	bd38      	pop	{r3, r4, r5, pc}
 800a07e:	462a      	mov	r2, r5
 800a080:	4608      	mov	r0, r1
 800a082:	e7ea      	b.n	800a05a <STO_PLL_Init+0x42>
 800a084:	000fea5e 	.word	0x000fea5e
 800a088:	06488dc5 	.word	0x06488dc5

0800a08c <STO_PLL_IsObserverConverged>:
 800a08c:	f890 2123 	ldrb.w	r2, [r0, #291]	; 0x123
 800a090:	4603      	mov	r3, r0
 800a092:	b10a      	cbz	r2, 800a098 <STO_PLL_IsObserverConverged+0xc>
 800a094:	f9b0 100c 	ldrsh.w	r1, [r0, #12]
 800a098:	f893 0122 	ldrb.w	r0, [r3, #290]	; 0x122
 800a09c:	2800      	cmp	r0, #0
 800a09e:	d143      	bne.n	800a128 <STO_PLL_IsObserverConverged+0x9c>
 800a0a0:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
 800a0a4:	b430      	push	{r4, r5}
 800a0a6:	fb02 f501 	mul.w	r5, r2, r1
 800a0aa:	2d00      	cmp	r5, #0
 800a0ac:	460c      	mov	r4, r1
 800a0ae:	dd34      	ble.n	800a11a <STO_PLL_IsObserverConverged+0x8e>
 800a0b0:	2a00      	cmp	r2, #0
 800a0b2:	bfbc      	itt	lt
 800a0b4:	4252      	neglt	r2, r2
 800a0b6:	b212      	sxthlt	r2, r2
 800a0b8:	2900      	cmp	r1, #0
 800a0ba:	bfbc      	itt	lt
 800a0bc:	4249      	neglt	r1, r1
 800a0be:	b20c      	sxthlt	r4, r1
 800a0c0:	f893 10f5 	ldrb.w	r1, [r3, #245]	; 0xf5
 800a0c4:	b359      	cbz	r1, 800a11e <STO_PLL_IsObserverConverged+0x92>
 800a0c6:	f8b3 5114 	ldrh.w	r5, [r3, #276]	; 0x114
 800a0ca:	b291      	uxth	r1, r2
 800a0cc:	428d      	cmp	r5, r1
 800a0ce:	d226      	bcs.n	800a11e <STO_PLL_IsObserverConverged+0x92>
 800a0d0:	f893 1113 	ldrb.w	r1, [r3, #275]	; 0x113
 800a0d4:	fb04 f101 	mul.w	r1, r4, r1
 800a0d8:	2900      	cmp	r1, #0
 800a0da:	bfb8      	it	lt
 800a0dc:	310f      	addlt	r1, #15
 800a0de:	f341 110f 	sbfx	r1, r1, #4, #16
 800a0e2:	428a      	cmp	r2, r1
 800a0e4:	db1b      	blt.n	800a11e <STO_PLL_IsObserverConverged+0x92>
 800a0e6:	f893 1112 	ldrb.w	r1, [r3, #274]	; 0x112
 800a0ea:	fb04 f101 	mul.w	r1, r4, r1
 800a0ee:	2900      	cmp	r1, #0
 800a0f0:	bfb8      	it	lt
 800a0f2:	310f      	addlt	r1, #15
 800a0f4:	f341 110f 	sbfx	r1, r1, #4, #16
 800a0f8:	428a      	cmp	r2, r1
 800a0fa:	dc10      	bgt.n	800a11e <STO_PLL_IsObserverConverged+0x92>
 800a0fc:	f893 20f6 	ldrb.w	r2, [r3, #246]	; 0xf6
 800a100:	f893 1116 	ldrb.w	r1, [r3, #278]	; 0x116
 800a104:	3201      	adds	r2, #1
 800a106:	b2d2      	uxtb	r2, r2
 800a108:	4291      	cmp	r1, r2
 800a10a:	f883 20f6 	strb.w	r2, [r3, #246]	; 0xf6
 800a10e:	d804      	bhi.n	800a11a <STO_PLL_IsObserverConverged+0x8e>
 800a110:	2001      	movs	r0, #1
 800a112:	2200      	movs	r2, #0
 800a114:	f883 00f8 	strb.w	r0, [r3, #248]	; 0xf8
 800a118:	701a      	strb	r2, [r3, #0]
 800a11a:	bc30      	pop	{r4, r5}
 800a11c:	4770      	bx	lr
 800a11e:	2200      	movs	r2, #0
 800a120:	f883 20f6 	strb.w	r2, [r3, #246]	; 0xf6
 800a124:	bc30      	pop	{r4, r5}
 800a126:	4770      	bx	lr
 800a128:	2001      	movs	r0, #1
 800a12a:	2200      	movs	r2, #0
 800a12c:	f883 00f8 	strb.w	r0, [r3, #248]	; 0xf8
 800a130:	701a      	strb	r2, [r3, #0]
 800a132:	4770      	bx	lr

0800a134 <STO_PLL_GetEstimatedBemf>:
 800a134:	6f03      	ldr	r3, [r0, #112]	; 0x70
 800a136:	2000      	movs	r0, #0
 800a138:	b29a      	uxth	r2, r3
 800a13a:	f362 000f 	bfi	r0, r2, #0, #16
 800a13e:	0c1b      	lsrs	r3, r3, #16
 800a140:	b082      	sub	sp, #8
 800a142:	f363 401f 	bfi	r0, r3, #16, #16
 800a146:	b002      	add	sp, #8
 800a148:	4770      	bx	lr
 800a14a:	bf00      	nop

0800a14c <STO_PLL_GetEstimatedCurrent>:
 800a14c:	e9d0 2318 	ldrd	r2, r3, [r0, #96]	; 0x60
 800a150:	b410      	push	{r4}
 800a152:	f8b0 411c 	ldrh.w	r4, [r0, #284]	; 0x11c
 800a156:	4122      	asrs	r2, r4
 800a158:	b292      	uxth	r2, r2
 800a15a:	4123      	asrs	r3, r4
 800a15c:	2100      	movs	r1, #0
 800a15e:	b29b      	uxth	r3, r3
 800a160:	f362 010f 	bfi	r1, r2, #0, #16
 800a164:	f363 411f 	bfi	r1, r3, #16, #16
 800a168:	b083      	sub	sp, #12
 800a16a:	4608      	mov	r0, r1
 800a16c:	b003      	add	sp, #12
 800a16e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a172:	4770      	bx	lr

0800a174 <STO_PLL_GetObserverGains>:
 800a174:	f9b0 3022 	ldrsh.w	r3, [r0, #34]	; 0x22
 800a178:	800b      	strh	r3, [r1, #0]
 800a17a:	f9b0 3026 	ldrsh.w	r3, [r0, #38]	; 0x26
 800a17e:	8013      	strh	r3, [r2, #0]
 800a180:	4770      	bx	lr
 800a182:	bf00      	nop

0800a184 <STO_PLL_SetObserverGains>:
 800a184:	8441      	strh	r1, [r0, #34]	; 0x22
 800a186:	84c2      	strh	r2, [r0, #38]	; 0x26
 800a188:	4770      	bx	lr
 800a18a:	bf00      	nop

0800a18c <STO_OTF_ResetPLL>:
 800a18c:	6800      	ldr	r0, [r0, #0]
 800a18e:	2100      	movs	r1, #0
 800a190:	3034      	adds	r0, #52	; 0x34
 800a192:	f7fd be1f 	b.w	8007dd4 <PID_SetIntegralTerm>
 800a196:	bf00      	nop

0800a198 <STO_ResetPLL>:
 800a198:	3034      	adds	r0, #52	; 0x34
 800a19a:	2100      	movs	r1, #0
 800a19c:	f7fd be1a 	b.w	8007dd4 <PID_SetIntegralTerm>

0800a1a0 <STO_PLL_GetEstimatedBemfLevel>:
 800a1a0:	f8d0 0100 	ldr.w	r0, [r0, #256]	; 0x100
 800a1a4:	4770      	bx	lr
 800a1a6:	bf00      	nop

0800a1a8 <STO_PLL_GetObservedBemfLevel>:
 800a1a8:	f8d0 00fc 	ldr.w	r0, [r0, #252]	; 0xfc
 800a1ac:	4770      	bx	lr
 800a1ae:	bf00      	nop

0800a1b0 <STO_PLL_IsVarianceTight>:
 800a1b0:	6803      	ldr	r3, [r0, #0]
 800a1b2:	f893 00f5 	ldrb.w	r0, [r3, #245]	; 0xf5
 800a1b6:	4770      	bx	lr

0800a1b8 <STO_PLL_ForceConvergency1>:
 800a1b8:	6803      	ldr	r3, [r0, #0]
 800a1ba:	2201      	movs	r2, #1
 800a1bc:	f883 2122 	strb.w	r2, [r3, #290]	; 0x122
 800a1c0:	4770      	bx	lr
 800a1c2:	bf00      	nop

0800a1c4 <STO_PLL_ForceConvergency2>:
 800a1c4:	6803      	ldr	r3, [r0, #0]
 800a1c6:	2201      	movs	r2, #1
 800a1c8:	f883 2123 	strb.w	r2, [r3, #291]	; 0x123
 800a1cc:	4770      	bx	lr
 800a1ce:	bf00      	nop

0800a1d0 <STO_SetDirection>:
 800a1d0:	f880 1124 	strb.w	r1, [r0, #292]	; 0x124
 800a1d4:	4770      	bx	lr
 800a1d6:	bf00      	nop

0800a1d8 <__libc_init_array>:
 800a1d8:	b570      	push	{r4, r5, r6, lr}
 800a1da:	4d0d      	ldr	r5, [pc, #52]	; (800a210 <__libc_init_array+0x38>)
 800a1dc:	4c0d      	ldr	r4, [pc, #52]	; (800a214 <__libc_init_array+0x3c>)
 800a1de:	1b64      	subs	r4, r4, r5
 800a1e0:	10a4      	asrs	r4, r4, #2
 800a1e2:	2600      	movs	r6, #0
 800a1e4:	42a6      	cmp	r6, r4
 800a1e6:	d109      	bne.n	800a1fc <__libc_init_array+0x24>
 800a1e8:	4d0b      	ldr	r5, [pc, #44]	; (800a218 <__libc_init_array+0x40>)
 800a1ea:	4c0c      	ldr	r4, [pc, #48]	; (800a21c <__libc_init_array+0x44>)
 800a1ec:	f000 f82e 	bl	800a24c <_init>
 800a1f0:	1b64      	subs	r4, r4, r5
 800a1f2:	10a4      	asrs	r4, r4, #2
 800a1f4:	2600      	movs	r6, #0
 800a1f6:	42a6      	cmp	r6, r4
 800a1f8:	d105      	bne.n	800a206 <__libc_init_array+0x2e>
 800a1fa:	bd70      	pop	{r4, r5, r6, pc}
 800a1fc:	f855 3b04 	ldr.w	r3, [r5], #4
 800a200:	4798      	blx	r3
 800a202:	3601      	adds	r6, #1
 800a204:	e7ee      	b.n	800a1e4 <__libc_init_array+0xc>
 800a206:	f855 3b04 	ldr.w	r3, [r5], #4
 800a20a:	4798      	blx	r3
 800a20c:	3601      	adds	r6, #1
 800a20e:	e7f2      	b.n	800a1f6 <__libc_init_array+0x1e>
 800a210:	0800a5c4 	.word	0x0800a5c4
 800a214:	0800a5c4 	.word	0x0800a5c4
 800a218:	0800a5c4 	.word	0x0800a5c4
 800a21c:	0800a5c8 	.word	0x0800a5c8

0800a220 <memcpy>:
 800a220:	440a      	add	r2, r1
 800a222:	4291      	cmp	r1, r2
 800a224:	f100 33ff 	add.w	r3, r0, #4294967295
 800a228:	d100      	bne.n	800a22c <memcpy+0xc>
 800a22a:	4770      	bx	lr
 800a22c:	b510      	push	{r4, lr}
 800a22e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a232:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a236:	4291      	cmp	r1, r2
 800a238:	d1f9      	bne.n	800a22e <memcpy+0xe>
 800a23a:	bd10      	pop	{r4, pc}

0800a23c <memset>:
 800a23c:	4402      	add	r2, r0
 800a23e:	4603      	mov	r3, r0
 800a240:	4293      	cmp	r3, r2
 800a242:	d100      	bne.n	800a246 <memset+0xa>
 800a244:	4770      	bx	lr
 800a246:	f803 1b01 	strb.w	r1, [r3], #1
 800a24a:	e7f9      	b.n	800a240 <memset+0x4>

0800a24c <_init>:
 800a24c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a24e:	bf00      	nop
 800a250:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a252:	bc08      	pop	{r3}
 800a254:	469e      	mov	lr, r3
 800a256:	4770      	bx	lr

0800a258 <_fini>:
 800a258:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a25a:	bf00      	nop
 800a25c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a25e:	bc08      	pop	{r3}
 800a260:	469e      	mov	lr, r3
 800a262:	4770      	bx	lr
