<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Assertions</title>
<link type="text/css" rel="stylesheet" href=".urg.css">
<script type="text/javascript" src=".sortable.js"></script></head>
<body><center class="pagetitle">Assertions</center>
<br><br><center><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></center>
<br>

<br>
<br clear=all>
<br clear=all>
<hr>
<br clear=all>
<b>Assertions by Category</b><table class="rt">
<col width="180">
<col span="3" width="60"><tr class="sortablehead"><td> <td>ASSERT<td>PROPERTIES<td>SEQUENCES
<tr class="wht"><td class="lf">Total<td>36<td>1<td>1
<tr class="wht"><td class="lf">Category 0<td>36<td>1<td>1
</table>
<hr>
<br clear=all>
<b>Assertions by Severity</b><table class="rt">
<col width="180">
<col span="3" width="60"><tr class="sortablehead"><td> <td>ASSERT<td>PROPERTIES<td>SEQUENCES
<tr class="wht"><td class="lf">Total<td>36<td>1<td>1
<tr class="wht"><td class="lf">Severity 0<td>36<td>1<td>1
</table>
<hr>
<br clear=all>
<b>Summary for Assertions</b><table class="rt">
<col width="180">
<col span="2" width="60"><tr class="sortablehead"><td> <td>NUMBER<td>PERCENT
<tr class="wht"><td class="lf">Total Number<td>36<td>100.00
<tr class="wht"><td class="lf"><a href="#tag_ast_no_covr">Not Covered</a><td>15<td>41.67
<tr class="wht"><td class="lf"><a href="#tag_ast_succ">At Least 1 Real Success</a><td>21<td>58.33
<tr class="wht"><td class="lf">At Least 1 Failure<td>0<td>0.00
<tr class="wht"><td class="lf"><a href="#tag_ast_incp">At Least 1 Incomplete</a><td>1<td>2.78
<tr class="wht"><td class="lf"><a href="#tag_ast_no_attp">Without Attempts</a><td>10<td>27.78
</table>
<hr>
<br clear=all>
<b>Summary for Cover Sequences</b><table class="rt">
<col width="180">
<col span="2" width="60"><tr class="sortablehead"><td> <td>NUMBER<td>PERCENT
<tr class="wht"><td class="lf">Total Number<td>1<td>100.00
<tr class="wht"><td class="lf">Not Covered<td>0<td>0.00
<tr class="wht"><td class="lf"><a href="#tag_seq_all_match">All Matches</a><td>1<td>100.00
<tr class="wht"><td class="lf"><a href="#tag_seq_frt_match">First Matches</a><td>1<td>100.00
</table>
<hr>
<br clear=all>
<b>Summary for Cover Properties</b><table class="rt">
<col width="180">
<col span="2" width="60"><tr class="sortablehead"><td> <td>NUMBER<td>PERCENT
<tr class="wht"><td class="lf">Total Number<td>1<td>100.00
<tr class="wht"><td class="lf">Not Covered<td>0<td>0.00
<tr class="wht"><td class="lf"><a href="#tag_pro_match">Matches</a><td>1<td>100.00
</table>
<hr>
<br clear=all>
<b>Detail Report for Assertions</b><br clear=all>
<br clear=all>
Assertions Not Covered:<a name="tag_ast_no_covr"></a>
<table class="sortable rt">
<col width="180">
<col span="6" width="60"><tr class="sortablehead">
<td class="alfsrt">ASSERTIONS<td>CATEGORY</td><td>SEVERITY</td><td>ATTEMPTS</td><td>REAL SUCCESSES</td><td>FAILURES</td><td>INCOMPLETE</td>
<tr class="wht"><td class="lf">uart_tb.DUT.rx_channel.RX_BE_CHK<a name="tag_hvp_ast_uart_tb.DUT.rx_channel.RX_BE_CHK"></a>
<td>0<td>0<td class="s9">15313<td class="s3">0<td>0<td>0
<tr class="wht"><td class="lf">uart_tb.DUT.rx_channel.RX_FE_CHK<a name="tag_hvp_ast_uart_tb.DUT.rx_channel.RX_FE_CHK"></a>
<td>0<td>0<td class="s9">15313<td class="s3">0<td>0<td>0
<tr class="wht"><td class="lf">uart_tb.DUT.rx_channel.RX_OE_CHK<a name="tag_hvp_ast_uart_tb.DUT.rx_channel.RX_OE_CHK"></a>
<td>0<td>0<td class="s9">15313<td class="s3">0<td>0<td>0
<tr class="wht"><td class="lf">uart_tb.DUT.rx_channel.RX_PE_CHK<a name="tag_hvp_ast_uart_tb.DUT.rx_channel.RX_PE_CHK"></a>
<td>0<td>0<td class="s9">15313<td class="s3">0<td>0<td>0
<tr class="wht"><td class="lf">uart_tb.DUT.tx_channel.tx_fifo.TX_FIFO_FULL_CHK<a name="tag_hvp_ast_uart_tb.DUT.tx_channel.tx_fifo.TX_FIFO_FULL_CHK"></a>
<td>0<td>0<td class="s9">15313<td class="s3">0<td>0<td>0
<tr class="wht"><td class="lf">uvm_pkg.\uvm_reg_map::do_read .unnamed$$_0.unnamed$$_1<a name="tag_hvp_ast_uvm_pkg.\uvm_reg_map::do_read .unnamed$$_0.unnamed$$_1"></a>
<td>0<td>0<td class="s3">0<td class="s3">0<td>0<td>0
<tr class="wht"><td class="lf">uvm_pkg.\uvm_reg_map::do_write .unnamed$$_0.unnamed$$_1<a name="tag_hvp_ast_uvm_pkg.\uvm_reg_map::do_write .unnamed$$_0.unnamed$$_1"></a>
<td>0<td>0<td class="s3">0<td class="s3">0<td>0<td>0
<tr class="wht"><td class="lf">vcs_paramclassrepository.\baud_rate_test_seq::body .unnamed$$_1<a name="tag_hvp_ast_vcs_paramclassrepository.\baud_rate_test_seq::body .unnamed$$_1"></a>
<td>0<td>0<td class="s3">0<td class="s3">0<td>0<td>0
<tr class="wht"><td class="lf">vcs_paramclassrepository.\modem_basic_sequence::body .unnamed$$_1<a name="tag_hvp_ast_vcs_paramclassrepository.\modem_basic_sequence::body .unnamed$$_1"></a>
<td>0<td>0<td class="s3">0<td class="s3">0<td>0<td>0
<tr class="wht"><td class="lf">vcs_paramclassrepository.\rx_errors_int_vseq::body .unnamed$$_1<a name="tag_hvp_ast_vcs_paramclassrepository.\rx_errors_int_vseq::body .unnamed$$_1"></a>
<td>0<td>0<td class="s3">0<td class="s3">0<td>0<td>0
<tr class="wht"><td class="lf">vcs_paramclassrepository.\rx_errors_int_vseq::body .unnamed$$_3<a name="tag_hvp_ast_vcs_paramclassrepository.\rx_errors_int_vseq::body .unnamed$$_3"></a>
<td>0<td>0<td class="s3">0<td class="s3">0<td>0<td>0
<tr class="wht"><td class="lf">vcs_paramclassrepository.\uart_host_mcr_seq::body .unnamed$$_0<a name="tag_hvp_ast_vcs_paramclassrepository.\uart_host_mcr_seq::body .unnamed$$_0"></a>
<td>0<td>0<td class="s3">0<td class="s3">0<td>0<td>0
<tr class="wht"><td class="lf">vcs_paramclassrepository.\uart_rx_seq::body .unnamed$$_1<a name="tag_hvp_ast_vcs_paramclassrepository.\uart_rx_seq::body .unnamed$$_1"></a>
<td>0<td>0<td class="s3">0<td class="s3">0<td>0<td>0
<tr class="wht"><td class="lf">vcs_paramclassrepository.\word_format_int_vseq::body .unnamed$$_1<a name="tag_hvp_ast_vcs_paramclassrepository.\word_format_int_vseq::body .unnamed$$_1"></a>
<td>0<td>0<td class="s3">0<td class="s3">0<td>0<td>0
<tr class="wht"><td class="lf">vcs_paramclassrepository.\word_format_int_vseq::body .unnamed$$_3<a name="tag_hvp_ast_vcs_paramclassrepository.\word_format_int_vseq::body .unnamed$$_3"></a>
<td>0<td>0<td class="s3">0<td class="s3">0<td>0<td>0
</table>
<br clear=all>
Assertions At Least 1 Real Success:<a name="tag_ast_succ"></a>
<table class="sortable rt">
<col width="180">
<col span="6" width="60"><tr class="sortablehead">
<td class="alfsrt">ASSERTIONS<td>CATEGORY</td><td>SEVERITY</td><td>ATTEMPTS</td><td>REAL SUCCESSES</td><td>FAILURES</td><td>INCOMPLETE</td>
<tr class="wht"><td class="lf">uart_tb.APB.CHK_PSEL<a name="tag_hvp_ast_uart_tb.APB.CHK_PSEL"></a>
<td>0<td>0<td class="s9">15313<td class="s9">15313<td>0<td>0
<tr class="wht"><td class="lf">uart_tb.APB_PROTOCOL_MONITOR.PADDR_STABLE<a name="tag_hvp_ast_uart_tb.APB_PROTOCOL_MONITOR.PADDR_STABLE"></a>
<td>0<td>0<td class="s9">15313<td class="s9">1<td>0<td>0
<tr class="wht"><td class="lf">uart_tb.APB_PROTOCOL_MONITOR.PADDR_VALID<a name="tag_hvp_ast_uart_tb.APB_PROTOCOL_MONITOR.PADDR_VALID"></a>
<td>0<td>0<td class="s9">15313<td class="s9">309<td>0<td>0
<tr class="wht"><td class="lf">uart_tb.APB_PROTOCOL_MONITOR.PENABLE_DEASSERT<a name="tag_hvp_ast_uart_tb.APB_PROTOCOL_MONITOR.PENABLE_DEASSERT"></a>
<td>0<td>0<td class="s9">15313<td class="s9">62<td>0<td>0
<tr class="wht"><td class="lf">uart_tb.APB_PROTOCOL_MONITOR.PENABLE_VALID<a name="tag_hvp_ast_uart_tb.APB_PROTOCOL_MONITOR.PENABLE_VALID"></a>
<td>0<td>0<td class="s9">15313<td class="s9">309<td>0<td>0
<tr class="wht"><td class="lf">uart_tb.APB_PROTOCOL_MONITOR.PREADY_VALID<a name="tag_hvp_ast_uart_tb.APB_PROTOCOL_MONITOR.PREADY_VALID"></a>
<td>0<td>0<td class="s9">15313<td class="s9">62<td>0<td>0
<tr class="wht"><td class="lf">uart_tb.APB_PROTOCOL_MONITOR.PSEL_2_PENABLE<a name="tag_hvp_ast_uart_tb.APB_PROTOCOL_MONITOR.PSEL_2_PENABLE"></a>
<td>0<td>0<td class="s9">15313<td class="s9">1<td>0<td>0
<tr class="wht"><td class="lf">uart_tb.APB_PROTOCOL_MONITOR.PSEL_ONLY_ONE<a name="tag_hvp_ast_uart_tb.APB_PROTOCOL_MONITOR.PSEL_ONLY_ONE"></a>
<td>0<td>0<td class="s9">15313<td class="s9">15313<td>0<td>0
<tr class="wht"><td class="lf">uart_tb.APB_PROTOCOL_MONITOR.PSEL_STABLE<a name="tag_hvp_ast_uart_tb.APB_PROTOCOL_MONITOR.PSEL_STABLE"></a>
<td>0<td>0<td class="s9">15313<td class="s9">1<td>0<td>0
<tr class="wht"><td class="lf">uart_tb.APB_PROTOCOL_MONITOR.PSEL_VALID<a name="tag_hvp_ast_uart_tb.APB_PROTOCOL_MONITOR.PSEL_VALID"></a>
<td>0<td>0<td class="s9">15313<td class="s9">15313<td>0<td>0
<tr class="wht"><td class="lf">uart_tb.APB_PROTOCOL_MONITOR.PSLVERR_VALID<a name="tag_hvp_ast_uart_tb.APB_PROTOCOL_MONITOR.PSLVERR_VALID"></a>
<td>0<td>0<td class="s9">15313<td class="s9">62<td>0<td>0
<tr class="wht"><td class="lf">uart_tb.APB_PROTOCOL_MONITOR.PWDATA_STABLE<a name="tag_hvp_ast_uart_tb.APB_PROTOCOL_MONITOR.PWDATA_STABLE"></a>
<td>0<td>0<td class="s9">15313<td class="s9">1<td>0<td>0
<tr class="wht"><td class="lf">uart_tb.APB_PROTOCOL_MONITOR.PWDATA_VALID<a name="tag_hvp_ast_uart_tb.APB_PROTOCOL_MONITOR.PWDATA_VALID"></a>
<td>0<td>0<td class="s9">15313<td class="s9">59<td>0<td>0
<tr class="wht"><td class="lf">uart_tb.APB_PROTOCOL_MONITOR.PWRITE_STABLE<a name="tag_hvp_ast_uart_tb.APB_PROTOCOL_MONITOR.PWRITE_STABLE"></a>
<td>0<td>0<td class="s9">15313<td class="s9">1<td>0<td>0
<tr class="wht"><td class="lf">uart_tb.APB_PROTOCOL_MONITOR.PWRITE_VALID<a name="tag_hvp_ast_uart_tb.APB_PROTOCOL_MONITOR.PWRITE_VALID"></a>
<td>0<td>0<td class="s9">15313<td class="s9">309<td>0<td>0
<tr class="wht"><td class="lf">uart_tb.APB_PROTOCOL_MONITOR.RESET_VALID<a name="tag_hvp_ast_uart_tb.APB_PROTOCOL_MONITOR.RESET_VALID"></a>
<td>0<td>0<td class="s9">15313<td class="s9">15313<td>0<td>0
<tr class="wht"><td class="lf">uart_tb.DUT.tx_channel.TX_BUSY_CHK<a name="tag_hvp_ast_uart_tb.DUT.tx_channel.TX_BUSY_CHK"></a>
<td>0<td>0<td class="s9">15313<td class="s9">4<td>0<td>1
<tr class="wht"><td class="lf">uart_tb.DUT.tx_channel.tx_fifo.TX_FIFO_EMPTY_CHK<a name="tag_hvp_ast_uart_tb.DUT.tx_channel.tx_fifo.TX_FIFO_EMPTY_CHK"></a>
<td>0<td>0<td class="s9">15313<td class="s9">14546<td>0<td>0
<tr class="wht"><td class="lf">uart_tb.DUT.tx_channel.tx_fifo.TX_FIFO_OK_CHK<a name="tag_hvp_ast_uart_tb.DUT.tx_channel.tx_fifo.TX_FIFO_OK_CHK"></a>
<td>0<td>0<td class="s9">15313<td class="s9">766<td>0<td>0
<tr class="wht"><td class="lf">vcs_paramclassrepository.\uvm_component_name_check_visitor::visit .unnamed$$_0<a name="tag_hvp_ast_vcs_paramclassrepository.\uvm_component_name_check_visitor::visit .unnamed$$_0"></a>
<td>0<td>0<td class="s9">138<td class="s9">138<td>0<td>0
<tr class="wht"><td class="lf">vcs_paramclassrepository.\word_format_poll_vseq::body .unnamed$$_1<a name="tag_hvp_ast_vcs_paramclassrepository.\word_format_poll_vseq::body .unnamed$$_1"></a>
<td>0<td>0<td class="s9">2<td class="s9">2<td>0<td>0
</table>
<br clear=all>
Assertions At Least 1 Incomplete:<a name="tag_ast_incp"></a>
<table class="sortable rt">
<col width="180">
<col span="6" width="60"><tr class="sortablehead">
<td class="alfsrt">ASSERTIONS<td>CATEGORY</td><td>SEVERITY</td><td>ATTEMPTS</td><td>REAL SUCCESSES</td><td>FAILURES</td><td>INCOMPLETE</td>
<tr class="wht"><td class="lf">uart_tb.DUT.tx_channel.TX_BUSY_CHK<td>0<td>0<td class="s9">15313<td class="s9">4<td>0<td>1
</table>
<br clear=all>
Assertions Without Attempts:<a name="tag_ast_no_attp"></a>
<table class="sortable rt">
<col width="180">
<col span="6" width="60"><tr class="sortablehead">
<td class="alfsrt">ASSERTIONS<td>CATEGORY</td><td>SEVERITY</td><td>ATTEMPTS</td><td>REAL SUCCESSES</td><td>FAILURES</td><td>INCOMPLETE</td>
<tr class="wht"><td class="lf">uvm_pkg.\uvm_reg_map::do_read .unnamed$$_0.unnamed$$_1<td>0<td>0<td class="s3">0<td class="s3">0<td>0<td>0
<tr class="wht"><td class="lf">uvm_pkg.\uvm_reg_map::do_write .unnamed$$_0.unnamed$$_1<td>0<td>0<td class="s3">0<td class="s3">0<td>0<td>0
<tr class="wht"><td class="lf">vcs_paramclassrepository.\baud_rate_test_seq::body .unnamed$$_1<td>0<td>0<td class="s3">0<td class="s3">0<td>0<td>0
<tr class="wht"><td class="lf">vcs_paramclassrepository.\modem_basic_sequence::body .unnamed$$_1<td>0<td>0<td class="s3">0<td class="s3">0<td>0<td>0
<tr class="wht"><td class="lf">vcs_paramclassrepository.\rx_errors_int_vseq::body .unnamed$$_1<td>0<td>0<td class="s3">0<td class="s3">0<td>0<td>0
<tr class="wht"><td class="lf">vcs_paramclassrepository.\rx_errors_int_vseq::body .unnamed$$_3<td>0<td>0<td class="s3">0<td class="s3">0<td>0<td>0
<tr class="wht"><td class="lf">vcs_paramclassrepository.\uart_host_mcr_seq::body .unnamed$$_0<td>0<td>0<td class="s3">0<td class="s3">0<td>0<td>0
<tr class="wht"><td class="lf">vcs_paramclassrepository.\uart_rx_seq::body .unnamed$$_1<td>0<td>0<td class="s3">0<td class="s3">0<td>0<td>0
<tr class="wht"><td class="lf">vcs_paramclassrepository.\word_format_int_vseq::body .unnamed$$_1<td>0<td>0<td class="s3">0<td class="s3">0<td>0<td>0
<tr class="wht"><td class="lf">vcs_paramclassrepository.\word_format_int_vseq::body .unnamed$$_3<td>0<td>0<td class="s3">0<td class="s3">0<td>0<td>0
</table>
<hr>
<br clear=all>
<b>Detail Report for Cover Sequences</b><br clear=all>
<br clear=all>
Cover Sequences All Matches:<a name="tag_seq_all_match"></a>
<table class="sortable rt">
<col width="180">
<col span="6" width="60"><tr class="sortablehead">
<td class="alfsrt">COVER SEQUENCES<td>CATEGORY</td><td>SEVERITY</td><td>ATTEMPTS</td><td>ALL MATCHES</td><td>FIRST MATCHES</td><td>INCOMPLETE</td>
<tr class="wht"><td class="lf">uart_tb.APB_PROTOCOL_MONITOR.unnamed$$_7<a name="tag_hvp_ast_uart_tb.APB_PROTOCOL_MONITOR.unnamed$$_7"></a>
<td>0<td>0<td class="s9">15313<td class="s9">62<td>62<td>0
</table>
<br clear=all>
Cover Sequences First Matches:<a name="tag_seq_frt_match"></a>
<table class="sortable rt">
<col width="180">
<col span="6" width="60"><tr class="sortablehead">
<td class="alfsrt">COVER SEQUENCES<td>CATEGORY</td><td>SEVERITY</td><td>ATTEMPTS</td><td>ALL MATCHES</td><td>FIRST MATCHES</td><td>INCOMPLETE</td>
<tr class="wht"><td class="lf">uart_tb.APB_PROTOCOL_MONITOR.unnamed$$_7<td>0<td>0<td class="s9">15313<td class="s9">62<td>62<td>0
</table>
<hr>
<br clear=all>
<b>Detail Report for Cover Properties</b><br clear=all>
<br clear=all>
Cover Properties Matches:<a name="tag_pro_match"></a>
<table class="sortable rt">
<col width="180">
<col span="5" width="60"><tr class="sortablehead">
<td class="alfsrt">COVER PROPERTIES<td>CATEGORY</td><td>SEVERITY</td><td>ATTEMPTS</td><td>MATCHES</td><td>INCOMPLETE</td>
<tr class="wht"><td class="lf">uart_tb.APB.COVER_PSEL<a name="tag_hvp_ast_uart_tb.APB.COVER_PSEL"></a>
<td>0<td>0<td class="s9">15313<td class="s9">15313<td>0
</table>
<br clear=all>
<br clear=all>
<hr>
<center><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></center>
<br>
<br clear=all>
<br clear=all>
<table align=center><tr><td class="s0 cl">0%
<td class="s1 cl">10%
<td class="s2 cl">20%
<td class="s3 cl">30%
<td class="s4 cl">40%
<td class="s5 cl">50%
<td class="s6 cl">60%
<td class="s7 cl">70%
<td class="s8 cl">80%
<td class="s9 cl">90%
<td class="s10 cl">100%</table></body>
</html>
