#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xa4ebf0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xa4ed80 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0xa47070 .functor NOT 1, L_0xa80190, C4<0>, C4<0>, C4<0>;
L_0xa7ff20 .functor XOR 1, L_0xa7fdc0, L_0xa7fe80, C4<0>, C4<0>;
L_0xa80080 .functor XOR 1, L_0xa7ff20, L_0xa7ffe0, C4<0>, C4<0>;
v0xa7d2c0_0 .net *"_ivl_10", 0 0, L_0xa7ffe0;  1 drivers
v0xa7d3c0_0 .net *"_ivl_12", 0 0, L_0xa80080;  1 drivers
v0xa7d4a0_0 .net *"_ivl_2", 0 0, L_0xa7fd20;  1 drivers
v0xa7d560_0 .net *"_ivl_4", 0 0, L_0xa7fdc0;  1 drivers
v0xa7d640_0 .net *"_ivl_6", 0 0, L_0xa7fe80;  1 drivers
v0xa7d770_0 .net *"_ivl_8", 0 0, L_0xa7ff20;  1 drivers
v0xa7d850_0 .net "a", 0 0, v0xa7b590_0;  1 drivers
v0xa7d8f0_0 .net "b", 0 0, v0xa7b630_0;  1 drivers
v0xa7d990_0 .net "c", 0 0, v0xa7b6d0_0;  1 drivers
v0xa7da30_0 .var "clk", 0 0;
v0xa7dad0_0 .net "d", 0 0, v0xa7b840_0;  1 drivers
v0xa7db70_0 .net "out_dut", 0 0, L_0xa7f8b0;  1 drivers
v0xa7dc10_0 .net "out_ref", 0 0, L_0xa7ebe0;  1 drivers
v0xa7dcb0_0 .var/2u "stats1", 159 0;
v0xa7dd50_0 .var/2u "strobe", 0 0;
v0xa7ddf0_0 .net "tb_match", 0 0, L_0xa80190;  1 drivers
v0xa7deb0_0 .net "tb_mismatch", 0 0, L_0xa47070;  1 drivers
v0xa7e080_0 .net "wavedrom_enable", 0 0, v0xa7b930_0;  1 drivers
v0xa7e120_0 .net "wavedrom_title", 511 0, v0xa7b9d0_0;  1 drivers
L_0xa7fd20 .concat [ 1 0 0 0], L_0xa7ebe0;
L_0xa7fdc0 .concat [ 1 0 0 0], L_0xa7ebe0;
L_0xa7fe80 .concat [ 1 0 0 0], L_0xa7f8b0;
L_0xa7ffe0 .concat [ 1 0 0 0], L_0xa7ebe0;
L_0xa80190 .cmp/eeq 1, L_0xa7fd20, L_0xa80080;
S_0xa4ef10 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0xa4ed80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0xa4f690 .functor NOT 1, v0xa7b6d0_0, C4<0>, C4<0>, C4<0>;
L_0xa47930 .functor NOT 1, v0xa7b630_0, C4<0>, C4<0>, C4<0>;
L_0xa7e330 .functor AND 1, L_0xa4f690, L_0xa47930, C4<1>, C4<1>;
L_0xa7e3d0 .functor NOT 1, v0xa7b840_0, C4<0>, C4<0>, C4<0>;
L_0xa7e500 .functor NOT 1, v0xa7b590_0, C4<0>, C4<0>, C4<0>;
L_0xa7e600 .functor AND 1, L_0xa7e3d0, L_0xa7e500, C4<1>, C4<1>;
L_0xa7e6e0 .functor OR 1, L_0xa7e330, L_0xa7e600, C4<0>, C4<0>;
L_0xa7e7a0 .functor AND 1, v0xa7b590_0, v0xa7b6d0_0, C4<1>, C4<1>;
L_0xa7e860 .functor AND 1, L_0xa7e7a0, v0xa7b840_0, C4<1>, C4<1>;
L_0xa7e920 .functor OR 1, L_0xa7e6e0, L_0xa7e860, C4<0>, C4<0>;
L_0xa7ea90 .functor AND 1, v0xa7b630_0, v0xa7b6d0_0, C4<1>, C4<1>;
L_0xa7eb00 .functor AND 1, L_0xa7ea90, v0xa7b840_0, C4<1>, C4<1>;
L_0xa7ebe0 .functor OR 1, L_0xa7e920, L_0xa7eb00, C4<0>, C4<0>;
v0xa472e0_0 .net *"_ivl_0", 0 0, L_0xa4f690;  1 drivers
v0xa47380_0 .net *"_ivl_10", 0 0, L_0xa7e600;  1 drivers
v0xa79d80_0 .net *"_ivl_12", 0 0, L_0xa7e6e0;  1 drivers
v0xa79e40_0 .net *"_ivl_14", 0 0, L_0xa7e7a0;  1 drivers
v0xa79f20_0 .net *"_ivl_16", 0 0, L_0xa7e860;  1 drivers
v0xa7a050_0 .net *"_ivl_18", 0 0, L_0xa7e920;  1 drivers
v0xa7a130_0 .net *"_ivl_2", 0 0, L_0xa47930;  1 drivers
v0xa7a210_0 .net *"_ivl_20", 0 0, L_0xa7ea90;  1 drivers
v0xa7a2f0_0 .net *"_ivl_22", 0 0, L_0xa7eb00;  1 drivers
v0xa7a3d0_0 .net *"_ivl_4", 0 0, L_0xa7e330;  1 drivers
v0xa7a4b0_0 .net *"_ivl_6", 0 0, L_0xa7e3d0;  1 drivers
v0xa7a590_0 .net *"_ivl_8", 0 0, L_0xa7e500;  1 drivers
v0xa7a670_0 .net "a", 0 0, v0xa7b590_0;  alias, 1 drivers
v0xa7a730_0 .net "b", 0 0, v0xa7b630_0;  alias, 1 drivers
v0xa7a7f0_0 .net "c", 0 0, v0xa7b6d0_0;  alias, 1 drivers
v0xa7a8b0_0 .net "d", 0 0, v0xa7b840_0;  alias, 1 drivers
v0xa7a970_0 .net "out", 0 0, L_0xa7ebe0;  alias, 1 drivers
S_0xa7aad0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0xa4ed80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0xa7b590_0 .var "a", 0 0;
v0xa7b630_0 .var "b", 0 0;
v0xa7b6d0_0 .var "c", 0 0;
v0xa7b7a0_0 .net "clk", 0 0, v0xa7da30_0;  1 drivers
v0xa7b840_0 .var "d", 0 0;
v0xa7b930_0 .var "wavedrom_enable", 0 0;
v0xa7b9d0_0 .var "wavedrom_title", 511 0;
S_0xa7ad70 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0xa7aad0;
 .timescale -12 -12;
v0xa7afd0_0 .var/2s "count", 31 0;
E_0xa49b40/0 .event negedge, v0xa7b7a0_0;
E_0xa49b40/1 .event posedge, v0xa7b7a0_0;
E_0xa49b40 .event/or E_0xa49b40/0, E_0xa49b40/1;
E_0xa49d90 .event negedge, v0xa7b7a0_0;
E_0xa349f0 .event posedge, v0xa7b7a0_0;
S_0xa7b0d0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0xa7aad0;
 .timescale -12 -12;
v0xa7b2d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xa7b3b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0xa7aad0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xa7bb30 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0xa4ed80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0xa7ed40 .functor NOT 1, v0xa7b6d0_0, C4<0>, C4<0>, C4<0>;
L_0xa7edb0 .functor NOT 1, v0xa7b840_0, C4<0>, C4<0>, C4<0>;
L_0xa7ee40 .functor AND 1, L_0xa7ed40, L_0xa7edb0, C4<1>, C4<1>;
L_0xa7ef50 .functor AND 1, v0xa7b590_0, v0xa7b630_0, C4<1>, C4<1>;
L_0xa7eff0 .functor NOT 1, v0xa7b6d0_0, C4<0>, C4<0>, C4<0>;
L_0xa7f170 .functor AND 1, L_0xa7ef50, L_0xa7eff0, C4<1>, C4<1>;
L_0xa7f2c0 .functor OR 1, L_0xa7ee40, L_0xa7f170, C4<0>, C4<0>;
L_0xa7f3d0 .functor NOT 1, v0xa7b590_0, C4<0>, C4<0>, C4<0>;
L_0xa7f490 .functor NOT 1, v0xa7b630_0, C4<0>, C4<0>, C4<0>;
L_0xa7f500 .functor AND 1, L_0xa7f3d0, L_0xa7f490, C4<1>, C4<1>;
L_0xa7f670 .functor NOT 1, v0xa7b840_0, C4<0>, C4<0>, C4<0>;
L_0xa7f7f0 .functor AND 1, L_0xa7f500, L_0xa7f670, C4<1>, C4<1>;
L_0xa7f920 .functor OR 1, L_0xa7f2c0, L_0xa7f7f0, C4<0>, C4<0>;
L_0xa7fa30 .functor AND 1, v0xa7b590_0, v0xa7b840_0, C4<1>, C4<1>;
L_0xa7f8b0 .functor OR 1, L_0xa7f920, L_0xa7fa30, C4<0>, C4<0>;
v0xa7be20_0 .net *"_ivl_0", 0 0, L_0xa7ed40;  1 drivers
v0xa7bf00_0 .net *"_ivl_10", 0 0, L_0xa7f170;  1 drivers
v0xa7bfe0_0 .net *"_ivl_12", 0 0, L_0xa7f2c0;  1 drivers
v0xa7c0d0_0 .net *"_ivl_14", 0 0, L_0xa7f3d0;  1 drivers
v0xa7c1b0_0 .net *"_ivl_16", 0 0, L_0xa7f490;  1 drivers
v0xa7c2e0_0 .net *"_ivl_18", 0 0, L_0xa7f500;  1 drivers
v0xa7c3c0_0 .net *"_ivl_2", 0 0, L_0xa7edb0;  1 drivers
v0xa7c4a0_0 .net *"_ivl_20", 0 0, L_0xa7f670;  1 drivers
v0xa7c580_0 .net *"_ivl_22", 0 0, L_0xa7f7f0;  1 drivers
v0xa7c660_0 .net *"_ivl_24", 0 0, L_0xa7f920;  1 drivers
v0xa7c740_0 .net *"_ivl_26", 0 0, L_0xa7fa30;  1 drivers
v0xa7c820_0 .net *"_ivl_4", 0 0, L_0xa7ee40;  1 drivers
v0xa7c900_0 .net *"_ivl_6", 0 0, L_0xa7ef50;  1 drivers
v0xa7c9e0_0 .net *"_ivl_8", 0 0, L_0xa7eff0;  1 drivers
v0xa7cac0_0 .net "a", 0 0, v0xa7b590_0;  alias, 1 drivers
v0xa7cb60_0 .net "b", 0 0, v0xa7b630_0;  alias, 1 drivers
v0xa7cc50_0 .net "c", 0 0, v0xa7b6d0_0;  alias, 1 drivers
v0xa7ce50_0 .net "d", 0 0, v0xa7b840_0;  alias, 1 drivers
v0xa7cf40_0 .net "out", 0 0, L_0xa7f8b0;  alias, 1 drivers
S_0xa7d0a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0xa4ed80;
 .timescale -12 -12;
E_0xa498e0 .event anyedge, v0xa7dd50_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xa7dd50_0;
    %nor/r;
    %assign/vec4 v0xa7dd50_0, 0;
    %wait E_0xa498e0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xa7aad0;
T_3 ;
    %fork t_1, S_0xa7ad70;
    %jmp t_0;
    .scope S_0xa7ad70;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xa7afd0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa7b840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa7b6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa7b630_0, 0;
    %assign/vec4 v0xa7b590_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xa349f0;
    %load/vec4 v0xa7afd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0xa7afd0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xa7b840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa7b6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa7b630_0, 0;
    %assign/vec4 v0xa7b590_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0xa49d90;
    %fork TD_tb.stim1.wavedrom_stop, S_0xa7b3b0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xa49b40;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0xa7b590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa7b630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa7b6d0_0, 0;
    %assign/vec4 v0xa7b840_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0xa7aad0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0xa4ed80;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa7da30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa7dd50_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xa4ed80;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xa7da30_0;
    %inv;
    %store/vec4 v0xa7da30_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xa4ed80;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0xa7b7a0_0, v0xa7deb0_0, v0xa7d850_0, v0xa7d8f0_0, v0xa7d990_0, v0xa7dad0_0, v0xa7dc10_0, v0xa7db70_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xa4ed80;
T_7 ;
    %load/vec4 v0xa7dcb0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xa7dcb0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xa7dcb0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0xa7dcb0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xa7dcb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xa7dcb0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xa7dcb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xa4ed80;
T_8 ;
    %wait E_0xa49b40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa7dcb0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa7dcb0_0, 4, 32;
    %load/vec4 v0xa7ddf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xa7dcb0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa7dcb0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa7dcb0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa7dcb0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xa7dc10_0;
    %load/vec4 v0xa7dc10_0;
    %load/vec4 v0xa7db70_0;
    %xor;
    %load/vec4 v0xa7dc10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xa7dcb0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa7dcb0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xa7dcb0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa7dcb0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/human/kmap2/iter0/response29/top_module.sv";
