ARM GAS  C:\usertemp\ccBZTu22.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"fmc.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "Core/Src/fmc.c"
  19              		.section	.text.SDRAM_InitSequence,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	SDRAM_InitSequence:
  26              	.LFB333:
   1:Core/Src/fmc.c **** /**
   2:Core/Src/fmc.c ****   ******************************************************************************
   3:Core/Src/fmc.c ****   * File Name          : FMC.c
   4:Core/Src/fmc.c ****   * Description        : This file provides code for the configuration
   5:Core/Src/fmc.c ****   *                      of the FMC peripheral.
   6:Core/Src/fmc.c ****   ******************************************************************************
   7:Core/Src/fmc.c ****   * @attention
   8:Core/Src/fmc.c ****   *
   9:Core/Src/fmc.c ****   * <h2><center>&copy; Copyright (c) 2025 STMicroelectronics.
  10:Core/Src/fmc.c ****   * All rights reserved.</center></h2>
  11:Core/Src/fmc.c ****   *
  12:Core/Src/fmc.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/fmc.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/fmc.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/fmc.c ****   *                             www.st.com/SLA0044
  16:Core/Src/fmc.c ****   *
  17:Core/Src/fmc.c ****   ******************************************************************************
  18:Core/Src/fmc.c ****   */
  19:Core/Src/fmc.c **** 
  20:Core/Src/fmc.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/fmc.c **** #include "fmc.h"
  22:Core/Src/fmc.c **** 
  23:Core/Src/fmc.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/fmc.c **** #include "sdram.h"
  25:Core/Src/fmc.c **** static void SDRAM_InitSequence(void)
  26:Core/Src/fmc.c ****  {
  27              		.loc 1 26 2 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 2DE9F843 		push	{r3, r4, r5, r6, r7, r8, r9, lr}
  32              	.LCFI0:
ARM GAS  C:\usertemp\ccBZTu22.s 			page 2


  33              		.cfi_def_cfa_offset 32
  34              		.cfi_offset 3, -32
  35              		.cfi_offset 4, -28
  36              		.cfi_offset 5, -24
  37              		.cfi_offset 6, -20
  38              		.cfi_offset 7, -16
  39              		.cfi_offset 8, -12
  40              		.cfi_offset 9, -8
  41              		.cfi_offset 14, -4
  27:Core/Src/fmc.c ****    uint32_t tmpr = 0;
  42              		.loc 1 27 4 view .LVU1
  43              	.LVL0:
  28:Core/Src/fmc.c ****  
  29:Core/Src/fmc.c ****    /* Step 1 ----------------------------------------------------------------*/
  30:Core/Src/fmc.c ****    /* Ã©â€¦ï¿½Ã§Â½Â®Ã¥â€˜Â½Ã¤Â»Â¤Ã¯Â¼Å¡Ã¥Â¼â‚¬Ã¥ï¿½Â¯Ã¦ï¿½ï¿½Ã¤Â¾â€ºÃ§Â»â„¢SDRAMÃ§Å¡â€žÃ¦â€”Â¶Ã©â€™
  31:Core/Src/fmc.c ****    Command.CommandMode = FMC_SDRAM_CMD_CLK_ENABLE; //Ã¦â€”Â¶Ã©â€™Å¸Ã©â€¦ï¿½Ã§Â½Â®Ã¤Â½Â¿Ã¨Æ’Â½
  44              		.loc 1 31 4 view .LVU2
  45              		.loc 1 31 24 is_stmt 0 view .LVU3
  46 0004 214C     		ldr	r4, .L3
  47 0006 0126     		movs	r6, #1
  48 0008 2660     		str	r6, [r4]
  32:Core/Src/fmc.c ****    Command.CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;     //Ã§â€ºÂ®Ã¦Â â€¡SDRAMÃ¥Â­ËœÃ¥â€šÂ¨Ã¥Å’Âº
  49              		.loc 1 32 4 is_stmt 1 view .LVU4
  50              		.loc 1 32 26 is_stmt 0 view .LVU5
  51 000a 1027     		movs	r7, #16
  52 000c 6760     		str	r7, [r4, #4]
  33:Core/Src/fmc.c ****    Command.AutoRefreshNumber = 1;
  53              		.loc 1 33 4 is_stmt 1 view .LVU6
  54              		.loc 1 33 30 is_stmt 0 view .LVU7
  55 000e A660     		str	r6, [r4, #8]
  34:Core/Src/fmc.c ****    Command.ModeRegisterDefinition = 0;
  56              		.loc 1 34 4 is_stmt 1 view .LVU8
  57              		.loc 1 34 35 is_stmt 0 view .LVU9
  58 0010 4FF00008 		mov	r8, #0
  59 0014 C4F80C80 		str	r8, [r4, #12]
  35:Core/Src/fmc.c ****    /* Ã¥ï¿½â€˜Ã©?ï¿½Ã©â€¦ï¿½Ã§Â½Â®Ã¥â€˜Â½Ã¤Â»? */
  36:Core/Src/fmc.c ****    HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
  60              		.loc 1 36 4 is_stmt 1 view .LVU10
  61 0018 1D4D     		ldr	r5, .L3+4
  62 001a 4FF6FF72 		movw	r2, #65535
  63 001e 2146     		mov	r1, r4
  64 0020 2846     		mov	r0, r5
  65 0022 FFF7FEFF 		bl	HAL_SDRAM_SendCommand
  66              	.LVL1:
  37:Core/Src/fmc.c ****  
  38:Core/Src/fmc.c ****    /* Step 2: Ã¥Â»Â¶Ã¦â€”Â¶100us */ 
  39:Core/Src/fmc.c ****    
  40:Core/Src/fmc.c ****    HAL_Delay(1);
  67              		.loc 1 40 4 view .LVU11
  68 0026 3046     		mov	r0, r6
  69 0028 FFF7FEFF 		bl	HAL_Delay
  70              	.LVL2:
  41:Core/Src/fmc.c ****    
  42:Core/Src/fmc.c ****    /* Step 3 ----------------------------------------------------------------*/
  43:Core/Src/fmc.c ****    /* Ã©â€¦ï¿½Ã§Â½Â®Ã¥â€˜Â½Ã¤Â»Â¤Ã¯Â¼Å¡Ã¥Â¯Â¹Ã¦â€°?Ã¦Å“â€°Ã§Å¡â€žbankÃ©Â¢â€žÃ¥â€¦â€¦Ã§â€? */ 
  44:Core/Src/fmc.c ****    Command.CommandMode = FMC_SDRAM_CMD_PALL;    //Ã©Â¢â€žÃ¥â€¦â€¦Ã§â€ÂµÃ¥â€˜Â½Ã¤Â»?
  71              		.loc 1 44 4 view .LVU12
ARM GAS  C:\usertemp\ccBZTu22.s 			page 3


  72              		.loc 1 44 24 is_stmt 0 view .LVU13
  73 002c 0223     		movs	r3, #2
  74 002e 2360     		str	r3, [r4]
  45:Core/Src/fmc.c ****    Command.CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;    //Ã§â€ºÂ®Ã¦Â â€¡SDRAMÃ¥Â­ËœÃ¥â€šÂ¨Ã¥Å’ÂºÃ
  75              		.loc 1 45 4 is_stmt 1 view .LVU14
  76              		.loc 1 45 26 is_stmt 0 view .LVU15
  77 0030 6760     		str	r7, [r4, #4]
  46:Core/Src/fmc.c ****    Command.AutoRefreshNumber = 1;
  78              		.loc 1 46 4 is_stmt 1 view .LVU16
  79              		.loc 1 46 30 is_stmt 0 view .LVU17
  80 0032 A660     		str	r6, [r4, #8]
  47:Core/Src/fmc.c ****    Command.ModeRegisterDefinition = 0;
  81              		.loc 1 47 4 is_stmt 1 view .LVU18
  82              		.loc 1 47 35 is_stmt 0 view .LVU19
  83 0034 C4F80C80 		str	r8, [r4, #12]
  48:Core/Src/fmc.c ****    /* Ã¥ï¿½â€˜Ã©?ï¿½Ã©â€¦ï¿½Ã§Â½Â®Ã¥â€˜Â½Ã¤Â»? */
  49:Core/Src/fmc.c ****    HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);   
  84              		.loc 1 49 4 is_stmt 1 view .LVU20
  85 0038 4FF6FF72 		movw	r2, #65535
  86 003c 2146     		mov	r1, r4
  87 003e 2846     		mov	r0, r5
  88 0040 FFF7FEFF 		bl	HAL_SDRAM_SendCommand
  89              	.LVL3:
  50:Core/Src/fmc.c ****  
  51:Core/Src/fmc.c ****    /* Step 4 ----------------------------------------------------------------*/
  52:Core/Src/fmc.c ****    /* Ã©â€¦ï¿½Ã§Â½Â®Ã¥â€˜Â½Ã¤Â»Â¤Ã¯Â¼Å¡Ã¨â€¡ÂªÃ¥Å Â¨Ã¥Ë†Â·Ã¦â€“? */   
  53:Core/Src/fmc.c ****    Command.CommandMode = FMC_SDRAM_CMD_AUTOREFRESH_MODE;  //Ã¨â€¡ÂªÃ¥Å Â¨Ã¥Ë†Â·Ã¦â€“Â°Ã¥â€˜Â½Ã¤Â»Â¤
  90              		.loc 1 53 4 view .LVU21
  91              		.loc 1 53 24 is_stmt 0 view .LVU22
  92 0044 0323     		movs	r3, #3
  93 0046 2360     		str	r3, [r4]
  54:Core/Src/fmc.c ****    Command.CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
  94              		.loc 1 54 4 is_stmt 1 view .LVU23
  95              		.loc 1 54 26 is_stmt 0 view .LVU24
  96 0048 6760     		str	r7, [r4, #4]
  55:Core/Src/fmc.c ****    Command.AutoRefreshNumber = 4;  //Ã¨Â®Â¾Ã§Â½Â®Ã¨â€¡ÂªÃ¥Ë†Â·Ã¦â€“Â°Ã¦Â¬Â¡Ã¦â€¢? 
  97              		.loc 1 55 4 is_stmt 1 view .LVU25
  98              		.loc 1 55 30 is_stmt 0 view .LVU26
  99 004a 4FF00409 		mov	r9, #4
 100 004e C4F80890 		str	r9, [r4, #8]
  56:Core/Src/fmc.c ****    Command.ModeRegisterDefinition = 0;  
 101              		.loc 1 56 4 is_stmt 1 view .LVU27
 102              		.loc 1 56 35 is_stmt 0 view .LVU28
 103 0052 C4F80C80 		str	r8, [r4, #12]
  57:Core/Src/fmc.c ****    /* Ã¥ï¿½â€˜Ã©?ï¿½Ã©â€¦ï¿½Ã§Â½Â®Ã¥â€˜Â½Ã¤Â»? */
  58:Core/Src/fmc.c ****    HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 104              		.loc 1 58 4 is_stmt 1 view .LVU29
 105 0056 4FF6FF72 		movw	r2, #65535
 106 005a 2146     		mov	r1, r4
 107 005c 2846     		mov	r0, r5
 108 005e FFF7FEFF 		bl	HAL_SDRAM_SendCommand
 109              	.LVL4:
  59:Core/Src/fmc.c ****  
  60:Core/Src/fmc.c ****    /* Step 5 ----------------------------------------------------------------*/
  61:Core/Src/fmc.c ****    /* Ã¨Â®Â¾Ã§Â½Â®sdramÃ¥Â¯â€žÃ¥Â­ËœÃ¥â„¢Â¨Ã©â€¦ï¿½Ã§Â½? */
  62:Core/Src/fmc.c ****    tmpr = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |  //Ã¨Â®Â¾Ã§Â½Â®Ã§Âªï¿½Ã¥ï¿½â€˜Ã©â€¢Â¿Ã¥
 110              		.loc 1 62 4 view .LVU30
ARM GAS  C:\usertemp\ccBZTu22.s 			page 4


  63:Core/Src/fmc.c ****             SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |  //Ã¨Â®Â¾Ã§Â½Â®Ã§Âªï¿½Ã¥ï¿½â€˜Ã§Â±Â»Ã¥Å¾â€¹:Ã¨Â
  64:Core/Src/fmc.c ****             SDRAM_MODEREG_CAS_LATENCY_2           |   //Ã¨Â®Â¾Ã§Â½Â®CASÃ¥â‚¬?:3(Ã¥ï¿½Â¯Ã¤Â»Â¥Ã¦Ëœ?2
  65:Core/Src/fmc.c ****             SDRAM_MODEREG_OPERATING_MODE_STANDARD |   //Ã¨Â®Â¾Ã§Â½Â®Ã¦â€œï¿½Ã¤Â½Å“Ã¦Â¨Â¡Ã¥Â¼ï¿½:0,Ã
  66:Core/Src/fmc.c ****             SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;    //Ã¨Â®Â¾Ã§Â½Â®Ã§Âªï¿½Ã¥ï¿½â€˜Ã¥â€ â„¢Ã¦Â¨Â¡Ã¥Â
  67:Core/Src/fmc.c ****  
  68:Core/Src/fmc.c ****    /* Ã©â€¦ï¿½Ã§Â½Â®Ã¥â€˜Â½Ã¤Â»Â¤Ã¯Â¼Å¡Ã¨Â®Â¾Ã§Â½Â®SDRAMÃ¥Â¯â€žÃ¥Â­ËœÃ¥â„¢? */
  69:Core/Src/fmc.c ****    Command.CommandMode = FMC_SDRAM_CMD_LOAD_MODE;  //Ã¥Å Â Ã¨Â½Â½Ã¦Â¨Â¡Ã¥Â¼ï¿½Ã¥Â¯â€žÃ¥Â­ËœÃ¥â„¢Â¨Ã
 111              		.loc 1 69 4 view .LVU31
 112              		.loc 1 69 24 is_stmt 0 view .LVU32
 113 0062 C4F80090 		str	r9, [r4]
  70:Core/Src/fmc.c ****    Command.CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 114              		.loc 1 70 4 is_stmt 1 view .LVU33
 115              		.loc 1 70 26 is_stmt 0 view .LVU34
 116 0066 6760     		str	r7, [r4, #4]
  71:Core/Src/fmc.c ****    Command.AutoRefreshNumber = 1;
 117              		.loc 1 71 4 is_stmt 1 view .LVU35
 118              		.loc 1 71 30 is_stmt 0 view .LVU36
 119 0068 A660     		str	r6, [r4, #8]
  72:Core/Src/fmc.c ****    Command.ModeRegisterDefinition = tmpr;
 120              		.loc 1 72 4 is_stmt 1 view .LVU37
 121              		.loc 1 72 35 is_stmt 0 view .LVU38
 122 006a 4FF40873 		mov	r3, #544
 123 006e E360     		str	r3, [r4, #12]
  73:Core/Src/fmc.c ****    /* Ã¥ï¿½â€˜Ã©?ï¿½Ã©â€¦ï¿½Ã§Â½Â®Ã¥â€˜Â½Ã¤Â»? */
  74:Core/Src/fmc.c ****    HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 124              		.loc 1 74 4 is_stmt 1 view .LVU39
 125 0070 4FF6FF72 		movw	r2, #65535
 126 0074 2146     		mov	r1, r4
 127 0076 2846     		mov	r0, r5
 128 0078 FFF7FEFF 		bl	HAL_SDRAM_SendCommand
 129              	.LVL5:
  75:Core/Src/fmc.c ****  
  76:Core/Src/fmc.c ****    /* Step 6 ----------------------------------------------------------------*/
  77:Core/Src/fmc.c ****  
  78:Core/Src/fmc.c ****    /* Ã¨Â®Â¾Ã§Â½Â®Ã¨â€¡ÂªÃ¥Ë†Â·Ã¦â€“Â°Ã©?Å¸Ã§Å½â€¡ */
  79:Core/Src/fmc.c ****    
  80:Core/Src/fmc.c ****        //Ã¥Ë†Â·Ã¦â€“Â°Ã©Â¢â€˜Ã§Å½â€¡Ã¨Â®Â¡Ã¦â€¢Â°Ã¥â„¢?(Ã¤Â»Â¥SDCLKÃ©Â¢â€˜Ã§Å½â€¡Ã¨Â®Â¡Ã¦â€¢Â°),Ã¨Â
  81:Core/Src/fmc.c ****    //COUNT=SDRAMÃ¥Ë†Â·Ã¦â€“Â°Ã¥â€˜Â¨Ã¦Å“Å¸/Ã¨Â¡Å’Ã¦â€¢Â°-20=SDRAMÃ¥Ë†Â·Ã¦â€“Â°Ã¥â€˜Â¨Ã¦Å“Å¸(us)*SDC
  82:Core/Src/fmc.c ****      //Ã¦Ë†â€˜Ã¤Â»Â¬Ã¤Â½Â¿Ã§â€Â¨Ã§Å¡â€žSDRAMÃ¥Ë†Â·Ã¦â€“Â°Ã¥â€˜Â¨Ã¦Å“Å¸Ã¤Â¸?64ms,SDCLK=200/2=100Mhz
  83:Core/Src/fmc.c ****    //Ã¦â€°?Ã¤Â»?,COUNT=64*1000*100/8192-20=761
  84:Core/Src/fmc.c ****    HAL_SDRAM_ProgramRefreshRate(&sdramHandle, 761); 
 130              		.loc 1 84 4 view .LVU40
 131 007c 40F2F921 		movw	r1, #761
 132 0080 2846     		mov	r0, r5
 133 0082 FFF7FEFF 		bl	HAL_SDRAM_ProgramRefreshRate
 134              	.LVL6:
  85:Core/Src/fmc.c ****  }
 135              		.loc 1 85 2 is_stmt 0 view .LVU41
 136 0086 BDE8F883 		pop	{r3, r4, r5, r6, r7, r8, r9, pc}
 137              	.L4:
 138 008a 00BF     		.align	2
 139              	.L3:
 140 008c 00000000 		.word	Command
 141 0090 00000000 		.word	hsdram1
 142              		.cfi_endproc
 143              	.LFE333:
 145              		.section	.text.HAL_FMC_MspInit,"ax",%progbits
ARM GAS  C:\usertemp\ccBZTu22.s 			page 5


 146              		.align	1
 147              		.syntax unified
 148              		.thumb
 149              		.thumb_func
 151              	HAL_FMC_MspInit:
 152              	.LFB335:
  86:Core/Src/fmc.c **** /* USER CODE END 0 */
  87:Core/Src/fmc.c **** 
  88:Core/Src/fmc.c **** SRAM_HandleTypeDef hsram1;
  89:Core/Src/fmc.c **** SRAM_HandleTypeDef hsram2;
  90:Core/Src/fmc.c **** SDRAM_HandleTypeDef hsdram1;
  91:Core/Src/fmc.c **** 
  92:Core/Src/fmc.c **** /* FMC initialization function */
  93:Core/Src/fmc.c **** void MX_FMC_Init(void)
  94:Core/Src/fmc.c **** {
  95:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_Init 0 */
  96:Core/Src/fmc.c **** 
  97:Core/Src/fmc.c ****   /* USER CODE END FMC_Init 0 */
  98:Core/Src/fmc.c **** 
  99:Core/Src/fmc.c ****   FMC_NORSRAM_TimingTypeDef Timing = {0};
 100:Core/Src/fmc.c ****   FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 101:Core/Src/fmc.c **** 
 102:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_Init 1 */
 103:Core/Src/fmc.c **** 
 104:Core/Src/fmc.c ****   /* USER CODE END FMC_Init 1 */
 105:Core/Src/fmc.c **** 
 106:Core/Src/fmc.c ****   /** Perform the SRAM1 memory initialization sequence
 107:Core/Src/fmc.c ****   */
 108:Core/Src/fmc.c ****   hsram1.Instance = FMC_NORSRAM_DEVICE;
 109:Core/Src/fmc.c ****   hsram1.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 110:Core/Src/fmc.c ****   /* hsram1.Init */
 111:Core/Src/fmc.c ****   hsram1.Init.NSBank = FMC_NORSRAM_BANK1;
 112:Core/Src/fmc.c ****   hsram1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_ENABLE;
 113:Core/Src/fmc.c ****   hsram1.Init.MemoryType = FMC_MEMORY_TYPE_PSRAM;
 114:Core/Src/fmc.c ****   hsram1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 115:Core/Src/fmc.c ****   hsram1.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 116:Core/Src/fmc.c ****   hsram1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 117:Core/Src/fmc.c ****   hsram1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 118:Core/Src/fmc.c ****   hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
 119:Core/Src/fmc.c ****   hsram1.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 120:Core/Src/fmc.c ****   hsram1.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 121:Core/Src/fmc.c ****   hsram1.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 122:Core/Src/fmc.c ****   hsram1.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 123:Core/Src/fmc.c ****   hsram1.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 124:Core/Src/fmc.c ****   hsram1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 125:Core/Src/fmc.c ****   hsram1.Init.PageSize = FMC_PAGE_SIZE_NONE;
 126:Core/Src/fmc.c ****   /* Timing */
 127:Core/Src/fmc.c ****   Timing.AddressSetupTime = 15;
 128:Core/Src/fmc.c ****   Timing.AddressHoldTime = 15;
 129:Core/Src/fmc.c ****   Timing.DataSetupTime = 255;
 130:Core/Src/fmc.c ****   Timing.BusTurnAroundDuration = 15;
 131:Core/Src/fmc.c ****   Timing.CLKDivision = 16;
 132:Core/Src/fmc.c ****   Timing.DataLatency = 17;
 133:Core/Src/fmc.c ****   Timing.AccessMode = FMC_ACCESS_MODE_A;
 134:Core/Src/fmc.c ****   /* ExtTiming */
 135:Core/Src/fmc.c **** 
 136:Core/Src/fmc.c ****   if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
ARM GAS  C:\usertemp\ccBZTu22.s 			page 6


 137:Core/Src/fmc.c ****   {
 138:Core/Src/fmc.c ****     Error_Handler( );
 139:Core/Src/fmc.c ****   }
 140:Core/Src/fmc.c **** 
 141:Core/Src/fmc.c ****   /** Perform the SRAM2 memory initialization sequence
 142:Core/Src/fmc.c ****   */
 143:Core/Src/fmc.c ****   hsram2.Instance = FMC_NORSRAM_DEVICE;
 144:Core/Src/fmc.c ****   hsram2.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 145:Core/Src/fmc.c ****   /* hsram2.Init */
 146:Core/Src/fmc.c ****   hsram2.Init.NSBank = FMC_NORSRAM_BANK2;
 147:Core/Src/fmc.c ****   hsram2.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 148:Core/Src/fmc.c ****   hsram2.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 149:Core/Src/fmc.c ****   hsram2.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 150:Core/Src/fmc.c ****   hsram2.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 151:Core/Src/fmc.c ****   hsram2.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 152:Core/Src/fmc.c ****   hsram2.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 153:Core/Src/fmc.c ****   hsram2.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
 154:Core/Src/fmc.c ****   hsram2.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 155:Core/Src/fmc.c ****   hsram2.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 156:Core/Src/fmc.c ****   hsram2.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 157:Core/Src/fmc.c ****   hsram2.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 158:Core/Src/fmc.c ****   hsram2.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 159:Core/Src/fmc.c ****   hsram2.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 160:Core/Src/fmc.c ****   hsram2.Init.PageSize = FMC_PAGE_SIZE_NONE;
 161:Core/Src/fmc.c ****   /* Timing */
 162:Core/Src/fmc.c ****   Timing.AddressSetupTime = 0;
 163:Core/Src/fmc.c ****   Timing.AddressHoldTime = 15;
 164:Core/Src/fmc.c ****   Timing.DataSetupTime = 15;
 165:Core/Src/fmc.c ****   Timing.BusTurnAroundDuration = 15;
 166:Core/Src/fmc.c ****   Timing.CLKDivision = 16;
 167:Core/Src/fmc.c ****   Timing.DataLatency = 17;
 168:Core/Src/fmc.c ****   Timing.AccessMode = FMC_ACCESS_MODE_A;
 169:Core/Src/fmc.c ****   /* ExtTiming */
 170:Core/Src/fmc.c **** 
 171:Core/Src/fmc.c ****   if (HAL_SRAM_Init(&hsram2, &Timing, NULL) != HAL_OK)
 172:Core/Src/fmc.c ****   {
 173:Core/Src/fmc.c ****     Error_Handler( );
 174:Core/Src/fmc.c ****   }
 175:Core/Src/fmc.c **** 
 176:Core/Src/fmc.c ****   /** Perform the SDRAM1 memory initialization sequence
 177:Core/Src/fmc.c ****   */
 178:Core/Src/fmc.c ****   hsdram1.Instance = FMC_SDRAM_DEVICE;
 179:Core/Src/fmc.c ****   /* hsdram1.Init */
 180:Core/Src/fmc.c ****   hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 181:Core/Src/fmc.c ****   hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_9;
 182:Core/Src/fmc.c ****   hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_13;
 183:Core/Src/fmc.c ****   hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 184:Core/Src/fmc.c ****   hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 185:Core/Src/fmc.c ****   hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_2;
 186:Core/Src/fmc.c ****   hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 187:Core/Src/fmc.c ****   hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 188:Core/Src/fmc.c ****   hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 189:Core/Src/fmc.c ****   hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 190:Core/Src/fmc.c ****   /* SdramTiming */
 191:Core/Src/fmc.c ****   SdramTiming.LoadToActiveDelay = 2;
 192:Core/Src/fmc.c ****   SdramTiming.ExitSelfRefreshDelay = 8;
 193:Core/Src/fmc.c ****   SdramTiming.SelfRefreshTime = 6;
ARM GAS  C:\usertemp\ccBZTu22.s 			page 7


 194:Core/Src/fmc.c ****   SdramTiming.RowCycleDelay = 6;
 195:Core/Src/fmc.c ****   SdramTiming.WriteRecoveryTime = 4;
 196:Core/Src/fmc.c ****   SdramTiming.RPDelay = 2;
 197:Core/Src/fmc.c ****   SdramTiming.RCDDelay = 2;
 198:Core/Src/fmc.c **** 
 199:Core/Src/fmc.c ****   if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 200:Core/Src/fmc.c ****   {
 201:Core/Src/fmc.c ****     Error_Handler( );
 202:Core/Src/fmc.c ****   }
 203:Core/Src/fmc.c **** 
 204:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_Init 2 */
 205:Core/Src/fmc.c ****   SDRAM_InitSequence();
 206:Core/Src/fmc.c ****   /* USER CODE END FMC_Init 2 */
 207:Core/Src/fmc.c **** }
 208:Core/Src/fmc.c **** 
 209:Core/Src/fmc.c **** static uint32_t FMC_Initialized = 0;
 210:Core/Src/fmc.c **** 
 211:Core/Src/fmc.c **** static void HAL_FMC_MspInit(void){
 153              		.loc 1 211 34 is_stmt 1 view -0
 154              		.cfi_startproc
 155              		@ args = 0, pretend = 0, frame = 216
 156              		@ frame_needed = 0, uses_anonymous_args = 0
 157 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 158              	.LCFI1:
 159              		.cfi_def_cfa_offset 20
 160              		.cfi_offset 4, -20
 161              		.cfi_offset 5, -16
 162              		.cfi_offset 6, -12
 163              		.cfi_offset 7, -8
 164              		.cfi_offset 14, -4
 165 0002 B7B0     		sub	sp, sp, #220
 166              	.LCFI2:
 167              		.cfi_def_cfa_offset 240
 212:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_MspInit 0 */
 213:Core/Src/fmc.c **** 
 214:Core/Src/fmc.c ****   /* USER CODE END FMC_MspInit 0 */
 215:Core/Src/fmc.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 168              		.loc 1 215 3 view .LVU43
 169              		.loc 1 215 20 is_stmt 0 view .LVU44
 170 0004 0023     		movs	r3, #0
 171 0006 3193     		str	r3, [sp, #196]
 172 0008 3293     		str	r3, [sp, #200]
 173 000a 3393     		str	r3, [sp, #204]
 174 000c 3493     		str	r3, [sp, #208]
 175 000e 3593     		str	r3, [sp, #212]
 216:Core/Src/fmc.c ****   if (FMC_Initialized) {
 176              		.loc 1 216 3 is_stmt 1 view .LVU45
 177              		.loc 1 216 7 is_stmt 0 view .LVU46
 178 0010 2F4B     		ldr	r3, .L12
 179 0012 1B68     		ldr	r3, [r3]
 180              		.loc 1 216 6 view .LVU47
 181 0014 0BB1     		cbz	r3, .L10
 182              	.L5:
 217:Core/Src/fmc.c ****     return;
 218:Core/Src/fmc.c ****   }
 219:Core/Src/fmc.c ****   FMC_Initialized = 1;
 220:Core/Src/fmc.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
ARM GAS  C:\usertemp\ccBZTu22.s 			page 8


 221:Core/Src/fmc.c **** 
 222:Core/Src/fmc.c ****   /** Initializes the peripherals clock
 223:Core/Src/fmc.c ****   */
 224:Core/Src/fmc.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FMC;
 225:Core/Src/fmc.c ****     PeriphClkInitStruct.FmcClockSelection = RCC_FMCCLKSOURCE_D1HCLK;
 226:Core/Src/fmc.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 227:Core/Src/fmc.c ****     {
 228:Core/Src/fmc.c ****       Error_Handler();
 229:Core/Src/fmc.c ****     }
 230:Core/Src/fmc.c **** 
 231:Core/Src/fmc.c ****   /* Peripheral clock enable */
 232:Core/Src/fmc.c ****   __HAL_RCC_FMC_CLK_ENABLE();
 233:Core/Src/fmc.c **** 
 234:Core/Src/fmc.c ****   /** FMC GPIO Configuration
 235:Core/Src/fmc.c ****   PF0   ------> FMC_A0
 236:Core/Src/fmc.c ****   PF1   ------> FMC_A1
 237:Core/Src/fmc.c ****   PF2   ------> FMC_A2
 238:Core/Src/fmc.c ****   PF3   ------> FMC_A3
 239:Core/Src/fmc.c ****   PF4   ------> FMC_A4
 240:Core/Src/fmc.c ****   PF5   ------> FMC_A5
 241:Core/Src/fmc.c ****   PC0   ------> FMC_SDNWE
 242:Core/Src/fmc.c ****   PC2_C   ------> FMC_SDNE0
 243:Core/Src/fmc.c ****   PC3_C   ------> FMC_SDCKE0
 244:Core/Src/fmc.c ****   PF11   ------> FMC_SDNRAS
 245:Core/Src/fmc.c ****   PF12   ------> FMC_A6
 246:Core/Src/fmc.c ****   PF13   ------> FMC_A7
 247:Core/Src/fmc.c ****   PF14   ------> FMC_A8
 248:Core/Src/fmc.c ****   PF15   ------> FMC_A9
 249:Core/Src/fmc.c ****   PG0   ------> FMC_A10
 250:Core/Src/fmc.c ****   PG1   ------> FMC_A11
 251:Core/Src/fmc.c ****   PE7   ------> FMC_DA4
 252:Core/Src/fmc.c ****   PE7   ------> FMC_D4
 253:Core/Src/fmc.c ****   PE8   ------> FMC_DA5
 254:Core/Src/fmc.c ****   PE8   ------> FMC_D5
 255:Core/Src/fmc.c ****   PE9   ------> FMC_DA6
 256:Core/Src/fmc.c ****   PE9   ------> FMC_D6
 257:Core/Src/fmc.c ****   PE10   ------> FMC_DA7
 258:Core/Src/fmc.c ****   PE10   ------> FMC_D7
 259:Core/Src/fmc.c ****   PE11   ------> FMC_DA8
 260:Core/Src/fmc.c ****   PE11   ------> FMC_D8
 261:Core/Src/fmc.c ****   PE12   ------> FMC_DA9
 262:Core/Src/fmc.c ****   PE12   ------> FMC_D9
 263:Core/Src/fmc.c ****   PE13   ------> FMC_DA10
 264:Core/Src/fmc.c ****   PE13   ------> FMC_D10
 265:Core/Src/fmc.c ****   PE14   ------> FMC_DA11
 266:Core/Src/fmc.c ****   PE14   ------> FMC_D11
 267:Core/Src/fmc.c ****   PE15   ------> FMC_DA12
 268:Core/Src/fmc.c ****   PE15   ------> FMC_D12
 269:Core/Src/fmc.c ****   PD8   ------> FMC_DA13
 270:Core/Src/fmc.c ****   PD8   ------> FMC_D13
 271:Core/Src/fmc.c ****   PD9   ------> FMC_DA14
 272:Core/Src/fmc.c ****   PD9   ------> FMC_D14
 273:Core/Src/fmc.c ****   PD10   ------> FMC_DA15
 274:Core/Src/fmc.c ****   PD10   ------> FMC_D15
 275:Core/Src/fmc.c ****   PD14   ------> FMC_DA0
 276:Core/Src/fmc.c ****   PD14   ------> FMC_D0
 277:Core/Src/fmc.c ****   PD15   ------> FMC_DA1
ARM GAS  C:\usertemp\ccBZTu22.s 			page 9


 278:Core/Src/fmc.c ****   PD15   ------> FMC_D1
 279:Core/Src/fmc.c ****   PG2   ------> FMC_A12
 280:Core/Src/fmc.c ****   PG4   ------> FMC_BA0
 281:Core/Src/fmc.c ****   PG5   ------> FMC_BA1
 282:Core/Src/fmc.c ****   PG8   ------> FMC_SDCLK
 283:Core/Src/fmc.c ****   PD0   ------> FMC_DA2
 284:Core/Src/fmc.c ****   PD0   ------> FMC_D2
 285:Core/Src/fmc.c ****   PD1   ------> FMC_DA3
 286:Core/Src/fmc.c ****   PD1   ------> FMC_D3
 287:Core/Src/fmc.c ****   PD4   ------> FMC_NOE
 288:Core/Src/fmc.c ****   PD5   ------> FMC_NWE
 289:Core/Src/fmc.c ****   PD7   ------> FMC_NE1
 290:Core/Src/fmc.c ****   PG9   ------> FMC_NE2
 291:Core/Src/fmc.c ****   PG15   ------> FMC_SDNCAS
 292:Core/Src/fmc.c ****   PE0   ------> FMC_NBL0
 293:Core/Src/fmc.c ****   PE1   ------> FMC_NBL1
 294:Core/Src/fmc.c ****   */
 295:Core/Src/fmc.c ****   /* GPIO_InitStruct */
 296:Core/Src/fmc.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 297:Core/Src/fmc.c ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12
 298:Core/Src/fmc.c ****                           |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 299:Core/Src/fmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 300:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 301:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 302:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 303:Core/Src/fmc.c **** 
 304:Core/Src/fmc.c ****   HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 305:Core/Src/fmc.c **** 
 306:Core/Src/fmc.c ****   /* GPIO_InitStruct */
 307:Core/Src/fmc.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 308:Core/Src/fmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 309:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 310:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 311:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 312:Core/Src/fmc.c **** 
 313:Core/Src/fmc.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 314:Core/Src/fmc.c **** 
 315:Core/Src/fmc.c ****   /* GPIO_InitStruct */
 316:Core/Src/fmc.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4
 317:Core/Src/fmc.c ****                           |GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_15;
 318:Core/Src/fmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 319:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 320:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 321:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 322:Core/Src/fmc.c **** 
 323:Core/Src/fmc.c ****   HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 324:Core/Src/fmc.c **** 
 325:Core/Src/fmc.c ****   /* GPIO_InitStruct */
 326:Core/Src/fmc.c ****   GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 327:Core/Src/fmc.c ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 328:Core/Src/fmc.c ****                           |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
 329:Core/Src/fmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 330:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 331:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 332:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 333:Core/Src/fmc.c **** 
 334:Core/Src/fmc.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
ARM GAS  C:\usertemp\ccBZTu22.s 			page 10


 335:Core/Src/fmc.c **** 
 336:Core/Src/fmc.c ****   /* GPIO_InitStruct */
 337:Core/Src/fmc.c ****   GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 338:Core/Src/fmc.c ****                           |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
 339:Core/Src/fmc.c ****                           |GPIO_PIN_5|GPIO_PIN_7;
 340:Core/Src/fmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 341:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 342:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 343:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 344:Core/Src/fmc.c **** 
 345:Core/Src/fmc.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 346:Core/Src/fmc.c **** 
 347:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_MspInit 1 */
 348:Core/Src/fmc.c **** 
 349:Core/Src/fmc.c ****   /* USER CODE END FMC_MspInit 1 */
 350:Core/Src/fmc.c **** }
 183              		.loc 1 350 1 view .LVU48
 184 0016 37B0     		add	sp, sp, #220
 185              	.LCFI3:
 186              		.cfi_remember_state
 187              		.cfi_def_cfa_offset 20
 188              		@ sp needed
 189 0018 F0BD     		pop	{r4, r5, r6, r7, pc}
 190              	.L10:
 191              	.LCFI4:
 192              		.cfi_restore_state
 219:Core/Src/fmc.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 193              		.loc 1 219 3 is_stmt 1 view .LVU49
 219:Core/Src/fmc.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 194              		.loc 1 219 19 is_stmt 0 view .LVU50
 195 001a 2D4B     		ldr	r3, .L12
 196 001c 0122     		movs	r2, #1
 197 001e 1A60     		str	r2, [r3]
 220:Core/Src/fmc.c **** 
 198              		.loc 1 220 3 is_stmt 1 view .LVU51
 220:Core/Src/fmc.c **** 
 199              		.loc 1 220 28 is_stmt 0 view .LVU52
 200 0020 BC22     		movs	r2, #188
 201 0022 0021     		movs	r1, #0
 202 0024 02A8     		add	r0, sp, #8
 203 0026 FFF7FEFF 		bl	memset
 204              	.LVL7:
 224:Core/Src/fmc.c ****     PeriphClkInitStruct.FmcClockSelection = RCC_FMCCLKSOURCE_D1HCLK;
 205              		.loc 1 224 5 is_stmt 1 view .LVU53
 224:Core/Src/fmc.c ****     PeriphClkInitStruct.FmcClockSelection = RCC_FMCCLKSOURCE_D1HCLK;
 206              		.loc 1 224 46 is_stmt 0 view .LVU54
 207 002a 4FF08073 		mov	r3, #16777216
 208 002e 0293     		str	r3, [sp, #8]
 225:Core/Src/fmc.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 209              		.loc 1 225 5 is_stmt 1 view .LVU55
 226:Core/Src/fmc.c ****     {
 210              		.loc 1 226 5 view .LVU56
 226:Core/Src/fmc.c ****     {
 211              		.loc 1 226 9 is_stmt 0 view .LVU57
 212 0030 02A8     		add	r0, sp, #8
 213 0032 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 214              	.LVL8:
ARM GAS  C:\usertemp\ccBZTu22.s 			page 11


 226:Core/Src/fmc.c ****     {
 215              		.loc 1 226 8 discriminator 1 view .LVU58
 216 0036 0028     		cmp	r0, #0
 217 0038 47D1     		bne	.L11
 218              	.L8:
 232:Core/Src/fmc.c **** 
 219              		.loc 1 232 3 is_stmt 1 view .LVU59
 220              	.LBB2:
 232:Core/Src/fmc.c **** 
 221              		.loc 1 232 3 view .LVU60
 232:Core/Src/fmc.c **** 
 222              		.loc 1 232 3 view .LVU61
 223 003a 264B     		ldr	r3, .L12+4
 224 003c D3F8D420 		ldr	r2, [r3, #212]
 225 0040 42F48052 		orr	r2, r2, #4096
 226 0044 C3F8D420 		str	r2, [r3, #212]
 232:Core/Src/fmc.c **** 
 227              		.loc 1 232 3 view .LVU62
 228 0048 D3F8D430 		ldr	r3, [r3, #212]
 229 004c 03F48053 		and	r3, r3, #4096
 230 0050 0193     		str	r3, [sp, #4]
 232:Core/Src/fmc.c **** 
 231              		.loc 1 232 3 view .LVU63
 232 0052 019B     		ldr	r3, [sp, #4]
 233              	.LBE2:
 232:Core/Src/fmc.c **** 
 234              		.loc 1 232 3 view .LVU64
 296:Core/Src/fmc.c ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12
 235              		.loc 1 296 3 view .LVU65
 296:Core/Src/fmc.c ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12
 236              		.loc 1 296 23 is_stmt 0 view .LVU66
 237 0054 4FF63F03 		movw	r3, #63551
 238 0058 3193     		str	r3, [sp, #196]
 299:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 239              		.loc 1 299 3 is_stmt 1 view .LVU67
 299:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 240              		.loc 1 299 24 is_stmt 0 view .LVU68
 241 005a 0227     		movs	r7, #2
 242 005c 3297     		str	r7, [sp, #200]
 300:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 243              		.loc 1 300 3 is_stmt 1 view .LVU69
 300:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 244              		.loc 1 300 24 is_stmt 0 view .LVU70
 245 005e 0026     		movs	r6, #0
 246 0060 3396     		str	r6, [sp, #204]
 301:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 247              		.loc 1 301 3 is_stmt 1 view .LVU71
 301:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 248              		.loc 1 301 25 is_stmt 0 view .LVU72
 249 0062 0325     		movs	r5, #3
 250 0064 3495     		str	r5, [sp, #208]
 302:Core/Src/fmc.c **** 
 251              		.loc 1 302 3 is_stmt 1 view .LVU73
 302:Core/Src/fmc.c **** 
 252              		.loc 1 302 29 is_stmt 0 view .LVU74
 253 0066 0C24     		movs	r4, #12
 254 0068 3594     		str	r4, [sp, #212]
ARM GAS  C:\usertemp\ccBZTu22.s 			page 12


 304:Core/Src/fmc.c **** 
 255              		.loc 1 304 3 is_stmt 1 view .LVU75
 256 006a 31A9     		add	r1, sp, #196
 257 006c 1A48     		ldr	r0, .L12+8
 258 006e FFF7FEFF 		bl	HAL_GPIO_Init
 259              	.LVL9:
 307:Core/Src/fmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 260              		.loc 1 307 3 view .LVU76
 307:Core/Src/fmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 261              		.loc 1 307 23 is_stmt 0 view .LVU77
 262 0072 0D23     		movs	r3, #13
 263 0074 3193     		str	r3, [sp, #196]
 308:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 264              		.loc 1 308 3 is_stmt 1 view .LVU78
 308:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 265              		.loc 1 308 24 is_stmt 0 view .LVU79
 266 0076 3297     		str	r7, [sp, #200]
 309:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 267              		.loc 1 309 3 is_stmt 1 view .LVU80
 309:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 268              		.loc 1 309 24 is_stmt 0 view .LVU81
 269 0078 3396     		str	r6, [sp, #204]
 310:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 270              		.loc 1 310 3 is_stmt 1 view .LVU82
 310:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 271              		.loc 1 310 25 is_stmt 0 view .LVU83
 272 007a 3495     		str	r5, [sp, #208]
 311:Core/Src/fmc.c **** 
 273              		.loc 1 311 3 is_stmt 1 view .LVU84
 311:Core/Src/fmc.c **** 
 274              		.loc 1 311 29 is_stmt 0 view .LVU85
 275 007c 3594     		str	r4, [sp, #212]
 313:Core/Src/fmc.c **** 
 276              		.loc 1 313 3 is_stmt 1 view .LVU86
 277 007e 31A9     		add	r1, sp, #196
 278 0080 1648     		ldr	r0, .L12+12
 279 0082 FFF7FEFF 		bl	HAL_GPIO_Init
 280              	.LVL10:
 316:Core/Src/fmc.c ****                           |GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_15;
 281              		.loc 1 316 3 view .LVU87
 316:Core/Src/fmc.c ****                           |GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_15;
 282              		.loc 1 316 23 is_stmt 0 view .LVU88
 283 0086 48F23733 		movw	r3, #33591
 284 008a 3193     		str	r3, [sp, #196]
 318:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 285              		.loc 1 318 3 is_stmt 1 view .LVU89
 318:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 286              		.loc 1 318 24 is_stmt 0 view .LVU90
 287 008c 3297     		str	r7, [sp, #200]
 319:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 288              		.loc 1 319 3 is_stmt 1 view .LVU91
 319:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 289              		.loc 1 319 24 is_stmt 0 view .LVU92
 290 008e 3396     		str	r6, [sp, #204]
 320:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 291              		.loc 1 320 3 is_stmt 1 view .LVU93
 320:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
ARM GAS  C:\usertemp\ccBZTu22.s 			page 13


 292              		.loc 1 320 25 is_stmt 0 view .LVU94
 293 0090 3495     		str	r5, [sp, #208]
 321:Core/Src/fmc.c **** 
 294              		.loc 1 321 3 is_stmt 1 view .LVU95
 321:Core/Src/fmc.c **** 
 295              		.loc 1 321 29 is_stmt 0 view .LVU96
 296 0092 3594     		str	r4, [sp, #212]
 323:Core/Src/fmc.c **** 
 297              		.loc 1 323 3 is_stmt 1 view .LVU97
 298 0094 31A9     		add	r1, sp, #196
 299 0096 1248     		ldr	r0, .L12+16
 300 0098 FFF7FEFF 		bl	HAL_GPIO_Init
 301              	.LVL11:
 326:Core/Src/fmc.c ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 302              		.loc 1 326 3 view .LVU98
 326:Core/Src/fmc.c ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 303              		.loc 1 326 23 is_stmt 0 view .LVU99
 304 009c 4FF68373 		movw	r3, #65411
 305 00a0 3193     		str	r3, [sp, #196]
 329:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 306              		.loc 1 329 3 is_stmt 1 view .LVU100
 329:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 307              		.loc 1 329 24 is_stmt 0 view .LVU101
 308 00a2 3297     		str	r7, [sp, #200]
 330:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 309              		.loc 1 330 3 is_stmt 1 view .LVU102
 330:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 310              		.loc 1 330 24 is_stmt 0 view .LVU103
 311 00a4 3396     		str	r6, [sp, #204]
 331:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 312              		.loc 1 331 3 is_stmt 1 view .LVU104
 331:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 313              		.loc 1 331 25 is_stmt 0 view .LVU105
 314 00a6 3495     		str	r5, [sp, #208]
 332:Core/Src/fmc.c **** 
 315              		.loc 1 332 3 is_stmt 1 view .LVU106
 332:Core/Src/fmc.c **** 
 316              		.loc 1 332 29 is_stmt 0 view .LVU107
 317 00a8 3594     		str	r4, [sp, #212]
 334:Core/Src/fmc.c **** 
 318              		.loc 1 334 3 is_stmt 1 view .LVU108
 319 00aa 31A9     		add	r1, sp, #196
 320 00ac 0D48     		ldr	r0, .L12+20
 321 00ae FFF7FEFF 		bl	HAL_GPIO_Init
 322              	.LVL12:
 337:Core/Src/fmc.c ****                           |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
 323              		.loc 1 337 3 view .LVU109
 337:Core/Src/fmc.c ****                           |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
 324              		.loc 1 337 23 is_stmt 0 view .LVU110
 325 00b2 4CF2B373 		movw	r3, #51123
 326 00b6 3193     		str	r3, [sp, #196]
 340:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 327              		.loc 1 340 3 is_stmt 1 view .LVU111
 340:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 328              		.loc 1 340 24 is_stmt 0 view .LVU112
 329 00b8 3297     		str	r7, [sp, #200]
 341:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
ARM GAS  C:\usertemp\ccBZTu22.s 			page 14


 330              		.loc 1 341 3 is_stmt 1 view .LVU113
 341:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 331              		.loc 1 341 24 is_stmt 0 view .LVU114
 332 00ba 3396     		str	r6, [sp, #204]
 342:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 333              		.loc 1 342 3 is_stmt 1 view .LVU115
 342:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 334              		.loc 1 342 25 is_stmt 0 view .LVU116
 335 00bc 3495     		str	r5, [sp, #208]
 343:Core/Src/fmc.c **** 
 336              		.loc 1 343 3 is_stmt 1 view .LVU117
 343:Core/Src/fmc.c **** 
 337              		.loc 1 343 29 is_stmt 0 view .LVU118
 338 00be 3594     		str	r4, [sp, #212]
 345:Core/Src/fmc.c **** 
 339              		.loc 1 345 3 is_stmt 1 view .LVU119
 340 00c0 31A9     		add	r1, sp, #196
 341 00c2 0948     		ldr	r0, .L12+24
 342 00c4 FFF7FEFF 		bl	HAL_GPIO_Init
 343              	.LVL13:
 344 00c8 A5E7     		b	.L5
 345              	.L11:
 228:Core/Src/fmc.c ****     }
 346              		.loc 1 228 7 view .LVU120
 347 00ca FFF7FEFF 		bl	Error_Handler
 348              	.LVL14:
 349 00ce B4E7     		b	.L8
 350              	.L13:
 351              		.align	2
 352              	.L12:
 353 00d0 00000000 		.word	FMC_Initialized
 354 00d4 00440258 		.word	1476543488
 355 00d8 00140258 		.word	1476531200
 356 00dc 00080258 		.word	1476528128
 357 00e0 00180258 		.word	1476532224
 358 00e4 00100258 		.word	1476530176
 359 00e8 000C0258 		.word	1476529152
 360              		.cfi_endproc
 361              	.LFE335:
 363              		.section	.text.HAL_FMC_MspDeInit,"ax",%progbits
 364              		.align	1
 365              		.syntax unified
 366              		.thumb
 367              		.thumb_func
 369              	HAL_FMC_MspDeInit:
 370              	.LFB338:
 351:Core/Src/fmc.c **** 
 352:Core/Src/fmc.c **** void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 353:Core/Src/fmc.c ****   /* USER CODE BEGIN SRAM_MspInit 0 */
 354:Core/Src/fmc.c **** 
 355:Core/Src/fmc.c ****   /* USER CODE END SRAM_MspInit 0 */
 356:Core/Src/fmc.c ****   HAL_FMC_MspInit();
 357:Core/Src/fmc.c ****   /* USER CODE BEGIN SRAM_MspInit 1 */
 358:Core/Src/fmc.c **** 
 359:Core/Src/fmc.c ****   /* USER CODE END SRAM_MspInit 1 */
 360:Core/Src/fmc.c **** }
 361:Core/Src/fmc.c **** 
ARM GAS  C:\usertemp\ccBZTu22.s 			page 15


 362:Core/Src/fmc.c **** void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* sdramHandle){
 363:Core/Src/fmc.c ****   /* USER CODE BEGIN SDRAM_MspInit 0 */
 364:Core/Src/fmc.c **** 
 365:Core/Src/fmc.c ****   /* USER CODE END SDRAM_MspInit 0 */
 366:Core/Src/fmc.c ****   HAL_FMC_MspInit();
 367:Core/Src/fmc.c ****   /* USER CODE BEGIN SDRAM_MspInit 1 */
 368:Core/Src/fmc.c **** 
 369:Core/Src/fmc.c ****   /* USER CODE END SDRAM_MspInit 1 */
 370:Core/Src/fmc.c **** }
 371:Core/Src/fmc.c **** 
 372:Core/Src/fmc.c **** static uint32_t FMC_DeInitialized = 0;
 373:Core/Src/fmc.c **** 
 374:Core/Src/fmc.c **** static void HAL_FMC_MspDeInit(void){
 371              		.loc 1 374 36 view -0
 372              		.cfi_startproc
 373              		@ args = 0, pretend = 0, frame = 0
 374              		@ frame_needed = 0, uses_anonymous_args = 0
 375 0000 08B5     		push	{r3, lr}
 376              	.LCFI5:
 377              		.cfi_def_cfa_offset 8
 378              		.cfi_offset 3, -8
 379              		.cfi_offset 14, -4
 375:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_MspDeInit 0 */
 376:Core/Src/fmc.c **** 
 377:Core/Src/fmc.c ****   /* USER CODE END FMC_MspDeInit 0 */
 378:Core/Src/fmc.c ****   if (FMC_DeInitialized) {
 380              		.loc 1 378 3 view .LVU122
 381              		.loc 1 378 7 is_stmt 0 view .LVU123
 382 0002 134B     		ldr	r3, .L18
 383 0004 1B68     		ldr	r3, [r3]
 384              		.loc 1 378 6 view .LVU124
 385 0006 03B1     		cbz	r3, .L17
 386              	.L14:
 379:Core/Src/fmc.c ****     return;
 380:Core/Src/fmc.c ****   }
 381:Core/Src/fmc.c ****   FMC_DeInitialized = 1;
 382:Core/Src/fmc.c ****   /* Peripheral clock enable */
 383:Core/Src/fmc.c ****   __HAL_RCC_FMC_CLK_DISABLE();
 384:Core/Src/fmc.c **** 
 385:Core/Src/fmc.c ****   /** FMC GPIO Configuration
 386:Core/Src/fmc.c ****   PF0   ------> FMC_A0
 387:Core/Src/fmc.c ****   PF1   ------> FMC_A1
 388:Core/Src/fmc.c ****   PF2   ------> FMC_A2
 389:Core/Src/fmc.c ****   PF3   ------> FMC_A3
 390:Core/Src/fmc.c ****   PF4   ------> FMC_A4
 391:Core/Src/fmc.c ****   PF5   ------> FMC_A5
 392:Core/Src/fmc.c ****   PC0   ------> FMC_SDNWE
 393:Core/Src/fmc.c ****   PC2_C   ------> FMC_SDNE0
 394:Core/Src/fmc.c ****   PC3_C   ------> FMC_SDCKE0
 395:Core/Src/fmc.c ****   PF11   ------> FMC_SDNRAS
 396:Core/Src/fmc.c ****   PF12   ------> FMC_A6
 397:Core/Src/fmc.c ****   PF13   ------> FMC_A7
 398:Core/Src/fmc.c ****   PF14   ------> FMC_A8
 399:Core/Src/fmc.c ****   PF15   ------> FMC_A9
 400:Core/Src/fmc.c ****   PG0   ------> FMC_A10
 401:Core/Src/fmc.c ****   PG1   ------> FMC_A11
 402:Core/Src/fmc.c ****   PE7   ------> FMC_DA4
ARM GAS  C:\usertemp\ccBZTu22.s 			page 16


 403:Core/Src/fmc.c ****   PE7   ------> FMC_D4
 404:Core/Src/fmc.c ****   PE8   ------> FMC_DA5
 405:Core/Src/fmc.c ****   PE8   ------> FMC_D5
 406:Core/Src/fmc.c ****   PE9   ------> FMC_DA6
 407:Core/Src/fmc.c ****   PE9   ------> FMC_D6
 408:Core/Src/fmc.c ****   PE10   ------> FMC_DA7
 409:Core/Src/fmc.c ****   PE10   ------> FMC_D7
 410:Core/Src/fmc.c ****   PE11   ------> FMC_DA8
 411:Core/Src/fmc.c ****   PE11   ------> FMC_D8
 412:Core/Src/fmc.c ****   PE12   ------> FMC_DA9
 413:Core/Src/fmc.c ****   PE12   ------> FMC_D9
 414:Core/Src/fmc.c ****   PE13   ------> FMC_DA10
 415:Core/Src/fmc.c ****   PE13   ------> FMC_D10
 416:Core/Src/fmc.c ****   PE14   ------> FMC_DA11
 417:Core/Src/fmc.c ****   PE14   ------> FMC_D11
 418:Core/Src/fmc.c ****   PE15   ------> FMC_DA12
 419:Core/Src/fmc.c ****   PE15   ------> FMC_D12
 420:Core/Src/fmc.c ****   PD8   ------> FMC_DA13
 421:Core/Src/fmc.c ****   PD8   ------> FMC_D13
 422:Core/Src/fmc.c ****   PD9   ------> FMC_DA14
 423:Core/Src/fmc.c ****   PD9   ------> FMC_D14
 424:Core/Src/fmc.c ****   PD10   ------> FMC_DA15
 425:Core/Src/fmc.c ****   PD10   ------> FMC_D15
 426:Core/Src/fmc.c ****   PD14   ------> FMC_DA0
 427:Core/Src/fmc.c ****   PD14   ------> FMC_D0
 428:Core/Src/fmc.c ****   PD15   ------> FMC_DA1
 429:Core/Src/fmc.c ****   PD15   ------> FMC_D1
 430:Core/Src/fmc.c ****   PG2   ------> FMC_A12
 431:Core/Src/fmc.c ****   PG4   ------> FMC_BA0
 432:Core/Src/fmc.c ****   PG5   ------> FMC_BA1
 433:Core/Src/fmc.c ****   PG8   ------> FMC_SDCLK
 434:Core/Src/fmc.c ****   PD0   ------> FMC_DA2
 435:Core/Src/fmc.c ****   PD0   ------> FMC_D2
 436:Core/Src/fmc.c ****   PD1   ------> FMC_DA3
 437:Core/Src/fmc.c ****   PD1   ------> FMC_D3
 438:Core/Src/fmc.c ****   PD4   ------> FMC_NOE
 439:Core/Src/fmc.c ****   PD5   ------> FMC_NWE
 440:Core/Src/fmc.c ****   PD7   ------> FMC_NE1
 441:Core/Src/fmc.c ****   PG9   ------> FMC_NE2
 442:Core/Src/fmc.c ****   PG15   ------> FMC_SDNCAS
 443:Core/Src/fmc.c ****   PE0   ------> FMC_NBL0
 444:Core/Src/fmc.c ****   PE1   ------> FMC_NBL1
 445:Core/Src/fmc.c ****   */
 446:Core/Src/fmc.c **** 
 447:Core/Src/fmc.c ****   HAL_GPIO_DeInit(GPIOF, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 448:Core/Src/fmc.c ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12
 449:Core/Src/fmc.c ****                           |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15);
 450:Core/Src/fmc.c **** 
 451:Core/Src/fmc.c ****   HAL_GPIO_DeInit(GPIOC, GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3);
 452:Core/Src/fmc.c **** 
 453:Core/Src/fmc.c ****   HAL_GPIO_DeInit(GPIOG, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4
 454:Core/Src/fmc.c ****                           |GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_15);
 455:Core/Src/fmc.c **** 
 456:Core/Src/fmc.c ****   HAL_GPIO_DeInit(GPIOE, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 457:Core/Src/fmc.c ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 458:Core/Src/fmc.c ****                           |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1);
 459:Core/Src/fmc.c **** 
ARM GAS  C:\usertemp\ccBZTu22.s 			page 17


 460:Core/Src/fmc.c ****   HAL_GPIO_DeInit(GPIOD, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 461:Core/Src/fmc.c ****                           |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
 462:Core/Src/fmc.c ****                           |GPIO_PIN_5|GPIO_PIN_7);
 463:Core/Src/fmc.c **** 
 464:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_MspDeInit 1 */
 465:Core/Src/fmc.c **** 
 466:Core/Src/fmc.c ****   /* USER CODE END FMC_MspDeInit 1 */
 467:Core/Src/fmc.c **** }
 387              		.loc 1 467 1 view .LVU125
 388 0008 08BD     		pop	{r3, pc}
 389              	.L17:
 381:Core/Src/fmc.c ****   /* Peripheral clock enable */
 390              		.loc 1 381 3 is_stmt 1 view .LVU126
 381:Core/Src/fmc.c ****   /* Peripheral clock enable */
 391              		.loc 1 381 21 is_stmt 0 view .LVU127
 392 000a 114B     		ldr	r3, .L18
 393 000c 0122     		movs	r2, #1
 394 000e 1A60     		str	r2, [r3]
 383:Core/Src/fmc.c **** 
 395              		.loc 1 383 3 is_stmt 1 view .LVU128
 396 0010 104A     		ldr	r2, .L18+4
 397 0012 D2F8D430 		ldr	r3, [r2, #212]
 398 0016 23F48053 		bic	r3, r3, #4096
 399 001a C2F8D430 		str	r3, [r2, #212]
 447:Core/Src/fmc.c ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12
 400              		.loc 1 447 3 view .LVU129
 401 001e 4FF63F01 		movw	r1, #63551
 402 0022 0D48     		ldr	r0, .L18+8
 403 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 404              	.LVL15:
 451:Core/Src/fmc.c **** 
 405              		.loc 1 451 3 view .LVU130
 406 0028 0D21     		movs	r1, #13
 407 002a 0C48     		ldr	r0, .L18+12
 408 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 409              	.LVL16:
 453:Core/Src/fmc.c ****                           |GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_15);
 410              		.loc 1 453 3 view .LVU131
 411 0030 48F23731 		movw	r1, #33591
 412 0034 0A48     		ldr	r0, .L18+16
 413 0036 FFF7FEFF 		bl	HAL_GPIO_DeInit
 414              	.LVL17:
 456:Core/Src/fmc.c ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 415              		.loc 1 456 3 view .LVU132
 416 003a 4FF68371 		movw	r1, #65411
 417 003e 0948     		ldr	r0, .L18+20
 418 0040 FFF7FEFF 		bl	HAL_GPIO_DeInit
 419              	.LVL18:
 460:Core/Src/fmc.c ****                           |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
 420              		.loc 1 460 3 view .LVU133
 421 0044 4CF2B371 		movw	r1, #51123
 422 0048 0748     		ldr	r0, .L18+24
 423 004a FFF7FEFF 		bl	HAL_GPIO_DeInit
 424              	.LVL19:
 425 004e DBE7     		b	.L14
 426              	.L19:
 427              		.align	2
ARM GAS  C:\usertemp\ccBZTu22.s 			page 18


 428              	.L18:
 429 0050 00000000 		.word	FMC_DeInitialized
 430 0054 00440258 		.word	1476543488
 431 0058 00140258 		.word	1476531200
 432 005c 00080258 		.word	1476528128
 433 0060 00180258 		.word	1476532224
 434 0064 00100258 		.word	1476530176
 435 0068 000C0258 		.word	1476529152
 436              		.cfi_endproc
 437              	.LFE338:
 439              		.section	.text.MX_FMC_Init,"ax",%progbits
 440              		.align	1
 441              		.global	MX_FMC_Init
 442              		.syntax unified
 443              		.thumb
 444              		.thumb_func
 446              	MX_FMC_Init:
 447              	.LFB334:
  94:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_Init 0 */
 448              		.loc 1 94 1 view -0
 449              		.cfi_startproc
 450              		@ args = 0, pretend = 0, frame = 56
 451              		@ frame_needed = 0, uses_anonymous_args = 0
 452 0000 10B5     		push	{r4, lr}
 453              	.LCFI6:
 454              		.cfi_def_cfa_offset 8
 455              		.cfi_offset 4, -8
 456              		.cfi_offset 14, -4
 457 0002 8EB0     		sub	sp, sp, #56
 458              	.LCFI7:
 459              		.cfi_def_cfa_offset 64
  99:Core/Src/fmc.c ****   FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 460              		.loc 1 99 3 view .LVU135
  99:Core/Src/fmc.c ****   FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 461              		.loc 1 99 29 is_stmt 0 view .LVU136
 462 0004 0022     		movs	r2, #0
 463 0006 0792     		str	r2, [sp, #28]
 464 0008 0892     		str	r2, [sp, #32]
 465 000a 0992     		str	r2, [sp, #36]
 466 000c 0A92     		str	r2, [sp, #40]
 467 000e 0B92     		str	r2, [sp, #44]
 468 0010 0C92     		str	r2, [sp, #48]
 469 0012 0D92     		str	r2, [sp, #52]
 100:Core/Src/fmc.c **** 
 470              		.loc 1 100 3 is_stmt 1 view .LVU137
 100:Core/Src/fmc.c **** 
 471              		.loc 1 100 27 is_stmt 0 view .LVU138
 472 0014 0092     		str	r2, [sp]
 473 0016 0192     		str	r2, [sp, #4]
 474 0018 0292     		str	r2, [sp, #8]
 475 001a 0392     		str	r2, [sp, #12]
 476 001c 0492     		str	r2, [sp, #16]
 477 001e 0592     		str	r2, [sp, #20]
 478 0020 0692     		str	r2, [sp, #24]
 108:Core/Src/fmc.c ****   hsram1.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 479              		.loc 1 108 3 is_stmt 1 view .LVU139
 108:Core/Src/fmc.c ****   hsram1.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
ARM GAS  C:\usertemp\ccBZTu22.s 			page 19


 480              		.loc 1 108 19 is_stmt 0 view .LVU140
 481 0022 4148     		ldr	r0, .L28
 482 0024 414B     		ldr	r3, .L28+4
 483 0026 0360     		str	r3, [r0]
 109:Core/Src/fmc.c ****   /* hsram1.Init */
 484              		.loc 1 109 3 is_stmt 1 view .LVU141
 109:Core/Src/fmc.c ****   /* hsram1.Init */
 485              		.loc 1 109 19 is_stmt 0 view .LVU142
 486 0028 03F58273 		add	r3, r3, #260
 487 002c 4360     		str	r3, [r0, #4]
 111:Core/Src/fmc.c ****   hsram1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_ENABLE;
 488              		.loc 1 111 3 is_stmt 1 view .LVU143
 111:Core/Src/fmc.c ****   hsram1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_ENABLE;
 489              		.loc 1 111 22 is_stmt 0 view .LVU144
 490 002e 8260     		str	r2, [r0, #8]
 112:Core/Src/fmc.c ****   hsram1.Init.MemoryType = FMC_MEMORY_TYPE_PSRAM;
 491              		.loc 1 112 3 is_stmt 1 view .LVU145
 112:Core/Src/fmc.c ****   hsram1.Init.MemoryType = FMC_MEMORY_TYPE_PSRAM;
 492              		.loc 1 112 30 is_stmt 0 view .LVU146
 493 0030 0223     		movs	r3, #2
 494 0032 C360     		str	r3, [r0, #12]
 113:Core/Src/fmc.c ****   hsram1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 495              		.loc 1 113 3 is_stmt 1 view .LVU147
 113:Core/Src/fmc.c ****   hsram1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 496              		.loc 1 113 26 is_stmt 0 view .LVU148
 497 0034 0423     		movs	r3, #4
 498 0036 0361     		str	r3, [r0, #16]
 114:Core/Src/fmc.c ****   hsram1.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 499              		.loc 1 114 3 is_stmt 1 view .LVU149
 114:Core/Src/fmc.c ****   hsram1.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 500              		.loc 1 114 31 is_stmt 0 view .LVU150
 501 0038 1021     		movs	r1, #16
 502 003a 4161     		str	r1, [r0, #20]
 115:Core/Src/fmc.c ****   hsram1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 503              		.loc 1 115 3 is_stmt 1 view .LVU151
 115:Core/Src/fmc.c ****   hsram1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 504              		.loc 1 115 31 is_stmt 0 view .LVU152
 505 003c 8261     		str	r2, [r0, #24]
 116:Core/Src/fmc.c ****   hsram1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 506              		.loc 1 116 3 is_stmt 1 view .LVU153
 116:Core/Src/fmc.c ****   hsram1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 507              		.loc 1 116 34 is_stmt 0 view .LVU154
 508 003e C261     		str	r2, [r0, #28]
 117:Core/Src/fmc.c ****   hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
 509              		.loc 1 117 3 is_stmt 1 view .LVU155
 117:Core/Src/fmc.c ****   hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
 510              		.loc 1 117 32 is_stmt 0 view .LVU156
 511 0040 0262     		str	r2, [r0, #32]
 118:Core/Src/fmc.c ****   hsram1.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 512              		.loc 1 118 3 is_stmt 1 view .LVU157
 118:Core/Src/fmc.c ****   hsram1.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 513              		.loc 1 118 30 is_stmt 0 view .LVU158
 514 0042 4FF48053 		mov	r3, #4096
 515 0046 4362     		str	r3, [r0, #36]
 119:Core/Src/fmc.c ****   hsram1.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 516              		.loc 1 119 3 is_stmt 1 view .LVU159
 119:Core/Src/fmc.c ****   hsram1.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
ARM GAS  C:\usertemp\ccBZTu22.s 			page 20


 517              		.loc 1 119 26 is_stmt 0 view .LVU160
 518 0048 8262     		str	r2, [r0, #40]
 120:Core/Src/fmc.c ****   hsram1.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 519              		.loc 1 120 3 is_stmt 1 view .LVU161
 120:Core/Src/fmc.c ****   hsram1.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 520              		.loc 1 120 28 is_stmt 0 view .LVU162
 521 004a C262     		str	r2, [r0, #44]
 121:Core/Src/fmc.c ****   hsram1.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 522              		.loc 1 121 3 is_stmt 1 view .LVU163
 121:Core/Src/fmc.c ****   hsram1.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 523              		.loc 1 121 32 is_stmt 0 view .LVU164
 524 004c 0263     		str	r2, [r0, #48]
 122:Core/Src/fmc.c ****   hsram1.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 525              		.loc 1 122 3 is_stmt 1 view .LVU165
 122:Core/Src/fmc.c ****   hsram1.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 526              		.loc 1 122 26 is_stmt 0 view .LVU166
 527 004e 4263     		str	r2, [r0, #52]
 123:Core/Src/fmc.c ****   hsram1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 528              		.loc 1 123 3 is_stmt 1 view .LVU167
 123:Core/Src/fmc.c ****   hsram1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 529              		.loc 1 123 31 is_stmt 0 view .LVU168
 530 0050 8263     		str	r2, [r0, #56]
 124:Core/Src/fmc.c ****   hsram1.Init.PageSize = FMC_PAGE_SIZE_NONE;
 531              		.loc 1 124 3 is_stmt 1 view .LVU169
 124:Core/Src/fmc.c ****   hsram1.Init.PageSize = FMC_PAGE_SIZE_NONE;
 532              		.loc 1 124 25 is_stmt 0 view .LVU170
 533 0052 C263     		str	r2, [r0, #60]
 125:Core/Src/fmc.c ****   /* Timing */
 534              		.loc 1 125 3 is_stmt 1 view .LVU171
 125:Core/Src/fmc.c ****   /* Timing */
 535              		.loc 1 125 24 is_stmt 0 view .LVU172
 536 0054 0264     		str	r2, [r0, #64]
 127:Core/Src/fmc.c ****   Timing.AddressHoldTime = 15;
 537              		.loc 1 127 3 is_stmt 1 view .LVU173
 127:Core/Src/fmc.c ****   Timing.AddressHoldTime = 15;
 538              		.loc 1 127 27 is_stmt 0 view .LVU174
 539 0056 0F23     		movs	r3, #15
 540 0058 0793     		str	r3, [sp, #28]
 128:Core/Src/fmc.c ****   Timing.DataSetupTime = 255;
 541              		.loc 1 128 3 is_stmt 1 view .LVU175
 128:Core/Src/fmc.c ****   Timing.DataSetupTime = 255;
 542              		.loc 1 128 26 is_stmt 0 view .LVU176
 543 005a 0893     		str	r3, [sp, #32]
 129:Core/Src/fmc.c ****   Timing.BusTurnAroundDuration = 15;
 544              		.loc 1 129 3 is_stmt 1 view .LVU177
 129:Core/Src/fmc.c ****   Timing.BusTurnAroundDuration = 15;
 545              		.loc 1 129 24 is_stmt 0 view .LVU178
 546 005c FF24     		movs	r4, #255
 547 005e 0994     		str	r4, [sp, #36]
 130:Core/Src/fmc.c ****   Timing.CLKDivision = 16;
 548              		.loc 1 130 3 is_stmt 1 view .LVU179
 130:Core/Src/fmc.c ****   Timing.CLKDivision = 16;
 549              		.loc 1 130 32 is_stmt 0 view .LVU180
 550 0060 0A93     		str	r3, [sp, #40]
 131:Core/Src/fmc.c ****   Timing.DataLatency = 17;
 551              		.loc 1 131 3 is_stmt 1 view .LVU181
 131:Core/Src/fmc.c ****   Timing.DataLatency = 17;
ARM GAS  C:\usertemp\ccBZTu22.s 			page 21


 552              		.loc 1 131 22 is_stmt 0 view .LVU182
 553 0062 0B91     		str	r1, [sp, #44]
 132:Core/Src/fmc.c ****   Timing.AccessMode = FMC_ACCESS_MODE_A;
 554              		.loc 1 132 3 is_stmt 1 view .LVU183
 132:Core/Src/fmc.c ****   Timing.AccessMode = FMC_ACCESS_MODE_A;
 555              		.loc 1 132 22 is_stmt 0 view .LVU184
 556 0064 1123     		movs	r3, #17
 557 0066 0C93     		str	r3, [sp, #48]
 133:Core/Src/fmc.c ****   /* ExtTiming */
 558              		.loc 1 133 3 is_stmt 1 view .LVU185
 136:Core/Src/fmc.c ****   {
 559              		.loc 1 136 3 view .LVU186
 136:Core/Src/fmc.c ****   {
 560              		.loc 1 136 7 is_stmt 0 view .LVU187
 561 0068 07A9     		add	r1, sp, #28
 562 006a FFF7FEFF 		bl	HAL_SRAM_Init
 563              	.LVL20:
 136:Core/Src/fmc.c ****   {
 564              		.loc 1 136 6 discriminator 1 view .LVU188
 565 006e 0028     		cmp	r0, #0
 566 0070 51D1     		bne	.L25
 567              	.L21:
 143:Core/Src/fmc.c ****   hsram2.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 568              		.loc 1 143 3 is_stmt 1 view .LVU189
 143:Core/Src/fmc.c ****   hsram2.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 569              		.loc 1 143 19 is_stmt 0 view .LVU190
 570 0072 2F48     		ldr	r0, .L28+8
 571 0074 2D4B     		ldr	r3, .L28+4
 572 0076 0360     		str	r3, [r0]
 144:Core/Src/fmc.c ****   /* hsram2.Init */
 573              		.loc 1 144 3 is_stmt 1 view .LVU191
 144:Core/Src/fmc.c ****   /* hsram2.Init */
 574              		.loc 1 144 19 is_stmt 0 view .LVU192
 575 0078 03F58273 		add	r3, r3, #260
 576 007c 4360     		str	r3, [r0, #4]
 146:Core/Src/fmc.c ****   hsram2.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 577              		.loc 1 146 3 is_stmt 1 view .LVU193
 146:Core/Src/fmc.c ****   hsram2.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 578              		.loc 1 146 22 is_stmt 0 view .LVU194
 579 007e 0223     		movs	r3, #2
 580 0080 8360     		str	r3, [r0, #8]
 147:Core/Src/fmc.c ****   hsram2.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 581              		.loc 1 147 3 is_stmt 1 view .LVU195
 147:Core/Src/fmc.c ****   hsram2.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 582              		.loc 1 147 30 is_stmt 0 view .LVU196
 583 0082 0022     		movs	r2, #0
 584 0084 C260     		str	r2, [r0, #12]
 148:Core/Src/fmc.c ****   hsram2.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 585              		.loc 1 148 3 is_stmt 1 view .LVU197
 148:Core/Src/fmc.c ****   hsram2.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 586              		.loc 1 148 26 is_stmt 0 view .LVU198
 587 0086 0261     		str	r2, [r0, #16]
 149:Core/Src/fmc.c ****   hsram2.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 588              		.loc 1 149 3 is_stmt 1 view .LVU199
 149:Core/Src/fmc.c ****   hsram2.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 589              		.loc 1 149 31 is_stmt 0 view .LVU200
 590 0088 1021     		movs	r1, #16
ARM GAS  C:\usertemp\ccBZTu22.s 			page 22


 591 008a 4161     		str	r1, [r0, #20]
 150:Core/Src/fmc.c ****   hsram2.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 592              		.loc 1 150 3 is_stmt 1 view .LVU201
 150:Core/Src/fmc.c ****   hsram2.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 593              		.loc 1 150 31 is_stmt 0 view .LVU202
 594 008c 8261     		str	r2, [r0, #24]
 151:Core/Src/fmc.c ****   hsram2.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 595              		.loc 1 151 3 is_stmt 1 view .LVU203
 151:Core/Src/fmc.c ****   hsram2.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 596              		.loc 1 151 34 is_stmt 0 view .LVU204
 597 008e C261     		str	r2, [r0, #28]
 152:Core/Src/fmc.c ****   hsram2.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
 598              		.loc 1 152 3 is_stmt 1 view .LVU205
 152:Core/Src/fmc.c ****   hsram2.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
 599              		.loc 1 152 32 is_stmt 0 view .LVU206
 600 0090 0262     		str	r2, [r0, #32]
 153:Core/Src/fmc.c ****   hsram2.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 601              		.loc 1 153 3 is_stmt 1 view .LVU207
 153:Core/Src/fmc.c ****   hsram2.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 602              		.loc 1 153 30 is_stmt 0 view .LVU208
 603 0092 4FF48053 		mov	r3, #4096
 604 0096 4362     		str	r3, [r0, #36]
 154:Core/Src/fmc.c ****   hsram2.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 605              		.loc 1 154 3 is_stmt 1 view .LVU209
 154:Core/Src/fmc.c ****   hsram2.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 606              		.loc 1 154 26 is_stmt 0 view .LVU210
 607 0098 8262     		str	r2, [r0, #40]
 155:Core/Src/fmc.c ****   hsram2.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 608              		.loc 1 155 3 is_stmt 1 view .LVU211
 155:Core/Src/fmc.c ****   hsram2.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 609              		.loc 1 155 28 is_stmt 0 view .LVU212
 610 009a C262     		str	r2, [r0, #44]
 156:Core/Src/fmc.c ****   hsram2.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 611              		.loc 1 156 3 is_stmt 1 view .LVU213
 156:Core/Src/fmc.c ****   hsram2.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 612              		.loc 1 156 32 is_stmt 0 view .LVU214
 613 009c 0263     		str	r2, [r0, #48]
 157:Core/Src/fmc.c ****   hsram2.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 614              		.loc 1 157 3 is_stmt 1 view .LVU215
 157:Core/Src/fmc.c ****   hsram2.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 615              		.loc 1 157 26 is_stmt 0 view .LVU216
 616 009e 4263     		str	r2, [r0, #52]
 158:Core/Src/fmc.c ****   hsram2.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 617              		.loc 1 158 3 is_stmt 1 view .LVU217
 158:Core/Src/fmc.c ****   hsram2.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 618              		.loc 1 158 31 is_stmt 0 view .LVU218
 619 00a0 8263     		str	r2, [r0, #56]
 159:Core/Src/fmc.c ****   hsram2.Init.PageSize = FMC_PAGE_SIZE_NONE;
 620              		.loc 1 159 3 is_stmt 1 view .LVU219
 159:Core/Src/fmc.c ****   hsram2.Init.PageSize = FMC_PAGE_SIZE_NONE;
 621              		.loc 1 159 25 is_stmt 0 view .LVU220
 622 00a2 C263     		str	r2, [r0, #60]
 160:Core/Src/fmc.c ****   /* Timing */
 623              		.loc 1 160 3 is_stmt 1 view .LVU221
 160:Core/Src/fmc.c ****   /* Timing */
 624              		.loc 1 160 24 is_stmt 0 view .LVU222
 625 00a4 0264     		str	r2, [r0, #64]
ARM GAS  C:\usertemp\ccBZTu22.s 			page 23


 162:Core/Src/fmc.c ****   Timing.AddressHoldTime = 15;
 626              		.loc 1 162 3 is_stmt 1 view .LVU223
 162:Core/Src/fmc.c ****   Timing.AddressHoldTime = 15;
 627              		.loc 1 162 27 is_stmt 0 view .LVU224
 628 00a6 0792     		str	r2, [sp, #28]
 163:Core/Src/fmc.c ****   Timing.DataSetupTime = 15;
 629              		.loc 1 163 3 is_stmt 1 view .LVU225
 163:Core/Src/fmc.c ****   Timing.DataSetupTime = 15;
 630              		.loc 1 163 26 is_stmt 0 view .LVU226
 631 00a8 0F23     		movs	r3, #15
 632 00aa 0893     		str	r3, [sp, #32]
 164:Core/Src/fmc.c ****   Timing.BusTurnAroundDuration = 15;
 633              		.loc 1 164 3 is_stmt 1 view .LVU227
 164:Core/Src/fmc.c ****   Timing.BusTurnAroundDuration = 15;
 634              		.loc 1 164 24 is_stmt 0 view .LVU228
 635 00ac 0993     		str	r3, [sp, #36]
 165:Core/Src/fmc.c ****   Timing.CLKDivision = 16;
 636              		.loc 1 165 3 is_stmt 1 view .LVU229
 165:Core/Src/fmc.c ****   Timing.CLKDivision = 16;
 637              		.loc 1 165 32 is_stmt 0 view .LVU230
 638 00ae 0A93     		str	r3, [sp, #40]
 166:Core/Src/fmc.c ****   Timing.DataLatency = 17;
 639              		.loc 1 166 3 is_stmt 1 view .LVU231
 166:Core/Src/fmc.c ****   Timing.DataLatency = 17;
 640              		.loc 1 166 22 is_stmt 0 view .LVU232
 641 00b0 0B91     		str	r1, [sp, #44]
 167:Core/Src/fmc.c ****   Timing.AccessMode = FMC_ACCESS_MODE_A;
 642              		.loc 1 167 3 is_stmt 1 view .LVU233
 167:Core/Src/fmc.c ****   Timing.AccessMode = FMC_ACCESS_MODE_A;
 643              		.loc 1 167 22 is_stmt 0 view .LVU234
 644 00b2 1123     		movs	r3, #17
 645 00b4 0C93     		str	r3, [sp, #48]
 168:Core/Src/fmc.c ****   /* ExtTiming */
 646              		.loc 1 168 3 is_stmt 1 view .LVU235
 168:Core/Src/fmc.c ****   /* ExtTiming */
 647              		.loc 1 168 21 is_stmt 0 view .LVU236
 648 00b6 0D92     		str	r2, [sp, #52]
 171:Core/Src/fmc.c ****   {
 649              		.loc 1 171 3 is_stmt 1 view .LVU237
 171:Core/Src/fmc.c ****   {
 650              		.loc 1 171 7 is_stmt 0 view .LVU238
 651 00b8 07A9     		add	r1, sp, #28
 652 00ba FFF7FEFF 		bl	HAL_SRAM_Init
 653              	.LVL21:
 171:Core/Src/fmc.c ****   {
 654              		.loc 1 171 6 discriminator 1 view .LVU239
 655 00be 0028     		cmp	r0, #0
 656 00c0 2CD1     		bne	.L26
 657              	.L22:
 178:Core/Src/fmc.c ****   /* hsdram1.Init */
 658              		.loc 1 178 3 is_stmt 1 view .LVU240
 178:Core/Src/fmc.c ****   /* hsdram1.Init */
 659              		.loc 1 178 20 is_stmt 0 view .LVU241
 660 00c2 1C48     		ldr	r0, .L28+12
 661 00c4 1C4B     		ldr	r3, .L28+16
 662 00c6 0360     		str	r3, [r0]
 180:Core/Src/fmc.c ****   hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_9;
ARM GAS  C:\usertemp\ccBZTu22.s 			page 24


 663              		.loc 1 180 3 is_stmt 1 view .LVU242
 180:Core/Src/fmc.c ****   hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_9;
 664              		.loc 1 180 23 is_stmt 0 view .LVU243
 665 00c8 0023     		movs	r3, #0
 666 00ca 4360     		str	r3, [r0, #4]
 181:Core/Src/fmc.c ****   hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_13;
 667              		.loc 1 181 3 is_stmt 1 view .LVU244
 181:Core/Src/fmc.c ****   hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_13;
 668              		.loc 1 181 33 is_stmt 0 view .LVU245
 669 00cc 0122     		movs	r2, #1
 670 00ce 8260     		str	r2, [r0, #8]
 182:Core/Src/fmc.c ****   hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 671              		.loc 1 182 3 is_stmt 1 view .LVU246
 182:Core/Src/fmc.c ****   hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 672              		.loc 1 182 30 is_stmt 0 view .LVU247
 673 00d0 0822     		movs	r2, #8
 674 00d2 C260     		str	r2, [r0, #12]
 183:Core/Src/fmc.c ****   hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 675              		.loc 1 183 3 is_stmt 1 view .LVU248
 183:Core/Src/fmc.c ****   hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 676              		.loc 1 183 32 is_stmt 0 view .LVU249
 677 00d4 1021     		movs	r1, #16
 678 00d6 0161     		str	r1, [r0, #16]
 184:Core/Src/fmc.c ****   hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_2;
 679              		.loc 1 184 3 is_stmt 1 view .LVU250
 184:Core/Src/fmc.c ****   hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_2;
 680              		.loc 1 184 35 is_stmt 0 view .LVU251
 681 00d8 4021     		movs	r1, #64
 682 00da 4161     		str	r1, [r0, #20]
 185:Core/Src/fmc.c ****   hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 683              		.loc 1 185 3 is_stmt 1 view .LVU252
 185:Core/Src/fmc.c ****   hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 684              		.loc 1 185 27 is_stmt 0 view .LVU253
 685 00dc 4FF48071 		mov	r1, #256
 686 00e0 8161     		str	r1, [r0, #24]
 186:Core/Src/fmc.c ****   hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 687              		.loc 1 186 3 is_stmt 1 view .LVU254
 186:Core/Src/fmc.c ****   hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 688              		.loc 1 186 32 is_stmt 0 view .LVU255
 689 00e2 C361     		str	r3, [r0, #28]
 187:Core/Src/fmc.c ****   hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 690              		.loc 1 187 3 is_stmt 1 view .LVU256
 187:Core/Src/fmc.c ****   hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 691              		.loc 1 187 30 is_stmt 0 view .LVU257
 692 00e4 4FF40061 		mov	r1, #2048
 693 00e8 0162     		str	r1, [r0, #32]
 188:Core/Src/fmc.c ****   hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 694              		.loc 1 188 3 is_stmt 1 view .LVU258
 188:Core/Src/fmc.c ****   hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 695              		.loc 1 188 26 is_stmt 0 view .LVU259
 696 00ea 4FF48051 		mov	r1, #4096
 697 00ee 4162     		str	r1, [r0, #36]
 189:Core/Src/fmc.c ****   /* SdramTiming */
 698              		.loc 1 189 3 is_stmt 1 view .LVU260
 189:Core/Src/fmc.c ****   /* SdramTiming */
 699              		.loc 1 189 30 is_stmt 0 view .LVU261
 700 00f0 8362     		str	r3, [r0, #40]
ARM GAS  C:\usertemp\ccBZTu22.s 			page 25


 191:Core/Src/fmc.c ****   SdramTiming.ExitSelfRefreshDelay = 8;
 701              		.loc 1 191 3 is_stmt 1 view .LVU262
 191:Core/Src/fmc.c ****   SdramTiming.ExitSelfRefreshDelay = 8;
 702              		.loc 1 191 33 is_stmt 0 view .LVU263
 703 00f2 0223     		movs	r3, #2
 704 00f4 0093     		str	r3, [sp]
 192:Core/Src/fmc.c ****   SdramTiming.SelfRefreshTime = 6;
 705              		.loc 1 192 3 is_stmt 1 view .LVU264
 192:Core/Src/fmc.c ****   SdramTiming.SelfRefreshTime = 6;
 706              		.loc 1 192 36 is_stmt 0 view .LVU265
 707 00f6 0192     		str	r2, [sp, #4]
 193:Core/Src/fmc.c ****   SdramTiming.RowCycleDelay = 6;
 708              		.loc 1 193 3 is_stmt 1 view .LVU266
 193:Core/Src/fmc.c ****   SdramTiming.RowCycleDelay = 6;
 709              		.loc 1 193 31 is_stmt 0 view .LVU267
 710 00f8 0622     		movs	r2, #6
 711 00fa 0292     		str	r2, [sp, #8]
 194:Core/Src/fmc.c ****   SdramTiming.WriteRecoveryTime = 4;
 712              		.loc 1 194 3 is_stmt 1 view .LVU268
 194:Core/Src/fmc.c ****   SdramTiming.WriteRecoveryTime = 4;
 713              		.loc 1 194 29 is_stmt 0 view .LVU269
 714 00fc 0392     		str	r2, [sp, #12]
 195:Core/Src/fmc.c ****   SdramTiming.RPDelay = 2;
 715              		.loc 1 195 3 is_stmt 1 view .LVU270
 195:Core/Src/fmc.c ****   SdramTiming.RPDelay = 2;
 716              		.loc 1 195 33 is_stmt 0 view .LVU271
 717 00fe 0422     		movs	r2, #4
 718 0100 0492     		str	r2, [sp, #16]
 196:Core/Src/fmc.c ****   SdramTiming.RCDDelay = 2;
 719              		.loc 1 196 3 is_stmt 1 view .LVU272
 196:Core/Src/fmc.c ****   SdramTiming.RCDDelay = 2;
 720              		.loc 1 196 23 is_stmt 0 view .LVU273
 721 0102 0593     		str	r3, [sp, #20]
 197:Core/Src/fmc.c **** 
 722              		.loc 1 197 3 is_stmt 1 view .LVU274
 197:Core/Src/fmc.c **** 
 723              		.loc 1 197 24 is_stmt 0 view .LVU275
 724 0104 0693     		str	r3, [sp, #24]
 199:Core/Src/fmc.c ****   {
 725              		.loc 1 199 3 is_stmt 1 view .LVU276
 199:Core/Src/fmc.c ****   {
 726              		.loc 1 199 7 is_stmt 0 view .LVU277
 727 0106 6946     		mov	r1, sp
 728 0108 FFF7FEFF 		bl	HAL_SDRAM_Init
 729              	.LVL22:
 199:Core/Src/fmc.c ****   {
 730              		.loc 1 199 6 discriminator 1 view .LVU278
 731 010c 48B9     		cbnz	r0, .L27
 732              	.L23:
 205:Core/Src/fmc.c ****   /* USER CODE END FMC_Init 2 */
 733              		.loc 1 205 3 is_stmt 1 view .LVU279
 734 010e FFF7FEFF 		bl	SDRAM_InitSequence
 735              	.LVL23:
 207:Core/Src/fmc.c **** 
 736              		.loc 1 207 1 is_stmt 0 view .LVU280
 737 0112 0EB0     		add	sp, sp, #56
 738              	.LCFI8:
ARM GAS  C:\usertemp\ccBZTu22.s 			page 26


 739              		.cfi_remember_state
 740              		.cfi_def_cfa_offset 8
 741              		@ sp needed
 742 0114 10BD     		pop	{r4, pc}
 743              	.L25:
 744              	.LCFI9:
 745              		.cfi_restore_state
 138:Core/Src/fmc.c ****   }
 746              		.loc 1 138 5 is_stmt 1 view .LVU281
 747 0116 FFF7FEFF 		bl	Error_Handler
 748              	.LVL24:
 749 011a AAE7     		b	.L21
 750              	.L26:
 173:Core/Src/fmc.c ****   }
 751              		.loc 1 173 5 view .LVU282
 752 011c FFF7FEFF 		bl	Error_Handler
 753              	.LVL25:
 754 0120 CFE7     		b	.L22
 755              	.L27:
 201:Core/Src/fmc.c ****   }
 756              		.loc 1 201 5 view .LVU283
 757 0122 FFF7FEFF 		bl	Error_Handler
 758              	.LVL26:
 759 0126 F2E7     		b	.L23
 760              	.L29:
 761              		.align	2
 762              	.L28:
 763 0128 00000000 		.word	hsram1
 764 012c 00400052 		.word	1375748096
 765 0130 00000000 		.word	hsram2
 766 0134 00000000 		.word	hsdram1
 767 0138 40410052 		.word	1375748416
 768              		.cfi_endproc
 769              	.LFE334:
 771              		.section	.text.HAL_SRAM_MspInit,"ax",%progbits
 772              		.align	1
 773              		.global	HAL_SRAM_MspInit
 774              		.syntax unified
 775              		.thumb
 776              		.thumb_func
 778              	HAL_SRAM_MspInit:
 779              	.LVL27:
 780              	.LFB336:
 352:Core/Src/fmc.c ****   /* USER CODE BEGIN SRAM_MspInit 0 */
 781              		.loc 1 352 54 view -0
 782              		.cfi_startproc
 783              		@ args = 0, pretend = 0, frame = 0
 784              		@ frame_needed = 0, uses_anonymous_args = 0
 352:Core/Src/fmc.c ****   /* USER CODE BEGIN SRAM_MspInit 0 */
 785              		.loc 1 352 54 is_stmt 0 view .LVU285
 786 0000 08B5     		push	{r3, lr}
 787              	.LCFI10:
 788              		.cfi_def_cfa_offset 8
 789              		.cfi_offset 3, -8
 790              		.cfi_offset 14, -4
 356:Core/Src/fmc.c ****   /* USER CODE BEGIN SRAM_MspInit 1 */
 791              		.loc 1 356 3 is_stmt 1 view .LVU286
ARM GAS  C:\usertemp\ccBZTu22.s 			page 27


 792 0002 FFF7FEFF 		bl	HAL_FMC_MspInit
 793              	.LVL28:
 360:Core/Src/fmc.c **** 
 794              		.loc 1 360 1 is_stmt 0 view .LVU287
 795 0006 08BD     		pop	{r3, pc}
 796              		.cfi_endproc
 797              	.LFE336:
 799              		.section	.text.HAL_SDRAM_MspInit,"ax",%progbits
 800              		.align	1
 801              		.global	HAL_SDRAM_MspInit
 802              		.syntax unified
 803              		.thumb
 804              		.thumb_func
 806              	HAL_SDRAM_MspInit:
 807              	.LVL29:
 808              	.LFB337:
 362:Core/Src/fmc.c ****   /* USER CODE BEGIN SDRAM_MspInit 0 */
 809              		.loc 1 362 57 is_stmt 1 view -0
 810              		.cfi_startproc
 811              		@ args = 0, pretend = 0, frame = 0
 812              		@ frame_needed = 0, uses_anonymous_args = 0
 362:Core/Src/fmc.c ****   /* USER CODE BEGIN SDRAM_MspInit 0 */
 813              		.loc 1 362 57 is_stmt 0 view .LVU289
 814 0000 08B5     		push	{r3, lr}
 815              	.LCFI11:
 816              		.cfi_def_cfa_offset 8
 817              		.cfi_offset 3, -8
 818              		.cfi_offset 14, -4
 366:Core/Src/fmc.c ****   /* USER CODE BEGIN SDRAM_MspInit 1 */
 819              		.loc 1 366 3 is_stmt 1 view .LVU290
 820 0002 FFF7FEFF 		bl	HAL_FMC_MspInit
 821              	.LVL30:
 370:Core/Src/fmc.c **** 
 822              		.loc 1 370 1 is_stmt 0 view .LVU291
 823 0006 08BD     		pop	{r3, pc}
 824              		.cfi_endproc
 825              	.LFE337:
 827              		.section	.text.HAL_SRAM_MspDeInit,"ax",%progbits
 828              		.align	1
 829              		.global	HAL_SRAM_MspDeInit
 830              		.syntax unified
 831              		.thumb
 832              		.thumb_func
 834              	HAL_SRAM_MspDeInit:
 835              	.LVL31:
 836              	.LFB339:
 468:Core/Src/fmc.c **** 
 469:Core/Src/fmc.c **** void HAL_SRAM_MspDeInit(SRAM_HandleTypeDef* sramHandle){
 837              		.loc 1 469 56 is_stmt 1 view -0
 838              		.cfi_startproc
 839              		@ args = 0, pretend = 0, frame = 0
 840              		@ frame_needed = 0, uses_anonymous_args = 0
 841              		.loc 1 469 56 is_stmt 0 view .LVU293
 842 0000 08B5     		push	{r3, lr}
 843              	.LCFI12:
 844              		.cfi_def_cfa_offset 8
 845              		.cfi_offset 3, -8
ARM GAS  C:\usertemp\ccBZTu22.s 			page 28


 846              		.cfi_offset 14, -4
 470:Core/Src/fmc.c ****   /* USER CODE BEGIN SRAM_MspDeInit 0 */
 471:Core/Src/fmc.c **** 
 472:Core/Src/fmc.c ****   /* USER CODE END SRAM_MspDeInit 0 */
 473:Core/Src/fmc.c ****   HAL_FMC_MspDeInit();
 847              		.loc 1 473 3 is_stmt 1 view .LVU294
 848 0002 FFF7FEFF 		bl	HAL_FMC_MspDeInit
 849              	.LVL32:
 474:Core/Src/fmc.c ****   /* USER CODE BEGIN SRAM_MspDeInit 1 */
 475:Core/Src/fmc.c **** 
 476:Core/Src/fmc.c ****   /* USER CODE END SRAM_MspDeInit 1 */
 477:Core/Src/fmc.c **** }
 850              		.loc 1 477 1 is_stmt 0 view .LVU295
 851 0006 08BD     		pop	{r3, pc}
 852              		.cfi_endproc
 853              	.LFE339:
 855              		.section	.text.HAL_SDRAM_MspDeInit,"ax",%progbits
 856              		.align	1
 857              		.global	HAL_SDRAM_MspDeInit
 858              		.syntax unified
 859              		.thumb
 860              		.thumb_func
 862              	HAL_SDRAM_MspDeInit:
 863              	.LVL33:
 864              	.LFB340:
 478:Core/Src/fmc.c **** 
 479:Core/Src/fmc.c **** void HAL_SDRAM_MspDeInit(SDRAM_HandleTypeDef* sdramHandle){
 865              		.loc 1 479 59 is_stmt 1 view -0
 866              		.cfi_startproc
 867              		@ args = 0, pretend = 0, frame = 0
 868              		@ frame_needed = 0, uses_anonymous_args = 0
 869              		.loc 1 479 59 is_stmt 0 view .LVU297
 870 0000 08B5     		push	{r3, lr}
 871              	.LCFI13:
 872              		.cfi_def_cfa_offset 8
 873              		.cfi_offset 3, -8
 874              		.cfi_offset 14, -4
 480:Core/Src/fmc.c ****   /* USER CODE BEGIN SDRAM_MspDeInit 0 */
 481:Core/Src/fmc.c **** 
 482:Core/Src/fmc.c ****   /* USER CODE END SDRAM_MspDeInit 0 */
 483:Core/Src/fmc.c ****   HAL_FMC_MspDeInit();
 875              		.loc 1 483 3 is_stmt 1 view .LVU298
 876 0002 FFF7FEFF 		bl	HAL_FMC_MspDeInit
 877              	.LVL34:
 484:Core/Src/fmc.c ****   /* USER CODE BEGIN SDRAM_MspDeInit 1 */
 485:Core/Src/fmc.c **** 
 486:Core/Src/fmc.c ****   /* USER CODE END SDRAM_MspDeInit 1 */
 487:Core/Src/fmc.c **** }
 878              		.loc 1 487 1 is_stmt 0 view .LVU299
 879 0006 08BD     		pop	{r3, pc}
 880              		.cfi_endproc
 881              	.LFE340:
 883              		.section	.bss.FMC_DeInitialized,"aw",%nobits
 884              		.align	2
 887              	FMC_DeInitialized:
 888 0000 00000000 		.space	4
 889              		.section	.bss.FMC_Initialized,"aw",%nobits
ARM GAS  C:\usertemp\ccBZTu22.s 			page 29


 890              		.align	2
 893              	FMC_Initialized:
 894 0000 00000000 		.space	4
 895              		.global	hsdram1
 896              		.section	.bss.hsdram1,"aw",%nobits
 897              		.align	2
 900              	hsdram1:
 901 0000 00000000 		.space	52
 901      00000000 
 901      00000000 
 901      00000000 
 901      00000000 
 902              		.global	hsram2
 903              		.section	.bss.hsram2,"aw",%nobits
 904              		.align	2
 907              	hsram2:
 908 0000 00000000 		.space	76
 908      00000000 
 908      00000000 
 908      00000000 
 908      00000000 
 909              		.global	hsram1
 910              		.section	.bss.hsram1,"aw",%nobits
 911              		.align	2
 914              	hsram1:
 915 0000 00000000 		.space	76
 915      00000000 
 915      00000000 
 915      00000000 
 915      00000000 
 916              		.section	.bss.Command,"aw",%nobits
 917              		.align	2
 920              	Command:
 921 0000 00000000 		.space	16
 921      00000000 
 921      00000000 
 921      00000000 
 922              		.text
 923              	.Letext0:
 924              		.file 2 "D:/armtoolchain/arm-gnu-toolchain-13.3.rel1-mingw-w64-i686-arm-none-eabi/arm-none-eabi/in
 925              		.file 3 "D:/armtoolchain/arm-gnu-toolchain-13.3.rel1-mingw-w64-i686-arm-none-eabi/arm-none-eabi/in
 926              		.file 4 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 927              		.file 5 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 928              		.file 6 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h"
 929              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 930              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h"
 931              		.file 9 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_fmc.h"
 932              		.file 10 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_sram.h"
 933              		.file 11 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_sdram.h"
 934              		.file 12 "Core/Inc/fmc.h"
 935              		.file 13 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 936              		.file 14 "Core/Inc/main.h"
 937              		.file 15 "<built-in>"
ARM GAS  C:\usertemp\ccBZTu22.s 			page 30


DEFINED SYMBOLS
                            *ABS*:00000000 fmc.c
C:\usertemp\ccBZTu22.s:20     .text.SDRAM_InitSequence:00000000 $t
C:\usertemp\ccBZTu22.s:25     .text.SDRAM_InitSequence:00000000 SDRAM_InitSequence
C:\usertemp\ccBZTu22.s:140    .text.SDRAM_InitSequence:0000008c $d
C:\usertemp\ccBZTu22.s:920    .bss.Command:00000000 Command
C:\usertemp\ccBZTu22.s:900    .bss.hsdram1:00000000 hsdram1
C:\usertemp\ccBZTu22.s:146    .text.HAL_FMC_MspInit:00000000 $t
C:\usertemp\ccBZTu22.s:151    .text.HAL_FMC_MspInit:00000000 HAL_FMC_MspInit
C:\usertemp\ccBZTu22.s:353    .text.HAL_FMC_MspInit:000000d0 $d
C:\usertemp\ccBZTu22.s:893    .bss.FMC_Initialized:00000000 FMC_Initialized
C:\usertemp\ccBZTu22.s:364    .text.HAL_FMC_MspDeInit:00000000 $t
C:\usertemp\ccBZTu22.s:369    .text.HAL_FMC_MspDeInit:00000000 HAL_FMC_MspDeInit
C:\usertemp\ccBZTu22.s:429    .text.HAL_FMC_MspDeInit:00000050 $d
C:\usertemp\ccBZTu22.s:887    .bss.FMC_DeInitialized:00000000 FMC_DeInitialized
C:\usertemp\ccBZTu22.s:440    .text.MX_FMC_Init:00000000 $t
C:\usertemp\ccBZTu22.s:446    .text.MX_FMC_Init:00000000 MX_FMC_Init
C:\usertemp\ccBZTu22.s:763    .text.MX_FMC_Init:00000128 $d
C:\usertemp\ccBZTu22.s:914    .bss.hsram1:00000000 hsram1
C:\usertemp\ccBZTu22.s:907    .bss.hsram2:00000000 hsram2
C:\usertemp\ccBZTu22.s:772    .text.HAL_SRAM_MspInit:00000000 $t
C:\usertemp\ccBZTu22.s:778    .text.HAL_SRAM_MspInit:00000000 HAL_SRAM_MspInit
C:\usertemp\ccBZTu22.s:800    .text.HAL_SDRAM_MspInit:00000000 $t
C:\usertemp\ccBZTu22.s:806    .text.HAL_SDRAM_MspInit:00000000 HAL_SDRAM_MspInit
C:\usertemp\ccBZTu22.s:828    .text.HAL_SRAM_MspDeInit:00000000 $t
C:\usertemp\ccBZTu22.s:834    .text.HAL_SRAM_MspDeInit:00000000 HAL_SRAM_MspDeInit
C:\usertemp\ccBZTu22.s:856    .text.HAL_SDRAM_MspDeInit:00000000 $t
C:\usertemp\ccBZTu22.s:862    .text.HAL_SDRAM_MspDeInit:00000000 HAL_SDRAM_MspDeInit
C:\usertemp\ccBZTu22.s:884    .bss.FMC_DeInitialized:00000000 $d
C:\usertemp\ccBZTu22.s:890    .bss.FMC_Initialized:00000000 $d
C:\usertemp\ccBZTu22.s:897    .bss.hsdram1:00000000 $d
C:\usertemp\ccBZTu22.s:904    .bss.hsram2:00000000 $d
C:\usertemp\ccBZTu22.s:911    .bss.hsram1:00000000 $d
C:\usertemp\ccBZTu22.s:917    .bss.Command:00000000 $d

UNDEFINED SYMBOLS
HAL_SDRAM_SendCommand
HAL_Delay
HAL_SDRAM_ProgramRefreshRate
memset
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
Error_Handler
HAL_GPIO_DeInit
HAL_SRAM_Init
HAL_SDRAM_Init
