{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 27 12:39:32 2011 " "Info: Processing started: Tue Dec 27 12:39:32 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off tetris_test -c tetris_test " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off tetris_test -c tetris_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "tetris_test EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"tetris_test\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_module:U1\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"pll_module:U1\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_module:U1\|altpll:altpll_component\|_clk0 2 1 0 0 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_module:U1\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 108" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_module:U1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Info: Automatically promoted node pll_module:U1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_module:U1|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n (placed in PIN 23 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node rst_n (placed in PIN 23 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_select_module:U23\|hsync_out_r~head_lut " "Info: Destination node vga_select_module:U23\|hsync_out_r~head_lut" {  } { { "vga_select_module.v" "" { Text "E:/Verilog/tetris_test/vga_select_module.v" 66 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_select_module:U23|hsync_out_r~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_select_module:U23\|vsync_out_r~head_lut " "Info: Destination node vga_select_module:U23\|vsync_out_r~head_lut" {  } { { "vga_select_module.v" "" { Text "E:/Verilog/tetris_test/vga_select_module.v" 66 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_select_module:U23|vsync_out_r~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_select_module:U23\|green_out_r~head_lut " "Info: Destination node vga_select_module:U23\|green_out_r~head_lut" {  } { { "vga_select_module.v" "" { Text "E:/Verilog/tetris_test/vga_select_module.v" 66 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_select_module:U23|green_out_r~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { rst_n } } } { "e:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "tetris_test.v" "" { Text "E:/Verilog/tetris_test/tetris_test.v" 27 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Info: Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:08 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:20 " "Info: Fitter placement operations ending: elapsed time is 00:00:20" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register loading_happen:U15\|enable_little_r\[65\] register loading_happen:U15\|enable_little_r\[265\] -465 ps " "Info: Slack time is -465 ps between source register \"loading_happen:U15\|enable_little_r\[65\]\" and destination register \"loading_happen:U15\|enable_little_r\[265\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "24.736 ns + Largest register register " "Info: + Largest register to register requirement is 24.736 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll_module:U1\|altpll:altpll_component\|_clk0 destination 2.469 ns   Shortest register " "Info:   Shortest clock path from clock \"pll_module:U1\|altpll:altpll_component\|_clk0\" to destination register is 2.469 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll_module:U1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_module:U1\|altpll:altpll_component\|_clk0'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_module:U1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns pll_module:U1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB Unassigned 3250 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = Unassigned; Fanout = 3250; COMB Node = 'pll_module:U1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { pll_module:U1|altpll:altpll_component|_clk0 pll_module:U1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.666 ns) 2.469 ns loading_happen:U15\|enable_little_r\[265\] 3 REG Unassigned 11 " "Info: 3: + IC(0.887 ns) + CELL(0.666 ns) = 2.469 ns; Loc. = Unassigned; Fanout = 11; REG Node = 'loading_happen:U15\|enable_little_r\[265\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { pll_module:U1|altpll:altpll_component|_clk0~clkctrl loading_happen:U15|enable_little_r[265] } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 305 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.97 % ) " "Info: Total cell delay = 0.666 ns ( 26.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.803 ns ( 73.03 % ) " "Info: Total interconnect delay = 1.803 ns ( 73.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll_module:U1\|altpll:altpll_component\|_clk0 destination 2.469 ns   Longest register " "Info:   Longest clock path from clock \"pll_module:U1\|altpll:altpll_component\|_clk0\" to destination register is 2.469 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll_module:U1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_module:U1\|altpll:altpll_component\|_clk0'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_module:U1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns pll_module:U1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB Unassigned 3250 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = Unassigned; Fanout = 3250; COMB Node = 'pll_module:U1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { pll_module:U1|altpll:altpll_component|_clk0 pll_module:U1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.666 ns) 2.469 ns loading_happen:U15\|enable_little_r\[265\] 3 REG Unassigned 11 " "Info: 3: + IC(0.887 ns) + CELL(0.666 ns) = 2.469 ns; Loc. = Unassigned; Fanout = 11; REG Node = 'loading_happen:U15\|enable_little_r\[265\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { pll_module:U1|altpll:altpll_component|_clk0~clkctrl loading_happen:U15|enable_little_r[265] } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 305 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.97 % ) " "Info: Total cell delay = 0.666 ns ( 26.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.803 ns ( 73.03 % ) " "Info: Total interconnect delay = 1.803 ns ( 73.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll_module:U1\|altpll:altpll_component\|_clk0 source 2.469 ns   Shortest register " "Info:   Shortest clock path from clock \"pll_module:U1\|altpll:altpll_component\|_clk0\" to source register is 2.469 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll_module:U1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_module:U1\|altpll:altpll_component\|_clk0'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_module:U1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns pll_module:U1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB Unassigned 3250 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = Unassigned; Fanout = 3250; COMB Node = 'pll_module:U1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { pll_module:U1|altpll:altpll_component|_clk0 pll_module:U1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.666 ns) 2.469 ns loading_happen:U15\|enable_little_r\[65\] 3 REG Unassigned 13 " "Info: 3: + IC(0.887 ns) + CELL(0.666 ns) = 2.469 ns; Loc. = Unassigned; Fanout = 13; REG Node = 'loading_happen:U15\|enable_little_r\[65\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { pll_module:U1|altpll:altpll_component|_clk0~clkctrl loading_happen:U15|enable_little_r[65] } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 305 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.97 % ) " "Info: Total cell delay = 0.666 ns ( 26.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.803 ns ( 73.03 % ) " "Info: Total interconnect delay = 1.803 ns ( 73.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll_module:U1\|altpll:altpll_component\|_clk0 source 2.469 ns   Longest register " "Info:   Longest clock path from clock \"pll_module:U1\|altpll:altpll_component\|_clk0\" to source register is 2.469 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll_module:U1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_module:U1\|altpll:altpll_component\|_clk0'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_module:U1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns pll_module:U1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB Unassigned 3250 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = Unassigned; Fanout = 3250; COMB Node = 'pll_module:U1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { pll_module:U1|altpll:altpll_component|_clk0 pll_module:U1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.666 ns) 2.469 ns loading_happen:U15\|enable_little_r\[65\] 3 REG Unassigned 13 " "Info: 3: + IC(0.887 ns) + CELL(0.666 ns) = 2.469 ns; Loc. = Unassigned; Fanout = 13; REG Node = 'loading_happen:U15\|enable_little_r\[65\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { pll_module:U1|altpll:altpll_component|_clk0~clkctrl loading_happen:U15|enable_little_r[65] } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 305 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.97 % ) " "Info: Total cell delay = 0.666 ns ( 26.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.803 ns ( 73.03 % ) " "Info: Total interconnect delay = 1.803 ns ( 73.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns   " "Info:   Micro clock to output delay of source is 0.304 ns" {  } { { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 305 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 305 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "25.201 ns - Longest register register " "Info: - Longest register to register delay is 25.201 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns loading_happen:U15\|enable_little_r\[65\] 1 REG Unassigned 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 13; REG Node = 'loading_happen:U15\|enable_little_r\[65\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { loading_happen:U15|enable_little_r[65] } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 305 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.151 ns) + CELL(0.650 ns) 2.801 ns loading_happen:U15\|Mux23~215 2 COMB Unassigned 2 " "Info: 2: + IC(2.151 ns) + CELL(0.650 ns) = 2.801 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'loading_happen:U15\|Mux23~215'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.801 ns" { loading_happen:U15|enable_little_r[65] loading_happen:U15|Mux23~215 } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 219 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 3.612 ns loading_happen:U15\|Mux23~216 3 COMB Unassigned 2 " "Info: 3: + IC(0.187 ns) + CELL(0.624 ns) = 3.612 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'loading_happen:U15\|Mux23~216'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { loading_happen:U15|Mux23~215 loading_happen:U15|Mux23~216 } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 219 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.340 ns) + CELL(0.623 ns) 5.575 ns loading_happen:U15\|Mux17~179 4 COMB Unassigned 1 " "Info: 4: + IC(1.340 ns) + CELL(0.623 ns) = 5.575 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'loading_happen:U15\|Mux17~179'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.963 ns" { loading_happen:U15|Mux23~216 loading_happen:U15|Mux17~179 } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.366 ns) 6.382 ns loading_happen:U15\|Mux17~180 5 COMB Unassigned 2 " "Info: 5: + IC(0.441 ns) + CELL(0.366 ns) = 6.382 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'loading_happen:U15\|Mux17~180'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.807 ns" { loading_happen:U15|Mux17~179 loading_happen:U15|Mux17~180 } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.322 ns) + CELL(0.206 ns) 7.910 ns loading_happen:U15\|Mux17~181 6 COMB Unassigned 1 " "Info: 6: + IC(1.322 ns) + CELL(0.206 ns) = 7.910 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'loading_happen:U15\|Mux17~181'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { loading_happen:U15|Mux17~180 loading_happen:U15|Mux17~181 } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.366 ns) 8.717 ns loading_happen:U15\|Mux17~182 7 COMB Unassigned 1 " "Info: 7: + IC(0.441 ns) + CELL(0.366 ns) = 8.717 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'loading_happen:U15\|Mux17~182'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.807 ns" { loading_happen:U15|Mux17~181 loading_happen:U15|Mux17~182 } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 9.528 ns loading_happen:U15\|Mux17~183 8 COMB Unassigned 2 " "Info: 8: + IC(0.605 ns) + CELL(0.206 ns) = 9.528 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'loading_happen:U15\|Mux17~183'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { loading_happen:U15|Mux17~182 loading_happen:U15|Mux17~183 } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 10.339 ns loading_happen:U15\|Mux17~192 9 COMB Unassigned 1 " "Info: 9: + IC(0.187 ns) + CELL(0.624 ns) = 10.339 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'loading_happen:U15\|Mux17~192'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { loading_happen:U15|Mux17~183 loading_happen:U15|Mux17~192 } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.366 ns) 11.146 ns loading_happen:U15\|Mux17~205 10 COMB Unassigned 1 " "Info: 10: + IC(0.441 ns) + CELL(0.366 ns) = 11.146 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'loading_happen:U15\|Mux17~205'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.807 ns" { loading_happen:U15|Mux17~192 loading_happen:U15|Mux17~205 } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.120 ns) + CELL(0.206 ns) 13.472 ns loading_happen:U15\|Mux17~206 11 COMB Unassigned 1 " "Info: 11: + IC(2.120 ns) + CELL(0.206 ns) = 13.472 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'loading_happen:U15\|Mux17~206'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.326 ns" { loading_happen:U15|Mux17~205 loading_happen:U15|Mux17~206 } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 14.283 ns loading_happen:U15\|Mux17~207 12 COMB Unassigned 1 " "Info: 12: + IC(0.605 ns) + CELL(0.206 ns) = 14.283 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'loading_happen:U15\|Mux17~207'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { loading_happen:U15|Mux17~206 loading_happen:U15|Mux17~207 } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.366 ns) 15.090 ns loading_happen:U15\|Mux17~213 13 COMB Unassigned 6 " "Info: 13: + IC(0.441 ns) + CELL(0.366 ns) = 15.090 ns; Loc. = Unassigned; Fanout = 6; COMB Node = 'loading_happen:U15\|Mux17~213'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.807 ns" { loading_happen:U15|Mux17~207 loading_happen:U15|Mux17~213 } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.322 ns) + CELL(0.206 ns) 16.618 ns loading_happen:U15\|Mux23~653 14 COMB Unassigned 32 " "Info: 14: + IC(1.322 ns) + CELL(0.206 ns) = 16.618 ns; Loc. = Unassigned; Fanout = 32; COMB Node = 'loading_happen:U15\|Mux23~653'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { loading_happen:U15|Mux17~213 loading_happen:U15|Mux23~653 } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 219 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.870 ns) + CELL(0.624 ns) 18.112 ns loading_happen:U15\|enable_little_r~7961 15 COMB Unassigned 34 " "Info: 15: + IC(0.870 ns) + CELL(0.624 ns) = 18.112 ns; Loc. = Unassigned; Fanout = 34; COMB Node = 'loading_happen:U15\|enable_little_r~7961'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { loading_happen:U15|Mux23~653 loading_happen:U15|enable_little_r~7961 } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.053 ns) + CELL(0.624 ns) 20.789 ns loading_happen:U15\|enable_little_r~10265 16 COMB Unassigned 1 " "Info: 16: + IC(2.053 ns) + CELL(0.624 ns) = 20.789 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'loading_happen:U15\|enable_little_r~10265'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { loading_happen:U15|enable_little_r~7961 loading_happen:U15|enable_little_r~10265 } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 21.600 ns loading_happen:U15\|enable_little_r~10267 17 COMB Unassigned 1 " "Info: 17: + IC(0.187 ns) + CELL(0.624 ns) = 21.600 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'loading_happen:U15\|enable_little_r~10267'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { loading_happen:U15|enable_little_r~10265 loading_happen:U15|enable_little_r~10267 } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.366 ns) 22.407 ns loading_happen:U15\|enable_little_r~10269 18 COMB Unassigned 1 " "Info: 18: + IC(0.441 ns) + CELL(0.366 ns) = 22.407 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'loading_happen:U15\|enable_little_r~10269'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.807 ns" { loading_happen:U15|enable_little_r~10267 loading_happen:U15|enable_little_r~10269 } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.669 ns) + CELL(0.206 ns) 24.282 ns loading_happen:U15\|enable_little_r~10270 19 COMB Unassigned 1 " "Info: 19: + IC(1.669 ns) + CELL(0.206 ns) = 24.282 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'loading_happen:U15\|enable_little_r~10270'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.875 ns" { loading_happen:U15|enable_little_r~10269 loading_happen:U15|enable_little_r~10270 } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 25.093 ns loading_happen:U15\|enable_little_r\[265\]~7380 20 COMB Unassigned 1 " "Info: 20: + IC(0.187 ns) + CELL(0.624 ns) = 25.093 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'loading_happen:U15\|enable_little_r\[265\]~7380'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { loading_happen:U15|enable_little_r~10270 loading_happen:U15|enable_little_r[265]~7380 } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 305 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 25.201 ns loading_happen:U15\|enable_little_r\[265\] 21 REG Unassigned 11 " "Info: 21: + IC(0.000 ns) + CELL(0.108 ns) = 25.201 ns; Loc. = Unassigned; Fanout = 11; REG Node = 'loading_happen:U15\|enable_little_r\[265\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { loading_happen:U15|enable_little_r[265]~7380 loading_happen:U15|enable_little_r[265] } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 305 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.191 ns ( 32.50 % ) " "Info: Total cell delay = 8.191 ns ( 32.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.010 ns ( 67.50 % ) " "Info: Total interconnect delay = 17.010 ns ( 67.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "25.201 ns" { loading_happen:U15|enable_little_r[65] loading_happen:U15|Mux23~215 loading_happen:U15|Mux23~216 loading_happen:U15|Mux17~179 loading_happen:U15|Mux17~180 loading_happen:U15|Mux17~181 loading_happen:U15|Mux17~182 loading_happen:U15|Mux17~183 loading_happen:U15|Mux17~192 loading_happen:U15|Mux17~205 loading_happen:U15|Mux17~206 loading_happen:U15|Mux17~207 loading_happen:U15|Mux17~213 loading_happen:U15|Mux23~653 loading_happen:U15|enable_little_r~7961 loading_happen:U15|enable_little_r~10265 loading_happen:U15|enable_little_r~10267 loading_happen:U15|enable_little_r~10269 loading_happen:U15|enable_little_r~10270 loading_happen:U15|enable_little_r[265]~7380 loading_happen:U15|enable_little_r[265] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "25.201 ns" { loading_happen:U15|enable_little_r[65] loading_happen:U15|Mux23~215 loading_happen:U15|Mux23~216 loading_happen:U15|Mux17~179 loading_happen:U15|Mux17~180 loading_happen:U15|Mux17~181 loading_happen:U15|Mux17~182 loading_happen:U15|Mux17~183 loading_happen:U15|Mux17~192 loading_happen:U15|Mux17~205 loading_happen:U15|Mux17~206 loading_happen:U15|Mux17~207 loading_happen:U15|Mux17~213 loading_happen:U15|Mux23~653 loading_happen:U15|enable_little_r~7961 loading_happen:U15|enable_little_r~10265 loading_happen:U15|enable_little_r~10267 loading_happen:U15|enable_little_r~10269 loading_happen:U15|enable_little_r~10270 loading_happen:U15|enable_little_r[265]~7380 loading_happen:U15|enable_little_r[265] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "25.201 ns register register " "Info: Estimated most critical path is register to register delay of 25.201 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns loading_happen:U15\|enable_little_r\[65\] 1 REG LAB_X5_Y7 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X5_Y7; Fanout = 13; REG Node = 'loading_happen:U15\|enable_little_r\[65\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { loading_happen:U15|enable_little_r[65] } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 305 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.151 ns) + CELL(0.650 ns) 2.801 ns loading_happen:U15\|Mux23~215 2 COMB LAB_X23_Y1 2 " "Info: 2: + IC(2.151 ns) + CELL(0.650 ns) = 2.801 ns; Loc. = LAB_X23_Y1; Fanout = 2; COMB Node = 'loading_happen:U15\|Mux23~215'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.801 ns" { loading_happen:U15|enable_little_r[65] loading_happen:U15|Mux23~215 } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 219 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 3.612 ns loading_happen:U15\|Mux23~216 3 COMB LAB_X23_Y1 2 " "Info: 3: + IC(0.187 ns) + CELL(0.624 ns) = 3.612 ns; Loc. = LAB_X23_Y1; Fanout = 2; COMB Node = 'loading_happen:U15\|Mux23~216'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { loading_happen:U15|Mux23~215 loading_happen:U15|Mux23~216 } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 219 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.340 ns) + CELL(0.623 ns) 5.575 ns loading_happen:U15\|Mux17~179 4 COMB LAB_X22_Y7 1 " "Info: 4: + IC(1.340 ns) + CELL(0.623 ns) = 5.575 ns; Loc. = LAB_X22_Y7; Fanout = 1; COMB Node = 'loading_happen:U15\|Mux17~179'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.963 ns" { loading_happen:U15|Mux23~216 loading_happen:U15|Mux17~179 } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.366 ns) 6.382 ns loading_happen:U15\|Mux17~180 5 COMB LAB_X22_Y7 2 " "Info: 5: + IC(0.441 ns) + CELL(0.366 ns) = 6.382 ns; Loc. = LAB_X22_Y7; Fanout = 2; COMB Node = 'loading_happen:U15\|Mux17~180'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.807 ns" { loading_happen:U15|Mux17~179 loading_happen:U15|Mux17~180 } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.322 ns) + CELL(0.206 ns) 7.910 ns loading_happen:U15\|Mux17~181 6 COMB LAB_X22_Y6 1 " "Info: 6: + IC(1.322 ns) + CELL(0.206 ns) = 7.910 ns; Loc. = LAB_X22_Y6; Fanout = 1; COMB Node = 'loading_happen:U15\|Mux17~181'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { loading_happen:U15|Mux17~180 loading_happen:U15|Mux17~181 } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.366 ns) 8.717 ns loading_happen:U15\|Mux17~182 7 COMB LAB_X22_Y6 1 " "Info: 7: + IC(0.441 ns) + CELL(0.366 ns) = 8.717 ns; Loc. = LAB_X22_Y6; Fanout = 1; COMB Node = 'loading_happen:U15\|Mux17~182'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.807 ns" { loading_happen:U15|Mux17~181 loading_happen:U15|Mux17~182 } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 9.528 ns loading_happen:U15\|Mux17~183 8 COMB LAB_X22_Y6 2 " "Info: 8: + IC(0.605 ns) + CELL(0.206 ns) = 9.528 ns; Loc. = LAB_X22_Y6; Fanout = 2; COMB Node = 'loading_happen:U15\|Mux17~183'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { loading_happen:U15|Mux17~182 loading_happen:U15|Mux17~183 } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 10.339 ns loading_happen:U15\|Mux17~192 9 COMB LAB_X22_Y6 1 " "Info: 9: + IC(0.187 ns) + CELL(0.624 ns) = 10.339 ns; Loc. = LAB_X22_Y6; Fanout = 1; COMB Node = 'loading_happen:U15\|Mux17~192'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { loading_happen:U15|Mux17~183 loading_happen:U15|Mux17~192 } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.366 ns) 11.146 ns loading_happen:U15\|Mux17~205 10 COMB LAB_X22_Y6 1 " "Info: 10: + IC(0.441 ns) + CELL(0.366 ns) = 11.146 ns; Loc. = LAB_X22_Y6; Fanout = 1; COMB Node = 'loading_happen:U15\|Mux17~205'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.807 ns" { loading_happen:U15|Mux17~192 loading_happen:U15|Mux17~205 } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.120 ns) + CELL(0.206 ns) 13.472 ns loading_happen:U15\|Mux17~206 11 COMB LAB_X14_Y10 1 " "Info: 11: + IC(2.120 ns) + CELL(0.206 ns) = 13.472 ns; Loc. = LAB_X14_Y10; Fanout = 1; COMB Node = 'loading_happen:U15\|Mux17~206'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.326 ns" { loading_happen:U15|Mux17~205 loading_happen:U15|Mux17~206 } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 14.283 ns loading_happen:U15\|Mux17~207 12 COMB LAB_X14_Y10 1 " "Info: 12: + IC(0.605 ns) + CELL(0.206 ns) = 14.283 ns; Loc. = LAB_X14_Y10; Fanout = 1; COMB Node = 'loading_happen:U15\|Mux17~207'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { loading_happen:U15|Mux17~206 loading_happen:U15|Mux17~207 } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.366 ns) 15.090 ns loading_happen:U15\|Mux17~213 13 COMB LAB_X14_Y10 6 " "Info: 13: + IC(0.441 ns) + CELL(0.366 ns) = 15.090 ns; Loc. = LAB_X14_Y10; Fanout = 6; COMB Node = 'loading_happen:U15\|Mux17~213'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.807 ns" { loading_happen:U15|Mux17~207 loading_happen:U15|Mux17~213 } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.322 ns) + CELL(0.206 ns) 16.618 ns loading_happen:U15\|Mux23~653 14 COMB LAB_X14_Y11 32 " "Info: 14: + IC(1.322 ns) + CELL(0.206 ns) = 16.618 ns; Loc. = LAB_X14_Y11; Fanout = 32; COMB Node = 'loading_happen:U15\|Mux23~653'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { loading_happen:U15|Mux17~213 loading_happen:U15|Mux23~653 } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 219 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.870 ns) + CELL(0.624 ns) 18.112 ns loading_happen:U15\|enable_little_r~7961 15 COMB LAB_X12_Y11 34 " "Info: 15: + IC(0.870 ns) + CELL(0.624 ns) = 18.112 ns; Loc. = LAB_X12_Y11; Fanout = 34; COMB Node = 'loading_happen:U15\|enable_little_r~7961'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { loading_happen:U15|Mux23~653 loading_happen:U15|enable_little_r~7961 } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.053 ns) + CELL(0.624 ns) 20.789 ns loading_happen:U15\|enable_little_r~10265 16 COMB LAB_X28_Y14 1 " "Info: 16: + IC(2.053 ns) + CELL(0.624 ns) = 20.789 ns; Loc. = LAB_X28_Y14; Fanout = 1; COMB Node = 'loading_happen:U15\|enable_little_r~10265'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { loading_happen:U15|enable_little_r~7961 loading_happen:U15|enable_little_r~10265 } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 21.600 ns loading_happen:U15\|enable_little_r~10267 17 COMB LAB_X28_Y14 1 " "Info: 17: + IC(0.187 ns) + CELL(0.624 ns) = 21.600 ns; Loc. = LAB_X28_Y14; Fanout = 1; COMB Node = 'loading_happen:U15\|enable_little_r~10267'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { loading_happen:U15|enable_little_r~10265 loading_happen:U15|enable_little_r~10267 } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.366 ns) 22.407 ns loading_happen:U15\|enable_little_r~10269 18 COMB LAB_X28_Y14 1 " "Info: 18: + IC(0.441 ns) + CELL(0.366 ns) = 22.407 ns; Loc. = LAB_X28_Y14; Fanout = 1; COMB Node = 'loading_happen:U15\|enable_little_r~10269'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.807 ns" { loading_happen:U15|enable_little_r~10267 loading_happen:U15|enable_little_r~10269 } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.669 ns) + CELL(0.206 ns) 24.282 ns loading_happen:U15\|enable_little_r~10270 19 COMB LAB_X22_Y14 1 " "Info: 19: + IC(1.669 ns) + CELL(0.206 ns) = 24.282 ns; Loc. = LAB_X22_Y14; Fanout = 1; COMB Node = 'loading_happen:U15\|enable_little_r~10270'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.875 ns" { loading_happen:U15|enable_little_r~10269 loading_happen:U15|enable_little_r~10270 } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 25.093 ns loading_happen:U15\|enable_little_r\[265\]~7380 20 COMB LAB_X22_Y14 1 " "Info: 20: + IC(0.187 ns) + CELL(0.624 ns) = 25.093 ns; Loc. = LAB_X22_Y14; Fanout = 1; COMB Node = 'loading_happen:U15\|enable_little_r\[265\]~7380'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { loading_happen:U15|enable_little_r~10270 loading_happen:U15|enable_little_r[265]~7380 } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 305 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 25.201 ns loading_happen:U15\|enable_little_r\[265\] 21 REG LAB_X22_Y14 11 " "Info: 21: + IC(0.000 ns) + CELL(0.108 ns) = 25.201 ns; Loc. = LAB_X22_Y14; Fanout = 11; REG Node = 'loading_happen:U15\|enable_little_r\[265\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { loading_happen:U15|enable_little_r[265]~7380 loading_happen:U15|enable_little_r[265] } "NODE_NAME" } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 305 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.191 ns ( 32.50 % ) " "Info: Total cell delay = 8.191 ns ( 32.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.010 ns ( 67.50 % ) " "Info: Total interconnect delay = 17.010 ns ( 67.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "25.201 ns" { loading_happen:U15|enable_little_r[65] loading_happen:U15|Mux23~215 loading_happen:U15|Mux23~216 loading_happen:U15|Mux17~179 loading_happen:U15|Mux17~180 loading_happen:U15|Mux17~181 loading_happen:U15|Mux17~182 loading_happen:U15|Mux17~183 loading_happen:U15|Mux17~192 loading_happen:U15|Mux17~205 loading_happen:U15|Mux17~206 loading_happen:U15|Mux17~207 loading_happen:U15|Mux17~213 loading_happen:U15|Mux23~653 loading_happen:U15|enable_little_r~7961 loading_happen:U15|enable_little_r~10265 loading_happen:U15|enable_little_r~10267 loading_happen:U15|enable_little_r~10269 loading_happen:U15|enable_little_r~10270 loading_happen:U15|enable_little_r[265]~7380 loading_happen:U15|enable_little_r[265] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "37 " "Info: Average interconnect usage is 37% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "50 X11_Y0 X22_Y9 " "Info: Peak interconnect usage is 50% of the available device resources in the region that extends from location X11_Y0 to location X22_Y9" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:14 " "Info: Fitter routing operations ending: elapsed time is 00:00:14" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "5 " "Warning: Found 5 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hsync_out 0 " "Info: Pin \"hsync_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vsync_out 0 " "Info: Pin \"vsync_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red_out 0 " "Info: Pin \"red_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "green_out 0 " "Info: Pin \"green_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "blue_out 0 " "Info: Pin \"blue_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Verilog/tetris_test/tetris_test.fit.smsg " "Info: Generated suppressed messages file E:/Verilog/tetris_test/tetris_test.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "243 " "Info: Peak virtual memory: 243 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 27 12:40:31 2011 " "Info: Processing ended: Tue Dec 27 12:40:31 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Info: Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:14 " "Info: Total CPU time (on all processors): 00:01:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
