{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1671295299665 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1671295299665 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 17 23:41:39 2022 " "Processing started: Sat Dec 17 23:41:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1671295299665 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1671295299665 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TL -c TL " "Command: quartus_map --read_settings_files=on --write_settings_files=off TL -c TL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1671295299665 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1671295299869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tl.v 1 1 " "Found 1 design units, including 1 entities, in source file tl.v" { { "Info" "ISGN_ENTITY_NAME" "1 TL " "Found entity 1: TL" {  } { { "TL.v" "" { Text "D:/quartus/HDL/coDiem/LAB4/TrafficLight/TL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671295299904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671295299904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.v 1 1 " "Found 1 design units, including 1 entities, in source file reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG " "Found entity 1: REG" {  } { { "REG.v" "" { Text "D:/quartus/HDL/coDiem/LAB4/TrafficLight/REG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671295299906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671295299906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "D:/quartus/HDL/coDiem/LAB4/TrafficLight/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671295299907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671295299907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statereg.v 1 1 " "Found 1 design units, including 1 entities, in source file statereg.v" { { "Info" "ISGN_ENTITY_NAME" "1 StateReg " "Found entity 1: StateReg" {  } { { "StateReg.v" "" { Text "D:/quartus/HDL/coDiem/LAB4/TrafficLight/StateReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671295299909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671295299909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nextstatelogic.v 1 1 " "Found 1 design units, including 1 entities, in source file nextstatelogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 NextStateLogic " "Found entity 1: NextStateLogic" {  } { { "NextStateLogic.v" "" { Text "D:/quartus/HDL/coDiem/LAB4/TrafficLight/NextStateLogic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671295299911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671295299911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputlogic.v 1 1 " "Found 1 design units, including 1 entities, in source file outputlogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 OutputLogic " "Found entity 1: OutputLogic" {  } { { "OutputLogic.v" "" { Text "D:/quartus/HDL/coDiem/LAB4/TrafficLight/OutputLogic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671295299912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671295299912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.v" "" { Text "D:/quartus/HDL/coDiem/LAB4/TrafficLight/FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671295299914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671295299914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file counter16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter16bit " "Found entity 1: Counter16bit" {  } { { "Counter16bit.v" "" { Text "D:/quartus/HDL/coDiem/LAB4/TrafficLight/Counter16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671295299916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671295299916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file register16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 register16bit " "Found entity 1: register16bit" {  } { { "register16bit.v" "" { Text "D:/quartus/HDL/coDiem/LAB4/TrafficLight/register16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671295299918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671295299918 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.v " "Entity \"MUX\" obtained from \"MUX.v\" instead of from Quartus II megafunction library" {  } { { "MUX.v" "" { Text "D:/quartus/HDL/coDiem/LAB4/TrafficLight/MUX.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1671295299919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.v" "" { Text "D:/quartus/HDL/coDiem/LAB4/TrafficLight/MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671295299919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671295299919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare.v 1 1 " "Found 1 design units, including 1 entities, in source file compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 Compare " "Found entity 1: Compare" {  } { { "Compare.v" "" { Text "D:/quartus/HDL/coDiem/LAB4/TrafficLight/Compare.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671295299921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671295299921 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TL " "Elaborating entity \"TL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1671295299947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:FSM " "Elaborating entity \"FSM\" for hierarchy \"FSM:FSM\"" {  } { { "TL.v" "FSM" { Text "D:/quartus/HDL/coDiem/LAB4/TrafficLight/TL.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671295299959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NextStateLogic FSM:FSM\|NextStateLogic:NSL " "Elaborating entity \"NextStateLogic\" for hierarchy \"FSM:FSM\|NextStateLogic:NSL\"" {  } { { "FSM.v" "NSL" { Text "D:/quartus/HDL/coDiem/LAB4/TrafficLight/FSM.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671295299961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateReg FSM:FSM\|StateReg:SR " "Elaborating entity \"StateReg\" for hierarchy \"FSM:FSM\|StateReg:SR\"" {  } { { "FSM.v" "SR" { Text "D:/quartus/HDL/coDiem/LAB4/TrafficLight/FSM.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671295299963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register FSM:FSM\|StateReg:SR\|register:reg0 " "Elaborating entity \"register\" for hierarchy \"FSM:FSM\|StateReg:SR\|register:reg0\"" {  } { { "StateReg.v" "reg0" { Text "D:/quartus/HDL/coDiem/LAB4/TrafficLight/StateReg.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671295299965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG FSM:FSM\|StateReg:SR\|register:reg0\|REG:reg0 " "Elaborating entity \"REG\" for hierarchy \"FSM:FSM\|StateReg:SR\|register:reg0\|REG:reg0\"" {  } { { "register.v" "reg0" { Text "D:/quartus/HDL/coDiem/LAB4/TrafficLight/register.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671295299966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutputLogic FSM:FSM\|OutputLogic:OL " "Elaborating entity \"OutputLogic\" for hierarchy \"FSM:FSM\|OutputLogic:OL\"" {  } { { "FSM.v" "OL" { Text "D:/quartus/HDL/coDiem/LAB4/TrafficLight/FSM.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671295299973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter16bit Counter16bit:Counter " "Elaborating entity \"Counter16bit\" for hierarchy \"Counter16bit:Counter\"" {  } { { "TL.v" "Counter" { Text "D:/quartus/HDL/coDiem/LAB4/TrafficLight/TL.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671295299976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register16bit Counter16bit:Counter\|register16bit:reg16 " "Elaborating entity \"register16bit\" for hierarchy \"Counter16bit:Counter\|register16bit:reg16\"" {  } { { "Counter16bit.v" "reg16" { Text "D:/quartus/HDL/coDiem/LAB4/TrafficLight/Counter16bit.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671295299978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compare Compare:Compare " "Elaborating entity \"Compare\" for hierarchy \"Compare:Compare\"" {  } { { "TL.v" "Compare" { Text "D:/quartus/HDL/coDiem/LAB4/TrafficLight/TL.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671295300011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:MUX " "Elaborating entity \"MUX\" for hierarchy \"MUX:MUX\"" {  } { { "TL.v" "MUX" { Text "D:/quartus/HDL/coDiem/LAB4/TrafficLight/TL.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671295300013 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1671295300525 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671295300525 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "42 " "Implemented 42 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1671295300549 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1671295300549 ""} { "Info" "ICUT_CUT_TM_LCELLS" "34 " "Implemented 34 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1671295300549 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1671295300549 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4593 " "Peak virtual memory: 4593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671295300572 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 17 23:41:40 2022 " "Processing ended: Sat Dec 17 23:41:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671295300572 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671295300572 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671295300572 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1671295300572 ""}
