Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 3aeec8f69173431d85e97b1fe25fef58 --debug all --rangecheck --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot TopModule_func_impl xil_defaultlib.TopModule xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.ALUbasic
Compiling module xil_defaultlib.ALUModule
Compiling module xil_defaultlib.AddressSelector1
Compiling module xil_defaultlib.AddressSelector2
Compiling module xil_defaultlib.Bubble
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.Buffer1
Compiling module xil_defaultlib.Buffer2
Compiling module xil_defaultlib.Buffer3
Compiling module xil_defaultlib.ControlCodeGenerator2
Compiling module xil_defaultlib.ControlCodeGenerator3
Compiling module xil_defaultlib.ControlCodeGenerator4
Compiling module xil_defaultlib.ControlCodeGenerator1Async
Compiling module xil_defaultlib.ConditionalBranch
Compiling module xil_defaultlib.FlagRegister
Compiling module unisims_ver.RAM64M(INIT_A=64'b01111000000000...
Compiling module unisims_ver.RAM64M(INIT_A=64'b010000000110,I...
Compiling module unisims_ver.RAM64X1D
Compiling module unisims_ver.RAM64M
Compiling module xil_defaultlib.MultiPortMem
Compiling module xil_defaultlib.OperandDecode1
Compiling module xil_defaultlib.OperandDecode2
Compiling module xil_defaultlib.ProgramCounter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.RegisterArray
Compiling module xil_defaultlib.RegisterFlags
Compiling module xil_defaultlib.StackPointer
Compiling module xil_defaultlib.WBModule
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopModule_func_impl
