<stg><name>compute_add</name>


<trans_list>

<trans id="159" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="12" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout3, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_9, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout2, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_8, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:3 %out_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_r

]]></Node>
<StgValue><ssdm name="out_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:4 %y_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %y

]]></Node>
<StgValue><ssdm name="y_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:5 %x_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %x

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="64">
<![CDATA[
entry:6 %trunc_ln11 = trunc i64 %y_read

]]></Node>
<StgValue><ssdm name="trunc_ln11"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:7 %icmp_ln813 = icmp_ne  i5 %trunc_ln11, i5 0

]]></Node>
<StgValue><ssdm name="icmp_ln813"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:8 %select_ln813 = select i1 %icmp_ln813, i32 2, i32 1

]]></Node>
<StgValue><ssdm name="select_ln813"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
entry:9 %shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln11, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="512" op_0_bw="8">
<![CDATA[
entry:10 %zext_ln11 = zext i8 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln11"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:11 %store_ln11 = store i12 0, i12 %i

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
entry:12 %br_ln11 = br void %for.body.i.i

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.body.i.i:0 %i_5 = load i12 %i

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body.i.i:1 %icmp_ln11 = icmp_eq  i12 %i_5, i12 3096

]]></Node>
<StgValue><ssdm name="icmp_ln11"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.i.i:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3096, i64 3096, i64 3096

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body.i.i:3 %add_ln11 = add i12 %i_5, i12 1

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i.i:4 %br_ln11 = br i1 %icmp_ln11, void %for.body.i.i.split, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="17" op_0_bw="17" op_1_bw="12" op_2_bw="5">
<![CDATA[
for.body.i.i.split:2 %shl_ln1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i5, i12 %i_5, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="17">
<![CDATA[
for.body.i.i.split:3 %zext_ln18 = zext i17 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.i.i.split:4 %add_ln18 = add i64 %zext_ln18, i64 %x_read

]]></Node>
<StgValue><ssdm name="add_ln18"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i.split:5 %trunc_ln18_1 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln18, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln18_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.i.i.split:18 %add_ln813 = add i64 %zext_ln18, i64 %y_read

]]></Node>
<StgValue><ssdm name="add_ln813"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i.split:19 %trunc_ln813_s = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln813, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln813_s"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i.i.split:24 %br_ln813 = br i1 %icmp_ln813, void %for.body.i.i.split._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln813"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.i.i.split._crit_edge:19 %add_ln18_1 = add i64 %zext_ln18, i64 %out_read

]]></Node>
<StgValue><ssdm name="add_ln18_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i.split._crit_edge:21 %trunc_ln18_9 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln18_1, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln18_9"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.i.i.split._crit_edge:27 %store_ln11 = store i12 %add_ln11, i12 %i

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="59">
<![CDATA[
for.body.i.i.split:6 %sext_ln18 = sext i59 %trunc_ln18_1

]]></Node>
<StgValue><ssdm name="sext_ln18"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.body.i.i.split:7 %inout2_addr = getelementptr i256 %inout2, i64 %sext_ln18

]]></Node>
<StgValue><ssdm name="inout2_addr"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.body.i.i.split:8 %inout2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %inout2_addr, i32 1

]]></Node>
<StgValue><ssdm name="inout2_load_req"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="59">
<![CDATA[
for.body.i.i.split:20 %sext_ln813 = sext i59 %trunc_ln813_s

]]></Node>
<StgValue><ssdm name="sext_ln813"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.body.i.i.split:21 %inout3_addr = getelementptr i256 %inout3, i64 %sext_ln813

]]></Node>
<StgValue><ssdm name="inout3_addr"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.body.i.i.split:22 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %inout3_addr, i32 %select_ln813

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="54" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.body.i.i.split:8 %inout2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %inout2_addr, i32 1

]]></Node>
<StgValue><ssdm name="inout2_load_req"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.body.i.i.split:22 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %inout3_addr, i32 %select_ln813

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="56" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.body.i.i.split:8 %inout2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %inout2_addr, i32 1

]]></Node>
<StgValue><ssdm name="inout2_load_req"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.body.i.i.split:22 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %inout3_addr, i32 %select_ln813

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="58" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.body.i.i.split:8 %inout2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %inout2_addr, i32 1

]]></Node>
<StgValue><ssdm name="inout2_load_req"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.body.i.i.split:22 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %inout3_addr, i32 %select_ln813

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="60" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.body.i.i.split:8 %inout2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %inout2_addr, i32 1

]]></Node>
<StgValue><ssdm name="inout2_load_req"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.body.i.i.split:22 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %inout3_addr, i32 %select_ln813

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="62" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.body.i.i.split:8 %inout2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %inout2_addr, i32 1

]]></Node>
<StgValue><ssdm name="inout2_load_req"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.body.i.i.split:22 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %inout3_addr, i32 %select_ln813

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="64" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.body.i.i.split:8 %inout2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %inout2_addr, i32 1

]]></Node>
<StgValue><ssdm name="inout2_load_req"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.body.i.i.split:22 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %inout3_addr, i32 %select_ln813

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="66" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.i.i.split:0 %specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24

]]></Node>
<StgValue><ssdm name="specpipeline_ln13"/></StgValue>
</operation>

<operation id="67" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i.i.split:1 %specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32

]]></Node>
<StgValue><ssdm name="specloopname_ln11"/></StgValue>
</operation>

<operation id="68" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
for.body.i.i.split:9 %inout2_addr_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %inout2_addr

]]></Node>
<StgValue><ssdm name="inout2_addr_read"/></StgValue>
</operation>

<operation id="69" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="256">
<![CDATA[
for.body.i.i.split:10 %trunc_ln18 = trunc i256 %inout2_addr_read

]]></Node>
<StgValue><ssdm name="trunc_ln18"/></StgValue>
</operation>

<operation id="70" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i.split:11 %trunc_ln18_6 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %inout2_addr_read, i32 192, i32 223

]]></Node>
<StgValue><ssdm name="trunc_ln18_6"/></StgValue>
</operation>

<operation id="71" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i.split:12 %trunc_ln18_7 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %inout2_addr_read, i32 224, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln18_7"/></StgValue>
</operation>

<operation id="72" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i.split:13 %tmp = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %inout2_addr_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="73" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i.split:14 %tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %inout2_addr_read, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="74" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i.split:15 %tmp_216 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %inout2_addr_read, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="75" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i.split:16 %tmp_217 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %inout2_addr_read, i32 128, i32 159

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="76" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i.split:17 %tmp_218 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %inout2_addr_read, i32 160, i32 191

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="77" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
for.body.i.i.split:23 %inout3_addr_read = read i256 @_ssdm_op_Read.m_axi.p1i256, i256 %inout3_addr

]]></Node>
<StgValue><ssdm name="inout3_addr_read"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="78" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln813" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %inout3_addr_read_1 = read i256 @_ssdm_op_Read.m_axi.p1i256, i256 %inout3_addr

]]></Node>
<StgValue><ssdm name="inout3_addr_read_1"/></StgValue>
</operation>

<operation id="79" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln813" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln813 = br void %for.body.i.i.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln813"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="80" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="256" op_0_bw="256" op_1_bw="0" op_2_bw="256" op_3_bw="0">
<![CDATA[
for.body.i.i.split._crit_edge:0 %empty_228 = phi i256 %inout3_addr_read_1, void, i256 0, void %for.body.i.i.split

]]></Node>
<StgValue><ssdm name="empty_228"/></StgValue>
</operation>

<operation id="81" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="512" op_0_bw="512" op_1_bw="256" op_2_bw="256">
<![CDATA[
for.body.i.i.split._crit_edge:1 %tmp_219 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i256.i256, i256 %empty_228, i256 %inout3_addr_read

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="82" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.body.i.i.split._crit_edge:2 %lshr_ln813 = lshr i512 %tmp_219, i512 %zext_ln11

]]></Node>
<StgValue><ssdm name="lshr_ln813"/></StgValue>
</operation>

<operation id="83" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="512">
<![CDATA[
for.body.i.i.split._crit_edge:3 %trunc_ln813 = trunc i512 %lshr_ln813

]]></Node>
<StgValue><ssdm name="trunc_ln813"/></StgValue>
</operation>

<operation id="84" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.i.split._crit_edge:4 %add_ln813_58 = add i32 %trunc_ln813, i32 %trunc_ln18

]]></Node>
<StgValue><ssdm name="add_ln813_58"/></StgValue>
</operation>

<operation id="85" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i.split._crit_edge:5 %trunc_ln813_31 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %lshr_ln813, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln813_31"/></StgValue>
</operation>

<operation id="86" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.i.split._crit_edge:6 %add_ln813_59 = add i32 %trunc_ln813_31, i32 %tmp

]]></Node>
<StgValue><ssdm name="add_ln813_59"/></StgValue>
</operation>

<operation id="87" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i.split._crit_edge:7 %trunc_ln813_32 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %lshr_ln813, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="trunc_ln813_32"/></StgValue>
</operation>

<operation id="88" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.i.split._crit_edge:8 %add_ln813_60 = add i32 %trunc_ln813_32, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="add_ln813_60"/></StgValue>
</operation>

<operation id="89" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i.split._crit_edge:9 %trunc_ln813_33 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %lshr_ln813, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln813_33"/></StgValue>
</operation>

<operation id="90" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.i.split._crit_edge:10 %add_ln813_61 = add i32 %trunc_ln813_33, i32 %tmp_216

]]></Node>
<StgValue><ssdm name="add_ln813_61"/></StgValue>
</operation>

<operation id="91" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i.split._crit_edge:11 %trunc_ln813_34 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %lshr_ln813, i32 128, i32 159

]]></Node>
<StgValue><ssdm name="trunc_ln813_34"/></StgValue>
</operation>

<operation id="92" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.i.split._crit_edge:12 %add_ln813_62 = add i32 %trunc_ln813_34, i32 %tmp_217

]]></Node>
<StgValue><ssdm name="add_ln813_62"/></StgValue>
</operation>

<operation id="93" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i.split._crit_edge:13 %trunc_ln813_35 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %lshr_ln813, i32 160, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln813_35"/></StgValue>
</operation>

<operation id="94" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.i.split._crit_edge:14 %add_ln813_63 = add i32 %trunc_ln813_35, i32 %tmp_218

]]></Node>
<StgValue><ssdm name="add_ln813_63"/></StgValue>
</operation>

<operation id="95" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i.split._crit_edge:15 %trunc_ln813_36 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %lshr_ln813, i32 192, i32 223

]]></Node>
<StgValue><ssdm name="trunc_ln813_36"/></StgValue>
</operation>

<operation id="96" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.i.split._crit_edge:16 %add_ln813_64 = add i32 %trunc_ln813_36, i32 %trunc_ln18_6

]]></Node>
<StgValue><ssdm name="add_ln813_64"/></StgValue>
</operation>

<operation id="97" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i.split._crit_edge:17 %trunc_ln813_37 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %lshr_ln813, i32 224, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln813_37"/></StgValue>
</operation>

<operation id="98" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.i.split._crit_edge:18 %add_ln813_65 = add i32 %trunc_ln813_37, i32 %trunc_ln18_7

]]></Node>
<StgValue><ssdm name="add_ln813_65"/></StgValue>
</operation>

<operation id="99" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="59">
<![CDATA[
for.body.i.i.split._crit_edge:22 %sext_ln18_1 = sext i59 %trunc_ln18_9

]]></Node>
<StgValue><ssdm name="sext_ln18_1"/></StgValue>
</operation>

<operation id="100" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.body.i.i.split._crit_edge:23 %inout2_addr_2 = getelementptr i256 %inout2, i64 %sext_ln18_1

]]></Node>
<StgValue><ssdm name="inout2_addr_2"/></StgValue>
</operation>

<operation id="101" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.body.i.i.split._crit_edge:24 %inout2_addr_3_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i256P1A, i256 %inout2_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="inout2_addr_3_req"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="102" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
for.body.i.i.split._crit_edge:20 %or_ln18_s = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln813_65, i32 %add_ln813_64, i32 %add_ln813_63, i32 %add_ln813_62, i32 %add_ln813_61, i32 %add_ln813_60, i32 %add_ln813_59, i32 %add_ln813_58

]]></Node>
<StgValue><ssdm name="or_ln18_s"/></StgValue>
</operation>

<operation id="103" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.body.i.i.split._crit_edge:25 %write_ln18 = write void @_ssdm_op_Write.m_axi.i256P1A, i256 %inout2_addr_2, i256 %or_ln18_s, i32 4294967295

]]></Node>
<StgValue><ssdm name="write_ln18"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="104" st_id="13" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
for.body.i.i.split._crit_edge:26 %inout2_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %inout2_addr_2

]]></Node>
<StgValue><ssdm name="inout2_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="105" st_id="14" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
for.body.i.i.split._crit_edge:26 %inout2_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %inout2_addr_2

]]></Node>
<StgValue><ssdm name="inout2_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="106" st_id="15" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
for.body.i.i.split._crit_edge:26 %inout2_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %inout2_addr_2

]]></Node>
<StgValue><ssdm name="inout2_addr_3_resp"/></StgValue>
</operation>

<operation id="110" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0">
<![CDATA[
for.end:0 %ret_ln20 = ret

]]></Node>
<StgValue><ssdm name="ret_ln20"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="107" st_id="16" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
for.body.i.i.split._crit_edge:26 %inout2_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %inout2_addr_2

]]></Node>
<StgValue><ssdm name="inout2_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="108" st_id="17" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
for.body.i.i.split._crit_edge:26 %inout2_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %inout2_addr_2

]]></Node>
<StgValue><ssdm name="inout2_addr_3_resp"/></StgValue>
</operation>

<operation id="109" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
for.body.i.i.split._crit_edge:28 %br_ln11 = br void %for.body.i.i

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
