cscope 15 F:\ADMIN\Documents\1_Git_STM32\uart_00"               0001334993
	@F:\ADMIN\Documents\1_Git_STM32\uart_00\HexUpload.cmd.txt

1 @Ð:
_¡¬t
 )&Ð
cÝy
 /
y
 
HexU¶ßd
.
cmd
.
txt
 
‹mp
.cmd > 
NUL
 )&Ð‹mp.cmd %
HEX
% )

3 :
_ex™


4 Ð
d–
 /
q
 
‹mp
.
cmd
 )&Ð
ex™
 %
ERRORLEVEL
% )

6 :
_¡¬t


7 @
echo
 
off


11 :: 
S‹p
 1 - 
S–eù
 
U¶ßd”


12 :
ÿÎ
:
S‘X
 
HEX_UPLOADER
 
NÚe


13 :
ÿÎ
:
S‘X
 
HEX_UPLOADER
 "Serial COM_PORT 7"

14 :
ÿÎ
:
S‘X
 
HEX_UPLOADER
 
STLšk


15 
ÿÎ
:
S‘X
 
HEX_UPLOADER
 
JLšk


18 :: 
S‹p
 2 - 
S‘
 
U¶ßd”
 
P©h


19 
ÿÎ
:
S‘X
 
SERIAL_EXE
 "C:\Program Files (x86)\STMicroelectronics\Software\Flash Loader Demo\STMFlashLoader.exe"

20 
ÿÎ
:
S‘X
 
STLINK_EXE
 "C:\Program Files (x86)\STMicroelectronics\st_toolset\stvp\STVP_CmdLine.exe"

21 
ÿÎ
:
S‘X
 
JLINK_EXE
 "C:\Program Files\SEGGER\JLink\JLink.exe"

24 :: 
S‹p
 3 - 
Add
 
EmB™z
 
´ojeù
 
ÝtiÚs


25 :: 
Bužd
 
ÝtiÚs
 -> 
P»
/
Po¡
 
bužd
 
¡•s
 -> Po¡-bužd 
	$¡•s
 (
Always
)

26 :: 
cmd
.
exe
 /
c
 cmd /
q
 /
k
 
£t
 
HEX
=
	`$
(
TARGET_OUTPUT_DIR
)$(
TARGET_OUTPUT_BASENAME
è< 
HexU¶ßd
.cmd.
txt


31 
£t
 
HEXFILE
=%1.
hex


32 %%
A
 
	$š
 (*
_æash
.
ld
èdØ
£t
 
DEVICE
=%%~
nA


33 
ÿÎ
 :%
DEVICE
:~5,-6%
_
%
HEX_UPLOADER
%

37 :
S‘X


38 
nÙ
 
defšed
 %1 
£t
 %1=%~2

39 
ex™
 /
b


42 :
S”Ÿl


43 
£t
 
COM_PORT
=%1

44 
£t
 
BAUDRATE
=115200

45 
£t
 
TIMEOUT
=500

46 
£t
 
ADDRESS
=8000000

48 
ex™


50 -
c
 --
²
 %
COM_PORT
% --
br
 %
BAUDRATE
% --
to
 %
TIMEOUT
% ^

51 -
i
 %2 ^

52 -
e
 --
®l
 ^

53 -
d
 --
a
 %
ADDRESS
% --
â
 %
HEXFILE
% ^

54 -
r
 --
a
 %
ADDRESS
%

56 
ÿÎ
:
_ex™


59 :
STLšk


61 -
BßrdName
=
ST
-
LINK
 ^

62 -
PÜt
=
USB
 ^

63 -
ProgMode
=
SWD
 ^

64 -
Deviû
=%1 ^

65 -
”a£
 ^

66 -
no_loÝ
 ^

67 -
no_log
 ^

68 -
FžeProg
=%
HEXFILE
%

69 
ÿÎ
:
_ex™


72 :
JLšk


74 
echo
 
r


75 
echo
 
lßdfže
 %
HEXFILE
%

76 
echo
 
ºh


77 
echo
 
ex™


79 -
SWD
 ^

80 -
¥“d
 4000 ^

81 -
deviû
 %1 ^

82 -
AutoCÚÃù
 1 ^

83 -
Ex™OnE¼Ü
 1

84 
ÿÎ
:
_ex™


87 ::----- 
S”Ÿl
 ----------------------------------------------------------------

88 :
f103c8_S”Ÿl


89 :
f103cb_S”Ÿl


90 
ÿÎ
 :
S”Ÿl
 %2 
STM32F1_Med
-
d’s™y_128K


92 :
f030f4_S”Ÿl


93 :
f030k6_S”Ÿl


94 
ÿÎ
 :
S”Ÿl
 %2 
STM32F0_3x_32K


96 ::----- 
STLšk
 ----------------------------------------------------------------

97 :
f103c8_STLšk


98 :
f103cb_STLšk


99 
ÿÎ
 :
STLšk
 
STM32F103xB


101 :
f030f4_STLšk


102 :
f030k6_STLšk


103 
ÿÎ
 :
STLšk
 
STM32F030x6


105 ::----- 
JLšk
 -----------------------------------------------------------------

106 :
f103c8_JLšk


107 :
f103cb_JLšk


108 
ÿÎ
 :
JLšk
 
STM32F103CB


110 :
f030f4_JLšk


111 :
f030k6_JLšk


112 
ÿÎ
 :
JLšk
 
STM32F030K6


114 :
f411û_JLšk


115 
ÿÎ
 :
JLšk
 
STM32F411CE


116 :
f401cc_JLšk


117 
ÿÎ
 :
JLšk
 
STM32F401CC


	@F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\inc\misc.h

30 #iâdeà
__MISC_H


31 
	#__MISC_H


	)

33 #ifdeà
__ýlu¥lus


38 
	~"¡m32f10x.h
"

58 
ušt8_t
 
NVIC_IRQChªÃl
;

63 
ušt8_t
 
NVIC_IRQChªÃlP»em±iÚPriÜ™y
;

67 
ušt8_t
 
NVIC_IRQChªÃlSubPriÜ™y
;

71 
FunùiÚ®S‹
 
NVIC_IRQChªÃlCmd
;

74 } 
	tNVIC_In™Ty³Def
;

121 
	#NVIC_VeùTab_RAM
 ((
ušt32_t
)0x20000000)

	)

122 
	#NVIC_VeùTab_FLASH
 ((
ušt32_t
)0x08000000)

	)

123 
	#IS_NVIC_VECTTAB
(
VECTTAB
è(((VECTTABè=ð
NVIC_VeùTab_RAM
) || \

124 ((
VECTTAB
è=ð
NVIC_VeùTab_FLASH
))

	)

133 
	#NVIC_LP_SEVONPEND
 ((
ušt8_t
)0x10)

	)

134 
	#NVIC_LP_SLEEPDEEP
 ((
ušt8_t
)0x04)

	)

135 
	#NVIC_LP_SLEEPONEXIT
 ((
ušt8_t
)0x02)

	)

136 
	#IS_NVIC_LP
(
LP
è(((LPè=ð
NVIC_LP_SEVONPEND
) || \

137 ((
LP
è=ð
NVIC_LP_SLEEPDEEP
) || \

138 ((
LP
è=ð
NVIC_LP_SLEEPONEXIT
))

	)

147 
	#NVIC_PriÜ™yGroup_0
 ((
ušt32_t
)0x700è

	)

149 
	#NVIC_PriÜ™yGroup_1
 ((
ušt32_t
)0x600è

	)

151 
	#NVIC_PriÜ™yGroup_2
 ((
ušt32_t
)0x500è

	)

153 
	#NVIC_PriÜ™yGroup_3
 ((
ušt32_t
)0x400è

	)

155 
	#NVIC_PriÜ™yGroup_4
 ((
ušt32_t
)0x300è

	)

158 
	#IS_NVIC_PRIORITY_GROUP
(
GROUP
è(((GROUPè=ð
NVIC_PriÜ™yGroup_0
) || \

159 ((
GROUP
è=ð
NVIC_PriÜ™yGroup_1
) || \

160 ((
GROUP
è=ð
NVIC_PriÜ™yGroup_2
) || \

161 ((
GROUP
è=ð
NVIC_PriÜ™yGroup_3
) || \

162 ((
GROUP
è=ð
NVIC_PriÜ™yGroup_4
))

	)

164 
	#IS_NVIC_PREEMPTION_PRIORITY
(
PRIORITY
è((PRIORITYè< 0x10)

	)

166 
	#IS_NVIC_SUB_PRIORITY
(
PRIORITY
è((PRIORITYè< 0x10)

	)

168 
	#IS_NVIC_OFFSET
(
OFFSET
è((OFFSETè< 0x000FFFFF)

	)

178 
	#SysTick_CLKSourû_HCLK_Div8
 ((
ušt32_t
)0xFFFFFFFB)

	)

179 
	#SysTick_CLKSourû_HCLK
 ((
ušt32_t
)0x00000004)

	)

180 
	#IS_SYSTICK_CLK_SOURCE
(
SOURCE
è(((SOURCEè=ð
SysTick_CLKSourû_HCLK
) || \

181 ((
SOURCE
è=ð
SysTick_CLKSourû_HCLK_Div8
))

	)

202 
NVIC_PriÜ™yGroupCÚfig
(
ušt32_t
 
NVIC_PriÜ™yGroup
);

203 
NVIC_In™
(
NVIC_In™Ty³Def
* 
NVIC_In™SŒuù
);

204 
NVIC_S‘VeùÜTabË
(
ušt32_t
 
NVIC_VeùTab
, ušt32_ˆ
Off£t
);

205 
NVIC_Sy¡emLPCÚfig
(
ušt8_t
 
LowPow”Mode
, 
FunùiÚ®S‹
 
NewS‹
);

206 
SysTick_CLKSourûCÚfig
(
ušt32_t
 
SysTick_CLKSourû
);

208 #ifdeà
__ýlu¥lus


	@F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\inc\stm32f10x_adc.h

30 #iâdeà
__STM32F10x_ADC_H


31 
	#__STM32F10x_ADC_H


	)

33 #ifdeà
__ýlu¥lus


38 
	~"¡m32f10x.h
"

58 
ušt32_t
 
ADC_Mode
;

62 
FunùiÚ®S‹
 
ADC_SÿnCÚvMode
;

66 
FunùiÚ®S‹
 
ADC_CÚtšuousCÚvMode
;

70 
ušt32_t
 
ADC_Ex‹º®TrigCÚv
;

74 
ušt32_t
 
ADC_D©aAlign
;

77 
ušt8_t
 
ADC_NbrOfChªÃl
;

80 }
	tADC_In™Ty³Def
;

89 
	#IS_ADC_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ð
ADC1
) || \

90 ((
PERIPH
è=ð
ADC2
) || \

91 ((
PERIPH
è=ð
ADC3
))

	)

93 
	#IS_ADC_DMA_PERIPH
(
PERIPH
è(((PERIPHè=ð
ADC1
) || \

94 ((
PERIPH
è=ð
ADC3
))

	)

100 
	#ADC_Mode_Ind•’d’t
 ((
ušt32_t
)0x00000000)

	)

101 
	#ADC_Mode_RegInjecSimuÉ
 ((
ušt32_t
)0x00010000)

	)

102 
	#ADC_Mode_RegSimuÉ_AÉ”Trig
 ((
ušt32_t
)0x00020000)

	)

103 
	#ADC_Mode_InjecSimuÉ_Fa¡IÁ”l
 ((
ušt32_t
)0x00030000)

	)

104 
	#ADC_Mode_InjecSimuÉ_SlowIÁ”l
 ((
ušt32_t
)0x00040000)

	)

105 
	#ADC_Mode_InjecSimuÉ
 ((
ušt32_t
)0x00050000)

	)

106 
	#ADC_Mode_RegSimuÉ
 ((
ušt32_t
)0x00060000)

	)

107 
	#ADC_Mode_Fa¡IÁ”l
 ((
ušt32_t
)0x00070000)

	)

108 
	#ADC_Mode_SlowIÁ”l
 ((
ušt32_t
)0x00080000)

	)

109 
	#ADC_Mode_AÉ”Trig
 ((
ušt32_t
)0x00090000)

	)

111 
	#IS_ADC_MODE
(
MODE
è(((MODEè=ð
ADC_Mode_Ind•’d’t
) || \

112 ((
MODE
è=ð
ADC_Mode_RegInjecSimuÉ
) || \

113 ((
MODE
è=ð
ADC_Mode_RegSimuÉ_AÉ”Trig
) || \

114 ((
MODE
è=ð
ADC_Mode_InjecSimuÉ_Fa¡IÁ”l
) || \

115 ((
MODE
è=ð
ADC_Mode_InjecSimuÉ_SlowIÁ”l
) || \

116 ((
MODE
è=ð
ADC_Mode_InjecSimuÉ
) || \

117 ((
MODE
è=ð
ADC_Mode_RegSimuÉ
) || \

118 ((
MODE
è=ð
ADC_Mode_Fa¡IÁ”l
) || \

119 ((
MODE
è=ð
ADC_Mode_SlowIÁ”l
) || \

120 ((
MODE
è=ð
ADC_Mode_AÉ”Trig
))

	)

129 
	#ADC_Ex‹º®TrigCÚv_T1_CC1
 ((
ušt32_t
)0x00000000è

	)

130 
	#ADC_Ex‹º®TrigCÚv_T1_CC2
 ((
ušt32_t
)0x00020000è

	)

131 
	#ADC_Ex‹º®TrigCÚv_T2_CC2
 ((
ušt32_t
)0x00060000è

	)

132 
	#ADC_Ex‹º®TrigCÚv_T3_TRGO
 ((
ušt32_t
)0x00080000è

	)

133 
	#ADC_Ex‹º®TrigCÚv_T4_CC4
 ((
ušt32_t
)0x000A0000è

	)

134 
	#ADC_Ex‹º®TrigCÚv_Ext_IT11_TIM8_TRGO
 ((
ušt32_t
)0x000C0000è

	)

136 
	#ADC_Ex‹º®TrigCÚv_T1_CC3
 ((
ušt32_t
)0x00040000è

	)

137 
	#ADC_Ex‹º®TrigCÚv_NÚe
 ((
ušt32_t
)0x000E0000è

	)

139 
	#ADC_Ex‹º®TrigCÚv_T3_CC1
 ((
ušt32_t
)0x00000000è

	)

140 
	#ADC_Ex‹º®TrigCÚv_T2_CC3
 ((
ušt32_t
)0x00020000è

	)

141 
	#ADC_Ex‹º®TrigCÚv_T8_CC1
 ((
ušt32_t
)0x00060000è

	)

142 
	#ADC_Ex‹º®TrigCÚv_T8_TRGO
 ((
ušt32_t
)0x00080000è

	)

143 
	#ADC_Ex‹º®TrigCÚv_T5_CC1
 ((
ušt32_t
)0x000A0000è

	)

144 
	#ADC_Ex‹º®TrigCÚv_T5_CC3
 ((
ušt32_t
)0x000C0000è

	)

146 
	#IS_ADC_EXT_TRIG
(
REGTRIG
è(((REGTRIGè=ð
ADC_Ex‹º®TrigCÚv_T1_CC1
) || \

147 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚv_T1_CC2
) || \

148 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚv_T1_CC3
) || \

149 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚv_T2_CC2
) || \

150 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚv_T3_TRGO
) || \

151 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚv_T4_CC4
) || \

152 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚv_Ext_IT11_TIM8_TRGO
) || \

153 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚv_NÚe
) || \

154 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚv_T3_CC1
) || \

155 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚv_T2_CC3
) || \

156 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚv_T8_CC1
) || \

157 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚv_T8_TRGO
) || \

158 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚv_T5_CC1
) || \

159 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚv_T5_CC3
))

	)

168 
	#ADC_D©aAlign_Right
 ((
ušt32_t
)0x00000000)

	)

169 
	#ADC_D©aAlign_Leá
 ((
ušt32_t
)0x00000800)

	)

170 
	#IS_ADC_DATA_ALIGN
(
ALIGN
è(((ALIGNè=ð
ADC_D©aAlign_Right
) || \

171 ((
ALIGN
è=ð
ADC_D©aAlign_Leá
))

	)

180 
	#ADC_ChªÃl_0
 ((
ušt8_t
)0x00)

	)

181 
	#ADC_ChªÃl_1
 ((
ušt8_t
)0x01)

	)

182 
	#ADC_ChªÃl_2
 ((
ušt8_t
)0x02)

	)

183 
	#ADC_ChªÃl_3
 ((
ušt8_t
)0x03)

	)

184 
	#ADC_ChªÃl_4
 ((
ušt8_t
)0x04)

	)

185 
	#ADC_ChªÃl_5
 ((
ušt8_t
)0x05)

	)

186 
	#ADC_ChªÃl_6
 ((
ušt8_t
)0x06)

	)

187 
	#ADC_ChªÃl_7
 ((
ušt8_t
)0x07)

	)

188 
	#ADC_ChªÃl_8
 ((
ušt8_t
)0x08)

	)

189 
	#ADC_ChªÃl_9
 ((
ušt8_t
)0x09)

	)

190 
	#ADC_ChªÃl_10
 ((
ušt8_t
)0x0A)

	)

191 
	#ADC_ChªÃl_11
 ((
ušt8_t
)0x0B)

	)

192 
	#ADC_ChªÃl_12
 ((
ušt8_t
)0x0C)

	)

193 
	#ADC_ChªÃl_13
 ((
ušt8_t
)0x0D)

	)

194 
	#ADC_ChªÃl_14
 ((
ušt8_t
)0x0E)

	)

195 
	#ADC_ChªÃl_15
 ((
ušt8_t
)0x0F)

	)

196 
	#ADC_ChªÃl_16
 ((
ušt8_t
)0x10)

	)

197 
	#ADC_ChªÃl_17
 ((
ušt8_t
)0x11)

	)

199 
	#ADC_ChªÃl_TempS’sÜ
 ((
ušt8_t
)
ADC_ChªÃl_16
)

	)

200 
	#ADC_ChªÃl_V»fšt
 ((
ušt8_t
)
ADC_ChªÃl_17
)

	)

202 
	#IS_ADC_CHANNEL
(
CHANNEL
è(((CHANNELè=ð
ADC_ChªÃl_0
è|| ((CHANNELè=ð
ADC_ChªÃl_1
) || \

203 ((
CHANNEL
è=ð
ADC_ChªÃl_2
è|| ((CHANNELè=ð
ADC_ChªÃl_3
) || \

204 ((
CHANNEL
è=ð
ADC_ChªÃl_4
è|| ((CHANNELè=ð
ADC_ChªÃl_5
) || \

205 ((
CHANNEL
è=ð
ADC_ChªÃl_6
è|| ((CHANNELè=ð
ADC_ChªÃl_7
) || \

206 ((
CHANNEL
è=ð
ADC_ChªÃl_8
è|| ((CHANNELè=ð
ADC_ChªÃl_9
) || \

207 ((
CHANNEL
è=ð
ADC_ChªÃl_10
è|| ((CHANNELè=ð
ADC_ChªÃl_11
) || \

208 ((
CHANNEL
è=ð
ADC_ChªÃl_12
è|| ((CHANNELè=ð
ADC_ChªÃl_13
) || \

209 ((
CHANNEL
è=ð
ADC_ChªÃl_14
è|| ((CHANNELè=ð
ADC_ChªÃl_15
) || \

210 ((
CHANNEL
è=ð
ADC_ChªÃl_16
è|| ((CHANNELè=ð
ADC_ChªÃl_17
))

	)

219 
	#ADC_Sam¶eTime_1Cyþes5
 ((
ušt8_t
)0x00)

	)

220 
	#ADC_Sam¶eTime_7Cyþes5
 ((
ušt8_t
)0x01)

	)

221 
	#ADC_Sam¶eTime_13Cyþes5
 ((
ušt8_t
)0x02)

	)

222 
	#ADC_Sam¶eTime_28Cyþes5
 ((
ušt8_t
)0x03)

	)

223 
	#ADC_Sam¶eTime_41Cyþes5
 ((
ušt8_t
)0x04)

	)

224 
	#ADC_Sam¶eTime_55Cyþes5
 ((
ušt8_t
)0x05)

	)

225 
	#ADC_Sam¶eTime_71Cyþes5
 ((
ušt8_t
)0x06)

	)

226 
	#ADC_Sam¶eTime_239Cyþes5
 ((
ušt8_t
)0x07)

	)

227 
	#IS_ADC_SAMPLE_TIME
(
TIME
è(((TIMEè=ð
ADC_Sam¶eTime_1Cyþes5
) || \

228 ((
TIME
è=ð
ADC_Sam¶eTime_7Cyþes5
) || \

229 ((
TIME
è=ð
ADC_Sam¶eTime_13Cyþes5
) || \

230 ((
TIME
è=ð
ADC_Sam¶eTime_28Cyþes5
) || \

231 ((
TIME
è=ð
ADC_Sam¶eTime_41Cyþes5
) || \

232 ((
TIME
è=ð
ADC_Sam¶eTime_55Cyþes5
) || \

233 ((
TIME
è=ð
ADC_Sam¶eTime_71Cyþes5
) || \

234 ((
TIME
è=ð
ADC_Sam¶eTime_239Cyþes5
))

	)

243 
	#ADC_Ex‹º®TrigInjecCÚv_T2_TRGO
 ((
ušt32_t
)0x00002000è

	)

244 
	#ADC_Ex‹º®TrigInjecCÚv_T2_CC1
 ((
ušt32_t
)0x00003000è

	)

245 
	#ADC_Ex‹º®TrigInjecCÚv_T3_CC4
 ((
ušt32_t
)0x00004000è

	)

246 
	#ADC_Ex‹º®TrigInjecCÚv_T4_TRGO
 ((
ušt32_t
)0x00005000è

	)

247 
	#ADC_Ex‹º®TrigInjecCÚv_Ext_IT15_TIM8_CC4
 ((
ušt32_t
)0x00006000è

	)

249 
	#ADC_Ex‹º®TrigInjecCÚv_T1_TRGO
 ((
ušt32_t
)0x00000000è

	)

250 
	#ADC_Ex‹º®TrigInjecCÚv_T1_CC4
 ((
ušt32_t
)0x00001000è

	)

251 
	#ADC_Ex‹º®TrigInjecCÚv_NÚe
 ((
ušt32_t
)0x00007000è

	)

253 
	#ADC_Ex‹º®TrigInjecCÚv_T4_CC3
 ((
ušt32_t
)0x00002000è

	)

254 
	#ADC_Ex‹º®TrigInjecCÚv_T8_CC2
 ((
ušt32_t
)0x00003000è

	)

255 
	#ADC_Ex‹º®TrigInjecCÚv_T8_CC4
 ((
ušt32_t
)0x00004000è

	)

256 
	#ADC_Ex‹º®TrigInjecCÚv_T5_TRGO
 ((
ušt32_t
)0x00005000è

	)

257 
	#ADC_Ex‹º®TrigInjecCÚv_T5_CC4
 ((
ušt32_t
)0x00006000è

	)

259 
	#IS_ADC_EXT_INJEC_TRIG
(
INJTRIG
è(((INJTRIGè=ð
ADC_Ex‹º®TrigInjecCÚv_T1_TRGO
) || \

260 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚv_T1_CC4
) || \

261 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚv_T2_TRGO
) || \

262 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚv_T2_CC1
) || \

263 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚv_T3_CC4
) || \

264 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚv_T4_TRGO
) || \

265 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚv_Ext_IT15_TIM8_CC4
) || \

266 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚv_NÚe
) || \

267 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚv_T4_CC3
) || \

268 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚv_T8_CC2
) || \

269 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚv_T8_CC4
) || \

270 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚv_T5_TRGO
) || \

271 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚv_T5_CC4
))

	)

280 
	#ADC_InjeùedChªÃl_1
 ((
ušt8_t
)0x14)

	)

281 
	#ADC_InjeùedChªÃl_2
 ((
ušt8_t
)0x18)

	)

282 
	#ADC_InjeùedChªÃl_3
 ((
ušt8_t
)0x1C)

	)

283 
	#ADC_InjeùedChªÃl_4
 ((
ušt8_t
)0x20)

	)

284 
	#IS_ADC_INJECTED_CHANNEL
(
CHANNEL
è(((CHANNELè=ð
ADC_InjeùedChªÃl_1
) || \

285 ((
CHANNEL
è=ð
ADC_InjeùedChªÃl_2
) || \

286 ((
CHANNEL
è=ð
ADC_InjeùedChªÃl_3
) || \

287 ((
CHANNEL
è=ð
ADC_InjeùedChªÃl_4
))

	)

296 
	#ADC_AÇlogW©chdog_SšgËRegEÇbË
 ((
ušt32_t
)0x00800200)

	)

297 
	#ADC_AÇlogW©chdog_SšgËInjecEÇbË
 ((
ušt32_t
)0x00400200)

	)

298 
	#ADC_AÇlogW©chdog_SšgËRegOrInjecEÇbË
 ((
ušt32_t
)0x00C00200)

	)

299 
	#ADC_AÇlogW©chdog_AÎRegEÇbË
 ((
ušt32_t
)0x00800000)

	)

300 
	#ADC_AÇlogW©chdog_AÎInjecEÇbË
 ((
ušt32_t
)0x00400000)

	)

301 
	#ADC_AÇlogW©chdog_AÎRegAÎInjecEÇbË
 ((
ušt32_t
)0x00C00000)

	)

302 
	#ADC_AÇlogW©chdog_NÚe
 ((
ušt32_t
)0x00000000)

	)

304 
	#IS_ADC_ANALOG_WATCHDOG
(
WATCHDOG
è(((WATCHDOGè=ð
ADC_AÇlogW©chdog_SšgËRegEÇbË
) || \

305 ((
WATCHDOG
è=ð
ADC_AÇlogW©chdog_SšgËInjecEÇbË
) || \

306 ((
WATCHDOG
è=ð
ADC_AÇlogW©chdog_SšgËRegOrInjecEÇbË
) || \

307 ((
WATCHDOG
è=ð
ADC_AÇlogW©chdog_AÎRegEÇbË
) || \

308 ((
WATCHDOG
è=ð
ADC_AÇlogW©chdog_AÎInjecEÇbË
) || \

309 ((
WATCHDOG
è=ð
ADC_AÇlogW©chdog_AÎRegAÎInjecEÇbË
) || \

310 ((
WATCHDOG
è=ð
ADC_AÇlogW©chdog_NÚe
))

	)

319 
	#ADC_IT_EOC
 ((
ušt16_t
)0x0220)

	)

320 
	#ADC_IT_AWD
 ((
ušt16_t
)0x0140)

	)

321 
	#ADC_IT_JEOC
 ((
ušt16_t
)0x0480)

	)

323 
	#IS_ADC_IT
(
IT
è((((ITè& (
ušt16_t
)0xF81Fè=ð0x00è&& ((ITè!ð0x00))

	)

325 
	#IS_ADC_GET_IT
(
IT
è(((ITè=ð
ADC_IT_EOC
è|| ((ITè=ð
ADC_IT_AWD
) || \

326 ((
IT
è=ð
ADC_IT_JEOC
))

	)

335 
	#ADC_FLAG_AWD
 ((
ušt8_t
)0x01)

	)

336 
	#ADC_FLAG_EOC
 ((
ušt8_t
)0x02)

	)

337 
	#ADC_FLAG_JEOC
 ((
ušt8_t
)0x04)

	)

338 
	#ADC_FLAG_JSTRT
 ((
ušt8_t
)0x08)

	)

339 
	#ADC_FLAG_STRT
 ((
ušt8_t
)0x10)

	)

340 
	#IS_ADC_CLEAR_FLAG
(
FLAG
è((((FLAGè& (
ušt8_t
)0xE0è=ð0x00è&& ((FLAGè!ð0x00))

	)

341 
	#IS_ADC_GET_FLAG
(
FLAG
è(((FLAGè=ð
ADC_FLAG_AWD
è|| ((FLAGè=ð
ADC_FLAG_EOC
) || \

342 ((
FLAG
è=ð
ADC_FLAG_JEOC
è|| ((FLAG)=ð
ADC_FLAG_JSTRT
) || \

343 ((
FLAG
è=ð
ADC_FLAG_STRT
))

	)

352 
	#IS_ADC_THRESHOLD
(
THRESHOLD
è((THRESHOLDè<ð0xFFF)

	)

362 
	#IS_ADC_OFFSET
(
OFFSET
è((OFFSETè<ð0xFFF)

	)

372 
	#IS_ADC_INJECTED_LENGTH
(
LENGTH
è(((LENGTHè>ð0x1è&& ((LENGTHè<ð0x4))

	)

382 
	#IS_ADC_INJECTED_RANK
(
RANK
è(((RANKè>ð0x1è&& ((RANKè<ð0x4))

	)

393 
	#IS_ADC_REGULAR_LENGTH
(
LENGTH
è(((LENGTHè>ð0x1è&& ((LENGTHè<ð0x10))

	)

402 
	#IS_ADC_REGULAR_RANK
(
RANK
è(((RANKè>ð0x1è&& ((RANKè<ð0x10))

	)

412 
	#IS_ADC_REGULAR_DISC_NUMBER
(
NUMBER
è(((NUMBERè>ð0x1è&& ((NUMBERè<ð0x8))

	)

434 
ADC_DeIn™
(
ADC_Ty³Def
* 
ADCx
);

435 
ADC_In™
(
ADC_Ty³Def
* 
ADCx
, 
ADC_In™Ty³Def
* 
ADC_In™SŒuù
);

436 
ADC_SŒuùIn™
(
ADC_In™Ty³Def
* 
ADC_In™SŒuù
);

437 
ADC_Cmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

438 
ADC_DMACmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

439 
ADC_ITCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt16_t
 
ADC_IT
, 
FunùiÚ®S‹
 
NewS‹
);

440 
ADC_Re£tC®ib¿tiÚ
(
ADC_Ty³Def
* 
ADCx
);

441 
FÏgStus
 
ADC_G‘Re£tC®ib¿tiÚStus
(
ADC_Ty³Def
* 
ADCx
);

442 
ADC_S¹C®ib¿tiÚ
(
ADC_Ty³Def
* 
ADCx
);

443 
FÏgStus
 
ADC_G‘C®ib¿tiÚStus
(
ADC_Ty³Def
* 
ADCx
);

444 
ADC_Soáw¬eS¹CÚvCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

445 
FÏgStus
 
ADC_G‘Soáw¬eS¹CÚvStus
(
ADC_Ty³Def
* 
ADCx
);

446 
ADC_DiscModeChªÃlCouÁCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
Numb”
);

447 
ADC_DiscModeCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

448 
ADC_ReguÏrChªÃlCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_ChªÃl
, ušt8_ˆ
Rªk
, ušt8_ˆ
ADC_Sam¶eTime
);

449 
ADC_Ex‹º®TrigCÚvCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

450 
ušt16_t
 
ADC_G‘CÚv”siÚV®ue
(
ADC_Ty³Def
* 
ADCx
);

451 
ušt32_t
 
ADC_G‘Du®ModeCÚv”siÚV®ue
();

452 
ADC_AutoInjeùedCÚvCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

453 
ADC_InjeùedDiscModeCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

454 
ADC_Ex‹º®TrigInjeùedCÚvCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt32_t
 
ADC_Ex‹º®TrigInjecCÚv
);

455 
ADC_Ex‹º®TrigInjeùedCÚvCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

456 
ADC_Soáw¬eS¹InjeùedCÚvCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

457 
FÏgStus
 
ADC_G‘Soáw¬eS¹InjeùedCÚvCmdStus
(
ADC_Ty³Def
* 
ADCx
);

458 
ADC_InjeùedChªÃlCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_ChªÃl
, ušt8_ˆ
Rªk
, ušt8_ˆ
ADC_Sam¶eTime
);

459 
ADC_InjeùedSequ’ûrL’gthCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
L’gth
);

460 
ADC_S‘InjeùedOff£t
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_InjeùedChªÃl
, 
ušt16_t
 
Off£t
);

461 
ušt16_t
 
ADC_G‘InjeùedCÚv”siÚV®ue
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_InjeùedChªÃl
);

462 
ADC_AÇlogW©chdogCmd
(
ADC_Ty³Def
* 
ADCx
, 
ušt32_t
 
ADC_AÇlogW©chdog
);

463 
ADC_AÇlogW©chdogTh»shÞdsCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt16_t
 
HighTh»shÞd
, ušt16_ˆ
LowTh»shÞd
);

464 
ADC_AÇlogW©chdogSšgËChªÃlCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_ChªÃl
);

465 
ADC_TempS’sÜV»fštCmd
(
FunùiÚ®S‹
 
NewS‹
);

466 
FÏgStus
 
ADC_G‘FÏgStus
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_FLAG
);

467 
ADC_CË¬FÏg
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_FLAG
);

468 
ITStus
 
ADC_G‘ITStus
(
ADC_Ty³Def
* 
ADCx
, 
ušt16_t
 
ADC_IT
);

469 
ADC_CË¬ITP’dšgB™
(
ADC_Ty³Def
* 
ADCx
, 
ušt16_t
 
ADC_IT
);

471 #ifdeà
__ýlu¥lus


	@F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\inc\stm32f10x_bkp.h

30 #iâdeà
__STM32F10x_BKP_H


31 
	#__STM32F10x_BKP_H


	)

33 #ifdeà
__ýlu¥lus


38 
	~"¡m32f10x.h
"

64 
	#BKP_Tam³rPšLev–_High
 ((
ušt16_t
)0x0000)

	)

65 
	#BKP_Tam³rPšLev–_Low
 ((
ušt16_t
)0x0001)

	)

66 
	#IS_BKP_TAMPER_PIN_LEVEL
(
LEVEL
è(((LEVELè=ð
BKP_Tam³rPšLev–_High
) || \

67 ((
LEVEL
è=ð
BKP_Tam³rPšLev–_Low
))

	)

76 
	#BKP_RTCOuutSourû_NÚe
 ((
ušt16_t
)0x0000)

	)

77 
	#BKP_RTCOuutSourû_C®ibClock
 ((
ušt16_t
)0x0080)

	)

78 
	#BKP_RTCOuutSourû_AÏrm
 ((
ušt16_t
)0x0100)

	)

79 
	#BKP_RTCOuutSourû_SecÚd
 ((
ušt16_t
)0x0300)

	)

80 
	#IS_BKP_RTC_OUTPUT_SOURCE
(
SOURCE
è(((SOURCEè=ð
BKP_RTCOuutSourû_NÚe
) || \

81 ((
SOURCE
è=ð
BKP_RTCOuutSourû_C®ibClock
) || \

82 ((
SOURCE
è=ð
BKP_RTCOuutSourû_AÏrm
) || \

83 ((
SOURCE
è=ð
BKP_RTCOuutSourû_SecÚd
))

	)

92 
	#BKP_DR1
 ((
ušt16_t
)0x0004)

	)

93 
	#BKP_DR2
 ((
ušt16_t
)0x0008)

	)

94 
	#BKP_DR3
 ((
ušt16_t
)0x000C)

	)

95 
	#BKP_DR4
 ((
ušt16_t
)0x0010)

	)

96 
	#BKP_DR5
 ((
ušt16_t
)0x0014)

	)

97 
	#BKP_DR6
 ((
ušt16_t
)0x0018)

	)

98 
	#BKP_DR7
 ((
ušt16_t
)0x001C)

	)

99 
	#BKP_DR8
 ((
ušt16_t
)0x0020)

	)

100 
	#BKP_DR9
 ((
ušt16_t
)0x0024)

	)

101 
	#BKP_DR10
 ((
ušt16_t
)0x0028)

	)

102 
	#BKP_DR11
 ((
ušt16_t
)0x0040)

	)

103 
	#BKP_DR12
 ((
ušt16_t
)0x0044)

	)

104 
	#BKP_DR13
 ((
ušt16_t
)0x0048)

	)

105 
	#BKP_DR14
 ((
ušt16_t
)0x004C)

	)

106 
	#BKP_DR15
 ((
ušt16_t
)0x0050)

	)

107 
	#BKP_DR16
 ((
ušt16_t
)0x0054)

	)

108 
	#BKP_DR17
 ((
ušt16_t
)0x0058)

	)

109 
	#BKP_DR18
 ((
ušt16_t
)0x005C)

	)

110 
	#BKP_DR19
 ((
ušt16_t
)0x0060)

	)

111 
	#BKP_DR20
 ((
ušt16_t
)0x0064)

	)

112 
	#BKP_DR21
 ((
ušt16_t
)0x0068)

	)

113 
	#BKP_DR22
 ((
ušt16_t
)0x006C)

	)

114 
	#BKP_DR23
 ((
ušt16_t
)0x0070)

	)

115 
	#BKP_DR24
 ((
ušt16_t
)0x0074)

	)

116 
	#BKP_DR25
 ((
ušt16_t
)0x0078)

	)

117 
	#BKP_DR26
 ((
ušt16_t
)0x007C)

	)

118 
	#BKP_DR27
 ((
ušt16_t
)0x0080)

	)

119 
	#BKP_DR28
 ((
ušt16_t
)0x0084)

	)

120 
	#BKP_DR29
 ((
ušt16_t
)0x0088)

	)

121 
	#BKP_DR30
 ((
ušt16_t
)0x008C)

	)

122 
	#BKP_DR31
 ((
ušt16_t
)0x0090)

	)

123 
	#BKP_DR32
 ((
ušt16_t
)0x0094)

	)

124 
	#BKP_DR33
 ((
ušt16_t
)0x0098)

	)

125 
	#BKP_DR34
 ((
ušt16_t
)0x009C)

	)

126 
	#BKP_DR35
 ((
ušt16_t
)0x00A0)

	)

127 
	#BKP_DR36
 ((
ušt16_t
)0x00A4)

	)

128 
	#BKP_DR37
 ((
ušt16_t
)0x00A8)

	)

129 
	#BKP_DR38
 ((
ušt16_t
)0x00AC)

	)

130 
	#BKP_DR39
 ((
ušt16_t
)0x00B0)

	)

131 
	#BKP_DR40
 ((
ušt16_t
)0x00B4)

	)

132 
	#BKP_DR41
 ((
ušt16_t
)0x00B8)

	)

133 
	#BKP_DR42
 ((
ušt16_t
)0x00BC)

	)

135 
	#IS_BKP_DR
(
DR
è(((DRè=ð
BKP_DR1
è|| ((DRè=ð
BKP_DR2
è|| ((DRè=ð
BKP_DR3
) || \

136 ((
DR
è=ð
BKP_DR4
è|| ((DRè=ð
BKP_DR5
è|| ((DRè=ð
BKP_DR6
) || \

137 ((
DR
è=ð
BKP_DR7
è|| ((DRè=ð
BKP_DR8
è|| ((DRè=ð
BKP_DR9
) || \

138 ((
DR
è=ð
BKP_DR10
è|| ((DRè=ð
BKP_DR11
è|| ((DRè=ð
BKP_DR12
) || \

139 ((
DR
è=ð
BKP_DR13
è|| ((DRè=ð
BKP_DR14
è|| ((DRè=ð
BKP_DR15
) || \

140 ((
DR
è=ð
BKP_DR16
è|| ((DRè=ð
BKP_DR17
è|| ((DRè=ð
BKP_DR18
) || \

141 ((
DR
è=ð
BKP_DR19
è|| ((DRè=ð
BKP_DR20
è|| ((DRè=ð
BKP_DR21
) || \

142 ((
DR
è=ð
BKP_DR22
è|| ((DRè=ð
BKP_DR23
è|| ((DRè=ð
BKP_DR24
) || \

143 ((
DR
è=ð
BKP_DR25
è|| ((DRè=ð
BKP_DR26
è|| ((DRè=ð
BKP_DR27
) || \

144 ((
DR
è=ð
BKP_DR28
è|| ((DRè=ð
BKP_DR29
è|| ((DRè=ð
BKP_DR30
) || \

145 ((
DR
è=ð
BKP_DR31
è|| ((DRè=ð
BKP_DR32
è|| ((DRè=ð
BKP_DR33
) || \

146 ((
DR
è=ð
BKP_DR34
è|| ((DRè=ð
BKP_DR35
è|| ((DRè=ð
BKP_DR36
) || \

147 ((
DR
è=ð
BKP_DR37
è|| ((DRè=ð
BKP_DR38
è|| ((DRè=ð
BKP_DR39
) || \

148 ((
DR
è=ð
BKP_DR40
è|| ((DRè=ð
BKP_DR41
è|| ((DRè=ð
BKP_DR42
))

	)

150 
	#IS_BKP_CALIBRATION_VALUE
(
VALUE
è((VALUEè<ð0x7F)

	)

171 
BKP_DeIn™
();

172 
BKP_Tam³rPšLev–CÚfig
(
ušt16_t
 
BKP_Tam³rPšLev–
);

173 
BKP_Tam³rPšCmd
(
FunùiÚ®S‹
 
NewS‹
);

174 
BKP_ITCÚfig
(
FunùiÚ®S‹
 
NewS‹
);

175 
BKP_RTCOuutCÚfig
(
ušt16_t
 
BKP_RTCOuutSourû
);

176 
BKP_S‘RTCC®ib¿tiÚV®ue
(
ušt8_t
 
C®ib¿tiÚV®ue
);

177 
BKP_Wr™eBackupRegi¡”
(
ušt16_t
 
BKP_DR
, ušt16_ˆ
D©a
);

178 
ušt16_t
 
BKP_R—dBackupRegi¡”
(ušt16_ˆ
BKP_DR
);

179 
FÏgStus
 
BKP_G‘FÏgStus
();

180 
BKP_CË¬FÏg
();

181 
ITStus
 
BKP_G‘ITStus
();

182 
BKP_CË¬ITP’dšgB™
();

184 #ifdeà
__ýlu¥lus


	@F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\inc\stm32f10x_can.h

30 #iâdeà
__STM32F10x_CAN_H


31 
	#__STM32F10x_CAN_H


	)

33 #ifdeà
__ýlu¥lus


38 
	~"¡m32f10x.h
"

52 
	#IS_CAN_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ð
CAN1
) || \

53 ((
PERIPH
è=ð
CAN2
))

	)

61 
ušt16_t
 
CAN_P»sÿËr
;

64 
ušt8_t
 
CAN_Mode
;

68 
ušt8_t
 
CAN_SJW
;

74 
ušt8_t
 
CAN_BS1
;

78 
ušt8_t
 
CAN_BS2
;

83 
FunùiÚ®S‹
 
CAN_TTCM
;

87 
FunùiÚ®S‹
 
CAN_ABOM
;

91 
FunùiÚ®S‹
 
CAN_AWUM
;

95 
FunùiÚ®S‹
 
CAN_NART
;

99 
FunùiÚ®S‹
 
CAN_RFLM
;

103 
FunùiÚ®S‹
 
CAN_TXFP
;

106 } 
	tCAN_In™Ty³Def
;

114 
ušt16_t
 
CAN_Fž‹rIdHigh
;

118 
ušt16_t
 
CAN_Fž‹rIdLow
;

122 
ušt16_t
 
CAN_Fž‹rMaskIdHigh
;

127 
ušt16_t
 
CAN_Fž‹rMaskIdLow
;

132 
ušt16_t
 
CAN_Fž‹rFIFOAssignm’t
;

135 
ušt8_t
 
CAN_Fž‹rNumb”
;

137 
ušt8_t
 
CAN_Fž‹rMode
;

140 
ušt8_t
 
CAN_Fž‹rSÿË
;

143 
FunùiÚ®S‹
 
CAN_Fž‹rAùiv©iÚ
;

145 } 
	tCAN_Fž‹rIn™Ty³Def
;

153 
ušt32_t
 
StdId
;

156 
ušt32_t
 
ExtId
;

159 
ušt8_t
 
IDE
;

163 
ušt8_t
 
RTR
;

167 
ušt8_t
 
DLC
;

171 
ušt8_t
 
D©a
[8];

173 } 
	tCªTxMsg
;

181 
ušt32_t
 
StdId
;

184 
ušt32_t
 
ExtId
;

187 
ušt8_t
 
IDE
;

191 
ušt8_t
 
RTR
;

195 
ušt8_t
 
DLC
;

198 
ušt8_t
 
D©a
[8];

201 
ušt8_t
 
FMI
;

204 } 
	tCªRxMsg
;

218 
	#CAN_In™Stus_Fažed
 ((
ušt8_t
)0x00è

	)

219 
	#CAN_In™Stus_Sucûss
 ((
ušt8_t
)0x01è

	)

229 
	#CAN_Mode_NÜm®
 ((
ušt8_t
)0x00è

	)

230 
	#CAN_Mode_LoÝBack
 ((
ušt8_t
)0x01è

	)

231 
	#CAN_Mode_Sž’t
 ((
ušt8_t
)0x02è

	)

232 
	#CAN_Mode_Sž’t_LoÝBack
 ((
ušt8_t
)0x03è

	)

234 
	#IS_CAN_MODE
(
MODE
è(((MODEè=ð
CAN_Mode_NÜm®
) || \

235 ((
MODE
è=ð
CAN_Mode_LoÝBack
)|| \

236 ((
MODE
è=ð
CAN_Mode_Sž’t
) || \

237 ((
MODE
è=ð
CAN_Mode_Sž’t_LoÝBack
))

	)

247 
	#CAN_O³¿tšgMode_In™Ÿliz©iÚ
 ((
ušt8_t
)0x00è

	)

248 
	#CAN_O³¿tšgMode_NÜm®
 ((
ušt8_t
)0x01è

	)

249 
	#CAN_O³¿tšgMode_SË•
 ((
ušt8_t
)0x02è

	)

252 
	#IS_CAN_OPERATING_MODE
(
MODE
è(((MODEè=ð
CAN_O³¿tšgMode_In™Ÿliz©iÚ
) ||\

253 ((
MODE
è=ð
CAN_O³¿tšgMode_NÜm®
)|| \

254 ((
MODE
è=ð
CAN_O³¿tšgMode_SË•
))

	)

264 
	#CAN_ModeStus_Fažed
 ((
ušt8_t
)0x00è

	)

265 
	#CAN_ModeStus_Sucûss
 ((
ušt8_t
)!
CAN_ModeStus_Fažed
è

	)

276 
	#CAN_SJW_1tq
 ((
ušt8_t
)0x00è

	)

277 
	#CAN_SJW_2tq
 ((
ušt8_t
)0x01è

	)

278 
	#CAN_SJW_3tq
 ((
ušt8_t
)0x02è

	)

279 
	#CAN_SJW_4tq
 ((
ušt8_t
)0x03è

	)

281 
	#IS_CAN_SJW
(
SJW
è(((SJWè=ð
CAN_SJW_1tq
è|| ((SJWè=ð
CAN_SJW_2tq
)|| \

282 ((
SJW
è=ð
CAN_SJW_3tq
è|| ((SJWè=ð
CAN_SJW_4tq
))

	)

291 
	#CAN_BS1_1tq
 ((
ušt8_t
)0x00è

	)

292 
	#CAN_BS1_2tq
 ((
ušt8_t
)0x01è

	)

293 
	#CAN_BS1_3tq
 ((
ušt8_t
)0x02è

	)

294 
	#CAN_BS1_4tq
 ((
ušt8_t
)0x03è

	)

295 
	#CAN_BS1_5tq
 ((
ušt8_t
)0x04è

	)

296 
	#CAN_BS1_6tq
 ((
ušt8_t
)0x05è

	)

297 
	#CAN_BS1_7tq
 ((
ušt8_t
)0x06è

	)

298 
	#CAN_BS1_8tq
 ((
ušt8_t
)0x07è

	)

299 
	#CAN_BS1_9tq
 ((
ušt8_t
)0x08è

	)

300 
	#CAN_BS1_10tq
 ((
ušt8_t
)0x09è

	)

301 
	#CAN_BS1_11tq
 ((
ušt8_t
)0x0Aè

	)

302 
	#CAN_BS1_12tq
 ((
ušt8_t
)0x0Bè

	)

303 
	#CAN_BS1_13tq
 ((
ušt8_t
)0x0Cè

	)

304 
	#CAN_BS1_14tq
 ((
ušt8_t
)0x0Dè

	)

305 
	#CAN_BS1_15tq
 ((
ušt8_t
)0x0Eè

	)

306 
	#CAN_BS1_16tq
 ((
ušt8_t
)0x0Fè

	)

308 
	#IS_CAN_BS1
(
BS1
è((BS1è<ð
CAN_BS1_16tq
)

	)

317 
	#CAN_BS2_1tq
 ((
ušt8_t
)0x00è

	)

318 
	#CAN_BS2_2tq
 ((
ušt8_t
)0x01è

	)

319 
	#CAN_BS2_3tq
 ((
ušt8_t
)0x02è

	)

320 
	#CAN_BS2_4tq
 ((
ušt8_t
)0x03è

	)

321 
	#CAN_BS2_5tq
 ((
ušt8_t
)0x04è

	)

322 
	#CAN_BS2_6tq
 ((
ušt8_t
)0x05è

	)

323 
	#CAN_BS2_7tq
 ((
ušt8_t
)0x06è

	)

324 
	#CAN_BS2_8tq
 ((
ušt8_t
)0x07è

	)

326 
	#IS_CAN_BS2
(
BS2
è((BS2è<ð
CAN_BS2_8tq
)

	)

336 
	#IS_CAN_PRESCALER
(
PRESCALER
è(((PRESCALERè>ð1è&& ((PRESCALERè<ð1024))

	)

345 #iâdeà
STM32F10X_CL


346 
	#IS_CAN_FILTER_NUMBER
(
NUMBER
è((NUMBERè<ð13)

	)

348 
	#IS_CAN_FILTER_NUMBER
(
NUMBER
è((NUMBERè<ð27)

	)

358 
	#CAN_Fž‹rMode_IdMask
 ((
ušt8_t
)0x00è

	)

359 
	#CAN_Fž‹rMode_IdLi¡
 ((
ušt8_t
)0x01è

	)

361 
	#IS_CAN_FILTER_MODE
(
MODE
è(((MODEè=ð
CAN_Fž‹rMode_IdMask
) || \

362 ((
MODE
è=ð
CAN_Fž‹rMode_IdLi¡
))

	)

371 
	#CAN_Fž‹rSÿË_16b™
 ((
ušt8_t
)0x00è

	)

372 
	#CAN_Fž‹rSÿË_32b™
 ((
ušt8_t
)0x01è

	)

374 
	#IS_CAN_FILTER_SCALE
(
SCALE
è(((SCALEè=ð
CAN_Fž‹rSÿË_16b™
) || \

375 ((
SCALE
è=ð
CAN_Fž‹rSÿË_32b™
))

	)

385 
	#CAN_Fž‹r_FIFO0
 ((
ušt8_t
)0x00è

	)

386 
	#CAN_Fž‹r_FIFO1
 ((
ušt8_t
)0x01è

	)

387 
	#IS_CAN_FILTER_FIFO
(
FIFO
è(((FIFOè=ð
CAN_Fž‹rFIFO0
) || \

388 ((
FIFO
è=ð
CAN_Fž‹rFIFO1
))

	)

396 
	#IS_CAN_BANKNUMBER
(
BANKNUMBER
è(((BANKNUMBERè>ð1è&& ((BANKNUMBERè<ð27))

	)

405 
	#IS_CAN_TRANSMITMAILBOX
(
TRANSMITMAILBOX
è((TRANSMITMAILBOXè<ð((
ušt8_t
)0x02))

	)

406 
	#IS_CAN_STDID
(
STDID
è((STDIDè<ð((
ušt32_t
)0x7FF))

	)

407 
	#IS_CAN_EXTID
(
EXTID
è((EXTIDè<ð((
ušt32_t
)0x1FFFFFFF))

	)

408 
	#IS_CAN_DLC
(
DLC
è((DLCè<ð((
ušt8_t
)0x08))

	)

418 
	#CAN_Id_Snd¬d
 ((
ušt32_t
)0x00000000è

	)

419 
	#CAN_Id_Ex‹nded
 ((
ušt32_t
)0x00000004è

	)

420 
	#IS_CAN_IDTYPE
(
IDTYPE
è(((IDTYPEè=ð
CAN_Id_Snd¬d
) || \

421 ((
IDTYPE
è=ð
CAN_Id_Ex‹nded
))

	)

430 
	#CAN_RTR_D©a
 ((
ušt32_t
)0x00000000è

	)

431 
	#CAN_RTR_RemÙe
 ((
ušt32_t
)0x00000002è

	)

432 
	#IS_CAN_RTR
(
RTR
è(((RTRè=ð
CAN_RTR_D©a
è|| ((RTRè=ð
CAN_RTR_RemÙe
))

	)

442 
	#CAN_TxStus_Fažed
 ((
ušt8_t
)0x00)

	)

443 
	#CAN_TxStus_Ok
 ((
ušt8_t
)0x01è

	)

444 
	#CAN_TxStus_P’dšg
 ((
ušt8_t
)0x02è

	)

445 
	#CAN_TxStus_NoMažBox
 ((
ušt8_t
)0x04è

	)

455 
	#CAN_FIFO0
 ((
ušt8_t
)0x00è

	)

456 
	#CAN_FIFO1
 ((
ušt8_t
)0x01è

	)

458 
	#IS_CAN_FIFO
(
FIFO
è(((FIFOè=ð
CAN_FIFO0
è|| ((FIFOè=ð
CAN_FIFO1
))

	)

468 
	#CAN_SË•_Fažed
 ((
ušt8_t
)0x00è

	)

469 
	#CAN_SË•_Ok
 ((
ušt8_t
)0x01è

	)

479 
	#CAN_WakeUp_Fažed
 ((
ušt8_t
)0x00è

	)

480 
	#CAN_WakeUp_Ok
 ((
ušt8_t
)0x01è

	)

491 
	#CAN_E¼ÜCode_NoE¼
 ((
ušt8_t
)0x00è

	)

492 
	#CAN_E¼ÜCode_StuffE¼
 ((
ušt8_t
)0x10è

	)

493 
	#CAN_E¼ÜCode_FÜmE¼
 ((
ušt8_t
)0x20è

	)

494 
	#CAN_E¼ÜCode_ACKE¼
 ((
ušt8_t
)0x30è

	)

495 
	#CAN_E¼ÜCode_B™ReûssiveE¼
 ((
ušt8_t
)0x40è

	)

496 
	#CAN_E¼ÜCode_B™DomšªtE¼
 ((
ušt8_t
)0x50è

	)

497 
	#CAN_E¼ÜCode_CRCE¼
 ((
ušt8_t
)0x60è

	)

498 
	#CAN_E¼ÜCode_Soáw¬eS‘E¼
 ((
ušt8_t
)0x70è

	)

513 
	#CAN_FLAG_RQCP0
 ((
ušt32_t
)0x38000001è

	)

514 
	#CAN_FLAG_RQCP1
 ((
ušt32_t
)0x38000100è

	)

515 
	#CAN_FLAG_RQCP2
 ((
ušt32_t
)0x38010000è

	)

518 
	#CAN_FLAG_FMP0
 ((
ušt32_t
)0x12000003è

	)

519 
	#CAN_FLAG_FF0
 ((
ušt32_t
)0x32000008è

	)

520 
	#CAN_FLAG_FOV0
 ((
ušt32_t
)0x32000010è

	)

521 
	#CAN_FLAG_FMP1
 ((
ušt32_t
)0x14000003è

	)

522 
	#CAN_FLAG_FF1
 ((
ušt32_t
)0x34000008è

	)

523 
	#CAN_FLAG_FOV1
 ((
ušt32_t
)0x34000010è

	)

526 
	#CAN_FLAG_WKU
 ((
ušt32_t
)0x31000008è

	)

527 
	#CAN_FLAG_SLAK
 ((
ušt32_t
)0x31000012è

	)

532 
	#CAN_FLAG_EWG
 ((
ušt32_t
)0x10F00001è

	)

533 
	#CAN_FLAG_EPV
 ((
ušt32_t
)0x10F00002è

	)

534 
	#CAN_FLAG_BOF
 ((
ušt32_t
)0x10F00004è

	)

535 
	#CAN_FLAG_LEC
 ((
ušt32_t
)0x30F00070è

	)

537 
	#IS_CAN_GET_FLAG
(
FLAG
è(((FLAGè=ð
CAN_FLAG_LEC
è|| ((FLAGè=ð
CAN_FLAG_BOF
) || \

538 ((
FLAG
è=ð
CAN_FLAG_EPV
è|| ((FLAGè=ð
CAN_FLAG_EWG
) || \

539 ((
FLAG
è=ð
CAN_FLAG_WKU
è|| ((FLAGè=ð
CAN_FLAG_FOV0
) || \

540 ((
FLAG
è=ð
CAN_FLAG_FF0
è|| ((FLAGè=ð
CAN_FLAG_FMP0
) || \

541 ((
FLAG
è=ð
CAN_FLAG_FOV1
è|| ((FLAGè=ð
CAN_FLAG_FF1
) || \

542 ((
FLAG
è=ð
CAN_FLAG_FMP1
è|| ((FLAGè=ð
CAN_FLAG_RQCP2
) || \

543 ((
FLAG
è=ð
CAN_FLAG_RQCP1
)|| ((FLAGè=ð
CAN_FLAG_RQCP0
) || \

544 ((
FLAG
è=ð
CAN_FLAG_SLAK
 ))

	)

546 
	#IS_CAN_CLEAR_FLAG
(
FLAG
)(((FLAGè=ð
CAN_FLAG_LEC
è|| ((FLAGè=ð
CAN_FLAG_RQCP2
) || \

547 ((
FLAG
è=ð
CAN_FLAG_RQCP1
è|| ((FLAGè=ð
CAN_FLAG_RQCP0
) || \

548 ((
FLAG
è=ð
CAN_FLAG_FF0
è|| ((FLAGè=ð
CAN_FLAG_FOV0
) ||\

549 ((
FLAG
è=ð
CAN_FLAG_FF1
è|| ((FLAGè=ð
CAN_FLAG_FOV1
) || \

550 ((
FLAG
è=ð
CAN_FLAG_WKU
è|| ((FLAGè=ð
CAN_FLAG_SLAK
))

	)

562 
	#CAN_IT_TME
 ((
ušt32_t
)0x00000001è

	)

565 
	#CAN_IT_FMP0
 ((
ušt32_t
)0x00000002è

	)

566 
	#CAN_IT_FF0
 ((
ušt32_t
)0x00000004è

	)

567 
	#CAN_IT_FOV0
 ((
ušt32_t
)0x00000008è

	)

568 
	#CAN_IT_FMP1
 ((
ušt32_t
)0x00000010è

	)

569 
	#CAN_IT_FF1
 ((
ušt32_t
)0x00000020è

	)

570 
	#CAN_IT_FOV1
 ((
ušt32_t
)0x00000040è

	)

573 
	#CAN_IT_WKU
 ((
ušt32_t
)0x00010000è

	)

574 
	#CAN_IT_SLK
 ((
ušt32_t
)0x00020000è

	)

577 
	#CAN_IT_EWG
 ((
ušt32_t
)0x00000100è

	)

578 
	#CAN_IT_EPV
 ((
ušt32_t
)0x00000200è

	)

579 
	#CAN_IT_BOF
 ((
ušt32_t
)0x00000400è

	)

580 
	#CAN_IT_LEC
 ((
ušt32_t
)0x00000800è

	)

581 
	#CAN_IT_ERR
 ((
ušt32_t
)0x00008000è

	)

584 
	#CAN_IT_RQCP0
 
CAN_IT_TME


	)

585 
	#CAN_IT_RQCP1
 
CAN_IT_TME


	)

586 
	#CAN_IT_RQCP2
 
CAN_IT_TME


	)

589 
	#IS_CAN_IT
(
IT
è(((ITè=ð
CAN_IT_TME
è|| ((ITè=ð
CAN_IT_FMP0
) ||\

590 ((
IT
è=ð
CAN_IT_FF0
è|| ((ITè=ð
CAN_IT_FOV0
) ||\

591 ((
IT
è=ð
CAN_IT_FMP1
è|| ((ITè=ð
CAN_IT_FF1
) ||\

592 ((
IT
è=ð
CAN_IT_FOV1
è|| ((ITè=ð
CAN_IT_EWG
) ||\

593 ((
IT
è=ð
CAN_IT_EPV
è|| ((ITè=ð
CAN_IT_BOF
) ||\

594 ((
IT
è=ð
CAN_IT_LEC
è|| ((ITè=ð
CAN_IT_ERR
) ||\

595 ((
IT
è=ð
CAN_IT_WKU
è|| ((ITè=ð
CAN_IT_SLK
))

	)

597 
	#IS_CAN_CLEAR_IT
(
IT
è(((ITè=ð
CAN_IT_TME
è|| ((ITè=ð
CAN_IT_FF0
) ||\

598 ((
IT
è=ð
CAN_IT_FOV0
)|| ((ITè=ð
CAN_IT_FF1
) ||\

599 ((
IT
è=ð
CAN_IT_FOV1
)|| ((ITè=ð
CAN_IT_EWG
) ||\

600 ((
IT
è=ð
CAN_IT_EPV
è|| ((ITè=ð
CAN_IT_BOF
) ||\

601 ((
IT
è=ð
CAN_IT_LEC
è|| ((ITè=ð
CAN_IT_ERR
) ||\

602 ((
IT
è=ð
CAN_IT_WKU
è|| ((ITè=ð
CAN_IT_SLK
))

	)

611 
	#CANINITFAILED
 
CAN_In™Stus_Fažed


	)

612 
	#CANINITOK
 
CAN_In™Stus_Sucûss


	)

613 
	#CAN_Fž‹rFIFO0
 
CAN_Fž‹r_FIFO0


	)

614 
	#CAN_Fž‹rFIFO1
 
CAN_Fž‹r_FIFO1


	)

615 
	#CAN_ID_STD
 
CAN_Id_Snd¬d


	)

616 
	#CAN_ID_EXT
 
CAN_Id_Ex‹nded


	)

617 
	#CAN_RTR_DATA
 
CAN_RTR_D©a


	)

618 
	#CAN_RTR_REMOTE
 
CAN_RTR_RemÙe


	)

619 
	#CANTXFAILE
 
CAN_TxStus_Fažed


	)

620 
	#CANTXOK
 
CAN_TxStus_Ok


	)

621 
	#CANTXPENDING
 
CAN_TxStus_P’dšg


	)

622 
	#CAN_NO_MB
 
CAN_TxStus_NoMažBox


	)

623 
	#CANSLEEPFAILED
 
CAN_SË•_Fažed


	)

624 
	#CANSLEEPOK
 
CAN_SË•_Ok


	)

625 
	#CANWAKEUPFAILED
 
CAN_WakeUp_Fažed


	)

626 
	#CANWAKEUPOK
 
CAN_WakeUp_Ok


	)

648 
CAN_DeIn™
(
CAN_Ty³Def
* 
CANx
);

651 
ušt8_t
 
CAN_In™
(
CAN_Ty³Def
* 
CANx
, 
CAN_In™Ty³Def
* 
CAN_In™SŒuù
);

652 
CAN_Fž‹rIn™
(
CAN_Fž‹rIn™Ty³Def
* 
CAN_Fž‹rIn™SŒuù
);

653 
CAN_SŒuùIn™
(
CAN_In™Ty³Def
* 
CAN_In™SŒuù
);

654 
CAN_SÏveS¹Bªk
(
ušt8_t
 
CAN_BªkNumb”
);

655 
CAN_DBGF»eze
(
CAN_Ty³Def
* 
CANx
, 
FunùiÚ®S‹
 
NewS‹
);

656 
CAN_TTComModeCmd
(
CAN_Ty³Def
* 
CANx
, 
FunùiÚ®S‹
 
NewS‹
);

659 
ušt8_t
 
CAN_T¿nsm™
(
CAN_Ty³Def
* 
CANx
, 
CªTxMsg
* 
TxMes§ge
);

660 
ušt8_t
 
CAN_T¿nsm™Stus
(
CAN_Ty³Def
* 
CANx
, ušt8_ˆ
T¿nsm™Mažbox
);

661 
CAN_CªûlT¿nsm™
(
CAN_Ty³Def
* 
CANx
, 
ušt8_t
 
Mažbox
);

664 
CAN_Reûive
(
CAN_Ty³Def
* 
CANx
, 
ušt8_t
 
FIFONumb”
, 
CªRxMsg
* 
RxMes§ge
);

665 
CAN_FIFOR–—£
(
CAN_Ty³Def
* 
CANx
, 
ušt8_t
 
FIFONumb”
);

666 
ušt8_t
 
CAN_Mes§geP’dšg
(
CAN_Ty³Def
* 
CANx
, ušt8_ˆ
FIFONumb”
);

670 
ušt8_t
 
CAN_O³¿tšgModeReque¡
(
CAN_Ty³Def
* 
CANx
, ušt8_ˆ
CAN_O³¿tšgMode
);

671 
ušt8_t
 
CAN_SË•
(
CAN_Ty³Def
* 
CANx
);

672 
ušt8_t
 
CAN_WakeUp
(
CAN_Ty³Def
* 
CANx
);

675 
ušt8_t
 
CAN_G‘La¡E¼ÜCode
(
CAN_Ty³Def
* 
CANx
);

676 
ušt8_t
 
CAN_G‘ReûiveE¼ÜCouÁ”
(
CAN_Ty³Def
* 
CANx
);

677 
ušt8_t
 
CAN_G‘LSBT¿nsm™E¼ÜCouÁ”
(
CAN_Ty³Def
* 
CANx
);

680 
CAN_ITCÚfig
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_IT
, 
FunùiÚ®S‹
 
NewS‹
);

681 
FÏgStus
 
CAN_G‘FÏgStus
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_FLAG
);

682 
CAN_CË¬FÏg
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_FLAG
);

683 
ITStus
 
CAN_G‘ITStus
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_IT
);

684 
CAN_CË¬ITP’dšgB™
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_IT
);

686 #ifdeà
__ýlu¥lus


	@F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\inc\stm32f10x_cec.h

30 #iâdeà
__STM32F10x_CEC_H


31 
	#__STM32F10x_CEC_H


	)

33 #ifdeà
__ýlu¥lus


38 
	~"¡m32f10x.h
"

58 
ušt16_t
 
CEC_B™TimšgMode
;

60 
ušt16_t
 
CEC_B™P”iodMode
;

62 }
	tCEC_In™Ty³Def
;

75 
	#CEC_B™TimšgStdMode
 ((
ušt16_t
)0x00è

	)

76 
	#CEC_B™TimšgE¼F»eMode
 
CEC_CFGR_BTEM


	)

78 
	#IS_CEC_BIT_TIMING_ERROR_MODE
(
MODE
è(((MODEè=ð
CEC_B™TimšgStdMode
) || \

79 ((
MODE
è=ð
CEC_B™TimšgE¼F»eMode
))

	)

87 
	#CEC_B™P”iodStdMode
 ((
ušt16_t
)0x00è

	)

88 
	#CEC_B™P”iodFËxibËMode
 
CEC_CFGR_BPEM


	)

90 
	#IS_CEC_BIT_PERIOD_ERROR_MODE
(
MODE
è(((MODEè=ð
CEC_B™P”iodStdMode
) || \

91 ((
MODE
è=ð
CEC_B™P”iodFËxibËMode
))

	)

100 
	#CEC_IT_TERR
 
CEC_CSR_TERR


	)

101 
	#CEC_IT_TBTRF
 
CEC_CSR_TBTRF


	)

102 
	#CEC_IT_RERR
 
CEC_CSR_RERR


	)

103 
	#CEC_IT_RBTF
 
CEC_CSR_RBTF


	)

104 
	#IS_CEC_GET_IT
(
IT
è(((ITè=ð
CEC_IT_TERR
è|| ((ITè=ð
CEC_IT_TBTRF
) || \

105 ((
IT
è=ð
CEC_IT_RERR
è|| ((ITè=ð
CEC_IT_RBTF
))

	)

114 
	#IS_CEC_ADDRESS
(
ADDRESS
è((ADDRESSè< 0x10)

	)

122 
	#IS_CEC_PRESCALER
(
PRESCALER
è((PRESCALERè<ð0x3FFF)

	)

135 
	#CEC_FLAG_BTE
 ((
ušt32_t
)0x10010000)

	)

136 
	#CEC_FLAG_BPE
 ((
ušt32_t
)0x10020000)

	)

137 
	#CEC_FLAG_RBTFE
 ((
ušt32_t
)0x10040000)

	)

138 
	#CEC_FLAG_SBE
 ((
ušt32_t
)0x10080000)

	)

139 
	#CEC_FLAG_ACKE
 ((
ušt32_t
)0x10100000)

	)

140 
	#CEC_FLAG_LINE
 ((
ušt32_t
)0x10200000)

	)

141 
	#CEC_FLAG_TBTFE
 ((
ušt32_t
)0x10400000)

	)

146 
	#CEC_FLAG_TEOM
 ((
ušt32_t
)0x00000002)

	)

147 
	#CEC_FLAG_TERR
 ((
ušt32_t
)0x00000004)

	)

148 
	#CEC_FLAG_TBTRF
 ((
ušt32_t
)0x00000008)

	)

149 
	#CEC_FLAG_RSOM
 ((
ušt32_t
)0x00000010)

	)

150 
	#CEC_FLAG_REOM
 ((
ušt32_t
)0x00000020)

	)

151 
	#CEC_FLAG_RERR
 ((
ušt32_t
)0x00000040)

	)

152 
	#CEC_FLAG_RBTF
 ((
ušt32_t
)0x00000080)

	)

154 
	#IS_CEC_CLEAR_FLAG
(
FLAG
è((((FLAGè& (
ušt32_t
)0xFFFFFF03è=ð0x00è&& ((FLAGè!ð0x00))

	)

156 
	#IS_CEC_GET_FLAG
(
FLAG
è(((FLAGè=ð
CEC_FLAG_BTE
è|| ((FLAGè=ð
CEC_FLAG_BPE
) || \

157 ((
FLAG
è=ð
CEC_FLAG_RBTFE
è|| ((FLAG)=ð
CEC_FLAG_SBE
) || \

158 ((
FLAG
è=ð
CEC_FLAG_ACKE
è|| ((FLAGè=ð
CEC_FLAG_LINE
) || \

159 ((
FLAG
è=ð
CEC_FLAG_TBTFE
è|| ((FLAGè=ð
CEC_FLAG_TEOM
) || \

160 ((
FLAG
è=ð
CEC_FLAG_TERR
è|| ((FLAGè=ð
CEC_FLAG_TBTRF
) || \

161 ((
FLAG
è=ð
CEC_FLAG_RSOM
è|| ((FLAGè=ð
CEC_FLAG_REOM
) || \

162 ((
FLAG
è=ð
CEC_FLAG_RERR
è|| ((FLAGè=ð
CEC_FLAG_RBTF
))

	)

183 
CEC_DeIn™
();

184 
CEC_In™
(
CEC_In™Ty³Def
* 
CEC_In™SŒuù
);

185 
CEC_Cmd
(
FunùiÚ®S‹
 
NewS‹
);

186 
CEC_ITCÚfig
(
FunùiÚ®S‹
 
NewS‹
);

187 
CEC_OwnAdd»ssCÚfig
(
ušt8_t
 
CEC_OwnAdd»ss
);

188 
CEC_S‘P»sÿËr
(
ušt16_t
 
CEC_P»sÿËr
);

189 
CEC_S’dD©aBy‹
(
ušt8_t
 
D©a
);

190 
ušt8_t
 
CEC_ReûiveD©aBy‹
();

191 
CEC_S¹OfMes§ge
();

192 
CEC_EndOfMes§geCmd
(
FunùiÚ®S‹
 
NewS‹
);

193 
FÏgStus
 
CEC_G‘FÏgStus
(
ušt32_t
 
CEC_FLAG
);

194 
CEC_CË¬FÏg
(
ušt32_t
 
CEC_FLAG
);

195 
ITStus
 
CEC_G‘ITStus
(
ušt8_t
 
CEC_IT
);

196 
CEC_CË¬ITP’dšgB™
(
ušt16_t
 
CEC_IT
);

198 #ifdeà
__ýlu¥lus


	@F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\inc\stm32f10x_crc.h

30 #iâdeà
__STM32F10x_CRC_H


31 
	#__STM32F10x_CRC_H


	)

33 #ifdeà
__ýlu¥lus


38 
	~"¡m32f10x.h
"

76 
CRC_Re£tDR
();

77 
ušt32_t
 
CRC_C®cCRC
(ušt32_ˆ
D©a
);

78 
ušt32_t
 
CRC_C®cBlockCRC
(ušt32_ˆ
pBufãr
[], ušt32_ˆ
BufãrL’gth
);

79 
ušt32_t
 
CRC_G‘CRC
();

80 
CRC_S‘IDRegi¡”
(
ušt8_t
 
IDV®ue
);

81 
ušt8_t
 
CRC_G‘IDRegi¡”
();

83 #ifdeà
__ýlu¥lus


	@F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\inc\stm32f10x_dac.h

30 #iâdeà
__STM32F10x_DAC_H


31 
	#__STM32F10x_DAC_H


	)

33 #ifdeà
__ýlu¥lus


38 
	~"¡m32f10x.h
"

58 
ušt32_t
 
DAC_Trigg”
;

61 
ušt32_t
 
DAC_WaveG’”©iÚ
;

65 
ušt32_t
 
DAC_LFSRUnmask_TrŸngËAm¶™ude
;

69 
ušt32_t
 
DAC_OuutBufãr
;

71 }
	tDAC_In™Ty³Def
;

85 
	#DAC_Trigg”_NÚe
 ((
ušt32_t
)0x00000000è

	)

87 
	#DAC_Trigg”_T6_TRGO
 ((
ušt32_t
)0x00000004è

	)

88 
	#DAC_Trigg”_T8_TRGO
 ((
ušt32_t
)0x0000000Cè

	)

90 
	#DAC_Trigg”_T3_TRGO
 ((
ušt32_t
)0x0000000Cè

	)

92 
	#DAC_Trigg”_T7_TRGO
 ((
ušt32_t
)0x00000014è

	)

93 
	#DAC_Trigg”_T5_TRGO
 ((
ušt32_t
)0x0000001Cè

	)

94 
	#DAC_Trigg”_T15_TRGO
 ((
ušt32_t
)0x0000001Cè

	)

96 
	#DAC_Trigg”_T2_TRGO
 ((
ušt32_t
)0x00000024è

	)

97 
	#DAC_Trigg”_T4_TRGO
 ((
ušt32_t
)0x0000002Cè

	)

98 
	#DAC_Trigg”_Ext_IT9
 ((
ušt32_t
)0x00000034è

	)

99 
	#DAC_Trigg”_Soáw¬e
 ((
ušt32_t
)0x0000003Cè

	)

101 
	#IS_DAC_TRIGGER
(
TRIGGER
è(((TRIGGERè=ð
DAC_Trigg”_NÚe
) || \

102 ((
TRIGGER
è=ð
DAC_Trigg”_T6_TRGO
) || \

103 ((
TRIGGER
è=ð
DAC_Trigg”_T8_TRGO
) || \

104 ((
TRIGGER
è=ð
DAC_Trigg”_T7_TRGO
) || \

105 ((
TRIGGER
è=ð
DAC_Trigg”_T5_TRGO
) || \

106 ((
TRIGGER
è=ð
DAC_Trigg”_T2_TRGO
) || \

107 ((
TRIGGER
è=ð
DAC_Trigg”_T4_TRGO
) || \

108 ((
TRIGGER
è=ð
DAC_Trigg”_Ext_IT9
) || \

109 ((
TRIGGER
è=ð
DAC_Trigg”_Soáw¬e
))

	)

119 
	#DAC_WaveG’”©iÚ_NÚe
 ((
ušt32_t
)0x00000000)

	)

120 
	#DAC_WaveG’”©iÚ_Noi£
 ((
ušt32_t
)0x00000040)

	)

121 
	#DAC_WaveG’”©iÚ_TrŸngË
 ((
ušt32_t
)0x00000080)

	)

122 
	#IS_DAC_GENERATE_WAVE
(
WAVE
è(((WAVEè=ð
DAC_WaveG’”©iÚ_NÚe
) || \

123 ((
WAVE
è=ð
DAC_WaveG’”©iÚ_Noi£
) || \

124 ((
WAVE
è=ð
DAC_WaveG’”©iÚ_TrŸngË
))

	)

133 
	#DAC_LFSRUnmask_B™0
 ((
ušt32_t
)0x00000000è

	)

134 
	#DAC_LFSRUnmask_B™s1_0
 ((
ušt32_t
)0x00000100è

	)

135 
	#DAC_LFSRUnmask_B™s2_0
 ((
ušt32_t
)0x00000200è

	)

136 
	#DAC_LFSRUnmask_B™s3_0
 ((
ušt32_t
)0x00000300è

	)

137 
	#DAC_LFSRUnmask_B™s4_0
 ((
ušt32_t
)0x00000400è

	)

138 
	#DAC_LFSRUnmask_B™s5_0
 ((
ušt32_t
)0x00000500è

	)

139 
	#DAC_LFSRUnmask_B™s6_0
 ((
ušt32_t
)0x00000600è

	)

140 
	#DAC_LFSRUnmask_B™s7_0
 ((
ušt32_t
)0x00000700è

	)

141 
	#DAC_LFSRUnmask_B™s8_0
 ((
ušt32_t
)0x00000800è

	)

142 
	#DAC_LFSRUnmask_B™s9_0
 ((
ušt32_t
)0x00000900è

	)

143 
	#DAC_LFSRUnmask_B™s10_0
 ((
ušt32_t
)0x00000A00è

	)

144 
	#DAC_LFSRUnmask_B™s11_0
 ((
ušt32_t
)0x00000B00è

	)

145 
	#DAC_TrŸngËAm¶™ude_1
 ((
ušt32_t
)0x00000000è

	)

146 
	#DAC_TrŸngËAm¶™ude_3
 ((
ušt32_t
)0x00000100è

	)

147 
	#DAC_TrŸngËAm¶™ude_7
 ((
ušt32_t
)0x00000200è

	)

148 
	#DAC_TrŸngËAm¶™ude_15
 ((
ušt32_t
)0x00000300è

	)

149 
	#DAC_TrŸngËAm¶™ude_31
 ((
ušt32_t
)0x00000400è

	)

150 
	#DAC_TrŸngËAm¶™ude_63
 ((
ušt32_t
)0x00000500è

	)

151 
	#DAC_TrŸngËAm¶™ude_127
 ((
ušt32_t
)0x00000600è

	)

152 
	#DAC_TrŸngËAm¶™ude_255
 ((
ušt32_t
)0x00000700è

	)

153 
	#DAC_TrŸngËAm¶™ude_511
 ((
ušt32_t
)0x00000800è

	)

154 
	#DAC_TrŸngËAm¶™ude_1023
 ((
ušt32_t
)0x00000900è

	)

155 
	#DAC_TrŸngËAm¶™ude_2047
 ((
ušt32_t
)0x00000A00è

	)

156 
	#DAC_TrŸngËAm¶™ude_4095
 ((
ušt32_t
)0x00000B00è

	)

158 
	#IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE
(
VALUE
è(((VALUEè=ð
DAC_LFSRUnmask_B™0
) || \

159 ((
VALUE
è=ð
DAC_LFSRUnmask_B™s1_0
) || \

160 ((
VALUE
è=ð
DAC_LFSRUnmask_B™s2_0
) || \

161 ((
VALUE
è=ð
DAC_LFSRUnmask_B™s3_0
) || \

162 ((
VALUE
è=ð
DAC_LFSRUnmask_B™s4_0
) || \

163 ((
VALUE
è=ð
DAC_LFSRUnmask_B™s5_0
) || \

164 ((
VALUE
è=ð
DAC_LFSRUnmask_B™s6_0
) || \

165 ((
VALUE
è=ð
DAC_LFSRUnmask_B™s7_0
) || \

166 ((
VALUE
è=ð
DAC_LFSRUnmask_B™s8_0
) || \

167 ((
VALUE
è=ð
DAC_LFSRUnmask_B™s9_0
) || \

168 ((
VALUE
è=ð
DAC_LFSRUnmask_B™s10_0
) || \

169 ((
VALUE
è=ð
DAC_LFSRUnmask_B™s11_0
) || \

170 ((
VALUE
è=ð
DAC_TrŸngËAm¶™ude_1
) || \

171 ((
VALUE
è=ð
DAC_TrŸngËAm¶™ude_3
) || \

172 ((
VALUE
è=ð
DAC_TrŸngËAm¶™ude_7
) || \

173 ((
VALUE
è=ð
DAC_TrŸngËAm¶™ude_15
) || \

174 ((
VALUE
è=ð
DAC_TrŸngËAm¶™ude_31
) || \

175 ((
VALUE
è=ð
DAC_TrŸngËAm¶™ude_63
) || \

176 ((
VALUE
è=ð
DAC_TrŸngËAm¶™ude_127
) || \

177 ((
VALUE
è=ð
DAC_TrŸngËAm¶™ude_255
) || \

178 ((
VALUE
è=ð
DAC_TrŸngËAm¶™ude_511
) || \

179 ((
VALUE
è=ð
DAC_TrŸngËAm¶™ude_1023
) || \

180 ((
VALUE
è=ð
DAC_TrŸngËAm¶™ude_2047
) || \

181 ((
VALUE
è=ð
DAC_TrŸngËAm¶™ude_4095
))

	)

190 
	#DAC_OuutBufãr_EÇbË
 ((
ušt32_t
)0x00000000)

	)

191 
	#DAC_OuutBufãr_Di§bË
 ((
ušt32_t
)0x00000002)

	)

192 
	#IS_DAC_OUTPUT_BUFFER_STATE
(
STATE
è(((STATEè=ð
DAC_OuutBufãr_EÇbË
) || \

193 ((
STATE
è=ð
DAC_OuutBufãr_Di§bË
))

	)

202 
	#DAC_ChªÃl_1
 ((
ušt32_t
)0x00000000)

	)

203 
	#DAC_ChªÃl_2
 ((
ušt32_t
)0x00000010)

	)

204 
	#IS_DAC_CHANNEL
(
CHANNEL
è(((CHANNELè=ð
DAC_ChªÃl_1
) || \

205 ((
CHANNEL
è=ð
DAC_ChªÃl_2
))

	)

214 
	#DAC_Align_12b_R
 ((
ušt32_t
)0x00000000)

	)

215 
	#DAC_Align_12b_L
 ((
ušt32_t
)0x00000004)

	)

216 
	#DAC_Align_8b_R
 ((
ušt32_t
)0x00000008)

	)

217 
	#IS_DAC_ALIGN
(
ALIGN
è(((ALIGNè=ð
DAC_Align_12b_R
) || \

218 ((
ALIGN
è=ð
DAC_Align_12b_L
) || \

219 ((
ALIGN
è=ð
DAC_Align_8b_R
))

	)

228 
	#DAC_Wave_Noi£
 ((
ušt32_t
)0x00000040)

	)

229 
	#DAC_Wave_TrŸngË
 ((
ušt32_t
)0x00000080)

	)

230 
	#IS_DAC_WAVE
(
WAVE
è(((WAVEè=ð
DAC_Wave_Noi£
) || \

231 ((
WAVE
è=ð
DAC_Wave_TrŸngË
))

	)

240 
	#IS_DAC_DATA
(
DATA
è((DATAè<ð0xFFF0)

	)

244 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

249 
	#DAC_IT_DMAUDR
 ((
ušt32_t
)0x00002000)

	)

250 
	#IS_DAC_IT
(
IT
è(((ITè=ð
DAC_IT_DMAUDR
))

	)

260 
	#DAC_FLAG_DMAUDR
 ((
ušt32_t
)0x00002000)

	)

261 
	#IS_DAC_FLAG
(
FLAG
è(((FLAGè=ð
DAC_FLAG_DMAUDR
))

	)

284 
DAC_DeIn™
();

285 
DAC_In™
(
ušt32_t
 
DAC_ChªÃl
, 
DAC_In™Ty³Def
* 
DAC_In™SŒuù
);

286 
DAC_SŒuùIn™
(
DAC_In™Ty³Def
* 
DAC_In™SŒuù
);

287 
DAC_Cmd
(
ušt32_t
 
DAC_ChªÃl
, 
FunùiÚ®S‹
 
NewS‹
);

288 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

289 
DAC_ITCÚfig
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_IT
, 
FunùiÚ®S‹
 
NewS‹
);

291 
DAC_DMACmd
(
ušt32_t
 
DAC_ChªÃl
, 
FunùiÚ®S‹
 
NewS‹
);

292 
DAC_Soáw¬eTrigg”Cmd
(
ušt32_t
 
DAC_ChªÃl
, 
FunùiÚ®S‹
 
NewS‹
);

293 
DAC_Du®Soáw¬eTrigg”Cmd
(
FunùiÚ®S‹
 
NewS‹
);

294 
DAC_WaveG’”©iÚCmd
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_Wave
, 
FunùiÚ®S‹
 
NewS‹
);

295 
DAC_S‘ChªÃl1D©a
(
ušt32_t
 
DAC_Align
, 
ušt16_t
 
D©a
);

296 
DAC_S‘ChªÃl2D©a
(
ušt32_t
 
DAC_Align
, 
ušt16_t
 
D©a
);

297 
DAC_S‘Du®ChªÃlD©a
(
ušt32_t
 
DAC_Align
, 
ušt16_t
 
D©a2
, ušt16_ˆ
D©a1
);

298 
ušt16_t
 
DAC_G‘D©aOuutV®ue
(
ušt32_t
 
DAC_ChªÃl
);

299 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

300 
FÏgStus
 
DAC_G‘FÏgStus
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_FLAG
);

301 
DAC_CË¬FÏg
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_FLAG
);

302 
ITStus
 
DAC_G‘ITStus
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_IT
);

303 
DAC_CË¬ITP’dšgB™
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_IT
);

306 #ifdeà
__ýlu¥lus


	@F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\inc\stm32f10x_dbgmcu.h

30 #iâdeà
__STM32F10x_DBGMCU_H


31 
	#__STM32F10x_DBGMCU_H


	)

33 #ifdeà
__ýlu¥lus


38 
	~"¡m32f10x.h
"

60 
	#DBGMCU_SLEEP
 ((
ušt32_t
)0x00000001)

	)

61 
	#DBGMCU_STOP
 ((
ušt32_t
)0x00000002)

	)

62 
	#DBGMCU_STANDBY
 ((
ušt32_t
)0x00000004)

	)

63 
	#DBGMCU_IWDG_STOP
 ((
ušt32_t
)0x00000100)

	)

64 
	#DBGMCU_WWDG_STOP
 ((
ušt32_t
)0x00000200)

	)

65 
	#DBGMCU_TIM1_STOP
 ((
ušt32_t
)0x00000400)

	)

66 
	#DBGMCU_TIM2_STOP
 ((
ušt32_t
)0x00000800)

	)

67 
	#DBGMCU_TIM3_STOP
 ((
ušt32_t
)0x00001000)

	)

68 
	#DBGMCU_TIM4_STOP
 ((
ušt32_t
)0x00002000)

	)

69 
	#DBGMCU_CAN1_STOP
 ((
ušt32_t
)0x00004000)

	)

70 
	#DBGMCU_I2C1_SMBUS_TIMEOUT
 ((
ušt32_t
)0x00008000)

	)

71 
	#DBGMCU_I2C2_SMBUS_TIMEOUT
 ((
ušt32_t
)0x00010000)

	)

72 
	#DBGMCU_TIM8_STOP
 ((
ušt32_t
)0x00020000)

	)

73 
	#DBGMCU_TIM5_STOP
 ((
ušt32_t
)0x00040000)

	)

74 
	#DBGMCU_TIM6_STOP
 ((
ušt32_t
)0x00080000)

	)

75 
	#DBGMCU_TIM7_STOP
 ((
ušt32_t
)0x00100000)

	)

76 
	#DBGMCU_CAN2_STOP
 ((
ušt32_t
)0x00200000)

	)

77 
	#DBGMCU_TIM15_STOP
 ((
ušt32_t
)0x00400000)

	)

78 
	#DBGMCU_TIM16_STOP
 ((
ušt32_t
)0x00800000)

	)

79 
	#DBGMCU_TIM17_STOP
 ((
ušt32_t
)0x01000000)

	)

80 
	#DBGMCU_TIM12_STOP
 ((
ušt32_t
)0x02000000)

	)

81 
	#DBGMCU_TIM13_STOP
 ((
ušt32_t
)0x04000000)

	)

82 
	#DBGMCU_TIM14_STOP
 ((
ušt32_t
)0x08000000)

	)

83 
	#DBGMCU_TIM9_STOP
 ((
ušt32_t
)0x10000000)

	)

84 
	#DBGMCU_TIM10_STOP
 ((
ušt32_t
)0x20000000)

	)

85 
	#DBGMCU_TIM11_STOP
 ((
ušt32_t
)0x40000000)

	)

87 
	#IS_DBGMCU_PERIPH
(
PERIPH
è((((PERIPHè& 0x800000F8è=ð0x00è&& ((PERIPHè!ð0x00))

	)

104 
ušt32_t
 
DBGMCU_G‘REVID
();

105 
ušt32_t
 
DBGMCU_G‘DEVID
();

106 
DBGMCU_CÚfig
(
ušt32_t
 
DBGMCU_P”h
, 
FunùiÚ®S‹
 
NewS‹
);

108 #ifdeà
__ýlu¥lus


	@F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\inc\stm32f10x_dma.h

30 #iâdeà
__STM32F10x_DMA_H


31 
	#__STM32F10x_DMA_H


	)

33 #ifdeà
__ýlu¥lus


38 
	~"¡m32f10x.h
"

58 
ušt32_t
 
DMA_P”h”®Ba£Addr
;

60 
ušt32_t
 
DMA_MemÜyBa£Addr
;

62 
ušt32_t
 
DMA_DIR
;

65 
ušt32_t
 
DMA_BufãrSize
;

69 
ušt32_t
 
DMA_P”h”®Inc
;

72 
ušt32_t
 
DMA_MemÜyInc
;

75 
ušt32_t
 
DMA_P”h”®D©aSize
;

78 
ušt32_t
 
DMA_MemÜyD©aSize
;

81 
ušt32_t
 
DMA_Mode
;

86 
ušt32_t
 
DMA_PriÜ™y
;

89 
ušt32_t
 
DMA_M2M
;

91 }
	tDMA_In™Ty³Def
;

101 
	#IS_DMA_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ð
DMA1_ChªÃl1
) || \

102 ((
PERIPH
è=ð
DMA1_ChªÃl2
) || \

103 ((
PERIPH
è=ð
DMA1_ChªÃl3
) || \

104 ((
PERIPH
è=ð
DMA1_ChªÃl4
) || \

105 ((
PERIPH
è=ð
DMA1_ChªÃl5
) || \

106 ((
PERIPH
è=ð
DMA1_ChªÃl6
) || \

107 ((
PERIPH
è=ð
DMA1_ChªÃl7
) || \

108 ((
PERIPH
è=ð
DMA2_ChªÃl1
) || \

109 ((
PERIPH
è=ð
DMA2_ChªÃl2
) || \

110 ((
PERIPH
è=ð
DMA2_ChªÃl3
) || \

111 ((
PERIPH
è=ð
DMA2_ChªÃl4
) || \

112 ((
PERIPH
è=ð
DMA2_ChªÃl5
))

	)

118 
	#DMA_DIR_P”h”®DST
 ((
ušt32_t
)0x00000010)

	)

119 
	#DMA_DIR_P”h”®SRC
 ((
ušt32_t
)0x00000000)

	)

120 
	#IS_DMA_DIR
(
DIR
è(((DIRè=ð
DMA_DIR_P”h”®DST
) || \

121 ((
DIR
è=ð
DMA_DIR_P”h”®SRC
))

	)

130 
	#DMA_P”h”®Inc_EÇbË
 ((
ušt32_t
)0x00000040)

	)

131 
	#DMA_P”h”®Inc_Di§bË
 ((
ušt32_t
)0x00000000)

	)

132 
	#IS_DMA_PERIPHERAL_INC_STATE
(
STATE
è(((STATEè=ð
DMA_P”h”®Inc_EÇbË
) || \

133 ((
STATE
è=ð
DMA_P”h”®Inc_Di§bË
))

	)

142 
	#DMA_MemÜyInc_EÇbË
 ((
ušt32_t
)0x00000080)

	)

143 
	#DMA_MemÜyInc_Di§bË
 ((
ušt32_t
)0x00000000)

	)

144 
	#IS_DMA_MEMORY_INC_STATE
(
STATE
è(((STATEè=ð
DMA_MemÜyInc_EÇbË
) || \

145 ((
STATE
è=ð
DMA_MemÜyInc_Di§bË
))

	)

154 
	#DMA_P”h”®D©aSize_By‹
 ((
ušt32_t
)0x00000000)

	)

155 
	#DMA_P”h”®D©aSize_H®fWÜd
 ((
ušt32_t
)0x00000100)

	)

156 
	#DMA_P”h”®D©aSize_WÜd
 ((
ušt32_t
)0x00000200)

	)

157 
	#IS_DMA_PERIPHERAL_DATA_SIZE
(
SIZE
è(((SIZEè=ð
DMA_P”h”®D©aSize_By‹
) || \

158 ((
SIZE
è=ð
DMA_P”h”®D©aSize_H®fWÜd
) || \

159 ((
SIZE
è=ð
DMA_P”h”®D©aSize_WÜd
))

	)

168 
	#DMA_MemÜyD©aSize_By‹
 ((
ušt32_t
)0x00000000)

	)

169 
	#DMA_MemÜyD©aSize_H®fWÜd
 ((
ušt32_t
)0x00000400)

	)

170 
	#DMA_MemÜyD©aSize_WÜd
 ((
ušt32_t
)0x00000800)

	)

171 
	#IS_DMA_MEMORY_DATA_SIZE
(
SIZE
è(((SIZEè=ð
DMA_MemÜyD©aSize_By‹
) || \

172 ((
SIZE
è=ð
DMA_MemÜyD©aSize_H®fWÜd
) || \

173 ((
SIZE
è=ð
DMA_MemÜyD©aSize_WÜd
))

	)

182 
	#DMA_Mode_CœcuÏr
 ((
ušt32_t
)0x00000020)

	)

183 
	#DMA_Mode_NÜm®
 ((
ušt32_t
)0x00000000)

	)

184 
	#IS_DMA_MODE
(
MODE
è(((MODEè=ð
DMA_Mode_CœcuÏr
è|| ((MODEè=ð
DMA_Mode_NÜm®
))

	)

193 
	#DMA_PriÜ™y_V”yHigh
 ((
ušt32_t
)0x00003000)

	)

194 
	#DMA_PriÜ™y_High
 ((
ušt32_t
)0x00002000)

	)

195 
	#DMA_PriÜ™y_Medium
 ((
ušt32_t
)0x00001000)

	)

196 
	#DMA_PriÜ™y_Low
 ((
ušt32_t
)0x00000000)

	)

197 
	#IS_DMA_PRIORITY
(
PRIORITY
è(((PRIORITYè=ð
DMA_PriÜ™y_V”yHigh
) || \

198 ((
PRIORITY
è=ð
DMA_PriÜ™y_High
) || \

199 ((
PRIORITY
è=ð
DMA_PriÜ™y_Medium
) || \

200 ((
PRIORITY
è=ð
DMA_PriÜ™y_Low
))

	)

209 
	#DMA_M2M_EÇbË
 ((
ušt32_t
)0x00004000)

	)

210 
	#DMA_M2M_Di§bË
 ((
ušt32_t
)0x00000000)

	)

211 
	#IS_DMA_M2M_STATE
(
STATE
è(((STATEè=ð
DMA_M2M_EÇbË
è|| ((STATEè=ð
DMA_M2M_Di§bË
))

	)

221 
	#DMA_IT_TC
 ((
ušt32_t
)0x00000002)

	)

222 
	#DMA_IT_HT
 ((
ušt32_t
)0x00000004)

	)

223 
	#DMA_IT_TE
 ((
ušt32_t
)0x00000008)

	)

224 
	#IS_DMA_CONFIG_IT
(
IT
è((((ITè& 0xFFFFFFF1è=ð0x00è&& ((ITè!ð0x00))

	)

226 
	#DMA1_IT_GL1
 ((
ušt32_t
)0x00000001)

	)

227 
	#DMA1_IT_TC1
 ((
ušt32_t
)0x00000002)

	)

228 
	#DMA1_IT_HT1
 ((
ušt32_t
)0x00000004)

	)

229 
	#DMA1_IT_TE1
 ((
ušt32_t
)0x00000008)

	)

230 
	#DMA1_IT_GL2
 ((
ušt32_t
)0x00000010)

	)

231 
	#DMA1_IT_TC2
 ((
ušt32_t
)0x00000020)

	)

232 
	#DMA1_IT_HT2
 ((
ušt32_t
)0x00000040)

	)

233 
	#DMA1_IT_TE2
 ((
ušt32_t
)0x00000080)

	)

234 
	#DMA1_IT_GL3
 ((
ušt32_t
)0x00000100)

	)

235 
	#DMA1_IT_TC3
 ((
ušt32_t
)0x00000200)

	)

236 
	#DMA1_IT_HT3
 ((
ušt32_t
)0x00000400)

	)

237 
	#DMA1_IT_TE3
 ((
ušt32_t
)0x00000800)

	)

238 
	#DMA1_IT_GL4
 ((
ušt32_t
)0x00001000)

	)

239 
	#DMA1_IT_TC4
 ((
ušt32_t
)0x00002000)

	)

240 
	#DMA1_IT_HT4
 ((
ušt32_t
)0x00004000)

	)

241 
	#DMA1_IT_TE4
 ((
ušt32_t
)0x00008000)

	)

242 
	#DMA1_IT_GL5
 ((
ušt32_t
)0x00010000)

	)

243 
	#DMA1_IT_TC5
 ((
ušt32_t
)0x00020000)

	)

244 
	#DMA1_IT_HT5
 ((
ušt32_t
)0x00040000)

	)

245 
	#DMA1_IT_TE5
 ((
ušt32_t
)0x00080000)

	)

246 
	#DMA1_IT_GL6
 ((
ušt32_t
)0x00100000)

	)

247 
	#DMA1_IT_TC6
 ((
ušt32_t
)0x00200000)

	)

248 
	#DMA1_IT_HT6
 ((
ušt32_t
)0x00400000)

	)

249 
	#DMA1_IT_TE6
 ((
ušt32_t
)0x00800000)

	)

250 
	#DMA1_IT_GL7
 ((
ušt32_t
)0x01000000)

	)

251 
	#DMA1_IT_TC7
 ((
ušt32_t
)0x02000000)

	)

252 
	#DMA1_IT_HT7
 ((
ušt32_t
)0x04000000)

	)

253 
	#DMA1_IT_TE7
 ((
ušt32_t
)0x08000000)

	)

255 
	#DMA2_IT_GL1
 ((
ušt32_t
)0x10000001)

	)

256 
	#DMA2_IT_TC1
 ((
ušt32_t
)0x10000002)

	)

257 
	#DMA2_IT_HT1
 ((
ušt32_t
)0x10000004)

	)

258 
	#DMA2_IT_TE1
 ((
ušt32_t
)0x10000008)

	)

259 
	#DMA2_IT_GL2
 ((
ušt32_t
)0x10000010)

	)

260 
	#DMA2_IT_TC2
 ((
ušt32_t
)0x10000020)

	)

261 
	#DMA2_IT_HT2
 ((
ušt32_t
)0x10000040)

	)

262 
	#DMA2_IT_TE2
 ((
ušt32_t
)0x10000080)

	)

263 
	#DMA2_IT_GL3
 ((
ušt32_t
)0x10000100)

	)

264 
	#DMA2_IT_TC3
 ((
ušt32_t
)0x10000200)

	)

265 
	#DMA2_IT_HT3
 ((
ušt32_t
)0x10000400)

	)

266 
	#DMA2_IT_TE3
 ((
ušt32_t
)0x10000800)

	)

267 
	#DMA2_IT_GL4
 ((
ušt32_t
)0x10001000)

	)

268 
	#DMA2_IT_TC4
 ((
ušt32_t
)0x10002000)

	)

269 
	#DMA2_IT_HT4
 ((
ušt32_t
)0x10004000)

	)

270 
	#DMA2_IT_TE4
 ((
ušt32_t
)0x10008000)

	)

271 
	#DMA2_IT_GL5
 ((
ušt32_t
)0x10010000)

	)

272 
	#DMA2_IT_TC5
 ((
ušt32_t
)0x10020000)

	)

273 
	#DMA2_IT_HT5
 ((
ušt32_t
)0x10040000)

	)

274 
	#DMA2_IT_TE5
 ((
ušt32_t
)0x10080000)

	)

276 
	#IS_DMA_CLEAR_IT
(
IT
è(((((ITè& 0xF0000000è=ð0x00è|| (((ITè& 0xEFF00000è=ð0x00)è&& ((ITè!ð0x00))

	)

278 
	#IS_DMA_GET_IT
(
IT
è(((ITè=ð
DMA1_IT_GL1
è|| ((ITè=ð
DMA1_IT_TC1
) || \

279 ((
IT
è=ð
DMA1_IT_HT1
è|| ((ITè=ð
DMA1_IT_TE1
) || \

280 ((
IT
è=ð
DMA1_IT_GL2
è|| ((ITè=ð
DMA1_IT_TC2
) || \

281 ((
IT
è=ð
DMA1_IT_HT2
è|| ((ITè=ð
DMA1_IT_TE2
) || \

282 ((
IT
è=ð
DMA1_IT_GL3
è|| ((ITè=ð
DMA1_IT_TC3
) || \

283 ((
IT
è=ð
DMA1_IT_HT3
è|| ((ITè=ð
DMA1_IT_TE3
) || \

284 ((
IT
è=ð
DMA1_IT_GL4
è|| ((ITè=ð
DMA1_IT_TC4
) || \

285 ((
IT
è=ð
DMA1_IT_HT4
è|| ((ITè=ð
DMA1_IT_TE4
) || \

286 ((
IT
è=ð
DMA1_IT_GL5
è|| ((ITè=ð
DMA1_IT_TC5
) || \

287 ((
IT
è=ð
DMA1_IT_HT5
è|| ((ITè=ð
DMA1_IT_TE5
) || \

288 ((
IT
è=ð
DMA1_IT_GL6
è|| ((ITè=ð
DMA1_IT_TC6
) || \

289 ((
IT
è=ð
DMA1_IT_HT6
è|| ((ITè=ð
DMA1_IT_TE6
) || \

290 ((
IT
è=ð
DMA1_IT_GL7
è|| ((ITè=ð
DMA1_IT_TC7
) || \

291 ((
IT
è=ð
DMA1_IT_HT7
è|| ((ITè=ð
DMA1_IT_TE7
) || \

292 ((
IT
è=ð
DMA2_IT_GL1
è|| ((ITè=ð
DMA2_IT_TC1
) || \

293 ((
IT
è=ð
DMA2_IT_HT1
è|| ((ITè=ð
DMA2_IT_TE1
) || \

294 ((
IT
è=ð
DMA2_IT_GL2
è|| ((ITè=ð
DMA2_IT_TC2
) || \

295 ((
IT
è=ð
DMA2_IT_HT2
è|| ((ITè=ð
DMA2_IT_TE2
) || \

296 ((
IT
è=ð
DMA2_IT_GL3
è|| ((ITè=ð
DMA2_IT_TC3
) || \

297 ((
IT
è=ð
DMA2_IT_HT3
è|| ((ITè=ð
DMA2_IT_TE3
) || \

298 ((
IT
è=ð
DMA2_IT_GL4
è|| ((ITè=ð
DMA2_IT_TC4
) || \

299 ((
IT
è=ð
DMA2_IT_HT4
è|| ((ITè=ð
DMA2_IT_TE4
) || \

300 ((
IT
è=ð
DMA2_IT_GL5
è|| ((ITè=ð
DMA2_IT_TC5
) || \

301 ((
IT
è=ð
DMA2_IT_HT5
è|| ((ITè=ð
DMA2_IT_TE5
))

	)

310 
	#DMA1_FLAG_GL1
 ((
ušt32_t
)0x00000001)

	)

311 
	#DMA1_FLAG_TC1
 ((
ušt32_t
)0x00000002)

	)

312 
	#DMA1_FLAG_HT1
 ((
ušt32_t
)0x00000004)

	)

313 
	#DMA1_FLAG_TE1
 ((
ušt32_t
)0x00000008)

	)

314 
	#DMA1_FLAG_GL2
 ((
ušt32_t
)0x00000010)

	)

315 
	#DMA1_FLAG_TC2
 ((
ušt32_t
)0x00000020)

	)

316 
	#DMA1_FLAG_HT2
 ((
ušt32_t
)0x00000040)

	)

317 
	#DMA1_FLAG_TE2
 ((
ušt32_t
)0x00000080)

	)

318 
	#DMA1_FLAG_GL3
 ((
ušt32_t
)0x00000100)

	)

319 
	#DMA1_FLAG_TC3
 ((
ušt32_t
)0x00000200)

	)

320 
	#DMA1_FLAG_HT3
 ((
ušt32_t
)0x00000400)

	)

321 
	#DMA1_FLAG_TE3
 ((
ušt32_t
)0x00000800)

	)

322 
	#DMA1_FLAG_GL4
 ((
ušt32_t
)0x00001000)

	)

323 
	#DMA1_FLAG_TC4
 ((
ušt32_t
)0x00002000)

	)

324 
	#DMA1_FLAG_HT4
 ((
ušt32_t
)0x00004000)

	)

325 
	#DMA1_FLAG_TE4
 ((
ušt32_t
)0x00008000)

	)

326 
	#DMA1_FLAG_GL5
 ((
ušt32_t
)0x00010000)

	)

327 
	#DMA1_FLAG_TC5
 ((
ušt32_t
)0x00020000)

	)

328 
	#DMA1_FLAG_HT5
 ((
ušt32_t
)0x00040000)

	)

329 
	#DMA1_FLAG_TE5
 ((
ušt32_t
)0x00080000)

	)

330 
	#DMA1_FLAG_GL6
 ((
ušt32_t
)0x00100000)

	)

331 
	#DMA1_FLAG_TC6
 ((
ušt32_t
)0x00200000)

	)

332 
	#DMA1_FLAG_HT6
 ((
ušt32_t
)0x00400000)

	)

333 
	#DMA1_FLAG_TE6
 ((
ušt32_t
)0x00800000)

	)

334 
	#DMA1_FLAG_GL7
 ((
ušt32_t
)0x01000000)

	)

335 
	#DMA1_FLAG_TC7
 ((
ušt32_t
)0x02000000)

	)

336 
	#DMA1_FLAG_HT7
 ((
ušt32_t
)0x04000000)

	)

337 
	#DMA1_FLAG_TE7
 ((
ušt32_t
)0x08000000)

	)

339 
	#DMA2_FLAG_GL1
 ((
ušt32_t
)0x10000001)

	)

340 
	#DMA2_FLAG_TC1
 ((
ušt32_t
)0x10000002)

	)

341 
	#DMA2_FLAG_HT1
 ((
ušt32_t
)0x10000004)

	)

342 
	#DMA2_FLAG_TE1
 ((
ušt32_t
)0x10000008)

	)

343 
	#DMA2_FLAG_GL2
 ((
ušt32_t
)0x10000010)

	)

344 
	#DMA2_FLAG_TC2
 ((
ušt32_t
)0x10000020)

	)

345 
	#DMA2_FLAG_HT2
 ((
ušt32_t
)0x10000040)

	)

346 
	#DMA2_FLAG_TE2
 ((
ušt32_t
)0x10000080)

	)

347 
	#DMA2_FLAG_GL3
 ((
ušt32_t
)0x10000100)

	)

348 
	#DMA2_FLAG_TC3
 ((
ušt32_t
)0x10000200)

	)

349 
	#DMA2_FLAG_HT3
 ((
ušt32_t
)0x10000400)

	)

350 
	#DMA2_FLAG_TE3
 ((
ušt32_t
)0x10000800)

	)

351 
	#DMA2_FLAG_GL4
 ((
ušt32_t
)0x10001000)

	)

352 
	#DMA2_FLAG_TC4
 ((
ušt32_t
)0x10002000)

	)

353 
	#DMA2_FLAG_HT4
 ((
ušt32_t
)0x10004000)

	)

354 
	#DMA2_FLAG_TE4
 ((
ušt32_t
)0x10008000)

	)

355 
	#DMA2_FLAG_GL5
 ((
ušt32_t
)0x10010000)

	)

356 
	#DMA2_FLAG_TC5
 ((
ušt32_t
)0x10020000)

	)

357 
	#DMA2_FLAG_HT5
 ((
ušt32_t
)0x10040000)

	)

358 
	#DMA2_FLAG_TE5
 ((
ušt32_t
)0x10080000)

	)

360 
	#IS_DMA_CLEAR_FLAG
(
FLAG
è(((((FLAGè& 0xF0000000è=ð0x00è|| (((FLAGè& 0xEFF00000è=ð0x00)è&& ((FLAGè!ð0x00))

	)

362 
	#IS_DMA_GET_FLAG
(
FLAG
è(((FLAGè=ð
DMA1_FLAG_GL1
è|| ((FLAGè=ð
DMA1_FLAG_TC1
) || \

363 ((
FLAG
è=ð
DMA1_FLAG_HT1
è|| ((FLAGè=ð
DMA1_FLAG_TE1
) || \

364 ((
FLAG
è=ð
DMA1_FLAG_GL2
è|| ((FLAGè=ð
DMA1_FLAG_TC2
) || \

365 ((
FLAG
è=ð
DMA1_FLAG_HT2
è|| ((FLAGè=ð
DMA1_FLAG_TE2
) || \

366 ((
FLAG
è=ð
DMA1_FLAG_GL3
è|| ((FLAGè=ð
DMA1_FLAG_TC3
) || \

367 ((
FLAG
è=ð
DMA1_FLAG_HT3
è|| ((FLAGè=ð
DMA1_FLAG_TE3
) || \

368 ((
FLAG
è=ð
DMA1_FLAG_GL4
è|| ((FLAGè=ð
DMA1_FLAG_TC4
) || \

369 ((
FLAG
è=ð
DMA1_FLAG_HT4
è|| ((FLAGè=ð
DMA1_FLAG_TE4
) || \

370 ((
FLAG
è=ð
DMA1_FLAG_GL5
è|| ((FLAGè=ð
DMA1_FLAG_TC5
) || \

371 ((
FLAG
è=ð
DMA1_FLAG_HT5
è|| ((FLAGè=ð
DMA1_FLAG_TE5
) || \

372 ((
FLAG
è=ð
DMA1_FLAG_GL6
è|| ((FLAGè=ð
DMA1_FLAG_TC6
) || \

373 ((
FLAG
è=ð
DMA1_FLAG_HT6
è|| ((FLAGè=ð
DMA1_FLAG_TE6
) || \

374 ((
FLAG
è=ð
DMA1_FLAG_GL7
è|| ((FLAGè=ð
DMA1_FLAG_TC7
) || \

375 ((
FLAG
è=ð
DMA1_FLAG_HT7
è|| ((FLAGè=ð
DMA1_FLAG_TE7
) || \

376 ((
FLAG
è=ð
DMA2_FLAG_GL1
è|| ((FLAGè=ð
DMA2_FLAG_TC1
) || \

377 ((
FLAG
è=ð
DMA2_FLAG_HT1
è|| ((FLAGè=ð
DMA2_FLAG_TE1
) || \

378 ((
FLAG
è=ð
DMA2_FLAG_GL2
è|| ((FLAGè=ð
DMA2_FLAG_TC2
) || \

379 ((
FLAG
è=ð
DMA2_FLAG_HT2
è|| ((FLAGè=ð
DMA2_FLAG_TE2
) || \

380 ((
FLAG
è=ð
DMA2_FLAG_GL3
è|| ((FLAGè=ð
DMA2_FLAG_TC3
) || \

381 ((
FLAG
è=ð
DMA2_FLAG_HT3
è|| ((FLAGè=ð
DMA2_FLAG_TE3
) || \

382 ((
FLAG
è=ð
DMA2_FLAG_GL4
è|| ((FLAGè=ð
DMA2_FLAG_TC4
) || \

383 ((
FLAG
è=ð
DMA2_FLAG_HT4
è|| ((FLAGè=ð
DMA2_FLAG_TE4
) || \

384 ((
FLAG
è=ð
DMA2_FLAG_GL5
è|| ((FLAGè=ð
DMA2_FLAG_TC5
) || \

385 ((
FLAG
è=ð
DMA2_FLAG_HT5
è|| ((FLAGè=ð
DMA2_FLAG_TE5
))

	)

394 
	#IS_DMA_BUFFER_SIZE
(
SIZE
è(((SIZEè>ð0x1è&& ((SIZEè< 0x10000))

	)

416 
DMA_DeIn™
(
DMA_ChªÃl_Ty³Def
* 
DMAy_ChªÃlx
);

417 
DMA_In™
(
DMA_ChªÃl_Ty³Def
* 
DMAy_ChªÃlx
, 
DMA_In™Ty³Def
* 
DMA_In™SŒuù
);

418 
DMA_SŒuùIn™
(
DMA_In™Ty³Def
* 
DMA_In™SŒuù
);

419 
DMA_Cmd
(
DMA_ChªÃl_Ty³Def
* 
DMAy_ChªÃlx
, 
FunùiÚ®S‹
 
NewS‹
);

420 
DMA_ITCÚfig
(
DMA_ChªÃl_Ty³Def
* 
DMAy_ChªÃlx
, 
ušt32_t
 
DMA_IT
, 
FunùiÚ®S‹
 
NewS‹
);

421 
DMA_S‘Cu¼D©aCouÁ”
(
DMA_ChªÃl_Ty³Def
* 
DMAy_ChªÃlx
, 
ušt16_t
 
D©aNumb”
);

422 
ušt16_t
 
DMA_G‘Cu¼D©aCouÁ”
(
DMA_ChªÃl_Ty³Def
* 
DMAy_ChªÃlx
);

423 
FÏgStus
 
DMA_G‘FÏgStus
(
ušt32_t
 
DMAy_FLAG
);

424 
DMA_CË¬FÏg
(
ušt32_t
 
DMAy_FLAG
);

425 
ITStus
 
DMA_G‘ITStus
(
ušt32_t
 
DMAy_IT
);

426 
DMA_CË¬ITP’dšgB™
(
ušt32_t
 
DMAy_IT
);

428 #ifdeà
__ýlu¥lus


	@F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\inc\stm32f10x_exti.h

30 #iâdeà
__STM32F10x_EXTI_H


31 
	#__STM32F10x_EXTI_H


	)

33 #ifdeà
__ýlu¥lus


38 
	~"¡m32f10x.h
"

58 
EXTI_Mode_IÁ”ru±
 = 0x00,

59 
EXTI_Mode_Ev’t
 = 0x04

60 }
	tEXTIMode_Ty³Def
;

62 
	#IS_EXTI_MODE
(
MODE
è(((MODEè=ð
EXTI_Mode_IÁ”ru±
è|| ((MODEè=ð
EXTI_Mode_Ev’t
))

	)

70 
EXTI_Trigg”_Risšg
 = 0x08,

71 
EXTI_Trigg”_F®lšg
 = 0x0C,

72 
EXTI_Trigg”_Risšg_F®lšg
 = 0x10

73 }
	tEXTITrigg”_Ty³Def
;

75 
	#IS_EXTI_TRIGGER
(
TRIGGER
è(((TRIGGERè=ð
EXTI_Trigg”_Risšg
) || \

76 ((
TRIGGER
è=ð
EXTI_Trigg”_F®lšg
) || \

77 ((
TRIGGER
è=ð
EXTI_Trigg”_Risšg_F®lšg
))

	)

84 
ušt32_t
 
EXTI_Lše
;

87 
EXTIMode_Ty³Def
 
EXTI_Mode
;

90 
EXTITrigg”_Ty³Def
 
EXTI_Trigg”
;

93 
FunùiÚ®S‹
 
EXTI_LšeCmd
;

95 }
	tEXTI_In™Ty³Def
;

109 
	#EXTI_Lše0
 ((
ušt32_t
)0x00001è

	)

110 
	#EXTI_Lše1
 ((
ušt32_t
)0x00002è

	)

111 
	#EXTI_Lše2
 ((
ušt32_t
)0x00004è

	)

112 
	#EXTI_Lše3
 ((
ušt32_t
)0x00008è

	)

113 
	#EXTI_Lše4
 ((
ušt32_t
)0x00010è

	)

114 
	#EXTI_Lše5
 ((
ušt32_t
)0x00020è

	)

115 
	#EXTI_Lše6
 ((
ušt32_t
)0x00040è

	)

116 
	#EXTI_Lše7
 ((
ušt32_t
)0x00080è

	)

117 
	#EXTI_Lše8
 ((
ušt32_t
)0x00100è

	)

118 
	#EXTI_Lše9
 ((
ušt32_t
)0x00200è

	)

119 
	#EXTI_Lše10
 ((
ušt32_t
)0x00400è

	)

120 
	#EXTI_Lše11
 ((
ušt32_t
)0x00800è

	)

121 
	#EXTI_Lše12
 ((
ušt32_t
)0x01000è

	)

122 
	#EXTI_Lše13
 ((
ušt32_t
)0x02000è

	)

123 
	#EXTI_Lše14
 ((
ušt32_t
)0x04000è

	)

124 
	#EXTI_Lše15
 ((
ušt32_t
)0x08000è

	)

125 
	#EXTI_Lše16
 ((
ušt32_t
)0x10000è

	)

126 
	#EXTI_Lše17
 ((
ušt32_t
)0x20000è

	)

127 
	#EXTI_Lše18
 ((
ušt32_t
)0x40000è

	)

129 
	#EXTI_Lše19
 ((
ušt32_t
)0x80000è

	)

131 
	#IS_EXTI_LINE
(
LINE
è((((LINEè& (
ušt32_t
)0xFFF00000è=ð0x00è&& ((LINEè!ð(
ušt16_t
)0x00))

	)

132 
	#IS_GET_EXTI_LINE
(
LINE
è(((LINEè=ð
EXTI_Lše0
è|| ((LINEè=ð
EXTI_Lše1
) || \

133 ((
LINE
è=ð
EXTI_Lše2
è|| ((LINEè=ð
EXTI_Lše3
) || \

134 ((
LINE
è=ð
EXTI_Lše4
è|| ((LINEè=ð
EXTI_Lše5
) || \

135 ((
LINE
è=ð
EXTI_Lše6
è|| ((LINEè=ð
EXTI_Lše7
) || \

136 ((
LINE
è=ð
EXTI_Lše8
è|| ((LINEè=ð
EXTI_Lše9
) || \

137 ((
LINE
è=ð
EXTI_Lše10
è|| ((LINEè=ð
EXTI_Lše11
) || \

138 ((
LINE
è=ð
EXTI_Lše12
è|| ((LINEè=ð
EXTI_Lše13
) || \

139 ((
LINE
è=ð
EXTI_Lše14
è|| ((LINEè=ð
EXTI_Lše15
) || \

140 ((
LINE
è=ð
EXTI_Lše16
è|| ((LINEè=ð
EXTI_Lše17
) || \

141 ((
LINE
è=ð
EXTI_Lše18
è|| ((LINEè=ð
EXTI_Lše19
))

	)

164 
EXTI_DeIn™
();

165 
EXTI_In™
(
EXTI_In™Ty³Def
* 
EXTI_In™SŒuù
);

166 
EXTI_SŒuùIn™
(
EXTI_In™Ty³Def
* 
EXTI_In™SŒuù
);

167 
EXTI_G’”©eSWIÁ”ru±
(
ušt32_t
 
EXTI_Lše
);

168 
FÏgStus
 
EXTI_G‘FÏgStus
(
ušt32_t
 
EXTI_Lše
);

169 
EXTI_CË¬FÏg
(
ušt32_t
 
EXTI_Lše
);

170 
ITStus
 
EXTI_G‘ITStus
(
ušt32_t
 
EXTI_Lše
);

171 
EXTI_CË¬ITP’dšgB™
(
ušt32_t
 
EXTI_Lše
);

173 #ifdeà
__ýlu¥lus


	@F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\inc\stm32f10x_flash.h

30 #iâdeà
__STM32F10x_FLASH_H


31 
	#__STM32F10x_FLASH_H


	)

33 #ifdeà
__ýlu¥lus


38 
	~"¡m32f10x.h
"

58 
FLASH_BUSY
 = 1,

59 
FLASH_ERROR_PG
,

60 
FLASH_ERROR_WRP
,

61 
FLASH_COMPLETE
,

62 
FLASH_TIMEOUT


63 }
	tFLASH_Stus
;

77 
	#FLASH_L©’cy_0
 ((
ušt32_t
)0x00000000è

	)

78 
	#FLASH_L©’cy_1
 ((
ušt32_t
)0x00000001è

	)

79 
	#FLASH_L©’cy_2
 ((
ušt32_t
)0x00000002è

	)

80 
	#IS_FLASH_LATENCY
(
LATENCY
è(((LATENCYè=ð
FLASH_L©’cy_0
) || \

81 ((
LATENCY
è=ð
FLASH_L©’cy_1
) || \

82 ((
LATENCY
è=ð
FLASH_L©’cy_2
))

	)

91 
	#FLASH_H®fCyþeAcûss_EÇbË
 ((
ušt32_t
)0x00000008è

	)

92 
	#FLASH_H®fCyþeAcûss_Di§bË
 ((
ušt32_t
)0x00000000è

	)

93 
	#IS_FLASH_HALFCYCLEACCESS_STATE
(
STATE
è(((STATEè=ð
FLASH_H®fCyþeAcûss_EÇbË
) || \

94 ((
STATE
è=ð
FLASH_H®fCyþeAcûss_Di§bË
))

	)

103 
	#FLASH_P»ãtchBufãr_EÇbË
 ((
ušt32_t
)0x00000010è

	)

104 
	#FLASH_P»ãtchBufãr_Di§bË
 ((
ušt32_t
)0x00000000è

	)

105 
	#IS_FLASH_PREFETCHBUFFER_STATE
(
STATE
è(((STATEè=ð
FLASH_P»ãtchBufãr_EÇbË
) || \

106 ((
STATE
è=ð
FLASH_P»ãtchBufãr_Di§bË
))

	)

116 
	#FLASH_WRPrÙ_Pages0to3
 ((
ušt32_t
)0x00000001è

	)

117 
	#FLASH_WRPrÙ_Pages4to7
 ((
ušt32_t
)0x00000002è

	)

118 
	#FLASH_WRPrÙ_Pages8to11
 ((
ušt32_t
)0x00000004è

	)

119 
	#FLASH_WRPrÙ_Pages12to15
 ((
ušt32_t
)0x00000008è

	)

120 
	#FLASH_WRPrÙ_Pages16to19
 ((
ušt32_t
)0x00000010è

	)

121 
	#FLASH_WRPrÙ_Pages20to23
 ((
ušt32_t
)0x00000020è

	)

122 
	#FLASH_WRPrÙ_Pages24to27
 ((
ušt32_t
)0x00000040è

	)

123 
	#FLASH_WRPrÙ_Pages28to31
 ((
ušt32_t
)0x00000080è

	)

126 
	#FLASH_WRPrÙ_Pages32to35
 ((
ušt32_t
)0x00000100è

	)

127 
	#FLASH_WRPrÙ_Pages36to39
 ((
ušt32_t
)0x00000200è

	)

128 
	#FLASH_WRPrÙ_Pages40to43
 ((
ušt32_t
)0x00000400è

	)

129 
	#FLASH_WRPrÙ_Pages44to47
 ((
ušt32_t
)0x00000800è

	)

130 
	#FLASH_WRPrÙ_Pages48to51
 ((
ušt32_t
)0x00001000è

	)

131 
	#FLASH_WRPrÙ_Pages52to55
 ((
ušt32_t
)0x00002000è

	)

132 
	#FLASH_WRPrÙ_Pages56to59
 ((
ušt32_t
)0x00004000è

	)

133 
	#FLASH_WRPrÙ_Pages60to63
 ((
ušt32_t
)0x00008000è

	)

134 
	#FLASH_WRPrÙ_Pages64to67
 ((
ušt32_t
)0x00010000è

	)

135 
	#FLASH_WRPrÙ_Pages68to71
 ((
ušt32_t
)0x00020000è

	)

136 
	#FLASH_WRPrÙ_Pages72to75
 ((
ušt32_t
)0x00040000è

	)

137 
	#FLASH_WRPrÙ_Pages76to79
 ((
ušt32_t
)0x00080000è

	)

138 
	#FLASH_WRPrÙ_Pages80to83
 ((
ušt32_t
)0x00100000è

	)

139 
	#FLASH_WRPrÙ_Pages84to87
 ((
ušt32_t
)0x00200000è

	)

140 
	#FLASH_WRPrÙ_Pages88to91
 ((
ušt32_t
)0x00400000è

	)

141 
	#FLASH_WRPrÙ_Pages92to95
 ((
ušt32_t
)0x00800000è

	)

142 
	#FLASH_WRPrÙ_Pages96to99
 ((
ušt32_t
)0x01000000è

	)

143 
	#FLASH_WRPrÙ_Pages100to103
 ((
ušt32_t
)0x02000000è

	)

144 
	#FLASH_WRPrÙ_Pages104to107
 ((
ušt32_t
)0x04000000è

	)

145 
	#FLASH_WRPrÙ_Pages108to111
 ((
ušt32_t
)0x08000000è

	)

146 
	#FLASH_WRPrÙ_Pages112to115
 ((
ušt32_t
)0x10000000è

	)

147 
	#FLASH_WRPrÙ_Pages116to119
 ((
ušt32_t
)0x20000000è

	)

148 
	#FLASH_WRPrÙ_Pages120to123
 ((
ušt32_t
)0x40000000è

	)

149 
	#FLASH_WRPrÙ_Pages124to127
 ((
ušt32_t
)0x80000000è

	)

152 
	#FLASH_WRPrÙ_Pages0to1
 ((
ušt32_t
)0x00000001è

	)

154 
	#FLASH_WRPrÙ_Pages2to3
 ((
ušt32_t
)0x00000002è

	)

156 
	#FLASH_WRPrÙ_Pages4to5
 ((
ušt32_t
)0x00000004è

	)

158 
	#FLASH_WRPrÙ_Pages6to7
 ((
ušt32_t
)0x00000008è

	)

160 
	#FLASH_WRPrÙ_Pages8to9
 ((
ušt32_t
)0x00000010è

	)

162 
	#FLASH_WRPrÙ_Pages10to11
 ((
ušt32_t
)0x00000020è

	)

164 
	#FLASH_WRPrÙ_Pages12to13
 ((
ušt32_t
)0x00000040è

	)

166 
	#FLASH_WRPrÙ_Pages14to15
 ((
ušt32_t
)0x00000080è

	)

168 
	#FLASH_WRPrÙ_Pages16to17
 ((
ušt32_t
)0x00000100è

	)

170 
	#FLASH_WRPrÙ_Pages18to19
 ((
ušt32_t
)0x00000200è

	)

172 
	#FLASH_WRPrÙ_Pages20to21
 ((
ušt32_t
)0x00000400è

	)

174 
	#FLASH_WRPrÙ_Pages22to23
 ((
ušt32_t
)0x00000800è

	)

176 
	#FLASH_WRPrÙ_Pages24to25
 ((
ušt32_t
)0x00001000è

	)

178 
	#FLASH_WRPrÙ_Pages26to27
 ((
ušt32_t
)0x00002000è

	)

180 
	#FLASH_WRPrÙ_Pages28to29
 ((
ušt32_t
)0x00004000è

	)

182 
	#FLASH_WRPrÙ_Pages30to31
 ((
ušt32_t
)0x00008000è

	)

184 
	#FLASH_WRPrÙ_Pages32to33
 ((
ušt32_t
)0x00010000è

	)

186 
	#FLASH_WRPrÙ_Pages34to35
 ((
ušt32_t
)0x00020000è

	)

188 
	#FLASH_WRPrÙ_Pages36to37
 ((
ušt32_t
)0x00040000è

	)

190 
	#FLASH_WRPrÙ_Pages38to39
 ((
ušt32_t
)0x00080000è

	)

192 
	#FLASH_WRPrÙ_Pages40to41
 ((
ušt32_t
)0x00100000è

	)

194 
	#FLASH_WRPrÙ_Pages42to43
 ((
ušt32_t
)0x00200000è

	)

196 
	#FLASH_WRPrÙ_Pages44to45
 ((
ušt32_t
)0x00400000è

	)

198 
	#FLASH_WRPrÙ_Pages46to47
 ((
ušt32_t
)0x00800000è

	)

200 
	#FLASH_WRPrÙ_Pages48to49
 ((
ušt32_t
)0x01000000è

	)

202 
	#FLASH_WRPrÙ_Pages50to51
 ((
ušt32_t
)0x02000000è

	)

204 
	#FLASH_WRPrÙ_Pages52to53
 ((
ušt32_t
)0x04000000è

	)

206 
	#FLASH_WRPrÙ_Pages54to55
 ((
ušt32_t
)0x08000000è

	)

208 
	#FLASH_WRPrÙ_Pages56to57
 ((
ušt32_t
)0x10000000è

	)

210 
	#FLASH_WRPrÙ_Pages58to59
 ((
ušt32_t
)0x20000000è

	)

212 
	#FLASH_WRPrÙ_Pages60to61
 ((
ušt32_t
)0x40000000è

	)

214 
	#FLASH_WRPrÙ_Pages62to127
 ((
ušt32_t
)0x80000000è

	)

215 
	#FLASH_WRPrÙ_Pages62to255
 ((
ušt32_t
)0x80000000è

	)

216 
	#FLASH_WRPrÙ_Pages62to511
 ((
ušt32_t
)0x80000000è

	)

218 
	#FLASH_WRPrÙ_AÎPages
 ((
ušt32_t
)0xFFFFFFFFè

	)

220 
	#IS_FLASH_WRPROT_PAGE
(
PAGE
è(((PAGEè!ð0x00000000))

	)

222 
	#IS_FLASH_ADDRESS
(
ADDRESS
è(((ADDRESSè>ð0x08000000è&& ((ADDRESSè< 0x080FFFFF))

	)

224 
	#IS_OB_DATA_ADDRESS
(
ADDRESS
è(((ADDRESSè=ð0x1FFFF804è|| ((ADDRESSè=ð0x1FFFF806))

	)

234 
	#OB_IWDG_SW
 ((
ušt16_t
)0x0001è

	)

235 
	#OB_IWDG_HW
 ((
ušt16_t
)0x0000è

	)

236 
	#IS_OB_IWDG_SOURCE
(
SOURCE
è(((SOURCEè=ð
OB_IWDG_SW
è|| ((SOURCEè=ð
OB_IWDG_HW
))

	)

246 
	#OB_STOP_NoRST
 ((
ušt16_t
)0x0002è

	)

247 
	#OB_STOP_RST
 ((
ušt16_t
)0x0000è

	)

248 
	#IS_OB_STOP_SOURCE
(
SOURCE
è(((SOURCEè=ð
OB_STOP_NoRST
è|| ((SOURCEè=ð
OB_STOP_RST
))

	)

258 
	#OB_STDBY_NoRST
 ((
ušt16_t
)0x0004è

	)

259 
	#OB_STDBY_RST
 ((
ušt16_t
)0x0000è

	)

260 
	#IS_OB_STDBY_SOURCE
(
SOURCE
è(((SOURCEè=ð
OB_STDBY_NoRST
è|| ((SOURCEè=ð
OB_STDBY_RST
))

	)

262 #ifdeà
STM32F10X_XL


269 
	#FLASH_BOOT_Bªk1
 ((
ušt16_t
)0x0000è

	)

271 
	#FLASH_BOOT_Bªk2
 ((
ušt16_t
)0x0001è

	)

274 
	#IS_FLASH_BOOT
(
BOOT
è(((BOOTè=ð
FLASH_BOOT_Bªk1
è|| ((BOOTè=ð
FLASH_BOOT_Bªk2
))

	)

282 #ifdeà
STM32F10X_XL


283 
	#FLASH_IT_BANK2_ERROR
 ((
ušt32_t
)0x80000400è

	)

284 
	#FLASH_IT_BANK2_EOP
 ((
ušt32_t
)0x80001000è

	)

286 
	#FLASH_IT_BANK1_ERROR
 
FLASH_IT_ERROR


	)

287 
	#FLASH_IT_BANK1_EOP
 
FLASH_IT_EOP


	)

289 
	#FLASH_IT_ERROR
 ((
ušt32_t
)0x00000400è

	)

290 
	#FLASH_IT_EOP
 ((
ušt32_t
)0x00001000è

	)

291 
	#IS_FLASH_IT
(
IT
è((((ITè& (
ušt32_t
)0x7FFFEBFFè=ð0x00000000è&& (((ITè!ð0x00000000)))

	)

293 
	#FLASH_IT_ERROR
 ((
ušt32_t
)0x00000400è

	)

294 
	#FLASH_IT_EOP
 ((
ušt32_t
)0x00001000è

	)

295 
	#FLASH_IT_BANK1_ERROR
 
FLASH_IT_ERROR


	)

296 
	#FLASH_IT_BANK1_EOP
 
FLASH_IT_EOP


	)

298 
	#IS_FLASH_IT
(
IT
è((((ITè& (
ušt32_t
)0xFFFFEBFFè=ð0x00000000è&& (((ITè!ð0x00000000)))

	)

308 #ifdeà
STM32F10X_XL


309 
	#FLASH_FLAG_BANK2_BSY
 ((
ušt32_t
)0x80000001è

	)

310 
	#FLASH_FLAG_BANK2_EOP
 ((
ušt32_t
)0x80000020è

	)

311 
	#FLASH_FLAG_BANK2_PGERR
 ((
ušt32_t
)0x80000004è

	)

312 
	#FLASH_FLAG_BANK2_WRPRTERR
 ((
ušt32_t
)0x80000010è

	)

314 
	#FLASH_FLAG_BANK1_BSY
 
FLASH_FLAG_BSY


	)

315 
	#FLASH_FLAG_BANK1_EOP
 
FLASH_FLAG_EOP


	)

316 
	#FLASH_FLAG_BANK1_PGERR
 
FLASH_FLAG_PGERR


	)

317 
	#FLASH_FLAG_BANK1_WRPRTERR
 
FLASH_FLAG_WRPRTERR


	)

319 
	#FLASH_FLAG_BSY
 ((
ušt32_t
)0x00000001è

	)

320 
	#FLASH_FLAG_EOP
 ((
ušt32_t
)0x00000020è

	)

321 
	#FLASH_FLAG_PGERR
 ((
ušt32_t
)0x00000004è

	)

322 
	#FLASH_FLAG_WRPRTERR
 ((
ušt32_t
)0x00000010è

	)

323 
	#FLASH_FLAG_OPTERR
 ((
ušt32_t
)0x00000001è

	)

325 
	#IS_FLASH_CLEAR_FLAG
(
FLAG
è((((FLAGè& (
ušt32_t
)0x7FFFFFCAè=ð0x00000000è&& ((FLAGè!ð0x00000000))

	)

326 
	#IS_FLASH_GET_FLAG
(
FLAG
è(((FLAGè=ð
FLASH_FLAG_BSY
è|| ((FLAGè=ð
FLASH_FLAG_EOP
) || \

327 ((
FLAG
è=ð
FLASH_FLAG_PGERR
è|| ((FLAGè=ð
FLASH_FLAG_WRPRTERR
) || \

328 ((
FLAG
è=ð
FLASH_FLAG_OPTERR
)|| \

329 ((
FLAG
è=ð
FLASH_FLAG_BANK1_BSY
è|| ((FLAGè=ð
FLASH_FLAG_BANK1_EOP
) || \

330 ((
FLAG
è=ð
FLASH_FLAG_BANK1_PGERR
è|| ((FLAGè=ð
FLASH_FLAG_BANK1_WRPRTERR
) || \

331 ((
FLAG
è=ð
FLASH_FLAG_BANK2_BSY
è|| ((FLAGè=ð
FLASH_FLAG_BANK2_EOP
) || \

332 ((
FLAG
è=ð
FLASH_FLAG_BANK2_PGERR
è|| ((FLAGè=ð
FLASH_FLAG_BANK2_WRPRTERR
))

	)

334 
	#FLASH_FLAG_BSY
 ((
ušt32_t
)0x00000001è

	)

335 
	#FLASH_FLAG_EOP
 ((
ušt32_t
)0x00000020è

	)

336 
	#FLASH_FLAG_PGERR
 ((
ušt32_t
)0x00000004è

	)

337 
	#FLASH_FLAG_WRPRTERR
 ((
ušt32_t
)0x00000010è

	)

338 
	#FLASH_FLAG_OPTERR
 ((
ušt32_t
)0x00000001è

	)

340 
	#FLASH_FLAG_BANK1_BSY
 
FLASH_FLAG_BSY


	)

341 
	#FLASH_FLAG_BANK1_EOP
 
FLASH_FLAG_EOP


	)

342 
	#FLASH_FLAG_BANK1_PGERR
 
FLASH_FLAG_PGERR


	)

343 
	#FLASH_FLAG_BANK1_WRPRTERR
 
FLASH_FLAG_WRPRTERR


	)

345 
	#IS_FLASH_CLEAR_FLAG
(
FLAG
è((((FLAGè& (
ušt32_t
)0xFFFFFFCAè=ð0x00000000è&& ((FLAGè!ð0x00000000))

	)

346 
	#IS_FLASH_GET_FLAG
(
FLAG
è(((FLAGè=ð
FLASH_FLAG_BSY
è|| ((FLAGè=ð
FLASH_FLAG_EOP
) || \

347 ((
FLAG
è=ð
FLASH_FLAG_PGERR
è|| ((FLAGè=ð
FLASH_FLAG_WRPRTERR
) || \

348 ((
FLAG
è=ð
FLASH_FLAG_BANK1_BSY
è|| ((FLAGè=ð
FLASH_FLAG_BANK1_EOP
) || \

349 ((
FLAG
è=ð
FLASH_FLAG_BANK1_PGERR
è|| ((FLAGè=ð
FLASH_FLAG_BANK1_WRPRTERR
) || \

350 ((
FLAG
è=ð
FLASH_FLAG_OPTERR
))

	)

374 
FLASH_S‘L©’cy
(
ušt32_t
 
FLASH_L©’cy
);

375 
FLASH_H®fCyþeAcûssCmd
(
ušt32_t
 
FLASH_H®fCyþeAcûss
);

376 
FLASH_P»ãtchBufãrCmd
(
ušt32_t
 
FLASH_P»ãtchBufãr
);

377 
FLASH_UÆock
();

378 
FLASH_Lock
();

379 
FLASH_Stus
 
FLASH_E¿£Page
(
ušt32_t
 
Page_Add»ss
);

380 
FLASH_Stus
 
FLASH_E¿£AÎPages
();

381 
FLASH_Stus
 
FLASH_E¿£O±iÚBy‹s
();

382 
FLASH_Stus
 
FLASH_Prog¿mWÜd
(
ušt32_t
 
Add»ss
, ušt32_ˆ
D©a
);

383 
FLASH_Stus
 
FLASH_Prog¿mH®fWÜd
(
ušt32_t
 
Add»ss
, 
ušt16_t
 
D©a
);

384 
FLASH_Stus
 
FLASH_Prog¿mO±iÚBy‹D©a
(
ušt32_t
 
Add»ss
, 
ušt8_t
 
D©a
);

385 
FLASH_Stus
 
FLASH_EÇbËWr™ePrÙeùiÚ
(
ušt32_t
 
FLASH_Pages
);

386 
FLASH_Stus
 
FLASH_R—dOutPrÙeùiÚ
(
FunùiÚ®S‹
 
NewS‹
);

387 
FLASH_Stus
 
FLASH_U£rO±iÚBy‹CÚfig
(
ušt16_t
 
OB_IWDG
, ušt16_ˆ
OB_STOP
, ušt16_ˆ
OB_STDBY
);

388 
ušt32_t
 
FLASH_G‘U£rO±iÚBy‹
();

389 
ušt32_t
 
FLASH_G‘Wr™ePrÙeùiÚO±iÚBy‹
();

390 
FÏgStus
 
FLASH_G‘R—dOutPrÙeùiÚStus
();

391 
FÏgStus
 
FLASH_G‘P»ãtchBufãrStus
();

392 
FLASH_ITCÚfig
(
ušt32_t
 
FLASH_IT
, 
FunùiÚ®S‹
 
NewS‹
);

393 
FÏgStus
 
FLASH_G‘FÏgStus
(
ušt32_t
 
FLASH_FLAG
);

394 
FLASH_CË¬FÏg
(
ušt32_t
 
FLASH_FLAG
);

395 
FLASH_Stus
 
FLASH_G‘Stus
();

396 
FLASH_Stus
 
FLASH_Wa™FÜLa¡O³¿tiÚ
(
ušt32_t
 
Timeout
);

399 
FLASH_UÆockBªk1
();

400 
FLASH_LockBªk1
();

401 
FLASH_Stus
 
FLASH_E¿£AÎBªk1Pages
();

402 
FLASH_Stus
 
FLASH_G‘Bªk1Stus
();

403 
FLASH_Stus
 
FLASH_Wa™FÜLa¡Bªk1O³¿tiÚ
(
ušt32_t
 
Timeout
);

405 #ifdeà
STM32F10X_XL


407 
FLASH_UÆockBªk2
();

408 
FLASH_LockBªk2
();

409 
FLASH_Stus
 
FLASH_E¿£AÎBªk2Pages
();

410 
FLASH_Stus
 
FLASH_G‘Bªk2Stus
();

411 
FLASH_Stus
 
FLASH_Wa™FÜLa¡Bªk2O³¿tiÚ
(
ušt32_t
 
Timeout
);

412 
FLASH_Stus
 
FLASH_BoÙCÚfig
(
ušt16_t
 
FLASH_BOOT
);

415 #ifdeà
__ýlu¥lus


	@F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\inc\stm32f10x_fsmc.h

30 #iâdeà
__STM32F10x_FSMC_H


31 
	#__STM32F10x_FSMC_H


	)

33 #ifdeà
__ýlu¥lus


38 
	~"¡m32f10x.h
"

58 
ušt32_t
 
FSMC_Add»ssS‘upTime
;

63 
ušt32_t
 
FSMC_Add»ssHÞdTime
;

68 
ušt32_t
 
FSMC_D©aS‘upTime
;

73 
ušt32_t
 
FSMC_BusTuºAroundDu¿tiÚ
;

78 
ušt32_t
 
FSMC_CLKDivisiÚ
;

82 
ušt32_t
 
FSMC_D©aL©’cy
;

90 
ušt32_t
 
FSMC_AcûssMode
;

92 }
	tFSMC_NORSRAMTimšgIn™Ty³Def
;

100 
ušt32_t
 
FSMC_Bªk
;

103 
ušt32_t
 
FSMC_D©aAdd»ssMux
;

107 
ušt32_t
 
FSMC_MemÜyTy³
;

111 
ušt32_t
 
FSMC_MemÜyD©aWidth
;

114 
ušt32_t
 
FSMC_Bur¡AcûssMode
;

118 
ušt32_t
 
FSMC_AsynchrÚousWa™
;

122 
ušt32_t
 
FSMC_Wa™SigÇlPÞ¬™y
;

126 
ušt32_t
 
FSMC_W¿pMode
;

130 
ušt32_t
 
FSMC_Wa™SigÇlAùive
;

135 
ušt32_t
 
FSMC_Wr™eO³¿tiÚ
;

138 
ušt32_t
 
FSMC_Wa™SigÇl
;

142 
ušt32_t
 
FSMC_Ex‹ndedMode
;

145 
ušt32_t
 
FSMC_Wr™eBur¡
;

148 
FSMC_NORSRAMTimšgIn™Ty³Def
* 
FSMC_R—dWr™eTimšgSŒuù
;

150 
FSMC_NORSRAMTimšgIn™Ty³Def
* 
FSMC_Wr™eTimšgSŒuù
;

151 }
	tFSMC_NORSRAMIn™Ty³Def
;

159 
ušt32_t
 
FSMC_S‘upTime
;

165 
ušt32_t
 
FSMC_Wa™S‘upTime
;

171 
ušt32_t
 
FSMC_HÞdS‘upTime
;

178 
ušt32_t
 
FSMC_HiZS‘upTime
;

183 }
	tFSMC_NAND_PCCARDTimšgIn™Ty³Def
;

191 
ušt32_t
 
FSMC_Bªk
;

194 
ušt32_t
 
FSMC_Wa™ã©u»
;

197 
ušt32_t
 
FSMC_MemÜyD©aWidth
;

200 
ušt32_t
 
FSMC_ECC
;

203 
ušt32_t
 
FSMC_ECCPageSize
;

206 
ušt32_t
 
FSMC_TCLRS‘upTime
;

210 
ušt32_t
 
FSMC_TARS‘upTime
;

214 
FSMC_NAND_PCCARDTimšgIn™Ty³Def
* 
FSMC_CommÚS·ûTimšgSŒuù
;

216 
FSMC_NAND_PCCARDTimšgIn™Ty³Def
* 
FSMC_A‰ribu‹S·ûTimšgSŒuù
;

217 }
	tFSMC_NANDIn™Ty³Def
;

225 
ušt32_t
 
FSMC_Wa™ã©u»
;

228 
ušt32_t
 
FSMC_TCLRS‘upTime
;

232 
ušt32_t
 
FSMC_TARS‘upTime
;

237 
FSMC_NAND_PCCARDTimšgIn™Ty³Def
* 
FSMC_CommÚS·ûTimšgSŒuù
;

239 
FSMC_NAND_PCCARDTimšgIn™Ty³Def
* 
FSMC_A‰ribu‹S·ûTimšgSŒuù
;

241 
FSMC_NAND_PCCARDTimšgIn™Ty³Def
* 
FSMC_IOS·ûTimšgSŒuù
;

242 }
	tFSMC_PCCARDIn™Ty³Def
;

255 
	#FSMC_Bªk1_NORSRAM1
 ((
ušt32_t
)0x00000000)

	)

256 
	#FSMC_Bªk1_NORSRAM2
 ((
ušt32_t
)0x00000002)

	)

257 
	#FSMC_Bªk1_NORSRAM3
 ((
ušt32_t
)0x00000004)

	)

258 
	#FSMC_Bªk1_NORSRAM4
 ((
ušt32_t
)0x00000006)

	)

266 
	#FSMC_Bªk2_NAND
 ((
ušt32_t
)0x00000010)

	)

267 
	#FSMC_Bªk3_NAND
 ((
ušt32_t
)0x00000100)

	)

275 
	#FSMC_Bªk4_PCCARD
 ((
ušt32_t
)0x00001000)

	)

280 
	#IS_FSMC_NORSRAM_BANK
(
BANK
è(((BANKè=ð
FSMC_Bªk1_NORSRAM1
) || \

281 ((
BANK
è=ð
FSMC_Bªk1_NORSRAM2
) || \

282 ((
BANK
è=ð
FSMC_Bªk1_NORSRAM3
) || \

283 ((
BANK
è=ð
FSMC_Bªk1_NORSRAM4
))

	)

285 
	#IS_FSMC_NAND_BANK
(
BANK
è(((BANKè=ð
FSMC_Bªk2_NAND
) || \

286 ((
BANK
è=ð
FSMC_Bªk3_NAND
))

	)

288 
	#IS_FSMC_GETFLAG_BANK
(
BANK
è(((BANKè=ð
FSMC_Bªk2_NAND
) || \

289 ((
BANK
è=ð
FSMC_Bªk3_NAND
) || \

290 ((
BANK
è=ð
FSMC_Bªk4_PCCARD
))

	)

292 
	#IS_FSMC_IT_BANK
(
BANK
è(((BANKè=ð
FSMC_Bªk2_NAND
) || \

293 ((
BANK
è=ð
FSMC_Bªk3_NAND
) || \

294 ((
BANK
è=ð
FSMC_Bªk4_PCCARD
))

	)

304 
	#FSMC_D©aAdd»ssMux_Di§bË
 ((
ušt32_t
)0x00000000)

	)

305 
	#FSMC_D©aAdd»ssMux_EÇbË
 ((
ušt32_t
)0x00000002)

	)

306 
	#IS_FSMC_MUX
(
MUX
è(((MUXè=ð
FSMC_D©aAdd»ssMux_Di§bË
) || \

307 ((
MUX
è=ð
FSMC_D©aAdd»ssMux_EÇbË
))

	)

317 
	#FSMC_MemÜyTy³_SRAM
 ((
ušt32_t
)0x00000000)

	)

318 
	#FSMC_MemÜyTy³_PSRAM
 ((
ušt32_t
)0x00000004)

	)

319 
	#FSMC_MemÜyTy³_NOR
 ((
ušt32_t
)0x00000008)

	)

320 
	#IS_FSMC_MEMORY
(
MEMORY
è(((MEMORYè=ð
FSMC_MemÜyTy³_SRAM
) || \

321 ((
MEMORY
è=ð
FSMC_MemÜyTy³_PSRAM
)|| \

322 ((
MEMORY
è=ð
FSMC_MemÜyTy³_NOR
))

	)

332 
	#FSMC_MemÜyD©aWidth_8b
 ((
ušt32_t
)0x00000000)

	)

333 
	#FSMC_MemÜyD©aWidth_16b
 ((
ušt32_t
)0x00000010)

	)

334 
	#IS_FSMC_MEMORY_WIDTH
(
WIDTH
è(((WIDTHè=ð
FSMC_MemÜyD©aWidth_8b
) || \

335 ((
WIDTH
è=ð
FSMC_MemÜyD©aWidth_16b
))

	)

345 
	#FSMC_Bur¡AcûssMode_Di§bË
 ((
ušt32_t
)0x00000000)

	)

346 
	#FSMC_Bur¡AcûssMode_EÇbË
 ((
ušt32_t
)0x00000100)

	)

347 
	#IS_FSMC_BURSTMODE
(
STATE
è(((STATEè=ð
FSMC_Bur¡AcûssMode_Di§bË
) || \

348 ((
STATE
è=ð
FSMC_Bur¡AcûssMode_EÇbË
))

	)

356 
	#FSMC_AsynchrÚousWa™_Di§bË
 ((
ušt32_t
)0x00000000)

	)

357 
	#FSMC_AsynchrÚousWa™_EÇbË
 ((
ušt32_t
)0x00008000)

	)

358 
	#IS_FSMC_ASYNWAIT
(
STATE
è(((STATEè=ð
FSMC_AsynchrÚousWa™_Di§bË
) || \

359 ((
STATE
è=ð
FSMC_AsynchrÚousWa™_EÇbË
))

	)

369 
	#FSMC_Wa™SigÇlPÞ¬™y_Low
 ((
ušt32_t
)0x00000000)

	)

370 
	#FSMC_Wa™SigÇlPÞ¬™y_High
 ((
ušt32_t
)0x00000200)

	)

371 
	#IS_FSMC_WAIT_POLARITY
(
POLARITY
è(((POLARITYè=ð
FSMC_Wa™SigÇlPÞ¬™y_Low
) || \

372 ((
POLARITY
è=ð
FSMC_Wa™SigÇlPÞ¬™y_High
))

	)

382 
	#FSMC_W¿pMode_Di§bË
 ((
ušt32_t
)0x00000000)

	)

383 
	#FSMC_W¿pMode_EÇbË
 ((
ušt32_t
)0x00000400)

	)

384 
	#IS_FSMC_WRAP_MODE
(
MODE
è(((MODEè=ð
FSMC_W¿pMode_Di§bË
) || \

385 ((
MODE
è=ð
FSMC_W¿pMode_EÇbË
))

	)

395 
	#FSMC_Wa™SigÇlAùive_BefÜeWa™S‹
 ((
ušt32_t
)0x00000000)

	)

396 
	#FSMC_Wa™SigÇlAùive_DuršgWa™S‹
 ((
ušt32_t
)0x00000800)

	)

397 
	#IS_FSMC_WAIT_SIGNAL_ACTIVE
(
ACTIVE
è(((ACTIVEè=ð
FSMC_Wa™SigÇlAùive_BefÜeWa™S‹
) || \

398 ((
ACTIVE
è=ð
FSMC_Wa™SigÇlAùive_DuršgWa™S‹
))

	)

408 
	#FSMC_Wr™eO³¿tiÚ_Di§bË
 ((
ušt32_t
)0x00000000)

	)

409 
	#FSMC_Wr™eO³¿tiÚ_EÇbË
 ((
ušt32_t
)0x00001000)

	)

410 
	#IS_FSMC_WRITE_OPERATION
(
OPERATION
è(((OPERATIONè=ð
FSMC_Wr™eO³¿tiÚ_Di§bË
) || \

411 ((
OPERATION
è=ð
FSMC_Wr™eO³¿tiÚ_EÇbË
))

	)

421 
	#FSMC_Wa™SigÇl_Di§bË
 ((
ušt32_t
)0x00000000)

	)

422 
	#FSMC_Wa™SigÇl_EÇbË
 ((
ušt32_t
)0x00002000)

	)

423 
	#IS_FSMC_WAITE_SIGNAL
(
SIGNAL
è(((SIGNALè=ð
FSMC_Wa™SigÇl_Di§bË
) || \

424 ((
SIGNAL
è=ð
FSMC_Wa™SigÇl_EÇbË
))

	)

433 
	#FSMC_Ex‹ndedMode_Di§bË
 ((
ušt32_t
)0x00000000)

	)

434 
	#FSMC_Ex‹ndedMode_EÇbË
 ((
ušt32_t
)0x00004000)

	)

436 
	#IS_FSMC_EXTENDED_MODE
(
MODE
è(((MODEè=ð
FSMC_Ex‹ndedMode_Di§bË
) || \

437 ((
MODE
è=ð
FSMC_Ex‹ndedMode_EÇbË
))

	)

447 
	#FSMC_Wr™eBur¡_Di§bË
 ((
ušt32_t
)0x00000000)

	)

448 
	#FSMC_Wr™eBur¡_EÇbË
 ((
ušt32_t
)0x00080000)

	)

449 
	#IS_FSMC_WRITE_BURST
(
BURST
è(((BURSTè=ð
FSMC_Wr™eBur¡_Di§bË
) || \

450 ((
BURST
è=ð
FSMC_Wr™eBur¡_EÇbË
))

	)

459 
	#IS_FSMC_ADDRESS_SETUP_TIME
(
TIME
è((TIMEè<ð0xF)

	)

469 
	#IS_FSMC_ADDRESS_HOLD_TIME
(
TIME
è((TIMEè<ð0xF)

	)

479 
	#IS_FSMC_DATASETUP_TIME
(
TIME
è(((TIMEè> 0è&& ((TIMEè<ð0xFF))

	)

489 
	#IS_FSMC_TURNAROUND_TIME
(
TIME
è((TIMEè<ð0xF)

	)

499 
	#IS_FSMC_CLK_DIV
(
DIV
è((DIVè<ð0xF)

	)

509 
	#IS_FSMC_DATA_LATENCY
(
LATENCY
è((LATENCYè<ð0xF)

	)

519 
	#FSMC_AcûssMode_A
 ((
ušt32_t
)0x00000000)

	)

520 
	#FSMC_AcûssMode_B
 ((
ušt32_t
)0x10000000)

	)

521 
	#FSMC_AcûssMode_C
 ((
ušt32_t
)0x20000000)

	)

522 
	#FSMC_AcûssMode_D
 ((
ušt32_t
)0x30000000)

	)

523 
	#IS_FSMC_ACCESS_MODE
(
MODE
è(((MODEè=ð
FSMC_AcûssMode_A
) || \

524 ((
MODE
è=ð
FSMC_AcûssMode_B
) || \

525 ((
MODE
è=ð
FSMC_AcûssMode_C
) || \

526 ((
MODE
è=ð
FSMC_AcûssMode_D
))

	)

544 
	#FSMC_Wa™ã©u»_Di§bË
 ((
ušt32_t
)0x00000000)

	)

545 
	#FSMC_Wa™ã©u»_EÇbË
 ((
ušt32_t
)0x00000002)

	)

546 
	#IS_FSMC_WAIT_FEATURE
(
FEATURE
è(((FEATUREè=ð
FSMC_Wa™ã©u»_Di§bË
) || \

547 ((
FEATURE
è=ð
FSMC_Wa™ã©u»_EÇbË
))

	)

558 
	#FSMC_ECC_Di§bË
 ((
ušt32_t
)0x00000000)

	)

559 
	#FSMC_ECC_EÇbË
 ((
ušt32_t
)0x00000040)

	)

560 
	#IS_FSMC_ECC_STATE
(
STATE
è(((STATEè=ð
FSMC_ECC_Di§bË
) || \

561 ((
STATE
è=ð
FSMC_ECC_EÇbË
))

	)

571 
	#FSMC_ECCPageSize_256By‹s
 ((
ušt32_t
)0x00000000)

	)

572 
	#FSMC_ECCPageSize_512By‹s
 ((
ušt32_t
)0x00020000)

	)

573 
	#FSMC_ECCPageSize_1024By‹s
 ((
ušt32_t
)0x00040000)

	)

574 
	#FSMC_ECCPageSize_2048By‹s
 ((
ušt32_t
)0x00060000)

	)

575 
	#FSMC_ECCPageSize_4096By‹s
 ((
ušt32_t
)0x00080000)

	)

576 
	#FSMC_ECCPageSize_8192By‹s
 ((
ušt32_t
)0x000A0000)

	)

577 
	#IS_FSMC_ECCPAGE_SIZE
(
SIZE
è(((SIZEè=ð
FSMC_ECCPageSize_256By‹s
) || \

578 ((
SIZE
è=ð
FSMC_ECCPageSize_512By‹s
) || \

579 ((
SIZE
è=ð
FSMC_ECCPageSize_1024By‹s
) || \

580 ((
SIZE
è=ð
FSMC_ECCPageSize_2048By‹s
) || \

581 ((
SIZE
è=ð
FSMC_ECCPageSize_4096By‹s
) || \

582 ((
SIZE
è=ð
FSMC_ECCPageSize_8192By‹s
))

	)

592 
	#IS_FSMC_TCLR_TIME
(
TIME
è((TIMEè<ð0xFF)

	)

602 
	#IS_FSMC_TAR_TIME
(
TIME
è((TIMEè<ð0xFF)

	)

612 
	#IS_FSMC_SETUP_TIME
(
TIME
è((TIMEè<ð0xFF)

	)

622 
	#IS_FSMC_WAIT_TIME
(
TIME
è((TIMEè<ð0xFF)

	)

632 
	#IS_FSMC_HOLD_TIME
(
TIME
è((TIMEè<ð0xFF)

	)

642 
	#IS_FSMC_HIZ_TIME
(
TIME
è((TIMEè<ð0xFF)

	)

652 
	#FSMC_IT_RisšgEdge
 ((
ušt32_t
)0x00000008)

	)

653 
	#FSMC_IT_Lev–
 ((
ušt32_t
)0x00000010)

	)

654 
	#FSMC_IT_F®lšgEdge
 ((
ušt32_t
)0x00000020)

	)

655 
	#IS_FSMC_IT
(
IT
è((((ITè& (
ušt32_t
)0xFFFFFFC7è=ð0x00000000è&& ((ITè!ð0x00000000))

	)

656 
	#IS_FSMC_GET_IT
(
IT
è(((ITè=ð
FSMC_IT_RisšgEdge
) || \

657 ((
IT
è=ð
FSMC_IT_Lev–
) || \

658 ((
IT
è=ð
FSMC_IT_F®lšgEdge
))

	)

667 
	#FSMC_FLAG_RisšgEdge
 ((
ušt32_t
)0x00000001)

	)

668 
	#FSMC_FLAG_Lev–
 ((
ušt32_t
)0x00000002)

	)

669 
	#FSMC_FLAG_F®lšgEdge
 ((
ušt32_t
)0x00000004)

	)

670 
	#FSMC_FLAG_FEMPT
 ((
ušt32_t
)0x00000040)

	)

671 
	#IS_FSMC_GET_FLAG
(
FLAG
è(((FLAGè=ð
FSMC_FLAG_RisšgEdge
) || \

672 ((
FLAG
è=ð
FSMC_FLAG_Lev–
) || \

673 ((
FLAG
è=ð
FSMC_FLAG_F®lšgEdge
) || \

674 ((
FLAG
è=ð
FSMC_FLAG_FEMPT
))

	)

676 
	#IS_FSMC_CLEAR_FLAG
(
FLAG
è((((FLAGè& (
ušt32_t
)0xFFFFFFF8è=ð0x00000000è&& ((FLAGè!ð0x00000000))

	)

702 
FSMC_NORSRAMDeIn™
(
ušt32_t
 
FSMC_Bªk
);

703 
FSMC_NANDDeIn™
(
ušt32_t
 
FSMC_Bªk
);

704 
FSMC_PCCARDDeIn™
();

705 
FSMC_NORSRAMIn™
(
FSMC_NORSRAMIn™Ty³Def
* 
FSMC_NORSRAMIn™SŒuù
);

706 
FSMC_NANDIn™
(
FSMC_NANDIn™Ty³Def
* 
FSMC_NANDIn™SŒuù
);

707 
FSMC_PCCARDIn™
(
FSMC_PCCARDIn™Ty³Def
* 
FSMC_PCCARDIn™SŒuù
);

708 
FSMC_NORSRAMSŒuùIn™
(
FSMC_NORSRAMIn™Ty³Def
* 
FSMC_NORSRAMIn™SŒuù
);

709 
FSMC_NANDSŒuùIn™
(
FSMC_NANDIn™Ty³Def
* 
FSMC_NANDIn™SŒuù
);

710 
FSMC_PCCARDSŒuùIn™
(
FSMC_PCCARDIn™Ty³Def
* 
FSMC_PCCARDIn™SŒuù
);

711 
FSMC_NORSRAMCmd
(
ušt32_t
 
FSMC_Bªk
, 
FunùiÚ®S‹
 
NewS‹
);

712 
FSMC_NANDCmd
(
ušt32_t
 
FSMC_Bªk
, 
FunùiÚ®S‹
 
NewS‹
);

713 
FSMC_PCCARDCmd
(
FunùiÚ®S‹
 
NewS‹
);

714 
FSMC_NANDECCCmd
(
ušt32_t
 
FSMC_Bªk
, 
FunùiÚ®S‹
 
NewS‹
);

715 
ušt32_t
 
FSMC_G‘ECC
(ušt32_ˆ
FSMC_Bªk
);

716 
FSMC_ITCÚfig
(
ušt32_t
 
FSMC_Bªk
, ušt32_ˆ
FSMC_IT
, 
FunùiÚ®S‹
 
NewS‹
);

717 
FÏgStus
 
FSMC_G‘FÏgStus
(
ušt32_t
 
FSMC_Bªk
, ušt32_ˆ
FSMC_FLAG
);

718 
FSMC_CË¬FÏg
(
ušt32_t
 
FSMC_Bªk
, ušt32_ˆ
FSMC_FLAG
);

719 
ITStus
 
FSMC_G‘ITStus
(
ušt32_t
 
FSMC_Bªk
, ušt32_ˆ
FSMC_IT
);

720 
FSMC_CË¬ITP’dšgB™
(
ušt32_t
 
FSMC_Bªk
, ušt32_ˆ
FSMC_IT
);

722 #ifdeà
__ýlu¥lus


	@F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\inc\stm32f10x_gpio.h

30 #iâdeà
__STM32F10x_GPIO_H


31 
	#__STM32F10x_GPIO_H


	)

33 #ifdeà
__ýlu¥lus


38 
	~"¡m32f10x.h
"

52 
	#IS_GPIO_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ð
GPIOA
) || \

53 ((
PERIPH
è=ð
GPIOB
) || \

54 ((
PERIPH
è=ð
GPIOC
) || \

55 ((
PERIPH
è=ð
GPIOD
) || \

56 ((
PERIPH
è=ð
GPIOE
) || \

57 ((
PERIPH
è=ð
GPIOF
) || \

58 ((
PERIPH
è=ð
GPIOG
))

	)

66 
GPIO_S³ed_10MHz
 = 1,

67 
GPIO_S³ed_2MHz
,

68 
GPIO_S³ed_50MHz


69 }
	tGPIOS³ed_Ty³Def
;

70 
	#IS_GPIO_SPEED
(
SPEED
è(((SPEEDè=ð
GPIO_S³ed_10MHz
è|| ((SPEEDè=ð
GPIO_S³ed_2MHz
) || \

71 ((
SPEED
è=ð
GPIO_S³ed_50MHz
))

	)

78 { 
GPIO_Mode_AIN
 = 0x0,

79 
GPIO_Mode_IN_FLOATING
 = 0x04,

80 
GPIO_Mode_IPD
 = 0x28,

81 
GPIO_Mode_IPU
 = 0x48,

82 
GPIO_Mode_Out_OD
 = 0x14,

83 
GPIO_Mode_Out_PP
 = 0x10,

84 
GPIO_Mode_AF_OD
 = 0x1C,

85 
GPIO_Mode_AF_PP
 = 0x18

86 }
	tGPIOMode_Ty³Def
;

88 
	#IS_GPIO_MODE
(
MODE
è(((MODEè=ð
GPIO_Mode_AIN
è|| ((MODEè=ð
GPIO_Mode_IN_FLOATING
) || \

89 ((
MODE
è=ð
GPIO_Mode_IPD
è|| ((MODEè=ð
GPIO_Mode_IPU
) || \

90 ((
MODE
è=ð
GPIO_Mode_Out_OD
è|| ((MODEè=ð
GPIO_Mode_Out_PP
) || \

91 ((
MODE
è=ð
GPIO_Mode_AF_OD
è|| ((MODEè=ð
GPIO_Mode_AF_PP
))

	)

99 
ušt16_t
 
GPIO_Pš
;

102 
GPIOS³ed_Ty³Def
 
GPIO_S³ed
;

105 
GPIOMode_Ty³Def
 
GPIO_Mode
;

107 }
	tGPIO_In™Ty³Def
;

115 { 
B™_RESET
 = 0,

116 
B™_SET


117 }
	tB™AùiÚ
;

119 
	#IS_GPIO_BIT_ACTION
(
ACTION
è(((ACTIONè=ð
B™_RESET
è|| ((ACTIONè=ð
B™_SET
))

	)

133 
	#GPIO_Pš_0
 ((
ušt16_t
)0x0001è

	)

134 
	#GPIO_Pš_1
 ((
ušt16_t
)0x0002è

	)

135 
	#GPIO_Pš_2
 ((
ušt16_t
)0x0004è

	)

136 
	#GPIO_Pš_3
 ((
ušt16_t
)0x0008è

	)

137 
	#GPIO_Pš_4
 ((
ušt16_t
)0x0010è

	)

138 
	#GPIO_Pš_5
 ((
ušt16_t
)0x0020è

	)

139 
	#GPIO_Pš_6
 ((
ušt16_t
)0x0040è

	)

140 
	#GPIO_Pš_7
 ((
ušt16_t
)0x0080è

	)

141 
	#GPIO_Pš_8
 ((
ušt16_t
)0x0100è

	)

142 
	#GPIO_Pš_9
 ((
ušt16_t
)0x0200è

	)

143 
	#GPIO_Pš_10
 ((
ušt16_t
)0x0400è

	)

144 
	#GPIO_Pš_11
 ((
ušt16_t
)0x0800è

	)

145 
	#GPIO_Pš_12
 ((
ušt16_t
)0x1000è

	)

146 
	#GPIO_Pš_13
 ((
ušt16_t
)0x2000è

	)

147 
	#GPIO_Pš_14
 ((
ušt16_t
)0x4000è

	)

148 
	#GPIO_Pš_15
 ((
ušt16_t
)0x8000è

	)

149 
	#GPIO_Pš_AÎ
 ((
ušt16_t
)0xFFFFè

	)

151 
	#IS_GPIO_PIN
(
PIN
è((((PINè& (
ušt16_t
)0x00è=ð0x00è&& ((PINè!ð(ušt16_t)0x00))

	)

153 
	#IS_GET_GPIO_PIN
(
PIN
è(((PINè=ð
GPIO_Pš_0
) || \

154 ((
PIN
è=ð
GPIO_Pš_1
) || \

155 ((
PIN
è=ð
GPIO_Pš_2
) || \

156 ((
PIN
è=ð
GPIO_Pš_3
) || \

157 ((
PIN
è=ð
GPIO_Pš_4
) || \

158 ((
PIN
è=ð
GPIO_Pš_5
) || \

159 ((
PIN
è=ð
GPIO_Pš_6
) || \

160 ((
PIN
è=ð
GPIO_Pš_7
) || \

161 ((
PIN
è=ð
GPIO_Pš_8
) || \

162 ((
PIN
è=ð
GPIO_Pš_9
) || \

163 ((
PIN
è=ð
GPIO_Pš_10
) || \

164 ((
PIN
è=ð
GPIO_Pš_11
) || \

165 ((
PIN
è=ð
GPIO_Pš_12
) || \

166 ((
PIN
è=ð
GPIO_Pš_13
) || \

167 ((
PIN
è=ð
GPIO_Pš_14
) || \

168 ((
PIN
è=ð
GPIO_Pš_15
))

	)

178 
	#GPIO_Rem­_SPI1
 ((
ušt32_t
)0x00000001è

	)

179 
	#GPIO_Rem­_I2C1
 ((
ušt32_t
)0x00000002è

	)

180 
	#GPIO_Rem­_USART1
 ((
ušt32_t
)0x00000004è

	)

181 
	#GPIO_Rem­_USART2
 ((
ušt32_t
)0x00000008è

	)

182 
	#GPIO_P¬tŸlRem­_USART3
 ((
ušt32_t
)0x00140010è

	)

183 
	#GPIO_FuÎRem­_USART3
 ((
ušt32_t
)0x00140030è

	)

184 
	#GPIO_P¬tŸlRem­_TIM1
 ((
ušt32_t
)0x00160040è

	)

185 
	#GPIO_FuÎRem­_TIM1
 ((
ušt32_t
)0x001600C0è

	)

186 
	#GPIO_P¬tŸlRem­1_TIM2
 ((
ušt32_t
)0x00180100è

	)

187 
	#GPIO_P¬tŸlRem­2_TIM2
 ((
ušt32_t
)0x00180200è

	)

188 
	#GPIO_FuÎRem­_TIM2
 ((
ušt32_t
)0x00180300è

	)

189 
	#GPIO_P¬tŸlRem­_TIM3
 ((
ušt32_t
)0x001A0800è

	)

190 
	#GPIO_FuÎRem­_TIM3
 ((
ušt32_t
)0x001A0C00è

	)

191 
	#GPIO_Rem­_TIM4
 ((
ušt32_t
)0x00001000è

	)

192 
	#GPIO_Rem­1_CAN1
 ((
ušt32_t
)0x001D4000è

	)

193 
	#GPIO_Rem­2_CAN1
 ((
ušt32_t
)0x001D6000è

	)

194 
	#GPIO_Rem­_PD01
 ((
ušt32_t
)0x00008000è

	)

195 
	#GPIO_Rem­_TIM5CH4_LSI
 ((
ušt32_t
)0x00200001è

	)

196 
	#GPIO_Rem­_ADC1_ETRGINJ
 ((
ušt32_t
)0x00200002è

	)

197 
	#GPIO_Rem­_ADC1_ETRGREG
 ((
ušt32_t
)0x00200004è

	)

198 
	#GPIO_Rem­_ADC2_ETRGINJ
 ((
ušt32_t
)0x00200008è

	)

199 
	#GPIO_Rem­_ADC2_ETRGREG
 ((
ušt32_t
)0x00200010è

	)

200 
	#GPIO_Rem­_ETH
 ((
ušt32_t
)0x00200020è

	)

201 
	#GPIO_Rem­_CAN2
 ((
ušt32_t
)0x00200040è

	)

202 
	#GPIO_Rem­_SWJ_NoJTRST
 ((
ušt32_t
)0x00300100è

	)

203 
	#GPIO_Rem­_SWJ_JTAGDi§bË
 ((
ušt32_t
)0x00300200è

	)

204 
	#GPIO_Rem­_SWJ_Di§bË
 ((
ušt32_t
)0x00300400è

	)

205 
	#GPIO_Rem­_SPI3
 ((
ušt32_t
)0x00201100è

	)

206 
	#GPIO_Rem­_TIM2ITR1_PTP_SOF
 ((
ušt32_t
)0x00202000è

	)

209 
	#GPIO_Rem­_PTP_PPS
 ((
ušt32_t
)0x00204000è

	)

211 
	#GPIO_Rem­_TIM15
 ((
ušt32_t
)0x80000001è

	)

212 
	#GPIO_Rem­_TIM16
 ((
ušt32_t
)0x80000002è

	)

213 
	#GPIO_Rem­_TIM17
 ((
ušt32_t
)0x80000004è

	)

214 
	#GPIO_Rem­_CEC
 ((
ušt32_t
)0x80000008è

	)

215 
	#GPIO_Rem­_TIM1_DMA
 ((
ušt32_t
)0x80000010è

	)

217 
	#GPIO_Rem­_TIM9
 ((
ušt32_t
)0x80000020è

	)

218 
	#GPIO_Rem­_TIM10
 ((
ušt32_t
)0x80000040è

	)

219 
	#GPIO_Rem­_TIM11
 ((
ušt32_t
)0x80000080è

	)

220 
	#GPIO_Rem­_TIM13
 ((
ušt32_t
)0x80000100è

	)

221 
	#GPIO_Rem­_TIM14
 ((
ušt32_t
)0x80000200è

	)

222 
	#GPIO_Rem­_FSMC_NADV
 ((
ušt32_t
)0x80000400è

	)

224 
	#GPIO_Rem­_TIM67_DAC_DMA
 ((
ušt32_t
)0x80000800è

	)

225 
	#GPIO_Rem­_TIM12
 ((
ušt32_t
)0x80001000è

	)

226 
	#GPIO_Rem­_MISC
 ((
ušt32_t
)0x80002000è

	)

229 
	#IS_GPIO_REMAP
(
REMAP
è(((REMAPè=ð
GPIO_Rem­_SPI1
è|| ((REMAPè=ð
GPIO_Rem­_I2C1
) || \

230 ((
REMAP
è=ð
GPIO_Rem­_USART1
è|| ((REMAPè=ð
GPIO_Rem­_USART2
) || \

231 ((
REMAP
è=ð
GPIO_P¬tŸlRem­_USART3
è|| ((REMAPè=ð
GPIO_FuÎRem­_USART3
) || \

232 ((
REMAP
è=ð
GPIO_P¬tŸlRem­_TIM1
è|| ((REMAPè=ð
GPIO_FuÎRem­_TIM1
) || \

233 ((
REMAP
è=ð
GPIO_P¬tŸlRem­1_TIM2
è|| ((REMAPè=ð
GPIO_P¬tŸlRem­2_TIM2
) || \

234 ((
REMAP
è=ð
GPIO_FuÎRem­_TIM2
è|| ((REMAPè=ð
GPIO_P¬tŸlRem­_TIM3
) || \

235 ((
REMAP
è=ð
GPIO_FuÎRem­_TIM3
è|| ((REMAPè=ð
GPIO_Rem­_TIM4
) || \

236 ((
REMAP
è=ð
GPIO_Rem­1_CAN1
è|| ((REMAPè=ð
GPIO_Rem­2_CAN1
) || \

237 ((
REMAP
è=ð
GPIO_Rem­_PD01
è|| ((REMAPè=ð
GPIO_Rem­_TIM5CH4_LSI
) || \

238 ((
REMAP
è=ð
GPIO_Rem­_ADC1_ETRGINJ
è||((REMAPè=ð
GPIO_Rem­_ADC1_ETRGREG
) || \

239 ((
REMAP
è=ð
GPIO_Rem­_ADC2_ETRGINJ
è||((REMAPè=ð
GPIO_Rem­_ADC2_ETRGREG
) || \

240 ((
REMAP
è=ð
GPIO_Rem­_ETH
è||((REMAPè=ð
GPIO_Rem­_CAN2
) || \

241 ((
REMAP
è=ð
GPIO_Rem­_SWJ_NoJTRST
è|| ((REMAPè=ð
GPIO_Rem­_SWJ_JTAGDi§bË
) || \

242 ((
REMAP
è=ð
GPIO_Rem­_SWJ_Di§bË
)|| ((REMAPè=ð
GPIO_Rem­_SPI3
) || \

243 ((
REMAP
è=ð
GPIO_Rem­_TIM2ITR1_PTP_SOF
è|| ((REMAPè=ð
GPIO_Rem­_PTP_PPS
) || \

244 ((
REMAP
è=ð
GPIO_Rem­_TIM15
è|| ((REMAPè=ð
GPIO_Rem­_TIM16
) || \

245 ((
REMAP
è=ð
GPIO_Rem­_TIM17
è|| ((REMAPè=ð
GPIO_Rem­_CEC
) || \

246 ((
REMAP
è=ð
GPIO_Rem­_TIM1_DMA
è|| ((REMAPè=ð
GPIO_Rem­_TIM9
) || \

247 ((
REMAP
è=ð
GPIO_Rem­_TIM10
è|| ((REMAPè=ð
GPIO_Rem­_TIM11
) || \

248 ((
REMAP
è=ð
GPIO_Rem­_TIM13
è|| ((REMAPè=ð
GPIO_Rem­_TIM14
) || \

249 ((
REMAP
è=ð
GPIO_Rem­_FSMC_NADV
è|| ((REMAPè=ð
GPIO_Rem­_TIM67_DAC_DMA
) || \

250 ((
REMAP
è=ð
GPIO_Rem­_TIM12
è|| ((REMAPè=ð
GPIO_Rem­_MISC
))

	)

260 
	#GPIO_PÜtSourûGPIOA
 ((
ušt8_t
)0x00)

	)

261 
	#GPIO_PÜtSourûGPIOB
 ((
ušt8_t
)0x01)

	)

262 
	#GPIO_PÜtSourûGPIOC
 ((
ušt8_t
)0x02)

	)

263 
	#GPIO_PÜtSourûGPIOD
 ((
ušt8_t
)0x03)

	)

264 
	#GPIO_PÜtSourûGPIOE
 ((
ušt8_t
)0x04)

	)

265 
	#GPIO_PÜtSourûGPIOF
 ((
ušt8_t
)0x05)

	)

266 
	#GPIO_PÜtSourûGPIOG
 ((
ušt8_t
)0x06)

	)

267 
	#IS_GPIO_EVENTOUT_PORT_SOURCE
(
PORTSOURCE
è(((PORTSOURCEè=ð
GPIO_PÜtSourûGPIOA
) || \

268 ((
PORTSOURCE
è=ð
GPIO_PÜtSourûGPIOB
) || \

269 ((
PORTSOURCE
è=ð
GPIO_PÜtSourûGPIOC
) || \

270 ((
PORTSOURCE
è=ð
GPIO_PÜtSourûGPIOD
) || \

271 ((
PORTSOURCE
è=ð
GPIO_PÜtSourûGPIOE
))

	)

273 
	#IS_GPIO_EXTI_PORT_SOURCE
(
PORTSOURCE
è(((PORTSOURCEè=ð
GPIO_PÜtSourûGPIOA
) || \

274 ((
PORTSOURCE
è=ð
GPIO_PÜtSourûGPIOB
) || \

275 ((
PORTSOURCE
è=ð
GPIO_PÜtSourûGPIOC
) || \

276 ((
PORTSOURCE
è=ð
GPIO_PÜtSourûGPIOD
) || \

277 ((
PORTSOURCE
è=ð
GPIO_PÜtSourûGPIOE
) || \

278 ((
PORTSOURCE
è=ð
GPIO_PÜtSourûGPIOF
) || \

279 ((
PORTSOURCE
è=ð
GPIO_PÜtSourûGPIOG
))

	)

289 
	#GPIO_PšSourû0
 ((
ušt8_t
)0x00)

	)

290 
	#GPIO_PšSourû1
 ((
ušt8_t
)0x01)

	)

291 
	#GPIO_PšSourû2
 ((
ušt8_t
)0x02)

	)

292 
	#GPIO_PšSourû3
 ((
ušt8_t
)0x03)

	)

293 
	#GPIO_PšSourû4
 ((
ušt8_t
)0x04)

	)

294 
	#GPIO_PšSourû5
 ((
ušt8_t
)0x05)

	)

295 
	#GPIO_PšSourû6
 ((
ušt8_t
)0x06)

	)

296 
	#GPIO_PšSourû7
 ((
ušt8_t
)0x07)

	)

297 
	#GPIO_PšSourû8
 ((
ušt8_t
)0x08)

	)

298 
	#GPIO_PšSourû9
 ((
ušt8_t
)0x09)

	)

299 
	#GPIO_PšSourû10
 ((
ušt8_t
)0x0A)

	)

300 
	#GPIO_PšSourû11
 ((
ušt8_t
)0x0B)

	)

301 
	#GPIO_PšSourû12
 ((
ušt8_t
)0x0C)

	)

302 
	#GPIO_PšSourû13
 ((
ušt8_t
)0x0D)

	)

303 
	#GPIO_PšSourû14
 ((
ušt8_t
)0x0E)

	)

304 
	#GPIO_PšSourû15
 ((
ušt8_t
)0x0F)

	)

306 
	#IS_GPIO_PIN_SOURCE
(
PINSOURCE
è(((PINSOURCEè=ð
GPIO_PšSourû0
) || \

307 ((
PINSOURCE
è=ð
GPIO_PšSourû1
) || \

308 ((
PINSOURCE
è=ð
GPIO_PšSourû2
) || \

309 ((
PINSOURCE
è=ð
GPIO_PšSourû3
) || \

310 ((
PINSOURCE
è=ð
GPIO_PšSourû4
) || \

311 ((
PINSOURCE
è=ð
GPIO_PšSourû5
) || \

312 ((
PINSOURCE
è=ð
GPIO_PšSourû6
) || \

313 ((
PINSOURCE
è=ð
GPIO_PšSourû7
) || \

314 ((
PINSOURCE
è=ð
GPIO_PšSourû8
) || \

315 ((
PINSOURCE
è=ð
GPIO_PšSourû9
) || \

316 ((
PINSOURCE
è=ð
GPIO_PšSourû10
) || \

317 ((
PINSOURCE
è=ð
GPIO_PšSourû11
) || \

318 ((
PINSOURCE
è=ð
GPIO_PšSourû12
) || \

319 ((
PINSOURCE
è=ð
GPIO_PšSourû13
) || \

320 ((
PINSOURCE
è=ð
GPIO_PšSourû14
) || \

321 ((
PINSOURCE
è=ð
GPIO_PšSourû15
))

	)

330 
	#GPIO_ETH_MedŸIÁ”çû_MII
 ((
u32
)0x00000000)

	)

331 
	#GPIO_ETH_MedŸIÁ”çû_RMII
 ((
u32
)0x00000001)

	)

333 
	#IS_GPIO_ETH_MEDIA_INTERFACE
(
INTERFACE
è(((INTERFACEè=ð
GPIO_ETH_MedŸIÁ”çû_MII
) || \

334 ((
INTERFACE
è=ð
GPIO_ETH_MedŸIÁ”çû_RMII
))

	)

355 
GPIO_DeIn™
(
GPIO_Ty³Def
* 
GPIOx
);

356 
GPIO_AFIODeIn™
();

357 
GPIO_In™
(
GPIO_Ty³Def
* 
GPIOx
, 
GPIO_In™Ty³Def
* 
GPIO_In™SŒuù
);

358 
GPIO_SŒuùIn™
(
GPIO_In™Ty³Def
* 
GPIO_In™SŒuù
);

359 
ušt8_t
 
GPIO_R—dIÅutD©aB™
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

360 
ušt16_t
 
GPIO_R—dIÅutD©a
(
GPIO_Ty³Def
* 
GPIOx
);

361 
ušt8_t
 
GPIO_R—dOuutD©aB™
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

362 
ušt16_t
 
GPIO_R—dOuutD©a
(
GPIO_Ty³Def
* 
GPIOx
);

363 
GPIO_S‘B™s
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

364 
GPIO_Re£tB™s
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

365 
GPIO_Wr™eB™
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
, 
B™AùiÚ
 
B™V®
);

366 
GPIO_Wr™e
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
PÜtV®
);

367 
GPIO_PšLockCÚfig
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

368 
GPIO_Ev’tOuutCÚfig
(
ušt8_t
 
GPIO_PÜtSourû
, ušt8_ˆ
GPIO_PšSourû
);

369 
GPIO_Ev’tOuutCmd
(
FunùiÚ®S‹
 
NewS‹
);

370 
GPIO_PšRem­CÚfig
(
ušt32_t
 
GPIO_Rem­
, 
FunùiÚ®S‹
 
NewS‹
);

371 
GPIO_EXTILšeCÚfig
(
ušt8_t
 
GPIO_PÜtSourû
, ušt8_ˆ
GPIO_PšSourû
);

372 
GPIO_ETH_MedŸIÁ”çûCÚfig
(
ušt32_t
 
GPIO_ETH_MedŸIÁ”çû
);

374 #ifdeà
__ýlu¥lus


	@F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\inc\stm32f10x_i2c.h

30 #iâdeà
__STM32F10x_I2C_H


31 
	#__STM32F10x_I2C_H


	)

33 #ifdeà
__ýlu¥lus


38 
	~"¡m32f10x.h
"

58 
ušt32_t
 
I2C_ClockS³ed
;

61 
ušt16_t
 
I2C_Mode
;

64 
ušt16_t
 
I2C_DutyCyþe
;

67 
ušt16_t
 
I2C_OwnAdd»ss1
;

70 
ušt16_t
 
I2C_Ack
;

73 
ušt16_t
 
I2C_AcknowËdgedAdd»ss
;

75 }
	tI2C_In™Ty³Def
;

86 
	#IS_I2C_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ð
I2C1
) || \

87 ((
PERIPH
è=ð
I2C2
))

	)

92 
	#I2C_Mode_I2C
 ((
ušt16_t
)0x0000)

	)

93 
	#I2C_Mode_SMBusDeviû
 ((
ušt16_t
)0x0002)

	)

94 
	#I2C_Mode_SMBusHo¡
 ((
ušt16_t
)0x000A)

	)

95 
	#IS_I2C_MODE
(
MODE
è(((MODEè=ð
I2C_Mode_I2C
) || \

96 ((
MODE
è=ð
I2C_Mode_SMBusDeviû
) || \

97 ((
MODE
è=ð
I2C_Mode_SMBusHo¡
))

	)

106 
	#I2C_DutyCyþe_16_9
 ((
ušt16_t
)0x4000è

	)

107 
	#I2C_DutyCyþe_2
 ((
ušt16_t
)0xBFFFè

	)

108 
	#IS_I2C_DUTY_CYCLE
(
CYCLE
è(((CYCLEè=ð
I2C_DutyCyþe_16_9
) || \

109 ((
CYCLE
è=ð
I2C_DutyCyþe_2
))

	)

118 
	#I2C_Ack_EÇbË
 ((
ušt16_t
)0x0400)

	)

119 
	#I2C_Ack_Di§bË
 ((
ušt16_t
)0x0000)

	)

120 
	#IS_I2C_ACK_STATE
(
STATE
è(((STATEè=ð
I2C_Ack_EÇbË
) || \

121 ((
STATE
è=ð
I2C_Ack_Di§bË
))

	)

130 
	#I2C_DœeùiÚ_T¿nsm™‹r
 ((
ušt8_t
)0x00)

	)

131 
	#I2C_DœeùiÚ_Reûiv”
 ((
ušt8_t
)0x01)

	)

132 
	#IS_I2C_DIRECTION
(
DIRECTION
è(((DIRECTIONè=ð
I2C_DœeùiÚ_T¿nsm™‹r
) || \

133 ((
DIRECTION
è=ð
I2C_DœeùiÚ_Reûiv”
))

	)

142 
	#I2C_AcknowËdgedAdd»ss_7b™
 ((
ušt16_t
)0x4000)

	)

143 
	#I2C_AcknowËdgedAdd»ss_10b™
 ((
ušt16_t
)0xC000)

	)

144 
	#IS_I2C_ACKNOWLEDGE_ADDRESS
(
ADDRESS
è(((ADDRESSè=ð
I2C_AcknowËdgedAdd»ss_7b™
) || \

145 ((
ADDRESS
è=ð
I2C_AcknowËdgedAdd»ss_10b™
))

	)

154 
	#I2C_Regi¡”_CR1
 ((
ušt8_t
)0x00)

	)

155 
	#I2C_Regi¡”_CR2
 ((
ušt8_t
)0x04)

	)

156 
	#I2C_Regi¡”_OAR1
 ((
ušt8_t
)0x08)

	)

157 
	#I2C_Regi¡”_OAR2
 ((
ušt8_t
)0x0C)

	)

158 
	#I2C_Regi¡”_DR
 ((
ušt8_t
)0x10)

	)

159 
	#I2C_Regi¡”_SR1
 ((
ušt8_t
)0x14)

	)

160 
	#I2C_Regi¡”_SR2
 ((
ušt8_t
)0x18)

	)

161 
	#I2C_Regi¡”_CCR
 ((
ušt8_t
)0x1C)

	)

162 
	#I2C_Regi¡”_TRISE
 ((
ušt8_t
)0x20)

	)

163 
	#IS_I2C_REGISTER
(
REGISTER
è(((REGISTERè=ð
I2C_Regi¡”_CR1
) || \

164 ((
REGISTER
è=ð
I2C_Regi¡”_CR2
) || \

165 ((
REGISTER
è=ð
I2C_Regi¡”_OAR1
) || \

166 ((
REGISTER
è=ð
I2C_Regi¡”_OAR2
) || \

167 ((
REGISTER
è=ð
I2C_Regi¡”_DR
) || \

168 ((
REGISTER
è=ð
I2C_Regi¡”_SR1
) || \

169 ((
REGISTER
è=ð
I2C_Regi¡”_SR2
) || \

170 ((
REGISTER
è=ð
I2C_Regi¡”_CCR
) || \

171 ((
REGISTER
è=ð
I2C_Regi¡”_TRISE
))

	)

180 
	#I2C_SMBusAË¹_Low
 ((
ušt16_t
)0x2000)

	)

181 
	#I2C_SMBusAË¹_High
 ((
ušt16_t
)0xDFFF)

	)

182 
	#IS_I2C_SMBUS_ALERT
(
ALERT
è(((ALERTè=ð
I2C_SMBusAË¹_Low
) || \

183 ((
ALERT
è=ð
I2C_SMBusAË¹_High
))

	)

192 
	#I2C_PECPos™iÚ_Next
 ((
ušt16_t
)0x0800)

	)

193 
	#I2C_PECPos™iÚ_Cu¼’t
 ((
ušt16_t
)0xF7FF)

	)

194 
	#IS_I2C_PEC_POSITION
(
POSITION
è(((POSITIONè=ð
I2C_PECPos™iÚ_Next
) || \

195 ((
POSITION
è=ð
I2C_PECPos™iÚ_Cu¼’t
))

	)

204 
	#I2C_NACKPos™iÚ_Next
 ((
ušt16_t
)0x0800)

	)

205 
	#I2C_NACKPos™iÚ_Cu¼’t
 ((
ušt16_t
)0xF7FF)

	)

206 
	#IS_I2C_NACK_POSITION
(
POSITION
è(((POSITIONè=ð
I2C_NACKPos™iÚ_Next
) || \

207 ((
POSITION
è=ð
I2C_NACKPos™iÚ_Cu¼’t
))

	)

216 
	#I2C_IT_BUF
 ((
ušt16_t
)0x0400)

	)

217 
	#I2C_IT_EVT
 ((
ušt16_t
)0x0200)

	)

218 
	#I2C_IT_ERR
 ((
ušt16_t
)0x0100)

	)

219 
	#IS_I2C_CONFIG_IT
(
IT
è((((ITè& (
ušt16_t
)0xF8FFè=ð0x00è&& ((ITè!ð0x00))

	)

228 
	#I2C_IT_SMBALERT
 ((
ušt32_t
)0x01008000)

	)

229 
	#I2C_IT_TIMEOUT
 ((
ušt32_t
)0x01004000)

	)

230 
	#I2C_IT_PECERR
 ((
ušt32_t
)0x01001000)

	)

231 
	#I2C_IT_OVR
 ((
ušt32_t
)0x01000800)

	)

232 
	#I2C_IT_AF
 ((
ušt32_t
)0x01000400)

	)

233 
	#I2C_IT_ARLO
 ((
ušt32_t
)0x01000200)

	)

234 
	#I2C_IT_BERR
 ((
ušt32_t
)0x01000100)

	)

235 
	#I2C_IT_TXE
 ((
ušt32_t
)0x06000080)

	)

236 
	#I2C_IT_RXNE
 ((
ušt32_t
)0x06000040)

	)

237 
	#I2C_IT_STOPF
 ((
ušt32_t
)0x02000010)

	)

238 
	#I2C_IT_ADD10
 ((
ušt32_t
)0x02000008)

	)

239 
	#I2C_IT_BTF
 ((
ušt32_t
)0x02000004)

	)

240 
	#I2C_IT_ADDR
 ((
ušt32_t
)0x02000002)

	)

241 
	#I2C_IT_SB
 ((
ušt32_t
)0x02000001)

	)

243 
	#IS_I2C_CLEAR_IT
(
IT
è((((ITè& (
ušt16_t
)0x20FFè=ð0x00è&& ((ITè!ð(ušt16_t)0x00))

	)

245 
	#IS_I2C_GET_IT
(
IT
è(((ITè=ð
I2C_IT_SMBALERT
è|| ((ITè=ð
I2C_IT_TIMEOUT
) || \

246 ((
IT
è=ð
I2C_IT_PECERR
è|| ((ITè=ð
I2C_IT_OVR
) || \

247 ((
IT
è=ð
I2C_IT_AF
è|| ((ITè=ð
I2C_IT_ARLO
) || \

248 ((
IT
è=ð
I2C_IT_BERR
è|| ((ITè=ð
I2C_IT_TXE
) || \

249 ((
IT
è=ð
I2C_IT_RXNE
è|| ((ITè=ð
I2C_IT_STOPF
) || \

250 ((
IT
è=ð
I2C_IT_ADD10
è|| ((ITè=ð
I2C_IT_BTF
) || \

251 ((
IT
è=ð
I2C_IT_ADDR
è|| ((ITè=ð
I2C_IT_SB
))

	)

264 
	#I2C_FLAG_DUALF
 ((
ušt32_t
)0x00800000)

	)

265 
	#I2C_FLAG_SMBHOST
 ((
ušt32_t
)0x00400000)

	)

266 
	#I2C_FLAG_SMBDEFAULT
 ((
ušt32_t
)0x00200000)

	)

267 
	#I2C_FLAG_GENCALL
 ((
ušt32_t
)0x00100000)

	)

268 
	#I2C_FLAG_TRA
 ((
ušt32_t
)0x00040000)

	)

269 
	#I2C_FLAG_BUSY
 ((
ušt32_t
)0x00020000)

	)

270 
	#I2C_FLAG_MSL
 ((
ušt32_t
)0x00010000)

	)

276 
	#I2C_FLAG_SMBALERT
 ((
ušt32_t
)0x10008000)

	)

277 
	#I2C_FLAG_TIMEOUT
 ((
ušt32_t
)0x10004000)

	)

278 
	#I2C_FLAG_PECERR
 ((
ušt32_t
)0x10001000)

	)

279 
	#I2C_FLAG_OVR
 ((
ušt32_t
)0x10000800)

	)

280 
	#I2C_FLAG_AF
 ((
ušt32_t
)0x10000400)

	)

281 
	#I2C_FLAG_ARLO
 ((
ušt32_t
)0x10000200)

	)

282 
	#I2C_FLAG_BERR
 ((
ušt32_t
)0x10000100)

	)

283 
	#I2C_FLAG_TXE
 ((
ušt32_t
)0x10000080)

	)

284 
	#I2C_FLAG_RXNE
 ((
ušt32_t
)0x10000040)

	)

285 
	#I2C_FLAG_STOPF
 ((
ušt32_t
)0x10000010)

	)

286 
	#I2C_FLAG_ADD10
 ((
ušt32_t
)0x10000008)

	)

287 
	#I2C_FLAG_BTF
 ((
ušt32_t
)0x10000004)

	)

288 
	#I2C_FLAG_ADDR
 ((
ušt32_t
)0x10000002)

	)

289 
	#I2C_FLAG_SB
 ((
ušt32_t
)0x10000001)

	)

291 
	#IS_I2C_CLEAR_FLAG
(
FLAG
è((((FLAGè& (
ušt16_t
)0x20FFè=ð0x00è&& ((FLAGè!ð(ušt16_t)0x00))

	)

293 
	#IS_I2C_GET_FLAG
(
FLAG
è(((FLAGè=ð
I2C_FLAG_DUALF
è|| ((FLAGè=ð
I2C_FLAG_SMBHOST
) || \

294 ((
FLAG
è=ð
I2C_FLAG_SMBDEFAULT
è|| ((FLAGè=ð
I2C_FLAG_GENCALL
) || \

295 ((
FLAG
è=ð
I2C_FLAG_TRA
è|| ((FLAGè=ð
I2C_FLAG_BUSY
) || \

296 ((
FLAG
è=ð
I2C_FLAG_MSL
è|| ((FLAGè=ð
I2C_FLAG_SMBALERT
) || \

297 ((
FLAG
è=ð
I2C_FLAG_TIMEOUT
è|| ((FLAGè=ð
I2C_FLAG_PECERR
) || \

298 ((
FLAG
è=ð
I2C_FLAG_OVR
è|| ((FLAGè=ð
I2C_FLAG_AF
) || \

299 ((
FLAG
è=ð
I2C_FLAG_ARLO
è|| ((FLAGè=ð
I2C_FLAG_BERR
) || \

300 ((
FLAG
è=ð
I2C_FLAG_TXE
è|| ((FLAGè=ð
I2C_FLAG_RXNE
) || \

301 ((
FLAG
è=ð
I2C_FLAG_STOPF
è|| ((FLAGè=ð
I2C_FLAG_ADD10
) || \

302 ((
FLAG
è=ð
I2C_FLAG_BTF
è|| ((FLAGè=ð
I2C_FLAG_ADDR
) || \

303 ((
FLAG
è=ð
I2C_FLAG_SB
))

	)

325 
	#I2C_EVENT_MASTER_MODE_SELECT
 ((
ušt32_t
)0x00030001è

	)

353 
	#I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
 ((
ušt32_t
)0x00070082è

	)

354 
	#I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED
 ((
ušt32_t
)0x00030002è

	)

356 
	#I2C_EVENT_MASTER_MODE_ADDRESS10
 ((
ušt32_t
)0x00030008è

	)

389 
	#I2C_EVENT_MASTER_BYTE_RECEIVED
 ((
ušt32_t
)0x00030040è

	)

393 
	#I2C_EVENT_MASTER_BYTE_TRANSMITTING
 ((
ušt32_t
)0x00070080è

	)

395 
	#I2C_EVENT_MASTER_BYTE_TRANSMITTED
 ((
ušt32_t
)0x00070084è

	)

430 
	#I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED
 ((
ušt32_t
)0x00020002è

	)

431 
	#I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED
 ((
ušt32_t
)0x00060082è

	)

434 
	#I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED
 ((
ušt32_t
)0x00820000è

	)

435 
	#I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED
 ((
ušt32_t
)0x00860080è

	)

438 
	#I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED
 ((
ušt32_t
)0x00120000è

	)

469 
	#I2C_EVENT_SLAVE_BYTE_RECEIVED
 ((
ušt32_t
)0x00020040è

	)

471 
	#I2C_EVENT_SLAVE_STOP_DETECTED
 ((
ušt32_t
)0x00000010è

	)

475 
	#I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 ((
ušt32_t
)0x00060084è

	)

476 
	#I2C_EVENT_SLAVE_BYTE_TRANSMITTING
 ((
ušt32_t
)0x00060080è

	)

478 
	#I2C_EVENT_SLAVE_ACK_FAILURE
 ((
ušt32_t
)0x00000400è

	)

482 
	#IS_I2C_EVENT
(
EVENT
è(((EVENTè=ð
I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED
) || \

483 ((
EVENT
è=ð
I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED
) || \

484 ((
EVENT
è=ð
I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED
) || \

485 ((
EVENT
è=ð
I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED
) || \

486 ((
EVENT
è=ð
I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED
) || \

487 ((
EVENT
è=ð
I2C_EVENT_SLAVE_BYTE_RECEIVED
) || \

488 ((
EVENT
è=ð(
I2C_EVENT_SLAVE_BYTE_RECEIVED
 | 
I2C_FLAG_DUALF
)) || \

489 ((
EVENT
è=ð(
I2C_EVENT_SLAVE_BYTE_RECEIVED
 | 
I2C_FLAG_GENCALL
)) || \

490 ((
EVENT
è=ð
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
) || \

491 ((
EVENT
è=ð(
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 | 
I2C_FLAG_DUALF
)) || \

492 ((
EVENT
è=ð(
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 | 
I2C_FLAG_GENCALL
)) || \

493 ((
EVENT
è=ð
I2C_EVENT_SLAVE_STOP_DETECTED
) || \

494 ((
EVENT
è=ð
I2C_EVENT_MASTER_MODE_SELECT
) || \

495 ((
EVENT
è=ð
I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
) || \

496 ((
EVENT
è=ð
I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED
) || \

497 ((
EVENT
è=ð
I2C_EVENT_MASTER_BYTE_RECEIVED
) || \

498 ((
EVENT
è=ð
I2C_EVENT_MASTER_BYTE_TRANSMITTED
) || \

499 ((
EVENT
è=ð
I2C_EVENT_MASTER_BYTE_TRANSMITTING
) || \

500 ((
EVENT
è=ð
I2C_EVENT_MASTER_MODE_ADDRESS10
) || \

501 ((
EVENT
è=ð
I2C_EVENT_SLAVE_ACK_FAILURE
))

	)

510 
	#IS_I2C_OWN_ADDRESS1
(
ADDRESS1
è((ADDRESS1è<ð0x3FF)

	)

519 
	#IS_I2C_CLOCK_SPEED
(
SPEED
è(((SPEEDè>ð0x1è&& ((SPEEDè<ð400000))

	)

540 
I2C_DeIn™
(
I2C_Ty³Def
* 
I2Cx
);

541 
I2C_In™
(
I2C_Ty³Def
* 
I2Cx
, 
I2C_In™Ty³Def
* 
I2C_In™SŒuù
);

542 
I2C_SŒuùIn™
(
I2C_In™Ty³Def
* 
I2C_In™SŒuù
);

543 
I2C_Cmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

544 
I2C_DMACmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

545 
I2C_DMALa¡T¿nsãrCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

546 
I2C_G’”©eSTART
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

547 
I2C_G’”©eSTOP
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

548 
I2C_AcknowËdgeCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

549 
I2C_OwnAdd»ss2CÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt8_t
 
Add»ss
);

550 
I2C_Du®Add»ssCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

551 
I2C_G’”®C®lCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

552 
I2C_ITCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_IT
, 
FunùiÚ®S‹
 
NewS‹
);

553 
I2C_S’dD©a
(
I2C_Ty³Def
* 
I2Cx
, 
ušt8_t
 
D©a
);

554 
ušt8_t
 
I2C_ReûiveD©a
(
I2C_Ty³Def
* 
I2Cx
);

555 
I2C_S’d7b™Add»ss
(
I2C_Ty³Def
* 
I2Cx
, 
ušt8_t
 
Add»ss
, ušt8_ˆ
I2C_DœeùiÚ
);

556 
ušt16_t
 
I2C_R—dRegi¡”
(
I2C_Ty³Def
* 
I2Cx
, 
ušt8_t
 
I2C_Regi¡”
);

557 
I2C_Soáw¬eRe£tCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

558 
I2C_NACKPos™iÚCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_NACKPos™iÚ
);

559 
I2C_SMBusAË¹CÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_SMBusAË¹
);

560 
I2C_T¿nsm™PEC
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

561 
I2C_PECPos™iÚCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_PECPos™iÚ
);

562 
I2C_C®cuÏ‹PEC
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

563 
ušt8_t
 
I2C_G‘PEC
(
I2C_Ty³Def
* 
I2Cx
);

564 
I2C_ARPCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

565 
I2C_SŒ‘chClockCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

566 
I2C_Fa¡ModeDutyCyþeCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_DutyCyþe
);

651 
E¼ÜStus
 
I2C_CheckEv’t
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_EVENT
);

657 
ušt32_t
 
I2C_G‘La¡Ev’t
(
I2C_Ty³Def
* 
I2Cx
);

663 
FÏgStus
 
I2C_G‘FÏgStus
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_FLAG
);

669 
I2C_CË¬FÏg
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_FLAG
);

670 
ITStus
 
I2C_G‘ITStus
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_IT
);

671 
I2C_CË¬ITP’dšgB™
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_IT
);

673 #ifdeà
__ýlu¥lus


	@F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\inc\stm32f10x_iwdg.h

30 #iâdeà
__STM32F10x_IWDG_H


31 
	#__STM32F10x_IWDG_H


	)

33 #ifdeà
__ýlu¥lus


38 
	~"¡m32f10x.h
"

64 
	#IWDG_Wr™eAcûss_EÇbË
 ((
ušt16_t
)0x5555)

	)

65 
	#IWDG_Wr™eAcûss_Di§bË
 ((
ušt16_t
)0x0000)

	)

66 
	#IS_IWDG_WRITE_ACCESS
(
ACCESS
è(((ACCESSè=ð
IWDG_Wr™eAcûss_EÇbË
) || \

67 ((
ACCESS
è=ð
IWDG_Wr™eAcûss_Di§bË
))

	)

76 
	#IWDG_P»sÿËr_4
 ((
ušt8_t
)0x00)

	)

77 
	#IWDG_P»sÿËr_8
 ((
ušt8_t
)0x01)

	)

78 
	#IWDG_P»sÿËr_16
 ((
ušt8_t
)0x02)

	)

79 
	#IWDG_P»sÿËr_32
 ((
ušt8_t
)0x03)

	)

80 
	#IWDG_P»sÿËr_64
 ((
ušt8_t
)0x04)

	)

81 
	#IWDG_P»sÿËr_128
 ((
ušt8_t
)0x05)

	)

82 
	#IWDG_P»sÿËr_256
 ((
ušt8_t
)0x06)

	)

83 
	#IS_IWDG_PRESCALER
(
PRESCALER
è(((PRESCALERè=ð
IWDG_P»sÿËr_4
) || \

84 ((
PRESCALER
è=ð
IWDG_P»sÿËr_8
) || \

85 ((
PRESCALER
è=ð
IWDG_P»sÿËr_16
) || \

86 ((
PRESCALER
è=ð
IWDG_P»sÿËr_32
) || \

87 ((
PRESCALER
è=ð
IWDG_P»sÿËr_64
) || \

88 ((
PRESCALER
è=ð
IWDG_P»sÿËr_128
)|| \

89 ((
PRESCALER
è=ð
IWDG_P»sÿËr_256
))

	)

98 
	#IWDG_FLAG_PVU
 ((
ušt16_t
)0x0001)

	)

99 
	#IWDG_FLAG_RVU
 ((
ušt16_t
)0x0002)

	)

100 
	#IS_IWDG_FLAG
(
FLAG
è(((FLAGè=ð
IWDG_FLAG_PVU
è|| ((FLAGè=ð
IWDG_FLAG_RVU
))

	)

101 
	#IS_IWDG_RELOAD
(
RELOAD
è((RELOADè<ð0xFFF)

	)

122 
IWDG_Wr™eAcûssCmd
(
ušt16_t
 
IWDG_Wr™eAcûss
);

123 
IWDG_S‘P»sÿËr
(
ušt8_t
 
IWDG_P»sÿËr
);

124 
IWDG_S‘R–ßd
(
ušt16_t
 
R–ßd
);

125 
IWDG_R–ßdCouÁ”
();

126 
IWDG_EÇbË
();

127 
FÏgStus
 
IWDG_G‘FÏgStus
(
ušt16_t
 
IWDG_FLAG
);

129 #ifdeà
__ýlu¥lus


	@F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\inc\stm32f10x_pwr.h

30 #iâdeà
__STM32F10x_PWR_H


31 
	#__STM32F10x_PWR_H


	)

33 #ifdeà
__ýlu¥lus


38 
	~"¡m32f10x.h
"

64 
	#PWR_PVDLev–_2V2
 ((
ušt32_t
)0x00000000)

	)

65 
	#PWR_PVDLev–_2V3
 ((
ušt32_t
)0x00000020)

	)

66 
	#PWR_PVDLev–_2V4
 ((
ušt32_t
)0x00000040)

	)

67 
	#PWR_PVDLev–_2V5
 ((
ušt32_t
)0x00000060)

	)

68 
	#PWR_PVDLev–_2V6
 ((
ušt32_t
)0x00000080)

	)

69 
	#PWR_PVDLev–_2V7
 ((
ušt32_t
)0x000000A0)

	)

70 
	#PWR_PVDLev–_2V8
 ((
ušt32_t
)0x000000C0)

	)

71 
	#PWR_PVDLev–_2V9
 ((
ušt32_t
)0x000000E0)

	)

72 
	#IS_PWR_PVD_LEVEL
(
LEVEL
è(((LEVELè=ð
PWR_PVDLev–_2V2
è|| ((LEVELè=ð
PWR_PVDLev–_2V3
)|| \

73 ((
LEVEL
è=ð
PWR_PVDLev–_2V4
è|| ((LEVELè=ð
PWR_PVDLev–_2V5
)|| \

74 ((
LEVEL
è=ð
PWR_PVDLev–_2V6
è|| ((LEVELè=ð
PWR_PVDLev–_2V7
)|| \

75 ((
LEVEL
è=ð
PWR_PVDLev–_2V8
è|| ((LEVELè=ð
PWR_PVDLev–_2V9
))

	)

84 
	#PWR_ReguÏtÜ_ON
 ((
ušt32_t
)0x00000000)

	)

85 
	#PWR_ReguÏtÜ_LowPow”
 ((
ušt32_t
)0x00000001)

	)

86 
	#IS_PWR_REGULATOR
(
REGULATOR
è(((REGULATORè=ð
PWR_ReguÏtÜ_ON
) || \

87 ((
REGULATOR
è=ð
PWR_ReguÏtÜ_LowPow”
))

	)

96 
	#PWR_STOPEÁry_WFI
 ((
ušt8_t
)0x01)

	)

97 
	#PWR_STOPEÁry_WFE
 ((
ušt8_t
)0x02)

	)

98 
	#IS_PWR_STOP_ENTRY
(
ENTRY
è(((ENTRYè=ð
PWR_STOPEÁry_WFI
è|| ((ENTRYè=ð
PWR_STOPEÁry_WFE
))

	)

108 
	#PWR_FLAG_WU
 ((
ušt32_t
)0x00000001)

	)

109 
	#PWR_FLAG_SB
 ((
ušt32_t
)0x00000002)

	)

110 
	#PWR_FLAG_PVDO
 ((
ušt32_t
)0x00000004)

	)

111 
	#IS_PWR_GET_FLAG
(
FLAG
è(((FLAGè=ð
PWR_FLAG_WU
è|| ((FLAGè=ð
PWR_FLAG_SB
) || \

112 ((
FLAG
è=ð
PWR_FLAG_PVDO
))

	)

114 
	#IS_PWR_CLEAR_FLAG
(
FLAG
è(((FLAGè=ð
PWR_FLAG_WU
è|| ((FLAGè=ð
PWR_FLAG_SB
))

	)

135 
PWR_DeIn™
();

136 
PWR_BackupAcûssCmd
(
FunùiÚ®S‹
 
NewS‹
);

137 
PWR_PVDCmd
(
FunùiÚ®S‹
 
NewS‹
);

138 
PWR_PVDLev–CÚfig
(
ušt32_t
 
PWR_PVDLev–
);

139 
PWR_WakeUpPšCmd
(
FunùiÚ®S‹
 
NewS‹
);

140 
PWR_EÁ”STOPMode
(
ušt32_t
 
PWR_ReguÏtÜ
, 
ušt8_t
 
PWR_STOPEÁry
);

141 
PWR_EÁ”STANDBYMode
();

142 
FÏgStus
 
PWR_G‘FÏgStus
(
ušt32_t
 
PWR_FLAG
);

143 
PWR_CË¬FÏg
(
ušt32_t
 
PWR_FLAG
);

145 #ifdeà
__ýlu¥lus


	@F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\inc\stm32f10x_rcc.h

30 #iâdeà
__STM32F10x_RCC_H


31 
	#__STM32F10x_RCC_H


	)

33 #ifdeà
__ýlu¥lus


38 
	~"¡m32f10x.h
"

54 
ušt32_t
 
SYSCLK_F»qu’cy
;

55 
ušt32_t
 
HCLK_F»qu’cy
;

56 
ušt32_t
 
PCLK1_F»qu’cy
;

57 
ušt32_t
 
PCLK2_F»qu’cy
;

58 
ušt32_t
 
ADCCLK_F»qu’cy
;

59 }
	tRCC_ClocksTy³Def
;

73 
	#RCC_HSE_OFF
 ((
ušt32_t
)0x00000000)

	)

74 
	#RCC_HSE_ON
 ((
ušt32_t
)0x00010000)

	)

75 
	#RCC_HSE_By·ss
 ((
ušt32_t
)0x00040000)

	)

76 
	#IS_RCC_HSE
(
HSE
è(((HSEè=ð
RCC_HSE_OFF
è|| ((HSEè=ð
RCC_HSE_ON
) || \

77 ((
HSE
è=ð
RCC_HSE_By·ss
))

	)

87 
	#RCC_PLLSourû_HSI_Div2
 ((
ušt32_t
)0x00000000)

	)

89 #ià!
defšed
 (
STM32F10X_LD_VL
è&& !defšed (
STM32F10X_MD_VL
è&& !defšed (
STM32F10X_HD_VL
è&& !defšed (
STM32F10X_CL
)

90 
	#RCC_PLLSourû_HSE_Div1
 ((
ušt32_t
)0x00010000)

	)

91 
	#RCC_PLLSourû_HSE_Div2
 ((
ušt32_t
)0x00030000)

	)

92 
	#IS_RCC_PLL_SOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_PLLSourû_HSI_Div2
) || \

93 ((
SOURCE
è=ð
RCC_PLLSourû_HSE_Div1
) || \

94 ((
SOURCE
è=ð
RCC_PLLSourû_HSE_Div2
))

	)

96 
	#RCC_PLLSourû_PREDIV1
 ((
ušt32_t
)0x00010000)

	)

97 
	#IS_RCC_PLL_SOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_PLLSourû_HSI_Div2
) || \

98 ((
SOURCE
è=ð
RCC_PLLSourû_PREDIV1
))

	)

108 #iâdeà
STM32F10X_CL


109 
	#RCC_PLLMul_2
 ((
ušt32_t
)0x00000000)

	)

110 
	#RCC_PLLMul_3
 ((
ušt32_t
)0x00040000)

	)

111 
	#RCC_PLLMul_4
 ((
ušt32_t
)0x00080000)

	)

112 
	#RCC_PLLMul_5
 ((
ušt32_t
)0x000C0000)

	)

113 
	#RCC_PLLMul_6
 ((
ušt32_t
)0x00100000)

	)

114 
	#RCC_PLLMul_7
 ((
ušt32_t
)0x00140000)

	)

115 
	#RCC_PLLMul_8
 ((
ušt32_t
)0x00180000)

	)

116 
	#RCC_PLLMul_9
 ((
ušt32_t
)0x001C0000)

	)

117 
	#RCC_PLLMul_10
 ((
ušt32_t
)0x00200000)

	)

118 
	#RCC_PLLMul_11
 ((
ušt32_t
)0x00240000)

	)

119 
	#RCC_PLLMul_12
 ((
ušt32_t
)0x00280000)

	)

120 
	#RCC_PLLMul_13
 ((
ušt32_t
)0x002C0000)

	)

121 
	#RCC_PLLMul_14
 ((
ušt32_t
)0x00300000)

	)

122 
	#RCC_PLLMul_15
 ((
ušt32_t
)0x00340000)

	)

123 
	#RCC_PLLMul_16
 ((
ušt32_t
)0x00380000)

	)

124 
	#IS_RCC_PLL_MUL
(
MUL
è(((MULè=ð
RCC_PLLMul_2
è|| ((MULè=ð
RCC_PLLMul_3
) || \

125 ((
MUL
è=ð
RCC_PLLMul_4
è|| ((MULè=ð
RCC_PLLMul_5
) || \

126 ((
MUL
è=ð
RCC_PLLMul_6
è|| ((MULè=ð
RCC_PLLMul_7
) || \

127 ((
MUL
è=ð
RCC_PLLMul_8
è|| ((MULè=ð
RCC_PLLMul_9
) || \

128 ((
MUL
è=ð
RCC_PLLMul_10
è|| ((MULè=ð
RCC_PLLMul_11
) || \

129 ((
MUL
è=ð
RCC_PLLMul_12
è|| ((MULè=ð
RCC_PLLMul_13
) || \

130 ((
MUL
è=ð
RCC_PLLMul_14
è|| ((MULè=ð
RCC_PLLMul_15
) || \

131 ((
MUL
è=ð
RCC_PLLMul_16
))

	)

134 
	#RCC_PLLMul_4
 ((
ušt32_t
)0x00080000)

	)

135 
	#RCC_PLLMul_5
 ((
ušt32_t
)0x000C0000)

	)

136 
	#RCC_PLLMul_6
 ((
ušt32_t
)0x00100000)

	)

137 
	#RCC_PLLMul_7
 ((
ušt32_t
)0x00140000)

	)

138 
	#RCC_PLLMul_8
 ((
ušt32_t
)0x00180000)

	)

139 
	#RCC_PLLMul_9
 ((
ušt32_t
)0x001C0000)

	)

140 
	#RCC_PLLMul_6_5
 ((
ušt32_t
)0x00340000)

	)

142 
	#IS_RCC_PLL_MUL
(
MUL
è(((MULè=ð
RCC_PLLMul_4
è|| ((MULè=ð
RCC_PLLMul_5
) || \

143 ((
MUL
è=ð
RCC_PLLMul_6
è|| ((MULè=ð
RCC_PLLMul_7
) || \

144 ((
MUL
è=ð
RCC_PLLMul_8
è|| ((MULè=ð
RCC_PLLMul_9
) || \

145 ((
MUL
è=ð
RCC_PLLMul_6_5
))

	)

154 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
è|| defšed (
STM32F10X_CL
)

155 
	#RCC_PREDIV1_Div1
 ((
ušt32_t
)0x00000000)

	)

156 
	#RCC_PREDIV1_Div2
 ((
ušt32_t
)0x00000001)

	)

157 
	#RCC_PREDIV1_Div3
 ((
ušt32_t
)0x00000002)

	)

158 
	#RCC_PREDIV1_Div4
 ((
ušt32_t
)0x00000003)

	)

159 
	#RCC_PREDIV1_Div5
 ((
ušt32_t
)0x00000004)

	)

160 
	#RCC_PREDIV1_Div6
 ((
ušt32_t
)0x00000005)

	)

161 
	#RCC_PREDIV1_Div7
 ((
ušt32_t
)0x00000006)

	)

162 
	#RCC_PREDIV1_Div8
 ((
ušt32_t
)0x00000007)

	)

163 
	#RCC_PREDIV1_Div9
 ((
ušt32_t
)0x00000008)

	)

164 
	#RCC_PREDIV1_Div10
 ((
ušt32_t
)0x00000009)

	)

165 
	#RCC_PREDIV1_Div11
 ((
ušt32_t
)0x0000000A)

	)

166 
	#RCC_PREDIV1_Div12
 ((
ušt32_t
)0x0000000B)

	)

167 
	#RCC_PREDIV1_Div13
 ((
ušt32_t
)0x0000000C)

	)

168 
	#RCC_PREDIV1_Div14
 ((
ušt32_t
)0x0000000D)

	)

169 
	#RCC_PREDIV1_Div15
 ((
ušt32_t
)0x0000000E)

	)

170 
	#RCC_PREDIV1_Div16
 ((
ušt32_t
)0x0000000F)

	)

172 
	#IS_RCC_PREDIV1
(
PREDIV1
è(((PREDIV1è=ð
RCC_PREDIV1_Div1
è|| ((PREDIV1è=ð
RCC_PREDIV1_Div2
) || \

173 ((
PREDIV1
è=ð
RCC_PREDIV1_Div3
è|| ((PREDIV1è=ð
RCC_PREDIV1_Div4
) || \

174 ((
PREDIV1
è=ð
RCC_PREDIV1_Div5
è|| ((PREDIV1è=ð
RCC_PREDIV1_Div6
) || \

175 ((
PREDIV1
è=ð
RCC_PREDIV1_Div7
è|| ((PREDIV1è=ð
RCC_PREDIV1_Div8
) || \

176 ((
PREDIV1
è=ð
RCC_PREDIV1_Div9
è|| ((PREDIV1è=ð
RCC_PREDIV1_Div10
) || \

177 ((
PREDIV1
è=ð
RCC_PREDIV1_Div11
è|| ((PREDIV1è=ð
RCC_PREDIV1_Div12
) || \

178 ((
PREDIV1
è=ð
RCC_PREDIV1_Div13
è|| ((PREDIV1è=ð
RCC_PREDIV1_Div14
) || \

179 ((
PREDIV1
è=ð
RCC_PREDIV1_Div15
è|| ((PREDIV1è=ð
RCC_PREDIV1_Div16
))

	)

189 #ifdeà
STM32F10X_CL


191 
	#RCC_PREDIV1_Sourû_HSE
 ((
ušt32_t
)0x00000000)

	)

192 
	#RCC_PREDIV1_Sourû_PLL2
 ((
ušt32_t
)0x00010000)

	)

194 
	#IS_RCC_PREDIV1_SOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_PREDIV1_Sourû_HSE
) || \

195 ((
SOURCE
è=ð
RCC_PREDIV1_Sourû_PLL2
))

	)

196 #–ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

198 
	#RCC_PREDIV1_Sourû_HSE
 ((
ušt32_t
)0x00000000)

	)

200 
	#IS_RCC_PREDIV1_SOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_PREDIV1_Sourû_HSE
))

	)

206 #ifdeà
STM32F10X_CL


211 
	#RCC_PREDIV2_Div1
 ((
ušt32_t
)0x00000000)

	)

212 
	#RCC_PREDIV2_Div2
 ((
ušt32_t
)0x00000010)

	)

213 
	#RCC_PREDIV2_Div3
 ((
ušt32_t
)0x00000020)

	)

214 
	#RCC_PREDIV2_Div4
 ((
ušt32_t
)0x00000030)

	)

215 
	#RCC_PREDIV2_Div5
 ((
ušt32_t
)0x00000040)

	)

216 
	#RCC_PREDIV2_Div6
 ((
ušt32_t
)0x00000050)

	)

217 
	#RCC_PREDIV2_Div7
 ((
ušt32_t
)0x00000060)

	)

218 
	#RCC_PREDIV2_Div8
 ((
ušt32_t
)0x00000070)

	)

219 
	#RCC_PREDIV2_Div9
 ((
ušt32_t
)0x00000080)

	)

220 
	#RCC_PREDIV2_Div10
 ((
ušt32_t
)0x00000090)

	)

221 
	#RCC_PREDIV2_Div11
 ((
ušt32_t
)0x000000A0)

	)

222 
	#RCC_PREDIV2_Div12
 ((
ušt32_t
)0x000000B0)

	)

223 
	#RCC_PREDIV2_Div13
 ((
ušt32_t
)0x000000C0)

	)

224 
	#RCC_PREDIV2_Div14
 ((
ušt32_t
)0x000000D0)

	)

225 
	#RCC_PREDIV2_Div15
 ((
ušt32_t
)0x000000E0)

	)

226 
	#RCC_PREDIV2_Div16
 ((
ušt32_t
)0x000000F0)

	)

228 
	#IS_RCC_PREDIV2
(
PREDIV2
è(((PREDIV2è=ð
RCC_PREDIV2_Div1
è|| ((PREDIV2è=ð
RCC_PREDIV2_Div2
) || \

229 ((
PREDIV2
è=ð
RCC_PREDIV2_Div3
è|| ((PREDIV2è=ð
RCC_PREDIV2_Div4
) || \

230 ((
PREDIV2
è=ð
RCC_PREDIV2_Div5
è|| ((PREDIV2è=ð
RCC_PREDIV2_Div6
) || \

231 ((
PREDIV2
è=ð
RCC_PREDIV2_Div7
è|| ((PREDIV2è=ð
RCC_PREDIV2_Div8
) || \

232 ((
PREDIV2
è=ð
RCC_PREDIV2_Div9
è|| ((PREDIV2è=ð
RCC_PREDIV2_Div10
) || \

233 ((
PREDIV2
è=ð
RCC_PREDIV2_Div11
è|| ((PREDIV2è=ð
RCC_PREDIV2_Div12
) || \

234 ((
PREDIV2
è=ð
RCC_PREDIV2_Div13
è|| ((PREDIV2è=ð
RCC_PREDIV2_Div14
) || \

235 ((
PREDIV2
è=ð
RCC_PREDIV2_Div15
è|| ((PREDIV2è=ð
RCC_PREDIV2_Div16
))

	)

245 
	#RCC_PLL2Mul_8
 ((
ušt32_t
)0x00000600)

	)

246 
	#RCC_PLL2Mul_9
 ((
ušt32_t
)0x00000700)

	)

247 
	#RCC_PLL2Mul_10
 ((
ušt32_t
)0x00000800)

	)

248 
	#RCC_PLL2Mul_11
 ((
ušt32_t
)0x00000900)

	)

249 
	#RCC_PLL2Mul_12
 ((
ušt32_t
)0x00000A00)

	)

250 
	#RCC_PLL2Mul_13
 ((
ušt32_t
)0x00000B00)

	)

251 
	#RCC_PLL2Mul_14
 ((
ušt32_t
)0x00000C00)

	)

252 
	#RCC_PLL2Mul_16
 ((
ušt32_t
)0x00000E00)

	)

253 
	#RCC_PLL2Mul_20
 ((
ušt32_t
)0x00000F00)

	)

255 
	#IS_RCC_PLL2_MUL
(
MUL
è(((MULè=ð
RCC_PLL2Mul_8
è|| ((MULè=ð
RCC_PLL2Mul_9
) || \

256 ((
MUL
è=ð
RCC_PLL2Mul_10
è|| ((MULè=ð
RCC_PLL2Mul_11
) || \

257 ((
MUL
è=ð
RCC_PLL2Mul_12
è|| ((MULè=ð
RCC_PLL2Mul_13
) || \

258 ((
MUL
è=ð
RCC_PLL2Mul_14
è|| ((MULè=ð
RCC_PLL2Mul_16
) || \

259 ((
MUL
è=ð
RCC_PLL2Mul_20
))

	)

269 
	#RCC_PLL3Mul_8
 ((
ušt32_t
)0x00006000)

	)

270 
	#RCC_PLL3Mul_9
 ((
ušt32_t
)0x00007000)

	)

271 
	#RCC_PLL3Mul_10
 ((
ušt32_t
)0x00008000)

	)

272 
	#RCC_PLL3Mul_11
 ((
ušt32_t
)0x00009000)

	)

273 
	#RCC_PLL3Mul_12
 ((
ušt32_t
)0x0000A000)

	)

274 
	#RCC_PLL3Mul_13
 ((
ušt32_t
)0x0000B000)

	)

275 
	#RCC_PLL3Mul_14
 ((
ušt32_t
)0x0000C000)

	)

276 
	#RCC_PLL3Mul_16
 ((
ušt32_t
)0x0000E000)

	)

277 
	#RCC_PLL3Mul_20
 ((
ušt32_t
)0x0000F000)

	)

279 
	#IS_RCC_PLL3_MUL
(
MUL
è(((MULè=ð
RCC_PLL3Mul_8
è|| ((MULè=ð
RCC_PLL3Mul_9
) || \

280 ((
MUL
è=ð
RCC_PLL3Mul_10
è|| ((MULè=ð
RCC_PLL3Mul_11
) || \

281 ((
MUL
è=ð
RCC_PLL3Mul_12
è|| ((MULè=ð
RCC_PLL3Mul_13
) || \

282 ((
MUL
è=ð
RCC_PLL3Mul_14
è|| ((MULè=ð
RCC_PLL3Mul_16
) || \

283 ((
MUL
è=ð
RCC_PLL3Mul_20
))

	)

295 
	#RCC_SYSCLKSourû_HSI
 ((
ušt32_t
)0x00000000)

	)

296 
	#RCC_SYSCLKSourû_HSE
 ((
ušt32_t
)0x00000001)

	)

297 
	#RCC_SYSCLKSourû_PLLCLK
 ((
ušt32_t
)0x00000002)

	)

298 
	#IS_RCC_SYSCLK_SOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_SYSCLKSourû_HSI
) || \

299 ((
SOURCE
è=ð
RCC_SYSCLKSourû_HSE
) || \

300 ((
SOURCE
è=ð
RCC_SYSCLKSourû_PLLCLK
))

	)

309 
	#RCC_SYSCLK_Div1
 ((
ušt32_t
)0x00000000)

	)

310 
	#RCC_SYSCLK_Div2
 ((
ušt32_t
)0x00000080)

	)

311 
	#RCC_SYSCLK_Div4
 ((
ušt32_t
)0x00000090)

	)

312 
	#RCC_SYSCLK_Div8
 ((
ušt32_t
)0x000000A0)

	)

313 
	#RCC_SYSCLK_Div16
 ((
ušt32_t
)0x000000B0)

	)

314 
	#RCC_SYSCLK_Div64
 ((
ušt32_t
)0x000000C0)

	)

315 
	#RCC_SYSCLK_Div128
 ((
ušt32_t
)0x000000D0)

	)

316 
	#RCC_SYSCLK_Div256
 ((
ušt32_t
)0x000000E0)

	)

317 
	#RCC_SYSCLK_Div512
 ((
ušt32_t
)0x000000F0)

	)

318 
	#IS_RCC_HCLK
(
HCLK
è(((HCLKè=ð
RCC_SYSCLK_Div1
è|| ((HCLKè=ð
RCC_SYSCLK_Div2
) || \

319 ((
HCLK
è=ð
RCC_SYSCLK_Div4
è|| ((HCLKè=ð
RCC_SYSCLK_Div8
) || \

320 ((
HCLK
è=ð
RCC_SYSCLK_Div16
è|| ((HCLKè=ð
RCC_SYSCLK_Div64
) || \

321 ((
HCLK
è=ð
RCC_SYSCLK_Div128
è|| ((HCLKè=ð
RCC_SYSCLK_Div256
) || \

322 ((
HCLK
è=ð
RCC_SYSCLK_Div512
))

	)

331 
	#RCC_HCLK_Div1
 ((
ušt32_t
)0x00000000)

	)

332 
	#RCC_HCLK_Div2
 ((
ušt32_t
)0x00000400)

	)

333 
	#RCC_HCLK_Div4
 ((
ušt32_t
)0x00000500)

	)

334 
	#RCC_HCLK_Div8
 ((
ušt32_t
)0x00000600)

	)

335 
	#RCC_HCLK_Div16
 ((
ušt32_t
)0x00000700)

	)

336 
	#IS_RCC_PCLK
(
PCLK
è(((PCLKè=ð
RCC_HCLK_Div1
è|| ((PCLKè=ð
RCC_HCLK_Div2
) || \

337 ((
PCLK
è=ð
RCC_HCLK_Div4
è|| ((PCLKè=ð
RCC_HCLK_Div8
) || \

338 ((
PCLK
è=ð
RCC_HCLK_Div16
))

	)

347 
	#RCC_IT_LSIRDY
 ((
ušt8_t
)0x01)

	)

348 
	#RCC_IT_LSERDY
 ((
ušt8_t
)0x02)

	)

349 
	#RCC_IT_HSIRDY
 ((
ušt8_t
)0x04)

	)

350 
	#RCC_IT_HSERDY
 ((
ušt8_t
)0x08)

	)

351 
	#RCC_IT_PLLRDY
 ((
ušt8_t
)0x10)

	)

352 
	#RCC_IT_CSS
 ((
ušt8_t
)0x80)

	)

354 #iâdeà
STM32F10X_CL


355 
	#IS_RCC_IT
(
IT
è((((ITè& (
ušt8_t
)0xE0è=ð0x00è&& ((ITè!ð0x00))

	)

356 
	#IS_RCC_GET_IT
(
IT
è(((ITè=ð
RCC_IT_LSIRDY
è|| ((ITè=ð
RCC_IT_LSERDY
) || \

357 ((
IT
è=ð
RCC_IT_HSIRDY
è|| ((ITè=ð
RCC_IT_HSERDY
) || \

358 ((
IT
è=ð
RCC_IT_PLLRDY
è|| ((ITè=ð
RCC_IT_CSS
))

	)

359 
	#IS_RCC_CLEAR_IT
(
IT
è((((ITè& (
ušt8_t
)0x60è=ð0x00è&& ((ITè!ð0x00))

	)

361 
	#RCC_IT_PLL2RDY
 ((
ušt8_t
)0x20)

	)

362 
	#RCC_IT_PLL3RDY
 ((
ušt8_t
)0x40)

	)

363 
	#IS_RCC_IT
(
IT
è((((ITè& (
ušt8_t
)0x80è=ð0x00è&& ((ITè!ð0x00))

	)

364 
	#IS_RCC_GET_IT
(
IT
è(((ITè=ð
RCC_IT_LSIRDY
è|| ((ITè=ð
RCC_IT_LSERDY
) || \

365 ((
IT
è=ð
RCC_IT_HSIRDY
è|| ((ITè=ð
RCC_IT_HSERDY
) || \

366 ((
IT
è=ð
RCC_IT_PLLRDY
è|| ((ITè=ð
RCC_IT_CSS
) || \

367 ((
IT
è=ð
RCC_IT_PLL2RDY
è|| ((ITè=ð
RCC_IT_PLL3RDY
))

	)

368 
	#IS_RCC_CLEAR_IT
(
IT
è((ITè!ð0x00)

	)

376 #iâdeà
STM32F10X_CL


381 
	#RCC_USBCLKSourû_PLLCLK_1Div5
 ((
ušt8_t
)0x00)

	)

382 
	#RCC_USBCLKSourû_PLLCLK_Div1
 ((
ušt8_t
)0x01)

	)

384 
	#IS_RCC_USBCLK_SOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_USBCLKSourû_PLLCLK_1Div5
) || \

385 ((
SOURCE
è=ð
RCC_USBCLKSourû_PLLCLK_Div1
))

	)

393 
	#RCC_OTGFSCLKSourû_PLLVCO_Div3
 ((
ušt8_t
)0x00)

	)

394 
	#RCC_OTGFSCLKSourû_PLLVCO_Div2
 ((
ušt8_t
)0x01)

	)

396 
	#IS_RCC_OTGFSCLK_SOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_OTGFSCLKSourû_PLLVCO_Div3
) || \

397 ((
SOURCE
è=ð
RCC_OTGFSCLKSourû_PLLVCO_Div2
))

	)

404 #ifdeà
STM32F10X_CL


408 
	#RCC_I2S2CLKSourû_SYSCLK
 ((
ušt8_t
)0x00)

	)

409 
	#RCC_I2S2CLKSourû_PLL3_VCO
 ((
ušt8_t
)0x01)

	)

411 
	#IS_RCC_I2S2CLK_SOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_I2S2CLKSourû_SYSCLK
) || \

412 ((
SOURCE
è=ð
RCC_I2S2CLKSourû_PLL3_VCO
))

	)

420 
	#RCC_I2S3CLKSourû_SYSCLK
 ((
ušt8_t
)0x00)

	)

421 
	#RCC_I2S3CLKSourû_PLL3_VCO
 ((
ušt8_t
)0x01)

	)

423 
	#IS_RCC_I2S3CLK_SOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_I2S3CLKSourû_SYSCLK
) || \

424 ((
SOURCE
è=ð
RCC_I2S3CLKSourû_PLL3_VCO
))

	)

435 
	#RCC_PCLK2_Div2
 ((
ušt32_t
)0x00000000)

	)

436 
	#RCC_PCLK2_Div4
 ((
ušt32_t
)0x00004000)

	)

437 
	#RCC_PCLK2_Div6
 ((
ušt32_t
)0x00008000)

	)

438 
	#RCC_PCLK2_Div8
 ((
ušt32_t
)0x0000C000)

	)

439 
	#IS_RCC_ADCCLK
(
ADCCLK
è(((ADCCLKè=ð
RCC_PCLK2_Div2
è|| ((ADCCLKè=ð
RCC_PCLK2_Div4
) || \

440 ((
ADCCLK
è=ð
RCC_PCLK2_Div6
è|| ((ADCCLKè=ð
RCC_PCLK2_Div8
))

	)

449 
	#RCC_LSE_OFF
 ((
ušt8_t
)0x00)

	)

450 
	#RCC_LSE_ON
 ((
ušt8_t
)0x01)

	)

451 
	#RCC_LSE_By·ss
 ((
ušt8_t
)0x04)

	)

452 
	#IS_RCC_LSE
(
LSE
è(((LSEè=ð
RCC_LSE_OFF
è|| ((LSEè=ð
RCC_LSE_ON
) || \

453 ((
LSE
è=ð
RCC_LSE_By·ss
))

	)

462 
	#RCC_RTCCLKSourû_LSE
 ((
ušt32_t
)0x00000100)

	)

463 
	#RCC_RTCCLKSourû_LSI
 ((
ušt32_t
)0x00000200)

	)

464 
	#RCC_RTCCLKSourû_HSE_Div128
 ((
ušt32_t
)0x00000300)

	)

465 
	#IS_RCC_RTCCLK_SOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_RTCCLKSourû_LSE
) || \

466 ((
SOURCE
è=ð
RCC_RTCCLKSourû_LSI
) || \

467 ((
SOURCE
è=ð
RCC_RTCCLKSourû_HSE_Div128
))

	)

476 
	#RCC_AHBP”h_DMA1
 ((
ušt32_t
)0x00000001)

	)

477 
	#RCC_AHBP”h_DMA2
 ((
ušt32_t
)0x00000002)

	)

478 
	#RCC_AHBP”h_SRAM
 ((
ušt32_t
)0x00000004)

	)

479 
	#RCC_AHBP”h_FLITF
 ((
ušt32_t
)0x00000010)

	)

480 
	#RCC_AHBP”h_CRC
 ((
ušt32_t
)0x00000040)

	)

482 #iâdeà
STM32F10X_CL


483 
	#RCC_AHBP”h_FSMC
 ((
ušt32_t
)0x00000100)

	)

484 
	#RCC_AHBP”h_SDIO
 ((
ušt32_t
)0x00000400)

	)

485 
	#IS_RCC_AHB_PERIPH
(
PERIPH
è((((PERIPHè& 0xFFFFFAA8è=ð0x00è&& ((PERIPHè!ð0x00))

	)

487 
	#RCC_AHBP”h_OTG_FS
 ((
ušt32_t
)0x00001000)

	)

488 
	#RCC_AHBP”h_ETH_MAC
 ((
ušt32_t
)0x00004000)

	)

489 
	#RCC_AHBP”h_ETH_MAC_Tx
 ((
ušt32_t
)0x00008000)

	)

490 
	#RCC_AHBP”h_ETH_MAC_Rx
 ((
ušt32_t
)0x00010000)

	)

492 
	#IS_RCC_AHB_PERIPH
(
PERIPH
è((((PERIPHè& 0xFFFE2FA8è=ð0x00è&& ((PERIPHè!ð0x00))

	)

493 
	#IS_RCC_AHB_PERIPH_RESET
(
PERIPH
è((((PERIPHè& 0xFFFFAFFFè=ð0x00è&& ((PERIPHè!ð0x00))

	)

503 
	#RCC_APB2P”h_AFIO
 ((
ušt32_t
)0x00000001)

	)

504 
	#RCC_APB2P”h_GPIOA
 ((
ušt32_t
)0x00000004)

	)

505 
	#RCC_APB2P”h_GPIOB
 ((
ušt32_t
)0x00000008)

	)

506 
	#RCC_APB2P”h_GPIOC
 ((
ušt32_t
)0x00000010)

	)

507 
	#RCC_APB2P”h_GPIOD
 ((
ušt32_t
)0x00000020)

	)

508 
	#RCC_APB2P”h_GPIOE
 ((
ušt32_t
)0x00000040)

	)

509 
	#RCC_APB2P”h_GPIOF
 ((
ušt32_t
)0x00000080)

	)

510 
	#RCC_APB2P”h_GPIOG
 ((
ušt32_t
)0x00000100)

	)

511 
	#RCC_APB2P”h_ADC1
 ((
ušt32_t
)0x00000200)

	)

512 
	#RCC_APB2P”h_ADC2
 ((
ušt32_t
)0x00000400)

	)

513 
	#RCC_APB2P”h_TIM1
 ((
ušt32_t
)0x00000800)

	)

514 
	#RCC_APB2P”h_SPI1
 ((
ušt32_t
)0x00001000)

	)

515 
	#RCC_APB2P”h_TIM8
 ((
ušt32_t
)0x00002000)

	)

516 
	#RCC_APB2P”h_USART1
 ((
ušt32_t
)0x00004000)

	)

517 
	#RCC_APB2P”h_ADC3
 ((
ušt32_t
)0x00008000)

	)

518 
	#RCC_APB2P”h_TIM15
 ((
ušt32_t
)0x00010000)

	)

519 
	#RCC_APB2P”h_TIM16
 ((
ušt32_t
)0x00020000)

	)

520 
	#RCC_APB2P”h_TIM17
 ((
ušt32_t
)0x00040000)

	)

521 
	#RCC_APB2P”h_TIM9
 ((
ušt32_t
)0x00080000)

	)

522 
	#RCC_APB2P”h_TIM10
 ((
ušt32_t
)0x00100000)

	)

523 
	#RCC_APB2P”h_TIM11
 ((
ušt32_t
)0x00200000)

	)

525 
	#IS_RCC_APB2_PERIPH
(
PERIPH
è((((PERIPHè& 0xFFC00002è=ð0x00è&& ((PERIPHè!ð0x00))

	)

534 
	#RCC_APB1P”h_TIM2
 ((
ušt32_t
)0x00000001)

	)

535 
	#RCC_APB1P”h_TIM3
 ((
ušt32_t
)0x00000002)

	)

536 
	#RCC_APB1P”h_TIM4
 ((
ušt32_t
)0x00000004)

	)

537 
	#RCC_APB1P”h_TIM5
 ((
ušt32_t
)0x00000008)

	)

538 
	#RCC_APB1P”h_TIM6
 ((
ušt32_t
)0x00000010)

	)

539 
	#RCC_APB1P”h_TIM7
 ((
ušt32_t
)0x00000020)

	)

540 
	#RCC_APB1P”h_TIM12
 ((
ušt32_t
)0x00000040)

	)

541 
	#RCC_APB1P”h_TIM13
 ((
ušt32_t
)0x00000080)

	)

542 
	#RCC_APB1P”h_TIM14
 ((
ušt32_t
)0x00000100)

	)

543 
	#RCC_APB1P”h_WWDG
 ((
ušt32_t
)0x00000800)

	)

544 
	#RCC_APB1P”h_SPI2
 ((
ušt32_t
)0x00004000)

	)

545 
	#RCC_APB1P”h_SPI3
 ((
ušt32_t
)0x00008000)

	)

546 
	#RCC_APB1P”h_USART2
 ((
ušt32_t
)0x00020000)

	)

547 
	#RCC_APB1P”h_USART3
 ((
ušt32_t
)0x00040000)

	)

548 
	#RCC_APB1P”h_UART4
 ((
ušt32_t
)0x00080000)

	)

549 
	#RCC_APB1P”h_UART5
 ((
ušt32_t
)0x00100000)

	)

550 
	#RCC_APB1P”h_I2C1
 ((
ušt32_t
)0x00200000)

	)

551 
	#RCC_APB1P”h_I2C2
 ((
ušt32_t
)0x00400000)

	)

552 
	#RCC_APB1P”h_USB
 ((
ušt32_t
)0x00800000)

	)

553 
	#RCC_APB1P”h_CAN1
 ((
ušt32_t
)0x02000000)

	)

554 
	#RCC_APB1P”h_CAN2
 ((
ušt32_t
)0x04000000)

	)

555 
	#RCC_APB1P”h_BKP
 ((
ušt32_t
)0x08000000)

	)

556 
	#RCC_APB1P”h_PWR
 ((
ušt32_t
)0x10000000)

	)

557 
	#RCC_APB1P”h_DAC
 ((
ušt32_t
)0x20000000)

	)

558 
	#RCC_APB1P”h_CEC
 ((
ušt32_t
)0x40000000)

	)

560 
	#IS_RCC_APB1_PERIPH
(
PERIPH
è((((PERIPHè& 0x81013600è=ð0x00è&& ((PERIPHè!ð0x00))

	)

570 
	#RCC_MCO_NoClock
 ((
ušt8_t
)0x00)

	)

571 
	#RCC_MCO_SYSCLK
 ((
ušt8_t
)0x04)

	)

572 
	#RCC_MCO_HSI
 ((
ušt8_t
)0x05)

	)

573 
	#RCC_MCO_HSE
 ((
ušt8_t
)0x06)

	)

574 
	#RCC_MCO_PLLCLK_Div2
 ((
ušt8_t
)0x07)

	)

576 #iâdeà
STM32F10X_CL


577 
	#IS_RCC_MCO
(
MCO
è(((MCOè=ð
RCC_MCO_NoClock
è|| ((MCOè=ð
RCC_MCO_HSI
) || \

578 ((
MCO
è=ð
RCC_MCO_SYSCLK
è|| ((MCOè=ð
RCC_MCO_HSE
) || \

579 ((
MCO
è=ð
RCC_MCO_PLLCLK_Div2
))

	)

581 
	#RCC_MCO_PLL2CLK
 ((
ušt8_t
)0x08)

	)

582 
	#RCC_MCO_PLL3CLK_Div2
 ((
ušt8_t
)0x09)

	)

583 
	#RCC_MCO_XT1
 ((
ušt8_t
)0x0A)

	)

584 
	#RCC_MCO_PLL3CLK
 ((
ušt8_t
)0x0B)

	)

586 
	#IS_RCC_MCO
(
MCO
è(((MCOè=ð
RCC_MCO_NoClock
è|| ((MCOè=ð
RCC_MCO_HSI
) || \

587 ((
MCO
è=ð
RCC_MCO_SYSCLK
è|| ((MCOè=ð
RCC_MCO_HSE
) || \

588 ((
MCO
è=ð
RCC_MCO_PLLCLK_Div2
è|| ((MCOè=ð
RCC_MCO_PLL2CLK
) || \

589 ((
MCO
è=ð
RCC_MCO_PLL3CLK_Div2
è|| ((MCOè=ð
RCC_MCO_XT1
) || \

590 ((
MCO
è=ð
RCC_MCO_PLL3CLK
))

	)

601 
	#RCC_FLAG_HSIRDY
 ((
ušt8_t
)0x21)

	)

602 
	#RCC_FLAG_HSERDY
 ((
ušt8_t
)0x31)

	)

603 
	#RCC_FLAG_PLLRDY
 ((
ušt8_t
)0x39)

	)

604 
	#RCC_FLAG_LSERDY
 ((
ušt8_t
)0x41)

	)

605 
	#RCC_FLAG_LSIRDY
 ((
ušt8_t
)0x61)

	)

606 
	#RCC_FLAG_PINRST
 ((
ušt8_t
)0x7A)

	)

607 
	#RCC_FLAG_PORRST
 ((
ušt8_t
)0x7B)

	)

608 
	#RCC_FLAG_SFTRST
 ((
ušt8_t
)0x7C)

	)

609 
	#RCC_FLAG_IWDGRST
 ((
ušt8_t
)0x7D)

	)

610 
	#RCC_FLAG_WWDGRST
 ((
ušt8_t
)0x7E)

	)

611 
	#RCC_FLAG_LPWRRST
 ((
ušt8_t
)0x7F)

	)

613 #iâdeà
STM32F10X_CL


614 
	#IS_RCC_FLAG
(
FLAG
è(((FLAGè=ð
RCC_FLAG_HSIRDY
è|| ((FLAGè=ð
RCC_FLAG_HSERDY
) || \

615 ((
FLAG
è=ð
RCC_FLAG_PLLRDY
è|| ((FLAGè=ð
RCC_FLAG_LSERDY
) || \

616 ((
FLAG
è=ð
RCC_FLAG_LSIRDY
è|| ((FLAGè=ð
RCC_FLAG_PINRST
) || \

617 ((
FLAG
è=ð
RCC_FLAG_PORRST
è|| ((FLAGè=ð
RCC_FLAG_SFTRST
) || \

618 ((
FLAG
è=ð
RCC_FLAG_IWDGRST
)|| ((FLAGè=ð
RCC_FLAG_WWDGRST
)|| \

619 ((
FLAG
è=ð
RCC_FLAG_LPWRRST
))

	)

621 
	#RCC_FLAG_PLL2RDY
 ((
ušt8_t
)0x3B)

	)

622 
	#RCC_FLAG_PLL3RDY
 ((
ušt8_t
)0x3D)

	)

623 
	#IS_RCC_FLAG
(
FLAG
è(((FLAGè=ð
RCC_FLAG_HSIRDY
è|| ((FLAGè=ð
RCC_FLAG_HSERDY
) || \

624 ((
FLAG
è=ð
RCC_FLAG_PLLRDY
è|| ((FLAGè=ð
RCC_FLAG_LSERDY
) || \

625 ((
FLAG
è=ð
RCC_FLAG_PLL2RDY
è|| ((FLAGè=ð
RCC_FLAG_PLL3RDY
) || \

626 ((
FLAG
è=ð
RCC_FLAG_LSIRDY
è|| ((FLAGè=ð
RCC_FLAG_PINRST
) || \

627 ((
FLAG
è=ð
RCC_FLAG_PORRST
è|| ((FLAGè=ð
RCC_FLAG_SFTRST
) || \

628 ((
FLAG
è=ð
RCC_FLAG_IWDGRST
)|| ((FLAGè=ð
RCC_FLAG_WWDGRST
)|| \

629 ((
FLAG
è=ð
RCC_FLAG_LPWRRST
))

	)

632 
	#IS_RCC_CALIBRATION_VALUE
(
VALUE
è((VALUEè<ð0x1F)

	)

653 
RCC_DeIn™
();

654 
RCC_HSECÚfig
(
ušt32_t
 
RCC_HSE
);

655 
E¼ÜStus
 
RCC_Wa™FÜHSES¹Up
();

656 
RCC_Adju¡HSIC®ib¿tiÚV®ue
(
ušt8_t
 
HSIC®ib¿tiÚV®ue
);

657 
RCC_HSICmd
(
FunùiÚ®S‹
 
NewS‹
);

658 
RCC_PLLCÚfig
(
ušt32_t
 
RCC_PLLSourû
, ušt32_ˆ
RCC_PLLMul
);

659 
RCC_PLLCmd
(
FunùiÚ®S‹
 
NewS‹
);

661 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
è|| defšed (
STM32F10X_CL
)

662 
RCC_PREDIV1CÚfig
(
ušt32_t
 
RCC_PREDIV1_Sourû
, ušt32_ˆ
RCC_PREDIV1_Div
);

665 #ifdeà 
STM32F10X_CL


666 
RCC_PREDIV2CÚfig
(
ušt32_t
 
RCC_PREDIV2_Div
);

667 
RCC_PLL2CÚfig
(
ušt32_t
 
RCC_PLL2Mul
);

668 
RCC_PLL2Cmd
(
FunùiÚ®S‹
 
NewS‹
);

669 
RCC_PLL3CÚfig
(
ušt32_t
 
RCC_PLL3Mul
);

670 
RCC_PLL3Cmd
(
FunùiÚ®S‹
 
NewS‹
);

673 
RCC_SYSCLKCÚfig
(
ušt32_t
 
RCC_SYSCLKSourû
);

674 
ušt8_t
 
RCC_G‘SYSCLKSourû
();

675 
RCC_HCLKCÚfig
(
ušt32_t
 
RCC_SYSCLK
);

676 
RCC_PCLK1CÚfig
(
ušt32_t
 
RCC_HCLK
);

677 
RCC_PCLK2CÚfig
(
ušt32_t
 
RCC_HCLK
);

678 
RCC_ITCÚfig
(
ušt8_t
 
RCC_IT
, 
FunùiÚ®S‹
 
NewS‹
);

680 #iâdeà
STM32F10X_CL


681 
RCC_USBCLKCÚfig
(
ušt32_t
 
RCC_USBCLKSourû
);

683 
RCC_OTGFSCLKCÚfig
(
ušt32_t
 
RCC_OTGFSCLKSourû
);

686 
RCC_ADCCLKCÚfig
(
ušt32_t
 
RCC_PCLK2
);

688 #ifdeà
STM32F10X_CL


689 
RCC_I2S2CLKCÚfig
(
ušt32_t
 
RCC_I2S2CLKSourû
);

690 
RCC_I2S3CLKCÚfig
(
ušt32_t
 
RCC_I2S3CLKSourû
);

693 
RCC_LSECÚfig
(
ušt8_t
 
RCC_LSE
);

694 
RCC_LSICmd
(
FunùiÚ®S‹
 
NewS‹
);

695 
RCC_RTCCLKCÚfig
(
ušt32_t
 
RCC_RTCCLKSourû
);

696 
RCC_RTCCLKCmd
(
FunùiÚ®S‹
 
NewS‹
);

697 
RCC_G‘ClocksF»q
(
RCC_ClocksTy³Def
* 
RCC_Clocks
);

698 
RCC_AHBP”hClockCmd
(
ušt32_t
 
RCC_AHBP”h
, 
FunùiÚ®S‹
 
NewS‹
);

699 
RCC_APB2P”hClockCmd
(
ušt32_t
 
RCC_APB2P”h
, 
FunùiÚ®S‹
 
NewS‹
);

700 
RCC_APB1P”hClockCmd
(
ušt32_t
 
RCC_APB1P”h
, 
FunùiÚ®S‹
 
NewS‹
);

702 #ifdeà
STM32F10X_CL


703 
RCC_AHBP”hRe£tCmd
(
ušt32_t
 
RCC_AHBP”h
, 
FunùiÚ®S‹
 
NewS‹
);

706 
RCC_APB2P”hRe£tCmd
(
ušt32_t
 
RCC_APB2P”h
, 
FunùiÚ®S‹
 
NewS‹
);

707 
RCC_APB1P”hRe£tCmd
(
ušt32_t
 
RCC_APB1P”h
, 
FunùiÚ®S‹
 
NewS‹
);

708 
RCC_BackupRe£tCmd
(
FunùiÚ®S‹
 
NewS‹
);

709 
RCC_ClockSecur™ySy¡emCmd
(
FunùiÚ®S‹
 
NewS‹
);

710 
RCC_MCOCÚfig
(
ušt8_t
 
RCC_MCO
);

711 
FÏgStus
 
RCC_G‘FÏgStus
(
ušt8_t
 
RCC_FLAG
);

712 
RCC_CË¬FÏg
();

713 
ITStus
 
RCC_G‘ITStus
(
ušt8_t
 
RCC_IT
);

714 
RCC_CË¬ITP’dšgB™
(
ušt8_t
 
RCC_IT
);

716 #ifdeà
__ýlu¥lus


	@F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\inc\stm32f10x_rtc.h

30 #iâdeà
__STM32F10x_RTC_H


31 
	#__STM32F10x_RTC_H


	)

33 #ifdeà
__ýlu¥lus


38 
	~"¡m32f10x.h
"

64 
	#RTC_IT_OW
 ((
ušt16_t
)0x0004è

	)

65 
	#RTC_IT_ALR
 ((
ušt16_t
)0x0002è

	)

66 
	#RTC_IT_SEC
 ((
ušt16_t
)0x0001è

	)

67 
	#IS_RTC_IT
(
IT
è((((ITè& (
ušt16_t
)0xFFF8è=ð0x00è&& ((ITè!ð0x00))

	)

68 
	#IS_RTC_GET_IT
(
IT
è(((ITè=ð
RTC_IT_OW
è|| ((ITè=ð
RTC_IT_ALR
) || \

69 ((
IT
è=ð
RTC_IT_SEC
))

	)

78 
	#RTC_FLAG_RTOFF
 ((
ušt16_t
)0x0020è

	)

79 
	#RTC_FLAG_RSF
 ((
ušt16_t
)0x0008è

	)

80 
	#RTC_FLAG_OW
 ((
ušt16_t
)0x0004è

	)

81 
	#RTC_FLAG_ALR
 ((
ušt16_t
)0x0002è

	)

82 
	#RTC_FLAG_SEC
 ((
ušt16_t
)0x0001è

	)

83 
	#IS_RTC_CLEAR_FLAG
(
FLAG
è((((FLAGè& (
ušt16_t
)0xFFF0è=ð0x00è&& ((FLAGè!ð0x00))

	)

84 
	#IS_RTC_GET_FLAG
(
FLAG
è(((FLAGè=ð
RTC_FLAG_RTOFF
è|| ((FLAGè=ð
RTC_FLAG_RSF
) || \

85 ((
FLAG
è=ð
RTC_FLAG_OW
è|| ((FLAGè=ð
RTC_FLAG_ALR
) || \

86 ((
FLAG
è=ð
RTC_FLAG_SEC
))

	)

87 
	#IS_RTC_PRESCALER
(
PRESCALER
è((PRESCALERè<ð0xFFFFF)

	)

109 
RTC_ITCÚfig
(
ušt16_t
 
RTC_IT
, 
FunùiÚ®S‹
 
NewS‹
);

110 
RTC_EÁ”CÚfigMode
();

111 
RTC_Ex™CÚfigMode
();

112 
ušt32_t
 
RTC_G‘CouÁ”
();

113 
RTC_S‘CouÁ”
(
ušt32_t
 
CouÁ”V®ue
);

114 
RTC_S‘P»sÿËr
(
ušt32_t
 
P»sÿËrV®ue
);

115 
RTC_S‘AÏrm
(
ušt32_t
 
AÏrmV®ue
);

116 
ušt32_t
 
RTC_G‘Divid”
();

117 
RTC_Wa™FÜLa¡Task
();

118 
RTC_Wa™FÜSynchro
();

119 
FÏgStus
 
RTC_G‘FÏgStus
(
ušt16_t
 
RTC_FLAG
);

120 
RTC_CË¬FÏg
(
ušt16_t
 
RTC_FLAG
);

121 
ITStus
 
RTC_G‘ITStus
(
ušt16_t
 
RTC_IT
);

122 
RTC_CË¬ITP’dšgB™
(
ušt16_t
 
RTC_IT
);

124 #ifdeà
__ýlu¥lus


	@F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\inc\stm32f10x_sdio.h

30 #iâdeà
__STM32F10x_SDIO_H


31 
	#__STM32F10x_SDIO_H


	)

33 #ifdeà
__ýlu¥lus


38 
	~"¡m32f10x.h
"

54 
ušt32_t
 
SDIO_ClockEdge
;

57 
ušt32_t
 
SDIO_ClockBy·ss
;

61 
ušt32_t
 
SDIO_ClockPow”Save
;

65 
ušt32_t
 
SDIO_BusWide
;

68 
ušt32_t
 
SDIO_H¬dw¬eFlowCÚŒÞ
;

71 
ušt8_t
 
SDIO_ClockDiv
;

74 } 
	tSDIO_In™Ty³Def
;

78 
ušt32_t
 
SDIO_Argum’t
;

83 
ušt32_t
 
SDIO_CmdIndex
;

85 
ušt32_t
 
SDIO_Re¥Ú£
;

88 
ušt32_t
 
SDIO_Wa™
;

91 
ušt32_t
 
SDIO_CPSM
;

94 } 
	tSDIO_CmdIn™Ty³Def
;

98 
ušt32_t
 
SDIO_D©aTimeOut
;

100 
ušt32_t
 
SDIO_D©aL’gth
;

102 
ušt32_t
 
SDIO_D©aBlockSize
;

105 
ušt32_t
 
SDIO_T¿nsãrDœ
;

109 
ušt32_t
 
SDIO_T¿nsãrMode
;

112 
ušt32_t
 
SDIO_DPSM
;

115 } 
	tSDIO_D©aIn™Ty³Def
;

129 
	#SDIO_ClockEdge_Risšg
 ((
ušt32_t
)0x00000000)

	)

130 
	#SDIO_ClockEdge_F®lšg
 ((
ušt32_t
)0x00002000)

	)

131 
	#IS_SDIO_CLOCK_EDGE
(
EDGE
è(((EDGEè=ð
SDIO_ClockEdge_Risšg
) || \

132 ((
EDGE
è=ð
SDIO_ClockEdge_F®lšg
))

	)

141 
	#SDIO_ClockBy·ss_Di§bË
 ((
ušt32_t
)0x00000000)

	)

142 
	#SDIO_ClockBy·ss_EÇbË
 ((
ušt32_t
)0x00000400)

	)

143 
	#IS_SDIO_CLOCK_BYPASS
(
BYPASS
è(((BYPASSè=ð
SDIO_ClockBy·ss_Di§bË
) || \

144 ((
BYPASS
è=ð
SDIO_ClockBy·ss_EÇbË
))

	)

153 
	#SDIO_ClockPow”Save_Di§bË
 ((
ušt32_t
)0x00000000)

	)

154 
	#SDIO_ClockPow”Save_EÇbË
 ((
ušt32_t
)0x00000200)

	)

155 
	#IS_SDIO_CLOCK_POWER_SAVE
(
SAVE
è(((SAVEè=ð
SDIO_ClockPow”Save_Di§bË
) || \

156 ((
SAVE
è=ð
SDIO_ClockPow”Save_EÇbË
))

	)

165 
	#SDIO_BusWide_1b
 ((
ušt32_t
)0x00000000)

	)

166 
	#SDIO_BusWide_4b
 ((
ušt32_t
)0x00000800)

	)

167 
	#SDIO_BusWide_8b
 ((
ušt32_t
)0x00001000)

	)

168 
	#IS_SDIO_BUS_WIDE
(
WIDE
è(((WIDEè=ð
SDIO_BusWide_1b
è|| ((WIDEè=ð
SDIO_BusWide_4b
) || \

169 ((
WIDE
è=ð
SDIO_BusWide_8b
))

	)

179 
	#SDIO_H¬dw¬eFlowCÚŒÞ_Di§bË
 ((
ušt32_t
)0x00000000)

	)

180 
	#SDIO_H¬dw¬eFlowCÚŒÞ_EÇbË
 ((
ušt32_t
)0x00004000)

	)

181 
	#IS_SDIO_HARDWARE_FLOW_CONTROL
(
CONTROL
è(((CONTROLè=ð
SDIO_H¬dw¬eFlowCÚŒÞ_Di§bË
) || \

182 ((
CONTROL
è=ð
SDIO_H¬dw¬eFlowCÚŒÞ_EÇbË
))

	)

191 
	#SDIO_Pow”S‹_OFF
 ((
ušt32_t
)0x00000000)

	)

192 
	#SDIO_Pow”S‹_ON
 ((
ušt32_t
)0x00000003)

	)

193 
	#IS_SDIO_POWER_STATE
(
STATE
è(((STATEè=ð
SDIO_Pow”S‹_OFF
è|| ((STATEè=ð
SDIO_Pow”S‹_ON
))

	)

203 
	#SDIO_IT_CCRCFAIL
 ((
ušt32_t
)0x00000001)

	)

204 
	#SDIO_IT_DCRCFAIL
 ((
ušt32_t
)0x00000002)

	)

205 
	#SDIO_IT_CTIMEOUT
 ((
ušt32_t
)0x00000004)

	)

206 
	#SDIO_IT_DTIMEOUT
 ((
ušt32_t
)0x00000008)

	)

207 
	#SDIO_IT_TXUNDERR
 ((
ušt32_t
)0x00000010)

	)

208 
	#SDIO_IT_RXOVERR
 ((
ušt32_t
)0x00000020)

	)

209 
	#SDIO_IT_CMDREND
 ((
ušt32_t
)0x00000040)

	)

210 
	#SDIO_IT_CMDSENT
 ((
ušt32_t
)0x00000080)

	)

211 
	#SDIO_IT_DATAEND
 ((
ušt32_t
)0x00000100)

	)

212 
	#SDIO_IT_STBITERR
 ((
ušt32_t
)0x00000200)

	)

213 
	#SDIO_IT_DBCKEND
 ((
ušt32_t
)0x00000400)

	)

214 
	#SDIO_IT_CMDACT
 ((
ušt32_t
)0x00000800)

	)

215 
	#SDIO_IT_TXACT
 ((
ušt32_t
)0x00001000)

	)

216 
	#SDIO_IT_RXACT
 ((
ušt32_t
)0x00002000)

	)

217 
	#SDIO_IT_TXFIFOHE
 ((
ušt32_t
)0x00004000)

	)

218 
	#SDIO_IT_RXFIFOHF
 ((
ušt32_t
)0x00008000)

	)

219 
	#SDIO_IT_TXFIFOF
 ((
ušt32_t
)0x00010000)

	)

220 
	#SDIO_IT_RXFIFOF
 ((
ušt32_t
)0x00020000)

	)

221 
	#SDIO_IT_TXFIFOE
 ((
ušt32_t
)0x00040000)

	)

222 
	#SDIO_IT_RXFIFOE
 ((
ušt32_t
)0x00080000)

	)

223 
	#SDIO_IT_TXDAVL
 ((
ušt32_t
)0x00100000)

	)

224 
	#SDIO_IT_RXDAVL
 ((
ušt32_t
)0x00200000)

	)

225 
	#SDIO_IT_SDIOIT
 ((
ušt32_t
)0x00400000)

	)

226 
	#SDIO_IT_CEATAEND
 ((
ušt32_t
)0x00800000)

	)

227 
	#IS_SDIO_IT
(
IT
è((((ITè& (
ušt32_t
)0xFF000000è=ð0x00è&& ((ITè!ð(ušt32_t)0x00))

	)

236 
	#IS_SDIO_CMD_INDEX
(
INDEX
è((INDEXè< 0x40)

	)

245 
	#SDIO_Re¥Ú£_No
 ((
ušt32_t
)0x00000000)

	)

246 
	#SDIO_Re¥Ú£_ShÜt
 ((
ušt32_t
)0x00000040)

	)

247 
	#SDIO_Re¥Ú£_LÚg
 ((
ušt32_t
)0x000000C0)

	)

248 
	#IS_SDIO_RESPONSE
(
RESPONSE
è(((RESPONSEè=ð
SDIO_Re¥Ú£_No
) || \

249 ((
RESPONSE
è=ð
SDIO_Re¥Ú£_ShÜt
) || \

250 ((
RESPONSE
è=ð
SDIO_Re¥Ú£_LÚg
))

	)

259 
	#SDIO_Wa™_No
 ((
ušt32_t
)0x00000000è

	)

260 
	#SDIO_Wa™_IT
 ((
ušt32_t
)0x00000100è

	)

261 
	#SDIO_Wa™_P’d
 ((
ušt32_t
)0x00000200è

	)

262 
	#IS_SDIO_WAIT
(
WAIT
è(((WAITè=ð
SDIO_Wa™_No
è|| ((WAITè=ð
SDIO_Wa™_IT
) || \

263 ((
WAIT
è=ð
SDIO_Wa™_P’d
))

	)

272 
	#SDIO_CPSM_Di§bË
 ((
ušt32_t
)0x00000000)

	)

273 
	#SDIO_CPSM_EÇbË
 ((
ušt32_t
)0x00000400)

	)

274 
	#IS_SDIO_CPSM
(
CPSM
è(((CPSMè=ð
SDIO_CPSM_EÇbË
è|| ((CPSMè=ð
SDIO_CPSM_Di§bË
))

	)

283 
	#SDIO_RESP1
 ((
ušt32_t
)0x00000000)

	)

284 
	#SDIO_RESP2
 ((
ušt32_t
)0x00000004)

	)

285 
	#SDIO_RESP3
 ((
ušt32_t
)0x00000008)

	)

286 
	#SDIO_RESP4
 ((
ušt32_t
)0x0000000C)

	)

287 
	#IS_SDIO_RESP
(
RESP
è(((RESPè=ð
SDIO_RESP1
è|| ((RESPè=ð
SDIO_RESP2
) || \

288 ((
RESP
è=ð
SDIO_RESP3
è|| ((RESPè=ð
SDIO_RESP4
))

	)

297 
	#IS_SDIO_DATA_LENGTH
(
LENGTH
è((LENGTHè<ð0x01FFFFFF)

	)

306 
	#SDIO_D©aBlockSize_1b
 ((
ušt32_t
)0x00000000)

	)

307 
	#SDIO_D©aBlockSize_2b
 ((
ušt32_t
)0x00000010)

	)

308 
	#SDIO_D©aBlockSize_4b
 ((
ušt32_t
)0x00000020)

	)

309 
	#SDIO_D©aBlockSize_8b
 ((
ušt32_t
)0x00000030)

	)

310 
	#SDIO_D©aBlockSize_16b
 ((
ušt32_t
)0x00000040)

	)

311 
	#SDIO_D©aBlockSize_32b
 ((
ušt32_t
)0x00000050)

	)

312 
	#SDIO_D©aBlockSize_64b
 ((
ušt32_t
)0x00000060)

	)

313 
	#SDIO_D©aBlockSize_128b
 ((
ušt32_t
)0x00000070)

	)

314 
	#SDIO_D©aBlockSize_256b
 ((
ušt32_t
)0x00000080)

	)

315 
	#SDIO_D©aBlockSize_512b
 ((
ušt32_t
)0x00000090)

	)

316 
	#SDIO_D©aBlockSize_1024b
 ((
ušt32_t
)0x000000A0)

	)

317 
	#SDIO_D©aBlockSize_2048b
 ((
ušt32_t
)0x000000B0)

	)

318 
	#SDIO_D©aBlockSize_4096b
 ((
ušt32_t
)0x000000C0)

	)

319 
	#SDIO_D©aBlockSize_8192b
 ((
ušt32_t
)0x000000D0)

	)

320 
	#SDIO_D©aBlockSize_16384b
 ((
ušt32_t
)0x000000E0)

	)

321 
	#IS_SDIO_BLOCK_SIZE
(
SIZE
è(((SIZEè=ð
SDIO_D©aBlockSize_1b
) || \

322 ((
SIZE
è=ð
SDIO_D©aBlockSize_2b
) || \

323 ((
SIZE
è=ð
SDIO_D©aBlockSize_4b
) || \

324 ((
SIZE
è=ð
SDIO_D©aBlockSize_8b
) || \

325 ((
SIZE
è=ð
SDIO_D©aBlockSize_16b
) || \

326 ((
SIZE
è=ð
SDIO_D©aBlockSize_32b
) || \

327 ((
SIZE
è=ð
SDIO_D©aBlockSize_64b
) || \

328 ((
SIZE
è=ð
SDIO_D©aBlockSize_128b
) || \

329 ((
SIZE
è=ð
SDIO_D©aBlockSize_256b
) || \

330 ((
SIZE
è=ð
SDIO_D©aBlockSize_512b
) || \

331 ((
SIZE
è=ð
SDIO_D©aBlockSize_1024b
) || \

332 ((
SIZE
è=ð
SDIO_D©aBlockSize_2048b
) || \

333 ((
SIZE
è=ð
SDIO_D©aBlockSize_4096b
) || \

334 ((
SIZE
è=ð
SDIO_D©aBlockSize_8192b
) || \

335 ((
SIZE
è=ð
SDIO_D©aBlockSize_16384b
))

	)

344 
	#SDIO_T¿nsãrDœ_ToC¬d
 ((
ušt32_t
)0x00000000)

	)

345 
	#SDIO_T¿nsãrDœ_ToSDIO
 ((
ušt32_t
)0x00000002)

	)

346 
	#IS_SDIO_TRANSFER_DIR
(
DIR
è(((DIRè=ð
SDIO_T¿nsãrDœ_ToC¬d
) || \

347 ((
DIR
è=ð
SDIO_T¿nsãrDœ_ToSDIO
))

	)

356 
	#SDIO_T¿nsãrMode_Block
 ((
ušt32_t
)0x00000000)

	)

357 
	#SDIO_T¿nsãrMode_SŒ—m
 ((
ušt32_t
)0x00000004)

	)

358 
	#IS_SDIO_TRANSFER_MODE
(
MODE
è(((MODEè=ð
SDIO_T¿nsãrMode_SŒ—m
) || \

359 ((
MODE
è=ð
SDIO_T¿nsãrMode_Block
))

	)

368 
	#SDIO_DPSM_Di§bË
 ((
ušt32_t
)0x00000000)

	)

369 
	#SDIO_DPSM_EÇbË
 ((
ušt32_t
)0x00000001)

	)

370 
	#IS_SDIO_DPSM
(
DPSM
è(((DPSMè=ð
SDIO_DPSM_EÇbË
è|| ((DPSMè=ð
SDIO_DPSM_Di§bË
))

	)

379 
	#SDIO_FLAG_CCRCFAIL
 ((
ušt32_t
)0x00000001)

	)

380 
	#SDIO_FLAG_DCRCFAIL
 ((
ušt32_t
)0x00000002)

	)

381 
	#SDIO_FLAG_CTIMEOUT
 ((
ušt32_t
)0x00000004)

	)

382 
	#SDIO_FLAG_DTIMEOUT
 ((
ušt32_t
)0x00000008)

	)

383 
	#SDIO_FLAG_TXUNDERR
 ((
ušt32_t
)0x00000010)

	)

384 
	#SDIO_FLAG_RXOVERR
 ((
ušt32_t
)0x00000020)

	)

385 
	#SDIO_FLAG_CMDREND
 ((
ušt32_t
)0x00000040)

	)

386 
	#SDIO_FLAG_CMDSENT
 ((
ušt32_t
)0x00000080)

	)

387 
	#SDIO_FLAG_DATAEND
 ((
ušt32_t
)0x00000100)

	)

388 
	#SDIO_FLAG_STBITERR
 ((
ušt32_t
)0x00000200)

	)

389 
	#SDIO_FLAG_DBCKEND
 ((
ušt32_t
)0x00000400)

	)

390 
	#SDIO_FLAG_CMDACT
 ((
ušt32_t
)0x00000800)

	)

391 
	#SDIO_FLAG_TXACT
 ((
ušt32_t
)0x00001000)

	)

392 
	#SDIO_FLAG_RXACT
 ((
ušt32_t
)0x00002000)

	)

393 
	#SDIO_FLAG_TXFIFOHE
 ((
ušt32_t
)0x00004000)

	)

394 
	#SDIO_FLAG_RXFIFOHF
 ((
ušt32_t
)0x00008000)

	)

395 
	#SDIO_FLAG_TXFIFOF
 ((
ušt32_t
)0x00010000)

	)

396 
	#SDIO_FLAG_RXFIFOF
 ((
ušt32_t
)0x00020000)

	)

397 
	#SDIO_FLAG_TXFIFOE
 ((
ušt32_t
)0x00040000)

	)

398 
	#SDIO_FLAG_RXFIFOE
 ((
ušt32_t
)0x00080000)

	)

399 
	#SDIO_FLAG_TXDAVL
 ((
ušt32_t
)0x00100000)

	)

400 
	#SDIO_FLAG_RXDAVL
 ((
ušt32_t
)0x00200000)

	)

401 
	#SDIO_FLAG_SDIOIT
 ((
ušt32_t
)0x00400000)

	)

402 
	#SDIO_FLAG_CEATAEND
 ((
ušt32_t
)0x00800000)

	)

403 
	#IS_SDIO_FLAG
(
FLAG
è(((FLAGè=ð
SDIO_FLAG_CCRCFAIL
) || \

404 ((
FLAG
è=ð
SDIO_FLAG_DCRCFAIL
) || \

405 ((
FLAG
è=ð
SDIO_FLAG_CTIMEOUT
) || \

406 ((
FLAG
è=ð
SDIO_FLAG_DTIMEOUT
) || \

407 ((
FLAG
è=ð
SDIO_FLAG_TXUNDERR
) || \

408 ((
FLAG
è=ð
SDIO_FLAG_RXOVERR
) || \

409 ((
FLAG
è=ð
SDIO_FLAG_CMDREND
) || \

410 ((
FLAG
è=ð
SDIO_FLAG_CMDSENT
) || \

411 ((
FLAG
è=ð
SDIO_FLAG_DATAEND
) || \

412 ((
FLAG
è=ð
SDIO_FLAG_STBITERR
) || \

413 ((
FLAG
è=ð
SDIO_FLAG_DBCKEND
) || \

414 ((
FLAG
è=ð
SDIO_FLAG_CMDACT
) || \

415 ((
FLAG
è=ð
SDIO_FLAG_TXACT
) || \

416 ((
FLAG
è=ð
SDIO_FLAG_RXACT
) || \

417 ((
FLAG
è=ð
SDIO_FLAG_TXFIFOHE
) || \

418 ((
FLAG
è=ð
SDIO_FLAG_RXFIFOHF
) || \

419 ((
FLAG
è=ð
SDIO_FLAG_TXFIFOF
) || \

420 ((
FLAG
è=ð
SDIO_FLAG_RXFIFOF
) || \

421 ((
FLAG
è=ð
SDIO_FLAG_TXFIFOE
) || \

422 ((
FLAG
è=ð
SDIO_FLAG_RXFIFOE
) || \

423 ((
FLAG
è=ð
SDIO_FLAG_TXDAVL
) || \

424 ((
FLAG
è=ð
SDIO_FLAG_RXDAVL
) || \

425 ((
FLAG
è=ð
SDIO_FLAG_SDIOIT
) || \

426 ((
FLAG
è=ð
SDIO_FLAG_CEATAEND
))

	)

428 
	#IS_SDIO_CLEAR_FLAG
(
FLAG
è((((FLAGè& (
ušt32_t
)0xFF3FF800è=ð0x00è&& ((FLAGè!ð(ušt32_t)0x00))

	)

430 
	#IS_SDIO_GET_IT
(
IT
è(((ITè=ð
SDIO_IT_CCRCFAIL
) || \

431 ((
IT
è=ð
SDIO_IT_DCRCFAIL
) || \

432 ((
IT
è=ð
SDIO_IT_CTIMEOUT
) || \

433 ((
IT
è=ð
SDIO_IT_DTIMEOUT
) || \

434 ((
IT
è=ð
SDIO_IT_TXUNDERR
) || \

435 ((
IT
è=ð
SDIO_IT_RXOVERR
) || \

436 ((
IT
è=ð
SDIO_IT_CMDREND
) || \

437 ((
IT
è=ð
SDIO_IT_CMDSENT
) || \

438 ((
IT
è=ð
SDIO_IT_DATAEND
) || \

439 ((
IT
è=ð
SDIO_IT_STBITERR
) || \

440 ((
IT
è=ð
SDIO_IT_DBCKEND
) || \

441 ((
IT
è=ð
SDIO_IT_CMDACT
) || \

442 ((
IT
è=ð
SDIO_IT_TXACT
) || \

443 ((
IT
è=ð
SDIO_IT_RXACT
) || \

444 ((
IT
è=ð
SDIO_IT_TXFIFOHE
) || \

445 ((
IT
è=ð
SDIO_IT_RXFIFOHF
) || \

446 ((
IT
è=ð
SDIO_IT_TXFIFOF
) || \

447 ((
IT
è=ð
SDIO_IT_RXFIFOF
) || \

448 ((
IT
è=ð
SDIO_IT_TXFIFOE
) || \

449 ((
IT
è=ð
SDIO_IT_RXFIFOE
) || \

450 ((
IT
è=ð
SDIO_IT_TXDAVL
) || \

451 ((
IT
è=ð
SDIO_IT_RXDAVL
) || \

452 ((
IT
è=ð
SDIO_IT_SDIOIT
) || \

453 ((
IT
è=ð
SDIO_IT_CEATAEND
))

	)

455 
	#IS_SDIO_CLEAR_IT
(
IT
è((((ITè& (
ušt32_t
)0xFF3FF800è=ð0x00è&& ((ITè!ð(ušt32_t)0x00))

	)

465 
	#SDIO_R—dWa™Mode_CLK
 ((
ušt32_t
)0x00000001)

	)

466 
	#SDIO_R—dWa™Mode_DATA2
 ((
ušt32_t
)0x00000000)

	)

467 
	#IS_SDIO_READWAIT_MODE
(
MODE
è(((MODEè=ð
SDIO_R—dWa™Mode_CLK
) || \

468 ((
MODE
è=ð
SDIO_R—dWa™Mode_DATA2
))

	)

489 
SDIO_DeIn™
();

490 
SDIO_In™
(
SDIO_In™Ty³Def
* 
SDIO_In™SŒuù
);

491 
SDIO_SŒuùIn™
(
SDIO_In™Ty³Def
* 
SDIO_In™SŒuù
);

492 
SDIO_ClockCmd
(
FunùiÚ®S‹
 
NewS‹
);

493 
SDIO_S‘Pow”S‹
(
ušt32_t
 
SDIO_Pow”S‹
);

494 
ušt32_t
 
SDIO_G‘Pow”S‹
();

495 
SDIO_ITCÚfig
(
ušt32_t
 
SDIO_IT
, 
FunùiÚ®S‹
 
NewS‹
);

496 
SDIO_DMACmd
(
FunùiÚ®S‹
 
NewS‹
);

497 
SDIO_S’dCommªd
(
SDIO_CmdIn™Ty³Def
 *
SDIO_CmdIn™SŒuù
);

498 
SDIO_CmdSŒuùIn™
(
SDIO_CmdIn™Ty³Def
* 
SDIO_CmdIn™SŒuù
);

499 
ušt8_t
 
SDIO_G‘CommªdRe¥Ú£
();

500 
ušt32_t
 
SDIO_G‘Re¥Ú£
(ušt32_ˆ
SDIO_RESP
);

501 
SDIO_D©aCÚfig
(
SDIO_D©aIn™Ty³Def
* 
SDIO_D©aIn™SŒuù
);

502 
SDIO_D©aSŒuùIn™
(
SDIO_D©aIn™Ty³Def
* 
SDIO_D©aIn™SŒuù
);

503 
ušt32_t
 
SDIO_G‘D©aCouÁ”
();

504 
ušt32_t
 
SDIO_R—dD©a
();

505 
SDIO_Wr™eD©a
(
ušt32_t
 
D©a
);

506 
ušt32_t
 
SDIO_G‘FIFOCouÁ
();

507 
SDIO_S¹SDIOR—dWa™
(
FunùiÚ®S‹
 
NewS‹
);

508 
SDIO_StÝSDIOR—dWa™
(
FunùiÚ®S‹
 
NewS‹
);

509 
SDIO_S‘SDIOR—dWa™Mode
(
ušt32_t
 
SDIO_R—dWa™Mode
);

510 
SDIO_S‘SDIOO³¿tiÚ
(
FunùiÚ®S‹
 
NewS‹
);

511 
SDIO_S’dSDIOSu¥’dCmd
(
FunùiÚ®S‹
 
NewS‹
);

512 
SDIO_CommªdCom¶‘iÚCmd
(
FunùiÚ®S‹
 
NewS‹
);

513 
SDIO_CEATAITCmd
(
FunùiÚ®S‹
 
NewS‹
);

514 
SDIO_S’dCEATACmd
(
FunùiÚ®S‹
 
NewS‹
);

515 
FÏgStus
 
SDIO_G‘FÏgStus
(
ušt32_t
 
SDIO_FLAG
);

516 
SDIO_CË¬FÏg
(
ušt32_t
 
SDIO_FLAG
);

517 
ITStus
 
SDIO_G‘ITStus
(
ušt32_t
 
SDIO_IT
);

518 
SDIO_CË¬ITP’dšgB™
(
ušt32_t
 
SDIO_IT
);

520 #ifdeà
__ýlu¥lus


	@F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\inc\stm32f10x_spi.h

30 #iâdeà
__STM32F10x_SPI_H


31 
	#__STM32F10x_SPI_H


	)

33 #ifdeà
__ýlu¥lus


38 
	~"¡m32f10x.h
"

58 
ušt16_t
 
SPI_DœeùiÚ
;

61 
ušt16_t
 
SPI_Mode
;

64 
ušt16_t
 
SPI_D©aSize
;

67 
ušt16_t
 
SPI_CPOL
;

70 
ušt16_t
 
SPI_CPHA
;

73 
ušt16_t
 
SPI_NSS
;

77 
ušt16_t
 
SPI_BaudR©eP»sÿËr
;

83 
ušt16_t
 
SPI_Fœ¡B™
;

86 
ušt16_t
 
SPI_CRCPÞynomŸl
;

87 }
	tSPI_In™Ty³Def
;

96 
ušt16_t
 
I2S_Mode
;

99 
ušt16_t
 
I2S_Snd¬d
;

102 
ušt16_t
 
I2S_D©aFÜm©
;

105 
ušt16_t
 
I2S_MCLKOuut
;

108 
ušt32_t
 
I2S_AudioF»q
;

111 
ušt16_t
 
I2S_CPOL
;

113 }
	tI2S_In™Ty³Def
;

123 
	#IS_SPI_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ð
SPI1
) || \

124 ((
PERIPH
è=ð
SPI2
) || \

125 ((
PERIPH
è=ð
SPI3
))

	)

127 
	#IS_SPI_23_PERIPH
(
PERIPH
è(((PERIPHè=ð
SPI2
) || \

128 ((
PERIPH
è=ð
SPI3
))

	)

134 
	#SPI_DœeùiÚ_2Lšes_FuÎDu¶ex
 ((
ušt16_t
)0x0000)

	)

135 
	#SPI_DœeùiÚ_2Lšes_RxOÆy
 ((
ušt16_t
)0x0400)

	)

136 
	#SPI_DœeùiÚ_1Lše_Rx
 ((
ušt16_t
)0x8000)

	)

137 
	#SPI_DœeùiÚ_1Lše_Tx
 ((
ušt16_t
)0xC000)

	)

138 
	#IS_SPI_DIRECTION_MODE
(
MODE
è(((MODEè=ð
SPI_DœeùiÚ_2Lšes_FuÎDu¶ex
) || \

139 ((
MODE
è=ð
SPI_DœeùiÚ_2Lšes_RxOÆy
) || \

140 ((
MODE
è=ð
SPI_DœeùiÚ_1Lše_Rx
) || \

141 ((
MODE
è=ð
SPI_DœeùiÚ_1Lše_Tx
))

	)

150 
	#SPI_Mode_Ma¡”
 ((
ušt16_t
)0x0104)

	)

151 
	#SPI_Mode_SÏve
 ((
ušt16_t
)0x0000)

	)

152 
	#IS_SPI_MODE
(
MODE
è(((MODEè=ð
SPI_Mode_Ma¡”
) || \

153 ((
MODE
è=ð
SPI_Mode_SÏve
))

	)

162 
	#SPI_D©aSize_16b
 ((
ušt16_t
)0x0800)

	)

163 
	#SPI_D©aSize_8b
 ((
ušt16_t
)0x0000)

	)

164 
	#IS_SPI_DATASIZE
(
DATASIZE
è(((DATASIZEè=ð
SPI_D©aSize_16b
) || \

165 ((
DATASIZE
è=ð
SPI_D©aSize_8b
))

	)

174 
	#SPI_CPOL_Low
 ((
ušt16_t
)0x0000)

	)

175 
	#SPI_CPOL_High
 ((
ušt16_t
)0x0002)

	)

176 
	#IS_SPI_CPOL
(
CPOL
è(((CPOLè=ð
SPI_CPOL_Low
) || \

177 ((
CPOL
è=ð
SPI_CPOL_High
))

	)

186 
	#SPI_CPHA_1Edge
 ((
ušt16_t
)0x0000)

	)

187 
	#SPI_CPHA_2Edge
 ((
ušt16_t
)0x0001)

	)

188 
	#IS_SPI_CPHA
(
CPHA
è(((CPHAè=ð
SPI_CPHA_1Edge
) || \

189 ((
CPHA
è=ð
SPI_CPHA_2Edge
))

	)

198 
	#SPI_NSS_Soá
 ((
ušt16_t
)0x0200)

	)

199 
	#SPI_NSS_H¬d
 ((
ušt16_t
)0x0000)

	)

200 
	#IS_SPI_NSS
(
NSS
è(((NSSè=ð
SPI_NSS_Soá
) || \

201 ((
NSS
è=ð
SPI_NSS_H¬d
))

	)

210 
	#SPI_BaudR©eP»sÿËr_2
 ((
ušt16_t
)0x0000)

	)

211 
	#SPI_BaudR©eP»sÿËr_4
 ((
ušt16_t
)0x0008)

	)

212 
	#SPI_BaudR©eP»sÿËr_8
 ((
ušt16_t
)0x0010)

	)

213 
	#SPI_BaudR©eP»sÿËr_16
 ((
ušt16_t
)0x0018)

	)

214 
	#SPI_BaudR©eP»sÿËr_32
 ((
ušt16_t
)0x0020)

	)

215 
	#SPI_BaudR©eP»sÿËr_64
 ((
ušt16_t
)0x0028)

	)

216 
	#SPI_BaudR©eP»sÿËr_128
 ((
ušt16_t
)0x0030)

	)

217 
	#SPI_BaudR©eP»sÿËr_256
 ((
ušt16_t
)0x0038)

	)

218 
	#IS_SPI_BAUDRATE_PRESCALER
(
PRESCALER
è(((PRESCALERè=ð
SPI_BaudR©eP»sÿËr_2
) || \

219 ((
PRESCALER
è=ð
SPI_BaudR©eP»sÿËr_4
) || \

220 ((
PRESCALER
è=ð
SPI_BaudR©eP»sÿËr_8
) || \

221 ((
PRESCALER
è=ð
SPI_BaudR©eP»sÿËr_16
) || \

222 ((
PRESCALER
è=ð
SPI_BaudR©eP»sÿËr_32
) || \

223 ((
PRESCALER
è=ð
SPI_BaudR©eP»sÿËr_64
) || \

224 ((
PRESCALER
è=ð
SPI_BaudR©eP»sÿËr_128
) || \

225 ((
PRESCALER
è=ð
SPI_BaudR©eP»sÿËr_256
))

	)

234 
	#SPI_Fœ¡B™_MSB
 ((
ušt16_t
)0x0000)

	)

235 
	#SPI_Fœ¡B™_LSB
 ((
ušt16_t
)0x0080)

	)

236 
	#IS_SPI_FIRST_BIT
(
BIT
è(((BITè=ð
SPI_Fœ¡B™_MSB
) || \

237 ((
BIT
è=ð
SPI_Fœ¡B™_LSB
))

	)

246 
	#I2S_Mode_SÏveTx
 ((
ušt16_t
)0x0000)

	)

247 
	#I2S_Mode_SÏveRx
 ((
ušt16_t
)0x0100)

	)

248 
	#I2S_Mode_Ma¡”Tx
 ((
ušt16_t
)0x0200)

	)

249 
	#I2S_Mode_Ma¡”Rx
 ((
ušt16_t
)0x0300)

	)

250 
	#IS_I2S_MODE
(
MODE
è(((MODEè=ð
I2S_Mode_SÏveTx
) || \

251 ((
MODE
è=ð
I2S_Mode_SÏveRx
) || \

252 ((
MODE
è=ð
I2S_Mode_Ma¡”Tx
) || \

253 ((
MODE
è=ð
I2S_Mode_Ma¡”Rx
è)

	)

262 
	#I2S_Snd¬d_Phžls
 ((
ušt16_t
)0x0000)

	)

263 
	#I2S_Snd¬d_MSB
 ((
ušt16_t
)0x0010)

	)

264 
	#I2S_Snd¬d_LSB
 ((
ušt16_t
)0x0020)

	)

265 
	#I2S_Snd¬d_PCMShÜt
 ((
ušt16_t
)0x0030)

	)

266 
	#I2S_Snd¬d_PCMLÚg
 ((
ušt16_t
)0x00B0)

	)

267 
	#IS_I2S_STANDARD
(
STANDARD
è(((STANDARDè=ð
I2S_Snd¬d_Phžls
) || \

268 ((
STANDARD
è=ð
I2S_Snd¬d_MSB
) || \

269 ((
STANDARD
è=ð
I2S_Snd¬d_LSB
) || \

270 ((
STANDARD
è=ð
I2S_Snd¬d_PCMShÜt
) || \

271 ((
STANDARD
è=ð
I2S_Snd¬d_PCMLÚg
))

	)

280 
	#I2S_D©aFÜm©_16b
 ((
ušt16_t
)0x0000)

	)

281 
	#I2S_D©aFÜm©_16bex‹nded
 ((
ušt16_t
)0x0001)

	)

282 
	#I2S_D©aFÜm©_24b
 ((
ušt16_t
)0x0003)

	)

283 
	#I2S_D©aFÜm©_32b
 ((
ušt16_t
)0x0005)

	)

284 
	#IS_I2S_DATA_FORMAT
(
FORMAT
è(((FORMATè=ð
I2S_D©aFÜm©_16b
) || \

285 ((
FORMAT
è=ð
I2S_D©aFÜm©_16bex‹nded
) || \

286 ((
FORMAT
è=ð
I2S_D©aFÜm©_24b
) || \

287 ((
FORMAT
è=ð
I2S_D©aFÜm©_32b
))

	)

296 
	#I2S_MCLKOuut_EÇbË
 ((
ušt16_t
)0x0200)

	)

297 
	#I2S_MCLKOuut_Di§bË
 ((
ušt16_t
)0x0000)

	)

298 
	#IS_I2S_MCLK_OUTPUT
(
OUTPUT
è(((OUTPUTè=ð
I2S_MCLKOuut_EÇbË
) || \

299 ((
OUTPUT
è=ð
I2S_MCLKOuut_Di§bË
))

	)

308 
	#I2S_AudioF»q_192k
 ((
ušt32_t
)192000)

	)

309 
	#I2S_AudioF»q_96k
 ((
ušt32_t
)96000)

	)

310 
	#I2S_AudioF»q_48k
 ((
ušt32_t
)48000)

	)

311 
	#I2S_AudioF»q_44k
 ((
ušt32_t
)44100)

	)

312 
	#I2S_AudioF»q_32k
 ((
ušt32_t
)32000)

	)

313 
	#I2S_AudioF»q_22k
 ((
ušt32_t
)22050)

	)

314 
	#I2S_AudioF»q_16k
 ((
ušt32_t
)16000)

	)

315 
	#I2S_AudioF»q_11k
 ((
ušt32_t
)11025)

	)

316 
	#I2S_AudioF»q_8k
 ((
ušt32_t
)8000)

	)

317 
	#I2S_AudioF»q_DeçuÉ
 ((
ušt32_t
)2)

	)

319 
	#IS_I2S_AUDIO_FREQ
(
FREQ
è((((FREQè>ð
I2S_AudioF»q_8k
) && \

320 ((
FREQ
è<ð
I2S_AudioF»q_192k
)) || \

321 ((
FREQ
è=ð
I2S_AudioF»q_DeçuÉ
))

	)

330 
	#I2S_CPOL_Low
 ((
ušt16_t
)0x0000)

	)

331 
	#I2S_CPOL_High
 ((
ušt16_t
)0x0008)

	)

332 
	#IS_I2S_CPOL
(
CPOL
è(((CPOLè=ð
I2S_CPOL_Low
) || \

333 ((
CPOL
è=ð
I2S_CPOL_High
))

	)

342 
	#SPI_I2S_DMAReq_Tx
 ((
ušt16_t
)0x0002)

	)

343 
	#SPI_I2S_DMAReq_Rx
 ((
ušt16_t
)0x0001)

	)

344 
	#IS_SPI_I2S_DMAREQ
(
DMAREQ
è((((DMAREQè& (
ušt16_t
)0xFFFCè=ð0x00è&& ((DMAREQè!ð0x00))

	)

353 
	#SPI_NSSIÁ”ÇlSoá_S‘
 ((
ušt16_t
)0x0100)

	)

354 
	#SPI_NSSIÁ”ÇlSoá_Re£t
 ((
ušt16_t
)0xFEFF)

	)

355 
	#IS_SPI_NSS_INTERNAL
(
INTERNAL
è(((INTERNALè=ð
SPI_NSSIÁ”ÇlSoá_S‘
) || \

356 ((
INTERNAL
è=ð
SPI_NSSIÁ”ÇlSoá_Re£t
))

	)

365 
	#SPI_CRC_Tx
 ((
ušt8_t
)0x00)

	)

366 
	#SPI_CRC_Rx
 ((
ušt8_t
)0x01)

	)

367 
	#IS_SPI_CRC
(
CRC
è(((CRCè=ð
SPI_CRC_Tx
è|| ((CRCè=ð
SPI_CRC_Rx
))

	)

376 
	#SPI_DœeùiÚ_Rx
 ((
ušt16_t
)0xBFFF)

	)

377 
	#SPI_DœeùiÚ_Tx
 ((
ušt16_t
)0x4000)

	)

378 
	#IS_SPI_DIRECTION
(
DIRECTION
è(((DIRECTIONè=ð
SPI_DœeùiÚ_Rx
) || \

379 ((
DIRECTION
è=ð
SPI_DœeùiÚ_Tx
))

	)

388 
	#SPI_I2S_IT_TXE
 ((
ušt8_t
)0x71)

	)

389 
	#SPI_I2S_IT_RXNE
 ((
ušt8_t
)0x60)

	)

390 
	#SPI_I2S_IT_ERR
 ((
ušt8_t
)0x50)

	)

391 
	#IS_SPI_I2S_CONFIG_IT
(
IT
è(((ITè=ð
SPI_I2S_IT_TXE
) || \

392 ((
IT
è=ð
SPI_I2S_IT_RXNE
) || \

393 ((
IT
è=ð
SPI_I2S_IT_ERR
))

	)

394 
	#SPI_I2S_IT_OVR
 ((
ušt8_t
)0x56)

	)

395 
	#SPI_IT_MODF
 ((
ušt8_t
)0x55)

	)

396 
	#SPI_IT_CRCERR
 ((
ušt8_t
)0x54)

	)

397 
	#I2S_IT_UDR
 ((
ušt8_t
)0x53)

	)

398 
	#IS_SPI_I2S_CLEAR_IT
(
IT
è(((ITè=ð
SPI_IT_CRCERR
))

	)

399 
	#IS_SPI_I2S_GET_IT
(
IT
è(((ITè=ð
SPI_I2S_IT_RXNE
è|| ((ITè=ð
SPI_I2S_IT_TXE
) || \

400 ((
IT
è=ð
I2S_IT_UDR
è|| ((ITè=ð
SPI_IT_CRCERR
) || \

401 ((
IT
è=ð
SPI_IT_MODF
è|| ((ITè=ð
SPI_I2S_IT_OVR
))

	)

410 
	#SPI_I2S_FLAG_RXNE
 ((
ušt16_t
)0x0001)

	)

411 
	#SPI_I2S_FLAG_TXE
 ((
ušt16_t
)0x0002)

	)

412 
	#I2S_FLAG_CHSIDE
 ((
ušt16_t
)0x0004)

	)

413 
	#I2S_FLAG_UDR
 ((
ušt16_t
)0x0008)

	)

414 
	#SPI_FLAG_CRCERR
 ((
ušt16_t
)0x0010)

	)

415 
	#SPI_FLAG_MODF
 ((
ušt16_t
)0x0020)

	)

416 
	#SPI_I2S_FLAG_OVR
 ((
ušt16_t
)0x0040)

	)

417 
	#SPI_I2S_FLAG_BSY
 ((
ušt16_t
)0x0080)

	)

418 
	#IS_SPI_I2S_CLEAR_FLAG
(
FLAG
è(((FLAGè=ð
SPI_FLAG_CRCERR
))

	)

419 
	#IS_SPI_I2S_GET_FLAG
(
FLAG
è(((FLAGè=ð
SPI_I2S_FLAG_BSY
è|| ((FLAGè=ð
SPI_I2S_FLAG_OVR
) || \

420 ((
FLAG
è=ð
SPI_FLAG_MODF
è|| ((FLAGè=ð
SPI_FLAG_CRCERR
) || \

421 ((
FLAG
è=ð
I2S_FLAG_UDR
è|| ((FLAGè=ð
I2S_FLAG_CHSIDE
) || \

422 ((
FLAG
è=ð
SPI_I2S_FLAG_TXE
è|| ((FLAGè=ð
SPI_I2S_FLAG_RXNE
))

	)

431 
	#IS_SPI_CRC_POLYNOMIAL
(
POLYNOMIAL
è((POLYNOMIALè>ð0x1)

	)

452 
SPI_I2S_DeIn™
(
SPI_Ty³Def
* 
SPIx
);

453 
SPI_In™
(
SPI_Ty³Def
* 
SPIx
, 
SPI_In™Ty³Def
* 
SPI_In™SŒuù
);

454 
I2S_In™
(
SPI_Ty³Def
* 
SPIx
, 
I2S_In™Ty³Def
* 
I2S_In™SŒuù
);

455 
SPI_SŒuùIn™
(
SPI_In™Ty³Def
* 
SPI_In™SŒuù
);

456 
I2S_SŒuùIn™
(
I2S_In™Ty³Def
* 
I2S_In™SŒuù
);

457 
SPI_Cmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
);

458 
I2S_Cmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
);

459 
SPI_I2S_ITCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
SPI_I2S_IT
, 
FunùiÚ®S‹
 
NewS‹
);

460 
SPI_I2S_DMACmd
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_I2S_DMAReq
, 
FunùiÚ®S‹
 
NewS‹
);

461 
SPI_I2S_S’dD©a
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
D©a
);

462 
ušt16_t
 
SPI_I2S_ReûiveD©a
(
SPI_Ty³Def
* 
SPIx
);

463 
SPI_NSSIÁ”ÇlSoáw¬eCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_NSSIÁ”ÇlSoá
);

464 
SPI_SSOuutCmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
);

465 
SPI_D©aSizeCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_D©aSize
);

466 
SPI_T¿nsm™CRC
(
SPI_Ty³Def
* 
SPIx
);

467 
SPI_C®cuÏ‹CRC
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
);

468 
ušt16_t
 
SPI_G‘CRC
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
SPI_CRC
);

469 
ušt16_t
 
SPI_G‘CRCPÞynomŸl
(
SPI_Ty³Def
* 
SPIx
);

470 
SPI_BiDœeùiÚ®LšeCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_DœeùiÚ
);

471 
FÏgStus
 
SPI_I2S_G‘FÏgStus
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_I2S_FLAG
);

472 
SPI_I2S_CË¬FÏg
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_I2S_FLAG
);

473 
ITStus
 
SPI_I2S_G‘ITStus
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
SPI_I2S_IT
);

474 
SPI_I2S_CË¬ITP’dšgB™
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
SPI_I2S_IT
);

476 #ifdeà
__ýlu¥lus


	@F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\inc\stm32f10x_tim.h

30 #iâdeà
__STM32F10x_TIM_H


31 
	#__STM32F10x_TIM_H


	)

33 #ifdeà
__ýlu¥lus


38 
	~"¡m32f10x.h
"

59 
ušt16_t
 
TIM_P»sÿËr
;

62 
ušt16_t
 
TIM_CouÁ”Mode
;

65 
ušt16_t
 
TIM_P”iod
;

69 
ušt16_t
 
TIM_ClockDivisiÚ
;

72 
ušt8_t
 
TIM_R•‘™iÚCouÁ”
;

80 } 
	tTIM_TimeBa£In™Ty³Def
;

88 
ušt16_t
 
TIM_OCMode
;

91 
ušt16_t
 
TIM_OuutS‹
;

94 
ušt16_t
 
TIM_OuutNS‹
;

98 
ušt16_t
 
TIM_Pul£
;

101 
ušt16_t
 
TIM_OCPÞ¬™y
;

104 
ušt16_t
 
TIM_OCNPÞ¬™y
;

108 
ušt16_t
 
TIM_OCIdËS‹
;

112 
ušt16_t
 
TIM_OCNIdËS‹
;

115 } 
	tTIM_OCIn™Ty³Def
;

124 
ušt16_t
 
TIM_ChªÃl
;

127 
ušt16_t
 
TIM_ICPÞ¬™y
;

130 
ušt16_t
 
TIM_ICS–eùiÚ
;

133 
ušt16_t
 
TIM_ICP»sÿËr
;

136 
ušt16_t
 
TIM_ICFž‹r
;

138 } 
	tTIM_ICIn™Ty³Def
;

148 
ušt16_t
 
TIM_OSSRS‹
;

151 
ušt16_t
 
TIM_OSSIS‹
;

154 
ušt16_t
 
TIM_LOCKLev–
;

157 
ušt16_t
 
TIM_D—dTime
;

161 
ušt16_t
 
TIM_B»ak
;

164 
ušt16_t
 
TIM_B»akPÞ¬™y
;

167 
ušt16_t
 
TIM_Autom©icOuut
;

169 } 
	tTIM_BDTRIn™Ty³Def
;

175 
	#IS_TIM_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ð
TIM1
) || \

176 ((
PERIPH
è=ð
TIM2
) || \

177 ((
PERIPH
è=ð
TIM3
) || \

178 ((
PERIPH
è=ð
TIM4
) || \

179 ((
PERIPH
è=ð
TIM5
) || \

180 ((
PERIPH
è=ð
TIM6
) || \

181 ((
PERIPH
è=ð
TIM7
) || \

182 ((
PERIPH
è=ð
TIM8
) || \

183 ((
PERIPH
è=ð
TIM9
) || \

184 ((
PERIPH
è=ð
TIM10
)|| \

185 ((
PERIPH
è=ð
TIM11
)|| \

186 ((
PERIPH
è=ð
TIM12
)|| \

187 ((
PERIPH
è=ð
TIM13
)|| \

188 ((
PERIPH
è=ð
TIM14
)|| \

189 ((
PERIPH
è=ð
TIM15
)|| \

190 ((
PERIPH
è=ð
TIM16
)|| \

191 ((
PERIPH
è=ð
TIM17
))

	)

194 
	#IS_TIM_LIST1_PERIPH
(
PERIPH
è(((PERIPHè=ð
TIM1
) || \

195 ((
PERIPH
è=ð
TIM8
))

	)

198 
	#IS_TIM_LIST2_PERIPH
(
PERIPH
è(((PERIPHè=ð
TIM1
) || \

199 ((
PERIPH
è=ð
TIM8
) || \

200 ((
PERIPH
è=ð
TIM15
)|| \

201 ((
PERIPH
è=ð
TIM16
)|| \

202 ((
PERIPH
è=ð
TIM17
))

	)

205 
	#IS_TIM_LIST3_PERIPH
(
PERIPH
è(((PERIPHè=ð
TIM1
) || \

206 ((
PERIPH
è=ð
TIM2
) || \

207 ((
PERIPH
è=ð
TIM3
) || \

208 ((
PERIPH
è=ð
TIM4
) || \

209 ((
PERIPH
è=ð
TIM5
) || \

210 ((
PERIPH
è=ð
TIM8
))

	)

213 
	#IS_TIM_LIST4_PERIPH
(
PERIPH
è(((PERIPHè=ð
TIM1
) || \

214 ((
PERIPH
è=ð
TIM2
) || \

215 ((
PERIPH
è=ð
TIM3
) || \

216 ((
PERIPH
è=ð
TIM4
) || \

217 ((
PERIPH
è=ð
TIM5
) || \

218 ((
PERIPH
è=ð
TIM8
) || \

219 ((
PERIPH
è=ð
TIM15
)|| \

220 ((
PERIPH
è=ð
TIM16
)|| \

221 ((
PERIPH
è=ð
TIM17
))

	)

224 
	#IS_TIM_LIST5_PERIPH
(
PERIPH
è(((PERIPHè=ð
TIM1
) || \

225 ((
PERIPH
è=ð
TIM2
) || \

226 ((
PERIPH
è=ð
TIM3
) || \

227 ((
PERIPH
è=ð
TIM4
) || \

228 ((
PERIPH
è=ð
TIM5
) || \

229 ((
PERIPH
è=ð
TIM8
) || \

230 ((
PERIPH
è=ð
TIM15
))

	)

233 
	#IS_TIM_LIST6_PERIPH
(
PERIPH
è(((PERIPHè=ð
TIM1
) || \

234 ((
PERIPH
è=ð
TIM2
) || \

235 ((
PERIPH
è=ð
TIM3
) || \

236 ((
PERIPH
è=ð
TIM4
) || \

237 ((
PERIPH
è=ð
TIM5
) || \

238 ((
PERIPH
è=ð
TIM8
) || \

239 ((
PERIPH
è=ð
TIM9
) || \

240 ((
PERIPH
è=ð
TIM12
)|| \

241 ((
PERIPH
è=ð
TIM15
))

	)

244 
	#IS_TIM_LIST7_PERIPH
(
PERIPH
è(((PERIPHè=ð
TIM1
) || \

245 ((
PERIPH
è=ð
TIM2
) || \

246 ((
PERIPH
è=ð
TIM3
) || \

247 ((
PERIPH
è=ð
TIM4
) || \

248 ((
PERIPH
è=ð
TIM5
) || \

249 ((
PERIPH
è=ð
TIM6
) || \

250 ((
PERIPH
è=ð
TIM7
) || \

251 ((
PERIPH
è=ð
TIM8
) || \

252 ((
PERIPH
è=ð
TIM9
) || \

253 ((
PERIPH
è=ð
TIM12
)|| \

254 ((
PERIPH
è=ð
TIM15
))

	)

257 
	#IS_TIM_LIST8_PERIPH
(
PERIPH
è(((PERIPHè=ð
TIM1
) || \

258 ((
PERIPH
è=ð
TIM2
) || \

259 ((
PERIPH
è=ð
TIM3
) || \

260 ((
PERIPH
è=ð
TIM4
) || \

261 ((
PERIPH
è=ð
TIM5
) || \

262 ((
PERIPH
è=ð
TIM8
) || \

263 ((
PERIPH
è=ð
TIM9
) || \

264 ((
PERIPH
è=ð
TIM10
)|| \

265 ((
PERIPH
è=ð
TIM11
)|| \

266 ((
PERIPH
è=ð
TIM12
)|| \

267 ((
PERIPH
è=ð
TIM13
)|| \

268 ((
PERIPH
è=ð
TIM14
)|| \

269 ((
PERIPH
è=ð
TIM15
)|| \

270 ((
PERIPH
è=ð
TIM16
)|| \

271 ((
PERIPH
è=ð
TIM17
))

	)

274 
	#IS_TIM_LIST9_PERIPH
(
PERIPH
è(((PERIPHè=ð
TIM1
) || \

275 ((
PERIPH
è=ð
TIM2
) || \

276 ((
PERIPH
è=ð
TIM3
) || \

277 ((
PERIPH
è=ð
TIM4
) || \

278 ((
PERIPH
è=ð
TIM5
) || \

279 ((
PERIPH
è=ð
TIM6
) || \

280 ((
PERIPH
è=ð
TIM7
) || \

281 ((
PERIPH
è=ð
TIM8
) || \

282 ((
PERIPH
è=ð
TIM15
)|| \

283 ((
PERIPH
è=ð
TIM16
)|| \

284 ((
PERIPH
è=ð
TIM17
))

	)

294 
	#TIM_OCMode_Timšg
 ((
ušt16_t
)0x0000)

	)

295 
	#TIM_OCMode_Aùive
 ((
ušt16_t
)0x0010)

	)

296 
	#TIM_OCMode_IÇùive
 ((
ušt16_t
)0x0020)

	)

297 
	#TIM_OCMode_ToggË
 ((
ušt16_t
)0x0030)

	)

298 
	#TIM_OCMode_PWM1
 ((
ušt16_t
)0x0060)

	)

299 
	#TIM_OCMode_PWM2
 ((
ušt16_t
)0x0070)

	)

300 
	#IS_TIM_OC_MODE
(
MODE
è(((MODEè=ð
TIM_OCMode_Timšg
) || \

301 ((
MODE
è=ð
TIM_OCMode_Aùive
) || \

302 ((
MODE
è=ð
TIM_OCMode_IÇùive
) || \

303 ((
MODE
è=ð
TIM_OCMode_ToggË
)|| \

304 ((
MODE
è=ð
TIM_OCMode_PWM1
) || \

305 ((
MODE
è=ð
TIM_OCMode_PWM2
))

	)

306 
	#IS_TIM_OCM
(
MODE
è(((MODEè=ð
TIM_OCMode_Timšg
) || \

307 ((
MODE
è=ð
TIM_OCMode_Aùive
) || \

308 ((
MODE
è=ð
TIM_OCMode_IÇùive
) || \

309 ((
MODE
è=ð
TIM_OCMode_ToggË
)|| \

310 ((
MODE
è=ð
TIM_OCMode_PWM1
) || \

311 ((
MODE
è=ð
TIM_OCMode_PWM2
) || \

312 ((
MODE
è=ð
TIM_FÜûdAùiÚ_Aùive
) || \

313 ((
MODE
è=ð
TIM_FÜûdAùiÚ_InAùive
))

	)

322 
	#TIM_OPMode_SšgË
 ((
ušt16_t
)0x0008)

	)

323 
	#TIM_OPMode_R•‘™ive
 ((
ušt16_t
)0x0000)

	)

324 
	#IS_TIM_OPM_MODE
(
MODE
è(((MODEè=ð
TIM_OPMode_SšgË
) || \

325 ((
MODE
è=ð
TIM_OPMode_R•‘™ive
))

	)

334 
	#TIM_ChªÃl_1
 ((
ušt16_t
)0x0000)

	)

335 
	#TIM_ChªÃl_2
 ((
ušt16_t
)0x0004)

	)

336 
	#TIM_ChªÃl_3
 ((
ušt16_t
)0x0008)

	)

337 
	#TIM_ChªÃl_4
 ((
ušt16_t
)0x000C)

	)

338 
	#IS_TIM_CHANNEL
(
CHANNEL
è(((CHANNELè=ð
TIM_ChªÃl_1
) || \

339 ((
CHANNEL
è=ð
TIM_ChªÃl_2
) || \

340 ((
CHANNEL
è=ð
TIM_ChªÃl_3
) || \

341 ((
CHANNEL
è=ð
TIM_ChªÃl_4
))

	)

342 
	#IS_TIM_PWMI_CHANNEL
(
CHANNEL
è(((CHANNELè=ð
TIM_ChªÃl_1
) || \

343 ((
CHANNEL
è=ð
TIM_ChªÃl_2
))

	)

344 
	#IS_TIM_COMPLEMENTARY_CHANNEL
(
CHANNEL
è(((CHANNELè=ð
TIM_ChªÃl_1
) || \

345 ((
CHANNEL
è=ð
TIM_ChªÃl_2
) || \

346 ((
CHANNEL
è=ð
TIM_ChªÃl_3
))

	)

355 
	#TIM_CKD_DIV1
 ((
ušt16_t
)0x0000)

	)

356 
	#TIM_CKD_DIV2
 ((
ušt16_t
)0x0100)

	)

357 
	#TIM_CKD_DIV4
 ((
ušt16_t
)0x0200)

	)

358 
	#IS_TIM_CKD_DIV
(
DIV
è(((DIVè=ð
TIM_CKD_DIV1
) || \

359 ((
DIV
è=ð
TIM_CKD_DIV2
) || \

360 ((
DIV
è=ð
TIM_CKD_DIV4
))

	)

369 
	#TIM_CouÁ”Mode_Up
 ((
ušt16_t
)0x0000)

	)

370 
	#TIM_CouÁ”Mode_Down
 ((
ušt16_t
)0x0010)

	)

371 
	#TIM_CouÁ”Mode_C’‹rAligÃd1
 ((
ušt16_t
)0x0020)

	)

372 
	#TIM_CouÁ”Mode_C’‹rAligÃd2
 ((
ušt16_t
)0x0040)

	)

373 
	#TIM_CouÁ”Mode_C’‹rAligÃd3
 ((
ušt16_t
)0x0060)

	)

374 
	#IS_TIM_COUNTER_MODE
(
MODE
è(((MODEè=ð
TIM_CouÁ”Mode_Up
) || \

375 ((
MODE
è=ð
TIM_CouÁ”Mode_Down
) || \

376 ((
MODE
è=ð
TIM_CouÁ”Mode_C’‹rAligÃd1
) || \

377 ((
MODE
è=ð
TIM_CouÁ”Mode_C’‹rAligÃd2
) || \

378 ((
MODE
è=ð
TIM_CouÁ”Mode_C’‹rAligÃd3
))

	)

387 
	#TIM_OCPÞ¬™y_High
 ((
ušt16_t
)0x0000)

	)

388 
	#TIM_OCPÞ¬™y_Low
 ((
ušt16_t
)0x0002)

	)

389 
	#IS_TIM_OC_POLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_OCPÞ¬™y_High
) || \

390 ((
POLARITY
è=ð
TIM_OCPÞ¬™y_Low
))

	)

399 
	#TIM_OCNPÞ¬™y_High
 ((
ušt16_t
)0x0000)

	)

400 
	#TIM_OCNPÞ¬™y_Low
 ((
ušt16_t
)0x0008)

	)

401 
	#IS_TIM_OCN_POLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_OCNPÞ¬™y_High
) || \

402 ((
POLARITY
è=ð
TIM_OCNPÞ¬™y_Low
))

	)

411 
	#TIM_OuutS‹_Di§bË
 ((
ušt16_t
)0x0000)

	)

412 
	#TIM_OuutS‹_EÇbË
 ((
ušt16_t
)0x0001)

	)

413 
	#IS_TIM_OUTPUT_STATE
(
STATE
è(((STATEè=ð
TIM_OuutS‹_Di§bË
) || \

414 ((
STATE
è=ð
TIM_OuutS‹_EÇbË
))

	)

423 
	#TIM_OuutNS‹_Di§bË
 ((
ušt16_t
)0x0000)

	)

424 
	#TIM_OuutNS‹_EÇbË
 ((
ušt16_t
)0x0004)

	)

425 
	#IS_TIM_OUTPUTN_STATE
(
STATE
è(((STATEè=ð
TIM_OuutNS‹_Di§bË
) || \

426 ((
STATE
è=ð
TIM_OuutNS‹_EÇbË
))

	)

435 
	#TIM_CCx_EÇbË
 ((
ušt16_t
)0x0001)

	)

436 
	#TIM_CCx_Di§bË
 ((
ušt16_t
)0x0000)

	)

437 
	#IS_TIM_CCX
(
CCX
è(((CCXè=ð
TIM_CCx_EÇbË
) || \

438 ((
CCX
è=ð
TIM_CCx_Di§bË
))

	)

447 
	#TIM_CCxN_EÇbË
 ((
ušt16_t
)0x0004)

	)

448 
	#TIM_CCxN_Di§bË
 ((
ušt16_t
)0x0000)

	)

449 
	#IS_TIM_CCXN
(
CCXN
è(((CCXNè=ð
TIM_CCxN_EÇbË
) || \

450 ((
CCXN
è=ð
TIM_CCxN_Di§bË
))

	)

459 
	#TIM_B»ak_EÇbË
 ((
ušt16_t
)0x1000)

	)

460 
	#TIM_B»ak_Di§bË
 ((
ušt16_t
)0x0000)

	)

461 
	#IS_TIM_BREAK_STATE
(
STATE
è(((STATEè=ð
TIM_B»ak_EÇbË
) || \

462 ((
STATE
è=ð
TIM_B»ak_Di§bË
))

	)

471 
	#TIM_B»akPÞ¬™y_Low
 ((
ušt16_t
)0x0000)

	)

472 
	#TIM_B»akPÞ¬™y_High
 ((
ušt16_t
)0x2000)

	)

473 
	#IS_TIM_BREAK_POLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_B»akPÞ¬™y_Low
) || \

474 ((
POLARITY
è=ð
TIM_B»akPÞ¬™y_High
))

	)

483 
	#TIM_Autom©icOuut_EÇbË
 ((
ušt16_t
)0x4000)

	)

484 
	#TIM_Autom©icOuut_Di§bË
 ((
ušt16_t
)0x0000)

	)

485 
	#IS_TIM_AUTOMATIC_OUTPUT_STATE
(
STATE
è(((STATEè=ð
TIM_Autom©icOuut_EÇbË
) || \

486 ((
STATE
è=ð
TIM_Autom©icOuut_Di§bË
))

	)

495 
	#TIM_LOCKLev–_OFF
 ((
ušt16_t
)0x0000)

	)

496 
	#TIM_LOCKLev–_1
 ((
ušt16_t
)0x0100)

	)

497 
	#TIM_LOCKLev–_2
 ((
ušt16_t
)0x0200)

	)

498 
	#TIM_LOCKLev–_3
 ((
ušt16_t
)0x0300)

	)

499 
	#IS_TIM_LOCK_LEVEL
(
LEVEL
è(((LEVELè=ð
TIM_LOCKLev–_OFF
) || \

500 ((
LEVEL
è=ð
TIM_LOCKLev–_1
) || \

501 ((
LEVEL
è=ð
TIM_LOCKLev–_2
) || \

502 ((
LEVEL
è=ð
TIM_LOCKLev–_3
))

	)

511 
	#TIM_OSSIS‹_EÇbË
 ((
ušt16_t
)0x0400)

	)

512 
	#TIM_OSSIS‹_Di§bË
 ((
ušt16_t
)0x0000)

	)

513 
	#IS_TIM_OSSI_STATE
(
STATE
è(((STATEè=ð
TIM_OSSIS‹_EÇbË
) || \

514 ((
STATE
è=ð
TIM_OSSIS‹_Di§bË
))

	)

523 
	#TIM_OSSRS‹_EÇbË
 ((
ušt16_t
)0x0800)

	)

524 
	#TIM_OSSRS‹_Di§bË
 ((
ušt16_t
)0x0000)

	)

525 
	#IS_TIM_OSSR_STATE
(
STATE
è(((STATEè=ð
TIM_OSSRS‹_EÇbË
) || \

526 ((
STATE
è=ð
TIM_OSSRS‹_Di§bË
))

	)

535 
	#TIM_OCIdËS‹_S‘
 ((
ušt16_t
)0x0100)

	)

536 
	#TIM_OCIdËS‹_Re£t
 ((
ušt16_t
)0x0000)

	)

537 
	#IS_TIM_OCIDLE_STATE
(
STATE
è(((STATEè=ð
TIM_OCIdËS‹_S‘
) || \

538 ((
STATE
è=ð
TIM_OCIdËS‹_Re£t
))

	)

547 
	#TIM_OCNIdËS‹_S‘
 ((
ušt16_t
)0x0200)

	)

548 
	#TIM_OCNIdËS‹_Re£t
 ((
ušt16_t
)0x0000)

	)

549 
	#IS_TIM_OCNIDLE_STATE
(
STATE
è(((STATEè=ð
TIM_OCNIdËS‹_S‘
) || \

550 ((
STATE
è=ð
TIM_OCNIdËS‹_Re£t
))

	)

559 
	#TIM_ICPÞ¬™y_Risšg
 ((
ušt16_t
)0x0000)

	)

560 
	#TIM_ICPÞ¬™y_F®lšg
 ((
ušt16_t
)0x0002)

	)

561 
	#TIM_ICPÞ¬™y_BÙhEdge
 ((
ušt16_t
)0x000A)

	)

562 
	#IS_TIM_IC_POLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_ICPÞ¬™y_Risšg
) || \

563 ((
POLARITY
è=ð
TIM_ICPÞ¬™y_F®lšg
))

	)

564 
	#IS_TIM_IC_POLARITY_LITE
(
POLARITY
è(((POLARITYè=ð
TIM_ICPÞ¬™y_Risšg
) || \

565 ((
POLARITY
è=ð
TIM_ICPÞ¬™y_F®lšg
)|| \

566 ((
POLARITY
è=ð
TIM_ICPÞ¬™y_BÙhEdge
))

	)

575 
	#TIM_ICS–eùiÚ_DœeùTI
 ((
ušt16_t
)0x0001è

	)

577 
	#TIM_ICS–eùiÚ_IndœeùTI
 ((
ušt16_t
)0x0002è

	)

579 
	#TIM_ICS–eùiÚ_TRC
 ((
ušt16_t
)0x0003è

	)

580 
	#IS_TIM_IC_SELECTION
(
SELECTION
è(((SELECTIONè=ð
TIM_ICS–eùiÚ_DœeùTI
) || \

581 ((
SELECTION
è=ð
TIM_ICS–eùiÚ_IndœeùTI
) || \

582 ((
SELECTION
è=ð
TIM_ICS–eùiÚ_TRC
))

	)

591 
	#TIM_ICPSC_DIV1
 ((
ušt16_t
)0x0000è

	)

592 
	#TIM_ICPSC_DIV2
 ((
ušt16_t
)0x0004è

	)

593 
	#TIM_ICPSC_DIV4
 ((
ušt16_t
)0x0008è

	)

594 
	#TIM_ICPSC_DIV8
 ((
ušt16_t
)0x000Cè

	)

595 
	#IS_TIM_IC_PRESCALER
(
PRESCALER
è(((PRESCALERè=ð
TIM_ICPSC_DIV1
) || \

596 ((
PRESCALER
è=ð
TIM_ICPSC_DIV2
) || \

597 ((
PRESCALER
è=ð
TIM_ICPSC_DIV4
) || \

598 ((
PRESCALER
è=ð
TIM_ICPSC_DIV8
))

	)

607 
	#TIM_IT_Upd©e
 ((
ušt16_t
)0x0001)

	)

608 
	#TIM_IT_CC1
 ((
ušt16_t
)0x0002)

	)

609 
	#TIM_IT_CC2
 ((
ušt16_t
)0x0004)

	)

610 
	#TIM_IT_CC3
 ((
ušt16_t
)0x0008)

	)

611 
	#TIM_IT_CC4
 ((
ušt16_t
)0x0010)

	)

612 
	#TIM_IT_COM
 ((
ušt16_t
)0x0020)

	)

613 
	#TIM_IT_Trigg”
 ((
ušt16_t
)0x0040)

	)

614 
	#TIM_IT_B»ak
 ((
ušt16_t
)0x0080)

	)

615 
	#IS_TIM_IT
(
IT
è((((ITè& (
ušt16_t
)0xFF00è=ð0x0000è&& ((ITè!ð0x0000))

	)

617 
	#IS_TIM_GET_IT
(
IT
è(((ITè=ð
TIM_IT_Upd©e
) || \

618 ((
IT
è=ð
TIM_IT_CC1
) || \

619 ((
IT
è=ð
TIM_IT_CC2
) || \

620 ((
IT
è=ð
TIM_IT_CC3
) || \

621 ((
IT
è=ð
TIM_IT_CC4
) || \

622 ((
IT
è=ð
TIM_IT_COM
) || \

623 ((
IT
è=ð
TIM_IT_Trigg”
) || \

624 ((
IT
è=ð
TIM_IT_B»ak
))

	)

633 
	#TIM_DMABa£_CR1
 ((
ušt16_t
)0x0000)

	)

634 
	#TIM_DMABa£_CR2
 ((
ušt16_t
)0x0001)

	)

635 
	#TIM_DMABa£_SMCR
 ((
ušt16_t
)0x0002)

	)

636 
	#TIM_DMABa£_DIER
 ((
ušt16_t
)0x0003)

	)

637 
	#TIM_DMABa£_SR
 ((
ušt16_t
)0x0004)

	)

638 
	#TIM_DMABa£_EGR
 ((
ušt16_t
)0x0005)

	)

639 
	#TIM_DMABa£_CCMR1
 ((
ušt16_t
)0x0006)

	)

640 
	#TIM_DMABa£_CCMR2
 ((
ušt16_t
)0x0007)

	)

641 
	#TIM_DMABa£_CCER
 ((
ušt16_t
)0x0008)

	)

642 
	#TIM_DMABa£_CNT
 ((
ušt16_t
)0x0009)

	)

643 
	#TIM_DMABa£_PSC
 ((
ušt16_t
)0x000A)

	)

644 
	#TIM_DMABa£_ARR
 ((
ušt16_t
)0x000B)

	)

645 
	#TIM_DMABa£_RCR
 ((
ušt16_t
)0x000C)

	)

646 
	#TIM_DMABa£_CCR1
 ((
ušt16_t
)0x000D)

	)

647 
	#TIM_DMABa£_CCR2
 ((
ušt16_t
)0x000E)

	)

648 
	#TIM_DMABa£_CCR3
 ((
ušt16_t
)0x000F)

	)

649 
	#TIM_DMABa£_CCR4
 ((
ušt16_t
)0x0010)

	)

650 
	#TIM_DMABa£_BDTR
 ((
ušt16_t
)0x0011)

	)

651 
	#TIM_DMABa£_DCR
 ((
ušt16_t
)0x0012)

	)

652 
	#IS_TIM_DMA_BASE
(
BASE
è(((BASEè=ð
TIM_DMABa£_CR1
) || \

653 ((
BASE
è=ð
TIM_DMABa£_CR2
) || \

654 ((
BASE
è=ð
TIM_DMABa£_SMCR
) || \

655 ((
BASE
è=ð
TIM_DMABa£_DIER
) || \

656 ((
BASE
è=ð
TIM_DMABa£_SR
) || \

657 ((
BASE
è=ð
TIM_DMABa£_EGR
) || \

658 ((
BASE
è=ð
TIM_DMABa£_CCMR1
) || \

659 ((
BASE
è=ð
TIM_DMABa£_CCMR2
) || \

660 ((
BASE
è=ð
TIM_DMABa£_CCER
) || \

661 ((
BASE
è=ð
TIM_DMABa£_CNT
) || \

662 ((
BASE
è=ð
TIM_DMABa£_PSC
) || \

663 ((
BASE
è=ð
TIM_DMABa£_ARR
) || \

664 ((
BASE
è=ð
TIM_DMABa£_RCR
) || \

665 ((
BASE
è=ð
TIM_DMABa£_CCR1
) || \

666 ((
BASE
è=ð
TIM_DMABa£_CCR2
) || \

667 ((
BASE
è=ð
TIM_DMABa£_CCR3
) || \

668 ((
BASE
è=ð
TIM_DMABa£_CCR4
) || \

669 ((
BASE
è=ð
TIM_DMABa£_BDTR
) || \

670 ((
BASE
è=ð
TIM_DMABa£_DCR
))

	)

679 
	#TIM_DMABur¡L’gth_1T¿nsãr
 ((
ušt16_t
)0x0000)

	)

680 
	#TIM_DMABur¡L’gth_2T¿nsãrs
 ((
ušt16_t
)0x0100)

	)

681 
	#TIM_DMABur¡L’gth_3T¿nsãrs
 ((
ušt16_t
)0x0200)

	)

682 
	#TIM_DMABur¡L’gth_4T¿nsãrs
 ((
ušt16_t
)0x0300)

	)

683 
	#TIM_DMABur¡L’gth_5T¿nsãrs
 ((
ušt16_t
)0x0400)

	)

684 
	#TIM_DMABur¡L’gth_6T¿nsãrs
 ((
ušt16_t
)0x0500)

	)

685 
	#TIM_DMABur¡L’gth_7T¿nsãrs
 ((
ušt16_t
)0x0600)

	)

686 
	#TIM_DMABur¡L’gth_8T¿nsãrs
 ((
ušt16_t
)0x0700)

	)

687 
	#TIM_DMABur¡L’gth_9T¿nsãrs
 ((
ušt16_t
)0x0800)

	)

688 
	#TIM_DMABur¡L’gth_10T¿nsãrs
 ((
ušt16_t
)0x0900)

	)

689 
	#TIM_DMABur¡L’gth_11T¿nsãrs
 ((
ušt16_t
)0x0A00)

	)

690 
	#TIM_DMABur¡L’gth_12T¿nsãrs
 ((
ušt16_t
)0x0B00)

	)

691 
	#TIM_DMABur¡L’gth_13T¿nsãrs
 ((
ušt16_t
)0x0C00)

	)

692 
	#TIM_DMABur¡L’gth_14T¿nsãrs
 ((
ušt16_t
)0x0D00)

	)

693 
	#TIM_DMABur¡L’gth_15T¿nsãrs
 ((
ušt16_t
)0x0E00)

	)

694 
	#TIM_DMABur¡L’gth_16T¿nsãrs
 ((
ušt16_t
)0x0F00)

	)

695 
	#TIM_DMABur¡L’gth_17T¿nsãrs
 ((
ušt16_t
)0x1000)

	)

696 
	#TIM_DMABur¡L’gth_18T¿nsãrs
 ((
ušt16_t
)0x1100)

	)

697 
	#IS_TIM_DMA_LENGTH
(
LENGTH
è(((LENGTHè=ð
TIM_DMABur¡L’gth_1T¿nsãr
) || \

698 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_2T¿nsãrs
) || \

699 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_3T¿nsãrs
) || \

700 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_4T¿nsãrs
) || \

701 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_5T¿nsãrs
) || \

702 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_6T¿nsãrs
) || \

703 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_7T¿nsãrs
) || \

704 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_8T¿nsãrs
) || \

705 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_9T¿nsãrs
) || \

706 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_10T¿nsãrs
) || \

707 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_11T¿nsãrs
) || \

708 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_12T¿nsãrs
) || \

709 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_13T¿nsãrs
) || \

710 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_14T¿nsãrs
) || \

711 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_15T¿nsãrs
) || \

712 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_16T¿nsãrs
) || \

713 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_17T¿nsãrs
) || \

714 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_18T¿nsãrs
))

	)

723 
	#TIM_DMA_Upd©e
 ((
ušt16_t
)0x0100)

	)

724 
	#TIM_DMA_CC1
 ((
ušt16_t
)0x0200)

	)

725 
	#TIM_DMA_CC2
 ((
ušt16_t
)0x0400)

	)

726 
	#TIM_DMA_CC3
 ((
ušt16_t
)0x0800)

	)

727 
	#TIM_DMA_CC4
 ((
ušt16_t
)0x1000)

	)

728 
	#TIM_DMA_COM
 ((
ušt16_t
)0x2000)

	)

729 
	#TIM_DMA_Trigg”
 ((
ušt16_t
)0x4000)

	)

730 
	#IS_TIM_DMA_SOURCE
(
SOURCE
è((((SOURCEè& (
ušt16_t
)0x80FFè=ð0x0000è&& ((SOURCEè!ð0x0000))

	)

740 
	#TIM_ExtTRGPSC_OFF
 ((
ušt16_t
)0x0000)

	)

741 
	#TIM_ExtTRGPSC_DIV2
 ((
ušt16_t
)0x1000)

	)

742 
	#TIM_ExtTRGPSC_DIV4
 ((
ušt16_t
)0x2000)

	)

743 
	#TIM_ExtTRGPSC_DIV8
 ((
ušt16_t
)0x3000)

	)

744 
	#IS_TIM_EXT_PRESCALER
(
PRESCALER
è(((PRESCALERè=ð
TIM_ExtTRGPSC_OFF
) || \

745 ((
PRESCALER
è=ð
TIM_ExtTRGPSC_DIV2
) || \

746 ((
PRESCALER
è=ð
TIM_ExtTRGPSC_DIV4
) || \

747 ((
PRESCALER
è=ð
TIM_ExtTRGPSC_DIV8
))

	)

756 
	#TIM_TS_ITR0
 ((
ušt16_t
)0x0000)

	)

757 
	#TIM_TS_ITR1
 ((
ušt16_t
)0x0010)

	)

758 
	#TIM_TS_ITR2
 ((
ušt16_t
)0x0020)

	)

759 
	#TIM_TS_ITR3
 ((
ušt16_t
)0x0030)

	)

760 
	#TIM_TS_TI1F_ED
 ((
ušt16_t
)0x0040)

	)

761 
	#TIM_TS_TI1FP1
 ((
ušt16_t
)0x0050)

	)

762 
	#TIM_TS_TI2FP2
 ((
ušt16_t
)0x0060)

	)

763 
	#TIM_TS_ETRF
 ((
ušt16_t
)0x0070)

	)

764 
	#IS_TIM_TRIGGER_SELECTION
(
SELECTION
è(((SELECTIONè=ð
TIM_TS_ITR0
) || \

765 ((
SELECTION
è=ð
TIM_TS_ITR1
) || \

766 ((
SELECTION
è=ð
TIM_TS_ITR2
) || \

767 ((
SELECTION
è=ð
TIM_TS_ITR3
) || \

768 ((
SELECTION
è=ð
TIM_TS_TI1F_ED
) || \

769 ((
SELECTION
è=ð
TIM_TS_TI1FP1
) || \

770 ((
SELECTION
è=ð
TIM_TS_TI2FP2
) || \

771 ((
SELECTION
è=ð
TIM_TS_ETRF
))

	)

772 
	#IS_TIM_INTERNAL_TRIGGER_SELECTION
(
SELECTION
è(((SELECTIONè=ð
TIM_TS_ITR0
) || \

773 ((
SELECTION
è=ð
TIM_TS_ITR1
) || \

774 ((
SELECTION
è=ð
TIM_TS_ITR2
) || \

775 ((
SELECTION
è=ð
TIM_TS_ITR3
))

	)

784 
	#TIM_TIxEx‹º®CLK1Sourû_TI1
 ((
ušt16_t
)0x0050)

	)

785 
	#TIM_TIxEx‹º®CLK1Sourû_TI2
 ((
ušt16_t
)0x0060)

	)

786 
	#TIM_TIxEx‹º®CLK1Sourû_TI1ED
 ((
ušt16_t
)0x0040)

	)

787 
	#IS_TIM_TIXCLK_SOURCE
(
SOURCE
è(((SOURCEè=ð
TIM_TIxEx‹º®CLK1Sourû_TI1
) || \

788 ((
SOURCE
è=ð
TIM_TIxEx‹º®CLK1Sourû_TI2
) || \

789 ((
SOURCE
è=ð
TIM_TIxEx‹º®CLK1Sourû_TI1ED
))

	)

797 
	#TIM_ExtTRGPÞ¬™y_Inv”‹d
 ((
ušt16_t
)0x8000)

	)

798 
	#TIM_ExtTRGPÞ¬™y_NÚInv”‹d
 ((
ušt16_t
)0x0000)

	)

799 
	#IS_TIM_EXT_POLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_ExtTRGPÞ¬™y_Inv”‹d
) || \

800 ((
POLARITY
è=ð
TIM_ExtTRGPÞ¬™y_NÚInv”‹d
))

	)

809 
	#TIM_PSCR–ßdMode_Upd©e
 ((
ušt16_t
)0x0000)

	)

810 
	#TIM_PSCR–ßdMode_ImmedŸ‹
 ((
ušt16_t
)0x0001)

	)

811 
	#IS_TIM_PRESCALER_RELOAD
(
RELOAD
è(((RELOADè=ð
TIM_PSCR–ßdMode_Upd©e
) || \

812 ((
RELOAD
è=ð
TIM_PSCR–ßdMode_ImmedŸ‹
))

	)

821 
	#TIM_FÜûdAùiÚ_Aùive
 ((
ušt16_t
)0x0050)

	)

822 
	#TIM_FÜûdAùiÚ_InAùive
 ((
ušt16_t
)0x0040)

	)

823 
	#IS_TIM_FORCED_ACTION
(
ACTION
è(((ACTIONè=ð
TIM_FÜûdAùiÚ_Aùive
) || \

824 ((
ACTION
è=ð
TIM_FÜûdAùiÚ_InAùive
))

	)

833 
	#TIM_Encod”Mode_TI1
 ((
ušt16_t
)0x0001)

	)

834 
	#TIM_Encod”Mode_TI2
 ((
ušt16_t
)0x0002)

	)

835 
	#TIM_Encod”Mode_TI12
 ((
ušt16_t
)0x0003)

	)

836 
	#IS_TIM_ENCODER_MODE
(
MODE
è(((MODEè=ð
TIM_Encod”Mode_TI1
) || \

837 ((
MODE
è=ð
TIM_Encod”Mode_TI2
) || \

838 ((
MODE
è=ð
TIM_Encod”Mode_TI12
))

	)

848 
	#TIM_Ev’tSourû_Upd©e
 ((
ušt16_t
)0x0001)

	)

849 
	#TIM_Ev’tSourû_CC1
 ((
ušt16_t
)0x0002)

	)

850 
	#TIM_Ev’tSourû_CC2
 ((
ušt16_t
)0x0004)

	)

851 
	#TIM_Ev’tSourû_CC3
 ((
ušt16_t
)0x0008)

	)

852 
	#TIM_Ev’tSourû_CC4
 ((
ušt16_t
)0x0010)

	)

853 
	#TIM_Ev’tSourû_COM
 ((
ušt16_t
)0x0020)

	)

854 
	#TIM_Ev’tSourû_Trigg”
 ((
ušt16_t
)0x0040)

	)

855 
	#TIM_Ev’tSourû_B»ak
 ((
ušt16_t
)0x0080)

	)

856 
	#IS_TIM_EVENT_SOURCE
(
SOURCE
è((((SOURCEè& (
ušt16_t
)0xFF00è=ð0x0000è&& ((SOURCEè!ð0x0000))

	)

866 
	#TIM_Upd©eSourû_Glob®
 ((
ušt16_t
)0x0000è

	)

869 
	#TIM_Upd©eSourû_ReguÏr
 ((
ušt16_t
)0x0001è

	)

870 
	#IS_TIM_UPDATE_SOURCE
(
SOURCE
è(((SOURCEè=ð
TIM_Upd©eSourû_Glob®
) || \

871 ((
SOURCE
è=ð
TIM_Upd©eSourû_ReguÏr
))

	)

880 
	#TIM_OCP»lßd_EÇbË
 ((
ušt16_t
)0x0008)

	)

881 
	#TIM_OCP»lßd_Di§bË
 ((
ušt16_t
)0x0000)

	)

882 
	#IS_TIM_OCPRELOAD_STATE
(
STATE
è(((STATEè=ð
TIM_OCP»lßd_EÇbË
) || \

883 ((
STATE
è=ð
TIM_OCP»lßd_Di§bË
))

	)

892 
	#TIM_OCFa¡_EÇbË
 ((
ušt16_t
)0x0004)

	)

893 
	#TIM_OCFa¡_Di§bË
 ((
ušt16_t
)0x0000)

	)

894 
	#IS_TIM_OCFAST_STATE
(
STATE
è(((STATEè=ð
TIM_OCFa¡_EÇbË
) || \

895 ((
STATE
è=ð
TIM_OCFa¡_Di§bË
))

	)

905 
	#TIM_OCCË¬_EÇbË
 ((
ušt16_t
)0x0080)

	)

906 
	#TIM_OCCË¬_Di§bË
 ((
ušt16_t
)0x0000)

	)

907 
	#IS_TIM_OCCLEAR_STATE
(
STATE
è(((STATEè=ð
TIM_OCCË¬_EÇbË
) || \

908 ((
STATE
è=ð
TIM_OCCË¬_Di§bË
))

	)

917 
	#TIM_TRGOSourû_Re£t
 ((
ušt16_t
)0x0000)

	)

918 
	#TIM_TRGOSourû_EÇbË
 ((
ušt16_t
)0x0010)

	)

919 
	#TIM_TRGOSourû_Upd©e
 ((
ušt16_t
)0x0020)

	)

920 
	#TIM_TRGOSourû_OC1
 ((
ušt16_t
)0x0030)

	)

921 
	#TIM_TRGOSourû_OC1Ref
 ((
ušt16_t
)0x0040)

	)

922 
	#TIM_TRGOSourû_OC2Ref
 ((
ušt16_t
)0x0050)

	)

923 
	#TIM_TRGOSourû_OC3Ref
 ((
ušt16_t
)0x0060)

	)

924 
	#TIM_TRGOSourû_OC4Ref
 ((
ušt16_t
)0x0070)

	)

925 
	#IS_TIM_TRGO_SOURCE
(
SOURCE
è(((SOURCEè=ð
TIM_TRGOSourû_Re£t
) || \

926 ((
SOURCE
è=ð
TIM_TRGOSourû_EÇbË
) || \

927 ((
SOURCE
è=ð
TIM_TRGOSourû_Upd©e
) || \

928 ((
SOURCE
è=ð
TIM_TRGOSourû_OC1
) || \

929 ((
SOURCE
è=ð
TIM_TRGOSourû_OC1Ref
) || \

930 ((
SOURCE
è=ð
TIM_TRGOSourû_OC2Ref
) || \

931 ((
SOURCE
è=ð
TIM_TRGOSourû_OC3Ref
) || \

932 ((
SOURCE
è=ð
TIM_TRGOSourû_OC4Ref
))

	)

941 
	#TIM_SÏveMode_Re£t
 ((
ušt16_t
)0x0004)

	)

942 
	#TIM_SÏveMode_G©ed
 ((
ušt16_t
)0x0005)

	)

943 
	#TIM_SÏveMode_Trigg”
 ((
ušt16_t
)0x0006)

	)

944 
	#TIM_SÏveMode_Ex‹º®1
 ((
ušt16_t
)0x0007)

	)

945 
	#IS_TIM_SLAVE_MODE
(
MODE
è(((MODEè=ð
TIM_SÏveMode_Re£t
) || \

946 ((
MODE
è=ð
TIM_SÏveMode_G©ed
) || \

947 ((
MODE
è=ð
TIM_SÏveMode_Trigg”
) || \

948 ((
MODE
è=ð
TIM_SÏveMode_Ex‹º®1
))

	)

957 
	#TIM_Ma¡”SÏveMode_EÇbË
 ((
ušt16_t
)0x0080)

	)

958 
	#TIM_Ma¡”SÏveMode_Di§bË
 ((
ušt16_t
)0x0000)

	)

959 
	#IS_TIM_MSM_STATE
(
STATE
è(((STATEè=ð
TIM_Ma¡”SÏveMode_EÇbË
) || \

960 ((
STATE
è=ð
TIM_Ma¡”SÏveMode_Di§bË
))

	)

969 
	#TIM_FLAG_Upd©e
 ((
ušt16_t
)0x0001)

	)

970 
	#TIM_FLAG_CC1
 ((
ušt16_t
)0x0002)

	)

971 
	#TIM_FLAG_CC2
 ((
ušt16_t
)0x0004)

	)

972 
	#TIM_FLAG_CC3
 ((
ušt16_t
)0x0008)

	)

973 
	#TIM_FLAG_CC4
 ((
ušt16_t
)0x0010)

	)

974 
	#TIM_FLAG_COM
 ((
ušt16_t
)0x0020)

	)

975 
	#TIM_FLAG_Trigg”
 ((
ušt16_t
)0x0040)

	)

976 
	#TIM_FLAG_B»ak
 ((
ušt16_t
)0x0080)

	)

977 
	#TIM_FLAG_CC1OF
 ((
ušt16_t
)0x0200)

	)

978 
	#TIM_FLAG_CC2OF
 ((
ušt16_t
)0x0400)

	)

979 
	#TIM_FLAG_CC3OF
 ((
ušt16_t
)0x0800)

	)

980 
	#TIM_FLAG_CC4OF
 ((
ušt16_t
)0x1000)

	)

981 
	#IS_TIM_GET_FLAG
(
FLAG
è(((FLAGè=ð
TIM_FLAG_Upd©e
) || \

982 ((
FLAG
è=ð
TIM_FLAG_CC1
) || \

983 ((
FLAG
è=ð
TIM_FLAG_CC2
) || \

984 ((
FLAG
è=ð
TIM_FLAG_CC3
) || \

985 ((
FLAG
è=ð
TIM_FLAG_CC4
) || \

986 ((
FLAG
è=ð
TIM_FLAG_COM
) || \

987 ((
FLAG
è=ð
TIM_FLAG_Trigg”
) || \

988 ((
FLAG
è=ð
TIM_FLAG_B»ak
) || \

989 ((
FLAG
è=ð
TIM_FLAG_CC1OF
) || \

990 ((
FLAG
è=ð
TIM_FLAG_CC2OF
) || \

991 ((
FLAG
è=ð
TIM_FLAG_CC3OF
) || \

992 ((
FLAG
è=ð
TIM_FLAG_CC4OF
))

	)

995 
	#IS_TIM_CLEAR_FLAG
(
TIM_FLAG
è((((TIM_FLAGè& (
ušt16_t
)0xE100è=ð0x0000è&& ((TIM_FLAGè!ð0x0000))

	)

1004 
	#IS_TIM_IC_FILTER
(
ICFILTER
è((ICFILTERè<ð0xF)

	)

1013 
	#IS_TIM_EXT_FILTER
(
EXTFILTER
è((EXTFILTERè<ð0xF)

	)

1022 
	#TIM_DMABur¡L’gth_1By‹
 
TIM_DMABur¡L’gth_1T¿nsãr


	)

1023 
	#TIM_DMABur¡L’gth_2By‹s
 
TIM_DMABur¡L’gth_2T¿nsãrs


	)

1024 
	#TIM_DMABur¡L’gth_3By‹s
 
TIM_DMABur¡L’gth_3T¿nsãrs


	)

1025 
	#TIM_DMABur¡L’gth_4By‹s
 
TIM_DMABur¡L’gth_4T¿nsãrs


	)

1026 
	#TIM_DMABur¡L’gth_5By‹s
 
TIM_DMABur¡L’gth_5T¿nsãrs


	)

1027 
	#TIM_DMABur¡L’gth_6By‹s
 
TIM_DMABur¡L’gth_6T¿nsãrs


	)

1028 
	#TIM_DMABur¡L’gth_7By‹s
 
TIM_DMABur¡L’gth_7T¿nsãrs


	)

1029 
	#TIM_DMABur¡L’gth_8By‹s
 
TIM_DMABur¡L’gth_8T¿nsãrs


	)

1030 
	#TIM_DMABur¡L’gth_9By‹s
 
TIM_DMABur¡L’gth_9T¿nsãrs


	)

1031 
	#TIM_DMABur¡L’gth_10By‹s
 
TIM_DMABur¡L’gth_10T¿nsãrs


	)

1032 
	#TIM_DMABur¡L’gth_11By‹s
 
TIM_DMABur¡L’gth_11T¿nsãrs


	)

1033 
	#TIM_DMABur¡L’gth_12By‹s
 
TIM_DMABur¡L’gth_12T¿nsãrs


	)

1034 
	#TIM_DMABur¡L’gth_13By‹s
 
TIM_DMABur¡L’gth_13T¿nsãrs


	)

1035 
	#TIM_DMABur¡L’gth_14By‹s
 
TIM_DMABur¡L’gth_14T¿nsãrs


	)

1036 
	#TIM_DMABur¡L’gth_15By‹s
 
TIM_DMABur¡L’gth_15T¿nsãrs


	)

1037 
	#TIM_DMABur¡L’gth_16By‹s
 
TIM_DMABur¡L’gth_16T¿nsãrs


	)

1038 
	#TIM_DMABur¡L’gth_17By‹s
 
TIM_DMABur¡L’gth_17T¿nsãrs


	)

1039 
	#TIM_DMABur¡L’gth_18By‹s
 
TIM_DMABur¡L’gth_18T¿nsãrs


	)

1060 
TIM_DeIn™
(
TIM_Ty³Def
* 
TIMx
);

1061 
TIM_TimeBa£In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_TimeBa£In™Ty³Def
* 
TIM_TimeBa£In™SŒuù
);

1062 
TIM_OC1In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
);

1063 
TIM_OC2In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
);

1064 
TIM_OC3In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
);

1065 
TIM_OC4In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
);

1066 
TIM_ICIn™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_ICIn™Ty³Def
* 
TIM_ICIn™SŒuù
);

1067 
TIM_PWMICÚfig
(
TIM_Ty³Def
* 
TIMx
, 
TIM_ICIn™Ty³Def
* 
TIM_ICIn™SŒuù
);

1068 
TIM_BDTRCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
TIM_BDTRIn™Ty³Def
 *
TIM_BDTRIn™SŒuù
);

1069 
TIM_TimeBa£SŒuùIn™
(
TIM_TimeBa£In™Ty³Def
* 
TIM_TimeBa£In™SŒuù
);

1070 
TIM_OCSŒuùIn™
(
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
);

1071 
TIM_ICSŒuùIn™
(
TIM_ICIn™Ty³Def
* 
TIM_ICIn™SŒuù
);

1072 
TIM_BDTRSŒuùIn™
(
TIM_BDTRIn™Ty³Def
* 
TIM_BDTRIn™SŒuù
);

1073 
TIM_Cmd
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1074 
TIM_CŒlPWMOuuts
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1075 
TIM_ITCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IT
, 
FunùiÚ®S‹
 
NewS‹
);

1076 
TIM_G’”©eEv’t
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Ev’tSourû
);

1077 
TIM_DMACÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_DMABa£
, ušt16_ˆ
TIM_DMABur¡L’gth
);

1078 
TIM_DMACmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_DMASourû
, 
FunùiÚ®S‹
 
NewS‹
);

1079 
TIM_IÁ”ÇlClockCÚfig
(
TIM_Ty³Def
* 
TIMx
);

1080 
TIM_ITRxEx‹º®ClockCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IÅutTrigg”Sourû
);

1081 
TIM_TIxEx‹º®ClockCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_TIxEx‹º®CLKSourû
,

1082 
ušt16_t
 
TIM_ICPÞ¬™y
, ušt16_ˆ
ICFž‹r
);

1083 
TIM_ETRClockMode1CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ExtTRGP»sÿËr
, ušt16_ˆ
TIM_ExtTRGPÞ¬™y
,

1084 
ušt16_t
 
ExtTRGFž‹r
);

1085 
TIM_ETRClockMode2CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ExtTRGP»sÿËr
,

1086 
ušt16_t
 
TIM_ExtTRGPÞ¬™y
, ušt16_ˆ
ExtTRGFž‹r
);

1087 
TIM_ETRCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ExtTRGP»sÿËr
, ušt16_ˆ
TIM_ExtTRGPÞ¬™y
,

1088 
ušt16_t
 
ExtTRGFž‹r
);

1089 
TIM_P»sÿËrCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
P»sÿËr
, ušt16_ˆ
TIM_PSCR–ßdMode
);

1090 
TIM_CouÁ”ModeCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_CouÁ”Mode
);

1091 
TIM_S–eùIÅutTrigg”
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IÅutTrigg”Sourû
);

1092 
TIM_Encod”IÁ”çûCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Encod”Mode
,

1093 
ušt16_t
 
TIM_IC1PÞ¬™y
, ušt16_ˆ
TIM_IC2PÞ¬™y
);

1094 
TIM_FÜûdOC1CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FÜûdAùiÚ
);

1095 
TIM_FÜûdOC2CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FÜûdAùiÚ
);

1096 
TIM_FÜûdOC3CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FÜûdAùiÚ
);

1097 
TIM_FÜûdOC4CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FÜûdAùiÚ
);

1098 
TIM_ARRP»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1099 
TIM_S–eùCOM
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1100 
TIM_S–eùCCDMA
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1101 
TIM_CCP»lßdCÚŒÞ
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1102 
TIM_OC1P»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCP»lßd
);

1103 
TIM_OC2P»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCP»lßd
);

1104 
TIM_OC3P»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCP»lßd
);

1105 
TIM_OC4P»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCP»lßd
);

1106 
TIM_OC1Fa¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCFa¡
);

1107 
TIM_OC2Fa¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCFa¡
);

1108 
TIM_OC3Fa¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCFa¡
);

1109 
TIM_OC4Fa¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCFa¡
);

1110 
TIM_CË¬OC1Ref
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCCË¬
);

1111 
TIM_CË¬OC2Ref
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCCË¬
);

1112 
TIM_CË¬OC3Ref
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCCË¬
);

1113 
TIM_CË¬OC4Ref
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCCË¬
);

1114 
TIM_OC1PÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCPÞ¬™y
);

1115 
TIM_OC1NPÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCNPÞ¬™y
);

1116 
TIM_OC2PÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCPÞ¬™y
);

1117 
TIM_OC2NPÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCNPÞ¬™y
);

1118 
TIM_OC3PÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCPÞ¬™y
);

1119 
TIM_OC3NPÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCNPÞ¬™y
);

1120 
TIM_OC4PÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCPÞ¬™y
);

1121 
TIM_CCxCmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ChªÃl
, ušt16_ˆ
TIM_CCx
);

1122 
TIM_CCxNCmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ChªÃl
, ušt16_ˆ
TIM_CCxN
);

1123 
TIM_S–eùOCxM
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ChªÃl
, ušt16_ˆ
TIM_OCMode
);

1124 
TIM_Upd©eDi§bËCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1125 
TIM_Upd©eReque¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Upd©eSourû
);

1126 
TIM_S–eùH®lS’sÜ
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1127 
TIM_S–eùOÃPul£Mode
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OPMode
);

1128 
TIM_S–eùOuutTrigg”
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_TRGOSourû
);

1129 
TIM_S–eùSÏveMode
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_SÏveMode
);

1130 
TIM_S–eùMa¡”SÏveMode
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Ma¡”SÏveMode
);

1131 
TIM_S‘CouÁ”
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
CouÁ”
);

1132 
TIM_S‘AutÜ–ßd
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
AutÜ–ßd
);

1133 
TIM_S‘Com·»1
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
Com·»1
);

1134 
TIM_S‘Com·»2
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
Com·»2
);

1135 
TIM_S‘Com·»3
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
Com·»3
);

1136 
TIM_S‘Com·»4
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
Com·»4
);

1137 
TIM_S‘IC1P»sÿËr
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPSC
);

1138 
TIM_S‘IC2P»sÿËr
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPSC
);

1139 
TIM_S‘IC3P»sÿËr
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPSC
);

1140 
TIM_S‘IC4P»sÿËr
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPSC
);

1141 
TIM_S‘ClockDivisiÚ
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_CKD
);

1142 
ušt16_t
 
TIM_G‘C­tu»1
(
TIM_Ty³Def
* 
TIMx
);

1143 
ušt16_t
 
TIM_G‘C­tu»2
(
TIM_Ty³Def
* 
TIMx
);

1144 
ušt16_t
 
TIM_G‘C­tu»3
(
TIM_Ty³Def
* 
TIMx
);

1145 
ušt16_t
 
TIM_G‘C­tu»4
(
TIM_Ty³Def
* 
TIMx
);

1146 
ušt16_t
 
TIM_G‘CouÁ”
(
TIM_Ty³Def
* 
TIMx
);

1147 
ušt16_t
 
TIM_G‘P»sÿËr
(
TIM_Ty³Def
* 
TIMx
);

1148 
FÏgStus
 
TIM_G‘FÏgStus
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FLAG
);

1149 
TIM_CË¬FÏg
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FLAG
);

1150 
ITStus
 
TIM_G‘ITStus
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IT
);

1151 
TIM_CË¬ITP’dšgB™
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IT
);

1153 #ifdeà
__ýlu¥lus


	@F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\inc\stm32f10x_usart.h

30 #iâdeà
__STM32F10x_USART_H


31 
	#__STM32F10x_USART_H


	)

33 #ifdeà
__ýlu¥lus


38 
	~"¡m32f10x.h
"

58 
ušt32_t
 
USART_BaudR©e
;

63 
ušt16_t
 
USART_WÜdL’gth
;

66 
ušt16_t
 
USART_StÝB™s
;

69 
ušt16_t
 
USART_P¬™y
;

76 
ušt16_t
 
USART_Mode
;

79 
ušt16_t
 
USART_H¬dw¬eFlowCÚŒÞ
;

82 } 
	tUSART_In™Ty³Def
;

91 
ušt16_t
 
USART_Clock
;

94 
ušt16_t
 
USART_CPOL
;

97 
ušt16_t
 
USART_CPHA
;

100 
ušt16_t
 
USART_La¡B™
;

103 } 
	tUSART_ClockIn™Ty³Def
;

113 
	#IS_USART_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ð
USART1
) || \

114 ((
PERIPH
è=ð
USART2
) || \

115 ((
PERIPH
è=ð
USART3
) || \

116 ((
PERIPH
è=ð
UART4
) || \

117 ((
PERIPH
è=ð
UART5
))

	)

119 
	#IS_USART_123_PERIPH
(
PERIPH
è(((PERIPHè=ð
USART1
) || \

120 ((
PERIPH
è=ð
USART2
) || \

121 ((
PERIPH
è=ð
USART3
))

	)

123 
	#IS_USART_1234_PERIPH
(
PERIPH
è(((PERIPHè=ð
USART1
) || \

124 ((
PERIPH
è=ð
USART2
) || \

125 ((
PERIPH
è=ð
USART3
) || \

126 ((
PERIPH
è=ð
UART4
))

	)

131 
	#USART_WÜdL’gth_8b
 ((
ušt16_t
)0x0000)

	)

132 
	#USART_WÜdL’gth_9b
 ((
ušt16_t
)0x1000)

	)

134 
	#IS_USART_WORD_LENGTH
(
LENGTH
è(((LENGTHè=ð
USART_WÜdL’gth_8b
) || \

135 ((
LENGTH
è=ð
USART_WÜdL’gth_9b
))

	)

144 
	#USART_StÝB™s_1
 ((
ušt16_t
)0x0000)

	)

145 
	#USART_StÝB™s_0_5
 ((
ušt16_t
)0x1000)

	)

146 
	#USART_StÝB™s_2
 ((
ušt16_t
)0x2000)

	)

147 
	#USART_StÝB™s_1_5
 ((
ušt16_t
)0x3000)

	)

148 
	#IS_USART_STOPBITS
(
STOPBITS
è(((STOPBITSè=ð
USART_StÝB™s_1
) || \

149 ((
STOPBITS
è=ð
USART_StÝB™s_0_5
) || \

150 ((
STOPBITS
è=ð
USART_StÝB™s_2
) || \

151 ((
STOPBITS
è=ð
USART_StÝB™s_1_5
))

	)

160 
	#USART_P¬™y_No
 ((
ušt16_t
)0x0000)

	)

161 
	#USART_P¬™y_Ev’
 ((
ušt16_t
)0x0400)

	)

162 
	#USART_P¬™y_Odd
 ((
ušt16_t
)0x0600)

	)

163 
	#IS_USART_PARITY
(
PARITY
è(((PARITYè=ð
USART_P¬™y_No
) || \

164 ((
PARITY
è=ð
USART_P¬™y_Ev’
) || \

165 ((
PARITY
è=ð
USART_P¬™y_Odd
))

	)

174 
	#USART_Mode_Rx
 ((
ušt16_t
)0x0004)

	)

175 
	#USART_Mode_Tx
 ((
ušt16_t
)0x0008)

	)

176 
	#IS_USART_MODE
(
MODE
è((((MODEè& (
ušt16_t
)0xFFF3è=ð0x00è&& ((MODEè!ð(ušt16_t)0x00))

	)

184 
	#USART_H¬dw¬eFlowCÚŒÞ_NÚe
 ((
ušt16_t
)0x0000)

	)

185 
	#USART_H¬dw¬eFlowCÚŒÞ_RTS
 ((
ušt16_t
)0x0100)

	)

186 
	#USART_H¬dw¬eFlowCÚŒÞ_CTS
 ((
ušt16_t
)0x0200)

	)

187 
	#USART_H¬dw¬eFlowCÚŒÞ_RTS_CTS
 ((
ušt16_t
)0x0300)

	)

188 
	#IS_USART_HARDWARE_FLOW_CONTROL
(
CONTROL
)\

189 (((
CONTROL
è=ð
USART_H¬dw¬eFlowCÚŒÞ_NÚe
) || \

190 ((
CONTROL
è=ð
USART_H¬dw¬eFlowCÚŒÞ_RTS
) || \

191 ((
CONTROL
è=ð
USART_H¬dw¬eFlowCÚŒÞ_CTS
) || \

192 ((
CONTROL
è=ð
USART_H¬dw¬eFlowCÚŒÞ_RTS_CTS
))

	)

200 
	#USART_Clock_Di§bË
 ((
ušt16_t
)0x0000)

	)

201 
	#USART_Clock_EÇbË
 ((
ušt16_t
)0x0800)

	)

202 
	#IS_USART_CLOCK
(
CLOCK
è(((CLOCKè=ð
USART_Clock_Di§bË
) || \

203 ((
CLOCK
è=ð
USART_Clock_EÇbË
))

	)

212 
	#USART_CPOL_Low
 ((
ušt16_t
)0x0000)

	)

213 
	#USART_CPOL_High
 ((
ušt16_t
)0x0400)

	)

214 
	#IS_USART_CPOL
(
CPOL
è(((CPOLè=ð
USART_CPOL_Low
è|| ((CPOLè=ð
USART_CPOL_High
))

	)

224 
	#USART_CPHA_1Edge
 ((
ušt16_t
)0x0000)

	)

225 
	#USART_CPHA_2Edge
 ((
ušt16_t
)0x0200)

	)

226 
	#IS_USART_CPHA
(
CPHA
è(((CPHAè=ð
USART_CPHA_1Edge
è|| ((CPHAè=ð
USART_CPHA_2Edge
))

	)

236 
	#USART_La¡B™_Di§bË
 ((
ušt16_t
)0x0000)

	)

237 
	#USART_La¡B™_EÇbË
 ((
ušt16_t
)0x0100)

	)

238 
	#IS_USART_LASTBIT
(
LASTBIT
è(((LASTBITè=ð
USART_La¡B™_Di§bË
) || \

239 ((
LASTBIT
è=ð
USART_La¡B™_EÇbË
))

	)

248 
	#USART_IT_PE
 ((
ušt16_t
)0x0028)

	)

249 
	#USART_IT_TXE
 ((
ušt16_t
)0x0727)

	)

250 
	#USART_IT_TC
 ((
ušt16_t
)0x0626)

	)

251 
	#USART_IT_RXNE
 ((
ušt16_t
)0x0525)

	)

252 
	#USART_IT_ORE_RX
 ((
ušt16_t
)0x0325è

	)

253 
	#USART_IT_IDLE
 ((
ušt16_t
)0x0424)

	)

254 
	#USART_IT_LBD
 ((
ušt16_t
)0x0846)

	)

255 
	#USART_IT_CTS
 ((
ušt16_t
)0x096A)

	)

256 
	#USART_IT_ERR
 ((
ušt16_t
)0x0060)

	)

257 
	#USART_IT_ORE_ER
 ((
ušt16_t
)0x0360è

	)

258 
	#USART_IT_NE
 ((
ušt16_t
)0x0260)

	)

259 
	#USART_IT_FE
 ((
ušt16_t
)0x0160)

	)

264 
	#USART_IT_ORE
 
USART_IT_ORE_ER


	)

269 
	#IS_USART_CONFIG_IT
(
IT
è(((ITè=ð
USART_IT_PE
è|| ((ITè=ð
USART_IT_TXE
) || \

270 ((
IT
è=ð
USART_IT_TC
è|| ((ITè=ð
USART_IT_RXNE
) || \

271 ((
IT
è=ð
USART_IT_IDLE
è|| ((ITè=ð
USART_IT_LBD
) || \

272 ((
IT
è=ð
USART_IT_CTS
è|| ((ITè=ð
USART_IT_ERR
))

	)

274 
	#IS_USART_GET_IT
(
IT
è(((ITè=ð
USART_IT_PE
è|| ((ITè=ð
USART_IT_TXE
) || \

275 ((
IT
è=ð
USART_IT_TC
è|| ((ITè=ð
USART_IT_RXNE
) || \

276 ((
IT
è=ð
USART_IT_IDLE
è|| ((ITè=ð
USART_IT_LBD
) || \

277 ((
IT
è=ð
USART_IT_CTS
è|| ((ITè=ð
USART_IT_ORE
) || \

278 ((
IT
è=ð
USART_IT_ORE_RX
è|| ((ITè=ð
USART_IT_ORE_ER
) || \

279 ((
IT
è=ð
USART_IT_NE
è|| ((ITè=ð
USART_IT_FE
))

	)

281 
	#IS_USART_CLEAR_IT
(
IT
è(((ITè=ð
USART_IT_TC
è|| ((ITè=ð
USART_IT_RXNE
) || \

282 ((
IT
è=ð
USART_IT_LBD
è|| ((ITè=ð
USART_IT_CTS
))

	)

291 
	#USART_DMAReq_Tx
 ((
ušt16_t
)0x0080)

	)

292 
	#USART_DMAReq_Rx
 ((
ušt16_t
)0x0040)

	)

293 
	#IS_USART_DMAREQ
(
DMAREQ
è((((DMAREQè& (
ušt16_t
)0xFF3Fè=ð0x00è&& ((DMAREQè!ð(ušt16_t)0x00))

	)

303 
	#USART_WakeUp_IdËLše
 ((
ušt16_t
)0x0000)

	)

304 
	#USART_WakeUp_Add»ssM¬k
 ((
ušt16_t
)0x0800)

	)

305 
	#IS_USART_WAKEUP
(
WAKEUP
è(((WAKEUPè=ð
USART_WakeUp_IdËLše
) || \

306 ((
WAKEUP
è=ð
USART_WakeUp_Add»ssM¬k
))

	)

315 
	#USART_LINB»akD‘eùL’gth_10b
 ((
ušt16_t
)0x0000)

	)

316 
	#USART_LINB»akD‘eùL’gth_11b
 ((
ušt16_t
)0x0020)

	)

317 
	#IS_USART_LIN_BREAK_DETECT_LENGTH
(
LENGTH
) \

318 (((
LENGTH
è=ð
USART_LINB»akD‘eùL’gth_10b
) || \

319 ((
LENGTH
è=ð
USART_LINB»akD‘eùL’gth_11b
))

	)

328 
	#USART_IrDAMode_LowPow”
 ((
ušt16_t
)0x0004)

	)

329 
	#USART_IrDAMode_NÜm®
 ((
ušt16_t
)0x0000)

	)

330 
	#IS_USART_IRDA_MODE
(
MODE
è(((MODEè=ð
USART_IrDAMode_LowPow”
) || \

331 ((
MODE
è=ð
USART_IrDAMode_NÜm®
))

	)

340 
	#USART_FLAG_CTS
 ((
ušt16_t
)0x0200)

	)

341 
	#USART_FLAG_LBD
 ((
ušt16_t
)0x0100)

	)

342 
	#USART_FLAG_TXE
 ((
ušt16_t
)0x0080)

	)

343 
	#USART_FLAG_TC
 ((
ušt16_t
)0x0040)

	)

344 
	#USART_FLAG_RXNE
 ((
ušt16_t
)0x0020)

	)

345 
	#USART_FLAG_IDLE
 ((
ušt16_t
)0x0010)

	)

346 
	#USART_FLAG_ORE
 ((
ušt16_t
)0x0008)

	)

347 
	#USART_FLAG_NE
 ((
ušt16_t
)0x0004)

	)

348 
	#USART_FLAG_FE
 ((
ušt16_t
)0x0002)

	)

349 
	#USART_FLAG_PE
 ((
ušt16_t
)0x0001)

	)

350 
	#IS_USART_FLAG
(
FLAG
è(((FLAGè=ð
USART_FLAG_PE
è|| ((FLAGè=ð
USART_FLAG_TXE
) || \

351 ((
FLAG
è=ð
USART_FLAG_TC
è|| ((FLAGè=ð
USART_FLAG_RXNE
) || \

352 ((
FLAG
è=ð
USART_FLAG_IDLE
è|| ((FLAGè=ð
USART_FLAG_LBD
) || \

353 ((
FLAG
è=ð
USART_FLAG_CTS
è|| ((FLAGè=ð
USART_FLAG_ORE
) || \

354 ((
FLAG
è=ð
USART_FLAG_NE
è|| ((FLAGè=ð
USART_FLAG_FE
))

	)

356 
	#IS_USART_CLEAR_FLAG
(
FLAG
è((((FLAGè& (
ušt16_t
)0xFC9Fè=ð0x00è&& ((FLAGè!ð(ušt16_t)0x00))

	)

358 
	#IS_USART_BAUDRATE
(
BAUDRATE
è(((BAUDRATEè> 0è&& ((BAUDRATEè< 0x0044AA21))

	)

359 
	#IS_USART_ADDRESS
(
ADDRESS
è((ADDRESSè<ð0xF)

	)

360 
	#IS_USART_DATA
(
DATA
è((DATAè<ð0x1FF)

	)

382 
USART_DeIn™
(
USART_Ty³Def
* 
USARTx
);

383 
USART_In™
(
USART_Ty³Def
* 
USARTx
, 
USART_In™Ty³Def
* 
USART_In™SŒuù
);

384 
USART_SŒuùIn™
(
USART_In™Ty³Def
* 
USART_In™SŒuù
);

385 
USART_ClockIn™
(
USART_Ty³Def
* 
USARTx
, 
USART_ClockIn™Ty³Def
* 
USART_ClockIn™SŒuù
);

386 
USART_ClockSŒuùIn™
(
USART_ClockIn™Ty³Def
* 
USART_ClockIn™SŒuù
);

387 
USART_Cmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

388 
USART_ITCÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_IT
, 
FunùiÚ®S‹
 
NewS‹
);

389 
USART_DMACmd
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_DMAReq
, 
FunùiÚ®S‹
 
NewS‹
);

390 
USART_S‘Add»ss
(
USART_Ty³Def
* 
USARTx
, 
ušt8_t
 
USART_Add»ss
);

391 
USART_WakeUpCÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_WakeUp
);

392 
USART_Reûiv”WakeUpCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

393 
USART_LINB»akD‘eùL’gthCÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_LINB»akD‘eùL’gth
);

394 
USART_LINCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

395 
USART_S’dD©a
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
D©a
);

396 
ušt16_t
 
USART_ReûiveD©a
(
USART_Ty³Def
* 
USARTx
);

397 
USART_S’dB»ak
(
USART_Ty³Def
* 
USARTx
);

398 
USART_S‘Gu¬dTime
(
USART_Ty³Def
* 
USARTx
, 
ušt8_t
 
USART_Gu¬dTime
);

399 
USART_S‘P»sÿËr
(
USART_Ty³Def
* 
USARTx
, 
ušt8_t
 
USART_P»sÿËr
);

400 
USART_Sm¬tC¬dCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

401 
USART_Sm¬tC¬dNACKCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

402 
USART_H®fDu¶exCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

403 
USART_Ov”Sam¶šg8Cmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

404 
USART_OÃB™M‘hodCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

405 
USART_IrDACÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_IrDAMode
);

406 
USART_IrDACmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

407 
FÏgStus
 
USART_G‘FÏgStus
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_FLAG
);

408 
USART_CË¬FÏg
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_FLAG
);

409 
ITStus
 
USART_G‘ITStus
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_IT
);

410 
USART_CË¬ITP’dšgB™
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_IT
);

412 #ifdeà
__ýlu¥lus


	@F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\inc\stm32f10x_wwdg.h

30 #iâdeà
__STM32F10x_WWDG_H


31 
	#__STM32F10x_WWDG_H


	)

33 #ifdeà
__ýlu¥lus


38 
	~"¡m32f10x.h
"

64 
	#WWDG_P»sÿËr_1
 ((
ušt32_t
)0x00000000)

	)

65 
	#WWDG_P»sÿËr_2
 ((
ušt32_t
)0x00000080)

	)

66 
	#WWDG_P»sÿËr_4
 ((
ušt32_t
)0x00000100)

	)

67 
	#WWDG_P»sÿËr_8
 ((
ušt32_t
)0x00000180)

	)

68 
	#IS_WWDG_PRESCALER
(
PRESCALER
è(((PRESCALERè=ð
WWDG_P»sÿËr_1
) || \

69 ((
PRESCALER
è=ð
WWDG_P»sÿËr_2
) || \

70 ((
PRESCALER
è=ð
WWDG_P»sÿËr_4
) || \

71 ((
PRESCALER
è=ð
WWDG_P»sÿËr_8
))

	)

72 
	#IS_WWDG_WINDOW_VALUE
(
VALUE
è((VALUEè<ð0x7F)

	)

73 
	#IS_WWDG_COUNTER
(
COUNTER
è(((COUNTERè>ð0x40è&& ((COUNTERè<ð0x7F))

	)

94 
WWDG_DeIn™
();

95 
WWDG_S‘P»sÿËr
(
ušt32_t
 
WWDG_P»sÿËr
);

96 
WWDG_S‘WšdowV®ue
(
ušt8_t
 
WšdowV®ue
);

97 
WWDG_EÇbËIT
();

98 
WWDG_S‘CouÁ”
(
ušt8_t
 
CouÁ”
);

99 
WWDG_EÇbË
(
ušt8_t
 
CouÁ”
);

100 
FÏgStus
 
WWDG_G‘FÏgStus
();

101 
WWDG_CË¬FÏg
();

103 #ifdeà
__ýlu¥lus


	@F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\src\misc.c

30 
	~"misc.h
"

53 
	#AIRCR_VECTKEY_MASK
 ((
ušt32_t
)0x05FA0000)

	)

102 
	$NVIC_PriÜ™yGroupCÚfig
(
ušt32_t
 
NVIC_PriÜ™yGroup
)

105 
	`as£¹_·¿m
(
	`IS_NVIC_PRIORITY_GROUP
(
NVIC_PriÜ™yGroup
));

108 
SCB
->
AIRCR
 = 
AIRCR_VECTKEY_MASK
 | 
NVIC_PriÜ™yGroup
;

109 
	}
}

118 
	$NVIC_In™
(
NVIC_In™Ty³Def
* 
NVIC_In™SŒuù
)

120 
ušt32_t
 
tmµriÜ™y
 = 0x00, 
tmµ»
 = 0x00, 
tmpsub
 = 0x0F;

123 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NVIC_In™SŒuù
->
NVIC_IRQChªÃlCmd
));

124 
	`as£¹_·¿m
(
	`IS_NVIC_PREEMPTION_PRIORITY
(
NVIC_In™SŒuù
->
NVIC_IRQChªÃlP»em±iÚPriÜ™y
));

125 
	`as£¹_·¿m
(
	`IS_NVIC_SUB_PRIORITY
(
NVIC_In™SŒuù
->
NVIC_IRQChªÃlSubPriÜ™y
));

127 ià(
NVIC_In™SŒuù
->
NVIC_IRQChªÃlCmd
 !ð
DISABLE
)

130 
tmµriÜ™y
 = (0x700 - ((
SCB
->
AIRCR
è& (
ušt32_t
)0x700))>> 0x08;

131 
tmµ»
 = (0x4 - 
tmµriÜ™y
);

132 
tmpsub
 =mpsub >> 
tmµriÜ™y
;

134 
tmµriÜ™y
 = (
ušt32_t
)
NVIC_In™SŒuù
->
NVIC_IRQChªÃlP»em±iÚPriÜ™y
 << 
tmµ»
;

135 
tmµriÜ™y
 |ð
NVIC_In™SŒuù
->
NVIC_IRQChªÃlSubPriÜ™y
 & 
tmpsub
;

136 
tmµriÜ™y
 =mppriority << 0x04;

138 
NVIC
->
IP
[
NVIC_In™SŒuù
->
NVIC_IRQChªÃl
] = 
tmµriÜ™y
;

141 
NVIC
->
ISER
[
NVIC_In™SŒuù
->
NVIC_IRQChªÃl
 >> 0x05] =

142 (
ušt32_t
)0x01 << (
NVIC_In™SŒuù
->
NVIC_IRQChªÃl
 & (
ušt8_t
)0x1F);

147 
NVIC
->
ICER
[
NVIC_In™SŒuù
->
NVIC_IRQChªÃl
 >> 0x05] =

148 (
ušt32_t
)0x01 << (
NVIC_In™SŒuù
->
NVIC_IRQChªÃl
 & (
ušt8_t
)0x1F);

150 
	}
}

162 
	$NVIC_S‘VeùÜTabË
(
ušt32_t
 
NVIC_VeùTab
, ušt32_ˆ
Off£t
)

165 
	`as£¹_·¿m
(
	`IS_NVIC_VECTTAB
(
NVIC_VeùTab
));

166 
	`as£¹_·¿m
(
	`IS_NVIC_OFFSET
(
Off£t
));

168 
SCB
->
VTOR
 = 
NVIC_VeùTab
 | (
Off£t
 & (
ušt32_t
)0x1FFFFF80);

169 
	}
}

181 
	$NVIC_Sy¡emLPCÚfig
(
ušt8_t
 
LowPow”Mode
, 
FunùiÚ®S‹
 
NewS‹
)

184 
	`as£¹_·¿m
(
	`IS_NVIC_LP
(
LowPow”Mode
));

185 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

187 ià(
NewS‹
 !ð
DISABLE
)

189 
SCB
->
SCR
 |ð
LowPow”Mode
;

193 
SCB
->
SCR
 &ð(
ušt32_t
)(~(ušt32_t)
LowPow”Mode
);

195 
	}
}

205 
	$SysTick_CLKSourûCÚfig
(
ušt32_t
 
SysTick_CLKSourû
)

208 
	`as£¹_·¿m
(
	`IS_SYSTICK_CLK_SOURCE
(
SysTick_CLKSourû
));

209 ià(
SysTick_CLKSourû
 =ð
SysTick_CLKSourû_HCLK
)

211 
SysTick
->
CTRL
 |ð
SysTick_CLKSourû_HCLK
;

215 
SysTick
->
CTRL
 &ð
SysTick_CLKSourû_HCLK_Div8
;

217 
	}
}

	@F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\src\stm32f10x_adc.c

29 
	~"¡m32f10x_adc.h
"

30 
	~"¡m32f10x_rcc.h
"

54 
	#CR1_DISCNUM_Re£t
 ((
ušt32_t
)0xFFFF1FFF)

	)

57 
	#CR1_DISCEN_S‘
 ((
ušt32_t
)0x00000800)

	)

58 
	#CR1_DISCEN_Re£t
 ((
ušt32_t
)0xFFFFF7FF)

	)

61 
	#CR1_JAUTO_S‘
 ((
ušt32_t
)0x00000400)

	)

62 
	#CR1_JAUTO_Re£t
 ((
ušt32_t
)0xFFFFFBFF)

	)

65 
	#CR1_JDISCEN_S‘
 ((
ušt32_t
)0x00001000)

	)

66 
	#CR1_JDISCEN_Re£t
 ((
ušt32_t
)0xFFFFEFFF)

	)

69 
	#CR1_AWDCH_Re£t
 ((
ušt32_t
)0xFFFFFFE0)

	)

72 
	#CR1_AWDMode_Re£t
 ((
ušt32_t
)0xFF3FFDFF)

	)

75 
	#CR1_CLEAR_Mask
 ((
ušt32_t
)0xFFF0FEFF)

	)

78 
	#CR2_ADON_S‘
 ((
ušt32_t
)0x00000001)

	)

79 
	#CR2_ADON_Re£t
 ((
ušt32_t
)0xFFFFFFFE)

	)

82 
	#CR2_DMA_S‘
 ((
ušt32_t
)0x00000100)

	)

83 
	#CR2_DMA_Re£t
 ((
ušt32_t
)0xFFFFFEFF)

	)

86 
	#CR2_RSTCAL_S‘
 ((
ušt32_t
)0x00000008)

	)

89 
	#CR2_CAL_S‘
 ((
ušt32_t
)0x00000004)

	)

92 
	#CR2_SWSTART_S‘
 ((
ušt32_t
)0x00400000)

	)

95 
	#CR2_EXTTRIG_S‘
 ((
ušt32_t
)0x00100000)

	)

96 
	#CR2_EXTTRIG_Re£t
 ((
ušt32_t
)0xFFEFFFFF)

	)

99 
	#CR2_EXTTRIG_SWSTART_S‘
 ((
ušt32_t
)0x00500000)

	)

100 
	#CR2_EXTTRIG_SWSTART_Re£t
 ((
ušt32_t
)0xFFAFFFFF)

	)

103 
	#CR2_JEXTSEL_Re£t
 ((
ušt32_t
)0xFFFF8FFF)

	)

106 
	#CR2_JEXTTRIG_S‘
 ((
ušt32_t
)0x00008000)

	)

107 
	#CR2_JEXTTRIG_Re£t
 ((
ušt32_t
)0xFFFF7FFF)

	)

110 
	#CR2_JSWSTART_S‘
 ((
ušt32_t
)0x00200000)

	)

113 
	#CR2_JEXTTRIG_JSWSTART_S‘
 ((
ušt32_t
)0x00208000)

	)

114 
	#CR2_JEXTTRIG_JSWSTART_Re£t
 ((
ušt32_t
)0xFFDF7FFF)

	)

117 
	#CR2_TSVREFE_S‘
 ((
ušt32_t
)0x00800000)

	)

118 
	#CR2_TSVREFE_Re£t
 ((
ušt32_t
)0xFF7FFFFF)

	)

121 
	#CR2_CLEAR_Mask
 ((
ušt32_t
)0xFFF1F7FD)

	)

124 
	#SQR3_SQ_S‘
 ((
ušt32_t
)0x0000001F)

	)

125 
	#SQR2_SQ_S‘
 ((
ušt32_t
)0x0000001F)

	)

126 
	#SQR1_SQ_S‘
 ((
ušt32_t
)0x0000001F)

	)

129 
	#SQR1_CLEAR_Mask
 ((
ušt32_t
)0xFF0FFFFF)

	)

132 
	#JSQR_JSQ_S‘
 ((
ušt32_t
)0x0000001F)

	)

135 
	#JSQR_JL_S‘
 ((
ušt32_t
)0x00300000)

	)

136 
	#JSQR_JL_Re£t
 ((
ušt32_t
)0xFFCFFFFF)

	)

139 
	#SMPR1_SMP_S‘
 ((
ušt32_t
)0x00000007)

	)

140 
	#SMPR2_SMP_S‘
 ((
ušt32_t
)0x00000007)

	)

143 
	#JDR_Off£t
 ((
ušt8_t
)0x28)

	)

146 
	#DR_ADDRESS
 ((
ušt32_t
)0x4001244C)

	)

185 
	$ADC_DeIn™
(
ADC_Ty³Def
* 
ADCx
)

188 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

190 ià(
ADCx
 =ð
ADC1
)

193 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_ADC1
, 
ENABLE
);

195 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_ADC1
, 
DISABLE
);

197 ià(
ADCx
 =ð
ADC2
)

200 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_ADC2
, 
ENABLE
);

202 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_ADC2
, 
DISABLE
);

206 ià(
ADCx
 =ð
ADC3
)

209 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_ADC3
, 
ENABLE
);

211 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_ADC3
, 
DISABLE
);

214 
	}
}

224 
	$ADC_In™
(
ADC_Ty³Def
* 
ADCx
, 
ADC_In™Ty³Def
* 
ADC_In™SŒuù
)

226 
ušt32_t
 
tm´eg1
 = 0;

227 
ušt8_t
 
tm´eg2
 = 0;

229 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

230 
	`as£¹_·¿m
(
	`IS_ADC_MODE
(
ADC_In™SŒuù
->
ADC_Mode
));

231 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
ADC_In™SŒuù
->
ADC_SÿnCÚvMode
));

232 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
ADC_In™SŒuù
->
ADC_CÚtšuousCÚvMode
));

233 
	`as£¹_·¿m
(
	`IS_ADC_EXT_TRIG
(
ADC_In™SŒuù
->
ADC_Ex‹º®TrigCÚv
));

234 
	`as£¹_·¿m
(
	`IS_ADC_DATA_ALIGN
(
ADC_In™SŒuù
->
ADC_D©aAlign
));

235 
	`as£¹_·¿m
(
	`IS_ADC_REGULAR_LENGTH
(
ADC_In™SŒuù
->
ADC_NbrOfChªÃl
));

239 
tm´eg1
 = 
ADCx
->
CR1
;

241 
tm´eg1
 &ð
CR1_CLEAR_Mask
;

245 
tm´eg1
 |ð(
ušt32_t
)(
ADC_In™SŒuù
->
ADC_Mode
 | ((ušt32_t)ADC_In™SŒuù->
ADC_SÿnCÚvMode
 << 8));

247 
ADCx
->
CR1
 = 
tm´eg1
;

251 
tm´eg1
 = 
ADCx
->
CR2
;

253 
tm´eg1
 &ð
CR2_CLEAR_Mask
;

258 
tm´eg1
 |ð(
ušt32_t
)(
ADC_In™SŒuù
->
ADC_D©aAlign
 | ADC_In™SŒuù->
ADC_Ex‹º®TrigCÚv
 |

259 ((
ušt32_t
)
ADC_In™SŒuù
->
ADC_CÚtšuousCÚvMode
 << 1));

261 
ADCx
->
CR2
 = 
tm´eg1
;

265 
tm´eg1
 = 
ADCx
->
SQR1
;

267 
tm´eg1
 &ð
SQR1_CLEAR_Mask
;

270 
tm´eg2
 |ð(
ušt8_t
è(
ADC_In™SŒuù
->
ADC_NbrOfChªÃl
 - (uint8_t)1);

271 
tm´eg1
 |ð(
ušt32_t
)
tm´eg2
 << 20;

273 
ADCx
->
SQR1
 = 
tm´eg1
;

274 
	}
}

281 
	$ADC_SŒuùIn™
(
ADC_In™Ty³Def
* 
ADC_In™SŒuù
)

285 
ADC_In™SŒuù
->
ADC_Mode
 = 
ADC_Mode_Ind•’d’t
;

287 
ADC_In™SŒuù
->
ADC_SÿnCÚvMode
 = 
DISABLE
;

289 
ADC_In™SŒuù
->
ADC_CÚtšuousCÚvMode
 = 
DISABLE
;

291 
ADC_In™SŒuù
->
ADC_Ex‹º®TrigCÚv
 = 
ADC_Ex‹º®TrigCÚv_T1_CC1
;

293 
ADC_In™SŒuù
->
ADC_D©aAlign
 = 
ADC_D©aAlign_Right
;

295 
ADC_In™SŒuù
->
ADC_NbrOfChªÃl
 = 1;

296 
	}
}

305 
	$ADC_Cmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

308 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

309 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

310 ià(
NewS‹
 !ð
DISABLE
)

313 
ADCx
->
CR2
 |ð
CR2_ADON_S‘
;

318 
ADCx
->
CR2
 &ð
CR2_ADON_Re£t
;

320 
	}
}

330 
	$ADC_DMACmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

333 
	`as£¹_·¿m
(
	`IS_ADC_DMA_PERIPH
(
ADCx
));

334 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

335 ià(
NewS‹
 !ð
DISABLE
)

338 
ADCx
->
CR2
 |ð
CR2_DMA_S‘
;

343 
ADCx
->
CR2
 &ð
CR2_DMA_Re£t
;

345 
	}
}

359 
	$ADC_ITCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt16_t
 
ADC_IT
, 
FunùiÚ®S‹
 
NewS‹
)

361 
ušt8_t
 
™mask
 = 0;

363 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

364 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

365 
	`as£¹_·¿m
(
	`IS_ADC_IT
(
ADC_IT
));

367 
™mask
 = (
ušt8_t
)
ADC_IT
;

368 ià(
NewS‹
 !ð
DISABLE
)

371 
ADCx
->
CR1
 |ð
™mask
;

376 
ADCx
->
CR1
 &ð(~(
ušt32_t
)
™mask
);

378 
	}
}

385 
	$ADC_Re£tC®ib¿tiÚ
(
ADC_Ty³Def
* 
ADCx
)

388 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

390 
ADCx
->
CR2
 |ð
CR2_RSTCAL_S‘
;

391 
	}
}

398 
FÏgStus
 
	$ADC_G‘Re£tC®ib¿tiÚStus
(
ADC_Ty³Def
* 
ADCx
)

400 
FÏgStus
 
b™¡©us
 = 
RESET
;

402 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

404 ià((
ADCx
->
CR2
 & 
CR2_RSTCAL_S‘
è!ð(
ušt32_t
)
RESET
)

407 
b™¡©us
 = 
SET
;

412 
b™¡©us
 = 
RESET
;

415  
b™¡©us
;

416 
	}
}

423 
	$ADC_S¹C®ib¿tiÚ
(
ADC_Ty³Def
* 
ADCx
)

426 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

428 
ADCx
->
CR2
 |ð
CR2_CAL_S‘
;

429 
	}
}

436 
FÏgStus
 
	$ADC_G‘C®ib¿tiÚStus
(
ADC_Ty³Def
* 
ADCx
)

438 
FÏgStus
 
b™¡©us
 = 
RESET
;

440 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

442 ià((
ADCx
->
CR2
 & 
CR2_CAL_S‘
è!ð(
ušt32_t
)
RESET
)

445 
b™¡©us
 = 
SET
;

450 
b™¡©us
 = 
RESET
;

453  
b™¡©us
;

454 
	}
}

463 
	$ADC_Soáw¬eS¹CÚvCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

466 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

467 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

468 ià(
NewS‹
 !ð
DISABLE
)

472 
ADCx
->
CR2
 |ð
CR2_EXTTRIG_SWSTART_S‘
;

478 
ADCx
->
CR2
 &ð
CR2_EXTTRIG_SWSTART_Re£t
;

480 
	}
}

487 
FÏgStus
 
	$ADC_G‘Soáw¬eS¹CÚvStus
(
ADC_Ty³Def
* 
ADCx
)

489 
FÏgStus
 
b™¡©us
 = 
RESET
;

491 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

493 ià((
ADCx
->
CR2
 & 
CR2_SWSTART_S‘
è!ð(
ušt32_t
)
RESET
)

496 
b™¡©us
 = 
SET
;

501 
b™¡©us
 = 
RESET
;

504  
b™¡©us
;

505 
	}
}

515 
	$ADC_DiscModeChªÃlCouÁCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
Numb”
)

517 
ušt32_t
 
tm´eg1
 = 0;

518 
ušt32_t
 
tm´eg2
 = 0;

520 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

521 
	`as£¹_·¿m
(
	`IS_ADC_REGULAR_DISC_NUMBER
(
Numb”
));

523 
tm´eg1
 = 
ADCx
->
CR1
;

525 
tm´eg1
 &ð
CR1_DISCNUM_Re£t
;

527 
tm´eg2
 = 
Numb”
 - 1;

528 
tm´eg1
 |ð
tm´eg2
 << 13;

530 
ADCx
->
CR1
 = 
tm´eg1
;

531 
	}
}

542 
	$ADC_DiscModeCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

545 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

546 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

547 ià(
NewS‹
 !ð
DISABLE
)

550 
ADCx
->
CR1
 |ð
CR1_DISCEN_S‘
;

555 
ADCx
->
CR1
 &ð
CR1_DISCEN_Re£t
;

557 
	}
}

596 
	$ADC_ReguÏrChªÃlCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_ChªÃl
, ušt8_ˆ
Rªk
, ušt8_ˆ
ADC_Sam¶eTime
)

598 
ušt32_t
 
tm´eg1
 = 0, 
tm´eg2
 = 0;

600 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

601 
	`as£¹_·¿m
(
	`IS_ADC_CHANNEL
(
ADC_ChªÃl
));

602 
	`as£¹_·¿m
(
	`IS_ADC_REGULAR_RANK
(
Rªk
));

603 
	`as£¹_·¿m
(
	`IS_ADC_SAMPLE_TIME
(
ADC_Sam¶eTime
));

605 ià(
ADC_ChªÃl
 > 
ADC_ChªÃl_9
)

608 
tm´eg1
 = 
ADCx
->
SMPR1
;

610 
tm´eg2
 = 
SMPR1_SMP_S‘
 << (3 * (
ADC_ChªÃl
 - 10));

612 
tm´eg1
 &ð~
tm´eg2
;

614 
tm´eg2
 = (
ušt32_t
)
ADC_Sam¶eTime
 << (3 * (
ADC_ChªÃl
 - 10));

616 
tm´eg1
 |ð
tm´eg2
;

618 
ADCx
->
SMPR1
 = 
tm´eg1
;

623 
tm´eg1
 = 
ADCx
->
SMPR2
;

625 
tm´eg2
 = 
SMPR2_SMP_S‘
 << (3 * 
ADC_ChªÃl
);

627 
tm´eg1
 &ð~
tm´eg2
;

629 
tm´eg2
 = (
ušt32_t
)
ADC_Sam¶eTime
 << (3 * 
ADC_ChªÃl
);

631 
tm´eg1
 |ð
tm´eg2
;

633 
ADCx
->
SMPR2
 = 
tm´eg1
;

636 ià(
Rªk
 < 7)

639 
tm´eg1
 = 
ADCx
->
SQR3
;

641 
tm´eg2
 = 
SQR3_SQ_S‘
 << (5 * (
Rªk
 - 1));

643 
tm´eg1
 &ð~
tm´eg2
;

645 
tm´eg2
 = (
ušt32_t
)
ADC_ChªÃl
 << (5 * (
Rªk
 - 1));

647 
tm´eg1
 |ð
tm´eg2
;

649 
ADCx
->
SQR3
 = 
tm´eg1
;

652 ià(
Rªk
 < 13)

655 
tm´eg1
 = 
ADCx
->
SQR2
;

657 
tm´eg2
 = 
SQR2_SQ_S‘
 << (5 * (
Rªk
 - 7));

659 
tm´eg1
 &ð~
tm´eg2
;

661 
tm´eg2
 = (
ušt32_t
)
ADC_ChªÃl
 << (5 * (
Rªk
 - 7));

663 
tm´eg1
 |ð
tm´eg2
;

665 
ADCx
->
SQR2
 = 
tm´eg1
;

671 
tm´eg1
 = 
ADCx
->
SQR1
;

673 
tm´eg2
 = 
SQR1_SQ_S‘
 << (5 * (
Rªk
 - 13));

675 
tm´eg1
 &ð~
tm´eg2
;

677 
tm´eg2
 = (
ušt32_t
)
ADC_ChªÃl
 << (5 * (
Rªk
 - 13));

679 
tm´eg1
 |ð
tm´eg2
;

681 
ADCx
->
SQR1
 = 
tm´eg1
;

683 
	}
}

692 
	$ADC_Ex‹º®TrigCÚvCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

695 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

696 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

697 ià(
NewS‹
 !ð
DISABLE
)

700 
ADCx
->
CR2
 |ð
CR2_EXTTRIG_S‘
;

705 
ADCx
->
CR2
 &ð
CR2_EXTTRIG_Re£t
;

707 
	}
}

714 
ušt16_t
 
	$ADC_G‘CÚv”siÚV®ue
(
ADC_Ty³Def
* 
ADCx
)

717 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

719  (
ušt16_t
è
ADCx
->
DR
;

720 
	}
}

726 
ušt32_t
 
	$ADC_G‘Du®ModeCÚv”siÚV®ue
()

729  (*(
__IO
 
ušt32_t
 *è
DR_ADDRESS
);

730 
	}
}

740 
	$ADC_AutoInjeùedCÚvCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

743 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

744 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

745 ià(
NewS‹
 !ð
DISABLE
)

748 
ADCx
->
CR1
 |ð
CR1_JAUTO_S‘
;

753 
ADCx
->
CR1
 &ð
CR1_JAUTO_Re£t
;

755 
	}
}

766 
	$ADC_InjeùedDiscModeCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

769 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

770 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

771 ià(
NewS‹
 !ð
DISABLE
)

774 
ADCx
->
CR1
 |ð
CR1_JDISCEN_S‘
;

779 
ADCx
->
CR1
 &ð
CR1_JDISCEN_Re£t
;

781 
	}
}

805 
	$ADC_Ex‹º®TrigInjeùedCÚvCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt32_t
 
ADC_Ex‹º®TrigInjecCÚv
)

807 
ušt32_t
 
tm´eg
 = 0;

809 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

810 
	`as£¹_·¿m
(
	`IS_ADC_EXT_INJEC_TRIG
(
ADC_Ex‹º®TrigInjecCÚv
));

812 
tm´eg
 = 
ADCx
->
CR2
;

814 
tm´eg
 &ð
CR2_JEXTSEL_Re£t
;

816 
tm´eg
 |ð
ADC_Ex‹º®TrigInjecCÚv
;

818 
ADCx
->
CR2
 = 
tm´eg
;

819 
	}
}

830 
	$ADC_Ex‹º®TrigInjeùedCÚvCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

833 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

834 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

835 ià(
NewS‹
 !ð
DISABLE
)

838 
ADCx
->
CR2
 |ð
CR2_JEXTTRIG_S‘
;

843 
ADCx
->
CR2
 &ð
CR2_JEXTTRIG_Re£t
;

845 
	}
}

855 
	$ADC_Soáw¬eS¹InjeùedCÚvCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

858 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

859 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

860 ià(
NewS‹
 !ð
DISABLE
)

864 
ADCx
->
CR2
 |ð
CR2_JEXTTRIG_JSWSTART_S‘
;

870 
ADCx
->
CR2
 &ð
CR2_JEXTTRIG_JSWSTART_Re£t
;

872 
	}
}

879 
FÏgStus
 
	$ADC_G‘Soáw¬eS¹InjeùedCÚvCmdStus
(
ADC_Ty³Def
* 
ADCx
)

881 
FÏgStus
 
b™¡©us
 = 
RESET
;

883 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

885 ià((
ADCx
->
CR2
 & 
CR2_JSWSTART_S‘
è!ð(
ušt32_t
)
RESET
)

888 
b™¡©us
 = 
SET
;

893 
b™¡©us
 = 
RESET
;

896  
b™¡©us
;

897 
	}
}

936 
	$ADC_InjeùedChªÃlCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_ChªÃl
, ušt8_ˆ
Rªk
, ušt8_ˆ
ADC_Sam¶eTime
)

938 
ušt32_t
 
tm´eg1
 = 0, 
tm´eg2
 = 0, 
tm´eg3
 = 0;

940 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

941 
	`as£¹_·¿m
(
	`IS_ADC_CHANNEL
(
ADC_ChªÃl
));

942 
	`as£¹_·¿m
(
	`IS_ADC_INJECTED_RANK
(
Rªk
));

943 
	`as£¹_·¿m
(
	`IS_ADC_SAMPLE_TIME
(
ADC_Sam¶eTime
));

945 ià(
ADC_ChªÃl
 > 
ADC_ChªÃl_9
)

948 
tm´eg1
 = 
ADCx
->
SMPR1
;

950 
tm´eg2
 = 
SMPR1_SMP_S‘
 << (3*(
ADC_ChªÃl
 - 10));

952 
tm´eg1
 &ð~
tm´eg2
;

954 
tm´eg2
 = (
ušt32_t
)
ADC_Sam¶eTime
 << (3*(
ADC_ChªÃl
 - 10));

956 
tm´eg1
 |ð
tm´eg2
;

958 
ADCx
->
SMPR1
 = 
tm´eg1
;

963 
tm´eg1
 = 
ADCx
->
SMPR2
;

965 
tm´eg2
 = 
SMPR2_SMP_S‘
 << (3 * 
ADC_ChªÃl
);

967 
tm´eg1
 &ð~
tm´eg2
;

969 
tm´eg2
 = (
ušt32_t
)
ADC_Sam¶eTime
 << (3 * 
ADC_ChªÃl
);

971 
tm´eg1
 |ð
tm´eg2
;

973 
ADCx
->
SMPR2
 = 
tm´eg1
;

977 
tm´eg1
 = 
ADCx
->
JSQR
;

979 
tm´eg3
 = (
tm´eg1
 & 
JSQR_JL_S‘
)>> 20;

981 
tm´eg2
 = 
JSQR_JSQ_S‘
 << (5 * (
ušt8_t
)((
Rªk
 + 3è- (
tm´eg3
 + 1)));

983 
tm´eg1
 &ð~
tm´eg2
;

985 
tm´eg2
 = (
ušt32_t
)
ADC_ChªÃl
 << (5 * (
ušt8_t
)((
Rªk
 + 3è- (
tm´eg3
 + 1)));

987 
tm´eg1
 |ð
tm´eg2
;

989 
ADCx
->
JSQR
 = 
tm´eg1
;

990 
	}
}

999 
	$ADC_InjeùedSequ’ûrL’gthCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
L’gth
)

1001 
ušt32_t
 
tm´eg1
 = 0;

1002 
ušt32_t
 
tm´eg2
 = 0;

1004 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1005 
	`as£¹_·¿m
(
	`IS_ADC_INJECTED_LENGTH
(
L’gth
));

1008 
tm´eg1
 = 
ADCx
->
JSQR
;

1010 
tm´eg1
 &ð
JSQR_JL_Re£t
;

1012 
tm´eg2
 = 
L’gth
 - 1;

1013 
tm´eg1
 |ð
tm´eg2
 << 20;

1015 
ADCx
->
JSQR
 = 
tm´eg1
;

1016 
	}
}

1031 
	$ADC_S‘InjeùedOff£t
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_InjeùedChªÃl
, 
ušt16_t
 
Off£t
)

1033 
__IO
 
ušt32_t
 
tmp
 = 0;

1036 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1037 
	`as£¹_·¿m
(
	`IS_ADC_INJECTED_CHANNEL
(
ADC_InjeùedChªÃl
));

1038 
	`as£¹_·¿m
(
	`IS_ADC_OFFSET
(
Off£t
));

1040 
tmp
 = (
ušt32_t
)
ADCx
;

1041 
tmp
 +ð
ADC_InjeùedChªÃl
;

1044 *(
__IO
 
ušt32_t
 *è
tmp
 = (ušt32_t)
Off£t
;

1045 
	}
}

1058 
ušt16_t
 
	$ADC_G‘InjeùedCÚv”siÚV®ue
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_InjeùedChªÃl
)

1060 
__IO
 
ušt32_t
 
tmp
 = 0;

1063 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1064 
	`as£¹_·¿m
(
	`IS_ADC_INJECTED_CHANNEL
(
ADC_InjeùedChªÃl
));

1066 
tmp
 = (
ušt32_t
)
ADCx
;

1067 
tmp
 +ð
ADC_InjeùedChªÃl
 + 
JDR_Off£t
;

1070  (
ušt16_t
è(*(
__IO
 
ušt32_t
*è
tmp
);

1071 
	}
}

1088 
	$ADC_AÇlogW©chdogCmd
(
ADC_Ty³Def
* 
ADCx
, 
ušt32_t
 
ADC_AÇlogW©chdog
)

1090 
ušt32_t
 
tm´eg
 = 0;

1092 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1093 
	`as£¹_·¿m
(
	`IS_ADC_ANALOG_WATCHDOG
(
ADC_AÇlogW©chdog
));

1095 
tm´eg
 = 
ADCx
->
CR1
;

1097 
tm´eg
 &ð
CR1_AWDMode_Re£t
;

1099 
tm´eg
 |ð
ADC_AÇlogW©chdog
;

1101 
ADCx
->
CR1
 = 
tm´eg
;

1102 
	}
}

1113 
	$ADC_AÇlogW©chdogTh»shÞdsCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt16_t
 
HighTh»shÞd
,

1114 
ušt16_t
 
LowTh»shÞd
)

1117 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1118 
	`as£¹_·¿m
(
	`IS_ADC_THRESHOLD
(
HighTh»shÞd
));

1119 
	`as£¹_·¿m
(
	`IS_ADC_THRESHOLD
(
LowTh»shÞd
));

1121 
ADCx
->
HTR
 = 
HighTh»shÞd
;

1123 
ADCx
->
LTR
 = 
LowTh»shÞd
;

1124 
	}
}

1151 
	$ADC_AÇlogW©chdogSšgËChªÃlCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_ChªÃl
)

1153 
ušt32_t
 
tm´eg
 = 0;

1155 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1156 
	`as£¹_·¿m
(
	`IS_ADC_CHANNEL
(
ADC_ChªÃl
));

1158 
tm´eg
 = 
ADCx
->
CR1
;

1160 
tm´eg
 &ð
CR1_AWDCH_Re£t
;

1162 
tm´eg
 |ð
ADC_ChªÃl
;

1164 
ADCx
->
CR1
 = 
tm´eg
;

1165 
	}
}

1173 
	$ADC_TempS’sÜV»fštCmd
(
FunùiÚ®S‹
 
NewS‹
)

1176 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1177 ià(
NewS‹
 !ð
DISABLE
)

1180 
ADC1
->
CR2
 |ð
CR2_TSVREFE_S‘
;

1185 
ADC1
->
CR2
 &ð
CR2_TSVREFE_Re£t
;

1187 
	}
}

1201 
FÏgStus
 
	$ADC_G‘FÏgStus
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_FLAG
)

1203 
FÏgStus
 
b™¡©us
 = 
RESET
;

1205 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1206 
	`as£¹_·¿m
(
	`IS_ADC_GET_FLAG
(
ADC_FLAG
));

1208 ià((
ADCx
->
SR
 & 
ADC_FLAG
è!ð(
ušt8_t
)
RESET
)

1211 
b™¡©us
 = 
SET
;

1216 
b™¡©us
 = 
RESET
;

1219  
b™¡©us
;

1220 
	}
}

1234 
	$ADC_CË¬FÏg
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_FLAG
)

1237 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1238 
	`as£¹_·¿m
(
	`IS_ADC_CLEAR_FLAG
(
ADC_FLAG
));

1240 
ADCx
->
SR
 = ~(
ušt32_t
)
ADC_FLAG
;

1241 
	}
}

1253 
ITStus
 
	$ADC_G‘ITStus
(
ADC_Ty³Def
* 
ADCx
, 
ušt16_t
 
ADC_IT
)

1255 
ITStus
 
b™¡©us
 = 
RESET
;

1256 
ušt32_t
 
™mask
 = 0, 
’abË¡©us
 = 0;

1258 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1259 
	`as£¹_·¿m
(
	`IS_ADC_GET_IT
(
ADC_IT
));

1261 
™mask
 = 
ADC_IT
 >> 8;

1263 
’abË¡©us
 = (
ADCx
->
CR1
 & (
ušt8_t
)
ADC_IT
) ;

1265 ià(((
ADCx
->
SR
 & 
™mask
è!ð(
ušt32_t
)
RESET
è&& 
’abË¡©us
)

1268 
b™¡©us
 = 
SET
;

1273 
b™¡©us
 = 
RESET
;

1276  
b™¡©us
;

1277 
	}
}

1289 
	$ADC_CË¬ITP’dšgB™
(
ADC_Ty³Def
* 
ADCx
, 
ušt16_t
 
ADC_IT
)

1291 
ušt8_t
 
™mask
 = 0;

1293 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1294 
	`as£¹_·¿m
(
	`IS_ADC_IT
(
ADC_IT
));

1296 
™mask
 = (
ušt8_t
)(
ADC_IT
 >> 8);

1298 
ADCx
->
SR
 = ~(
ušt32_t
)
™mask
;

1299 
	}
}

	@F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\src\stm32f10x_bkp.c

29 
	~"¡m32f10x_bkp.h
"

30 
	~"¡m32f10x_rcc.h
"

54 
	#BKP_OFFSET
 (
BKP_BASE
 - 
PERIPH_BASE
)

	)

59 
	#CR_OFFSET
 (
BKP_OFFSET
 + 0x30)

	)

60 
	#TPAL_B™Numb”
 0x01

	)

61 
	#CR_TPAL_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32è+ (
TPAL_B™Numb”
 * 4))

	)

64 
	#TPE_B™Numb”
 0x00

	)

65 
	#CR_TPE_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32è+ (
TPE_B™Numb”
 * 4))

	)

70 
	#CSR_OFFSET
 (
BKP_OFFSET
 + 0x34)

	)

71 
	#TPIE_B™Numb”
 0x02

	)

72 
	#CSR_TPIE_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32è+ (
TPIE_B™Numb”
 * 4))

	)

75 
	#TIF_B™Numb”
 0x09

	)

76 
	#CSR_TIF_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32è+ (
TIF_B™Numb”
 * 4))

	)

79 
	#TEF_B™Numb”
 0x08

	)

80 
	#CSR_TEF_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32è+ (
TEF_B™Numb”
 * 4))

	)

85 
	#RTCCR_CAL_MASK
 ((
ušt16_t
)0xFF80)

	)

86 
	#RTCCR_MASK
 ((
ušt16_t
)0xFC7F)

	)

126 
	$BKP_DeIn™
()

128 
	`RCC_BackupRe£tCmd
(
ENABLE
);

129 
	`RCC_BackupRe£tCmd
(
DISABLE
);

130 
	}
}

140 
	$BKP_Tam³rPšLev–CÚfig
(
ušt16_t
 
BKP_Tam³rPšLev–
)

143 
	`as£¹_·¿m
(
	`IS_BKP_TAMPER_PIN_LEVEL
(
BKP_Tam³rPšLev–
));

144 *(
__IO
 
ušt32_t
 *è
CR_TPAL_BB
 = 
BKP_Tam³rPšLev–
;

145 
	}
}

153 
	$BKP_Tam³rPšCmd
(
FunùiÚ®S‹
 
NewS‹
)

156 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

157 *(
__IO
 
ušt32_t
 *è
CR_TPE_BB
 = (ušt32_t)
NewS‹
;

158 
	}
}

166 
	$BKP_ITCÚfig
(
FunùiÚ®S‹
 
NewS‹
)

169 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

170 *(
__IO
 
ušt32_t
 *è
CSR_TPIE_BB
 = (ušt32_t)
NewS‹
;

171 
	}
}

186 
	$BKP_RTCOuutCÚfig
(
ušt16_t
 
BKP_RTCOuutSourû
)

188 
ušt16_t
 
tm´eg
 = 0;

190 
	`as£¹_·¿m
(
	`IS_BKP_RTC_OUTPUT_SOURCE
(
BKP_RTCOuutSourû
));

191 
tm´eg
 = 
BKP
->
RTCCR
;

193 
tm´eg
 &ð
RTCCR_MASK
;

196 
tm´eg
 |ð
BKP_RTCOuutSourû
;

198 
BKP
->
RTCCR
 = 
tm´eg
;

199 
	}
}

207 
	$BKP_S‘RTCC®ib¿tiÚV®ue
(
ušt8_t
 
C®ib¿tiÚV®ue
)

209 
ušt16_t
 
tm´eg
 = 0;

211 
	`as£¹_·¿m
(
	`IS_BKP_CALIBRATION_VALUE
(
C®ib¿tiÚV®ue
));

212 
tm´eg
 = 
BKP
->
RTCCR
;

214 
tm´eg
 &ð
RTCCR_CAL_MASK
;

216 
tm´eg
 |ð
C®ib¿tiÚV®ue
;

218 
BKP
->
RTCCR
 = 
tm´eg
;

219 
	}
}

228 
	$BKP_Wr™eBackupRegi¡”
(
ušt16_t
 
BKP_DR
, ušt16_ˆ
D©a
)

230 
__IO
 
ušt32_t
 
tmp
 = 0;

233 
	`as£¹_·¿m
(
	`IS_BKP_DR
(
BKP_DR
));

235 
tmp
 = (
ušt32_t
)
BKP_BASE
;

236 
tmp
 +ð
BKP_DR
;

238 *(
__IO
 
ušt32_t
 *è
tmp
 = 
D©a
;

239 
	}
}

247 
ušt16_t
 
	$BKP_R—dBackupRegi¡”
(
ušt16_t
 
BKP_DR
)

249 
__IO
 
ušt32_t
 
tmp
 = 0;

252 
	`as£¹_·¿m
(
	`IS_BKP_DR
(
BKP_DR
));

254 
tmp
 = (
ušt32_t
)
BKP_BASE
;

255 
tmp
 +ð
BKP_DR
;

257  (*(
__IO
 
ušt16_t
 *è
tmp
);

258 
	}
}

265 
FÏgStus
 
	$BKP_G‘FÏgStus
()

267  (
FÏgStus
)(*(
__IO
 
ušt32_t
 *è
CSR_TEF_BB
);

268 
	}
}

275 
	$BKP_CË¬FÏg
()

278 
BKP
->
CSR
 |ð
BKP_CSR_CTE
;

279 
	}
}

286 
ITStus
 
	$BKP_G‘ITStus
()

288  (
ITStus
)(*(
__IO
 
ušt32_t
 *è
CSR_TIF_BB
);

289 
	}
}

296 
	$BKP_CË¬ITP’dšgB™
()

299 
BKP
->
CSR
 |ð
BKP_CSR_CTI
;

300 
	}
}

	@F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\src\stm32f10x_can.c

29 
	~"¡m32f10x_ÿn.h
"

30 
	~"¡m32f10x_rcc.h
"

55 
	#MCR_DBF
 ((
ušt32_t
)0x00010000è

	)

58 
	#TMIDxR_TXRQ
 ((
ušt32_t
)0x00000001è

	)

61 
	#FMR_FINIT
 ((
ušt32_t
)0x00000001è

	)

64 
	#INAK_TIMEOUT
 ((
ušt32_t
)0x0000FFFF)

	)

66 
	#SLAK_TIMEOUT
 ((
ušt32_t
)0x0000FFFF)

	)

71 
	#CAN_FLAGS_TSR
 ((
ušt32_t
)0x08000000)

	)

73 
	#CAN_FLAGS_RF1R
 ((
ušt32_t
)0x04000000)

	)

75 
	#CAN_FLAGS_RF0R
 ((
ušt32_t
)0x02000000)

	)

77 
	#CAN_FLAGS_MSR
 ((
ušt32_t
)0x01000000)

	)

79 
	#CAN_FLAGS_ESR
 ((
ušt32_t
)0x00F00000)

	)

82 
	#CAN_TXMAILBOX_0
 ((
ušt8_t
)0x00)

	)

83 
	#CAN_TXMAILBOX_1
 ((
ušt8_t
)0x01)

	)

84 
	#CAN_TXMAILBOX_2
 ((
ušt8_t
)0x02)

	)

88 
	#CAN_MODE_MASK
 ((
ušt32_t
è0x00000003)

	)

113 
ITStus
 
CheckITStus
(
ušt32_t
 
CAN_Reg
, ušt32_ˆ
It_B™
);

128 
	$CAN_DeIn™
(
CAN_Ty³Def
* 
CANx
)

131 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

133 ià(
CANx
 =ð
CAN1
)

136 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_CAN1
, 
ENABLE
);

138 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_CAN1
, 
DISABLE
);

143 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_CAN2
, 
ENABLE
);

145 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_CAN2
, 
DISABLE
);

147 
	}
}

160 
ušt8_t
 
	$CAN_In™
(
CAN_Ty³Def
* 
CANx
, 
CAN_In™Ty³Def
* 
CAN_In™SŒuù
)

162 
ušt8_t
 
In™Stus
 = 
CAN_In™Stus_Fažed
;

163 
ušt32_t
 
wa™_ack
 = 0x00000000;

165 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

166 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
CAN_In™SŒuù
->
CAN_TTCM
));

167 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
CAN_In™SŒuù
->
CAN_ABOM
));

168 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
CAN_In™SŒuù
->
CAN_AWUM
));

169 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
CAN_In™SŒuù
->
CAN_NART
));

170 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
CAN_In™SŒuù
->
CAN_RFLM
));

171 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
CAN_In™SŒuù
->
CAN_TXFP
));

172 
	`as£¹_·¿m
(
	`IS_CAN_MODE
(
CAN_In™SŒuù
->
CAN_Mode
));

173 
	`as£¹_·¿m
(
	`IS_CAN_SJW
(
CAN_In™SŒuù
->
CAN_SJW
));

174 
	`as£¹_·¿m
(
	`IS_CAN_BS1
(
CAN_In™SŒuù
->
CAN_BS1
));

175 
	`as£¹_·¿m
(
	`IS_CAN_BS2
(
CAN_In™SŒuù
->
CAN_BS2
));

176 
	`as£¹_·¿m
(
	`IS_CAN_PRESCALER
(
CAN_In™SŒuù
->
CAN_P»sÿËr
));

179 
CANx
->
MCR
 &ð(~(
ušt32_t
)
CAN_MCR_SLEEP
);

182 
CANx
->
MCR
 |ð
CAN_MCR_INRQ
 ;

185 ((
CANx
->
MSR
 & 
CAN_MSR_INAK
è!ðCAN_MSR_INAKè&& (
wa™_ack
 !ð
INAK_TIMEOUT
))

187 
wa™_ack
++;

191 ià((
CANx
->
MSR
 & 
CAN_MSR_INAK
) != CAN_MSR_INAK)

193 
In™Stus
 = 
CAN_In™Stus_Fažed
;

198 ià(
CAN_In™SŒuù
->
CAN_TTCM
 =ð
ENABLE
)

200 
CANx
->
MCR
 |ð
CAN_MCR_TTCM
;

204 
CANx
->
MCR
 &ð~(
ušt32_t
)
CAN_MCR_TTCM
;

208 ià(
CAN_In™SŒuù
->
CAN_ABOM
 =ð
ENABLE
)

210 
CANx
->
MCR
 |ð
CAN_MCR_ABOM
;

214 
CANx
->
MCR
 &ð~(
ušt32_t
)
CAN_MCR_ABOM
;

218 ià(
CAN_In™SŒuù
->
CAN_AWUM
 =ð
ENABLE
)

220 
CANx
->
MCR
 |ð
CAN_MCR_AWUM
;

224 
CANx
->
MCR
 &ð~(
ušt32_t
)
CAN_MCR_AWUM
;

228 ià(
CAN_In™SŒuù
->
CAN_NART
 =ð
ENABLE
)

230 
CANx
->
MCR
 |ð
CAN_MCR_NART
;

234 
CANx
->
MCR
 &ð~(
ušt32_t
)
CAN_MCR_NART
;

238 ià(
CAN_In™SŒuù
->
CAN_RFLM
 =ð
ENABLE
)

240 
CANx
->
MCR
 |ð
CAN_MCR_RFLM
;

244 
CANx
->
MCR
 &ð~(
ušt32_t
)
CAN_MCR_RFLM
;

248 ià(
CAN_In™SŒuù
->
CAN_TXFP
 =ð
ENABLE
)

250 
CANx
->
MCR
 |ð
CAN_MCR_TXFP
;

254 
CANx
->
MCR
 &ð~(
ušt32_t
)
CAN_MCR_TXFP
;

258 
CANx
->
BTR
 = (
ušt32_t
)((ušt32_t)
CAN_In™SŒuù
->
CAN_Mode
 << 30) | \

259 ((
ušt32_t
)
CAN_In™SŒuù
->
CAN_SJW
 << 24) | \

260 ((
ušt32_t
)
CAN_In™SŒuù
->
CAN_BS1
 << 16) | \

261 ((
ušt32_t
)
CAN_In™SŒuù
->
CAN_BS2
 << 20) | \

262 ((
ušt32_t
)
CAN_In™SŒuù
->
CAN_P»sÿËr
 - 1);

265 
CANx
->
MCR
 &ð~(
ušt32_t
)
CAN_MCR_INRQ
;

268 
wa™_ack
 = 0;

270 ((
CANx
->
MSR
 & 
CAN_MSR_INAK
è=ðCAN_MSR_INAKè&& (
wa™_ack
 !ð
INAK_TIMEOUT
))

272 
wa™_ack
++;

276 ià((
CANx
->
MSR
 & 
CAN_MSR_INAK
) == CAN_MSR_INAK)

278 
In™Stus
 = 
CAN_In™Stus_Fažed
;

282 
In™Stus
 = 
CAN_In™Stus_Sucûss
 ;

287  
In™Stus
;

288 
	}
}

298 
	$CAN_Fž‹rIn™
(
CAN_Fž‹rIn™Ty³Def
* 
CAN_Fž‹rIn™SŒuù
)

300 
ušt32_t
 
fž‹r_numb”_b™_pos
 = 0;

302 
	`as£¹_·¿m
(
	`IS_CAN_FILTER_NUMBER
(
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rNumb”
));

303 
	`as£¹_·¿m
(
	`IS_CAN_FILTER_MODE
(
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rMode
));

304 
	`as£¹_·¿m
(
	`IS_CAN_FILTER_SCALE
(
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rSÿË
));

305 
	`as£¹_·¿m
(
	`IS_CAN_FILTER_FIFO
(
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rFIFOAssignm’t
));

306 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rAùiv©iÚ
));

308 
fž‹r_numb”_b™_pos
 = ((
ušt32_t
)1è<< 
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rNumb”
;

311 
CAN1
->
FMR
 |ð
FMR_FINIT
;

314 
CAN1
->
FA1R
 &ð~(
ušt32_t
)
fž‹r_numb”_b™_pos
;

317 ià(
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rSÿË
 =ð
CAN_Fž‹rSÿË_16b™
)

320 
CAN1
->
FS1R
 &ð~(
ušt32_t
)
fž‹r_numb”_b™_pos
;

324 
CAN1
->
sFž‹rRegi¡”
[
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rNumb”
].
FR1
 =

325 ((0x0000FFFF & (
ušt32_t
)
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rMaskIdLow
) << 16) |

326 (0x0000FFFF & (
ušt32_t
)
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rIdLow
);

330 
CAN1
->
sFž‹rRegi¡”
[
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rNumb”
].
FR2
 =

331 ((0x0000FFFF & (
ušt32_t
)
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rMaskIdHigh
) << 16) |

332 (0x0000FFFF & (
ušt32_t
)
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rIdHigh
);

335 ià(
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rSÿË
 =ð
CAN_Fž‹rSÿË_32b™
)

338 
CAN1
->
FS1R
 |ð
fž‹r_numb”_b™_pos
;

340 
CAN1
->
sFž‹rRegi¡”
[
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rNumb”
].
FR1
 =

341 ((0x0000FFFF & (
ušt32_t
)
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rIdHigh
) << 16) |

342 (0x0000FFFF & (
ušt32_t
)
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rIdLow
);

344 
CAN1
->
sFž‹rRegi¡”
[
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rNumb”
].
FR2
 =

345 ((0x0000FFFF & (
ušt32_t
)
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rMaskIdHigh
) << 16) |

346 (0x0000FFFF & (
ušt32_t
)
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rMaskIdLow
);

350 ià(
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rMode
 =ð
CAN_Fž‹rMode_IdMask
)

353 
CAN1
->
FM1R
 &ð~(
ušt32_t
)
fž‹r_numb”_b™_pos
;

358 
CAN1
->
FM1R
 |ð(
ušt32_t
)
fž‹r_numb”_b™_pos
;

362 ià(
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rFIFOAssignm’t
 =ð
CAN_Fž‹r_FIFO0
)

365 
CAN1
->
FFA1R
 &ð~(
ušt32_t
)
fž‹r_numb”_b™_pos
;

368 ià(
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rFIFOAssignm’t
 =ð
CAN_Fž‹r_FIFO1
)

371 
CAN1
->
FFA1R
 |ð(
ušt32_t
)
fž‹r_numb”_b™_pos
;

375 ià(
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rAùiv©iÚ
 =ð
ENABLE
)

377 
CAN1
->
FA1R
 |ð
fž‹r_numb”_b™_pos
;

381 
CAN1
->
FMR
 &ð~
FMR_FINIT
;

382 
	}
}

390 
	$CAN_SŒuùIn™
(
CAN_In™Ty³Def
* 
CAN_In™SŒuù
)

395 
CAN_In™SŒuù
->
CAN_TTCM
 = 
DISABLE
;

398 
CAN_In™SŒuù
->
CAN_ABOM
 = 
DISABLE
;

401 
CAN_In™SŒuù
->
CAN_AWUM
 = 
DISABLE
;

404 
CAN_In™SŒuù
->
CAN_NART
 = 
DISABLE
;

407 
CAN_In™SŒuù
->
CAN_RFLM
 = 
DISABLE
;

410 
CAN_In™SŒuù
->
CAN_TXFP
 = 
DISABLE
;

413 
CAN_In™SŒuù
->
CAN_Mode
 = 
CAN_Mode_NÜm®
;

416 
CAN_In™SŒuù
->
CAN_SJW
 = 
CAN_SJW_1tq
;

419 
CAN_In™SŒuù
->
CAN_BS1
 = 
CAN_BS1_4tq
;

422 
CAN_In™SŒuù
->
CAN_BS2
 = 
CAN_BS2_3tq
;

425 
CAN_In™SŒuù
->
CAN_P»sÿËr
 = 1;

426 
	}
}

434 
	$CAN_SÏveS¹Bªk
(
ušt8_t
 
CAN_BªkNumb”
)

437 
	`as£¹_·¿m
(
	`IS_CAN_BANKNUMBER
(
CAN_BªkNumb”
));

440 
CAN1
->
FMR
 |ð
FMR_FINIT
;

443 
CAN1
->
FMR
 &ð(
ušt32_t
)0xFFFFC0F1 ;

444 
CAN1
->
FMR
 |ð(
ušt32_t
)(
CAN_BªkNumb”
)<<8;

447 
CAN1
->
FMR
 &ð~
FMR_FINIT
;

448 
	}
}

457 
	$CAN_DBGF»eze
(
CAN_Ty³Def
* 
CANx
, 
FunùiÚ®S‹
 
NewS‹
)

460 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

461 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

463 ià(
NewS‹
 !ð
DISABLE
)

466 
CANx
->
MCR
 |ð
MCR_DBF
;

471 
CANx
->
MCR
 &ð~
MCR_DBF
;

473 
	}
}

487 
	$CAN_TTComModeCmd
(
CAN_Ty³Def
* 
CANx
, 
FunùiÚ®S‹
 
NewS‹
)

490 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

491 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

492 ià(
NewS‹
 !ð
DISABLE
)

495 
CANx
->
MCR
 |ð
CAN_MCR_TTCM
;

498 
CANx
->
sTxMažBox
[0].
TDTR
 |ð((
ušt32_t
)
CAN_TDT0R_TGT
);

499 
CANx
->
sTxMažBox
[1].
TDTR
 |ð((
ušt32_t
)
CAN_TDT1R_TGT
);

500 
CANx
->
sTxMažBox
[2].
TDTR
 |ð((
ušt32_t
)
CAN_TDT2R_TGT
);

505 
CANx
->
MCR
 &ð(
ušt32_t
)(~(ušt32_t)
CAN_MCR_TTCM
);

508 
CANx
->
sTxMažBox
[0].
TDTR
 &ð((
ušt32_t
)~
CAN_TDT0R_TGT
);

509 
CANx
->
sTxMažBox
[1].
TDTR
 &ð((
ušt32_t
)~
CAN_TDT1R_TGT
);

510 
CANx
->
sTxMažBox
[2].
TDTR
 &ð((
ušt32_t
)~
CAN_TDT2R_TGT
);

512 
	}
}

521 
ušt8_t
 
	$CAN_T¿nsm™
(
CAN_Ty³Def
* 
CANx
, 
CªTxMsg
* 
TxMes§ge
)

523 
ušt8_t
 
Œªsm™_mažbox
 = 0;

525 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

526 
	`as£¹_·¿m
(
	`IS_CAN_IDTYPE
(
TxMes§ge
->
IDE
));

527 
	`as£¹_·¿m
(
	`IS_CAN_RTR
(
TxMes§ge
->
RTR
));

528 
	`as£¹_·¿m
(
	`IS_CAN_DLC
(
TxMes§ge
->
DLC
));

531 ià((
CANx
->
TSR
&
CAN_TSR_TME0
) == CAN_TSR_TME0)

533 
Œªsm™_mažbox
 = 0;

535 ià((
CANx
->
TSR
&
CAN_TSR_TME1
) == CAN_TSR_TME1)

537 
Œªsm™_mažbox
 = 1;

539 ià((
CANx
->
TSR
&
CAN_TSR_TME2
) == CAN_TSR_TME2)

541 
Œªsm™_mažbox
 = 2;

545 
Œªsm™_mažbox
 = 
CAN_TxStus_NoMažBox
;

548 ià(
Œªsm™_mažbox
 !ð
CAN_TxStus_NoMažBox
)

551 
CANx
->
sTxMažBox
[
Œªsm™_mažbox
].
TIR
 &ð
TMIDxR_TXRQ
;

552 ià(
TxMes§ge
->
IDE
 =ð
CAN_Id_Snd¬d
)

554 
	`as£¹_·¿m
(
	`IS_CAN_STDID
(
TxMes§ge
->
StdId
));

555 
CANx
->
sTxMažBox
[
Œªsm™_mažbox
].
TIR
 |ð((
TxMes§ge
->
StdId
 << 21) | \

556 
TxMes§ge
->
RTR
);

560 
	`as£¹_·¿m
(
	`IS_CAN_EXTID
(
TxMes§ge
->
ExtId
));

561 
CANx
->
sTxMažBox
[
Œªsm™_mažbox
].
TIR
 |ð((
TxMes§ge
->
ExtId
 << 3) | \

562 
TxMes§ge
->
IDE
 | \

563 
TxMes§ge
->
RTR
);

567 
TxMes§ge
->
DLC
 &ð(
ušt8_t
)0x0000000F;

568 
CANx
->
sTxMažBox
[
Œªsm™_mažbox
].
TDTR
 &ð(
ušt32_t
)0xFFFFFFF0;

569 
CANx
->
sTxMažBox
[
Œªsm™_mažbox
].
TDTR
 |ð
TxMes§ge
->
DLC
;

572 
CANx
->
sTxMažBox
[
Œªsm™_mažbox
].
TDLR
 = (((
ušt32_t
)
TxMes§ge
->
D©a
[3] << 24) |

573 ((
ušt32_t
)
TxMes§ge
->
D©a
[2] << 16) |

574 ((
ušt32_t
)
TxMes§ge
->
D©a
[1] << 8) |

575 ((
ušt32_t
)
TxMes§ge
->
D©a
[0]));

576 
CANx
->
sTxMažBox
[
Œªsm™_mažbox
].
TDHR
 = (((
ušt32_t
)
TxMes§ge
->
D©a
[7] << 24) |

577 ((
ušt32_t
)
TxMes§ge
->
D©a
[6] << 16) |

578 ((
ušt32_t
)
TxMes§ge
->
D©a
[5] << 8) |

579 ((
ušt32_t
)
TxMes§ge
->
D©a
[4]));

581 
CANx
->
sTxMažBox
[
Œªsm™_mažbox
].
TIR
 |ð
TMIDxR_TXRQ
;

583  
Œªsm™_mažbox
;

584 
	}
}

595 
ušt8_t
 
	$CAN_T¿nsm™Stus
(
CAN_Ty³Def
* 
CANx
, 
ušt8_t
 
T¿nsm™Mažbox
)

597 
ušt32_t
 
¡©e
 = 0;

600 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

601 
	`as£¹_·¿m
(
	`IS_CAN_TRANSMITMAILBOX
(
T¿nsm™Mažbox
));

603 
T¿nsm™Mažbox
)

605 (
CAN_TXMAILBOX_0
):

606 
¡©e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP0
 | 
CAN_TSR_TXOK0
 | 
CAN_TSR_TME0
);

608 (
CAN_TXMAILBOX_1
):

609 
¡©e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP1
 | 
CAN_TSR_TXOK1
 | 
CAN_TSR_TME1
);

611 (
CAN_TXMAILBOX_2
):

612 
¡©e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP2
 | 
CAN_TSR_TXOK2
 | 
CAN_TSR_TME2
);

615 
¡©e
 = 
CAN_TxStus_Fažed
;

618 
¡©e
)

621 (0x0): 
¡©e
 = 
CAN_TxStus_P’dšg
;

624 (
CAN_TSR_RQCP0
 | 
CAN_TSR_TME0
): 
¡©e
 = 
CAN_TxStus_Fažed
;

626 (
CAN_TSR_RQCP1
 | 
CAN_TSR_TME1
): 
¡©e
 = 
CAN_TxStus_Fažed
;

628 (
CAN_TSR_RQCP2
 | 
CAN_TSR_TME2
): 
¡©e
 = 
CAN_TxStus_Fažed
;

631 (
CAN_TSR_RQCP0
 | 
CAN_TSR_TXOK0
 | 
CAN_TSR_TME0
):
¡©e
 = 
CAN_TxStus_Ok
;

633 (
CAN_TSR_RQCP1
 | 
CAN_TSR_TXOK1
 | 
CAN_TSR_TME1
):
¡©e
 = 
CAN_TxStus_Ok
;

635 (
CAN_TSR_RQCP2
 | 
CAN_TSR_TXOK2
 | 
CAN_TSR_TME2
):
¡©e
 = 
CAN_TxStus_Ok
;

637 : 
¡©e
 = 
CAN_TxStus_Fažed
;

640  (
ušt8_t
è
¡©e
;

641 
	}
}

649 
	$CAN_CªûlT¿nsm™
(
CAN_Ty³Def
* 
CANx
, 
ušt8_t
 
Mažbox
)

652 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

653 
	`as£¹_·¿m
(
	`IS_CAN_TRANSMITMAILBOX
(
Mažbox
));

655 
Mažbox
)

657 (
CAN_TXMAILBOX_0
): 
CANx
->
TSR
 |ð
CAN_TSR_ABRQ0
;

659 (
CAN_TXMAILBOX_1
): 
CANx
->
TSR
 |ð
CAN_TSR_ABRQ1
;

661 (
CAN_TXMAILBOX_2
): 
CANx
->
TSR
 |ð
CAN_TSR_ABRQ2
;

666 
	}
}

677 
	$CAN_Reûive
(
CAN_Ty³Def
* 
CANx
, 
ušt8_t
 
FIFONumb”
, 
CªRxMsg
* 
RxMes§ge
)

680 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

681 
	`as£¹_·¿m
(
	`IS_CAN_FIFO
(
FIFONumb”
));

683 
RxMes§ge
->
IDE
 = (
ušt8_t
)0x04 & 
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RIR
;

684 ià(
RxMes§ge
->
IDE
 =ð
CAN_Id_Snd¬d
)

686 
RxMes§ge
->
StdId
 = (
ušt32_t
)0x000007FF & (
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RIR
 >> 21);

690 
RxMes§ge
->
ExtId
 = (
ušt32_t
)0x1FFFFFFF & (
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RIR
 >> 3);

693 
RxMes§ge
->
RTR
 = (
ušt8_t
)0x02 & 
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RIR
;

695 
RxMes§ge
->
DLC
 = (
ušt8_t
)0x0F & 
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RDTR
;

697 
RxMes§ge
->
FMI
 = (
ušt8_t
)0xFF & (
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RDTR
 >> 8);

699 
RxMes§ge
->
D©a
[0] = (
ušt8_t
)0xFF & 
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RDLR
;

700 
RxMes§ge
->
D©a
[1] = (
ušt8_t
)0xFF & (
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RDLR
 >> 8);

701 
RxMes§ge
->
D©a
[2] = (
ušt8_t
)0xFF & (
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RDLR
 >> 16);

702 
RxMes§ge
->
D©a
[3] = (
ušt8_t
)0xFF & (
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RDLR
 >> 24);

703 
RxMes§ge
->
D©a
[4] = (
ušt8_t
)0xFF & 
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RDHR
;

704 
RxMes§ge
->
D©a
[5] = (
ušt8_t
)0xFF & (
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RDHR
 >> 8);

705 
RxMes§ge
->
D©a
[6] = (
ušt8_t
)0xFF & (
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RDHR
 >> 16);

706 
RxMes§ge
->
D©a
[7] = (
ušt8_t
)0xFF & (
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RDHR
 >> 24);

709 ià(
FIFONumb”
 =ð
CAN_FIFO0
)

711 
CANx
->
RF0R
 |ð
CAN_RF0R_RFOM0
;

716 
CANx
->
RF1R
 |ð
CAN_RF1R_RFOM1
;

718 
	}
}

726 
	$CAN_FIFOR–—£
(
CAN_Ty³Def
* 
CANx
, 
ušt8_t
 
FIFONumb”
)

729 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

730 
	`as£¹_·¿m
(
	`IS_CAN_FIFO
(
FIFONumb”
));

732 ià(
FIFONumb”
 =ð
CAN_FIFO0
)

734 
CANx
->
RF0R
 |ð
CAN_RF0R_RFOM0
;

739 
CANx
->
RF1R
 |ð
CAN_RF1R_RFOM1
;

741 
	}
}

749 
ušt8_t
 
	$CAN_Mes§geP’dšg
(
CAN_Ty³Def
* 
CANx
, 
ušt8_t
 
FIFONumb”
)

751 
ušt8_t
 
mes§ge_³ndšg
=0;

753 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

754 
	`as£¹_·¿m
(
	`IS_CAN_FIFO
(
FIFONumb”
));

755 ià(
FIFONumb”
 =ð
CAN_FIFO0
)

757 
mes§ge_³ndšg
 = (
ušt8_t
)(
CANx
->
RF0R
&(
ušt32_t
)0x03);

759 ià(
FIFONumb”
 =ð
CAN_FIFO1
)

761 
mes§ge_³ndšg
 = (
ušt8_t
)(
CANx
->
RF1R
&(
ušt32_t
)0x03);

765 
mes§ge_³ndšg
 = 0;

767  
mes§ge_³ndšg
;

768 
	}
}

780 
ušt8_t
 
	$CAN_O³¿tšgModeReque¡
(
CAN_Ty³Def
* 
CANx
, 
ušt8_t
 
CAN_O³¿tšgMode
)

782 
ušt8_t
 
¡©us
 = 
CAN_ModeStus_Fažed
;

785 
ušt32_t
 
timeout
 = 
INAK_TIMEOUT
;

788 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

789 
	`as£¹_·¿m
(
	`IS_CAN_OPERATING_MODE
(
CAN_O³¿tšgMode
));

791 ià(
CAN_O³¿tšgMode
 =ð
CAN_O³¿tšgMode_In™Ÿliz©iÚ
)

794 
CANx
->
MCR
 = (
ušt32_t
)((CANx->MCR & (ušt32_t)(~(ušt32_t)
CAN_MCR_SLEEP
)è| 
CAN_MCR_INRQ
);

797 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
è!ð
CAN_MSR_INAK
è&& (
timeout
 != 0))

799 
timeout
--;

801 ià((
CANx
->
MSR
 & 
CAN_MODE_MASK
è!ð
CAN_MSR_INAK
)

803 
¡©us
 = 
CAN_ModeStus_Fažed
;

807 
¡©us
 = 
CAN_ModeStus_Sucûss
;

810 ià(
CAN_O³¿tšgMode
 =ð
CAN_O³¿tšgMode_NÜm®
)

813 
CANx
->
MCR
 &ð(
ušt32_t
)(~(
CAN_MCR_SLEEP
|
CAN_MCR_INRQ
));

816 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
è!ð0è&& (
timeout
!=0))

818 
timeout
--;

820 ià((
CANx
->
MSR
 & 
CAN_MODE_MASK
) != 0)

822 
¡©us
 = 
CAN_ModeStus_Fažed
;

826 
¡©us
 = 
CAN_ModeStus_Sucûss
;

829 ià(
CAN_O³¿tšgMode
 =ð
CAN_O³¿tšgMode_SË•
)

832 
CANx
->
MCR
 = (
ušt32_t
)((CANx->MCR & (ušt32_t)(~(ušt32_t)
CAN_MCR_INRQ
)è| 
CAN_MCR_SLEEP
);

835 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
è!ð
CAN_MSR_SLAK
è&& (
timeout
!=0))

837 
timeout
--;

839 ià((
CANx
->
MSR
 & 
CAN_MODE_MASK
è!ð
CAN_MSR_SLAK
)

841 
¡©us
 = 
CAN_ModeStus_Fažed
;

845 
¡©us
 = 
CAN_ModeStus_Sucûss
;

850 
¡©us
 = 
CAN_ModeStus_Fažed
;

853  (
ušt8_t
è
¡©us
;

854 
	}
}

862 
ušt8_t
 
	$CAN_SË•
(
CAN_Ty³Def
* 
CANx
)

864 
ušt8_t
 
¦“p¡©us
 = 
CAN_SË•_Fažed
;

867 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

870 
CANx
->
MCR
 = (((CANx->MCRè& (
ušt32_t
)(~(ušt32_t)
CAN_MCR_INRQ
)è| 
CAN_MCR_SLEEP
);

873 ià((
CANx
->
MSR
 & (
CAN_MSR_SLAK
|
CAN_MSR_INAK
)) == CAN_MSR_SLAK)

876 
¦“p¡©us
 = 
CAN_SË•_Ok
;

879  (
ušt8_t
)
¦“p¡©us
;

880 
	}
}

888 
ušt8_t
 
	$CAN_WakeUp
(
CAN_Ty³Def
* 
CANx
)

890 
ušt32_t
 
wa™_¦ak
 = 
SLAK_TIMEOUT
;

891 
ušt8_t
 
wakeup¡©us
 = 
CAN_WakeUp_Fažed
;

894 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

897 
CANx
->
MCR
 &ð~(
ušt32_t
)
CAN_MCR_SLEEP
;

900 ((
CANx
->
MSR
 & 
CAN_MSR_SLAK
è=ðCAN_MSR_SLAK)&&(
wa™_¦ak
!=0x00))

902 
wa™_¦ak
--;

904 if((
CANx
->
MSR
 & 
CAN_MSR_SLAK
) != CAN_MSR_SLAK)

907 
wakeup¡©us
 = 
CAN_WakeUp_Ok
;

910  (
ušt8_t
)
wakeup¡©us
;

911 
	}
}

928 
ušt8_t
 
	$CAN_G‘La¡E¼ÜCode
(
CAN_Ty³Def
* 
CANx
)

930 
ušt8_t
 
”rÜcode
=0;

933 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

936 
”rÜcode
 = (((
ušt8_t
)
CANx
->
ESR
è& (ušt8_t)
CAN_ESR_LEC
);

939  
”rÜcode
;

940 
	}
}

952 
ušt8_t
 
	$CAN_G‘ReûiveE¼ÜCouÁ”
(
CAN_Ty³Def
* 
CANx
)

954 
ušt8_t
 
couÁ”
=0;

957 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

960 
couÁ”
 = (
ušt8_t
)((
CANx
->
ESR
 & 
CAN_ESR_REC
)>> 24);

963  
couÁ”
;

964 
	}
}

972 
ušt8_t
 
	$CAN_G‘LSBT¿nsm™E¼ÜCouÁ”
(
CAN_Ty³Def
* 
CANx
)

974 
ušt8_t
 
couÁ”
=0;

977 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

980 
couÁ”
 = (
ušt8_t
)((
CANx
->
ESR
 & 
CAN_ESR_TEC
)>> 16);

983  
couÁ”
;

984 
	}
}

1009 
	$CAN_ITCÚfig
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_IT
, 
FunùiÚ®S‹
 
NewS‹
)

1012 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1013 
	`as£¹_·¿m
(
	`IS_CAN_IT
(
CAN_IT
));

1014 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1016 ià(
NewS‹
 !ð
DISABLE
)

1019 
CANx
->
IER
 |ð
CAN_IT
;

1024 
CANx
->
IER
 &ð~
CAN_IT
;

1026 
	}
}

1049 
FÏgStus
 
	$CAN_G‘FÏgStus
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_FLAG
)

1051 
FÏgStus
 
b™¡©us
 = 
RESET
;

1054 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1055 
	`as£¹_·¿m
(
	`IS_CAN_GET_FLAG
(
CAN_FLAG
));

1058 if((
CAN_FLAG
 & 
CAN_FLAGS_ESR
è!ð(
ušt32_t
)
RESET
)

1061 ià((
CANx
->
ESR
 & (
CAN_FLAG
 & 0x000FFFFF)è!ð(
ušt32_t
)
RESET
)

1064 
b™¡©us
 = 
SET
;

1069 
b™¡©us
 = 
RESET
;

1072 if((
CAN_FLAG
 & 
CAN_FLAGS_MSR
è!ð(
ušt32_t
)
RESET
)

1075 ià((
CANx
->
MSR
 & (
CAN_FLAG
 & 0x000FFFFF)è!ð(
ušt32_t
)
RESET
)

1078 
b™¡©us
 = 
SET
;

1083 
b™¡©us
 = 
RESET
;

1086 if((
CAN_FLAG
 & 
CAN_FLAGS_TSR
è!ð(
ušt32_t
)
RESET
)

1089 ià((
CANx
->
TSR
 & (
CAN_FLAG
 & 0x000FFFFF)è!ð(
ušt32_t
)
RESET
)

1092 
b™¡©us
 = 
SET
;

1097 
b™¡©us
 = 
RESET
;

1100 if((
CAN_FLAG
 & 
CAN_FLAGS_RF0R
è!ð(
ušt32_t
)
RESET
)

1103 ià((
CANx
->
RF0R
 & (
CAN_FLAG
 & 0x000FFFFF)è!ð(
ušt32_t
)
RESET
)

1106 
b™¡©us
 = 
SET
;

1111 
b™¡©us
 = 
RESET
;

1117 ià((
ušt32_t
)(
CANx
->
RF1R
 & (
CAN_FLAG
 & 0x000FFFFF)è!ð(ušt32_t)
RESET
)

1120 
b™¡©us
 = 
SET
;

1125 
b™¡©us
 = 
RESET
;

1129  
b™¡©us
;

1130 
	}
}

1149 
	$CAN_CË¬FÏg
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_FLAG
)

1151 
ušt32_t
 
æagtmp
=0;

1153 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1154 
	`as£¹_·¿m
(
	`IS_CAN_CLEAR_FLAG
(
CAN_FLAG
));

1156 ià(
CAN_FLAG
 =ð
CAN_FLAG_LEC
)

1159 
CANx
->
ESR
 = (
ušt32_t
)
RESET
;

1163 
æagtmp
 = 
CAN_FLAG
 & 0x000FFFFF;

1165 ià((
CAN_FLAG
 & 
CAN_FLAGS_RF0R
)!=(
ušt32_t
)
RESET
)

1168 
CANx
->
RF0R
 = (
ušt32_t
)(
æagtmp
);

1170 ià((
CAN_FLAG
 & 
CAN_FLAGS_RF1R
)!=(
ušt32_t
)
RESET
)

1173 
CANx
->
RF1R
 = (
ušt32_t
)(
æagtmp
);

1175 ià((
CAN_FLAG
 & 
CAN_FLAGS_TSR
)!=(
ušt32_t
)
RESET
)

1178 
CANx
->
TSR
 = (
ušt32_t
)(
æagtmp
);

1183 
CANx
->
MSR
 = (
ušt32_t
)(
æagtmp
);

1186 
	}
}

1209 
ITStus
 
	$CAN_G‘ITStus
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_IT
)

1211 
ITStus
 
™¡©us
 = 
RESET
;

1213 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1214 
	`as£¹_·¿m
(
	`IS_CAN_IT
(
CAN_IT
));

1217 if((
CANx
->
IER
 & 
CAN_IT
è!ð
RESET
)

1220 
CAN_IT
)

1222 
CAN_IT_TME
:

1224 
™¡©us
 = 
	`CheckITStus
(
CANx
->
TSR
, 
CAN_TSR_RQCP0
|
CAN_TSR_RQCP1
|
CAN_TSR_RQCP2
);

1226 
CAN_IT_FMP0
:

1228 
™¡©us
 = 
	`CheckITStus
(
CANx
->
RF0R
, 
CAN_RF0R_FMP0
);

1230 
CAN_IT_FF0
:

1232 
™¡©us
 = 
	`CheckITStus
(
CANx
->
RF0R
, 
CAN_RF0R_FULL0
);

1234 
CAN_IT_FOV0
:

1236 
™¡©us
 = 
	`CheckITStus
(
CANx
->
RF0R
, 
CAN_RF0R_FOVR0
);

1238 
CAN_IT_FMP1
:

1240 
™¡©us
 = 
	`CheckITStus
(
CANx
->
RF1R
, 
CAN_RF1R_FMP1
);

1242 
CAN_IT_FF1
:

1244 
™¡©us
 = 
	`CheckITStus
(
CANx
->
RF1R
, 
CAN_RF1R_FULL1
);

1246 
CAN_IT_FOV1
:

1248 
™¡©us
 = 
	`CheckITStus
(
CANx
->
RF1R
, 
CAN_RF1R_FOVR1
);

1250 
CAN_IT_WKU
:

1252 
™¡©us
 = 
	`CheckITStus
(
CANx
->
MSR
, 
CAN_MSR_WKUI
);

1254 
CAN_IT_SLK
:

1256 
™¡©us
 = 
	`CheckITStus
(
CANx
->
MSR
, 
CAN_MSR_SLAKI
);

1258 
CAN_IT_EWG
:

1260 
™¡©us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_EWGF
);

1262 
CAN_IT_EPV
:

1264 
™¡©us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_EPVF
);

1266 
CAN_IT_BOF
:

1268 
™¡©us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_BOFF
);

1270 
CAN_IT_LEC
:

1272 
™¡©us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_LEC
);

1274 
CAN_IT_ERR
:

1276 
™¡©us
 = 
	`CheckITStus
(
CANx
->
MSR
, 
CAN_MSR_ERRI
);

1280 
™¡©us
 = 
RESET
;

1287 
™¡©us
 = 
RESET
;

1291  
™¡©us
;

1292 
	}
}

1312 
	$CAN_CË¬ITP’dšgB™
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_IT
)

1315 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1316 
	`as£¹_·¿m
(
	`IS_CAN_CLEAR_IT
(
CAN_IT
));

1318 
CAN_IT
)

1320 
CAN_IT_TME
:

1322 
CANx
->
TSR
 = 
CAN_TSR_RQCP0
|
CAN_TSR_RQCP1
|
CAN_TSR_RQCP2
;

1324 
CAN_IT_FF0
:

1326 
CANx
->
RF0R
 = 
CAN_RF0R_FULL0
;

1328 
CAN_IT_FOV0
:

1330 
CANx
->
RF0R
 = 
CAN_RF0R_FOVR0
;

1332 
CAN_IT_FF1
:

1334 
CANx
->
RF1R
 = 
CAN_RF1R_FULL1
;

1336 
CAN_IT_FOV1
:

1338 
CANx
->
RF1R
 = 
CAN_RF1R_FOVR1
;

1340 
CAN_IT_WKU
:

1342 
CANx
->
MSR
 = 
CAN_MSR_WKUI
;

1344 
CAN_IT_SLK
:

1346 
CANx
->
MSR
 = 
CAN_MSR_SLAKI
;

1348 
CAN_IT_EWG
:

1350 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1354 
CAN_IT_EPV
:

1356 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1360 
CAN_IT_BOF
:

1362 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1366 
CAN_IT_LEC
:

1368 
CANx
->
ESR
 = 
RESET
;

1370 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1372 
CAN_IT_ERR
:

1374 
CANx
->
ESR
 = 
RESET
;

1376 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1383 
	}
}

1391 
ITStus
 
	$CheckITStus
(
ušt32_t
 
CAN_Reg
, ušt32_ˆ
It_B™
)

1393 
ITStus
 
³ndšgb™¡©us
 = 
RESET
;

1395 ià((
CAN_Reg
 & 
It_B™
è!ð(
ušt32_t
)
RESET
)

1398 
³ndšgb™¡©us
 = 
SET
;

1403 
³ndšgb™¡©us
 = 
RESET
;

1405  
³ndšgb™¡©us
;

1406 
	}
}

	@F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\src\stm32f10x_cec.c

29 
	~"¡m32f10x_ûc.h
"

30 
	~"¡m32f10x_rcc.h
"

55 
	#CEC_OFFSET
 (
CEC_BASE
 - 
PERIPH_BASE
)

	)

60 
	#CFGR_OFFSET
 (
CEC_OFFSET
 + 0x00)

	)

61 
	#PE_B™Numb”
 0x00

	)

62 
	#CFGR_PE_BB
 (
PERIPH_BB_BASE
 + (
CFGR_OFFSET
 * 32è+ (
PE_B™Numb”
 * 4))

	)

65 
	#IE_B™Numb”
 0x01

	)

66 
	#CFGR_IE_BB
 (
PERIPH_BB_BASE
 + (
CFGR_OFFSET
 * 32è+ (
IE_B™Numb”
 * 4))

	)

71 
	#CSR_OFFSET
 (
CEC_OFFSET
 + 0x10)

	)

72 
	#TSOM_B™Numb”
 0x00

	)

73 
	#CSR_TSOM_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32è+ (
TSOM_B™Numb”
 * 4))

	)

76 
	#TEOM_B™Numb”
 0x01

	)

77 
	#CSR_TEOM_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32è+ (
TEOM_B™Numb”
 * 4))

	)

79 
	#CFGR_CLEAR_Mask
 (
ušt8_t
)(0xF3è

	)

80 
	#FLAG_Mask
 ((
ušt32_t
)0x00FFFFFFè

	)

124 
	$CEC_DeIn™
()

127 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_CEC
, 
ENABLE
);

129 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_CEC
, 
DISABLE
);

130 
	}
}

141 
	$CEC_In™
(
CEC_In™Ty³Def
* 
CEC_In™SŒuù
)

143 
ušt16_t
 
tm´eg
 = 0;

146 
	`as£¹_·¿m
(
	`IS_CEC_BIT_TIMING_ERROR_MODE
(
CEC_In™SŒuù
->
CEC_B™TimšgMode
));

147 
	`as£¹_·¿m
(
	`IS_CEC_BIT_PERIOD_ERROR_MODE
(
CEC_In™SŒuù
->
CEC_B™P”iodMode
));

151 
tm´eg
 = 
CEC
->
CFGR
;

154 
tm´eg
 &ð
CFGR_CLEAR_Mask
;

157 
tm´eg
 |ð(
ušt16_t
)(
CEC_In™SŒuù
->
CEC_B™TimšgMode
 | CEC_In™SŒuù->
CEC_B™P”iodMode
);

160 
CEC
->
CFGR
 = 
tm´eg
;

162 
	}
}

170 
	$CEC_Cmd
(
FunùiÚ®S‹
 
NewS‹
)

173 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

175 *(
__IO
 
ušt32_t
 *è
CFGR_PE_BB
 = (ušt32_t)
NewS‹
;

177 if(
NewS‹
 =ð
DISABLE
)

180 (
CEC
->
CFGR
 & 
CEC_CFGR_PE
è!ð(
ušt32_t
)
RESET
)

184 
	}
}

192 
	$CEC_ITCÚfig
(
FunùiÚ®S‹
 
NewS‹
)

195 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

197 *(
__IO
 
ušt32_t
 *è
CFGR_IE_BB
 = (ušt32_t)
NewS‹
;

198 
	}
}

205 
	$CEC_OwnAdd»ssCÚfig
(
ušt8_t
 
CEC_OwnAdd»ss
)

208 
	`as£¹_·¿m
(
	`IS_CEC_ADDRESS
(
CEC_OwnAdd»ss
));

211 
CEC
->
OAR
 = 
CEC_OwnAdd»ss
;

212 
	}
}

219 
	$CEC_S‘P»sÿËr
(
ušt16_t
 
CEC_P»sÿËr
)

222 
	`as£¹_·¿m
(
	`IS_CEC_PRESCALER
(
CEC_P»sÿËr
));

225 
CEC
->
PRES
 = 
CEC_P»sÿËr
;

226 
	}
}

233 
	$CEC_S’dD©aBy‹
(
ušt8_t
 
D©a
)

236 
CEC
->
TXD
 = 
D©a
 ;

237 
	}
}

245 
ušt8_t
 
	$CEC_ReûiveD©aBy‹
()

248  (
ušt8_t
)(
CEC
->
RXD
);

249 
	}
}

256 
	$CEC_S¹OfMes§ge
()

259 *(
__IO
 
ušt32_t
 *è
CSR_TSOM_BB
 = (uint32_t)0x1;

260 
	}
}

268 
	$CEC_EndOfMes§geCmd
(
FunùiÚ®S‹
 
NewS‹
)

271 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

274 *(
__IO
 
ušt32_t
 *è
CSR_TEOM_BB
 = (ušt32_t)
NewS‹
;

275 
	}
}

297 
FÏgStus
 
	$CEC_G‘FÏgStus
(
ušt32_t
 
CEC_FLAG
)

299 
FÏgStus
 
b™¡©us
 = 
RESET
;

300 
ušt32_t
 
ûüeg
 = 0, 
ûcba£
 = 0;

303 
	`as£¹_·¿m
(
	`IS_CEC_GET_FLAG
(
CEC_FLAG
));

306 
ûcba£
 = (
ušt32_t
)(
CEC_BASE
);

309 
ûüeg
 = 
CEC_FLAG
 >> 28;

312 
CEC_FLAG
 &ð
FLAG_Mask
;

314 if(
ûüeg
 != 0)

317 
CEC_FLAG
 = (
ušt32_t
)(CEC_FLAG >> 16);

320 
ûcba£
 += 0xC;

325 
ûcba£
 += 0x10;

328 if(((*(
__IO
 
ušt32_t
 *)
ûcba£
è& 
CEC_FLAG
è!ð(ušt32_t)
RESET
)

331 
b™¡©us
 = 
SET
;

336 
b™¡©us
 = 
RESET
;

340  
b™¡©us
;

341 
	}
}

355 
	$CEC_CË¬FÏg
(
ušt32_t
 
CEC_FLAG
)

357 
ušt32_t
 
tmp
 = 0x0;

360 
	`as£¹_·¿m
(
	`IS_CEC_CLEAR_FLAG
(
CEC_FLAG
));

362 
tmp
 = 
CEC
->
CSR
 & 0x2;

365 
CEC
->
CSR
 &ð(
ušt32_t
)(((~(ušt32_t)
CEC_FLAG
è& 0xFFFFFFFCè| 
tmp
);

366 
	}
}

378 
ITStus
 
	$CEC_G‘ITStus
(
ušt8_t
 
CEC_IT
)

380 
ITStus
 
b™¡©us
 = 
RESET
;

381 
ušt32_t
 
’abË¡©us
 = 0;

384 
	`as£¹_·¿m
(
	`IS_CEC_GET_IT
(
CEC_IT
));

387 
’abË¡©us
 = (
CEC
->
CFGR
 & (
ušt8_t
)
CEC_CFGR_IE
) ;

390 ià(((
CEC
->
CSR
 & 
CEC_IT
è!ð(
ušt32_t
)
RESET
è&& 
’abË¡©us
)

393 
b™¡©us
 = 
SET
;

398 
b™¡©us
 = 
RESET
;

401  
b™¡©us
;

402 
	}
}

414 
	$CEC_CË¬ITP’dšgB™
(
ušt16_t
 
CEC_IT
)

416 
ušt32_t
 
tmp
 = 0x0;

419 
	`as£¹_·¿m
(
	`IS_CEC_GET_IT
(
CEC_IT
));

421 
tmp
 = 
CEC
->
CSR
 & 0x2;

424 
CEC
->
CSR
 &ð(
ušt32_t
)(((~(ušt32_t)
CEC_IT
è& 0xFFFFFFFCè| 
tmp
);

425 
	}
}

	@F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\src\stm32f10x_crc.c

29 
	~"¡m32f10x_üc.h
"

89 
	$CRC_Re£tDR
()

92 
CRC
->
CR
 = 
CRC_CR_RESET
;

93 
	}
}

100 
ušt32_t
 
	$CRC_C®cCRC
(
ušt32_t
 
D©a
)

102 
CRC
->
DR
 = 
D©a
;

104  (
CRC
->
DR
);

105 
	}
}

113 
ušt32_t
 
	$CRC_C®cBlockCRC
(
ušt32_t
 
pBufãr
[], ušt32_ˆ
BufãrL’gth
)

115 
ušt32_t
 
šdex
 = 0;

117 
šdex
 = 0; index < 
BufãrL’gth
; index++)

119 
CRC
->
DR
 = 
pBufãr
[
šdex
];

121  (
CRC
->
DR
);

122 
	}
}

129 
ušt32_t
 
	$CRC_G‘CRC
()

131  (
CRC
->
DR
);

132 
	}
}

139 
	$CRC_S‘IDRegi¡”
(
ušt8_t
 
IDV®ue
)

141 
CRC
->
IDR
 = 
IDV®ue
;

142 
	}
}

149 
ušt8_t
 
	$CRC_G‘IDRegi¡”
()

151  (
CRC
->
IDR
);

152 
	}
}

	@F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\src\stm32f10x_dac.c

29 
	~"¡m32f10x_dac.h
"

30 
	~"¡m32f10x_rcc.h
"

54 
	#CR_CLEAR_MASK
 ((
ušt32_t
)0x00000FFE)

	)

57 
	#DUAL_SWTRIG_SET
 ((
ušt32_t
)0x00000003)

	)

58 
	#DUAL_SWTRIG_RESET
 ((
ušt32_t
)0xFFFFFFFC)

	)

61 
	#DHR12R1_OFFSET
 ((
ušt32_t
)0x00000008)

	)

62 
	#DHR12R2_OFFSET
 ((
ušt32_t
)0x00000014)

	)

63 
	#DHR12RD_OFFSET
 ((
ušt32_t
)0x00000020)

	)

66 
	#DOR_OFFSET
 ((
ušt32_t
)0x0000002C)

	)

104 
	$DAC_DeIn™
()

107 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_DAC
, 
ENABLE
);

109 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_DAC
, 
DISABLE
);

110 
	}
}

123 
	$DAC_In™
(
ušt32_t
 
DAC_ChªÃl
, 
DAC_In™Ty³Def
* 
DAC_In™SŒuù
)

125 
ušt32_t
 
tm´eg1
 = 0, 
tm´eg2
 = 0;

127 
	`as£¹_·¿m
(
	`IS_DAC_TRIGGER
(
DAC_In™SŒuù
->
DAC_Trigg”
));

128 
	`as£¹_·¿m
(
	`IS_DAC_GENERATE_WAVE
(
DAC_In™SŒuù
->
DAC_WaveG’”©iÚ
));

129 
	`as£¹_·¿m
(
	`IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE
(
DAC_In™SŒuù
->
DAC_LFSRUnmask_TrŸngËAm¶™ude
));

130 
	`as£¹_·¿m
(
	`IS_DAC_OUTPUT_BUFFER_STATE
(
DAC_In™SŒuù
->
DAC_OuutBufãr
));

133 
tm´eg1
 = 
DAC
->
CR
;

135 
tm´eg1
 &ð~(
CR_CLEAR_MASK
 << 
DAC_ChªÃl
);

142 
tm´eg2
 = (
DAC_In™SŒuù
->
DAC_Trigg”
 | DAC_In™SŒuù->
DAC_WaveG’”©iÚ
 |

143 
DAC_In™SŒuù
->
DAC_LFSRUnmask_TrŸngËAm¶™ude
 | DAC_In™SŒuù->
DAC_OuutBufãr
);

145 
tm´eg1
 |ð
tm´eg2
 << 
DAC_ChªÃl
;

147 
DAC
->
CR
 = 
tm´eg1
;

148 
	}
}

156 
	$DAC_SŒuùIn™
(
DAC_In™Ty³Def
* 
DAC_In™SŒuù
)

160 
DAC_In™SŒuù
->
DAC_Trigg”
 = 
DAC_Trigg”_NÚe
;

162 
DAC_In™SŒuù
->
DAC_WaveG’”©iÚ
 = 
DAC_WaveG’”©iÚ_NÚe
;

164 
DAC_In™SŒuù
->
DAC_LFSRUnmask_TrŸngËAm¶™ude
 = 
DAC_LFSRUnmask_B™0
;

166 
DAC_In™SŒuù
->
DAC_OuutBufãr
 = 
DAC_OuutBufãr_EÇbË
;

167 
	}
}

179 
	$DAC_Cmd
(
ušt32_t
 
DAC_ChªÃl
, 
FunùiÚ®S‹
 
NewS‹
)

182 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
DAC_ChªÃl
));

183 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

184 ià(
NewS‹
 !ð
DISABLE
)

187 
DAC
->
CR
 |ð(
DAC_CR_EN1
 << 
DAC_ChªÃl
);

192 
DAC
->
CR
 &ð~(
DAC_CR_EN1
 << 
DAC_ChªÃl
);

194 
	}
}

195 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

209 
	$DAC_ITCÚfig
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_IT
, 
FunùiÚ®S‹
 
NewS‹
)

212 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
DAC_ChªÃl
));

213 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

214 
	`as£¹_·¿m
(
	`IS_DAC_IT
(
DAC_IT
));

216 ià(
NewS‹
 !ð
DISABLE
)

219 
DAC
->
CR
 |ð(
DAC_IT
 << 
DAC_ChªÃl
);

224 
DAC
->
CR
 &ð(~(
ušt32_t
)(
DAC_IT
 << 
DAC_ChªÃl
));

226 
	}
}

239 
	$DAC_DMACmd
(
ušt32_t
 
DAC_ChªÃl
, 
FunùiÚ®S‹
 
NewS‹
)

242 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
DAC_ChªÃl
));

243 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

244 ià(
NewS‹
 !ð
DISABLE
)

247 
DAC
->
CR
 |ð(
DAC_CR_DMAEN1
 << 
DAC_ChªÃl
);

252 
DAC
->
CR
 &ð~(
DAC_CR_DMAEN1
 << 
DAC_ChªÃl
);

254 
	}
}

266 
	$DAC_Soáw¬eTrigg”Cmd
(
ušt32_t
 
DAC_ChªÃl
, 
FunùiÚ®S‹
 
NewS‹
)

269 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
DAC_ChªÃl
));

270 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

271 ià(
NewS‹
 !ð
DISABLE
)

274 
DAC
->
SWTRIGR
 |ð(
ušt32_t
)
DAC_SWTRIGR_SWTRIG1
 << (
DAC_ChªÃl
 >> 4);

279 
DAC
->
SWTRIGR
 &ð~((
ušt32_t
)
DAC_SWTRIGR_SWTRIG1
 << (
DAC_ChªÃl
 >> 4));

281 
	}
}

290 
	$DAC_Du®Soáw¬eTrigg”Cmd
(
FunùiÚ®S‹
 
NewS‹
)

293 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

294 ià(
NewS‹
 !ð
DISABLE
)

297 
DAC
->
SWTRIGR
 |ð
DUAL_SWTRIG_SET
 ;

302 
DAC
->
SWTRIGR
 &ð
DUAL_SWTRIG_RESET
;

304 
	}
}

320 
	$DAC_WaveG’”©iÚCmd
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_Wave
, 
FunùiÚ®S‹
 
NewS‹
)

323 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
DAC_ChªÃl
));

324 
	`as£¹_·¿m
(
	`IS_DAC_WAVE
(
DAC_Wave
));

325 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

326 ià(
NewS‹
 !ð
DISABLE
)

329 
DAC
->
CR
 |ð
DAC_Wave
 << 
DAC_ChªÃl
;

334 
DAC
->
CR
 &ð~(
DAC_Wave
 << 
DAC_ChªÃl
);

336 
	}
}

348 
	$DAC_S‘ChªÃl1D©a
(
ušt32_t
 
DAC_Align
, 
ušt16_t
 
D©a
)

350 
__IO
 
ušt32_t
 
tmp
 = 0;

353 
	`as£¹_·¿m
(
	`IS_DAC_ALIGN
(
DAC_Align
));

354 
	`as£¹_·¿m
(
	`IS_DAC_DATA
(
D©a
));

356 
tmp
 = (
ušt32_t
)
DAC_BASE
;

357 
tmp
 +ð
DHR12R1_OFFSET
 + 
DAC_Align
;

360 *(
__IO
 
ušt32_t
 *è
tmp
 = 
D©a
;

361 
	}
}

373 
	$DAC_S‘ChªÃl2D©a
(
ušt32_t
 
DAC_Align
, 
ušt16_t
 
D©a
)

375 
__IO
 
ušt32_t
 
tmp
 = 0;

378 
	`as£¹_·¿m
(
	`IS_DAC_ALIGN
(
DAC_Align
));

379 
	`as£¹_·¿m
(
	`IS_DAC_DATA
(
D©a
));

381 
tmp
 = (
ušt32_t
)
DAC_BASE
;

382 
tmp
 +ð
DHR12R2_OFFSET
 + 
DAC_Align
;

385 *(
__IO
 
ušt32_t
 *)
tmp
 = 
D©a
;

386 
	}
}

402 
	$DAC_S‘Du®ChªÃlD©a
(
ušt32_t
 
DAC_Align
, 
ušt16_t
 
D©a2
, ušt16_ˆ
D©a1
)

404 
ušt32_t
 
d©a
 = 0, 
tmp
 = 0;

407 
	`as£¹_·¿m
(
	`IS_DAC_ALIGN
(
DAC_Align
));

408 
	`as£¹_·¿m
(
	`IS_DAC_DATA
(
D©a1
));

409 
	`as£¹_·¿m
(
	`IS_DAC_DATA
(
D©a2
));

412 ià(
DAC_Align
 =ð
DAC_Align_8b_R
)

414 
d©a
 = ((
ušt32_t
)
D©a2
 << 8è| 
D©a1
;

418 
d©a
 = ((
ušt32_t
)
D©a2
 << 16è| 
D©a1
;

421 
tmp
 = (
ušt32_t
)
DAC_BASE
;

422 
tmp
 +ð
DHR12RD_OFFSET
 + 
DAC_Align
;

425 *(
__IO
 
ušt32_t
 *)
tmp
 = 
d©a
;

426 
	}
}

436 
ušt16_t
 
	$DAC_G‘D©aOuutV®ue
(
ušt32_t
 
DAC_ChªÃl
)

438 
__IO
 
ušt32_t
 
tmp
 = 0;

441 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
DAC_ChªÃl
));

443 
tmp
 = (
ušt32_t
è
DAC_BASE
 ;

444 
tmp
 +ð
DOR_OFFSET
 + ((
ušt32_t
)
DAC_ChªÃl
 >> 2);

447  (
ušt16_t
è(*(
__IO
 
ušt32_t
*è
tmp
);

448 
	}
}

450 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

462 
FÏgStus
 
	$DAC_G‘FÏgStus
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_FLAG
)

464 
FÏgStus
 
b™¡©us
 = 
RESET
;

466 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
DAC_ChªÃl
));

467 
	`as£¹_·¿m
(
	`IS_DAC_FLAG
(
DAC_FLAG
));

470 ià((
DAC
->
SR
 & (
DAC_FLAG
 << 
DAC_ChªÃl
)è!ð(
ušt8_t
)
RESET
)

473 
b™¡©us
 = 
SET
;

478 
b™¡©us
 = 
RESET
;

481  
b™¡©us
;

482 
	}
}

495 
	$DAC_CË¬FÏg
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_FLAG
)

498 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
DAC_ChªÃl
));

499 
	`as£¹_·¿m
(
	`IS_DAC_FLAG
(
DAC_FLAG
));

502 
DAC
->
SR
 = (
DAC_FLAG
 << 
DAC_ChªÃl
);

503 
	}
}

516 
ITStus
 
	$DAC_G‘ITStus
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_IT
)

518 
ITStus
 
b™¡©us
 = 
RESET
;

519 
ušt32_t
 
’abË¡©us
 = 0;

522 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
DAC_ChªÃl
));

523 
	`as£¹_·¿m
(
	`IS_DAC_IT
(
DAC_IT
));

526 
’abË¡©us
 = (
DAC
->
CR
 & (
DAC_IT
 << 
DAC_ChªÃl
)) ;

529 ià(((
DAC
->
SR
 & (
DAC_IT
 << 
DAC_ChªÃl
)è!ð(
ušt32_t
)
RESET
è&& 
’abË¡©us
)

532 
b™¡©us
 = 
SET
;

537 
b™¡©us
 = 
RESET
;

540  
b™¡©us
;

541 
	}
}

554 
	$DAC_CË¬ITP’dšgB™
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_IT
)

557 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
DAC_ChªÃl
));

558 
	`as£¹_·¿m
(
	`IS_DAC_IT
(
DAC_IT
));

561 
DAC
->
SR
 = (
DAC_IT
 << 
DAC_ChªÃl
);

562 
	}
}

	@F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\src\stm32f10x_dbgmcu.c

29 
	~"¡m32f10x_dbgmcu.h
"

52 
	#IDCODE_DEVID_MASK
 ((
ušt32_t
)0x00000FFF)

	)

90 
ušt32_t
 
	$DBGMCU_G‘REVID
()

92 (
DBGMCU
->
IDCODE
 >> 16);

93 
	}
}

100 
ušt32_t
 
	$DBGMCU_G‘DEVID
()

102 (
DBGMCU
->
IDCODE
 & 
IDCODE_DEVID_MASK
);

103 
	}
}

140 
	$DBGMCU_CÚfig
(
ušt32_t
 
DBGMCU_P”h
, 
FunùiÚ®S‹
 
NewS‹
)

143 
	`as£¹_·¿m
(
	`IS_DBGMCU_PERIPH
(
DBGMCU_P”h
));

144 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

146 ià(
NewS‹
 !ð
DISABLE
)

148 
DBGMCU
->
CR
 |ð
DBGMCU_P”h
;

152 
DBGMCU
->
CR
 &ð~
DBGMCU_P”h
;

154 
	}
}

	@F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\src\stm32f10x_dma.c

29 
	~"¡m32f10x_dma.h
"

30 
	~"¡m32f10x_rcc.h
"

54 
	#DMA1_ChªÃl1_IT_Mask
 ((
ušt32_t
)(
DMA_ISR_GIF1
 | 
DMA_ISR_TCIF1
 | 
DMA_ISR_HTIF1
 | 
DMA_ISR_TEIF1
))

	)

55 
	#DMA1_ChªÃl2_IT_Mask
 ((
ušt32_t
)(
DMA_ISR_GIF2
 | 
DMA_ISR_TCIF2
 | 
DMA_ISR_HTIF2
 | 
DMA_ISR_TEIF2
))

	)

56 
	#DMA1_ChªÃl3_IT_Mask
 ((
ušt32_t
)(
DMA_ISR_GIF3
 | 
DMA_ISR_TCIF3
 | 
DMA_ISR_HTIF3
 | 
DMA_ISR_TEIF3
))

	)

57 
	#DMA1_ChªÃl4_IT_Mask
 ((
ušt32_t
)(
DMA_ISR_GIF4
 | 
DMA_ISR_TCIF4
 | 
DMA_ISR_HTIF4
 | 
DMA_ISR_TEIF4
))

	)

58 
	#DMA1_ChªÃl5_IT_Mask
 ((
ušt32_t
)(
DMA_ISR_GIF5
 | 
DMA_ISR_TCIF5
 | 
DMA_ISR_HTIF5
 | 
DMA_ISR_TEIF5
))

	)

59 
	#DMA1_ChªÃl6_IT_Mask
 ((
ušt32_t
)(
DMA_ISR_GIF6
 | 
DMA_ISR_TCIF6
 | 
DMA_ISR_HTIF6
 | 
DMA_ISR_TEIF6
))

	)

60 
	#DMA1_ChªÃl7_IT_Mask
 ((
ušt32_t
)(
DMA_ISR_GIF7
 | 
DMA_ISR_TCIF7
 | 
DMA_ISR_HTIF7
 | 
DMA_ISR_TEIF7
))

	)

63 
	#DMA2_ChªÃl1_IT_Mask
 ((
ušt32_t
)(
DMA_ISR_GIF1
 | 
DMA_ISR_TCIF1
 | 
DMA_ISR_HTIF1
 | 
DMA_ISR_TEIF1
))

	)

64 
	#DMA2_ChªÃl2_IT_Mask
 ((
ušt32_t
)(
DMA_ISR_GIF2
 | 
DMA_ISR_TCIF2
 | 
DMA_ISR_HTIF2
 | 
DMA_ISR_TEIF2
))

	)

65 
	#DMA2_ChªÃl3_IT_Mask
 ((
ušt32_t
)(
DMA_ISR_GIF3
 | 
DMA_ISR_TCIF3
 | 
DMA_ISR_HTIF3
 | 
DMA_ISR_TEIF3
))

	)

66 
	#DMA2_ChªÃl4_IT_Mask
 ((
ušt32_t
)(
DMA_ISR_GIF4
 | 
DMA_ISR_TCIF4
 | 
DMA_ISR_HTIF4
 | 
DMA_ISR_TEIF4
))

	)

67 
	#DMA2_ChªÃl5_IT_Mask
 ((
ušt32_t
)(
DMA_ISR_GIF5
 | 
DMA_ISR_TCIF5
 | 
DMA_ISR_HTIF5
 | 
DMA_ISR_TEIF5
))

	)

70 
	#FLAG_Mask
 ((
ušt32_t
)0x10000000)

	)

73 
	#CCR_CLEAR_Mask
 ((
ušt32_t
)0xFFFF800F)

	)

114 
	$DMA_DeIn™
(
DMA_ChªÃl_Ty³Def
* 
DMAy_ChªÃlx
)

117 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_ChªÃlx
));

120 
DMAy_ChªÃlx
->
CCR
 &ð(
ušt16_t
)(~
DMA_CCR1_EN
);

123 
DMAy_ChªÃlx
->
CCR
 = 0;

126 
DMAy_ChªÃlx
->
CNDTR
 = 0;

129 
DMAy_ChªÃlx
->
CPAR
 = 0;

132 
DMAy_ChªÃlx
->
CMAR
 = 0;

134 ià(
DMAy_ChªÃlx
 =ð
DMA1_ChªÃl1
)

137 
DMA1
->
IFCR
 |ð
DMA1_ChªÃl1_IT_Mask
;

139 ià(
DMAy_ChªÃlx
 =ð
DMA1_ChªÃl2
)

142 
DMA1
->
IFCR
 |ð
DMA1_ChªÃl2_IT_Mask
;

144 ià(
DMAy_ChªÃlx
 =ð
DMA1_ChªÃl3
)

147 
DMA1
->
IFCR
 |ð
DMA1_ChªÃl3_IT_Mask
;

149 ià(
DMAy_ChªÃlx
 =ð
DMA1_ChªÃl4
)

152 
DMA1
->
IFCR
 |ð
DMA1_ChªÃl4_IT_Mask
;

154 ià(
DMAy_ChªÃlx
 =ð
DMA1_ChªÃl5
)

157 
DMA1
->
IFCR
 |ð
DMA1_ChªÃl5_IT_Mask
;

159 ià(
DMAy_ChªÃlx
 =ð
DMA1_ChªÃl6
)

162 
DMA1
->
IFCR
 |ð
DMA1_ChªÃl6_IT_Mask
;

164 ià(
DMAy_ChªÃlx
 =ð
DMA1_ChªÃl7
)

167 
DMA1
->
IFCR
 |ð
DMA1_ChªÃl7_IT_Mask
;

169 ià(
DMAy_ChªÃlx
 =ð
DMA2_ChªÃl1
)

172 
DMA2
->
IFCR
 |ð
DMA2_ChªÃl1_IT_Mask
;

174 ià(
DMAy_ChªÃlx
 =ð
DMA2_ChªÃl2
)

177 
DMA2
->
IFCR
 |ð
DMA2_ChªÃl2_IT_Mask
;

179 ià(
DMAy_ChªÃlx
 =ð
DMA2_ChªÃl3
)

182 
DMA2
->
IFCR
 |ð
DMA2_ChªÃl3_IT_Mask
;

184 ià(
DMAy_ChªÃlx
 =ð
DMA2_ChªÃl4
)

187 
DMA2
->
IFCR
 |ð
DMA2_ChªÃl4_IT_Mask
;

191 ià(
DMAy_ChªÃlx
 =ð
DMA2_ChªÃl5
)

194 
DMA2
->
IFCR
 |ð
DMA2_ChªÃl5_IT_Mask
;

197 
	}
}

208 
	$DMA_In™
(
DMA_ChªÃl_Ty³Def
* 
DMAy_ChªÃlx
, 
DMA_In™Ty³Def
* 
DMA_In™SŒuù
)

210 
ušt32_t
 
tm´eg
 = 0;

213 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_ChªÃlx
));

214 
	`as£¹_·¿m
(
	`IS_DMA_DIR
(
DMA_In™SŒuù
->
DMA_DIR
));

215 
	`as£¹_·¿m
(
	`IS_DMA_BUFFER_SIZE
(
DMA_In™SŒuù
->
DMA_BufãrSize
));

216 
	`as£¹_·¿m
(
	`IS_DMA_PERIPHERAL_INC_STATE
(
DMA_In™SŒuù
->
DMA_P”h”®Inc
));

217 
	`as£¹_·¿m
(
	`IS_DMA_MEMORY_INC_STATE
(
DMA_In™SŒuù
->
DMA_MemÜyInc
));

218 
	`as£¹_·¿m
(
	`IS_DMA_PERIPHERAL_DATA_SIZE
(
DMA_In™SŒuù
->
DMA_P”h”®D©aSize
));

219 
	`as£¹_·¿m
(
	`IS_DMA_MEMORY_DATA_SIZE
(
DMA_In™SŒuù
->
DMA_MemÜyD©aSize
));

220 
	`as£¹_·¿m
(
	`IS_DMA_MODE
(
DMA_In™SŒuù
->
DMA_Mode
));

221 
	`as£¹_·¿m
(
	`IS_DMA_PRIORITY
(
DMA_In™SŒuù
->
DMA_PriÜ™y
));

222 
	`as£¹_·¿m
(
	`IS_DMA_M2M_STATE
(
DMA_In™SŒuù
->
DMA_M2M
));

226 
tm´eg
 = 
DMAy_ChªÃlx
->
CCR
;

228 
tm´eg
 &ð
CCR_CLEAR_Mask
;

238 
tm´eg
 |ð
DMA_In™SŒuù
->
DMA_DIR
 | DMA_In™SŒuù->
DMA_Mode
 |

239 
DMA_In™SŒuù
->
DMA_P”h”®Inc
 | DMA_In™SŒuù->
DMA_MemÜyInc
 |

240 
DMA_In™SŒuù
->
DMA_P”h”®D©aSize
 | DMA_In™SŒuù->
DMA_MemÜyD©aSize
 |

241 
DMA_In™SŒuù
->
DMA_PriÜ™y
 | DMA_In™SŒuù->
DMA_M2M
;

244 
DMAy_ChªÃlx
->
CCR
 = 
tm´eg
;

248 
DMAy_ChªÃlx
->
CNDTR
 = 
DMA_In™SŒuù
->
DMA_BufãrSize
;

252 
DMAy_ChªÃlx
->
CPAR
 = 
DMA_In™SŒuù
->
DMA_P”h”®Ba£Addr
;

256 
DMAy_ChªÃlx
->
CMAR
 = 
DMA_In™SŒuù
->
DMA_MemÜyBa£Addr
;

257 
	}
}

265 
	$DMA_SŒuùIn™
(
DMA_In™Ty³Def
* 
DMA_In™SŒuù
)

269 
DMA_In™SŒuù
->
DMA_P”h”®Ba£Addr
 = 0;

271 
DMA_In™SŒuù
->
DMA_MemÜyBa£Addr
 = 0;

273 
DMA_In™SŒuù
->
DMA_DIR
 = 
DMA_DIR_P”h”®SRC
;

275 
DMA_In™SŒuù
->
DMA_BufãrSize
 = 0;

277 
DMA_In™SŒuù
->
DMA_P”h”®Inc
 = 
DMA_P”h”®Inc_Di§bË
;

279 
DMA_In™SŒuù
->
DMA_MemÜyInc
 = 
DMA_MemÜyInc_Di§bË
;

281 
DMA_In™SŒuù
->
DMA_P”h”®D©aSize
 = 
DMA_P”h”®D©aSize_By‹
;

283 
DMA_In™SŒuù
->
DMA_MemÜyD©aSize
 = 
DMA_MemÜyD©aSize_By‹
;

285 
DMA_In™SŒuù
->
DMA_Mode
 = 
DMA_Mode_NÜm®
;

287 
DMA_In™SŒuù
->
DMA_PriÜ™y
 = 
DMA_PriÜ™y_Low
;

289 
DMA_In™SŒuù
->
DMA_M2M
 = 
DMA_M2M_Di§bË
;

290 
	}
}

300 
	$DMA_Cmd
(
DMA_ChªÃl_Ty³Def
* 
DMAy_ChªÃlx
, 
FunùiÚ®S‹
 
NewS‹
)

303 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_ChªÃlx
));

304 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

306 ià(
NewS‹
 !ð
DISABLE
)

309 
DMAy_ChªÃlx
->
CCR
 |ð
DMA_CCR1_EN
;

314 
DMAy_ChªÃlx
->
CCR
 &ð(
ušt16_t
)(~
DMA_CCR1_EN
);

316 
	}
}

332 
	$DMA_ITCÚfig
(
DMA_ChªÃl_Ty³Def
* 
DMAy_ChªÃlx
, 
ušt32_t
 
DMA_IT
, 
FunùiÚ®S‹
 
NewS‹
)

335 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_ChªÃlx
));

336 
	`as£¹_·¿m
(
	`IS_DMA_CONFIG_IT
(
DMA_IT
));

337 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

338 ià(
NewS‹
 !ð
DISABLE
)

341 
DMAy_ChªÃlx
->
CCR
 |ð
DMA_IT
;

346 
DMAy_ChªÃlx
->
CCR
 &ð~
DMA_IT
;

348 
	}
}

359 
	$DMA_S‘Cu¼D©aCouÁ”
(
DMA_ChªÃl_Ty³Def
* 
DMAy_ChªÃlx
, 
ušt16_t
 
D©aNumb”
)

362 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_ChªÃlx
));

366 
DMAy_ChªÃlx
->
CNDTR
 = 
D©aNumb”
;

367 
	}
}

377 
ušt16_t
 
	$DMA_G‘Cu¼D©aCouÁ”
(
DMA_ChªÃl_Ty³Def
* 
DMAy_ChªÃlx
)

380 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_ChªÃlx
));

382  ((
ušt16_t
)(
DMAy_ChªÃlx
->
CNDTR
));

383 
	}
}

439 
FÏgStus
 
	$DMA_G‘FÏgStus
(
ušt32_t
 
DMAy_FLAG
)

441 
FÏgStus
 
b™¡©us
 = 
RESET
;

442 
ušt32_t
 
tm´eg
 = 0;

445 
	`as£¹_·¿m
(
	`IS_DMA_GET_FLAG
(
DMAy_FLAG
));

448 ià((
DMAy_FLAG
 & 
FLAG_Mask
è!ð(
ušt32_t
)
RESET
)

451 
tm´eg
 = 
DMA2
->
ISR
 ;

456 
tm´eg
 = 
DMA1
->
ISR
 ;

460 ià((
tm´eg
 & 
DMAy_FLAG
è!ð(
ušt32_t
)
RESET
)

463 
b™¡©us
 = 
SET
;

468 
b™¡©us
 = 
RESET
;

472  
b™¡©us
;

473 
	}
}

529 
	$DMA_CË¬FÏg
(
ušt32_t
 
DMAy_FLAG
)

532 
	`as£¹_·¿m
(
	`IS_DMA_CLEAR_FLAG
(
DMAy_FLAG
));

535 ià((
DMAy_FLAG
 & 
FLAG_Mask
è!ð(
ušt32_t
)
RESET
)

538 
DMA2
->
IFCR
 = 
DMAy_FLAG
;

543 
DMA1
->
IFCR
 = 
DMAy_FLAG
;

545 
	}
}

601 
ITStus
 
	$DMA_G‘ITStus
(
ušt32_t
 
DMAy_IT
)

603 
ITStus
 
b™¡©us
 = 
RESET
;

604 
ušt32_t
 
tm´eg
 = 0;

607 
	`as£¹_·¿m
(
	`IS_DMA_GET_IT
(
DMAy_IT
));

610 ià((
DMAy_IT
 & 
FLAG_Mask
è!ð(
ušt32_t
)
RESET
)

613 
tm´eg
 = 
DMA2
->
ISR
;

618 
tm´eg
 = 
DMA1
->
ISR
;

622 ià((
tm´eg
 & 
DMAy_IT
è!ð(
ušt32_t
)
RESET
)

625 
b™¡©us
 = 
SET
;

630 
b™¡©us
 = 
RESET
;

633  
b™¡©us
;

634 
	}
}

690 
	$DMA_CË¬ITP’dšgB™
(
ušt32_t
 
DMAy_IT
)

693 
	`as£¹_·¿m
(
	`IS_DMA_CLEAR_IT
(
DMAy_IT
));

696 ià((
DMAy_IT
 & 
FLAG_Mask
è!ð(
ušt32_t
)
RESET
)

699 
DMA2
->
IFCR
 = 
DMAy_IT
;

704 
DMA1
->
IFCR
 = 
DMAy_IT
;

706 
	}
}

	@F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\src\stm32f10x_exti.c

29 
	~"¡m32f10x_exti.h
"

52 
	#EXTI_LINENONE
 ((
ušt32_t
)0x00000è

	)

91 
	$EXTI_DeIn™
()

93 
EXTI
->
IMR
 = 0x00000000;

94 
EXTI
->
EMR
 = 0x00000000;

95 
EXTI
->
RTSR
 = 0x00000000;

96 
EXTI
->
FTSR
 = 0x00000000;

97 
EXTI
->
PR
 = 0x000FFFFF;

98 
	}
}

107 
	$EXTI_In™
(
EXTI_In™Ty³Def
* 
EXTI_In™SŒuù
)

109 
ušt32_t
 
tmp
 = 0;

112 
	`as£¹_·¿m
(
	`IS_EXTI_MODE
(
EXTI_In™SŒuù
->
EXTI_Mode
));

113 
	`as£¹_·¿m
(
	`IS_EXTI_TRIGGER
(
EXTI_In™SŒuù
->
EXTI_Trigg”
));

114 
	`as£¹_·¿m
(
	`IS_EXTI_LINE
(
EXTI_In™SŒuù
->
EXTI_Lše
));

115 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
EXTI_In™SŒuù
->
EXTI_LšeCmd
));

117 
tmp
 = (
ušt32_t
)
EXTI_BASE
;

119 ià(
EXTI_In™SŒuù
->
EXTI_LšeCmd
 !ð
DISABLE
)

122 
EXTI
->
IMR
 &ð~
EXTI_In™SŒuù
->
EXTI_Lše
;

123 
EXTI
->
EMR
 &ð~
EXTI_In™SŒuù
->
EXTI_Lše
;

125 
tmp
 +ð
EXTI_In™SŒuù
->
EXTI_Mode
;

127 *(
__IO
 
ušt32_t
 *è
tmp
 |ð
EXTI_In™SŒuù
->
EXTI_Lše
;

130 
EXTI
->
RTSR
 &ð~
EXTI_In™SŒuù
->
EXTI_Lše
;

131 
EXTI
->
FTSR
 &ð~
EXTI_In™SŒuù
->
EXTI_Lše
;

134 ià(
EXTI_In™SŒuù
->
EXTI_Trigg”
 =ð
EXTI_Trigg”_Risšg_F®lšg
)

137 
EXTI
->
RTSR
 |ð
EXTI_In™SŒuù
->
EXTI_Lše
;

138 
EXTI
->
FTSR
 |ð
EXTI_In™SŒuù
->
EXTI_Lše
;

142 
tmp
 = (
ušt32_t
)
EXTI_BASE
;

143 
tmp
 +ð
EXTI_In™SŒuù
->
EXTI_Trigg”
;

145 *(
__IO
 
ušt32_t
 *è
tmp
 |ð
EXTI_In™SŒuù
->
EXTI_Lše
;

150 
tmp
 +ð
EXTI_In™SŒuù
->
EXTI_Mode
;

153 *(
__IO
 
ušt32_t
 *è
tmp
 &ð~
EXTI_In™SŒuù
->
EXTI_Lše
;

155 
	}
}

163 
	$EXTI_SŒuùIn™
(
EXTI_In™Ty³Def
* 
EXTI_In™SŒuù
)

165 
EXTI_In™SŒuù
->
EXTI_Lše
 = 
EXTI_LINENONE
;

166 
EXTI_In™SŒuù
->
EXTI_Mode
 = 
EXTI_Mode_IÁ”ru±
;

167 
EXTI_In™SŒuù
->
EXTI_Trigg”
 = 
EXTI_Trigg”_F®lšg
;

168 
EXTI_In™SŒuù
->
EXTI_LšeCmd
 = 
DISABLE
;

169 
	}
}

177 
	$EXTI_G’”©eSWIÁ”ru±
(
ušt32_t
 
EXTI_Lše
)

180 
	`as£¹_·¿m
(
	`IS_EXTI_LINE
(
EXTI_Lše
));

182 
EXTI
->
SWIER
 |ð
EXTI_Lše
;

183 
	}
}

192 
FÏgStus
 
	$EXTI_G‘FÏgStus
(
ušt32_t
 
EXTI_Lše
)

194 
FÏgStus
 
b™¡©us
 = 
RESET
;

196 
	`as£¹_·¿m
(
	`IS_GET_EXTI_LINE
(
EXTI_Lše
));

198 ià((
EXTI
->
PR
 & 
EXTI_Lše
è!ð(
ušt32_t
)
RESET
)

200 
b™¡©us
 = 
SET
;

204 
b™¡©us
 = 
RESET
;

206  
b™¡©us
;

207 
	}
}

215 
	$EXTI_CË¬FÏg
(
ušt32_t
 
EXTI_Lše
)

218 
	`as£¹_·¿m
(
	`IS_EXTI_LINE
(
EXTI_Lše
));

220 
EXTI
->
PR
 = 
EXTI_Lše
;

221 
	}
}

230 
ITStus
 
	$EXTI_G‘ITStus
(
ušt32_t
 
EXTI_Lše
)

232 
ITStus
 
b™¡©us
 = 
RESET
;

233 
ušt32_t
 
’abË¡©us
 = 0;

235 
	`as£¹_·¿m
(
	`IS_GET_EXTI_LINE
(
EXTI_Lše
));

237 
’abË¡©us
 = 
EXTI
->
IMR
 & 
EXTI_Lše
;

238 ià(((
EXTI
->
PR
 & 
EXTI_Lše
è!ð(
ušt32_t
)
RESET
è&& (
’abË¡©us
 != (uint32_t)RESET))

240 
b™¡©us
 = 
SET
;

244 
b™¡©us
 = 
RESET
;

246  
b™¡©us
;

247 
	}
}

255 
	$EXTI_CË¬ITP’dšgB™
(
ušt32_t
 
EXTI_Lše
)

258 
	`as£¹_·¿m
(
	`IS_EXTI_LINE
(
EXTI_Lše
));

260 
EXTI
->
PR
 = 
EXTI_Lše
;

261 
	}
}

	@F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\src\stm32f10x_flash.c

29 
	~"¡m32f10x_æash.h
"

53 
	#ACR_LATENCY_Mask
 ((
ušt32_t
)0x00000038)

	)

54 
	#ACR_HLFCYA_Mask
 ((
ušt32_t
)0xFFFFFFF7)

	)

55 
	#ACR_PRFTBE_Mask
 ((
ušt32_t
)0xFFFFFFEF)

	)

58 
	#ACR_PRFTBS_Mask
 ((
ušt32_t
)0x00000020)

	)

61 
	#CR_PG_S‘
 ((
ušt32_t
)0x00000001)

	)

62 
	#CR_PG_Re£t
 ((
ušt32_t
)0x00001FFE)

	)

63 
	#CR_PER_S‘
 ((
ušt32_t
)0x00000002)

	)

64 
	#CR_PER_Re£t
 ((
ušt32_t
)0x00001FFD)

	)

65 
	#CR_MER_S‘
 ((
ušt32_t
)0x00000004)

	)

66 
	#CR_MER_Re£t
 ((
ušt32_t
)0x00001FFB)

	)

67 
	#CR_OPTPG_S‘
 ((
ušt32_t
)0x00000010)

	)

68 
	#CR_OPTPG_Re£t
 ((
ušt32_t
)0x00001FEF)

	)

69 
	#CR_OPTER_S‘
 ((
ušt32_t
)0x00000020)

	)

70 
	#CR_OPTER_Re£t
 ((
ušt32_t
)0x00001FDF)

	)

71 
	#CR_STRT_S‘
 ((
ušt32_t
)0x00000040)

	)

72 
	#CR_LOCK_S‘
 ((
ušt32_t
)0x00000080)

	)

75 
	#RDPRT_Mask
 ((
ušt32_t
)0x00000002)

	)

76 
	#WRP0_Mask
 ((
ušt32_t
)0x000000FF)

	)

77 
	#WRP1_Mask
 ((
ušt32_t
)0x0000FF00)

	)

78 
	#WRP2_Mask
 ((
ušt32_t
)0x00FF0000)

	)

79 
	#WRP3_Mask
 ((
ušt32_t
)0xFF000000)

	)

80 
	#OB_USER_BFB2
 ((
ušt16_t
)0x0008)

	)

83 
	#FLASH_BANK1_END_ADDRESS
 ((
ušt32_t
)0x807FFFF)

	)

86 
	#E¿£Timeout
 ((
ušt32_t
)0x000B0000)

	)

87 
	#Prog¿mTimeout
 ((
ušt32_t
)0x00002000)

	)

255 
	$FLASH_S‘L©’cy
(
ušt32_t
 
FLASH_L©’cy
)

257 
ušt32_t
 
tm´eg
 = 0;

260 
	`as£¹_·¿m
(
	`IS_FLASH_LATENCY
(
FLASH_L©’cy
));

263 
tm´eg
 = 
FLASH
->
ACR
;

266 
tm´eg
 &ð
ACR_LATENCY_Mask
;

267 
tm´eg
 |ð
FLASH_L©’cy
;

270 
FLASH
->
ACR
 = 
tm´eg
;

271 
	}
}

282 
	$FLASH_H®fCyþeAcûssCmd
(
ušt32_t
 
FLASH_H®fCyþeAcûss
)

285 
	`as£¹_·¿m
(
	`IS_FLASH_HALFCYCLEACCESS_STATE
(
FLASH_H®fCyþeAcûss
));

288 
FLASH
->
ACR
 &ð
ACR_HLFCYA_Mask
;

289 
FLASH
->
ACR
 |ð
FLASH_H®fCyþeAcûss
;

290 
	}
}

301 
	$FLASH_P»ãtchBufãrCmd
(
ušt32_t
 
FLASH_P»ãtchBufãr
)

304 
	`as£¹_·¿m
(
	`IS_FLASH_PREFETCHBUFFER_STATE
(
FLASH_P»ãtchBufãr
));

307 
FLASH
->
ACR
 &ð
ACR_PRFTBE_Mask
;

308 
FLASH
->
ACR
 |ð
FLASH_P»ãtchBufãr
;

309 
	}
}

320 
	$FLASH_UÆock
()

323 
FLASH
->
KEYR
 = 
FLASH_KEY1
;

324 
FLASH
->
KEYR
 = 
FLASH_KEY2
;

326 #ifdeà
STM32F10X_XL


328 
FLASH
->
KEYR2
 = 
FLASH_KEY1
;

329 
FLASH
->
KEYR2
 = 
FLASH_KEY2
;

331 
	}
}

341 
	$FLASH_UÆockBªk1
()

344 
FLASH
->
KEYR
 = 
FLASH_KEY1
;

345 
FLASH
->
KEYR
 = 
FLASH_KEY2
;

346 
	}
}

348 #ifdeà
STM32F10X_XL


355 
	$FLASH_UÆockBªk2
()

358 
FLASH
->
KEYR2
 = 
FLASH_KEY1
;

359 
FLASH
->
KEYR2
 = 
FLASH_KEY2
;

361 
	}
}

373 
	$FLASH_Lock
()

376 
FLASH
->
CR
 |ð
CR_LOCK_S‘
;

378 #ifdeà
STM32F10X_XL


380 
FLASH
->
CR2
 |ð
CR_LOCK_S‘
;

382 
	}
}

393 
	$FLASH_LockBªk1
()

396 
FLASH
->
CR
 |ð
CR_LOCK_S‘
;

397 
	}
}

399 #ifdeà
STM32F10X_XL


406 
	$FLASH_LockBªk2
()

409 
FLASH
->
CR2
 |ð
CR_LOCK_S‘
;

410 
	}
}

420 
FLASH_Stus
 
	$FLASH_E¿£Page
(
ušt32_t
 
Page_Add»ss
)

422 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

424 
	`as£¹_·¿m
(
	`IS_FLASH_ADDRESS
(
Page_Add»ss
));

426 #ifdeà
STM32F10X_XL


427 if(
Page_Add»ss
 < 
FLASH_BANK1_END_ADDRESS
)

430 
¡©us
 = 
	`FLASH_Wa™FÜLa¡Bªk1O³¿tiÚ
(
E¿£Timeout
);

431 if(
¡©us
 =ð
FLASH_COMPLETE
)

434 
FLASH
->
CR
|ð
CR_PER_S‘
;

435 
FLASH
->
AR
 = 
Page_Add»ss
;

436 
FLASH
->
CR
|ð
CR_STRT_S‘
;

439 
¡©us
 = 
	`FLASH_Wa™FÜLa¡Bªk1O³¿tiÚ
(
E¿£Timeout
);

442 
FLASH
->
CR
 &ð
CR_PER_Re£t
;

448 
¡©us
 = 
	`FLASH_Wa™FÜLa¡Bªk2O³¿tiÚ
(
E¿£Timeout
);

449 if(
¡©us
 =ð
FLASH_COMPLETE
)

452 
FLASH
->
CR2
|ð
CR_PER_S‘
;

453 
FLASH
->
AR2
 = 
Page_Add»ss
;

454 
FLASH
->
CR2
|ð
CR_STRT_S‘
;

457 
¡©us
 = 
	`FLASH_Wa™FÜLa¡Bªk2O³¿tiÚ
(
E¿£Timeout
);

460 
FLASH
->
CR2
 &ð
CR_PER_Re£t
;

465 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
E¿£Timeout
);

467 if(
¡©us
 =ð
FLASH_COMPLETE
)

470 
FLASH
->
CR
|ð
CR_PER_S‘
;

471 
FLASH
->
AR
 = 
Page_Add»ss
;

472 
FLASH
->
CR
|ð
CR_STRT_S‘
;

475 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
E¿£Timeout
);

478 
FLASH
->
CR
 &ð
CR_PER_Re£t
;

483  
¡©us
;

484 
	}
}

493 
FLASH_Stus
 
	$FLASH_E¿£AÎPages
()

495 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

497 #ifdeà
STM32F10X_XL


499 
¡©us
 = 
	`FLASH_Wa™FÜLa¡Bªk1O³¿tiÚ
(
E¿£Timeout
);

501 if(
¡©us
 =ð
FLASH_COMPLETE
)

504 
FLASH
->
CR
 |ð
CR_MER_S‘
;

505 
FLASH
->
CR
 |ð
CR_STRT_S‘
;

508 
¡©us
 = 
	`FLASH_Wa™FÜLa¡Bªk1O³¿tiÚ
(
E¿£Timeout
);

511 
FLASH
->
CR
 &ð
CR_MER_Re£t
;

513 if(
¡©us
 =ð
FLASH_COMPLETE
)

516 
FLASH
->
CR2
 |ð
CR_MER_S‘
;

517 
FLASH
->
CR2
 |ð
CR_STRT_S‘
;

520 
¡©us
 = 
	`FLASH_Wa™FÜLa¡Bªk2O³¿tiÚ
(
E¿£Timeout
);

523 
FLASH
->
CR2
 &ð
CR_MER_Re£t
;

527 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
E¿£Timeout
);

528 if(
¡©us
 =ð
FLASH_COMPLETE
)

531 
FLASH
->
CR
 |ð
CR_MER_S‘
;

532 
FLASH
->
CR
 |ð
CR_STRT_S‘
;

535 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
E¿£Timeout
);

538 
FLASH
->
CR
 &ð
CR_MER_Re£t
;

543  
¡©us
;

544 
	}
}

556 
FLASH_Stus
 
	$FLASH_E¿£AÎBªk1Pages
()

558 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

560 
¡©us
 = 
	`FLASH_Wa™FÜLa¡Bªk1O³¿tiÚ
(
E¿£Timeout
);

562 if(
¡©us
 =ð
FLASH_COMPLETE
)

565 
FLASH
->
CR
 |ð
CR_MER_S‘
;

566 
FLASH
->
CR
 |ð
CR_STRT_S‘
;

569 
¡©us
 = 
	`FLASH_Wa™FÜLa¡Bªk1O³¿tiÚ
(
E¿£Timeout
);

572 
FLASH
->
CR
 &ð
CR_MER_Re£t
;

575  
¡©us
;

576 
	}
}

578 #ifdeà
STM32F10X_XL


586 
FLASH_Stus
 
	$FLASH_E¿£AÎBªk2Pages
()

588 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

590 
¡©us
 = 
	`FLASH_Wa™FÜLa¡Bªk2O³¿tiÚ
(
E¿£Timeout
);

592 if(
¡©us
 =ð
FLASH_COMPLETE
)

595 
FLASH
->
CR2
 |ð
CR_MER_S‘
;

596 
FLASH
->
CR2
 |ð
CR_STRT_S‘
;

599 
¡©us
 = 
	`FLASH_Wa™FÜLa¡Bªk2O³¿tiÚ
(
E¿£Timeout
);

602 
FLASH
->
CR2
 &ð
CR_MER_Re£t
;

605  
¡©us
;

606 
	}
}

617 
FLASH_Stus
 
	$FLASH_E¿£O±iÚBy‹s
()

619 
ušt16_t
 
rd±mp
 = 
RDP_Key
;

621 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

624 if(
	`FLASH_G‘R—dOutPrÙeùiÚStus
(è!ð
RESET
)

626 
rd±mp
 = 0x00;

630 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
E¿£Timeout
);

631 if(
¡©us
 =ð
FLASH_COMPLETE
)

634 
FLASH
->
OPTKEYR
 = 
FLASH_KEY1
;

635 
FLASH
->
OPTKEYR
 = 
FLASH_KEY2
;

638 
FLASH
->
CR
 |ð
CR_OPTER_S‘
;

639 
FLASH
->
CR
 |ð
CR_STRT_S‘
;

641 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
E¿£Timeout
);

643 if(
¡©us
 =ð
FLASH_COMPLETE
)

646 
FLASH
->
CR
 &ð
CR_OPTER_Re£t
;

649 
FLASH
->
CR
 |ð
CR_OPTPG_S‘
;

651 
OB
->
RDP
 = (
ušt16_t
)
rd±mp
;

653 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
Prog¿mTimeout
);

655 if(
¡©us
 !ð
FLASH_TIMEOUT
)

658 
FLASH
->
CR
 &ð
CR_OPTPG_Re£t
;

663 ià(
¡©us
 !ð
FLASH_TIMEOUT
)

666 
FLASH
->
CR
 &ð
CR_OPTPG_Re£t
;

671  
¡©us
;

672 
	}
}

682 
FLASH_Stus
 
	$FLASH_Prog¿mWÜd
(
ušt32_t
 
Add»ss
, ušt32_ˆ
D©a
)

684 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

685 
__IO
 
ušt32_t
 
tmp
 = 0;

688 
	`as£¹_·¿m
(
	`IS_FLASH_ADDRESS
(
Add»ss
));

690 #ifdeà
STM32F10X_XL


691 if(
Add»ss
 < 
FLASH_BANK1_END_ADDRESS
 - 2)

694 
¡©us
 = 
	`FLASH_Wa™FÜLa¡Bªk1O³¿tiÚ
(
Prog¿mTimeout
);

695 if(
¡©us
 =ð
FLASH_COMPLETE
)

699 
FLASH
->
CR
 |ð
CR_PG_S‘
;

701 *(
__IO
 
ušt16_t
*)
Add»ss
 = (ušt16_t)
D©a
;

703 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
Prog¿mTimeout
);

705 if(
¡©us
 =ð
FLASH_COMPLETE
)

709 
tmp
 = 
Add»ss
 + 2;

711 *(
__IO
 
ušt16_t
*è
tmp
 = 
D©a
 >> 16;

714 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
Prog¿mTimeout
);

717 
FLASH
->
CR
 &ð
CR_PG_Re£t
;

722 
FLASH
->
CR
 &ð
CR_PG_Re£t
;

726 if(
Add»ss
 =ð(
FLASH_BANK1_END_ADDRESS
 - 1))

729 
¡©us
 = 
	`FLASH_Wa™FÜLa¡Bªk1O³¿tiÚ
(
Prog¿mTimeout
);

731 if(
¡©us
 =ð
FLASH_COMPLETE
)

735 
FLASH
->
CR
 |ð
CR_PG_S‘
;

737 *(
__IO
 
ušt16_t
*)
Add»ss
 = (ušt16_t)
D©a
;

740 
¡©us
 = 
	`FLASH_Wa™FÜLa¡Bªk1O³¿tiÚ
(
Prog¿mTimeout
);

743 
FLASH
->
CR
 &ð
CR_PG_Re£t
;

748 
FLASH
->
CR
 &ð
CR_PG_Re£t
;

752 
¡©us
 = 
	`FLASH_Wa™FÜLa¡Bªk2O³¿tiÚ
(
Prog¿mTimeout
);

754 if(
¡©us
 =ð
FLASH_COMPLETE
)

758 
FLASH
->
CR2
 |ð
CR_PG_S‘
;

759 
tmp
 = 
Add»ss
 + 2;

761 *(
__IO
 
ušt16_t
*è
tmp
 = 
D©a
 >> 16;

764 
¡©us
 = 
	`FLASH_Wa™FÜLa¡Bªk2O³¿tiÚ
(
Prog¿mTimeout
);

767 
FLASH
->
CR2
 &ð
CR_PG_Re£t
;

772 
FLASH
->
CR2
 &ð
CR_PG_Re£t
;

778 
¡©us
 = 
	`FLASH_Wa™FÜLa¡Bªk2O³¿tiÚ
(
Prog¿mTimeout
);

780 if(
¡©us
 =ð
FLASH_COMPLETE
)

784 
FLASH
->
CR2
 |ð
CR_PG_S‘
;

786 *(
__IO
 
ušt16_t
*)
Add»ss
 = (ušt16_t)
D©a
;

788 
¡©us
 = 
	`FLASH_Wa™FÜLa¡Bªk2O³¿tiÚ
(
Prog¿mTimeout
);

790 if(
¡©us
 =ð
FLASH_COMPLETE
)

794 
tmp
 = 
Add»ss
 + 2;

796 *(
__IO
 
ušt16_t
*è
tmp
 = 
D©a
 >> 16;

799 
¡©us
 = 
	`FLASH_Wa™FÜLa¡Bªk2O³¿tiÚ
(
Prog¿mTimeout
);

802 
FLASH
->
CR2
 &ð
CR_PG_Re£t
;

807 
FLASH
->
CR2
 &ð
CR_PG_Re£t
;

813 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
Prog¿mTimeout
);

815 if(
¡©us
 =ð
FLASH_COMPLETE
)

819 
FLASH
->
CR
 |ð
CR_PG_S‘
;

821 *(
__IO
 
ušt16_t
*)
Add»ss
 = (ušt16_t)
D©a
;

823 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
Prog¿mTimeout
);

825 if(
¡©us
 =ð
FLASH_COMPLETE
)

829 
tmp
 = 
Add»ss
 + 2;

831 *(
__IO
 
ušt16_t
*è
tmp
 = 
D©a
 >> 16;

834 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
Prog¿mTimeout
);

837 
FLASH
->
CR
 &ð
CR_PG_Re£t
;

842 
FLASH
->
CR
 &ð
CR_PG_Re£t
;

848  
¡©us
;

849 
	}
}

859 
FLASH_Stus
 
	$FLASH_Prog¿mH®fWÜd
(
ušt32_t
 
Add»ss
, 
ušt16_t
 
D©a
)

861 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

863 
	`as£¹_·¿m
(
	`IS_FLASH_ADDRESS
(
Add»ss
));

865 #ifdeà
STM32F10X_XL


867 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
Prog¿mTimeout
);

869 if(
Add»ss
 < 
FLASH_BANK1_END_ADDRESS
)

871 if(
¡©us
 =ð
FLASH_COMPLETE
)

874 
FLASH
->
CR
 |ð
CR_PG_S‘
;

876 *(
__IO
 
ušt16_t
*)
Add»ss
 = 
D©a
;

878 
¡©us
 = 
	`FLASH_Wa™FÜLa¡Bªk1O³¿tiÚ
(
Prog¿mTimeout
);

881 
FLASH
->
CR
 &ð
CR_PG_Re£t
;

886 if(
¡©us
 =ð
FLASH_COMPLETE
)

889 
FLASH
->
CR2
 |ð
CR_PG_S‘
;

891 *(
__IO
 
ušt16_t
*)
Add»ss
 = 
D©a
;

893 
¡©us
 = 
	`FLASH_Wa™FÜLa¡Bªk2O³¿tiÚ
(
Prog¿mTimeout
);

896 
FLASH
->
CR2
 &ð
CR_PG_Re£t
;

901 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
Prog¿mTimeout
);

903 if(
¡©us
 =ð
FLASH_COMPLETE
)

906 
FLASH
->
CR
 |ð
CR_PG_S‘
;

908 *(
__IO
 
ušt16_t
*)
Add»ss
 = 
D©a
;

910 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
Prog¿mTimeout
);

913 
FLASH
->
CR
 &ð
CR_PG_Re£t
;

918  
¡©us
;

919 
	}
}

930 
FLASH_Stus
 
	$FLASH_Prog¿mO±iÚBy‹D©a
(
ušt32_t
 
Add»ss
, 
ušt8_t
 
D©a
)

932 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

934 
	`as£¹_·¿m
(
	`IS_OB_DATA_ADDRESS
(
Add»ss
));

935 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
Prog¿mTimeout
);

937 if(
¡©us
 =ð
FLASH_COMPLETE
)

940 
FLASH
->
OPTKEYR
 = 
FLASH_KEY1
;

941 
FLASH
->
OPTKEYR
 = 
FLASH_KEY2
;

943 
FLASH
->
CR
 |ð
CR_OPTPG_S‘
;

944 *(
__IO
 
ušt16_t
*)
Add»ss
 = 
D©a
;

947 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
Prog¿mTimeout
);

948 if(
¡©us
 !ð
FLASH_TIMEOUT
)

951 
FLASH
->
CR
 &ð
CR_OPTPG_Re£t
;

955  
¡©us
;

956 
	}
}

976 
FLASH_Stus
 
	$FLASH_EÇbËWr™ePrÙeùiÚ
(
ušt32_t
 
FLASH_Pages
)

978 
ušt16_t
 
WRP0_D©a
 = 0xFFFF, 
WRP1_D©a
 = 0xFFFF, 
WRP2_D©a
 = 0xFFFF, 
WRP3_D©a
 = 0xFFFF;

980 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

983 
	`as£¹_·¿m
(
	`IS_FLASH_WRPROT_PAGE
(
FLASH_Pages
));

985 
FLASH_Pages
 = (
ušt32_t
)(~FLASH_Pages);

986 
WRP0_D©a
 = (
ušt16_t
)(
FLASH_Pages
 & 
WRP0_Mask
);

987 
WRP1_D©a
 = (
ušt16_t
)((
FLASH_Pages
 & 
WRP1_Mask
) >> 8);

988 
WRP2_D©a
 = (
ušt16_t
)((
FLASH_Pages
 & 
WRP2_Mask
) >> 16);

989 
WRP3_D©a
 = (
ušt16_t
)((
FLASH_Pages
 & 
WRP3_Mask
) >> 24);

992 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
Prog¿mTimeout
);

994 if(
¡©us
 =ð
FLASH_COMPLETE
)

997 
FLASH
->
OPTKEYR
 = 
FLASH_KEY1
;

998 
FLASH
->
OPTKEYR
 = 
FLASH_KEY2
;

999 
FLASH
->
CR
 |ð
CR_OPTPG_S‘
;

1000 if(
WRP0_D©a
 != 0xFF)

1002 
OB
->
WRP0
 = 
WRP0_D©a
;

1005 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
Prog¿mTimeout
);

1007 if((
¡©us
 =ð
FLASH_COMPLETE
è&& (
WRP1_D©a
 != 0xFF))

1009 
OB
->
WRP1
 = 
WRP1_D©a
;

1012 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
Prog¿mTimeout
);

1014 if((
¡©us
 =ð
FLASH_COMPLETE
è&& (
WRP2_D©a
 != 0xFF))

1016 
OB
->
WRP2
 = 
WRP2_D©a
;

1019 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
Prog¿mTimeout
);

1022 if((
¡©us
 =ð
FLASH_COMPLETE
)&& (
WRP3_D©a
 != 0xFF))

1024 
OB
->
WRP3
 = 
WRP3_D©a
;

1027 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
Prog¿mTimeout
);

1030 if(
¡©us
 !ð
FLASH_TIMEOUT
)

1033 
FLASH
->
CR
 &ð
CR_OPTPG_Re£t
;

1037  
¡©us
;

1038 
	}
}

1050 
FLASH_Stus
 
	$FLASH_R—dOutPrÙeùiÚ
(
FunùiÚ®S‹
 
NewS‹
)

1052 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

1054 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1055 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
E¿£Timeout
);

1056 if(
¡©us
 =ð
FLASH_COMPLETE
)

1059 
FLASH
->
OPTKEYR
 = 
FLASH_KEY1
;

1060 
FLASH
->
OPTKEYR
 = 
FLASH_KEY2
;

1061 
FLASH
->
CR
 |ð
CR_OPTER_S‘
;

1062 
FLASH
->
CR
 |ð
CR_STRT_S‘
;

1064 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
E¿£Timeout
);

1065 if(
¡©us
 =ð
FLASH_COMPLETE
)

1068 
FLASH
->
CR
 &ð
CR_OPTER_Re£t
;

1070 
FLASH
->
CR
 |ð
CR_OPTPG_S‘
;

1071 if(
NewS‹
 !ð
DISABLE
)

1073 
OB
->
RDP
 = 0x00;

1077 
OB
->
RDP
 = 
RDP_Key
;

1080 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
E¿£Timeout
);

1082 if(
¡©us
 !ð
FLASH_TIMEOUT
)

1085 
FLASH
->
CR
 &ð
CR_OPTPG_Re£t
;

1090 if(
¡©us
 !ð
FLASH_TIMEOUT
)

1093 
FLASH
->
CR
 &ð
CR_OPTER_Re£t
;

1098  
¡©us
;

1099 
	}
}

1119 
FLASH_Stus
 
	$FLASH_U£rO±iÚBy‹CÚfig
(
ušt16_t
 
OB_IWDG
, ušt16_ˆ
OB_STOP
, ušt16_ˆ
OB_STDBY
)

1121 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

1124 
	`as£¹_·¿m
(
	`IS_OB_IWDG_SOURCE
(
OB_IWDG
));

1125 
	`as£¹_·¿m
(
	`IS_OB_STOP_SOURCE
(
OB_STOP
));

1126 
	`as£¹_·¿m
(
	`IS_OB_STDBY_SOURCE
(
OB_STDBY
));

1129 
FLASH
->
OPTKEYR
 = 
FLASH_KEY1
;

1130 
FLASH
->
OPTKEYR
 = 
FLASH_KEY2
;

1133 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
Prog¿mTimeout
);

1135 if(
¡©us
 =ð
FLASH_COMPLETE
)

1138 
FLASH
->
CR
 |ð
CR_OPTPG_S‘
;

1140 
OB
->
USER
 = 
OB_IWDG
 | (
ušt16_t
)(
OB_STOP
 | (ušt16_t)(
OB_STDBY
 | ((uint16_t)0xF8)));

1143 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
Prog¿mTimeout
);

1144 if(
¡©us
 !ð
FLASH_TIMEOUT
)

1147 
FLASH
->
CR
 &ð
CR_OPTPG_Re£t
;

1151  
¡©us
;

1152 
	}
}

1154 #ifdeà
STM32F10X_XL


1173 
FLASH_Stus
 
	$FLASH_BoÙCÚfig
(
ušt16_t
 
FLASH_BOOT
)

1175 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

1176 
	`as£¹_·¿m
(
	`IS_FLASH_BOOT
(
FLASH_BOOT
));

1178 
FLASH
->
OPTKEYR
 = 
FLASH_KEY1
;

1179 
FLASH
->
OPTKEYR
 = 
FLASH_KEY2
;

1182 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
Prog¿mTimeout
);

1184 if(
¡©us
 =ð
FLASH_COMPLETE
)

1187 
FLASH
->
CR
 |ð
CR_OPTPG_S‘
;

1189 if(
FLASH_BOOT
 =ð
FLASH_BOOT_Bªk1
)

1191 
OB
->
USER
 |ð
OB_USER_BFB2
;

1195 
OB
->
USER
 &ð(
ušt16_t
)(~(ušt16_t)(
OB_USER_BFB2
));

1198 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
Prog¿mTimeout
);

1199 if(
¡©us
 !ð
FLASH_TIMEOUT
)

1202 
FLASH
->
CR
 &ð
CR_OPTPG_Re£t
;

1206  
¡©us
;

1207 
	}
}

1217 
ušt32_t
 
	$FLASH_G‘U£rO±iÚBy‹
()

1220  (
ušt32_t
)(
FLASH
->
OBR
 >> 2);

1221 
	}
}

1229 
ušt32_t
 
	$FLASH_G‘Wr™ePrÙeùiÚO±iÚBy‹
()

1232  (
ušt32_t
)(
FLASH
->
WRPR
);

1233 
	}
}

1241 
FÏgStus
 
	$FLASH_G‘R—dOutPrÙeùiÚStus
()

1243 
FÏgStus
 
»adout¡©us
 = 
RESET
;

1244 ià((
FLASH
->
OBR
 & 
RDPRT_Mask
è!ð(
ušt32_t
)
RESET
)

1246 
»adout¡©us
 = 
SET
;

1250 
»adout¡©us
 = 
RESET
;

1252  
»adout¡©us
;

1253 
	}
}

1261 
FÏgStus
 
	$FLASH_G‘P»ãtchBufãrStus
()

1263 
FÏgStus
 
b™¡©us
 = 
RESET
;

1265 ià((
FLASH
->
ACR
 & 
ACR_PRFTBS_Mask
è!ð(
ušt32_t
)
RESET
)

1267 
b™¡©us
 = 
SET
;

1271 
b™¡©us
 = 
RESET
;

1274  
b™¡©us
;

1275 
	}
}

1291 
	$FLASH_ITCÚfig
(
ušt32_t
 
FLASH_IT
, 
FunùiÚ®S‹
 
NewS‹
)

1293 #ifdeà
STM32F10X_XL


1295 
	`as£¹_·¿m
(
	`IS_FLASH_IT
(
FLASH_IT
));

1296 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1298 if((
FLASH_IT
 & 0x80000000) != 0x0)

1300 if(
NewS‹
 !ð
DISABLE
)

1303 
FLASH
->
CR2
 |ð(
FLASH_IT
 & 0x7FFFFFFF);

1308 
FLASH
->
CR2
 &ð~(
ušt32_t
)(
FLASH_IT
 & 0x7FFFFFFF);

1313 if(
NewS‹
 !ð
DISABLE
)

1316 
FLASH
->
CR
 |ð
FLASH_IT
;

1321 
FLASH
->
CR
 &ð~(
ušt32_t
)
FLASH_IT
;

1326 
	`as£¹_·¿m
(
	`IS_FLASH_IT
(
FLASH_IT
));

1327 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1329 if(
NewS‹
 !ð
DISABLE
)

1332 
FLASH
->
CR
 |ð
FLASH_IT
;

1337 
FLASH
->
CR
 &ð~(
ušt32_t
)
FLASH_IT
;

1340 
	}
}

1358 
FÏgStus
 
	$FLASH_G‘FÏgStus
(
ušt32_t
 
FLASH_FLAG
)

1360 
FÏgStus
 
b™¡©us
 = 
RESET
;

1362 #ifdeà
STM32F10X_XL


1364 
	`as£¹_·¿m
(
	`IS_FLASH_GET_FLAG
(
FLASH_FLAG
)) ;

1365 if(
FLASH_FLAG
 =ð
FLASH_FLAG_OPTERR
)

1367 if((
FLASH
->
OBR
 & 
FLASH_FLAG_OPTERR
è!ð(
ušt32_t
)
RESET
)

1369 
b™¡©us
 = 
SET
;

1373 
b™¡©us
 = 
RESET
;

1378 if((
FLASH_FLAG
 & 0x80000000) != 0x0)

1380 if((
FLASH
->
SR2
 & 
FLASH_FLAG
è!ð(
ušt32_t
)
RESET
)

1382 
b™¡©us
 = 
SET
;

1386 
b™¡©us
 = 
RESET
;

1391 if((
FLASH
->
SR
 & 
FLASH_FLAG
è!ð(
ušt32_t
)
RESET
)

1393 
b™¡©us
 = 
SET
;

1397 
b™¡©us
 = 
RESET
;

1403 
	`as£¹_·¿m
(
	`IS_FLASH_GET_FLAG
(
FLASH_FLAG
)) ;

1404 if(
FLASH_FLAG
 =ð
FLASH_FLAG_OPTERR
)

1406 if((
FLASH
->
OBR
 & 
FLASH_FLAG_OPTERR
è!ð(
ušt32_t
)
RESET
)

1408 
b™¡©us
 = 
SET
;

1412 
b™¡©us
 = 
RESET
;

1417 if((
FLASH
->
SR
 & 
FLASH_FLAG
è!ð(
ušt32_t
)
RESET
)

1419 
b™¡©us
 = 
SET
;

1423 
b™¡©us
 = 
RESET
;

1429  
b™¡©us
;

1430 
	}
}

1444 
	$FLASH_CË¬FÏg
(
ušt32_t
 
FLASH_FLAG
)

1446 #ifdeà
STM32F10X_XL


1448 
	`as£¹_·¿m
(
	`IS_FLASH_CLEAR_FLAG
(
FLASH_FLAG
)) ;

1450 if((
FLASH_FLAG
 & 0x80000000) != 0x0)

1453 
FLASH
->
SR2
 = 
FLASH_FLAG
;

1458 
FLASH
->
SR
 = 
FLASH_FLAG
;

1463 
	`as£¹_·¿m
(
	`IS_FLASH_CLEAR_FLAG
(
FLASH_FLAG
)) ;

1466 
FLASH
->
SR
 = 
FLASH_FLAG
;

1468 
	}
}

1478 
FLASH_Stus
 
	$FLASH_G‘Stus
()

1480 
FLASH_Stus
 
æash¡©us
 = 
FLASH_COMPLETE
;

1482 if((
FLASH
->
SR
 & 
FLASH_FLAG_BSY
) == FLASH_FLAG_BSY)

1484 
æash¡©us
 = 
FLASH_BUSY
;

1488 if((
FLASH
->
SR
 & 
FLASH_FLAG_PGERR
) != 0)

1490 
æash¡©us
 = 
FLASH_ERROR_PG
;

1494 if((
FLASH
->
SR
 & 
FLASH_FLAG_WRPRTERR
) != 0 )

1496 
æash¡©us
 = 
FLASH_ERROR_WRP
;

1500 
æash¡©us
 = 
FLASH_COMPLETE
;

1505  
æash¡©us
;

1506 
	}
}

1516 
FLASH_Stus
 
	$FLASH_G‘Bªk1Stus
()

1518 
FLASH_Stus
 
æash¡©us
 = 
FLASH_COMPLETE
;

1520 if((
FLASH
->
SR
 & 
FLASH_FLAG_BANK1_BSY
è=ð
FLASH_FLAG_BSY
)

1522 
æash¡©us
 = 
FLASH_BUSY
;

1526 if((
FLASH
->
SR
 & 
FLASH_FLAG_BANK1_PGERR
) != 0)

1528 
æash¡©us
 = 
FLASH_ERROR_PG
;

1532 if((
FLASH
->
SR
 & 
FLASH_FLAG_BANK1_WRPRTERR
) != 0 )

1534 
æash¡©us
 = 
FLASH_ERROR_WRP
;

1538 
æash¡©us
 = 
FLASH_COMPLETE
;

1543  
æash¡©us
;

1544 
	}
}

1546 #ifdeà
STM32F10X_XL


1554 
FLASH_Stus
 
	$FLASH_G‘Bªk2Stus
()

1556 
FLASH_Stus
 
æash¡©us
 = 
FLASH_COMPLETE
;

1558 if((
FLASH
->
SR2
 & (
FLASH_FLAG_BANK2_BSY
 & 0x7FFFFFFF)) == (FLASH_FLAG_BANK2_BSY & 0x7FFFFFFF))

1560 
æash¡©us
 = 
FLASH_BUSY
;

1564 if((
FLASH
->
SR2
 & (
FLASH_FLAG_BANK2_PGERR
 & 0x7FFFFFFF)) != 0)

1566 
æash¡©us
 = 
FLASH_ERROR_PG
;

1570 if((
FLASH
->
SR2
 & (
FLASH_FLAG_BANK2_WRPRTERR
 & 0x7FFFFFFF)) != 0 )

1572 
æash¡©us
 = 
FLASH_ERROR_WRP
;

1576 
æash¡©us
 = 
FLASH_COMPLETE
;

1581  
æash¡©us
;

1582 
	}
}

1596 
FLASH_Stus
 
	$FLASH_Wa™FÜLa¡O³¿tiÚ
(
ušt32_t
 
Timeout
)

1598 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

1601 
¡©us
 = 
	`FLASH_G‘Bªk1Stus
();

1603 (
¡©us
 =ð
FLASH_BUSY
è&& (
Timeout
 != 0x00))

1605 
¡©us
 = 
	`FLASH_G‘Bªk1Stus
();

1606 
Timeout
--;

1608 if(
Timeout
 == 0x00 )

1610 
¡©us
 = 
FLASH_TIMEOUT
;

1613  
¡©us
;

1614 
	}
}

1624 
FLASH_Stus
 
	$FLASH_Wa™FÜLa¡Bªk1O³¿tiÚ
(
ušt32_t
 
Timeout
)

1626 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

1629 
¡©us
 = 
	`FLASH_G‘Bªk1Stus
();

1631 (
¡©us
 =ð
FLASH_FLAG_BANK1_BSY
è&& (
Timeout
 != 0x00))

1633 
¡©us
 = 
	`FLASH_G‘Bªk1Stus
();

1634 
Timeout
--;

1636 if(
Timeout
 == 0x00 )

1638 
¡©us
 = 
FLASH_TIMEOUT
;

1641  
¡©us
;

1642 
	}
}

1644 #ifdeà
STM32F10X_XL


1652 
FLASH_Stus
 
	$FLASH_Wa™FÜLa¡Bªk2O³¿tiÚ
(
ušt32_t
 
Timeout
)

1654 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

1657 
¡©us
 = 
	`FLASH_G‘Bªk2Stus
();

1659 (
¡©us
 =ð(
FLASH_FLAG_BANK2_BSY
 & 0x7FFFFFFF)è&& (
Timeout
 != 0x00))

1661 
¡©us
 = 
	`FLASH_G‘Bªk2Stus
();

1662 
Timeout
--;

1664 if(
Timeout
 == 0x00 )

1666 
¡©us
 = 
FLASH_TIMEOUT
;

1669  
¡©us
;

1670 
	}
}

	@F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\src\stm32f10x_fsmc.c

29 
	~"¡m32f10x_fsmc.h
"

30 
	~"¡m32f10x_rcc.h
"

55 
	#BCR_MBKEN_S‘
 ((
ušt32_t
)0x00000001)

	)

56 
	#BCR_MBKEN_Re£t
 ((
ušt32_t
)0x000FFFFE)

	)

57 
	#BCR_FACCEN_S‘
 ((
ušt32_t
)0x00000040)

	)

60 
	#PCR_PBKEN_S‘
 ((
ušt32_t
)0x00000004)

	)

61 
	#PCR_PBKEN_Re£t
 ((
ušt32_t
)0x000FFFFB)

	)

62 
	#PCR_ECCEN_S‘
 ((
ušt32_t
)0x00000040)

	)

63 
	#PCR_ECCEN_Re£t
 ((
ušt32_t
)0x000FFFBF)

	)

64 
	#PCR_MemÜyTy³_NAND
 ((
ušt32_t
)0x00000008)

	)

108 
	$FSMC_NORSRAMDeIn™
(
ušt32_t
 
FSMC_Bªk
)

111 
	`as£¹_·¿m
(
	`IS_FSMC_NORSRAM_BANK
(
FSMC_Bªk
));

114 if(
FSMC_Bªk
 =ð
FSMC_Bªk1_NORSRAM1
)

116 
FSMC_Bªk1
->
BTCR
[
FSMC_Bªk
] = 0x000030DB;

121 
FSMC_Bªk1
->
BTCR
[
FSMC_Bªk
] = 0x000030D2;

123 
FSMC_Bªk1
->
BTCR
[
FSMC_Bªk
 + 1] = 0x0FFFFFFF;

124 
FSMC_Bªk1E
->
BWTR
[
FSMC_Bªk
] = 0x0FFFFFFF;

125 
	}
}

135 
	$FSMC_NANDDeIn™
(
ušt32_t
 
FSMC_Bªk
)

138 
	`as£¹_·¿m
(
	`IS_FSMC_NAND_BANK
(
FSMC_Bªk
));

140 if(
FSMC_Bªk
 =ð
FSMC_Bªk2_NAND
)

143 
FSMC_Bªk2
->
PCR2
 = 0x00000018;

144 
FSMC_Bªk2
->
SR2
 = 0x00000040;

145 
FSMC_Bªk2
->
PMEM2
 = 0xFCFCFCFC;

146 
FSMC_Bªk2
->
PATT2
 = 0xFCFCFCFC;

152 
FSMC_Bªk3
->
PCR3
 = 0x00000018;

153 
FSMC_Bªk3
->
SR3
 = 0x00000040;

154 
FSMC_Bªk3
->
PMEM3
 = 0xFCFCFCFC;

155 
FSMC_Bªk3
->
PATT3
 = 0xFCFCFCFC;

157 
	}
}

164 
	$FSMC_PCCARDDeIn™
()

167 
FSMC_Bªk4
->
PCR4
 = 0x00000018;

168 
FSMC_Bªk4
->
SR4
 = 0x00000000;

169 
FSMC_Bªk4
->
PMEM4
 = 0xFCFCFCFC;

170 
FSMC_Bªk4
->
PATT4
 = 0xFCFCFCFC;

171 
FSMC_Bªk4
->
PIO4
 = 0xFCFCFCFC;

172 
	}
}

182 
	$FSMC_NORSRAMIn™
(
FSMC_NORSRAMIn™Ty³Def
* 
FSMC_NORSRAMIn™SŒuù
)

185 
	`as£¹_·¿m
(
	`IS_FSMC_NORSRAM_BANK
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Bªk
));

186 
	`as£¹_·¿m
(
	`IS_FSMC_MUX
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_D©aAdd»ssMux
));

187 
	`as£¹_·¿m
(
	`IS_FSMC_MEMORY
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_MemÜyTy³
));

188 
	`as£¹_·¿m
(
	`IS_FSMC_MEMORY_WIDTH
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_MemÜyD©aWidth
));

189 
	`as£¹_·¿m
(
	`IS_FSMC_BURSTMODE
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Bur¡AcûssMode
));

190 
	`as£¹_·¿m
(
	`IS_FSMC_ASYNWAIT
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_AsynchrÚousWa™
));

191 
	`as£¹_·¿m
(
	`IS_FSMC_WAIT_POLARITY
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wa™SigÇlPÞ¬™y
));

192 
	`as£¹_·¿m
(
	`IS_FSMC_WRAP_MODE
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_W¿pMode
));

193 
	`as£¹_·¿m
(
	`IS_FSMC_WAIT_SIGNAL_ACTIVE
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wa™SigÇlAùive
));

194 
	`as£¹_·¿m
(
	`IS_FSMC_WRITE_OPERATION
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eO³¿tiÚ
));

195 
	`as£¹_·¿m
(
	`IS_FSMC_WAITE_SIGNAL
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wa™SigÇl
));

196 
	`as£¹_·¿m
(
	`IS_FSMC_EXTENDED_MODE
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Ex‹ndedMode
));

197 
	`as£¹_·¿m
(
	`IS_FSMC_WRITE_BURST
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eBur¡
));

198 
	`as£¹_·¿m
(
	`IS_FSMC_ADDRESS_SETUP_TIME
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_Add»ssS‘upTime
));

199 
	`as£¹_·¿m
(
	`IS_FSMC_ADDRESS_HOLD_TIME
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_Add»ssHÞdTime
));

200 
	`as£¹_·¿m
(
	`IS_FSMC_DATASETUP_TIME
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_D©aS‘upTime
));

201 
	`as£¹_·¿m
(
	`IS_FSMC_TURNAROUND_TIME
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_BusTuºAroundDu¿tiÚ
));

202 
	`as£¹_·¿m
(
	`IS_FSMC_CLK_DIV
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_CLKDivisiÚ
));

203 
	`as£¹_·¿m
(
	`IS_FSMC_DATA_LATENCY
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_D©aL©’cy
));

204 
	`as£¹_·¿m
(
	`IS_FSMC_ACCESS_MODE
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_AcûssMode
));

207 
FSMC_Bªk1
->
BTCR
[
FSMC_NORSRAMIn™SŒuù
->
FSMC_Bªk
] =

208 (
ušt32_t
)
FSMC_NORSRAMIn™SŒuù
->
FSMC_D©aAdd»ssMux
 |

209 
FSMC_NORSRAMIn™SŒuù
->
FSMC_MemÜyTy³
 |

210 
FSMC_NORSRAMIn™SŒuù
->
FSMC_MemÜyD©aWidth
 |

211 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Bur¡AcûssMode
 |

212 
FSMC_NORSRAMIn™SŒuù
->
FSMC_AsynchrÚousWa™
 |

213 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wa™SigÇlPÞ¬™y
 |

214 
FSMC_NORSRAMIn™SŒuù
->
FSMC_W¿pMode
 |

215 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wa™SigÇlAùive
 |

216 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eO³¿tiÚ
 |

217 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wa™SigÇl
 |

218 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Ex‹ndedMode
 |

219 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eBur¡
;

221 if(
FSMC_NORSRAMIn™SŒuù
->
FSMC_MemÜyTy³
 =ð
FSMC_MemÜyTy³_NOR
)

223 
FSMC_Bªk1
->
BTCR
[
FSMC_NORSRAMIn™SŒuù
->
FSMC_Bªk
] |ð(
ušt32_t
)
BCR_FACCEN_S‘
;

227 
FSMC_Bªk1
->
BTCR
[
FSMC_NORSRAMIn™SŒuù
->
FSMC_Bªk
+1] =

228 (
ušt32_t
)
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_Add»ssS‘upTime
 |

229 (
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_Add»ssHÞdTime
 << 4) |

230 (
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_D©aS‘upTime
 << 8) |

231 (
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_BusTuºAroundDu¿tiÚ
 << 16) |

232 (
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_CLKDivisiÚ
 << 20) |

233 (
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_D©aL©’cy
 << 24) |

234 
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_AcûssMode
;

238 if(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Ex‹ndedMode
 =ð
FSMC_Ex‹ndedMode_EÇbË
)

240 
	`as£¹_·¿m
(
	`IS_FSMC_ADDRESS_SETUP_TIME
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_Add»ssS‘upTime
));

241 
	`as£¹_·¿m
(
	`IS_FSMC_ADDRESS_HOLD_TIME
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_Add»ssHÞdTime
));

242 
	`as£¹_·¿m
(
	`IS_FSMC_DATASETUP_TIME
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_D©aS‘upTime
));

243 
	`as£¹_·¿m
(
	`IS_FSMC_CLK_DIV
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_CLKDivisiÚ
));

244 
	`as£¹_·¿m
(
	`IS_FSMC_DATA_LATENCY
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_D©aL©’cy
));

245 
	`as£¹_·¿m
(
	`IS_FSMC_ACCESS_MODE
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_AcûssMode
));

246 
FSMC_Bªk1E
->
BWTR
[
FSMC_NORSRAMIn™SŒuù
->
FSMC_Bªk
] =

247 (
ušt32_t
)
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_Add»ssS‘upTime
 |

248 (
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_Add»ssHÞdTime
 << 4 )|

249 (
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_D©aS‘upTime
 << 8) |

250 (
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_CLKDivisiÚ
 << 20) |

251 (
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_D©aL©’cy
 << 24) |

252 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_AcûssMode
;

256 
FSMC_Bªk1E
->
BWTR
[
FSMC_NORSRAMIn™SŒuù
->
FSMC_Bªk
] = 0x0FFFFFFF;

258 
	}
}

268 
	$FSMC_NANDIn™
(
FSMC_NANDIn™Ty³Def
* 
FSMC_NANDIn™SŒuù
)

270 
ušt32_t
 
tmµü
 = 0x00000000, 
tmµmem
 = 0x00000000, 
tmµ©t
 = 0x00000000;

273 
	`as£¹_·¿m
Ð
	`IS_FSMC_NAND_BANK
(
FSMC_NANDIn™SŒuù
->
FSMC_Bªk
));

274 
	`as£¹_·¿m
Ð
	`IS_FSMC_WAIT_FEATURE
(
FSMC_NANDIn™SŒuù
->
FSMC_Wa™ã©u»
));

275 
	`as£¹_·¿m
Ð
	`IS_FSMC_MEMORY_WIDTH
(
FSMC_NANDIn™SŒuù
->
FSMC_MemÜyD©aWidth
));

276 
	`as£¹_·¿m
Ð
	`IS_FSMC_ECC_STATE
(
FSMC_NANDIn™SŒuù
->
FSMC_ECC
));

277 
	`as£¹_·¿m
Ð
	`IS_FSMC_ECCPAGE_SIZE
(
FSMC_NANDIn™SŒuù
->
FSMC_ECCPageSize
));

278 
	`as£¹_·¿m
Ð
	`IS_FSMC_TCLR_TIME
(
FSMC_NANDIn™SŒuù
->
FSMC_TCLRS‘upTime
));

279 
	`as£¹_·¿m
Ð
	`IS_FSMC_TAR_TIME
(
FSMC_NANDIn™SŒuù
->
FSMC_TARS‘upTime
));

280 
	`as£¹_·¿m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_NANDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_S‘upTime
));

281 
	`as£¹_·¿m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_NANDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
));

282 
	`as£¹_·¿m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_NANDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_HÞdS‘upTime
));

283 
	`as£¹_·¿m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_NANDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
));

284 
	`as£¹_·¿m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_NANDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_S‘upTime
));

285 
	`as£¹_·¿m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_NANDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
));

286 
	`as£¹_·¿m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_NANDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_HÞdS‘upTime
));

287 
	`as£¹_·¿m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_NANDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
));

290 
tmµü
 = (
ušt32_t
)
FSMC_NANDIn™SŒuù
->
FSMC_Wa™ã©u»
 |

291 
PCR_MemÜyTy³_NAND
 |

292 
FSMC_NANDIn™SŒuù
->
FSMC_MemÜyD©aWidth
 |

293 
FSMC_NANDIn™SŒuù
->
FSMC_ECC
 |

294 
FSMC_NANDIn™SŒuù
->
FSMC_ECCPageSize
 |

295 (
FSMC_NANDIn™SŒuù
->
FSMC_TCLRS‘upTime
 << 9 )|

296 (
FSMC_NANDIn™SŒuù
->
FSMC_TARS‘upTime
 << 13);

299 
tmµmem
 = (
ušt32_t
)
FSMC_NANDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_S‘upTime
 |

300 (
FSMC_NANDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
 << 8) |

301 (
FSMC_NANDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_HÞdS‘upTime
 << 16)|

302 (
FSMC_NANDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
 << 24);

305 
tmµ©t
 = (
ušt32_t
)
FSMC_NANDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_S‘upTime
 |

306 (
FSMC_NANDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
 << 8) |

307 (
FSMC_NANDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_HÞdS‘upTime
 << 16)|

308 (
FSMC_NANDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
 << 24);

310 if(
FSMC_NANDIn™SŒuù
->
FSMC_Bªk
 =ð
FSMC_Bªk2_NAND
)

313 
FSMC_Bªk2
->
PCR2
 = 
tmµü
;

314 
FSMC_Bªk2
->
PMEM2
 = 
tmµmem
;

315 
FSMC_Bªk2
->
PATT2
 = 
tmµ©t
;

320 
FSMC_Bªk3
->
PCR3
 = 
tmµü
;

321 
FSMC_Bªk3
->
PMEM3
 = 
tmµmem
;

322 
FSMC_Bªk3
->
PATT3
 = 
tmµ©t
;

324 
	}
}

334 
	$FSMC_PCCARDIn™
(
FSMC_PCCARDIn™Ty³Def
* 
FSMC_PCCARDIn™SŒuù
)

337 
	`as£¹_·¿m
(
	`IS_FSMC_WAIT_FEATURE
(
FSMC_PCCARDIn™SŒuù
->
FSMC_Wa™ã©u»
));

338 
	`as£¹_·¿m
(
	`IS_FSMC_TCLR_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_TCLRS‘upTime
));

339 
	`as£¹_·¿m
(
	`IS_FSMC_TAR_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_TARS‘upTime
));

341 
	`as£¹_·¿m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_S‘upTime
));

342 
	`as£¹_·¿m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
));

343 
	`as£¹_·¿m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_HÞdS‘upTime
));

344 
	`as£¹_·¿m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
));

346 
	`as£¹_·¿m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_S‘upTime
));

347 
	`as£¹_·¿m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
));

348 
	`as£¹_·¿m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_HÞdS‘upTime
));

349 
	`as£¹_·¿m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
));

350 
	`as£¹_·¿m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_IOS·ûTimšgSŒuù
->
FSMC_S‘upTime
));

351 
	`as£¹_·¿m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_IOS·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
));

352 
	`as£¹_·¿m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_IOS·ûTimšgSŒuù
->
FSMC_HÞdS‘upTime
));

353 
	`as£¹_·¿m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_IOS·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
));

356 
FSMC_Bªk4
->
PCR4
 = (
ušt32_t
)
FSMC_PCCARDIn™SŒuù
->
FSMC_Wa™ã©u»
 |

357 
FSMC_MemÜyD©aWidth_16b
 |

358 (
FSMC_PCCARDIn™SŒuù
->
FSMC_TCLRS‘upTime
 << 9) |

359 (
FSMC_PCCARDIn™SŒuù
->
FSMC_TARS‘upTime
 << 13);

362 
FSMC_Bªk4
->
PMEM4
 = (
ušt32_t
)
FSMC_PCCARDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_S‘upTime
 |

363 (
FSMC_PCCARDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
 << 8) |

364 (
FSMC_PCCARDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_HÞdS‘upTime
 << 16)|

365 (
FSMC_PCCARDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
 << 24);

368 
FSMC_Bªk4
->
PATT4
 = (
ušt32_t
)
FSMC_PCCARDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_S‘upTime
 |

369 (
FSMC_PCCARDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
 << 8) |

370 (
FSMC_PCCARDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_HÞdS‘upTime
 << 16)|

371 (
FSMC_PCCARDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
 << 24);

374 
FSMC_Bªk4
->
PIO4
 = (
ušt32_t
)
FSMC_PCCARDIn™SŒuù
->
FSMC_IOS·ûTimšgSŒuù
->
FSMC_S‘upTime
 |

375 (
FSMC_PCCARDIn™SŒuù
->
FSMC_IOS·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
 << 8) |

376 (
FSMC_PCCARDIn™SŒuù
->
FSMC_IOS·ûTimšgSŒuù
->
FSMC_HÞdS‘upTime
 << 16)|

377 (
FSMC_PCCARDIn™SŒuù
->
FSMC_IOS·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
 << 24);

378 
	}
}

386 
	$FSMC_NORSRAMSŒuùIn™
(
FSMC_NORSRAMIn™Ty³Def
* 
FSMC_NORSRAMIn™SŒuù
)

389 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Bªk
 = 
FSMC_Bªk1_NORSRAM1
;

390 
FSMC_NORSRAMIn™SŒuù
->
FSMC_D©aAdd»ssMux
 = 
FSMC_D©aAdd»ssMux_EÇbË
;

391 
FSMC_NORSRAMIn™SŒuù
->
FSMC_MemÜyTy³
 = 
FSMC_MemÜyTy³_SRAM
;

392 
FSMC_NORSRAMIn™SŒuù
->
FSMC_MemÜyD©aWidth
 = 
FSMC_MemÜyD©aWidth_8b
;

393 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Bur¡AcûssMode
 = 
FSMC_Bur¡AcûssMode_Di§bË
;

394 
FSMC_NORSRAMIn™SŒuù
->
FSMC_AsynchrÚousWa™
 = 
FSMC_AsynchrÚousWa™_Di§bË
;

395 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wa™SigÇlPÞ¬™y
 = 
FSMC_Wa™SigÇlPÞ¬™y_Low
;

396 
FSMC_NORSRAMIn™SŒuù
->
FSMC_W¿pMode
 = 
FSMC_W¿pMode_Di§bË
;

397 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wa™SigÇlAùive
 = 
FSMC_Wa™SigÇlAùive_BefÜeWa™S‹
;

398 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eO³¿tiÚ
 = 
FSMC_Wr™eO³¿tiÚ_EÇbË
;

399 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wa™SigÇl
 = 
FSMC_Wa™SigÇl_EÇbË
;

400 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Ex‹ndedMode
 = 
FSMC_Ex‹ndedMode_Di§bË
;

401 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eBur¡
 = 
FSMC_Wr™eBur¡_Di§bË
;

402 
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_Add»ssS‘upTime
 = 0xF;

403 
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_Add»ssHÞdTime
 = 0xF;

404 
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_D©aS‘upTime
 = 0xFF;

405 
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_BusTuºAroundDu¿tiÚ
 = 0xF;

406 
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_CLKDivisiÚ
 = 0xF;

407 
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_D©aL©’cy
 = 0xF;

408 
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_AcûssMode
 = 
FSMC_AcûssMode_A
;

409 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_Add»ssS‘upTime
 = 0xF;

410 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_Add»ssHÞdTime
 = 0xF;

411 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_D©aS‘upTime
 = 0xFF;

412 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_BusTuºAroundDu¿tiÚ
 = 0xF;

413 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_CLKDivisiÚ
 = 0xF;

414 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_D©aL©’cy
 = 0xF;

415 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_AcûssMode
 = 
FSMC_AcûssMode_A
;

416 
	}
}

424 
	$FSMC_NANDSŒuùIn™
(
FSMC_NANDIn™Ty³Def
* 
FSMC_NANDIn™SŒuù
)

427 
FSMC_NANDIn™SŒuù
->
FSMC_Bªk
 = 
FSMC_Bªk2_NAND
;

428 
FSMC_NANDIn™SŒuù
->
FSMC_Wa™ã©u»
 = 
FSMC_Wa™ã©u»_Di§bË
;

429 
FSMC_NANDIn™SŒuù
->
FSMC_MemÜyD©aWidth
 = 
FSMC_MemÜyD©aWidth_8b
;

430 
FSMC_NANDIn™SŒuù
->
FSMC_ECC
 = 
FSMC_ECC_Di§bË
;

431 
FSMC_NANDIn™SŒuù
->
FSMC_ECCPageSize
 = 
FSMC_ECCPageSize_256By‹s
;

432 
FSMC_NANDIn™SŒuù
->
FSMC_TCLRS‘upTime
 = 0x0;

433 
FSMC_NANDIn™SŒuù
->
FSMC_TARS‘upTime
 = 0x0;

434 
FSMC_NANDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_S‘upTime
 = 0xFC;

435 
FSMC_NANDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
 = 0xFC;

436 
FSMC_NANDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_HÞdS‘upTime
 = 0xFC;

437 
FSMC_NANDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
 = 0xFC;

438 
FSMC_NANDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_S‘upTime
 = 0xFC;

439 
FSMC_NANDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
 = 0xFC;

440 
FSMC_NANDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_HÞdS‘upTime
 = 0xFC;

441 
FSMC_NANDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
 = 0xFC;

442 
	}
}

450 
	$FSMC_PCCARDSŒuùIn™
(
FSMC_PCCARDIn™Ty³Def
* 
FSMC_PCCARDIn™SŒuù
)

453 
FSMC_PCCARDIn™SŒuù
->
FSMC_Wa™ã©u»
 = 
FSMC_Wa™ã©u»_Di§bË
;

454 
FSMC_PCCARDIn™SŒuù
->
FSMC_TCLRS‘upTime
 = 0x0;

455 
FSMC_PCCARDIn™SŒuù
->
FSMC_TARS‘upTime
 = 0x0;

456 
FSMC_PCCARDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_S‘upTime
 = 0xFC;

457 
FSMC_PCCARDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
 = 0xFC;

458 
FSMC_PCCARDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_HÞdS‘upTime
 = 0xFC;

459 
FSMC_PCCARDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
 = 0xFC;

460 
FSMC_PCCARDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_S‘upTime
 = 0xFC;

461 
FSMC_PCCARDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
 = 0xFC;

462 
FSMC_PCCARDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_HÞdS‘upTime
 = 0xFC;

463 
FSMC_PCCARDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
 = 0xFC;

464 
FSMC_PCCARDIn™SŒuù
->
FSMC_IOS·ûTimšgSŒuù
->
FSMC_S‘upTime
 = 0xFC;

465 
FSMC_PCCARDIn™SŒuù
->
FSMC_IOS·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
 = 0xFC;

466 
FSMC_PCCARDIn™SŒuù
->
FSMC_IOS·ûTimšgSŒuù
->
FSMC_HÞdS‘upTime
 = 0xFC;

467 
FSMC_PCCARDIn™SŒuù
->
FSMC_IOS·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
 = 0xFC;

468 
	}
}

481 
	$FSMC_NORSRAMCmd
(
ušt32_t
 
FSMC_Bªk
, 
FunùiÚ®S‹
 
NewS‹
)

483 
	`as£¹_·¿m
(
	`IS_FSMC_NORSRAM_BANK
(
FSMC_Bªk
));

484 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

486 ià(
NewS‹
 !ð
DISABLE
)

489 
FSMC_Bªk1
->
BTCR
[
FSMC_Bªk
] |ð
BCR_MBKEN_S‘
;

494 
FSMC_Bªk1
->
BTCR
[
FSMC_Bªk
] &ð
BCR_MBKEN_Re£t
;

496 
	}
}

507 
	$FSMC_NANDCmd
(
ušt32_t
 
FSMC_Bªk
, 
FunùiÚ®S‹
 
NewS‹
)

509 
	`as£¹_·¿m
(
	`IS_FSMC_NAND_BANK
(
FSMC_Bªk
));

510 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

512 ià(
NewS‹
 !ð
DISABLE
)

515 if(
FSMC_Bªk
 =ð
FSMC_Bªk2_NAND
)

517 
FSMC_Bªk2
->
PCR2
 |ð
PCR_PBKEN_S‘
;

521 
FSMC_Bªk3
->
PCR3
 |ð
PCR_PBKEN_S‘
;

527 if(
FSMC_Bªk
 =ð
FSMC_Bªk2_NAND
)

529 
FSMC_Bªk2
->
PCR2
 &ð
PCR_PBKEN_Re£t
;

533 
FSMC_Bªk3
->
PCR3
 &ð
PCR_PBKEN_Re£t
;

536 
	}
}

544 
	$FSMC_PCCARDCmd
(
FunùiÚ®S‹
 
NewS‹
)

546 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

548 ià(
NewS‹
 !ð
DISABLE
)

551 
FSMC_Bªk4
->
PCR4
 |ð
PCR_PBKEN_S‘
;

556 
FSMC_Bªk4
->
PCR4
 &ð
PCR_PBKEN_Re£t
;

558 
	}
}

570 
	$FSMC_NANDECCCmd
(
ušt32_t
 
FSMC_Bªk
, 
FunùiÚ®S‹
 
NewS‹
)

572 
	`as£¹_·¿m
(
	`IS_FSMC_NAND_BANK
(
FSMC_Bªk
));

573 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

575 ià(
NewS‹
 !ð
DISABLE
)

578 if(
FSMC_Bªk
 =ð
FSMC_Bªk2_NAND
)

580 
FSMC_Bªk2
->
PCR2
 |ð
PCR_ECCEN_S‘
;

584 
FSMC_Bªk3
->
PCR3
 |ð
PCR_ECCEN_S‘
;

590 if(
FSMC_Bªk
 =ð
FSMC_Bªk2_NAND
)

592 
FSMC_Bªk2
->
PCR2
 &ð
PCR_ECCEN_Re£t
;

596 
FSMC_Bªk3
->
PCR3
 &ð
PCR_ECCEN_Re£t
;

599 
	}
}

609 
ušt32_t
 
	$FSMC_G‘ECC
(
ušt32_t
 
FSMC_Bªk
)

611 
ušt32_t
 
eccv®
 = 0x00000000;

613 if(
FSMC_Bªk
 =ð
FSMC_Bªk2_NAND
)

616 
eccv®
 = 
FSMC_Bªk2
->
ECCR2
;

621 
eccv®
 = 
FSMC_Bªk3
->
ECCR3
;

624 (
eccv®
);

625 
	}
}

643 
	$FSMC_ITCÚfig
(
ušt32_t
 
FSMC_Bªk
, ušt32_ˆ
FSMC_IT
, 
FunùiÚ®S‹
 
NewS‹
)

645 
	`as£¹_·¿m
(
	`IS_FSMC_IT_BANK
(
FSMC_Bªk
));

646 
	`as£¹_·¿m
(
	`IS_FSMC_IT
(
FSMC_IT
));

647 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

649 ià(
NewS‹
 !ð
DISABLE
)

652 if(
FSMC_Bªk
 =ð
FSMC_Bªk2_NAND
)

654 
FSMC_Bªk2
->
SR2
 |ð
FSMC_IT
;

657 ià(
FSMC_Bªk
 =ð
FSMC_Bªk3_NAND
)

659 
FSMC_Bªk3
->
SR3
 |ð
FSMC_IT
;

664 
FSMC_Bªk4
->
SR4
 |ð
FSMC_IT
;

670 if(
FSMC_Bªk
 =ð
FSMC_Bªk2_NAND
)

673 
FSMC_Bªk2
->
SR2
 &ð(
ušt32_t
)~
FSMC_IT
;

676 ià(
FSMC_Bªk
 =ð
FSMC_Bªk3_NAND
)

678 
FSMC_Bªk3
->
SR3
 &ð(
ušt32_t
)~
FSMC_IT
;

683 
FSMC_Bªk4
->
SR4
 &ð(
ušt32_t
)~
FSMC_IT
;

686 
	}
}

703 
FÏgStus
 
	$FSMC_G‘FÏgStus
(
ušt32_t
 
FSMC_Bªk
, ušt32_ˆ
FSMC_FLAG
)

705 
FÏgStus
 
b™¡©us
 = 
RESET
;

706 
ušt32_t
 
tmp¤
 = 0x00000000;

709 
	`as£¹_·¿m
(
	`IS_FSMC_GETFLAG_BANK
(
FSMC_Bªk
));

710 
	`as£¹_·¿m
(
	`IS_FSMC_GET_FLAG
(
FSMC_FLAG
));

712 if(
FSMC_Bªk
 =ð
FSMC_Bªk2_NAND
)

714 
tmp¤
 = 
FSMC_Bªk2
->
SR2
;

716 if(
FSMC_Bªk
 =ð
FSMC_Bªk3_NAND
)

718 
tmp¤
 = 
FSMC_Bªk3
->
SR3
;

723 
tmp¤
 = 
FSMC_Bªk4
->
SR4
;

727 ià((
tmp¤
 & 
FSMC_FLAG
è!ð(
ušt16_t
)
RESET
 )

729 
b™¡©us
 = 
SET
;

733 
b™¡©us
 = 
RESET
;

736  
b™¡©us
;

737 
	}
}

753 
	$FSMC_CË¬FÏg
(
ušt32_t
 
FSMC_Bªk
, ušt32_ˆ
FSMC_FLAG
)

756 
	`as£¹_·¿m
(
	`IS_FSMC_GETFLAG_BANK
(
FSMC_Bªk
));

757 
	`as£¹_·¿m
(
	`IS_FSMC_CLEAR_FLAG
(
FSMC_FLAG
)) ;

759 if(
FSMC_Bªk
 =ð
FSMC_Bªk2_NAND
)

761 
FSMC_Bªk2
->
SR2
 &ð~
FSMC_FLAG
;

763 if(
FSMC_Bªk
 =ð
FSMC_Bªk3_NAND
)

765 
FSMC_Bªk3
->
SR3
 &ð~
FSMC_FLAG
;

770 
FSMC_Bªk4
->
SR4
 &ð~
FSMC_FLAG
;

772 
	}
}

788 
ITStus
 
	$FSMC_G‘ITStus
(
ušt32_t
 
FSMC_Bªk
, ušt32_ˆ
FSMC_IT
)

790 
ITStus
 
b™¡©us
 = 
RESET
;

791 
ušt32_t
 
tmp¤
 = 0x0, 
™¡©us
 = 0x0, 
™’abË
 = 0x0;

794 
	`as£¹_·¿m
(
	`IS_FSMC_IT_BANK
(
FSMC_Bªk
));

795 
	`as£¹_·¿m
(
	`IS_FSMC_GET_IT
(
FSMC_IT
));

797 if(
FSMC_Bªk
 =ð
FSMC_Bªk2_NAND
)

799 
tmp¤
 = 
FSMC_Bªk2
->
SR2
;

801 if(
FSMC_Bªk
 =ð
FSMC_Bªk3_NAND
)

803 
tmp¤
 = 
FSMC_Bªk3
->
SR3
;

808 
tmp¤
 = 
FSMC_Bªk4
->
SR4
;

811 
™¡©us
 = 
tmp¤
 & 
FSMC_IT
;

813 
™’abË
 = 
tmp¤
 & (
FSMC_IT
 >> 3);

814 ià((
™¡©us
 !ð(
ušt32_t
)
RESET
è&& (
™’abË
 != (uint32_t)RESET))

816 
b™¡©us
 = 
SET
;

820 
b™¡©us
 = 
RESET
;

822  
b™¡©us
;

823 
	}
}

839 
	$FSMC_CË¬ITP’dšgB™
(
ušt32_t
 
FSMC_Bªk
, ušt32_ˆ
FSMC_IT
)

842 
	`as£¹_·¿m
(
	`IS_FSMC_IT_BANK
(
FSMC_Bªk
));

843 
	`as£¹_·¿m
(
	`IS_FSMC_IT
(
FSMC_IT
));

845 if(
FSMC_Bªk
 =ð
FSMC_Bªk2_NAND
)

847 
FSMC_Bªk2
->
SR2
 &ð~(
FSMC_IT
 >> 3);

849 if(
FSMC_Bªk
 =ð
FSMC_Bªk3_NAND
)

851 
FSMC_Bªk3
->
SR3
 &ð~(
FSMC_IT
 >> 3);

856 
FSMC_Bªk4
->
SR4
 &ð~(
FSMC_IT
 >> 3);

858 
	}
}

	@F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\src\stm32f10x_gpio.c

29 
	~"¡m32f10x_gpio.h
"

30 
	~"¡m32f10x_rcc.h
"

54 
	#AFIO_OFFSET
 (
AFIO_BASE
 - 
PERIPH_BASE
)

	)

59 
	#EVCR_OFFSET
 (
AFIO_OFFSET
 + 0x00)

	)

60 
	#EVOE_B™Numb”
 ((
ušt8_t
)0x07)

	)

61 
	#EVCR_EVOE_BB
 (
PERIPH_BB_BASE
 + (
EVCR_OFFSET
 * 32è+ (
EVOE_B™Numb”
 * 4))

	)

66 
	#MAPR_OFFSET
 (
AFIO_OFFSET
 + 0x04)

	)

67 
	#MII_RMII_SEL_B™Numb”
 ((
u8
)0x17)

	)

68 
	#MAPR_MII_RMII_SEL_BB
 (
PERIPH_BB_BASE
 + (
MAPR_OFFSET
 * 32è+ (
MII_RMII_SEL_B™Numb”
 * 4))

	)

71 
	#EVCR_PORTPINCONFIG_MASK
 ((
ušt16_t
)0xFF80)

	)

72 
	#LSB_MASK
 ((
ušt16_t
)0xFFFF)

	)

73 
	#DBGAFR_POSITION_MASK
 ((
ušt32_t
)0x000F0000)

	)

74 
	#DBGAFR_SWJCFG_MASK
 ((
ušt32_t
)0xF0FFFFFF)

	)

75 
	#DBGAFR_LOCATION_MASK
 ((
ušt32_t
)0x00200000)

	)

76 
	#DBGAFR_NUMBITS_MASK
 ((
ušt32_t
)0x00100000)

	)

114 
	$GPIO_DeIn™
(
GPIO_Ty³Def
* 
GPIOx
)

117 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

119 ià(
GPIOx
 =ð
GPIOA
)

121 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_GPIOA
, 
ENABLE
);

122 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_GPIOA
, 
DISABLE
);

124 ià(
GPIOx
 =ð
GPIOB
)

126 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_GPIOB
, 
ENABLE
);

127 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_GPIOB
, 
DISABLE
);

129 ià(
GPIOx
 =ð
GPIOC
)

131 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_GPIOC
, 
ENABLE
);

132 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_GPIOC
, 
DISABLE
);

134 ià(
GPIOx
 =ð
GPIOD
)

136 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_GPIOD
, 
ENABLE
);

137 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_GPIOD
, 
DISABLE
);

139 ià(
GPIOx
 =ð
GPIOE
)

141 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_GPIOE
, 
ENABLE
);

142 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_GPIOE
, 
DISABLE
);

144 ià(
GPIOx
 =ð
GPIOF
)

146 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_GPIOF
, 
ENABLE
);

147 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_GPIOF
, 
DISABLE
);

151 ià(
GPIOx
 =ð
GPIOG
)

153 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_GPIOG
, 
ENABLE
);

154 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_GPIOG
, 
DISABLE
);

157 
	}
}

165 
	$GPIO_AFIODeIn™
()

167 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_AFIO
, 
ENABLE
);

168 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_AFIO
, 
DISABLE
);

169 
	}
}

179 
	$GPIO_In™
(
GPIO_Ty³Def
* 
GPIOx
, 
GPIO_In™Ty³Def
* 
GPIO_In™SŒuù
)

181 
ušt32_t
 
cu¼’tmode
 = 0x00, 
cu¼’š
 = 0x00, 
pšpos
 = 0x00, 
pos
 = 0x00;

182 
ušt32_t
 
tm´eg
 = 0x00, 
pšmask
 = 0x00;

184 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

185 
	`as£¹_·¿m
(
	`IS_GPIO_MODE
(
GPIO_In™SŒuù
->
GPIO_Mode
));

186 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_In™SŒuù
->
GPIO_Pš
));

189 
cu¼’tmode
 = ((
ušt32_t
)
GPIO_In™SŒuù
->
GPIO_Mode
) & ((uint32_t)0x0F);

190 ià((((
ušt32_t
)
GPIO_In™SŒuù
->
GPIO_Mode
) & ((uint32_t)0x10)) != 0x00)

193 
	`as£¹_·¿m
(
	`IS_GPIO_SPEED
(
GPIO_In™SŒuù
->
GPIO_S³ed
));

195 
cu¼’tmode
 |ð(
ušt32_t
)
GPIO_In™SŒuù
->
GPIO_S³ed
;

199 ià(((
ušt32_t
)
GPIO_In™SŒuù
->
GPIO_Pš
 & ((uint32_t)0x00FF)) != 0x00)

201 
tm´eg
 = 
GPIOx
->
CRL
;

202 
pšpos
 = 0x00;…inpos < 0x08;…inpos++)

204 
pos
 = ((
ušt32_t
)0x01è<< 
pšpos
;

206 
cu¼’š
 = (
GPIO_In™SŒuù
->
GPIO_Pš
è& 
pos
;

207 ià(
cu¼’š
 =ð
pos
)

209 
pos
 = 
pšpos
 << 2;

211 
pšmask
 = ((
ušt32_t
)0x0Fè<< 
pos
;

212 
tm´eg
 &ð~
pšmask
;

214 
tm´eg
 |ð(
cu¼’tmode
 << 
pos
);

216 ià(
GPIO_In™SŒuù
->
GPIO_Mode
 =ð
GPIO_Mode_IPD
)

218 
GPIOx
->
BRR
 = (((
ušt32_t
)0x01è<< 
pšpos
);

223 ià(
GPIO_In™SŒuù
->
GPIO_Mode
 =ð
GPIO_Mode_IPU
)

225 
GPIOx
->
BSRR
 = (((
ušt32_t
)0x01è<< 
pšpos
);

230 
GPIOx
->
CRL
 = 
tm´eg
;

234 ià(
GPIO_In™SŒuù
->
GPIO_Pš
 > 0x00FF)

236 
tm´eg
 = 
GPIOx
->
CRH
;

237 
pšpos
 = 0x00;…inpos < 0x08;…inpos++)

239 
pos
 = (((
ušt32_t
)0x01è<< (
pšpos
 + 0x08));

241 
cu¼’š
 = ((
GPIO_In™SŒuù
->
GPIO_Pš
è& 
pos
);

242 ià(
cu¼’š
 =ð
pos
)

244 
pos
 = 
pšpos
 << 2;

246 
pšmask
 = ((
ušt32_t
)0x0Fè<< 
pos
;

247 
tm´eg
 &ð~
pšmask
;

249 
tm´eg
 |ð(
cu¼’tmode
 << 
pos
);

251 ià(
GPIO_In™SŒuù
->
GPIO_Mode
 =ð
GPIO_Mode_IPD
)

253 
GPIOx
->
BRR
 = (((
ušt32_t
)0x01è<< (
pšpos
 + 0x08));

256 ià(
GPIO_In™SŒuù
->
GPIO_Mode
 =ð
GPIO_Mode_IPU
)

258 
GPIOx
->
BSRR
 = (((
ušt32_t
)0x01è<< (
pšpos
 + 0x08));

262 
GPIOx
->
CRH
 = 
tm´eg
;

264 
	}
}

272 
	$GPIO_SŒuùIn™
(
GPIO_In™Ty³Def
* 
GPIO_In™SŒuù
)

275 
GPIO_In™SŒuù
->
GPIO_Pš
 = 
GPIO_Pš_AÎ
;

276 
GPIO_In™SŒuù
->
GPIO_S³ed
 = 
GPIO_S³ed_2MHz
;

277 
GPIO_In™SŒuù
->
GPIO_Mode
 = 
GPIO_Mode_IN_FLOATING
;

278 
	}
}

287 
ušt8_t
 
	$GPIO_R—dIÅutD©aB™
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
)

289 
ušt8_t
 
b™¡©us
 = 0x00;

292 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

293 
	`as£¹_·¿m
(
	`IS_GET_GPIO_PIN
(
GPIO_Pš
));

295 ià((
GPIOx
->
IDR
 & 
GPIO_Pš
è!ð(
ušt32_t
)
B™_RESET
)

297 
b™¡©us
 = (
ušt8_t
)
B™_SET
;

301 
b™¡©us
 = (
ušt8_t
)
B™_RESET
;

303  
b™¡©us
;

304 
	}
}

311 
ušt16_t
 
	$GPIO_R—dIÅutD©a
(
GPIO_Ty³Def
* 
GPIOx
)

314 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

316  ((
ušt16_t
)
GPIOx
->
IDR
);

317 
	}
}

326 
ušt8_t
 
	$GPIO_R—dOuutD©aB™
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
)

328 
ušt8_t
 
b™¡©us
 = 0x00;

330 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

331 
	`as£¹_·¿m
(
	`IS_GET_GPIO_PIN
(
GPIO_Pš
));

333 ià((
GPIOx
->
ODR
 & 
GPIO_Pš
è!ð(
ušt32_t
)
B™_RESET
)

335 
b™¡©us
 = (
ušt8_t
)
B™_SET
;

339 
b™¡©us
 = (
ušt8_t
)
B™_RESET
;

341  
b™¡©us
;

342 
	}
}

349 
ušt16_t
 
	$GPIO_R—dOuutD©a
(
GPIO_Ty³Def
* 
GPIOx
)

352 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

354  ((
ušt16_t
)
GPIOx
->
ODR
);

355 
	}
}

364 
	$GPIO_S‘B™s
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
)

367 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

368 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_Pš
));

370 
GPIOx
->
BSRR
 = 
GPIO_Pš
;

371 
	}
}

380 
	$GPIO_Re£tB™s
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
)

383 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

384 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_Pš
));

386 
GPIOx
->
BRR
 = 
GPIO_Pš
;

387 
	}
}

400 
	$GPIO_Wr™eB™
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
, 
B™AùiÚ
 
B™V®
)

403 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

404 
	`as£¹_·¿m
(
	`IS_GET_GPIO_PIN
(
GPIO_Pš
));

405 
	`as£¹_·¿m
(
	`IS_GPIO_BIT_ACTION
(
B™V®
));

407 ià(
B™V®
 !ð
B™_RESET
)

409 
GPIOx
->
BSRR
 = 
GPIO_Pš
;

413 
GPIOx
->
BRR
 = 
GPIO_Pš
;

415 
	}
}

423 
	$GPIO_Wr™e
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
PÜtV®
)

426 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

428 
GPIOx
->
ODR
 = 
PÜtV®
;

429 
	}
}

438 
	$GPIO_PšLockCÚfig
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
)

440 
ušt32_t
 
tmp
 = 0x00010000;

443 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

444 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_Pš
));

446 
tmp
 |ð
GPIO_Pš
;

448 
GPIOx
->
LCKR
 = 
tmp
;

450 
GPIOx
->
LCKR
 = 
GPIO_Pš
;

452 
GPIOx
->
LCKR
 = 
tmp
;

454 
tmp
 = 
GPIOx
->
LCKR
;

456 
tmp
 = 
GPIOx
->
LCKR
;

457 
	}
}

468 
	$GPIO_Ev’tOuutCÚfig
(
ušt8_t
 
GPIO_PÜtSourû
, ušt8_ˆ
GPIO_PšSourû
)

470 
ušt32_t
 
tm´eg
 = 0x00;

472 
	`as£¹_·¿m
(
	`IS_GPIO_EVENTOUT_PORT_SOURCE
(
GPIO_PÜtSourû
));

473 
	`as£¹_·¿m
(
	`IS_GPIO_PIN_SOURCE
(
GPIO_PšSourû
));

475 
tm´eg
 = 
AFIO
->
EVCR
;

477 
tm´eg
 &ð
EVCR_PORTPINCONFIG_MASK
;

478 
tm´eg
 |ð(
ušt32_t
)
GPIO_PÜtSourû
 << 0x04;

479 
tm´eg
 |ð
GPIO_PšSourû
;

480 
AFIO
->
EVCR
 = 
tm´eg
;

481 
	}
}

489 
	$GPIO_Ev’tOuutCmd
(
FunùiÚ®S‹
 
NewS‹
)

492 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

494 *(
__IO
 
ušt32_t
 *è
EVCR_EVOE_BB
 = (ušt32_t)
NewS‹
;

495 
	}
}

555 
	$GPIO_PšRem­CÚfig
(
ušt32_t
 
GPIO_Rem­
, 
FunùiÚ®S‹
 
NewS‹
)

557 
ušt32_t
 
tmp
 = 0x00, 
tmp1
 = 0x00, 
tm´eg
 = 0x00, 
tmpmask
 = 0x00;

560 
	`as£¹_·¿m
(
	`IS_GPIO_REMAP
(
GPIO_Rem­
));

561 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

563 if((
GPIO_Rem­
 & 0x80000000) == 0x80000000)

565 
tm´eg
 = 
AFIO
->
MAPR2
;

569 
tm´eg
 = 
AFIO
->
MAPR
;

572 
tmpmask
 = (
GPIO_Rem­
 & 
DBGAFR_POSITION_MASK
) >> 0x10;

573 
tmp
 = 
GPIO_Rem­
 & 
LSB_MASK
;

575 ià((
GPIO_Rem­
 & (
DBGAFR_LOCATION_MASK
 | 
DBGAFR_NUMBITS_MASK
)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))

577 
tm´eg
 &ð
DBGAFR_SWJCFG_MASK
;

578 
AFIO
->
MAPR
 &ð
DBGAFR_SWJCFG_MASK
;

580 ià((
GPIO_Rem­
 & 
DBGAFR_NUMBITS_MASK
) == DBGAFR_NUMBITS_MASK)

582 
tmp1
 = ((
ušt32_t
)0x03è<< 
tmpmask
;

583 
tm´eg
 &ð~
tmp1
;

584 
tm´eg
 |ð~
DBGAFR_SWJCFG_MASK
;

588 
tm´eg
 &ð~(
tmp
 << ((
GPIO_Rem­
 >> 0x15)*0x10));

589 
tm´eg
 |ð~
DBGAFR_SWJCFG_MASK
;

592 ià(
NewS‹
 !ð
DISABLE
)

594 
tm´eg
 |ð(
tmp
 << ((
GPIO_Rem­
 >> 0x15)*0x10));

597 if((
GPIO_Rem­
 & 0x80000000) == 0x80000000)

599 
AFIO
->
MAPR2
 = 
tm´eg
;

603 
AFIO
->
MAPR
 = 
tm´eg
;

605 
	}
}

615 
	$GPIO_EXTILšeCÚfig
(
ušt8_t
 
GPIO_PÜtSourû
, ušt8_ˆ
GPIO_PšSourû
)

617 
ušt32_t
 
tmp
 = 0x00;

619 
	`as£¹_·¿m
(
	`IS_GPIO_EXTI_PORT_SOURCE
(
GPIO_PÜtSourû
));

620 
	`as£¹_·¿m
(
	`IS_GPIO_PIN_SOURCE
(
GPIO_PšSourû
));

622 
tmp
 = ((
ušt32_t
)0x0Fè<< (0x04 * (
GPIO_PšSourû
 & (
ušt8_t
)0x03));

623 
AFIO
->
EXTICR
[
GPIO_PšSourû
 >> 0x02] &ð~
tmp
;

624 
AFIO
->
EXTICR
[
GPIO_PšSourû
 >> 0x02] |ð(((
ušt32_t
)
GPIO_PÜtSourû
è<< (0x04 * (GPIO_PšSourû & (
ušt8_t
)0x03)));

625 
	}
}

636 
	$GPIO_ETH_MedŸIÁ”çûCÚfig
(
ušt32_t
 
GPIO_ETH_MedŸIÁ”çû
)

638 
	`as£¹_·¿m
(
	`IS_GPIO_ETH_MEDIA_INTERFACE
(
GPIO_ETH_MedŸIÁ”çû
));

641 *(
__IO
 
ušt32_t
 *è
MAPR_MII_RMII_SEL_BB
 = 
GPIO_ETH_MedŸIÁ”çû
;

642 
	}
}

	@F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\src\stm32f10x_i2c.c

29 
	~"¡m32f10x_i2c.h
"

30 
	~"¡m32f10x_rcc.h
"

55 
	#CR1_PE_S‘
 ((
ušt16_t
)0x0001)

	)

56 
	#CR1_PE_Re£t
 ((
ušt16_t
)0xFFFE)

	)

59 
	#CR1_START_S‘
 ((
ušt16_t
)0x0100)

	)

60 
	#CR1_START_Re£t
 ((
ušt16_t
)0xFEFF)

	)

63 
	#CR1_STOP_S‘
 ((
ušt16_t
)0x0200)

	)

64 
	#CR1_STOP_Re£t
 ((
ušt16_t
)0xFDFF)

	)

67 
	#CR1_ACK_S‘
 ((
ušt16_t
)0x0400)

	)

68 
	#CR1_ACK_Re£t
 ((
ušt16_t
)0xFBFF)

	)

71 
	#CR1_ENGC_S‘
 ((
ušt16_t
)0x0040)

	)

72 
	#CR1_ENGC_Re£t
 ((
ušt16_t
)0xFFBF)

	)

75 
	#CR1_SWRST_S‘
 ((
ušt16_t
)0x8000)

	)

76 
	#CR1_SWRST_Re£t
 ((
ušt16_t
)0x7FFF)

	)

79 
	#CR1_PEC_S‘
 ((
ušt16_t
)0x1000)

	)

80 
	#CR1_PEC_Re£t
 ((
ušt16_t
)0xEFFF)

	)

83 
	#CR1_ENPEC_S‘
 ((
ušt16_t
)0x0020)

	)

84 
	#CR1_ENPEC_Re£t
 ((
ušt16_t
)0xFFDF)

	)

87 
	#CR1_ENARP_S‘
 ((
ušt16_t
)0x0010)

	)

88 
	#CR1_ENARP_Re£t
 ((
ušt16_t
)0xFFEF)

	)

91 
	#CR1_NOSTRETCH_S‘
 ((
ušt16_t
)0x0080)

	)

92 
	#CR1_NOSTRETCH_Re£t
 ((
ušt16_t
)0xFF7F)

	)

95 
	#CR1_CLEAR_Mask
 ((
ušt16_t
)0xFBF5)

	)

98 
	#CR2_DMAEN_S‘
 ((
ušt16_t
)0x0800)

	)

99 
	#CR2_DMAEN_Re£t
 ((
ušt16_t
)0xF7FF)

	)

102 
	#CR2_LAST_S‘
 ((
ušt16_t
)0x1000)

	)

103 
	#CR2_LAST_Re£t
 ((
ušt16_t
)0xEFFF)

	)

106 
	#CR2_FREQ_Re£t
 ((
ušt16_t
)0xFFC0)

	)

109 
	#OAR1_ADD0_S‘
 ((
ušt16_t
)0x0001)

	)

110 
	#OAR1_ADD0_Re£t
 ((
ušt16_t
)0xFFFE)

	)

113 
	#OAR2_ENDUAL_S‘
 ((
ušt16_t
)0x0001)

	)

114 
	#OAR2_ENDUAL_Re£t
 ((
ušt16_t
)0xFFFE)

	)

117 
	#OAR2_ADD2_Re£t
 ((
ušt16_t
)0xFF01)

	)

120 
	#CCR_FS_S‘
 ((
ušt16_t
)0x8000)

	)

123 
	#CCR_CCR_S‘
 ((
ušt16_t
)0x0FFF)

	)

126 
	#FLAG_Mask
 ((
ušt32_t
)0x00FFFFFF)

	)

129 
	#ITEN_Mask
 ((
ušt32_t
)0x07000000)

	)

168 
	$I2C_DeIn™
(
I2C_Ty³Def
* 
I2Cx
)

171 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

173 ià(
I2Cx
 =ð
I2C1
)

176 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_I2C1
, 
ENABLE
);

178 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_I2C1
, 
DISABLE
);

183 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_I2C2
, 
ENABLE
);

185 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_I2C2
, 
DISABLE
);

187 
	}
}

197 
	$I2C_In™
(
I2C_Ty³Def
* 
I2Cx
, 
I2C_In™Ty³Def
* 
I2C_In™SŒuù
)

199 
ušt16_t
 
tm´eg
 = 0, 
äeq¿nge
 = 0;

200 
ušt16_t
 
»suÉ
 = 0x04;

201 
ušt32_t
 
pþk1
 = 8000000;

202 
RCC_ClocksTy³Def
 
rcc_þocks
;

204 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

205 
	`as£¹_·¿m
(
	`IS_I2C_CLOCK_SPEED
(
I2C_In™SŒuù
->
I2C_ClockS³ed
));

206 
	`as£¹_·¿m
(
	`IS_I2C_MODE
(
I2C_In™SŒuù
->
I2C_Mode
));

207 
	`as£¹_·¿m
(
	`IS_I2C_DUTY_CYCLE
(
I2C_In™SŒuù
->
I2C_DutyCyþe
));

208 
	`as£¹_·¿m
(
	`IS_I2C_OWN_ADDRESS1
(
I2C_In™SŒuù
->
I2C_OwnAdd»ss1
));

209 
	`as£¹_·¿m
(
	`IS_I2C_ACK_STATE
(
I2C_In™SŒuù
->
I2C_Ack
));

210 
	`as£¹_·¿m
(
	`IS_I2C_ACKNOWLEDGE_ADDRESS
(
I2C_In™SŒuù
->
I2C_AcknowËdgedAdd»ss
));

214 
tm´eg
 = 
I2Cx
->
CR2
;

216 
tm´eg
 &ð
CR2_FREQ_Re£t
;

218 
	`RCC_G‘ClocksF»q
(&
rcc_þocks
);

219 
pþk1
 = 
rcc_þocks
.
PCLK1_F»qu’cy
;

221 
äeq¿nge
 = (
ušt16_t
)(
pþk1
 / 1000000);

222 
tm´eg
 |ð
äeq¿nge
;

224 
I2Cx
->
CR2
 = 
tm´eg
;

228 
I2Cx
->
CR1
 &ð
CR1_PE_Re£t
;

231 
tm´eg
 = 0;

234 ià(
I2C_In™SŒuù
->
I2C_ClockS³ed
 <= 100000)

237 
»suÉ
 = (
ušt16_t
)(
pþk1
 / (
I2C_In™SŒuù
->
I2C_ClockS³ed
 << 1));

239 ià(
»suÉ
 < 0x04)

242 
»suÉ
 = 0x04;

245 
tm´eg
 |ð
»suÉ
;

247 
I2Cx
->
TRISE
 = 
äeq¿nge
 + 1;

252 ià(
I2C_In™SŒuù
->
I2C_DutyCyþe
 =ð
I2C_DutyCyþe_2
)

255 
»suÉ
 = (
ušt16_t
)(
pþk1
 / (
I2C_In™SŒuù
->
I2C_ClockS³ed
 * 3));

260 
»suÉ
 = (
ušt16_t
)(
pþk1
 / (
I2C_In™SŒuù
->
I2C_ClockS³ed
 * 25));

262 
»suÉ
 |ð
I2C_DutyCyþe_16_9
;

266 ià((
»suÉ
 & 
CCR_CCR_S‘
) == 0)

269 
»suÉ
 |ð(
ušt16_t
)0x0001;

272 
tm´eg
 |ð(
ušt16_t
)(
»suÉ
 | 
CCR_FS_S‘
);

274 
I2Cx
->
TRISE
 = (
ušt16_t
)(((
äeq¿nge
 * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);

278 
I2Cx
->
CCR
 = 
tm´eg
;

280 
I2Cx
->
CR1
 |ð
CR1_PE_S‘
;

284 
tm´eg
 = 
I2Cx
->
CR1
;

286 
tm´eg
 &ð
CR1_CLEAR_Mask
;

290 
tm´eg
 |ð(
ušt16_t
)((
ušt32_t
)
I2C_In™SŒuù
->
I2C_Mode
 | I2C_In™SŒuù->
I2C_Ack
);

292 
I2Cx
->
CR1
 = 
tm´eg
;

296 
I2Cx
->
OAR1
 = (
I2C_In™SŒuù
->
I2C_AcknowËdgedAdd»ss
 | I2C_In™SŒuù->
I2C_OwnAdd»ss1
);

297 
	}
}

304 
	$I2C_SŒuùIn™
(
I2C_In™Ty³Def
* 
I2C_In™SŒuù
)

308 
I2C_In™SŒuù
->
I2C_ClockS³ed
 = 5000;

310 
I2C_In™SŒuù
->
I2C_Mode
 = 
I2C_Mode_I2C
;

312 
I2C_In™SŒuù
->
I2C_DutyCyþe
 = 
I2C_DutyCyþe_2
;

314 
I2C_In™SŒuù
->
I2C_OwnAdd»ss1
 = 0;

316 
I2C_In™SŒuù
->
I2C_Ack
 = 
I2C_Ack_Di§bË
;

318 
I2C_In™SŒuù
->
I2C_AcknowËdgedAdd»ss
 = 
I2C_AcknowËdgedAdd»ss_7b™
;

319 
	}
}

328 
	$I2C_Cmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

331 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

332 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

333 ià(
NewS‹
 !ð
DISABLE
)

336 
I2Cx
->
CR1
 |ð
CR1_PE_S‘
;

341 
I2Cx
->
CR1
 &ð
CR1_PE_Re£t
;

343 
	}
}

352 
	$I2C_DMACmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

355 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

356 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

357 ià(
NewS‹
 !ð
DISABLE
)

360 
I2Cx
->
CR2
 |ð
CR2_DMAEN_S‘
;

365 
I2Cx
->
CR2
 &ð
CR2_DMAEN_Re£t
;

367 
	}
}

376 
	$I2C_DMALa¡T¿nsãrCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

379 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

380 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

381 ià(
NewS‹
 !ð
DISABLE
)

384 
I2Cx
->
CR2
 |ð
CR2_LAST_S‘
;

389 
I2Cx
->
CR2
 &ð
CR2_LAST_Re£t
;

391 
	}
}

400 
	$I2C_G’”©eSTART
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

403 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

404 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

405 ià(
NewS‹
 !ð
DISABLE
)

408 
I2Cx
->
CR1
 |ð
CR1_START_S‘
;

413 
I2Cx
->
CR1
 &ð
CR1_START_Re£t
;

415 
	}
}

424 
	$I2C_G’”©eSTOP
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

427 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

428 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

429 ià(
NewS‹
 !ð
DISABLE
)

432 
I2Cx
->
CR1
 |ð
CR1_STOP_S‘
;

437 
I2Cx
->
CR1
 &ð
CR1_STOP_Re£t
;

439 
	}
}

448 
	$I2C_AcknowËdgeCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

451 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

452 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

453 ià(
NewS‹
 !ð
DISABLE
)

456 
I2Cx
->
CR1
 |ð
CR1_ACK_S‘
;

461 
I2Cx
->
CR1
 &ð
CR1_ACK_Re£t
;

463 
	}
}

471 
	$I2C_OwnAdd»ss2CÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt8_t
 
Add»ss
)

473 
ušt16_t
 
tm´eg
 = 0;

476 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

479 
tm´eg
 = 
I2Cx
->
OAR2
;

482 
tm´eg
 &ð
OAR2_ADD2_Re£t
;

485 
tm´eg
 |ð(
ušt16_t
)((ušt16_t)
Add»ss
 & (uint16_t)0x00FE);

488 
I2Cx
->
OAR2
 = 
tm´eg
;

489 
	}
}

498 
	$I2C_Du®Add»ssCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

501 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

502 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

503 ià(
NewS‹
 !ð
DISABLE
)

506 
I2Cx
->
OAR2
 |ð
OAR2_ENDUAL_S‘
;

511 
I2Cx
->
OAR2
 &ð
OAR2_ENDUAL_Re£t
;

513 
	}
}

522 
	$I2C_G’”®C®lCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

525 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

526 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

527 ià(
NewS‹
 !ð
DISABLE
)

530 
I2Cx
->
CR1
 |ð
CR1_ENGC_S‘
;

535 
I2Cx
->
CR1
 &ð
CR1_ENGC_Re£t
;

537 
	}
}

551 
	$I2C_ITCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_IT
, 
FunùiÚ®S‹
 
NewS‹
)

554 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

555 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

556 
	`as£¹_·¿m
(
	`IS_I2C_CONFIG_IT
(
I2C_IT
));

558 ià(
NewS‹
 !ð
DISABLE
)

561 
I2Cx
->
CR2
 |ð
I2C_IT
;

566 
I2Cx
->
CR2
 &ð(
ušt16_t
)~
I2C_IT
;

568 
	}
}

576 
	$I2C_S’dD©a
(
I2C_Ty³Def
* 
I2Cx
, 
ušt8_t
 
D©a
)

579 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

581 
I2Cx
->
DR
 = 
D©a
;

582 
	}
}

589 
ušt8_t
 
	$I2C_ReûiveD©a
(
I2C_Ty³Def
* 
I2Cx
)

592 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

594  (
ušt8_t
)
I2Cx
->
DR
;

595 
	}
}

607 
	$I2C_S’d7b™Add»ss
(
I2C_Ty³Def
* 
I2Cx
, 
ušt8_t
 
Add»ss
, ušt8_ˆ
I2C_DœeùiÚ
)

610 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

611 
	`as£¹_·¿m
(
	`IS_I2C_DIRECTION
(
I2C_DœeùiÚ
));

613 ià(
I2C_DœeùiÚ
 !ð
I2C_DœeùiÚ_T¿nsm™‹r
)

616 
Add»ss
 |ð
OAR1_ADD0_S‘
;

621 
Add»ss
 &ð
OAR1_ADD0_Re£t
;

624 
I2Cx
->
DR
 = 
Add»ss
;

625 
	}
}

642 
ušt16_t
 
	$I2C_R—dRegi¡”
(
I2C_Ty³Def
* 
I2Cx
, 
ušt8_t
 
I2C_Regi¡”
)

644 
__IO
 
ušt32_t
 
tmp
 = 0;

647 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

648 
	`as£¹_·¿m
(
	`IS_I2C_REGISTER
(
I2C_Regi¡”
));

650 
tmp
 = (
ušt32_t
è
I2Cx
;

651 
tmp
 +ð
I2C_Regi¡”
;

654  (*(
__IO
 
ušt16_t
 *è
tmp
);

655 
	}
}

664 
	$I2C_Soáw¬eRe£tCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

667 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

668 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

669 ià(
NewS‹
 !ð
DISABLE
)

672 
I2Cx
->
CR1
 |ð
CR1_SWRST_S‘
;

677 
I2Cx
->
CR1
 &ð
CR1_SWRST_Re£t
;

679 
	}
}

702 
	$I2C_NACKPos™iÚCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_NACKPos™iÚ
)

705 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

706 
	`as£¹_·¿m
(
	`IS_I2C_NACK_POSITION
(
I2C_NACKPos™iÚ
));

709 ià(
I2C_NACKPos™iÚ
 =ð
I2C_NACKPos™iÚ_Next
)

712 
I2Cx
->
CR1
 |ð
I2C_NACKPos™iÚ_Next
;

717 
I2Cx
->
CR1
 &ð
I2C_NACKPos™iÚ_Cu¼’t
;

719 
	}
}

730 
	$I2C_SMBusAË¹CÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_SMBusAË¹
)

733 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

734 
	`as£¹_·¿m
(
	`IS_I2C_SMBUS_ALERT
(
I2C_SMBusAË¹
));

735 ià(
I2C_SMBusAË¹
 =ð
I2C_SMBusAË¹_Low
)

738 
I2Cx
->
CR1
 |ð
I2C_SMBusAË¹_Low
;

743 
I2Cx
->
CR1
 &ð
I2C_SMBusAË¹_High
;

745 
	}
}

754 
	$I2C_T¿nsm™PEC
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

757 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

758 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

759 ià(
NewS‹
 !ð
DISABLE
)

762 
I2Cx
->
CR1
 |ð
CR1_PEC_S‘
;

767 
I2Cx
->
CR1
 &ð
CR1_PEC_Re£t
;

769 
	}
}

785 
	$I2C_PECPos™iÚCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_PECPos™iÚ
)

788 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

789 
	`as£¹_·¿m
(
	`IS_I2C_PEC_POSITION
(
I2C_PECPos™iÚ
));

790 ià(
I2C_PECPos™iÚ
 =ð
I2C_PECPos™iÚ_Next
)

793 
I2Cx
->
CR1
 |ð
I2C_PECPos™iÚ_Next
;

798 
I2Cx
->
CR1
 &ð
I2C_PECPos™iÚ_Cu¼’t
;

800 
	}
}

809 
	$I2C_C®cuÏ‹PEC
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

812 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

813 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

814 ià(
NewS‹
 !ð
DISABLE
)

817 
I2Cx
->
CR1
 |ð
CR1_ENPEC_S‘
;

822 
I2Cx
->
CR1
 &ð
CR1_ENPEC_Re£t
;

824 
	}
}

831 
ušt8_t
 
	$I2C_G‘PEC
(
I2C_Ty³Def
* 
I2Cx
)

834 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

836  ((
I2Cx
->
SR2
) >> 8);

837 
	}
}

846 
	$I2C_ARPCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

849 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

850 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

851 ià(
NewS‹
 !ð
DISABLE
)

854 
I2Cx
->
CR1
 |ð
CR1_ENARP_S‘
;

859 
I2Cx
->
CR1
 &ð
CR1_ENARP_Re£t
;

861 
	}
}

870 
	$I2C_SŒ‘chClockCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

873 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

874 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

875 ià(
NewS‹
 =ð
DISABLE
)

878 
I2Cx
->
CR1
 |ð
CR1_NOSTRETCH_S‘
;

883 
I2Cx
->
CR1
 &ð
CR1_NOSTRETCH_Re£t
;

885 
	}
}

896 
	$I2C_Fa¡ModeDutyCyþeCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_DutyCyþe
)

899 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

900 
	`as£¹_·¿m
(
	`IS_I2C_DUTY_CYCLE
(
I2C_DutyCyþe
));

901 ià(
I2C_DutyCyþe
 !ð
I2C_DutyCyþe_16_9
)

904 
I2Cx
->
CCR
 &ð
I2C_DutyCyþe_2
;

909 
I2Cx
->
CCR
 |ð
I2C_DutyCyþe_16_9
;

911 
	}
}

1036 
E¼ÜStus
 
	$I2C_CheckEv’t
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_EVENT
)

1038 
ušt32_t
 
Ï¡ev’t
 = 0;

1039 
ušt32_t
 
æag1
 = 0, 
æag2
 = 0;

1040 
E¼ÜStus
 
¡©us
 = 
ERROR
;

1043 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1044 
	`as£¹_·¿m
(
	`IS_I2C_EVENT
(
I2C_EVENT
));

1047 
æag1
 = 
I2Cx
->
SR1
;

1048 
æag2
 = 
I2Cx
->
SR2
;

1049 
æag2
 = flag2 << 16;

1052 
Ï¡ev’t
 = (
æag1
 | 
æag2
è& 
FLAG_Mask
;

1055 ià((
Ï¡ev’t
 & 
I2C_EVENT
) == I2C_EVENT)

1058 
¡©us
 = 
SUCCESS
;

1063 
¡©us
 = 
ERROR
;

1066  
¡©us
;

1067 
	}
}

1084 
ušt32_t
 
	$I2C_G‘La¡Ev’t
(
I2C_Ty³Def
* 
I2Cx
)

1086 
ušt32_t
 
Ï¡ev’t
 = 0;

1087 
ušt32_t
 
æag1
 = 0, 
æag2
 = 0;

1090 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1093 
æag1
 = 
I2Cx
->
SR1
;

1094 
æag2
 = 
I2Cx
->
SR2
;

1095 
æag2
 = flag2 << 16;

1098 
Ï¡ev’t
 = (
æag1
 | 
æag2
è& 
FLAG_Mask
;

1101  
Ï¡ev’t
;

1102 
	}
}

1139 
FÏgStus
 
	$I2C_G‘FÏgStus
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_FLAG
)

1141 
FÏgStus
 
b™¡©us
 = 
RESET
;

1142 
__IO
 
ušt32_t
 
i2üeg
 = 0, 
i2cxba£
 = 0;

1145 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1146 
	`as£¹_·¿m
(
	`IS_I2C_GET_FLAG
(
I2C_FLAG
));

1149 
i2cxba£
 = (
ušt32_t
)
I2Cx
;

1152 
i2üeg
 = 
I2C_FLAG
 >> 28;

1155 
I2C_FLAG
 &ð
FLAG_Mask
;

1157 if(
i2üeg
 != 0)

1160 
i2cxba£
 += 0x14;

1165 
I2C_FLAG
 = (
ušt32_t
)(I2C_FLAG >> 16);

1167 
i2cxba£
 += 0x18;

1170 if(((*(
__IO
 
ušt32_t
 *)
i2cxba£
è& 
I2C_FLAG
è!ð(ušt32_t)
RESET
)

1173 
b™¡©us
 = 
SET
;

1178 
b™¡©us
 = 
RESET
;

1182  
b™¡©us
;

1183 
	}
}

1218 
	$I2C_CË¬FÏg
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_FLAG
)

1220 
ušt32_t
 
æagpos
 = 0;

1222 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1223 
	`as£¹_·¿m
(
	`IS_I2C_CLEAR_FLAG
(
I2C_FLAG
));

1225 
æagpos
 = 
I2C_FLAG
 & 
FLAG_Mask
;

1227 
I2Cx
->
SR1
 = (
ušt16_t
)~
æagpos
;

1228 
	}
}

1252 
ITStus
 
	$I2C_G‘ITStus
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_IT
)

1254 
ITStus
 
b™¡©us
 = 
RESET
;

1255 
ušt32_t
 
’abË¡©us
 = 0;

1258 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1259 
	`as£¹_·¿m
(
	`IS_I2C_GET_IT
(
I2C_IT
));

1262 
’abË¡©us
 = (
ušt32_t
)(((
I2C_IT
 & 
ITEN_Mask
è>> 16è& (
I2Cx
->
CR2
)) ;

1265 
I2C_IT
 &ð
FLAG_Mask
;

1268 ià(((
I2Cx
->
SR1
 & 
I2C_IT
è!ð(
ušt32_t
)
RESET
è&& 
’abË¡©us
)

1271 
b™¡©us
 = 
SET
;

1276 
b™¡©us
 = 
RESET
;

1279  
b™¡©us
;

1280 
	}
}

1313 
	$I2C_CË¬ITP’dšgB™
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_IT
)

1315 
ušt32_t
 
æagpos
 = 0;

1317 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1318 
	`as£¹_·¿m
(
	`IS_I2C_CLEAR_IT
(
I2C_IT
));

1320 
æagpos
 = 
I2C_IT
 & 
FLAG_Mask
;

1322 
I2Cx
->
SR1
 = (
ušt16_t
)~
æagpos
;

1323 
	}
}

	@F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\src\stm32f10x_iwdg.c

29 
	~"¡m32f10x_iwdg.h
"

55 
	#KR_KEY_R–ßd
 ((
ušt16_t
)0xAAAA)

	)

56 
	#KR_KEY_EÇbË
 ((
ušt16_t
)0xCCCC)

	)

98 
	$IWDG_Wr™eAcûssCmd
(
ušt16_t
 
IWDG_Wr™eAcûss
)

101 
	`as£¹_·¿m
(
	`IS_IWDG_WRITE_ACCESS
(
IWDG_Wr™eAcûss
));

102 
IWDG
->
KR
 = 
IWDG_Wr™eAcûss
;

103 
	}
}

118 
	$IWDG_S‘P»sÿËr
(
ušt8_t
 
IWDG_P»sÿËr
)

121 
	`as£¹_·¿m
(
	`IS_IWDG_PRESCALER
(
IWDG_P»sÿËr
));

122 
IWDG
->
PR
 = 
IWDG_P»sÿËr
;

123 
	}
}

131 
	$IWDG_S‘R–ßd
(
ušt16_t
 
R–ßd
)

134 
	`as£¹_·¿m
(
	`IS_IWDG_RELOAD
(
R–ßd
));

135 
IWDG
->
RLR
 = 
R–ßd
;

136 
	}
}

144 
	$IWDG_R–ßdCouÁ”
()

146 
IWDG
->
KR
 = 
KR_KEY_R–ßd
;

147 
	}
}

154 
	$IWDG_EÇbË
()

156 
IWDG
->
KR
 = 
KR_KEY_EÇbË
;

157 
	}
}

167 
FÏgStus
 
	$IWDG_G‘FÏgStus
(
ušt16_t
 
IWDG_FLAG
)

169 
FÏgStus
 
b™¡©us
 = 
RESET
;

171 
	`as£¹_·¿m
(
	`IS_IWDG_FLAG
(
IWDG_FLAG
));

172 ià((
IWDG
->
SR
 & 
IWDG_FLAG
è!ð(
ušt32_t
)
RESET
)

174 
b™¡©us
 = 
SET
;

178 
b™¡©us
 = 
RESET
;

181  
b™¡©us
;

182 
	}
}

	@F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\src\stm32f10x_pwr.c

29 
	~"¡m32f10x_pwr.h
"

30 
	~"¡m32f10x_rcc.h
"

54 
	#PWR_OFFSET
 (
PWR_BASE
 - 
PERIPH_BASE
)

	)

59 
	#CR_OFFSET
 (
PWR_OFFSET
 + 0x00)

	)

60 
	#DBP_B™Numb”
 0x08

	)

61 
	#CR_DBP_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32è+ (
DBP_B™Numb”
 * 4))

	)

64 
	#PVDE_B™Numb”
 0x04

	)

65 
	#CR_PVDE_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32è+ (
PVDE_B™Numb”
 * 4))

	)

70 
	#CSR_OFFSET
 (
PWR_OFFSET
 + 0x04)

	)

71 
	#EWUP_B™Numb”
 0x08

	)

72 
	#CSR_EWUP_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32è+ (
EWUP_B™Numb”
 * 4))

	)

77 
	#CR_DS_MASK
 ((
ušt32_t
)0xFFFFFFFC)

	)

78 
	#CR_PLS_MASK
 ((
ušt32_t
)0xFFFFFF1F)

	)

118 
	$PWR_DeIn™
()

120 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_PWR
, 
ENABLE
);

121 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_PWR
, 
DISABLE
);

122 
	}
}

130 
	$PWR_BackupAcûssCmd
(
FunùiÚ®S‹
 
NewS‹
)

133 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

134 *(
__IO
 
ušt32_t
 *è
CR_DBP_BB
 = (ušt32_t)
NewS‹
;

135 
	}
}

143 
	$PWR_PVDCmd
(
FunùiÚ®S‹
 
NewS‹
)

146 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

147 *(
__IO
 
ušt32_t
 *è
CR_PVDE_BB
 = (ušt32_t)
NewS‹
;

148 
	}
}

164 
	$PWR_PVDLev–CÚfig
(
ušt32_t
 
PWR_PVDLev–
)

166 
ušt32_t
 
tm´eg
 = 0;

168 
	`as£¹_·¿m
(
	`IS_PWR_PVD_LEVEL
(
PWR_PVDLev–
));

169 
tm´eg
 = 
PWR
->
CR
;

171 
tm´eg
 &ð
CR_PLS_MASK
;

173 
tm´eg
 |ð
PWR_PVDLev–
;

175 
PWR
->
CR
 = 
tm´eg
;

176 
	}
}

184 
	$PWR_WakeUpPšCmd
(
FunùiÚ®S‹
 
NewS‹
)

187 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

188 *(
__IO
 
ušt32_t
 *è
CSR_EWUP_BB
 = (ušt32_t)
NewS‹
;

189 
	}
}

203 
	$PWR_EÁ”STOPMode
(
ušt32_t
 
PWR_ReguÏtÜ
, 
ušt8_t
 
PWR_STOPEÁry
)

205 
ušt32_t
 
tm´eg
 = 0;

207 
	`as£¹_·¿m
(
	`IS_PWR_REGULATOR
(
PWR_ReguÏtÜ
));

208 
	`as£¹_·¿m
(
	`IS_PWR_STOP_ENTRY
(
PWR_STOPEÁry
));

211 
tm´eg
 = 
PWR
->
CR
;

213 
tm´eg
 &ð
CR_DS_MASK
;

215 
tm´eg
 |ð
PWR_ReguÏtÜ
;

217 
PWR
->
CR
 = 
tm´eg
;

219 
SCB
->
SCR
 |ð
SCB_SCR_SLEEPDEEP
;

222 if(
PWR_STOPEÁry
 =ð
PWR_STOPEÁry_WFI
)

225 
	`__WFI
();

230 
	`__WFE
();

234 
SCB
->
SCR
 &ð(
ušt32_t
)~((ušt32_t)
SCB_SCR_SLEEPDEEP
);

235 
	}
}

242 
	$PWR_EÁ”STANDBYMode
()

245 
PWR
->
CR
 |ð
PWR_CR_CWUF
;

247 
PWR
->
CR
 |ð
PWR_CR_PDDS
;

249 
SCB
->
SCR
 |ð
SCB_SCR_SLEEPDEEP
;

251 #ià
	`defšed
 ( 
__CC_ARM
 )

252 
	`__fÜû_¡Ües
();

255 
	`__WFI
();

256 
	}
}

267 
FÏgStus
 
	$PWR_G‘FÏgStus
(
ušt32_t
 
PWR_FLAG
)

269 
FÏgStus
 
b™¡©us
 = 
RESET
;

271 
	`as£¹_·¿m
(
	`IS_PWR_GET_FLAG
(
PWR_FLAG
));

273 ià((
PWR
->
CSR
 & 
PWR_FLAG
è!ð(
ušt32_t
)
RESET
)

275 
b™¡©us
 = 
SET
;

279 
b™¡©us
 = 
RESET
;

282  
b™¡©us
;

283 
	}
}

293 
	$PWR_CË¬FÏg
(
ušt32_t
 
PWR_FLAG
)

296 
	`as£¹_·¿m
(
	`IS_PWR_CLEAR_FLAG
(
PWR_FLAG
));

298 
PWR
->
CR
 |ð
PWR_FLAG
 << 2;

299 
	}
}

	@F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\src\stm32f10x_rcc.c

29 
	~"¡m32f10x_rcc.h
"

53 
	#RCC_OFFSET
 (
RCC_BASE
 - 
PERIPH_BASE
)

	)

58 
	#CR_OFFSET
 (
RCC_OFFSET
 + 0x00)

	)

59 
	#HSION_B™Numb”
 0x00

	)

60 
	#CR_HSION_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32è+ (
HSION_B™Numb”
 * 4))

	)

63 
	#PLLON_B™Numb”
 0x18

	)

64 
	#CR_PLLON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32è+ (
PLLON_B™Numb”
 * 4))

	)

66 #ifdeà
STM32F10X_CL


68 
	#PLL2ON_B™Numb”
 0x1A

	)

69 
	#CR_PLL2ON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32è+ (
PLL2ON_B™Numb”
 * 4))

	)

72 
	#PLL3ON_B™Numb”
 0x1C

	)

73 
	#CR_PLL3ON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32è+ (
PLL3ON_B™Numb”
 * 4))

	)

77 
	#CSSON_B™Numb”
 0x13

	)

78 
	#CR_CSSON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32è+ (
CSSON_B™Numb”
 * 4))

	)

83 
	#CFGR_OFFSET
 (
RCC_OFFSET
 + 0x04)

	)

85 #iâdeà
STM32F10X_CL


86 
	#USBPRE_B™Numb”
 0x16

	)

87 
	#CFGR_USBPRE_BB
 (
PERIPH_BB_BASE
 + (
CFGR_OFFSET
 * 32è+ (
USBPRE_B™Numb”
 * 4))

	)

89 
	#OTGFSPRE_B™Numb”
 0x16

	)

90 
	#CFGR_OTGFSPRE_BB
 (
PERIPH_BB_BASE
 + (
CFGR_OFFSET
 * 32è+ (
OTGFSPRE_B™Numb”
 * 4))

	)

96 
	#BDCR_OFFSET
 (
RCC_OFFSET
 + 0x20)

	)

97 
	#RTCEN_B™Numb”
 0x0F

	)

98 
	#BDCR_RTCEN_BB
 (
PERIPH_BB_BASE
 + (
BDCR_OFFSET
 * 32è+ (
RTCEN_B™Numb”
 * 4))

	)

101 
	#BDRST_B™Numb”
 0x10

	)

102 
	#BDCR_BDRST_BB
 (
PERIPH_BB_BASE
 + (
BDCR_OFFSET
 * 32è+ (
BDRST_B™Numb”
 * 4))

	)

107 
	#CSR_OFFSET
 (
RCC_OFFSET
 + 0x24)

	)

108 
	#LSION_B™Numb”
 0x00

	)

109 
	#CSR_LSION_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32è+ (
LSION_B™Numb”
 * 4))

	)

111 #ifdeà
STM32F10X_CL


115 
	#CFGR2_OFFSET
 (
RCC_OFFSET
 + 0x2C)

	)

116 
	#I2S2SRC_B™Numb”
 0x11

	)

117 
	#CFGR2_I2S2SRC_BB
 (
PERIPH_BB_BASE
 + (
CFGR2_OFFSET
 * 32è+ (
I2S2SRC_B™Numb”
 * 4))

	)

120 
	#I2S3SRC_B™Numb”
 0x12

	)

121 
	#CFGR2_I2S3SRC_BB
 (
PERIPH_BB_BASE
 + (
CFGR2_OFFSET
 * 32è+ (
I2S3SRC_B™Numb”
 * 4))

	)

127 
	#CR_HSEBYP_Re£t
 ((
ušt32_t
)0xFFFBFFFF)

	)

128 
	#CR_HSEBYP_S‘
 ((
ušt32_t
)0x00040000)

	)

129 
	#CR_HSEON_Re£t
 ((
ušt32_t
)0xFFFEFFFF)

	)

130 
	#CR_HSEON_S‘
 ((
ušt32_t
)0x00010000)

	)

131 
	#CR_HSITRIM_Mask
 ((
ušt32_t
)0xFFFFFF07)

	)

134 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
è|| defšed (
STM32F10X_CL
)

135 
	#CFGR_PLL_Mask
 ((
ušt32_t
)0xFFC2FFFF)

	)

137 
	#CFGR_PLL_Mask
 ((
ušt32_t
)0xFFC0FFFF)

	)

140 
	#CFGR_PLLMuÎ_Mask
 ((
ušt32_t
)0x003C0000)

	)

141 
	#CFGR_PLLSRC_Mask
 ((
ušt32_t
)0x00010000)

	)

142 
	#CFGR_PLLXTPRE_Mask
 ((
ušt32_t
)0x00020000)

	)

143 
	#CFGR_SWS_Mask
 ((
ušt32_t
)0x0000000C)

	)

144 
	#CFGR_SW_Mask
 ((
ušt32_t
)0xFFFFFFFC)

	)

145 
	#CFGR_HPRE_Re£t_Mask
 ((
ušt32_t
)0xFFFFFF0F)

	)

146 
	#CFGR_HPRE_S‘_Mask
 ((
ušt32_t
)0x000000F0)

	)

147 
	#CFGR_PPRE1_Re£t_Mask
 ((
ušt32_t
)0xFFFFF8FF)

	)

148 
	#CFGR_PPRE1_S‘_Mask
 ((
ušt32_t
)0x00000700)

	)

149 
	#CFGR_PPRE2_Re£t_Mask
 ((
ušt32_t
)0xFFFFC7FF)

	)

150 
	#CFGR_PPRE2_S‘_Mask
 ((
ušt32_t
)0x00003800)

	)

151 
	#CFGR_ADCPRE_Re£t_Mask
 ((
ušt32_t
)0xFFFF3FFF)

	)

152 
	#CFGR_ADCPRE_S‘_Mask
 ((
ušt32_t
)0x0000C000)

	)

155 
	#CSR_RMVF_S‘
 ((
ušt32_t
)0x01000000)

	)

157 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
è|| defšed (
STM32F10X_CL
)

159 
	#CFGR2_PREDIV1SRC
 ((
ušt32_t
)0x00010000)

	)

160 
	#CFGR2_PREDIV1
 ((
ušt32_t
)0x0000000F)

	)

162 #ifdeà
STM32F10X_CL


163 
	#CFGR2_PREDIV2
 ((
ušt32_t
)0x000000F0)

	)

164 
	#CFGR2_PLL2MUL
 ((
ušt32_t
)0x00000F00)

	)

165 
	#CFGR2_PLL3MUL
 ((
ušt32_t
)0x0000F000)

	)

169 
	#FLAG_Mask
 ((
ušt8_t
)0x1F)

	)

172 
	#CIR_BYTE2_ADDRESS
 ((
ušt32_t
)0x40021009)

	)

175 
	#CIR_BYTE3_ADDRESS
 ((
ušt32_t
)0x4002100A)

	)

178 
	#CFGR_BYTE4_ADDRESS
 ((
ušt32_t
)0x40021007)

	)

181 
	#BDCR_ADDRESS
 (
PERIPH_BASE
 + 
BDCR_OFFSET
)

	)

199 
__I
 
ušt8_t
 
	gAPBAHBP»scTabË
[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};

200 
__I
 
ušt8_t
 
	gADCP»scTabË
[4] = {2, 4, 6, 8};

223 
	$RCC_DeIn™
()

226 
RCC
->
CR
 |ð(
ušt32_t
)0x00000001;

229 #iâdeà
STM32F10X_CL


230 
RCC
->
CFGR
 &ð(
ušt32_t
)0xF8FF0000;

232 
RCC
->
CFGR
 &ð(
ušt32_t
)0xF0FF0000;

236 
RCC
->
CR
 &ð(
ušt32_t
)0xFEF6FFFF;

239 
RCC
->
CR
 &ð(
ušt32_t
)0xFFFBFFFF;

242 
RCC
->
CFGR
 &ð(
ušt32_t
)0xFF80FFFF;

244 #ifdeà
STM32F10X_CL


246 
RCC
->
CR
 &ð(
ušt32_t
)0xEBFFFFFF;

249 
RCC
->
CIR
 = 0x00FF0000;

252 
RCC
->
CFGR2
 = 0x00000000;

253 #–ià
	`defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

255 
RCC
->
CIR
 = 0x009F0000;

258 
RCC
->
CFGR2
 = 0x00000000;

261 
RCC
->
CIR
 = 0x009F0000;

264 
	}
}

276 
	$RCC_HSECÚfig
(
ušt32_t
 
RCC_HSE
)

279 
	`as£¹_·¿m
(
	`IS_RCC_HSE
(
RCC_HSE
));

282 
RCC
->
CR
 &ð
CR_HSEON_Re£t
;

284 
RCC
->
CR
 &ð
CR_HSEBYP_Re£t
;

286 
RCC_HSE
)

288 
RCC_HSE_ON
:

290 
RCC
->
CR
 |ð
CR_HSEON_S‘
;

293 
RCC_HSE_By·ss
:

295 
RCC
->
CR
 |ð
CR_HSEBYP_S‘
 | 
CR_HSEON_S‘
;

301 
	}
}

310 
E¼ÜStus
 
	$RCC_Wa™FÜHSES¹Up
()

312 
__IO
 
ušt32_t
 
S¹UpCouÁ”
 = 0;

313 
E¼ÜStus
 
¡©us
 = 
ERROR
;

314 
FÏgStus
 
HSEStus
 = 
RESET
;

319 
HSEStus
 = 
	`RCC_G‘FÏgStus
(
RCC_FLAG_HSERDY
);

320 
S¹UpCouÁ”
++;

321 } (
S¹UpCouÁ”
 !ð
HSE_STARTUP_TIMEOUT
è&& (
HSEStus
 =ð
RESET
));

323 ià(
	`RCC_G‘FÏgStus
(
RCC_FLAG_HSERDY
è!ð
RESET
)

325 
¡©us
 = 
SUCCESS
;

329 
¡©us
 = 
ERROR
;

331  (
¡©us
);

332 
	}
}

340 
	$RCC_Adju¡HSIC®ib¿tiÚV®ue
(
ušt8_t
 
HSIC®ib¿tiÚV®ue
)

342 
ušt32_t
 
tm´eg
 = 0;

344 
	`as£¹_·¿m
(
	`IS_RCC_CALIBRATION_VALUE
(
HSIC®ib¿tiÚV®ue
));

345 
tm´eg
 = 
RCC
->
CR
;

347 
tm´eg
 &ð
CR_HSITRIM_Mask
;

349 
tm´eg
 |ð(
ušt32_t
)
HSIC®ib¿tiÚV®ue
 << 3;

351 
RCC
->
CR
 = 
tm´eg
;

352 
	}
}

360 
	$RCC_HSICmd
(
FunùiÚ®S‹
 
NewS‹
)

363 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

364 *(
__IO
 
ušt32_t
 *è
CR_HSION_BB
 = (ušt32_t)
NewS‹
;

365 
	}
}

384 
	$RCC_PLLCÚfig
(
ušt32_t
 
RCC_PLLSourû
, ušt32_ˆ
RCC_PLLMul
)

386 
ušt32_t
 
tm´eg
 = 0;

389 
	`as£¹_·¿m
(
	`IS_RCC_PLL_SOURCE
(
RCC_PLLSourû
));

390 
	`as£¹_·¿m
(
	`IS_RCC_PLL_MUL
(
RCC_PLLMul
));

392 
tm´eg
 = 
RCC
->
CFGR
;

394 
tm´eg
 &ð
CFGR_PLL_Mask
;

396 
tm´eg
 |ð
RCC_PLLSourû
 | 
RCC_PLLMul
;

398 
RCC
->
CFGR
 = 
tm´eg
;

399 
	}
}

407 
	$RCC_PLLCmd
(
FunùiÚ®S‹
 
NewS‹
)

410 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

412 *(
__IO
 
ušt32_t
 *è
CR_PLLON_BB
 = (ušt32_t)
NewS‹
;

413 
	}
}

415 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
è|| defšed (
STM32F10X_CL
)

432 
	$RCC_PREDIV1CÚfig
(
ušt32_t
 
RCC_PREDIV1_Sourû
, ušt32_ˆ
RCC_PREDIV1_Div
)

434 
ušt32_t
 
tm´eg
 = 0;

437 
	`as£¹_·¿m
(
	`IS_RCC_PREDIV1_SOURCE
(
RCC_PREDIV1_Sourû
));

438 
	`as£¹_·¿m
(
	`IS_RCC_PREDIV1
(
RCC_PREDIV1_Div
));

440 
tm´eg
 = 
RCC
->
CFGR2
;

442 
tm´eg
 &ð~(
CFGR2_PREDIV1
 | 
CFGR2_PREDIV1SRC
);

444 
tm´eg
 |ð
RCC_PREDIV1_Sourû
 | 
RCC_PREDIV1_Div
 ;

446 
RCC
->
CFGR2
 = 
tm´eg
;

447 
	}
}

450 #ifdeà
STM32F10X_CL


460 
	$RCC_PREDIV2CÚfig
(
ušt32_t
 
RCC_PREDIV2_Div
)

462 
ušt32_t
 
tm´eg
 = 0;

465 
	`as£¹_·¿m
(
	`IS_RCC_PREDIV2
(
RCC_PREDIV2_Div
));

467 
tm´eg
 = 
RCC
->
CFGR2
;

469 
tm´eg
 &ð~
CFGR2_PREDIV2
;

471 
tm´eg
 |ð
RCC_PREDIV2_Div
;

473 
RCC
->
CFGR2
 = 
tm´eg
;

474 
	}
}

485 
	$RCC_PLL2CÚfig
(
ušt32_t
 
RCC_PLL2Mul
)

487 
ušt32_t
 
tm´eg
 = 0;

490 
	`as£¹_·¿m
(
	`IS_RCC_PLL2_MUL
(
RCC_PLL2Mul
));

492 
tm´eg
 = 
RCC
->
CFGR2
;

494 
tm´eg
 &ð~
CFGR2_PLL2MUL
;

496 
tm´eg
 |ð
RCC_PLL2Mul
;

498 
RCC
->
CFGR2
 = 
tm´eg
;

499 
	}
}

511 
	$RCC_PLL2Cmd
(
FunùiÚ®S‹
 
NewS‹
)

514 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

516 *(
__IO
 
ušt32_t
 *è
CR_PLL2ON_BB
 = (ušt32_t)
NewS‹
;

517 
	}
}

529 
	$RCC_PLL3CÚfig
(
ušt32_t
 
RCC_PLL3Mul
)

531 
ušt32_t
 
tm´eg
 = 0;

534 
	`as£¹_·¿m
(
	`IS_RCC_PLL3_MUL
(
RCC_PLL3Mul
));

536 
tm´eg
 = 
RCC
->
CFGR2
;

538 
tm´eg
 &ð~
CFGR2_PLL3MUL
;

540 
tm´eg
 |ð
RCC_PLL3Mul
;

542 
RCC
->
CFGR2
 = 
tm´eg
;

543 
	}
}

552 
	$RCC_PLL3Cmd
(
FunùiÚ®S‹
 
NewS‹
)

556 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

557 *(
__IO
 
ušt32_t
 *è
CR_PLL3ON_BB
 = (ušt32_t)
NewS‹
;

558 
	}
}

570 
	$RCC_SYSCLKCÚfig
(
ušt32_t
 
RCC_SYSCLKSourû
)

572 
ušt32_t
 
tm´eg
 = 0;

574 
	`as£¹_·¿m
(
	`IS_RCC_SYSCLK_SOURCE
(
RCC_SYSCLKSourû
));

575 
tm´eg
 = 
RCC
->
CFGR
;

577 
tm´eg
 &ð
CFGR_SW_Mask
;

579 
tm´eg
 |ð
RCC_SYSCLKSourû
;

581 
RCC
->
CFGR
 = 
tm´eg
;

582 
	}
}

593 
ušt8_t
 
	$RCC_G‘SYSCLKSourû
()

595  ((
ušt8_t
)(
RCC
->
CFGR
 & 
CFGR_SWS_Mask
));

596 
	}
}

614 
	$RCC_HCLKCÚfig
(
ušt32_t
 
RCC_SYSCLK
)

616 
ušt32_t
 
tm´eg
 = 0;

618 
	`as£¹_·¿m
(
	`IS_RCC_HCLK
(
RCC_SYSCLK
));

619 
tm´eg
 = 
RCC
->
CFGR
;

621 
tm´eg
 &ð
CFGR_HPRE_Re£t_Mask
;

623 
tm´eg
 |ð
RCC_SYSCLK
;

625 
RCC
->
CFGR
 = 
tm´eg
;

626 
	}
}

640 
	$RCC_PCLK1CÚfig
(
ušt32_t
 
RCC_HCLK
)

642 
ušt32_t
 
tm´eg
 = 0;

644 
	`as£¹_·¿m
(
	`IS_RCC_PCLK
(
RCC_HCLK
));

645 
tm´eg
 = 
RCC
->
CFGR
;

647 
tm´eg
 &ð
CFGR_PPRE1_Re£t_Mask
;

649 
tm´eg
 |ð
RCC_HCLK
;

651 
RCC
->
CFGR
 = 
tm´eg
;

652 
	}
}

666 
	$RCC_PCLK2CÚfig
(
ušt32_t
 
RCC_HCLK
)

668 
ušt32_t
 
tm´eg
 = 0;

670 
	`as£¹_·¿m
(
	`IS_RCC_PCLK
(
RCC_HCLK
));

671 
tm´eg
 = 
RCC
->
CFGR
;

673 
tm´eg
 &ð
CFGR_PPRE2_Re£t_Mask
;

675 
tm´eg
 |ð
RCC_HCLK
 << 3;

677 
RCC
->
CFGR
 = 
tm´eg
;

678 
	}
}

706 
	$RCC_ITCÚfig
(
ušt8_t
 
RCC_IT
, 
FunùiÚ®S‹
 
NewS‹
)

709 
	`as£¹_·¿m
(
	`IS_RCC_IT
(
RCC_IT
));

710 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

711 ià(
NewS‹
 !ð
DISABLE
)

714 *(
__IO
 
ušt8_t
 *è
CIR_BYTE2_ADDRESS
 |ð
RCC_IT
;

719 *(
__IO
 
ušt8_t
 *è
CIR_BYTE2_ADDRESS
 &ð(ušt8_t)~
RCC_IT
;

721 
	}
}

723 #iâdeà
STM32F10X_CL


734 
	$RCC_USBCLKCÚfig
(
ušt32_t
 
RCC_USBCLKSourû
)

737 
	`as£¹_·¿m
(
	`IS_RCC_USBCLK_SOURCE
(
RCC_USBCLKSourû
));

739 *(
__IO
 
ušt32_t
 *è
CFGR_USBPRE_BB
 = 
RCC_USBCLKSourû
;

740 
	}
}

752 
	$RCC_OTGFSCLKCÚfig
(
ušt32_t
 
RCC_OTGFSCLKSourû
)

755 
	`as£¹_·¿m
(
	`IS_RCC_OTGFSCLK_SOURCE
(
RCC_OTGFSCLKSourû
));

757 *(
__IO
 
ušt32_t
 *è
CFGR_OTGFSPRE_BB
 = 
RCC_OTGFSCLKSourû
;

758 
	}
}

772 
	$RCC_ADCCLKCÚfig
(
ušt32_t
 
RCC_PCLK2
)

774 
ušt32_t
 
tm´eg
 = 0;

776 
	`as£¹_·¿m
(
	`IS_RCC_ADCCLK
(
RCC_PCLK2
));

777 
tm´eg
 = 
RCC
->
CFGR
;

779 
tm´eg
 &ð
CFGR_ADCPRE_Re£t_Mask
;

781 
tm´eg
 |ð
RCC_PCLK2
;

783 
RCC
->
CFGR
 = 
tm´eg
;

784 
	}
}

786 #ifdeà
STM32F10X_CL


798 
	$RCC_I2S2CLKCÚfig
(
ušt32_t
 
RCC_I2S2CLKSourû
)

801 
	`as£¹_·¿m
(
	`IS_RCC_I2S2CLK_SOURCE
(
RCC_I2S2CLKSourû
));

803 *(
__IO
 
ušt32_t
 *è
CFGR2_I2S2SRC_BB
 = 
RCC_I2S2CLKSourû
;

804 
	}
}

817 
	$RCC_I2S3CLKCÚfig
(
ušt32_t
 
RCC_I2S3CLKSourû
)

820 
	`as£¹_·¿m
(
	`IS_RCC_I2S3CLK_SOURCE
(
RCC_I2S3CLKSourû
));

822 *(
__IO
 
ušt32_t
 *è
CFGR2_I2S3SRC_BB
 = 
RCC_I2S3CLKSourû
;

823 
	}
}

835 
	$RCC_LSECÚfig
(
ušt8_t
 
RCC_LSE
)

838 
	`as£¹_·¿m
(
	`IS_RCC_LSE
(
RCC_LSE
));

841 *(
__IO
 
ušt8_t
 *è
BDCR_ADDRESS
 = 
RCC_LSE_OFF
;

843 *(
__IO
 
ušt8_t
 *è
BDCR_ADDRESS
 = 
RCC_LSE_OFF
;

845 
RCC_LSE
)

847 
RCC_LSE_ON
:

849 *(
__IO
 
ušt8_t
 *è
BDCR_ADDRESS
 = 
RCC_LSE_ON
;

852 
RCC_LSE_By·ss
:

854 *(
__IO
 
ušt8_t
 *è
BDCR_ADDRESS
 = 
RCC_LSE_By·ss
 | 
RCC_LSE_ON
;

860 
	}
}

868 
	$RCC_LSICmd
(
FunùiÚ®S‹
 
NewS‹
)

871 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

872 *(
__IO
 
ušt32_t
 *è
CSR_LSION_BB
 = (ušt32_t)
NewS‹
;

873 
	}
}

885 
	$RCC_RTCCLKCÚfig
(
ušt32_t
 
RCC_RTCCLKSourû
)

888 
	`as£¹_·¿m
(
	`IS_RCC_RTCCLK_SOURCE
(
RCC_RTCCLKSourû
));

890 
RCC
->
BDCR
 |ð
RCC_RTCCLKSourû
;

891 
	}
}

899 
	$RCC_RTCCLKCmd
(
FunùiÚ®S‹
 
NewS‹
)

902 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

903 *(
__IO
 
ušt32_t
 *è
BDCR_RTCEN_BB
 = (ušt32_t)
NewS‹
;

904 
	}
}

914 
	$RCC_G‘ClocksF»q
(
RCC_ClocksTy³Def
* 
RCC_Clocks
)

916 
ušt32_t
 
tmp
 = 0, 
¶lmuÎ
 = 0, 
¶lsourû
 = 0, 
´esc
 = 0;

918 #ifdeà 
STM32F10X_CL


919 
ušt32_t
 
´ediv1sourû
 = 0, 
´ediv1çùÜ
 = 0, 
´ediv2çùÜ
 = 0, 
¶l2muÎ
 = 0;

922 #ià
	`defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

923 
ušt32_t
 
´ediv1çùÜ
 = 0;

927 
tmp
 = 
RCC
->
CFGR
 & 
CFGR_SWS_Mask
;

929 
tmp
)

932 
RCC_Clocks
->
SYSCLK_F»qu’cy
 = 
HSI_VALUE
;

935 
RCC_Clocks
->
SYSCLK_F»qu’cy
 = 
HSE_VALUE
;

940 
¶lmuÎ
 = 
RCC
->
CFGR
 & 
CFGR_PLLMuÎ_Mask
;

941 
¶lsourû
 = 
RCC
->
CFGR
 & 
CFGR_PLLSRC_Mask
;

943 #iâdeà
STM32F10X_CL


944 
¶lmuÎ
 = (…llmull >> 18) + 2;

946 ià(
¶lsourû
 == 0x00)

948 
RCC_Clocks
->
SYSCLK_F»qu’cy
 = (
HSI_VALUE
 >> 1è* 
¶lmuÎ
;

952 #ià
	`defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

953 
´ediv1çùÜ
 = (
RCC
->
CFGR2
 & 
CFGR2_PREDIV1
) + 1;

955 
RCC_Clocks
->
SYSCLK_F»qu’cy
 = (
HSE_VALUE
 / 
´ediv1çùÜ
è* 
¶lmuÎ
;

958 ià((
RCC
->
CFGR
 & 
CFGR_PLLXTPRE_Mask
è!ð(
ušt32_t
)
RESET
)

960 
RCC_Clocks
->
SYSCLK_F»qu’cy
 = (
HSE_VALUE
 >> 1è* 
¶lmuÎ
;

964 
RCC_Clocks
->
SYSCLK_F»qu’cy
 = 
HSE_VALUE
 * 
¶lmuÎ
;

969 
¶lmuÎ
 =…llmull >> 18;

971 ià(
¶lmuÎ
 != 0x0D)

973 
¶lmuÎ
 += 2;

977 
¶lmuÎ
 = 13 / 2;

980 ià(
¶lsourû
 == 0x00)

982 
RCC_Clocks
->
SYSCLK_F»qu’cy
 = (
HSI_VALUE
 >> 1è* 
¶lmuÎ
;

988 
´ediv1sourû
 = 
RCC
->
CFGR2
 & 
CFGR2_PREDIV1SRC
;

989 
´ediv1çùÜ
 = (
RCC
->
CFGR2
 & 
CFGR2_PREDIV1
) + 1;

991 ià(
´ediv1sourû
 == 0)

993 
RCC_Clocks
->
SYSCLK_F»qu’cy
 = (
HSE_VALUE
 / 
´ediv1çùÜ
è* 
¶lmuÎ
;

999 
´ediv2çùÜ
 = ((
RCC
->
CFGR2
 & 
CFGR2_PREDIV2
) >> 4) + 1;

1000 
¶l2muÎ
 = ((
RCC
->
CFGR2
 & 
CFGR2_PLL2MUL
) >> 8 ) + 2;

1001 
RCC_Clocks
->
SYSCLK_F»qu’cy
 = (((
HSE_VALUE
 / 
´ediv2çùÜ
è* 
¶l2muÎ
è/ 
´ediv1çùÜ
è* 
¶lmuÎ
;

1008 
RCC_Clocks
->
SYSCLK_F»qu’cy
 = 
HSI_VALUE
;

1014 
tmp
 = 
RCC
->
CFGR
 & 
CFGR_HPRE_S‘_Mask
;

1015 
tmp
 =mp >> 4;

1016 
´esc
 = 
APBAHBP»scTabË
[
tmp
];

1018 
RCC_Clocks
->
HCLK_F»qu’cy
 = RCC_Clocks->
SYSCLK_F»qu’cy
 >> 
´esc
;

1020 
tmp
 = 
RCC
->
CFGR
 & 
CFGR_PPRE1_S‘_Mask
;

1021 
tmp
 =mp >> 8;

1022 
´esc
 = 
APBAHBP»scTabË
[
tmp
];

1024 
RCC_Clocks
->
PCLK1_F»qu’cy
 = RCC_Clocks->
HCLK_F»qu’cy
 >> 
´esc
;

1026 
tmp
 = 
RCC
->
CFGR
 & 
CFGR_PPRE2_S‘_Mask
;

1027 
tmp
 =mp >> 11;

1028 
´esc
 = 
APBAHBP»scTabË
[
tmp
];

1030 
RCC_Clocks
->
PCLK2_F»qu’cy
 = RCC_Clocks->
HCLK_F»qu’cy
 >> 
´esc
;

1032 
tmp
 = 
RCC
->
CFGR
 & 
CFGR_ADCPRE_S‘_Mask
;

1033 
tmp
 =mp >> 14;

1034 
´esc
 = 
ADCP»scTabË
[
tmp
];

1036 
RCC_Clocks
->
ADCCLK_F»qu’cy
 = RCC_Clocks->
PCLK2_F»qu’cy
 / 
´esc
;

1037 
	}
}

1070 
	$RCC_AHBP”hClockCmd
(
ušt32_t
 
RCC_AHBP”h
, 
FunùiÚ®S‹
 
NewS‹
)

1073 
	`as£¹_·¿m
(
	`IS_RCC_AHB_PERIPH
(
RCC_AHBP”h
));

1074 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1076 ià(
NewS‹
 !ð
DISABLE
)

1078 
RCC
->
AHBENR
 |ð
RCC_AHBP”h
;

1082 
RCC
->
AHBENR
 &ð~
RCC_AHBP”h
;

1084 
	}
}

1101 
	$RCC_APB2P”hClockCmd
(
ušt32_t
 
RCC_APB2P”h
, 
FunùiÚ®S‹
 
NewS‹
)

1104 
	`as£¹_·¿m
(
	`IS_RCC_APB2_PERIPH
(
RCC_APB2P”h
));

1105 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1106 ià(
NewS‹
 !ð
DISABLE
)

1108 
RCC
->
APB2ENR
 |ð
RCC_APB2P”h
;

1112 
RCC
->
APB2ENR
 &ð~
RCC_APB2P”h
;

1114 
	}
}

1132 
	$RCC_APB1P”hClockCmd
(
ušt32_t
 
RCC_APB1P”h
, 
FunùiÚ®S‹
 
NewS‹
)

1135 
	`as£¹_·¿m
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1P”h
));

1136 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1137 ià(
NewS‹
 !ð
DISABLE
)

1139 
RCC
->
APB1ENR
 |ð
RCC_APB1P”h
;

1143 
RCC
->
APB1ENR
 &ð~
RCC_APB1P”h
;

1145 
	}
}

1147 #ifdeà
STM32F10X_CL


1159 
	$RCC_AHBP”hRe£tCmd
(
ušt32_t
 
RCC_AHBP”h
, 
FunùiÚ®S‹
 
NewS‹
)

1162 
	`as£¹_·¿m
(
	`IS_RCC_AHB_PERIPH_RESET
(
RCC_AHBP”h
));

1163 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1165 ià(
NewS‹
 !ð
DISABLE
)

1167 
RCC
->
AHBRSTR
 |ð
RCC_AHBP”h
;

1171 
RCC
->
AHBRSTR
 &ð~
RCC_AHBP”h
;

1173 
	}
}

1191 
	$RCC_APB2P”hRe£tCmd
(
ušt32_t
 
RCC_APB2P”h
, 
FunùiÚ®S‹
 
NewS‹
)

1194 
	`as£¹_·¿m
(
	`IS_RCC_APB2_PERIPH
(
RCC_APB2P”h
));

1195 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1196 ià(
NewS‹
 !ð
DISABLE
)

1198 
RCC
->
APB2RSTR
 |ð
RCC_APB2P”h
;

1202 
RCC
->
APB2RSTR
 &ð~
RCC_APB2P”h
;

1204 
	}
}

1222 
	$RCC_APB1P”hRe£tCmd
(
ušt32_t
 
RCC_APB1P”h
, 
FunùiÚ®S‹
 
NewS‹
)

1225 
	`as£¹_·¿m
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1P”h
));

1226 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1227 ià(
NewS‹
 !ð
DISABLE
)

1229 
RCC
->
APB1RSTR
 |ð
RCC_APB1P”h
;

1233 
RCC
->
APB1RSTR
 &ð~
RCC_APB1P”h
;

1235 
	}
}

1243 
	$RCC_BackupRe£tCmd
(
FunùiÚ®S‹
 
NewS‹
)

1246 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1247 *(
__IO
 
ušt32_t
 *è
BDCR_BDRST_BB
 = (ušt32_t)
NewS‹
;

1248 
	}
}

1256 
	$RCC_ClockSecur™ySy¡emCmd
(
FunùiÚ®S‹
 
NewS‹
)

1259 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1260 *(
__IO
 
ušt32_t
 *è
CR_CSSON_BB
 = (ušt32_t)
NewS‹
;

1261 
	}
}

1288 
	$RCC_MCOCÚfig
(
ušt8_t
 
RCC_MCO
)

1291 
	`as£¹_·¿m
(
	`IS_RCC_MCO
(
RCC_MCO
));

1294 *(
__IO
 
ušt8_t
 *è
CFGR_BYTE4_ADDRESS
 = 
RCC_MCO
;

1295 
	}
}

1332 
FÏgStus
 
	$RCC_G‘FÏgStus
(
ušt8_t
 
RCC_FLAG
)

1334 
ušt32_t
 
tmp
 = 0;

1335 
ušt32_t
 
¡©u¤eg
 = 0;

1336 
FÏgStus
 
b™¡©us
 = 
RESET
;

1338 
	`as£¹_·¿m
(
	`IS_RCC_FLAG
(
RCC_FLAG
));

1341 
tmp
 = 
RCC_FLAG
 >> 5;

1342 ià(
tmp
 == 1)

1344 
¡©u¤eg
 = 
RCC
->
CR
;

1346 ià(
tmp
 == 2)

1348 
¡©u¤eg
 = 
RCC
->
BDCR
;

1352 
¡©u¤eg
 = 
RCC
->
CSR
;

1356 
tmp
 = 
RCC_FLAG
 & 
FLAG_Mask
;

1357 ià((
¡©u¤eg
 & ((
ušt32_t
)1 << 
tmp
)è!ð(ušt32_t)
RESET
)

1359 
b™¡©us
 = 
SET
;

1363 
b™¡©us
 = 
RESET
;

1367  
b™¡©us
;

1368 
	}
}

1377 
	$RCC_CË¬FÏg
()

1380 
RCC
->
CSR
 |ð
CSR_RMVF_S‘
;

1381 
	}
}

1408 
ITStus
 
	$RCC_G‘ITStus
(
ušt8_t
 
RCC_IT
)

1410 
ITStus
 
b™¡©us
 = 
RESET
;

1412 
	`as£¹_·¿m
(
	`IS_RCC_GET_IT
(
RCC_IT
));

1415 ià((
RCC
->
CIR
 & 
RCC_IT
è!ð(
ušt32_t
)
RESET
)

1417 
b™¡©us
 = 
SET
;

1421 
b™¡©us
 = 
RESET
;

1425  
b™¡©us
;

1426 
	}
}

1454 
	$RCC_CË¬ITP’dšgB™
(
ušt8_t
 
RCC_IT
)

1457 
	`as£¹_·¿m
(
	`IS_RCC_CLEAR_IT
(
RCC_IT
));

1461 *(
__IO
 
ušt8_t
 *è
CIR_BYTE3_ADDRESS
 = 
RCC_IT
;

1462 
	}
}

	@F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\src\stm32f10x_rtc.c

29 
	~"¡m32f10x_¹c.h
"

50 
	#RTC_LSB_MASK
 ((
ušt32_t
)0x0000FFFFè

	)

51 
	#PRLH_MSB_MASK
 ((
ušt32_t
)0x000F0000è

	)

96 
	$RTC_ITCÚfig
(
ušt16_t
 
RTC_IT
, 
FunùiÚ®S‹
 
NewS‹
)

99 
	`as£¹_·¿m
(
	`IS_RTC_IT
(
RTC_IT
));

100 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

102 ià(
NewS‹
 !ð
DISABLE
)

104 
RTC
->
CRH
 |ð
RTC_IT
;

108 
RTC
->
CRH
 &ð(
ušt16_t
)~
RTC_IT
;

110 
	}
}

117 
	$RTC_EÁ”CÚfigMode
()

120 
RTC
->
CRL
 |ð
RTC_CRL_CNF
;

121 
	}
}

128 
	$RTC_Ex™CÚfigMode
()

131 
RTC
->
CRL
 &ð(
ušt16_t
)~((ušt16_t)
RTC_CRL_CNF
);

132 
	}
}

139 
ušt32_t
 
	$RTC_G‘CouÁ”
()

141 
ušt16_t
 
high1
 = 0, 
high2
 = 0, 
low
 = 0;

143 
high1
 = 
RTC
->
CNTH
;

144 
low
 = 
RTC
->
CNTL
;

145 
high2
 = 
RTC
->
CNTH
;

147 ià(
high1
 !ð
high2
)

150  (((
ušt32_t
è
high2
 << 16 ) | 
RTC
->
CNTL
);

155  (((
ušt32_t
è
high1
 << 16 ) | 
low
);

157 
	}
}

164 
	$RTC_S‘CouÁ”
(
ušt32_t
 
CouÁ”V®ue
)

166 
	`RTC_EÁ”CÚfigMode
();

168 
RTC
->
CNTH
 = 
CouÁ”V®ue
 >> 16;

170 
RTC
->
CNTL
 = (
CouÁ”V®ue
 & 
RTC_LSB_MASK
);

171 
	`RTC_Ex™CÚfigMode
();

172 
	}
}

179 
	$RTC_S‘P»sÿËr
(
ušt32_t
 
P»sÿËrV®ue
)

182 
	`as£¹_·¿m
(
	`IS_RTC_PRESCALER
(
P»sÿËrV®ue
));

184 
	`RTC_EÁ”CÚfigMode
();

186 
RTC
->
PRLH
 = (
P»sÿËrV®ue
 & 
PRLH_MSB_MASK
) >> 16;

188 
RTC
->
PRLL
 = (
P»sÿËrV®ue
 & 
RTC_LSB_MASK
);

189 
	`RTC_Ex™CÚfigMode
();

190 
	}
}

197 
	$RTC_S‘AÏrm
(
ušt32_t
 
AÏrmV®ue
)

199 
	`RTC_EÁ”CÚfigMode
();

201 
RTC
->
ALRH
 = 
AÏrmV®ue
 >> 16;

203 
RTC
->
ALRL
 = (
AÏrmV®ue
 & 
RTC_LSB_MASK
);

204 
	`RTC_Ex™CÚfigMode
();

205 
	}
}

212 
ušt32_t
 
	$RTC_G‘Divid”
()

214 
ušt32_t
 
tmp
 = 0x00;

215 
tmp
 = ((
ušt32_t
)
RTC
->
DIVH
 & (uint32_t)0x000F) << 16;

216 
tmp
 |ð
RTC
->
DIVL
;

217  
tmp
;

218 
	}
}

226 
	$RTC_Wa™FÜLa¡Task
()

229 (
RTC
->
CRL
 & 
RTC_FLAG_RTOFF
è=ð(
ušt16_t
)
RESET
)

232 
	}
}

242 
	$RTC_Wa™FÜSynchro
()

245 
RTC
->
CRL
 &ð(
ušt16_t
)~
RTC_FLAG_RSF
;

247 (
RTC
->
CRL
 & 
RTC_FLAG_RSF
è=ð(
ušt16_t
)
RESET
)

250 
	}
}

263 
FÏgStus
 
	$RTC_G‘FÏgStus
(
ušt16_t
 
RTC_FLAG
)

265 
FÏgStus
 
b™¡©us
 = 
RESET
;

268 
	`as£¹_·¿m
(
	`IS_RTC_GET_FLAG
(
RTC_FLAG
));

270 ià((
RTC
->
CRL
 & 
RTC_FLAG
è!ð(
ušt16_t
)
RESET
)

272 
b™¡©us
 = 
SET
;

276 
b™¡©us
 = 
RESET
;

278  
b™¡©us
;

279 
	}
}

292 
	$RTC_CË¬FÏg
(
ušt16_t
 
RTC_FLAG
)

295 
	`as£¹_·¿m
(
	`IS_RTC_CLEAR_FLAG
(
RTC_FLAG
));

298 
RTC
->
CRL
 &ð(
ušt16_t
)~
RTC_FLAG
;

299 
	}
}

310 
ITStus
 
	$RTC_G‘ITStus
(
ušt16_t
 
RTC_IT
)

312 
ITStus
 
b™¡©us
 = 
RESET
;

314 
	`as£¹_·¿m
(
	`IS_RTC_GET_IT
(
RTC_IT
));

316 
b™¡©us
 = (
ITStus
)(
RTC
->
CRL
 & 
RTC_IT
);

317 ià(((
RTC
->
CRH
 & 
RTC_IT
è!ð(
ušt16_t
)
RESET
è&& (
b™¡©us
 != (uint16_t)RESET))

319 
b™¡©us
 = 
SET
;

323 
b™¡©us
 = 
RESET
;

325  
b™¡©us
;

326 
	}
}

337 
	$RTC_CË¬ITP’dšgB™
(
ušt16_t
 
RTC_IT
)

340 
	`as£¹_·¿m
(
	`IS_RTC_IT
(
RTC_IT
));

343 
RTC
->
CRL
 &ð(
ušt16_t
)~
RTC_IT
;

344 
	}
}

	@F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\src\stm32f10x_sdio.c

29 
	~"¡m32f10x_sdio.h
"

30 
	~"¡m32f10x_rcc.h
"

46 
	#SDIO_OFFSET
 (
SDIO_BASE
 - 
PERIPH_BASE
)

	)

51 
	#CLKCR_OFFSET
 (
SDIO_OFFSET
 + 0x04)

	)

52 
	#CLKEN_B™Numb”
 0x08

	)

53 
	#CLKCR_CLKEN_BB
 (
PERIPH_BB_BASE
 + (
CLKCR_OFFSET
 * 32è+ (
CLKEN_B™Numb”
 * 4))

	)

58 
	#CMD_OFFSET
 (
SDIO_OFFSET
 + 0x0C)

	)

59 
	#SDIOSUSPEND_B™Numb”
 0x0B

	)

60 
	#CMD_SDIOSUSPEND_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32è+ (
SDIOSUSPEND_B™Numb”
 * 4))

	)

63 
	#ENCMDCOMPL_B™Numb”
 0x0C

	)

64 
	#CMD_ENCMDCOMPL_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32è+ (
ENCMDCOMPL_B™Numb”
 * 4))

	)

67 
	#NIEN_B™Numb”
 0x0D

	)

68 
	#CMD_NIEN_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32è+ (
NIEN_B™Numb”
 * 4))

	)

71 
	#ATACMD_B™Numb”
 0x0E

	)

72 
	#CMD_ATACMD_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32è+ (
ATACMD_B™Numb”
 * 4))

	)

77 
	#DCTRL_OFFSET
 (
SDIO_OFFSET
 + 0x2C)

	)

78 
	#DMAEN_B™Numb”
 0x03

	)

79 
	#DCTRL_DMAEN_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32è+ (
DMAEN_B™Numb”
 * 4))

	)

82 
	#RWSTART_B™Numb”
 0x08

	)

83 
	#DCTRL_RWSTART_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32è+ (
RWSTART_B™Numb”
 * 4))

	)

86 
	#RWSTOP_B™Numb”
 0x09

	)

87 
	#DCTRL_RWSTOP_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32è+ (
RWSTOP_B™Numb”
 * 4))

	)

90 
	#RWMOD_B™Numb”
 0x0A

	)

91 
	#DCTRL_RWMOD_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32è+ (
RWMOD_B™Numb”
 * 4))

	)

94 
	#SDIOEN_B™Numb”
 0x0B

	)

95 
	#DCTRL_SDIOEN_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32è+ (
SDIOEN_B™Numb”
 * 4))

	)

102 
	#CLKCR_CLEAR_MASK
 ((
ušt32_t
)0xFFFF8100)

	)

107 
	#PWR_PWRCTRL_MASK
 ((
ušt32_t
)0xFFFFFFFC)

	)

112 
	#DCTRL_CLEAR_MASK
 ((
ušt32_t
)0xFFFFFF08)

	)

117 
	#CMD_CLEAR_MASK
 ((
ušt32_t
)0xFFFFF800)

	)

120 
	#SDIO_RESP_ADDR
 ((
ušt32_t
)(
SDIO_BASE
 + 0x14))

	)

167 
	$SDIO_DeIn™
()

169 
SDIO
->
POWER
 = 0x00000000;

170 
SDIO
->
CLKCR
 = 0x00000000;

171 
SDIO
->
ARG
 = 0x00000000;

172 
SDIO
->
CMD
 = 0x00000000;

173 
SDIO
->
DTIMER
 = 0x00000000;

174 
SDIO
->
DLEN
 = 0x00000000;

175 
SDIO
->
DCTRL
 = 0x00000000;

176 
SDIO
->
ICR
 = 0x00C007FF;

177 
SDIO
->
MASK
 = 0x00000000;

178 
	}
}

187 
	$SDIO_In™
(
SDIO_In™Ty³Def
* 
SDIO_In™SŒuù
)

189 
ušt32_t
 
tm´eg
 = 0;

192 
	`as£¹_·¿m
(
	`IS_SDIO_CLOCK_EDGE
(
SDIO_In™SŒuù
->
SDIO_ClockEdge
));

193 
	`as£¹_·¿m
(
	`IS_SDIO_CLOCK_BYPASS
(
SDIO_In™SŒuù
->
SDIO_ClockBy·ss
));

194 
	`as£¹_·¿m
(
	`IS_SDIO_CLOCK_POWER_SAVE
(
SDIO_In™SŒuù
->
SDIO_ClockPow”Save
));

195 
	`as£¹_·¿m
(
	`IS_SDIO_BUS_WIDE
(
SDIO_In™SŒuù
->
SDIO_BusWide
));

196 
	`as£¹_·¿m
(
	`IS_SDIO_HARDWARE_FLOW_CONTROL
(
SDIO_In™SŒuù
->
SDIO_H¬dw¬eFlowCÚŒÞ
));

200 
tm´eg
 = 
SDIO
->
CLKCR
;

203 
tm´eg
 &ð
CLKCR_CLEAR_MASK
;

211 
tm´eg
 |ð(
SDIO_In™SŒuù
->
SDIO_ClockDiv
 | SDIO_In™SŒuù->
SDIO_ClockPow”Save
 |

212 
SDIO_In™SŒuù
->
SDIO_ClockBy·ss
 | SDIO_In™SŒuù->
SDIO_BusWide
 |

213 
SDIO_In™SŒuù
->
SDIO_ClockEdge
 | SDIO_In™SŒuù->
SDIO_H¬dw¬eFlowCÚŒÞ
);

216 
SDIO
->
CLKCR
 = 
tm´eg
;

217 
	}
}

225 
	$SDIO_SŒuùIn™
(
SDIO_In™Ty³Def
* 
SDIO_In™SŒuù
)

228 
SDIO_In™SŒuù
->
SDIO_ClockDiv
 = 0x00;

229 
SDIO_In™SŒuù
->
SDIO_ClockEdge
 = 
SDIO_ClockEdge_Risšg
;

230 
SDIO_In™SŒuù
->
SDIO_ClockBy·ss
 = 
SDIO_ClockBy·ss_Di§bË
;

231 
SDIO_In™SŒuù
->
SDIO_ClockPow”Save
 = 
SDIO_ClockPow”Save_Di§bË
;

232 
SDIO_In™SŒuù
->
SDIO_BusWide
 = 
SDIO_BusWide_1b
;

233 
SDIO_In™SŒuù
->
SDIO_H¬dw¬eFlowCÚŒÞ
 = 
SDIO_H¬dw¬eFlowCÚŒÞ_Di§bË
;

234 
	}
}

241 
	$SDIO_ClockCmd
(
FunùiÚ®S‹
 
NewS‹
)

244 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

246 *(
__IO
 
ušt32_t
 *è
CLKCR_CLKEN_BB
 = (ušt32_t)
NewS‹
;

247 
	}
}

257 
	$SDIO_S‘Pow”S‹
(
ušt32_t
 
SDIO_Pow”S‹
)

260 
	`as£¹_·¿m
(
	`IS_SDIO_POWER_STATE
(
SDIO_Pow”S‹
));

262 
SDIO
->
POWER
 = 
SDIO_Pow”S‹
;

263 
	}
}

274 
ušt32_t
 
	$SDIO_G‘Pow”S‹
()

276  (
SDIO
->
POWER
 & (~
PWR_PWRCTRL_MASK
));

277 
	}
}

312 
	$SDIO_ITCÚfig
(
ušt32_t
 
SDIO_IT
, 
FunùiÚ®S‹
 
NewS‹
)

315 
	`as£¹_·¿m
(
	`IS_SDIO_IT
(
SDIO_IT
));

316 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

318 ià(
NewS‹
 !ð
DISABLE
)

321 
SDIO
->
MASK
 |ð
SDIO_IT
;

326 
SDIO
->
MASK
 &ð~
SDIO_IT
;

328 
	}
}

336 
	$SDIO_DMACmd
(
FunùiÚ®S‹
 
NewS‹
)

339 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

341 *(
__IO
 
ušt32_t
 *è
DCTRL_DMAEN_BB
 = (ušt32_t)
NewS‹
;

342 
	}
}

351 
	$SDIO_S’dCommªd
(
SDIO_CmdIn™Ty³Def
 *
SDIO_CmdIn™SŒuù
)

353 
ušt32_t
 
tm´eg
 = 0;

356 
	`as£¹_·¿m
(
	`IS_SDIO_CMD_INDEX
(
SDIO_CmdIn™SŒuù
->
SDIO_CmdIndex
));

357 
	`as£¹_·¿m
(
	`IS_SDIO_RESPONSE
(
SDIO_CmdIn™SŒuù
->
SDIO_Re¥Ú£
));

358 
	`as£¹_·¿m
(
	`IS_SDIO_WAIT
(
SDIO_CmdIn™SŒuù
->
SDIO_Wa™
));

359 
	`as£¹_·¿m
(
	`IS_SDIO_CPSM
(
SDIO_CmdIn™SŒuù
->
SDIO_CPSM
));

363 
SDIO
->
ARG
 = 
SDIO_CmdIn™SŒuù
->
SDIO_Argum’t
;

367 
tm´eg
 = 
SDIO
->
CMD
;

369 
tm´eg
 &ð
CMD_CLEAR_MASK
;

374 
tm´eg
 |ð(
ušt32_t
)
SDIO_CmdIn™SŒuù
->
SDIO_CmdIndex
 | SDIO_CmdIn™SŒuù->
SDIO_Re¥Ú£


375 | 
SDIO_CmdIn™SŒuù
->
SDIO_Wa™
 | SDIO_CmdIn™SŒuù->
SDIO_CPSM
;

378 
SDIO
->
CMD
 = 
tm´eg
;

379 
	}
}

387 
	$SDIO_CmdSŒuùIn™
(
SDIO_CmdIn™Ty³Def
* 
SDIO_CmdIn™SŒuù
)

390 
SDIO_CmdIn™SŒuù
->
SDIO_Argum’t
 = 0x00;

391 
SDIO_CmdIn™SŒuù
->
SDIO_CmdIndex
 = 0x00;

392 
SDIO_CmdIn™SŒuù
->
SDIO_Re¥Ú£
 = 
SDIO_Re¥Ú£_No
;

393 
SDIO_CmdIn™SŒuù
->
SDIO_Wa™
 = 
SDIO_Wa™_No
;

394 
SDIO_CmdIn™SŒuù
->
SDIO_CPSM
 = 
SDIO_CPSM_Di§bË
;

395 
	}
}

402 
ušt8_t
 
	$SDIO_G‘CommªdRe¥Ú£
()

404  (
ušt8_t
)(
SDIO
->
RESPCMD
);

405 
	}
}

417 
ušt32_t
 
	$SDIO_G‘Re¥Ú£
(
ušt32_t
 
SDIO_RESP
)

419 
__IO
 
ušt32_t
 
tmp
 = 0;

422 
	`as£¹_·¿m
(
	`IS_SDIO_RESP
(
SDIO_RESP
));

424 
tmp
 = 
SDIO_RESP_ADDR
 + 
SDIO_RESP
;

426  (*(
__IO
 
ušt32_t
 *è
tmp
);

427 
	}
}

436 
	$SDIO_D©aCÚfig
(
SDIO_D©aIn™Ty³Def
* 
SDIO_D©aIn™SŒuù
)

438 
ušt32_t
 
tm´eg
 = 0;

441 
	`as£¹_·¿m
(
	`IS_SDIO_DATA_LENGTH
(
SDIO_D©aIn™SŒuù
->
SDIO_D©aL’gth
));

442 
	`as£¹_·¿m
(
	`IS_SDIO_BLOCK_SIZE
(
SDIO_D©aIn™SŒuù
->
SDIO_D©aBlockSize
));

443 
	`as£¹_·¿m
(
	`IS_SDIO_TRANSFER_DIR
(
SDIO_D©aIn™SŒuù
->
SDIO_T¿nsãrDœ
));

444 
	`as£¹_·¿m
(
	`IS_SDIO_TRANSFER_MODE
(
SDIO_D©aIn™SŒuù
->
SDIO_T¿nsãrMode
));

445 
	`as£¹_·¿m
(
	`IS_SDIO_DPSM
(
SDIO_D©aIn™SŒuù
->
SDIO_DPSM
));

449 
SDIO
->
DTIMER
 = 
SDIO_D©aIn™SŒuù
->
SDIO_D©aTimeOut
;

453 
SDIO
->
DLEN
 = 
SDIO_D©aIn™SŒuù
->
SDIO_D©aL’gth
;

457 
tm´eg
 = 
SDIO
->
DCTRL
;

459 
tm´eg
 &ð
DCTRL_CLEAR_MASK
;

464 
tm´eg
 |ð(
ušt32_t
)
SDIO_D©aIn™SŒuù
->
SDIO_D©aBlockSize
 | SDIO_D©aIn™SŒuù->
SDIO_T¿nsãrDœ


465 | 
SDIO_D©aIn™SŒuù
->
SDIO_T¿nsãrMode
 | SDIO_D©aIn™SŒuù->
SDIO_DPSM
;

468 
SDIO
->
DCTRL
 = 
tm´eg
;

469 
	}
}

477 
	$SDIO_D©aSŒuùIn™
(
SDIO_D©aIn™Ty³Def
* 
SDIO_D©aIn™SŒuù
)

480 
SDIO_D©aIn™SŒuù
->
SDIO_D©aTimeOut
 = 0xFFFFFFFF;

481 
SDIO_D©aIn™SŒuù
->
SDIO_D©aL’gth
 = 0x00;

482 
SDIO_D©aIn™SŒuù
->
SDIO_D©aBlockSize
 = 
SDIO_D©aBlockSize_1b
;

483 
SDIO_D©aIn™SŒuù
->
SDIO_T¿nsãrDœ
 = 
SDIO_T¿nsãrDœ_ToC¬d
;

484 
SDIO_D©aIn™SŒuù
->
SDIO_T¿nsãrMode
 = 
SDIO_T¿nsãrMode_Block
;

485 
SDIO_D©aIn™SŒuù
->
SDIO_DPSM
 = 
SDIO_DPSM_Di§bË
;

486 
	}
}

493 
ušt32_t
 
	$SDIO_G‘D©aCouÁ”
()

495  
SDIO
->
DCOUNT
;

496 
	}
}

503 
ušt32_t
 
	$SDIO_R—dD©a
()

505  
SDIO
->
FIFO
;

506 
	}
}

513 
	$SDIO_Wr™eD©a
(
ušt32_t
 
D©a
)

515 
SDIO
->
FIFO
 = 
D©a
;

516 
	}
}

523 
ušt32_t
 
	$SDIO_G‘FIFOCouÁ
()

525  
SDIO
->
FIFOCNT
;

526 
	}
}

534 
	$SDIO_S¹SDIOR—dWa™
(
FunùiÚ®S‹
 
NewS‹
)

537 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

539 *(
__IO
 
ušt32_t
 *è
DCTRL_RWSTART_BB
 = (ušt32_tè
NewS‹
;

540 
	}
}

548 
	$SDIO_StÝSDIOR—dWa™
(
FunùiÚ®S‹
 
NewS‹
)

551 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

553 *(
__IO
 
ušt32_t
 *è
DCTRL_RWSTOP_BB
 = (ušt32_tè
NewS‹
;

554 
	}
}

564 
	$SDIO_S‘SDIOR—dWa™Mode
(
ušt32_t
 
SDIO_R—dWa™Mode
)

567 
	`as£¹_·¿m
(
	`IS_SDIO_READWAIT_MODE
(
SDIO_R—dWa™Mode
));

569 *(
__IO
 
ušt32_t
 *è
DCTRL_RWMOD_BB
 = 
SDIO_R—dWa™Mode
;

570 
	}
}

578 
	$SDIO_S‘SDIOO³¿tiÚ
(
FunùiÚ®S‹
 
NewS‹
)

581 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

583 *(
__IO
 
ušt32_t
 *è
DCTRL_SDIOEN_BB
 = (ušt32_t)
NewS‹
;

584 
	}
}

592 
	$SDIO_S’dSDIOSu¥’dCmd
(
FunùiÚ®S‹
 
NewS‹
)

595 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

597 *(
__IO
 
ušt32_t
 *è
CMD_SDIOSUSPEND_BB
 = (ušt32_t)
NewS‹
;

598 
	}
}

606 
	$SDIO_CommªdCom¶‘iÚCmd
(
FunùiÚ®S‹
 
NewS‹
)

609 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

611 *(
__IO
 
ušt32_t
 *è
CMD_ENCMDCOMPL_BB
 = (ušt32_t)
NewS‹
;

612 
	}
}

619 
	$SDIO_CEATAITCmd
(
FunùiÚ®S‹
 
NewS‹
)

622 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

624 *(
__IO
 
ušt32_t
 *è
CMD_NIEN_BB
 = (ušt32_t)((~((ušt32_t)
NewS‹
)) & ((uint32_t)0x1));

625 
	}
}

632 
	$SDIO_S’dCEATACmd
(
FunùiÚ®S‹
 
NewS‹
)

635 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

637 *(
__IO
 
ušt32_t
 *è
CMD_ATACMD_BB
 = (ušt32_t)
NewS‹
;

638 
	}
}

671 
FÏgStus
 
	$SDIO_G‘FÏgStus
(
ušt32_t
 
SDIO_FLAG
)

673 
FÏgStus
 
b™¡©us
 = 
RESET
;

676 
	`as£¹_·¿m
(
	`IS_SDIO_FLAG
(
SDIO_FLAG
));

678 ià((
SDIO
->
STA
 & 
SDIO_FLAG
è!ð(
ušt32_t
)
RESET
)

680 
b™¡©us
 = 
SET
;

684 
b™¡©us
 = 
RESET
;

686  
b™¡©us
;

687 
	}
}

709 
	$SDIO_CË¬FÏg
(
ušt32_t
 
SDIO_FLAG
)

712 
	`as£¹_·¿m
(
	`IS_SDIO_CLEAR_FLAG
(
SDIO_FLAG
));

714 
SDIO
->
ICR
 = 
SDIO_FLAG
;

715 
	}
}

748 
ITStus
 
	$SDIO_G‘ITStus
(
ušt32_t
 
SDIO_IT
)

750 
ITStus
 
b™¡©us
 = 
RESET
;

753 
	`as£¹_·¿m
(
	`IS_SDIO_GET_IT
(
SDIO_IT
));

754 ià((
SDIO
->
STA
 & 
SDIO_IT
è!ð(
ušt32_t
)
RESET
)

756 
b™¡©us
 = 
SET
;

760 
b™¡©us
 = 
RESET
;

762  
b™¡©us
;

763 
	}
}

784 
	$SDIO_CË¬ITP’dšgB™
(
ušt32_t
 
SDIO_IT
)

787 
	`as£¹_·¿m
(
	`IS_SDIO_CLEAR_IT
(
SDIO_IT
));

789 
SDIO
->
ICR
 = 
SDIO_IT
;

790 
	}
}

	@F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\src\stm32f10x_spi.c

29 
	~"¡m32f10x_¥i.h
"

30 
	~"¡m32f10x_rcc.h
"

55 
	#CR1_SPE_S‘
 ((
ušt16_t
)0x0040)

	)

56 
	#CR1_SPE_Re£t
 ((
ušt16_t
)0xFFBF)

	)

59 
	#I2SCFGR_I2SE_S‘
 ((
ušt16_t
)0x0400)

	)

60 
	#I2SCFGR_I2SE_Re£t
 ((
ušt16_t
)0xFBFF)

	)

63 
	#CR1_CRCNext_S‘
 ((
ušt16_t
)0x1000)

	)

66 
	#CR1_CRCEN_S‘
 ((
ušt16_t
)0x2000)

	)

67 
	#CR1_CRCEN_Re£t
 ((
ušt16_t
)0xDFFF)

	)

70 
	#CR2_SSOE_S‘
 ((
ušt16_t
)0x0004)

	)

71 
	#CR2_SSOE_Re£t
 ((
ušt16_t
)0xFFFB)

	)

74 
	#CR1_CLEAR_Mask
 ((
ušt16_t
)0x3040)

	)

75 
	#I2SCFGR_CLEAR_Mask
 ((
ušt16_t
)0xF040)

	)

78 
	#SPI_Mode_S–eù
 ((
ušt16_t
)0xF7FF)

	)

79 
	#I2S_Mode_S–eù
 ((
ušt16_t
)0x0800)

	)

82 
	#I2S2_CLOCK_SRC
 ((
ušt32_t
)(0x00020000))

	)

83 
	#I2S3_CLOCK_SRC
 ((
ušt32_t
)(0x00040000))

	)

84 
	#I2S_MUL_MASK
 ((
ušt32_t
)(0x0000F000))

	)

85 
	#I2S_DIV_MASK
 ((
ušt32_t
)(0x000000F0))

	)

125 
	$SPI_I2S_DeIn™
(
SPI_Ty³Def
* 
SPIx
)

128 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

130 ià(
SPIx
 =ð
SPI1
)

133 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_SPI1
, 
ENABLE
);

135 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_SPI1
, 
DISABLE
);

137 ià(
SPIx
 =ð
SPI2
)

140 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_SPI2
, 
ENABLE
);

142 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_SPI2
, 
DISABLE
);

146 ià(
SPIx
 =ð
SPI3
)

149 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_SPI3
, 
ENABLE
);

151 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_SPI3
, 
DISABLE
);

154 
	}
}

164 
	$SPI_In™
(
SPI_Ty³Def
* 
SPIx
, 
SPI_In™Ty³Def
* 
SPI_In™SŒuù
)

166 
ušt16_t
 
tm´eg
 = 0;

169 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

172 
	`as£¹_·¿m
(
	`IS_SPI_DIRECTION_MODE
(
SPI_In™SŒuù
->
SPI_DœeùiÚ
));

173 
	`as£¹_·¿m
(
	`IS_SPI_MODE
(
SPI_In™SŒuù
->
SPI_Mode
));

174 
	`as£¹_·¿m
(
	`IS_SPI_DATASIZE
(
SPI_In™SŒuù
->
SPI_D©aSize
));

175 
	`as£¹_·¿m
(
	`IS_SPI_CPOL
(
SPI_In™SŒuù
->
SPI_CPOL
));

176 
	`as£¹_·¿m
(
	`IS_SPI_CPHA
(
SPI_In™SŒuù
->
SPI_CPHA
));

177 
	`as£¹_·¿m
(
	`IS_SPI_NSS
(
SPI_In™SŒuù
->
SPI_NSS
));

178 
	`as£¹_·¿m
(
	`IS_SPI_BAUDRATE_PRESCALER
(
SPI_In™SŒuù
->
SPI_BaudR©eP»sÿËr
));

179 
	`as£¹_·¿m
(
	`IS_SPI_FIRST_BIT
(
SPI_In™SŒuù
->
SPI_Fœ¡B™
));

180 
	`as£¹_·¿m
(
	`IS_SPI_CRC_POLYNOMIAL
(
SPI_In™SŒuù
->
SPI_CRCPÞynomŸl
));

184 
tm´eg
 = 
SPIx
->
CR1
;

186 
tm´eg
 &ð
CR1_CLEAR_Mask
;

195 
tm´eg
 |ð(
ušt16_t
)((
ušt32_t
)
SPI_In™SŒuù
->
SPI_DœeùiÚ
 | SPI_In™SŒuù->
SPI_Mode
 |

196 
SPI_In™SŒuù
->
SPI_D©aSize
 | SPI_In™SŒuù->
SPI_CPOL
 |

197 
SPI_In™SŒuù
->
SPI_CPHA
 | SPI_In™SŒuù->
SPI_NSS
 |

198 
SPI_In™SŒuù
->
SPI_BaudR©eP»sÿËr
 | SPI_In™SŒuù->
SPI_Fœ¡B™
);

200 
SPIx
->
CR1
 = 
tm´eg
;

203 
SPIx
->
I2SCFGR
 &ð
SPI_Mode_S–eù
;

207 
SPIx
->
CRCPR
 = 
SPI_In™SŒuù
->
SPI_CRCPÞynomŸl
;

208 
	}
}

225 
	$I2S_In™
(
SPI_Ty³Def
* 
SPIx
, 
I2S_In™Ty³Def
* 
I2S_In™SŒuù
)

227 
ušt16_t
 
tm´eg
 = 0, 
i2sdiv
 = 2, 
i2sodd
 = 0, 
·ck‘Ëngth
 = 1;

228 
ušt32_t
 
tmp
 = 0;

229 
RCC_ClocksTy³Def
 
RCC_Clocks
;

230 
ušt32_t
 
sourûþock
 = 0;

233 
	`as£¹_·¿m
(
	`IS_SPI_23_PERIPH
(
SPIx
));

234 
	`as£¹_·¿m
(
	`IS_I2S_MODE
(
I2S_In™SŒuù
->
I2S_Mode
));

235 
	`as£¹_·¿m
(
	`IS_I2S_STANDARD
(
I2S_In™SŒuù
->
I2S_Snd¬d
));

236 
	`as£¹_·¿m
(
	`IS_I2S_DATA_FORMAT
(
I2S_In™SŒuù
->
I2S_D©aFÜm©
));

237 
	`as£¹_·¿m
(
	`IS_I2S_MCLK_OUTPUT
(
I2S_In™SŒuù
->
I2S_MCLKOuut
));

238 
	`as£¹_·¿m
(
	`IS_I2S_AUDIO_FREQ
(
I2S_In™SŒuù
->
I2S_AudioF»q
));

239 
	`as£¹_·¿m
(
	`IS_I2S_CPOL
(
I2S_In™SŒuù
->
I2S_CPOL
));

243 
SPIx
->
I2SCFGR
 &ð
I2SCFGR_CLEAR_Mask
;

244 
SPIx
->
I2SPR
 = 0x0002;

247 
tm´eg
 = 
SPIx
->
I2SCFGR
;

250 if(
I2S_In™SŒuù
->
I2S_AudioF»q
 =ð
I2S_AudioF»q_DeçuÉ
)

252 
i2sodd
 = (
ušt16_t
)0;

253 
i2sdiv
 = (
ušt16_t
)2;

259 if(
I2S_In™SŒuù
->
I2S_D©aFÜm©
 =ð
I2S_D©aFÜm©_16b
)

262 
·ck‘Ëngth
 = 1;

267 
·ck‘Ëngth
 = 2;

271 if(((
ušt32_t
)
SPIx
è=ð
SPI2_BASE
)

274 
tmp
 = 
I2S2_CLOCK_SRC
;

279 
tmp
 = 
I2S3_CLOCK_SRC
;

284 #ifdeà
STM32F10X_CL


285 if((
RCC
->
CFGR2
 & 
tmp
) != 0)

288 
tmp
 = (
ušt32_t
)((
RCC
->
CFGR2
 & 
I2S_MUL_MASK
) >> 12);

291 if((
tmp
 > 5) && (tmp < 15))

294 
tmp
 += 2;

298 ià(
tmp
 == 15)

301 
tmp
 = 20;

305 
sourûþock
 = (
ušt32_t
)(((
RCC
->
CFGR2
 & 
I2S_DIV_MASK
) >> 4) + 1);

308 
sourûþock
 = (
ušt32_t
è((
HSE_V®ue
 / sourûþockè* 
tmp
 * 2);

313 
	`RCC_G‘ClocksF»q
(&
RCC_Clocks
);

316 
sourûþock
 = 
RCC_Clocks
.
SYSCLK_F»qu’cy
;

320 
	`RCC_G‘ClocksF»q
(&
RCC_Clocks
);

323 
sourûþock
 = 
RCC_Clocks
.
SYSCLK_F»qu’cy
;

327 if(
I2S_In™SŒuù
->
I2S_MCLKOuut
 =ð
I2S_MCLKOuut_EÇbË
)

330 
tmp
 = (
ušt16_t
)(((((
sourûþock
 / 256è* 10è/ 
I2S_In™SŒuù
->
I2S_AudioF»q
)) + 5);

335 
tmp
 = (
ušt16_t
)(((((
sourûþock
 / (32 * 
·ck‘Ëngth
)è*10 ) / 
I2S_In™SŒuù
->
I2S_AudioF»q
)) + 5);

339 
tmp
 =mp / 10;

342 
i2sodd
 = (
ušt16_t
)(
tmp
 & (uint16_t)0x0001);

345 
i2sdiv
 = (
ušt16_t
)((
tmp
 - 
i2sodd
) / 2);

348 
i2sodd
 = (
ušt16_t
) (i2sodd << 8);

352 ià((
i2sdiv
 < 2) || (i2sdiv > 0xFF))

355 
i2sdiv
 = 2;

356 
i2sodd
 = 0;

360 
SPIx
->
I2SPR
 = (
ušt16_t
)(
i2sdiv
 | (ušt16_t)(
i2sodd
 | (ušt16_t)
I2S_In™SŒuù
->
I2S_MCLKOuut
));

363 
tm´eg
 |ð(
ušt16_t
)(
I2S_Mode_S–eù
 | (ušt16_t)(
I2S_In™SŒuù
->
I2S_Mode
 | \

364 (
ušt16_t
)(
I2S_In™SŒuù
->
I2S_Snd¬d
 | (ušt16_t)(I2S_In™SŒuù->
I2S_D©aFÜm©
 | \

365 (
ušt16_t
)
I2S_In™SŒuù
->
I2S_CPOL
))));

368 
SPIx
->
I2SCFGR
 = 
tm´eg
;

369 
	}
}

376 
	$SPI_SŒuùIn™
(
SPI_In™Ty³Def
* 
SPI_In™SŒuù
)

380 
SPI_In™SŒuù
->
SPI_DœeùiÚ
 = 
SPI_DœeùiÚ_2Lšes_FuÎDu¶ex
;

382 
SPI_In™SŒuù
->
SPI_Mode
 = 
SPI_Mode_SÏve
;

384 
SPI_In™SŒuù
->
SPI_D©aSize
 = 
SPI_D©aSize_8b
;

386 
SPI_In™SŒuù
->
SPI_CPOL
 = 
SPI_CPOL_Low
;

388 
SPI_In™SŒuù
->
SPI_CPHA
 = 
SPI_CPHA_1Edge
;

390 
SPI_In™SŒuù
->
SPI_NSS
 = 
SPI_NSS_H¬d
;

392 
SPI_In™SŒuù
->
SPI_BaudR©eP»sÿËr
 = 
SPI_BaudR©eP»sÿËr_2
;

394 
SPI_In™SŒuù
->
SPI_Fœ¡B™
 = 
SPI_Fœ¡B™_MSB
;

396 
SPI_In™SŒuù
->
SPI_CRCPÞynomŸl
 = 7;

397 
	}
}

404 
	$I2S_SŒuùIn™
(
I2S_In™Ty³Def
* 
I2S_In™SŒuù
)

408 
I2S_In™SŒuù
->
I2S_Mode
 = 
I2S_Mode_SÏveTx
;

411 
I2S_In™SŒuù
->
I2S_Snd¬d
 = 
I2S_Snd¬d_Phžls
;

414 
I2S_In™SŒuù
->
I2S_D©aFÜm©
 = 
I2S_D©aFÜm©_16b
;

417 
I2S_In™SŒuù
->
I2S_MCLKOuut
 = 
I2S_MCLKOuut_Di§bË
;

420 
I2S_In™SŒuù
->
I2S_AudioF»q
 = 
I2S_AudioF»q_DeçuÉ
;

423 
I2S_In™SŒuù
->
I2S_CPOL
 = 
I2S_CPOL_Low
;

424 
	}
}

433 
	$SPI_Cmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
)

436 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

437 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

438 ià(
NewS‹
 !ð
DISABLE
)

441 
SPIx
->
CR1
 |ð
CR1_SPE_S‘
;

446 
SPIx
->
CR1
 &ð
CR1_SPE_Re£t
;

448 
	}
}

457 
	$I2S_Cmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
)

460 
	`as£¹_·¿m
(
	`IS_SPI_23_PERIPH
(
SPIx
));

461 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

462 ià(
NewS‹
 !ð
DISABLE
)

465 
SPIx
->
I2SCFGR
 |ð
I2SCFGR_I2SE_S‘
;

470 
SPIx
->
I2SCFGR
 &ð
I2SCFGR_I2SE_Re£t
;

472 
	}
}

488 
	$SPI_I2S_ITCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
SPI_I2S_IT
, 
FunùiÚ®S‹
 
NewS‹
)

490 
ušt16_t
 
™pos
 = 0, 
™mask
 = 0 ;

492 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

493 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

494 
	`as£¹_·¿m
(
	`IS_SPI_I2S_CONFIG_IT
(
SPI_I2S_IT
));

497 
™pos
 = 
SPI_I2S_IT
 >> 4;

500 
™mask
 = (
ušt16_t
)1 << (ušt16_t)
™pos
;

502 ià(
NewS‹
 !ð
DISABLE
)

505 
SPIx
->
CR2
 |ð
™mask
;

510 
SPIx
->
CR2
 &ð(
ušt16_t
)~
™mask
;

512 
	}
}

527 
	$SPI_I2S_DMACmd
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_I2S_DMAReq
, 
FunùiÚ®S‹
 
NewS‹
)

530 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

531 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

532 
	`as£¹_·¿m
(
	`IS_SPI_I2S_DMAREQ
(
SPI_I2S_DMAReq
));

533 ià(
NewS‹
 !ð
DISABLE
)

536 
SPIx
->
CR2
 |ð
SPI_I2S_DMAReq
;

541 
SPIx
->
CR2
 &ð(
ušt16_t
)~
SPI_I2S_DMAReq
;

543 
	}
}

553 
	$SPI_I2S_S’dD©a
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
D©a
)

556 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

559 
SPIx
->
DR
 = 
D©a
;

560 
	}
}

569 
ušt16_t
 
	$SPI_I2S_ReûiveD©a
(
SPI_Ty³Def
* 
SPIx
)

572 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

575  
SPIx
->
DR
;

576 
	}
}

587 
	$SPI_NSSIÁ”ÇlSoáw¬eCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_NSSIÁ”ÇlSoá
)

590 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

591 
	`as£¹_·¿m
(
	`IS_SPI_NSS_INTERNAL
(
SPI_NSSIÁ”ÇlSoá
));

592 ià(
SPI_NSSIÁ”ÇlSoá
 !ð
SPI_NSSIÁ”ÇlSoá_Re£t
)

595 
SPIx
->
CR1
 |ð
SPI_NSSIÁ”ÇlSoá_S‘
;

600 
SPIx
->
CR1
 &ð
SPI_NSSIÁ”ÇlSoá_Re£t
;

602 
	}
}

611 
	$SPI_SSOuutCmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
)

614 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

615 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

616 ià(
NewS‹
 !ð
DISABLE
)

619 
SPIx
->
CR2
 |ð
CR2_SSOE_S‘
;

624 
SPIx
->
CR2
 &ð
CR2_SSOE_Re£t
;

626 
	}
}

637 
	$SPI_D©aSizeCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_D©aSize
)

640 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

641 
	`as£¹_·¿m
(
	`IS_SPI_DATASIZE
(
SPI_D©aSize
));

643 
SPIx
->
CR1
 &ð(
ušt16_t
)~
SPI_D©aSize_16b
;

645 
SPIx
->
CR1
 |ð
SPI_D©aSize
;

646 
	}
}

653 
	$SPI_T¿nsm™CRC
(
SPI_Ty³Def
* 
SPIx
)

656 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

659 
SPIx
->
CR1
 |ð
CR1_CRCNext_S‘
;

660 
	}
}

669 
	$SPI_C®cuÏ‹CRC
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
)

672 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

673 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

674 ià(
NewS‹
 !ð
DISABLE
)

677 
SPIx
->
CR1
 |ð
CR1_CRCEN_S‘
;

682 
SPIx
->
CR1
 &ð
CR1_CRCEN_Re£t
;

684 
	}
}

695 
ušt16_t
 
	$SPI_G‘CRC
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
SPI_CRC
)

697 
ušt16_t
 
üüeg
 = 0;

699 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

700 
	`as£¹_·¿m
(
	`IS_SPI_CRC
(
SPI_CRC
));

701 ià(
SPI_CRC
 !ð
SPI_CRC_Rx
)

704 
üüeg
 = 
SPIx
->
TXCRCR
;

709 
üüeg
 = 
SPIx
->
RXCRCR
;

712  
üüeg
;

713 
	}
}

720 
ušt16_t
 
	$SPI_G‘CRCPÞynomŸl
(
SPI_Ty³Def
* 
SPIx
)

723 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

726  
SPIx
->
CRCPR
;

727 
	}
}

738 
	$SPI_BiDœeùiÚ®LšeCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_DœeùiÚ
)

741 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

742 
	`as£¹_·¿m
(
	`IS_SPI_DIRECTION
(
SPI_DœeùiÚ
));

743 ià(
SPI_DœeùiÚ
 =ð
SPI_DœeùiÚ_Tx
)

746 
SPIx
->
CR1
 |ð
SPI_DœeùiÚ_Tx
;

751 
SPIx
->
CR1
 &ð
SPI_DœeùiÚ_Rx
;

753 
	}
}

772 
FÏgStus
 
	$SPI_I2S_G‘FÏgStus
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_I2S_FLAG
)

774 
FÏgStus
 
b™¡©us
 = 
RESET
;

776 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

777 
	`as£¹_·¿m
(
	`IS_SPI_I2S_GET_FLAG
(
SPI_I2S_FLAG
));

779 ià((
SPIx
->
SR
 & 
SPI_I2S_FLAG
è!ð(
ušt16_t
)
RESET
)

782 
b™¡©us
 = 
SET
;

787 
b™¡©us
 = 
RESET
;

790  
b™¡©us
;

791 
	}
}

810 
	$SPI_I2S_CË¬FÏg
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_I2S_FLAG
)

813 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

814 
	`as£¹_·¿m
(
	`IS_SPI_I2S_CLEAR_FLAG
(
SPI_I2S_FLAG
));

817 
SPIx
->
SR
 = (
ušt16_t
)~
SPI_I2S_FLAG
;

818 
	}
}

835 
ITStus
 
	$SPI_I2S_G‘ITStus
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
SPI_I2S_IT
)

837 
ITStus
 
b™¡©us
 = 
RESET
;

838 
ušt16_t
 
™pos
 = 0, 
™mask
 = 0, 
’abË¡©us
 = 0;

841 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

842 
	`as£¹_·¿m
(
	`IS_SPI_I2S_GET_IT
(
SPI_I2S_IT
));

845 
™pos
 = 0x01 << (
SPI_I2S_IT
 & 0x0F);

848 
™mask
 = 
SPI_I2S_IT
 >> 4;

851 
™mask
 = 0x01 << itmask;

854 
’abË¡©us
 = (
SPIx
->
CR2
 & 
™mask
) ;

857 ià(((
SPIx
->
SR
 & 
™pos
è!ð(
ušt16_t
)
RESET
è&& 
’abË¡©us
)

860 
b™¡©us
 = 
SET
;

865 
b™¡©us
 = 
RESET
;

868  
b™¡©us
;

869 
	}
}

889 
	$SPI_I2S_CË¬ITP’dšgB™
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
SPI_I2S_IT
)

891 
ušt16_t
 
™pos
 = 0;

893 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

894 
	`as£¹_·¿m
(
	`IS_SPI_I2S_CLEAR_IT
(
SPI_I2S_IT
));

897 
™pos
 = 0x01 << (
SPI_I2S_IT
 & 0x0F);

900 
SPIx
->
SR
 = (
ušt16_t
)~
™pos
;

901 
	}
}

	@F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\src\stm32f10x_tim.c

29 
	~"¡m32f10x_tim.h
"

30 
	~"¡m32f10x_rcc.h
"

54 
	#SMCR_ETR_Mask
 ((
ušt16_t
)0x00FF)

	)

55 
	#CCMR_Off£t
 ((
ušt16_t
)0x0018)

	)

56 
	#CCER_CCE_S‘
 ((
ušt16_t
)0x0001)

	)

57 
	#CCER_CCNE_S‘
 ((
ušt16_t
)0x0004)

	)

83 
TI1_CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPÞ¬™y
, ušt16_ˆ
TIM_ICS–eùiÚ
,

84 
ušt16_t
 
TIM_ICFž‹r
);

85 
TI2_CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPÞ¬™y
, ušt16_ˆ
TIM_ICS–eùiÚ
,

86 
ušt16_t
 
TIM_ICFž‹r
);

87 
TI3_CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPÞ¬™y
, ušt16_ˆ
TIM_ICS–eùiÚ
,

88 
ušt16_t
 
TIM_ICFž‹r
);

89 
TI4_CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPÞ¬™y
, ušt16_ˆ
TIM_ICS–eùiÚ
,

90 
ušt16_t
 
TIM_ICFž‹r
);

128 
	$TIM_DeIn™
(
TIM_Ty³Def
* 
TIMx
)

131 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

133 ià(
TIMx
 =ð
TIM1
)

135 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM1
, 
ENABLE
);

136 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM1
, 
DISABLE
);

138 ià(
TIMx
 =ð
TIM2
)

140 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM2
, 
ENABLE
);

141 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM2
, 
DISABLE
);

143 ià(
TIMx
 =ð
TIM3
)

145 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM3
, 
ENABLE
);

146 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM3
, 
DISABLE
);

148 ià(
TIMx
 =ð
TIM4
)

150 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM4
, 
ENABLE
);

151 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM4
, 
DISABLE
);

153 ià(
TIMx
 =ð
TIM5
)

155 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM5
, 
ENABLE
);

156 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM5
, 
DISABLE
);

158 ià(
TIMx
 =ð
TIM6
)

160 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM6
, 
ENABLE
);

161 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM6
, 
DISABLE
);

163 ià(
TIMx
 =ð
TIM7
)

165 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM7
, 
ENABLE
);

166 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM7
, 
DISABLE
);

168 ià(
TIMx
 =ð
TIM8
)

170 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM8
, 
ENABLE
);

171 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM8
, 
DISABLE
);

173 ià(
TIMx
 =ð
TIM9
)

175 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM9
, 
ENABLE
);

176 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM9
, 
DISABLE
);

178 ià(
TIMx
 =ð
TIM10
)

180 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM10
, 
ENABLE
);

181 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM10
, 
DISABLE
);

183 ià(
TIMx
 =ð
TIM11
)

185 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM11
, 
ENABLE
);

186 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM11
, 
DISABLE
);

188 ià(
TIMx
 =ð
TIM12
)

190 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM12
, 
ENABLE
);

191 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM12
, 
DISABLE
);

193 ià(
TIMx
 =ð
TIM13
)

195 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM13
, 
ENABLE
);

196 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM13
, 
DISABLE
);

198 ià(
TIMx
 =ð
TIM14
)

200 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM14
, 
ENABLE
);

201 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM14
, 
DISABLE
);

203 ià(
TIMx
 =ð
TIM15
)

205 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM15
, 
ENABLE
);

206 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM15
, 
DISABLE
);

208 ià(
TIMx
 =ð
TIM16
)

210 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM16
, 
ENABLE
);

211 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM16
, 
DISABLE
);

215 ià(
TIMx
 =ð
TIM17
)

217 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM17
, 
ENABLE
);

218 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM17
, 
DISABLE
);

221 
	}
}

232 
	$TIM_TimeBa£In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_TimeBa£In™Ty³Def
* 
TIM_TimeBa£In™SŒuù
)

234 
ušt16_t
 
tmpü1
 = 0;

237 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

238 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
TIM_TimeBa£In™SŒuù
->
TIM_CouÁ”Mode
));

239 
	`as£¹_·¿m
(
	`IS_TIM_CKD_DIV
(
TIM_TimeBa£In™SŒuù
->
TIM_ClockDivisiÚ
));

241 
tmpü1
 = 
TIMx
->
CR1
;

243 if((
TIMx
 =ð
TIM1
è|| (TIMx =ð
TIM8
)|| (TIMx =ð
TIM2
è|| (TIMx =ð
TIM3
)||

244 (
TIMx
 =ð
TIM4
è|| (TIMx =ð
TIM5
))

247 
tmpü1
 &ð(
ušt16_t
)(~((ušt16_t)(
TIM_CR1_DIR
 | 
TIM_CR1_CMS
)));

248 
tmpü1
 |ð(
ušt32_t
)
TIM_TimeBa£In™SŒuù
->
TIM_CouÁ”Mode
;

251 if((
TIMx
 !ð
TIM6
è&& (TIMx !ð
TIM7
))

254 
tmpü1
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CR1_CKD
));

255 
tmpü1
 |ð(
ušt32_t
)
TIM_TimeBa£In™SŒuù
->
TIM_ClockDivisiÚ
;

258 
TIMx
->
CR1
 = 
tmpü1
;

261 
TIMx
->
ARR
 = 
TIM_TimeBa£In™SŒuù
->
TIM_P”iod
 ;

264 
TIMx
->
PSC
 = 
TIM_TimeBa£In™SŒuù
->
TIM_P»sÿËr
;

266 ià((
TIMx
 =ð
TIM1
è|| (TIMx =ð
TIM8
)|| (TIMx =ð
TIM15
)|| (TIMx =ð
TIM16
è|| (TIMx =ð
TIM17
))

269 
TIMx
->
RCR
 = 
TIM_TimeBa£In™SŒuù
->
TIM_R•‘™iÚCouÁ”
;

274 
TIMx
->
EGR
 = 
TIM_PSCR–ßdMode_ImmedŸ‹
;

275 
	}
}

285 
	$TIM_OC1In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
)

287 
ušt16_t
 
tmpccmrx
 = 0, 
tmpcûr
 = 0, 
tmpü2
 = 0;

290 
	`as£¹_·¿m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

291 
	`as£¹_·¿m
(
	`IS_TIM_OC_MODE
(
TIM_OCIn™SŒuù
->
TIM_OCMode
));

292 
	`as£¹_·¿m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCIn™SŒuù
->
TIM_OuutS‹
));

293 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCIn™SŒuù
->
TIM_OCPÞ¬™y
));

295 
TIMx
->
CCER
 &ð(
ušt16_t
)(~(ušt16_t)
TIM_CCER_CC1E
);

297 
tmpcûr
 = 
TIMx
->
CCER
;

299 
tmpü2
 = 
TIMx
->
CR2
;

302 
tmpccmrx
 = 
TIMx
->
CCMR1
;

305 
tmpccmrx
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CCMR1_OC1M
));

306 
tmpccmrx
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CCMR1_CC1S
));

309 
tmpccmrx
 |ð
TIM_OCIn™SŒuù
->
TIM_OCMode
;

312 
tmpcûr
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CCER_CC1P
));

314 
tmpcûr
 |ð
TIM_OCIn™SŒuù
->
TIM_OCPÞ¬™y
;

317 
tmpcûr
 |ð
TIM_OCIn™SŒuù
->
TIM_OuutS‹
;

319 if((
TIMx
 =ð
TIM1
è|| (TIMx =ð
TIM8
)|| (TIMx =ð
TIM15
)||

320 (
TIMx
 =ð
TIM16
)|| (TIMx =ð
TIM17
))

322 
	`as£¹_·¿m
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCIn™SŒuù
->
TIM_OuutNS‹
));

323 
	`as£¹_·¿m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCIn™SŒuù
->
TIM_OCNPÞ¬™y
));

324 
	`as£¹_·¿m
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCIn™SŒuù
->
TIM_OCNIdËS‹
));

325 
	`as£¹_·¿m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
));

328 
tmpcûr
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CCER_CC1NP
));

330 
tmpcûr
 |ð
TIM_OCIn™SŒuù
->
TIM_OCNPÞ¬™y
;

333 
tmpcûr
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CCER_CC1NE
));

335 
tmpcûr
 |ð
TIM_OCIn™SŒuù
->
TIM_OuutNS‹
;

338 
tmpü2
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CR2_OIS1
));

339 
tmpü2
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CR2_OIS1N
));

342 
tmpü2
 |ð
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
;

344 
tmpü2
 |ð
TIM_OCIn™SŒuù
->
TIM_OCNIdËS‹
;

347 
TIMx
->
CR2
 = 
tmpü2
;

350 
TIMx
->
CCMR1
 = 
tmpccmrx
;

353 
TIMx
->
CCR1
 = 
TIM_OCIn™SŒuù
->
TIM_Pul£
;

356 
TIMx
->
CCER
 = 
tmpcûr
;

357 
	}
}

368 
	$TIM_OC2In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
)

370 
ušt16_t
 
tmpccmrx
 = 0, 
tmpcûr
 = 0, 
tmpü2
 = 0;

373 
	`as£¹_·¿m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

374 
	`as£¹_·¿m
(
	`IS_TIM_OC_MODE
(
TIM_OCIn™SŒuù
->
TIM_OCMode
));

375 
	`as£¹_·¿m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCIn™SŒuù
->
TIM_OuutS‹
));

376 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCIn™SŒuù
->
TIM_OCPÞ¬™y
));

378 
TIMx
->
CCER
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CCER_CC2E
));

381 
tmpcûr
 = 
TIMx
->
CCER
;

383 
tmpü2
 = 
TIMx
->
CR2
;

386 
tmpccmrx
 = 
TIMx
->
CCMR1
;

389 
tmpccmrx
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CCMR1_OC2M
));

390 
tmpccmrx
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CCMR1_CC2S
));

393 
tmpccmrx
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCMode
 << 8);

396 
tmpcûr
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CCER_CC2P
));

398 
tmpcûr
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCPÞ¬™y
 << 4);

401 
tmpcûr
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OuutS‹
 << 4);

403 if((
TIMx
 =ð
TIM1
è|| (TIMx =ð
TIM8
))

405 
	`as£¹_·¿m
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCIn™SŒuù
->
TIM_OuutNS‹
));

406 
	`as£¹_·¿m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCIn™SŒuù
->
TIM_OCNPÞ¬™y
));

407 
	`as£¹_·¿m
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCIn™SŒuù
->
TIM_OCNIdËS‹
));

408 
	`as£¹_·¿m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
));

411 
tmpcûr
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CCER_CC2NP
));

413 
tmpcûr
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCNPÞ¬™y
 << 4);

416 
tmpcûr
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CCER_CC2NE
));

418 
tmpcûr
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OuutNS‹
 << 4);

421 
tmpü2
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CR2_OIS2
));

422 
tmpü2
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CR2_OIS2N
));

425 
tmpü2
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
 << 2);

427 
tmpü2
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCNIdËS‹
 << 2);

430 
TIMx
->
CR2
 = 
tmpü2
;

433 
TIMx
->
CCMR1
 = 
tmpccmrx
;

436 
TIMx
->
CCR2
 = 
TIM_OCIn™SŒuù
->
TIM_Pul£
;

439 
TIMx
->
CCER
 = 
tmpcûr
;

440 
	}
}

450 
	$TIM_OC3In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
)

452 
ušt16_t
 
tmpccmrx
 = 0, 
tmpcûr
 = 0, 
tmpü2
 = 0;

455 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

456 
	`as£¹_·¿m
(
	`IS_TIM_OC_MODE
(
TIM_OCIn™SŒuù
->
TIM_OCMode
));

457 
	`as£¹_·¿m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCIn™SŒuù
->
TIM_OuutS‹
));

458 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCIn™SŒuù
->
TIM_OCPÞ¬™y
));

460 
TIMx
->
CCER
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CCER_CC3E
));

463 
tmpcûr
 = 
TIMx
->
CCER
;

465 
tmpü2
 = 
TIMx
->
CR2
;

468 
tmpccmrx
 = 
TIMx
->
CCMR2
;

471 
tmpccmrx
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CCMR2_OC3M
));

472 
tmpccmrx
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CCMR2_CC3S
));

474 
tmpccmrx
 |ð
TIM_OCIn™SŒuù
->
TIM_OCMode
;

477 
tmpcûr
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CCER_CC3P
));

479 
tmpcûr
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCPÞ¬™y
 << 8);

482 
tmpcûr
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OuutS‹
 << 8);

484 if((
TIMx
 =ð
TIM1
è|| (TIMx =ð
TIM8
))

486 
	`as£¹_·¿m
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCIn™SŒuù
->
TIM_OuutNS‹
));

487 
	`as£¹_·¿m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCIn™SŒuù
->
TIM_OCNPÞ¬™y
));

488 
	`as£¹_·¿m
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCIn™SŒuù
->
TIM_OCNIdËS‹
));

489 
	`as£¹_·¿m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
));

492 
tmpcûr
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CCER_CC3NP
));

494 
tmpcûr
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCNPÞ¬™y
 << 8);

496 
tmpcûr
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CCER_CC3NE
));

499 
tmpcûr
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OuutNS‹
 << 8);

501 
tmpü2
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CR2_OIS3
));

502 
tmpü2
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CR2_OIS3N
));

504 
tmpü2
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
 << 4);

506 
tmpü2
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCNIdËS‹
 << 4);

509 
TIMx
->
CR2
 = 
tmpü2
;

512 
TIMx
->
CCMR2
 = 
tmpccmrx
;

515 
TIMx
->
CCR3
 = 
TIM_OCIn™SŒuù
->
TIM_Pul£
;

518 
TIMx
->
CCER
 = 
tmpcûr
;

519 
	}
}

529 
	$TIM_OC4In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
)

531 
ušt16_t
 
tmpccmrx
 = 0, 
tmpcûr
 = 0, 
tmpü2
 = 0;

534 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

535 
	`as£¹_·¿m
(
	`IS_TIM_OC_MODE
(
TIM_OCIn™SŒuù
->
TIM_OCMode
));

536 
	`as£¹_·¿m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCIn™SŒuù
->
TIM_OuutS‹
));

537 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCIn™SŒuù
->
TIM_OCPÞ¬™y
));

539 
TIMx
->
CCER
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CCER_CC4E
));

542 
tmpcûr
 = 
TIMx
->
CCER
;

544 
tmpü2
 = 
TIMx
->
CR2
;

547 
tmpccmrx
 = 
TIMx
->
CCMR2
;

550 
tmpccmrx
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CCMR2_OC4M
));

551 
tmpccmrx
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CCMR2_CC4S
));

554 
tmpccmrx
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCMode
 << 8);

557 
tmpcûr
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CCER_CC4P
));

559 
tmpcûr
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCPÞ¬™y
 << 12);

562 
tmpcûr
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OuutS‹
 << 12);

564 if((
TIMx
 =ð
TIM1
è|| (TIMx =ð
TIM8
))

566 
	`as£¹_·¿m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
));

568 
tmpü2
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CR2_OIS4
));

570 
tmpü2
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
 << 6);

573 
TIMx
->
CR2
 = 
tmpü2
;

576 
TIMx
->
CCMR2
 = 
tmpccmrx
;

579 
TIMx
->
CCR4
 = 
TIM_OCIn™SŒuù
->
TIM_Pul£
;

582 
TIMx
->
CCER
 = 
tmpcûr
;

583 
	}
}

593 
	$TIM_ICIn™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_ICIn™Ty³Def
* 
TIM_ICIn™SŒuù
)

596 
	`as£¹_·¿m
(
	`IS_TIM_CHANNEL
(
TIM_ICIn™SŒuù
->
TIM_ChªÃl
));

597 
	`as£¹_·¿m
(
	`IS_TIM_IC_SELECTION
(
TIM_ICIn™SŒuù
->
TIM_ICS–eùiÚ
));

598 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
));

599 
	`as£¹_·¿m
(
	`IS_TIM_IC_FILTER
(
TIM_ICIn™SŒuù
->
TIM_ICFž‹r
));

601 if((
TIMx
 =ð
TIM1
è|| (TIMx =ð
TIM8
è|| (TIMx =ð
TIM2
è|| (TIMx =ð
TIM3
) ||

602 (
TIMx
 =ð
TIM4
è||(TIMx =ð
TIM5
))

604 
	`as£¹_·¿m
(
	`IS_TIM_IC_POLARITY
(
TIM_ICIn™SŒuù
->
TIM_ICPÞ¬™y
));

608 
	`as£¹_·¿m
(
	`IS_TIM_IC_POLARITY_LITE
(
TIM_ICIn™SŒuù
->
TIM_ICPÞ¬™y
));

610 ià(
TIM_ICIn™SŒuù
->
TIM_ChªÃl
 =ð
TIM_ChªÃl_1
)

612 
	`as£¹_·¿m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

614 
	`TI1_CÚfig
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICPÞ¬™y
,

615 
TIM_ICIn™SŒuù
->
TIM_ICS–eùiÚ
,

616 
TIM_ICIn™SŒuù
->
TIM_ICFž‹r
);

618 
	`TIM_S‘IC1P»sÿËr
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
);

620 ià(
TIM_ICIn™SŒuù
->
TIM_ChªÃl
 =ð
TIM_ChªÃl_2
)

622 
	`as£¹_·¿m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

624 
	`TI2_CÚfig
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICPÞ¬™y
,

625 
TIM_ICIn™SŒuù
->
TIM_ICS–eùiÚ
,

626 
TIM_ICIn™SŒuù
->
TIM_ICFž‹r
);

628 
	`TIM_S‘IC2P»sÿËr
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
);

630 ià(
TIM_ICIn™SŒuù
->
TIM_ChªÃl
 =ð
TIM_ChªÃl_3
)

632 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

634 
	`TI3_CÚfig
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICPÞ¬™y
,

635 
TIM_ICIn™SŒuù
->
TIM_ICS–eùiÚ
,

636 
TIM_ICIn™SŒuù
->
TIM_ICFž‹r
);

638 
	`TIM_S‘IC3P»sÿËr
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
);

642 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

644 
	`TI4_CÚfig
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICPÞ¬™y
,

645 
TIM_ICIn™SŒuù
->
TIM_ICS–eùiÚ
,

646 
TIM_ICIn™SŒuù
->
TIM_ICFž‹r
);

648 
	`TIM_S‘IC4P»sÿËr
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
);

650 
	}
}

660 
	$TIM_PWMICÚfig
(
TIM_Ty³Def
* 
TIMx
, 
TIM_ICIn™Ty³Def
* 
TIM_ICIn™SŒuù
)

662 
ušt16_t
 
icÝpos™•Þ¬™y
 = 
TIM_ICPÞ¬™y_Risšg
;

663 
ušt16_t
 
icÝpos™e£ËùiÚ
 = 
TIM_ICS–eùiÚ_DœeùTI
;

665 
	`as£¹_·¿m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

667 ià(
TIM_ICIn™SŒuù
->
TIM_ICPÞ¬™y
 =ð
TIM_ICPÞ¬™y_Risšg
)

669 
icÝpos™•Þ¬™y
 = 
TIM_ICPÞ¬™y_F®lšg
;

673 
icÝpos™•Þ¬™y
 = 
TIM_ICPÞ¬™y_Risšg
;

676 ià(
TIM_ICIn™SŒuù
->
TIM_ICS–eùiÚ
 =ð
TIM_ICS–eùiÚ_DœeùTI
)

678 
icÝpos™e£ËùiÚ
 = 
TIM_ICS–eùiÚ_IndœeùTI
;

682 
icÝpos™e£ËùiÚ
 = 
TIM_ICS–eùiÚ_DœeùTI
;

684 ià(
TIM_ICIn™SŒuù
->
TIM_ChªÃl
 =ð
TIM_ChªÃl_1
)

687 
	`TI1_CÚfig
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICPÞ¬™y
, TIM_ICIn™SŒuù->
TIM_ICS–eùiÚ
,

688 
TIM_ICIn™SŒuù
->
TIM_ICFž‹r
);

690 
	`TIM_S‘IC1P»sÿËr
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
);

692 
	`TI2_CÚfig
(
TIMx
, 
icÝpos™•Þ¬™y
, 
icÝpos™e£ËùiÚ
, 
TIM_ICIn™SŒuù
->
TIM_ICFž‹r
);

694 
	`TIM_S‘IC2P»sÿËr
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
);

699 
	`TI2_CÚfig
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICPÞ¬™y
, TIM_ICIn™SŒuù->
TIM_ICS–eùiÚ
,

700 
TIM_ICIn™SŒuù
->
TIM_ICFž‹r
);

702 
	`TIM_S‘IC2P»sÿËr
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
);

704 
	`TI1_CÚfig
(
TIMx
, 
icÝpos™•Þ¬™y
, 
icÝpos™e£ËùiÚ
, 
TIM_ICIn™SŒuù
->
TIM_ICFž‹r
);

706 
	`TIM_S‘IC1P»sÿËr
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
);

708 
	}
}

718 
	$TIM_BDTRCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
TIM_BDTRIn™Ty³Def
 *
TIM_BDTRIn™SŒuù
)

721 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

722 
	`as£¹_·¿m
(
	`IS_TIM_OSSR_STATE
(
TIM_BDTRIn™SŒuù
->
TIM_OSSRS‹
));

723 
	`as£¹_·¿m
(
	`IS_TIM_OSSI_STATE
(
TIM_BDTRIn™SŒuù
->
TIM_OSSIS‹
));

724 
	`as£¹_·¿m
(
	`IS_TIM_LOCK_LEVEL
(
TIM_BDTRIn™SŒuù
->
TIM_LOCKLev–
));

725 
	`as£¹_·¿m
(
	`IS_TIM_BREAK_STATE
(
TIM_BDTRIn™SŒuù
->
TIM_B»ak
));

726 
	`as£¹_·¿m
(
	`IS_TIM_BREAK_POLARITY
(
TIM_BDTRIn™SŒuù
->
TIM_B»akPÞ¬™y
));

727 
	`as£¹_·¿m
(
	`IS_TIM_AUTOMATIC_OUTPUT_STATE
(
TIM_BDTRIn™SŒuù
->
TIM_Autom©icOuut
));

730 
TIMx
->
BDTR
 = (
ušt32_t
)
TIM_BDTRIn™SŒuù
->
TIM_OSSRS‹
 | TIM_BDTRIn™SŒuù->
TIM_OSSIS‹
 |

731 
TIM_BDTRIn™SŒuù
->
TIM_LOCKLev–
 | TIM_BDTRIn™SŒuù->
TIM_D—dTime
 |

732 
TIM_BDTRIn™SŒuù
->
TIM_B»ak
 | TIM_BDTRIn™SŒuù->
TIM_B»akPÞ¬™y
 |

733 
TIM_BDTRIn™SŒuù
->
TIM_Autom©icOuut
;

734 
	}
}

742 
	$TIM_TimeBa£SŒuùIn™
(
TIM_TimeBa£In™Ty³Def
* 
TIM_TimeBa£In™SŒuù
)

745 
TIM_TimeBa£In™SŒuù
->
TIM_P”iod
 = 0xFFFF;

746 
TIM_TimeBa£In™SŒuù
->
TIM_P»sÿËr
 = 0x0000;

747 
TIM_TimeBa£In™SŒuù
->
TIM_ClockDivisiÚ
 = 
TIM_CKD_DIV1
;

748 
TIM_TimeBa£In™SŒuù
->
TIM_CouÁ”Mode
 = 
TIM_CouÁ”Mode_Up
;

749 
TIM_TimeBa£In™SŒuù
->
TIM_R•‘™iÚCouÁ”
 = 0x0000;

750 
	}
}

758 
	$TIM_OCSŒuùIn™
(
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
)

761 
TIM_OCIn™SŒuù
->
TIM_OCMode
 = 
TIM_OCMode_Timšg
;

762 
TIM_OCIn™SŒuù
->
TIM_OuutS‹
 = 
TIM_OuutS‹_Di§bË
;

763 
TIM_OCIn™SŒuù
->
TIM_OuutNS‹
 = 
TIM_OuutNS‹_Di§bË
;

764 
TIM_OCIn™SŒuù
->
TIM_Pul£
 = 0x0000;

765 
TIM_OCIn™SŒuù
->
TIM_OCPÞ¬™y
 = 
TIM_OCPÞ¬™y_High
;

766 
TIM_OCIn™SŒuù
->
TIM_OCNPÞ¬™y
 = 
TIM_OCPÞ¬™y_High
;

767 
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
 = 
TIM_OCIdËS‹_Re£t
;

768 
TIM_OCIn™SŒuù
->
TIM_OCNIdËS‹
 = 
TIM_OCNIdËS‹_Re£t
;

769 
	}
}

777 
	$TIM_ICSŒuùIn™
(
TIM_ICIn™Ty³Def
* 
TIM_ICIn™SŒuù
)

780 
TIM_ICIn™SŒuù
->
TIM_ChªÃl
 = 
TIM_ChªÃl_1
;

781 
TIM_ICIn™SŒuù
->
TIM_ICPÞ¬™y
 = 
TIM_ICPÞ¬™y_Risšg
;

782 
TIM_ICIn™SŒuù
->
TIM_ICS–eùiÚ
 = 
TIM_ICS–eùiÚ_DœeùTI
;

783 
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
 = 
TIM_ICPSC_DIV1
;

784 
TIM_ICIn™SŒuù
->
TIM_ICFž‹r
 = 0x00;

785 
	}
}

793 
	$TIM_BDTRSŒuùIn™
(
TIM_BDTRIn™Ty³Def
* 
TIM_BDTRIn™SŒuù
)

796 
TIM_BDTRIn™SŒuù
->
TIM_OSSRS‹
 = 
TIM_OSSRS‹_Di§bË
;

797 
TIM_BDTRIn™SŒuù
->
TIM_OSSIS‹
 = 
TIM_OSSIS‹_Di§bË
;

798 
TIM_BDTRIn™SŒuù
->
TIM_LOCKLev–
 = 
TIM_LOCKLev–_OFF
;

799 
TIM_BDTRIn™SŒuù
->
TIM_D—dTime
 = 0x00;

800 
TIM_BDTRIn™SŒuù
->
TIM_B»ak
 = 
TIM_B»ak_Di§bË
;

801 
TIM_BDTRIn™SŒuù
->
TIM_B»akPÞ¬™y
 = 
TIM_B»akPÞ¬™y_Low
;

802 
TIM_BDTRIn™SŒuù
->
TIM_Autom©icOuut
 = 
TIM_Autom©icOuut_Di§bË
;

803 
	}
}

812 
	$TIM_Cmd
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
)

815 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

816 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

818 ià(
NewS‹
 !ð
DISABLE
)

821 
TIMx
->
CR1
 |ð
TIM_CR1_CEN
;

826 
TIMx
->
CR1
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CR1_CEN
));

828 
	}
}

837 
	$TIM_CŒlPWMOuuts
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
)

840 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

841 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

842 ià(
NewS‹
 !ð
DISABLE
)

845 
TIMx
->
BDTR
 |ð
TIM_BDTR_MOE
;

850 
TIMx
->
BDTR
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_BDTR_MOE
));

852 
	}
}

878 
	$TIM_ITCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IT
, 
FunùiÚ®S‹
 
NewS‹
)

881 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

882 
	`as£¹_·¿m
(
	`IS_TIM_IT
(
TIM_IT
));

883 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

885 ià(
NewS‹
 !ð
DISABLE
)

888 
TIMx
->
DIER
 |ð
TIM_IT
;

893 
TIMx
->
DIER
 &ð(
ušt16_t
)~
TIM_IT
;

895 
	}
}

915 
	$TIM_G’”©eEv’t
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Ev’tSourû
)

918 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

919 
	`as£¹_·¿m
(
	`IS_TIM_EVENT_SOURCE
(
TIM_Ev’tSourû
));

922 
TIMx
->
EGR
 = 
TIM_Ev’tSourû
;

923 
	}
}

943 
	$TIM_DMACÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_DMABa£
, ušt16_ˆ
TIM_DMABur¡L’gth
)

946 
	`as£¹_·¿m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

947 
	`as£¹_·¿m
(
	`IS_TIM_DMA_BASE
(
TIM_DMABa£
));

948 
	`as£¹_·¿m
(
	`IS_TIM_DMA_LENGTH
(
TIM_DMABur¡L’gth
));

950 
TIMx
->
DCR
 = 
TIM_DMABa£
 | 
TIM_DMABur¡L’gth
;

951 
	}
}

970 
	$TIM_DMACmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_DMASourû
, 
FunùiÚ®S‹
 
NewS‹
)

973 
	`as£¹_·¿m
(
	`IS_TIM_LIST9_PERIPH
(
TIMx
));

974 
	`as£¹_·¿m
(
	`IS_TIM_DMA_SOURCE
(
TIM_DMASourû
));

975 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

977 ià(
NewS‹
 !ð
DISABLE
)

980 
TIMx
->
DIER
 |ð
TIM_DMASourû
;

985 
TIMx
->
DIER
 &ð(
ušt16_t
)~
TIM_DMASourû
;

987 
	}
}

995 
	$TIM_IÁ”ÇlClockCÚfig
(
TIM_Ty³Def
* 
TIMx
)

998 
	`as£¹_·¿m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1000 
TIMx
->
SMCR
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_SMCR_SMS
));

1001 
	}
}

1014 
	$TIM_ITRxEx‹º®ClockCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IÅutTrigg”Sourû
)

1017 
	`as£¹_·¿m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1018 
	`as£¹_·¿m
(
	`IS_TIM_INTERNAL_TRIGGER_SELECTION
(
TIM_IÅutTrigg”Sourû
));

1020 
	`TIM_S–eùIÅutTrigg”
(
TIMx
, 
TIM_IÅutTrigg”Sourû
);

1022 
TIMx
->
SMCR
 |ð
TIM_SÏveMode_Ex‹º®1
;

1023 
	}
}

1041 
	$TIM_TIxEx‹º®ClockCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_TIxEx‹º®CLKSourû
,

1042 
ušt16_t
 
TIM_ICPÞ¬™y
, ušt16_ˆ
ICFž‹r
)

1045 
	`as£¹_·¿m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1046 
	`as£¹_·¿m
(
	`IS_TIM_TIXCLK_SOURCE
(
TIM_TIxEx‹º®CLKSourû
));

1047 
	`as£¹_·¿m
(
	`IS_TIM_IC_POLARITY
(
TIM_ICPÞ¬™y
));

1048 
	`as£¹_·¿m
(
	`IS_TIM_IC_FILTER
(
ICFž‹r
));

1050 ià(
TIM_TIxEx‹º®CLKSourû
 =ð
TIM_TIxEx‹º®CLK1Sourû_TI2
)

1052 
	`TI2_CÚfig
(
TIMx
, 
TIM_ICPÞ¬™y
, 
TIM_ICS–eùiÚ_DœeùTI
, 
ICFž‹r
);

1056 
	`TI1_CÚfig
(
TIMx
, 
TIM_ICPÞ¬™y
, 
TIM_ICS–eùiÚ_DœeùTI
, 
ICFž‹r
);

1059 
	`TIM_S–eùIÅutTrigg”
(
TIMx
, 
TIM_TIxEx‹º®CLKSourû
);

1061 
TIMx
->
SMCR
 |ð
TIM_SÏveMode_Ex‹º®1
;

1062 
	}
}

1081 
	$TIM_ETRClockMode1CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ExtTRGP»sÿËr
, ušt16_ˆ
TIM_ExtTRGPÞ¬™y
,

1082 
ušt16_t
 
ExtTRGFž‹r
)

1084 
ušt16_t
 
tmpsmü
 = 0;

1086 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1087 
	`as£¹_·¿m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGP»sÿËr
));

1088 
	`as£¹_·¿m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPÞ¬™y
));

1089 
	`as£¹_·¿m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFž‹r
));

1091 
	`TIM_ETRCÚfig
(
TIMx
, 
TIM_ExtTRGP»sÿËr
, 
TIM_ExtTRGPÞ¬™y
, 
ExtTRGFž‹r
);

1094 
tmpsmü
 = 
TIMx
->
SMCR
;

1096 
tmpsmü
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_SMCR_SMS
));

1098 
tmpsmü
 |ð
TIM_SÏveMode_Ex‹º®1
;

1100 
tmpsmü
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_SMCR_TS
));

1101 
tmpsmü
 |ð
TIM_TS_ETRF
;

1103 
TIMx
->
SMCR
 = 
tmpsmü
;

1104 
	}
}

1123 
	$TIM_ETRClockMode2CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ExtTRGP»sÿËr
,

1124 
ušt16_t
 
TIM_ExtTRGPÞ¬™y
, ušt16_ˆ
ExtTRGFž‹r
)

1127 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1128 
	`as£¹_·¿m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGP»sÿËr
));

1129 
	`as£¹_·¿m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPÞ¬™y
));

1130 
	`as£¹_·¿m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFž‹r
));

1132 
	`TIM_ETRCÚfig
(
TIMx
, 
TIM_ExtTRGP»sÿËr
, 
TIM_ExtTRGPÞ¬™y
, 
ExtTRGFž‹r
);

1134 
TIMx
->
SMCR
 |ð
TIM_SMCR_ECE
;

1135 
	}
}

1154 
	$TIM_ETRCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ExtTRGP»sÿËr
, ušt16_ˆ
TIM_ExtTRGPÞ¬™y
,

1155 
ušt16_t
 
ExtTRGFž‹r
)

1157 
ušt16_t
 
tmpsmü
 = 0;

1159 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1160 
	`as£¹_·¿m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGP»sÿËr
));

1161 
	`as£¹_·¿m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPÞ¬™y
));

1162 
	`as£¹_·¿m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFž‹r
));

1163 
tmpsmü
 = 
TIMx
->
SMCR
;

1165 
tmpsmü
 &ð
SMCR_ETR_Mask
;

1167 
tmpsmü
 |ð(
ušt16_t
)(
TIM_ExtTRGP»sÿËr
 | (ušt16_t)(
TIM_ExtTRGPÞ¬™y
 | (ušt16_t)(
ExtTRGFž‹r
 << (uint16_t)8)));

1169 
TIMx
->
SMCR
 = 
tmpsmü
;

1170 
	}
}

1182 
	$TIM_P»sÿËrCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
P»sÿËr
, ušt16_ˆ
TIM_PSCR–ßdMode
)

1185 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

1186 
	`as£¹_·¿m
(
	`IS_TIM_PRESCALER_RELOAD
(
TIM_PSCR–ßdMode
));

1188 
TIMx
->
PSC
 = 
P»sÿËr
;

1190 
TIMx
->
EGR
 = 
TIM_PSCR–ßdMode
;

1191 
	}
}

1205 
	$TIM_CouÁ”ModeCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_CouÁ”Mode
)

1207 
ušt16_t
 
tmpü1
 = 0;

1209 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1210 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
TIM_CouÁ”Mode
));

1211 
tmpü1
 = 
TIMx
->
CR1
;

1213 
tmpü1
 &ð(
ušt16_t
)(~((ušt16_t)(
TIM_CR1_DIR
 | 
TIM_CR1_CMS
)));

1215 
tmpü1
 |ð
TIM_CouÁ”Mode
;

1217 
TIMx
->
CR1
 = 
tmpü1
;

1218 
	}
}

1235 
	$TIM_S–eùIÅutTrigg”
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IÅutTrigg”Sourû
)

1237 
ušt16_t
 
tmpsmü
 = 0;

1239 
	`as£¹_·¿m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1240 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGER_SELECTION
(
TIM_IÅutTrigg”Sourû
));

1242 
tmpsmü
 = 
TIMx
->
SMCR
;

1244 
tmpsmü
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_SMCR_TS
));

1246 
tmpsmü
 |ð
TIM_IÅutTrigg”Sourû
;

1248 
TIMx
->
SMCR
 = 
tmpsmü
;

1249 
	}
}

1270 
	$TIM_Encod”IÁ”çûCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Encod”Mode
,

1271 
ušt16_t
 
TIM_IC1PÞ¬™y
, ušt16_ˆ
TIM_IC2PÞ¬™y
)

1273 
ušt16_t
 
tmpsmü
 = 0;

1274 
ušt16_t
 
tmpccmr1
 = 0;

1275 
ušt16_t
 
tmpcûr
 = 0;

1278 
	`as£¹_·¿m
(
	`IS_TIM_LIST5_PERIPH
(
TIMx
));

1279 
	`as£¹_·¿m
(
	`IS_TIM_ENCODER_MODE
(
TIM_Encod”Mode
));

1280 
	`as£¹_·¿m
(
	`IS_TIM_IC_POLARITY
(
TIM_IC1PÞ¬™y
));

1281 
	`as£¹_·¿m
(
	`IS_TIM_IC_POLARITY
(
TIM_IC2PÞ¬™y
));

1284 
tmpsmü
 = 
TIMx
->
SMCR
;

1287 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1290 
tmpcûr
 = 
TIMx
->
CCER
;

1293 
tmpsmü
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_SMCR_SMS
));

1294 
tmpsmü
 |ð
TIM_Encod”Mode
;

1297 
tmpccmr1
 &ð(
ušt16_t
)(((ušt16_t)~((ušt16_t)
TIM_CCMR1_CC1S
)è& (ušt16_t)(~((ušt16_t)
TIM_CCMR1_CC2S
)));

1298 
tmpccmr1
 |ð
TIM_CCMR1_CC1S_0
 | 
TIM_CCMR1_CC2S_0
;

1301 
tmpcûr
 &ð(
ušt16_t
)(((ušt16_t)~((ušt16_t)
TIM_CCER_CC1P
)è& ((ušt16_t)~((ušt16_t)
TIM_CCER_CC2P
)));

1302 
tmpcûr
 |ð(
ušt16_t
)(
TIM_IC1PÞ¬™y
 | (ušt16_t)(
TIM_IC2PÞ¬™y
 << (uint16_t)4));

1305 
TIMx
->
SMCR
 = 
tmpsmü
;

1307 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1309 
TIMx
->
CCER
 = 
tmpcûr
;

1310 
	}
}

1321 
	$TIM_FÜûdOC1CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FÜûdAùiÚ
)

1323 
ušt16_t
 
tmpccmr1
 = 0;

1325 
	`as£¹_·¿m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

1326 
	`as£¹_·¿m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FÜûdAùiÚ
));

1327 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1329 
tmpccmr1
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCMR1_OC1M
);

1331 
tmpccmr1
 |ð
TIM_FÜûdAùiÚ
;

1333 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1334 
	}
}

1345 
	$TIM_FÜûdOC2CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FÜûdAùiÚ
)

1347 
ušt16_t
 
tmpccmr1
 = 0;

1349 
	`as£¹_·¿m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1350 
	`as£¹_·¿m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FÜûdAùiÚ
));

1351 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1353 
tmpccmr1
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCMR1_OC2M
);

1355 
tmpccmr1
 |ð(
ušt16_t
)(
TIM_FÜûdAùiÚ
 << 8);

1357 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1358 
	}
}

1369 
	$TIM_FÜûdOC3CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FÜûdAùiÚ
)

1371 
ušt16_t
 
tmpccmr2
 = 0;

1373 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1374 
	`as£¹_·¿m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FÜûdAùiÚ
));

1375 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1377 
tmpccmr2
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCMR2_OC3M
);

1379 
tmpccmr2
 |ð
TIM_FÜûdAùiÚ
;

1381 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1382 
	}
}

1393 
	$TIM_FÜûdOC4CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FÜûdAùiÚ
)

1395 
ušt16_t
 
tmpccmr2
 = 0;

1397 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1398 
	`as£¹_·¿m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FÜûdAùiÚ
));

1399 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1401 
tmpccmr2
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCMR2_OC4M
);

1403 
tmpccmr2
 |ð(
ušt16_t
)(
TIM_FÜûdAùiÚ
 << 8);

1405 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1406 
	}
}

1415 
	$TIM_ARRP»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
)

1418 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

1419 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1420 ià(
NewS‹
 !ð
DISABLE
)

1423 
TIMx
->
CR1
 |ð
TIM_CR1_ARPE
;

1428 
TIMx
->
CR1
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CR1_ARPE
);

1430 
	}
}

1439 
	$TIM_S–eùCOM
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
)

1442 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1443 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1444 ià(
NewS‹
 !ð
DISABLE
)

1447 
TIMx
->
CR2
 |ð
TIM_CR2_CCUS
;

1452 
TIMx
->
CR2
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CR2_CCUS
);

1454 
	}
}

1464 
	$TIM_S–eùCCDMA
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
)

1467 
	`as£¹_·¿m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1468 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1469 ià(
NewS‹
 !ð
DISABLE
)

1472 
TIMx
->
CR2
 |ð
TIM_CR2_CCDS
;

1477 
TIMx
->
CR2
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CR2_CCDS
);

1479 
	}
}

1489 
	$TIM_CCP»lßdCÚŒÞ
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
)

1492 
	`as£¹_·¿m
(
	`IS_TIM_LIST5_PERIPH
(
TIMx
));

1493 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1494 ià(
NewS‹
 !ð
DISABLE
)

1497 
TIMx
->
CR2
 |ð
TIM_CR2_CCPC
;

1502 
TIMx
->
CR2
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CR2_CCPC
);

1504 
	}
}

1515 
	$TIM_OC1P»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCP»lßd
)

1517 
ušt16_t
 
tmpccmr1
 = 0;

1519 
	`as£¹_·¿m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

1520 
	`as£¹_·¿m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCP»lßd
));

1521 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1523 
tmpccmr1
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCMR1_OC1PE
);

1525 
tmpccmr1
 |ð
TIM_OCP»lßd
;

1527 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1528 
	}
}

1540 
	$TIM_OC2P»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCP»lßd
)

1542 
ušt16_t
 
tmpccmr1
 = 0;

1544 
	`as£¹_·¿m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1545 
	`as£¹_·¿m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCP»lßd
));

1546 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1548 
tmpccmr1
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCMR1_OC2PE
);

1550 
tmpccmr1
 |ð(
ušt16_t
)(
TIM_OCP»lßd
 << 8);

1552 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1553 
	}
}

1564 
	$TIM_OC3P»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCP»lßd
)

1566 
ušt16_t
 
tmpccmr2
 = 0;

1568 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1569 
	`as£¹_·¿m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCP»lßd
));

1570 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1572 
tmpccmr2
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCMR2_OC3PE
);

1574 
tmpccmr2
 |ð
TIM_OCP»lßd
;

1576 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1577 
	}
}

1588 
	$TIM_OC4P»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCP»lßd
)

1590 
ušt16_t
 
tmpccmr2
 = 0;

1592 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1593 
	`as£¹_·¿m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCP»lßd
));

1594 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1596 
tmpccmr2
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCMR2_OC4PE
);

1598 
tmpccmr2
 |ð(
ušt16_t
)(
TIM_OCP»lßd
 << 8);

1600 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1601 
	}
}

1612 
	$TIM_OC1Fa¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCFa¡
)

1614 
ušt16_t
 
tmpccmr1
 = 0;

1616 
	`as£¹_·¿m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

1617 
	`as£¹_·¿m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa¡
));

1619 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1621 
tmpccmr1
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCMR1_OC1FE
);

1623 
tmpccmr1
 |ð
TIM_OCFa¡
;

1625 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1626 
	}
}

1638 
	$TIM_OC2Fa¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCFa¡
)

1640 
ušt16_t
 
tmpccmr1
 = 0;

1642 
	`as£¹_·¿m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1643 
	`as£¹_·¿m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa¡
));

1645 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1647 
tmpccmr1
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCMR1_OC2FE
);

1649 
tmpccmr1
 |ð(
ušt16_t
)(
TIM_OCFa¡
 << 8);

1651 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1652 
	}
}

1663 
	$TIM_OC3Fa¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCFa¡
)

1665 
ušt16_t
 
tmpccmr2
 = 0;

1667 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1668 
	`as£¹_·¿m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa¡
));

1670 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1672 
tmpccmr2
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCMR2_OC3FE
);

1674 
tmpccmr2
 |ð
TIM_OCFa¡
;

1676 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1677 
	}
}

1688 
	$TIM_OC4Fa¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCFa¡
)

1690 
ušt16_t
 
tmpccmr2
 = 0;

1692 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1693 
	`as£¹_·¿m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa¡
));

1695 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1697 
tmpccmr2
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCMR2_OC4FE
);

1699 
tmpccmr2
 |ð(
ušt16_t
)(
TIM_OCFa¡
 << 8);

1701 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1702 
	}
}

1713 
	$TIM_CË¬OC1Ref
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCCË¬
)

1715 
ušt16_t
 
tmpccmr1
 = 0;

1717 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1718 
	`as£¹_·¿m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCË¬
));

1720 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1723 
tmpccmr1
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCMR1_OC1CE
);

1725 
tmpccmr1
 |ð
TIM_OCCË¬
;

1727 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1728 
	}
}

1739 
	$TIM_CË¬OC2Ref
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCCË¬
)

1741 
ušt16_t
 
tmpccmr1
 = 0;

1743 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1744 
	`as£¹_·¿m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCË¬
));

1745 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1747 
tmpccmr1
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCMR1_OC2CE
);

1749 
tmpccmr1
 |ð(
ušt16_t
)(
TIM_OCCË¬
 << 8);

1751 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1752 
	}
}

1763 
	$TIM_CË¬OC3Ref
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCCË¬
)

1765 
ušt16_t
 
tmpccmr2
 = 0;

1767 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1768 
	`as£¹_·¿m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCË¬
));

1769 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1771 
tmpccmr2
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCMR2_OC3CE
);

1773 
tmpccmr2
 |ð
TIM_OCCË¬
;

1775 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1776 
	}
}

1787 
	$TIM_CË¬OC4Ref
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCCË¬
)

1789 
ušt16_t
 
tmpccmr2
 = 0;

1791 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1792 
	`as£¹_·¿m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCË¬
));

1793 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1795 
tmpccmr2
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCMR2_OC4CE
);

1797 
tmpccmr2
 |ð(
ušt16_t
)(
TIM_OCCË¬
 << 8);

1799 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1800 
	}
}

1811 
	$TIM_OC1PÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCPÞ¬™y
)

1813 
ušt16_t
 
tmpcûr
 = 0;

1815 
	`as£¹_·¿m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

1816 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPÞ¬™y
));

1817 
tmpcûr
 = 
TIMx
->
CCER
;

1819 
tmpcûr
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCER_CC1P
);

1820 
tmpcûr
 |ð
TIM_OCPÞ¬™y
;

1822 
TIMx
->
CCER
 = 
tmpcûr
;

1823 
	}
}

1834 
	$TIM_OC1NPÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCNPÞ¬™y
)

1836 
ušt16_t
 
tmpcûr
 = 0;

1838 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1839 
	`as£¹_·¿m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPÞ¬™y
));

1841 
tmpcûr
 = 
TIMx
->
CCER
;

1843 
tmpcûr
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCER_CC1NP
);

1844 
tmpcûr
 |ð
TIM_OCNPÞ¬™y
;

1846 
TIMx
->
CCER
 = 
tmpcûr
;

1847 
	}
}

1858 
	$TIM_OC2PÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCPÞ¬™y
)

1860 
ušt16_t
 
tmpcûr
 = 0;

1862 
	`as£¹_·¿m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1863 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPÞ¬™y
));

1864 
tmpcûr
 = 
TIMx
->
CCER
;

1866 
tmpcûr
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCER_CC2P
);

1867 
tmpcûr
 |ð(
ušt16_t
)(
TIM_OCPÞ¬™y
 << 4);

1869 
TIMx
->
CCER
 = 
tmpcûr
;

1870 
	}
}

1881 
	$TIM_OC2NPÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCNPÞ¬™y
)

1883 
ušt16_t
 
tmpcûr
 = 0;

1885 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1886 
	`as£¹_·¿m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPÞ¬™y
));

1888 
tmpcûr
 = 
TIMx
->
CCER
;

1890 
tmpcûr
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCER_CC2NP
);

1891 
tmpcûr
 |ð(
ušt16_t
)(
TIM_OCNPÞ¬™y
 << 4);

1893 
TIMx
->
CCER
 = 
tmpcûr
;

1894 
	}
}

1905 
	$TIM_OC3PÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCPÞ¬™y
)

1907 
ušt16_t
 
tmpcûr
 = 0;

1909 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1910 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPÞ¬™y
));

1911 
tmpcûr
 = 
TIMx
->
CCER
;

1913 
tmpcûr
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCER_CC3P
);

1914 
tmpcûr
 |ð(
ušt16_t
)(
TIM_OCPÞ¬™y
 << 8);

1916 
TIMx
->
CCER
 = 
tmpcûr
;

1917 
	}
}

1928 
	$TIM_OC3NPÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCNPÞ¬™y
)

1930 
ušt16_t
 
tmpcûr
 = 0;

1933 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1934 
	`as£¹_·¿m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPÞ¬™y
));

1936 
tmpcûr
 = 
TIMx
->
CCER
;

1938 
tmpcûr
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCER_CC3NP
);

1939 
tmpcûr
 |ð(
ušt16_t
)(
TIM_OCNPÞ¬™y
 << 8);

1941 
TIMx
->
CCER
 = 
tmpcûr
;

1942 
	}
}

1953 
	$TIM_OC4PÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCPÞ¬™y
)

1955 
ušt16_t
 
tmpcûr
 = 0;

1957 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1958 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPÞ¬™y
));

1959 
tmpcûr
 = 
TIMx
->
CCER
;

1961 
tmpcûr
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCER_CC4P
);

1962 
tmpcûr
 |ð(
ušt16_t
)(
TIM_OCPÞ¬™y
 << 12);

1964 
TIMx
->
CCER
 = 
tmpcûr
;

1965 
	}
}

1980 
	$TIM_CCxCmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ChªÃl
, ušt16_ˆ
TIM_CCx
)

1982 
ušt16_t
 
tmp
 = 0;

1985 
	`as£¹_·¿m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

1986 
	`as£¹_·¿m
(
	`IS_TIM_CHANNEL
(
TIM_ChªÃl
));

1987 
	`as£¹_·¿m
(
	`IS_TIM_CCX
(
TIM_CCx
));

1989 
tmp
 = 
CCER_CCE_S‘
 << 
TIM_ChªÃl
;

1992 
TIMx
->
CCER
 &ð(
ušt16_t
)~ 
tmp
;

1995 
TIMx
->
CCER
 |ð(
ušt16_t
)(
TIM_CCx
 << 
TIM_ChªÃl
);

1996 
	}
}

2010 
	$TIM_CCxNCmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ChªÃl
, ušt16_ˆ
TIM_CCxN
)

2012 
ušt16_t
 
tmp
 = 0;

2015 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2016 
	`as£¹_·¿m
(
	`IS_TIM_COMPLEMENTARY_CHANNEL
(
TIM_ChªÃl
));

2017 
	`as£¹_·¿m
(
	`IS_TIM_CCXN
(
TIM_CCxN
));

2019 
tmp
 = 
CCER_CCNE_S‘
 << 
TIM_ChªÃl
;

2022 
TIMx
->
CCER
 &ð(
ušt16_t
è~
tmp
;

2025 
TIMx
->
CCER
 |ð(
ušt16_t
)(
TIM_CCxN
 << 
TIM_ChªÃl
);

2026 
	}
}

2051 
	$TIM_S–eùOCxM
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ChªÃl
, ušt16_ˆ
TIM_OCMode
)

2053 
ušt32_t
 
tmp
 = 0;

2054 
ušt16_t
 
tmp1
 = 0;

2057 
	`as£¹_·¿m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

2058 
	`as£¹_·¿m
(
	`IS_TIM_CHANNEL
(
TIM_ChªÃl
));

2059 
	`as£¹_·¿m
(
	`IS_TIM_OCM
(
TIM_OCMode
));

2061 
tmp
 = (
ušt32_t
è
TIMx
;

2062 
tmp
 +ð
CCMR_Off£t
;

2064 
tmp1
 = 
CCER_CCE_S‘
 << (
ušt16_t
)
TIM_ChªÃl
;

2067 
TIMx
->
CCER
 &ð(
ušt16_t
è~
tmp1
;

2069 if((
TIM_ChªÃl
 =ð
TIM_ChªÃl_1
è||(TIM_ChªÃÈ=ð
TIM_ChªÃl_3
))

2071 
tmp
 +ð(
TIM_ChªÃl
>>1);

2074 *(
__IO
 
ušt32_t
 *è
tmp
 &ð(ušt32_t)~((ušt32_t)
TIM_CCMR1_OC1M
);

2077 *(
__IO
 
ušt32_t
 *è
tmp
 |ð
TIM_OCMode
;

2081 
tmp
 +ð(
ušt16_t
)(
TIM_ChªÃl
 - (uint16_t)4)>> (uint16_t)1;

2084 *(
__IO
 
ušt32_t
 *è
tmp
 &ð(ušt32_t)~((ušt32_t)
TIM_CCMR1_OC2M
);

2087 *(
__IO
 
ušt32_t
 *è
tmp
 |ð(
ušt16_t
)(
TIM_OCMode
 << 8);

2089 
	}
}

2098 
	$TIM_Upd©eDi§bËCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
)

2101 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2102 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

2103 ià(
NewS‹
 !ð
DISABLE
)

2106 
TIMx
->
CR1
 |ð
TIM_CR1_UDIS
;

2111 
TIMx
->
CR1
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CR1_UDIS
);

2113 
	}
}

2126 
	$TIM_Upd©eReque¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Upd©eSourû
)

2129 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2130 
	`as£¹_·¿m
(
	`IS_TIM_UPDATE_SOURCE
(
TIM_Upd©eSourû
));

2131 ià(
TIM_Upd©eSourû
 !ð
TIM_Upd©eSourû_Glob®
)

2134 
TIMx
->
CR1
 |ð
TIM_CR1_URS
;

2139 
TIMx
->
CR1
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CR1_URS
);

2141 
	}
}

2150 
	$TIM_S–eùH®lS’sÜ
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
)

2153 
	`as£¹_·¿m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2154 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

2155 ià(
NewS‹
 !ð
DISABLE
)

2158 
TIMx
->
CR2
 |ð
TIM_CR2_TI1S
;

2163 
TIMx
->
CR2
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CR2_TI1S
);

2165 
	}
}

2176 
	$TIM_S–eùOÃPul£Mode
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OPMode
)

2179 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2180 
	`as£¹_·¿m
(
	`IS_TIM_OPM_MODE
(
TIM_OPMode
));

2182 
TIMx
->
CR1
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CR1_OPM
);

2184 
TIMx
->
CR1
 |ð
TIM_OPMode
;

2185 
	}
}

2208 
	$TIM_S–eùOuutTrigg”
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_TRGOSourû
)

2211 
	`as£¹_·¿m
(
	`IS_TIM_LIST7_PERIPH
(
TIMx
));

2212 
	`as£¹_·¿m
(
	`IS_TIM_TRGO_SOURCE
(
TIM_TRGOSourû
));

2214 
TIMx
->
CR2
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CR2_MMS
);

2216 
TIMx
->
CR2
 |ð
TIM_TRGOSourû
;

2217 
	}
}

2231 
	$TIM_S–eùSÏveMode
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_SÏveMode
)

2234 
	`as£¹_·¿m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2235 
	`as£¹_·¿m
(
	`IS_TIM_SLAVE_MODE
(
TIM_SÏveMode
));

2237 
TIMx
->
SMCR
 &ð(
ušt16_t
)~((ušt16_t)
TIM_SMCR_SMS
);

2239 
TIMx
->
SMCR
 |ð
TIM_SÏveMode
;

2240 
	}
}

2252 
	$TIM_S–eùMa¡”SÏveMode
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Ma¡”SÏveMode
)

2255 
	`as£¹_·¿m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2256 
	`as£¹_·¿m
(
	`IS_TIM_MSM_STATE
(
TIM_Ma¡”SÏveMode
));

2258 
TIMx
->
SMCR
 &ð(
ušt16_t
)~((ušt16_t)
TIM_SMCR_MSM
);

2261 
TIMx
->
SMCR
 |ð
TIM_Ma¡”SÏveMode
;

2262 
	}
}

2270 
	$TIM_S‘CouÁ”
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
CouÁ”
)

2273 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2275 
TIMx
->
CNT
 = 
CouÁ”
;

2276 
	}
}

2284 
	$TIM_S‘AutÜ–ßd
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
AutÜ–ßd
)

2287 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2289 
TIMx
->
ARR
 = 
AutÜ–ßd
;

2290 
	}
}

2298 
	$TIM_S‘Com·»1
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
Com·»1
)

2301 
	`as£¹_·¿m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

2303 
TIMx
->
CCR1
 = 
Com·»1
;

2304 
	}
}

2312 
	$TIM_S‘Com·»2
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
Com·»2
)

2315 
	`as£¹_·¿m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2317 
TIMx
->
CCR2
 = 
Com·»2
;

2318 
	}
}

2326 
	$TIM_S‘Com·»3
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
Com·»3
)

2329 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2331 
TIMx
->
CCR3
 = 
Com·»3
;

2332 
	}
}

2340 
	$TIM_S‘Com·»4
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
Com·»4
)

2343 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2345 
TIMx
->
CCR4
 = 
Com·»4
;

2346 
	}
}

2359 
	$TIM_S‘IC1P»sÿËr
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPSC
)

2362 
	`as£¹_·¿m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

2363 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2365 
TIMx
->
CCMR1
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCMR1_IC1PSC
);

2367 
TIMx
->
CCMR1
 |ð
TIM_ICPSC
;

2368 
	}
}

2381 
	$TIM_S‘IC2P»sÿËr
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPSC
)

2384 
	`as£¹_·¿m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2385 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2387 
TIMx
->
CCMR1
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCMR1_IC2PSC
);

2389 
TIMx
->
CCMR1
 |ð(
ušt16_t
)(
TIM_ICPSC
 << 8);

2390 
	}
}

2403 
	$TIM_S‘IC3P»sÿËr
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPSC
)

2406 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2407 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2409 
TIMx
->
CCMR2
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCMR2_IC3PSC
);

2411 
TIMx
->
CCMR2
 |ð
TIM_ICPSC
;

2412 
	}
}

2425 
	$TIM_S‘IC4P»sÿËr
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPSC
)

2428 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2429 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2431 
TIMx
->
CCMR2
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCMR2_IC4PSC
);

2433 
TIMx
->
CCMR2
 |ð(
ušt16_t
)(
TIM_ICPSC
 << 8);

2434 
	}
}

2447 
	$TIM_S‘ClockDivisiÚ
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_CKD
)

2450 
	`as£¹_·¿m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

2451 
	`as£¹_·¿m
(
	`IS_TIM_CKD_DIV
(
TIM_CKD
));

2453 
TIMx
->
CR1
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CR1_CKD
);

2455 
TIMx
->
CR1
 |ð
TIM_CKD
;

2456 
	}
}

2463 
ušt16_t
 
	$TIM_G‘C­tu»1
(
TIM_Ty³Def
* 
TIMx
)

2466 
	`as£¹_·¿m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

2468  
TIMx
->
CCR1
;

2469 
	}
}

2476 
ušt16_t
 
	$TIM_G‘C­tu»2
(
TIM_Ty³Def
* 
TIMx
)

2479 
	`as£¹_·¿m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2481  
TIMx
->
CCR2
;

2482 
	}
}

2489 
ušt16_t
 
	$TIM_G‘C­tu»3
(
TIM_Ty³Def
* 
TIMx
)

2492 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2494  
TIMx
->
CCR3
;

2495 
	}
}

2502 
ušt16_t
 
	$TIM_G‘C­tu»4
(
TIM_Ty³Def
* 
TIMx
)

2505 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2507  
TIMx
->
CCR4
;

2508 
	}
}

2515 
ušt16_t
 
	$TIM_G‘CouÁ”
(
TIM_Ty³Def
* 
TIMx
)

2518 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2520  
TIMx
->
CNT
;

2521 
	}
}

2528 
ušt16_t
 
	$TIM_G‘P»sÿËr
(
TIM_Ty³Def
* 
TIMx
)

2531 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2533  
TIMx
->
PSC
;

2534 
	}
}

2562 
FÏgStus
 
	$TIM_G‘FÏgStus
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FLAG
)

2564 
ITStus
 
b™¡©us
 = 
RESET
;

2566 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2567 
	`as£¹_·¿m
(
	`IS_TIM_GET_FLAG
(
TIM_FLAG
));

2569 ià((
TIMx
->
SR
 & 
TIM_FLAG
è!ð(
ušt16_t
)
RESET
)

2571 
b™¡©us
 = 
SET
;

2575 
b™¡©us
 = 
RESET
;

2577  
b™¡©us
;

2578 
	}
}

2606 
	$TIM_CË¬FÏg
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FLAG
)

2609 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2610 
	`as£¹_·¿m
(
	`IS_TIM_CLEAR_FLAG
(
TIM_FLAG
));

2613 
TIMx
->
SR
 = (
ušt16_t
)~
TIM_FLAG
;

2614 
	}
}

2638 
ITStus
 
	$TIM_G‘ITStus
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IT
)

2640 
ITStus
 
b™¡©us
 = 
RESET
;

2641 
ušt16_t
 
™¡©us
 = 0x0, 
™’abË
 = 0x0;

2643 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2644 
	`as£¹_·¿m
(
	`IS_TIM_GET_IT
(
TIM_IT
));

2646 
™¡©us
 = 
TIMx
->
SR
 & 
TIM_IT
;

2648 
™’abË
 = 
TIMx
->
DIER
 & 
TIM_IT
;

2649 ià((
™¡©us
 !ð(
ušt16_t
)
RESET
è&& (
™’abË
 != (uint16_t)RESET))

2651 
b™¡©us
 = 
SET
;

2655 
b™¡©us
 = 
RESET
;

2657  
b™¡©us
;

2658 
	}
}

2682 
	$TIM_CË¬ITP’dšgB™
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IT
)

2685 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2686 
	`as£¹_·¿m
(
	`IS_TIM_IT
(
TIM_IT
));

2688 
TIMx
->
SR
 = (
ušt16_t
)~
TIM_IT
;

2689 
	}
}

2707 
	$TI1_CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPÞ¬™y
, ušt16_ˆ
TIM_ICS–eùiÚ
,

2708 
ušt16_t
 
TIM_ICFž‹r
)

2710 
ušt16_t
 
tmpccmr1
 = 0, 
tmpcûr
 = 0;

2712 
TIMx
->
CCER
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCER_CC1E
);

2713 
tmpccmr1
 = 
TIMx
->
CCMR1
;

2714 
tmpcûr
 = 
TIMx
->
CCER
;

2716 
tmpccmr1
 &ð(
ušt16_t
)(((ušt16_t)~((ušt16_t)
TIM_CCMR1_CC1S
)è& ((ušt16_t)~((ušt16_t)
TIM_CCMR1_IC1F
)));

2717 
tmpccmr1
 |ð(
ušt16_t
)(
TIM_ICS–eùiÚ
 | (ušt16_t)(
TIM_ICFž‹r
 << (uint16_t)4));

2719 if((
TIMx
 =ð
TIM1
è|| (TIMx =ð
TIM8
è|| (TIMx =ð
TIM2
è|| (TIMx =ð
TIM3
) ||

2720 (
TIMx
 =ð
TIM4
è||(TIMx =ð
TIM5
))

2723 
tmpcûr
 &ð(
ušt16_t
)~((ušt16_t)(
TIM_CCER_CC1P
));

2724 
tmpcûr
 |ð(
ušt16_t
)(
TIM_ICPÞ¬™y
 | (ušt16_t)
TIM_CCER_CC1E
);

2729 
tmpcûr
 &ð(
ušt16_t
)~((ušt16_t)(
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
));

2730 
tmpcûr
 |ð(
ušt16_t
)(
TIM_ICPÞ¬™y
 | (ušt16_t)
TIM_CCER_CC1E
);

2734 
TIMx
->
CCMR1
 = 
tmpccmr1
;

2735 
TIMx
->
CCER
 = 
tmpcûr
;

2736 
	}
}

2754 
	$TI2_CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPÞ¬™y
, ušt16_ˆ
TIM_ICS–eùiÚ
,

2755 
ušt16_t
 
TIM_ICFž‹r
)

2757 
ušt16_t
 
tmpccmr1
 = 0, 
tmpcûr
 = 0, 
tmp
 = 0;

2759 
TIMx
->
CCER
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCER_CC2E
);

2760 
tmpccmr1
 = 
TIMx
->
CCMR1
;

2761 
tmpcûr
 = 
TIMx
->
CCER
;

2762 
tmp
 = (
ušt16_t
)(
TIM_ICPÞ¬™y
 << 4);

2764 
tmpccmr1
 &ð(
ušt16_t
)(((ušt16_t)~((ušt16_t)
TIM_CCMR1_CC2S
)è& ((ušt16_t)~((ušt16_t)
TIM_CCMR1_IC2F
)));

2765 
tmpccmr1
 |ð(
ušt16_t
)(
TIM_ICFž‹r
 << 12);

2766 
tmpccmr1
 |ð(
ušt16_t
)(
TIM_ICS–eùiÚ
 << 8);

2768 if((
TIMx
 =ð
TIM1
è|| (TIMx =ð
TIM8
è|| (TIMx =ð
TIM2
è|| (TIMx =ð
TIM3
) ||

2769 (
TIMx
 =ð
TIM4
è||(TIMx =ð
TIM5
))

2772 
tmpcûr
 &ð(
ušt16_t
)~((ušt16_t)(
TIM_CCER_CC2P
));

2773 
tmpcûr
 |ð(
ušt16_t
)(
tmp
 | (ušt16_t)
TIM_CCER_CC2E
);

2778 
tmpcûr
 &ð(
ušt16_t
)~((ušt16_t)(
TIM_CCER_CC2P
 | 
TIM_CCER_CC2NP
));

2779 
tmpcûr
 |ð(
ušt16_t
)(
TIM_ICPÞ¬™y
 | (ušt16_t)
TIM_CCER_CC2E
);

2783 
TIMx
->
CCMR1
 = 
tmpccmr1
 ;

2784 
TIMx
->
CCER
 = 
tmpcûr
;

2785 
	}
}

2803 
	$TI3_CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPÞ¬™y
, ušt16_ˆ
TIM_ICS–eùiÚ
,

2804 
ušt16_t
 
TIM_ICFž‹r
)

2806 
ušt16_t
 
tmpccmr2
 = 0, 
tmpcûr
 = 0, 
tmp
 = 0;

2808 
TIMx
->
CCER
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCER_CC3E
);

2809 
tmpccmr2
 = 
TIMx
->
CCMR2
;

2810 
tmpcûr
 = 
TIMx
->
CCER
;

2811 
tmp
 = (
ušt16_t
)(
TIM_ICPÞ¬™y
 << 8);

2813 
tmpccmr2
 &ð(
ušt16_t
)(((ušt16_t)~((ušt16_t)
TIM_CCMR2_CC3S
)è& ((ušt16_t)~((ušt16_t)
TIM_CCMR2_IC3F
)));

2814 
tmpccmr2
 |ð(
ušt16_t
)(
TIM_ICS–eùiÚ
 | (ušt16_t)(
TIM_ICFž‹r
 << (uint16_t)4));

2816 if((
TIMx
 =ð
TIM1
è|| (TIMx =ð
TIM8
è|| (TIMx =ð
TIM2
è|| (TIMx =ð
TIM3
) ||

2817 (
TIMx
 =ð
TIM4
è||(TIMx =ð
TIM5
))

2820 
tmpcûr
 &ð(
ušt16_t
)~((ušt16_t)(
TIM_CCER_CC3P
));

2821 
tmpcûr
 |ð(
ušt16_t
)(
tmp
 | (ušt16_t)
TIM_CCER_CC3E
);

2826 
tmpcûr
 &ð(
ušt16_t
)~((ušt16_t)(
TIM_CCER_CC3P
 | 
TIM_CCER_CC3NP
));

2827 
tmpcûr
 |ð(
ušt16_t
)(
TIM_ICPÞ¬™y
 | (ušt16_t)
TIM_CCER_CC3E
);

2831 
TIMx
->
CCMR2
 = 
tmpccmr2
;

2832 
TIMx
->
CCER
 = 
tmpcûr
;

2833 
	}
}

2851 
	$TI4_CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPÞ¬™y
, ušt16_ˆ
TIM_ICS–eùiÚ
,

2852 
ušt16_t
 
TIM_ICFž‹r
)

2854 
ušt16_t
 
tmpccmr2
 = 0, 
tmpcûr
 = 0, 
tmp
 = 0;

2857 
TIMx
->
CCER
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCER_CC4E
);

2858 
tmpccmr2
 = 
TIMx
->
CCMR2
;

2859 
tmpcûr
 = 
TIMx
->
CCER
;

2860 
tmp
 = (
ušt16_t
)(
TIM_ICPÞ¬™y
 << 12);

2862 
tmpccmr2
 &ð(
ušt16_t
)((ušt16_t)(~(ušt16_t)
TIM_CCMR2_CC4S
è& ((ušt16_t)~((ušt16_t)
TIM_CCMR2_IC4F
)));

2863 
tmpccmr2
 |ð(
ušt16_t
)(
TIM_ICS–eùiÚ
 << 8);

2864 
tmpccmr2
 |ð(
ušt16_t
)(
TIM_ICFž‹r
 << 12);

2866 if((
TIMx
 =ð
TIM1
è|| (TIMx =ð
TIM8
è|| (TIMx =ð
TIM2
è|| (TIMx =ð
TIM3
) ||

2867 (
TIMx
 =ð
TIM4
è||(TIMx =ð
TIM5
))

2870 
tmpcûr
 &ð(
ušt16_t
)~((ušt16_t)(
TIM_CCER_CC4P
));

2871 
tmpcûr
 |ð(
ušt16_t
)(
tmp
 | (ušt16_t)
TIM_CCER_CC4E
);

2876 
tmpcûr
 &ð(
ušt16_t
)~((ušt16_t)(
TIM_CCER_CC3P
 | 
TIM_CCER_CC4NP
));

2877 
tmpcûr
 |ð(
ušt16_t
)(
TIM_ICPÞ¬™y
 | (ušt16_t)
TIM_CCER_CC4E
);

2880 
TIMx
->
CCMR2
 = 
tmpccmr2
;

2881 
TIMx
->
CCER
 = 
tmpcûr
;

2882 
	}
}

	@F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\src\stm32f10x_usart.c

29 
	~"¡m32f10x_u§¹.h
"

30 
	~"¡m32f10x_rcc.h
"

53 
	#CR1_UE_S‘
 ((
ušt16_t
)0x2000è

	)

54 
	#CR1_UE_Re£t
 ((
ušt16_t
)0xDFFFè

	)

56 
	#CR1_WAKE_Mask
 ((
ušt16_t
)0xF7FFè

	)

58 
	#CR1_RWU_S‘
 ((
ušt16_t
)0x0002è

	)

59 
	#CR1_RWU_Re£t
 ((
ušt16_t
)0xFFFDè

	)

60 
	#CR1_SBK_S‘
 ((
ušt16_t
)0x0001è

	)

61 
	#CR1_CLEAR_Mask
 ((
ušt16_t
)0xE9F3è

	)

62 
	#CR2_Add»ss_Mask
 ((
ušt16_t
)0xFFF0è

	)

64 
	#CR2_LINEN_S‘
 ((
ušt16_t
)0x4000è

	)

65 
	#CR2_LINEN_Re£t
 ((
ušt16_t
)0xBFFFè

	)

67 
	#CR2_LBDL_Mask
 ((
ušt16_t
)0xFFDFè

	)

68 
	#CR2_STOP_CLEAR_Mask
 ((
ušt16_t
)0xCFFFè

	)

69 
	#CR2_CLOCK_CLEAR_Mask
 ((
ušt16_t
)0xF0FFè

	)

71 
	#CR3_SCEN_S‘
 ((
ušt16_t
)0x0020è

	)

72 
	#CR3_SCEN_Re£t
 ((
ušt16_t
)0xFFDFè

	)

74 
	#CR3_NACK_S‘
 ((
ušt16_t
)0x0010è

	)

75 
	#CR3_NACK_Re£t
 ((
ušt16_t
)0xFFEFè

	)

77 
	#CR3_HDSEL_S‘
 ((
ušt16_t
)0x0008è

	)

78 
	#CR3_HDSEL_Re£t
 ((
ušt16_t
)0xFFF7è

	)

80 
	#CR3_IRLP_Mask
 ((
ušt16_t
)0xFFFBè

	)

81 
	#CR3_CLEAR_Mask
 ((
ušt16_t
)0xFCFFè

	)

83 
	#CR3_IREN_S‘
 ((
ušt16_t
)0x0002è

	)

84 
	#CR3_IREN_Re£t
 ((
ušt16_t
)0xFFFDè

	)

85 
	#GTPR_LSB_Mask
 ((
ušt16_t
)0x00FFè

	)

86 
	#GTPR_MSB_Mask
 ((
ušt16_t
)0xFF00è

	)

87 
	#IT_Mask
 ((
ušt16_t
)0x001Fè

	)

90 
	#CR1_OVER8_S‘
 ((
u16
)0x8000è

	)

91 
	#CR1_OVER8_Re£t
 ((
u16
)0x7FFFè

	)

94 
	#CR3_ONEBITE_S‘
 ((
u16
)0x0800è

	)

95 
	#CR3_ONEBITE_Re£t
 ((
u16
)0xF7FFè

	)

136 
	$USART_DeIn™
(
USART_Ty³Def
* 
USARTx
)

139 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

141 ià(
USARTx
 =ð
USART1
)

143 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_USART1
, 
ENABLE
);

144 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_USART1
, 
DISABLE
);

146 ià(
USARTx
 =ð
USART2
)

148 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_USART2
, 
ENABLE
);

149 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_USART2
, 
DISABLE
);

151 ià(
USARTx
 =ð
USART3
)

153 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_USART3
, 
ENABLE
);

154 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_USART3
, 
DISABLE
);

156 ià(
USARTx
 =ð
UART4
)

158 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_UART4
, 
ENABLE
);

159 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_UART4
, 
DISABLE
);

163 ià(
USARTx
 =ð
UART5
)

165 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_UART5
, 
ENABLE
);

166 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_UART5
, 
DISABLE
);

169 
	}
}

182 
	$USART_In™
(
USART_Ty³Def
* 
USARTx
, 
USART_In™Ty³Def
* 
USART_In™SŒuù
)

184 
ušt32_t
 
tm´eg
 = 0x00, 
­bþock
 = 0x00;

185 
ušt32_t
 
š‹g”divid”
 = 0x00;

186 
ušt32_t
 
äaùiÚ®divid”
 = 0x00;

187 
ušt32_t
 
u§¹xba£
 = 0;

188 
RCC_ClocksTy³Def
 
RCC_ClocksStus
;

190 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

191 
	`as£¹_·¿m
(
	`IS_USART_BAUDRATE
(
USART_In™SŒuù
->
USART_BaudR©e
));

192 
	`as£¹_·¿m
(
	`IS_USART_WORD_LENGTH
(
USART_In™SŒuù
->
USART_WÜdL’gth
));

193 
	`as£¹_·¿m
(
	`IS_USART_STOPBITS
(
USART_In™SŒuù
->
USART_StÝB™s
));

194 
	`as£¹_·¿m
(
	`IS_USART_PARITY
(
USART_In™SŒuù
->
USART_P¬™y
));

195 
	`as£¹_·¿m
(
	`IS_USART_MODE
(
USART_In™SŒuù
->
USART_Mode
));

196 
	`as£¹_·¿m
(
	`IS_USART_HARDWARE_FLOW_CONTROL
(
USART_In™SŒuù
->
USART_H¬dw¬eFlowCÚŒÞ
));

198 ià(
USART_In™SŒuù
->
USART_H¬dw¬eFlowCÚŒÞ
 !ð
USART_H¬dw¬eFlowCÚŒÞ_NÚe
)

200 
	`as£¹_·¿m
(
	`IS_USART_123_PERIPH
(
USARTx
));

203 
u§¹xba£
 = (
ušt32_t
)
USARTx
;

206 
tm´eg
 = 
USARTx
->
CR2
;

208 
tm´eg
 &ð
CR2_STOP_CLEAR_Mask
;

211 
tm´eg
 |ð(
ušt32_t
)
USART_In™SŒuù
->
USART_StÝB™s
;

214 
USARTx
->
CR2
 = (
ušt16_t
)
tm´eg
;

217 
tm´eg
 = 
USARTx
->
CR1
;

219 
tm´eg
 &ð
CR1_CLEAR_Mask
;

224 
tm´eg
 |ð(
ušt32_t
)
USART_In™SŒuù
->
USART_WÜdL’gth
 | USART_In™SŒuù->
USART_P¬™y
 |

225 
USART_In™SŒuù
->
USART_Mode
;

227 
USARTx
->
CR1
 = (
ušt16_t
)
tm´eg
;

230 
tm´eg
 = 
USARTx
->
CR3
;

232 
tm´eg
 &ð
CR3_CLEAR_Mask
;

235 
tm´eg
 |ð
USART_In™SŒuù
->
USART_H¬dw¬eFlowCÚŒÞ
;

237 
USARTx
->
CR3
 = (
ušt16_t
)
tm´eg
;

241 
	`RCC_G‘ClocksF»q
(&
RCC_ClocksStus
);

242 ià(
u§¹xba£
 =ð
USART1_BASE
)

244 
­bþock
 = 
RCC_ClocksStus
.
PCLK2_F»qu’cy
;

248 
­bþock
 = 
RCC_ClocksStus
.
PCLK1_F»qu’cy
;

252 ià((
USARTx
->
CR1
 & 
CR1_OVER8_S‘
) != 0)

255 
š‹g”divid”
 = ((25 * 
­bþock
è/ (2 * (
USART_In™SŒuù
->
USART_BaudR©e
)));

260 
š‹g”divid”
 = ((25 * 
­bþock
è/ (4 * (
USART_In™SŒuù
->
USART_BaudR©e
)));

262 
tm´eg
 = (
š‹g”divid”
 / 100) << 4;

265 
äaùiÚ®divid”
 = 
š‹g”divid”
 - (100 * (
tm´eg
 >> 4));

268 ià((
USARTx
->
CR1
 & 
CR1_OVER8_S‘
) != 0)

270 
tm´eg
 |ð((((
äaùiÚ®divid”
 * 8è+ 50è/ 100)è& ((
ušt8_t
)0x07);

274 
tm´eg
 |ð((((
äaùiÚ®divid”
 * 16è+ 50è/ 100)è& ((
ušt8_t
)0x0F);

278 
USARTx
->
BRR
 = (
ušt16_t
)
tm´eg
;

279 
	}
}

287 
	$USART_SŒuùIn™
(
USART_In™Ty³Def
* 
USART_In™SŒuù
)

290 
USART_In™SŒuù
->
USART_BaudR©e
 = 9600;

291 
USART_In™SŒuù
->
USART_WÜdL’gth
 = 
USART_WÜdL’gth_8b
;

292 
USART_In™SŒuù
->
USART_StÝB™s
 = 
USART_StÝB™s_1
;

293 
USART_In™SŒuù
->
USART_P¬™y
 = 
USART_P¬™y_No
 ;

294 
USART_In™SŒuù
->
USART_Mode
 = 
USART_Mode_Rx
 | 
USART_Mode_Tx
;

295 
USART_In™SŒuù
->
USART_H¬dw¬eFlowCÚŒÞ
 = 
USART_H¬dw¬eFlowCÚŒÞ_NÚe
;

296 
	}
}

308 
	$USART_ClockIn™
(
USART_Ty³Def
* 
USARTx
, 
USART_ClockIn™Ty³Def
* 
USART_ClockIn™SŒuù
)

310 
ušt32_t
 
tm´eg
 = 0x00;

312 
	`as£¹_·¿m
(
	`IS_USART_123_PERIPH
(
USARTx
));

313 
	`as£¹_·¿m
(
	`IS_USART_CLOCK
(
USART_ClockIn™SŒuù
->
USART_Clock
));

314 
	`as£¹_·¿m
(
	`IS_USART_CPOL
(
USART_ClockIn™SŒuù
->
USART_CPOL
));

315 
	`as£¹_·¿m
(
	`IS_USART_CPHA
(
USART_ClockIn™SŒuù
->
USART_CPHA
));

316 
	`as£¹_·¿m
(
	`IS_USART_LASTBIT
(
USART_ClockIn™SŒuù
->
USART_La¡B™
));

319 
tm´eg
 = 
USARTx
->
CR2
;

321 
tm´eg
 &ð
CR2_CLOCK_CLEAR_Mask
;

327 
tm´eg
 |ð(
ušt32_t
)
USART_ClockIn™SŒuù
->
USART_Clock
 | USART_ClockIn™SŒuù->
USART_CPOL
 |

328 
USART_ClockIn™SŒuù
->
USART_CPHA
 | USART_ClockIn™SŒuù->
USART_La¡B™
;

330 
USARTx
->
CR2
 = (
ušt16_t
)
tm´eg
;

331 
	}
}

339 
	$USART_ClockSŒuùIn™
(
USART_ClockIn™Ty³Def
* 
USART_ClockIn™SŒuù
)

342 
USART_ClockIn™SŒuù
->
USART_Clock
 = 
USART_Clock_Di§bË
;

343 
USART_ClockIn™SŒuù
->
USART_CPOL
 = 
USART_CPOL_Low
;

344 
USART_ClockIn™SŒuù
->
USART_CPHA
 = 
USART_CPHA_1Edge
;

345 
USART_ClockIn™SŒuù
->
USART_La¡B™
 = 
USART_La¡B™_Di§bË
;

346 
	}
}

357 
	$USART_Cmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

360 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

361 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

363 ià(
NewS‹
 !ð
DISABLE
)

366 
USARTx
->
CR1
 |ð
CR1_UE_S‘
;

371 
USARTx
->
CR1
 &ð
CR1_UE_Re£t
;

373 
	}
}

394 
	$USART_ITCÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_IT
, 
FunùiÚ®S‹
 
NewS‹
)

396 
ušt32_t
 
u§¹»g
 = 0x00, 
™pos
 = 0x00, 
™mask
 = 0x00;

397 
ušt32_t
 
u§¹xba£
 = 0x00;

399 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

400 
	`as£¹_·¿m
(
	`IS_USART_CONFIG_IT
(
USART_IT
));

401 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

403 ià(
USART_IT
 =ð
USART_IT_CTS
)

405 
	`as£¹_·¿m
(
	`IS_USART_123_PERIPH
(
USARTx
));

408 
u§¹xba£
 = (
ušt32_t
)
USARTx
;

411 
u§¹»g
 = (((
ušt8_t
)
USART_IT
) >> 0x05);

414 
™pos
 = 
USART_IT
 & 
IT_Mask
;

415 
™mask
 = (((
ušt32_t
)0x01è<< 
™pos
);

417 ià(
u§¹»g
 == 0x01)

419 
u§¹xba£
 += 0x0C;

421 ià(
u§¹»g
 == 0x02)

423 
u§¹xba£
 += 0x10;

427 
u§¹xba£
 += 0x14;

429 ià(
NewS‹
 !ð
DISABLE
)

431 *(
__IO
 
ušt32_t
*)
u§¹xba£
 |ð
™mask
;

435 *(
__IO
 
ušt32_t
*)
u§¹xba£
 &ð~
™mask
;

437 
	}
}

454 
	$USART_DMACmd
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_DMAReq
, 
FunùiÚ®S‹
 
NewS‹
)

457 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

458 
	`as£¹_·¿m
(
	`IS_USART_DMAREQ
(
USART_DMAReq
));

459 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

460 ià(
NewS‹
 !ð
DISABLE
)

464 
USARTx
->
CR3
 |ð
USART_DMAReq
;

470 
USARTx
->
CR3
 &ð(
ušt16_t
)~
USART_DMAReq
;

472 
	}
}

482 
	$USART_S‘Add»ss
(
USART_Ty³Def
* 
USARTx
, 
ušt8_t
 
USART_Add»ss
)

485 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

486 
	`as£¹_·¿m
(
	`IS_USART_ADDRESS
(
USART_Add»ss
));

489 
USARTx
->
CR2
 &ð
CR2_Add»ss_Mask
;

491 
USARTx
->
CR2
 |ð
USART_Add»ss
;

492 
	}
}

505 
	$USART_WakeUpCÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_WakeUp
)

508 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

509 
	`as£¹_·¿m
(
	`IS_USART_WAKEUP
(
USART_WakeUp
));

511 
USARTx
->
CR1
 &ð
CR1_WAKE_Mask
;

512 
USARTx
->
CR1
 |ð
USART_WakeUp
;

513 
	}
}

524 
	$USART_Reûiv”WakeUpCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

527 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

528 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

530 ià(
NewS‹
 !ð
DISABLE
)

533 
USARTx
->
CR1
 |ð
CR1_RWU_S‘
;

538 
USARTx
->
CR1
 &ð
CR1_RWU_Re£t
;

540 
	}
}

553 
	$USART_LINB»akD‘eùL’gthCÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_LINB»akD‘eùL’gth
)

556 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

557 
	`as£¹_·¿m
(
	`IS_USART_LIN_BREAK_DETECT_LENGTH
(
USART_LINB»akD‘eùL’gth
));

559 
USARTx
->
CR2
 &ð
CR2_LBDL_Mask
;

560 
USARTx
->
CR2
 |ð
USART_LINB»akD‘eùL’gth
;

561 
	}
}

572 
	$USART_LINCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

575 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

576 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

578 ià(
NewS‹
 !ð
DISABLE
)

581 
USARTx
->
CR2
 |ð
CR2_LINEN_S‘
;

586 
USARTx
->
CR2
 &ð
CR2_LINEN_Re£t
;

588 
	}
}

598 
	$USART_S’dD©a
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
D©a
)

601 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

602 
	`as£¹_·¿m
(
	`IS_USART_DATA
(
D©a
));

605 
USARTx
->
DR
 = (
D©a
 & (
ušt16_t
)0x01FF);

606 
	}
}

615 
ušt16_t
 
	$USART_ReûiveD©a
(
USART_Ty³Def
* 
USARTx
)

618 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

621  (
ušt16_t
)(
USARTx
->
DR
 & (uint16_t)0x01FF);

622 
	}
}

631 
	$USART_S’dB»ak
(
USART_Ty³Def
* 
USARTx
)

634 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

637 
USARTx
->
CR1
 |ð
CR1_SBK_S‘
;

638 
	}
}

647 
	$USART_S‘Gu¬dTime
(
USART_Ty³Def
* 
USARTx
, 
ušt8_t
 
USART_Gu¬dTime
)

650 
	`as£¹_·¿m
(
	`IS_USART_123_PERIPH
(
USARTx
));

653 
USARTx
->
GTPR
 &ð
GTPR_LSB_Mask
;

655 
USARTx
->
GTPR
 |ð(
ušt16_t
)((ušt16_t)
USART_Gu¬dTime
 << 0x08);

656 
	}
}

667 
	$USART_S‘P»sÿËr
(
USART_Ty³Def
* 
USARTx
, 
ušt8_t
 
USART_P»sÿËr
)

670 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

673 
USARTx
->
GTPR
 &ð
GTPR_MSB_Mask
;

675 
USARTx
->
GTPR
 |ð
USART_P»sÿËr
;

676 
	}
}

686 
	$USART_Sm¬tC¬dCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

689 
	`as£¹_·¿m
(
	`IS_USART_123_PERIPH
(
USARTx
));

690 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

691 ià(
NewS‹
 !ð
DISABLE
)

694 
USARTx
->
CR3
 |ð
CR3_SCEN_S‘
;

699 
USARTx
->
CR3
 &ð
CR3_SCEN_Re£t
;

701 
	}
}

711 
	$USART_Sm¬tC¬dNACKCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

714 
	`as£¹_·¿m
(
	`IS_USART_123_PERIPH
(
USARTx
));

715 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

716 ià(
NewS‹
 !ð
DISABLE
)

719 
USARTx
->
CR3
 |ð
CR3_NACK_S‘
;

724 
USARTx
->
CR3
 &ð
CR3_NACK_Re£t
;

726 
	}
}

737 
	$USART_H®fDu¶exCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

740 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

741 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

743 ià(
NewS‹
 !ð
DISABLE
)

746 
USARTx
->
CR3
 |ð
CR3_HDSEL_S‘
;

751 
USARTx
->
CR3
 &ð
CR3_HDSEL_Re£t
;

753 
	}
}

768 
	$USART_Ov”Sam¶šg8Cmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

771 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

772 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

774 ià(
NewS‹
 !ð
DISABLE
)

777 
USARTx
->
CR1
 |ð
CR1_OVER8_S‘
;

782 
USARTx
->
CR1
 &ð
CR1_OVER8_Re£t
;

784 
	}
}

795 
	$USART_OÃB™M‘hodCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

798 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

799 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

801 ià(
NewS‹
 !ð
DISABLE
)

804 
USARTx
->
CR3
 |ð
CR3_ONEBITE_S‘
;

809 
USARTx
->
CR3
 &ð
CR3_ONEBITE_Re£t
;

811 
	}
}

824 
	$USART_IrDACÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_IrDAMode
)

827 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

828 
	`as£¹_·¿m
(
	`IS_USART_IRDA_MODE
(
USART_IrDAMode
));

830 
USARTx
->
CR3
 &ð
CR3_IRLP_Mask
;

831 
USARTx
->
CR3
 |ð
USART_IrDAMode
;

832 
	}
}

843 
	$USART_IrDACmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

846 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

847 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

849 ià(
NewS‹
 !ð
DISABLE
)

852 
USARTx
->
CR3
 |ð
CR3_IREN_S‘
;

857 
USARTx
->
CR3
 &ð
CR3_IREN_Re£t
;

859 
	}
}

880 
FÏgStus
 
	$USART_G‘FÏgStus
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_FLAG
)

882 
FÏgStus
 
b™¡©us
 = 
RESET
;

884 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

885 
	`as£¹_·¿m
(
	`IS_USART_FLAG
(
USART_FLAG
));

887 ià(
USART_FLAG
 =ð
USART_FLAG_CTS
)

889 
	`as£¹_·¿m
(
	`IS_USART_123_PERIPH
(
USARTx
));

892 ià((
USARTx
->
SR
 & 
USART_FLAG
è!ð(
ušt16_t
)
RESET
)

894 
b™¡©us
 = 
SET
;

898 
b™¡©us
 = 
RESET
;

900  
b™¡©us
;

901 
	}
}

929 
	$USART_CË¬FÏg
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_FLAG
)

932 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

933 
	`as£¹_·¿m
(
	`IS_USART_CLEAR_FLAG
(
USART_FLAG
));

935 ià((
USART_FLAG
 & 
USART_FLAG_CTS
) == USART_FLAG_CTS)

937 
	`as£¹_·¿m
(
	`IS_USART_123_PERIPH
(
USARTx
));

940 
USARTx
->
SR
 = (
ušt16_t
)~
USART_FLAG
;

941 
	}
}

963 
ITStus
 
	$USART_G‘ITStus
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_IT
)

965 
ušt32_t
 
b™pos
 = 0x00, 
™mask
 = 0x00, 
u§¹»g
 = 0x00;

966 
ITStus
 
b™¡©us
 = 
RESET
;

968 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

969 
	`as£¹_·¿m
(
	`IS_USART_GET_IT
(
USART_IT
));

971 ià(
USART_IT
 =ð
USART_IT_CTS
)

973 
	`as£¹_·¿m
(
	`IS_USART_123_PERIPH
(
USARTx
));

977 
u§¹»g
 = (((
ušt8_t
)
USART_IT
) >> 0x05);

979 
™mask
 = 
USART_IT
 & 
IT_Mask
;

980 
™mask
 = (
ušt32_t
)0x01 << itmask;

982 ià(
u§¹»g
 == 0x01)

984 
™mask
 &ð
USARTx
->
CR1
;

986 ià(
u§¹»g
 == 0x02)

988 
™mask
 &ð
USARTx
->
CR2
;

992 
™mask
 &ð
USARTx
->
CR3
;

995 
b™pos
 = 
USART_IT
 >> 0x08;

996 
b™pos
 = (
ušt32_t
)0x01 << bitpos;

997 
b™pos
 &ð
USARTx
->
SR
;

998 ià((
™mask
 !ð(
ušt16_t
)
RESET
)&&(
b™pos
 != (uint16_t)RESET))

1000 
b™¡©us
 = 
SET
;

1004 
b™¡©us
 = 
RESET
;

1007  
b™¡©us
;

1008 
	}
}

1037 
	$USART_CË¬ITP’dšgB™
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_IT
)

1039 
ušt16_t
 
b™pos
 = 0x00, 
™mask
 = 0x00;

1041 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1042 
	`as£¹_·¿m
(
	`IS_USART_CLEAR_IT
(
USART_IT
));

1044 ià(
USART_IT
 =ð
USART_IT_CTS
)

1046 
	`as£¹_·¿m
(
	`IS_USART_123_PERIPH
(
USARTx
));

1049 
b™pos
 = 
USART_IT
 >> 0x08;

1050 
™mask
 = ((
ušt16_t
)0x01 << (ušt16_t)
b™pos
);

1051 
USARTx
->
SR
 = (
ušt16_t
)~
™mask
;

1052 
	}
}

	@F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\src\stm32f10x_wwdg.c

29 
	~"¡m32f10x_wwdg.h
"

30 
	~"¡m32f10x_rcc.h
"

54 
	#WWDG_OFFSET
 (
WWDG_BASE
 - 
PERIPH_BASE
)

	)

57 
	#CFR_OFFSET
 (
WWDG_OFFSET
 + 0x04)

	)

58 
	#EWI_B™Numb”
 0x09

	)

59 
	#CFR_EWI_BB
 (
PERIPH_BB_BASE
 + (
CFR_OFFSET
 * 32è+ (
EWI_B™Numb”
 * 4))

	)

64 
	#CR_WDGA_S‘
 ((
ušt32_t
)0x00000080)

	)

67 
	#CFR_WDGTB_Mask
 ((
ušt32_t
)0xFFFFFE7F)

	)

68 
	#CFR_W_Mask
 ((
ušt32_t
)0xFFFFFF80)

	)

69 
	#BIT_Mask
 ((
ušt8_t
)0x7F)

	)

108 
	$WWDG_DeIn™
()

110 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_WWDG
, 
ENABLE
);

111 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_WWDG
, 
DISABLE
);

112 
	}
}

124 
	$WWDG_S‘P»sÿËr
(
ušt32_t
 
WWDG_P»sÿËr
)

126 
ušt32_t
 
tm´eg
 = 0;

128 
	`as£¹_·¿m
(
	`IS_WWDG_PRESCALER
(
WWDG_P»sÿËr
));

130 
tm´eg
 = 
WWDG
->
CFR
 & 
CFR_WDGTB_Mask
;

132 
tm´eg
 |ð
WWDG_P»sÿËr
;

134 
WWDG
->
CFR
 = 
tm´eg
;

135 
	}
}

143 
	$WWDG_S‘WšdowV®ue
(
ušt8_t
 
WšdowV®ue
)

145 
__IO
 
ušt32_t
 
tm´eg
 = 0;

148 
	`as£¹_·¿m
(
	`IS_WWDG_WINDOW_VALUE
(
WšdowV®ue
));

151 
tm´eg
 = 
WWDG
->
CFR
 & 
CFR_W_Mask
;

154 
tm´eg
 |ð
WšdowV®ue
 & (
ušt32_t
è
BIT_Mask
;

157 
WWDG
->
CFR
 = 
tm´eg
;

158 
	}
}

165 
	$WWDG_EÇbËIT
()

167 *(
__IO
 
ušt32_t
 *è
CFR_EWI_BB
 = (ušt32_t)
ENABLE
;

168 
	}
}

176 
	$WWDG_S‘CouÁ”
(
ušt8_t
 
CouÁ”
)

179 
	`as£¹_·¿m
(
	`IS_WWDG_COUNTER
(
CouÁ”
));

182 
WWDG
->
CR
 = 
CouÁ”
 & 
BIT_Mask
;

183 
	}
}

191 
	$WWDG_EÇbË
(
ušt8_t
 
CouÁ”
)

194 
	`as£¹_·¿m
(
	`IS_WWDG_COUNTER
(
CouÁ”
));

195 
WWDG
->
CR
 = 
CR_WDGA_S‘
 | 
CouÁ”
;

196 
	}
}

203 
FÏgStus
 
	$WWDG_G‘FÏgStus
()

205  (
FÏgStus
)(
WWDG
->
SR
);

206 
	}
}

213 
	$WWDG_CË¬FÏg
()

215 
WWDG
->
SR
 = (
ušt32_t
)
RESET
;

216 
	}
}

	@F:\ADMIN\Documents\1_Git_STM32\uart_00\STM32F103xx.svd

1 <?
xml
 
	gv”siÚ
="1.0" 
’codšg
="UTF-8" 
¡ªd®Úe
="no"?><
deviû
 
schemaV”siÚ
="1.1" 
xmÊs
:
xs
="h‰p://www.w3.Üg/2001/XMLSchema-š¡ªû" xs:
noName¥aûSchemaLoÿtiÚ
="CMSIS-SVD_Schema_1_1.xsd"> <
Çme
>
STM32F103xx
</Çme> <
v”siÚ
>1.3</v”siÚ> <
desütiÚ
>STM32F103xx</desütiÚ> <!--
Bus
 
IÁ”çû
 
PrÝ”t›s
--> <!--
CÜ‹x
-
M3
 
is
 
by‹
 
add»s§bË
--> <
add»ssUn™B™s
>8</add»ssUn™B™s> <!--
the
 
maximum
 
d©a
 
b™
 
width
 
acûssibË
 
w™hš
 
a
 
sšgË
 
Œªsãr
--> <width>32</width> <!--
Regi¡”
 
DeçuÉ
 PrÝ”t›s--> <
size
>0x20</size> <
»£tV®ue
>0x0</»£tV®ue> <
»£tMask
>0xFFFFFFFF</»£tMask> <
³rh”®s
> <
³rh”®
> <Çme>
FSMC
</Çme> <desütiÚ>
FËxibË
 
memÜy
 
cÚŒÞËr
</desütiÚ> <
groupName
>FSMC</groupName> <
ba£Add»ss
>0xA0000000</ba£Add»ss> <
add»ssBlock
> <
off£t
>0x0</off£t> <size>0x1000</size> <
u§ge
>
»gi¡”s
</u§ge> </add»ssBlock> <
š‹¼u±
> <Çme>FSMC</Çme> <desütiÚ>FSMC 
glob®
 iÁ”ru±</desütiÚ> <
v®ue
>48</v®ue> </š‹¼u±> <»gi¡”s> <> <Çme>
BCR1
</Çme> <
di¥ÏyName
>BCR1</di¥ÏyName> <desütiÚ>
SRAM
/
NOR
-
FÏsh
 
ch
-
£Ëù
 
cÚŒÞ
 1</desütiÚ> <
add»ssOff£t
>0x0</add»ssOff£t> <size>0x20</size> <
acûss
>
»ad
-
wr™e
</acûss> <»£tV®ue>0x000030D0</»£tV®ue> <
f›lds
> <
f›ld
> <Çme>
CBURSTRW
</Çme> <desütiÚ>CBURSTRW</desütiÚ> <
b™Off£t
>19</b™Off£t> <
b™Width
>1</b™Width> </f›ld> <f›ld> <Çme>
ASYNCWAIT
</Çme> <desütiÚ>ASYNCWAIT</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EXTMOD
</Çme> <desütiÚ>EXTMOD</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
WAITEN
</Çme> <desütiÚ>WAITEN</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
WREN
</Çme> <desütiÚ>WREN</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
WAITCFG
</Çme> <desütiÚ>WAITCFG</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
WAITPOL
</Çme> <desütiÚ>WAITPOL</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BURSTEN
</Çme> <desütiÚ>BURSTEN</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FACCEN
</Çme> <desütiÚ>FACCEN</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
MWID
</Çme> <desütiÚ>MWID</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
MTYP
</Çme> <desütiÚ>MTYP</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
MUXEN
</Çme> <desütiÚ>MUXEN</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
MBKEN
</Çme> <desütiÚ>MBKEN</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
BTR1
</Çme> <di¥ÏyName>BTR1</di¥ÏyName> <desütiÚ>SRAM/NOR-FÏsh ch-£Ëù 
timšg
 1</desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0xFFFFFFFF</»£tV®ue> <f›lds> <f›ld> <Çme>
ACCMOD
</Çme> <desütiÚ>ACCMOD</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
DATLAT
</Çme> <desütiÚ>DATLAT</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
CLKDIV
</Çme> <desütiÚ>CLKDIV</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
BUSTURN
</Çme> <desütiÚ>BUSTURN</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
DATAST
</Çme> <desütiÚ>DATAST</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>
ADDHLD
</Çme> <desütiÚ>ADDHLD</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
ADDSET
</Çme> <desütiÚ>ADDSET</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> </f›lds> </> <> <Çme>
BCR2
</Çme> <di¥ÏyName>BCR2</di¥ÏyName> <desütiÚ>SRAM/NOR-FÏsh ch-£Ëù cÚŒÞ 2</desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x000030D0</»£tV®ue> <f›lds> <f›ld> <Çme>CBURSTRW</Çme> <desütiÚ>CBURSTRW</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>ASYNCWAIT</Çme> <desütiÚ>ASYNCWAIT</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>EXTMOD</Çme> <desütiÚ>EXTMOD</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>WAITEN</Çme> <desütiÚ>WAITEN</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>WREN</Çme> <desütiÚ>WREN</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>WAITCFG</Çme> <desütiÚ>WAITCFG</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
WRAPMOD
</Çme> <desütiÚ>WRAPMOD</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>WAITPOL</Çme> <desütiÚ>WAITPOL</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BURSTEN</Çme> <desütiÚ>BURSTEN</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FACCEN</Çme> <desütiÚ>FACCEN</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>MWID</Çme> <desütiÚ>MWID</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>MTYP</Çme> <desütiÚ>MTYP</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>MUXEN</Çme> <desütiÚ>MUXEN</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>MBKEN</Çme> <desütiÚ>MBKEN</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
BTR2
</Çme> <di¥ÏyName>BTR2</di¥ÏyName> <desütiÚ>SRAM/NOR-FÏsh ch-£Ëùimšg 2</desütiÚ> <add»ssOff£t>0xC</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0xFFFFFFFF</»£tV®ue> <f›lds> <f›ld> <Çme>ACCMOD</Çme> <desütiÚ>ACCMOD</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>DATLAT</Çme> <desütiÚ>DATLAT</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>CLKDIV</Çme> <desütiÚ>CLKDIV</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>BUSTURN</Çme> <desütiÚ>BUSTURN</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>DATAST</Çme> <desütiÚ>DATAST</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>ADDHLD</Çme> <desütiÚ>ADDHLD</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>ADDSET</Çme> <desütiÚ>ADDSET</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> </f›lds> </> <> <Çme>
BCR3
</Çme> <di¥ÏyName>BCR3</di¥ÏyName> <desütiÚ>SRAM/NOR-FÏsh ch-£Ëù cÚŒÞ 3</desütiÚ> <add»ssOff£t>0x10</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x000030D0</»£tV®ue> <f›lds> <f›ld> <Çme>CBURSTRW</Çme> <desütiÚ>CBURSTRW</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>ASYNCWAIT</Çme> <desütiÚ>ASYNCWAIT</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>EXTMOD</Çme> <desütiÚ>EXTMOD</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>WAITEN</Çme> <desütiÚ>WAITEN</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>WREN</Çme> <desütiÚ>WREN</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>WAITCFG</Çme> <desütiÚ>WAITCFG</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>WRAPMOD</Çme> <desütiÚ>WRAPMOD</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>WAITPOL</Çme> <desütiÚ>WAITPOL</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BURSTEN</Çme> <desütiÚ>BURSTEN</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FACCEN</Çme> <desütiÚ>FACCEN</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>MWID</Çme> <desütiÚ>MWID</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>MTYP</Çme> <desütiÚ>MTYP</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>MUXEN</Çme> <desütiÚ>MUXEN</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>MBKEN</Çme> <desütiÚ>MBKEN</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
BTR3
</Çme> <di¥ÏyName>BTR3</di¥ÏyName> <desütiÚ>SRAM/NOR-FÏsh ch-£Ëùimšg 3</desütiÚ> <add»ssOff£t>0x14</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0xFFFFFFFF</»£tV®ue> <f›lds> <f›ld> <Çme>ACCMOD</Çme> <desütiÚ>ACCMOD</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>DATLAT</Çme> <desütiÚ>DATLAT</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>CLKDIV</Çme> <desütiÚ>CLKDIV</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>BUSTURN</Çme> <desütiÚ>BUSTURN</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>DATAST</Çme> <desütiÚ>DATAST</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>ADDHLD</Çme> <desütiÚ>ADDHLD</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>ADDSET</Çme> <desütiÚ>ADDSET</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> </f›lds> </> <> <Çme>
BCR4
</Çme> <di¥ÏyName>BCR4</di¥ÏyName> <desütiÚ>SRAM/NOR-FÏsh ch-£Ëù cÚŒÞ 4</desütiÚ> <add»ssOff£t>0x18</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x000030D0</»£tV®ue> <f›lds> <f›ld> <Çme>CBURSTRW</Çme> <desütiÚ>CBURSTRW</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>ASYNCWAIT</Çme> <desütiÚ>ASYNCWAIT</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>EXTMOD</Çme> <desütiÚ>EXTMOD</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>WAITEN</Çme> <desütiÚ>WAITEN</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>WREN</Çme> <desütiÚ>WREN</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>WAITCFG</Çme> <desütiÚ>WAITCFG</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>WRAPMOD</Çme> <desütiÚ>WRAPMOD</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>WAITPOL</Çme> <desütiÚ>WAITPOL</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BURSTEN</Çme> <desütiÚ>BURSTEN</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FACCEN</Çme> <desütiÚ>FACCEN</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>MWID</Çme> <desütiÚ>MWID</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>MTYP</Çme> <desütiÚ>MTYP</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>MUXEN</Çme> <desütiÚ>MUXEN</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>MBKEN</Çme> <desütiÚ>MBKEN</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
BTR4
</Çme> <di¥ÏyName>BTR4</di¥ÏyName> <desütiÚ>SRAM/NOR-FÏsh ch-£Ëùimšg 4</desütiÚ> <add»ssOff£t>0x1C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0xFFFFFFFF</»£tV®ue> <f›lds> <f›ld> <Çme>ACCMOD</Çme> <desütiÚ>ACCMOD</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>DATLAT</Çme> <desütiÚ>DATLAT</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>CLKDIV</Çme> <desütiÚ>CLKDIV</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>BUSTURN</Çme> <desütiÚ>BUSTURN</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>DATAST</Çme> <desütiÚ>DATAST</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>ADDHLD</Çme> <desütiÚ>ADDHLD</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>ADDSET</Çme> <desütiÚ>ADDSET</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> </f›lds> </> <> <Çme>
PCR2
</Çme> <di¥ÏyName>PCR2</di¥ÏyName> <desütiÚ>
PC
 
C¬d
/
NAND
 FÏsh cÚŒÞ 2</desütiÚ> <add»ssOff£t>0x60</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000018</»£tV®ue> <f›lds> <f›ld> <Çme>
ECCPS
</Çme> <desütiÚ>ECCPS</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
TAR
</Çme> <desütiÚ>TAR</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
TCLR
</Çme> <desütiÚ>TCLR</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
ECCEN
</Çme> <desütiÚ>ECCEN</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PWID
</Çme> <desütiÚ>PWID</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
PTYP
</Çme> <desütiÚ>PTYP</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PBKEN
</Çme> <desütiÚ>PBKEN</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PWAITEN
</Çme> <desütiÚ>PWAITEN</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
SR2
</Çme> <di¥ÏyName>SR2</di¥ÏyName> <desütiÚ>
FIFO
 
¡©us
 
ªd
 iÁ”ru± 2</desütiÚ> <add»ssOff£t>0x64</add»ssOff£t> <size>0x20</size> <»£tV®ue>0x00000040</»£tV®ue> <f›lds> <f›ld> <Çme>
FEMPT
</Çme> <desütiÚ>FEMPT</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-
Úly
</acûss> </f›ld> <f›ld> <Çme>
IFEN
</Çme> <desütiÚ>IFEN</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
ILEN
</Çme> <desütiÚ>ILEN</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
IREN
</Çme> <desütiÚ>IREN</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
IFS
</Çme> <desütiÚ>IFS</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
ILS
</Çme> <desütiÚ>ILS</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
IRS
</Çme> <desütiÚ>IRS</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> </f›lds> </> <> <Çme>
PMEM2
</Çme> <di¥ÏyName>PMEM2</di¥ÏyName> <desütiÚ>
CommÚ
 memÜy 
¥aû
imšg 2</desütiÚ> <add»ssOff£t>0x68</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0xFCFCFCFC</»£tV®ue> <f›lds> <f›ld> <Çme>
MEMHIZx
</Çme> <desütiÚ>MEMHIZx</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>
MEMHOLDx
</Çme> <desütiÚ>MEMHOLDx</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>
MEMWAITx
</Çme> <desütiÚ>MEMWAITx</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>
MEMSETx
</Çme> <desütiÚ>MEMSETx</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
PATT2
</Çme> <di¥ÏyName>PATT2</di¥ÏyName> <desütiÚ>
A‰ribu‹
 memÜy s·ûimšg 2</desütiÚ> <add»ssOff£t>0x6C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0xFCFCFCFC</»£tV®ue> <f›lds> <f›ld> <Çme>
ATTHIZx
</Çme> <desütiÚ>A‰ribu‹ memÜy 
x
 
d©abus
 
HiZ
 
time
</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>
ATTHOLDx
</Çme> <desütiÚ>A‰ribu‹ memÜy x 
hÞd
ime</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>
ATTWAITx
</Çme> <desütiÚ>A‰ribu‹ memÜy x 
wa™
ime</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>
ATTSETx
</Çme> <desütiÚ>A‰ribu‹ memÜy x 
£tup
ime</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
ECCR2
</Çme> <di¥ÏyName>ECCR2</di¥ÏyName> <desütiÚ>
ECC
 
»suÉ
 2</desütiÚ> <add»ssOff£t>0x74</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
ECCx
</Çme> <desütiÚ>ECC„esuÉ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
PCR3
</Çme> <di¥ÏyName>PCR3</di¥ÏyName> <desütiÚ>PC C¬d/NAND FÏsh cÚŒÞ 3</desütiÚ> <add»ssOff£t>0x80</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000018</»£tV®ue> <f›lds> <f›ld> <Çme>ECCPS</Çme> <desütiÚ>ECCPS</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>TAR</Çme> <desütiÚ>TAR</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>TCLR</Çme> <desütiÚ>TCLR</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>ECCEN</Çme> <desütiÚ>ECCEN</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PWID</Çme> <desütiÚ>PWID</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>PTYP</Çme> <desütiÚ>PTYP</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PBKEN</Çme> <desütiÚ>PBKEN</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PWAITEN</Çme> <desütiÚ>PWAITEN</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
SR3
</Çme> <di¥ÏyName>SR3</di¥ÏyName> <desütiÚ>FIFO stu ªd iÁ”ru± 3</desütiÚ> <add»ssOff£t>0x84</add»ssOff£t> <size>0x20</size> <»£tV®ue>0x00000040</»£tV®ue> <f›lds> <f›ld> <Çme>FEMPT</Çme> <desütiÚ>FEMPT</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>IFEN</Çme> <desütiÚ>IFEN</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>ILEN</Çme> <desütiÚ>ILEN</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>IREN</Çme> <desütiÚ>IREN</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>IFS</Çme> <desütiÚ>IFS</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>ILS</Çme> <desütiÚ>ILS</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>IRS</Çme> <desütiÚ>IRS</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> </f›lds> </> <> <Çme>
PMEM3
</Çme> <di¥ÏyName>PMEM3</di¥ÏyName> <desütiÚ>CommÚ memÜy s·ûimšg 3</desütiÚ> <add»ssOff£t>0x88</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0xFCFCFCFC</»£tV®ue> <f›lds> <f›ld> <Çme>MEMHIZx</Çme> <desütiÚ>MEMHIZx</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>MEMHOLDx</Çme> <desütiÚ>MEMHOLDx</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>MEMWAITx</Çme> <desütiÚ>MEMWAITx</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>MEMSETx</Çme> <desütiÚ>MEMSETx</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
PATT3
</Çme> <di¥ÏyName>PATT3</di¥ÏyName> <desütiÚ>A‰ribu‹ memÜy s·ûimšg 3</desütiÚ> <add»ssOff£t>0x8C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0xFCFCFCFC</»£tV®ue> <f›lds> <f›ld> <Çme>ATTHIZx</Çme> <desütiÚ>ATTHIZx</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>ATTHOLDx</Çme> <desütiÚ>ATTHOLDx</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>ATTWAITx</Çme> <desütiÚ>ATTWAITx</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>ATTSETx</Çme> <desütiÚ>ATTSETx</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
ECCR3
</Çme> <di¥ÏyName>ECCR3</di¥ÏyName> <desütiÚ>ECC„esuÉ 3</desütiÚ> <add»ssOff£t>0x94</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>ECCx</Çme> <desütiÚ>ECCx</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
PCR4
</Çme> <di¥ÏyName>PCR4</di¥ÏyName> <desütiÚ>PC C¬d/NAND FÏsh cÚŒÞ 4</desütiÚ> <add»ssOff£t>0xA0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000018</»£tV®ue> <f›lds> <f›ld> <Çme>ECCPS</Çme> <desütiÚ>ECCPS</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>TAR</Çme> <desütiÚ>TAR</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>TCLR</Çme> <desütiÚ>TCLR</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>ECCEN</Çme> <desütiÚ>ECCEN</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PWID</Çme> <desütiÚ>PWID</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>PTYP</Çme> <desütiÚ>PTYP</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PBKEN</Çme> <desütiÚ>PBKEN</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PWAITEN</Çme> <desütiÚ>PWAITEN</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
SR4
</Çme> <di¥ÏyName>SR4</di¥ÏyName> <desütiÚ>FIFO stu ªd iÁ”ru± 4</desütiÚ> <add»ssOff£t>0xA4</add»ssOff£t> <size>0x20</size> <»£tV®ue>0x00000040</»£tV®ue> <f›lds> <f›ld> <Çme>FEMPT</Çme> <desütiÚ>FEMPT</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>IFEN</Çme> <desütiÚ>IFEN</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>ILEN</Çme> <desütiÚ>ILEN</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>IREN</Çme> <desütiÚ>IREN</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>IFS</Çme> <desütiÚ>IFS</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>ILS</Çme> <desütiÚ>ILS</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>IRS</Çme> <desütiÚ>IRS</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> </f›lds> </> <> <Çme>
PMEM4
</Çme> <di¥ÏyName>PMEM4</di¥ÏyName> <desütiÚ>CommÚ memÜy s·ûimšg 4</desütiÚ> <add»ssOff£t>0xA8</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0xFCFCFCFC</»£tV®ue> <f›lds> <f›ld> <Çme>MEMHIZx</Çme> <desütiÚ>MEMHIZx</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>MEMHOLDx</Çme> <desütiÚ>MEMHOLDx</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>MEMWAITx</Çme> <desütiÚ>MEMWAITx</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>MEMSETx</Çme> <desütiÚ>MEMSETx</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
PATT4
</Çme> <di¥ÏyName>PATT4</di¥ÏyName> <desütiÚ>A‰ribu‹ memÜy s·ûimšg 4</desütiÚ> <add»ssOff£t>0xAC</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0xFCFCFCFC</»£tV®ue> <f›lds> <f›ld> <Çme>ATTHIZx</Çme> <desütiÚ>ATTHIZx</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>ATTHOLDx</Çme> <desütiÚ>ATTHOLDx</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>ATTWAITx</Çme> <desütiÚ>ATTWAITx</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>ATTSETx</Çme> <desütiÚ>ATTSETx</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
PIO4
</Çme> <di¥ÏyName>PIO4</di¥ÏyName> <desütiÚ>
I
/
O
 s·ûimšg 4</desütiÚ> <add»ssOff£t>0xB0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0xFCFCFCFC</»£tV®ue> <f›lds> <f›ld> <Çme>
IOHIZx
</Çme> <desütiÚ>IOHIZx</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>
IOHOLDx
</Çme> <desütiÚ>IOHOLDx</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>
IOWAITx
</Çme> <desütiÚ>IOWAITx</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>
IOSETx
</Çme> <desütiÚ>IOSETx</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
BWTR1
</Çme> <di¥ÏyName>BWTR1</di¥ÏyName> <desütiÚ>SRAM/NOR-FÏsh wr™timšg„egi¡” 1</desütiÚ> <add»ssOff£t>0x104</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0FFFFFFF</»£tV®ue> <f›lds> <f›ld> <Çme>ACCMOD</Çme> <desütiÚ>ACCMOD</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>DATLAT</Çme> <desütiÚ>DATLAT</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>CLKDIV</Çme> <desütiÚ>CLKDIV</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>DATAST</Çme> <desütiÚ>DATAST</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>ADDHLD</Çme> <desütiÚ>ADDHLD</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>ADDSET</Çme> <desütiÚ>ADDSET</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> </f›lds> </> <> <Çme>
BWTR2
</Çme> <di¥ÏyName>BWTR2</di¥ÏyName> <desütiÚ>SRAM/NOR-FÏsh wr™timšg„egi¡” 2</desütiÚ> <add»ssOff£t>0x10C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0FFFFFFF</»£tV®ue> <f›lds> <f›ld> <Çme>ACCMOD</Çme> <desütiÚ>ACCMOD</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>DATLAT</Çme> <desütiÚ>DATLAT</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>CLKDIV</Çme> <desütiÚ>CLKDIV</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>DATAST</Çme> <desütiÚ>DATAST</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>ADDHLD</Çme> <desütiÚ>ADDHLD</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>ADDSET</Çme> <desütiÚ>ADDSET</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> </f›lds> </> <> <Çme>
BWTR3
</Çme> <di¥ÏyName>BWTR3</di¥ÏyName> <desütiÚ>SRAM/NOR-FÏsh wr™timšg„egi¡” 3</desütiÚ> <add»ssOff£t>0x114</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0FFFFFFF</»£tV®ue> <f›lds> <f›ld> <Çme>ACCMOD</Çme> <desütiÚ>ACCMOD</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>DATLAT</Çme> <desütiÚ>DATLAT</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>CLKDIV</Çme> <desütiÚ>CLKDIV</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>DATAST</Çme> <desütiÚ>DATAST</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>ADDHLD</Çme> <desütiÚ>ADDHLD</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>ADDSET</Çme> <desütiÚ>ADDSET</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> </f›lds> </> <> <Çme>
BWTR4
</Çme> <di¥ÏyName>BWTR4</di¥ÏyName> <desütiÚ>SRAM/NOR-FÏsh wr™timšg„egi¡” 4</desütiÚ> <add»ssOff£t>0x11C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0FFFFFFF</»£tV®ue> <f›lds> <f›ld> <Çme>ACCMOD</Çme> <desütiÚ>ACCMOD</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>DATLAT</Çme> <desütiÚ>DATLAT</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>CLKDIV</Çme> <desütiÚ>CLKDIV</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>DATAST</Çme> <desütiÚ>DATAST</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>ADDHLD</Çme> <desütiÚ>ADDHLD</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>ADDSET</Çme> <desütiÚ>ADDSET</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”®> <Çme>
PWR
</Çme> <desütiÚ>
Pow”
 cÚŒÞ</desütiÚ> <groupName>PWR</groupName> <ba£Add»ss>0x40007000</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x400</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <š‹¼u±> <Çme>
PVD
</Çme> <desütiÚ>PVD 
through
 
EXTI
 
lše
 
d‘eùiÚ
 iÁ”ru±</desütiÚ> <v®ue>1</v®ue> </š‹¼u±> <»gi¡”s> <> <Çme>
CR
</Çme> <di¥ÏyName>CR</di¥ÏyName> <desütiÚ>Pow” cÚŒÞ (
PWR_CR
)</desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
LPDS
</Çme> <desütiÚ>
Low
 Pow” 
D“p
 
SË•
</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PDDS
</Çme> <desütiÚ>Pow” 
Down
 D“°SË•</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CWUF
</Çme> <desütiÚ>
CË¬
 
Wake
-
up
 
FÏg
</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CSBF
</Çme> <desütiÚ>CË¬ 
STANDBY
 FÏg</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PVDE
</Çme> <desütiÚ>Pow” 
VÞge
 
D‘eùÜ
 
EÇbË
</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PLS
</Çme> <desütiÚ>PVD 
Lev–
 
S–eùiÚ
</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
DBP
</Çme> <desütiÚ>
Di§bË
 
Backup
 
Domaš
 wr™
´ÙeùiÚ
</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
CSR
</Çme> <di¥ÏyName>CSR</di¥ÏyName> <desütiÚ>Pow” cÚŒÞ (PWR_CR)</desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
WUF
</Çme> <desütiÚ>Wake-
Up
 FÏg</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
SBF
</Çme> <desütiÚ>STANDBY FÏg</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
PVDO
</Çme> <desütiÚ>PVD 
Ouut
</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
EWUP
</Çme> <desütiÚ>EÇbË 
WKUP
 
pš
</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”®> <Çme>
RCC
</Çme> <desütiÚ>
Re£t
‡nd 
þock
 cÚŒÞ</desütiÚ> <groupName>RCC</groupName> <ba£Add»ss>0x40021000</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x400</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <š‹¼u±> <Çme>RCC</Çme> <desütiÚ>RCC glob® iÁ”ru±</desütiÚ> <v®ue>5</v®ue> </š‹¼u±> <»gi¡”s> <> <Çme>CR</Çme> <di¥ÏyName>CR</di¥ÏyName> <desütiÚ>
Clock
 cÚŒÞ </desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <»£tV®ue>0x00000083</»£tV®ue> <f›lds> <f›ld> <Çme>
HSION
</Çme> <desütiÚ>
IÁ”Çl
 
High
 
S³ed
 clock 
’abË
</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
HSIRDY
</Çme> <desütiÚ>IÁ”ÇÈHigh S³ed clock 
»ady
 
æag
</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
HSITRIM
</Çme> <desütiÚ>IÁ”ÇÈHigh S³ed clock 
Œimmšg
</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>5</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
HSICAL
</Çme> <desütiÚ>IÁ”ÇÈHigh S³ed clock 
C®ib¿tiÚ
</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
HSEON
</Çme> <desütiÚ>
Ex‹º®
 High S³ed clockƒÇbË</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
HSERDY
</Çme> <desütiÚ>Ex‹º® High S³ed clock„—dy fÏg</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
HSEBYP
</Çme> <desütiÚ>Ex‹º® High S³ed clock 
By·ss
</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
CSSON
</Çme> <desütiÚ>Clock 
Secur™y
 
Sy¡em
ƒÇbË</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
PLLON
</Çme> <desütiÚ>
PLL
ƒÇbË</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
PLLRDY
</Çme> <desütiÚ>PLL clock„—dy fÏg</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> </f›lds> </> <> <Çme>
CFGR
</Çme> <di¥ÏyName>CFGR</di¥ÏyName> <desütiÚ>Clock 
cÚfigu¿tiÚ
 (
RCC_CFGR
)</desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
SW
</Çme> <desütiÚ>Sy¡em clock 
Sw™ch
</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>2</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
SWS
</Çme> <desütiÚ>Sy¡em Clock Sw™ch 
Stus
</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>2</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
HPRE
</Çme> <desütiÚ>
AHB
 
´esÿËr
</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>4</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
PPRE1
</Çme> <desütiÚ>
APB
 Low 
¥“d
…»sÿË¸(
APB1
)</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>3</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
PPRE2
</Çme> <desütiÚ>APB High s³ed…»sÿË¸(
APB2
)</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>3</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
ADCPRE
</Çme> <desütiÚ>
ADC
…»sÿËr</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>2</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
PLLSRC
</Çme> <desütiÚ>PLL 
’Œy
 clock 
sourû
</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
PLLXTPRE
</Çme> <desütiÚ>
HSE
 
divid”
 PLLƒÁry</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
PLLMUL
</Çme> <desütiÚ>PLL 
MuÉliÿtiÚ
 
FaùÜ
</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>4</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
OTGFSPRE
</Çme> <desütiÚ>
USB
 
OTG
 
FS
…»sÿËr</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
MCO
</Çme> <desütiÚ>
MiüocÚŒÞËr
 clock 
ouut
</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>3</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> </f›lds> </> <> <Çme>
CIR
</Çme> <di¥ÏyName>CIR</di¥ÏyName> <desütiÚ>Clock iÁ”ru± (
RCC_CIR
)</desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
LSIRDYF
</Çme> <desütiÚ>
LSI
 
R—dy
 
IÁ”ru±
 fÏg</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
LSERDYF
</Çme> <desütiÚ>
LSE
 R—dy IÁ”ru± fÏg</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
HSIRDYF
</Çme> <desütiÚ>
HSI
 R—dy IÁ”ru± fÏg</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
HSERDYF
</Çme> <desütiÚ>HSE R—dy IÁ”ru± fÏg</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
PLLRDYF
</Çme> <desütiÚ>PLL R—dy IÁ”ru± fÏg</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
CSSF
</Çme> <desütiÚ>Clock Secur™y Sy¡em IÁ”ru± fÏg</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
LSIRDYIE
</Çme> <desütiÚ>LSI R—dy IÁ”ru± EÇbË</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
LSERDYIE
</Çme> <desütiÚ>LSE R—dy IÁ”ru± EÇbË</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
HSIRDYIE
</Çme> <desütiÚ>HSI R—dy IÁ”ru± EÇbË</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
HSERDYIE
</Çme> <desütiÚ>HSE R—dy IÁ”ru± EÇbË</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
PLLRDYIE
</Çme> <desütiÚ>PLL R—dy IÁ”ru± EÇbË</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
LSIRDYC
</Çme> <desütiÚ>LSI R—dy IÁ”ru± CË¬</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> <acûss>wr™e-Úly</acûss> </f›ld> <f›ld> <Çme>
LSERDYC
</Çme> <desütiÚ>LSE R—dy IÁ”ru± CË¬</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> <acûss>wr™e-Úly</acûss> </f›ld> <f›ld> <Çme>
HSIRDYC
</Çme> <desütiÚ>HSI R—dy IÁ”ru± CË¬</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> <acûss>wr™e-Úly</acûss> </f›ld> <f›ld> <Çme>
HSERDYC
</Çme> <desütiÚ>HSE R—dy IÁ”ru± CË¬</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> <acûss>wr™e-Úly</acûss> </f›ld> <f›ld> <Çme>
PLLRDYC
</Çme> <desütiÚ>PLL R—dy IÁ”ru± CË¬</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> <acûss>wr™e-Úly</acûss> </f›ld> <f›ld> <Çme>
CSSC
</Çme> <desütiÚ>Clock 
£cur™y
 
sy¡em
 iÁ”ru± 
þ—r
</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> <acûss>wr™e-Úly</acûss> </f›ld> </f›lds> </> <> <Çme>
APB2RSTR
</Çme> <di¥ÏyName>APB2RSTR</di¥ÏyName> <desütiÚ>APB2…”h”® 
»£t
 (
RCC_APB2RSTR
)</desütiÚ> <add»ssOff£t>0xC</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x000000000</»£tV®ue> <f›lds> <f›ld> <Çme>
AFIORST
</Çme> <desütiÚ>
AÉ”Ç‹
 
funùiÚ
 I/O„e£t</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IOPARST
</Çme> <desütiÚ>
IO
 
pÜt
 
A
„e£t</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IOPBRST
</Çme> <desütiÚ>IO…Üˆ
B
„e£t</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IOPCRST
</Çme> <desütiÚ>IO…Üˆ
C
„e£t</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IOPDRST
</Çme> <desütiÚ>IO…Üˆ
D
„e£t</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IOPERST
</Çme> <desütiÚ>IO…Üˆ
E
„e£t</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IOPFRST
</Çme> <desütiÚ>IO…Üˆ
F
„e£t</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IOPGRST
</Çme> <desütiÚ>IO…Üˆ
G
„e£t</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ADC1RST
</Çme> <desütiÚ>ADC 1 
š‹rçû
„e£t</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ADC2RST
</Çme> <desütiÚ>ADC 2 iÁ”çû„e£t</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIM1RST
</Çme> <desütiÚ>
TIM1
 
tim”
„e£t</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SPI1RST
</Çme> <desütiÚ>
SPI
 1„e£t</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIM8RST
</Çme> <desütiÚ>
TIM8
im”„e£t</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
USART1RST
</Çme> <desütiÚ>
USART1
„e£t</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ADC3RST
</Çme> <desütiÚ>ADC 3 iÁ”çû„e£t</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIM9RST
</Çme> <desütiÚ>
TIM9
im”„e£t</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIM10RST
</Çme> <desütiÚ>
TIM10
im”„e£t</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIM11RST
</Çme> <desütiÚ>
TIM11
im”„e£t</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
APB1RSTR
</Çme> <di¥ÏyName>APB1RSTR</di¥ÏyName> <desütiÚ>APB1…”h”®„e£ˆ(
RCC_APB1RSTR
)</desütiÚ> <add»ssOff£t>0x10</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
TIM2RST
</Çme> <desütiÚ>
Tim”
 2„e£t</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIM3RST
</Çme> <desütiÚ>Tim” 3„e£t</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIM4RST
</Çme> <desütiÚ>Tim” 4„e£t</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIM5RST
</Çme> <desütiÚ>Tim” 5„e£t</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIM6RST
</Çme> <desütiÚ>Tim” 6„e£t</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIM7RST
</Çme> <desütiÚ>Tim” 7„e£t</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIM12RST
</Çme> <desütiÚ>Tim” 12„e£t</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIM13RST
</Çme> <desütiÚ>Tim” 13„e£t</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIM14RST
</Çme> <desütiÚ>Tim” 14„e£t</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
WWDGRST
</Çme> <desütiÚ>
Wšdow
 
w©chdog
„e£t</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SPI2RST
</Çme> <desütiÚ>
SPI2
„e£t</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SPI3RST
</Çme> <desütiÚ>
SPI3
„e£t</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
USART2RST
</Çme> <desütiÚ>
USART
 2„e£t</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
USART3RST
</Çme> <desütiÚ>USART 3„e£t</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
UART4RST
</Çme> <desütiÚ>
UART
 4„e£t</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
UART5RST
</Çme> <desütiÚ>UART 5„e£t</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
I2C1RST
</Çme> <desütiÚ>
I2C1
„e£t</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
I2C2RST
</Çme> <desütiÚ>
I2C2
„e£t</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
USBRST
</Çme> <desütiÚ>USB„e£t</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CANRST
</Çme> <desütiÚ>
CAN
„e£t</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BKPRST
</Çme> <desütiÚ>Backu°š‹rçû„e£t</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PWRRST
</Çme> <desütiÚ>Pow” iÁ”çû„e£t</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DACRST
</Çme> <desütiÚ>
DAC
 iÁ”çû„e£t</desütiÚ> <b™Off£t>29</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
AHBENR
</Çme> <di¥ÏyName>AHBENR</di¥ÏyName> <desütiÚ>AHB 
P”h”®
 ClockƒÇbË (
RCC_AHBENR
)</desütiÚ> <add»ssOff£t>0x14</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000014</»£tV®ue> <f›lds> <f›ld> <Çme>
DMA1EN
</Çme> <desütiÚ>
DMA1
 clockƒÇbË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DMA2EN
</Çme> <desütiÚ>
DMA2
 clockƒÇbË</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SRAMEN
</Çme> <desütiÚ>SRAM iÁ”çû clockƒÇbË</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FLITFEN
</Çme> <desütiÚ>
FLITF
 clockƒÇbË</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CRCEN
</Çme> <desütiÚ>
CRC
 clockƒÇbË</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FSMCEN
</Çme> <desütiÚ>FSMC clockƒÇbË</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SDIOEN
</Çme> <desütiÚ>
SDIO
 clockƒÇbË</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
APB2ENR
</Çme> <di¥ÏyName>APB2ENR</di¥ÏyName> <desütiÚ>APB2…”h”® clockƒÇbË (
RCC_APB2ENR
)</desütiÚ> <add»ssOff£t>0x18</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
AFIOEN
</Çme> <desütiÚ>AÉ”Ç‹ funùiÚ I/O clockƒÇbË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IOPAEN
</Çme> <desütiÚ>I/O…ÜˆA clockƒÇbË</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IOPBEN
</Çme> <desütiÚ>I/O…ÜˆB clockƒÇbË</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IOPCEN
</Çme> <desütiÚ>I/O…ÜˆC clockƒÇbË</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IOPDEN
</Çme> <desütiÚ>I/O…ÜˆD clockƒÇbË</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IOPEEN
</Çme> <desütiÚ>I/O…ÜˆE clockƒÇbË</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IOPFEN
</Çme> <desütiÚ>I/O…ÜˆF clockƒÇbË</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IOPGEN
</Çme> <desütiÚ>I/O…ÜˆG clockƒÇbË</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ADC1EN
</Çme> <desütiÚ>ADC 1 iÁ”çû clockƒÇbË</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ADC2EN
</Çme> <desütiÚ>ADC 2 iÁ”çû clockƒÇbË</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIM1EN
</Çme> <desütiÚ>TIM1 Tim” clockƒÇbË</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SPI1EN
</Çme> <desütiÚ>SPI 1 clockƒÇbË</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIM8EN
</Çme> <desütiÚ>TIM8 Tim” clockƒÇbË</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
USART1EN
</Çme> <desütiÚ>USART1 clockƒÇbË</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ADC3EN
</Çme> <desütiÚ>
ADC3
 iÁ”çû clockƒÇbË</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIM9EN
</Çme> <desütiÚ>TIM9 Tim” clockƒÇbË</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIM10EN
</Çme> <desütiÚ>TIM10 Tim” clockƒÇbË</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIM11EN
</Çme> <desütiÚ>TIM11 Tim” clockƒÇbË</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
APB1ENR
</Çme> <di¥ÏyName>APB1ENR</di¥ÏyName> <desütiÚ>APB1…”h”® clockƒÇbË (
RCC_APB1ENR
)</desütiÚ> <add»ssOff£t>0x1C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
TIM2EN
</Çme> <desütiÚ>Tim” 2 clockƒÇbË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIM3EN
</Çme> <desütiÚ>Tim” 3 clockƒÇbË</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIM4EN
</Çme> <desütiÚ>Tim” 4 clockƒÇbË</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIM5EN
</Çme> <desütiÚ>Tim” 5 clockƒÇbË</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIM6EN
</Çme> <desütiÚ>Tim” 6 clockƒÇbË</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIM7EN
</Çme> <desütiÚ>Tim” 7 clockƒÇbË</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIM12EN
</Çme> <desütiÚ>Tim” 12 clockƒÇbË</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIM13EN
</Çme> <desütiÚ>Tim” 13 clockƒÇbË</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIM14EN
</Çme> <desütiÚ>Tim” 14 clockƒÇbË</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
WWDGEN
</Çme> <desütiÚ>Wšdow w©chdog clockƒÇbË</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SPI2EN
</Çme> <desütiÚ>SPI 2 clockƒÇbË</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SPI3EN
</Çme> <desütiÚ>SPI 3 clockƒÇbË</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
USART2EN
</Çme> <desütiÚ>USART 2 clockƒÇbË</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
USART3EN
</Çme> <desütiÚ>USART 3 clockƒÇbË</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
UART4EN
</Çme> <desütiÚ>UART 4 clockƒÇbË</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
UART5EN
</Çme> <desütiÚ>UART 5 clockƒÇbË</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
I2C1EN
</Çme> <desütiÚ>
I2C
 1 clockƒÇbË</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
I2C2EN
</Çme> <desütiÚ>I2C 2 clockƒÇbË</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
USBEN
</Çme> <desütiÚ>USB clockƒÇbË</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CANEN
</Çme> <desütiÚ>CAN clockƒÇbË</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BKPEN
</Çme> <desütiÚ>Backu°š‹rçû clockƒÇbË</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PWREN
</Çme> <desütiÚ>Pow” iÁ”çû clockƒÇbË</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DACEN
</Çme> <desütiÚ>DAC iÁ”çû clockƒÇbË</desütiÚ> <b™Off£t>29</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
BDCR
</Çme> <di¥ÏyName>BDCR</di¥ÏyName> <desütiÚ>Backu°
domaš
 cÚŒÞ (
RCC_BDCR
)</desütiÚ> <add»ssOff£t>0x20</add»ssOff£t> <size>0x20</size> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
LSEON
</Çme> <desütiÚ>Ex‹º® Low S³ed 
oscžÏtÜ
ƒÇbË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
LSERDY
</Çme> <desütiÚ>Ex‹º® Low S³ed oscžÏtÜ„—dy</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
LSEBYP
</Çme> <desütiÚ>Ex‹º® Low S³ed oscžÏtÜ 
by·ss
</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
RTCSEL
</Çme> <desütiÚ>
RTC
 clock sourû 
£ËùiÚ
</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
RTCEN
</Çme> <desütiÚ>RTC clockƒÇbË</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
BDRST
</Çme> <desütiÚ>Backu°domaš 
soáw¬e
„e£t</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> </f›lds> </> <> <Çme>CSR</Çme> <di¥ÏyName>CSR</di¥ÏyName> <desütiÚ>
CÚŒÞ
/¡©u (
RCC_CSR
)</desütiÚ> <add»ssOff£t>0x24</add»ssOff£t> <size>0x20</size> <»£tV®ue>0x0C000000</»£tV®ue> <f›lds> <f›ld> <Çme>
LSION
</Çme> <desütiÚ>IÁ”ÇÈ
low
 s³ed oscžÏtÜƒÇbË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
LSIRDY
</Çme> <desütiÚ>IÁ”ÇÈlow s³ed oscžÏtÜ„—dy</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
RMVF
</Çme> <desütiÚ>
Remove
„e£ˆæag</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
PINRSTF
</Çme> <desütiÚ>
PIN
„e£ˆæag</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
PORRSTF
</Çme> <desütiÚ>
POR
/
PDR
„e£ˆæag</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
SFTRSTF
</Çme> <desütiÚ>
Soáw¬e
„e£ˆæag</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
IWDGRSTF
</Çme> <desütiÚ>
Ind•’d’t
 w©chdog„e£ˆæag</desütiÚ> <b™Off£t>29</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
WWDGRSTF
</Çme> <desütiÚ>Wšdow w©chdog„e£ˆæag</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
LPWRRSTF
</Çme> <desütiÚ>Low-
pow”
„e£ˆæag</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”®> <Çme>
GPIOA
</Çme> <desütiÚ>
G’”®
 
pu½o£
 I/O</desütiÚ> <groupName>
GPIO
</groupName> <ba£Add»ss>0x40010800</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x400</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <»gi¡”s> <> <Çme>
CRL
</Çme> <di¥ÏyName>CRL</di¥ÏyName> <desütiÚ>
PÜt
 cÚfigu¿tiÚ low (
GPIOn_CRL
)</desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x44444444</»£tV®ue> <f›lds> <f›ld> <Çme>
MODE0
</Çme> <desütiÚ>PÜˆ
n
.0 
mode
 
b™s
</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
CNF0
</Çme> <desütiÚ>PÜˆn.0 cÚfigu¿tiÚ b™s</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
MODE1
</Çme> <desütiÚ>PÜˆn.1 modb™s</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
CNF1
</Çme> <desütiÚ>PÜˆn.1 cÚfigu¿tiÚ b™s</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
MODE2
</Çme> <desütiÚ>PÜˆn.2 modb™s</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
CNF2
</Çme> <desütiÚ>PÜˆn.2 cÚfigu¿tiÚ b™s</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
MODE3
</Çme> <desütiÚ>PÜˆn.3 modb™s</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
CNF3
</Çme> <desütiÚ>PÜˆn.3 cÚfigu¿tiÚ b™s</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
MODE4
</Çme> <desütiÚ>PÜˆn.4 modb™s</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
CNF4
</Çme> <desütiÚ>PÜˆn.4 cÚfigu¿tiÚ b™s</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
MODE5
</Çme> <desütiÚ>PÜˆn.5 modb™s</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
CNF5
</Çme> <desütiÚ>PÜˆn.5 cÚfigu¿tiÚ b™s</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
MODE6
</Çme> <desütiÚ>PÜˆn.6 modb™s</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
CNF6
</Çme> <desütiÚ>PÜˆn.6 cÚfigu¿tiÚ b™s</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
MODE7
</Çme> <desütiÚ>PÜˆn.7 modb™s</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
CNF7
</Çme> <desütiÚ>PÜˆn.7 cÚfigu¿tiÚ b™s</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>2</b™Width> </f›ld> </f›lds> </> <> <Çme>
CRH
</Çme> <di¥ÏyName>CRH</di¥ÏyName> <desütiÚ>PÜˆcÚfigu¿tiÚ 
high
 (GPIOn_CRL)</desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x44444444</»£tV®ue> <f›lds> <f›ld> <Çme>
MODE8
</Çme> <desütiÚ>PÜˆn.8 modb™s</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
CNF8
</Çme> <desütiÚ>PÜˆn.8 cÚfigu¿tiÚ b™s</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
MODE9
</Çme> <desütiÚ>PÜˆn.9 modb™s</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
CNF9
</Çme> <desütiÚ>PÜˆn.9 cÚfigu¿tiÚ b™s</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
MODE10
</Çme> <desütiÚ>PÜˆn.10 modb™s</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
CNF10
</Çme> <desütiÚ>PÜˆn.10 cÚfigu¿tiÚ b™s</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
MODE11
</Çme> <desütiÚ>PÜˆn.11 modb™s</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
CNF11
</Çme> <desütiÚ>PÜˆn.11 cÚfigu¿tiÚ b™s</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
MODE12
</Çme> <desütiÚ>PÜˆn.12 modb™s</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
CNF12
</Çme> <desütiÚ>PÜˆn.12 cÚfigu¿tiÚ b™s</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
MODE13
</Çme> <desütiÚ>PÜˆn.13 modb™s</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
CNF13
</Çme> <desütiÚ>PÜˆn.13 cÚfigu¿tiÚ b™s</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
MODE14
</Çme> <desütiÚ>PÜˆn.14 modb™s</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
CNF14
</Çme> <desütiÚ>PÜˆn.14 cÚfigu¿tiÚ b™s</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
MODE15
</Çme> <desütiÚ>PÜˆn.15 modb™s</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
CNF15
</Çme> <desütiÚ>PÜˆn.15 cÚfigu¿tiÚ b™s</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>2</b™Width> </f›ld> </f›lds> </> <> <Çme>
IDR
</Çme> <di¥ÏyName>IDR</di¥ÏyName> <desütiÚ>PÜˆ
šput
 d©¨(
GPIOn_IDR
)</desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
IDR0
</Çme> <desütiÚ>PÜˆšpuˆd©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IDR1
</Çme> <desütiÚ>PÜˆšpuˆd©a</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IDR2
</Çme> <desütiÚ>PÜˆšpuˆd©a</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IDR3
</Çme> <desütiÚ>PÜˆšpuˆd©a</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IDR4
</Çme> <desütiÚ>PÜˆšpuˆd©a</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IDR5
</Çme> <desütiÚ>PÜˆšpuˆd©a</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IDR6
</Çme> <desütiÚ>PÜˆšpuˆd©a</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IDR7
</Çme> <desütiÚ>PÜˆšpuˆd©a</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IDR8
</Çme> <desütiÚ>PÜˆšpuˆd©a</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IDR9
</Çme> <desütiÚ>PÜˆšpuˆd©a</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IDR10
</Çme> <desütiÚ>PÜˆšpuˆd©a</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IDR11
</Çme> <desütiÚ>PÜˆšpuˆd©a</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IDR12
</Çme> <desütiÚ>PÜˆšpuˆd©a</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IDR13
</Çme> <desütiÚ>PÜˆšpuˆd©a</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IDR14
</Çme> <desütiÚ>PÜˆšpuˆd©a</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IDR15
</Çme> <desütiÚ>PÜˆšpuˆd©a</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
ODR
</Çme> <di¥ÏyName>ODR</di¥ÏyName> <desütiÚ>PÜˆouuˆd©¨(
GPIOn_ODR
)</desütiÚ> <add»ssOff£t>0xC</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
ODR0
</Çme> <desütiÚ>PÜˆouuˆd©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ODR1
</Çme> <desütiÚ>PÜˆouuˆd©a</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ODR2
</Çme> <desütiÚ>PÜˆouuˆd©a</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ODR3
</Çme> <desütiÚ>PÜˆouuˆd©a</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ODR4
</Çme> <desütiÚ>PÜˆouuˆd©a</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ODR5
</Çme> <desütiÚ>PÜˆouuˆd©a</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ODR6
</Çme> <desütiÚ>PÜˆouuˆd©a</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ODR7
</Çme> <desütiÚ>PÜˆouuˆd©a</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ODR8
</Çme> <desütiÚ>PÜˆouuˆd©a</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ODR9
</Çme> <desütiÚ>PÜˆouuˆd©a</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ODR10
</Çme> <desütiÚ>PÜˆouuˆd©a</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ODR11
</Çme> <desütiÚ>PÜˆouuˆd©a</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ODR12
</Çme> <desütiÚ>PÜˆouuˆd©a</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ODR13
</Çme> <desütiÚ>PÜˆouuˆd©a</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ODR14
</Çme> <desütiÚ>PÜˆouuˆd©a</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ODR15
</Çme> <desütiÚ>PÜˆouuˆd©a</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
BSRR
</Çme> <di¥ÏyName>BSRR</di¥ÏyName> <desütiÚ>PÜˆb™ 
£t
/»£ˆ(
GPIOn_BSRR
)</desütiÚ> <add»ssOff£t>0x10</add»ssOff£t> <size>0x20</size> <acûss>wr™e-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
BS0
</Çme> <desütiÚ>
S‘
 b™ 0</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BS1
</Çme> <desütiÚ>S‘ b™ 1</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BS2
</Çme> <desütiÚ>S‘ b™ 1</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BS3
</Çme> <desütiÚ>S‘ b™ 3</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BS4
</Çme> <desütiÚ>S‘ b™ 4</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BS5
</Çme> <desütiÚ>S‘ b™ 5</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BS6
</Çme> <desütiÚ>S‘ b™ 6</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BS7
</Çme> <desütiÚ>S‘ b™ 7</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BS8
</Çme> <desütiÚ>S‘ b™ 8</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BS9
</Çme> <desütiÚ>S‘ b™ 9</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BS10
</Çme> <desütiÚ>S‘ b™ 10</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BS11
</Çme> <desütiÚ>S‘ b™ 11</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BS12
</Çme> <desütiÚ>S‘ b™ 12</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BS13
</Çme> <desütiÚ>S‘ b™ 13</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BS14
</Çme> <desütiÚ>S‘ b™ 14</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BS15
</Çme> <desütiÚ>S‘ b™ 15</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BR0
</Çme> <desütiÚ>Re£ˆb™ 0</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BR1
</Çme> <desütiÚ>Re£ˆb™ 1</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BR2
</Çme> <desütiÚ>Re£ˆb™ 2</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BR3
</Çme> <desütiÚ>Re£ˆb™ 3</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BR4
</Çme> <desütiÚ>Re£ˆb™ 4</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BR5
</Çme> <desütiÚ>Re£ˆb™ 5</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BR6
</Çme> <desütiÚ>Re£ˆb™ 6</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BR7
</Çme> <desütiÚ>Re£ˆb™ 7</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BR8
</Çme> <desütiÚ>Re£ˆb™ 8</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BR9
</Çme> <desütiÚ>Re£ˆb™ 9</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BR10
</Çme> <desütiÚ>Re£ˆb™ 10</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BR11
</Çme> <desütiÚ>Re£ˆb™ 11</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BR12
</Çme> <desütiÚ>Re£ˆb™ 12</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BR13
</Çme> <desütiÚ>Re£ˆb™ 13</desütiÚ> <b™Off£t>29</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BR14
</Çme> <desütiÚ>Re£ˆb™ 14</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BR15
</Çme> <desütiÚ>Re£ˆb™ 15</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
BRR
</Çme> <di¥ÏyName>BRR</di¥ÏyName> <desütiÚ>PÜˆb™„e£ˆ(
GPIOn_BRR
)</desütiÚ> <add»ssOff£t>0x14</add»ssOff£t> <size>0x20</size> <acûss>wr™e-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>BR0</Çme> <desütiÚ>Re£ˆb™ 0</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR1</Çme> <desütiÚ>Re£ˆb™ 1</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR2</Çme> <desütiÚ>Re£ˆb™ 1</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR3</Çme> <desütiÚ>Re£ˆb™ 3</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR4</Çme> <desütiÚ>Re£ˆb™ 4</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR5</Çme> <desütiÚ>Re£ˆb™ 5</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR6</Çme> <desütiÚ>Re£ˆb™ 6</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR7</Çme> <desütiÚ>Re£ˆb™ 7</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR8</Çme> <desütiÚ>Re£ˆb™ 8</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR9</Çme> <desütiÚ>Re£ˆb™ 9</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR10</Çme> <desütiÚ>Re£ˆb™ 10</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR11</Çme> <desütiÚ>Re£ˆb™ 11</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR12</Çme> <desütiÚ>Re£ˆb™ 12</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR13</Çme> <desütiÚ>Re£ˆb™ 13</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR14</Çme> <desütiÚ>Re£ˆb™ 14</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR15</Çme> <desütiÚ>Re£ˆb™ 15</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
LCKR
</Çme> <di¥ÏyName>LCKR</di¥ÏyName> <desütiÚ>PÜˆcÚfigu¿tiÚ 
lock
 </desütiÚ> <add»ssOff£t>0x18</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
LCK0
</Çme> <desütiÚ>PÜˆA 
Lock
 b™ 0</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
LCK1
</Çme> <desütiÚ>PÜˆA Lock b™ 1</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
LCK2
</Çme> <desütiÚ>PÜˆA Lock b™ 2</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
LCK3
</Çme> <desütiÚ>PÜˆA Lock b™ 3</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
LCK4
</Çme> <desütiÚ>PÜˆA Lock b™ 4</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
LCK5
</Çme> <desütiÚ>PÜˆA Lock b™ 5</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
LCK6
</Çme> <desütiÚ>PÜˆA Lock b™ 6</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
LCK7
</Çme> <desütiÚ>PÜˆA Lock b™ 7</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
LCK8
</Çme> <desütiÚ>PÜˆA Lock b™ 8</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
LCK9
</Çme> <desütiÚ>PÜˆA Lock b™ 9</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
LCK10
</Çme> <desütiÚ>PÜˆA Lock b™ 10</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
LCK11
</Çme> <desütiÚ>PÜˆA Lock b™ 11</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
LCK12
</Çme> <desütiÚ>PÜˆA Lock b™ 12</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
LCK13
</Çme> <desütiÚ>PÜˆA Lock b™ 13</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
LCK14
</Çme> <desütiÚ>PÜˆA Lock b™ 14</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
LCK15
</Çme> <desütiÚ>PÜˆA Lock b™ 15</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
LCKK
</Çme> <desütiÚ>Lock 
key
</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”® 
d”ivedFrom
="GPIOA"> <Çme>
GPIOB
</Çme> <ba£Add»ss>0x40010C00</ba£Add»ss> </³rh”®> <³rh”® d”ivedFrom="GPIOA"> <Çme>
GPIOC
</Çme> <ba£Add»ss>0x40011000</ba£Add»ss> </³rh”®> <³rh”® d”ivedFrom="GPIOA"> <Çme>
GPIOD
</Çme> <ba£Add»ss>0x40011400</ba£Add»ss> </³rh”®> <³rh”® d”ivedFrom="GPIOA"> <Çme>
GPIOE
</Çme> <ba£Add»ss>0x40011800</ba£Add»ss> </³rh”®> <³rh”® d”ivedFrom="GPIOA"> <Çme>
GPIOF
</Çme> <ba£Add»ss>0x40011C00</ba£Add»ss> </³rh”®> <³rh”® d”ivedFrom="GPIOA"> <Çme>
GPIOG
</Çme> <ba£Add»ss>0x40012000</ba£Add»ss> </³rh”®> <³rh”®> <Çme>
AFIO
</Çme> <desütiÚ>AÉ”Ç‹ funùiÚ I/O</desütiÚ> <groupName>AFIO</groupName> <ba£Add»ss>0x40010000</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x400</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <»gi¡”s> <> <Çme>
EVCR
</Çme> <di¥ÏyName>EVCR</di¥ÏyName> <desütiÚ>
Ev’t
 CÚŒÞ Regi¡” (
AFIO_EVCR
)</desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>PIN</Çme> <desütiÚ>
Pš
 s–eùiÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
PORT
</Çme> <desütiÚ>PÜˆ£ËùiÚ</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
EVOE
</Çme> <desütiÚ>Ev’ˆOuuˆEÇbË</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
MAPR
</Çme> <di¥ÏyName>MAPR</di¥ÏyName> <desütiÚ>
AF
 
»m­
‡nd 
debug
 I/O cÚfigu¿tiÚ (
AFIO_MAPR
)</desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
SPI1_REMAP
</Çme> <desütiÚ>
SPI1
 
»m­pšg
</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
I2C1_REMAP
</Çme> <desütiÚ>I2C1„em­pšg</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
USART1_REMAP
</Çme> <desütiÚ>USART1„em­pšg</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
USART2_REMAP
</Çme> <desütiÚ>
USART2
„em­pšg</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
USART3_REMAP
</Çme> <desütiÚ>
USART3
„em­pšg</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>2</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
TIM1_REMAP
</Çme> <desütiÚ>TIM1„em­pšg</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>2</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
TIM2_REMAP
</Çme> <desütiÚ>
TIM2
„em­pšg</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
TIM3_REMAP
</Çme> <desütiÚ>
TIM3
„em­pšg</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>2</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
TIM4_REMAP
</Çme> <desütiÚ>
TIM4
„em­pšg</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
CAN_REMAP
</Çme> <desütiÚ>
CAN1
„em­pšg</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>2</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
PD01_REMAP
</Çme> <desütiÚ>PÜˆ
D0
/PÜˆ
D1
 
m­pšg
 
Ú
 
OSCIN
/
OSCOUT
</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
TIM5CH4_IREMAP
</Çme> <desütiÚ>S‘‡nd 
þ—»d
 
by
 soáw¬e</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
ADC1_ETRGINJ_REMAP
</Çme> <desütiÚ>ADC 1 Ex‹º® 
Œigg”
 
šjeùed
 
cÚv”siÚ
„em­pšg</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
ADC1_ETRGREG_REMAP
</Çme> <desütiÚ>ADC 1 
ex‹º®
rigg” 
»guÏr
 cÚv”siÚ„em­pšg</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
ADC2_ETRGINJ_REMAP
</Çme> <desütiÚ>ADC 2ƒx‹º®rigg” injeùed cÚv”siÚ„em­pšg</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
ADC2_ETRGREG_REMAP
</Çme> <desütiÚ>ADC 2ƒx‹º®rigg”„eguÏ¸cÚv”siÚ„em­pšg</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
SWJ_CFG
</Çme> <desütiÚ>
S”Ÿl
 
wœe
 
JTAG
 cÚfigu¿tiÚ</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>3</b™Width> <acûss>wr™e-Úly</acûss> </f›ld> </f›lds> </> <> <Çme>
EXTICR1
</Çme> <di¥ÏyName>EXTICR1</di¥ÏyName> <desütiÚ>Ex‹º® iÁ”ru± cÚfigu¿tiÚ 1 (
AFIO_EXTICR1
)</desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
EXTI0
</Çme> <desütiÚ>EXTI0 cÚfigu¿tiÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
EXTI1
</Çme> <desütiÚ>EXTI1 cÚfigu¿tiÚ</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
EXTI2
</Çme> <desütiÚ>EXTI2 cÚfigu¿tiÚ</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
EXTI3
</Çme> <desütiÚ>EXTI3 cÚfigu¿tiÚ</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>4</b™Width> </f›ld> </f›lds> </> <> <Çme>
EXTICR2
</Çme> <di¥ÏyName>EXTICR2</di¥ÏyName> <desütiÚ>Ex‹º® iÁ”ru± cÚfigu¿tiÚ 2 (
AFIO_EXTICR2
)</desütiÚ> <add»ssOff£t>0xC</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
EXTI4
</Çme> <desütiÚ>EXTI4 cÚfigu¿tiÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
EXTI5
</Çme> <desütiÚ>EXTI5 cÚfigu¿tiÚ</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
EXTI6
</Çme> <desütiÚ>EXTI6 cÚfigu¿tiÚ</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
EXTI7
</Çme> <desütiÚ>EXTI7 cÚfigu¿tiÚ</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>4</b™Width> </f›ld> </f›lds> </> <> <Çme>
EXTICR3
</Çme> <di¥ÏyName>EXTICR3</di¥ÏyName> <desütiÚ>Ex‹º® iÁ”ru± cÚfigu¿tiÚ 3 (
AFIO_EXTICR3
)</desütiÚ> <add»ssOff£t>0x10</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
EXTI8
</Çme> <desütiÚ>EXTI8 cÚfigu¿tiÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
EXTI9
</Çme> <desütiÚ>EXTI9 cÚfigu¿tiÚ</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
EXTI10
</Çme> <desütiÚ>EXTI10 cÚfigu¿tiÚ</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
EXTI11
</Çme> <desütiÚ>EXTI11 cÚfigu¿tiÚ</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>4</b™Width> </f›ld> </f›lds> </> <> <Çme>
EXTICR4
</Çme> <di¥ÏyName>EXTICR4</di¥ÏyName> <desütiÚ>Ex‹º® iÁ”ru± cÚfigu¿tiÚ 4 (
AFIO_EXTICR4
)</desütiÚ> <add»ssOff£t>0x14</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
EXTI12
</Çme> <desütiÚ>EXTI12 cÚfigu¿tiÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
EXTI13
</Çme> <desütiÚ>EXTI13 cÚfigu¿tiÚ</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
EXTI14
</Çme> <desütiÚ>EXTI14 cÚfigu¿tiÚ</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
EXTI15
</Çme> <desütiÚ>EXTI15 cÚfigu¿tiÚ</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>4</b™Width> </f›ld> </f›lds> </> <> <Çme>
MAPR2
</Çme> <di¥ÏyName>MAPR2</di¥ÏyName> <desütiÚ>AF„em­‡nd debug I/O cÚfigu¿tiÚ </desütiÚ> <add»ssOff£t>0x1C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
TIM9_REMAP
</Çme> <desütiÚ>TIM9„em­pšg</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIM10_REMAP
</Çme> <desütiÚ>TIM10„em­pšg</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIM11_REMAP
</Çme> <desütiÚ>TIM11„em­pšg</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIM13_REMAP
</Çme> <desütiÚ>
TIM13
„em­pšg</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIM14_REMAP
</Çme> <desütiÚ>
TIM14
„em­pšg</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FSMC_NADV
</Çme> <desütiÚ>
NADV
 
cÚÃù
/
discÚÃù
</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”®> <Çme>EXTI</Çme> <desütiÚ>EXTI</desütiÚ> <groupName>EXTI</groupName> <ba£Add»ss>0x40010400</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x400</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <š‹¼u±> <Çme>
TAMPER
</Çme> <desütiÚ>
Tam³r
 iÁ”ru±</desütiÚ> <v®ue>2</v®ue> </š‹¼u±> <š‹¼u±> <Çme>EXTI0</Çme> <desütiÚ>EXTI 
Lše0
 iÁ”ru±</desütiÚ> <v®ue>6</v®ue> </š‹¼u±> <š‹¼u±> <Çme>EXTI1</Çme> <desütiÚ>EXTI 
Lše1
 iÁ”ru±</desütiÚ> <v®ue>7</v®ue> </š‹¼u±> <š‹¼u±> <Çme>EXTI2</Çme> <desütiÚ>EXTI 
Lše2
 iÁ”ru±</desütiÚ> <v®ue>8</v®ue> </š‹¼u±> <š‹¼u±> <Çme>EXTI3</Çme> <desütiÚ>EXTI 
Lše3
 iÁ”ru±</desütiÚ> <v®ue>9</v®ue> </š‹¼u±> <š‹¼u±> <Çme>EXTI4</Çme> <desütiÚ>EXTI 
Lše4
 iÁ”ru±</desütiÚ> <v®ue>10</v®ue> </š‹¼u±> <š‹¼u±> <Çme>
EXTI9_5
</Çme> <desütiÚ>EXTI 
Lše
[9:5] 
š‹¼u±s
</desütiÚ> <v®ue>23</v®ue> </š‹¼u±> <š‹¼u±> <Çme>
EXTI15_10
</Çme> <desütiÚ>EXTI Lše[15:10] iÁ”ru±s</desütiÚ> <v®ue>40</v®ue> </š‹¼u±> <»gi¡”s> <> <Çme>
IMR
</Çme> <di¥ÏyName>IMR</di¥ÏyName> <desütiÚ>IÁ”ru± 
mask
 (
EXTI_IMR
)</desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
MR0
</Çme> <desütiÚ>IÁ”ru± 
Mask
 oÀlš0</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
MR1
</Çme> <desütiÚ>IÁ”ru± Mask oÀlš1</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
MR2
</Çme> <desütiÚ>IÁ”ru± Mask oÀlš2</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
MR3
</Çme> <desütiÚ>IÁ”ru± Mask oÀlš3</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
MR4
</Çme> <desütiÚ>IÁ”ru± Mask oÀlš4</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
MR5
</Çme> <desütiÚ>IÁ”ru± Mask oÀlš5</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
MR6
</Çme> <desütiÚ>IÁ”ru± Mask oÀlš6</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
MR7
</Çme> <desütiÚ>IÁ”ru± Mask oÀlš7</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
MR8
</Çme> <desütiÚ>IÁ”ru± Mask oÀlš8</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
MR9
</Çme> <desütiÚ>IÁ”ru± Mask oÀlš9</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
MR10
</Çme> <desütiÚ>IÁ”ru± Mask oÀlš10</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
MR11
</Çme> <desütiÚ>IÁ”ru± Mask oÀlš11</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
MR12
</Çme> <desütiÚ>IÁ”ru± Mask oÀlš12</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
MR13
</Çme> <desütiÚ>IÁ”ru± Mask oÀlš13</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
MR14
</Çme> <desütiÚ>IÁ”ru± Mask oÀlš14</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
MR15
</Çme> <desütiÚ>IÁ”ru± Mask oÀlš15</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
MR16
</Çme> <desütiÚ>IÁ”ru± Mask oÀlš16</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
MR17
</Çme> <desütiÚ>IÁ”ru± Mask oÀlš17</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
MR18
</Çme> <desütiÚ>IÁ”ru± Mask oÀlš18</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
EMR
</Çme> <di¥ÏyName>EMR</di¥ÏyName> <desütiÚ>Ev’ˆmask (
EXTI_EMR
)</desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>MR0</Çme> <desütiÚ>Ev’ˆMask oÀlš0</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>MR1</Çme> <desütiÚ>Ev’ˆMask oÀlš1</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>MR2</Çme> <desütiÚ>Ev’ˆMask oÀlš2</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>MR3</Çme> <desütiÚ>Ev’ˆMask oÀlš3</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>MR4</Çme> <desütiÚ>Ev’ˆMask oÀlš4</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>MR5</Çme> <desütiÚ>Ev’ˆMask oÀlš5</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>MR6</Çme> <desütiÚ>Ev’ˆMask oÀlš6</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>MR7</Çme> <desütiÚ>Ev’ˆMask oÀlš7</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>MR8</Çme> <desütiÚ>Ev’ˆMask oÀlš8</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>MR9</Çme> <desütiÚ>Ev’ˆMask oÀlš9</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>MR10</Çme> <desütiÚ>Ev’ˆMask oÀlš10</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>MR11</Çme> <desütiÚ>Ev’ˆMask oÀlš11</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>MR12</Çme> <desütiÚ>Ev’ˆMask oÀlš12</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>MR13</Çme> <desütiÚ>Ev’ˆMask oÀlš13</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>MR14</Çme> <desütiÚ>Ev’ˆMask oÀlš14</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>MR15</Çme> <desütiÚ>Ev’ˆMask oÀlš15</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>MR16</Çme> <desütiÚ>Ev’ˆMask oÀlš16</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>MR17</Çme> <desütiÚ>Ev’ˆMask oÀlš17</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>MR18</Çme> <desütiÚ>Ev’ˆMask oÀlš18</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
RTSR
</Çme> <di¥ÏyName>RTSR</di¥ÏyName> <desütiÚ>
Risšg
 
Trigg”
 s–eùiÚ (
EXTI_RTSR
)</desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
TR0
</Çme> <desütiÚ>Risšgrigg” 
ev’t
 cÚfigu¿tiÚ 
of
†š0</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TR1
</Çme> <desütiÚ>Risšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš1</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TR2
</Çme> <desütiÚ>Risšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš2</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TR3
</Çme> <desütiÚ>Risšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš3</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TR4
</Çme> <desütiÚ>Risšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš4</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TR5
</Çme> <desütiÚ>Risšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš5</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TR6
</Çme> <desütiÚ>Risšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš6</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TR7
</Çme> <desütiÚ>Risšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš7</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TR8
</Çme> <desütiÚ>Risšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš8</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TR9
</Çme> <desütiÚ>Risšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš9</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TR10
</Çme> <desütiÚ>Risšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš10</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TR11
</Çme> <desütiÚ>Risšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš11</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TR12
</Çme> <desütiÚ>Risšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš12</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TR13
</Çme> <desütiÚ>Risšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš13</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TR14
</Çme> <desütiÚ>Risšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš14</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TR15
</Çme> <desütiÚ>Risšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš15</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TR16
</Çme> <desütiÚ>Risšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš16</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TR17
</Çme> <desütiÚ>Risšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš17</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TR18
</Çme> <desütiÚ>Risšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš18</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
FTSR
</Çme> <di¥ÏyName>FTSR</di¥ÏyName> <desütiÚ>
F®lšg
 Trigg” s–eùiÚ (
EXTI_FTSR
)</desütiÚ> <add»ssOff£t>0xC</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>TR0</Çme> <desütiÚ>F®lšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš0</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TR1</Çme> <desütiÚ>F®lšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš1</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TR2</Çme> <desütiÚ>F®lšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš2</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TR3</Çme> <desütiÚ>F®lšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš3</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TR4</Çme> <desütiÚ>F®lšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš4</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TR5</Çme> <desütiÚ>F®lšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš5</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TR6</Çme> <desütiÚ>F®lšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš6</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TR7</Çme> <desütiÚ>F®lšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš7</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TR8</Çme> <desütiÚ>F®lšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš8</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TR9</Çme> <desütiÚ>F®lšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš9</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TR10</Çme> <desütiÚ>F®lšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš10</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TR11</Çme> <desütiÚ>F®lšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš11</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TR12</Çme> <desütiÚ>F®lšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš12</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TR13</Çme> <desütiÚ>F®lšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš13</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TR14</Çme> <desütiÚ>F®lšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš14</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TR15</Çme> <desütiÚ>F®lšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš15</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TR16</Çme> <desütiÚ>F®lšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš16</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TR17</Çme> <desütiÚ>F®lšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš17</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TR18</Çme> <desütiÚ>F®lšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš18</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
SWIER
</Çme> <di¥ÏyName>SWIER</di¥ÏyName> <desütiÚ>Soáw¬š‹¼u±ƒv’ˆ(
EXTI_SWIER
)</desütiÚ> <add»ssOff£t>0x10</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
SWIER0
</Çme> <desütiÚ>Soáw¬IÁ”ru± oÀlš0</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SWIER1
</Çme> <desütiÚ>Soáw¬IÁ”ru± oÀlš1</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SWIER2
</Çme> <desütiÚ>Soáw¬IÁ”ru± oÀlš2</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SWIER3
</Çme> <desütiÚ>Soáw¬IÁ”ru± oÀlš3</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SWIER4
</Çme> <desütiÚ>Soáw¬IÁ”ru± oÀlš4</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SWIER5
</Çme> <desütiÚ>Soáw¬IÁ”ru± oÀlš5</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SWIER6
</Çme> <desütiÚ>Soáw¬IÁ”ru± oÀlš6</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SWIER7
</Çme> <desütiÚ>Soáw¬IÁ”ru± oÀlš7</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SWIER8
</Çme> <desütiÚ>Soáw¬IÁ”ru± oÀlš8</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SWIER9
</Çme> <desütiÚ>Soáw¬IÁ”ru± oÀlš9</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SWIER10
</Çme> <desütiÚ>Soáw¬IÁ”ru± oÀlš10</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SWIER11
</Çme> <desütiÚ>Soáw¬IÁ”ru± oÀlš11</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SWIER12
</Çme> <desütiÚ>Soáw¬IÁ”ru± oÀlš12</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SWIER13
</Çme> <desütiÚ>Soáw¬IÁ”ru± oÀlš13</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SWIER14
</Çme> <desütiÚ>Soáw¬IÁ”ru± oÀlš14</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SWIER15
</Çme> <desütiÚ>Soáw¬IÁ”ru± oÀlš15</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SWIER16
</Çme> <desütiÚ>Soáw¬IÁ”ru± oÀlš16</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SWIER17
</Çme> <desütiÚ>Soáw¬IÁ”ru± oÀlš17</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SWIER18
</Çme> <desütiÚ>Soáw¬IÁ”ru± oÀlš18</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
PR
</Çme> <di¥ÏyName>PR</di¥ÏyName> <desütiÚ>
P’dšg
 (
EXTI_PR
)</desütiÚ> <add»ssOff£t>0x14</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
PR0
</Çme> <desütiÚ>P’dšg b™ 0</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PR1
</Çme> <desütiÚ>P’dšg b™ 1</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PR2
</Çme> <desütiÚ>P’dšg b™ 2</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PR3
</Çme> <desütiÚ>P’dšg b™ 3</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PR4
</Çme> <desütiÚ>P’dšg b™ 4</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PR5
</Çme> <desütiÚ>P’dšg b™ 5</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PR6
</Çme> <desütiÚ>P’dšg b™ 6</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PR7
</Çme> <desütiÚ>P’dšg b™ 7</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PR8
</Çme> <desütiÚ>P’dšg b™ 8</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PR9
</Çme> <desütiÚ>P’dšg b™ 9</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PR10
</Çme> <desütiÚ>P’dšg b™ 10</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PR11
</Çme> <desütiÚ>P’dšg b™ 11</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PR12
</Çme> <desütiÚ>P’dšg b™ 12</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PR13
</Çme> <desütiÚ>P’dšg b™ 13</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PR14
</Çme> <desütiÚ>P’dšg b™ 14</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PR15
</Çme> <desütiÚ>P’dšg b™ 15</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PR16
</Çme> <desütiÚ>P’dšg b™ 16</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PR17
</Çme> <desütiÚ>P’dšg b™ 17</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PR18
</Çme> <desütiÚ>P’dšg b™ 18</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”®> <Çme>DMA1</Çme> <desütiÚ>
DMA
 cÚŒÞËr</desütiÚ> <groupName>DMA</groupName> <ba£Add»ss>0x40020000</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x400</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <š‹¼u±> <Çme>
DMA1_ChªÃl1
</Çme> <desütiÚ>DMA1 
ChªÃl1
 glob® iÁ”ru±</desütiÚ> <v®ue>11</v®ue> </š‹¼u±> <š‹¼u±> <Çme>
DMA1_ChªÃl2
</Çme> <desütiÚ>DMA1 
ChªÃl2
 glob® iÁ”ru±</desütiÚ> <v®ue>12</v®ue> </š‹¼u±> <š‹¼u±> <Çme>
DMA1_ChªÃl3
</Çme> <desütiÚ>DMA1 
ChªÃl3
 glob® iÁ”ru±</desütiÚ> <v®ue>13</v®ue> </š‹¼u±> <š‹¼u±> <Çme>
DMA1_ChªÃl4
</Çme> <desütiÚ>DMA1 
ChªÃl4
 glob® iÁ”ru±</desütiÚ> <v®ue>14</v®ue> </š‹¼u±> <š‹¼u±> <Çme>
DMA1_ChªÃl5
</Çme> <desütiÚ>DMA1 
ChªÃl5
 glob® iÁ”ru±</desütiÚ> <v®ue>15</v®ue> </š‹¼u±> <š‹¼u±> <Çme>
DMA1_ChªÃl6
</Çme> <desütiÚ>DMA1 
ChªÃl6
 glob® iÁ”ru±</desütiÚ> <v®ue>16</v®ue> </š‹¼u±> <š‹¼u±> <Çme>
DMA1_ChªÃl7
</Çme> <desütiÚ>DMA1 
ChªÃl7
 glob® iÁ”ru±</desütiÚ> <v®ue>17</v®ue> </š‹¼u±> <»gi¡”s> <> <Çme>
ISR
</Çme> <di¥ÏyName>ISR</di¥ÏyName> <desütiÚ>DMA iÁ”ru± stu (
DMA_ISR
)</desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
GIF1
</Çme> <desütiÚ>
ChªÃl
 1 
Glob®
 iÁ”ru± fÏg</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TCIF1
</Çme> <desütiÚ>ChªÃÈ1 
T¿nsãr
 
Com¶‘e
 fÏg</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
HTIF1
</Çme> <desütiÚ>ChªÃÈ1 
H®f
 T¿nsã¸Com¶‘æag</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TEIF1
</Çme> <desütiÚ>ChªÃÈ1 T¿nsã¸
E¼Ü
 fÏg</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
GIF2
</Çme> <desütiÚ>ChªÃÈ2 Glob® iÁ”ru± fÏg</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TCIF2
</Çme> <desütiÚ>ChªÃÈ2 T¿nsã¸Com¶‘æag</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
HTIF2
</Çme> <desütiÚ>ChªÃÈ2 H®àT¿nsã¸Com¶‘æag</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TEIF2
</Çme> <desütiÚ>ChªÃÈ2 T¿nsã¸E¼Ü fÏg</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
GIF3
</Çme> <desütiÚ>ChªÃÈ3 Glob® iÁ”ru± fÏg</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TCIF3
</Çme> <desütiÚ>ChªÃÈ3 T¿nsã¸Com¶‘æag</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
HTIF3
</Çme> <desütiÚ>ChªÃÈ3 H®àT¿nsã¸Com¶‘æag</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TEIF3
</Çme> <desütiÚ>ChªÃÈ3 T¿nsã¸E¼Ü fÏg</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
GIF4
</Çme> <desütiÚ>ChªÃÈ4 Glob® iÁ”ru± fÏg</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TCIF4
</Çme> <desütiÚ>ChªÃÈ4 T¿nsã¸Com¶‘æag</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
HTIF4
</Çme> <desütiÚ>ChªÃÈ4 H®àT¿nsã¸Com¶‘æag</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TEIF4
</Çme> <desütiÚ>ChªÃÈ4 T¿nsã¸E¼Ü fÏg</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
GIF5
</Çme> <desütiÚ>ChªÃÈ5 Glob® iÁ”ru± fÏg</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TCIF5
</Çme> <desütiÚ>ChªÃÈ5 T¿nsã¸Com¶‘æag</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
HTIF5
</Çme> <desütiÚ>ChªÃÈ5 H®àT¿nsã¸Com¶‘æag</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TEIF5
</Çme> <desütiÚ>ChªÃÈ5 T¿nsã¸E¼Ü fÏg</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
GIF6
</Çme> <desütiÚ>ChªÃÈ6 Glob® iÁ”ru± fÏg</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TCIF6
</Çme> <desütiÚ>ChªÃÈ6 T¿nsã¸Com¶‘æag</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
HTIF6
</Çme> <desütiÚ>ChªÃÈ6 H®àT¿nsã¸Com¶‘æag</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TEIF6
</Çme> <desütiÚ>ChªÃÈ6 T¿nsã¸E¼Ü fÏg</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
GIF7
</Çme> <desütiÚ>ChªÃÈ7 Glob® iÁ”ru± fÏg</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TCIF7
</Çme> <desütiÚ>ChªÃÈ7 T¿nsã¸Com¶‘æag</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
HTIF7
</Çme> <desütiÚ>ChªÃÈ7 H®àT¿nsã¸Com¶‘æag</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TEIF7
</Çme> <desütiÚ>ChªÃÈ7 T¿nsã¸E¼Ü fÏg</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
IFCR
</Çme> <di¥ÏyName>IFCR</di¥ÏyName> <desütiÚ>DMA iÁ”ru± fÏg cË¬ (
DMA_IFCR
)</desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>wr™e-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
CGIF1
</Çme> <desütiÚ>ChªÃÈ1 Glob® iÁ”ru± cË¬</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CGIF2
</Çme> <desütiÚ>ChªÃÈ2 Glob® iÁ”ru± cË¬</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CGIF3
</Çme> <desütiÚ>ChªÃÈ3 Glob® iÁ”ru± cË¬</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CGIF4
</Çme> <desütiÚ>ChªÃÈ4 Glob® iÁ”ru± cË¬</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CGIF5
</Çme> <desütiÚ>ChªÃÈ5 Glob® iÁ”ru± cË¬</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CGIF6
</Çme> <desütiÚ>ChªÃÈ6 Glob® iÁ”ru± cË¬</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CGIF7
</Çme> <desütiÚ>ChªÃÈ7 Glob® iÁ”ru± cË¬</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CTCIF1
</Çme> <desütiÚ>ChªÃÈ1 T¿nsã¸Com¶‘þ—r</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CTCIF2
</Çme> <desütiÚ>ChªÃÈ2 T¿nsã¸Com¶‘þ—r</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CTCIF3
</Çme> <desütiÚ>ChªÃÈ3 T¿nsã¸Com¶‘þ—r</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CTCIF4
</Çme> <desütiÚ>ChªÃÈ4 T¿nsã¸Com¶‘þ—r</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CTCIF5
</Çme> <desütiÚ>ChªÃÈ5 T¿nsã¸Com¶‘þ—r</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CTCIF6
</Çme> <desütiÚ>ChªÃÈ6 T¿nsã¸Com¶‘þ—r</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CTCIF7
</Çme> <desütiÚ>ChªÃÈ7 T¿nsã¸Com¶‘þ—r</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CHTIF1
</Çme> <desütiÚ>ChªÃÈ1 H®àT¿nsã¸þ—r</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CHTIF2
</Çme> <desütiÚ>ChªÃÈ2 H®àT¿nsã¸þ—r</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CHTIF3
</Çme> <desütiÚ>ChªÃÈ3 H®àT¿nsã¸þ—r</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CHTIF4
</Çme> <desütiÚ>ChªÃÈ4 H®àT¿nsã¸þ—r</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CHTIF5
</Çme> <desütiÚ>ChªÃÈ5 H®àT¿nsã¸þ—r</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CHTIF6
</Çme> <desütiÚ>ChªÃÈ6 H®àT¿nsã¸þ—r</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CHTIF7
</Çme> <desütiÚ>ChªÃÈ7 H®àT¿nsã¸þ—r</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CTEIF1
</Çme> <desütiÚ>ChªÃÈ1 T¿nsã¸E¼Ü cË¬</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CTEIF2
</Çme> <desütiÚ>ChªÃÈ2 T¿nsã¸E¼Ü cË¬</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CTEIF3
</Çme> <desütiÚ>ChªÃÈ3 T¿nsã¸E¼Ü cË¬</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CTEIF4
</Çme> <desütiÚ>ChªÃÈ4 T¿nsã¸E¼Ü cË¬</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CTEIF5
</Çme> <desütiÚ>ChªÃÈ5 T¿nsã¸E¼Ü cË¬</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CTEIF6
</Çme> <desütiÚ>ChªÃÈ6 T¿nsã¸E¼Ü cË¬</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CTEIF7
</Çme> <desütiÚ>ChªÃÈ7 T¿nsã¸E¼Ü cË¬</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
CCR1
</Çme> <di¥ÏyName>CCR1</di¥ÏyName> <desütiÚ>DMA 
chªÃl
 cÚfigu¿tiÚ (
DMA_CCR
)</desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
EN
</Çme> <desütiÚ>ChªÃÈ’abË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TCIE
</Çme> <desütiÚ>T¿nsã¸
com¶‘e
 iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
HTIE
</Çme> <desütiÚ>H®àT¿nsã¸š‹¼u±ƒÇbË</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TEIE
</Çme> <desütiÚ>T¿nsã¸
”rÜ
 iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DIR
</Çme> <desütiÚ>
D©a
¿nsã¸
dœeùiÚ
</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CIRC
</Çme> <desütiÚ>
CœcuÏr
 mode</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PINC
</Çme> <desütiÚ>P”h”® 
šüem’t
 mode</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
MINC
</Çme> <desütiÚ>
MemÜy
 inüem’ˆmode</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PSIZE
</Çme> <desütiÚ>P”h”® size</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
MSIZE
</Çme> <desütiÚ>MemÜy size</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
PL
</Çme> <desütiÚ>ChªÃÈ
PriÜ™y
 
Ëv–
</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
MEM2MEM
</Çme> <desütiÚ>MemÜy 
to
 memÜy mode</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
CNDTR1
</Çme> <di¥ÏyName>CNDTR1</di¥ÏyName> <desütiÚ>DMA chªÃÈ1 
numb”
 oàd©¨</desütiÚ> <add»ssOff£t>0xC</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
NDT
</Çme> <desütiÚ>
Numb”
 oàd©¨tØŒªsãr</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
CPAR1
</Çme> <di¥ÏyName>CPAR1</di¥ÏyName> <desütiÚ>DMA chªÃÈ1…”h”® 
add»ss
 </desütiÚ> <add»ssOff£t>0x10</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
PA
</Çme> <desütiÚ>P”h”®‡dd»ss</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
CMAR1
</Çme> <di¥ÏyName>CMAR1</di¥ÏyName> <desütiÚ>DMA chªÃÈ1 memÜy‡dd»s </desütiÚ> <add»ssOff£t>0x14</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
MA
</Çme> <desütiÚ>MemÜy‡dd»ss</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
CCR2
</Çme> <di¥ÏyName>CCR2</di¥ÏyName> <desütiÚ>DMA chªÃÈcÚfigu¿tiÚ (DMA_CCR)</desütiÚ> <add»ssOff£t>0x1C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>EN</Çme> <desütiÚ>ChªÃÈ’abË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TCIE</Çme> <desütiÚ>T¿nsã¸com¶‘š‹¼u±ƒÇbË</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>HTIE</Çme> <desütiÚ>H®àT¿nsã¸š‹¼u±ƒÇbË</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TEIE</Çme> <desütiÚ>T¿nsã¸”rÜ iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DIR</Çme> <desütiÚ>D©¨Œªsã¸dœeùiÚ</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CIRC</Çme> <desütiÚ>CœcuÏ¸mode</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PINC</Çme> <desütiÚ>P”h”® inüem’ˆmode</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>MINC</Çme> <desütiÚ>MemÜy inüem’ˆmode</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PSIZE</Çme> <desütiÚ>P”h”® size</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>MSIZE</Çme> <desütiÚ>MemÜy size</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>PL</Çme> <desütiÚ>ChªÃÈPriÜ™y†ev–</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>MEM2MEM</Çme> <desütiÚ>MemÜyØmemÜy mode</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
CNDTR2
</Çme> <di¥ÏyName>CNDTR2</di¥ÏyName> <desütiÚ>DMA chªÃÈ2‚umb” oàd©¨</desütiÚ> <add»ssOff£t>0x20</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>NDT</Çme> <desütiÚ>Numb” oàd©¨tØŒªsãr</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
CPAR2
</Çme> <di¥ÏyName>CPAR2</di¥ÏyName> <desütiÚ>DMA chªÃÈ2…”h”®‡dd»s </desütiÚ> <add»ssOff£t>0x24</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>PA</Çme> <desütiÚ>P”h”®‡dd»ss</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
CMAR2
</Çme> <di¥ÏyName>CMAR2</di¥ÏyName> <desütiÚ>DMA chªÃÈ2 memÜy‡dd»s </desütiÚ> <add»ssOff£t>0x28</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>MA</Çme> <desütiÚ>MemÜy‡dd»ss</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
CCR3
</Çme> <di¥ÏyName>CCR3</di¥ÏyName> <desütiÚ>DMA chªÃÈcÚfigu¿tiÚ (DMA_CCR)</desütiÚ> <add»ssOff£t>0x30</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>EN</Çme> <desütiÚ>ChªÃÈ’abË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TCIE</Çme> <desütiÚ>T¿nsã¸com¶‘š‹¼u±ƒÇbË</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>HTIE</Çme> <desütiÚ>H®àT¿nsã¸š‹¼u±ƒÇbË</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TEIE</Çme> <desütiÚ>T¿nsã¸”rÜ iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DIR</Çme> <desütiÚ>D©¨Œªsã¸dœeùiÚ</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CIRC</Çme> <desütiÚ>CœcuÏ¸mode</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PINC</Çme> <desütiÚ>P”h”® inüem’ˆmode</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>MINC</Çme> <desütiÚ>MemÜy inüem’ˆmode</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PSIZE</Çme> <desütiÚ>P”h”® size</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>MSIZE</Çme> <desütiÚ>MemÜy size</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>PL</Çme> <desütiÚ>ChªÃÈPriÜ™y†ev–</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>MEM2MEM</Çme> <desütiÚ>MemÜyØmemÜy mode</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
CNDTR3
</Çme> <di¥ÏyName>CNDTR3</di¥ÏyName> <desütiÚ>DMA chªÃÈ3‚umb” oàd©¨</desütiÚ> <add»ssOff£t>0x34</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>NDT</Çme> <desütiÚ>Numb” oàd©¨tØŒªsãr</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
CPAR3
</Çme> <di¥ÏyName>CPAR3</di¥ÏyName> <desütiÚ>DMA chªÃÈ3…”h”®‡dd»s </desütiÚ> <add»ssOff£t>0x38</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>PA</Çme> <desütiÚ>P”h”®‡dd»ss</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
CMAR3
</Çme> <di¥ÏyName>CMAR3</di¥ÏyName> <desütiÚ>DMA chªÃÈ3 memÜy‡dd»s </desütiÚ> <add»ssOff£t>0x3C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>MA</Çme> <desütiÚ>MemÜy‡dd»ss</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
CCR4
</Çme> <di¥ÏyName>CCR4</di¥ÏyName> <desütiÚ>DMA chªÃÈcÚfigu¿tiÚ (DMA_CCR)</desütiÚ> <add»ssOff£t>0x44</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>EN</Çme> <desütiÚ>ChªÃÈ’abË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TCIE</Çme> <desütiÚ>T¿nsã¸com¶‘š‹¼u±ƒÇbË</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>HTIE</Çme> <desütiÚ>H®àT¿nsã¸š‹¼u±ƒÇbË</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TEIE</Çme> <desütiÚ>T¿nsã¸”rÜ iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DIR</Çme> <desütiÚ>D©¨Œªsã¸dœeùiÚ</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CIRC</Çme> <desütiÚ>CœcuÏ¸mode</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PINC</Çme> <desütiÚ>P”h”® inüem’ˆmode</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>MINC</Çme> <desütiÚ>MemÜy inüem’ˆmode</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PSIZE</Çme> <desütiÚ>P”h”® size</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>MSIZE</Çme> <desütiÚ>MemÜy size</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>PL</Çme> <desütiÚ>ChªÃÈPriÜ™y†ev–</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>MEM2MEM</Çme> <desütiÚ>MemÜyØmemÜy mode</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
CNDTR4
</Çme> <di¥ÏyName>CNDTR4</di¥ÏyName> <desütiÚ>DMA chªÃÈ4‚umb” oàd©¨</desütiÚ> <add»ssOff£t>0x48</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>NDT</Çme> <desütiÚ>Numb” oàd©¨tØŒªsãr</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
CPAR4
</Çme> <di¥ÏyName>CPAR4</di¥ÏyName> <desütiÚ>DMA chªÃÈ4…”h”®‡dd»s </desütiÚ> <add»ssOff£t>0x4C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>PA</Çme> <desütiÚ>P”h”®‡dd»ss</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
CMAR4
</Çme> <di¥ÏyName>CMAR4</di¥ÏyName> <desütiÚ>DMA chªÃÈ4 memÜy‡dd»s </desütiÚ> <add»ssOff£t>0x50</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>MA</Çme> <desütiÚ>MemÜy‡dd»ss</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
CCR5
</Çme> <di¥ÏyName>CCR5</di¥ÏyName> <desütiÚ>DMA chªÃÈcÚfigu¿tiÚ (DMA_CCR)</desütiÚ> <add»ssOff£t>0x58</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>EN</Çme> <desütiÚ>ChªÃÈ’abË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TCIE</Çme> <desütiÚ>T¿nsã¸com¶‘š‹¼u±ƒÇbË</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>HTIE</Çme> <desütiÚ>H®àT¿nsã¸š‹¼u±ƒÇbË</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TEIE</Çme> <desütiÚ>T¿nsã¸”rÜ iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DIR</Çme> <desütiÚ>D©¨Œªsã¸dœeùiÚ</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CIRC</Çme> <desütiÚ>CœcuÏ¸mode</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PINC</Çme> <desütiÚ>P”h”® inüem’ˆmode</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>MINC</Çme> <desütiÚ>MemÜy inüem’ˆmode</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PSIZE</Çme> <desütiÚ>P”h”® size</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>MSIZE</Çme> <desütiÚ>MemÜy size</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>PL</Çme> <desütiÚ>ChªÃÈPriÜ™y†ev–</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>MEM2MEM</Çme> <desütiÚ>MemÜyØmemÜy mode</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
CNDTR5
</Çme> <di¥ÏyName>CNDTR5</di¥ÏyName> <desütiÚ>DMA chªÃÈ5‚umb” oàd©¨</desütiÚ> <add»ssOff£t>0x5C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>NDT</Çme> <desütiÚ>Numb” oàd©¨tØŒªsãr</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
CPAR5
</Çme> <di¥ÏyName>CPAR5</di¥ÏyName> <desütiÚ>DMA chªÃÈ5…”h”®‡dd»s </desütiÚ> <add»ssOff£t>0x60</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>PA</Çme> <desütiÚ>P”h”®‡dd»ss</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
CMAR5
</Çme> <di¥ÏyName>CMAR5</di¥ÏyName> <desütiÚ>DMA chªÃÈ5 memÜy‡dd»s </desütiÚ> <add»ssOff£t>0x64</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>MA</Çme> <desütiÚ>MemÜy‡dd»ss</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
CCR6
</Çme> <di¥ÏyName>CCR6</di¥ÏyName> <desütiÚ>DMA chªÃÈcÚfigu¿tiÚ (DMA_CCR)</desütiÚ> <add»ssOff£t>0x6C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>EN</Çme> <desütiÚ>ChªÃÈ’abË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TCIE</Çme> <desütiÚ>T¿nsã¸com¶‘š‹¼u±ƒÇbË</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>HTIE</Çme> <desütiÚ>H®àT¿nsã¸š‹¼u±ƒÇbË</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TEIE</Çme> <desütiÚ>T¿nsã¸”rÜ iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DIR</Çme> <desütiÚ>D©¨Œªsã¸dœeùiÚ</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CIRC</Çme> <desütiÚ>CœcuÏ¸mode</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PINC</Çme> <desütiÚ>P”h”® inüem’ˆmode</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>MINC</Çme> <desütiÚ>MemÜy inüem’ˆmode</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PSIZE</Çme> <desütiÚ>P”h”® size</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>MSIZE</Çme> <desütiÚ>MemÜy size</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>PL</Çme> <desütiÚ>ChªÃÈPriÜ™y†ev–</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>MEM2MEM</Çme> <desütiÚ>MemÜyØmemÜy mode</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
CNDTR6
</Çme> <di¥ÏyName>CNDTR6</di¥ÏyName> <desütiÚ>DMA chªÃÈ6‚umb” oàd©¨</desütiÚ> <add»ssOff£t>0x70</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>NDT</Çme> <desütiÚ>Numb” oàd©¨tØŒªsãr</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
CPAR6
</Çme> <di¥ÏyName>CPAR6</di¥ÏyName> <desütiÚ>DMA chªÃÈ6…”h”®‡dd»s </desütiÚ> <add»ssOff£t>0x74</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>PA</Çme> <desütiÚ>P”h”®‡dd»ss</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
CMAR6
</Çme> <di¥ÏyName>CMAR6</di¥ÏyName> <desütiÚ>DMA chªÃÈ6 memÜy‡dd»s </desütiÚ> <add»ssOff£t>0x78</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>MA</Çme> <desütiÚ>MemÜy‡dd»ss</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
CCR7
</Çme> <di¥ÏyName>CCR7</di¥ÏyName> <desütiÚ>DMA chªÃÈcÚfigu¿tiÚ (DMA_CCR)</desütiÚ> <add»ssOff£t>0x80</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>EN</Çme> <desütiÚ>ChªÃÈ’abË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TCIE</Çme> <desütiÚ>T¿nsã¸com¶‘š‹¼u±ƒÇbË</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>HTIE</Çme> <desütiÚ>H®àT¿nsã¸š‹¼u±ƒÇbË</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TEIE</Çme> <desütiÚ>T¿nsã¸”rÜ iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DIR</Çme> <desütiÚ>D©¨Œªsã¸dœeùiÚ</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CIRC</Çme> <desütiÚ>CœcuÏ¸mode</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PINC</Çme> <desütiÚ>P”h”® inüem’ˆmode</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>MINC</Çme> <desütiÚ>MemÜy inüem’ˆmode</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PSIZE</Çme> <desütiÚ>P”h”® size</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>MSIZE</Çme> <desütiÚ>MemÜy size</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>PL</Çme> <desütiÚ>ChªÃÈPriÜ™y†ev–</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>MEM2MEM</Çme> <desütiÚ>MemÜyØmemÜy mode</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
CNDTR7
</Çme> <di¥ÏyName>CNDTR7</di¥ÏyName> <desütiÚ>DMA chªÃÈ7‚umb” oàd©¨</desütiÚ> <add»ssOff£t>0x84</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>NDT</Çme> <desütiÚ>Numb” oàd©¨tØŒªsãr</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
CPAR7
</Çme> <di¥ÏyName>CPAR7</di¥ÏyName> <desütiÚ>DMA chªÃÈ7…”h”®‡dd»s </desütiÚ> <add»ssOff£t>0x88</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>PA</Çme> <desütiÚ>P”h”®‡dd»ss</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
CMAR7
</Çme> <di¥ÏyName>CMAR7</di¥ÏyName> <desütiÚ>DMA chªÃÈ7 memÜy‡dd»s </desütiÚ> <add»ssOff£t>0x8C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>MA</Çme> <desütiÚ>MemÜy‡dd»ss</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”® d”ivedFrom="DMA1"> <Çme>DMA2</Çme> <ba£Add»ss>0x40020400</ba£Add»ss> <š‹¼u±> <Çme>
DMA2_ChªÃl1
</Çme> <desütiÚ>DMA2 ChªÃl1 glob® iÁ”ru±</desütiÚ> <v®ue>56</v®ue> </š‹¼u±> <š‹¼u±> <Çme>
DMA2_ChªÃl2
</Çme> <desütiÚ>DMA2 ChªÃl2 glob® iÁ”ru±</desütiÚ> <v®ue>57</v®ue> </š‹¼u±> <š‹¼u±> <Çme>
DMA2_ChªÃl3
</Çme> <desütiÚ>DMA2 ChªÃl3 glob® iÁ”ru±</desütiÚ> <v®ue>58</v®ue> </š‹¼u±> <š‹¼u±> <Çme>
DMA2_ChªÃl4_5
</Çme> <desütiÚ>DMA2 ChªÃl4‡nd DMA2 ChªÃl5 glob® iÁ”ru±</desütiÚ> <v®ue>59</v®ue> </š‹¼u±> </³rh”®> <³rh”®> <Çme>SDIO</Çme> <desütiÚ>
Secu»
 
dig™®
 iÅut/ouuˆš‹rçû</desütiÚ> <groupName>SDIO</groupName> <ba£Add»ss>0x40018000</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x400</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <š‹¼u±> <Çme>SDIO</Çme> <desütiÚ>SDIO glob® iÁ”ru±</desütiÚ> <v®ue>49</v®ue> </š‹¼u±> <»gi¡”s> <> <Çme>
POWER
</Çme> <di¥ÏyName>POWER</di¥ÏyName> <desütiÚ>
B™s
 1:0 = 
PWRCTRL
: Pow” 
suµly
 cÚŒÞ b™s</desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>PWRCTRL</Çme> <desütiÚ>PWRCTRL</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>2</b™Width> </f›ld> </f›lds> </> <> <Çme>
CLKCR
</Çme> <di¥ÏyName>CLKCR</di¥ÏyName> <desütiÚ>
SDI
 clock cÚŒÞ (
SDIO_CLKCR
)</desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>CLKDIV</Çme> <desütiÚ>Clock 
divide
 
çùÜ
</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>
CLKEN
</Çme> <desütiÚ>ClockƒÇbË b™</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PWRSAV
</Çme> <desütiÚ>Pow” 
§všg
 cÚfigu¿tiÚ b™</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BYPASS
</Çme> <desütiÚ>Clock divid” by·s ’abË b™</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
WIDBUS
</Çme> <desütiÚ>
Wide
 
bus
 mod’abË b™</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
NEGEDGE
</Çme> <desütiÚ>
SDIO_CK
 
d•hasšg
 s–eùiÚ b™</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
HWFC_EN
</Çme> <desütiÚ>
HW
 
Flow
 CÚŒÞƒÇbË</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
ARG
</Çme> <di¥ÏyName>ARG</di¥ÏyName> <desütiÚ>B™ 31:0 = : 
Commªd
 
¬gum’t
</desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
CMDARG
</Çme> <desütiÚ>Commªd‡rgum’t</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
CMD
</Çme> <di¥ÏyName>CMD</di¥ÏyName> <desütiÚ>SDIO 
commªd
 (
SDIO_CMD
)</desütiÚ> <add»ssOff£t>0xC</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
CMDINDEX
</Çme> <desütiÚ>CMDINDEX</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>6</b™Width> </f›ld> <f›ld> <Çme>
WAITRESP
</Çme> <desütiÚ>WAITRESP</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
WAITINT
</Çme> <desütiÚ>WAITINT</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
WAITPEND
</Çme> <desütiÚ>WAITPEND</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CPSMEN
</Çme> <desütiÚ>CPSMEN</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SDIOSu¥’d
</Çme> <desütiÚ>SDIOSu¥’d</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ENCMDcom¶
</Çme> <desütiÚ>ENCMDcom¶</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
nIEN
</Çme> <desütiÚ>nIEN</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CE_ATACMD
</Çme> <desütiÚ>CE_ATACMD</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
RESPCMD
</Çme> <di¥ÏyName>RESPCMD</di¥ÏyName> <desütiÚ>SDIO commªd </desütiÚ> <add»ssOff£t>0x10</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>RESPCMD</Çme> <desütiÚ>RESPCMD</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>6</b™Width> </f›ld> </f›lds> </> <> <Çme>
RESPI1
</Çme> <di¥ÏyName>RESPI1</di¥ÏyName> <desütiÚ>B™ 31:0 = 
CARDSTATUS1
</desütiÚ> <add»ssOff£t>0x14</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>CARDSTATUS1</Çme> <desütiÚ>CARDSTATUS1</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
RESP2
</Çme> <di¥ÏyName>RESP2</di¥ÏyName> <desütiÚ>B™ 31:0 = 
CARDSTATUS2
</desütiÚ> <add»ssOff£t>0x18</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>CARDSTATUS2</Çme> <desütiÚ>CARDSTATUS2</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
RESP3
</Çme> <di¥ÏyName>RESP3</di¥ÏyName> <desütiÚ>B™ 31:0 = 
CARDSTATUS3
</desütiÚ> <add»ssOff£t>0x1C</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>CARDSTATUS3</Çme> <desütiÚ>CARDSTATUS3</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
RESP4
</Çme> <di¥ÏyName>RESP4</di¥ÏyName> <desütiÚ>B™ 31:0 = 
CARDSTATUS4
</desütiÚ> <add»ssOff£t>0x20</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>CARDSTATUS4</Çme> <desütiÚ>CARDSTATUS4</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
DTIMER
</Çme> <di¥ÏyName>DTIMER</di¥ÏyName> <desütiÚ>B™ 31:0 = 
DATATIME
: D©¨
timeout
 
³riod
</desütiÚ> <add»ssOff£t>0x24</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>DATATIME</Çme> <desütiÚ>D©¨timeouˆ³riod</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
DLEN
</Çme> <di¥ÏyName>DLEN</di¥ÏyName> <desütiÚ>B™ 24:0 = 
DATALENGTH
: D©¨
Ëngth
 v®ue</desütiÚ> <add»ssOff£t>0x28</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>DATALENGTH</Çme> <desütiÚ>D©¨Ëngth v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>25</b™Width> </f›ld> </f›lds> </> <> <Çme>
DCTRL
</Çme> <di¥ÏyName>DCTRL</di¥ÏyName> <desütiÚ>SDIO d©¨cÚŒÞ (
SDIO_DCTRL
)</desütiÚ> <add»ssOff£t>0x2C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
DTEN
</Çme> <desütiÚ>DTEN</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DTDIR
</Çme> <desütiÚ>DTDIR</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DTMODE
</Çme> <desütiÚ>DTMODE</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DMAEN
</Çme> <desütiÚ>DMAEN</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DBLOCKSIZE
</Çme> <desütiÚ>DBLOCKSIZE</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
PWSTART
</Çme> <desütiÚ>PWSTART</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PWSTOP
</Çme> <desütiÚ>PWSTOP</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RWMOD
</Çme> <desütiÚ>RWMOD</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>SDIOEN</Çme> <desütiÚ>SDIOEN</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
DCOUNT
</Çme> <di¥ÏyName>DCOUNT</di¥ÏyName> <desütiÚ>B™ 24:0 = 
DATACOUNT
: D©¨
couÁ
 v®ue</desütiÚ> <add»ssOff£t>0x30</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>DATACOUNT</Çme> <desütiÚ>D©¨couÁ v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>25</b™Width> </f›ld> </f›lds> </> <> <Çme>
STA
</Çme> <di¥ÏyName>STA</di¥ÏyName> <desütiÚ>SDIO stu (
SDIO_STA
)</desütiÚ> <add»ssOff£t>0x34</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
CCRCFAIL
</Çme> <desütiÚ>CCRCFAIL</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DCRCFAIL
</Çme> <desütiÚ>DCRCFAIL</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CTIMEOUT
</Çme> <desütiÚ>CTIMEOUT</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DTIMEOUT
</Çme> <desütiÚ>DTIMEOUT</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TXUNDERR
</Çme> <desütiÚ>TXUNDERR</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RXOVERR
</Çme> <desütiÚ>RXOVERR</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CMDREND
</Çme> <desütiÚ>CMDREND</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CMDSENT
</Çme> <desütiÚ>CMDSENT</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DATAEND
</Çme> <desütiÚ>DATAEND</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
STBITERR
</Çme> <desütiÚ>STBITERR</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DBCKEND
</Çme> <desütiÚ>DBCKEND</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CMDACT
</Çme> <desütiÚ>CMDACT</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TXACT
</Çme> <desütiÚ>TXACT</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RXACT
</Çme> <desütiÚ>RXACT</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TXFIFOHE
</Çme> <desütiÚ>TXFIFOHE</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RXFIFOHF
</Çme> <desütiÚ>RXFIFOHF</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TXFIFOF
</Çme> <desütiÚ>TXFIFOF</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RXFIFOF
</Çme> <desütiÚ>RXFIFOF</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TXFIFOE
</Çme> <desütiÚ>TXFIFOE</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RXFIFOE
</Çme> <desütiÚ>RXFIFOE</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TXDAVL
</Çme> <desütiÚ>TXDAVL</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RXDAVL
</Çme> <desütiÚ>RXDAVL</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SDIOIT
</Çme> <desütiÚ>SDIOIT</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CEATAEND
</Çme> <desütiÚ>CEATAEND</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
ICR
</Çme> <di¥ÏyName>ICR</di¥ÏyName> <desütiÚ>SDIO iÁ”ru± cË¬ (
SDIO_ICR
)</desütiÚ> <add»ssOff£t>0x38</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
CCRCFAILC
</Çme> <desütiÚ>CCRCFAILC</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DCRCFAILC
</Çme> <desütiÚ>DCRCFAILC</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CTIMEOUTC
</Çme> <desütiÚ>CTIMEOUTC</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DTIMEOUTC
</Çme> <desütiÚ>DTIMEOUTC</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TXUNDERRC
</Çme> <desütiÚ>TXUNDERRC</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RXOVERRC
</Çme> <desütiÚ>RXOVERRC</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CMDRENDC
</Çme> <desütiÚ>CMDRENDC</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CMDSENTC
</Çme> <desütiÚ>CMDSENTC</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DATAENDC
</Çme> <desütiÚ>DATAENDC</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
STBITERRC
</Çme> <desütiÚ>STBITERRC</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DBCKENDC
</Çme> <desütiÚ>DBCKENDC</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SDIOITC
</Çme> <desütiÚ>SDIOITC</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CEATAENDC
</Çme> <desütiÚ>CEATAENDC</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
MASK
</Çme> <di¥ÏyName>MASK</di¥ÏyName> <desütiÚ>SDIO mask (
SDIO_MASK
)</desütiÚ> <add»ssOff£t>0x3C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
CCRCFAILIE
</Çme> <desütiÚ>CCRCFAILIE</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DCRCFAILIE
</Çme> <desütiÚ>DCRCFAILIE</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CTIMEOUTIE
</Çme> <desütiÚ>CTIMEOUTIE</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DTIMEOUTIE
</Çme> <desütiÚ>DTIMEOUTIE</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TXUNDERRIE
</Çme> <desütiÚ>TXUNDERRIE</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RXOVERRIE
</Çme> <desütiÚ>RXOVERRIE</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CMDRENDIE
</Çme> <desütiÚ>CMDRENDIE</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CMDSENTIE
</Çme> <desütiÚ>CMDSENTIE</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DATAENDIE
</Çme> <desütiÚ>DATAENDIE</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
STBITERRIE
</Çme> <desütiÚ>STBITERRIE</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DBACKENDIE
</Çme> <desütiÚ>DBACKENDIE</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CMDACTIE
</Çme> <desütiÚ>CMDACTIE</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TXACTIE
</Çme> <desütiÚ>TXACTIE</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RXACTIE
</Çme> <desütiÚ>RXACTIE</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TXFIFOHEIE
</Çme> <desütiÚ>TXFIFOHEIE</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RXFIFOHFIE
</Çme> <desütiÚ>RXFIFOHFIE</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TXFIFOFIE
</Çme> <desütiÚ>TXFIFOFIE</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RXFIFOFIE
</Çme> <desütiÚ>RXFIFOFIE</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TXFIFOEIE
</Çme> <desütiÚ>TXFIFOEIE</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RXFIFOEIE
</Çme> <desütiÚ>RXFIFOEIE</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TXDAVLIE
</Çme> <desütiÚ>TXDAVLIE</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RXDAVLIE
</Çme> <desütiÚ>RXDAVLIE</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SDIOITIE
</Çme> <desütiÚ>SDIOITIE</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CEATENDIE
</Çme> <desütiÚ>CEATENDIE</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
FIFOCNT
</Çme> <di¥ÏyName>FIFOCNT</di¥ÏyName> <desütiÚ>B™ 23:0 = 
FIFOCOUNT
: 
Remaššg
‚umb” oà
wÜds
Ø
be
 
wr™‹n
Ø
Ü
„—d 
äom
hFIFO</desütiÚ> <add»ssOff£t>0x48</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
FIF0COUNT
</Çme> <desütiÚ>FIF0COUNT</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>24</b™Width> </f›ld> </f›lds> </> <> <Çme>FIFO</Çme> <di¥ÏyName>FIFO</di¥ÏyName> <desütiÚ>b™ 31:0 = 
FIFOD©a
: 
Reûive
‡nd 
Œªsm™
 FIFO d©a</desütiÚ> <add»ssOff£t>0x80</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>FIFOD©a</Çme> <desütiÚ>FIFOD©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”®> <Çme>RTC</Çme> <desütiÚ>
R—l
imþock</desütiÚ> <groupName>RTC</groupName> <ba£Add»ss>0x40002800</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x400</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <š‹¼u±> <Çme>RTC</Çme> <desütiÚ>RTC glob® iÁ”ru±</desütiÚ> <v®ue>3</v®ue> </š‹¼u±> <š‹¼u±> <Çme>
RTCAÏrm
</Çme> <desütiÚ>RTC 
AÏrms
hrough EXTI†šš‹¼u±</desütiÚ> <v®ue>41</v®ue> </š‹¼u±> <»gi¡”s> <> <Çme>CRH</Çme> <di¥ÏyName>CRH</di¥ÏyName> <desütiÚ>RTC CÚŒÞ Regi¡” High</desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
SECIE
</Çme> <desütiÚ>
SecÚd
 iÁ”ru± EÇbË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ALRIE
</Çme> <desütiÚ>
AÏrm
 iÁ”ru± EÇbË</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OWIE
</Çme> <desütiÚ>
Ov”æow
 iÁ”ru± EÇbË</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>CRL</Çme> <di¥ÏyName>CRL</di¥ÏyName> <desütiÚ>RTC CÚŒÞ Regi¡” Low</desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <»£tV®ue>0x00000020</»£tV®ue> <f›lds> <f›ld> <Çme>
SECF
</Çme> <desütiÚ>SecÚd FÏg</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
ALRF
</Çme> <desütiÚ>AÏrm FÏg</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
OWF
</Çme> <desütiÚ>Ov”æow FÏg</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
RSF
</Çme> <desütiÚ>
Regi¡”s
 
SynchrÚized
 FÏg</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
CNF
</Çme> <desütiÚ>
CÚfigu¿tiÚ
 FÏg</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
RTOFF
</Çme> <desütiÚ>RTC 
Ý”©iÚ
 
OFF
</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> </f›lds> </> <> <Çme>
PRLH
</Çme> <di¥ÏyName>PRLH</di¥ÏyName> <desütiÚ>RTC 
P»sÿËr
 
Lßd
 Regi¡” High</desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <acûss>wr™e-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>PRLH</Çme> <desütiÚ>RTC P»sÿË¸Lßd Regi¡” High</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> </f›lds> </> <> <Çme>
PRLL
</Çme> <di¥ÏyName>PRLL</di¥ÏyName> <desütiÚ>RTC P»sÿË¸Lßd Regi¡” Low</desütiÚ> <add»ssOff£t>0xC</add»ssOff£t> <size>0x20</size> <acûss>wr™e-Úly</acûss> <»£tV®ue>0x8000</»£tV®ue> <f›lds> <f›ld> <Çme>PRLL</Çme> <desütiÚ>RTC P»sÿË¸
Divid”
 Regi¡” Low</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
DIVH
</Çme> <di¥ÏyName>DIVH</di¥ÏyName> <desütiÚ>RTC P»sÿË¸Divid” Regi¡” High</desütiÚ> <add»ssOff£t>0x10</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>DIVH</Çme> <desütiÚ>RTC…»sÿË¸divid” high</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> </f›lds> </> <> <Çme>
DIVL
</Çme> <di¥ÏyName>DIVL</di¥ÏyName> <desütiÚ>RTC P»sÿË¸Divid” Regi¡” Low</desütiÚ> <add»ssOff£t>0x14</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x8000</»£tV®ue> <f›lds> <f›ld> <Çme>DIVL</Çme> <desütiÚ>RTC…»sÿË¸divid” Low</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
CNTH
</Çme> <di¥ÏyName>CNTH</di¥ÏyName> <desütiÚ>RTC 
CouÁ”
 Regi¡” High</desütiÚ> <add»ssOff£t>0x18</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>CNTH</Çme> <desütiÚ>RTC 
couÁ”
 high</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
CNTL
</Çme> <di¥ÏyName>CNTL</di¥ÏyName> <desütiÚ>RTC CouÁ” Regi¡” Low</desütiÚ> <add»ssOff£t>0x1C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>CNTL</Çme> <desütiÚ>RTC couÁ” Low</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
ALRH
</Çme> <di¥ÏyName>ALRH</di¥ÏyName> <desütiÚ>RTC AÏrm Regi¡” High</desütiÚ> <add»ssOff£t>0x20</add»ssOff£t> <size>0x20</size> <acûss>wr™e-Úly</acûss> <»£tV®ue>0xFFFF</»£tV®ue> <f›lds> <f›ld> <Çme>ALRH</Çme> <desütiÚ>RTC 
®¬m
 high</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
ALRL
</Çme> <di¥ÏyName>ALRL</di¥ÏyName> <desütiÚ>RTC AÏrm Regi¡” Low</desütiÚ> <add»ssOff£t>0x24</add»ssOff£t> <size>0x20</size> <acûss>wr™e-Úly</acûss> <»£tV®ue>0xFFFF</»£tV®ue> <f›lds> <f›ld> <Çme>ALRL</Çme> <desütiÚ>RTC‡Ïrm low</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”®> <Çme>
BKP
</Çme> <desütiÚ>Backu°»gi¡”s</desütiÚ> <groupName>BKP</groupName> <ba£Add»ss>0x40006C04</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x400</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <»gi¡”s> <> <Çme>
DR1
</Çme> <di¥ÏyName>DR1</di¥ÏyName> <desütiÚ>Backu°d©¨(
BKP_DR
)</desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>D1</Çme> <desütiÚ>Backu°d©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
DR2
</Çme> <di¥ÏyName>DR2</di¥ÏyName> <desütiÚ>Backu°d©¨(BKP_DR)</desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
D2
</Çme> <desütiÚ>Backu°d©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
DR3
</Çme> <di¥ÏyName>DR3</di¥ÏyName> <desütiÚ>Backu°d©¨(BKP_DR)</desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
D3
</Çme> <desütiÚ>Backu°d©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
DR4
</Çme> <di¥ÏyName>DR4</di¥ÏyName> <desütiÚ>Backu°d©¨(BKP_DR)</desütiÚ> <add»ssOff£t>0xC</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
D4
</Çme> <desütiÚ>Backu°d©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
DR5
</Çme> <di¥ÏyName>DR5</di¥ÏyName> <desütiÚ>Backu°d©¨(BKP_DR)</desütiÚ> <add»ssOff£t>0x10</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
D5
</Çme> <desütiÚ>Backu°d©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
DR6
</Çme> <di¥ÏyName>DR6</di¥ÏyName> <desütiÚ>Backu°d©¨(BKP_DR)</desütiÚ> <add»ssOff£t>0x14</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
D6
</Çme> <desütiÚ>Backu°d©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
DR7
</Çme> <di¥ÏyName>DR7</di¥ÏyName> <desütiÚ>Backu°d©¨(BKP_DR)</desütiÚ> <add»ssOff£t>0x18</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
D7
</Çme> <desütiÚ>Backu°d©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
DR8
</Çme> <di¥ÏyName>DR8</di¥ÏyName> <desütiÚ>Backu°d©¨(BKP_DR)</desütiÚ> <add»ssOff£t>0x1C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
D8
</Çme> <desütiÚ>Backu°d©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
DR9
</Çme> <di¥ÏyName>DR9</di¥ÏyName> <desütiÚ>Backu°d©¨(BKP_DR)</desütiÚ> <add»ssOff£t>0x20</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
D9
</Çme> <desütiÚ>Backu°d©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
DR10
</Çme> <di¥ÏyName>DR10</di¥ÏyName> <desütiÚ>Backu°d©¨(BKP_DR)</desütiÚ> <add»ssOff£t>0x24</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
D10
</Çme> <desütiÚ>Backu°d©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
DR11
</Çme> <di¥ÏyName>DR11</di¥ÏyName> <desütiÚ>Backu°d©¨(BKP_DR)</desütiÚ> <add»ssOff£t>0x3C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>DR11</Çme> <desütiÚ>Backu°d©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
DR12
</Çme> <di¥ÏyName>DR12</di¥ÏyName> <desütiÚ>Backu°d©¨(BKP_DR)</desütiÚ> <add»ssOff£t>0x40</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>DR12</Çme> <desütiÚ>Backu°d©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
DR13
</Çme> <di¥ÏyName>DR13</di¥ÏyName> <desütiÚ>Backu°d©¨(BKP_DR)</desütiÚ> <add»ssOff£t>0x44</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>DR13</Çme> <desütiÚ>Backu°d©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
DR14
</Çme> <di¥ÏyName>DR14</di¥ÏyName> <desütiÚ>Backu°d©¨(BKP_DR)</desütiÚ> <add»ssOff£t>0x48</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
D14
</Çme> <desütiÚ>Backu°d©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
DR15
</Çme> <di¥ÏyName>DR15</di¥ÏyName> <desütiÚ>Backu°d©¨(BKP_DR)</desütiÚ> <add»ssOff£t>0x4C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
D15
</Çme> <desütiÚ>Backu°d©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
DR16
</Çme> <di¥ÏyName>DR16</di¥ÏyName> <desütiÚ>Backu°d©¨(BKP_DR)</desütiÚ> <add»ssOff£t>0x50</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
D16
</Çme> <desütiÚ>Backu°d©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
DR17
</Çme> <di¥ÏyName>DR17</di¥ÏyName> <desütiÚ>Backu°d©¨(BKP_DR)</desütiÚ> <add»ssOff£t>0x54</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
D17
</Çme> <desütiÚ>Backu°d©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
DR18
</Çme> <di¥ÏyName>DR18</di¥ÏyName> <desütiÚ>Backu°d©¨(BKP_DR)</desütiÚ> <add»ssOff£t>0x58</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
D18
</Çme> <desütiÚ>Backu°d©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
DR19
</Çme> <di¥ÏyName>DR19</di¥ÏyName> <desütiÚ>Backu°d©¨(BKP_DR)</desütiÚ> <add»ssOff£t>0x5C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
D19
</Çme> <desütiÚ>Backu°d©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
DR20
</Çme> <di¥ÏyName>DR20</di¥ÏyName> <desütiÚ>Backu°d©¨(BKP_DR)</desütiÚ> <add»ssOff£t>0x60</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
D20
</Çme> <desütiÚ>Backu°d©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
DR21
</Çme> <di¥ÏyName>DR21</di¥ÏyName> <desütiÚ>Backu°d©¨(BKP_DR)</desütiÚ> <add»ssOff£t>0x64</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
D21
</Çme> <desütiÚ>Backu°d©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
DR22
</Çme> <di¥ÏyName>DR22</di¥ÏyName> <desütiÚ>Backu°d©¨(BKP_DR)</desütiÚ> <add»ssOff£t>0x68</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
D22
</Çme> <desütiÚ>Backu°d©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
DR23
</Çme> <di¥ÏyName>DR23</di¥ÏyName> <desütiÚ>Backu°d©¨(BKP_DR)</desütiÚ> <add»ssOff£t>0x6C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
D23
</Çme> <desütiÚ>Backu°d©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
DR24
</Çme> <di¥ÏyName>DR24</di¥ÏyName> <desütiÚ>Backu°d©¨(BKP_DR)</desütiÚ> <add»ssOff£t>0x70</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
D24
</Çme> <desütiÚ>Backu°d©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
DR25
</Çme> <di¥ÏyName>DR25</di¥ÏyName> <desütiÚ>Backu°d©¨(BKP_DR)</desütiÚ> <add»ssOff£t>0x74</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
D25
</Çme> <desütiÚ>Backu°d©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
DR26
</Çme> <di¥ÏyName>DR26</di¥ÏyName> <desütiÚ>Backu°d©¨(BKP_DR)</desütiÚ> <add»ssOff£t>0x78</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
D26
</Çme> <desütiÚ>Backu°d©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
DR27
</Çme> <di¥ÏyName>DR27</di¥ÏyName> <desütiÚ>Backu°d©¨(BKP_DR)</desütiÚ> <add»ssOff£t>0x7C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
D27
</Çme> <desütiÚ>Backu°d©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
DR28
</Çme> <di¥ÏyName>DR28</di¥ÏyName> <desütiÚ>Backu°d©¨(BKP_DR)</desütiÚ> <add»ssOff£t>0x80</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
D28
</Çme> <desütiÚ>Backu°d©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
DR29
</Çme> <di¥ÏyName>DR29</di¥ÏyName> <desütiÚ>Backu°d©¨(BKP_DR)</desütiÚ> <add»ssOff£t>0x84</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
D29
</Çme> <desütiÚ>Backu°d©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
DR30
</Çme> <di¥ÏyName>DR30</di¥ÏyName> <desütiÚ>Backu°d©¨(BKP_DR)</desütiÚ> <add»ssOff£t>0x88</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
D30
</Çme> <desütiÚ>Backu°d©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
DR31
</Çme> <di¥ÏyName>DR31</di¥ÏyName> <desütiÚ>Backu°d©¨(BKP_DR)</desütiÚ> <add»ssOff£t>0x8C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
D31
</Çme> <desütiÚ>Backu°d©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
DR32
</Çme> <di¥ÏyName>DR32</di¥ÏyName> <desütiÚ>Backu°d©¨(BKP_DR)</desütiÚ> <add»ssOff£t>0x90</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
D32
</Çme> <desütiÚ>Backu°d©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
DR33
</Çme> <di¥ÏyName>DR33</di¥ÏyName> <desütiÚ>Backu°d©¨(BKP_DR)</desütiÚ> <add»ssOff£t>0x94</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
D33
</Çme> <desütiÚ>Backu°d©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
DR34
</Çme> <di¥ÏyName>DR34</di¥ÏyName> <desütiÚ>Backu°d©¨(BKP_DR)</desütiÚ> <add»ssOff£t>0x98</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
D34
</Çme> <desütiÚ>Backu°d©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
DR35
</Çme> <di¥ÏyName>DR35</di¥ÏyName> <desütiÚ>Backu°d©¨(BKP_DR)</desütiÚ> <add»ssOff£t>0x9C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
D35
</Çme> <desütiÚ>Backu°d©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
DR36
</Çme> <di¥ÏyName>DR36</di¥ÏyName> <desütiÚ>Backu°d©¨(BKP_DR)</desütiÚ> <add»ssOff£t>0xA0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
D36
</Çme> <desütiÚ>Backu°d©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
DR37
</Çme> <di¥ÏyName>DR37</di¥ÏyName> <desütiÚ>Backu°d©¨(BKP_DR)</desütiÚ> <add»ssOff£t>0xA4</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
D37
</Çme> <desütiÚ>Backu°d©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
DR38
</Çme> <di¥ÏyName>DR38</di¥ÏyName> <desütiÚ>Backu°d©¨(BKP_DR)</desütiÚ> <add»ssOff£t>0xA8</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
D38
</Çme> <desütiÚ>Backu°d©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
DR39
</Çme> <di¥ÏyName>DR39</di¥ÏyName> <desütiÚ>Backu°d©¨(BKP_DR)</desütiÚ> <add»ssOff£t>0xAC</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
D39
</Çme> <desütiÚ>Backu°d©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
DR40
</Çme> <di¥ÏyName>DR40</di¥ÏyName> <desütiÚ>Backu°d©¨(BKP_DR)</desütiÚ> <add»ssOff£t>0xB0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
D40
</Çme> <desütiÚ>Backu°d©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
DR41
</Çme> <di¥ÏyName>DR41</di¥ÏyName> <desütiÚ>Backu°d©¨(BKP_DR)</desütiÚ> <add»ssOff£t>0xB4</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
D41
</Çme> <desütiÚ>Backu°d©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
DR42
</Çme> <di¥ÏyName>DR42</di¥ÏyName> <desütiÚ>Backu°d©¨(BKP_DR)</desütiÚ> <add»ssOff£t>0xB8</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
D42
</Çme> <desütiÚ>Backu°d©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
RTCCR
</Çme> <di¥ÏyName>RTCCR</di¥ÏyName> <desütiÚ>RTC clock 
ÿlib¿tiÚ
 (
BKP_RTCCR
)</desütiÚ> <add»ssOff£t>0x28</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
CAL
</Çme> <desütiÚ>C®ib¿tiÚ v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>7</b™Width> </f›ld> <f›ld> <Çme>
CCO
</Çme> <desütiÚ>C®ib¿tiÚ Clock Ouut</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ASOE
</Çme> <desütiÚ>AÏrm o¸
£cÚd
 ouuˆ’abË</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ASOS
</Çme> <desütiÚ>AÏrm o¸£cÚd ouuˆ£ËùiÚ</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>CR</Çme> <di¥ÏyName>CR</di¥ÏyName> <desütiÚ>Backu°cÚŒÞ (
BKP_CR
)</desütiÚ> <add»ssOff£t>0x2C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
TPE
</Çme> <desütiÚ>Tam³¸pšƒÇbË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TPAL
</Çme> <desütiÚ>Tam³¸pš 
aùive
†ev–</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>CSR</Çme> <di¥ÏyName>CSR</di¥ÏyName> <desütiÚ>
BKP_CSR
 cÚŒÞ/¡©u (BKP_CSR)</desütiÚ> <add»ssOff£t>0x30</add»ssOff£t> <size>0x20</size> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
CTE
</Çme> <desütiÚ>CË¬ Tam³¸ev’t</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> <acûss>wr™e-Úly</acûss> </f›ld> <f›ld> <Çme>
CTI
</Çme> <desütiÚ>CË¬ Tam³¸IÁ”ru±</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> <acûss>wr™e-Úly</acûss> </f›ld> <f›ld> <Çme>
TPIE
</Çme> <desütiÚ>Tam³¸Pš iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
TEF
</Çme> <desütiÚ>Tam³¸Ev’ˆFÏg</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
TIF
</Çme> <desütiÚ>Tam³¸IÁ”ru± FÏg</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”®> <Çme>
IWDG
</Çme> <desütiÚ>Ind•’d’ˆw©chdog</desütiÚ> <groupName>IWDG</groupName> <ba£Add»ss>0x40003000</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x400</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <»gi¡”s> <> <Çme>
KR
</Çme> <di¥ÏyName>KR</di¥ÏyName> <desütiÚ>
Key
 (
IWDG_KR
)</desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>wr™e-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
KEY
</Çme> <desütiÚ>Key v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>PR</Çme> <di¥ÏyName>PR</di¥ÏyName> <desütiÚ>P»sÿË¸(
IWDG_PR
)</desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>PR</Çme> <desütiÚ>P»sÿË¸divid”</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>3</b™Width> </f›ld> </f›lds> </> <> <Çme>
RLR
</Çme> <di¥ÏyName>RLR</di¥ÏyName> <desütiÚ>
R–ßd
 (
IWDG_RLR
)</desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000FFF</»£tV®ue> <f›lds> <f›ld> <Çme>
RL
</Çme> <desütiÚ>
W©chdog
 couÁ” 
»lßd
 v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>12</b™Width> </f›ld> </f›lds> </> <> <Çme>
SR
</Çme> <di¥ÏyName>SR</di¥ÏyName> <desütiÚ>Stu (
IWDG_SR
)</desütiÚ> <add»ssOff£t>0xC</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
PVU
</Çme> <desütiÚ>W©chdog…»sÿË¸v®u
upd©e
</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RVU
</Çme> <desütiÚ>W©chdog couÁ”„–ßd v®uupd©e</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”®> <Çme>
WWDG
</Çme> <desütiÚ>Wšdow w©chdog</desütiÚ> <groupName>WWDG</groupName> <ba£Add»ss>0x40002C00</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x400</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <š‹¼u±> <Çme>WWDG</Çme> <desütiÚ>Wšdow W©chdog iÁ”ru±</desütiÚ> <v®ue>0</v®ue> </š‹¼u±> <»gi¡”s> <> <Çme>CR</Çme> <di¥ÏyName>CR</di¥ÏyName> <desütiÚ>CÚŒÞ (
WWDG_CR
)</desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000007F</»£tV®ue> <f›lds> <f›ld> <Çme>
T
</Çme> <desütiÚ>7-b™ couÁ” (
MSB
Ø
LSB
)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>7</b™Width> </f›ld> <f›ld> <Çme>
WDGA
</Çme> <desütiÚ>
Aùiv©iÚ
 b™</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
CFR
</Çme> <di¥ÏyName>CFR</di¥ÏyName> <desütiÚ>CÚfigu¿tiÚ (
WWDG_CFR
)</desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000007F</»£tV®ue> <f›lds> <f›ld> <Çme>
W
</Çme> <desütiÚ>7-b™ 
wšdow
 v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>7</b™Width> </f›ld> <f›ld> <Çme>
WDGTB
</Çme> <desütiÚ>Tim” 
Ba£
</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
EWI
</Çme> <desütiÚ>
E¬ly
 
Wakeup
 IÁ”ru±</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>SR</Çme> <di¥ÏyName>SR</di¥ÏyName> <desütiÚ>Stu (
WWDG_SR
)</desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>EWI</Çme> <desütiÚ>E¬ly Wakeu°IÁ”ru±</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”®> <Çme>TIM1</Çme> <desütiÚ>
Advªûd
im”</desütiÚ> <groupName>
TIM
</groupName> <ba£Add»ss>0x40012C00</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x400</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <š‹¼u±> <Çme>
TIM1_BRK_TIM9
</Çme> <desütiÚ>TIM1 
B»ak
 iÁ”ru±‡nd TIM9 glob® iÁ”ru±</desütiÚ> <v®ue>24</v®ue> </š‹¼u±> <š‹¼u±> <Çme>
TIM1_UP_TIM10
</Çme> <desütiÚ>TIM1 
Upd©e
 iÁ”ru±‡nd TIM10 glob® iÁ”ru±</desütiÚ> <v®ue>25</v®ue> </š‹¼u±> <š‹¼u±> <Çme>
TIM1_TRG_COM_TIM11
</Çme> <desütiÚ>TIM1 Trigg”‡nd 
CommutiÚ
 iÁ”ru± ªd TIM11 glob® iÁ”ru±</desütiÚ> <v®ue>26</v®ue> </š‹¼u±> <š‹¼u±> <Çme>
TIM1_CC
</Çme> <desütiÚ>TIM1 
C­tu»
 
Com·»
 iÁ”ru±</desütiÚ> <v®ue>27</v®ue> </š‹¼u±> <»gi¡”s> <> <Çme>
CR1
</Çme> <di¥ÏyName>CR1</di¥ÏyName> <desütiÚ>cÚŒÞ 1</desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>
CKD
</Çme> <desütiÚ>Clock 
divisiÚ
</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
ARPE
</Çme> <desütiÚ>
Auto
-»lßd 
´–ßd
ƒÇbË</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CMS
</Çme> <desütiÚ>
C’‹r
-
®igÃd
 mod£ËùiÚ</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>DIR</Çme> <desütiÚ>
DœeùiÚ
</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OPM
</Çme> <desütiÚ>
OÃ
-
pul£
 mode</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
URS
</Çme> <desütiÚ>Upd©
»que¡
 sourû</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
UDIS
</Çme> <desütiÚ>Upd©
di§bË
</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CEN
</Çme> <desütiÚ>CouÁ”ƒÇbË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
CR2
</Çme> <di¥ÏyName>CR2</di¥ÏyName> <desütiÚ>cÚŒÞ 2</desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>
OIS4
</Çme> <desütiÚ>Ouuˆ
IdË
 
¡©e
 4</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OIS3N
</Çme> <desütiÚ>OuuˆIdË s‹ 3</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OIS3
</Çme> <desütiÚ>OuuˆIdË s‹ 3</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OIS2N
</Çme> <desütiÚ>OuuˆIdË s‹ 2</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OIS2
</Çme> <desütiÚ>OuuˆIdË s‹ 2</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OIS1N
</Çme> <desütiÚ>OuuˆIdË s‹ 1</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OIS1
</Çme> <desütiÚ>OuuˆIdË s‹ 1</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TI1S
</Çme> <desütiÚ>
TI1
 s–eùiÚ</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
MMS
</Çme> <desütiÚ>
Ma¡”
 mod£ËùiÚ</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
CCDS
</Çme> <desütiÚ>C­tu»/
com·»
 DMA s–eùiÚ</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CCUS
</Çme> <desütiÚ>C­tu»/com·» cÚŒÞ upd©£ËùiÚ</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CCPC
</Çme> <desütiÚ>C­tu»/com·» 
´–ßded
 cÚŒÞ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
SMCR
</Çme> <di¥ÏyName>SMCR</di¥ÏyName> <desütiÚ>
¦ave
 modcÚŒÞ </desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>
ETP
</Çme> <desütiÚ>Ex‹º®rigg” 
pÞ¬™y
</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ECE
</Çme> <desütiÚ>Ex‹º® clockƒÇbË</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ETPS
</Çme> <desütiÚ>Ex‹º®rigg”…»sÿËr</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
ETF
</Çme> <desütiÚ>Ex‹º®rigg” 
fž‹r
</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
MSM
</Çme> <desütiÚ>Ma¡”/
SÏve
 mode</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TS
</Çme> <desütiÚ>Trigg” s–eùiÚ</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
SMS
</Çme> <desütiÚ>SÏvmod£ËùiÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>3</b™Width> </f›ld> </f›lds> </> <> <Çme>
DIER
</Çme> <di¥ÏyName>DIER</di¥ÏyName> <desütiÚ>DMA/IÁ”ru±ƒÇbË </desütiÚ> <add»ssOff£t>0xC</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>
TDE
</Çme> <desütiÚ>Trigg” DMA„eque¡ƒÇbË</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
COMDE
</Çme> <desütiÚ>
COM
 DMA„eque¡ƒÇbË</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC4DE
</Çme> <desütiÚ>C­tu»/Com·» 4 DMA„eque¡ƒÇbË</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC3DE
</Çme> <desütiÚ>C­tu»/Com·» 3 DMA„eque¡ƒÇbË</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC2DE
</Çme> <desütiÚ>C­tu»/Com·» 2 DMA„eque¡ƒÇbË</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC1DE
</Çme> <desütiÚ>C­tu»/Com·» 1 DMA„eque¡ƒÇbË</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
UDE
</Çme> <desütiÚ>Upd©DMA„eque¡ƒÇbË</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIE
</Çme> <desütiÚ>Trigg” iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC4IE
</Çme> <desütiÚ>C­tu»/Com·» 4 iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC3IE
</Çme> <desütiÚ>C­tu»/Com·» 3 iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC2IE
</Çme> <desütiÚ>C­tu»/Com·» 2 iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC1IE
</Çme> <desütiÚ>C­tu»/Com·» 1 iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
UIE
</Çme> <desütiÚ>Upd©š‹¼u±ƒÇbË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BIE
</Çme> <desütiÚ>B»ak iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
COMIE
</Çme> <desütiÚ>COM iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>SR</Çme> <di¥ÏyName>SR</di¥ÏyName> <desütiÚ>¡©u </desütiÚ> <add»ssOff£t>0x10</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>
CC4OF
</Çme> <desütiÚ>C­tu»/Com·» 4 
ov”ÿ±u»
 fÏg</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC3OF
</Çme> <desütiÚ>C­tu»/Com·» 3 ov”ÿ±u» fÏg</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC2OF
</Çme> <desütiÚ>C­tu»/com·» 2 ov”ÿ±u» fÏg</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC1OF
</Çme> <desütiÚ>C­tu»/Com·» 1 ov”ÿ±u» fÏg</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BIF
</Çme> <desütiÚ>B»ak iÁ”ru± fÏg</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TIF</Çme> <desütiÚ>Trigg” iÁ”ru± fÏg</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
COMIF
</Çme> <desütiÚ>COM iÁ”ru± fÏg</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC4IF
</Çme> <desütiÚ>C­tu»/Com·» 4 iÁ”ru± fÏg</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC3IF
</Çme> <desütiÚ>C­tu»/Com·» 3 iÁ”ru± fÏg</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC2IF
</Çme> <desütiÚ>C­tu»/Com·» 2 iÁ”ru± fÏg</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC1IF
</Çme> <desütiÚ>C­tu»/com·» 1 iÁ”ru± fÏg</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
UIF
</Çme> <desütiÚ>Upd©š‹¼u± fÏg</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
EGR
</Çme> <di¥ÏyName>EGR</di¥ÏyName> <desütiÚ>ev’ˆ
g’”©iÚ
 </desütiÚ> <add»ssOff£t>0x14</add»ssOff£t> <size>0x20</size> <acûss>wr™e-Úly</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>
BG
</Çme> <desütiÚ>B»ak g’”©iÚ</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TG
</Çme> <desütiÚ>Trigg” g’”©iÚ</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
COMG
</Çme> <desütiÚ>C­tu»/Com·» cÚŒÞ upd©g’”©iÚ</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC4G
</Çme> <desütiÚ>C­tu»/com·» 4 g’”©iÚ</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC3G
</Çme> <desütiÚ>C­tu»/com·» 3 g’”©iÚ</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC2G
</Çme> <desütiÚ>C­tu»/com·» 2 g’”©iÚ</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC1G
</Çme> <desütiÚ>C­tu»/com·» 1 g’”©iÚ</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
UG
</Çme> <desütiÚ>Upd©g’”©iÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
CCMR1_Ouut
</Çme> <di¥ÏyName>CCMR1_Ouut</di¥ÏyName> <desütiÚ>
ÿ±u»
/com·» mod(ouuˆmode)</desütiÚ> <add»ssOff£t>0x18</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
OC2CE
</Çme> <desütiÚ>OuuˆCom·» 2 cË¬ƒÇbË</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OC2M
</Çme> <desütiÚ>OuuˆCom·» 2 mode</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
OC2PE
</Çme> <desütiÚ>OuuˆCom·» 2…»lßdƒÇbË</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OC2FE
</Çme> <desütiÚ>OuuˆCom·» 2 
ç¡
ƒÇbË</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC2S
</Çme> <desütiÚ>C­tu»/Com·» 2 s–eùiÚ</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
OC1CE
</Çme> <desütiÚ>OuuˆCom·» 1 cË¬ƒÇbË</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OC1M
</Çme> <desütiÚ>OuuˆCom·» 1 mode</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
OC1PE
</Çme> <desütiÚ>OuuˆCom·» 1…»lßdƒÇbË</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OC1FE
</Çme> <desütiÚ>OuuˆCom·» 1 fa¡ƒÇbË</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC1S
</Çme> <desütiÚ>C­tu»/Com·» 1 s–eùiÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>2</b™Width> </f›ld> </f›lds> </> <> <Çme>
CCMR1_IÅut
</Çme> <di¥ÏyName>CCMR1_IÅut</di¥ÏyName> <desütiÚ>ÿ±u»/com·» mod1 (špuˆmode)</desütiÚ> <
®‹º©eRegi¡”
>CCMR1_Ouut</®‹º©eRegi¡”> <add»ssOff£t>0x18</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
IC2F
</Çme> <desütiÚ>
IÅut
 c­tu» 2 fž‹r</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
IC2PCS
</Çme> <desütiÚ>IÅuˆÿ±u» 2…»sÿËr</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>CC2S</Çme> <desütiÚ>C­tu»/Com·» 2 s–eùiÚ</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
IC1F
</Çme> <desütiÚ>IÅuˆÿ±u» 1 fž‹r</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
ICPCS
</Çme> <desütiÚ>IÅuˆÿ±u» 1…»sÿËr</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>CC1S</Çme> <desütiÚ>C­tu»/Com·» 1 s–eùiÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>2</b™Width> </f›ld> </f›lds> </> <> <Çme>
CCMR2_Ouut
</Çme> <di¥ÏyName>CCMR2_Ouut</di¥ÏyName> <desütiÚ>ÿ±u»/com·» mod(ouuˆmode)</desütiÚ> <add»ssOff£t>0x1C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
OC4CE
</Çme> <desütiÚ>Ouuˆcom·» 4 cË¬ƒÇbË</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OC4M
</Çme> <desütiÚ>Ouuˆcom·» 4 mode</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
OC4PE
</Çme> <desütiÚ>Ouuˆcom·» 4…»lßdƒÇbË</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OC4FE
</Çme> <desütiÚ>Ouuˆcom·» 4 fa¡ƒÇbË</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC4S
</Çme> <desütiÚ>C­tu»/Com·» 4 s–eùiÚ</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
OC3CE
</Çme> <desütiÚ>Ouuˆcom·» 3 cË¬ƒÇbË</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OC3M
</Çme> <desütiÚ>Ouuˆcom·» 3 mode</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
OC3PE
</Çme> <desütiÚ>Ouuˆcom·» 3…»lßdƒÇbË</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OC3FE
</Çme> <desütiÚ>Ouuˆcom·» 3 fa¡ƒÇbË</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC3S
</Çme> <desütiÚ>C­tu»/Com·» 3 s–eùiÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>2</b™Width> </f›ld> </f›lds> </> <> <Çme>
CCMR2_IÅut
</Çme> <di¥ÏyName>CCMR2_IÅut</di¥ÏyName> <desütiÚ>ÿ±u»/com·» mod2 (špuˆmode)</desütiÚ> <®‹º©eRegi¡”>CCMR2_Ouut</®‹º©eRegi¡”> <add»ssOff£t>0x1C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
IC4F
</Çme> <desütiÚ>IÅuˆÿ±u» 4 fž‹r</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
IC4PSC
</Çme> <desütiÚ>IÅuˆÿ±u» 4…»sÿËr</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>CC4S</Çme> <desütiÚ>C­tu»/Com·» 4 s–eùiÚ</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
IC3F
</Çme> <desütiÚ>IÅuˆÿ±u» 3 fž‹r</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
IC3PSC
</Çme> <desütiÚ>IÅuˆÿ±u» 3…»sÿËr</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>CC3S</Çme> <desütiÚ>C­tu»/com·» 3 s–eùiÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>2</b™Width> </f›ld> </f›lds> </> <> <Çme>
CCER
</Çme> <di¥ÏyName>CCER</di¥ÏyName> <desütiÚ>ÿ±u»/com·»ƒÇbË </desütiÚ> <add»ssOff£t>0x20</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>
CC4P
</Çme> <desütiÚ>C­tu»/Com·» 3 ouuˆ
PÞ¬™y
</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC4E
</Çme> <desütiÚ>C­tu»/Com·» 4 ouuˆ’abË</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC3NP
</Çme> <desütiÚ>C­tu»/Com·» 3 ouuˆPÞ¬™y</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC3NE
</Çme> <desütiÚ>C­tu»/Com·» 3 
com¶em’ry
 ouuˆ’abË</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC3P
</Çme> <desütiÚ>C­tu»/Com·» 3 ouuˆPÞ¬™y</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC3E
</Çme> <desütiÚ>C­tu»/Com·» 3 ouuˆ’abË</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC2NP
</Çme> <desütiÚ>C­tu»/Com·» 2 ouuˆPÞ¬™y</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC2NE
</Çme> <desütiÚ>C­tu»/Com·» 2 com¶em’ry ouuˆ’abË</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC2P
</Çme> <desütiÚ>C­tu»/Com·» 2 ouuˆPÞ¬™y</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC2E
</Çme> <desütiÚ>C­tu»/Com·» 2 ouuˆ’abË</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC1NP
</Çme> <desütiÚ>C­tu»/Com·» 1 ouuˆPÞ¬™y</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC1NE
</Çme> <desütiÚ>C­tu»/Com·» 1 com¶em’ry ouuˆ’abË</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC1P
</Çme> <desütiÚ>C­tu»/Com·» 1 ouuˆPÞ¬™y</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC1E
</Çme> <desütiÚ>C­tu»/Com·» 1 ouuˆ’abË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
CNT
</Çme> <di¥ÏyName>CNT</di¥ÏyName> <desütiÚ>couÁ”</desütiÚ> <add»ssOff£t>0x24</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>CNT</Çme> <desütiÚ>couÁ” v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
PSC
</Çme> <di¥ÏyName>PSC</di¥ÏyName> <desütiÚ>´esÿËr</desütiÚ> <add»ssOff£t>0x28</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>PSC</Çme> <desütiÚ>P»sÿË¸v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
ARR
</Çme> <di¥ÏyName>ARR</di¥ÏyName> <desütiÚ>auto-»lßd </desütiÚ> <add»ssOff£t>0x2C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>ARR</Çme> <desütiÚ>Auto-»lßd v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>CCR1</Çme> <di¥ÏyName>CCR1</di¥ÏyName> <desütiÚ>ÿ±u»/com·» 1</desütiÚ> <add»ssOff£t>0x34</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>CCR1</Çme> <desütiÚ>C­tu»/Com·» 1 v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>CCR2</Çme> <di¥ÏyName>CCR2</di¥ÏyName> <desütiÚ>ÿ±u»/com·» 2</desütiÚ> <add»ssOff£t>0x38</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>CCR2</Çme> <desütiÚ>C­tu»/Com·» 2 v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>CCR3</Çme> <di¥ÏyName>CCR3</di¥ÏyName> <desütiÚ>ÿ±u»/com·» 3</desütiÚ> <add»ssOff£t>0x3C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>CCR3</Çme> <desütiÚ>C­tu»/Com·» v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>CCR4</Çme> <di¥ÏyName>CCR4</di¥ÏyName> <desütiÚ>ÿ±u»/com·» 4</desütiÚ> <add»ssOff£t>0x40</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>CCR4</Çme> <desütiÚ>C­tu»/Com·» v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
DCR
</Çme> <di¥ÏyName>DCR</di¥ÏyName> <desütiÚ>DMA cÚŒÞ </desütiÚ> <add»ssOff£t>0x48</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>
DBL
</Çme> <desütiÚ>DMA 
bur¡
†’gth</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>
DBA
</Çme> <desütiÚ>DMA 
ba£
‡dd»ss</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>5</b™Width> </f›ld> </f›lds> </> <> <Çme>
DMAR
</Çme> <di¥ÏyName>DMAR</di¥ÏyName> <desütiÚ>DMA‡dd»s 
fuÎ
¿nsãr</desütiÚ> <add»ssOff£t>0x4C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>
DMAB
</Çme> <desütiÚ>DMA bur¡ 
acûs£s
</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
RCR
</Çme> <di¥ÏyName>RCR</di¥ÏyName> <desütiÚ>
»³t™iÚ
 couÁ” </desütiÚ> <add»ssOff£t>0x30</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>
REP
</Çme> <desütiÚ>
R•‘™iÚ
 couÁ” v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
BDTR
</Çme> <di¥ÏyName>BDTR</di¥ÏyName> <desütiÚ>‡nd 
d—d
-tim</desütiÚ> <add»ssOff£t>0x44</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>
MOE
</Çme> <desütiÚ>
Maš
 ouuˆ’abË</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
AOE
</Çme> <desütiÚ>
Autom©ic
 ouuˆ’abË</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BKP</Çme> <desütiÚ>B»ak…Þ¬™y</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BKE
</Çme> <desütiÚ>B»akƒÇbË</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OSSR
</Çme> <desütiÚ>
Off
-¡©£ËùiÚ 
Run
 mode</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OSSI
</Çme> <desütiÚ>Off-¡©£ËùiÚ IdË mode</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
LOCK
</Çme> <desütiÚ>Lock cÚfigu¿tiÚ</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
DTG
</Çme> <desütiÚ>
D—d
-tim
g’”©Ü
 s‘up</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”® d”ivedFrom="TIM1"> <Çme>TIM8</Çme> <ba£Add»ss>0x40013400</ba£Add»ss> <š‹¼u±> <Çme>
TIM8_BRK_TIM12
</Çme> <desütiÚ>TIM8 B»ak iÁ”ru±‡nd 
TIM12
 glob® iÁ”ru±</desütiÚ> <v®ue>43</v®ue> </š‹¼u±> <š‹¼u±> <Çme>
TIM8_UP_TIM13
</Çme> <desütiÚ>TIM8 Upd©š‹¼u±‡nd TIM13 glob® iÁ”ru±</desütiÚ> <v®ue>44</v®ue> </š‹¼u±> <š‹¼u±> <Çme>
TIM8_TRG_COM_TIM14
</Çme> <desütiÚ>TIM8 Trigg”‡nd CommutiÚ iÁ”ru± ªd TIM14 glob® iÁ”ru±</desütiÚ> <v®ue>45</v®ue> </š‹¼u±> <š‹¼u±> <Çme>
TIM8_CC
</Çme> <desütiÚ>TIM8 C­tu» Com·» iÁ”ru±</desütiÚ> <v®ue>46</v®ue> </š‹¼u±> </³rh”®> <³rh”®> <Çme>TIM2</Çme> <desütiÚ>G’”®…u½o£im”</desütiÚ> <groupName>TIM</groupName> <ba£Add»ss>0x40000000</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x400</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <š‹¼u±> <Çme>TIM2</Çme> <desütiÚ>TIM2 glob® iÁ”ru±</desütiÚ> <v®ue>28</v®ue> </š‹¼u±> <»gi¡”s> <> <Çme>CR1</Çme> <di¥ÏyName>CR1</di¥ÏyName> <desütiÚ>cÚŒÞ 1</desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>CKD</Çme> <desütiÚ>Clock divisiÚ</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>ARPE</Çme> <desütiÚ>Auto-»lßd…»lßdƒÇbË</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CMS</Çme> <desütiÚ>C’‹r-®igÃd mod£ËùiÚ</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>DIR</Çme> <desütiÚ>DœeùiÚ</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OPM</Çme> <desütiÚ>OÃ-pul£ mode</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>URS</Çme> <desütiÚ>Upd©»que¡ sourû</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>UDIS</Çme> <desütiÚ>Upd©di§bË</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CEN</Çme> <desütiÚ>CouÁ”ƒÇbË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>CR2</Çme> <di¥ÏyName>CR2</di¥ÏyName> <desütiÚ>cÚŒÞ 2</desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>TI1S</Çme> <desütiÚ>TI1 s–eùiÚ</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>MMS</Çme> <desütiÚ>Ma¡” mod£ËùiÚ</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>CCDS</Çme> <desütiÚ>C­tu»/com·» DMA s–eùiÚ</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>SMCR</Çme> <di¥ÏyName>SMCR</di¥ÏyName> <desütiÚ>¦avmodcÚŒÞ </desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>ETP</Çme> <desütiÚ>Ex‹º®rigg”…Þ¬™y</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>ECE</Çme> <desütiÚ>Ex‹º® clockƒÇbË</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>ETPS</Çme> <desütiÚ>Ex‹º®rigg”…»sÿËr</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>ETF</Çme> <desütiÚ>Ex‹º®rigg” fž‹r</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>MSM</Çme> <desütiÚ>Ma¡”/SÏvmode</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TS</Çme> <desütiÚ>Trigg” s–eùiÚ</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>SMS</Çme> <desütiÚ>SÏvmod£ËùiÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>3</b™Width> </f›ld> </f›lds> </> <> <Çme>DIER</Çme> <di¥ÏyName>DIER</di¥ÏyName> <desütiÚ>DMA/IÁ”ru±ƒÇbË </desütiÚ> <add»ssOff£t>0xC</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>TDE</Çme> <desütiÚ>Trigg” DMA„eque¡ƒÇbË</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC4DE</Çme> <desütiÚ>C­tu»/Com·» 4 DMA„eque¡ƒÇbË</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC3DE</Çme> <desütiÚ>C­tu»/Com·» 3 DMA„eque¡ƒÇbË</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC2DE</Çme> <desütiÚ>C­tu»/Com·» 2 DMA„eque¡ƒÇbË</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC1DE</Çme> <desütiÚ>C­tu»/Com·» 1 DMA„eque¡ƒÇbË</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>UDE</Çme> <desütiÚ>Upd©DMA„eque¡ƒÇbË</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TIE</Çme> <desütiÚ>Trigg” iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC4IE</Çme> <desütiÚ>C­tu»/Com·» 4 iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC3IE</Çme> <desütiÚ>C­tu»/Com·» 3 iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC2IE</Çme> <desütiÚ>C­tu»/Com·» 2 iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC1IE</Çme> <desütiÚ>C­tu»/Com·» 1 iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>UIE</Çme> <desütiÚ>Upd©š‹¼u±ƒÇbË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>SR</Çme> <di¥ÏyName>SR</di¥ÏyName> <desütiÚ>¡©u </desütiÚ> <add»ssOff£t>0x10</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>CC4OF</Çme> <desütiÚ>C­tu»/Com·» 4 ov”ÿ±u» fÏg</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC3OF</Çme> <desütiÚ>C­tu»/Com·» 3 ov”ÿ±u» fÏg</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC2OF</Çme> <desütiÚ>C­tu»/com·» 2 ov”ÿ±u» fÏg</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC1OF</Çme> <desütiÚ>C­tu»/Com·» 1 ov”ÿ±u» fÏg</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TIF</Çme> <desütiÚ>Trigg” iÁ”ru± fÏg</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC4IF</Çme> <desütiÚ>C­tu»/Com·» 4 iÁ”ru± fÏg</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC3IF</Çme> <desütiÚ>C­tu»/Com·» 3 iÁ”ru± fÏg</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC2IF</Çme> <desütiÚ>C­tu»/Com·» 2 iÁ”ru± fÏg</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC1IF</Çme> <desütiÚ>C­tu»/com·» 1 iÁ”ru± fÏg</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>UIF</Çme> <desütiÚ>Upd©š‹¼u± fÏg</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>EGR</Çme> <di¥ÏyName>EGR</di¥ÏyName> <desütiÚ>ev’ˆg’”©iÚ </desütiÚ> <add»ssOff£t>0x14</add»ssOff£t> <size>0x20</size> <acûss>wr™e-Úly</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>TG</Çme> <desütiÚ>Trigg” g’”©iÚ</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC4G</Çme> <desütiÚ>C­tu»/com·» 4 g’”©iÚ</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC3G</Çme> <desütiÚ>C­tu»/com·» 3 g’”©iÚ</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC2G</Çme> <desütiÚ>C­tu»/com·» 2 g’”©iÚ</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC1G</Çme> <desütiÚ>C­tu»/com·» 1 g’”©iÚ</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>UG</Çme> <desütiÚ>Upd©g’”©iÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>CCMR1_Ouut</Çme> <di¥ÏyName>CCMR1_Ouut</di¥ÏyName> <desütiÚ>ÿ±u»/com·» mod1 (ouuˆmode)</desütiÚ> <add»ssOff£t>0x18</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>OC2CE</Çme> <desütiÚ>Ouuˆcom·» 2 cË¬ƒÇbË</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OC2M</Çme> <desütiÚ>Ouuˆcom·» 2 mode</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>OC2PE</Çme> <desütiÚ>Ouuˆcom·» 2…»lßdƒÇbË</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OC2FE</Çme> <desütiÚ>Ouuˆcom·» 2 fa¡ƒÇbË</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC2S</Çme> <desütiÚ>C­tu»/Com·» 2 s–eùiÚ</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>OC1CE</Çme> <desütiÚ>Ouuˆcom·» 1 cË¬ƒÇbË</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OC1M</Çme> <desütiÚ>Ouuˆcom·» 1 mode</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>OC1PE</Çme> <desütiÚ>Ouuˆcom·» 1…»lßdƒÇbË</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OC1FE</Çme> <desütiÚ>Ouuˆcom·» 1 fa¡ƒÇbË</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC1S</Çme> <desütiÚ>C­tu»/Com·» 1 s–eùiÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>2</b™Width> </f›ld> </f›lds> </> <> <Çme>CCMR1_IÅut</Çme> <di¥ÏyName>CCMR1_IÅut</di¥ÏyName> <desütiÚ>ÿ±u»/com·» mod1 (špuˆmode)</desütiÚ> <®‹º©eRegi¡”>CCMR1_Ouut</®‹º©eRegi¡”> <add»ssOff£t>0x18</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>IC2F</Çme> <desütiÚ>IÅuˆÿ±u» 2 fž‹r</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
IC2PSC
</Çme> <desütiÚ>IÅuˆÿ±u» 2…»sÿËr</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>CC2S</Çme> <desütiÚ>C­tu»/com·» 2 s–eùiÚ</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>IC1F</Çme> <desütiÚ>IÅuˆÿ±u» 1 fž‹r</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
IC1PSC
</Çme> <desütiÚ>IÅuˆÿ±u» 1…»sÿËr</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>CC1S</Çme> <desütiÚ>C­tu»/Com·» 1 s–eùiÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>2</b™Width> </f›ld> </f›lds> </> <> <Çme>CCMR2_Ouut</Çme> <di¥ÏyName>CCMR2_Ouut</di¥ÏyName> <desütiÚ>ÿ±u»/com·» mod2 (ouuˆmode)</desütiÚ> <add»ssOff£t>0x1C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
O24CE
</Çme> <desütiÚ>Ouuˆcom·» 4 cË¬ƒÇbË</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OC4M</Çme> <desütiÚ>Ouuˆcom·» 4 mode</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>OC4PE</Çme> <desütiÚ>Ouuˆcom·» 4…»lßdƒÇbË</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OC4FE</Çme> <desütiÚ>Ouuˆcom·» 4 fa¡ƒÇbË</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC4S</Çme> <desütiÚ>C­tu»/Com·» 4 s–eùiÚ</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>OC3CE</Çme> <desütiÚ>Ouuˆcom·» 3 cË¬ƒÇbË</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OC3M</Çme> <desütiÚ>Ouuˆcom·» 3 mode</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>OC3PE</Çme> <desütiÚ>Ouuˆcom·» 3…»lßdƒÇbË</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OC3FE</Çme> <desütiÚ>Ouuˆcom·» 3 fa¡ƒÇbË</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC3S</Çme> <desütiÚ>C­tu»/Com·» 3 s–eùiÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>2</b™Width> </f›ld> </f›lds> </> <> <Çme>CCMR2_IÅut</Çme> <di¥ÏyName>CCMR2_IÅut</di¥ÏyName> <desütiÚ>ÿ±u»/com·» mod2 (špuˆmode)</desütiÚ> <®‹º©eRegi¡”>CCMR2_Ouut</®‹º©eRegi¡”> <add»ssOff£t>0x1C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>IC4F</Çme> <desütiÚ>IÅuˆÿ±u» 4 fž‹r</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>IC4PSC</Çme> <desütiÚ>IÅuˆÿ±u» 4…»sÿËr</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>CC4S</Çme> <desütiÚ>C­tu»/Com·» 4 s–eùiÚ</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>IC3F</Çme> <desütiÚ>IÅuˆÿ±u» 3 fž‹r</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>IC3PSC</Çme> <desütiÚ>IÅuˆÿ±u» 3…»sÿËr</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>CC3S</Çme> <desütiÚ>C­tu»/Com·» 3 s–eùiÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>2</b™Width> </f›ld> </f›lds> </> <> <Çme>CCER</Çme> <di¥ÏyName>CCER</di¥ÏyName> <desütiÚ>ÿ±u»/com·»ƒÇbË </desütiÚ> <add»ssOff£t>0x20</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>CC4P</Çme> <desütiÚ>C­tu»/Com·» 3 ouuˆPÞ¬™y</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC4E</Çme> <desütiÚ>C­tu»/Com·» 4 ouuˆ’abË</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC3P</Çme> <desütiÚ>C­tu»/Com·» 3 ouuˆPÞ¬™y</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC3E</Çme> <desütiÚ>C­tu»/Com·» 3 ouuˆ’abË</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC2P</Çme> <desütiÚ>C­tu»/Com·» 2 ouuˆPÞ¬™y</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC2E</Çme> <desütiÚ>C­tu»/Com·» 2 ouuˆ’abË</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC1P</Çme> <desütiÚ>C­tu»/Com·» 1 ouuˆPÞ¬™y</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC1E</Çme> <desütiÚ>C­tu»/Com·» 1 ouuˆ’abË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>CNT</Çme> <di¥ÏyName>CNT</di¥ÏyName> <desütiÚ>couÁ”</desütiÚ> <add»ssOff£t>0x24</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>CNT</Çme> <desütiÚ>couÁ” v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>PSC</Çme> <di¥ÏyName>PSC</di¥ÏyName> <desütiÚ>´esÿËr</desütiÚ> <add»ssOff£t>0x28</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>PSC</Çme> <desütiÚ>P»sÿË¸v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>ARR</Çme> <di¥ÏyName>ARR</di¥ÏyName> <desütiÚ>auto-»lßd </desütiÚ> <add»ssOff£t>0x2C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>ARR</Çme> <desütiÚ>Auto-»lßd v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>CCR1</Çme> <di¥ÏyName>CCR1</di¥ÏyName> <desütiÚ>ÿ±u»/com·» 1</desütiÚ> <add»ssOff£t>0x34</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>CCR1</Çme> <desütiÚ>C­tu»/Com·» 1 v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>CCR2</Çme> <di¥ÏyName>CCR2</di¥ÏyName> <desütiÚ>ÿ±u»/com·» 2</desütiÚ> <add»ssOff£t>0x38</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>CCR2</Çme> <desütiÚ>C­tu»/Com·» 2 v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>CCR3</Çme> <di¥ÏyName>CCR3</di¥ÏyName> <desütiÚ>ÿ±u»/com·» 3</desütiÚ> <add»ssOff£t>0x3C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>CCR3</Çme> <desütiÚ>C­tu»/Com·» v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>CCR4</Çme> <di¥ÏyName>CCR4</di¥ÏyName> <desütiÚ>ÿ±u»/com·» 4</desütiÚ> <add»ssOff£t>0x40</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>CCR4</Çme> <desütiÚ>C­tu»/Com·» v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>DCR</Çme> <di¥ÏyName>DCR</di¥ÏyName> <desütiÚ>DMA cÚŒÞ </desütiÚ> <add»ssOff£t>0x48</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>DBL</Çme> <desütiÚ>DMA bur¡†’gth</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>DBA</Çme> <desütiÚ>DMA ba£‡dd»ss</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>5</b™Width> </f›ld> </f›lds> </> <> <Çme>DMAR</Çme> <di¥ÏyName>DMAR</di¥ÏyName> <desütiÚ>DMA‡dd»s fuÎ¿nsãr</desütiÚ> <add»ssOff£t>0x4C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>DMAB</Çme> <desütiÚ>DMA bur¡‡cûs£s</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”® d”ivedFrom="TIM2"> <Çme>TIM3</Çme> <ba£Add»ss>0x40000400</ba£Add»ss> <š‹¼u±> <Çme>TIM3</Çme> <desütiÚ>TIM3 glob® iÁ”ru±</desütiÚ> <v®ue>29</v®ue> </š‹¼u±> </³rh”®> <³rh”® d”ivedFrom="TIM2"> <Çme>TIM4</Çme> <ba£Add»ss>0x40000800</ba£Add»ss> <š‹¼u±> <Çme>TIM4</Çme> <desütiÚ>TIM4 glob® iÁ”ru±</desütiÚ> <v®ue>30</v®ue> </š‹¼u±> </³rh”®> <³rh”® d”ivedFrom="TIM2"> <Çme>
TIM5
</Çme> <ba£Add»ss>0x40000C00</ba£Add»ss> <š‹¼u±> <Çme>TIM5</Çme> <desütiÚ>TIM5 glob® iÁ”ru±</desütiÚ> <v®ue>50</v®ue> </š‹¼u±> </³rh”®> <³rh”®> <Çme>TIM9</Çme> <desütiÚ>G’”®…u½o£im”</desütiÚ> <groupName>TIM</groupName> <ba£Add»ss>0x40014C00</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x400</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <š‹¼u±> <Çme>TIM1_BRK_TIM9</Çme> <desütiÚ>TIM1 B»ak iÁ”ru±‡nd TIM9 glob® iÁ”ru±</desütiÚ> <v®ue>24</v®ue> </š‹¼u±> <»gi¡”s> <> <Çme>CR1</Çme> <di¥ÏyName>CR1</di¥ÏyName> <desütiÚ>cÚŒÞ 1</desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>CKD</Çme> <desütiÚ>Clock divisiÚ</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>ARPE</Çme> <desütiÚ>Auto-»lßd…»lßdƒÇbË</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OPM</Çme> <desütiÚ>OÃ-pul£ mode</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>URS</Çme> <desütiÚ>Upd©»que¡ sourû</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>UDIS</Çme> <desütiÚ>Upd©di§bË</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CEN</Çme> <desütiÚ>CouÁ”ƒÇbË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>CR2</Çme> <di¥ÏyName>CR2</di¥ÏyName> <desütiÚ>cÚŒÞ 2</desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>MMS</Çme> <desütiÚ>Ma¡” mod£ËùiÚ</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>3</b™Width> </f›ld> </f›lds> </> <> <Çme>SMCR</Çme> <di¥ÏyName>SMCR</di¥ÏyName> <desütiÚ>¦avmodcÚŒÞ </desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>MSM</Çme> <desütiÚ>Ma¡”/SÏvmode</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TS</Çme> <desütiÚ>Trigg” s–eùiÚ</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>SMS</Çme> <desütiÚ>SÏvmod£ËùiÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>3</b™Width> </f›ld> </f›lds> </> <> <Çme>DIER</Çme> <di¥ÏyName>DIER</di¥ÏyName> <desütiÚ>DMA/IÁ”ru±ƒÇbË </desütiÚ> <add»ssOff£t>0xC</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>TIE</Çme> <desütiÚ>Trigg” iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC2IE</Çme> <desütiÚ>C­tu»/Com·» 2 iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC1IE</Çme> <desütiÚ>C­tu»/Com·» 1 iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>UIE</Çme> <desütiÚ>Upd©š‹¼u±ƒÇbË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>SR</Çme> <di¥ÏyName>SR</di¥ÏyName> <desütiÚ>¡©u </desütiÚ> <add»ssOff£t>0x10</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>CC2OF</Çme> <desütiÚ>C­tu»/com·» 2 ov”ÿ±u» fÏg</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC1OF</Çme> <desütiÚ>C­tu»/Com·» 1 ov”ÿ±u» fÏg</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TIF</Çme> <desütiÚ>Trigg” iÁ”ru± fÏg</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC2IF</Çme> <desütiÚ>C­tu»/Com·» 2 iÁ”ru± fÏg</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC1IF</Çme> <desütiÚ>C­tu»/com·» 1 iÁ”ru± fÏg</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>UIF</Çme> <desütiÚ>Upd©š‹¼u± fÏg</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>EGR</Çme> <di¥ÏyName>EGR</di¥ÏyName> <desütiÚ>ev’ˆg’”©iÚ </desütiÚ> <add»ssOff£t>0x14</add»ssOff£t> <size>0x20</size> <acûss>wr™e-Úly</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>TG</Çme> <desütiÚ>Trigg” g’”©iÚ</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC2G</Çme> <desütiÚ>C­tu»/com·» 2 g’”©iÚ</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC1G</Çme> <desütiÚ>C­tu»/com·» 1 g’”©iÚ</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>UG</Çme> <desütiÚ>Upd©g’”©iÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>CCMR1_Ouut</Çme> <di¥ÏyName>CCMR1_Ouut</di¥ÏyName> <desütiÚ>ÿ±u»/com·» mod1 (ouuˆmode)</desütiÚ> <add»ssOff£t>0x18</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>OC2M</Çme> <desütiÚ>OuuˆCom·» 2 mode</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>OC2PE</Çme> <desütiÚ>OuuˆCom·» 2…»lßdƒÇbË</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OC2FE</Çme> <desütiÚ>OuuˆCom·» 2 fa¡ƒÇbË</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC2S</Çme> <desütiÚ>C­tu»/Com·» 2 s–eùiÚ</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>OC1M</Çme> <desütiÚ>OuuˆCom·» 1 mode</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>OC1PE</Çme> <desütiÚ>OuuˆCom·» 1…»lßdƒÇbË</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OC1FE</Çme> <desütiÚ>OuuˆCom·» 1 fa¡ƒÇbË</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC1S</Çme> <desütiÚ>C­tu»/Com·» 1 s–eùiÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>2</b™Width> </f›ld> </f›lds> </> <> <Çme>CCMR1_IÅut</Çme> <di¥ÏyName>CCMR1_IÅut</di¥ÏyName> <desütiÚ>ÿ±u»/com·» mod1 (špuˆmode)</desütiÚ> <®‹º©eRegi¡”>CCMR1_Ouut</®‹º©eRegi¡”> <add»ssOff£t>0x18</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>IC2F</Çme> <desütiÚ>IÅuˆÿ±u» 2 fž‹r</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>IC2PSC</Çme> <desütiÚ>IÅuˆÿ±u» 2…»sÿËr</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>CC2S</Çme> <desütiÚ>C­tu»/Com·» 2 s–eùiÚ</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>IC1F</Çme> <desütiÚ>IÅuˆÿ±u» 1 fž‹r</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>IC1PSC</Çme> <desütiÚ>IÅuˆÿ±u» 1…»sÿËr</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>CC1S</Çme> <desütiÚ>C­tu»/Com·» 1 s–eùiÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>2</b™Width> </f›ld> </f›lds> </> <> <Çme>CCER</Çme> <di¥ÏyName>CCER</di¥ÏyName> <desütiÚ>ÿ±u»/com·»ƒÇbË </desütiÚ> <add»ssOff£t>0x20</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>CC2NP</Çme> <desütiÚ>C­tu»/Com·» 2 ouuˆPÞ¬™y</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC2P</Çme> <desütiÚ>C­tu»/Com·» 2 ouuˆPÞ¬™y</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC2E</Çme> <desütiÚ>C­tu»/Com·» 2 ouuˆ’abË</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC1NP</Çme> <desütiÚ>C­tu»/Com·» 1 ouuˆPÞ¬™y</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC1P</Çme> <desütiÚ>C­tu»/Com·» 1 ouuˆPÞ¬™y</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC1E</Çme> <desütiÚ>C­tu»/Com·» 1 ouuˆ’abË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>CNT</Çme> <di¥ÏyName>CNT</di¥ÏyName> <desütiÚ>couÁ”</desütiÚ> <add»ssOff£t>0x24</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>CNT</Çme> <desütiÚ>couÁ” v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>PSC</Çme> <di¥ÏyName>PSC</di¥ÏyName> <desütiÚ>´esÿËr</desütiÚ> <add»ssOff£t>0x28</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>PSC</Çme> <desütiÚ>P»sÿË¸v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>ARR</Çme> <di¥ÏyName>ARR</di¥ÏyName> <desütiÚ>auto-»lßd </desütiÚ> <add»ssOff£t>0x2C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>ARR</Çme> <desütiÚ>Auto-»lßd v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>CCR1</Çme> <di¥ÏyName>CCR1</di¥ÏyName> <desütiÚ>ÿ±u»/com·» 1</desütiÚ> <add»ssOff£t>0x34</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>CCR1</Çme> <desütiÚ>C­tu»/Com·» 1 v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>CCR2</Çme> <di¥ÏyName>CCR2</di¥ÏyName> <desütiÚ>ÿ±u»/com·» 2</desütiÚ> <add»ssOff£t>0x38</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>CCR2</Çme> <desütiÚ>C­tu»/Com·» 2 v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”® d”ivedFrom="TIM9"> <Çme>TIM12</Çme> <ba£Add»ss>0x40001800</ba£Add»ss> <š‹¼u±> <Çme>TIM8_BRK_TIM12</Çme> <desütiÚ>TIM8 B»ak iÁ”ru±‡nd TIM12 glob® iÁ”ru±</desütiÚ> <v®ue>43</v®ue> </š‹¼u±> </³rh”®> <³rh”®> <Çme>TIM10</Çme> <desütiÚ>G’”®…u½o£im”</desütiÚ> <groupName>TIM</groupName> <ba£Add»ss>0x40015000</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x400</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <š‹¼u±> <Çme>TIM1_UP_TIM10</Çme> <desütiÚ>TIM1 Upd©š‹¼u±‡nd TIM10 glob® iÁ”ru±</desütiÚ> <v®ue>25</v®ue> </š‹¼u±> <»gi¡”s> <> <Çme>CR1</Çme> <di¥ÏyName>CR1</di¥ÏyName> <desütiÚ>cÚŒÞ 1</desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>CKD</Çme> <desütiÚ>Clock divisiÚ</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>ARPE</Çme> <desütiÚ>Auto-»lßd…»lßdƒÇbË</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>URS</Çme> <desütiÚ>Upd©»que¡ sourû</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>UDIS</Çme> <desütiÚ>Upd©di§bË</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CEN</Çme> <desütiÚ>CouÁ”ƒÇbË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>CR2</Çme> <di¥ÏyName>CR2</di¥ÏyName> <desütiÚ>cÚŒÞ 2</desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>MMS</Çme> <desütiÚ>Ma¡” mod£ËùiÚ</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>3</b™Width> </f›ld> </f›lds> </> <> <Çme>DIER</Çme> <di¥ÏyName>DIER</di¥ÏyName> <desütiÚ>DMA/IÁ”ru±ƒÇbË </desütiÚ> <add»ssOff£t>0xC</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>CC1IE</Çme> <desütiÚ>C­tu»/Com·» 1 iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>UIE</Çme> <desütiÚ>Upd©š‹¼u±ƒÇbË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>SR</Çme> <di¥ÏyName>SR</di¥ÏyName> <desütiÚ>¡©u </desütiÚ> <add»ssOff£t>0x10</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>CC1OF</Çme> <desütiÚ>C­tu»/Com·» 1 ov”ÿ±u» fÏg</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC1IF</Çme> <desütiÚ>C­tu»/com·» 1 iÁ”ru± fÏg</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>UIF</Çme> <desütiÚ>Upd©š‹¼u± fÏg</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>EGR</Çme> <di¥ÏyName>EGR</di¥ÏyName> <desütiÚ>ev’ˆg’”©iÚ </desütiÚ> <add»ssOff£t>0x14</add»ssOff£t> <size>0x20</size> <acûss>wr™e-Úly</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>CC1G</Çme> <desütiÚ>C­tu»/com·» 1 g’”©iÚ</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>UG</Çme> <desütiÚ>Upd©g’”©iÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>CCMR1_Ouut</Çme> <di¥ÏyName>CCMR1_Ouut</di¥ÏyName> <desütiÚ>ÿ±u»/com·» mod(ouuˆmode)</desütiÚ> <add»ssOff£t>0x18</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>OC1M</Çme> <desütiÚ>OuuˆCom·» 1 mode</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>OC1PE</Çme> <desütiÚ>OuuˆCom·» 1…»lßdƒÇbË</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC1S</Çme> <desütiÚ>C­tu»/Com·» 1 s–eùiÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>2</b™Width> </f›ld> </f›lds> </> <> <Çme>CCMR1_IÅut</Çme> <di¥ÏyName>CCMR1_IÅut</di¥ÏyName> <desütiÚ>ÿ±u»/com·» mod(špuˆmode)</desütiÚ> <®‹º©eRegi¡”>CCMR1_Ouut</®‹º©eRegi¡”> <add»ssOff£t>0x18</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>IC1F</Çme> <desütiÚ>IÅuˆÿ±u» 1 fž‹r</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>IC1PSC</Çme> <desütiÚ>IÅuˆÿ±u» 1…»sÿËr</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>CC1S</Çme> <desütiÚ>C­tu»/Com·» 1 s–eùiÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>2</b™Width> </f›ld> </f›lds> </> <> <Çme>CCER</Çme> <di¥ÏyName>CCER</di¥ÏyName> <desütiÚ>ÿ±u»/com·»ƒÇbË </desütiÚ> <add»ssOff£t>0x20</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>CC1NP</Çme> <desütiÚ>C­tu»/Com·» 1 ouuˆPÞ¬™y</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC1P</Çme> <desütiÚ>C­tu»/Com·» 1 ouuˆPÞ¬™y</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC1E</Çme> <desütiÚ>C­tu»/Com·» 1 ouuˆ’abË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>CNT</Çme> <di¥ÏyName>CNT</di¥ÏyName> <desütiÚ>couÁ”</desütiÚ> <add»ssOff£t>0x24</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>CNT</Çme> <desütiÚ>couÁ” v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>PSC</Çme> <di¥ÏyName>PSC</di¥ÏyName> <desütiÚ>´esÿËr</desütiÚ> <add»ssOff£t>0x28</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>PSC</Çme> <desütiÚ>P»sÿË¸v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>ARR</Çme> <di¥ÏyName>ARR</di¥ÏyName> <desütiÚ>auto-»lßd </desütiÚ> <add»ssOff£t>0x2C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>ARR</Çme> <desütiÚ>Auto-»lßd v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>CCR1</Çme> <di¥ÏyName>CCR1</di¥ÏyName> <desütiÚ>ÿ±u»/com·» 1</desütiÚ> <add»ssOff£t>0x34</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>CCR1</Çme> <desütiÚ>C­tu»/Com·» 1 v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”® d”ivedFrom="TIM10"> <Çme>TIM11</Çme> <ba£Add»ss>0x40015400</ba£Add»ss> <š‹¼u±> <Çme>TIM1_TRG_COM_TIM11</Çme> <desütiÚ>TIM1 Trigg”‡nd CommutiÚ iÁ”ru± ªd TIM11 glob® iÁ”ru±</desütiÚ> <v®ue>26</v®ue> </š‹¼u±> </³rh”®> <³rh”® d”ivedFrom="TIM10"> <Çme>TIM13</Çme> <ba£Add»ss>0x40001C00</ba£Add»ss> <š‹¼u±> <Çme>TIM8_UP_TIM13</Çme> <desütiÚ>TIM8 Upd©š‹¼u±‡nd TIM13 glob® iÁ”ru±</desütiÚ> <v®ue>44</v®ue> </š‹¼u±> </³rh”®> <³rh”® d”ivedFrom="TIM10"> <Çme>TIM14</Çme> <ba£Add»ss>0x40002000</ba£Add»ss> <š‹¼u±> <Çme>TIM8_TRG_COM_TIM14</Çme> <desütiÚ>TIM8 Trigg”‡nd CommutiÚ iÁ”ru± ªd TIM14 glob® iÁ”ru±</desütiÚ> <v®ue>45</v®ue> </š‹¼u±> </³rh”®> <³rh”®> <Çme>
TIM6
</Çme> <desütiÚ>
Basic
im”</desütiÚ> <groupName>TIM</groupName> <ba£Add»ss>0x40001000</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x400</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <š‹¼u±> <Çme>TIM6</Çme> <desütiÚ>TIM6 glob® iÁ”ru±</desütiÚ> <v®ue>54</v®ue> </š‹¼u±> <»gi¡”s> <> <Çme>CR1</Çme> <di¥ÏyName>CR1</di¥ÏyName> <desütiÚ>cÚŒÞ 1</desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>ARPE</Çme> <desütiÚ>Auto-»lßd…»lßdƒÇbË</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OPM</Çme> <desütiÚ>OÃ-pul£ mode</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>URS</Çme> <desütiÚ>Upd©»que¡ sourû</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>UDIS</Çme> <desütiÚ>Upd©di§bË</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CEN</Çme> <desütiÚ>CouÁ”ƒÇbË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>CR2</Çme> <di¥ÏyName>CR2</di¥ÏyName> <desütiÚ>cÚŒÞ 2</desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>MMS</Çme> <desütiÚ>Ma¡” mod£ËùiÚ</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>3</b™Width> </f›ld> </f›lds> </> <> <Çme>DIER</Çme> <di¥ÏyName>DIER</di¥ÏyName> <desütiÚ>DMA/IÁ”ru±ƒÇbË </desütiÚ> <add»ssOff£t>0xC</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>UDE</Çme> <desütiÚ>Upd©DMA„eque¡ƒÇbË</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>UIE</Çme> <desütiÚ>Upd©š‹¼u±ƒÇbË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>SR</Çme> <di¥ÏyName>SR</di¥ÏyName> <desütiÚ>¡©u </desütiÚ> <add»ssOff£t>0x10</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>UIF</Çme> <desütiÚ>Upd©š‹¼u± fÏg</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>EGR</Çme> <di¥ÏyName>EGR</di¥ÏyName> <desütiÚ>ev’ˆg’”©iÚ </desütiÚ> <add»ssOff£t>0x14</add»ssOff£t> <size>0x20</size> <acûss>wr™e-Úly</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>UG</Çme> <desütiÚ>Upd©g’”©iÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>CNT</Çme> <di¥ÏyName>CNT</di¥ÏyName> <desütiÚ>couÁ”</desütiÚ> <add»ssOff£t>0x24</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>CNT</Çme> <desütiÚ>Low couÁ” v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>PSC</Çme> <di¥ÏyName>PSC</di¥ÏyName> <desütiÚ>´esÿËr</desütiÚ> <add»ssOff£t>0x28</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>PSC</Çme> <desütiÚ>P»sÿË¸v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>ARR</Çme> <di¥ÏyName>ARR</di¥ÏyName> <desütiÚ>auto-»lßd </desütiÚ> <add»ssOff£t>0x2C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>ARR</Çme> <desütiÚ>Low Auto-»lßd v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”® d”ivedFrom="TIM6"> <Çme>
TIM7
</Çme> <ba£Add»ss>0x40001400</ba£Add»ss> <š‹¼u±> <Çme>TIM7</Çme> <desütiÚ>TIM7 glob® iÁ”ru±</desütiÚ> <v®ue>55</v®ue> </š‹¼u±> </³rh”®> <³rh”®> <Çme>I2C1</Çme> <desütiÚ>
IÁ”
 
š‹g¿‹d
 
cœcu™
</desütiÚ> <groupName>I2C</groupName> <ba£Add»ss>0x40005400</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x400</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <š‹¼u±> <Çme>
I2C1_EV
</Çme> <desütiÚ>I2C1ƒv’ˆš‹¼u±</desütiÚ> <v®ue>31</v®ue> </š‹¼u±> <š‹¼u±> <Çme>
I2C1_ER
</Çme> <desütiÚ>I2C1ƒ¼Ü iÁ”ru±</desütiÚ> <v®ue>32</v®ue> </š‹¼u±> <»gi¡”s> <> <Çme>CR1</Çme> <di¥ÏyName>CR1</di¥ÏyName> <desütiÚ>CÚŒÞ 1</desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>
SWRST
</Çme> <desütiÚ>Soáw¬»£t</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ALERT
</Çme> <desütiÚ>
SMBus
 
®”t
</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PEC
</Çme> <desütiÚ>
Pack‘
ƒ¼Ü 
checkšg
</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
POS
</Çme> <desütiÚ>
AcknowËdge
/PEC 
Pos™iÚ
 (d©¨
»û±iÚ
)</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ACK
</Çme> <desütiÚ>AcknowËdg’abË</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
STOP
</Çme> <desütiÚ>
StÝ
 g’”©iÚ</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
START
</Çme> <desütiÚ>
S¹
 g’”©iÚ</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
NOSTRETCH
</Çme> <desütiÚ>Clock 
¡»tchšg
 di§bË (SÏvmode)</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ENGC
</Çme> <desütiÚ>G’”® 
ÿÎ
ƒÇbË</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ENPEC
</Çme> <desütiÚ>PECƒÇbË</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ENARP
</Çme> <desütiÚ>
ARP
ƒÇbË</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SMBTYPE
</Çme> <desütiÚ>SMBu 
ty³
</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SMBUS
</Çme> <desütiÚ>SMBu mode</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PE
</Çme> <desütiÚ>P”h”®ƒÇbË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>CR2</Çme> <di¥ÏyName>CR2</di¥ÏyName> <desütiÚ>CÚŒÞ 2</desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>
LAST
</Çme> <desütiÚ>DMA 
Ï¡
¿nsãr</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DMAEN</Çme> <desütiÚ>DMA 
»que¡s
ƒÇbË</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ITBUFEN
</Çme> <desütiÚ>
Bufãr
 iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ITEVTEN
</Çme> <desütiÚ>Ev’ˆš‹¼u±ƒÇbË</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ITERREN
</Çme> <desütiÚ>E¼Ü iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FREQ
</Çme> <desütiÚ>P”h”® clock 
äequ’cy
</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>6</b™Width> </f›ld> </f›lds> </> <> <Çme>
OAR1
</Çme> <di¥ÏyName>OAR1</di¥ÏyName> <desütiÚ>
Own
‡dd»s 1</desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>
ADDMODE
</Çme> <desütiÚ>
Add»ssšg
 mod(¦avmode)</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ADD10
</Çme> <desütiÚ>IÁ”çû‡dd»ss</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
ADD7
</Çme> <desütiÚ>IÁ”çû‡dd»ss</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>7</b™Width> </f›ld> <f›ld> <Çme>
ADD0
</Çme> <desütiÚ>IÁ”çû‡dd»ss</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
OAR2
</Çme> <di¥ÏyName>OAR2</di¥ÏyName> <desütiÚ>OwÀadd»s 2</desütiÚ> <add»ssOff£t>0xC</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>
ADD2
</Çme> <desütiÚ>IÁ”çû‡dd»ss</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>7</b™Width> </f›ld> <f›ld> <Çme>
ENDUAL
</Çme> <desütiÚ>
Du®
 
add»ssšg
 mod’abË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
DR
</Çme> <di¥ÏyName>DR</di¥ÏyName> <desütiÚ>D©¨</desütiÚ> <add»ssOff£t>0x10</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>DR</Çme> <desütiÚ>8-b™ d©¨</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
SR1
</Çme> <di¥ÏyName>SR1</di¥ÏyName> <desütiÚ>Stu 1</desütiÚ> <add»ssOff£t>0x14</add»ssOff£t> <size>0x20</size> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>
SMBALERT
</Çme> <desütiÚ>SMBu ®”t</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
TIMEOUT
</Çme> <desütiÚ>
Timeout
 o¸
Tlow
ƒ¼Ü</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
PECERR
</Çme> <desütiÚ>PEC E¼Ü 
š
„eû±iÚ</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
OVR
</Çme> <desütiÚ>
Ov”run
/
Und”run
</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>AF</Çme> <desütiÚ>AcknowËdg
çžu»
</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
ARLO
</Çme> <desütiÚ>
Arb™¿tiÚ
 
lo¡
 (
ma¡”
 mode)</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
BERR
</Çme> <desütiÚ>Bu ”rÜ</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
TxE
</Çme> <desütiÚ>D©¨
em±y
 (
Œªsm™‹rs
)</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
RxNE
</Çme> <desütiÚ>D©¨
nÙ
ƒm±y (
»ûiv”s
)</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
STOPF
</Çme> <desütiÚ>StÝ d‘eùiÚ (¦avmode)</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>ADD10</Çme> <desütiÚ>10-b™ 
h—d”
 
£Á
 (Ma¡” mode)</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
BTF
</Çme> <desütiÚ>
By‹
¿nsã¸
fšished
</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
ADDR
</Çme> <desütiÚ>
Add»ss
 s’ˆ(ma¡” mode)/
m©ched
 (¦avmode)</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
SB
</Çme> <desütiÚ>S¹ b™ (Ma¡” mode)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> </f›lds> </> <> <Çme>SR2</Çme> <di¥ÏyName>SR2</di¥ÏyName> <desütiÚ>Stu 2</desütiÚ> <add»ssOff£t>0x18</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>PEC</Çme> <desütiÚ>
ack‘
ƒ¼Ü checkšg </desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>
DUALF
</Çme> <desütiÚ>Du® fÏg (SÏvmode)</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SMBHOST
</Çme> <desütiÚ>SMBu 
ho¡
 h—d” (SÏvmode)</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SMBDEFAULT
</Çme> <desütiÚ>SMBu deviû ‡dd»s (SÏvmode)</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
GENCALL
</Çme> <desütiÚ>G’”® c®Èadd»s (SÏvmode)</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TRA
</Çme> <desütiÚ>
T¿nsm™‹r
/
»ûiv”
</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BUSY
</Çme> <desütiÚ>Bu 
busy
</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
MSL
</Çme> <desütiÚ>Ma¡”/¦ave</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
CCR
</Çme> <di¥ÏyName>CCR</di¥ÏyName> <desütiÚ>Clock cÚŒÞ </desütiÚ> <add»ssOff£t>0x1C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>
F_S
</Çme> <desütiÚ>I2C ma¡” mod£ËùiÚ</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DUTY
</Çme> <desütiÚ>
Fa¡
 mod
duty
 
cyþe
</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CCR</Çme> <desütiÚ>Clock cÚŒÞ š Fa¡/
Snd¬d
 mod(Ma¡” mode)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>12</b™Width> </f›ld> </f›lds> </> <> <Çme>
TRISE
</Çme> <di¥ÏyName>TRISE</di¥ÏyName> <desütiÚ>TRISE </desütiÚ> <add»ssOff£t>0x20</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0002</»£tV®ue> <f›lds> <f›ld> <Çme>TRISE</Çme> <desütiÚ>
Maximum
 
ri£
imš Fa¡/Snd¬d mod(Ma¡” mode)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>6</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”® d”ivedFrom="I2C1"> <Çme>I2C2</Çme> <ba£Add»ss>0x40005800</ba£Add»ss> <š‹¼u±> <Çme>
I2C2_EV
</Çme> <desütiÚ>I2C2ƒv’ˆš‹¼u±</desütiÚ> <v®ue>33</v®ue> </š‹¼u±> <š‹¼u±> <Çme>
I2C2_ER
</Çme> <desütiÚ>I2C2ƒ¼Ü iÁ”ru±</desütiÚ> <v®ue>34</v®ue> </š‹¼u±> </³rh”®> <³rh”®> <Çme>SPI1</Çme> <desütiÚ>S”ŸÈ³rh”® iÁ”çû</desütiÚ> <groupName>SPI</groupName> <ba£Add»ss>0x40013000</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x400</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <š‹¼u±> <Çme>SPI1</Çme> <desütiÚ>SPI1 glob® iÁ”ru±</desütiÚ> <v®ue>35</v®ue> </š‹¼u±> <»gi¡”s> <> <Çme>CR1</Çme> <di¥ÏyName>CR1</di¥ÏyName> <desütiÚ>cÚŒÞ 1</desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>
BIDIMODE
</Çme> <desütiÚ>
BidœeùiÚ®
 d©¨mod’abË</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BIDIOE
</Çme> <desütiÚ>Ouuˆ’abË iÀ
bidœeùiÚ®
 mode</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CRCEN</Çme> <desütiÚ>
H¬dw¬e
 CRC 
ÿlcuÏtiÚ
ƒÇbË</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CRCNEXT
</Çme> <desütiÚ>CRC¿nsã¸
Ãxt
</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DFF
</Çme> <desütiÚ>D©¨
äame
 
fÜm©
</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RXONLY
</Çme> <desütiÚ>ReûivÚly</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SSM
</Çme> <desütiÚ>Soáw¬¦av
mªagem’t
</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SSI
</Çme> <desütiÚ>IÁ”ÇÈ¦av£Ëù</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
LSBFIRST
</Çme> <desütiÚ>
F¿me
 fÜm©</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SPE
</Çme> <desütiÚ>SPIƒÇbË</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BR
</Çme> <desütiÚ>
Baud
 
¿‹
 cÚŒÞ</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
MSTR
</Çme> <desütiÚ>Ma¡” s–eùiÚ</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CPOL
</Çme> <desütiÚ>Clock…Þ¬™y</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CPHA
</Çme> <desütiÚ>Clock 
pha£
</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>CR2</Çme> <di¥ÏyName>CR2</di¥ÏyName> <desütiÚ>cÚŒÞ 2</desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>
TXEIE
</Çme> <desütiÚ>
Tx
 
bufãr
ƒm±y iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RXNEIE
</Çme> <desütiÚ>
RX
 bufã¸nÙƒm±y iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ERRIE
</Çme> <desütiÚ>E¼Ü iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SSOE
</Çme> <desütiÚ>
SS
 ouuˆ’abË</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TXDMAEN
</Çme> <desütiÚ>Tx bufã¸DMAƒÇbË</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RXDMAEN
</Çme> <desütiÚ>
Rx
 bufã¸DMAƒÇbË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>SR</Çme> <di¥ÏyName>SR</di¥ÏyName> <desütiÚ>¡©u </desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <»£tV®ue>0x0002</»£tV®ue> <f›lds> <f›ld> <Çme>
BSY
</Çme> <desütiÚ>
Busy
 fÏg</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>OVR</Çme> <desütiÚ>Ov”ruÀæag</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
MODF
</Çme> <desütiÚ>
Mode
 
çuÉ
</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
CRCERR
</Çme> <desütiÚ>CRCƒ¼Ü fÏg</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
UDR
</Çme> <desütiÚ>Und”ruÀæag</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
CHSIDE
</Çme> <desütiÚ>ChªÃÈ
side
</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
TXE
</Çme> <desütiÚ>
T¿nsm™
 bufã¸em±y</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
RXNE
</Çme> <desütiÚ>Reûivbufã¸nÙƒm±y</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> </f›lds> </> <> <Çme>DR</Çme> <di¥ÏyName>DR</di¥ÏyName> <desütiÚ>d©¨</desütiÚ> <add»ssOff£t>0xC</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>DR</Çme> <desütiÚ>D©¨</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
CRCPR
</Çme> <di¥ÏyName>CRCPR</di¥ÏyName> <desütiÚ>CRC 
pÞynomŸl
 </desütiÚ> <add»ssOff£t>0x10</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0007</»£tV®ue> <f›lds> <f›ld> <Çme>
CRCPOLY
</Çme> <desütiÚ>CRC…ÞynomŸÈ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
RXCRCR
</Çme> <di¥ÏyName>RXCRCR</di¥ÏyName> <desütiÚ>RX CRC </desütiÚ> <add»ssOff£t>0x14</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>
RxCRC
</Çme> <desütiÚ>Rx CRC </desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
TXCRCR
</Çme> <di¥ÏyName>TXCRCR</di¥ÏyName> <desütiÚ>
TX
 CRC </desütiÚ> <add»ssOff£t>0x18</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>
TxCRC
</Çme> <desütiÚ>Tx CRC </desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
I2SCFGR
</Çme> <di¥ÏyName>I2SCFGR</di¥ÏyName> <desütiÚ>
I2S
 cÚfigu¿tiÚ </desütiÚ> <add»ssOff£t>0x1C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>
I2SMOD
</Çme> <desütiÚ>I2S mod£ËùiÚ</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
I2SE
</Çme> <desütiÚ>I2S EÇbË</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
I2SCFG
</Çme> <desütiÚ>I2S cÚfigu¿tiÚ mode</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
PCMSYNC
</Çme> <desütiÚ>
PCM
 f¿m
synchrÚiz©iÚ
</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
I2SSTD
</Çme> <desütiÚ>I2S 
¡ªd¬d
 s–eùiÚ</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
CKPOL
</Çme> <desütiÚ>
S‹ady
 s‹ clock…Þ¬™y</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DATLEN
</Çme> <desütiÚ>D©¨ËngthØb
Œªsã¼ed
</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
CHLEN
</Çme> <desütiÚ>ChªÃÈËngth (numb” oàb™ 
³r
 
audio
 chªÃl)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
I2SPR
</Çme> <di¥ÏyName>I2SPR</di¥ÏyName> <desütiÚ>I2S…»sÿË¸</desütiÚ> <add»ssOff£t>0x20</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>00000010</»£tV®ue> <f›lds> <f›ld> <Çme>
MCKOE
</Çme> <desütiÚ>Ma¡” clock ouuˆ’abË</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ODD
</Çme> <desütiÚ>
Odd
 faùÜ th´esÿËr</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
I2SDIV
</Çme> <desütiÚ>I2S 
Lš—r
…»sÿËr</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”® d”ivedFrom="SPI1"> <Çme>SPI2</Çme> <ba£Add»ss>0x40003800</ba£Add»ss> <š‹¼u±> <Çme>SPI2</Çme> <desütiÚ>SPI2 glob® iÁ”ru±</desütiÚ> <v®ue>36</v®ue> </š‹¼u±> </³rh”®> <³rh”® d”ivedFrom="SPI1"> <Çme>SPI3</Çme> <ba£Add»ss>0x40003C00</ba£Add»ss> <š‹¼u±> <Çme>SPI3</Çme> <desütiÚ>SPI3 glob® iÁ”ru±</desütiÚ> <v®ue>51</v®ue> </š‹¼u±> </³rh”®> <³rh”®> <Çme>USART1</Çme> <desütiÚ>
Univ”§l
 
synchrÚous
 
asynchrÚous
„eûiv” 
Œªsm™‹r
</desütiÚ> <groupName>USART</groupName> <ba£Add»ss>0x40013800</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x400</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <š‹¼u±> <Çme>USART1</Çme> <desütiÚ>USART1 glob® iÁ”ru±</desütiÚ> <v®ue>37</v®ue> </š‹¼u±> <»gi¡”s> <> <Çme>SR</Çme> <di¥ÏyName>SR</di¥ÏyName> <desütiÚ>Stu </desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <»£tV®ue>0x00C0</»£tV®ue> <f›lds> <f›ld> <Çme>
CTS
</Çme> <desütiÚ>CTS fÏg</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
LBD
</Çme> <desütiÚ>
LIN
  d‘eùiÚ fÏg</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>TXE</Çme> <desütiÚ>T¿nsm™ d©¨em±y</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
TC
</Çme> <desütiÚ>
T¿nsmissiÚ
 com¶‘e</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>RXNE</Çme> <desütiÚ>
R—d
 d©¨nÙƒm±y</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
IDLE
</Çme> <desütiÚ>IDLE†š
d‘eùed
</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
ORE
</Çme> <desütiÚ>Ov”ruÀ”rÜ</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
NE
</Çme> <desütiÚ>
Noi£
ƒ¼Ü fÏg</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
FE
</Çme> <desütiÚ>
F¿mšg
ƒ¼Ü</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>PE</Çme> <desütiÚ>
P¬™y
ƒ¼Ü</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> </f›lds> </> <> <Çme>DR</Çme> <di¥ÏyName>DR</di¥ÏyName> <desütiÚ>D©¨</desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>DR</Çme> <desütiÚ>D©¨v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>9</b™Width> </f›ld> </f›lds> </> <> <Çme>BRR</Çme> <di¥ÏyName>BRR</di¥ÏyName> <desütiÚ>Baud„©</desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>
DIV_Mªtis§
</Çme> <desütiÚ>
mªtis§
 oà
USARTDIV
</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>12</b™Width> </f›ld> <f›ld> <Çme>
DIV_F¿ùiÚ
</Çme> <desütiÚ>
äaùiÚ
 oàUSARTDIV</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> </f›lds> </> <> <Çme>CR1</Çme> <di¥ÏyName>CR1</di¥ÏyName> <desütiÚ>CÚŒÞ 1</desütiÚ> <add»ssOff£t>0xC</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>
UE
</Çme> <desütiÚ>USARTƒÇbË</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
M
</Çme> <desütiÚ>
WÜd
†’gth</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
WAKE
</Çme> <desütiÚ>Wakeu°
m‘hod
</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PCE
</Çme> <desütiÚ>P¬™y cÚŒÞƒÇbË</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PS
</Çme> <desütiÚ>P¬™y s–eùiÚ</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PEIE
</Çme> <desütiÚ>PE iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TXEIE</Çme> <desütiÚ>TXE iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TCIE</Çme> <desütiÚ>T¿nsmissiÚ com¶‘š‹¼u±ƒÇbË</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>RXNEIE</Çme> <desütiÚ>RXNE iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IDLEIE
</Çme> <desütiÚ>IDLE iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TE
</Çme> <desütiÚ>T¿nsm™‹¸’abË</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RE
</Çme> <desütiÚ>
Reûiv”
ƒÇbË</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RWU
</Çme> <desütiÚ>Reûiv” 
wakeup
</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SBK
</Çme> <desütiÚ>
S’d
 </desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>CR2</Çme> <di¥ÏyName>CR2</di¥ÏyName> <desütiÚ>CÚŒÞ 2</desütiÚ> <add»ssOff£t>0x10</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>
LINEN
</Çme> <desütiÚ>LIN mod’abË</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>STOP</Çme> <desütiÚ>STOP b™s</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>CLKEN</Çme> <desütiÚ>ClockƒÇbË</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CPOL</Çme> <desütiÚ>Clock…Þ¬™y</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CPHA</Çme> <desütiÚ>Clock…ha£</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
LBCL
</Çme> <desütiÚ>
La¡
 b™ clock…ul£</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
LBDIE
</Çme> <desütiÚ>LIN  d‘eùiÚ iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
LBDL
</Çme> <desütiÚ>
lš
  d‘eùiÚ†’gth</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ADD
</Çme> <desütiÚ>Add»s oàthUSART 
node
</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> </f›lds> </> <> <Çme>
CR3
</Çme> <di¥ÏyName>CR3</di¥ÏyName> <desütiÚ>CÚŒÞ 3</desütiÚ> <add»ssOff£t>0x14</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>
CTSIE
</Çme> <desütiÚ>CTS iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CTSE
</Çme> <desütiÚ>CTSƒÇbË</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RTSE
</Çme> <desütiÚ>
RTS
ƒÇbË</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DMAT
</Çme> <desütiÚ>DMAƒÇbË¿nsm™‹r</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DMAR</Çme> <desütiÚ>DMAƒÇbË„eûiv”</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SCEN
</Çme> <desütiÚ>
Sm¬tÿrd
 mod’abË</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
NACK
</Çme> <desütiÚ>Sm¬tÿrd NACKƒÇbË</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
HDSEL
</Çme> <desütiÚ>H®f-
du¶ex
 s–eùiÚ</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IRLP
</Çme> <desütiÚ>
IrDA
†ow-pow”</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>IREN</Çme> <desütiÚ>IrDA mod’abË</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EIE
</Çme> <desütiÚ>E¼Ü iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
GTPR
</Çme> <di¥ÏyName>GTPR</di¥ÏyName> <desütiÚ>
Gu¬d
imªd…»sÿË¸</desütiÚ> <add»ssOff£t>0x18</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>
GT
</Çme> <desütiÚ>Gu¬dimv®ue</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>PSC</Çme> <desütiÚ>P»sÿË¸v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”® d”ivedFrom="USART1"> <Çme>USART2</Çme> <ba£Add»ss>0x40004400</ba£Add»ss> <š‹¼u±> <Çme>USART2</Çme> <desütiÚ>USART2 glob® iÁ”ru±</desütiÚ> <v®ue>38</v®ue> </š‹¼u±> </³rh”®> <³rh”® d”ivedFrom="USART1"> <Çme>USART3</Çme> <ba£Add»ss>0x40004800</ba£Add»ss> <š‹¼u±> <Çme>USART3</Çme> <desütiÚ>USART3 glob® iÁ”ru±</desütiÚ> <v®ue>39</v®ue> </š‹¼u±> </³rh”®> <³rh”®> <Çme>
ADC1
</Çme> <desütiÚ>
AÇlog
Ødig™® 
cÚv”‹r
</desütiÚ> <groupName>ADC</groupName> <ba£Add»ss>0x40012400</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x400</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <š‹¼u±> <Çme>ADC</Çme> <desütiÚ>ADC1 glob® iÁ”ru±</desütiÚ> <v®ue>18</v®ue> </š‹¼u±> <»gi¡”s> <> <Çme>SR</Çme> <di¥ÏyName>SR</di¥ÏyName> <desütiÚ>¡©u </desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
STRT
</Çme> <desütiÚ>
ReguÏr
 chªÃÈ
¡¬t
 fÏg</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
JSTRT
</Çme> <desütiÚ>
Injeùed
 chªÃÈ¡¬ˆæag</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
JEOC
</Çme> <desütiÚ>Injeùed chªÃÈ
’d
 oàcÚv”siÚ</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EOC
</Çme> <desütiÚ>ReguÏ¸chªÃÈ’d oàcÚv”siÚ</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
AWD
</Çme> <desütiÚ>AÇlog w©chdog fÏg</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>CR1</Çme> <di¥ÏyName>CR1</di¥ÏyName> <desütiÚ>cÚŒÞ 1</desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
AWDEN
</Çme> <desütiÚ>AÇlog w©chdogƒÇbË oÀ»guÏ¸
chªÃls
</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
JAWDEN
</Çme> <desütiÚ>AÇlog w©chdogƒÇbË oÀšjeùed chªÃls</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DUALMOD
</Çme> <desütiÚ>Du® mod£ËùiÚ</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
DISCNUM
</Çme> <desütiÚ>
DiscÚtšuous
 modchªÃÈcouÁ</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
JDISCEN
</Çme> <desütiÚ>DiscÚtšuou modÚ injeùed chªÃls</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DISCEN
</Çme> <desütiÚ>DiscÚtšuou modÚ„eguÏ¸chªÃls</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
JAUTO
</Çme> <desütiÚ>Autom©iøšjeùed 
group
 cÚv”siÚ</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
AWDSGL
</Çme> <desütiÚ>EÇbËhw©chdog oÀ¨sšgË chªÃÈš 
sÿn
 mode</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SCAN
</Çme> <desütiÚ>
Sÿn
 mode</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
JEOCIE
</Çme> <desütiÚ>IÁ”ru±ƒÇbË šjeùed chªÃls</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
AWDIE
</Çme> <desütiÚ>AÇlog w©chdog iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EOCIE
</Çme> <desütiÚ>IÁ”ru±ƒÇbË EOC</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
AWDCH
</Çme> <desütiÚ>AÇlog w©chdog chªÃÈ£Ëù b™s</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>5</b™Width> </f›ld> </f›lds> </> <> <Çme>CR2</Çme> <di¥ÏyName>CR2</di¥ÏyName> <desütiÚ>cÚŒÞ 2</desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
TSVREFE
</Çme> <desütiÚ>
Tem³¿tu»
 
£nsÜ
‡nd 
VREFINT
ƒÇbË</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SWSTART
</Çme> <desütiÚ>S¹ cÚv”siÚ oà»guÏ¸chªÃls</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
JSWSTART
</Çme> <desütiÚ>S¹ cÚv”siÚ oàšjeùed chªÃls</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EXTTRIG
</Çme> <desütiÚ>Ex‹º®rigg” cÚv”siÚ mod»guÏ¸chªÃls</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EXTSEL
</Çme> <desütiÚ>Ex‹º®ƒv’ˆ£Ëù »guÏ¸group</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
JEXTTRIG
</Çme> <desütiÚ>Ex‹º®rigg” cÚv”siÚ modšjeùed chªÃls</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
JEXTSEL
</Çme> <desütiÚ>Ex‹º®ƒv’ˆ£Ëù šjeùed group</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
ALIGN
</Çme> <desütiÚ>D©¨
®ignm’t
</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DMA</Çme> <desütiÚ>
Dœeù
 memÜy‡cûs mode</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RSTCAL
</Çme> <desütiÚ>Re£ˆÿlib¿tiÚ</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CAL</Çme> <desütiÚ>A/D c®ib¿tiÚ</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CONT
</Çme> <desütiÚ>
CÚtšuous
 cÚv”siÚ</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ADON
</Çme> <desütiÚ>A/D cÚv”‹¸
ON
 / OFF</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
SMPR1
</Çme> <di¥ÏyName>SMPR1</di¥ÏyName> <desütiÚ>
§m¶e
im1</desütiÚ> <add»ssOff£t>0xC</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
SMP10
</Çme> <desütiÚ>ChªÃÈ10 sam¶tim£ËùiÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
SMP11
</Çme> <desütiÚ>ChªÃÈ11 sam¶tim£ËùiÚ</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
SMP12
</Çme> <desütiÚ>ChªÃÈ12 sam¶tim£ËùiÚ</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
SMP13
</Çme> <desütiÚ>ChªÃÈ13 sam¶tim£ËùiÚ</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
SMP14
</Çme> <desütiÚ>ChªÃÈ14 sam¶tim£ËùiÚ</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
SMP15
</Çme> <desütiÚ>ChªÃÈ15 sam¶tim£ËùiÚ</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
SMP16
</Çme> <desütiÚ>ChªÃÈ16 sam¶tim£ËùiÚ</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
SMP17
</Çme> <desütiÚ>ChªÃÈ17 sam¶tim£ËùiÚ</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>3</b™Width> </f›ld> </f›lds> </> <> <Çme>
SMPR2
</Çme> <di¥ÏyName>SMPR2</di¥ÏyName> <desütiÚ>§m¶tim2</desütiÚ> <add»ssOff£t>0x10</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
SMP0
</Çme> <desütiÚ>ChªÃÈ0 sam¶tim£ËùiÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
SMP1
</Çme> <desütiÚ>ChªÃÈ1 sam¶tim£ËùiÚ</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
SMP2
</Çme> <desütiÚ>ChªÃÈ2 sam¶tim£ËùiÚ</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
SMP3
</Çme> <desütiÚ>ChªÃÈ3 sam¶tim£ËùiÚ</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
SMP4
</Çme> <desütiÚ>ChªÃÈ4 sam¶tim£ËùiÚ</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
SMP5
</Çme> <desütiÚ>ChªÃÈ5 sam¶tim£ËùiÚ</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
SMP6
</Çme> <desütiÚ>ChªÃÈ6 sam¶tim£ËùiÚ</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
SMP7
</Çme> <desütiÚ>ChªÃÈ7 sam¶tim£ËùiÚ</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
SMP8
</Çme> <desütiÚ>ChªÃÈ8 sam¶tim£ËùiÚ</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
SMP9
</Çme> <desütiÚ>ChªÃÈ9 sam¶tim£ËùiÚ</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>3</b™Width> </f›ld> </f›lds> </> <> <Çme>
JOFR1
</Çme> <di¥ÏyName>JOFR1</di¥ÏyName> <desütiÚ>šjeùed chªÃÈd©¨off£ˆx</desütiÚ> <add»ssOff£t>0x14</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
JOFFSET1
</Çme> <desütiÚ>D©¨off£ˆšjeùed chªÃÈx</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>12</b™Width> </f›ld> </f›lds> </> <> <Çme>
JOFR2
</Çme> <di¥ÏyName>JOFR2</di¥ÏyName> <desütiÚ>šjeùed chªÃÈd©¨off£ˆx</desütiÚ> <add»ssOff£t>0x18</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
JOFFSET2
</Çme> <desütiÚ>D©¨off£ˆšjeùed chªÃÈx</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>12</b™Width> </f›ld> </f›lds> </> <> <Çme>
JOFR3
</Çme> <di¥ÏyName>JOFR3</di¥ÏyName> <desütiÚ>šjeùed chªÃÈd©¨off£ˆx</desütiÚ> <add»ssOff£t>0x1C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
JOFFSET3
</Çme> <desütiÚ>D©¨off£ˆšjeùed chªÃÈx</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>12</b™Width> </f›ld> </f›lds> </> <> <Çme>
JOFR4
</Çme> <di¥ÏyName>JOFR4</di¥ÏyName> <desütiÚ>šjeùed chªÃÈd©¨off£ˆx</desütiÚ> <add»ssOff£t>0x20</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
JOFFSET4
</Çme> <desütiÚ>D©¨off£ˆšjeùed chªÃÈx</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>12</b™Width> </f›ld> </f›lds> </> <> <Çme>
HTR
</Çme> <di¥ÏyName>HTR</di¥ÏyName> <desütiÚ>w©chdog 
high”
 
th»shÞd
 </desütiÚ> <add»ssOff£t>0x24</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000FFF</»£tV®ue> <f›lds> <f›ld> <Çme>
HT
</Çme> <desütiÚ>AÇlog w©chdog high”h»shÞd</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>12</b™Width> </f›ld> </f›lds> </> <> <Çme>
LTR
</Çme> <di¥ÏyName>LTR</di¥ÏyName> <desütiÚ>w©chdog 
low”
h»shÞd </desütiÚ> <add»ssOff£t>0x28</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
LT
</Çme> <desütiÚ>AÇlog w©chdog†ow”h»shÞd</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>12</b™Width> </f›ld> </f›lds> </> <> <Çme>
SQR1
</Çme> <di¥ÏyName>SQR1</di¥ÏyName> <desütiÚ>»guÏ¸
£qu’û
 1</desütiÚ> <add»ssOff£t>0x2C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
L
</Çme> <desütiÚ>ReguÏ¸chªÃÈ£qu’û†’gth</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
SQ16
</Çme> <desütiÚ>16
th
 cÚv”siÚ iÀ»guÏ¸£qu’û</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>
SQ15
</Çme> <desütiÚ>15th cÚv”siÚ iÀ»guÏ¸£qu’û</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>
SQ14
</Çme> <desütiÚ>14th cÚv”siÚ iÀ»guÏ¸£qu’û</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>
SQ13
</Çme> <desütiÚ>13th cÚv”siÚ iÀ»guÏ¸£qu’û</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>5</b™Width> </f›ld> </f›lds> </> <> <Çme>
SQR2
</Çme> <di¥ÏyName>SQR2</di¥ÏyName> <desütiÚ>»guÏ¸£qu’û 2</desütiÚ> <add»ssOff£t>0x30</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
SQ12
</Çme> <desütiÚ>12th cÚv”siÚ iÀ»guÏ¸£qu’û</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>
SQ11
</Çme> <desütiÚ>11th cÚv”siÚ iÀ»guÏ¸£qu’û</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>
SQ10
</Çme> <desütiÚ>10th cÚv”siÚ iÀ»guÏ¸£qu’û</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>
SQ9
</Çme> <desütiÚ>9th cÚv”siÚ iÀ»guÏ¸£qu’û</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>
SQ8
</Çme> <desütiÚ>8th cÚv”siÚ iÀ»guÏ¸£qu’û</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>
SQ7
</Çme> <desütiÚ>7th cÚv”siÚ iÀ»guÏ¸£qu’û</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>5</b™Width> </f›ld> </f›lds> </> <> <Çme>
SQR3
</Çme> <di¥ÏyName>SQR3</di¥ÏyName> <desütiÚ>»guÏ¸£qu’û 3</desütiÚ> <add»ssOff£t>0x34</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
SQ6
</Çme> <desütiÚ>6th cÚv”siÚ iÀ»guÏ¸£qu’û</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>
SQ5
</Çme> <desütiÚ>5th cÚv”siÚ iÀ»guÏ¸£qu’û</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>
SQ4
</Çme> <desütiÚ>4th cÚv”siÚ iÀ»guÏ¸£qu’û</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>
SQ3
</Çme> <desütiÚ>3
rd
 cÚv”siÚ iÀ»guÏ¸£qu’û</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>
SQ2
</Çme> <desütiÚ>2
nd
 cÚv”siÚ iÀ»guÏ¸£qu’û</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>
SQ1
</Çme> <desütiÚ>1
¡
 cÚv”siÚ iÀ»guÏ¸£qu’û</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>5</b™Width> </f›ld> </f›lds> </> <> <Çme>
JSQR
</Çme> <di¥ÏyName>JSQR</di¥ÏyName> <desütiÚ>šjeùed sequ’û </desütiÚ> <add»ssOff£t>0x38</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
JL
</Çme> <desütiÚ>Injeùed sequ’û†’gth</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
JSQ4
</Çme> <desütiÚ>4th cÚv”siÚ iÀšjeùed sequ’û</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>
JSQ3
</Çme> <desütiÚ>3rd cÚv”siÚ iÀšjeùed sequ’û</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>
JSQ2
</Çme> <desütiÚ>2nd cÚv”siÚ iÀšjeùed sequ’û</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>
JSQ1
</Çme> <desütiÚ>1¡ cÚv”siÚ iÀšjeùed sequ’û</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>5</b™Width> </f›ld> </f›lds> </> <> <Çme>
JDR1
</Çme> <di¥ÏyName>JDR1</di¥ÏyName> <desütiÚ>šjeùed d©¨x</desütiÚ> <add»ssOff£t>0x3C</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
JDATA
</Çme> <desütiÚ>Injeùed d©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
JDR2
</Çme> <di¥ÏyName>JDR2</di¥ÏyName> <desütiÚ>šjeùed d©¨x</desütiÚ> <add»ssOff£t>0x40</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>JDATA</Çme> <desütiÚ>Injeùed d©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
JDR3
</Çme> <di¥ÏyName>JDR3</di¥ÏyName> <desütiÚ>šjeùed d©¨x</desütiÚ> <add»ssOff£t>0x44</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>JDATA</Çme> <desütiÚ>Injeùed d©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
JDR4
</Çme> <di¥ÏyName>JDR4</di¥ÏyName> <desütiÚ>šjeùed d©¨x</desütiÚ> <add»ssOff£t>0x48</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>JDATA</Çme> <desütiÚ>Injeùed d©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>DR</Çme> <di¥ÏyName>DR</di¥ÏyName> <desütiÚ>»guÏ¸d©¨</desütiÚ> <add»ssOff£t>0x4C</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
DATA
</Çme> <desütiÚ>ReguÏ¸d©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> <f›ld> <Çme>
ADC2DATA
</Çme> <desütiÚ>
ADC2
 d©a</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”®> <Çme>ADC2</Çme> <desütiÚ>AÇlogØdig™® cÚv”‹r</desütiÚ> <groupName>ADC</groupName> <ba£Add»ss>0x40012800</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x400</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <š‹¼u±> <Çme>ADC</Çme> <desütiÚ>ADC2 glob® iÁ”ru±</desütiÚ> <v®ue>18</v®ue> </š‹¼u±> <»gi¡”s> <> <Çme>SR</Çme> <di¥ÏyName>SR</di¥ÏyName> <desütiÚ>¡©u </desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>STRT</Çme> <desütiÚ>ReguÏ¸chªÃÈ¡¬ˆæag</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>JSTRT</Çme> <desütiÚ>Injeùed chªÃÈ¡¬ˆæag</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>JEOC</Çme> <desütiÚ>Injeùed chªÃÈ’d oàcÚv”siÚ</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>EOC</Çme> <desütiÚ>ReguÏ¸chªÃÈ’d oàcÚv”siÚ</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>AWD</Çme> <desütiÚ>AÇlog w©chdog fÏg</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>CR1</Çme> <di¥ÏyName>CR1</di¥ÏyName> <desütiÚ>cÚŒÞ 1</desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>AWDEN</Çme> <desütiÚ>AÇlog w©chdogƒÇbË oÀ»guÏ¸chªÃls</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>JAWDEN</Çme> <desütiÚ>AÇlog w©chdogƒÇbË oÀšjeùed chªÃls</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DISCNUM</Çme> <desütiÚ>DiscÚtšuou modchªÃÈcouÁ</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>JDISCEN</Çme> <desütiÚ>DiscÚtšuou modÚ injeùed chªÃls</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DISCEN</Çme> <desütiÚ>DiscÚtšuou modÚ„eguÏ¸chªÃls</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>JAUTO</Çme> <desütiÚ>Autom©iøšjeùed grou°cÚv”siÚ</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>AWDSGL</Çme> <desütiÚ>EÇbËhw©chdog oÀ¨sšgË chªÃÈš sÿÀmode</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>SCAN</Çme> <desütiÚ>SÿÀmode</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>JEOCIE</Çme> <desütiÚ>IÁ”ru±ƒÇbË šjeùed chªÃls</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>AWDIE</Çme> <desütiÚ>AÇlog w©chdog iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>EOCIE</Çme> <desütiÚ>IÁ”ru±ƒÇbË EOC</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>AWDCH</Çme> <desütiÚ>AÇlog w©chdog chªÃÈ£Ëù b™s</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>5</b™Width> </f›ld> </f›lds> </> <> <Çme>CR2</Çme> <di¥ÏyName>CR2</di¥ÏyName> <desütiÚ>cÚŒÞ 2</desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>TSVREFE</Çme> <desütiÚ>Tem³¿tu» s’sÜ‡nd VREFINTƒÇbË</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>SWSTART</Çme> <desütiÚ>S¹ cÚv”siÚ oà»guÏ¸chªÃls</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>JSWSTART</Çme> <desütiÚ>S¹ cÚv”siÚ oàšjeùed chªÃls</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>EXTTRIG</Çme> <desütiÚ>Ex‹º®rigg” cÚv”siÚ mod»guÏ¸chªÃls</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>EXTSEL</Çme> <desütiÚ>Ex‹º®ƒv’ˆ£Ëù »guÏ¸group</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>JEXTTRIG</Çme> <desütiÚ>Ex‹º®rigg” cÚv”siÚ modšjeùed chªÃls</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>JEXTSEL</Çme> <desütiÚ>Ex‹º®ƒv’ˆ£Ëù šjeùed group</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>ALIGN</Çme> <desütiÚ>D©¨®ignm’t</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DMA</Çme> <desütiÚ>Dœeù memÜy‡cûs mode</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>RSTCAL</Çme> <desütiÚ>Re£ˆÿlib¿tiÚ</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CAL</Çme> <desütiÚ>A/D c®ib¿tiÚ</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CONT</Çme> <desütiÚ>CÚtšuou cÚv”siÚ</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>ADON</Çme> <desütiÚ>A/D cÚv”‹¸ON / OFF</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>SMPR1</Çme> <di¥ÏyName>SMPR1</di¥ÏyName> <desütiÚ>§m¶tim1</desütiÚ> <add»ssOff£t>0xC</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>SMP10</Çme> <desütiÚ>ChªÃÈ10 sam¶tim£ËùiÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>SMP11</Çme> <desütiÚ>ChªÃÈ11 sam¶tim£ËùiÚ</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>SMP12</Çme> <desütiÚ>ChªÃÈ12 sam¶tim£ËùiÚ</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>SMP13</Çme> <desütiÚ>ChªÃÈ13 sam¶tim£ËùiÚ</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>SMP14</Çme> <desütiÚ>ChªÃÈ14 sam¶tim£ËùiÚ</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>SMP15</Çme> <desütiÚ>ChªÃÈ15 sam¶tim£ËùiÚ</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>SMP16</Çme> <desütiÚ>ChªÃÈ16 sam¶tim£ËùiÚ</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>SMP17</Çme> <desütiÚ>ChªÃÈ17 sam¶tim£ËùiÚ</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>3</b™Width> </f›ld> </f›lds> </> <> <Çme>SMPR2</Çme> <di¥ÏyName>SMPR2</di¥ÏyName> <desütiÚ>§m¶tim2</desütiÚ> <add»ssOff£t>0x10</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>SMP0</Çme> <desütiÚ>ChªÃÈ0 sam¶tim£ËùiÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>SMP1</Çme> <desütiÚ>ChªÃÈ1 sam¶tim£ËùiÚ</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>SMP2</Çme> <desütiÚ>ChªÃÈ2 sam¶tim£ËùiÚ</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>SMP3</Çme> <desütiÚ>ChªÃÈ3 sam¶tim£ËùiÚ</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>SMP4</Çme> <desütiÚ>ChªÃÈ4 sam¶tim£ËùiÚ</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>SMP5</Çme> <desütiÚ>ChªÃÈ5 sam¶tim£ËùiÚ</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>SMP6</Çme> <desütiÚ>ChªÃÈ6 sam¶tim£ËùiÚ</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>SMP7</Çme> <desütiÚ>ChªÃÈ7 sam¶tim£ËùiÚ</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>SMP8</Çme> <desütiÚ>ChªÃÈ8 sam¶tim£ËùiÚ</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>SMP9</Çme> <desütiÚ>ChªÃÈ9 sam¶tim£ËùiÚ</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>3</b™Width> </f›ld> </f›lds> </> <> <Çme>JOFR1</Çme> <di¥ÏyName>JOFR1</di¥ÏyName> <desütiÚ>šjeùed chªÃÈd©¨off£ˆx</desütiÚ> <add»ssOff£t>0x14</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>JOFFSET1</Çme> <desütiÚ>D©¨off£ˆšjeùed chªÃÈx</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>12</b™Width> </f›ld> </f›lds> </> <> <Çme>JOFR2</Çme> <di¥ÏyName>JOFR2</di¥ÏyName> <desütiÚ>šjeùed chªÃÈd©¨off£ˆx</desütiÚ> <add»ssOff£t>0x18</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>JOFFSET2</Çme> <desütiÚ>D©¨off£ˆšjeùed chªÃÈx</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>12</b™Width> </f›ld> </f›lds> </> <> <Çme>JOFR3</Çme> <di¥ÏyName>JOFR3</di¥ÏyName> <desütiÚ>šjeùed chªÃÈd©¨off£ˆx</desütiÚ> <add»ssOff£t>0x1C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>JOFFSET3</Çme> <desütiÚ>D©¨off£ˆšjeùed chªÃÈx</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>12</b™Width> </f›ld> </f›lds> </> <> <Çme>JOFR4</Çme> <di¥ÏyName>JOFR4</di¥ÏyName> <desütiÚ>šjeùed chªÃÈd©¨off£ˆx</desütiÚ> <add»ssOff£t>0x20</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>JOFFSET4</Çme> <desütiÚ>D©¨off£ˆšjeùed chªÃÈx</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>12</b™Width> </f›ld> </f›lds> </> <> <Çme>HTR</Çme> <di¥ÏyName>HTR</di¥ÏyName> <desütiÚ>w©chdog high”h»shÞd </desütiÚ> <add»ssOff£t>0x24</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000FFF</»£tV®ue> <f›lds> <f›ld> <Çme>HT</Çme> <desütiÚ>AÇlog w©chdog high”h»shÞd</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>12</b™Width> </f›ld> </f›lds> </> <> <Çme>LTR</Çme> <di¥ÏyName>LTR</di¥ÏyName> <desütiÚ>w©chdog†ow”h»shÞd </desütiÚ> <add»ssOff£t>0x28</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>LT</Çme> <desütiÚ>AÇlog w©chdog†ow”h»shÞd</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>12</b™Width> </f›ld> </f›lds> </> <> <Çme>SQR1</Çme> <di¥ÏyName>SQR1</di¥ÏyName> <desütiÚ>»guÏ¸£qu’û 1</desütiÚ> <add»ssOff£t>0x2C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>L</Çme> <desütiÚ>ReguÏ¸chªÃÈ£qu’û†’gth</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>SQ16</Çme> <desütiÚ>16th cÚv”siÚ iÀ»guÏ¸£qu’û</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>SQ15</Çme> <desütiÚ>15th cÚv”siÚ iÀ»guÏ¸£qu’û</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>SQ14</Çme> <desütiÚ>14th cÚv”siÚ iÀ»guÏ¸£qu’û</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>SQ13</Çme> <desütiÚ>13th cÚv”siÚ iÀ»guÏ¸£qu’û</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>5</b™Width> </f›ld> </f›lds> </> <> <Çme>SQR2</Çme> <di¥ÏyName>SQR2</di¥ÏyName> <desütiÚ>»guÏ¸£qu’û 2</desütiÚ> <add»ssOff£t>0x30</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>SQ12</Çme> <desütiÚ>12th cÚv”siÚ iÀ»guÏ¸£qu’û</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>SQ11</Çme> <desütiÚ>11th cÚv”siÚ iÀ»guÏ¸£qu’û</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>SQ10</Çme> <desütiÚ>10th cÚv”siÚ iÀ»guÏ¸£qu’û</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>SQ9</Çme> <desütiÚ>9th cÚv”siÚ iÀ»guÏ¸£qu’û</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>SQ8</Çme> <desütiÚ>8th cÚv”siÚ iÀ»guÏ¸£qu’û</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>SQ7</Çme> <desütiÚ>7th cÚv”siÚ iÀ»guÏ¸£qu’û</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>5</b™Width> </f›ld> </f›lds> </> <> <Çme>SQR3</Çme> <di¥ÏyName>SQR3</di¥ÏyName> <desütiÚ>»guÏ¸£qu’û 3</desütiÚ> <add»ssOff£t>0x34</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>SQ6</Çme> <desütiÚ>6th cÚv”siÚ iÀ»guÏ¸£qu’û</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>SQ5</Çme> <desütiÚ>5th cÚv”siÚ iÀ»guÏ¸£qu’û</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>SQ4</Çme> <desütiÚ>4th cÚv”siÚ iÀ»guÏ¸£qu’û</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>SQ3</Çme> <desütiÚ>3rd cÚv”siÚ iÀ»guÏ¸£qu’û</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>SQ2</Çme> <desütiÚ>2nd cÚv”siÚ iÀ»guÏ¸£qu’û</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>SQ1</Çme> <desütiÚ>1¡ cÚv”siÚ iÀ»guÏ¸£qu’û</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>5</b™Width> </f›ld> </f›lds> </> <> <Çme>JSQR</Çme> <di¥ÏyName>JSQR</di¥ÏyName> <desütiÚ>šjeùed sequ’û </desütiÚ> <add»ssOff£t>0x38</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>JL</Çme> <desütiÚ>Injeùed sequ’û†’gth</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>JSQ4</Çme> <desütiÚ>4th cÚv”siÚ iÀšjeùed sequ’û</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>JSQ3</Çme> <desütiÚ>3rd cÚv”siÚ iÀšjeùed sequ’û</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>JSQ2</Çme> <desütiÚ>2nd cÚv”siÚ iÀšjeùed sequ’û</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>JSQ1</Çme> <desütiÚ>1¡ cÚv”siÚ iÀšjeùed sequ’û</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>5</b™Width> </f›ld> </f›lds> </> <> <Çme>JDR1</Çme> <di¥ÏyName>JDR1</di¥ÏyName> <desütiÚ>šjeùed d©¨x</desütiÚ> <add»ssOff£t>0x3C</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>JDATA</Çme> <desütiÚ>Injeùed d©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>JDR2</Çme> <di¥ÏyName>JDR2</di¥ÏyName> <desütiÚ>šjeùed d©¨x</desütiÚ> <add»ssOff£t>0x40</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>JDATA</Çme> <desütiÚ>Injeùed d©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>JDR3</Çme> <di¥ÏyName>JDR3</di¥ÏyName> <desütiÚ>šjeùed d©¨x</desütiÚ> <add»ssOff£t>0x44</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>JDATA</Çme> <desütiÚ>Injeùed d©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>JDR4</Çme> <di¥ÏyName>JDR4</di¥ÏyName> <desütiÚ>šjeùed d©¨x</desütiÚ> <add»ssOff£t>0x48</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>JDATA</Çme> <desütiÚ>Injeùed d©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>DR</Çme> <di¥ÏyName>DR</di¥ÏyName> <desütiÚ>»guÏ¸d©¨</desütiÚ> <add»ssOff£t>0x4C</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>DATA</Çme> <desütiÚ>ReguÏ¸d©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”® d”ivedFrom="ADC2"> <Çme>ADC3</Çme> <ba£Add»ss>0x40013C00</ba£Add»ss> <š‹¼u±> <Çme>ADC3</Çme> <desütiÚ>ADC3 glob® iÁ”ru±</desütiÚ> <v®ue>47</v®ue> </š‹¼u±> </³rh”®> <³rh”®> <Çme>CAN</Çme> <desütiÚ>
CÚŒÞËr
 
¬—
 
ÃtwÜk
</desütiÚ> <groupName>CAN</groupName> <ba£Add»ss>0x40006400</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x400</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <š‹¼u±> <Çme>
CAN1_TX
</Çme> <desütiÚ>CAN1 TX iÁ”ru±s</desütiÚ> <v®ue>19</v®ue> </š‹¼u±> <š‹¼u±> <Çme>
CAN1_RX0
</Çme> <desütiÚ>CAN1 
RX0
 iÁ”ru±s</desütiÚ> <v®ue>20</v®ue> </š‹¼u±> <š‹¼u±> <Çme>
CAN1_RX1
</Çme> <desütiÚ>CAN1 
RX1
 iÁ”ru±</desütiÚ> <v®ue>21</v®ue> </š‹¼u±> <š‹¼u±> <Çme>
CAN1_SCE
</Çme> <desütiÚ>CAN1 
SCE
 iÁ”ru±</desütiÚ> <v®ue>22</v®ue> </š‹¼u±> <»gi¡”s> <> <Çme>
CAN_MCR
</Çme> <di¥ÏyName>CAN_MCR</di¥ÏyName> <desütiÚ>CAN_MCR</desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
DBF
</Çme> <desütiÚ>DBF</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RESET
</Çme> <desütiÚ>RESET</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TTCM
</Çme> <desütiÚ>TTCM</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ABOM
</Çme> <desütiÚ>ABOM</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
AWUM
</Çme> <desütiÚ>AWUM</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
NART
</Çme> <desütiÚ>NART</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RFLM
</Çme> <desütiÚ>RFLM</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TXFP
</Çme> <desütiÚ>TXFP</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SLEEP
</Çme> <desütiÚ>SLEEP</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
INRQ
</Çme> <desütiÚ>INRQ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
CAN_MSR
</Çme> <di¥ÏyName>CAN_MSR</di¥ÏyName> <desütiÚ>CAN_MSR</desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>RX</Çme> <desütiÚ>RX</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
SAMP
</Çme> <desütiÚ>SAMP</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
RXM
</Çme> <desütiÚ>RXM</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
TXM
</Çme> <desütiÚ>TXM</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
SLAKI
</Çme> <desütiÚ>SLAKI</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
WKUI
</Çme> <desütiÚ>WKUI</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
ERRI
</Çme> <desütiÚ>ERRI</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
SLAK
</Çme> <desütiÚ>SLAK</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
INAK
</Çme> <desütiÚ>INAK</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> </f›lds> </> <> <Çme>
CAN_TSR
</Çme> <di¥ÏyName>CAN_TSR</di¥ÏyName> <desütiÚ>CAN_TSR</desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
LOW2
</Çme> <desütiÚ>
Lowe¡
 
´iÜ™y
 fÏg 
mažbox
 2</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
LOW1
</Çme> <desütiÚ>Lowe¡…riÜ™y fÏg mažbox 1</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
LOW0
</Çme> <desütiÚ>Lowe¡…riÜ™y fÏg mažbox 0</desütiÚ> <b™Off£t>29</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
TME2
</Çme> <desütiÚ>Lowe¡…riÜ™y fÏg mažbox 2</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
TME1
</Çme> <desütiÚ>Lowe¡…riÜ™y fÏg mažbox 1</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
TME0
</Çme> <desütiÚ>Lowe¡…riÜ™y fÏg mažbox 0</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
CODE
</Çme> <desütiÚ>CODE</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>2</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
ABRQ2
</Çme> <desütiÚ>ABRQ2</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
TERR2
</Çme> <desütiÚ>TERR2</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
ALST2
</Çme> <desütiÚ>ALST2</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
TXOK2
</Çme> <desütiÚ>TXOK2</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
RQCP2
</Çme> <desütiÚ>RQCP2</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
ABRQ1
</Çme> <desütiÚ>ABRQ1</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
TERR1
</Çme> <desütiÚ>TERR1</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
ALST1
</Çme> <desütiÚ>ALST1</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
TXOK1
</Çme> <desütiÚ>TXOK1</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
RQCP1
</Çme> <desütiÚ>RQCP1</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
ABRQ0
</Çme> <desütiÚ>ABRQ0</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
TERR0
</Çme> <desütiÚ>TERR0</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
ALST0
</Çme> <desütiÚ>ALST0</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
TXOK0
</Çme> <desütiÚ>TXOK0</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
RQCP0
</Çme> <desütiÚ>RQCP0</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> </f›lds> </> <> <Çme>
CAN_RF0R
</Çme> <di¥ÏyName>CAN_RF0R</di¥ÏyName> <desütiÚ>CAN_RF0R</desütiÚ> <add»ssOff£t>0xC</add»ssOff£t> <size>0x20</size> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
RFOM0
</Çme> <desütiÚ>RFOM0</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
FOVR0
</Çme> <desütiÚ>FOVR0</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
FULL0
</Çme> <desütiÚ>FULL0</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
FMP0
</Çme> <desütiÚ>FMP0</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>2</b™Width> <acûss>»ad-Úly</acûss> </f›ld> </f›lds> </> <> <Çme>
CAN_RF1R
</Çme> <di¥ÏyName>CAN_RF1R</di¥ÏyName> <desütiÚ>CAN_RF1R</desütiÚ> <add»ssOff£t>0x10</add»ssOff£t> <size>0x20</size> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
RFOM1
</Çme> <desütiÚ>RFOM1</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
FOVR1
</Çme> <desütiÚ>FOVR1</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
FULL1
</Çme> <desütiÚ>FULL1</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
FMP1
</Çme> <desütiÚ>FMP1</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>2</b™Width> <acûss>»ad-Úly</acûss> </f›ld> </f›lds> </> <> <Çme>
CAN_IER
</Çme> <di¥ÏyName>CAN_IER</di¥ÏyName> <desütiÚ>CAN_IER</desütiÚ> <add»ssOff£t>0x14</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
SLKIE
</Çme> <desütiÚ>SLKIE</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
WKUIE
</Çme> <desütiÚ>WKUIE</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>ERRIE</Çme> <desütiÚ>ERRIE</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
LECIE
</Çme> <desütiÚ>LECIE</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BOFIE
</Çme> <desütiÚ>BOFIE</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EPVIE
</Çme> <desütiÚ>EPVIE</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EWGIE
</Çme> <desütiÚ>EWGIE</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FOVIE1
</Çme> <desütiÚ>FOVIE1</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FFIE1
</Çme> <desütiÚ>FFIE1</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FMPIE1
</Çme> <desütiÚ>FMPIE1</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FOVIE0
</Çme> <desütiÚ>FOVIE0</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FFIE0
</Çme> <desütiÚ>FFIE0</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FMPIE0
</Çme> <desütiÚ>FMPIE0</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TMEIE
</Çme> <desütiÚ>TMEIE</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
CAN_ESR
</Çme> <di¥ÏyName>CAN_ESR</di¥ÏyName> <desütiÚ>CAN_ESR</desütiÚ> <add»ssOff£t>0x18</add»ssOff£t> <size>0x20</size> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
REC
</Çme> <desütiÚ>REC</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>8</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
TEC
</Çme> <desütiÚ>TEC</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
LEC
</Çme> <desütiÚ>LEC</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>3</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
BOFF
</Çme> <desütiÚ>BOFF</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
EPVF
</Çme> <desütiÚ>EPVF</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
EWGF
</Çme> <desütiÚ>EWGF</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> </f›lds> </> <> <Çme>
CAN_BTR
</Çme> <di¥ÏyName>CAN_BTR</di¥ÏyName> <desütiÚ>CAN_BTR</desütiÚ> <add»ssOff£t>0x1C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
SILM
</Çme> <desütiÚ>SILM</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
LBKM
</Çme> <desütiÚ>LBKM</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SJW
</Çme> <desütiÚ>SJW</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
TS2
</Çme> <desütiÚ>TS2</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
TS1
</Çme> <desütiÚ>TS1</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
BRP
</Çme> <desütiÚ>BRP</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>10</b™Width> </f›ld> </f›lds> </> <> <Çme>
CAN_TI0R
</Çme> <di¥ÏyName>CAN_TI0R</di¥ÏyName> <desütiÚ>CAN_TI0R</desütiÚ> <add»ssOff£t>0x180</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
STID
</Çme> <desütiÚ>STID</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>11</b™Width> </f›ld> <f›ld> <Çme>
EXID
</Çme> <desütiÚ>EXID</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>18</b™Width> </f›ld> <f›ld> <Çme>
IDE
</Çme> <desütiÚ>IDE</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RTR
</Çme> <desütiÚ>RTR</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TXRQ
</Çme> <desütiÚ>TXRQ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
CAN_TDT0R
</Çme> <di¥ÏyName>CAN_TDT0R</di¥ÏyName> <desütiÚ>CAN_TDT0R</desütiÚ> <add»ssOff£t>0x184</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
TIME
</Çme> <desütiÚ>TIME</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>16</b™Width> </f›ld> <f›ld> <Çme>
TGT
</Çme> <desütiÚ>TGT</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DLC
</Çme> <desütiÚ>DLC</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> </f›lds> </> <> <Çme>
CAN_TDL0R
</Çme> <di¥ÏyName>CAN_TDL0R</di¥ÏyName> <desütiÚ>CAN_TDL0R</desütiÚ> <add»ssOff£t>0x188</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
DATA3
</Çme> <desütiÚ>DATA3</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>
DATA2
</Çme> <desütiÚ>DATA2</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>
DATA1
</Çme> <desütiÚ>DATA1</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>
DATA0
</Çme> <desütiÚ>DATA0</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
CAN_TDH0R
</Çme> <di¥ÏyName>CAN_TDH0R</di¥ÏyName> <desütiÚ>CAN_TDH0R</desütiÚ> <add»ssOff£t>0x18C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
DATA7
</Çme> <desütiÚ>DATA7</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>
DATA6
</Çme> <desütiÚ>DATA6</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>
DATA5
</Çme> <desütiÚ>DATA5</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>
DATA4
</Çme> <desütiÚ>DATA4</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
CAN_TI1R
</Çme> <di¥ÏyName>CAN_TI1R</di¥ÏyName> <desütiÚ>CAN_TI1R</desütiÚ> <add»ssOff£t>0x190</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>STID</Çme> <desütiÚ>STID</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>11</b™Width> </f›ld> <f›ld> <Çme>EXID</Çme> <desütiÚ>EXID</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>18</b™Width> </f›ld> <f›ld> <Çme>IDE</Çme> <desütiÚ>IDE</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>RTR</Çme> <desütiÚ>RTR</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TXRQ</Çme> <desütiÚ>TXRQ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
CAN_TDT1R
</Çme> <di¥ÏyName>CAN_TDT1R</di¥ÏyName> <desütiÚ>CAN_TDT1R</desütiÚ> <add»ssOff£t>0x194</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>TIME</Çme> <desütiÚ>TIME</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>16</b™Width> </f›ld> <f›ld> <Çme>TGT</Çme> <desütiÚ>TGT</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DLC</Çme> <desütiÚ>DLC</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> </f›lds> </> <> <Çme>
CAN_TDL1R
</Çme> <di¥ÏyName>CAN_TDL1R</di¥ÏyName> <desütiÚ>CAN_TDL1R</desütiÚ> <add»ssOff£t>0x198</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>DATA3</Çme> <desütiÚ>DATA3</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>DATA2</Çme> <desütiÚ>DATA2</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>DATA1</Çme> <desütiÚ>DATA1</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>DATA0</Çme> <desütiÚ>DATA0</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
CAN_TDH1R
</Çme> <di¥ÏyName>CAN_TDH1R</di¥ÏyName> <desütiÚ>CAN_TDH1R</desütiÚ> <add»ssOff£t>0x19C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>DATA7</Çme> <desütiÚ>DATA7</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>DATA6</Çme> <desütiÚ>DATA6</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>DATA5</Çme> <desütiÚ>DATA5</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>DATA4</Çme> <desütiÚ>DATA4</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
CAN_TI2R
</Çme> <di¥ÏyName>CAN_TI2R</di¥ÏyName> <desütiÚ>CAN_TI2R</desütiÚ> <add»ssOff£t>0x1A0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>STID</Çme> <desütiÚ>STID</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>11</b™Width> </f›ld> <f›ld> <Çme>EXID</Çme> <desütiÚ>EXID</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>18</b™Width> </f›ld> <f›ld> <Çme>IDE</Çme> <desütiÚ>IDE</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>RTR</Çme> <desütiÚ>RTR</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TXRQ</Çme> <desütiÚ>TXRQ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
CAN_TDT2R
</Çme> <di¥ÏyName>CAN_TDT2R</di¥ÏyName> <desütiÚ>CAN_TDT2R</desütiÚ> <add»ssOff£t>0x1A4</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>TIME</Çme> <desütiÚ>TIME</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>16</b™Width> </f›ld> <f›ld> <Çme>TGT</Çme> <desütiÚ>TGT</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DLC</Çme> <desütiÚ>DLC</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> </f›lds> </> <> <Çme>
CAN_TDL2R
</Çme> <di¥ÏyName>CAN_TDL2R</di¥ÏyName> <desütiÚ>CAN_TDL2R</desütiÚ> <add»ssOff£t>0x1A8</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>DATA3</Çme> <desütiÚ>DATA3</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>DATA2</Çme> <desütiÚ>DATA2</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>DATA1</Çme> <desütiÚ>DATA1</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>DATA0</Çme> <desütiÚ>DATA0</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
CAN_TDH2R
</Çme> <di¥ÏyName>CAN_TDH2R</di¥ÏyName> <desütiÚ>CAN_TDH2R</desütiÚ> <add»ssOff£t>0x1AC</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>DATA7</Çme> <desütiÚ>DATA7</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>DATA6</Çme> <desütiÚ>DATA6</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>DATA5</Çme> <desütiÚ>DATA5</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>DATA4</Çme> <desütiÚ>DATA4</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
CAN_RI0R
</Çme> <di¥ÏyName>CAN_RI0R</di¥ÏyName> <desütiÚ>CAN_RI0R</desütiÚ> <add»ssOff£t>0x1B0</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>STID</Çme> <desütiÚ>STID</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>11</b™Width> </f›ld> <f›ld> <Çme>EXID</Çme> <desütiÚ>EXID</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>18</b™Width> </f›ld> <f›ld> <Çme>IDE</Çme> <desütiÚ>IDE</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>RTR</Çme> <desütiÚ>RTR</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
CAN_RDT0R
</Çme> <di¥ÏyName>CAN_RDT0R</di¥ÏyName> <desütiÚ>CAN_RDT0R</desütiÚ> <add»ssOff£t>0x1B4</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>TIME</Çme> <desütiÚ>TIME</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>16</b™Width> </f›ld> <f›ld> <Çme>
FMI
</Çme> <desütiÚ>FMI</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>DLC</Çme> <desütiÚ>DLC</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> </f›lds> </> <> <Çme>
CAN_RDL0R
</Çme> <di¥ÏyName>CAN_RDL0R</di¥ÏyName> <desütiÚ>CAN_RDL0R</desütiÚ> <add»ssOff£t>0x1B8</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>DATA3</Çme> <desütiÚ>DATA3</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>DATA2</Çme> <desütiÚ>DATA2</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>DATA1</Çme> <desütiÚ>DATA1</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>DATA0</Çme> <desütiÚ>DATA0</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
CAN_RDH0R
</Çme> <di¥ÏyName>CAN_RDH0R</di¥ÏyName> <desütiÚ>CAN_RDH0R</desütiÚ> <add»ssOff£t>0x1BC</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>DATA7</Çme> <desütiÚ>DATA7</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>DATA6</Çme> <desütiÚ>DATA6</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>DATA5</Çme> <desütiÚ>DATA5</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>DATA4</Çme> <desütiÚ>DATA4</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
CAN_RI1R
</Çme> <di¥ÏyName>CAN_RI1R</di¥ÏyName> <desütiÚ>CAN_RI1R</desütiÚ> <add»ssOff£t>0x1C0</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>STID</Çme> <desütiÚ>STID</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>11</b™Width> </f›ld> <f›ld> <Çme>EXID</Çme> <desütiÚ>EXID</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>18</b™Width> </f›ld> <f›ld> <Çme>IDE</Çme> <desütiÚ>IDE</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>RTR</Çme> <desütiÚ>RTR</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
CAN_RDT1R
</Çme> <di¥ÏyName>CAN_RDT1R</di¥ÏyName> <desütiÚ>CAN_RDT1R</desütiÚ> <add»ssOff£t>0x1C4</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>TIME</Çme> <desütiÚ>TIME</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>16</b™Width> </f›ld> <f›ld> <Çme>FMI</Çme> <desütiÚ>FMI</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>DLC</Çme> <desütiÚ>DLC</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> </f›lds> </> <> <Çme>
CAN_RDL1R
</Çme> <di¥ÏyName>CAN_RDL1R</di¥ÏyName> <desütiÚ>CAN_RDL1R</desütiÚ> <add»ssOff£t>0x1C8</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>DATA3</Çme> <desütiÚ>DATA3</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>DATA2</Çme> <desütiÚ>DATA2</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>DATA1</Çme> <desütiÚ>DATA1</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>DATA0</Çme> <desütiÚ>DATA0</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
CAN_RDH1R
</Çme> <di¥ÏyName>CAN_RDH1R</di¥ÏyName> <desütiÚ>CAN_RDH1R</desütiÚ> <add»ssOff£t>0x1CC</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>DATA7</Çme> <desütiÚ>DATA7</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>DATA6</Çme> <desütiÚ>DATA6</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>DATA5</Çme> <desütiÚ>DATA5</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>DATA4</Çme> <desütiÚ>DATA4</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
CAN_FMR
</Çme> <di¥ÏyName>CAN_FMR</di¥ÏyName> <desütiÚ>CAN_FMR</desütiÚ> <add»ssOff£t>0x200</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
FINIT
</Çme> <desütiÚ>FINIT</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
CAN_FM1R
</Çme> <di¥ÏyName>CAN_FM1R</di¥ÏyName> <desütiÚ>CAN_FM1R</desütiÚ> <add»ssOff£t>0x204</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
FBM0
</Çme> <desütiÚ>
Fž‹r
 mode</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FBM1
</Çme> <desütiÚ>Fž‹¸mode</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FBM2
</Çme> <desütiÚ>Fž‹¸mode</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FBM3
</Çme> <desütiÚ>Fž‹¸mode</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FBM4
</Çme> <desütiÚ>Fž‹¸mode</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FBM5
</Çme> <desütiÚ>Fž‹¸mode</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FBM6
</Çme> <desütiÚ>Fž‹¸mode</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FBM7
</Çme> <desütiÚ>Fž‹¸mode</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FBM8
</Çme> <desütiÚ>Fž‹¸mode</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FBM9
</Çme> <desütiÚ>Fž‹¸mode</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FBM10
</Çme> <desütiÚ>Fž‹¸mode</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FBM11
</Çme> <desütiÚ>Fž‹¸mode</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FBM12
</Çme> <desütiÚ>Fž‹¸mode</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FBM13
</Çme> <desütiÚ>Fž‹¸mode</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
CAN_FS1R
</Çme> <di¥ÏyName>CAN_FS1R</di¥ÏyName> <desütiÚ>CAN_FS1R</desütiÚ> <add»ssOff£t>0x20C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
FSC0
</Çme> <desütiÚ>Fž‹¸
sÿË
 cÚfigu¿tiÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FSC1
</Çme> <desütiÚ>Fž‹¸sÿË cÚfigu¿tiÚ</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FSC2
</Çme> <desütiÚ>Fž‹¸sÿË cÚfigu¿tiÚ</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FSC3
</Çme> <desütiÚ>Fž‹¸sÿË cÚfigu¿tiÚ</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FSC4
</Çme> <desütiÚ>Fž‹¸sÿË cÚfigu¿tiÚ</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FSC5
</Çme> <desütiÚ>Fž‹¸sÿË cÚfigu¿tiÚ</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FSC6
</Çme> <desütiÚ>Fž‹¸sÿË cÚfigu¿tiÚ</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FSC7
</Çme> <desütiÚ>Fž‹¸sÿË cÚfigu¿tiÚ</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FSC8
</Çme> <desütiÚ>Fž‹¸sÿË cÚfigu¿tiÚ</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FSC9
</Çme> <desütiÚ>Fž‹¸sÿË cÚfigu¿tiÚ</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FSC10
</Çme> <desütiÚ>Fž‹¸sÿË cÚfigu¿tiÚ</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FSC11
</Çme> <desütiÚ>Fž‹¸sÿË cÚfigu¿tiÚ</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FSC12
</Çme> <desütiÚ>Fž‹¸sÿË cÚfigu¿tiÚ</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FSC13
</Çme> <desütiÚ>Fž‹¸sÿË cÚfigu¿tiÚ</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
CAN_FFA1R
</Çme> <di¥ÏyName>CAN_FFA1R</di¥ÏyName> <desütiÚ>CAN_FFA1R</desütiÚ> <add»ssOff£t>0x214</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
FFA0
</Çme> <desütiÚ>Fž‹¸FIFO 
assignm’t
 fž‹¸0</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FFA1
</Çme> <desütiÚ>Fž‹¸FIFO‡ssignm’ˆfž‹¸1</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FFA2
</Çme> <desütiÚ>Fž‹¸FIFO‡ssignm’ˆfž‹¸2</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FFA3
</Çme> <desütiÚ>Fž‹¸FIFO‡ssignm’ˆfž‹¸3</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FFA4
</Çme> <desütiÚ>Fž‹¸FIFO‡ssignm’ˆfž‹¸4</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FFA5
</Çme> <desütiÚ>Fž‹¸FIFO‡ssignm’ˆfž‹¸5</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FFA6
</Çme> <desütiÚ>Fž‹¸FIFO‡ssignm’ˆfž‹¸6</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FFA7
</Çme> <desütiÚ>Fž‹¸FIFO‡ssignm’ˆfž‹¸7</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FFA8
</Çme> <desütiÚ>Fž‹¸FIFO‡ssignm’ˆfž‹¸8</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FFA9
</Çme> <desütiÚ>Fž‹¸FIFO‡ssignm’ˆfž‹¸9</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FFA10
</Çme> <desütiÚ>Fž‹¸FIFO‡ssignm’ˆfž‹¸10</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FFA11
</Çme> <desütiÚ>Fž‹¸FIFO‡ssignm’ˆfž‹¸11</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FFA12
</Çme> <desütiÚ>Fž‹¸FIFO‡ssignm’ˆfž‹¸12</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FFA13
</Çme> <desütiÚ>Fž‹¸FIFO‡ssignm’ˆfž‹¸13</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
CAN_FA1R
</Çme> <di¥ÏyName>CAN_FA1R</di¥ÏyName> <desütiÚ>CAN_FA1R</desütiÚ> <add»ssOff£t>0x21C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
FACT0
</Çme> <desütiÚ>Fž‹¸aùive</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FACT1
</Çme> <desütiÚ>Fž‹¸aùive</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FACT2
</Çme> <desütiÚ>Fž‹¸aùive</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FACT3
</Çme> <desütiÚ>Fž‹¸aùive</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FACT4
</Çme> <desütiÚ>Fž‹¸aùive</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FACT5
</Çme> <desütiÚ>Fž‹¸aùive</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FACT6
</Çme> <desütiÚ>Fž‹¸aùive</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FACT7
</Çme> <desütiÚ>Fž‹¸aùive</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FACT8
</Çme> <desütiÚ>Fž‹¸aùive</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FACT9
</Çme> <desütiÚ>Fž‹¸aùive</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FACT10
</Çme> <desütiÚ>Fž‹¸aùive</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FACT11
</Çme> <desütiÚ>Fž‹¸aùive</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FACT12
</Çme> <desütiÚ>Fž‹¸aùive</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FACT13
</Çme> <desütiÚ>Fž‹¸aùive</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
F0R1
</Çme> <di¥ÏyName>F0R1</di¥ÏyName> <desütiÚ>Fž‹¸
bªk
 0 1</desütiÚ> <add»ssOff£t>0x240</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
FB0
</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FB1
</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FB2
</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FB3
</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FB4
</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FB5
</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FB6
</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FB7
</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FB8
</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FB9
</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FB10
</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FB11
</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FB12
</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FB13
</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FB14
</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FB15
</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FB16
</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FB17
</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FB18
</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FB19
</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FB20
</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FB21
</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FB22
</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FB23
</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FB24
</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FB25
</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FB26
</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FB27
</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FB28
</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FB29
</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>29</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FB30
</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FB31
</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
F0R2
</Çme> <di¥ÏyName>F0R2</di¥ÏyName> <desütiÚ>Fž‹¸bªk 0 2</desütiÚ> <add»ssOff£t>0x244</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>FB0</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB1</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB2</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB3</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB4</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB5</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB6</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB7</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB8</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB9</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB10</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB11</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB12</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB13</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB14</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB15</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB16</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB17</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB18</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB19</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB20</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB21</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB22</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB23</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB24</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB25</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB26</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB27</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB28</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB29</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>29</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB30</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB31</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
F1R1
</Çme> <di¥ÏyName>F1R1</di¥ÏyName> <desütiÚ>Fž‹¸bªk 1 1</desütiÚ> <add»ssOff£t>0x248</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>FB0</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB1</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB2</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB3</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB4</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB5</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB6</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB7</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB8</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB9</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB10</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB11</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB12</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB13</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB14</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB15</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB16</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB17</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB18</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB19</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB20</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB21</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB22</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB23</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB24</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB25</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB26</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB27</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB28</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB29</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>29</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB30</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB31</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
F1R2
</Çme> <di¥ÏyName>F1R2</di¥ÏyName> <desütiÚ>Fž‹¸bªk 1 2</desütiÚ> <add»ssOff£t>0x24C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>FB0</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB1</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB2</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB3</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB4</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB5</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB6</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB7</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB8</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB9</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB10</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB11</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB12</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB13</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB14</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB15</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB16</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB17</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB18</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB19</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB20</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB21</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB22</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB23</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB24</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB25</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB26</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB27</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB28</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB29</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>29</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB30</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB31</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
F2R1
</Çme> <di¥ÏyName>F2R1</di¥ÏyName> <desütiÚ>Fž‹¸bªk 2 1</desütiÚ> <add»ssOff£t>0x250</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>FB0</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB1</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB2</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB3</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB4</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB5</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB6</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB7</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB8</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB9</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB10</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB11</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB12</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB13</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB14</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB15</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB16</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB17</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB18</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB19</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB20</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB21</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB22</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB23</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB24</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB25</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB26</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB27</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB28</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB29</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>29</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB30</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB31</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
F2R2
</Çme> <di¥ÏyName>F2R2</di¥ÏyName> <desütiÚ>Fž‹¸bªk 2 2</desütiÚ> <add»ssOff£t>0x254</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>FB0</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB1</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB2</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB3</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB4</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB5</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB6</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB7</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB8</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB9</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB10</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB11</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB12</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB13</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB14</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB15</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB16</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB17</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB18</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB19</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB20</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB21</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB22</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB23</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB24</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB25</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB26</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB27</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB28</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB29</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>29</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB30</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB31</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
F3R1
</Çme> <di¥ÏyName>F3R1</di¥ÏyName> <desütiÚ>Fž‹¸bªk 3 1</desütiÚ> <add»ssOff£t>0x258</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>FB0</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB1</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB2</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB3</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB4</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB5</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB6</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB7</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB8</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB9</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB10</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB11</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB12</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB13</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB14</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB15</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB16</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB17</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB18</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB19</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB20</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB21</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB22</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB23</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB24</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB25</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB26</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB27</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB28</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB29</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>29</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB30</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB31</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
F3R2
</Çme> <di¥ÏyName>F3R2</di¥ÏyName> <desütiÚ>Fž‹¸bªk 3 2</desütiÚ> <add»ssOff£t>0x25C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>FB0</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB1</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB2</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB3</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB4</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB5</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB6</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB7</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB8</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB9</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB10</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB11</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB12</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB13</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB14</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB15</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB16</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB17</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB18</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB19</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB20</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB21</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB22</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB23</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB24</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB25</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB26</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB27</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB28</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB29</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>29</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB30</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB31</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
F4R1
</Çme> <di¥ÏyName>F4R1</di¥ÏyName> <desütiÚ>Fž‹¸bªk 4 1</desütiÚ> <add»ssOff£t>0x260</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>FB0</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB1</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB2</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB3</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB4</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB5</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB6</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB7</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB8</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB9</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB10</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB11</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB12</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB13</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB14</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB15</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB16</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB17</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB18</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB19</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB20</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB21</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB22</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB23</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB24</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB25</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB26</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB27</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB28</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB29</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>29</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB30</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB31</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
F4R2
</Çme> <di¥ÏyName>F4R2</di¥ÏyName> <desütiÚ>Fž‹¸bªk 4 2</desütiÚ> <add»ssOff£t>0x264</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>FB0</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB1</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB2</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB3</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB4</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB5</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB6</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB7</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB8</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB9</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB10</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB11</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB12</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB13</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB14</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB15</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB16</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB17</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB18</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB19</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB20</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB21</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB22</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB23</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB24</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB25</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB26</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB27</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB28</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB29</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>29</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB30</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB31</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
F5R1
</Çme> <di¥ÏyName>F5R1</di¥ÏyName> <desütiÚ>Fž‹¸bªk 5 1</desütiÚ> <add»ssOff£t>0x268</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>FB0</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB1</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB2</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB3</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB4</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB5</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB6</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB7</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB8</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB9</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB10</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB11</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB12</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB13</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB14</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB15</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB16</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB17</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB18</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB19</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB20</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB21</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB22</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB23</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB24</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB25</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB26</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB27</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB28</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB29</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>29</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB30</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB31</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
F5R2
</Çme> <di¥ÏyName>F5R2</di¥ÏyName> <desütiÚ>Fž‹¸bªk 5 2</desütiÚ> <add»ssOff£t>0x26C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>FB0</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB1</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB2</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB3</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB4</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB5</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB6</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB7</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB8</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB9</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB10</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB11</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB12</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB13</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB14</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB15</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB16</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB17</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB18</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB19</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB20</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB21</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB22</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB23</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB24</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB25</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB26</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB27</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB28</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB29</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>29</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB30</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB31</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
F6R1
</Çme> <di¥ÏyName>F6R1</di¥ÏyName> <desütiÚ>Fž‹¸bªk 6 1</desütiÚ> <add»ssOff£t>0x270</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>FB0</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB1</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB2</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB3</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB4</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB5</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB6</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB7</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB8</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB9</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB10</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB11</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB12</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB13</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB14</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB15</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB16</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB17</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB18</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB19</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB20</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB21</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB22</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB23</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB24</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB25</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB26</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB27</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB28</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB29</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>29</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB30</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB31</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
F6R2
</Çme> <di¥ÏyName>F6R2</di¥ÏyName> <desütiÚ>Fž‹¸bªk 6 2</desütiÚ> <add»ssOff£t>0x274</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>FB0</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB1</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB2</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB3</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB4</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB5</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB6</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB7</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB8</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB9</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB10</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB11</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB12</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB13</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB14</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB15</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB16</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB17</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB18</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB19</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB20</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB21</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB22</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB23</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB24</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB25</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB26</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB27</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB28</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB29</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>29</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB30</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB31</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
F7R1
</Çme> <di¥ÏyName>F7R1</di¥ÏyName> <desütiÚ>Fž‹¸bªk 7 1</desütiÚ> <add»ssOff£t>0x278</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>FB0</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB1</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB2</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB3</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB4</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB5</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB6</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB7</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB8</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB9</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB10</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB11</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB12</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB13</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB14</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB15</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB16</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB17</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB18</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB19</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB20</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB21</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB22</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB23</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB24</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB25</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB26</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB27</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB28</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB29</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>29</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB30</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB31</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
F7R2
</Çme> <di¥ÏyName>F7R2</di¥ÏyName> <desütiÚ>Fž‹¸bªk 7 2</desütiÚ> <add»ssOff£t>0x27C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>FB0</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB1</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB2</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB3</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB4</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB5</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB6</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB7</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB8</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB9</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB10</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB11</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB12</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB13</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB14</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB15</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB16</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB17</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB18</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB19</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB20</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB21</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB22</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB23</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB24</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB25</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB26</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB27</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB28</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB29</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>29</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB30</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB31</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
F8R1
</Çme> <di¥ÏyName>F8R1</di¥ÏyName> <desütiÚ>Fž‹¸bªk 8 1</desütiÚ> <add»ssOff£t>0x280</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>FB0</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB1</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB2</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB3</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB4</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB5</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB6</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB7</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB8</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB9</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB10</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB11</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB12</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB13</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB14</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB15</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB16</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB17</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB18</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB19</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB20</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB21</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB22</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB23</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB24</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB25</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB26</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB27</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB28</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB29</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>29</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB30</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB31</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
F8R2
</Çme> <di¥ÏyName>F8R2</di¥ÏyName> <desütiÚ>Fž‹¸bªk 8 2</desütiÚ> <add»ssOff£t>0x284</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>FB0</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB1</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB2</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB3</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB4</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB5</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB6</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB7</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB8</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB9</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB10</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB11</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB12</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB13</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB14</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB15</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB16</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB17</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB18</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB19</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB20</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB21</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB22</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB23</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB24</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB25</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB26</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB27</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB28</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB29</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>29</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB30</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB31</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
F9R1
</Çme> <di¥ÏyName>F9R1</di¥ÏyName> <desütiÚ>Fž‹¸bªk 9 1</desütiÚ> <add»ssOff£t>0x288</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>FB0</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB1</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB2</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB3</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB4</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB5</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB6</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB7</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB8</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB9</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB10</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB11</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB12</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB13</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB14</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB15</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB16</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB17</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB18</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB19</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB20</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB21</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB22</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB23</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB24</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB25</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB26</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB27</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB28</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB29</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>29</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB30</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB31</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
F9R2
</Çme> <di¥ÏyName>F9R2</di¥ÏyName> <desütiÚ>Fž‹¸bªk 9 2</desütiÚ> <add»ssOff£t>0x28C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>FB0</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB1</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB2</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB3</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB4</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB5</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB6</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB7</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB8</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB9</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB10</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB11</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB12</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB13</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB14</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB15</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB16</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB17</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB18</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB19</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB20</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB21</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB22</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB23</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB24</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB25</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB26</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB27</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB28</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB29</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>29</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB30</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB31</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
F10R1
</Çme> <di¥ÏyName>F10R1</di¥ÏyName> <desütiÚ>Fž‹¸bªk 10 1</desütiÚ> <add»ssOff£t>0x290</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>FB0</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB1</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB2</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB3</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB4</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB5</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB6</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB7</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB8</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB9</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB10</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB11</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB12</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB13</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB14</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB15</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB16</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB17</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB18</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB19</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB20</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB21</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB22</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB23</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB24</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB25</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB26</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB27</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB28</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB29</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>29</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB30</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB31</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
F10R2
</Çme> <di¥ÏyName>F10R2</di¥ÏyName> <desütiÚ>Fž‹¸bªk 10 2</desütiÚ> <add»ssOff£t>0x294</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>FB0</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB1</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB2</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB3</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB4</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB5</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB6</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB7</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB8</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB9</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB10</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB11</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB12</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB13</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB14</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB15</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB16</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB17</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB18</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB19</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB20</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB21</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB22</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB23</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB24</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB25</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB26</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB27</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB28</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB29</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>29</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB30</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB31</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
F11R1
</Çme> <di¥ÏyName>F11R1</di¥ÏyName> <desütiÚ>Fž‹¸bªk 11 1</desütiÚ> <add»ssOff£t>0x298</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>FB0</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB1</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB2</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB3</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB4</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB5</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB6</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB7</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB8</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB9</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB10</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB11</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB12</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB13</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB14</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB15</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB16</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB17</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB18</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB19</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB20</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB21</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB22</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB23</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB24</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB25</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB26</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB27</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB28</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB29</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>29</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB30</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB31</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
F11R2
</Çme> <di¥ÏyName>F11R2</di¥ÏyName> <desütiÚ>Fž‹¸bªk 11 2</desütiÚ> <add»ssOff£t>0x29C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>FB0</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB1</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB2</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB3</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB4</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB5</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB6</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB7</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB8</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB9</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB10</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB11</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB12</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB13</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB14</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB15</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB16</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB17</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB18</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB19</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB20</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB21</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB22</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB23</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB24</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB25</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB26</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB27</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB28</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB29</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>29</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB30</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB31</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
F12R1
</Çme> <di¥ÏyName>F12R1</di¥ÏyName> <desütiÚ>Fž‹¸bªk 4 1</desütiÚ> <add»ssOff£t>0x2A0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>FB0</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB1</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB2</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB3</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB4</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB5</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB6</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB7</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB8</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB9</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB10</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB11</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB12</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB13</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB14</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB15</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB16</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB17</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB18</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB19</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB20</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB21</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB22</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB23</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB24</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB25</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB26</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB27</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB28</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB29</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>29</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB30</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB31</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
F12R2
</Çme> <di¥ÏyName>F12R2</di¥ÏyName> <desütiÚ>Fž‹¸bªk 12 2</desütiÚ> <add»ssOff£t>0x2A4</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>FB0</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB1</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB2</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB3</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB4</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB5</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB6</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB7</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB8</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB9</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB10</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB11</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB12</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB13</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB14</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB15</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB16</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB17</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB18</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB19</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB20</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB21</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB22</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB23</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB24</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB25</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB26</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB27</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB28</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB29</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>29</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB30</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB31</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
F13R1
</Çme> <di¥ÏyName>F13R1</di¥ÏyName> <desütiÚ>Fž‹¸bªk 13 1</desütiÚ> <add»ssOff£t>0x2A8</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>FB0</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB1</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB2</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB3</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB4</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB5</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB6</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB7</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB8</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB9</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB10</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB11</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB12</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB13</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB14</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB15</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB16</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB17</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB18</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB19</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB20</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB21</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB22</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB23</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB24</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB25</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB26</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB27</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB28</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB29</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>29</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB30</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB31</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
F13R2
</Çme> <di¥ÏyName>F13R2</di¥ÏyName> <desütiÚ>Fž‹¸bªk 13 2</desütiÚ> <add»ssOff£t>0x2AC</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>FB0</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB1</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB2</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB3</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB4</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB5</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB6</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB7</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB8</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB9</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB10</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB11</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB12</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB13</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB14</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB15</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB16</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB17</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB18</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB19</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB20</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB21</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB22</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB23</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB24</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB25</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB26</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB27</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB28</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB29</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>29</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB30</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FB31</Çme> <desütiÚ>Fž‹¸b™s</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”®> <Çme>DAC</Çme> <desütiÚ>
Dig™®
Ø
ª®og
 cÚv”‹r</desütiÚ> <groupName>DAC</groupName> <ba£Add»ss>0x40007400</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x400</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <»gi¡”s> <> <Çme>CR</Çme> <di¥ÏyName>CR</di¥ÏyName> <desütiÚ>CÚŒÞ (
DAC_CR
)</desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
EN1
</Çme> <desütiÚ>DAC 
chªÃl1
ƒÇbË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BOFF1
</Çme> <desütiÚ>DAC chªÃl1 ouuˆbufã¸di§bË</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TEN1
</Çme> <desütiÚ>DAC chªÃl1rigg”ƒÇbË</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TSEL1
</Çme> <desütiÚ>DAC chªÃl1rigg” s–eùiÚ</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
WAVE1
</Çme> <desütiÚ>DAC chªÃl1 
noi£
/
ŒŸngË
 
wave
 g’”©iÚƒÇbË</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
MAMP1
</Çme> <desütiÚ>DAC chªÃl1 mask/
am¶™ude
 
£ËùÜ
</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
DMAEN1
</Çme> <desütiÚ>DAC chªÃl1 DMAƒÇbË</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EN2
</Çme> <desütiÚ>DAC 
chªÃl2
ƒÇbË</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BOFF2
</Çme> <desütiÚ>DAC chªÃl2 ouuˆbufã¸di§bË</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TEN2
</Çme> <desütiÚ>DAC chªÃl2rigg”ƒÇbË</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TSEL2
</Çme> <desütiÚ>DAC chªÃl2rigg” s–eùiÚ</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
WAVE2
</Çme> <desütiÚ>DAC chªÃl2‚oi£/ŒŸngË wavg’”©iÚƒÇbË</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
MAMP2
</Çme> <desütiÚ>DAC chªÃl2 mask/am¶™ud£ËùÜ</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
DMAEN2
</Çme> <desütiÚ>DAC chªÃl2 DMAƒÇbË</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
SWTRIGR
</Çme> <di¥ÏyName>SWTRIGR</di¥ÏyName> <desütiÚ>DAC soáw¬Œigg” (
DAC_SWTRIGR
)</desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>wr™e-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
SWTRIG1
</Çme> <desütiÚ>DAC chªÃl1 soáw¬Œigg”</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SWTRIG2
</Çme> <desütiÚ>DAC chªÃl2 soáw¬Œigg”</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
DHR12R1
</Çme> <di¥ÏyName>DHR12R1</di¥ÏyName> <desütiÚ>DAC chªÃl1 12-b™ 
right
-®igÃd d©¨
hÞdšg
 (
DAC_DHR12R1
)</desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
DACC1DHR
</Çme> <desütiÚ>DAC chªÃl1 12-b™„ight-®igÃd d©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>12</b™Width> </f›ld> </f›lds> </> <> <Çme>
DHR12L1
</Çme> <di¥ÏyName>DHR12L1</di¥ÏyName> <desütiÚ>DAC chªÃl1 12-b™ 
Ëá
‡ligÃd d©¨hÞdšg (
DAC_DHR12L1
)</desütiÚ> <add»ssOff£t>0xC</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>DACC1DHR</Çme> <desütiÚ>DAC chªÃl1 12-b™†eá-®igÃd d©a</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>12</b™Width> </f›ld> </f›lds> </> <> <Çme>
DHR8R1
</Çme> <di¥ÏyName>DHR8R1</di¥ÏyName> <desütiÚ>DAC chªÃl1 8-b™„ighˆ®igÃd d©¨hÞdšg (
DAC_DHR8R1
)</desütiÚ> <add»ssOff£t>0x10</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>DACC1DHR</Çme> <desütiÚ>DAC chªÃl1 8-b™„ight-®igÃd d©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
DHR12R2
</Çme> <di¥ÏyName>DHR12R2</di¥ÏyName> <desütiÚ>DAC chªÃl2 12-b™„ighˆ®igÃd d©¨hÞdšg (
DAC_DHR12R2
)</desütiÚ> <add»ssOff£t>0x14</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
DACC2DHR
</Çme> <desütiÚ>DAC chªÃl2 12-b™„ight-®igÃd d©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>12</b™Width> </f›ld> </f›lds> </> <> <Çme>
DHR12L2
</Çme> <di¥ÏyName>DHR12L2</di¥ÏyName> <desütiÚ>DAC chªÃl2 12-b™†eá‡ligÃd d©¨hÞdšg (
DAC_DHR12L2
)</desütiÚ> <add»ssOff£t>0x18</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>DACC2DHR</Çme> <desütiÚ>DAC chªÃl2 12-b™†eá-®igÃd d©a</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>12</b™Width> </f›ld> </f›lds> </> <> <Çme>
DHR8R2
</Çme> <di¥ÏyName>DHR8R2</di¥ÏyName> <desütiÚ>DAC chªÃl2 8-b™„ight-®igÃd d©¨hÞdšg (
DAC_DHR8R2
)</desütiÚ> <add»ssOff£t>0x1C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>DACC2DHR</Çme> <desütiÚ>DAC chªÃl2 8-b™„ight-®igÃd d©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
DHR12RD
</Çme> <di¥ÏyName>DHR12RD</di¥ÏyName> <desütiÚ>Du® DAC 12-b™„ight-®igÃd d©¨hÞdšg (
DAC_DHR12RD
), 
	gB™s
 31:28 
Re£rved
, B™ 15:12 Re£rved</desütiÚ> <add»ssOff£t>0x20</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>DACC1DHR</Çme> <desütiÚ>DAC chªÃl1 12-b™„ight-®igÃd d©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>12</b™Width> </f›ld> <f›ld> <Çme>DACC2DHR</Çme> <desütiÚ>DAC chªÃl2 12-b™„ight-®igÃd d©a</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>12</b™Width> </f›ld> </f›lds> </> <> <Çme>
DHR12LD
</Çme> <di¥ÏyName>DHR12LD</di¥ÏyName> <desütiÚ>
DUAL
 DAC 12-b™†eá‡ligÃd d©¨hÞdšg (
DAC_DHR12LD
), B™ 19:16 Re£rved, B™ 3:0 Re£rved</desütiÚ> <add»ssOff£t>0x24</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>DACC1DHR</Çme> <desütiÚ>DAC chªÃl1 12-b™†eá-®igÃd d©a</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>12</b™Width> </f›ld> <f›ld> <Çme>DACC2DHR</Çme> <desütiÚ>DAC chªÃl2 12-b™„ight-®igÃd d©a</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>12</b™Width> </f›ld> </f›lds> </> <> <Çme>
DHR8RD
</Çme> <di¥ÏyName>DHR8RD</di¥ÏyName> <desütiÚ>DUAL DAC 8-b™„ighˆ®igÃd d©¨hÞdšg (
DAC_DHR8RD
), B™ 31:16 Re£rved</desütiÚ> <add»ssOff£t>0x28</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>DACC1DHR</Çme> <desütiÚ>DAC chªÃl1 8-b™„ight-®igÃd d©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>DACC2DHR</Çme> <desütiÚ>DAC chªÃl2 8-b™„ight-®igÃd d©a</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
DOR1
</Çme> <di¥ÏyName>DOR1</di¥ÏyName> <desütiÚ>DAC chªÃl1 d©¨ouuˆ(
DAC_DOR1
)</desütiÚ> <add»ssOff£t>0x2C</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
DACC1DOR
</Çme> <desütiÚ>DAC chªÃl1 d©¨ouut</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>12</b™Width> </f›ld> </f›lds> </> <> <Çme>
DOR2
</Çme> <di¥ÏyName>DOR2</di¥ÏyName> <desütiÚ>DAC chªÃl2 d©¨ouuˆ(
DAC_DOR2
)</desütiÚ> <add»ssOff£t>0x30</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
DACC2DOR
</Çme> <desütiÚ>DAC chªÃl2 d©¨ouut</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>12</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”®> <Çme>
DBG
</Çme> <desütiÚ>
Debug
 
suµÜt
</desütiÚ> <groupName>DBG</groupName> <ba£Add»ss>0xE0042000</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x400</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <»gi¡”s> <> <Çme>
IDCODE
</Çme> <di¥ÏyName>IDCODE</di¥ÏyName> <desütiÚ>
DBGMCU_IDCODE
</desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x0</»£tV®ue> <f›lds> <f›ld> <Çme>
DEV_ID
</Çme> <desütiÚ>DEV_ID</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>12</b™Width> </f›ld> <f›ld> <Çme>
REV_ID
</Çme> <desütiÚ>REV_ID</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>CR</Çme> <di¥ÏyName>CR</di¥ÏyName> <desütiÚ>
DBGMCU_CR
</desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0</»£tV®ue> <f›lds> <f›ld> <Çme>
DBG_SLEEP
</Çme> <desütiÚ>DBG_SLEEP</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DBG_STOP
</Çme> <desütiÚ>DBG_STOP</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DBG_STANDBY
</Çme> <desütiÚ>DBG_STANDBY</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TRACE_IOEN
</Çme> <desütiÚ>TRACE_IOEN</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TRACE_MODE
</Çme> <desütiÚ>TRACE_MODE</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
DBG_IWDG_STOP
</Çme> <desütiÚ>DBG_IWDG_STOP</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DBG_WWDG_STOP
</Çme> <desütiÚ>DBG_WWDG_STOP</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DBG_TIM1_STOP
</Çme> <desütiÚ>DBG_TIM1_STOP</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DBG_TIM2_STOP
</Çme> <desütiÚ>DBG_TIM2_STOP</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DBG_TIM3_STOP
</Çme> <desütiÚ>DBG_TIM3_STOP</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DBG_TIM4_STOP
</Çme> <desütiÚ>DBG_TIM4_STOP</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DBG_CAN1_STOP
</Çme> <desütiÚ>DBG_CAN1_STOP</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DBG_I2C1_SMBUS_TIMEOUT
</Çme> <desütiÚ>DBG_I2C1_SMBUS_TIMEOUT</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DBG_I2C2_SMBUS_TIMEOUT
</Çme> <desütiÚ>DBG_I2C2_SMBUS_TIMEOUT</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DBG_TIM8_STOP
</Çme> <desütiÚ>DBG_TIM8_STOP</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DBG_TIM5_STOP
</Çme> <desütiÚ>DBG_TIM5_STOP</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DBG_TIM6_STOP
</Çme> <desütiÚ>DBG_TIM6_STOP</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DBG_TIM7_STOP
</Çme> <desütiÚ>DBG_TIM7_STOP</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DBG_CAN2_STOP
</Çme> <desütiÚ>DBG_CAN2_STOP</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”®> <Çme>
UART4
</Çme> <desütiÚ>Univ”§ÈasynchrÚou »ûiv”¿nsm™‹r</desütiÚ> <groupName>USART</groupName> <ba£Add»ss>0x40004C00</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x400</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <š‹¼u±> <Çme>UART4</Çme> <desütiÚ>UART4 glob® iÁ”ru±</desütiÚ> <v®ue>52</v®ue> </š‹¼u±> <»gi¡”s> <> <Çme>SR</Çme> <di¥ÏyName>SR</di¥ÏyName> <desütiÚ>
UART4_SR
</desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <»£tV®ue>0x0</»£tV®ue> <f›lds> <f›ld> <Çme>PE</Çme> <desütiÚ>P¬™yƒ¼Ü</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>FE</Çme> <desütiÚ>F¿mšgƒ¼Ü</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>NE</Çme> <desütiÚ>Noi£ƒ¼Ü fÏg</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>ORE</Çme> <desütiÚ>Ov”ruÀ”rÜ</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>IDLE</Çme> <desütiÚ>IDLE†šd‘eùed</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>RXNE</Çme> <desütiÚ>R—d d©¨nÙƒm±y</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>TC</Çme> <desütiÚ>T¿nsmissiÚ com¶‘e</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>TXE</Çme> <desütiÚ>T¿nsm™ d©¨em±y</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>LBD</Çme> <desütiÚ>LIN  d‘eùiÚ fÏg</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> </f›lds> </> <> <Çme>DR</Çme> <di¥ÏyName>DR</di¥ÏyName> <desütiÚ>
UART4_DR
</desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0</»£tV®ue> <f›lds> <f›ld> <Çme>DR</Çme> <desütiÚ>DR</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>9</b™Width> </f›ld> </f›lds> </> <> <Çme>BRR</Çme> <di¥ÏyName>BRR</di¥ÏyName> <desütiÚ>
UART4_BRR
</desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0</»£tV®ue> <f›lds> <f›ld> <Çme>DIV_F¿ùiÚ</Çme> <desütiÚ>DIV_F¿ùiÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>DIV_Mªtis§</Çme> <desütiÚ>DIV_Mªtis§</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>12</b™Width> </f›ld> </f›lds> </> <> <Çme>CR1</Çme> <di¥ÏyName>CR1</di¥ÏyName> <desütiÚ>
UART4_CR1
</desütiÚ> <add»ssOff£t>0xC</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0</»£tV®ue> <f›lds> <f›ld> <Çme>SBK</Çme> <desütiÚ>S’d </desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>RWU</Çme> <desütiÚ>Reûiv” wakeup</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>RE</Çme> <desütiÚ>Reûiv”ƒÇbË</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TE</Çme> <desütiÚ>T¿nsm™‹¸’abË</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>IDLEIE</Çme> <desütiÚ>IDLE iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>RXNEIE</Çme> <desütiÚ>RXNE iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TCIE</Çme> <desütiÚ>T¿nsmissiÚ com¶‘š‹¼u±ƒÇbË</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TXEIE</Çme> <desütiÚ>TXE iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PEIE</Çme> <desütiÚ>PE iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PS</Çme> <desütiÚ>P¬™y s–eùiÚ</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PCE</Çme> <desütiÚ>P¬™y cÚŒÞƒÇbË</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>WAKE</Çme> <desütiÚ>Wakeu°m‘hod</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>M</Çme> <desütiÚ>WÜd†’gth</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>UE</Çme> <desütiÚ>USARTƒÇbË</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>CR2</Çme> <di¥ÏyName>CR2</di¥ÏyName> <desütiÚ>
UART4_CR2
</desütiÚ> <add»ssOff£t>0x10</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0</»£tV®ue> <f›lds> <f›ld> <Çme>ADD</Çme> <desütiÚ>Add»s oàthUSART‚ode</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>LBDL</Çme> <desütiÚ>lš  d‘eùiÚ†’gth</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>LBDIE</Çme> <desütiÚ>LIN  d‘eùiÚ iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>STOP</Çme> <desütiÚ>STOP b™s</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>LINEN</Çme> <desütiÚ>LIN mod’abË</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>CR3</Çme> <di¥ÏyName>CR3</di¥ÏyName> <desütiÚ>
UART4_CR3
</desütiÚ> <add»ssOff£t>0x14</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0</»£tV®ue> <f›lds> <f›ld> <Çme>EIE</Çme> <desütiÚ>E¼Ü iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>IREN</Çme> <desütiÚ>IrDA mod’abË</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>IRLP</Çme> <desütiÚ>IrDA†ow-pow”</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>HDSEL</Çme> <desütiÚ>H®f-du¶ex s–eùiÚ</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DMAR</Çme> <desütiÚ>DMAƒÇbË„eûiv”</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DMAT</Çme> <desütiÚ>DMAƒÇbË¿nsm™‹r</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”®> <Çme>
UART5
</Çme> <desütiÚ>Univ”§ÈasynchrÚou »ûiv”¿nsm™‹r</desütiÚ> <groupName>USART</groupName> <ba£Add»ss>0x40005000</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x400</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <š‹¼u±> <Çme>UART5</Çme> <desütiÚ>UART5 glob® iÁ”ru±</desütiÚ> <v®ue>53</v®ue> </š‹¼u±> <»gi¡”s> <> <Çme>SR</Çme> <di¥ÏyName>SR</di¥ÏyName> <desütiÚ>UART4_SR</desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <»£tV®ue>0x0</»£tV®ue> <f›lds> <f›ld> <Çme>PE</Çme> <desütiÚ>PE</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>FE</Çme> <desütiÚ>FE</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>NE</Çme> <desütiÚ>NE</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>ORE</Çme> <desütiÚ>ORE</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>IDLE</Çme> <desütiÚ>IDLE</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>RXNE</Çme> <desütiÚ>RXNE</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>TC</Çme> <desütiÚ>TC</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>TXE</Çme> <desütiÚ>TXE</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>LBD</Çme> <desütiÚ>LBD</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> </f›lds> </> <> <Çme>DR</Çme> <di¥ÏyName>DR</di¥ÏyName> <desütiÚ>UART4_DR</desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0</»£tV®ue> <f›lds> <f›ld> <Çme>DR</Çme> <desütiÚ>DR</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>9</b™Width> </f›ld> </f›lds> </> <> <Çme>BRR</Çme> <di¥ÏyName>BRR</di¥ÏyName> <desütiÚ>UART4_BRR</desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0</»£tV®ue> <f›lds> <f›ld> <Çme>DIV_F¿ùiÚ</Çme> <desütiÚ>DIV_F¿ùiÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>DIV_Mªtis§</Çme> <desütiÚ>DIV_Mªtis§</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>12</b™Width> </f›ld> </f›lds> </> <> <Çme>CR1</Çme> <di¥ÏyName>CR1</di¥ÏyName> <desütiÚ>UART4_CR1</desütiÚ> <add»ssOff£t>0xC</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0</»£tV®ue> <f›lds> <f›ld> <Çme>SBK</Çme> <desütiÚ>SBK</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>RWU</Çme> <desütiÚ>RWU</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>RE</Çme> <desütiÚ>RE</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TE</Çme> <desütiÚ>TE</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>IDLEIE</Çme> <desütiÚ>IDLEIE</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>RXNEIE</Çme> <desütiÚ>RXNEIE</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TCIE</Çme> <desütiÚ>TCIE</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TXEIE</Çme> <desütiÚ>TXEIE</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PEIE</Çme> <desütiÚ>PEIE</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PS</Çme> <desütiÚ>PS</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PCE</Çme> <desütiÚ>PCE</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>WAKE</Çme> <desütiÚ>WAKE</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>M</Çme> <desütiÚ>M</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>UE</Çme> <desütiÚ>UE</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>CR2</Çme> <di¥ÏyName>CR2</di¥ÏyName> <desütiÚ>UART4_CR2</desütiÚ> <add»ssOff£t>0x10</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0</»£tV®ue> <f›lds> <f›ld> <Çme>ADD</Çme> <desütiÚ>ADD</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>LBDL</Çme> <desütiÚ>LBDL</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>LBDIE</Çme> <desütiÚ>LBDIE</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>STOP</Çme> <desütiÚ>STOP</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>LINEN</Çme> <desütiÚ>LINEN</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>CR3</Çme> <di¥ÏyName>CR3</di¥ÏyName> <desütiÚ>UART4_CR3</desütiÚ> <add»ssOff£t>0x14</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0</»£tV®ue> <f›lds> <f›ld> <Çme>EIE</Çme> <desütiÚ>E¼Ü iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>IREN</Çme> <desütiÚ>IrDA mod’abË</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>IRLP</Çme> <desütiÚ>IrDA†ow-pow”</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>HDSEL</Çme> <desütiÚ>H®f-du¶ex s–eùiÚ</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DMAT</Çme> <desütiÚ>DMAƒÇbË¿nsm™‹r</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”®> <Çme>CRC</Çme> <desütiÚ>CRC c®cuÏtiÚ 
un™
</desütiÚ> <groupName>CRC</groupName> <ba£Add»ss>0x40023000</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x400</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <»gi¡”s> <> <Çme>DR</Çme> <di¥ÏyName>DR</di¥ÏyName> <desütiÚ>D©¨</desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0xFFFFFFFF</»£tV®ue> <f›lds> <f›ld> <Çme>DR</Çme> <desütiÚ>D©¨Regi¡”</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>IDR</Çme> <di¥ÏyName>IDR</di¥ÏyName> <desütiÚ>Ind•’d’ˆD©¨</desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>IDR</Çme> <desütiÚ>Ind•’d’ˆD©¨</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>CR</Çme> <di¥ÏyName>CR</di¥ÏyName> <desütiÚ>CÚŒÞ </desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <acûss>wr™e-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>RESET</Çme> <desütiÚ>Re£ˆb™</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”®> <Çme>
FLASH
</Çme> <desütiÚ>FLASH</desütiÚ> <groupName>FLASH</groupName> <ba£Add»ss>0x40022000</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x400</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <š‹¼u±> <Çme>FLASH</Çme> <desütiÚ>FÏsh glob® iÁ”ru±</desütiÚ> <v®ue>4</v®ue> </š‹¼u±> <»gi¡”s> <> <Çme>
ACR
</Çme> <di¥ÏyName>ACR</di¥ÏyName> <desütiÚ>FÏsh‡cûs cÚŒÞ </desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <»£tV®ue>0x00000030</»£tV®ue> <f›lds> <f›ld> <Çme>
LATENCY
</Çme> <desütiÚ>
L©’cy
</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>3</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
HLFCYA
</Çme> <desütiÚ>FÏsh 
h®f
 cyþacûs ’abË</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
PRFTBE
</Çme> <desütiÚ>
P»ãtch
 bufã¸’abË</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
PRFTBS
</Çme> <desütiÚ>P»ãtch bufã¸¡©us</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> </f›lds> </> <> <Çme>
KEYR
</Çme> <di¥ÏyName>KEYR</di¥ÏyName> <desütiÚ>FÏsh key </desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>wr™e-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>KEY</Çme> <desütiÚ>
FPEC
 key</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
OPTKEYR
</Çme> <di¥ÏyName>OPTKEYR</di¥ÏyName> <desütiÚ>FÏsh 
ÝtiÚ
 key </desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <acûss>wr™e-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
OPTKEY
</Çme> <desütiÚ>
O±iÚ
 by‹ key</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>SR</Çme> <di¥ÏyName>SR</di¥ÏyName> <desütiÚ>Stu </desütiÚ> <add»ssOff£t>0xC</add»ssOff£t> <size>0x20</size> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
EOP
</Çme> <desütiÚ>
End
 oàÝ”©iÚ</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
WRPRTERR
</Çme> <desütiÚ>
Wr™e
…rÙeùiÚƒ¼Ü</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
PGERR
</Çme> <desütiÚ>
Prog¿mmšg
ƒ¼Ü</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>BSY</Çme> <desütiÚ>Busy</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> </f›lds> </> <> <Çme>CR</Çme> <di¥ÏyName>CR</di¥ÏyName> <desütiÚ>CÚŒÞ </desütiÚ> <add»ssOff£t>0x10</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000080</»£tV®ue> <f›lds> <f›ld> <Çme>
PG
</Çme> <desütiÚ>Prog¿mmšg</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PER
</Çme> <desütiÚ>
Page
 
E¿£
</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
MER
</Çme> <desütiÚ>
Mass
 E¿£</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OPTPG
</Çme> <desütiÚ>O±iÚ by‹ 
´og¿mmšg
</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OPTER
</Çme> <desütiÚ>O±iÚ by‹ 
”a£
</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>STRT</Çme> <desütiÚ>S¹</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>LOCK</Çme> <desütiÚ>Lock</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OPTWRE
</Çme> <desütiÚ>O±iÚ 
by‹s
 wr™’abË</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>ERRIE</Çme> <desütiÚ>E¼Ü iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EOPIE
</Çme> <desütiÚ>End oàÝ”©iÚ iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
AR
</Çme> <di¥ÏyName>AR</di¥ÏyName> <desütiÚ>FÏsh‡dd»s </desütiÚ> <add»ssOff£t>0x14</add»ssOff£t> <size>0x20</size> <acûss>wr™e-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
FAR
</Çme> <desütiÚ>FÏsh Add»ss</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
OBR
</Çme> <di¥ÏyName>OBR</di¥ÏyName> <desütiÚ>O±iÚ by‹ </desütiÚ> <add»ssOff£t>0x1C</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x03FFFFFC</»£tV®ue> <f›lds> <f›ld> <Çme>
OPTERR
</Çme> <desütiÚ>O±iÚ by‹ƒ¼Ü</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RDPRT
</Çme> <desütiÚ>R—d…rÙeùiÚ</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
WDG_SW
</Çme> <desütiÚ>WDG_SW</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
nRST_STOP
</Çme> <desütiÚ>nRST_STOP</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
nRST_STDBY
</Çme> <desütiÚ>nRST_STDBY</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
D©a0
</Çme> <desütiÚ>D©a0</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>
D©a1
</Çme> <desütiÚ>D©a1</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
WRPR
</Çme> <di¥ÏyName>WRPR</di¥ÏyName> <desütiÚ>Wr™´ÙeùiÚ </desütiÚ> <add»ssOff£t>0x20</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0xFFFFFFFF</»£tV®ue> <f›lds> <f›ld> <Çme>
WRP
</Çme> <desütiÚ>Wr™
´Ùeù
</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”®> <Çme>
NVIC
</Çme> <desütiÚ>
Ne¡ed
 
VeùÜed
 IÁ”ru± CÚŒÞËr</desütiÚ> <groupName>NVIC</groupName> <ba£Add»ss>0xE000E000</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x1001</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <»gi¡”s> <> <Çme>
ICTR
</Çme> <di¥ÏyName>ICTR</di¥ÏyName> <desütiÚ>IÁ”ru± CÚŒÞË¸
Ty³
 Regi¡”</desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
INTLINESNUM
</Çme> <desütiÚ>
TÙ®
‚umb” oàš‹¼u± 
lšes
 iÀ
groups
</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> </f›lds> </> <> <Çme>
STIR
</Çme> <di¥ÏyName>STIR</di¥ÏyName> <desütiÚ>Soáw¬
Trigg”ed
 IÁ”ru± Regi¡”</desütiÚ> <add»ssOff£t>0xF00</add»ssOff£t> <size>0x20</size> <acûss>wr™e-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
INTID
</Çme> <desütiÚ>š‹¼u±Øb
Œigg”ed
</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>9</b™Width> </f›ld> </f›lds> </> <> <Çme>
ISER0
</Çme> <di¥ÏyName>ISER0</di¥ÏyName> <desütiÚ>IÁ”ru± S‘-EÇbË Regi¡”</desütiÚ> <add»ssOff£t>0x100</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
SETENA
</Çme> <desütiÚ>SETENA</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
ISER1
</Çme> <di¥ÏyName>ISER1</di¥ÏyName> <desütiÚ>IÁ”ru± S‘-EÇbË Regi¡”</desütiÚ> <add»ssOff£t>0x104</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>SETENA</Çme> <desütiÚ>SETENA</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
ICER0
</Çme> <di¥ÏyName>ICER0</di¥ÏyName> <desütiÚ>IÁ”ru± CË¬-EÇbË Regi¡”</desütiÚ> <add»ssOff£t>0x180</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
CLRENA
</Çme> <desütiÚ>CLRENA</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
ICER1
</Çme> <di¥ÏyName>ICER1</di¥ÏyName> <desütiÚ>IÁ”ru± CË¬-EÇbË Regi¡”</desütiÚ> <add»ssOff£t>0x184</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>CLRENA</Çme> <desütiÚ>CLRENA</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
ISPR0
</Çme> <di¥ÏyName>ISPR0</di¥ÏyName> <desütiÚ>IÁ”ru± S‘-P’dšg Regi¡”</desütiÚ> <add»ssOff£t>0x200</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
SETPEND
</Çme> <desütiÚ>SETPEND</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
ISPR1
</Çme> <di¥ÏyName>ISPR1</di¥ÏyName> <desütiÚ>IÁ”ru± S‘-P’dšg Regi¡”</desütiÚ> <add»ssOff£t>0x204</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>SETPEND</Çme> <desütiÚ>SETPEND</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
ICPR0
</Çme> <di¥ÏyName>ICPR0</di¥ÏyName> <desütiÚ>IÁ”ru± CË¬-P’dšg Regi¡”</desütiÚ> <add»ssOff£t>0x280</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
CLRPEND
</Çme> <desütiÚ>CLRPEND</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
ICPR1
</Çme> <di¥ÏyName>ICPR1</di¥ÏyName> <desütiÚ>IÁ”ru± CË¬-P’dšg Regi¡”</desütiÚ> <add»ssOff£t>0x284</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>CLRPEND</Çme> <desütiÚ>CLRPEND</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
IABR0
</Çme> <di¥ÏyName>IABR0</di¥ÏyName> <desütiÚ>IÁ”ru± 
Aùive
 
B™
 Regi¡”</desütiÚ> <add»ssOff£t>0x300</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
ACTIVE
</Çme> <desütiÚ>ACTIVE</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
IABR1
</Çme> <di¥ÏyName>IABR1</di¥ÏyName> <desütiÚ>IÁ”ru± AùivB™ Regi¡”</desütiÚ> <add»ssOff£t>0x304</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>ACTIVE</Çme> <desütiÚ>ACTIVE</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
IPR0
</Çme> <di¥ÏyName>IPR0</di¥ÏyName> <desütiÚ>IÁ”ru± PriÜ™y Regi¡”</desütiÚ> <add»ssOff£t>0x400</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
IPR_N0
</Çme> <desütiÚ>IPR_N0</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>
IPR_N1
</Çme> <desütiÚ>IPR_N1</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>
IPR_N2
</Çme> <desütiÚ>IPR_N2</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>
IPR_N3
</Çme> <desütiÚ>IPR_N3</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
IPR1
</Çme> <di¥ÏyName>IPR1</di¥ÏyName> <desütiÚ>IÁ”ru± PriÜ™y Regi¡”</desütiÚ> <add»ssOff£t>0x404</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>IPR_N0</Çme> <desütiÚ>IPR_N0</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N1</Çme> <desütiÚ>IPR_N1</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N2</Çme> <desütiÚ>IPR_N2</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N3</Çme> <desütiÚ>IPR_N3</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
IPR2
</Çme> <di¥ÏyName>IPR2</di¥ÏyName> <desütiÚ>IÁ”ru± PriÜ™y Regi¡”</desütiÚ> <add»ssOff£t>0x408</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>IPR_N0</Çme> <desütiÚ>IPR_N0</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N1</Çme> <desütiÚ>IPR_N1</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N2</Çme> <desütiÚ>IPR_N2</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N3</Çme> <desütiÚ>IPR_N3</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
IPR3
</Çme> <di¥ÏyName>IPR3</di¥ÏyName> <desütiÚ>IÁ”ru± PriÜ™y Regi¡”</desütiÚ> <add»ssOff£t>0x40C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>IPR_N0</Çme> <desütiÚ>IPR_N0</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N1</Çme> <desütiÚ>IPR_N1</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N2</Çme> <desütiÚ>IPR_N2</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N3</Çme> <desütiÚ>IPR_N3</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
IPR4
</Çme> <di¥ÏyName>IPR4</di¥ÏyName> <desütiÚ>IÁ”ru± PriÜ™y Regi¡”</desütiÚ> <add»ssOff£t>0x410</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>IPR_N0</Çme> <desütiÚ>IPR_N0</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N1</Çme> <desütiÚ>IPR_N1</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N2</Çme> <desütiÚ>IPR_N2</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N3</Çme> <desütiÚ>IPR_N3</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
IPR5
</Çme> <di¥ÏyName>IPR5</di¥ÏyName> <desütiÚ>IÁ”ru± PriÜ™y Regi¡”</desütiÚ> <add»ssOff£t>0x414</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>IPR_N0</Çme> <desütiÚ>IPR_N0</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N1</Çme> <desütiÚ>IPR_N1</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N2</Çme> <desütiÚ>IPR_N2</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N3</Çme> <desütiÚ>IPR_N3</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
IPR6
</Çme> <di¥ÏyName>IPR6</di¥ÏyName> <desütiÚ>IÁ”ru± PriÜ™y Regi¡”</desütiÚ> <add»ssOff£t>0x418</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>IPR_N0</Çme> <desütiÚ>IPR_N0</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N1</Çme> <desütiÚ>IPR_N1</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N2</Çme> <desütiÚ>IPR_N2</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N3</Çme> <desütiÚ>IPR_N3</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
IPR7
</Çme> <di¥ÏyName>IPR7</di¥ÏyName> <desütiÚ>IÁ”ru± PriÜ™y Regi¡”</desütiÚ> <add»ssOff£t>0x41C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>IPR_N0</Çme> <desütiÚ>IPR_N0</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N1</Çme> <desütiÚ>IPR_N1</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N2</Çme> <desütiÚ>IPR_N2</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N3</Çme> <desütiÚ>IPR_N3</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
IPR8
</Çme> <di¥ÏyName>IPR8</di¥ÏyName> <desütiÚ>IÁ”ru± PriÜ™y Regi¡”</desütiÚ> <add»ssOff£t>0x420</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>IPR_N0</Çme> <desütiÚ>IPR_N0</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N1</Çme> <desütiÚ>IPR_N1</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N2</Çme> <desütiÚ>IPR_N2</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N3</Çme> <desütiÚ>IPR_N3</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
IPR9
</Çme> <di¥ÏyName>IPR9</di¥ÏyName> <desütiÚ>IÁ”ru± PriÜ™y Regi¡”</desütiÚ> <add»ssOff£t>0x424</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>IPR_N0</Çme> <desütiÚ>IPR_N0</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N1</Çme> <desütiÚ>IPR_N1</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N2</Çme> <desütiÚ>IPR_N2</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N3</Çme> <desütiÚ>IPR_N3</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
IPR10
</Çme> <di¥ÏyName>IPR10</di¥ÏyName> <desütiÚ>IÁ”ru± PriÜ™y Regi¡”</desütiÚ> <add»ssOff£t>0x428</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>IPR_N0</Çme> <desütiÚ>IPR_N0</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N1</Çme> <desütiÚ>IPR_N1</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N2</Çme> <desütiÚ>IPR_N2</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N3</Çme> <desütiÚ>IPR_N3</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
IPR11
</Çme> <di¥ÏyName>IPR11</di¥ÏyName> <desütiÚ>IÁ”ru± PriÜ™y Regi¡”</desütiÚ> <add»ssOff£t>0x42C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>IPR_N0</Çme> <desütiÚ>IPR_N0</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N1</Çme> <desütiÚ>IPR_N1</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N2</Çme> <desütiÚ>IPR_N2</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N3</Çme> <desütiÚ>IPR_N3</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
IPR12
</Çme> <di¥ÏyName>IPR12</di¥ÏyName> <desütiÚ>IÁ”ru± PriÜ™y Regi¡”</desütiÚ> <add»ssOff£t>0x430</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>IPR_N0</Çme> <desütiÚ>IPR_N0</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N1</Çme> <desütiÚ>IPR_N1</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N2</Çme> <desütiÚ>IPR_N2</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N3</Çme> <desütiÚ>IPR_N3</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
IPR13
</Çme> <di¥ÏyName>IPR13</di¥ÏyName> <desütiÚ>IÁ”ru± PriÜ™y Regi¡”</desütiÚ> <add»ssOff£t>0x434</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>IPR_N0</Çme> <desütiÚ>IPR_N0</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N1</Çme> <desütiÚ>IPR_N1</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N2</Çme> <desütiÚ>IPR_N2</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N3</Çme> <desütiÚ>IPR_N3</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
IPR14
</Çme> <di¥ÏyName>IPR14</di¥ÏyName> <desütiÚ>IÁ”ru± PriÜ™y Regi¡”</desütiÚ> <add»ssOff£t>0x438</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>IPR_N0</Çme> <desütiÚ>IPR_N0</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N1</Çme> <desütiÚ>IPR_N1</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N2</Çme> <desütiÚ>IPR_N2</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N3</Çme> <desütiÚ>IPR_N3</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”®> <Çme>USB</Çme> <desütiÚ>Univ”§È
£rŸl
 bu fuÎ-¥“d deviû iÁ”çû</desütiÚ> <groupName>USB</groupName> <ba£Add»ss>0x40005C00</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x400</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <š‹¼u±> <Çme>
USB_FS_WKUP
</Çme> <desütiÚ>USB 
Deviû
 FS Wakeu°through EXTI†šš‹¼u±</desütiÚ> <v®ue>42</v®ue> </š‹¼u±> <»gi¡”s> <> <Çme>
EP0R
</Çme> <di¥ÏyName>EP0R</di¥ÏyName> <desütiÚ>
’dpošt
 0 </desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
EA
</Çme> <desütiÚ>
Endpošt
‡dd»ss</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
STAT_TX
</Çme> <desütiÚ>Stu b™s, 
ŒªsmissiÚ
 
	gŒªsãrs
</
	gdesütiÚ
> <
	gb™Off£t
>4</b™Off£t> <
	gb™Width
>2</b™Width> </
	gf›ld
> <f›ld> <
	gÇme
>
	gDTOG_TX
</Çme> <desütiÚ>D©¨
	gToggË
, ŒªsmissiÚ¿nsãrs</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gCTR_TX
</Çme> <desütiÚ>
CÜ»ù
 T¿nsã¸
	gŒªsmissiÚ
</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gEP_KIND
</Çme> <desütiÚ>Endpošˆ
	gkšd
</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gEP_TYPE
</Çme> <desütiÚ>Endpošˆ
	gty³
</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
	gSETUP
</Çme> <desütiÚ>
S‘up
 
Œª§ùiÚ
 
	gcom¶‘ed
</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gSTAT_RX
</Çme> <desütiÚ>Stu 
	gb™s
, »û±iÚ¿nsãrs</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
	gDTOG_RX
</Çme> <desütiÚ>D©¨ToggË, »û±iÚ¿nsãrs</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gCTR_RX
</Çme> <desütiÚ>CÜ»ù¿nsã¸
	g»û±iÚ
</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> </
	gf›lds
> </> <> <Çme>
	gEP1R
</Çme> <
	gdi¥ÏyName
>EP1R</di¥ÏyName> <desütiÚ>
	g’dpošt
 1 </desütiÚ> <
	gadd»ssOff£t
>0x4</add»ssOff£t> <
	gsize
>0x20</size> <
	gacûss
>
	g»ad
-
	gwr™e
</acûss> <
	g»£tV®ue
>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
	gEA
</Çme> <desütiÚ>Endpošˆ
	gadd»ss
</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
	gSTAT_TX
</Çme> <desütiÚ>Stu b™s, ŒªsmissiÚ¿nsãrs</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>DTOG_TX</Çme> <desütiÚ>D©¨ToggË, ŒªsmissiÚ¿nsãrs</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CTR_TX</Çme> <desütiÚ>CÜ»ù T¿nsã¸ŒªsmissiÚ</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>EP_KIND</Çme> <desütiÚ>Endpošˆkšd</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>EP_TYPE</Çme> <desütiÚ>Endpošˆty³</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>SETUP</Çme> <desütiÚ>S‘u°Œª§ùiÚ com¶‘ed</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>STAT_RX</Çme> <desütiÚ>Stu b™s, »û±iÚ¿nsãrs</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>DTOG_RX</Çme> <desütiÚ>D©¨ToggË, »û±iÚ¿nsãrs</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CTR_RX</Çme> <desütiÚ>CÜ»ù¿nsã¸»û±iÚ</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
	gEP2R
</Çme> <di¥ÏyName>EP2R</di¥ÏyName> <desütiÚ>’dpošˆ2 </desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>EA</Çme> <desütiÚ>Endpošˆadd»ss</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>STAT_TX</Çme> <desütiÚ>Stu b™s, ŒªsmissiÚ¿nsãrs</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>DTOG_TX</Çme> <desütiÚ>D©¨ToggË, ŒªsmissiÚ¿nsãrs</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CTR_TX</Çme> <desütiÚ>CÜ»ù T¿nsã¸ŒªsmissiÚ</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>EP_KIND</Çme> <desütiÚ>Endpošˆkšd</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>EP_TYPE</Çme> <desütiÚ>Endpošˆty³</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>SETUP</Çme> <desütiÚ>S‘u°Œª§ùiÚ com¶‘ed</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>STAT_RX</Çme> <desütiÚ>Stu b™s, »û±iÚ¿nsãrs</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>DTOG_RX</Çme> <desütiÚ>D©¨ToggË, »û±iÚ¿nsãrs</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CTR_RX</Çme> <desütiÚ>CÜ»ù¿nsã¸»û±iÚ</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
	gEP3R
</Çme> <di¥ÏyName>EP3R</di¥ÏyName> <desütiÚ>’dpošˆ3 </desütiÚ> <add»ssOff£t>0xC</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>EA</Çme> <desütiÚ>Endpošˆadd»ss</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>STAT_TX</Çme> <desütiÚ>Stu b™s, ŒªsmissiÚ¿nsãrs</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>DTOG_TX</Çme> <desütiÚ>D©¨ToggË, ŒªsmissiÚ¿nsãrs</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CTR_TX</Çme> <desütiÚ>CÜ»ù T¿nsã¸ŒªsmissiÚ</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>EP_KIND</Çme> <desütiÚ>Endpošˆkšd</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>EP_TYPE</Çme> <desütiÚ>Endpošˆty³</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>SETUP</Çme> <desütiÚ>S‘u°Œª§ùiÚ com¶‘ed</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>STAT_RX</Çme> <desütiÚ>Stu b™s, »û±iÚ¿nsãrs</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>DTOG_RX</Çme> <desütiÚ>D©¨ToggË, »û±iÚ¿nsãrs</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CTR_RX</Çme> <desütiÚ>CÜ»ù¿nsã¸»û±iÚ</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
	gEP4R
</Çme> <di¥ÏyName>EP4R</di¥ÏyName> <desütiÚ>’dpošˆ4 </desütiÚ> <add»ssOff£t>0x10</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>EA</Çme> <desütiÚ>Endpošˆadd»ss</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>STAT_TX</Çme> <desütiÚ>Stu b™s, ŒªsmissiÚ¿nsãrs</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>DTOG_TX</Çme> <desütiÚ>D©¨ToggË, ŒªsmissiÚ¿nsãrs</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CTR_TX</Çme> <desütiÚ>CÜ»ù T¿nsã¸ŒªsmissiÚ</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>EP_KIND</Çme> <desütiÚ>Endpošˆkšd</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>EP_TYPE</Çme> <desütiÚ>Endpošˆty³</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>SETUP</Çme> <desütiÚ>S‘u°Œª§ùiÚ com¶‘ed</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>STAT_RX</Çme> <desütiÚ>Stu b™s, »û±iÚ¿nsãrs</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>DTOG_RX</Çme> <desütiÚ>D©¨ToggË, »û±iÚ¿nsãrs</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CTR_RX</Çme> <desütiÚ>CÜ»ù¿nsã¸»û±iÚ</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
	gEP5R
</Çme> <di¥ÏyName>EP5R</di¥ÏyName> <desütiÚ>’dpošˆ5 </desütiÚ> <add»ssOff£t>0x14</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>EA</Çme> <desütiÚ>Endpošˆadd»ss</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>STAT_TX</Çme> <desütiÚ>Stu b™s, ŒªsmissiÚ¿nsãrs</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>DTOG_TX</Çme> <desütiÚ>D©¨ToggË, ŒªsmissiÚ¿nsãrs</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CTR_TX</Çme> <desütiÚ>CÜ»ù T¿nsã¸ŒªsmissiÚ</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>EP_KIND</Çme> <desütiÚ>Endpošˆkšd</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>EP_TYPE</Çme> <desütiÚ>Endpošˆty³</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>SETUP</Çme> <desütiÚ>S‘u°Œª§ùiÚ com¶‘ed</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>STAT_RX</Çme> <desütiÚ>Stu b™s, »û±iÚ¿nsãrs</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>DTOG_RX</Çme> <desütiÚ>D©¨ToggË, »û±iÚ¿nsãrs</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CTR_RX</Çme> <desütiÚ>CÜ»ù¿nsã¸»û±iÚ</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
	gEP6R
</Çme> <di¥ÏyName>EP6R</di¥ÏyName> <desütiÚ>’dpošˆ6 </desütiÚ> <add»ssOff£t>0x18</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>EA</Çme> <desütiÚ>Endpošˆadd»ss</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>STAT_TX</Çme> <desütiÚ>Stu b™s, ŒªsmissiÚ¿nsãrs</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>DTOG_TX</Çme> <desütiÚ>D©¨ToggË, ŒªsmissiÚ¿nsãrs</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CTR_TX</Çme> <desütiÚ>CÜ»ù T¿nsã¸ŒªsmissiÚ</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>EP_KIND</Çme> <desütiÚ>Endpošˆkšd</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>EP_TYPE</Çme> <desütiÚ>Endpošˆty³</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>SETUP</Çme> <desütiÚ>S‘u°Œª§ùiÚ com¶‘ed</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>STAT_RX</Çme> <desütiÚ>Stu b™s, »û±iÚ¿nsãrs</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>DTOG_RX</Çme> <desütiÚ>D©¨ToggË, »û±iÚ¿nsãrs</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CTR_RX</Çme> <desütiÚ>CÜ»ù¿nsã¸»û±iÚ</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
	gEP7R
</Çme> <di¥ÏyName>EP7R</di¥ÏyName> <desütiÚ>’dpošˆ7 </desütiÚ> <add»ssOff£t>0x1C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>EA</Çme> <desütiÚ>Endpošˆadd»ss</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>STAT_TX</Çme> <desütiÚ>Stu b™s, ŒªsmissiÚ¿nsãrs</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>DTOG_TX</Çme> <desütiÚ>D©¨ToggË, ŒªsmissiÚ¿nsãrs</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CTR_TX</Çme> <desütiÚ>CÜ»ù T¿nsã¸ŒªsmissiÚ</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>EP_KIND</Çme> <desütiÚ>Endpošˆkšd</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>EP_TYPE</Çme> <desütiÚ>Endpošˆty³</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>SETUP</Çme> <desütiÚ>S‘u°Œª§ùiÚ com¶‘ed</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>STAT_RX</Çme> <desütiÚ>Stu b™s, »û±iÚ¿nsãrs</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>DTOG_RX</Çme> <desütiÚ>D©¨ToggË, »û±iÚ¿nsãrs</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CTR_RX</Çme> <desütiÚ>CÜ»ù¿nsã¸»û±iÚ</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
	gCNTR
</Çme> <di¥ÏyName>
	gUSB_CNTR
</di¥ÏyName> <desütiÚ>cÚŒÞ </desütiÚ> <add»ssOff£t>0x40</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000003</»£tV®ue> <f›lds> <f›ld> <Çme>
	gFRES
</Çme> <desütiÚ>
FÜû
 USB 
	gRe£t
</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gPDWN
</Çme> <desütiÚ>Pow” 
	gdown
</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gLPMODE
</Çme> <desütiÚ>
	gLow
-pow” 
	gmode
</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gFSUSP
</Çme> <desütiÚ>FÜû 
	gsu¥’d
</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gRESUME
</Çme> <desütiÚ>
Resume
 
	g»que¡
</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gESOFM
</Çme> <desütiÚ>
Ex³ùed
 s¹ oàäamš‹¼u± 
	gmask
</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gSOFM
</Çme> <desütiÚ>S¹ oàäamš‹¼u± mask</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gRESETM
</Çme> <desütiÚ>USB„e£ˆš‹¼u± mask</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gSUSPM
</Çme> <desütiÚ>
Su¥’d
 modš‹¼u± mask</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gWKUPM
</Çme> <desütiÚ>Wakeu°š‹¼u± mask</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gERRM
</Çme> <desütiÚ>E¼Ü iÁ”ru± mask</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gPMAOVRM
</Çme> <desütiÚ>Pack‘ memÜy‡»¨
	gov”
 / 
und”run
 iÁ”ru± mask</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gCTRM
</Çme> <desütiÚ>CÜ»ù¿nsã¸š‹¼u± mask</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
	gISTR
</Çme> <di¥ÏyName>ISTR</di¥ÏyName> <desütiÚ>š‹¼u± stu </desütiÚ> <add»ssOff£t>0x44</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
	gEP_ID
</Çme> <desütiÚ>Endpošˆ
	gId’tif›r
</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
	gDIR
</Çme> <desütiÚ>DœeùiÚ oà
	gŒª§ùiÚ
</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gESOF
</Çme> <desütiÚ>Ex³ùed s¹ 
	gäame
</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gSOF
</Çme> <desütiÚ>¡¬ˆoàäame</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gRESET
</Çme> <desütiÚ>»£ˆ»que¡</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gSUSP
</Çme> <desütiÚ>Su¥’d mod»que¡</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gWKUP
</Çme> <desütiÚ>
	gWakeup
</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gERR
</Çme> <desütiÚ>
	gE¼Ü
</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gPMAOVR
</Çme> <desütiÚ>Pack‘ memÜy‡»¨ov” / 
	gund”run
</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gCTR
</Çme> <desütiÚ>CÜ»ù 
	gŒªsãr
</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
	gFNR
</Çme> <di¥ÏyName>FNR</di¥ÏyName> <desütiÚ>äamnumb” </desütiÚ> <add»ssOff£t>0x48</add»ssOff£t> <size>0x20</size> <acûss>»ad-
	gÚly
</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>
	gFN
</Çme> <desütiÚ>F¿m
	gnumb”
</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>11</b™Width> </f›ld> <f›ld> <Çme>
	gLSOF
</Çme> <desütiÚ>
Lo¡
 SOF</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
	gLCK
</Çme> <desütiÚ>
	gLocked
</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gRXDM
</Çme> <desütiÚ>Reûiv
	gd©a
 -†š
	g¡©us
</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gRXDP
</Çme> <desütiÚ>Reûivd©¨+†š¡©us</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
	gDADDR
</Çme> <di¥ÏyName>DADDR</di¥ÏyName> <desütiÚ>deviû‡dd»ss</desütiÚ> <add»ssOff£t>0x4C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>
	gADD
</Çme> <desütiÚ>Deviû‡dd»ss</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>7</b™Width> </f›ld> <f›ld> <Çme>
	gEF
</Çme> <desütiÚ>EÇbË 
	gfunùiÚ
</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
	gBTABLE
</Çme> <di¥ÏyName>BTABLE</di¥ÏyName> <desütiÚ>Bufã¸
bË
‡dd»ss</desütiÚ> <add»ssOff£t>0x50</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>BTABLE</Çme> <desütiÚ>Bufã¸
	gbË
</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>13</b™Width> </f›ld> </f›lds> </> </
	g»gi¡”s
> </
	g³rh”®
> </
	g³rh”®s
></
	gdeviû
>

	@F:\ADMIN\Documents\1_Git_STM32\uart_00\cmsis\cmsis_compiler.h

25 #iâdeà
__CMSIS_COMPILER_H


26 
	#__CMSIS_COMPILER_H


	)

28 
	~<¡dšt.h
>

33 #ià 
defšed
 ( 
__CC_ARM
 )

34 
	~"cmsis_¬mcc.h
"

40 #–ià
defšed
 (
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050) && (__ARMCC_VERSION < 6100100)

41 
	~"cmsis_¬mþªg_Ém.h
"

46 #–ià
defšed
 (
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6100100)

47 
	~"cmsis_¬mþªg.h
"

53 #–ià
defšed
 ( 
__GNUC__
 )

54 
	~"cmsis_gcc.h
"

60 #–ià
defšed
 ( 
__ICCARM__
 )

61 
	~<cmsis_icÿrm.h
>

67 #–ià
defšed
 ( 
__TI_ARM__
 )

68 
	~<cmsis_ccs.h
>

70 #iâdeà 
__ASM


71 
	#__ASM
 
__asm


	)

73 #iâdeà 
__INLINE


74 
	#__INLINE
 
šlše


	)

76 #iâdeà 
__STATIC_INLINE


77 
	#__STATIC_INLINE
 
šlše


	)

79 #iâdeà 
__STATIC_FORCEINLINE


80 
	#__STATIC_FORCEINLINE
 
__STATIC_INLINE


	)

82 #iâdeà 
__NO_RETURN


83 
	#__NO_RETURN
 
	`__©Œibu‹__
((
nÜ‘uº
))

	)

85 #iâdeà 
__USED


86 
	#__USED
 
	`__©Œibu‹__
((
u£d
))

	)

88 #iâdeà 
__WEAK


89 
	#__WEAK
 
	`__©Œibu‹__
((
w—k
))

	)

91 #iâdeà 
__PACKED


92 
	#__PACKED
 
	`__©Œibu‹__
((
·cked
))

	)

94 #iâdeà 
__PACKED_STRUCT


95 
	#__PACKED_STRUCT
 
	`__©Œibu‹__
((
·cked
))

	)

97 #iâdeà 
__PACKED_UNION


98 
	#__PACKED_UNION
 
	`__©Œibu‹__
((
·cked
))

	)

100 #iâdeà 
__UNALIGNED_UINT32


101 
__©Œibu‹__
((
·cked
)è
	gT_UINT32
 { 
ušt32_t
 
	gv
; };

102 
	#__UNALIGNED_UINT32
(
x
è(((
T_UINT32
 *)(x))->
v
)

	)

104 #iâdeà 
__UNALIGNED_UINT16_WRITE


105 
__PACKED_STRUCT
 
	gT_UINT16_WRITE
 { 
ušt16_t
 
	gv
; };

106 
	#__UNALIGNED_UINT16_WRITE
(
addr
, 
v®
è()((((
T_UINT16_WRITE
 *)(*)×ddr))->
v
èð(v®))

	)

108 #iâdeà 
__UNALIGNED_UINT16_READ


109 
__PACKED_STRUCT
 
	gT_UINT16_READ
 { 
ušt16_t
 
	gv
; };

110 
	#__UNALIGNED_UINT16_READ
(
addr
è(((cÚ¡ 
T_UINT16_READ
 *)(cÚ¡ *)×ddr))->
v
)

	)

112 #iâdeà 
__UNALIGNED_UINT32_WRITE


113 
__PACKED_STRUCT
 
	gT_UINT32_WRITE
 { 
ušt32_t
 
	gv
; };

114 
	#__UNALIGNED_UINT32_WRITE
(
addr
, 
v®
è()((((
T_UINT32_WRITE
 *)(*)×ddr))->
v
èð(v®))

	)

116 #iâdeà 
__UNALIGNED_UINT32_READ


117 
__PACKED_STRUCT
 
	gT_UINT32_READ
 { 
ušt32_t
 
	gv
; };

118 
	#__UNALIGNED_UINT32_READ
(
addr
è(((cÚ¡ 
T_UINT32_READ
 *)(cÚ¡ *)×ddr))->
v
)

	)

120 #iâdeà 
__ALIGNED


121 
	#__ALIGNED
(
x
è
	`__©Œibu‹__
((
	`®igÃd
(x)))

	)

123 #iâdeà 
__RESTRICT


124 
	#__RESTRICT
 
__»¡riù


	)

126 #iâdeà 
__COMPILER_BARRIER


127 #w¬nšg 
No
 
compž”
 
¥ecific
 
sÞutiÚ
 
__COMPILER_BARRIER
. __COMPILER_BARRIER 
is
 
ignÜed
.

128 
	#__COMPILER_BARRIER
(è()0

	)

135 #–ià
defšed
 ( 
__TASKING__
 )

142 #iâdeà 
__ASM


143 
	#__ASM
 
__asm


	)

145 #iâdeà 
__INLINE


146 
	#__INLINE
 
šlše


	)

148 #iâdeà 
__STATIC_INLINE


149 
	#__STATIC_INLINE
 
šlše


	)

151 #iâdeà 
__STATIC_FORCEINLINE


152 
	#__STATIC_FORCEINLINE
 
__STATIC_INLINE


	)

154 #iâdeà 
__NO_RETURN


155 
	#__NO_RETURN
 
	`__©Œibu‹__
((
nÜ‘uº
))

	)

157 #iâdeà 
__USED


158 
	#__USED
 
	`__©Œibu‹__
((
u£d
))

	)

160 #iâdeà 
__WEAK


161 
	#__WEAK
 
	`__©Œibu‹__
((
w—k
))

	)

163 #iâdeà 
__PACKED


164 
	#__PACKED
 
__·cked__


	)

166 #iâdeà 
__PACKED_STRUCT


167 
	#__PACKED_STRUCT
 
__·cked__


	)

169 #iâdeà 
__PACKED_UNION


170 
	#__PACKED_UNION
 
__·cked__


	)

172 #iâdeà 
__UNALIGNED_UINT32


173 
__·cked__
 
	gT_UINT32
 { 
ušt32_t
 
	gv
; };

174 
	#__UNALIGNED_UINT32
(
x
è(((
T_UINT32
 *)(x))->
v
)

	)

176 #iâdeà 
__UNALIGNED_UINT16_WRITE


177 
__PACKED_STRUCT
 
	gT_UINT16_WRITE
 { 
ušt16_t
 
	gv
; };

178 
	#__UNALIGNED_UINT16_WRITE
(
addr
, 
v®
è()((((
T_UINT16_WRITE
 *)(*)×ddr))->
v
èð(v®))

	)

180 #iâdeà 
__UNALIGNED_UINT16_READ


181 
__PACKED_STRUCT
 
	gT_UINT16_READ
 { 
ušt16_t
 
	gv
; };

182 
	#__UNALIGNED_UINT16_READ
(
addr
è(((cÚ¡ 
T_UINT16_READ
 *)(cÚ¡ *)×ddr))->
v
)

	)

184 #iâdeà 
__UNALIGNED_UINT32_WRITE


185 
__PACKED_STRUCT
 
	gT_UINT32_WRITE
 { 
ušt32_t
 
	gv
; };

186 
	#__UNALIGNED_UINT32_WRITE
(
addr
, 
v®
è()((((
T_UINT32_WRITE
 *)(*)×ddr))->
v
èð(v®))

	)

188 #iâdeà 
__UNALIGNED_UINT32_READ


189 
__PACKED_STRUCT
 
	gT_UINT32_READ
 { 
ušt32_t
 
	gv
; };

190 
	#__UNALIGNED_UINT32_READ
(
addr
è(((cÚ¡ 
T_UINT32_READ
 *)(cÚ¡ *)×ddr))->
v
)

	)

192 #iâdeà 
__ALIGNED


193 
	#__ALIGNED
(
x
è
	`__®ign
(x)

	)

195 #iâdeà 
__RESTRICT


196 #w¬nšg 
No
 
compž”
 
¥ecific
 
sÞutiÚ
 
__RESTRICT
. __RESTRICT 
is
 
ignÜed
.

197 
	#__RESTRICT


	)

199 #iâdeà 
__COMPILER_BARRIER


200 #w¬nšg 
No
 
compž”
 
¥ecific
 
sÞutiÚ
 
__COMPILER_BARRIER
. __COMPILER_BARRIER 
is
 
ignÜed
.

201 
	#__COMPILER_BARRIER
(è()0

	)

208 #–ià
defšed
 ( 
__CSMC__
 )

209 
	~<cmsis_csm.h
>

211 #iâdeà 
__ASM


212 
	#__ASM
 
_asm


	)

214 #iâdeà 
__INLINE


215 
	#__INLINE
 
šlše


	)

217 #iâdeà 
__STATIC_INLINE


218 
	#__STATIC_INLINE
 
šlše


	)

220 #iâdeà 
__STATIC_FORCEINLINE


221 
	#__STATIC_FORCEINLINE
 
__STATIC_INLINE


	)

223 #iâdeà 
__NO_RETURN


225 
	#__NO_RETURN


	)

227 #iâdeà 
__USED


228 #w¬nšg 
No
 
compž”
 
¥ecific
 
sÞutiÚ
 
__USED
. __USED 
is
 
ignÜed
.

229 
	#__USED


	)

231 #iâdeà 
__WEAK


232 
	#__WEAK
 
__w—k


	)

234 #iâdeà 
__PACKED


235 
	#__PACKED
 @
·cked


	)

237 #iâdeà 
__PACKED_STRUCT


238 
	#__PACKED_STRUCT
 @
·cked
 

	)

240 #iâdeà 
__PACKED_UNION


241 
	#__PACKED_UNION
 @
·cked
 

	)

243 #iâdeà 
__UNALIGNED_UINT32


244 @
·cked
 
	sT_UINT32
 { 
ušt32_t
 
	mv
; };

245 
	#__UNALIGNED_UINT32
(
x
è(((
T_UINT32
 *)(x))->
v
)

	)

247 #iâdeà 
__UNALIGNED_UINT16_WRITE


248 
__PACKED_STRUCT
 
	gT_UINT16_WRITE
 { 
ušt16_t
 
	gv
; };

249 
	#__UNALIGNED_UINT16_WRITE
(
addr
, 
v®
è()((((
T_UINT16_WRITE
 *)(*)×ddr))->
v
èð(v®))

	)

251 #iâdeà 
__UNALIGNED_UINT16_READ


252 
__PACKED_STRUCT
 
	gT_UINT16_READ
 { 
ušt16_t
 
	gv
; };

253 
	#__UNALIGNED_UINT16_READ
(
addr
è(((cÚ¡ 
T_UINT16_READ
 *)(cÚ¡ *)×ddr))->
v
)

	)

255 #iâdeà 
__UNALIGNED_UINT32_WRITE


256 
__PACKED_STRUCT
 
	gT_UINT32_WRITE
 { 
ušt32_t
 
	gv
; };

257 
	#__UNALIGNED_UINT32_WRITE
(
addr
, 
v®
è()((((
T_UINT32_WRITE
 *)(*)×ddr))->
v
èð(v®))

	)

259 #iâdeà 
__UNALIGNED_UINT32_READ


260 
__PACKED_STRUCT
 
	gT_UINT32_READ
 { 
ušt32_t
 
	gv
; };

261 
	#__UNALIGNED_UINT32_READ
(
addr
è(((cÚ¡ 
T_UINT32_READ
 *)(cÚ¡ *)×ddr))->
v
)

	)

263 #iâdeà 
__ALIGNED


264 #w¬nšg 
No
 
compž”
 
¥ecific
 
sÞutiÚ
 
__ALIGNED
. __ALIGNED 
is
 
ignÜed
.

265 
	#__ALIGNED
(
x
)

	)

267 #iâdeà 
__RESTRICT


268 #w¬nšg 
No
 
compž”
 
¥ecific
 
sÞutiÚ
 
__RESTRICT
. __RESTRICT 
is
 
ignÜed
.

269 
	#__RESTRICT


	)

271 #iâdeà 
__COMPILER_BARRIER


272 #w¬nšg 
No
 
compž”
 
¥ecific
 
sÞutiÚ
 
__COMPILER_BARRIER
. __COMPILER_BARRIER 
is
 
ignÜed
.

273 
	#__COMPILER_BARRIER
(è()0

	)

278 #”rÜ 
Unknown
 
compž”
.

	@F:\ADMIN\Documents\1_Git_STM32\uart_00\cmsis\cmsis_gcc.h

25 #iâdeà
__CMSIS_GCC_H


26 
	#__CMSIS_GCC_H


	)

29 #´agm¨
GCC
 
dŸgno¡ic
 
push


30 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wsign-conversion"

31 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wconversion"

32 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wunused-parameter"

35 #iâdeà
__has_bužtš


36 
	#__has_bužtš
(
x
è(0)

	)

40 #iâdeà 
__ASM


41 
	#__ASM
 
__asm


	)

43 #iâdeà 
__INLINE


44 
	#__INLINE
 
šlše


	)

46 #iâdeà 
__STATIC_INLINE


47 
	#__STATIC_INLINE
 
šlše


	)

49 #iâdeà 
__STATIC_FORCEINLINE


50 
	#__STATIC_FORCEINLINE
 
	`__©Œibu‹__
((
®ways_šlše
)è
šlše


	)

52 #iâdeà 
__NO_RETURN


53 
	#__NO_RETURN
 
	`__©Œibu‹__
((
__nÜ‘uº__
))

	)

55 #iâdeà 
__USED


56 
	#__USED
 
	`__©Œibu‹__
((
u£d
))

	)

58 #iâdeà 
__WEAK


59 
	#__WEAK
 
	`__©Œibu‹__
((
w—k
))

	)

61 #iâdeà 
__PACKED


62 
	#__PACKED
 
	`__©Œibu‹__
((
·cked
, 
	`®igÃd
(1)))

	)

64 #iâdeà 
__PACKED_STRUCT


65 
	#__PACKED_STRUCT
 
	`__©Œibu‹__
((
·cked
, 
	`®igÃd
(1)))

	)

67 #iâdeà 
__PACKED_UNION


68 
	#__PACKED_UNION
 
	`__©Œibu‹__
((
·cked
, 
	`®igÃd
(1)))

	)

70 #iâdeà 
__UNALIGNED_UINT32


71 #´agm¨
GCC
 
dŸgno¡ic
 
push


72 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wpacked"

73 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wattributes"

74 
__©Œibu‹__
((
·cked
)è
	gT_UINT32
 { 
ušt32_t
 
	gv
; };

75 #´agm¨
GCC
 
dŸgno¡ic
 
pÝ


76 
	#__UNALIGNED_UINT32
(
x
è(((
T_UINT32
 *)(x))->
v
)

	)

78 #iâdeà 
__UNALIGNED_UINT16_WRITE


79 #´agm¨
GCC
 
dŸgno¡ic
 
push


80 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wpacked"

81 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wattributes"

82 
__PACKED_STRUCT
 
	gT_UINT16_WRITE
 { 
ušt16_t
 
	gv
; };

83 #´agm¨
GCC
 
dŸgno¡ic
 
pÝ


84 
	#__UNALIGNED_UINT16_WRITE
(
addr
, 
v®
è()((((
T_UINT16_WRITE
 *)(*)×ddr))->
v
èð(v®))

	)

86 #iâdeà 
__UNALIGNED_UINT16_READ


87 #´agm¨
GCC
 
dŸgno¡ic
 
push


88 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wpacked"

89 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wattributes"

90 
__PACKED_STRUCT
 
	gT_UINT16_READ
 { 
ušt16_t
 
	gv
; };

91 #´agm¨
GCC
 
dŸgno¡ic
 
pÝ


92 
	#__UNALIGNED_UINT16_READ
(
addr
è(((cÚ¡ 
T_UINT16_READ
 *)(cÚ¡ *)×ddr))->
v
)

	)

94 #iâdeà 
__UNALIGNED_UINT32_WRITE


95 #´agm¨
GCC
 
dŸgno¡ic
 
push


96 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wpacked"

97 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wattributes"

98 
__PACKED_STRUCT
 
	gT_UINT32_WRITE
 { 
ušt32_t
 
	gv
; };

99 #´agm¨
GCC
 
dŸgno¡ic
 
pÝ


100 
	#__UNALIGNED_UINT32_WRITE
(
addr
, 
v®
è()((((
T_UINT32_WRITE
 *)(*)×ddr))->
v
èð(v®))

	)

102 #iâdeà 
__UNALIGNED_UINT32_READ


103 #´agm¨
GCC
 
dŸgno¡ic
 
push


104 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wpacked"

105 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wattributes"

106 
__PACKED_STRUCT
 
	gT_UINT32_READ
 { 
ušt32_t
 
	gv
; };

107 #´agm¨
GCC
 
dŸgno¡ic
 
pÝ


108 
	#__UNALIGNED_UINT32_READ
(
addr
è(((cÚ¡ 
T_UINT32_READ
 *)(cÚ¡ *)×ddr))->
v
)

	)

110 #iâdeà 
__ALIGNED


111 
	#__ALIGNED
(
x
è
	`__©Œibu‹__
((
	`®igÃd
(x)))

	)

113 #iâdeà 
__RESTRICT


114 
	#__RESTRICT
 
__»¡riù


	)

116 #iâdeà 
__COMPILER_BARRIER


117 
	#__COMPILER_BARRIER
(è
__ASM
 vÞ©že("":::"memÜy")

	)

122 #iâdeà
__PROGRAM_START


131 
__STATIC_FORCEINLINE
 
__NO_RETURN
 
	$__cmsis_¡¬t
()

133 
	`_¡¬t
(è
__NO_RETURN
;

136 
ušt32_t
 cÚ¡* 
¤c
;

137 
ušt32_t
* 
de¡
;

138 
ušt32_t
 
wËn
;

139 } 
	t__cÝy_bË_t
;

142 
ušt32_t
* 
de¡
;

143 
ušt32_t
 
wËn
;

144 } 
	t__z”o_bË_t
;

146 cÚ¡ 
__cÝy_bË_t
 
__cÝy_bË_¡¬t__
;

147 cÚ¡ 
__cÝy_bË_t
 
__cÝy_bË_’d__
;

148 cÚ¡ 
__z”o_bË_t
 
__z”o_bË_¡¬t__
;

149 cÚ¡ 
__z”o_bË_t
 
__z”o_bË_’d__
;

151 
__cÝy_bË_t
 cÚ¡* 
pTabË
 = &
__cÝy_bË_¡¬t__
;…TabË < &
__cÝy_bË_’d__
; ++pTable) {

152 
ušt32_t
 
i
=0u; i<
pTabË
->
wËn
; ++i) {

153 
pTabË
->
de¡
[
i
] =…TabË->
¤c
[i];

157 
__z”o_bË_t
 cÚ¡* 
pTabË
 = &
__z”o_bË_¡¬t__
;…TabË < &
__z”o_bË_’d__
; ++pTable) {

158 
ušt32_t
 
i
=0u; i<
pTabË
->
wËn
; ++i) {

159 
pTabË
->
de¡
[
i
] = 0u;

163 
	`_¡¬t
();

164 
	}
}

166 
	#__PROGRAM_START
 
__cmsis_¡¬t


	)

169 #iâdeà
__INITIAL_SP


170 
	#__INITIAL_SP
 
__SckTÝ


	)

173 #iâdeà
__STACK_LIMIT


174 
	#__STACK_LIMIT
 
__SckLim™


	)

177 #iâdeà
__VECTOR_TABLE


178 
	#__VECTOR_TABLE
 
__VeùÜs


	)

181 #iâdeà
__VECTOR_TABLE_ATTRIBUTE


182 
	#__VECTOR_TABLE_ATTRIBUTE
 
	`__©Œibu‹
((
u£d
, 
	`£ùiÚ
(".veùÜs")))

	)

196 
__STATIC_FORCEINLINE
 
	$__’abË_œq
()

198 
__ASM
 volatile ("cpsie i" : : : "memory");

199 
	}
}

207 
__STATIC_FORCEINLINE
 
	$__di§bË_œq
()

209 
__ASM
 volatile ("cpsid i" : : : "memory");

210 
	}
}

218 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__g‘_CONTROL
()

220 
ušt32_t
 
»suÉ
;

222 
__ASM
 vÞ©ž("MRS %0, cÚŒÞ" : "ô" (
»suÉ
) );

223 (
»suÉ
);

224 
	}
}

227 #ià(
defšed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

233 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__TZ_g‘_CONTROL_NS
()

235 
ušt32_t
 
»suÉ
;

237 
__ASM
 vÞ©ž("MRS %0, cÚŒÞ_ns" : "ô" (
»suÉ
) );

238 (
»suÉ
);

239 
	}
}

248 
__STATIC_FORCEINLINE
 
	$__£t_CONTROL
(
ušt32_t
 
cÚŒÞ
)

250 
__ASM
 vÞ©ž("MSR cÚŒÞ, %0" : : "r" (
cÚŒÞ
) : "memory");

251 
	}
}

254 #ià(
defšed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

260 
__STATIC_FORCEINLINE
 
	$__TZ_£t_CONTROL_NS
(
ušt32_t
 
cÚŒÞ
)

262 
__ASM
 vÞ©ž("MSR cÚŒÞ_ns, %0" : : "r" (
cÚŒÞ
) : "memory");

263 
	}
}

272 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__g‘_IPSR
()

274 
ušt32_t
 
»suÉ
;

276 
__ASM
 vÞ©ž("MRS %0, ip¤" : "ô" (
»suÉ
) );

277 (
»suÉ
);

278 
	}
}

286 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__g‘_APSR
()

288 
ušt32_t
 
»suÉ
;

290 
__ASM
 vÞ©ž("MRS %0,‡p¤" : "ô" (
»suÉ
) );

291 (
»suÉ
);

292 
	}
}

300 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__g‘_xPSR
()

302 
ušt32_t
 
»suÉ
;

304 
__ASM
 vÞ©ž("MRS %0, xp¤" : "ô" (
»suÉ
) );

305 (
»suÉ
);

306 
	}
}

314 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__g‘_PSP
()

316 
ušt32_t
 
»suÉ
;

318 
__ASM
 vÞ©ž("MRS %0,…¥" : "ô" (
»suÉ
) );

319 (
»suÉ
);

320 
	}
}

323 #ià(
defšed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

329 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__TZ_g‘_PSP_NS
()

331 
ušt32_t
 
»suÉ
;

333 
__ASM
 vÞ©ž("MRS %0,…¥_ns" : "ô" (
»suÉ
) );

334 (
»suÉ
);

335 
	}
}

344 
__STATIC_FORCEINLINE
 
	$__£t_PSP
(
ušt32_t
 
tÝOfProcSck
)

346 
__ASM
 vÞ©ž("MSR…¥, %0" : : "r" (
tÝOfProcSck
) : );

347 
	}
}

350 #ià(
defšed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

356 
__STATIC_FORCEINLINE
 
	$__TZ_£t_PSP_NS
(
ušt32_t
 
tÝOfProcSck
)

358 
__ASM
 vÞ©ž("MSR…¥_ns, %0" : : "r" (
tÝOfProcSck
) : );

359 
	}
}

368 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__g‘_MSP
()

370 
ušt32_t
 
»suÉ
;

372 
__ASM
 vÞ©ž("MRS %0, m¥" : "ô" (
»suÉ
) );

373 (
»suÉ
);

374 
	}
}

377 #ià(
defšed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

383 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__TZ_g‘_MSP_NS
()

385 
ušt32_t
 
»suÉ
;

387 
__ASM
 vÞ©ž("MRS %0, m¥_ns" : "ô" (
»suÉ
) );

388 (
»suÉ
);

389 
	}
}

398 
__STATIC_FORCEINLINE
 
	$__£t_MSP
(
ušt32_t
 
tÝOfMašSck
)

400 
__ASM
 vÞ©ž("MSR m¥, %0" : : "r" (
tÝOfMašSck
) : );

401 
	}
}

404 #ià(
defšed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

410 
__STATIC_FORCEINLINE
 
	$__TZ_£t_MSP_NS
(
ušt32_t
 
tÝOfMašSck
)

412 
__ASM
 vÞ©ž("MSR m¥_ns, %0" : : "r" (
tÝOfMašSck
) : );

413 
	}
}

417 #ià(
defšed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

423 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__TZ_g‘_SP_NS
()

425 
ušt32_t
 
»suÉ
;

427 
__ASM
 vÞ©ž("MRS %0, sp_ns" : "ô" (
»suÉ
) );

428 (
»suÉ
);

429 
	}
}

437 
__STATIC_FORCEINLINE
 
	$__TZ_£t_SP_NS
(
ušt32_t
 
tÝOfSck
)

439 
__ASM
 vÞ©ž("MSR sp_ns, %0" : : "r" (
tÝOfSck
) : );

440 
	}
}

449 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__g‘_PRIMASK
()

451 
ušt32_t
 
»suÉ
;

453 
__ASM
 vÞ©ž("MRS %0,…rimask" : "ô" (
»suÉ
) :: "memory");

454 (
»suÉ
);

455 
	}
}

458 #ià(
defšed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

464 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__TZ_g‘_PRIMASK_NS
()

466 
ušt32_t
 
»suÉ
;

468 
__ASM
 vÞ©ž("MRS %0,…rimask_ns" : "ô" (
»suÉ
) :: "memory");

469 (
»suÉ
);

470 
	}
}

479 
__STATIC_FORCEINLINE
 
	$__£t_PRIMASK
(
ušt32_t
 
´iMask
)

481 
__ASM
 vÞ©ž("MSR…rimask, %0" : : "r" (
´iMask
) : "memory");

482 
	}
}

485 #ià(
defšed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

491 
__STATIC_FORCEINLINE
 
	$__TZ_£t_PRIMASK_NS
(
ušt32_t
 
´iMask
)

493 
__ASM
 vÞ©ž("MSR…rimask_ns, %0" : : "r" (
´iMask
) : "memory");

494 
	}
}

498 #ià((
defšed
 (
__ARM_ARCH_7M__
 ) && (__ARM_ARCH_7M__ == 1)) || \

499 (
defšed
 (
__ARM_ARCH_7EM__
 ) && (
	g__ARM_ARCH_7EM__
 == 1)) || \

500 (
defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) )

506 
__STATIC_FORCEINLINE
 
	$__’abË_çuÉ_œq
()

508 
__ASM
 volatile ("cpsie f" : : : "memory");

509 
	}
}

517 
__STATIC_FORCEINLINE
 
	$__di§bË_çuÉ_œq
()

519 
__ASM
 volatile ("cpsid f" : : : "memory");

520 
	}
}

528 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__g‘_BASEPRI
()

530 
ušt32_t
 
»suÉ
;

532 
__ASM
 vÞ©ž("MRS %0, ba£´i" : "ô" (
»suÉ
) );

533 (
»suÉ
);

534 
	}
}

537 #ià(
defšed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

543 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__TZ_g‘_BASEPRI_NS
()

545 
ušt32_t
 
»suÉ
;

547 
__ASM
 vÞ©ž("MRS %0, ba£´i_ns" : "ô" (
»suÉ
) );

548 (
»suÉ
);

549 
	}
}

558 
__STATIC_FORCEINLINE
 
	$__£t_BASEPRI
(
ušt32_t
 
ba£Pri
)

560 
__ASM
 vÞ©ž("MSR ba£´i, %0" : : "r" (
ba£Pri
) : "memory");

561 
	}
}

564 #ià(
defšed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

570 
__STATIC_FORCEINLINE
 
	$__TZ_£t_BASEPRI_NS
(
ušt32_t
 
ba£Pri
)

572 
__ASM
 vÞ©ž("MSR ba£´i_ns, %0" : : "r" (
ba£Pri
) : "memory");

573 
	}
}

583 
__STATIC_FORCEINLINE
 
	$__£t_BASEPRI_MAX
(
ušt32_t
 
ba£Pri
)

585 
__ASM
 vÞ©ž("MSR ba£´i_max, %0" : : "r" (
ba£Pri
) : "memory");

586 
	}
}

594 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__g‘_FAULTMASK
()

596 
ušt32_t
 
»suÉ
;

598 
__ASM
 vÞ©ž("MRS %0, fauÉmask" : "ô" (
»suÉ
) );

599 (
»suÉ
);

600 
	}
}

603 #ià(
defšed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

609 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__TZ_g‘_FAULTMASK_NS
()

611 
ušt32_t
 
»suÉ
;

613 
__ASM
 vÞ©ž("MRS %0, fauÉmask_ns" : "ô" (
»suÉ
) );

614 (
»suÉ
);

615 
	}
}

624 
__STATIC_FORCEINLINE
 
	$__£t_FAULTMASK
(
ušt32_t
 
çuÉMask
)

626 
__ASM
 vÞ©ž("MSR fauÉmask, %0" : : "r" (
çuÉMask
) : "memory");

627 
	}
}

630 #ià(
defšed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

636 
__STATIC_FORCEINLINE
 
	$__TZ_£t_FAULTMASK_NS
(
ušt32_t
 
çuÉMask
)

638 
__ASM
 vÞ©ž("MSR fauÉmask_ns, %0" : : "r" (
çuÉMask
) : "memory");

639 
	}
}

643 (
defšed
 (
__ARM_ARCH_7EM__
 ) && (
	g__ARM_ARCH_7EM__
 == 1)) || \

644 (
defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */

647 #ià((
defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \

648 (
defšed
 (
__ARM_ARCH_8M_BASE__
 ) && (__ARM_ARCH_8M_BASE__ == 1)) )

659 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__g‘_PSPLIM
()

661 #ià(!(
	`defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \

662 (!
	`defšed
 (
__ARM_FEATURE_CMSE
) || (__ARM_FEATURE_CMSE < 3)))

666 
ušt32_t
 
»suÉ
;

667 
__ASM
 vÞ©ž("MRS %0,…¥lim" : "ô" (
»suÉ
) );

668  
»suÉ
;

670 
	}
}

672 #ià(
defšed
 (
__ARM_FEATURE_CMSE
) && (__ARM_FEATURE_CMSE == 3))

681 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__TZ_g‘_PSPLIM_NS
()

683 #ià(!(
	`defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)))

687 
ušt32_t
 
»suÉ
;

688 
__ASM
 vÞ©ž("MRS %0,…¥lim_ns" : "ô" (
»suÉ
) );

689  
»suÉ
;

691 
	}
}

704 
__STATIC_FORCEINLINE
 
	$__£t_PSPLIM
(
ušt32_t
 
ProcSckPŒLim™
)

706 #ià(!(
	`defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \

707 (!
	`defšed
 (
__ARM_FEATURE_CMSE
) || (__ARM_FEATURE_CMSE < 3)))

709 ()
ProcSckPŒLim™
;

711 
__ASM
 vÞ©ž("MSR…¥lim, %0" : : "r" (
ProcSckPŒLim™
));

713 
	}
}

716 #ià(
defšed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

725 
__STATIC_FORCEINLINE
 
	$__TZ_£t_PSPLIM_NS
(
ušt32_t
 
ProcSckPŒLim™
)

727 #ià(!(
	`defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)))

729 ()
ProcSckPŒLim™
;

731 
__ASM
 vÞ©ž("MSR…¥lim_ns, %0\n" : : "r" (
ProcSckPŒLim™
));

733 
	}
}

746 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__g‘_MSPLIM
()

748 #ià(!(
	`defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \

749 (!
	`defšed
 (
__ARM_FEATURE_CMSE
) || (__ARM_FEATURE_CMSE < 3)))

753 
ušt32_t
 
»suÉ
;

754 
__ASM
 vÞ©ž("MRS %0, m¥lim" : "ô" (
»suÉ
) );

755  
»suÉ
;

757 
	}
}

760 #ià(
defšed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

769 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__TZ_g‘_MSPLIM_NS
()

771 #ià(!(
	`defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)))

775 
ušt32_t
 
»suÉ
;

776 
__ASM
 vÞ©ž("MRS %0, m¥lim_ns" : "ô" (
»suÉ
) );

777  
»suÉ
;

779 
	}
}

792 
__STATIC_FORCEINLINE
 
	$__£t_MSPLIM
(
ušt32_t
 
MašSckPŒLim™
)

794 #ià(!(
	`defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \

795 (!
	`defšed
 (
__ARM_FEATURE_CMSE
) || (__ARM_FEATURE_CMSE < 3)))

797 ()
MašSckPŒLim™
;

799 
__ASM
 vÞ©ž("MSR m¥lim, %0" : : "r" (
MašSckPŒLim™
));

801 
	}
}

804 #ià(
defšed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

813 
__STATIC_FORCEINLINE
 
	$__TZ_£t_MSPLIM_NS
(
ušt32_t
 
MašSckPŒLim™
)

815 #ià(!(
	`defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)))

817 ()
MašSckPŒLim™
;

819 
__ASM
 vÞ©ž("MSR m¥lim_ns, %0" : : "r" (
MašSckPŒLim™
));

821 
	}
}

825 (
defšed
 (
__ARM_ARCH_8M_BASE__
 ) && (
	g__ARM_ARCH_8M_BASE__
 == 1)) ) */

833 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__g‘_FPSCR
()

835 #ià((
	`defšed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)) && \

836 (
	`defšed
 (
__FPU_USED
 ) && (__FPU_USED == 1U)) )

837 #ià
	`__has_bužtš
(
__bužtš_¬m_g‘_åsü
)

841  
	`__bužtš_¬m_g‘_åsü
();

843 
ušt32_t
 
»suÉ
;

845 
__ASM
 vÞ©ž("VMRS %0, fpsü" : "ô" (
»suÉ
) );

846 (
»suÉ
);

851 
	}
}

859 
__STATIC_FORCEINLINE
 
	$__£t_FPSCR
(
ušt32_t
 
åsü
)

861 #ià((
	`defšed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)) && \

862 (
	`defšed
 (
__FPU_USED
 ) && (__FPU_USED == 1U)) )

863 #ià
	`__has_bužtš
(
__bužtš_¬m_£t_åsü
)

867 
	`__bužtš_¬m_£t_åsü
(
åsü
);

869 
__ASM
 vÞ©ž("VMSR fpsü, %0" : : "r" (
åsü
) : "vfpcc", "memory");

872 ()
åsü
;

874 
	}
}

889 #ià
defšed
 (
__thumb__
è&& !defšed (
__thumb2__
)

890 
	#__CMSIS_GCC_OUT_REG
(
r
è"ö" (r)

	)

891 
	#__CMSIS_GCC_RW_REG
(
r
è"+l" (r)

	)

892 
	#__CMSIS_GCC_USE_REG
(
r
è"l" (r)

	)

894 
	#__CMSIS_GCC_OUT_REG
(
r
è"ô" (r)

	)

895 
	#__CMSIS_GCC_RW_REG
(
r
è"+r" (r)

	)

896 
	#__CMSIS_GCC_USE_REG
(
r
è"r" (r)

	)

903 
	#__NOP
(è
__ASM
 vÞ©ž("nÝ")

	)

909 
	#__WFI
(è
__ASM
 vÞ©ž("wfi")

	)

917 
	#__WFE
(è
__ASM
 vÞ©ž("wã")

	)

924 
	#__SEV
(è
__ASM
 vÞ©ž("£v")

	)

933 
__STATIC_FORCEINLINE
 
	$__ISB
()

935 
__ASM
 volatile ("isb 0xF":::"memory");

936 
	}
}

944 
__STATIC_FORCEINLINE
 
	$__DSB
()

946 
__ASM
 volatile ("dsb 0xF":::"memory");

947 
	}
}

955 
__STATIC_FORCEINLINE
 
	$__DMB
()

957 
__ASM
 volatile ("dmb 0xF":::"memory");

958 
	}
}

967 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__REV
(
ušt32_t
 
v®ue
)

969 #ià(
__GNUC__
 > 4è|| (__GNUC__ =ð4 && 
__GNUC_MINOR__
 >= 5)

970  
	`__bužtš_bsw­32
(
v®ue
);

972 
ušt32_t
 
»suÉ
;

974 
__ASM
 vÞ©ž("»v %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
»suÉ
è: 
	`__CMSIS_GCC_USE_REG
 (
v®ue
) );

975  
»suÉ
;

977 
	}
}

986 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__REV16
(
ušt32_t
 
v®ue
)

988 
ušt32_t
 
»suÉ
;

990 
__ASM
 vÞ©ž("»v16 %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
»suÉ
è: 
	`__CMSIS_GCC_USE_REG
 (
v®ue
) );

991  
»suÉ
;

992 
	}
}

1001 
__STATIC_FORCEINLINE
 
št16_t
 
	$__REVSH
(
št16_t
 
v®ue
)

1003 #ià(
__GNUC__
 > 4è|| (__GNUC__ =ð4 && 
__GNUC_MINOR__
 >= 8)

1004  (
št16_t
)
	`__bužtš_bsw­16
(
v®ue
);

1006 
št16_t
 
»suÉ
;

1008 
__ASM
 vÞ©ž("»vsh %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
»suÉ
è: 
	`__CMSIS_GCC_USE_REG
 (
v®ue
) );

1009  
»suÉ
;

1011 
	}
}

1021 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__ROR
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1023 
Ý2
 %= 32U;

1024 ià(
Ý2
 == 0U)

1026  
Ý1
;

1028  (
Ý1
 >> 
Ý2
) | (op1 << (32U - op2));

1029 
	}
}

1039 
	#__BKPT
(
v®ue
è
__ASM
 vÞ©ž("bk± "#v®ue)

	)

1048 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__RBIT
(
ušt32_t
 
v®ue
)

1050 
ušt32_t
 
»suÉ
;

1052 #ià((
	`defšed
 (
__ARM_ARCH_7M__
 ) && (__ARM_ARCH_7M__ == 1)) || \

1053 (
	`defšed
 (
__ARM_ARCH_7EM__
 ) && (__ARM_ARCH_7EM__ == 1)) || \

1054 (
	`defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) )

1055 
__ASM
 vÞ©ž("rb™ %0, %1" : "ô" (
»suÉ
è: "r" (
v®ue
) );

1057 
ušt32_t
 
s
 = (4U * 8U) - 1U;

1059 
»suÉ
 = 
v®ue
;

1060 
v®ue
 >>= 1U; value != 0U; value >>= 1U)

1062 
»suÉ
 <<= 1U;

1063 
»suÉ
 |ð
v®ue
 & 1U;

1064 
s
--;

1066 
»suÉ
 <<ð
s
;

1068  
»suÉ
;

1069 
	}
}

1078 
__STATIC_FORCEINLINE
 
ušt8_t
 
	$__CLZ
(
ušt32_t
 
v®ue
)

1089 ià(
v®ue
 == 0U)

1093  
	`__bužtš_þz
(
v®ue
);

1094 
	}
}

1097 #ià((
defšed
 (
__ARM_ARCH_7M__
 ) && (__ARM_ARCH_7M__ == 1)) || \

1098 (
defšed
 (
__ARM_ARCH_7EM__
 ) && (
	g__ARM_ARCH_7EM__
 == 1)) || \

1099 (
defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \

1100 (
defšed
 (
__ARM_ARCH_8M_BASE__
 ) && (__ARM_ARCH_8M_BASE__ == 1)) )

1107 
__STATIC_FORCEINLINE
 
ušt8_t
 
	$__LDREXB
(vÞ©ž
ušt8_t
 *
addr
)

1109 
ušt32_t
 
»suÉ
;

1111 #ià(
__GNUC__
 > 4è|| (__GNUC__ =ð4 && 
__GNUC_MINOR__
 >= 8)

1112 
__ASM
 vÞ©ž("ld»xb %0, %1" : "ô" (
»suÉ
è: "Q" (*
addr
) );

1117 
__ASM
 vÞ©ž("ld»xb %0, [%1]" : "ô" (
»suÉ
è: "r" (
addr
) : "memory" );

1119  ((
ušt8_t
è
»suÉ
);

1120 
	}
}

1129 
__STATIC_FORCEINLINE
 
ušt16_t
 
	$__LDREXH
(vÞ©ž
ušt16_t
 *
addr
)

1131 
ušt32_t
 
»suÉ
;

1133 #ià(
__GNUC__
 > 4è|| (__GNUC__ =ð4 && 
__GNUC_MINOR__
 >= 8)

1134 
__ASM
 vÞ©ž("ld»xh %0, %1" : "ô" (
»suÉ
è: "Q" (*
addr
) );

1139 
__ASM
 vÞ©ž("ld»xh %0, [%1]" : "ô" (
»suÉ
è: "r" (
addr
) : "memory" );

1141  ((
ušt16_t
è
»suÉ
);

1142 
	}
}

1151 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__LDREXW
(vÞ©ž
ušt32_t
 *
addr
)

1153 
ušt32_t
 
»suÉ
;

1155 
__ASM
 vÞ©ž("ld»x %0, %1" : "ô" (
»suÉ
è: "Q" (*
addr
) );

1156 (
»suÉ
);

1157 
	}
}

1168 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__STREXB
(
ušt8_t
 
v®ue
, vÞ©žušt8_ˆ*
addr
)

1170 
ušt32_t
 
»suÉ
;

1172 
__ASM
 vÞ©ž("¡»xb %0, %2, %1" : "=&r" (
»suÉ
), "=Q" (*
addr
è: "r" ((
ušt32_t
)
v®ue
) );

1173 (
»suÉ
);

1174 
	}
}

1185 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__STREXH
(
ušt16_t
 
v®ue
, vÞ©žušt16_ˆ*
addr
)

1187 
ušt32_t
 
»suÉ
;

1189 
__ASM
 vÞ©ž("¡»xh %0, %2, %1" : "=&r" (
»suÉ
), "=Q" (*
addr
è: "r" ((
ušt32_t
)
v®ue
) );

1190 (
»suÉ
);

1191 
	}
}

1202 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__STREXW
(
ušt32_t
 
v®ue
, vÞ©žušt32_ˆ*
addr
)

1204 
ušt32_t
 
»suÉ
;

1206 
__ASM
 vÞ©ž("¡»x %0, %2, %1" : "=&r" (
»suÉ
), "=Q" (*
addr
è: "r" (
v®ue
) );

1207 (
»suÉ
);

1208 
	}
}

1215 
__STATIC_FORCEINLINE
 
	$__CLREX
()

1217 
__ASM
 volatile ("clrex" ::: "memory");

1218 
	}
}

1221 (
defšed
 (
__ARM_ARCH_7EM__
 ) && (
	g__ARM_ARCH_7EM__
 == 1)) || \

1222 (
defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \

1223 (
defšed
 (
__ARM_ARCH_8M_BASE__
 ) && (__ARM_ARCH_8M_BASE__ == 1)) ) */

1226 #ià((
defšed
 (
__ARM_ARCH_7M__
 ) && (__ARM_ARCH_7M__ == 1)) || \

1227 (
defšed
 (
__ARM_ARCH_7EM__
 ) && (__ARM_ARCH_7EM__ == 1)) || \

1228 (
defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) )

1236 
	#__SSAT
(
ARG1
,
ARG2
) \

1237 
__ex‹nsiÚ__
 \

1239 
št32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

1240 
	`__ASM
 ("s§ˆ%0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

1241 
__RES
; \

1242 })

	)

1252 
	#__USAT
(
ARG1
,
ARG2
) \

1253 
__ex‹nsiÚ__
 \

1255 
ušt32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

1256 
	`__ASM
 ("u§ˆ%0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

1257 
__RES
; \

1258 })

	)

1268 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__RRX
(
ušt32_t
 
v®ue
)

1270 
ušt32_t
 
»suÉ
;

1272 
__ASM
 vÞ©ž("¼x %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
»suÉ
è: 
	`__CMSIS_GCC_USE_REG
 (
v®ue
) );

1273 (
»suÉ
);

1274 
	}
}

1283 
__STATIC_FORCEINLINE
 
ušt8_t
 
	$__LDRBT
(vÞ©ž
ušt8_t
 *
±r
)

1285 
ušt32_t
 
»suÉ
;

1287 #ià(
__GNUC__
 > 4è|| (__GNUC__ =ð4 && 
__GNUC_MINOR__
 >= 8)

1288 
__ASM
 vÞ©ž("ldrbˆ%0, %1" : "ô" (
»suÉ
è: "Q" (*
±r
) );

1293 
__ASM
 vÞ©ž("ldrbˆ%0, [%1]" : "ô" (
»suÉ
è: "r" (
±r
) : "memory" );

1295  ((
ušt8_t
è
»suÉ
);

1296 
	}
}

1305 
__STATIC_FORCEINLINE
 
ušt16_t
 
	$__LDRHT
(vÞ©ž
ušt16_t
 *
±r
)

1307 
ušt32_t
 
»suÉ
;

1309 #ià(
__GNUC__
 > 4è|| (__GNUC__ =ð4 && 
__GNUC_MINOR__
 >= 8)

1310 
__ASM
 vÞ©ž("ldrhˆ%0, %1" : "ô" (
»suÉ
è: "Q" (*
±r
) );

1315 
__ASM
 vÞ©ž("ldrhˆ%0, [%1]" : "ô" (
»suÉ
è: "r" (
±r
) : "memory" );

1317  ((
ušt16_t
è
»suÉ
);

1318 
	}
}

1327 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__LDRT
(vÞ©ž
ušt32_t
 *
±r
)

1329 
ušt32_t
 
»suÉ
;

1331 
__ASM
 vÞ©ž("ld¹ %0, %1" : "ô" (
»suÉ
è: "Q" (*
±r
) );

1332 (
»suÉ
);

1333 
	}
}

1342 
__STATIC_FORCEINLINE
 
	$__STRBT
(
ušt8_t
 
v®ue
, vÞ©žušt8_ˆ*
±r
)

1344 
__ASM
 vÞ©ž("¡rbˆ%1, %0" : "=Q" (*
±r
è: "r" ((
ušt32_t
)
v®ue
) );

1345 
	}
}

1354 
__STATIC_FORCEINLINE
 
	$__STRHT
(
ušt16_t
 
v®ue
, vÞ©žušt16_ˆ*
±r
)

1356 
__ASM
 vÞ©ž("¡rhˆ%1, %0" : "=Q" (*
±r
è: "r" ((
ušt32_t
)
v®ue
) );

1357 
	}
}

1366 
__STATIC_FORCEINLINE
 
	$__STRT
(
ušt32_t
 
v®ue
, vÞ©žušt32_ˆ*
±r
)

1368 
__ASM
 vÞ©ž("¡¹ %1, %0" : "=Q" (*
±r
è: "r" (
v®ue
) );

1369 
	}
}

1372 (
defšed
 (
__ARM_ARCH_7EM__
 ) && (
	g__ARM_ARCH_7EM__
 == 1)) || \

1373 (
defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */

1382 
__STATIC_FORCEINLINE
 
št32_t
 
	$__SSAT
(
št32_t
 
v®
, 
ušt32_t
 
§t
)

1384 ià((
§t
 >= 1U) && (sat <= 32U))

1386 cÚ¡ 
št32_t
 
max
 = (št32_t)((1U << (
§t
 - 1U)) - 1U);

1387 cÚ¡ 
št32_t
 
mš
 = -1 - 
max
 ;

1388 ià(
v®
 > 
max
)

1390  
max
;

1392 ià(
v®
 < 
mš
)

1394  
mš
;

1397  
v®
;

1398 
	}
}

1407 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__USAT
(
št32_t
 
v®
, 
ušt32_t
 
§t
)

1409 ià(
§t
 <= 31U)

1411 cÚ¡ 
ušt32_t
 
max
 = ((1U << 
§t
) - 1U);

1412 ià(
v®
 > (
št32_t
)
max
)

1414  
max
;

1416 ià(
v®
 < 0)

1421  (
ušt32_t
)
v®
;

1422 
	}
}

1425 (
defšed
 (
__ARM_ARCH_7EM__
 ) && (
	g__ARM_ARCH_7EM__
 == 1)) || \

1426 (
defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */

1429 #ià((
defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \

1430 (
defšed
 (
__ARM_ARCH_8M_BASE__
 ) && (__ARM_ARCH_8M_BASE__ == 1)) )

1437 
__STATIC_FORCEINLINE
 
ušt8_t
 
	$__LDAB
(vÞ©ž
ušt8_t
 *
±r
)

1439 
ušt32_t
 
»suÉ
;

1441 
__ASM
 vÞ©ž("ldab %0, %1" : "ô" (
»suÉ
è: "Q" (*
±r
) );

1442  ((
ušt8_t
è
»suÉ
);

1443 
	}
}

1452 
__STATIC_FORCEINLINE
 
ušt16_t
 
	$__LDAH
(vÞ©ž
ušt16_t
 *
±r
)

1454 
ušt32_t
 
»suÉ
;

1456 
__ASM
 vÞ©ž("ldah %0, %1" : "ô" (
»suÉ
è: "Q" (*
±r
) );

1457  ((
ušt16_t
è
»suÉ
);

1458 
	}
}

1467 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__LDA
(vÞ©ž
ušt32_t
 *
±r
)

1469 
ušt32_t
 
»suÉ
;

1471 
__ASM
 vÞ©ž("ld¨%0, %1" : "ô" (
»suÉ
è: "Q" (*
±r
) );

1472 (
»suÉ
);

1473 
	}
}

1482 
__STATIC_FORCEINLINE
 
	$__STLB
(
ušt8_t
 
v®ue
, vÞ©žušt8_ˆ*
±r
)

1484 
__ASM
 vÞ©ž("¡lb %1, %0" : "=Q" (*
±r
è: "r" ((
ušt32_t
)
v®ue
) );

1485 
	}
}

1494 
__STATIC_FORCEINLINE
 
	$__STLH
(
ušt16_t
 
v®ue
, vÞ©žušt16_ˆ*
±r
)

1496 
__ASM
 vÞ©ž("¡lh %1, %0" : "=Q" (*
±r
è: "r" ((
ušt32_t
)
v®ue
) );

1497 
	}
}

1506 
__STATIC_FORCEINLINE
 
	$__STL
(
ušt32_t
 
v®ue
, vÞ©žušt32_ˆ*
±r
)

1508 
__ASM
 vÞ©ž("¡È%1, %0" : "=Q" (*
±r
è: "r" ((
ušt32_t
)
v®ue
) );

1509 
	}
}

1518 
__STATIC_FORCEINLINE
 
ušt8_t
 
	$__LDAEXB
(vÞ©ž
ušt8_t
 *
±r
)

1520 
ušt32_t
 
»suÉ
;

1522 
__ASM
 vÞ©ž("ld«xb %0, %1" : "ô" (
»suÉ
è: "Q" (*
±r
) );

1523  ((
ušt8_t
è
»suÉ
);

1524 
	}
}

1533 
__STATIC_FORCEINLINE
 
ušt16_t
 
	$__LDAEXH
(vÞ©ž
ušt16_t
 *
±r
)

1535 
ušt32_t
 
»suÉ
;

1537 
__ASM
 vÞ©ž("ld«xh %0, %1" : "ô" (
»suÉ
è: "Q" (*
±r
) );

1538  ((
ušt16_t
è
»suÉ
);

1539 
	}
}

1548 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__LDAEX
(vÞ©ž
ušt32_t
 *
±r
)

1550 
ušt32_t
 
»suÉ
;

1552 
__ASM
 vÞ©ž("ld«x %0, %1" : "ô" (
»suÉ
è: "Q" (*
±r
) );

1553 (
»suÉ
);

1554 
	}
}

1565 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__STLEXB
(
ušt8_t
 
v®ue
, vÞ©žušt8_ˆ*
±r
)

1567 
ušt32_t
 
»suÉ
;

1569 
__ASM
 vÞ©ž("¡Ëxb %0, %2, %1" : "=&r" (
»suÉ
), "=Q" (*
±r
è: "r" ((
ušt32_t
)
v®ue
) );

1570 (
»suÉ
);

1571 
	}
}

1582 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__STLEXH
(
ušt16_t
 
v®ue
, vÞ©žušt16_ˆ*
±r
)

1584 
ušt32_t
 
»suÉ
;

1586 
__ASM
 vÞ©ž("¡Ëxh %0, %2, %1" : "=&r" (
»suÉ
), "=Q" (*
±r
è: "r" ((
ušt32_t
)
v®ue
) );

1587 (
»suÉ
);

1588 
	}
}

1599 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__STLEX
(
ušt32_t
 
v®ue
, vÞ©žušt32_ˆ*
±r
)

1601 
ušt32_t
 
»suÉ
;

1603 
__ASM
 vÞ©ž("¡Ëx %0, %2, %1" : "=&r" (
»suÉ
), "=Q" (*
±r
è: "r" ((
ušt32_t
)
v®ue
) );

1604 (
»suÉ
);

1605 
	}
}

1608 (
defšed
 (
__ARM_ARCH_8M_BASE__
 ) && (
	g__ARM_ARCH_8M_BASE__
 == 1)) ) */

1619 #ià(
defšed
 (
__ARM_FEATURE_DSP
) && (__ARM_FEATURE_DSP == 1))

1621 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1623 
ušt32_t
 
»suÉ
;

1625 
__ASM
 vÞ©ž("§dd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1626 (
»suÉ
);

1627 
	}
}

1629 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__QADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1631 
ušt32_t
 
»suÉ
;

1633 
__ASM
 vÞ©ž("qadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1634 (
»suÉ
);

1635 
	}
}

1637 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SHADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1639 
ušt32_t
 
»suÉ
;

1641 
__ASM
 vÞ©ž("shadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1642 (
»suÉ
);

1643 
	}
}

1645 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1647 
ušt32_t
 
»suÉ
;

1649 
__ASM
 vÞ©ž("uadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1650 (
»suÉ
);

1651 
	}
}

1653 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UQADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1655 
ušt32_t
 
»suÉ
;

1657 
__ASM
 vÞ©ž("uqadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1658 (
»suÉ
);

1659 
	}
}

1661 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UHADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1663 
ušt32_t
 
»suÉ
;

1665 
__ASM
 vÞ©ž("uhadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1666 (
»suÉ
);

1667 
	}
}

1670 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1672 
ušt32_t
 
»suÉ
;

1674 
__ASM
 vÞ©ž("ssub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1675 (
»suÉ
);

1676 
	}
}

1678 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__QSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1680 
ušt32_t
 
»suÉ
;

1682 
__ASM
 vÞ©ž("qsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1683 (
»suÉ
);

1684 
	}
}

1686 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SHSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1688 
ušt32_t
 
»suÉ
;

1690 
__ASM
 vÞ©ž("shsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1691 (
»suÉ
);

1692 
	}
}

1694 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__USUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1696 
ušt32_t
 
»suÉ
;

1698 
__ASM
 vÞ©ž("usub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1699 (
»suÉ
);

1700 
	}
}

1702 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UQSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1704 
ušt32_t
 
»suÉ
;

1706 
__ASM
 vÞ©ž("uqsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1707 (
»suÉ
);

1708 
	}
}

1710 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UHSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1712 
ušt32_t
 
»suÉ
;

1714 
__ASM
 vÞ©ž("uhsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1715 (
»suÉ
);

1716 
	}
}

1719 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1721 
ušt32_t
 
»suÉ
;

1723 
__ASM
 vÞ©ž("§dd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1724 (
»suÉ
);

1725 
	}
}

1727 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__QADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1729 
ušt32_t
 
»suÉ
;

1731 
__ASM
 vÞ©ž("qadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1732 (
»suÉ
);

1733 
	}
}

1735 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SHADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1737 
ušt32_t
 
»suÉ
;

1739 
__ASM
 vÞ©ž("shadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1740 (
»suÉ
);

1741 
	}
}

1743 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1745 
ušt32_t
 
»suÉ
;

1747 
__ASM
 vÞ©ž("uadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1748 (
»suÉ
);

1749 
	}
}

1751 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UQADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1753 
ušt32_t
 
»suÉ
;

1755 
__ASM
 vÞ©ž("uqadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1756 (
»suÉ
);

1757 
	}
}

1759 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UHADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1761 
ušt32_t
 
»suÉ
;

1763 
__ASM
 vÞ©ž("uhadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1764 (
»suÉ
);

1765 
	}
}

1767 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1769 
ušt32_t
 
»suÉ
;

1771 
__ASM
 vÞ©ž("ssub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1772 (
»suÉ
);

1773 
	}
}

1775 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__QSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1777 
ušt32_t
 
»suÉ
;

1779 
__ASM
 vÞ©ž("qsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1780 (
»suÉ
);

1781 
	}
}

1783 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SHSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1785 
ušt32_t
 
»suÉ
;

1787 
__ASM
 vÞ©ž("shsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1788 (
»suÉ
);

1789 
	}
}

1791 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__USUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1793 
ušt32_t
 
»suÉ
;

1795 
__ASM
 vÞ©ž("usub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1796 (
»suÉ
);

1797 
	}
}

1799 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UQSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1801 
ušt32_t
 
»suÉ
;

1803 
__ASM
 vÞ©ž("uqsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1804 (
»suÉ
);

1805 
	}
}

1807 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UHSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1809 
ušt32_t
 
»suÉ
;

1811 
__ASM
 vÞ©ž("uhsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1812 (
»suÉ
);

1813 
	}
}

1815 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1817 
ušt32_t
 
»suÉ
;

1819 
__ASM
 vÞ©ž("§sx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1820 (
»suÉ
);

1821 
	}
}

1823 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__QASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1825 
ušt32_t
 
»suÉ
;

1827 
__ASM
 vÞ©ž("qasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1828 (
»suÉ
);

1829 
	}
}

1831 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SHASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1833 
ušt32_t
 
»suÉ
;

1835 
__ASM
 vÞ©ž("shasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1836 (
»suÉ
);

1837 
	}
}

1839 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1841 
ušt32_t
 
»suÉ
;

1843 
__ASM
 vÞ©ž("uasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1844 (
»suÉ
);

1845 
	}
}

1847 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UQASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1849 
ušt32_t
 
»suÉ
;

1851 
__ASM
 vÞ©ž("uqasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1852 (
»suÉ
);

1853 
	}
}

1855 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UHASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1857 
ušt32_t
 
»suÉ
;

1859 
__ASM
 vÞ©ž("uhasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1860 (
»suÉ
);

1861 
	}
}

1863 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1865 
ušt32_t
 
»suÉ
;

1867 
__ASM
 vÞ©ž("s§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1868 (
»suÉ
);

1869 
	}
}

1871 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__QSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1873 
ušt32_t
 
»suÉ
;

1875 
__ASM
 vÞ©ž("q§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1876 (
»suÉ
);

1877 
	}
}

1879 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SHSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1881 
ušt32_t
 
»suÉ
;

1883 
__ASM
 vÞ©ž("sh§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1884 (
»suÉ
);

1885 
	}
}

1887 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__USAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1889 
ušt32_t
 
»suÉ
;

1891 
__ASM
 vÞ©ž("u§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1892 (
»suÉ
);

1893 
	}
}

1895 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UQSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1897 
ušt32_t
 
»suÉ
;

1899 
__ASM
 vÞ©ž("uq§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1900 (
»suÉ
);

1901 
	}
}

1903 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UHSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1905 
ušt32_t
 
»suÉ
;

1907 
__ASM
 vÞ©ž("uh§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1908 (
»suÉ
);

1909 
	}
}

1911 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__USAD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1913 
ušt32_t
 
»suÉ
;

1915 
__ASM
 vÞ©ž("u§d8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1916 (
»suÉ
);

1917 
	}
}

1919 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__USADA8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1921 
ušt32_t
 
»suÉ
;

1923 
__ASM
 vÞ©ž("u§da8 %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1924 (
»suÉ
);

1925 
	}
}

1927 
	#__SSAT16
(
ARG1
,
ARG2
) \

1929 
št32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

1930 
	`__ASM
 ("s§t16 %0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

1931 
__RES
; \

1932 })

	)

1934 
	#__USAT16
(
ARG1
,
ARG2
) \

1936 
ušt32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

1937 
	`__ASM
 ("u§t16 %0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

1938 
__RES
; \

1939 })

	)

1941 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UXTB16
(
ušt32_t
 
Ý1
)

1943 
ušt32_t
 
»suÉ
;

1945 
__ASM
 vÞ©ž("uxtb16 %0, %1" : "ô" (
»suÉ
è: "r" (
Ý1
));

1946 (
»suÉ
);

1947 
	}
}

1949 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UXTAB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1951 
ušt32_t
 
»suÉ
;

1953 
__ASM
 vÞ©ž("uxb16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1954 (
»suÉ
);

1955 
	}
}

1957 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SXTB16
(
ušt32_t
 
Ý1
)

1959 
ušt32_t
 
»suÉ
;

1961 
__ASM
 vÞ©ž("sxtb16 %0, %1" : "ô" (
»suÉ
è: "r" (
Ý1
));

1962 (
»suÉ
);

1963 
	}
}

1965 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SXTAB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1967 
ušt32_t
 
»suÉ
;

1969 
__ASM
 vÞ©ž("sxb16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1970 (
»suÉ
);

1971 
	}
}

1973 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SMUAD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1975 
ušt32_t
 
»suÉ
;

1977 
__ASM
 vÞ©ž("smuad %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1978 (
»suÉ
);

1979 
	}
}

1981 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SMUADX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1983 
ušt32_t
 
»suÉ
;

1985 
__ASM
 vÞ©ž("smuadx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1986 (
»suÉ
);

1987 
	}
}

1989 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SMLAD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1991 
ušt32_t
 
»suÉ
;

1993 
__ASM
 vÞ©ž("smÏd %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1994 (
»suÉ
);

1995 
	}
}

1997 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SMLADX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1999 
ušt32_t
 
»suÉ
;

2001 
__ASM
 vÞ©ž("smÏdx %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

2002 (
»suÉ
);

2003 
	}
}

2005 
__STATIC_FORCEINLINE
 
ušt64_t
 
	$__SMLALD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, 
ušt64_t
 
acc
)

2007 
	uÎ»g_u
{

2008 
ušt32_t
 
w32
[2];

2009 
ušt64_t
 
w64
;

2010 } 
Îr
;

2011 
Îr
.
w64
 = 
acc
;

2013 #iâdeà
__ARMEB__


2014 
__ASM
 vÞ©ž("smÏld %0, %1, %2, %3" : "ô" (
Îr
.
w32
[0]), "ô" (Îr.w32[1]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

2016 
__ASM
 vÞ©ž("smÏld %0, %1, %2, %3" : "ô" (
Îr
.
w32
[1]), "ô" (Îr.w32[0]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

2019 (
Îr
.
w64
);

2020 
	}
}

2022 
__STATIC_FORCEINLINE
 
ušt64_t
 
	$__SMLALDX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, 
ušt64_t
 
acc
)

2024 
	uÎ»g_u
{

2025 
ušt32_t
 
w32
[2];

2026 
ušt64_t
 
w64
;

2027 } 
Îr
;

2028 
Îr
.
w64
 = 
acc
;

2030 #iâdeà
__ARMEB__


2031 
__ASM
 vÞ©ž("smÏldx %0, %1, %2, %3" : "ô" (
Îr
.
w32
[0]), "ô" (Îr.w32[1]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

2033 
__ASM
 vÞ©ž("smÏldx %0, %1, %2, %3" : "ô" (
Îr
.
w32
[1]), "ô" (Îr.w32[0]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

2036 (
Îr
.
w64
);

2037 
	}
}

2039 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SMUSD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

2041 
ušt32_t
 
»suÉ
;

2043 
__ASM
 vÞ©ž("smusd %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

2044 (
»suÉ
);

2045 
	}
}

2047 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SMUSDX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

2049 
ušt32_t
 
»suÉ
;

2051 
__ASM
 vÞ©ž("smusdx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

2052 (
»suÉ
);

2053 
	}
}

2055 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SMLSD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

2057 
ušt32_t
 
»suÉ
;

2059 
__ASM
 vÞ©ž("smlsd %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

2060 (
»suÉ
);

2061 
	}
}

2063 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SMLSDX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

2065 
ušt32_t
 
»suÉ
;

2067 
__ASM
 vÞ©ž("smlsdx %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

2068 (
»suÉ
);

2069 
	}
}

2071 
__STATIC_FORCEINLINE
 
ušt64_t
 
	$__SMLSLD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, 
ušt64_t
 
acc
)

2073 
	uÎ»g_u
{

2074 
ušt32_t
 
w32
[2];

2075 
ušt64_t
 
w64
;

2076 } 
Îr
;

2077 
Îr
.
w64
 = 
acc
;

2079 #iâdeà
__ARMEB__


2080 
__ASM
 vÞ©ž("sml¦d %0, %1, %2, %3" : "ô" (
Îr
.
w32
[0]), "ô" (Îr.w32[1]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

2082 
__ASM
 vÞ©ž("sml¦d %0, %1, %2, %3" : "ô" (
Îr
.
w32
[1]), "ô" (Îr.w32[0]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

2085 (
Îr
.
w64
);

2086 
	}
}

2088 
__STATIC_FORCEINLINE
 
ušt64_t
 
	$__SMLSLDX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, 
ušt64_t
 
acc
)

2090 
	uÎ»g_u
{

2091 
ušt32_t
 
w32
[2];

2092 
ušt64_t
 
w64
;

2093 } 
Îr
;

2094 
Îr
.
w64
 = 
acc
;

2096 #iâdeà
__ARMEB__


2097 
__ASM
 vÞ©ž("sml¦dx %0, %1, %2, %3" : "ô" (
Îr
.
w32
[0]), "ô" (Îr.w32[1]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

2099 
__ASM
 vÞ©ž("sml¦dx %0, %1, %2, %3" : "ô" (
Îr
.
w32
[1]), "ô" (Îr.w32[0]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

2102 (
Îr
.
w64
);

2103 
	}
}

2105 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SEL
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

2107 
ušt32_t
 
»suÉ
;

2109 
__ASM
 vÞ©ž("£È%0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

2110 (
»suÉ
);

2111 
	}
}

2113 
__STATIC_FORCEINLINE
 
št32_t
 
	$__QADD
Ð
št32_t
 
Ý1
, iÁ32_ˆ
Ý2
)

2115 
št32_t
 
»suÉ
;

2117 
__ASM
 vÞ©ž("qadd %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

2118 (
»suÉ
);

2119 
	}
}

2121 
__STATIC_FORCEINLINE
 
št32_t
 
	$__QSUB
Ð
št32_t
 
Ý1
, iÁ32_ˆ
Ý2
)

2123 
št32_t
 
»suÉ
;

2125 
__ASM
 vÞ©ž("qsub %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

2126 (
»suÉ
);

2127 
	}
}

2130 
	#__PKHBT
(
ARG1
,
ARG2
,
ARG3
) \

2132 
ušt32_t
 
__RES
, 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
); \

2133 
	`__ASM
 ("pkhbˆ%0, %1, %2,†¦ %3" : "ô" (
__RES
è: "r" (
__ARG1
), "r" (
__ARG2
), "I" (
ARG3
) ); \

2134 
__RES
; \

2135 })

	)

2137 
	#__PKHTB
(
ARG1
,
ARG2
,
ARG3
) \

2139 
ušt32_t
 
__RES
, 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
); \

2140 ià(
ARG3
 == 0) \

2141 
	`__ASM
 ("pkhtb %0, %1, %2" : "ô" (
__RES
è: "r" (
__ARG1
), "r" (
__ARG2
) ); \

2143 
	`__ASM
 ("pkhtb %0, %1, %2,‡¤ %3" : "ô" (
__RES
è: "r" (
__ARG1
), "r" (
__ARG2
), "I" (
ARG3
) ); \

2144 
__RES
; \

2145 })

	)

2148 
	#__PKHBT
(
ARG1
,
ARG2
,
ARG3
èÐ((((
ušt32_t
)(ARG1)) ) & 0x0000FFFFUL) | \

2149 ((((
ušt32_t
)(
ARG2
)è<< (
ARG3
)è& 0xFFFF0000ULè)

	)

2151 
	#__PKHTB
(
ARG1
,
ARG2
,
ARG3
èÐ((((
ušt32_t
)(ARG1)) ) & 0xFFFF0000UL) | \

2152 ((((
ušt32_t
)(
ARG2
)è>> (
ARG3
)è& 0x0000FFFFULè)

	)

2154 
__STATIC_FORCEINLINE
 
št32_t
 
	$__SMMLA
 (
št32_t
 
Ý1
, iÁ32_ˆ
Ý2
, iÁ32_ˆ
Ý3
)

2156 
št32_t
 
»suÉ
;

2158 
__ASM
 vÞ©ž("smmÏ %0, %1, %2, %3" : "ô" (
»suÉ
): "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

2159 (
»suÉ
);

2160 
	}
}

2166 #´agm¨
GCC
 
dŸgno¡ic
 
pÝ


	@F:\ADMIN\Documents\1_Git_STM32\uart_00\cmsis\cmsis_version.h

25 #ià 
defšed
 ( 
__ICCARM__
 )

26 #´agm¨
sy¡em_šþude


27 #–ià
defšed
 (
__þªg__
)

28 #´agm¨
þªg
 
sy¡em_h—d”


31 #iâdeà
__CMSIS_VERSION_H


32 
	#__CMSIS_VERSION_H


	)

35 
	#__CM_CMSIS_VERSION_MAIN
 ( 5Uè

	)

36 
	#__CM_CMSIS_VERSION_SUB
 ( 3Uè

	)

37 
	#__CM_CMSIS_VERSION
 ((
__CM_CMSIS_VERSION_MAIN
 << 16U) | \

38 
__CM_CMSIS_VERSION_SUB
 )

	)

	@F:\ADMIN\Documents\1_Git_STM32\uart_00\cmsis\core_cm3.h

25 #ià 
defšed
 ( 
__ICCARM__
 )

26 #´agm¨
sy¡em_šþude


27 #–ià
defšed
 (
__þªg__
)

28 #´agm¨
þªg
 
sy¡em_h—d”


31 #iâdeà
__CORE_CM3_H_GENERIC


32 
	#__CORE_CM3_H_GENERIC


	)

34 
	~<¡dšt.h
>

36 #ifdeà
__ýlu¥lus


63 
	~"cmsis_v”siÚ.h
"

66 
	#__CM3_CMSIS_VERSION_MAIN
 (
__CM_CMSIS_VERSION_MAIN
è

	)

67 
	#__CM3_CMSIS_VERSION_SUB
 (
__CM_CMSIS_VERSION_SUB
è

	)

68 
	#__CM3_CMSIS_VERSION
 ((
__CM3_CMSIS_VERSION_MAIN
 << 16U) | \

69 
__CM3_CMSIS_VERSION_SUB
 )

	)

71 
	#__CORTEX_M
 (3Uè

	)

76 
	#__FPU_USED
 0U

	)

78 #ià
defšed
 ( 
__CC_ARM
 )

79 #ià
defšed
 
__TARGET_FPU_VFP


83 #–ià
defšed
 (
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

84 #ià
defšed
 
__ARM_FP


88 #–ià
defšed
 ( 
__GNUC__
 )

89 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

93 #–ià
defšed
 ( 
__ICCARM__
 )

94 #ià
defšed
 
__ARMVFP__


98 #–ià
defšed
 ( 
__TI_ARM__
 )

99 #ià
defšed
 
__TI_VFP_SUPPORT__


103 #–ià
defšed
 ( 
__TASKING__
 )

104 #ià
defšed
 
__FPU_VFP__


108 #–ià
defšed
 ( 
__CSMC__
 )

109 #iàÐ
__CSMC__
 & 0x400U)

115 
	~"cmsis_compž”.h
"

118 #ifdeà
__ýlu¥lus


124 #iâdeà
__CMSIS_GENERIC


126 #iâdeà
__CORE_CM3_H_DEPENDANT


127 
	#__CORE_CM3_H_DEPENDANT


	)

129 #ifdeà
__ýlu¥lus


134 #ià
defšed
 
__CHECK_DEVICE_DEFINES


135 #iâdeà
__CM3_REV


136 
	#__CM3_REV
 0x0200U

	)

140 #iâdeà
__MPU_PRESENT


141 
	#__MPU_PRESENT
 0U

	)

145 #iâdeà
__NVIC_PRIO_BITS


146 
	#__NVIC_PRIO_BITS
 3U

	)

150 #iâdeà
__V’dÜ_SysTickCÚfig


151 
	#__V’dÜ_SysTickCÚfig
 0U

	)

164 #ifdeà
__ýlu¥lus


165 
	#__I
 vÞ©ž

	)

167 
	#__I
 vÞ©žcÚ¡

	)

169 
	#__O
 vÞ©ž

	)

170 
	#__IO
 vÞ©ž

	)

173 
	#__IM
 vÞ©žcÚ¡

	)

174 
	#__OM
 vÞ©ž

	)

175 
	#__IOM
 vÞ©ž

	)

210 
ušt32_t
 
_»£rved0
:27;

211 
ušt32_t
 
Q
:1;

212 
ušt32_t
 
V
:1;

213 
ušt32_t
 
C
:1;

214 
ušt32_t
 
Z
:1;

215 
ušt32_t
 
N
:1;

216 } 
b
;

217 
ušt32_t
 
w
;

218 } 
	tAPSR_Ty³
;

221 
	#APSR_N_Pos
 31U

	)

222 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
è

	)

224 
	#APSR_Z_Pos
 30U

	)

225 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
è

	)

227 
	#APSR_C_Pos
 29U

	)

228 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
è

	)

230 
	#APSR_V_Pos
 28U

	)

231 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
è

	)

233 
	#APSR_Q_Pos
 27U

	)

234 
	#APSR_Q_Msk
 (1UL << 
APSR_Q_Pos
è

	)

244 
ušt32_t
 
ISR
:9;

245 
ušt32_t
 
_»£rved0
:23;

246 } 
b
;

247 
ušt32_t
 
w
;

248 } 
	tIPSR_Ty³
;

251 
	#IPSR_ISR_Pos
 0U

	)

252 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

262 
ušt32_t
 
ISR
:9;

263 
ušt32_t
 
_»£rved0
:1;

264 
ušt32_t
 
ICI_IT_1
:6;

265 
ušt32_t
 
_»£rved1
:8;

266 
ušt32_t
 
T
:1;

267 
ušt32_t
 
ICI_IT_2
:2;

268 
ušt32_t
 
Q
:1;

269 
ušt32_t
 
V
:1;

270 
ušt32_t
 
C
:1;

271 
ušt32_t
 
Z
:1;

272 
ušt32_t
 
N
:1;

273 } 
b
;

274 
ušt32_t
 
w
;

275 } 
	txPSR_Ty³
;

278 
	#xPSR_N_Pos
 31U

	)

279 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
è

	)

281 
	#xPSR_Z_Pos
 30U

	)

282 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
è

	)

284 
	#xPSR_C_Pos
 29U

	)

285 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
è

	)

287 
	#xPSR_V_Pos
 28U

	)

288 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
è

	)

290 
	#xPSR_Q_Pos
 27U

	)

291 
	#xPSR_Q_Msk
 (1UL << 
xPSR_Q_Pos
è

	)

293 
	#xPSR_ICI_IT_2_Pos
 25U

	)

294 
	#xPSR_ICI_IT_2_Msk
 (3UL << 
xPSR_ICI_IT_2_Pos
è

	)

296 
	#xPSR_T_Pos
 24U

	)

297 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
è

	)

299 
	#xPSR_ICI_IT_1_Pos
 10U

	)

300 
	#xPSR_ICI_IT_1_Msk
 (0x3FUL << 
xPSR_ICI_IT_1_Pos
è

	)

302 
	#xPSR_ISR_Pos
 0U

	)

303 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

313 
ušt32_t
 
nPRIV
:1;

314 
ušt32_t
 
SPSEL
:1;

315 
ušt32_t
 
_»£rved1
:30;

316 } 
b
;

317 
ušt32_t
 
w
;

318 } 
	tCONTROL_Ty³
;

321 
	#CONTROL_SPSEL_Pos
 1U

	)

322 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
è

	)

324 
	#CONTROL_nPRIV_Pos
 0U

	)

325 
	#CONTROL_nPRIV_Msk
 (1UL )

	)

342 
__IOM
 
ušt32_t
 
ISER
[8U];

343 
ušt32_t
 
RESERVED0
[24U];

344 
__IOM
 
ušt32_t
 
ICER
[8U];

345 
ušt32_t
 
RESERVED1
[24U];

346 
__IOM
 
ušt32_t
 
ISPR
[8U];

347 
ušt32_t
 
RESERVED2
[24U];

348 
__IOM
 
ušt32_t
 
ICPR
[8U];

349 
ušt32_t
 
RESERVED3
[24U];

350 
__IOM
 
ušt32_t
 
IABR
[8U];

351 
ušt32_t
 
RESERVED4
[56U];

352 
__IOM
 
ušt8_t
 
IP
[240U];

353 
ušt32_t
 
RESERVED5
[644U];

354 
__OM
 
ušt32_t
 
STIR
;

355 } 
	tNVIC_Ty³
;

358 
	#NVIC_STIR_INTID_Pos
 0U

	)

359 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL )

	)

376 
__IM
 
ušt32_t
 
CPUID
;

377 
__IOM
 
ušt32_t
 
ICSR
;

378 
__IOM
 
ušt32_t
 
VTOR
;

379 
__IOM
 
ušt32_t
 
AIRCR
;

380 
__IOM
 
ušt32_t
 
SCR
;

381 
__IOM
 
ušt32_t
 
CCR
;

382 
__IOM
 
ušt8_t
 
SHP
[12U];

383 
__IOM
 
ušt32_t
 
SHCSR
;

384 
__IOM
 
ušt32_t
 
CFSR
;

385 
__IOM
 
ušt32_t
 
HFSR
;

386 
__IOM
 
ušt32_t
 
DFSR
;

387 
__IOM
 
ušt32_t
 
MMFAR
;

388 
__IOM
 
ušt32_t
 
BFAR
;

389 
__IOM
 
ušt32_t
 
AFSR
;

390 
__IM
 
ušt32_t
 
PFR
[2U];

391 
__IM
 
ušt32_t
 
DFR
;

392 
__IM
 
ušt32_t
 
ADR
;

393 
__IM
 
ušt32_t
 
MMFR
[4U];

394 
__IM
 
ušt32_t
 
ISAR
[5U];

395 
ušt32_t
 
RESERVED0
[5U];

396 
__IOM
 
ušt32_t
 
CPACR
;

397 } 
	tSCB_Ty³
;

400 
	#SCB_CPUID_IMPLEMENTER_Pos
 24U

	)

401 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

403 
	#SCB_CPUID_VARIANT_Pos
 20U

	)

404 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

406 
	#SCB_CPUID_ARCHITECTURE_Pos
 16U

	)

407 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

409 
	#SCB_CPUID_PARTNO_Pos
 4U

	)

410 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

412 
	#SCB_CPUID_REVISION_Pos
 0U

	)

413 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

416 
	#SCB_ICSR_NMIPENDSET_Pos
 31U

	)

417 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
è

	)

419 
	#SCB_ICSR_PENDSVSET_Pos
 28U

	)

420 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

422 
	#SCB_ICSR_PENDSVCLR_Pos
 27U

	)

423 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

425 
	#SCB_ICSR_PENDSTSET_Pos
 26U

	)

426 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

428 
	#SCB_ICSR_PENDSTCLR_Pos
 25U

	)

429 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

431 
	#SCB_ICSR_ISRPREEMPT_Pos
 23U

	)

432 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

434 
	#SCB_ICSR_ISRPENDING_Pos
 22U

	)

435 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

437 
	#SCB_ICSR_VECTPENDING_Pos
 12U

	)

438 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

440 
	#SCB_ICSR_RETTOBASE_Pos
 11U

	)

441 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos
è

	)

443 
	#SCB_ICSR_VECTACTIVE_Pos
 0U

	)

444 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

447 #ià
defšed
 (
__CM3_REV
) && (__CM3_REV < 0x0201U)

448 
	#SCB_VTOR_TBLBASE_Pos
 29U

	)

449 
	#SCB_VTOR_TBLBASE_Msk
 (1UL << 
SCB_VTOR_TBLBASE_Pos
è

	)

451 
	#SCB_VTOR_TBLOFF_Pos
 7U

	)

452 
	#SCB_VTOR_TBLOFF_Msk
 (0x3FFFFFUL << 
SCB_VTOR_TBLOFF_Pos
è

	)

454 
	#SCB_VTOR_TBLOFF_Pos
 7U

	)

455 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos
è

	)

459 
	#SCB_AIRCR_VECTKEY_Pos
 16U

	)

460 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

462 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16U

	)

463 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

465 
	#SCB_AIRCR_ENDIANESS_Pos
 15U

	)

466 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

468 
	#SCB_AIRCR_PRIGROUP_Pos
 8U

	)

469 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos
è

	)

471 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2U

	)

472 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

474 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1U

	)

475 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

477 
	#SCB_AIRCR_VECTRESET_Pos
 0U

	)

478 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL )

	)

481 
	#SCB_SCR_SEVONPEND_Pos
 4U

	)

482 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

484 
	#SCB_SCR_SLEEPDEEP_Pos
 2U

	)

485 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

487 
	#SCB_SCR_SLEEPONEXIT_Pos
 1U

	)

488 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

491 
	#SCB_CCR_STKALIGN_Pos
 9U

	)

492 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
è

	)

494 
	#SCB_CCR_BFHFNMIGN_Pos
 8U

	)

495 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos
è

	)

497 
	#SCB_CCR_DIV_0_TRP_Pos
 4U

	)

498 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos
è

	)

500 
	#SCB_CCR_UNALIGN_TRP_Pos
 3U

	)

501 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

503 
	#SCB_CCR_USERSETMPEND_Pos
 1U

	)

504 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos
è

	)

506 
	#SCB_CCR_NONBASETHRDENA_Pos
 0U

	)

507 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL )

	)

510 
	#SCB_SHCSR_USGFAULTENA_Pos
 18U

	)

511 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos
è

	)

513 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17U

	)

514 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos
è

	)

516 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16U

	)

517 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos
è

	)

519 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15U

	)

520 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

522 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14U

	)

523 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos
è

	)

525 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13U

	)

526 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos
è

	)

528 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12U

	)

529 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos
è

	)

531 
	#SCB_SHCSR_SYSTICKACT_Pos
 11U

	)

532 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos
è

	)

534 
	#SCB_SHCSR_PENDSVACT_Pos
 10U

	)

535 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos
è

	)

537 
	#SCB_SHCSR_MONITORACT_Pos
 8U

	)

538 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos
è

	)

540 
	#SCB_SHCSR_SVCALLACT_Pos
 7U

	)

541 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos
è

	)

543 
	#SCB_SHCSR_USGFAULTACT_Pos
 3U

	)

544 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos
è

	)

546 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1U

	)

547 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos
è

	)

549 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0U

	)

550 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL )

	)

553 
	#SCB_CFSR_USGFAULTSR_Pos
 16U

	)

554 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos
è

	)

556 
	#SCB_CFSR_BUSFAULTSR_Pos
 8U

	)

557 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos
è

	)

559 
	#SCB_CFSR_MEMFAULTSR_Pos
 0U

	)

560 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL )

	)

563 
	#SCB_CFSR_MMARVALID_Pos
 (
SCB_SHCSR_MEMFAULTACT_Pos
 + 7Uè

	)

564 
	#SCB_CFSR_MMARVALID_Msk
 (1UL << 
SCB_CFSR_MMARVALID_Pos
è

	)

566 
	#SCB_CFSR_MSTKERR_Pos
 (
SCB_SHCSR_MEMFAULTACT_Pos
 + 4Uè

	)

567 
	#SCB_CFSR_MSTKERR_Msk
 (1UL << 
SCB_CFSR_MSTKERR_Pos
è

	)

569 
	#SCB_CFSR_MUNSTKERR_Pos
 (
SCB_SHCSR_MEMFAULTACT_Pos
 + 3Uè

	)

570 
	#SCB_CFSR_MUNSTKERR_Msk
 (1UL << 
SCB_CFSR_MUNSTKERR_Pos
è

	)

572 
	#SCB_CFSR_DACCVIOL_Pos
 (
SCB_SHCSR_MEMFAULTACT_Pos
 + 1Uè

	)

573 
	#SCB_CFSR_DACCVIOL_Msk
 (1UL << 
SCB_CFSR_DACCVIOL_Pos
è

	)

575 
	#SCB_CFSR_IACCVIOL_Pos
 (
SCB_SHCSR_MEMFAULTACT_Pos
 + 0Uè

	)

576 
	#SCB_CFSR_IACCVIOL_Msk
 (1UL )

	)

579 
	#SCB_CFSR_BFARVALID_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 7Uè

	)

580 
	#SCB_CFSR_BFARVALID_Msk
 (1UL << 
SCB_CFSR_BFARVALID_Pos
è

	)

582 
	#SCB_CFSR_STKERR_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 4Uè

	)

583 
	#SCB_CFSR_STKERR_Msk
 (1UL << 
SCB_CFSR_STKERR_Pos
è

	)

585 
	#SCB_CFSR_UNSTKERR_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 3Uè

	)

586 
	#SCB_CFSR_UNSTKERR_Msk
 (1UL << 
SCB_CFSR_UNSTKERR_Pos
è

	)

588 
	#SCB_CFSR_IMPRECISERR_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 2Uè

	)

589 
	#SCB_CFSR_IMPRECISERR_Msk
 (1UL << 
SCB_CFSR_IMPRECISERR_Pos
è

	)

591 
	#SCB_CFSR_PRECISERR_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 1Uè

	)

592 
	#SCB_CFSR_PRECISERR_Msk
 (1UL << 
SCB_CFSR_PRECISERR_Pos
è

	)

594 
	#SCB_CFSR_IBUSERR_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 0Uè

	)

595 
	#SCB_CFSR_IBUSERR_Msk
 (1UL << 
SCB_CFSR_IBUSERR_Pos
è

	)

598 
	#SCB_CFSR_DIVBYZERO_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 9Uè

	)

599 
	#SCB_CFSR_DIVBYZERO_Msk
 (1UL << 
SCB_CFSR_DIVBYZERO_Pos
è

	)

601 
	#SCB_CFSR_UNALIGNED_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 8Uè

	)

602 
	#SCB_CFSR_UNALIGNED_Msk
 (1UL << 
SCB_CFSR_UNALIGNED_Pos
è

	)

604 
	#SCB_CFSR_NOCP_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 3Uè

	)

605 
	#SCB_CFSR_NOCP_Msk
 (1UL << 
SCB_CFSR_NOCP_Pos
è

	)

607 
	#SCB_CFSR_INVPC_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 2Uè

	)

608 
	#SCB_CFSR_INVPC_Msk
 (1UL << 
SCB_CFSR_INVPC_Pos
è

	)

610 
	#SCB_CFSR_INVSTATE_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 1Uè

	)

611 
	#SCB_CFSR_INVSTATE_Msk
 (1UL << 
SCB_CFSR_INVSTATE_Pos
è

	)

613 
	#SCB_CFSR_UNDEFINSTR_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 0Uè

	)

614 
	#SCB_CFSR_UNDEFINSTR_Msk
 (1UL << 
SCB_CFSR_UNDEFINSTR_Pos
è

	)

617 
	#SCB_HFSR_DEBUGEVT_Pos
 31U

	)

618 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos
è

	)

620 
	#SCB_HFSR_FORCED_Pos
 30U

	)

621 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos
è

	)

623 
	#SCB_HFSR_VECTTBL_Pos
 1U

	)

624 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos
è

	)

627 
	#SCB_DFSR_EXTERNAL_Pos
 4U

	)

628 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos
è

	)

630 
	#SCB_DFSR_VCATCH_Pos
 3U

	)

631 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos
è

	)

633 
	#SCB_DFSR_DWTTRAP_Pos
 2U

	)

634 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos
è

	)

636 
	#SCB_DFSR_BKPT_Pos
 1U

	)

637 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos
è

	)

639 
	#SCB_DFSR_HALTED_Pos
 0U

	)

640 
	#SCB_DFSR_HALTED_Msk
 (1UL )

	)

657 
ušt32_t
 
RESERVED0
[1U];

658 
__IM
 
ušt32_t
 
ICTR
;

659 #ià
defšed
 (
__CM3_REV
) && (__CM3_REV >= 0x200U)

660 
__IOM
 
ušt32_t
 
ACTLR
;

662 
ušt32_t
 
RESERVED1
[1U];

664 } 
	tSCnSCB_Ty³
;

667 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0U

	)

668 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL )

	)

671 #ià
defšed
 (
__CM3_REV
) && (__CM3_REV >= 0x200U)

672 
	#SCnSCB_ACTLR_DISOOFP_Pos
 9U

	)

673 
	#SCnSCB_ACTLR_DISOOFP_Msk
 (1UL << 
SCnSCB_ACTLR_DISOOFP_Pos
è

	)

675 
	#SCnSCB_ACTLR_DISFPCA_Pos
 8U

	)

676 
	#SCnSCB_ACTLR_DISFPCA_Msk
 (1UL << 
SCnSCB_ACTLR_DISFPCA_Pos
è

	)

678 
	#SCnSCB_ACTLR_DISFOLD_Pos
 2U

	)

679 
	#SCnSCB_ACTLR_DISFOLD_Msk
 (1UL << 
SCnSCB_ACTLR_DISFOLD_Pos
è

	)

681 
	#SCnSCB_ACTLR_DISDEFWBUF_Pos
 1U

	)

682 
	#SCnSCB_ACTLR_DISDEFWBUF_Msk
 (1UL << 
SCnSCB_ACTLR_DISDEFWBUF_Pos
è

	)

684 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0U

	)

685 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL )

	)

703 
__IOM
 
ušt32_t
 
CTRL
;

704 
__IOM
 
ušt32_t
 
LOAD
;

705 
__IOM
 
ušt32_t
 
VAL
;

706 
__IM
 
ušt32_t
 
CALIB
;

707 } 
	tSysTick_Ty³
;

710 
	#SysTick_CTRL_COUNTFLAG_Pos
 16U

	)

711 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

713 
	#SysTick_CTRL_CLKSOURCE_Pos
 2U

	)

714 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

716 
	#SysTick_CTRL_TICKINT_Pos
 1U

	)

717 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

719 
	#SysTick_CTRL_ENABLE_Pos
 0U

	)

720 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

723 
	#SysTick_LOAD_RELOAD_Pos
 0U

	)

724 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

727 
	#SysTick_VAL_CURRENT_Pos
 0U

	)

728 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

731 
	#SysTick_CALIB_NOREF_Pos
 31U

	)

732 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

734 
	#SysTick_CALIB_SKEW_Pos
 30U

	)

735 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

737 
	#SysTick_CALIB_TENMS_Pos
 0U

	)

738 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

755 
__OM
 union

757 
__OM
 
ušt8_t
 
u8
;

758 
__OM
 
ušt16_t
 
u16
;

759 
__OM
 
ušt32_t
 
u32
;

760 } 
PORT
 [32U];

761 
ušt32_t
 
RESERVED0
[864U];

762 
__IOM
 
ušt32_t
 
TER
;

763 
ušt32_t
 
RESERVED1
[15U];

764 
__IOM
 
ušt32_t
 
TPR
;

765 
ušt32_t
 
RESERVED2
[15U];

766 
__IOM
 
ušt32_t
 
TCR
;

767 
ušt32_t
 
RESERVED3
[32U];

768 
ušt32_t
 
RESERVED4
[43U];

769 
__OM
 
ušt32_t
 
LAR
;

770 
__IM
 
ušt32_t
 
LSR
;

771 
ušt32_t
 
RESERVED5
[6U];

772 
__IM
 
ušt32_t
 
PID4
;

773 
__IM
 
ušt32_t
 
PID5
;

774 
__IM
 
ušt32_t
 
PID6
;

775 
__IM
 
ušt32_t
 
PID7
;

776 
__IM
 
ušt32_t
 
PID0
;

777 
__IM
 
ušt32_t
 
PID1
;

778 
__IM
 
ušt32_t
 
PID2
;

779 
__IM
 
ušt32_t
 
PID3
;

780 
__IM
 
ušt32_t
 
CID0
;

781 
__IM
 
ušt32_t
 
CID1
;

782 
__IM
 
ušt32_t
 
CID2
;

783 
__IM
 
ušt32_t
 
CID3
;

784 } 
	tITM_Ty³
;

787 
	#ITM_TPR_PRIVMASK_Pos
 0U

	)

788 
	#ITM_TPR_PRIVMASK_Msk
 (0xFFFFFFFFUL )

	)

791 
	#ITM_TCR_BUSY_Pos
 23U

	)

792 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos
è

	)

794 
	#ITM_TCR_T¿ûBusID_Pos
 16U

	)

795 
	#ITM_TCR_T¿ûBusID_Msk
 (0x7FUL << 
ITM_TCR_T¿ûBusID_Pos
è

	)

797 
	#ITM_TCR_GTSFREQ_Pos
 10U

	)

798 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos
è

	)

800 
	#ITM_TCR_TSP»sÿË_Pos
 8U

	)

801 
	#ITM_TCR_TSP»sÿË_Msk
 (3UL << 
ITM_TCR_TSP»sÿË_Pos
è

	)

803 
	#ITM_TCR_SWOENA_Pos
 4U

	)

804 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos
è

	)

806 
	#ITM_TCR_DWTENA_Pos
 3U

	)

807 
	#ITM_TCR_DWTENA_Msk
 (1UL << 
ITM_TCR_DWTENA_Pos
è

	)

809 
	#ITM_TCR_SYNCENA_Pos
 2U

	)

810 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos
è

	)

812 
	#ITM_TCR_TSENA_Pos
 1U

	)

813 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos
è

	)

815 
	#ITM_TCR_ITMENA_Pos
 0U

	)

816 
	#ITM_TCR_ITMENA_Msk
 (1UL )

	)

819 
	#ITM_LSR_By‹Acc_Pos
 2U

	)

820 
	#ITM_LSR_By‹Acc_Msk
 (1UL << 
ITM_LSR_By‹Acc_Pos
è

	)

822 
	#ITM_LSR_Acûss_Pos
 1U

	)

823 
	#ITM_LSR_Acûss_Msk
 (1UL << 
ITM_LSR_Acûss_Pos
è

	)

825 
	#ITM_LSR_P»£Á_Pos
 0U

	)

826 
	#ITM_LSR_P»£Á_Msk
 (1UL )

	)

843 
__IOM
 
ušt32_t
 
CTRL
;

844 
__IOM
 
ušt32_t
 
CYCCNT
;

845 
__IOM
 
ušt32_t
 
CPICNT
;

846 
__IOM
 
ušt32_t
 
EXCCNT
;

847 
__IOM
 
ušt32_t
 
SLEEPCNT
;

848 
__IOM
 
ušt32_t
 
LSUCNT
;

849 
__IOM
 
ušt32_t
 
FOLDCNT
;

850 
__IM
 
ušt32_t
 
PCSR
;

851 
__IOM
 
ušt32_t
 
COMP0
;

852 
__IOM
 
ušt32_t
 
MASK0
;

853 
__IOM
 
ušt32_t
 
FUNCTION0
;

854 
ušt32_t
 
RESERVED0
[1U];

855 
__IOM
 
ušt32_t
 
COMP1
;

856 
__IOM
 
ušt32_t
 
MASK1
;

857 
__IOM
 
ušt32_t
 
FUNCTION1
;

858 
ušt32_t
 
RESERVED1
[1U];

859 
__IOM
 
ušt32_t
 
COMP2
;

860 
__IOM
 
ušt32_t
 
MASK2
;

861 
__IOM
 
ušt32_t
 
FUNCTION2
;

862 
ušt32_t
 
RESERVED2
[1U];

863 
__IOM
 
ušt32_t
 
COMP3
;

864 
__IOM
 
ušt32_t
 
MASK3
;

865 
__IOM
 
ušt32_t
 
FUNCTION3
;

866 } 
	tDWT_Ty³
;

869 
	#DWT_CTRL_NUMCOMP_Pos
 28U

	)

870 
	#DWT_CTRL_NUMCOMP_Msk
 (0xFUL << 
DWT_CTRL_NUMCOMP_Pos
è

	)

872 
	#DWT_CTRL_NOTRCPKT_Pos
 27U

	)

873 
	#DWT_CTRL_NOTRCPKT_Msk
 (0x1UL << 
DWT_CTRL_NOTRCPKT_Pos
è

	)

875 
	#DWT_CTRL_NOEXTTRIG_Pos
 26U

	)

876 
	#DWT_CTRL_NOEXTTRIG_Msk
 (0x1UL << 
DWT_CTRL_NOEXTTRIG_Pos
è

	)

878 
	#DWT_CTRL_NOCYCCNT_Pos
 25U

	)

879 
	#DWT_CTRL_NOCYCCNT_Msk
 (0x1UL << 
DWT_CTRL_NOCYCCNT_Pos
è

	)

881 
	#DWT_CTRL_NOPRFCNT_Pos
 24U

	)

882 
	#DWT_CTRL_NOPRFCNT_Msk
 (0x1UL << 
DWT_CTRL_NOPRFCNT_Pos
è

	)

884 
	#DWT_CTRL_CYCEVTENA_Pos
 22U

	)

885 
	#DWT_CTRL_CYCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CYCEVTENA_Pos
è

	)

887 
	#DWT_CTRL_FOLDEVTENA_Pos
 21U

	)

888 
	#DWT_CTRL_FOLDEVTENA_Msk
 (0x1UL << 
DWT_CTRL_FOLDEVTENA_Pos
è

	)

890 
	#DWT_CTRL_LSUEVTENA_Pos
 20U

	)

891 
	#DWT_CTRL_LSUEVTENA_Msk
 (0x1UL << 
DWT_CTRL_LSUEVTENA_Pos
è

	)

893 
	#DWT_CTRL_SLEEPEVTENA_Pos
 19U

	)

894 
	#DWT_CTRL_SLEEPEVTENA_Msk
 (0x1UL << 
DWT_CTRL_SLEEPEVTENA_Pos
è

	)

896 
	#DWT_CTRL_EXCEVTENA_Pos
 18U

	)

897 
	#DWT_CTRL_EXCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_EXCEVTENA_Pos
è

	)

899 
	#DWT_CTRL_CPIEVTENA_Pos
 17U

	)

900 
	#DWT_CTRL_CPIEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CPIEVTENA_Pos
è

	)

902 
	#DWT_CTRL_EXCTRCENA_Pos
 16U

	)

903 
	#DWT_CTRL_EXCTRCENA_Msk
 (0x1UL << 
DWT_CTRL_EXCTRCENA_Pos
è

	)

905 
	#DWT_CTRL_PCSAMPLENA_Pos
 12U

	)

906 
	#DWT_CTRL_PCSAMPLENA_Msk
 (0x1UL << 
DWT_CTRL_PCSAMPLENA_Pos
è

	)

908 
	#DWT_CTRL_SYNCTAP_Pos
 10U

	)

909 
	#DWT_CTRL_SYNCTAP_Msk
 (0x3UL << 
DWT_CTRL_SYNCTAP_Pos
è

	)

911 
	#DWT_CTRL_CYCTAP_Pos
 9U

	)

912 
	#DWT_CTRL_CYCTAP_Msk
 (0x1UL << 
DWT_CTRL_CYCTAP_Pos
è

	)

914 
	#DWT_CTRL_POSTINIT_Pos
 5U

	)

915 
	#DWT_CTRL_POSTINIT_Msk
 (0xFUL << 
DWT_CTRL_POSTINIT_Pos
è

	)

917 
	#DWT_CTRL_POSTPRESET_Pos
 1U

	)

918 
	#DWT_CTRL_POSTPRESET_Msk
 (0xFUL << 
DWT_CTRL_POSTPRESET_Pos
è

	)

920 
	#DWT_CTRL_CYCCNTENA_Pos
 0U

	)

921 
	#DWT_CTRL_CYCCNTENA_Msk
 (0x1UL )

	)

924 
	#DWT_CPICNT_CPICNT_Pos
 0U

	)

925 
	#DWT_CPICNT_CPICNT_Msk
 (0xFFUL )

	)

928 
	#DWT_EXCCNT_EXCCNT_Pos
 0U

	)

929 
	#DWT_EXCCNT_EXCCNT_Msk
 (0xFFUL )

	)

932 
	#DWT_SLEEPCNT_SLEEPCNT_Pos
 0U

	)

933 
	#DWT_SLEEPCNT_SLEEPCNT_Msk
 (0xFFUL )

	)

936 
	#DWT_LSUCNT_LSUCNT_Pos
 0U

	)

937 
	#DWT_LSUCNT_LSUCNT_Msk
 (0xFFUL )

	)

940 
	#DWT_FOLDCNT_FOLDCNT_Pos
 0U

	)

941 
	#DWT_FOLDCNT_FOLDCNT_Msk
 (0xFFUL )

	)

944 
	#DWT_MASK_MASK_Pos
 0U

	)

945 
	#DWT_MASK_MASK_Msk
 (0x1FUL )

	)

948 
	#DWT_FUNCTION_MATCHED_Pos
 24U

	)

949 
	#DWT_FUNCTION_MATCHED_Msk
 (0x1UL << 
DWT_FUNCTION_MATCHED_Pos
è

	)

951 
	#DWT_FUNCTION_DATAVADDR1_Pos
 16U

	)

952 
	#DWT_FUNCTION_DATAVADDR1_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR1_Pos
è

	)

954 
	#DWT_FUNCTION_DATAVADDR0_Pos
 12U

	)

955 
	#DWT_FUNCTION_DATAVADDR0_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR0_Pos
è

	)

957 
	#DWT_FUNCTION_DATAVSIZE_Pos
 10U

	)

958 
	#DWT_FUNCTION_DATAVSIZE_Msk
 (0x3UL << 
DWT_FUNCTION_DATAVSIZE_Pos
è

	)

960 
	#DWT_FUNCTION_LNK1ENA_Pos
 9U

	)

961 
	#DWT_FUNCTION_LNK1ENA_Msk
 (0x1UL << 
DWT_FUNCTION_LNK1ENA_Pos
è

	)

963 
	#DWT_FUNCTION_DATAVMATCH_Pos
 8U

	)

964 
	#DWT_FUNCTION_DATAVMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_DATAVMATCH_Pos
è

	)

966 
	#DWT_FUNCTION_CYCMATCH_Pos
 7U

	)

967 
	#DWT_FUNCTION_CYCMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_CYCMATCH_Pos
è

	)

969 
	#DWT_FUNCTION_EMITRANGE_Pos
 5U

	)

970 
	#DWT_FUNCTION_EMITRANGE_Msk
 (0x1UL << 
DWT_FUNCTION_EMITRANGE_Pos
è

	)

972 
	#DWT_FUNCTION_FUNCTION_Pos
 0U

	)

973 
	#DWT_FUNCTION_FUNCTION_Msk
 (0xFUL )

	)

990 
__IM
 
ušt32_t
 
SSPSR
;

991 
__IOM
 
ušt32_t
 
CSPSR
;

992 
ušt32_t
 
RESERVED0
[2U];

993 
__IOM
 
ušt32_t
 
ACPR
;

994 
ušt32_t
 
RESERVED1
[55U];

995 
__IOM
 
ušt32_t
 
SPPR
;

996 
ušt32_t
 
RESERVED2
[131U];

997 
__IM
 
ušt32_t
 
FFSR
;

998 
__IOM
 
ušt32_t
 
FFCR
;

999 
__IM
 
ušt32_t
 
FSCR
;

1000 
ušt32_t
 
RESERVED3
[759U];

1001 
__IM
 
ušt32_t
 
TRIGGER
;

1002 
__IM
 
ušt32_t
 
FIFO0
;

1003 
__IM
 
ušt32_t
 
ITATBCTR2
;

1004 
ušt32_t
 
RESERVED4
[1U];

1005 
__IM
 
ušt32_t
 
ITATBCTR0
;

1006 
__IM
 
ušt32_t
 
FIFO1
;

1007 
__IOM
 
ušt32_t
 
ITCTRL
;

1008 
ušt32_t
 
RESERVED5
[39U];

1009 
__IOM
 
ušt32_t
 
CLAIMSET
;

1010 
__IOM
 
ušt32_t
 
CLAIMCLR
;

1011 
ušt32_t
 
RESERVED7
[8U];

1012 
__IM
 
ušt32_t
 
DEVID
;

1013 
__IM
 
ušt32_t
 
DEVTYPE
;

1014 } 
	tTPI_Ty³
;

1017 
	#TPI_ACPR_PRESCALER_Pos
 0U

	)

1018 
	#TPI_ACPR_PRESCALER_Msk
 (0x1FFFUL )

	)

1021 
	#TPI_SPPR_TXMODE_Pos
 0U

	)

1022 
	#TPI_SPPR_TXMODE_Msk
 (0x3UL )

	)

1025 
	#TPI_FFSR_FtNÚStÝ_Pos
 3U

	)

1026 
	#TPI_FFSR_FtNÚStÝ_Msk
 (0x1UL << 
TPI_FFSR_FtNÚStÝ_Pos
è

	)

1028 
	#TPI_FFSR_TCP»£Á_Pos
 2U

	)

1029 
	#TPI_FFSR_TCP»£Á_Msk
 (0x1UL << 
TPI_FFSR_TCP»£Á_Pos
è

	)

1031 
	#TPI_FFSR_FtStÝ³d_Pos
 1U

	)

1032 
	#TPI_FFSR_FtStÝ³d_Msk
 (0x1UL << 
TPI_FFSR_FtStÝ³d_Pos
è

	)

1034 
	#TPI_FFSR_FlInProg_Pos
 0U

	)

1035 
	#TPI_FFSR_FlInProg_Msk
 (0x1UL )

	)

1038 
	#TPI_FFCR_TrigIn_Pos
 8U

	)

1039 
	#TPI_FFCR_TrigIn_Msk
 (0x1UL << 
TPI_FFCR_TrigIn_Pos
è

	)

1041 
	#TPI_FFCR_EnFCÚt_Pos
 1U

	)

1042 
	#TPI_FFCR_EnFCÚt_Msk
 (0x1UL << 
TPI_FFCR_EnFCÚt_Pos
è

	)

1045 
	#TPI_TRIGGER_TRIGGER_Pos
 0U

	)

1046 
	#TPI_TRIGGER_TRIGGER_Msk
 (0x1UL )

	)

1049 
	#TPI_FIFO0_ITM_ATVALID_Pos
 29U

	)

1050 
	#TPI_FIFO0_ITM_ATVALID_Msk
 (0x1UL << 
TPI_FIFO0_ITM_ATVALID_Pos
è

	)

1052 
	#TPI_FIFO0_ITM_by‹couÁ_Pos
 27U

	)

1053 
	#TPI_FIFO0_ITM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO0_ITM_by‹couÁ_Pos
è

	)

1055 
	#TPI_FIFO0_ETM_ATVALID_Pos
 26U

	)

1056 
	#TPI_FIFO0_ETM_ATVALID_Msk
 (0x1UL << 
TPI_FIFO0_ETM_ATVALID_Pos
è

	)

1058 
	#TPI_FIFO0_ETM_by‹couÁ_Pos
 24U

	)

1059 
	#TPI_FIFO0_ETM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO0_ETM_by‹couÁ_Pos
è

	)

1061 
	#TPI_FIFO0_ETM2_Pos
 16U

	)

1062 
	#TPI_FIFO0_ETM2_Msk
 (0xFFUL << 
TPI_FIFO0_ETM2_Pos
è

	)

1064 
	#TPI_FIFO0_ETM1_Pos
 8U

	)

1065 
	#TPI_FIFO0_ETM1_Msk
 (0xFFUL << 
TPI_FIFO0_ETM1_Pos
è

	)

1067 
	#TPI_FIFO0_ETM0_Pos
 0U

	)

1068 
	#TPI_FIFO0_ETM0_Msk
 (0xFFUL )

	)

1071 
	#TPI_ITATBCTR2_ATREADY2_Pos
 0U

	)

1072 
	#TPI_ITATBCTR2_ATREADY2_Msk
 (0x1UL )

	)

1074 
	#TPI_ITATBCTR2_ATREADY1_Pos
 0U

	)

1075 
	#TPI_ITATBCTR2_ATREADY1_Msk
 (0x1UL )

	)

1078 
	#TPI_FIFO1_ITM_ATVALID_Pos
 29U

	)

1079 
	#TPI_FIFO1_ITM_ATVALID_Msk
 (0x1UL << 
TPI_FIFO1_ITM_ATVALID_Pos
è

	)

1081 
	#TPI_FIFO1_ITM_by‹couÁ_Pos
 27U

	)

1082 
	#TPI_FIFO1_ITM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO1_ITM_by‹couÁ_Pos
è

	)

1084 
	#TPI_FIFO1_ETM_ATVALID_Pos
 26U

	)

1085 
	#TPI_FIFO1_ETM_ATVALID_Msk
 (0x1UL << 
TPI_FIFO1_ETM_ATVALID_Pos
è

	)

1087 
	#TPI_FIFO1_ETM_by‹couÁ_Pos
 24U

	)

1088 
	#TPI_FIFO1_ETM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO1_ETM_by‹couÁ_Pos
è

	)

1090 
	#TPI_FIFO1_ITM2_Pos
 16U

	)

1091 
	#TPI_FIFO1_ITM2_Msk
 (0xFFUL << 
TPI_FIFO1_ITM2_Pos
è

	)

1093 
	#TPI_FIFO1_ITM1_Pos
 8U

	)

1094 
	#TPI_FIFO1_ITM1_Msk
 (0xFFUL << 
TPI_FIFO1_ITM1_Pos
è

	)

1096 
	#TPI_FIFO1_ITM0_Pos
 0U

	)

1097 
	#TPI_FIFO1_ITM0_Msk
 (0xFFUL )

	)

1100 
	#TPI_ITATBCTR0_ATREADY2_Pos
 0U

	)

1101 
	#TPI_ITATBCTR0_ATREADY2_Msk
 (0x1UL )

	)

1103 
	#TPI_ITATBCTR0_ATREADY1_Pos
 0U

	)

1104 
	#TPI_ITATBCTR0_ATREADY1_Msk
 (0x1UL )

	)

1107 
	#TPI_ITCTRL_Mode_Pos
 0U

	)

1108 
	#TPI_ITCTRL_Mode_Msk
 (0x3UL )

	)

1111 
	#TPI_DEVID_NRZVALID_Pos
 11U

	)

1112 
	#TPI_DEVID_NRZVALID_Msk
 (0x1UL << 
TPI_DEVID_NRZVALID_Pos
è

	)

1114 
	#TPI_DEVID_MANCVALID_Pos
 10U

	)

1115 
	#TPI_DEVID_MANCVALID_Msk
 (0x1UL << 
TPI_DEVID_MANCVALID_Pos
è

	)

1117 
	#TPI_DEVID_PTINVALID_Pos
 9U

	)

1118 
	#TPI_DEVID_PTINVALID_Msk
 (0x1UL << 
TPI_DEVID_PTINVALID_Pos
è

	)

1120 
	#TPI_DEVID_MšBufSz_Pos
 6U

	)

1121 
	#TPI_DEVID_MšBufSz_Msk
 (0x7UL << 
TPI_DEVID_MšBufSz_Pos
è

	)

1123 
	#TPI_DEVID_AsynClkIn_Pos
 5U

	)

1124 
	#TPI_DEVID_AsynClkIn_Msk
 (0x1UL << 
TPI_DEVID_AsynClkIn_Pos
è

	)

1126 
	#TPI_DEVID_NrT¿ûIÅut_Pos
 0U

	)

1127 
	#TPI_DEVID_NrT¿ûIÅut_Msk
 (0x1FUL )

	)

1130 
	#TPI_DEVTYPE_SubTy³_Pos
 4U

	)

1131 
	#TPI_DEVTYPE_SubTy³_Msk
 (0xFUL )

	)

1133 
	#TPI_DEVTYPE_MajÜTy³_Pos
 0U

	)

1134 
	#TPI_DEVTYPE_MajÜTy³_Msk
 (0xFUL << 
TPI_DEVTYPE_MajÜTy³_Pos
è

	)

1139 #ià
defšed
 (
__MPU_PRESENT
) && (__MPU_PRESENT == 1U)

1152 
__IM
 
ušt32_t
 
TYPE
;

1153 
__IOM
 
ušt32_t
 
CTRL
;

1154 
__IOM
 
ušt32_t
 
RNR
;

1155 
__IOM
 
ušt32_t
 
RBAR
;

1156 
__IOM
 
ušt32_t
 
RASR
;

1157 
__IOM
 
ušt32_t
 
RBAR_A1
;

1158 
__IOM
 
ušt32_t
 
RASR_A1
;

1159 
__IOM
 
ušt32_t
 
RBAR_A2
;

1160 
__IOM
 
ušt32_t
 
RASR_A2
;

1161 
__IOM
 
ušt32_t
 
RBAR_A3
;

1162 
__IOM
 
ušt32_t
 
RASR_A3
;

1163 } 
	tMPU_Ty³
;

1165 
	#MPU_TYPE_RALIASES
 4U

	)

1168 
	#MPU_TYPE_IREGION_Pos
 16U

	)

1169 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
è

	)

1171 
	#MPU_TYPE_DREGION_Pos
 8U

	)

1172 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
è

	)

1174 
	#MPU_TYPE_SEPARATE_Pos
 0U

	)

1175 
	#MPU_TYPE_SEPARATE_Msk
 (1UL )

	)

1178 
	#MPU_CTRL_PRIVDEFENA_Pos
 2U

	)

1179 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
è

	)

1181 
	#MPU_CTRL_HFNMIENA_Pos
 1U

	)

1182 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
è

	)

1184 
	#MPU_CTRL_ENABLE_Pos
 0U

	)

1185 
	#MPU_CTRL_ENABLE_Msk
 (1UL )

	)

1188 
	#MPU_RNR_REGION_Pos
 0U

	)

1189 
	#MPU_RNR_REGION_Msk
 (0xFFUL )

	)

1192 
	#MPU_RBAR_ADDR_Pos
 5U

	)

1193 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos
è

	)

1195 
	#MPU_RBAR_VALID_Pos
 4U

	)

1196 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
è

	)

1198 
	#MPU_RBAR_REGION_Pos
 0U

	)

1199 
	#MPU_RBAR_REGION_Msk
 (0xFUL )

	)

1202 
	#MPU_RASR_ATTRS_Pos
 16U

	)

1203 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
è

	)

1205 
	#MPU_RASR_XN_Pos
 28U

	)

1206 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos
è

	)

1208 
	#MPU_RASR_AP_Pos
 24U

	)

1209 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos
è

	)

1211 
	#MPU_RASR_TEX_Pos
 19U

	)

1212 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos
è

	)

1214 
	#MPU_RASR_S_Pos
 18U

	)

1215 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos
è

	)

1217 
	#MPU_RASR_C_Pos
 17U

	)

1218 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos
è

	)

1220 
	#MPU_RASR_B_Pos
 16U

	)

1221 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos
è

	)

1223 
	#MPU_RASR_SRD_Pos
 8U

	)

1224 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
è

	)

1226 
	#MPU_RASR_SIZE_Pos
 1U

	)

1227 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
è

	)

1229 
	#MPU_RASR_ENABLE_Pos
 0U

	)

1230 
	#MPU_RASR_ENABLE_Msk
 (1UL )

	)

1248 
__IOM
 
ušt32_t
 
DHCSR
;

1249 
__OM
 
ušt32_t
 
DCRSR
;

1250 
__IOM
 
ušt32_t
 
DCRDR
;

1251 
__IOM
 
ušt32_t
 
DEMCR
;

1252 } 
	tCÜeDebug_Ty³
;

1255 
	#CÜeDebug_DHCSR_DBGKEY_Pos
 16U

	)

1256 
	#CÜeDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
CÜeDebug_DHCSR_DBGKEY_Pos
è

	)

1258 
	#CÜeDebug_DHCSR_S_RESET_ST_Pos
 25U

	)

1259 
	#CÜeDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RESET_ST_Pos
è

	)

1261 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Pos
 24U

	)

1262 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RETIRE_ST_Pos
è

	)

1264 
	#CÜeDebug_DHCSR_S_LOCKUP_Pos
 19U

	)

1265 
	#CÜeDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_LOCKUP_Pos
è

	)

1267 
	#CÜeDebug_DHCSR_S_SLEEP_Pos
 18U

	)

1268 
	#CÜeDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_SLEEP_Pos
è

	)

1270 
	#CÜeDebug_DHCSR_S_HALT_Pos
 17U

	)

1271 
	#CÜeDebug_DHCSR_S_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_S_HALT_Pos
è

	)

1273 
	#CÜeDebug_DHCSR_S_REGRDY_Pos
 16U

	)

1274 
	#CÜeDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
CÜeDebug_DHCSR_S_REGRDY_Pos
è

	)

1276 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Pos
 5U

	)

1277 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
CÜeDebug_DHCSR_C_SNAPSTALL_Pos
è

	)

1279 
	#CÜeDebug_DHCSR_C_MASKINTS_Pos
 3U

	)

1280 
	#CÜeDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
CÜeDebug_DHCSR_C_MASKINTS_Pos
è

	)

1282 
	#CÜeDebug_DHCSR_C_STEP_Pos
 2U

	)

1283 
	#CÜeDebug_DHCSR_C_STEP_Msk
 (1UL << 
CÜeDebug_DHCSR_C_STEP_Pos
è

	)

1285 
	#CÜeDebug_DHCSR_C_HALT_Pos
 1U

	)

1286 
	#CÜeDebug_DHCSR_C_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_C_HALT_Pos
è

	)

1288 
	#CÜeDebug_DHCSR_C_DEBUGEN_Pos
 0U

	)

1289 
	#CÜeDebug_DHCSR_C_DEBUGEN_Msk
 (1UL )

	)

1292 
	#CÜeDebug_DCRSR_REGWnR_Pos
 16U

	)

1293 
	#CÜeDebug_DCRSR_REGWnR_Msk
 (1UL << 
CÜeDebug_DCRSR_REGWnR_Pos
è

	)

1295 
	#CÜeDebug_DCRSR_REGSEL_Pos
 0U

	)

1296 
	#CÜeDebug_DCRSR_REGSEL_Msk
 (0x1FUL )

	)

1299 
	#CÜeDebug_DEMCR_TRCENA_Pos
 24U

	)

1300 
	#CÜeDebug_DEMCR_TRCENA_Msk
 (1UL << 
CÜeDebug_DEMCR_TRCENA_Pos
è

	)

1302 
	#CÜeDebug_DEMCR_MON_REQ_Pos
 19U

	)

1303 
	#CÜeDebug_DEMCR_MON_REQ_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_REQ_Pos
è

	)

1305 
	#CÜeDebug_DEMCR_MON_STEP_Pos
 18U

	)

1306 
	#CÜeDebug_DEMCR_MON_STEP_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_STEP_Pos
è

	)

1308 
	#CÜeDebug_DEMCR_MON_PEND_Pos
 17U

	)

1309 
	#CÜeDebug_DEMCR_MON_PEND_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_PEND_Pos
è

	)

1311 
	#CÜeDebug_DEMCR_MON_EN_Pos
 16U

	)

1312 
	#CÜeDebug_DEMCR_MON_EN_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_EN_Pos
è

	)

1314 
	#CÜeDebug_DEMCR_VC_HARDERR_Pos
 10U

	)

1315 
	#CÜeDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_HARDERR_Pos
è

	)

1317 
	#CÜeDebug_DEMCR_VC_INTERR_Pos
 9U

	)

1318 
	#CÜeDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_INTERR_Pos
è

	)

1320 
	#CÜeDebug_DEMCR_VC_BUSERR_Pos
 8U

	)

1321 
	#CÜeDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_BUSERR_Pos
è

	)

1323 
	#CÜeDebug_DEMCR_VC_STATERR_Pos
 7U

	)

1324 
	#CÜeDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_STATERR_Pos
è

	)

1326 
	#CÜeDebug_DEMCR_VC_CHKERR_Pos
 6U

	)

1327 
	#CÜeDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_CHKERR_Pos
è

	)

1329 
	#CÜeDebug_DEMCR_VC_NOCPERR_Pos
 5U

	)

1330 
	#CÜeDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_NOCPERR_Pos
è

	)

1332 
	#CÜeDebug_DEMCR_VC_MMERR_Pos
 4U

	)

1333 
	#CÜeDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_MMERR_Pos
è

	)

1335 
	#CÜeDebug_DEMCR_VC_CORERESET_Pos
 0U

	)

1336 
	#CÜeDebug_DEMCR_VC_CORERESET_Msk
 (1UL )

	)

1354 
	#_VAL2FLD
(
f›ld
, 
v®ue
è(((
ušt32_t
)(v®ueè<< f›ld ## 
_Pos
è& f›ld ## 
_Msk
)

	)

1362 
	#_FLD2VAL
(
f›ld
, 
v®ue
è(((
ušt32_t
)(v®ueè& f›ld ## 
_Msk
è>> f›ld ## 
_Pos
)

	)

1375 
	#SCS_BASE
 (0xE000E000ULè

	)

1376 
	#ITM_BASE
 (0xE0000000ULè

	)

1377 
	#DWT_BASE
 (0xE0001000ULè

	)

1378 
	#TPI_BASE
 (0xE0040000ULè

	)

1379 
	#CÜeDebug_BASE
 (0xE000EDF0ULè

	)

1380 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

1381 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

1382 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

1384 
	#SCnSCB
 ((
SCnSCB_Ty³
 *è
SCS_BASE
 )

	)

1385 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

1386 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

1387 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

1388 
	#ITM
 ((
ITM_Ty³
 *è
ITM_BASE
 )

	)

1389 
	#DWT
 ((
DWT_Ty³
 *è
DWT_BASE
 )

	)

1390 
	#TPI
 ((
TPI_Ty³
 *è
TPI_BASE
 )

	)

1391 
	#CÜeDebug
 ((
CÜeDebug_Ty³
 *è
CÜeDebug_BASE
è

	)

1393 #ià
defšed
 (
__MPU_PRESENT
) && (__MPU_PRESENT == 1U)

1394 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULè

	)

1395 
	#MPU
 ((
MPU_Ty³
 *è
MPU_BASE
 )

	)

1424 #ifdeà
CMSIS_NVIC_VIRTUAL


1425 #iâdeà
CMSIS_NVIC_VIRTUAL_HEADER_FILE


1426 
	#CMSIS_NVIC_VIRTUAL_HEADER_FILE
 "cmsis_nvic_vœtu®.h"

	)

1428 #šþud
CMSIS_NVIC_VIRTUAL_HEADER_FILE


1430 
	#NVIC_S‘PriÜ™yGroupšg
 
__NVIC_S‘PriÜ™yGroupšg


	)

1431 
	#NVIC_G‘PriÜ™yGroupšg
 
__NVIC_G‘PriÜ™yGroupšg


	)

1432 
	#NVIC_EÇbËIRQ
 
__NVIC_EÇbËIRQ


	)

1433 
	#NVIC_G‘EÇbËIRQ
 
__NVIC_G‘EÇbËIRQ


	)

1434 
	#NVIC_Di§bËIRQ
 
__NVIC_Di§bËIRQ


	)

1435 
	#NVIC_G‘P’dšgIRQ
 
__NVIC_G‘P’dšgIRQ


	)

1436 
	#NVIC_S‘P’dšgIRQ
 
__NVIC_S‘P’dšgIRQ


	)

1437 
	#NVIC_CË¬P’dšgIRQ
 
__NVIC_CË¬P’dšgIRQ


	)

1438 
	#NVIC_G‘Aùive
 
__NVIC_G‘Aùive


	)

1439 
	#NVIC_S‘PriÜ™y
 
__NVIC_S‘PriÜ™y


	)

1440 
	#NVIC_G‘PriÜ™y
 
__NVIC_G‘PriÜ™y


	)

1441 
	#NVIC_Sy¡emRe£t
 
__NVIC_Sy¡emRe£t


	)

1444 #ifdeà
CMSIS_VECTAB_VIRTUAL


1445 #iâdeà
CMSIS_VECTAB_VIRTUAL_HEADER_FILE


1446 
	#CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 "cmsis_veùab_vœtu®.h"

	)

1448 #šþud
CMSIS_VECTAB_VIRTUAL_HEADER_FILE


1450 
	#NVIC_S‘VeùÜ
 
__NVIC_S‘VeùÜ


	)

1451 
	#NVIC_G‘VeùÜ
 
__NVIC_G‘VeùÜ


	)

1454 
	#NVIC_USER_IRQ_OFFSET
 16

	)

1458 
	#EXC_RETURN_HANDLER
 (0xFFFFFFF1ULè

	)

1459 
	#EXC_RETURN_THREAD_MSP
 (0xFFFFFFF9ULè

	)

1460 
	#EXC_RETURN_THREAD_PSP
 (0xFFFFFFFDULè

	)

1472 
__STATIC_INLINE
 
__NVIC_S‘PriÜ™yGroupšg
(
ušt32_t
 
PriÜ™yGroup
)

1474 
ušt32_t
 
»g_v®ue
;

1475 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1477 
»g_v®ue
 = 
SCB
->
AIRCR
;

1478 
»g_v®ue
 &ð~((
ušt32_t
)(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
));

1479 
»g_v®ue
 = (reg_value |

1480 ((
ušt32_t
)0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1481 (
PriÜ™yGroupTmp
 << 
SCB_AIRCR_PRIGROUP_Pos
) );

1482 
SCB
->
AIRCR
 = 
»g_v®ue
;

1491 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘PriÜ™yGroupšg
()

1493  ((
ušt32_t
)((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
è>> 
SCB_AIRCR_PRIGROUP_Pos
));

1503 
__STATIC_INLINE
 
__NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

1505 ià((
št32_t
)(
IRQn
) >= 0)

1507 
__COMPILER_BARRIER
();

1508 
NVIC
->
ISER
[(((
ušt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));

1509 
__COMPILER_BARRIER
();

1522 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

1524 ià((
št32_t
)(
IRQn
) >= 0)

1526 ((
ušt32_t
)(((
NVIC
->
ISER
[(((ušt32_t)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1541 
__STATIC_INLINE
 
__NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

1543 ià((
št32_t
)(
IRQn
) >= 0)

1545 
NVIC
->
ICER
[(((
ušt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));

1546 
__DSB
();

1547 
__ISB
();

1560 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1562 ià((
št32_t
)(
IRQn
) >= 0)

1564 ((
ušt32_t
)(((
NVIC
->
ISPR
[(((ušt32_t)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1579 
__STATIC_INLINE
 
__NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1581 ià((
št32_t
)(
IRQn
) >= 0)

1583 
NVIC
->
ISPR
[(((
ušt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));

1594 
__STATIC_INLINE
 
__NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1596 ià((
št32_t
)(
IRQn
) >= 0)

1598 
NVIC
->
ICPR
[(((
ušt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));

1611 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘Aùive
(
IRQn_Ty³
 
IRQn
)

1613 ià((
št32_t
)(
IRQn
) >= 0)

1615 ((
ušt32_t
)(((
NVIC
->
IABR
[(((ušt32_t)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1633 
__STATIC_INLINE
 
__NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

1635 ià((
št32_t
)(
IRQn
) >= 0)

1637 
NVIC
->
IP
[((
ušt32_t
)
IRQn
)] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1641 
SCB
->
SHP
[(((
ušt32_t
)
IRQn
è& 0xFUL)-4UL] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1655 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

1658 ià((
št32_t
)(
IRQn
) >= 0)

1660 (((
ušt32_t
)
NVIC
->
IP
[((ušt32_t)
IRQn
)] >> (8U - 
__NVIC_PRIO_BITS
)));

1664 (((
ušt32_t
)
SCB
->
SHP
[(((ušt32_t)
IRQn
è& 0xFUL)-4UL] >> (8U - 
__NVIC_PRIO_BITS
)));

1680 
__STATIC_INLINE
 
ušt32_t
 
NVIC_EncodePriÜ™y
 (ušt32_ˆ
PriÜ™yGroup
, ušt32_ˆ
P»em±PriÜ™y
, ušt32_ˆ
SubPriÜ™y
)

1682 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1683 
ušt32_t
 
P»em±PriÜ™yB™s
;

1684 
ušt32_t
 
SubPriÜ™yB™s
;

1686 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1687 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1690 ((
P»em±PriÜ™y
 & (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)è- 1UL)è<< 
SubPriÜ™yB™s
) |

1691 ((
SubPriÜ™y
 & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL)))

1707 
__STATIC_INLINE
 
NVIC_DecodePriÜ™y
 (
ušt32_t
 
PriÜ™y
, ušt32_ˆ
PriÜ™yGroup
, ušt32_t* cÚ¡ 
pP»em±PriÜ™y
, ušt32_t* cÚ¡ 
pSubPriÜ™y
)

1709 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1710 
ušt32_t
 
P»em±PriÜ™yB™s
;

1711 
ušt32_t
 
SubPriÜ™yB™s
;

1713 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1714 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1716 *
pP»em±PriÜ™y
 = (
PriÜ™y
 >> 
SubPriÜ™yB™s
è& (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)) - 1UL);

1717 *
pSubPriÜ™y
 = (
PriÜ™y
 ) & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL);

1730 
__STATIC_INLINE
 
__NVIC_S‘VeùÜ
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
veùÜ
)

1732 
ušt32_t
 
veùÜs
 = (ušt32_ˆ)
SCB
->
VTOR
;

1733 (* (*è(
veùÜs
 + ((
št32_t
)
IRQn
 + 
NVIC_USER_IRQ_OFFSET
è* 4)èð
veùÜ
;

1746 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘VeùÜ
(
IRQn_Ty³
 
IRQn
)

1748 
ušt32_t
 
veùÜs
 = (ušt32_ˆ)
SCB
->
VTOR
;

1749  (
ušt32_t
)(* (*è(
veùÜs
 + ((
št32_t
)
IRQn
 + 
NVIC_USER_IRQ_OFFSET
) * 4));

1757 
__NO_RETURN
 
__STATIC_INLINE
 
__NVIC_Sy¡emRe£t
()

1759 
__DSB
();

1761 
SCB
->
AIRCR
 = (
ušt32_t
)((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1762 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

1763 
SCB_AIRCR_SYSRESETREQ_Msk
 );

1764 
__DSB
();

1768 
__NOP
();

1776 #ià
defšed
 (
__MPU_PRESENT
) && (__MPU_PRESENT == 1U)

1778 
	~"mpu_¬mv7.h
"

1799 
__STATIC_INLINE
 
ušt32_t
 
SCB_G‘FPUTy³
()

1817 #ià
defšed
 (
__V’dÜ_SysTickCÚfig
) && (__Vendor_SysTickConfig == 0U)

1830 
__STATIC_INLINE
 
ušt32_t
 
SysTick_CÚfig
(ušt32_ˆ
ticks
)

1832 ià((
ticks
 - 1ULè> 
SysTick_LOAD_RELOAD_Msk
)

1837 
SysTick
->
LOAD
 = (
ušt32_t
)(
ticks
 - 1UL);

1838 
NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

1839 
SysTick
->
VAL
 = 0UL;

1840 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

1841 
SysTick_CTRL_TICKINT_Msk
 |

1842 
SysTick_CTRL_ENABLE_Msk
;

1860 vÞ©ž
št32_t
 
ITM_RxBufãr
;

1861 
	#ITM_RXBUFFER_EMPTY
 ((
št32_t
)0x5AA55AA5Uè

	)

1872 
__STATIC_INLINE
 
ušt32_t
 
ITM_S’dCh¬
 (ušt32_ˆ
ch
)

1874 ià(((
	gITM
->
	gTCR
 & 
	gITM_TCR_ITMENA_Msk
) != 0UL) &&

1875 ((
ITM
->
TER
 & 1UL ) != 0UL) )

1877 
ITM
->
PORT
[0U].
u32
 == 0UL)

1879 
__NOP
();

1881 
	gITM
->
	gPORT
[0U].
	gu8
 = (
ušt8_t
)
ch
;

1883  (
	gch
);

1893 
__STATIC_INLINE
 
št32_t
 
ITM_ReûiveCh¬
 ()

1895 
št32_t
 
	gch
 = -1;

1897 ià(
	gITM_RxBufãr
 !ð
ITM_RXBUFFER_EMPTY
)

1899 
ch
 = 
ITM_RxBufãr
;

1900 
	gITM_RxBufãr
 = 
ITM_RXBUFFER_EMPTY
;

1903  (
	gch
);

1913 
__STATIC_INLINE
 
št32_t
 
ITM_CheckCh¬
 ()

1916 ià(
	gITM_RxBufãr
 =ð
ITM_RXBUFFER_EMPTY
)

1931 #ifdeà
__ýlu¥lus


	@F:\ADMIN\Documents\1_Git_STM32\uart_00\cmsis\mpu_armv7.h

25 #ià 
defšed
 ( 
__ICCARM__
 )

26 #´agm¨
sy¡em_šþude


27 #–ià
defšed
 (
__þªg__
)

28 #´agm¨
þªg
 
sy¡em_h—d”


31 #iâdeà
ARM_MPU_ARMV7_H


32 
	#ARM_MPU_ARMV7_H


	)

34 
	#ARM_MPU_REGION_SIZE_32B
 ((
ušt8_t
)0x04U)

35 
	#ARM_MPU_REGION_SIZE_64B
 ((
ušt8_t
)0x05U)

36 
	#ARM_MPU_REGION_SIZE_128B
 ((
ušt8_t
)0x06U)

37 
	#ARM_MPU_REGION_SIZE_256B
 ((
ušt8_t
)0x07U)

38 
	#ARM_MPU_REGION_SIZE_512B
 ((
ušt8_t
)0x08U)

39 
	#ARM_MPU_REGION_SIZE_1KB
 ((
ušt8_t
)0x09U)

40 
	#ARM_MPU_REGION_SIZE_2KB
 ((
ušt8_t
)0x0AU)

41 
	#ARM_MPU_REGION_SIZE_4KB
 ((
ušt8_t
)0x0BU)

42 
	#ARM_MPU_REGION_SIZE_8KB
 ((
ušt8_t
)0x0CU)

43 
	#ARM_MPU_REGION_SIZE_16KB
 ((
ušt8_t
)0x0DU)

44 
	#ARM_MPU_REGION_SIZE_32KB
 ((
ušt8_t
)0x0EU)

45 
	#ARM_MPU_REGION_SIZE_64KB
 ((
ušt8_t
)0x0FU)

46 
	#ARM_MPU_REGION_SIZE_128KB
 ((
ušt8_t
)0x10U)

47 
	#ARM_MPU_REGION_SIZE_256KB
 ((
ušt8_t
)0x11U)

48 
	#ARM_MPU_REGION_SIZE_512KB
 ((
ušt8_t
)0x12U)

49 
	#ARM_MPU_REGION_SIZE_1MB
 ((
ušt8_t
)0x13U)

50 
	#ARM_MPU_REGION_SIZE_2MB
 ((
ušt8_t
)0x14U)

51 
	#ARM_MPU_REGION_SIZE_4MB
 ((
ušt8_t
)0x15U)

52 
	#ARM_MPU_REGION_SIZE_8MB
 ((
ušt8_t
)0x16U)

53 
	#ARM_MPU_REGION_SIZE_16MB
 ((
ušt8_t
)0x17U)

54 
	#ARM_MPU_REGION_SIZE_32MB
 ((
ušt8_t
)0x18U)

55 
	#ARM_MPU_REGION_SIZE_64MB
 ((
ušt8_t
)0x19U)

56 
	#ARM_MPU_REGION_SIZE_128MB
 ((
ušt8_t
)0x1AU)

57 
	#ARM_MPU_REGION_SIZE_256MB
 ((
ušt8_t
)0x1BU)

58 
	#ARM_MPU_REGION_SIZE_512MB
 ((
ušt8_t
)0x1CU)

59 
	#ARM_MPU_REGION_SIZE_1GB
 ((
ušt8_t
)0x1DU)

60 
	#ARM_MPU_REGION_SIZE_2GB
 ((
ušt8_t
)0x1EU)

61 
	#ARM_MPU_REGION_SIZE_4GB
 ((
ušt8_t
)0x1FU)

62 

	)

63 
	#ARM_MPU_AP_NONE
 0U

64 
	#ARM_MPU_AP_PRIV
 1U

65 
	#ARM_MPU_AP_URO
 2U

66 
	#ARM_MPU_AP_FULL
 3U

67 
	#ARM_MPU_AP_PRO
 5U

68 
	#ARM_MPU_AP_RO
 6U

69 

	)

75 
	#ARM_MPU_RBAR
(
RegiÚ
, 
Ba£Add»ss
) \

76 (((
Ba£Add»ss
è& 
MPU_RBAR_ADDR_Msk
) | \

77 ((
RegiÚ
è& 
MPU_RBAR_REGION_Msk
) | \

78 (
MPU_RBAR_VALID_Msk
))

	)

88 
	#ARM_MPU_ACCESS_
(
Ty³ExtF›ld
, 
IsSh¬—bË
, 
IsCach—bË
, 
IsBufã¿bË
) \

89 ((((
Ty³ExtF›ld
è<< 
MPU_RASR_TEX_Pos
è& 
MPU_RASR_TEX_Msk
) | \

90 (((
IsSh¬—bË
è<< 
MPU_RASR_S_Pos
è& 
MPU_RASR_S_Msk
) | \

91 (((
IsCach—bË
è<< 
MPU_RASR_C_Pos
è& 
MPU_RASR_C_Msk
) | \

92 (((
IsBufã¿bË
è<< 
MPU_RASR_B_Pos
è& 
MPU_RASR_B_Msk
))

	)

103 
	#ARM_MPU_RASR_EX
(
Di§bËExec
, 
AcûssP”missiÚ
, 
AcûssA‰ribu‹s
, 
SubRegiÚDi§bË
, 
Size
) \

104 ((((
Di§bËExec
è<< 
MPU_RASR_XN_Pos
è& 
MPU_RASR_XN_Msk
) | \

105 (((
AcûssP”missiÚ
è<< 
MPU_RASR_AP_Pos
è& 
MPU_RASR_AP_Msk
) | \

106 (((
AcûssA‰ribu‹s
è& (
MPU_RASR_TEX_Msk
 | 
MPU_RASR_S_Msk
 | 
MPU_RASR_C_Msk
 | 
MPU_RASR_B_Msk
))) | \

107 (((
SubRegiÚDi§bË
è<< 
MPU_RASR_SRD_Pos
è& 
MPU_RASR_SRD_Msk
) | \

108 (((
Size
è<< 
MPU_RASR_SIZE_Pos
è& 
MPU_RASR_SIZE_Msk
) | \

109 (((
MPU_RASR_ENABLE_Msk
))))

	)

123 
	#ARM_MPU_RASR
(
Di§bËExec
, 
AcûssP”missiÚ
, 
Ty³ExtF›ld
, 
IsSh¬—bË
, 
IsCach—bË
, 
IsBufã¿bË
, 
SubRegiÚDi§bË
, 
Size
) \

124 
	`ARM_MPU_RASR_EX
(
Di§bËExec
, 
AcûssP”missiÚ
, 
	`ARM_MPU_ACCESS_
(
Ty³ExtF›ld
, 
IsSh¬—bË
, 
IsCach—bË
, 
IsBufã¿bË
), 
SubRegiÚDi§bË
, 
Size
)

	)

133 
	#ARM_MPU_ACCESS_ORDERED
 
	`ARM_MPU_ACCESS_
(0U, 1U, 0U, 0U)

	)

144 
	#ARM_MPU_ACCESS_DEVICE
(
IsSh¬—bË
è((IsSh¬—bËè? 
	`ARM_MPU_ACCESS_
(0U, 1U, 0U, 1Uè: ARM_MPU_ACCESS_(2U, 0U, 0U, 0U))

	)

157 
	#ARM_MPU_ACCESS_NORMAL
(
Ou‹rCp
, 
IÂ”Cp
, 
IsSh¬—bË
è
	`ARM_MPU_ACCESS_
((4U | (Ou‹rCp)), IsSh¬—bË, ((IÂ”Cpè& 2U), ((IÂ”Cpè& 1U))

	)

162 
	#ARM_MPU_CACHEP_NOCACHE
 0U

	)

167 
	#ARM_MPU_CACHEP_WB_WRA
 1U

	)

172 
	#ARM_MPU_CACHEP_WT_NWA
 2U

	)

177 
	#ARM_MPU_CACHEP_WB_NWA
 3U

	)

184 
ušt32_t
 
	mRBAR
;

185 
ušt32_t
 
	mRASR
;

186 } 
	tARM_MPU_RegiÚ_t
;

191 
__STATIC_INLINE
 
	$ARM_MPU_EÇbË
(
ušt32_t
 
MPU_CÚŒÞ
)

193 
MPU
->
CTRL
 = 
MPU_CÚŒÞ
 | 
MPU_CTRL_ENABLE_Msk
;

194 #ifdeà
SCB_SHCSR_MEMFAULTENA_Msk


195 
SCB
->
SHCSR
 |ð
SCB_SHCSR_MEMFAULTENA_Msk
;

197 
	`__DSB
();

198 
	`__ISB
();

199 
	}
}

203 
__STATIC_INLINE
 
	$ARM_MPU_Di§bË
()

205 
	`__DMB
();

206 #ifdeà
SCB_SHCSR_MEMFAULTENA_Msk


207 
SCB
->
SHCSR
 &ð~
SCB_SHCSR_MEMFAULTENA_Msk
;

209 
MPU
->
CTRL
 &ð~
MPU_CTRL_ENABLE_Msk
;

210 
	}
}

215 
__STATIC_INLINE
 
	$ARM_MPU_CÌRegiÚ
(
ušt32_t
 
ºr
)

217 
MPU
->
RNR
 = 
ºr
;

218 
MPU
->
RASR
 = 0U;

219 
	}
}

225 
__STATIC_INLINE
 
	$ARM_MPU_S‘RegiÚ
(
ušt32_t
 
rb¬
, ušt32_ˆ
¿¤
)

227 
MPU
->
RBAR
 = 
rb¬
;

228 
MPU
->
RASR
 = 
¿¤
;

229 
	}
}

236 
__STATIC_INLINE
 
	$ARM_MPU_S‘RegiÚEx
(
ušt32_t
 
ºr
, ušt32_ˆ
rb¬
, ušt32_ˆ
¿¤
)

238 
MPU
->
RNR
 = 
ºr
;

239 
MPU
->
RBAR
 = 
rb¬
;

240 
MPU
->
RASR
 = 
¿¤
;

241 
	}
}

248 
__STATIC_INLINE
 
	$ARM_MPU_Ord”edMemýy
(vÞ©ž
ušt32_t
* 
d¡
, cÚ¡ ušt32_t* 
__RESTRICT
 
¤c
, ušt32_ˆ
Ën
)

250 
ušt32_t
 
i
;

251 
i
 = 0U; i < 
Ën
; ++i)

253 
d¡
[
i
] = 
¤c
[i];

255 
	}
}

261 
__STATIC_INLINE
 
	$ARM_MPU_Lßd
(
ARM_MPU_RegiÚ_t
 cÚ¡* 
bË
, 
ušt32_t
 
út
)

263 cÚ¡ 
ušt32_t
 
rowWÜdSize
 = (
ARM_MPU_RegiÚ_t
)/4U;

264 
út
 > 
MPU_TYPE_RALIASES
) {

265 
	`ARM_MPU_Ord”edMemýy
(&(
MPU
->
RBAR
), &(
bË
->RBAR), 
MPU_TYPE_RALIASES
*
rowWÜdSize
);

266 
bË
 +ð
MPU_TYPE_RALIASES
;

267 
út
 -ð
MPU_TYPE_RALIASES
;

269 
	`ARM_MPU_Ord”edMemýy
(&(
MPU
->
RBAR
), &(
bË
->RBAR), 
út
*
rowWÜdSize
);

270 
	}
}

	@F:\ADMIN\Documents\1_Git_STM32\uart_00\cmsis\mpu_armv8.h

25 #ià 
defšed
 ( 
__ICCARM__
 )

26 #´agm¨
sy¡em_šþude


27 #–ià
defšed
 (
__þªg__
)

28 #´agm¨
þªg
 
sy¡em_h—d”


31 #iâdeà
ARM_MPU_ARMV8_H


32 
	#ARM_MPU_ARMV8_H


	)

35 
	#ARM_MPU_ATTR_DEVICE
 ( 0U )

	)

38 
	#ARM_MPU_ATTR_NON_CACHEABLE
 ( 4U )

	)

46 
	#ARM_MPU_ATTR_MEMORY_
(
NT
, 
WB
, 
RA
, 
WA
) \

47 (((
NT
 & 1Uè<< 3Uè| ((
WB
 & 1Uè<< 2Uè| ((
RA
 & 1Uè<< 1Uè| (
WA
 & 1U))

	)

50 
	#ARM_MPU_ATTR_DEVICE_nGnRnE
 (0U)

	)

53 
	#ARM_MPU_ATTR_DEVICE_nGnRE
 (1U)

	)

56 
	#ARM_MPU_ATTR_DEVICE_nGRE
 (2U)

	)

59 
	#ARM_MPU_ATTR_DEVICE_GRE
 (3U)

	)

65 
	#ARM_MPU_ATTR
(
O
, 
I
è(((O & 0xFUè<< 4Uè| (((O & 0xFUè!ð0Uè? (I & 0xFUè: ((I & 0x3Uè<< 2U)))

	)

68 
	#ARM_MPU_SH_NON
 (0U)

	)

71 
	#ARM_MPU_SH_OUTER
 (2U)

	)

74 
	#ARM_MPU_SH_INNER
 (3U)

	)

80 
	#ARM_MPU_AP_
(
RO
, 
NP
è(((RO & 1Uè<< 1Uè| (NP & 1U))

	)

89 
	#ARM_MPU_RBAR
(
BASE
, 
SH
, 
RO
, 
NP
, 
XN
) \

90 ((
BASE
 & 
MPU_RBAR_BASE_Msk
) | \

91 ((
SH
 << 
MPU_RBAR_SH_Pos
è& 
MPU_RBAR_SH_Msk
) | \

92 ((
	`ARM_MPU_AP_
(
RO
, 
NP
è<< 
MPU_RBAR_AP_Pos
è& 
MPU_RBAR_AP_Msk
) | \

93 ((
XN
 << 
MPU_RBAR_XN_Pos
è& 
MPU_RBAR_XN_Msk
))

	)

99 
	#ARM_MPU_RLAR
(
LIMIT
, 
IDX
) \

100 ((
LIMIT
 & 
MPU_RLAR_LIMIT_Msk
) | \

101 ((
IDX
 << 
MPU_RLAR_A‰rIndx_Pos
è& 
MPU_RLAR_A‰rIndx_Msk
) | \

102 (
MPU_RLAR_EN_Msk
))

	)

104 #ià
defšed
(
MPU_RLAR_PXN_Pos
)

111 
	#ARM_MPU_RLAR_PXN
(
LIMIT
, 
PXN
, 
IDX
) \

112 ((
LIMIT
 & 
MPU_RLAR_LIMIT_Msk
) | \

113 ((
PXN
 << 
MPU_RLAR_PXN_Pos
è& 
MPU_RLAR_PXN_Msk
) | \

114 ((
IDX
 << 
MPU_RLAR_A‰rIndx_Pos
è& 
MPU_RLAR_A‰rIndx_Msk
) | \

115 (
MPU_RLAR_EN_Msk
))

	)

123 
ušt32_t
 
	mRBAR
;

124 
ušt32_t
 
	mRLAR
;

125 } 
	tARM_MPU_RegiÚ_t
;

130 
__STATIC_INLINE
 
	$ARM_MPU_EÇbË
(
ušt32_t
 
MPU_CÚŒÞ
)

132 
MPU
->
CTRL
 = 
MPU_CÚŒÞ
 | 
MPU_CTRL_ENABLE_Msk
;

133 #ifdeà
SCB_SHCSR_MEMFAULTENA_Msk


134 
SCB
->
SHCSR
 |ð
SCB_SHCSR_MEMFAULTENA_Msk
;

136 
	`__DSB
();

137 
	`__ISB
();

138 
	}
}

142 
__STATIC_INLINE
 
	$ARM_MPU_Di§bË
()

144 
	`__DMB
();

145 #ifdeà
SCB_SHCSR_MEMFAULTENA_Msk


146 
SCB
->
SHCSR
 &ð~
SCB_SHCSR_MEMFAULTENA_Msk
;

148 
MPU
->
CTRL
 &ð~
MPU_CTRL_ENABLE_Msk
;

149 
	}
}

151 #ifdeà
MPU_NS


155 
__STATIC_INLINE
 
	$ARM_MPU_EÇbË_NS
(
ušt32_t
 
MPU_CÚŒÞ
)

157 
MPU_NS
->
CTRL
 = 
MPU_CÚŒÞ
 | 
MPU_CTRL_ENABLE_Msk
;

158 #ifdeà
SCB_SHCSR_MEMFAULTENA_Msk


159 
SCB_NS
->
SHCSR
 |ð
SCB_SHCSR_MEMFAULTENA_Msk
;

161 
	`__DSB
();

162 
	`__ISB
();

163 
	}
}

167 
__STATIC_INLINE
 
	$ARM_MPU_Di§bË_NS
()

169 
	`__DMB
();

170 #ifdeà
SCB_SHCSR_MEMFAULTENA_Msk


171 
SCB_NS
->
SHCSR
 &ð~
SCB_SHCSR_MEMFAULTENA_Msk
;

173 
MPU_NS
->
CTRL
 &ð~
MPU_CTRL_ENABLE_Msk
;

174 
	}
}

182 
__STATIC_INLINE
 
	$ARM_MPU_S‘MemA‰rEx
(
MPU_Ty³
* 
mpu
, 
ušt8_t
 
idx
, ušt8_ˆ
©Œ
)

184 cÚ¡ 
ušt8_t
 
»g
 = 
idx
 / 4U;

185 cÚ¡ 
ušt32_t
 
pos
 = ((
idx
 % 4U) * 8U);

186 cÚ¡ 
ušt32_t
 
mask
 = 0xFFU << 
pos
;

188 ià(
»g
 >ð((
mpu
->
MAIR
) / (mpu->MAIR[0]))) {

192 
mpu
->
MAIR
[
»g
] = ((mpu->MAIR[»g] & ~
mask
è| ((
©Œ
 << 
pos
) & mask));

193 
	}
}

199 
__STATIC_INLINE
 
	$ARM_MPU_S‘MemA‰r
(
ušt8_t
 
idx
, ušt8_ˆ
©Œ
)

201 
	`ARM_MPU_S‘MemA‰rEx
(
MPU
, 
idx
, 
©Œ
);

202 
	}
}

204 #ifdeà
MPU_NS


209 
__STATIC_INLINE
 
	$ARM_MPU_S‘MemA‰r_NS
(
ušt8_t
 
idx
, ušt8_ˆ
©Œ
)

211 
	`ARM_MPU_S‘MemA‰rEx
(
MPU_NS
, 
idx
, 
©Œ
);

212 
	}
}

219 
__STATIC_INLINE
 
	$ARM_MPU_CÌRegiÚEx
(
MPU_Ty³
* 
mpu
, 
ušt32_t
 
ºr
)

221 
mpu
->
RNR
 = 
ºr
;

222 
mpu
->
RLAR
 = 0U;

223 
	}
}

228 
__STATIC_INLINE
 
	$ARM_MPU_CÌRegiÚ
(
ušt32_t
 
ºr
)

230 
	`ARM_MPU_CÌRegiÚEx
(
MPU
, 
ºr
);

231 
	}
}

233 #ifdeà
MPU_NS


237 
__STATIC_INLINE
 
	$ARM_MPU_CÌRegiÚ_NS
(
ušt32_t
 
ºr
)

239 
	`ARM_MPU_CÌRegiÚEx
(
MPU_NS
, 
ºr
);

240 
	}
}

249 
__STATIC_INLINE
 
	$ARM_MPU_S‘RegiÚEx
(
MPU_Ty³
* 
mpu
, 
ušt32_t
 
ºr
, ušt32_ˆ
rb¬
, ušt32_ˆ
¾¬
)

251 
mpu
->
RNR
 = 
ºr
;

252 
mpu
->
RBAR
 = 
rb¬
;

253 
mpu
->
RLAR
 = 
¾¬
;

254 
	}
}

261 
__STATIC_INLINE
 
	$ARM_MPU_S‘RegiÚ
(
ušt32_t
 
ºr
, ušt32_ˆ
rb¬
, ušt32_ˆ
¾¬
)

263 
	`ARM_MPU_S‘RegiÚEx
(
MPU
, 
ºr
, 
rb¬
, 
¾¬
);

264 
	}
}

266 #ifdeà
MPU_NS


272 
__STATIC_INLINE
 
	$ARM_MPU_S‘RegiÚ_NS
(
ušt32_t
 
ºr
, ušt32_ˆ
rb¬
, ušt32_ˆ
¾¬
)

274 
	`ARM_MPU_S‘RegiÚEx
(
MPU_NS
, 
ºr
, 
rb¬
, 
¾¬
);

275 
	}
}

283 
__STATIC_INLINE
 
	$ARM_MPU_Ord”edMemýy
(vÞ©ž
ušt32_t
* 
d¡
, cÚ¡ ušt32_t* 
__RESTRICT
 
¤c
, ušt32_ˆ
Ën
)

285 
ušt32_t
 
i
;

286 
i
 = 0U; i < 
Ën
; ++i)

288 
d¡
[
i
] = 
¤c
[i];

290 
	}
}

298 
__STATIC_INLINE
 
	$ARM_MPU_LßdEx
(
MPU_Ty³
* 
mpu
, 
ušt32_t
 
ºr
, 
ARM_MPU_RegiÚ_t
 cÚ¡* 
bË
, ušt32_ˆ
út
)

300 cÚ¡ 
ušt32_t
 
rowWÜdSize
 = (
ARM_MPU_RegiÚ_t
)/4U;

301 ià(
út
 == 1U) {

302 
mpu
->
RNR
 = 
ºr
;

303 
	`ARM_MPU_Ord”edMemýy
(&(
mpu
->
RBAR
), &(
bË
->RBAR), 
rowWÜdSize
);

305 
ušt32_t
 
ºrBa£
 = 
ºr
 & ~(
MPU_TYPE_RALIASES
-1U);

306 
ušt32_t
 
ºrOff£t
 = 
ºr
 % 
MPU_TYPE_RALIASES
;

308 
mpu
->
RNR
 = 
ºrBa£
;

309 (
ºrOff£t
 + 
út
è> 
MPU_TYPE_RALIASES
) {

310 
ušt32_t
 
c
 = 
MPU_TYPE_RALIASES
 - 
ºrOff£t
;

311 
	`ARM_MPU_Ord”edMemýy
(&(
mpu
->
RBAR
)+(
ºrOff£t
*2U), &(
bË
->RBAR), 
c
*
rowWÜdSize
);

312 
bË
 +ð
c
;

313 
út
 -ð
c
;

314 
ºrOff£t
 = 0U;

315 
ºrBa£
 +ð
MPU_TYPE_RALIASES
;

316 
mpu
->
RNR
 = 
ºrBa£
;

319 
	`ARM_MPU_Ord”edMemýy
(&(
mpu
->
RBAR
)+(
ºrOff£t
*2U), &(
bË
->RBAR), 
út
*
rowWÜdSize
);

321 
	}
}

328 
__STATIC_INLINE
 
	$ARM_MPU_Lßd
(
ušt32_t
 
ºr
, 
ARM_MPU_RegiÚ_t
 cÚ¡* 
bË
, ušt32_ˆ
út
)

330 
	`ARM_MPU_LßdEx
(
MPU
, 
ºr
, 
bË
, 
út
);

331 
	}
}

333 #ifdeà
MPU_NS


339 
__STATIC_INLINE
 
	$ARM_MPU_Lßd_NS
(
ušt32_t
 
ºr
, 
ARM_MPU_RegiÚ_t
 cÚ¡* 
bË
, ušt32_ˆ
út
)

341 
	`ARM_MPU_LßdEx
(
MPU_NS
, 
ºr
, 
bË
, 
út
);

342 
	}
}

	@F:\ADMIN\Documents\1_Git_STM32\uart_00\cmsis\tz_context.h

25 #ià 
defšed
 ( 
__ICCARM__
 )

26 #´agm¨
sy¡em_šþude


27 #–ià
defšed
 (
__þªg__
)

28 #´agm¨
þªg
 
sy¡em_h—d”


31 #iâdeà
TZ_CONTEXT_H


32 
	#TZ_CONTEXT_H


	)

34 
	~<¡dšt.h
>

36 #iâdeà
TZ_MODULEID_T


37 
	#TZ_MODULEID_T


	)

39 
ušt32_t
 
	tTZ_ModuËId_t
;

43 
ušt32_t
 
	tTZ_MemÜyId_t
;

47 
ušt32_t
 
TZ_In™CÚ‹xtSy¡em_S
 ();

53 
TZ_MemÜyId_t
 
TZ_AÎocModuËCÚ‹xt_S
 (
TZ_ModuËId_t
 
moduË
);

58 
ušt32_t
 
TZ_F»eModuËCÚ‹xt_S
 (
TZ_MemÜyId_t
 
id
);

63 
ušt32_t
 
TZ_LßdCÚ‹xt_S
 (
TZ_MemÜyId_t
 
id
);

68 
ušt32_t
 
TZ_StÜeCÚ‹xt_S
 (
TZ_MemÜyId_t
 
id
);

	@F:\ADMIN\Documents\1_Git_STM32\uart_00\inc\main.h

1 #iâdeà
MAIN_H_INCLUDED


2 
	#MAIN_H_INCLUDED


	)

4 #ifdeà
__ýlu¥lus


8 
	~"¡m32f10x_cÚf.h
"

13 #ifdeà
__ýlu¥lus


	@F:\ADMIN\Documents\1_Git_STM32\uart_00\inc\stm32f10x.h

56 #iâdeà
__STM32F10x_H


57 
	#__STM32F10x_H


	)

59 #ifdeà
__ýlu¥lus


71 #ià!
defšed
 (
STM32F10X_LD
è&& !defšed (
STM32F10X_LD_VL
è&& !defšed (
STM32F10X_MD
è&& !defšed (
STM32F10X_MD_VL
è&& !defšed (
STM32F10X_HD
è&& !defšed (
STM32F10X_HD_VL
è&& !defšed (
STM32F10X_XL
è&& !defšed (
STM32F10X_CL
)

101 #ià!
defšed
 (
STM32F10X_LD
è&& !defšed (
STM32F10X_LD_VL
è&& !defšed (
STM32F10X_MD
è&& !defšed (
STM32F10X_MD_VL
è&& !defšed (
STM32F10X_HD
è&& !defšed (
STM32F10X_HD_VL
è&& !defšed (
STM32F10X_XL
è&& !defšed (
STM32F10X_CL
)

105 #ià!
defšed
 (
USE_STDPERIPH_DRIVER
)

121 #ià!
defšed
 
HSE_VALUE


122 #ifdeà
STM32F10X_CL


123 
	#HSE_VALUE
 ((
ušt32_t
)25000000è

	)

125 
	#HSE_VALUE
 ((
ušt32_t
)8000000è

	)

133 #ià!
defšed
 (
HSE_STARTUP_TIMEOUT
)

134 
	#HSE_STARTUP_TIMEOUT
 ((
ušt16_t
)0x0500è

	)

137 #ià!
defšed
 (
HSI_VALUE
)

138 
	#HSI_VALUE
 ((
ušt32_t
)8000000è

	)

144 
	#__STM32F10X_STDPERIPH_VERSION_MAIN
 (0x03è

	)

145 
	#__STM32F10X_STDPERIPH_VERSION_SUB1
 (0x06è

	)

146 
	#__STM32F10X_STDPERIPH_VERSION_SUB2
 (0x04è

	)

147 
	#__STM32F10X_STDPERIPH_VERSION_RC
 (0x00è

	)

148 
	#__STM32F10X_STDPERIPH_VERSION
 ((
__STM32F10X_STDPERIPH_VERSION_MAIN
 << 24)\

149 |(
__STM32F10X_STDPERIPH_VERSION_SUB1
 << 16)\

150 |(
__STM32F10X_STDPERIPH_VERSION_SUB2
 << 8)\

151 |(
__STM32F10X_STDPERIPH_VERSION_RC
))

	)

164 #ifdeà
STM32F10X_XL


165 
	#__MPU_PRESENT
 1

	)

167 
	#__MPU_PRESENT
 0

	)

169 
	#__CM3_REV
 0x0200

	)

170 
	#__NVIC_PRIO_BITS
 4

	)

171 
	#__V’dÜ_SysTickCÚfig
 0

	)

177 
	eIRQn


180 
NÚMaskabËIÁ_IRQn
 = -14,

181 
MemÜyMªagem’t_IRQn
 = -12,

182 
BusFauÉ_IRQn
 = -11,

183 
U§geFauÉ_IRQn
 = -10,

184 
SVC®l_IRQn
 = -5,

185 
DebugMÚ™Ü_IRQn
 = -4,

186 
P’dSV_IRQn
 = -2,

187 
SysTick_IRQn
 = -1,

190 
WWDG_IRQn
 = 0,

191 
PVD_IRQn
 = 1,

192 
TAMPER_IRQn
 = 2,

193 
RTC_IRQn
 = 3,

194 
FLASH_IRQn
 = 4,

195 
RCC_IRQn
 = 5,

196 
EXTI0_IRQn
 = 6,

197 
EXTI1_IRQn
 = 7,

198 
EXTI2_IRQn
 = 8,

199 
EXTI3_IRQn
 = 9,

200 
EXTI4_IRQn
 = 10,

201 
DMA1_ChªÃl1_IRQn
 = 11,

202 
DMA1_ChªÃl2_IRQn
 = 12,

203 
DMA1_ChªÃl3_IRQn
 = 13,

204 
DMA1_ChªÃl4_IRQn
 = 14,

205 
DMA1_ChªÃl5_IRQn
 = 15,

206 
DMA1_ChªÃl6_IRQn
 = 16,

207 
DMA1_ChªÃl7_IRQn
 = 17,

209 #ifdeà
STM32F10X_LD


210 
ADC1_2_IRQn
 = 18,

211 
USB_HP_CAN1_TX_IRQn
 = 19,

212 
USB_LP_CAN1_RX0_IRQn
 = 20,

213 
CAN1_RX1_IRQn
 = 21,

214 
CAN1_SCE_IRQn
 = 22,

215 
EXTI9_5_IRQn
 = 23,

216 
TIM1_BRK_IRQn
 = 24,

217 
TIM1_UP_IRQn
 = 25,

218 
TIM1_TRG_COM_IRQn
 = 26,

219 
TIM1_CC_IRQn
 = 27,

220 
TIM2_IRQn
 = 28,

221 
TIM3_IRQn
 = 29,

222 
I2C1_EV_IRQn
 = 31,

223 
I2C1_ER_IRQn
 = 32,

224 
SPI1_IRQn
 = 35,

225 
USART1_IRQn
 = 37,

226 
USART2_IRQn
 = 38,

227 
EXTI15_10_IRQn
 = 40,

228 
RTCAÏrm_IRQn
 = 41,

229 
USBWakeUp_IRQn
 = 42

232 #ifdeà
STM32F10X_LD_VL


233 
ADC1_IRQn
 = 18,

234 
EXTI9_5_IRQn
 = 23,

235 
TIM1_BRK_TIM15_IRQn
 = 24,

236 
TIM1_UP_TIM16_IRQn
 = 25,

237 
TIM1_TRG_COM_TIM17_IRQn
 = 26,

238 
TIM1_CC_IRQn
 = 27,

239 
TIM2_IRQn
 = 28,

240 
TIM3_IRQn
 = 29,

241 
I2C1_EV_IRQn
 = 31,

242 
I2C1_ER_IRQn
 = 32,

243 
SPI1_IRQn
 = 35,

244 
USART1_IRQn
 = 37,

245 
USART2_IRQn
 = 38,

246 
EXTI15_10_IRQn
 = 40,

247 
RTCAÏrm_IRQn
 = 41,

248 
CEC_IRQn
 = 42,

249 
TIM6_DAC_IRQn
 = 54,

250 
TIM7_IRQn
 = 55

253 #ifdeà
STM32F10X_MD


254 
ADC1_2_IRQn
 = 18,

255 
USB_HP_CAN1_TX_IRQn
 = 19,

256 
USB_LP_CAN1_RX0_IRQn
 = 20,

257 
CAN1_RX1_IRQn
 = 21,

258 
CAN1_SCE_IRQn
 = 22,

259 
EXTI9_5_IRQn
 = 23,

260 
TIM1_BRK_IRQn
 = 24,

261 
TIM1_UP_IRQn
 = 25,

262 
TIM1_TRG_COM_IRQn
 = 26,

263 
TIM1_CC_IRQn
 = 27,

264 
TIM2_IRQn
 = 28,

265 
TIM3_IRQn
 = 29,

266 
TIM4_IRQn
 = 30,

267 
I2C1_EV_IRQn
 = 31,

268 
I2C1_ER_IRQn
 = 32,

269 
I2C2_EV_IRQn
 = 33,

270 
I2C2_ER_IRQn
 = 34,

271 
SPI1_IRQn
 = 35,

272 
SPI2_IRQn
 = 36,

273 
USART1_IRQn
 = 37,

274 
USART2_IRQn
 = 38,

275 
USART3_IRQn
 = 39,

276 
EXTI15_10_IRQn
 = 40,

277 
RTCAÏrm_IRQn
 = 41,

278 
USBWakeUp_IRQn
 = 42

281 #ifdeà
STM32F10X_MD_VL


282 
ADC1_IRQn
 = 18,

283 
EXTI9_5_IRQn
 = 23,

284 
TIM1_BRK_TIM15_IRQn
 = 24,

285 
TIM1_UP_TIM16_IRQn
 = 25,

286 
TIM1_TRG_COM_TIM17_IRQn
 = 26,

287 
TIM1_CC_IRQn
 = 27,

288 
TIM2_IRQn
 = 28,

289 
TIM3_IRQn
 = 29,

290 
TIM4_IRQn
 = 30,

291 
I2C1_EV_IRQn
 = 31,

292 
I2C1_ER_IRQn
 = 32,

293 
I2C2_EV_IRQn
 = 33,

294 
I2C2_ER_IRQn
 = 34,

295 
SPI1_IRQn
 = 35,

296 
SPI2_IRQn
 = 36,

297 
USART1_IRQn
 = 37,

298 
USART2_IRQn
 = 38,

299 
USART3_IRQn
 = 39,

300 
EXTI15_10_IRQn
 = 40,

301 
RTCAÏrm_IRQn
 = 41,

302 
CEC_IRQn
 = 42,

303 
TIM6_DAC_IRQn
 = 54,

304 
TIM7_IRQn
 = 55

307 #ifdeà
STM32F10X_HD


308 
ADC1_2_IRQn
 = 18,

309 
USB_HP_CAN1_TX_IRQn
 = 19,

310 
USB_LP_CAN1_RX0_IRQn
 = 20,

311 
CAN1_RX1_IRQn
 = 21,

312 
CAN1_SCE_IRQn
 = 22,

313 
EXTI9_5_IRQn
 = 23,

314 
TIM1_BRK_IRQn
 = 24,

315 
TIM1_UP_IRQn
 = 25,

316 
TIM1_TRG_COM_IRQn
 = 26,

317 
TIM1_CC_IRQn
 = 27,

318 
TIM2_IRQn
 = 28,

319 
TIM3_IRQn
 = 29,

320 
TIM4_IRQn
 = 30,

321 
I2C1_EV_IRQn
 = 31,

322 
I2C1_ER_IRQn
 = 32,

323 
I2C2_EV_IRQn
 = 33,

324 
I2C2_ER_IRQn
 = 34,

325 
SPI1_IRQn
 = 35,

326 
SPI2_IRQn
 = 36,

327 
USART1_IRQn
 = 37,

328 
USART2_IRQn
 = 38,

329 
USART3_IRQn
 = 39,

330 
EXTI15_10_IRQn
 = 40,

331 
RTCAÏrm_IRQn
 = 41,

332 
USBWakeUp_IRQn
 = 42,

333 
TIM8_BRK_IRQn
 = 43,

334 
TIM8_UP_IRQn
 = 44,

335 
TIM8_TRG_COM_IRQn
 = 45,

336 
TIM8_CC_IRQn
 = 46,

337 
ADC3_IRQn
 = 47,

338 
FSMC_IRQn
 = 48,

339 
SDIO_IRQn
 = 49,

340 
TIM5_IRQn
 = 50,

341 
SPI3_IRQn
 = 51,

342 
UART4_IRQn
 = 52,

343 
UART5_IRQn
 = 53,

344 
TIM6_IRQn
 = 54,

345 
TIM7_IRQn
 = 55,

346 
DMA2_ChªÃl1_IRQn
 = 56,

347 
DMA2_ChªÃl2_IRQn
 = 57,

348 
DMA2_ChªÃl3_IRQn
 = 58,

349 
DMA2_ChªÃl4_5_IRQn
 = 59

352 #ifdeà
STM32F10X_HD_VL


353 
ADC1_IRQn
 = 18,

354 
EXTI9_5_IRQn
 = 23,

355 
TIM1_BRK_TIM15_IRQn
 = 24,

356 
TIM1_UP_TIM16_IRQn
 = 25,

357 
TIM1_TRG_COM_TIM17_IRQn
 = 26,

358 
TIM1_CC_IRQn
 = 27,

359 
TIM2_IRQn
 = 28,

360 
TIM3_IRQn
 = 29,

361 
TIM4_IRQn
 = 30,

362 
I2C1_EV_IRQn
 = 31,

363 
I2C1_ER_IRQn
 = 32,

364 
I2C2_EV_IRQn
 = 33,

365 
I2C2_ER_IRQn
 = 34,

366 
SPI1_IRQn
 = 35,

367 
SPI2_IRQn
 = 36,

368 
USART1_IRQn
 = 37,

369 
USART2_IRQn
 = 38,

370 
USART3_IRQn
 = 39,

371 
EXTI15_10_IRQn
 = 40,

372 
RTCAÏrm_IRQn
 = 41,

373 
CEC_IRQn
 = 42,

374 
TIM12_IRQn
 = 43,

375 
TIM13_IRQn
 = 44,

376 
TIM14_IRQn
 = 45,

377 
TIM5_IRQn
 = 50,

378 
SPI3_IRQn
 = 51,

379 
UART4_IRQn
 = 52,

380 
UART5_IRQn
 = 53,

381 
TIM6_DAC_IRQn
 = 54,

382 
TIM7_IRQn
 = 55,

383 
DMA2_ChªÃl1_IRQn
 = 56,

384 
DMA2_ChªÃl2_IRQn
 = 57,

385 
DMA2_ChªÃl3_IRQn
 = 58,

386 
DMA2_ChªÃl4_5_IRQn
 = 59,

387 
DMA2_ChªÃl5_IRQn
 = 60

392 #ifdeà
STM32F10X_XL


393 
ADC1_2_IRQn
 = 18,

394 
USB_HP_CAN1_TX_IRQn
 = 19,

395 
USB_LP_CAN1_RX0_IRQn
 = 20,

396 
CAN1_RX1_IRQn
 = 21,

397 
CAN1_SCE_IRQn
 = 22,

398 
EXTI9_5_IRQn
 = 23,

399 
TIM1_BRK_TIM9_IRQn
 = 24,

400 
TIM1_UP_TIM10_IRQn
 = 25,

401 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

402 
TIM1_CC_IRQn
 = 27,

403 
TIM2_IRQn
 = 28,

404 
TIM3_IRQn
 = 29,

405 
TIM4_IRQn
 = 30,

406 
I2C1_EV_IRQn
 = 31,

407 
I2C1_ER_IRQn
 = 32,

408 
I2C2_EV_IRQn
 = 33,

409 
I2C2_ER_IRQn
 = 34,

410 
SPI1_IRQn
 = 35,

411 
SPI2_IRQn
 = 36,

412 
USART1_IRQn
 = 37,

413 
USART2_IRQn
 = 38,

414 
USART3_IRQn
 = 39,

415 
EXTI15_10_IRQn
 = 40,

416 
RTCAÏrm_IRQn
 = 41,

417 
USBWakeUp_IRQn
 = 42,

418 
TIM8_BRK_TIM12_IRQn
 = 43,

419 
TIM8_UP_TIM13_IRQn
 = 44,

420 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

421 
TIM8_CC_IRQn
 = 46,

422 
ADC3_IRQn
 = 47,

423 
FSMC_IRQn
 = 48,

424 
SDIO_IRQn
 = 49,

425 
TIM5_IRQn
 = 50,

426 
SPI3_IRQn
 = 51,

427 
UART4_IRQn
 = 52,

428 
UART5_IRQn
 = 53,

429 
TIM6_IRQn
 = 54,

430 
TIM7_IRQn
 = 55,

431 
DMA2_ChªÃl1_IRQn
 = 56,

432 
DMA2_ChªÃl2_IRQn
 = 57,

433 
DMA2_ChªÃl3_IRQn
 = 58,

434 
DMA2_ChªÃl4_5_IRQn
 = 59

437 #ifdeà
STM32F10X_CL


438 
ADC1_2_IRQn
 = 18,

439 
CAN1_TX_IRQn
 = 19,

440 
CAN1_RX0_IRQn
 = 20,

441 
CAN1_RX1_IRQn
 = 21,

442 
CAN1_SCE_IRQn
 = 22,

443 
EXTI9_5_IRQn
 = 23,

444 
TIM1_BRK_IRQn
 = 24,

445 
TIM1_UP_IRQn
 = 25,

446 
TIM1_TRG_COM_IRQn
 = 26,

447 
TIM1_CC_IRQn
 = 27,

448 
TIM2_IRQn
 = 28,

449 
TIM3_IRQn
 = 29,

450 
TIM4_IRQn
 = 30,

451 
I2C1_EV_IRQn
 = 31,

452 
I2C1_ER_IRQn
 = 32,

453 
I2C2_EV_IRQn
 = 33,

454 
I2C2_ER_IRQn
 = 34,

455 
SPI1_IRQn
 = 35,

456 
SPI2_IRQn
 = 36,

457 
USART1_IRQn
 = 37,

458 
USART2_IRQn
 = 38,

459 
USART3_IRQn
 = 39,

460 
EXTI15_10_IRQn
 = 40,

461 
RTCAÏrm_IRQn
 = 41,

462 
OTG_FS_WKUP_IRQn
 = 42,

463 
TIM5_IRQn
 = 50,

464 
SPI3_IRQn
 = 51,

465 
UART4_IRQn
 = 52,

466 
UART5_IRQn
 = 53,

467 
TIM6_IRQn
 = 54,

468 
TIM7_IRQn
 = 55,

469 
DMA2_ChªÃl1_IRQn
 = 56,

470 
DMA2_ChªÃl2_IRQn
 = 57,

471 
DMA2_ChªÃl3_IRQn
 = 58,

472 
DMA2_ChªÃl4_IRQn
 = 59,

473 
DMA2_ChªÃl5_IRQn
 = 60,

474 
ETH_IRQn
 = 61,

475 
ETH_WKUP_IRQn
 = 62,

476 
CAN2_TX_IRQn
 = 63,

477 
CAN2_RX0_IRQn
 = 64,

478 
CAN2_RX1_IRQn
 = 65,

479 
CAN2_SCE_IRQn
 = 66,

480 
OTG_FS_IRQn
 = 67

482 } 
	tIRQn_Ty³
;

488 
	~"cÜe_cm3.h
"

489 
	~"sy¡em_¡m32f10x.h
"

490 
	~<¡dšt.h
>

497 
št32_t
 
	ts32
;

498 
št16_t
 
	ts16
;

499 
št8_t
 
	ts8
;

501 cÚ¡ 
	tšt32_t
 
	tsc32
;

502 cÚ¡ 
	tšt16_t
 
	tsc16
;

503 cÚ¡ 
	tšt8_t
 
	tsc8
;

505 
__IO
 
	tšt32_t
 
	tvs32
;

506 
__IO
 
	tšt16_t
 
	tvs16
;

507 
__IO
 
	tšt8_t
 
	tvs8
;

509 
__I
 
	tšt32_t
 
	tvsc32
;

510 
__I
 
	tšt16_t
 
	tvsc16
;

511 
__I
 
	tšt8_t
 
	tvsc8
;

513 
ušt32_t
 
	tu32
;

514 
ušt16_t
 
	tu16
;

515 
ušt8_t
 
	tu8
;

517 cÚ¡ 
	tušt32_t
 
	tuc32
;

518 cÚ¡ 
	tušt16_t
 
	tuc16
;

519 cÚ¡ 
	tušt8_t
 
	tuc8
;

521 
__IO
 
	tušt32_t
 
	tvu32
;

522 
__IO
 
	tušt16_t
 
	tvu16
;

523 
__IO
 
	tušt8_t
 
	tvu8
;

525 
__I
 
	tušt32_t
 
	tvuc32
;

526 
__I
 
	tušt16_t
 
	tvuc16
;

527 
__I
 
	tušt8_t
 
	tvuc8
;

529 ’um {
RESET
 = 0, 
SET
 = !RESET} 
	tFÏgStus
, 
	tITStus
;

531 ’um {
DISABLE
 = 0, 
ENABLE
 = !DISABLE} 
	tFunùiÚ®S‹
;

532 
	#IS_FUNCTIONAL_STATE
(
STATE
è(((STATEè=ð
DISABLE
è|| ((STATEè=ð
ENABLE
))

	)

534 ’um {
ERROR
 = 0, 
SUCCESS
 = !ERROR} 
	tE¼ÜStus
;

537 
	#HSES¹Up_TimeOut
 
HSE_STARTUP_TIMEOUT


	)

538 
	#HSE_V®ue
 
HSE_VALUE


	)

539 
	#HSI_V®ue
 
HSI_VALUE


	)

554 
__IO
 
ušt32_t
 
SR
;

555 
__IO
 
ušt32_t
 
CR1
;

556 
__IO
 
ušt32_t
 
CR2
;

557 
__IO
 
ušt32_t
 
SMPR1
;

558 
__IO
 
ušt32_t
 
SMPR2
;

559 
__IO
 
ušt32_t
 
JOFR1
;

560 
__IO
 
ušt32_t
 
JOFR2
;

561 
__IO
 
ušt32_t
 
JOFR3
;

562 
__IO
 
ušt32_t
 
JOFR4
;

563 
__IO
 
ušt32_t
 
HTR
;

564 
__IO
 
ušt32_t
 
LTR
;

565 
__IO
 
ušt32_t
 
SQR1
;

566 
__IO
 
ušt32_t
 
SQR2
;

567 
__IO
 
ušt32_t
 
SQR3
;

568 
__IO
 
ušt32_t
 
JSQR
;

569 
__IO
 
ušt32_t
 
JDR1
;

570 
__IO
 
ušt32_t
 
JDR2
;

571 
__IO
 
ušt32_t
 
JDR3
;

572 
__IO
 
ušt32_t
 
JDR4
;

573 
__IO
 
ušt32_t
 
DR
;

574 } 
	tADC_Ty³Def
;

582 
ušt32_t
 
RESERVED0
;

583 
__IO
 
ušt16_t
 
DR1
;

584 
ušt16_t
 
RESERVED1
;

585 
__IO
 
ušt16_t
 
DR2
;

586 
ušt16_t
 
RESERVED2
;

587 
__IO
 
ušt16_t
 
DR3
;

588 
ušt16_t
 
RESERVED3
;

589 
__IO
 
ušt16_t
 
DR4
;

590 
ušt16_t
 
RESERVED4
;

591 
__IO
 
ušt16_t
 
DR5
;

592 
ušt16_t
 
RESERVED5
;

593 
__IO
 
ušt16_t
 
DR6
;

594 
ušt16_t
 
RESERVED6
;

595 
__IO
 
ušt16_t
 
DR7
;

596 
ušt16_t
 
RESERVED7
;

597 
__IO
 
ušt16_t
 
DR8
;

598 
ušt16_t
 
RESERVED8
;

599 
__IO
 
ušt16_t
 
DR9
;

600 
ušt16_t
 
RESERVED9
;

601 
__IO
 
ušt16_t
 
DR10
;

602 
ušt16_t
 
RESERVED10
;

603 
__IO
 
ušt16_t
 
RTCCR
;

604 
ušt16_t
 
RESERVED11
;

605 
__IO
 
ušt16_t
 
CR
;

606 
ušt16_t
 
RESERVED12
;

607 
__IO
 
ušt16_t
 
CSR
;

608 
ušt16_t
 
RESERVED13
[5];

609 
__IO
 
ušt16_t
 
DR11
;

610 
ušt16_t
 
RESERVED14
;

611 
__IO
 
ušt16_t
 
DR12
;

612 
ušt16_t
 
RESERVED15
;

613 
__IO
 
ušt16_t
 
DR13
;

614 
ušt16_t
 
RESERVED16
;

615 
__IO
 
ušt16_t
 
DR14
;

616 
ušt16_t
 
RESERVED17
;

617 
__IO
 
ušt16_t
 
DR15
;

618 
ušt16_t
 
RESERVED18
;

619 
__IO
 
ušt16_t
 
DR16
;

620 
ušt16_t
 
RESERVED19
;

621 
__IO
 
ušt16_t
 
DR17
;

622 
ušt16_t
 
RESERVED20
;

623 
__IO
 
ušt16_t
 
DR18
;

624 
ušt16_t
 
RESERVED21
;

625 
__IO
 
ušt16_t
 
DR19
;

626 
ušt16_t
 
RESERVED22
;

627 
__IO
 
ušt16_t
 
DR20
;

628 
ušt16_t
 
RESERVED23
;

629 
__IO
 
ušt16_t
 
DR21
;

630 
ušt16_t
 
RESERVED24
;

631 
__IO
 
ušt16_t
 
DR22
;

632 
ušt16_t
 
RESERVED25
;

633 
__IO
 
ušt16_t
 
DR23
;

634 
ušt16_t
 
RESERVED26
;

635 
__IO
 
ušt16_t
 
DR24
;

636 
ušt16_t
 
RESERVED27
;

637 
__IO
 
ušt16_t
 
DR25
;

638 
ušt16_t
 
RESERVED28
;

639 
__IO
 
ušt16_t
 
DR26
;

640 
ušt16_t
 
RESERVED29
;

641 
__IO
 
ušt16_t
 
DR27
;

642 
ušt16_t
 
RESERVED30
;

643 
__IO
 
ušt16_t
 
DR28
;

644 
ušt16_t
 
RESERVED31
;

645 
__IO
 
ušt16_t
 
DR29
;

646 
ušt16_t
 
RESERVED32
;

647 
__IO
 
ušt16_t
 
DR30
;

648 
ušt16_t
 
RESERVED33
;

649 
__IO
 
ušt16_t
 
DR31
;

650 
ušt16_t
 
RESERVED34
;

651 
__IO
 
ušt16_t
 
DR32
;

652 
ušt16_t
 
RESERVED35
;

653 
__IO
 
ušt16_t
 
DR33
;

654 
ušt16_t
 
RESERVED36
;

655 
__IO
 
ušt16_t
 
DR34
;

656 
ušt16_t
 
RESERVED37
;

657 
__IO
 
ušt16_t
 
DR35
;

658 
ušt16_t
 
RESERVED38
;

659 
__IO
 
ušt16_t
 
DR36
;

660 
ušt16_t
 
RESERVED39
;

661 
__IO
 
ušt16_t
 
DR37
;

662 
ušt16_t
 
RESERVED40
;

663 
__IO
 
ušt16_t
 
DR38
;

664 
ušt16_t
 
RESERVED41
;

665 
__IO
 
ušt16_t
 
DR39
;

666 
ušt16_t
 
RESERVED42
;

667 
__IO
 
ušt16_t
 
DR40
;

668 
ušt16_t
 
RESERVED43
;

669 
__IO
 
ušt16_t
 
DR41
;

670 
ušt16_t
 
RESERVED44
;

671 
__IO
 
ušt16_t
 
DR42
;

672 
ušt16_t
 
RESERVED45
;

673 } 
	tBKP_Ty³Def
;

681 
__IO
 
ušt32_t
 
TIR
;

682 
__IO
 
ušt32_t
 
TDTR
;

683 
__IO
 
ušt32_t
 
TDLR
;

684 
__IO
 
ušt32_t
 
TDHR
;

685 } 
	tCAN_TxMažBox_Ty³Def
;

693 
__IO
 
ušt32_t
 
RIR
;

694 
__IO
 
ušt32_t
 
RDTR
;

695 
__IO
 
ušt32_t
 
RDLR
;

696 
__IO
 
ušt32_t
 
RDHR
;

697 } 
	tCAN_FIFOMažBox_Ty³Def
;

705 
__IO
 
ušt32_t
 
FR1
;

706 
__IO
 
ušt32_t
 
FR2
;

707 } 
	tCAN_Fž‹rRegi¡”_Ty³Def
;

715 
__IO
 
ušt32_t
 
MCR
;

716 
__IO
 
ušt32_t
 
MSR
;

717 
__IO
 
ušt32_t
 
TSR
;

718 
__IO
 
ušt32_t
 
RF0R
;

719 
__IO
 
ušt32_t
 
RF1R
;

720 
__IO
 
ušt32_t
 
IER
;

721 
__IO
 
ušt32_t
 
ESR
;

722 
__IO
 
ušt32_t
 
BTR
;

723 
ušt32_t
 
RESERVED0
[88];

724 
CAN_TxMažBox_Ty³Def
 
sTxMažBox
[3];

725 
CAN_FIFOMažBox_Ty³Def
 
sFIFOMažBox
[2];

726 
ušt32_t
 
RESERVED1
[12];

727 
__IO
 
ušt32_t
 
FMR
;

728 
__IO
 
ušt32_t
 
FM1R
;

729 
ušt32_t
 
RESERVED2
;

730 
__IO
 
ušt32_t
 
FS1R
;

731 
ušt32_t
 
RESERVED3
;

732 
__IO
 
ušt32_t
 
FFA1R
;

733 
ušt32_t
 
RESERVED4
;

734 
__IO
 
ušt32_t
 
FA1R
;

735 
ušt32_t
 
RESERVED5
[8];

736 #iâdeà
STM32F10X_CL


737 
CAN_Fž‹rRegi¡”_Ty³Def
 
sFž‹rRegi¡”
[14];

739 
CAN_Fž‹rRegi¡”_Ty³Def
 
sFž‹rRegi¡”
[28];

741 } 
	tCAN_Ty³Def
;

748 
__IO
 
ušt32_t
 
CFGR
;

749 
__IO
 
ušt32_t
 
OAR
;

750 
__IO
 
ušt32_t
 
PRES
;

751 
__IO
 
ušt32_t
 
ESR
;

752 
__IO
 
ušt32_t
 
CSR
;

753 
__IO
 
ušt32_t
 
TXD
;

754 
__IO
 
ušt32_t
 
RXD
;

755 } 
	tCEC_Ty³Def
;

763 
__IO
 
ušt32_t
 
DR
;

764 
__IO
 
ušt8_t
 
IDR
;

765 
ušt8_t
 
RESERVED0
;

766 
ušt16_t
 
RESERVED1
;

767 
__IO
 
ušt32_t
 
CR
;

768 } 
	tCRC_Ty³Def
;

776 
__IO
 
ušt32_t
 
CR
;

777 
__IO
 
ušt32_t
 
SWTRIGR
;

778 
__IO
 
ušt32_t
 
DHR12R1
;

779 
__IO
 
ušt32_t
 
DHR12L1
;

780 
__IO
 
ušt32_t
 
DHR8R1
;

781 
__IO
 
ušt32_t
 
DHR12R2
;

782 
__IO
 
ušt32_t
 
DHR12L2
;

783 
__IO
 
ušt32_t
 
DHR8R2
;

784 
__IO
 
ušt32_t
 
DHR12RD
;

785 
__IO
 
ušt32_t
 
DHR12LD
;

786 
__IO
 
ušt32_t
 
DHR8RD
;

787 
__IO
 
ušt32_t
 
DOR1
;

788 
__IO
 
ušt32_t
 
DOR2
;

789 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

790 
__IO
 
ušt32_t
 
SR
;

792 } 
	tDAC_Ty³Def
;

800 
__IO
 
ušt32_t
 
IDCODE
;

801 
__IO
 
ušt32_t
 
CR
;

802 }
	tDBGMCU_Ty³Def
;

810 
__IO
 
ušt32_t
 
CCR
;

811 
__IO
 
ušt32_t
 
CNDTR
;

812 
__IO
 
ušt32_t
 
CPAR
;

813 
__IO
 
ušt32_t
 
CMAR
;

814 } 
	tDMA_ChªÃl_Ty³Def
;

818 
__IO
 
ušt32_t
 
ISR
;

819 
__IO
 
ušt32_t
 
IFCR
;

820 } 
	tDMA_Ty³Def
;

828 
__IO
 
ušt32_t
 
MACCR
;

829 
__IO
 
ušt32_t
 
MACFFR
;

830 
__IO
 
ušt32_t
 
MACHTHR
;

831 
__IO
 
ušt32_t
 
MACHTLR
;

832 
__IO
 
ušt32_t
 
MACMIIAR
;

833 
__IO
 
ušt32_t
 
MACMIIDR
;

834 
__IO
 
ušt32_t
 
MACFCR
;

835 
__IO
 
ušt32_t
 
MACVLANTR
;

836 
ušt32_t
 
RESERVED0
[2];

837 
__IO
 
ušt32_t
 
MACRWUFFR
;

838 
__IO
 
ušt32_t
 
MACPMTCSR
;

839 
ušt32_t
 
RESERVED1
[2];

840 
__IO
 
ušt32_t
 
MACSR
;

841 
__IO
 
ušt32_t
 
MACIMR
;

842 
__IO
 
ušt32_t
 
MACA0HR
;

843 
__IO
 
ušt32_t
 
MACA0LR
;

844 
__IO
 
ušt32_t
 
MACA1HR
;

845 
__IO
 
ušt32_t
 
MACA1LR
;

846 
__IO
 
ušt32_t
 
MACA2HR
;

847 
__IO
 
ušt32_t
 
MACA2LR
;

848 
__IO
 
ušt32_t
 
MACA3HR
;

849 
__IO
 
ušt32_t
 
MACA3LR
;

850 
ušt32_t
 
RESERVED2
[40];

851 
__IO
 
ušt32_t
 
MMCCR
;

852 
__IO
 
ušt32_t
 
MMCRIR
;

853 
__IO
 
ušt32_t
 
MMCTIR
;

854 
__IO
 
ušt32_t
 
MMCRIMR
;

855 
__IO
 
ušt32_t
 
MMCTIMR
;

856 
ušt32_t
 
RESERVED3
[14];

857 
__IO
 
ušt32_t
 
MMCTGFSCCR
;

858 
__IO
 
ušt32_t
 
MMCTGFMSCCR
;

859 
ušt32_t
 
RESERVED4
[5];

860 
__IO
 
ušt32_t
 
MMCTGFCR
;

861 
ušt32_t
 
RESERVED5
[10];

862 
__IO
 
ušt32_t
 
MMCRFCECR
;

863 
__IO
 
ušt32_t
 
MMCRFAECR
;

864 
ušt32_t
 
RESERVED6
[10];

865 
__IO
 
ušt32_t
 
MMCRGUFCR
;

866 
ušt32_t
 
RESERVED7
[334];

867 
__IO
 
ušt32_t
 
PTPTSCR
;

868 
__IO
 
ušt32_t
 
PTPSSIR
;

869 
__IO
 
ušt32_t
 
PTPTSHR
;

870 
__IO
 
ušt32_t
 
PTPTSLR
;

871 
__IO
 
ušt32_t
 
PTPTSHUR
;

872 
__IO
 
ušt32_t
 
PTPTSLUR
;

873 
__IO
 
ušt32_t
 
PTPTSAR
;

874 
__IO
 
ušt32_t
 
PTPTTHR
;

875 
__IO
 
ušt32_t
 
PTPTTLR
;

876 
ušt32_t
 
RESERVED8
[567];

877 
__IO
 
ušt32_t
 
DMABMR
;

878 
__IO
 
ušt32_t
 
DMATPDR
;

879 
__IO
 
ušt32_t
 
DMARPDR
;

880 
__IO
 
ušt32_t
 
DMARDLAR
;

881 
__IO
 
ušt32_t
 
DMATDLAR
;

882 
__IO
 
ušt32_t
 
DMASR
;

883 
__IO
 
ušt32_t
 
DMAOMR
;

884 
__IO
 
ušt32_t
 
DMAIER
;

885 
__IO
 
ušt32_t
 
DMAMFBOCR
;

886 
ušt32_t
 
RESERVED9
[9];

887 
__IO
 
ušt32_t
 
DMACHTDR
;

888 
__IO
 
ušt32_t
 
DMACHRDR
;

889 
__IO
 
ušt32_t
 
DMACHTBAR
;

890 
__IO
 
ušt32_t
 
DMACHRBAR
;

891 } 
	tETH_Ty³Def
;

899 
__IO
 
ušt32_t
 
IMR
;

900 
__IO
 
ušt32_t
 
EMR
;

901 
__IO
 
ušt32_t
 
RTSR
;

902 
__IO
 
ušt32_t
 
FTSR
;

903 
__IO
 
ušt32_t
 
SWIER
;

904 
__IO
 
ušt32_t
 
PR
;

905 } 
	tEXTI_Ty³Def
;

913 
__IO
 
ušt32_t
 
ACR
;

914 
__IO
 
ušt32_t
 
KEYR
;

915 
__IO
 
ušt32_t
 
OPTKEYR
;

916 
__IO
 
ušt32_t
 
SR
;

917 
__IO
 
ušt32_t
 
CR
;

918 
__IO
 
ušt32_t
 
AR
;

919 
__IO
 
ušt32_t
 
RESERVED
;

920 
__IO
 
ušt32_t
 
OBR
;

921 
__IO
 
ušt32_t
 
WRPR
;

922 #ifdeà
STM32F10X_XL


923 
ušt32_t
 
RESERVED1
[8];

924 
__IO
 
ušt32_t
 
KEYR2
;

925 
ušt32_t
 
RESERVED2
;

926 
__IO
 
ušt32_t
 
SR2
;

927 
__IO
 
ušt32_t
 
CR2
;

928 
__IO
 
ušt32_t
 
AR2
;

930 } 
	tFLASH_Ty³Def
;

938 
__IO
 
ušt16_t
 
RDP
;

939 
__IO
 
ušt16_t
 
USER
;

940 
__IO
 
ušt16_t
 
D©a0
;

941 
__IO
 
ušt16_t
 
D©a1
;

942 
__IO
 
ušt16_t
 
WRP0
;

943 
__IO
 
ušt16_t
 
WRP1
;

944 
__IO
 
ušt16_t
 
WRP2
;

945 
__IO
 
ušt16_t
 
WRP3
;

946 } 
	tOB_Ty³Def
;

954 
__IO
 
ušt32_t
 
BTCR
[8];

955 } 
	tFSMC_Bªk1_Ty³Def
;

963 
__IO
 
ušt32_t
 
BWTR
[7];

964 } 
	tFSMC_Bªk1E_Ty³Def
;

972 
__IO
 
ušt32_t
 
PCR2
;

973 
__IO
 
ušt32_t
 
SR2
;

974 
__IO
 
ušt32_t
 
PMEM2
;

975 
__IO
 
ušt32_t
 
PATT2
;

976 
ušt32_t
 
RESERVED0
;

977 
__IO
 
ušt32_t
 
ECCR2
;

978 } 
	tFSMC_Bªk2_Ty³Def
;

986 
__IO
 
ušt32_t
 
PCR3
;

987 
__IO
 
ušt32_t
 
SR3
;

988 
__IO
 
ušt32_t
 
PMEM3
;

989 
__IO
 
ušt32_t
 
PATT3
;

990 
ušt32_t
 
RESERVED0
;

991 
__IO
 
ušt32_t
 
ECCR3
;

992 } 
	tFSMC_Bªk3_Ty³Def
;

1000 
__IO
 
ušt32_t
 
PCR4
;

1001 
__IO
 
ušt32_t
 
SR4
;

1002 
__IO
 
ušt32_t
 
PMEM4
;

1003 
__IO
 
ušt32_t
 
PATT4
;

1004 
__IO
 
ušt32_t
 
PIO4
;

1005 } 
	tFSMC_Bªk4_Ty³Def
;

1013 
__IO
 
ušt32_t
 
CRL
;

1014 
__IO
 
ušt32_t
 
CRH
;

1015 
__IO
 
ušt32_t
 
IDR
;

1016 
__IO
 
ušt32_t
 
ODR
;

1017 
__IO
 
ušt32_t
 
BSRR
;

1018 
__IO
 
ušt32_t
 
BRR
;

1019 
__IO
 
ušt32_t
 
LCKR
;

1020 } 
	tGPIO_Ty³Def
;

1028 
__IO
 
ušt32_t
 
EVCR
;

1029 
__IO
 
ušt32_t
 
MAPR
;

1030 
__IO
 
ušt32_t
 
EXTICR
[4];

1031 
ušt32_t
 
RESERVED0
;

1032 
__IO
 
ušt32_t
 
MAPR2
;

1033 } 
	tAFIO_Ty³Def
;

1040 
__IO
 
ušt16_t
 
CR1
;

1041 
ušt16_t
 
RESERVED0
;

1042 
__IO
 
ušt16_t
 
CR2
;

1043 
ušt16_t
 
RESERVED1
;

1044 
__IO
 
ušt16_t
 
OAR1
;

1045 
ušt16_t
 
RESERVED2
;

1046 
__IO
 
ušt16_t
 
OAR2
;

1047 
ušt16_t
 
RESERVED3
;

1048 
__IO
 
ušt16_t
 
DR
;

1049 
ušt16_t
 
RESERVED4
;

1050 
__IO
 
ušt16_t
 
SR1
;

1051 
ušt16_t
 
RESERVED5
;

1052 
__IO
 
ušt16_t
 
SR2
;

1053 
ušt16_t
 
RESERVED6
;

1054 
__IO
 
ušt16_t
 
CCR
;

1055 
ušt16_t
 
RESERVED7
;

1056 
__IO
 
ušt16_t
 
TRISE
;

1057 
ušt16_t
 
RESERVED8
;

1058 } 
	tI2C_Ty³Def
;

1066 
__IO
 
ušt32_t
 
KR
;

1067 
__IO
 
ušt32_t
 
PR
;

1068 
__IO
 
ušt32_t
 
RLR
;

1069 
__IO
 
ušt32_t
 
SR
;

1070 } 
	tIWDG_Ty³Def
;

1078 
__IO
 
ušt32_t
 
CR
;

1079 
__IO
 
ušt32_t
 
CSR
;

1080 } 
	tPWR_Ty³Def
;

1088 
__IO
 
ušt32_t
 
CR
;

1089 
__IO
 
ušt32_t
 
CFGR
;

1090 
__IO
 
ušt32_t
 
CIR
;

1091 
__IO
 
ušt32_t
 
APB2RSTR
;

1092 
__IO
 
ušt32_t
 
APB1RSTR
;

1093 
__IO
 
ušt32_t
 
AHBENR
;

1094 
__IO
 
ušt32_t
 
APB2ENR
;

1095 
__IO
 
ušt32_t
 
APB1ENR
;

1096 
__IO
 
ušt32_t
 
BDCR
;

1097 
__IO
 
ušt32_t
 
CSR
;

1099 #ifdeà
STM32F10X_CL


1100 
__IO
 
ušt32_t
 
AHBRSTR
;

1101 
__IO
 
ušt32_t
 
CFGR2
;

1104 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

1105 
ušt32_t
 
RESERVED0
;

1106 
__IO
 
ušt32_t
 
CFGR2
;

1108 } 
	tRCC_Ty³Def
;

1116 
__IO
 
ušt16_t
 
CRH
;

1117 
ušt16_t
 
RESERVED0
;

1118 
__IO
 
ušt16_t
 
CRL
;

1119 
ušt16_t
 
RESERVED1
;

1120 
__IO
 
ušt16_t
 
PRLH
;

1121 
ušt16_t
 
RESERVED2
;

1122 
__IO
 
ušt16_t
 
PRLL
;

1123 
ušt16_t
 
RESERVED3
;

1124 
__IO
 
ušt16_t
 
DIVH
;

1125 
ušt16_t
 
RESERVED4
;

1126 
__IO
 
ušt16_t
 
DIVL
;

1127 
ušt16_t
 
RESERVED5
;

1128 
__IO
 
ušt16_t
 
CNTH
;

1129 
ušt16_t
 
RESERVED6
;

1130 
__IO
 
ušt16_t
 
CNTL
;

1131 
ušt16_t
 
RESERVED7
;

1132 
__IO
 
ušt16_t
 
ALRH
;

1133 
ušt16_t
 
RESERVED8
;

1134 
__IO
 
ušt16_t
 
ALRL
;

1135 
ušt16_t
 
RESERVED9
;

1136 } 
	tRTC_Ty³Def
;

1144 
__IO
 
ušt32_t
 
POWER
;

1145 
__IO
 
ušt32_t
 
CLKCR
;

1146 
__IO
 
ušt32_t
 
ARG
;

1147 
__IO
 
ušt32_t
 
CMD
;

1148 
__I
 
ušt32_t
 
RESPCMD
;

1149 
__I
 
ušt32_t
 
RESP1
;

1150 
__I
 
ušt32_t
 
RESP2
;

1151 
__I
 
ušt32_t
 
RESP3
;

1152 
__I
 
ušt32_t
 
RESP4
;

1153 
__IO
 
ušt32_t
 
DTIMER
;

1154 
__IO
 
ušt32_t
 
DLEN
;

1155 
__IO
 
ušt32_t
 
DCTRL
;

1156 
__I
 
ušt32_t
 
DCOUNT
;

1157 
__I
 
ušt32_t
 
STA
;

1158 
__IO
 
ušt32_t
 
ICR
;

1159 
__IO
 
ušt32_t
 
MASK
;

1160 
ušt32_t
 
RESERVED0
[2];

1161 
__I
 
ušt32_t
 
FIFOCNT
;

1162 
ušt32_t
 
RESERVED1
[13];

1163 
__IO
 
ušt32_t
 
FIFO
;

1164 } 
	tSDIO_Ty³Def
;

1172 
__IO
 
ušt16_t
 
CR1
;

1173 
ušt16_t
 
RESERVED0
;

1174 
__IO
 
ušt16_t
 
CR2
;

1175 
ušt16_t
 
RESERVED1
;

1176 
__IO
 
ušt16_t
 
SR
;

1177 
ušt16_t
 
RESERVED2
;

1178 
__IO
 
ušt16_t
 
DR
;

1179 
ušt16_t
 
RESERVED3
;

1180 
__IO
 
ušt16_t
 
CRCPR
;

1181 
ušt16_t
 
RESERVED4
;

1182 
__IO
 
ušt16_t
 
RXCRCR
;

1183 
ušt16_t
 
RESERVED5
;

1184 
__IO
 
ušt16_t
 
TXCRCR
;

1185 
ušt16_t
 
RESERVED6
;

1186 
__IO
 
ušt16_t
 
I2SCFGR
;

1187 
ušt16_t
 
RESERVED7
;

1188 
__IO
 
ušt16_t
 
I2SPR
;

1189 
ušt16_t
 
RESERVED8
;

1190 } 
	tSPI_Ty³Def
;

1198 
__IO
 
ušt16_t
 
CR1
;

1199 
ušt16_t
 
RESERVED0
;

1200 
__IO
 
ušt16_t
 
CR2
;

1201 
ušt16_t
 
RESERVED1
;

1202 
__IO
 
ušt16_t
 
SMCR
;

1203 
ušt16_t
 
RESERVED2
;

1204 
__IO
 
ušt16_t
 
DIER
;

1205 
ušt16_t
 
RESERVED3
;

1206 
__IO
 
ušt16_t
 
SR
;

1207 
ušt16_t
 
RESERVED4
;

1208 
__IO
 
ušt16_t
 
EGR
;

1209 
ušt16_t
 
RESERVED5
;

1210 
__IO
 
ušt16_t
 
CCMR1
;

1211 
ušt16_t
 
RESERVED6
;

1212 
__IO
 
ušt16_t
 
CCMR2
;

1213 
ušt16_t
 
RESERVED7
;

1214 
__IO
 
ušt16_t
 
CCER
;

1215 
ušt16_t
 
RESERVED8
;

1216 
__IO
 
ušt16_t
 
CNT
;

1217 
ušt16_t
 
RESERVED9
;

1218 
__IO
 
ušt16_t
 
PSC
;

1219 
ušt16_t
 
RESERVED10
;

1220 
__IO
 
ušt16_t
 
ARR
;

1221 
ušt16_t
 
RESERVED11
;

1222 
__IO
 
ušt16_t
 
RCR
;

1223 
ušt16_t
 
RESERVED12
;

1224 
__IO
 
ušt16_t
 
CCR1
;

1225 
ušt16_t
 
RESERVED13
;

1226 
__IO
 
ušt16_t
 
CCR2
;

1227 
ušt16_t
 
RESERVED14
;

1228 
__IO
 
ušt16_t
 
CCR3
;

1229 
ušt16_t
 
RESERVED15
;

1230 
__IO
 
ušt16_t
 
CCR4
;

1231 
ušt16_t
 
RESERVED16
;

1232 
__IO
 
ušt16_t
 
BDTR
;

1233 
ušt16_t
 
RESERVED17
;

1234 
__IO
 
ušt16_t
 
DCR
;

1235 
ušt16_t
 
RESERVED18
;

1236 
__IO
 
ušt16_t
 
DMAR
;

1237 
ušt16_t
 
RESERVED19
;

1238 } 
	tTIM_Ty³Def
;

1246 
__IO
 
ušt16_t
 
SR
;

1247 
ušt16_t
 
RESERVED0
;

1248 
__IO
 
ušt16_t
 
DR
;

1249 
ušt16_t
 
RESERVED1
;

1250 
__IO
 
ušt16_t
 
BRR
;

1251 
ušt16_t
 
RESERVED2
;

1252 
__IO
 
ušt16_t
 
CR1
;

1253 
ušt16_t
 
RESERVED3
;

1254 
__IO
 
ušt16_t
 
CR2
;

1255 
ušt16_t
 
RESERVED4
;

1256 
__IO
 
ušt16_t
 
CR3
;

1257 
ušt16_t
 
RESERVED5
;

1258 
__IO
 
ušt16_t
 
GTPR
;

1259 
ušt16_t
 
RESERVED6
;

1260 } 
	tUSART_Ty³Def
;

1268 
__IO
 
ušt32_t
 
CR
;

1269 
__IO
 
ušt32_t
 
CFR
;

1270 
__IO
 
ušt32_t
 
SR
;

1271 } 
	tWWDG_Ty³Def
;

1282 
	#FLASH_BASE
 ((
ušt32_t
)0x08000000è

	)

1283 
	#SRAM_BASE
 ((
ušt32_t
)0x20000000è

	)

1284 
	#PERIPH_BASE
 ((
ušt32_t
)0x40000000è

	)

1286 
	#SRAM_BB_BASE
 ((
ušt32_t
)0x22000000è

	)

1287 
	#PERIPH_BB_BASE
 ((
ušt32_t
)0x42000000è

	)

1289 
	#FSMC_R_BASE
 ((
ušt32_t
)0xA0000000è

	)

1292 
	#APB1PERIPH_BASE
 
PERIPH_BASE


	)

1293 
	#APB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x10000)

	)

1294 
	#AHBPERIPH_BASE
 (
PERIPH_BASE
 + 0x20000)

	)

1296 
	#TIM2_BASE
 (
APB1PERIPH_BASE
 + 0x0000)

	)

1297 
	#TIM3_BASE
 (
APB1PERIPH_BASE
 + 0x0400)

	)

1298 
	#TIM4_BASE
 (
APB1PERIPH_BASE
 + 0x0800)

	)

1299 
	#TIM5_BASE
 (
APB1PERIPH_BASE
 + 0x0C00)

	)

1300 
	#TIM6_BASE
 (
APB1PERIPH_BASE
 + 0x1000)

	)

1301 
	#TIM7_BASE
 (
APB1PERIPH_BASE
 + 0x1400)

	)

1302 
	#TIM12_BASE
 (
APB1PERIPH_BASE
 + 0x1800)

	)

1303 
	#TIM13_BASE
 (
APB1PERIPH_BASE
 + 0x1C00)

	)

1304 
	#TIM14_BASE
 (
APB1PERIPH_BASE
 + 0x2000)

	)

1305 
	#RTC_BASE
 (
APB1PERIPH_BASE
 + 0x2800)

	)

1306 
	#WWDG_BASE
 (
APB1PERIPH_BASE
 + 0x2C00)

	)

1307 
	#IWDG_BASE
 (
APB1PERIPH_BASE
 + 0x3000)

	)

1308 
	#SPI2_BASE
 (
APB1PERIPH_BASE
 + 0x3800)

	)

1309 
	#SPI3_BASE
 (
APB1PERIPH_BASE
 + 0x3C00)

	)

1310 
	#USART2_BASE
 (
APB1PERIPH_BASE
 + 0x4400)

	)

1311 
	#USART3_BASE
 (
APB1PERIPH_BASE
 + 0x4800)

	)

1312 
	#UART4_BASE
 (
APB1PERIPH_BASE
 + 0x4C00)

	)

1313 
	#UART5_BASE
 (
APB1PERIPH_BASE
 + 0x5000)

	)

1314 
	#I2C1_BASE
 (
APB1PERIPH_BASE
 + 0x5400)

	)

1315 
	#I2C2_BASE
 (
APB1PERIPH_BASE
 + 0x5800)

	)

1316 
	#CAN1_BASE
 (
APB1PERIPH_BASE
 + 0x6400)

	)

1317 
	#CAN2_BASE
 (
APB1PERIPH_BASE
 + 0x6800)

	)

1318 
	#BKP_BASE
 (
APB1PERIPH_BASE
 + 0x6C00)

	)

1319 
	#PWR_BASE
 (
APB1PERIPH_BASE
 + 0x7000)

	)

1320 
	#DAC_BASE
 (
APB1PERIPH_BASE
 + 0x7400)

	)

1321 
	#CEC_BASE
 (
APB1PERIPH_BASE
 + 0x7800)

	)

1323 
	#AFIO_BASE
 (
APB2PERIPH_BASE
 + 0x0000)

	)

1324 
	#EXTI_BASE
 (
APB2PERIPH_BASE
 + 0x0400)

	)

1325 
	#GPIOA_BASE
 (
APB2PERIPH_BASE
 + 0x0800)

	)

1326 
	#GPIOB_BASE
 (
APB2PERIPH_BASE
 + 0x0C00)

	)

1327 
	#GPIOC_BASE
 (
APB2PERIPH_BASE
 + 0x1000)

	)

1328 
	#GPIOD_BASE
 (
APB2PERIPH_BASE
 + 0x1400)

	)

1329 
	#GPIOE_BASE
 (
APB2PERIPH_BASE
 + 0x1800)

	)

1330 
	#GPIOF_BASE
 (
APB2PERIPH_BASE
 + 0x1C00)

	)

1331 
	#GPIOG_BASE
 (
APB2PERIPH_BASE
 + 0x2000)

	)

1332 
	#ADC1_BASE
 (
APB2PERIPH_BASE
 + 0x2400)

	)

1333 
	#ADC2_BASE
 (
APB2PERIPH_BASE
 + 0x2800)

	)

1334 
	#TIM1_BASE
 (
APB2PERIPH_BASE
 + 0x2C00)

	)

1335 
	#SPI1_BASE
 (
APB2PERIPH_BASE
 + 0x3000)

	)

1336 
	#TIM8_BASE
 (
APB2PERIPH_BASE
 + 0x3400)

	)

1337 
	#USART1_BASE
 (
APB2PERIPH_BASE
 + 0x3800)

	)

1338 
	#ADC3_BASE
 (
APB2PERIPH_BASE
 + 0x3C00)

	)

1339 
	#TIM15_BASE
 (
APB2PERIPH_BASE
 + 0x4000)

	)

1340 
	#TIM16_BASE
 (
APB2PERIPH_BASE
 + 0x4400)

	)

1341 
	#TIM17_BASE
 (
APB2PERIPH_BASE
 + 0x4800)

	)

1342 
	#TIM9_BASE
 (
APB2PERIPH_BASE
 + 0x4C00)

	)

1343 
	#TIM10_BASE
 (
APB2PERIPH_BASE
 + 0x5000)

	)

1344 
	#TIM11_BASE
 (
APB2PERIPH_BASE
 + 0x5400)

	)

1346 
	#SDIO_BASE
 (
PERIPH_BASE
 + 0x18000)

	)

1348 
	#DMA1_BASE
 (
AHBPERIPH_BASE
 + 0x0000)

	)

1349 
	#DMA1_ChªÃl1_BASE
 (
AHBPERIPH_BASE
 + 0x0008)

	)

1350 
	#DMA1_ChªÃl2_BASE
 (
AHBPERIPH_BASE
 + 0x001C)

	)

1351 
	#DMA1_ChªÃl3_BASE
 (
AHBPERIPH_BASE
 + 0x0030)

	)

1352 
	#DMA1_ChªÃl4_BASE
 (
AHBPERIPH_BASE
 + 0x0044)

	)

1353 
	#DMA1_ChªÃl5_BASE
 (
AHBPERIPH_BASE
 + 0x0058)

	)

1354 
	#DMA1_ChªÃl6_BASE
 (
AHBPERIPH_BASE
 + 0x006C)

	)

1355 
	#DMA1_ChªÃl7_BASE
 (
AHBPERIPH_BASE
 + 0x0080)

	)

1356 
	#DMA2_BASE
 (
AHBPERIPH_BASE
 + 0x0400)

	)

1357 
	#DMA2_ChªÃl1_BASE
 (
AHBPERIPH_BASE
 + 0x0408)

	)

1358 
	#DMA2_ChªÃl2_BASE
 (
AHBPERIPH_BASE
 + 0x041C)

	)

1359 
	#DMA2_ChªÃl3_BASE
 (
AHBPERIPH_BASE
 + 0x0430)

	)

1360 
	#DMA2_ChªÃl4_BASE
 (
AHBPERIPH_BASE
 + 0x0444)

	)

1361 
	#DMA2_ChªÃl5_BASE
 (
AHBPERIPH_BASE
 + 0x0458)

	)

1362 
	#RCC_BASE
 (
AHBPERIPH_BASE
 + 0x1000)

	)

1363 
	#CRC_BASE
 (
AHBPERIPH_BASE
 + 0x3000)

	)

1365 
	#FLASH_R_BASE
 (
AHBPERIPH_BASE
 + 0x2000è

	)

1366 
	#OB_BASE
 ((
ušt32_t
)0x1FFFF800è

	)

1368 
	#ETH_BASE
 (
AHBPERIPH_BASE
 + 0x8000)

	)

1369 
	#ETH_MAC_BASE
 (
ETH_BASE
)

	)

1370 
	#ETH_MMC_BASE
 (
ETH_BASE
 + 0x0100)

	)

1371 
	#ETH_PTP_BASE
 (
ETH_BASE
 + 0x0700)

	)

1372 
	#ETH_DMA_BASE
 (
ETH_BASE
 + 0x1000)

	)

1374 
	#FSMC_Bªk1_R_BASE
 (
FSMC_R_BASE
 + 0x0000è

	)

1375 
	#FSMC_Bªk1E_R_BASE
 (
FSMC_R_BASE
 + 0x0104è

	)

1376 
	#FSMC_Bªk2_R_BASE
 (
FSMC_R_BASE
 + 0x0060è

	)

1377 
	#FSMC_Bªk3_R_BASE
 (
FSMC_R_BASE
 + 0x0080è

	)

1378 
	#FSMC_Bªk4_R_BASE
 (
FSMC_R_BASE
 + 0x00A0è

	)

1380 
	#DBGMCU_BASE
 ((
ušt32_t
)0xE0042000è

	)

1390 
	#TIM2
 ((
TIM_Ty³Def
 *è
TIM2_BASE
)

	)

1391 
	#TIM3
 ((
TIM_Ty³Def
 *è
TIM3_BASE
)

	)

1392 
	#TIM4
 ((
TIM_Ty³Def
 *è
TIM4_BASE
)

	)

1393 
	#TIM5
 ((
TIM_Ty³Def
 *è
TIM5_BASE
)

	)

1394 
	#TIM6
 ((
TIM_Ty³Def
 *è
TIM6_BASE
)

	)

1395 
	#TIM7
 ((
TIM_Ty³Def
 *è
TIM7_BASE
)

	)

1396 
	#TIM12
 ((
TIM_Ty³Def
 *è
TIM12_BASE
)

	)

1397 
	#TIM13
 ((
TIM_Ty³Def
 *è
TIM13_BASE
)

	)

1398 
	#TIM14
 ((
TIM_Ty³Def
 *è
TIM14_BASE
)

	)

1399 
	#RTC
 ((
RTC_Ty³Def
 *è
RTC_BASE
)

	)

1400 
	#WWDG
 ((
WWDG_Ty³Def
 *è
WWDG_BASE
)

	)

1401 
	#IWDG
 ((
IWDG_Ty³Def
 *è
IWDG_BASE
)

	)

1402 
	#SPI2
 ((
SPI_Ty³Def
 *è
SPI2_BASE
)

	)

1403 
	#SPI3
 ((
SPI_Ty³Def
 *è
SPI3_BASE
)

	)

1404 
	#USART2
 ((
USART_Ty³Def
 *è
USART2_BASE
)

	)

1405 
	#USART3
 ((
USART_Ty³Def
 *è
USART3_BASE
)

	)

1406 
	#UART4
 ((
USART_Ty³Def
 *è
UART4_BASE
)

	)

1407 
	#UART5
 ((
USART_Ty³Def
 *è
UART5_BASE
)

	)

1408 
	#I2C1
 ((
I2C_Ty³Def
 *è
I2C1_BASE
)

	)

1409 
	#I2C2
 ((
I2C_Ty³Def
 *è
I2C2_BASE
)

	)

1410 
	#CAN1
 ((
CAN_Ty³Def
 *è
CAN1_BASE
)

	)

1411 
	#CAN2
 ((
CAN_Ty³Def
 *è
CAN2_BASE
)

	)

1412 
	#BKP
 ((
BKP_Ty³Def
 *è
BKP_BASE
)

	)

1413 
	#PWR
 ((
PWR_Ty³Def
 *è
PWR_BASE
)

	)

1414 
	#DAC
 ((
DAC_Ty³Def
 *è
DAC_BASE
)

	)

1415 
	#CEC
 ((
CEC_Ty³Def
 *è
CEC_BASE
)

	)

1416 
	#AFIO
 ((
AFIO_Ty³Def
 *è
AFIO_BASE
)

	)

1417 
	#EXTI
 ((
EXTI_Ty³Def
 *è
EXTI_BASE
)

	)

1418 
	#GPIOA
 ((
GPIO_Ty³Def
 *è
GPIOA_BASE
)

	)

1419 
	#GPIOB
 ((
GPIO_Ty³Def
 *è
GPIOB_BASE
)

	)

1420 
	#GPIOC
 ((
GPIO_Ty³Def
 *è
GPIOC_BASE
)

	)

1421 
	#GPIOD
 ((
GPIO_Ty³Def
 *è
GPIOD_BASE
)

	)

1422 
	#GPIOE
 ((
GPIO_Ty³Def
 *è
GPIOE_BASE
)

	)

1423 
	#GPIOF
 ((
GPIO_Ty³Def
 *è
GPIOF_BASE
)

	)

1424 
	#GPIOG
 ((
GPIO_Ty³Def
 *è
GPIOG_BASE
)

	)

1425 
	#ADC1
 ((
ADC_Ty³Def
 *è
ADC1_BASE
)

	)

1426 
	#ADC2
 ((
ADC_Ty³Def
 *è
ADC2_BASE
)

	)

1427 
	#TIM1
 ((
TIM_Ty³Def
 *è
TIM1_BASE
)

	)

1428 
	#SPI1
 ((
SPI_Ty³Def
 *è
SPI1_BASE
)

	)

1429 
	#TIM8
 ((
TIM_Ty³Def
 *è
TIM8_BASE
)

	)

1430 
	#USART1
 ((
USART_Ty³Def
 *è
USART1_BASE
)

	)

1431 
	#ADC3
 ((
ADC_Ty³Def
 *è
ADC3_BASE
)

	)

1432 
	#TIM15
 ((
TIM_Ty³Def
 *è
TIM15_BASE
)

	)

1433 
	#TIM16
 ((
TIM_Ty³Def
 *è
TIM16_BASE
)

	)

1434 
	#TIM17
 ((
TIM_Ty³Def
 *è
TIM17_BASE
)

	)

1435 
	#TIM9
 ((
TIM_Ty³Def
 *è
TIM9_BASE
)

	)

1436 
	#TIM10
 ((
TIM_Ty³Def
 *è
TIM10_BASE
)

	)

1437 
	#TIM11
 ((
TIM_Ty³Def
 *è
TIM11_BASE
)

	)

1438 
	#SDIO
 ((
SDIO_Ty³Def
 *è
SDIO_BASE
)

	)

1439 
	#DMA1
 ((
DMA_Ty³Def
 *è
DMA1_BASE
)

	)

1440 
	#DMA2
 ((
DMA_Ty³Def
 *è
DMA2_BASE
)

	)

1441 
	#DMA1_ChªÃl1
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl1_BASE
)

	)

1442 
	#DMA1_ChªÃl2
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl2_BASE
)

	)

1443 
	#DMA1_ChªÃl3
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl3_BASE
)

	)

1444 
	#DMA1_ChªÃl4
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl4_BASE
)

	)

1445 
	#DMA1_ChªÃl5
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl5_BASE
)

	)

1446 
	#DMA1_ChªÃl6
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl6_BASE
)

	)

1447 
	#DMA1_ChªÃl7
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl7_BASE
)

	)

1448 
	#DMA2_ChªÃl1
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA2_ChªÃl1_BASE
)

	)

1449 
	#DMA2_ChªÃl2
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA2_ChªÃl2_BASE
)

	)

1450 
	#DMA2_ChªÃl3
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA2_ChªÃl3_BASE
)

	)

1451 
	#DMA2_ChªÃl4
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA2_ChªÃl4_BASE
)

	)

1452 
	#DMA2_ChªÃl5
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA2_ChªÃl5_BASE
)

	)

1453 
	#RCC
 ((
RCC_Ty³Def
 *è
RCC_BASE
)

	)

1454 
	#CRC
 ((
CRC_Ty³Def
 *è
CRC_BASE
)

	)

1455 
	#FLASH
 ((
FLASH_Ty³Def
 *è
FLASH_R_BASE
)

	)

1456 
	#OB
 ((
OB_Ty³Def
 *è
OB_BASE
)

	)

1457 
	#ETH
 ((
ETH_Ty³Def
 *è
ETH_BASE
)

	)

1458 
	#FSMC_Bªk1
 ((
FSMC_Bªk1_Ty³Def
 *è
FSMC_Bªk1_R_BASE
)

	)

1459 
	#FSMC_Bªk1E
 ((
FSMC_Bªk1E_Ty³Def
 *è
FSMC_Bªk1E_R_BASE
)

	)

1460 
	#FSMC_Bªk2
 ((
FSMC_Bªk2_Ty³Def
 *è
FSMC_Bªk2_R_BASE
)

	)

1461 
	#FSMC_Bªk3
 ((
FSMC_Bªk3_Ty³Def
 *è
FSMC_Bªk3_R_BASE
)

	)

1462 
	#FSMC_Bªk4
 ((
FSMC_Bªk4_Ty³Def
 *è
FSMC_Bªk4_R_BASE
)

	)

1463 
	#DBGMCU
 ((
DBGMCU_Ty³Def
 *è
DBGMCU_BASE
)

	)

1488 
	#CRC_DR_DR
 ((
ušt32_t
)0xFFFFFFFFè

	)

1492 
	#CRC_IDR_IDR
 ((
ušt8_t
)0xFFè

	)

1496 
	#CRC_CR_RESET
 ((
ušt8_t
)0x01è

	)

1505 
	#PWR_CR_LPDS
 ((
ušt16_t
)0x0001è

	)

1506 
	#PWR_CR_PDDS
 ((
ušt16_t
)0x0002è

	)

1507 
	#PWR_CR_CWUF
 ((
ušt16_t
)0x0004è

	)

1508 
	#PWR_CR_CSBF
 ((
ušt16_t
)0x0008è

	)

1509 
	#PWR_CR_PVDE
 ((
ušt16_t
)0x0010è

	)

1511 
	#PWR_CR_PLS
 ((
ušt16_t
)0x00E0è

	)

1512 
	#PWR_CR_PLS_0
 ((
ušt16_t
)0x0020è

	)

1513 
	#PWR_CR_PLS_1
 ((
ušt16_t
)0x0040è

	)

1514 
	#PWR_CR_PLS_2
 ((
ušt16_t
)0x0080è

	)

1517 
	#PWR_CR_PLS_2V2
 ((
ušt16_t
)0x0000è

	)

1518 
	#PWR_CR_PLS_2V3
 ((
ušt16_t
)0x0020è

	)

1519 
	#PWR_CR_PLS_2V4
 ((
ušt16_t
)0x0040è

	)

1520 
	#PWR_CR_PLS_2V5
 ((
ušt16_t
)0x0060è

	)

1521 
	#PWR_CR_PLS_2V6
 ((
ušt16_t
)0x0080è

	)

1522 
	#PWR_CR_PLS_2V7
 ((
ušt16_t
)0x00A0è

	)

1523 
	#PWR_CR_PLS_2V8
 ((
ušt16_t
)0x00C0è

	)

1524 
	#PWR_CR_PLS_2V9
 ((
ušt16_t
)0x00E0è

	)

1526 
	#PWR_CR_DBP
 ((
ušt16_t
)0x0100è

	)

1530 
	#PWR_CSR_WUF
 ((
ušt16_t
)0x0001è

	)

1531 
	#PWR_CSR_SBF
 ((
ušt16_t
)0x0002è

	)

1532 
	#PWR_CSR_PVDO
 ((
ušt16_t
)0x0004è

	)

1533 
	#PWR_CSR_EWUP
 ((
ušt16_t
)0x0100è

	)

1542 
	#BKP_DR1_D
 ((
ušt16_t
)0xFFFFè

	)

1545 
	#BKP_DR2_D
 ((
ušt16_t
)0xFFFFè

	)

1548 
	#BKP_DR3_D
 ((
ušt16_t
)0xFFFFè

	)

1551 
	#BKP_DR4_D
 ((
ušt16_t
)0xFFFFè

	)

1554 
	#BKP_DR5_D
 ((
ušt16_t
)0xFFFFè

	)

1557 
	#BKP_DR6_D
 ((
ušt16_t
)0xFFFFè

	)

1560 
	#BKP_DR7_D
 ((
ušt16_t
)0xFFFFè

	)

1563 
	#BKP_DR8_D
 ((
ušt16_t
)0xFFFFè

	)

1566 
	#BKP_DR9_D
 ((
ušt16_t
)0xFFFFè

	)

1569 
	#BKP_DR10_D
 ((
ušt16_t
)0xFFFFè

	)

1572 
	#BKP_DR11_D
 ((
ušt16_t
)0xFFFFè

	)

1575 
	#BKP_DR12_D
 ((
ušt16_t
)0xFFFFè

	)

1578 
	#BKP_DR13_D
 ((
ušt16_t
)0xFFFFè

	)

1581 
	#BKP_DR14_D
 ((
ušt16_t
)0xFFFFè

	)

1584 
	#BKP_DR15_D
 ((
ušt16_t
)0xFFFFè

	)

1587 
	#BKP_DR16_D
 ((
ušt16_t
)0xFFFFè

	)

1590 
	#BKP_DR17_D
 ((
ušt16_t
)0xFFFFè

	)

1593 
	#BKP_DR18_D
 ((
ušt16_t
)0xFFFFè

	)

1596 
	#BKP_DR19_D
 ((
ušt16_t
)0xFFFFè

	)

1599 
	#BKP_DR20_D
 ((
ušt16_t
)0xFFFFè

	)

1602 
	#BKP_DR21_D
 ((
ušt16_t
)0xFFFFè

	)

1605 
	#BKP_DR22_D
 ((
ušt16_t
)0xFFFFè

	)

1608 
	#BKP_DR23_D
 ((
ušt16_t
)0xFFFFè

	)

1611 
	#BKP_DR24_D
 ((
ušt16_t
)0xFFFFè

	)

1614 
	#BKP_DR25_D
 ((
ušt16_t
)0xFFFFè

	)

1617 
	#BKP_DR26_D
 ((
ušt16_t
)0xFFFFè

	)

1620 
	#BKP_DR27_D
 ((
ušt16_t
)0xFFFFè

	)

1623 
	#BKP_DR28_D
 ((
ušt16_t
)0xFFFFè

	)

1626 
	#BKP_DR29_D
 ((
ušt16_t
)0xFFFFè

	)

1629 
	#BKP_DR30_D
 ((
ušt16_t
)0xFFFFè

	)

1632 
	#BKP_DR31_D
 ((
ušt16_t
)0xFFFFè

	)

1635 
	#BKP_DR32_D
 ((
ušt16_t
)0xFFFFè

	)

1638 
	#BKP_DR33_D
 ((
ušt16_t
)0xFFFFè

	)

1641 
	#BKP_DR34_D
 ((
ušt16_t
)0xFFFFè

	)

1644 
	#BKP_DR35_D
 ((
ušt16_t
)0xFFFFè

	)

1647 
	#BKP_DR36_D
 ((
ušt16_t
)0xFFFFè

	)

1650 
	#BKP_DR37_D
 ((
ušt16_t
)0xFFFFè

	)

1653 
	#BKP_DR38_D
 ((
ušt16_t
)0xFFFFè

	)

1656 
	#BKP_DR39_D
 ((
ušt16_t
)0xFFFFè

	)

1659 
	#BKP_DR40_D
 ((
ušt16_t
)0xFFFFè

	)

1662 
	#BKP_DR41_D
 ((
ušt16_t
)0xFFFFè

	)

1665 
	#BKP_DR42_D
 ((
ušt16_t
)0xFFFFè

	)

1668 
	#BKP_RTCCR_CAL
 ((
ušt16_t
)0x007Fè

	)

1669 
	#BKP_RTCCR_CCO
 ((
ušt16_t
)0x0080è

	)

1670 
	#BKP_RTCCR_ASOE
 ((
ušt16_t
)0x0100è

	)

1671 
	#BKP_RTCCR_ASOS
 ((
ušt16_t
)0x0200è

	)

1674 
	#BKP_CR_TPE
 ((
ušt8_t
)0x01è

	)

1675 
	#BKP_CR_TPAL
 ((
ušt8_t
)0x02è

	)

1678 
	#BKP_CSR_CTE
 ((
ušt16_t
)0x0001è

	)

1679 
	#BKP_CSR_CTI
 ((
ušt16_t
)0x0002è

	)

1680 
	#BKP_CSR_TPIE
 ((
ušt16_t
)0x0004è

	)

1681 
	#BKP_CSR_TEF
 ((
ušt16_t
)0x0100è

	)

1682 
	#BKP_CSR_TIF
 ((
ušt16_t
)0x0200è

	)

1691 
	#RCC_CR_HSION
 ((
ušt32_t
)0x00000001è

	)

1692 
	#RCC_CR_HSIRDY
 ((
ušt32_t
)0x00000002è

	)

1693 
	#RCC_CR_HSITRIM
 ((
ušt32_t
)0x000000F8è

	)

1694 
	#RCC_CR_HSICAL
 ((
ušt32_t
)0x0000FF00è

	)

1695 
	#RCC_CR_HSEON
 ((
ušt32_t
)0x00010000è

	)

1696 
	#RCC_CR_HSERDY
 ((
ušt32_t
)0x00020000è

	)

1697 
	#RCC_CR_HSEBYP
 ((
ušt32_t
)0x00040000è

	)

1698 
	#RCC_CR_CSSON
 ((
ušt32_t
)0x00080000è

	)

1699 
	#RCC_CR_PLLON
 ((
ušt32_t
)0x01000000è

	)

1700 
	#RCC_CR_PLLRDY
 ((
ušt32_t
)0x02000000è

	)

1702 #ifdeà
STM32F10X_CL


1703 
	#RCC_CR_PLL2ON
 ((
ušt32_t
)0x04000000è

	)

1704 
	#RCC_CR_PLL2RDY
 ((
ušt32_t
)0x08000000è

	)

1705 
	#RCC_CR_PLL3ON
 ((
ušt32_t
)0x10000000è

	)

1706 
	#RCC_CR_PLL3RDY
 ((
ušt32_t
)0x20000000è

	)

1711 
	#RCC_CFGR_SW
 ((
ušt32_t
)0x00000003è

	)

1712 
	#RCC_CFGR_SW_0
 ((
ušt32_t
)0x00000001è

	)

1713 
	#RCC_CFGR_SW_1
 ((
ušt32_t
)0x00000002è

	)

1715 
	#RCC_CFGR_SW_HSI
 ((
ušt32_t
)0x00000000è

	)

1716 
	#RCC_CFGR_SW_HSE
 ((
ušt32_t
)0x00000001è

	)

1717 
	#RCC_CFGR_SW_PLL
 ((
ušt32_t
)0x00000002è

	)

1720 
	#RCC_CFGR_SWS
 ((
ušt32_t
)0x0000000Cè

	)

1721 
	#RCC_CFGR_SWS_0
 ((
ušt32_t
)0x00000004è

	)

1722 
	#RCC_CFGR_SWS_1
 ((
ušt32_t
)0x00000008è

	)

1724 
	#RCC_CFGR_SWS_HSI
 ((
ušt32_t
)0x00000000è

	)

1725 
	#RCC_CFGR_SWS_HSE
 ((
ušt32_t
)0x00000004è

	)

1726 
	#RCC_CFGR_SWS_PLL
 ((
ušt32_t
)0x00000008è

	)

1729 
	#RCC_CFGR_HPRE
 ((
ušt32_t
)0x000000F0è

	)

1730 
	#RCC_CFGR_HPRE_0
 ((
ušt32_t
)0x00000010è

	)

1731 
	#RCC_CFGR_HPRE_1
 ((
ušt32_t
)0x00000020è

	)

1732 
	#RCC_CFGR_HPRE_2
 ((
ušt32_t
)0x00000040è

	)

1733 
	#RCC_CFGR_HPRE_3
 ((
ušt32_t
)0x00000080è

	)

1735 
	#RCC_CFGR_HPRE_DIV1
 ((
ušt32_t
)0x00000000è

	)

1736 
	#RCC_CFGR_HPRE_DIV2
 ((
ušt32_t
)0x00000080è

	)

1737 
	#RCC_CFGR_HPRE_DIV4
 ((
ušt32_t
)0x00000090è

	)

1738 
	#RCC_CFGR_HPRE_DIV8
 ((
ušt32_t
)0x000000A0è

	)

1739 
	#RCC_CFGR_HPRE_DIV16
 ((
ušt32_t
)0x000000B0è

	)

1740 
	#RCC_CFGR_HPRE_DIV64
 ((
ušt32_t
)0x000000C0è

	)

1741 
	#RCC_CFGR_HPRE_DIV128
 ((
ušt32_t
)0x000000D0è

	)

1742 
	#RCC_CFGR_HPRE_DIV256
 ((
ušt32_t
)0x000000E0è

	)

1743 
	#RCC_CFGR_HPRE_DIV512
 ((
ušt32_t
)0x000000F0è

	)

1746 
	#RCC_CFGR_PPRE1
 ((
ušt32_t
)0x00000700è

	)

1747 
	#RCC_CFGR_PPRE1_0
 ((
ušt32_t
)0x00000100è

	)

1748 
	#RCC_CFGR_PPRE1_1
 ((
ušt32_t
)0x00000200è

	)

1749 
	#RCC_CFGR_PPRE1_2
 ((
ušt32_t
)0x00000400è

	)

1751 
	#RCC_CFGR_PPRE1_DIV1
 ((
ušt32_t
)0x00000000è

	)

1752 
	#RCC_CFGR_PPRE1_DIV2
 ((
ušt32_t
)0x00000400è

	)

1753 
	#RCC_CFGR_PPRE1_DIV4
 ((
ušt32_t
)0x00000500è

	)

1754 
	#RCC_CFGR_PPRE1_DIV8
 ((
ušt32_t
)0x00000600è

	)

1755 
	#RCC_CFGR_PPRE1_DIV16
 ((
ušt32_t
)0x00000700è

	)

1758 
	#RCC_CFGR_PPRE2
 ((
ušt32_t
)0x00003800è

	)

1759 
	#RCC_CFGR_PPRE2_0
 ((
ušt32_t
)0x00000800è

	)

1760 
	#RCC_CFGR_PPRE2_1
 ((
ušt32_t
)0x00001000è

	)

1761 
	#RCC_CFGR_PPRE2_2
 ((
ušt32_t
)0x00002000è

	)

1763 
	#RCC_CFGR_PPRE2_DIV1
 ((
ušt32_t
)0x00000000è

	)

1764 
	#RCC_CFGR_PPRE2_DIV2
 ((
ušt32_t
)0x00002000è

	)

1765 
	#RCC_CFGR_PPRE2_DIV4
 ((
ušt32_t
)0x00002800è

	)

1766 
	#RCC_CFGR_PPRE2_DIV8
 ((
ušt32_t
)0x00003000è

	)

1767 
	#RCC_CFGR_PPRE2_DIV16
 ((
ušt32_t
)0x00003800è

	)

1770 
	#RCC_CFGR_ADCPRE
 ((
ušt32_t
)0x0000C000è

	)

1771 
	#RCC_CFGR_ADCPRE_0
 ((
ušt32_t
)0x00004000è

	)

1772 
	#RCC_CFGR_ADCPRE_1
 ((
ušt32_t
)0x00008000è

	)

1774 
	#RCC_CFGR_ADCPRE_DIV2
 ((
ušt32_t
)0x00000000è

	)

1775 
	#RCC_CFGR_ADCPRE_DIV4
 ((
ušt32_t
)0x00004000è

	)

1776 
	#RCC_CFGR_ADCPRE_DIV6
 ((
ušt32_t
)0x00008000è

	)

1777 
	#RCC_CFGR_ADCPRE_DIV8
 ((
ušt32_t
)0x0000C000è

	)

1779 
	#RCC_CFGR_PLLSRC
 ((
ušt32_t
)0x00010000è

	)

1781 
	#RCC_CFGR_PLLXTPRE
 ((
ušt32_t
)0x00020000è

	)

1784 
	#RCC_CFGR_PLLMULL
 ((
ušt32_t
)0x003C0000è

	)

1785 
	#RCC_CFGR_PLLMULL_0
 ((
ušt32_t
)0x00040000è

	)

1786 
	#RCC_CFGR_PLLMULL_1
 ((
ušt32_t
)0x00080000è

	)

1787 
	#RCC_CFGR_PLLMULL_2
 ((
ušt32_t
)0x00100000è

	)

1788 
	#RCC_CFGR_PLLMULL_3
 ((
ušt32_t
)0x00200000è

	)

1790 #ifdeà
STM32F10X_CL


1791 
	#RCC_CFGR_PLLSRC_HSI_Div2
 ((
ušt32_t
)0x00000000è

	)

1792 
	#RCC_CFGR_PLLSRC_PREDIV1
 ((
ušt32_t
)0x00010000è

	)

1794 
	#RCC_CFGR_PLLXTPRE_PREDIV1
 ((
ušt32_t
)0x00000000è

	)

1795 
	#RCC_CFGR_PLLXTPRE_PREDIV1_Div2
 ((
ušt32_t
)0x00020000è

	)

1797 
	#RCC_CFGR_PLLMULL4
 ((
ušt32_t
)0x00080000è

	)

1798 
	#RCC_CFGR_PLLMULL5
 ((
ušt32_t
)0x000C0000è

	)

1799 
	#RCC_CFGR_PLLMULL6
 ((
ušt32_t
)0x00100000è

	)

1800 
	#RCC_CFGR_PLLMULL7
 ((
ušt32_t
)0x00140000è

	)

1801 
	#RCC_CFGR_PLLMULL8
 ((
ušt32_t
)0x00180000è

	)

1802 
	#RCC_CFGR_PLLMULL9
 ((
ušt32_t
)0x001C0000è

	)

1803 
	#RCC_CFGR_PLLMULL6_5
 ((
ušt32_t
)0x00340000è

	)

1805 
	#RCC_CFGR_OTGFSPRE
 ((
ušt32_t
)0x00400000è

	)

1808 
	#RCC_CFGR_MCO
 ((
ušt32_t
)0x0F000000è

	)

1809 
	#RCC_CFGR_MCO_0
 ((
ušt32_t
)0x01000000è

	)

1810 
	#RCC_CFGR_MCO_1
 ((
ušt32_t
)0x02000000è

	)

1811 
	#RCC_CFGR_MCO_2
 ((
ušt32_t
)0x04000000è

	)

1812 
	#RCC_CFGR_MCO_3
 ((
ušt32_t
)0x08000000è

	)

1814 
	#RCC_CFGR_MCO_NOCLOCK
 ((
ušt32_t
)0x00000000è

	)

1815 
	#RCC_CFGR_MCO_SYSCLK
 ((
ušt32_t
)0x04000000è

	)

1816 
	#RCC_CFGR_MCO_HSI
 ((
ušt32_t
)0x05000000è

	)

1817 
	#RCC_CFGR_MCO_HSE
 ((
ušt32_t
)0x06000000è

	)

1818 
	#RCC_CFGR_MCO_PLLCLK_Div2
 ((
ušt32_t
)0x07000000è

	)

1819 
	#RCC_CFGR_MCO_PLL2CLK
 ((
ušt32_t
)0x08000000è

	)

1820 
	#RCC_CFGR_MCO_PLL3CLK_Div2
 ((
ušt32_t
)0x09000000è

	)

1821 
	#RCC_CFGR_MCO_Ext_HSE
 ((
ušt32_t
)0x0A000000è

	)

1822 
	#RCC_CFGR_MCO_PLL3CLK
 ((
ušt32_t
)0x0B000000è

	)

1823 #–ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

1824 
	#RCC_CFGR_PLLSRC_HSI_Div2
 ((
ušt32_t
)0x00000000è

	)

1825 
	#RCC_CFGR_PLLSRC_PREDIV1
 ((
ušt32_t
)0x00010000è

	)

1827 
	#RCC_CFGR_PLLXTPRE_PREDIV1
 ((
ušt32_t
)0x00000000è

	)

1828 
	#RCC_CFGR_PLLXTPRE_PREDIV1_Div2
 ((
ušt32_t
)0x00020000è

	)

1830 
	#RCC_CFGR_PLLMULL2
 ((
ušt32_t
)0x00000000è

	)

1831 
	#RCC_CFGR_PLLMULL3
 ((
ušt32_t
)0x00040000è

	)

1832 
	#RCC_CFGR_PLLMULL4
 ((
ušt32_t
)0x00080000è

	)

1833 
	#RCC_CFGR_PLLMULL5
 ((
ušt32_t
)0x000C0000è

	)

1834 
	#RCC_CFGR_PLLMULL6
 ((
ušt32_t
)0x00100000è

	)

1835 
	#RCC_CFGR_PLLMULL7
 ((
ušt32_t
)0x00140000è

	)

1836 
	#RCC_CFGR_PLLMULL8
 ((
ušt32_t
)0x00180000è

	)

1837 
	#RCC_CFGR_PLLMULL9
 ((
ušt32_t
)0x001C0000è

	)

1838 
	#RCC_CFGR_PLLMULL10
 ((
ušt32_t
)0x00200000è

	)

1839 
	#RCC_CFGR_PLLMULL11
 ((
ušt32_t
)0x00240000è

	)

1840 
	#RCC_CFGR_PLLMULL12
 ((
ušt32_t
)0x00280000è

	)

1841 
	#RCC_CFGR_PLLMULL13
 ((
ušt32_t
)0x002C0000è

	)

1842 
	#RCC_CFGR_PLLMULL14
 ((
ušt32_t
)0x00300000è

	)

1843 
	#RCC_CFGR_PLLMULL15
 ((
ušt32_t
)0x00340000è

	)

1844 
	#RCC_CFGR_PLLMULL16
 ((
ušt32_t
)0x00380000è

	)

1847 
	#RCC_CFGR_MCO
 ((
ušt32_t
)0x07000000è

	)

1848 
	#RCC_CFGR_MCO_0
 ((
ušt32_t
)0x01000000è

	)

1849 
	#RCC_CFGR_MCO_1
 ((
ušt32_t
)0x02000000è

	)

1850 
	#RCC_CFGR_MCO_2
 ((
ušt32_t
)0x04000000è

	)

1852 
	#RCC_CFGR_MCO_NOCLOCK
 ((
ušt32_t
)0x00000000è

	)

1853 
	#RCC_CFGR_MCO_SYSCLK
 ((
ušt32_t
)0x04000000è

	)

1854 
	#RCC_CFGR_MCO_HSI
 ((
ušt32_t
)0x05000000è

	)

1855 
	#RCC_CFGR_MCO_HSE
 ((
ušt32_t
)0x06000000è

	)

1856 
	#RCC_CFGR_MCO_PLL
 ((
ušt32_t
)0x07000000è

	)

1858 
	#RCC_CFGR_PLLSRC_HSI_Div2
 ((
ušt32_t
)0x00000000è

	)

1859 
	#RCC_CFGR_PLLSRC_HSE
 ((
ušt32_t
)0x00010000è

	)

1861 
	#RCC_CFGR_PLLXTPRE_HSE
 ((
ušt32_t
)0x00000000è

	)

1862 
	#RCC_CFGR_PLLXTPRE_HSE_Div2
 ((
ušt32_t
)0x00020000è

	)

1864 
	#RCC_CFGR_PLLMULL2
 ((
ušt32_t
)0x00000000è

	)

1865 
	#RCC_CFGR_PLLMULL3
 ((
ušt32_t
)0x00040000è

	)

1866 
	#RCC_CFGR_PLLMULL4
 ((
ušt32_t
)0x00080000è

	)

1867 
	#RCC_CFGR_PLLMULL5
 ((
ušt32_t
)0x000C0000è

	)

1868 
	#RCC_CFGR_PLLMULL6
 ((
ušt32_t
)0x00100000è

	)

1869 
	#RCC_CFGR_PLLMULL7
 ((
ušt32_t
)0x00140000è

	)

1870 
	#RCC_CFGR_PLLMULL8
 ((
ušt32_t
)0x00180000è

	)

1871 
	#RCC_CFGR_PLLMULL9
 ((
ušt32_t
)0x001C0000è

	)

1872 
	#RCC_CFGR_PLLMULL10
 ((
ušt32_t
)0x00200000è

	)

1873 
	#RCC_CFGR_PLLMULL11
 ((
ušt32_t
)0x00240000è

	)

1874 
	#RCC_CFGR_PLLMULL12
 ((
ušt32_t
)0x00280000è

	)

1875 
	#RCC_CFGR_PLLMULL13
 ((
ušt32_t
)0x002C0000è

	)

1876 
	#RCC_CFGR_PLLMULL14
 ((
ušt32_t
)0x00300000è

	)

1877 
	#RCC_CFGR_PLLMULL15
 ((
ušt32_t
)0x00340000è

	)

1878 
	#RCC_CFGR_PLLMULL16
 ((
ušt32_t
)0x00380000è

	)

1879 
	#RCC_CFGR_USBPRE
 ((
ušt32_t
)0x00400000è

	)

1882 
	#RCC_CFGR_MCO
 ((
ušt32_t
)0x07000000è

	)

1883 
	#RCC_CFGR_MCO_0
 ((
ušt32_t
)0x01000000è

	)

1884 
	#RCC_CFGR_MCO_1
 ((
ušt32_t
)0x02000000è

	)

1885 
	#RCC_CFGR_MCO_2
 ((
ušt32_t
)0x04000000è

	)

1887 
	#RCC_CFGR_MCO_NOCLOCK
 ((
ušt32_t
)0x00000000è

	)

1888 
	#RCC_CFGR_MCO_SYSCLK
 ((
ušt32_t
)0x04000000è

	)

1889 
	#RCC_CFGR_MCO_HSI
 ((
ušt32_t
)0x05000000è

	)

1890 
	#RCC_CFGR_MCO_HSE
 ((
ušt32_t
)0x06000000è

	)

1891 
	#RCC_CFGR_MCO_PLL
 ((
ušt32_t
)0x07000000è

	)

1895 
	#RCC_CIR_LSIRDYF
 ((
ušt32_t
)0x00000001è

	)

1896 
	#RCC_CIR_LSERDYF
 ((
ušt32_t
)0x00000002è

	)

1897 
	#RCC_CIR_HSIRDYF
 ((
ušt32_t
)0x00000004è

	)

1898 
	#RCC_CIR_HSERDYF
 ((
ušt32_t
)0x00000008è

	)

1899 
	#RCC_CIR_PLLRDYF
 ((
ušt32_t
)0x00000010è

	)

1900 
	#RCC_CIR_CSSF
 ((
ušt32_t
)0x00000080è

	)

1901 
	#RCC_CIR_LSIRDYIE
 ((
ušt32_t
)0x00000100è

	)

1902 
	#RCC_CIR_LSERDYIE
 ((
ušt32_t
)0x00000200è

	)

1903 
	#RCC_CIR_HSIRDYIE
 ((
ušt32_t
)0x00000400è

	)

1904 
	#RCC_CIR_HSERDYIE
 ((
ušt32_t
)0x00000800è

	)

1905 
	#RCC_CIR_PLLRDYIE
 ((
ušt32_t
)0x00001000è

	)

1906 
	#RCC_CIR_LSIRDYC
 ((
ušt32_t
)0x00010000è

	)

1907 
	#RCC_CIR_LSERDYC
 ((
ušt32_t
)0x00020000è

	)

1908 
	#RCC_CIR_HSIRDYC
 ((
ušt32_t
)0x00040000è

	)

1909 
	#RCC_CIR_HSERDYC
 ((
ušt32_t
)0x00080000è

	)

1910 
	#RCC_CIR_PLLRDYC
 ((
ušt32_t
)0x00100000è

	)

1911 
	#RCC_CIR_CSSC
 ((
ušt32_t
)0x00800000è

	)

1913 #ifdeà
STM32F10X_CL


1914 
	#RCC_CIR_PLL2RDYF
 ((
ušt32_t
)0x00000020è

	)

1915 
	#RCC_CIR_PLL3RDYF
 ((
ušt32_t
)0x00000040è

	)

1916 
	#RCC_CIR_PLL2RDYIE
 ((
ušt32_t
)0x00002000è

	)

1917 
	#RCC_CIR_PLL3RDYIE
 ((
ušt32_t
)0x00004000è

	)

1918 
	#RCC_CIR_PLL2RDYC
 ((
ušt32_t
)0x00200000è

	)

1919 
	#RCC_CIR_PLL3RDYC
 ((
ušt32_t
)0x00400000è

	)

1923 
	#RCC_APB2RSTR_AFIORST
 ((
ušt32_t
)0x00000001è

	)

1924 
	#RCC_APB2RSTR_IOPARST
 ((
ušt32_t
)0x00000004è

	)

1925 
	#RCC_APB2RSTR_IOPBRST
 ((
ušt32_t
)0x00000008è

	)

1926 
	#RCC_APB2RSTR_IOPCRST
 ((
ušt32_t
)0x00000010è

	)

1927 
	#RCC_APB2RSTR_IOPDRST
 ((
ušt32_t
)0x00000020è

	)

1928 
	#RCC_APB2RSTR_ADC1RST
 ((
ušt32_t
)0x00000200è

	)

1930 #ià!
defšed
 (
STM32F10X_LD_VL
è&& !defšed (
STM32F10X_MD_VL
è&& !defšed (
STM32F10X_HD_VL
)

1931 
	#RCC_APB2RSTR_ADC2RST
 ((
ušt32_t
)0x00000400è

	)

1934 
	#RCC_APB2RSTR_TIM1RST
 ((
ušt32_t
)0x00000800è

	)

1935 
	#RCC_APB2RSTR_SPI1RST
 ((
ušt32_t
)0x00001000è

	)

1936 
	#RCC_APB2RSTR_USART1RST
 ((
ušt32_t
)0x00004000è

	)

1938 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

1939 
	#RCC_APB2RSTR_TIM15RST
 ((
ušt32_t
)0x00010000è

	)

1940 
	#RCC_APB2RSTR_TIM16RST
 ((
ušt32_t
)0x00020000è

	)

1941 
	#RCC_APB2RSTR_TIM17RST
 ((
ušt32_t
)0x00040000è

	)

1944 #ià!
defšed
 (
STM32F10X_LD
è&& !defšed (
STM32F10X_LD_VL
)

1945 
	#RCC_APB2RSTR_IOPERST
 ((
ušt32_t
)0x00000040è

	)

1948 #ià
defšed
 (
STM32F10X_HD
è|| defšed (
STM32F10X_XL
)

1949 
	#RCC_APB2RSTR_IOPFRST
 ((
ušt32_t
)0x00000080è

	)

1950 
	#RCC_APB2RSTR_IOPGRST
 ((
ušt32_t
)0x00000100è

	)

1951 
	#RCC_APB2RSTR_TIM8RST
 ((
ušt32_t
)0x00002000è

	)

1952 
	#RCC_APB2RSTR_ADC3RST
 ((
ušt32_t
)0x00008000è

	)

1955 #ià
defšed
 (
STM32F10X_HD_VL
)

1956 
	#RCC_APB2RSTR_IOPFRST
 ((
ušt32_t
)0x00000080è

	)

1957 
	#RCC_APB2RSTR_IOPGRST
 ((
ušt32_t
)0x00000100è

	)

1960 #ifdeà
STM32F10X_XL


1961 
	#RCC_APB2RSTR_TIM9RST
 ((
ušt32_t
)0x00080000è

	)

1962 
	#RCC_APB2RSTR_TIM10RST
 ((
ušt32_t
)0x00100000è

	)

1963 
	#RCC_APB2RSTR_TIM11RST
 ((
ušt32_t
)0x00200000è

	)

1967 
	#RCC_APB1RSTR_TIM2RST
 ((
ušt32_t
)0x00000001è

	)

1968 
	#RCC_APB1RSTR_TIM3RST
 ((
ušt32_t
)0x00000002è

	)

1969 
	#RCC_APB1RSTR_WWDGRST
 ((
ušt32_t
)0x00000800è

	)

1970 
	#RCC_APB1RSTR_USART2RST
 ((
ušt32_t
)0x00020000è

	)

1971 
	#RCC_APB1RSTR_I2C1RST
 ((
ušt32_t
)0x00200000è

	)

1973 #ià!
defšed
 (
STM32F10X_LD_VL
è&& !defšed (
STM32F10X_MD_VL
è&& !defšed (
STM32F10X_HD_VL
)

1974 
	#RCC_APB1RSTR_CAN1RST
 ((
ušt32_t
)0x02000000è

	)

1977 
	#RCC_APB1RSTR_BKPRST
 ((
ušt32_t
)0x08000000è

	)

1978 
	#RCC_APB1RSTR_PWRRST
 ((
ušt32_t
)0x10000000è

	)

1980 #ià!
defšed
 (
STM32F10X_LD
è&& !defšed (
STM32F10X_LD_VL
)

1981 
	#RCC_APB1RSTR_TIM4RST
 ((
ušt32_t
)0x00000004è

	)

1982 
	#RCC_APB1RSTR_SPI2RST
 ((
ušt32_t
)0x00004000è

	)

1983 
	#RCC_APB1RSTR_USART3RST
 ((
ušt32_t
)0x00040000è

	)

1984 
	#RCC_APB1RSTR_I2C2RST
 ((
ušt32_t
)0x00400000è

	)

1987 #ià
defšed
 (
STM32F10X_HD
è|| defšed (
STM32F10X_MD
è|| defšed (
STM32F10X_LD
è|| defšed (
STM32F10X_XL
)

1988 
	#RCC_APB1RSTR_USBRST
 ((
ušt32_t
)0x00800000è

	)

1991 #ià
defšed
 (
STM32F10X_HD
è|| defšed (
STM32F10X_CL
è|| defšed (
STM32F10X_XL
)

1992 
	#RCC_APB1RSTR_TIM5RST
 ((
ušt32_t
)0x00000008è

	)

1993 
	#RCC_APB1RSTR_TIM6RST
 ((
ušt32_t
)0x00000010è

	)

1994 
	#RCC_APB1RSTR_TIM7RST
 ((
ušt32_t
)0x00000020è

	)

1995 
	#RCC_APB1RSTR_SPI3RST
 ((
ušt32_t
)0x00008000è

	)

1996 
	#RCC_APB1RSTR_UART4RST
 ((
ušt32_t
)0x00080000è

	)

1997 
	#RCC_APB1RSTR_UART5RST
 ((
ušt32_t
)0x00100000è

	)

1998 
	#RCC_APB1RSTR_DACRST
 ((
ušt32_t
)0x20000000è

	)

2001 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

2002 
	#RCC_APB1RSTR_TIM6RST
 ((
ušt32_t
)0x00000010è

	)

2003 
	#RCC_APB1RSTR_TIM7RST
 ((
ušt32_t
)0x00000020è

	)

2004 
	#RCC_APB1RSTR_DACRST
 ((
ušt32_t
)0x20000000è

	)

2005 
	#RCC_APB1RSTR_CECRST
 ((
ušt32_t
)0x40000000è

	)

2008 #ià
defšed
 (
STM32F10X_HD_VL
)

2009 
	#RCC_APB1RSTR_TIM5RST
 ((
ušt32_t
)0x00000008è

	)

2010 
	#RCC_APB1RSTR_TIM12RST
 ((
ušt32_t
)0x00000040è

	)

2011 
	#RCC_APB1RSTR_TIM13RST
 ((
ušt32_t
)0x00000080è

	)

2012 
	#RCC_APB1RSTR_TIM14RST
 ((
ušt32_t
)0x00000100è

	)

2013 
	#RCC_APB1RSTR_SPI3RST
 ((
ušt32_t
)0x00008000è

	)

2014 
	#RCC_APB1RSTR_UART4RST
 ((
ušt32_t
)0x00080000è

	)

2015 
	#RCC_APB1RSTR_UART5RST
 ((
ušt32_t
)0x00100000è

	)

2018 #ifdeà
STM32F10X_CL


2019 
	#RCC_APB1RSTR_CAN2RST
 ((
ušt32_t
)0x04000000è

	)

2022 #ifdeà
STM32F10X_XL


2023 
	#RCC_APB1RSTR_TIM12RST
 ((
ušt32_t
)0x00000040è

	)

2024 
	#RCC_APB1RSTR_TIM13RST
 ((
ušt32_t
)0x00000080è

	)

2025 
	#RCC_APB1RSTR_TIM14RST
 ((
ušt32_t
)0x00000100è

	)

2029 
	#RCC_AHBENR_DMA1EN
 ((
ušt16_t
)0x0001è

	)

2030 
	#RCC_AHBENR_SRAMEN
 ((
ušt16_t
)0x0004è

	)

2031 
	#RCC_AHBENR_FLITFEN
 ((
ušt16_t
)0x0010è

	)

2032 
	#RCC_AHBENR_CRCEN
 ((
ušt16_t
)0x0040è

	)

2034 #ià
defšed
 (
STM32F10X_HD
è|| defšed (
STM32F10X_XL
è|| defšed (
STM32F10X_CL
è|| defšed (
STM32F10X_HD_VL
)

2035 
	#RCC_AHBENR_DMA2EN
 ((
ušt16_t
)0x0002è

	)

2038 #ià
defšed
 (
STM32F10X_HD
è|| defšed (
STM32F10X_XL
)

2039 
	#RCC_AHBENR_FSMCEN
 ((
ušt16_t
)0x0100è

	)

2040 
	#RCC_AHBENR_SDIOEN
 ((
ušt16_t
)0x0400è

	)

2043 #ià
defšed
 (
STM32F10X_HD_VL
)

2044 
	#RCC_AHBENR_FSMCEN
 ((
ušt16_t
)0x0100è

	)

2047 #ifdeà
STM32F10X_CL


2048 
	#RCC_AHBENR_OTGFSEN
 ((
ušt32_t
)0x00001000è

	)

2049 
	#RCC_AHBENR_ETHMACEN
 ((
ušt32_t
)0x00004000è

	)

2050 
	#RCC_AHBENR_ETHMACTXEN
 ((
ušt32_t
)0x00008000è

	)

2051 
	#RCC_AHBENR_ETHMACRXEN
 ((
ušt32_t
)0x00010000è

	)

2055 
	#RCC_APB2ENR_AFIOEN
 ((
ušt32_t
)0x00000001è

	)

2056 
	#RCC_APB2ENR_IOPAEN
 ((
ušt32_t
)0x00000004è

	)

2057 
	#RCC_APB2ENR_IOPBEN
 ((
ušt32_t
)0x00000008è

	)

2058 
	#RCC_APB2ENR_IOPCEN
 ((
ušt32_t
)0x00000010è

	)

2059 
	#RCC_APB2ENR_IOPDEN
 ((
ušt32_t
)0x00000020è

	)

2060 
	#RCC_APB2ENR_ADC1EN
 ((
ušt32_t
)0x00000200è

	)

2062 #ià!
defšed
 (
STM32F10X_LD_VL
è&& !defšed (
STM32F10X_MD_VL
è&& !defšed (
STM32F10X_HD_VL
)

2063 
	#RCC_APB2ENR_ADC2EN
 ((
ušt32_t
)0x00000400è

	)

2066 
	#RCC_APB2ENR_TIM1EN
 ((
ušt32_t
)0x00000800è

	)

2067 
	#RCC_APB2ENR_SPI1EN
 ((
ušt32_t
)0x00001000è

	)

2068 
	#RCC_APB2ENR_USART1EN
 ((
ušt32_t
)0x00004000è

	)

2070 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

2071 
	#RCC_APB2ENR_TIM15EN
 ((
ušt32_t
)0x00010000è

	)

2072 
	#RCC_APB2ENR_TIM16EN
 ((
ušt32_t
)0x00020000è

	)

2073 
	#RCC_APB2ENR_TIM17EN
 ((
ušt32_t
)0x00040000è

	)

2076 #ià!
defšed
 (
STM32F10X_LD
è&& !defšed (
STM32F10X_LD_VL
)

2077 
	#RCC_APB2ENR_IOPEEN
 ((
ušt32_t
)0x00000040è

	)

2080 #ià
defšed
 (
STM32F10X_HD
è|| defšed (
STM32F10X_XL
)

2081 
	#RCC_APB2ENR_IOPFEN
 ((
ušt32_t
)0x00000080è

	)

2082 
	#RCC_APB2ENR_IOPGEN
 ((
ušt32_t
)0x00000100è

	)

2083 
	#RCC_APB2ENR_TIM8EN
 ((
ušt32_t
)0x00002000è

	)

2084 
	#RCC_APB2ENR_ADC3EN
 ((
ušt32_t
)0x00008000è

	)

2087 #ià
defšed
 (
STM32F10X_HD_VL
)

2088 
	#RCC_APB2ENR_IOPFEN
 ((
ušt32_t
)0x00000080è

	)

2089 
	#RCC_APB2ENR_IOPGEN
 ((
ušt32_t
)0x00000100è

	)

2092 #ifdeà
STM32F10X_XL


2093 
	#RCC_APB2ENR_TIM9EN
 ((
ušt32_t
)0x00080000è

	)

2094 
	#RCC_APB2ENR_TIM10EN
 ((
ušt32_t
)0x00100000è

	)

2095 
	#RCC_APB2ENR_TIM11EN
 ((
ušt32_t
)0x00200000è

	)

2099 
	#RCC_APB1ENR_TIM2EN
 ((
ušt32_t
)0x00000001è

	)

2100 
	#RCC_APB1ENR_TIM3EN
 ((
ušt32_t
)0x00000002è

	)

2101 
	#RCC_APB1ENR_WWDGEN
 ((
ušt32_t
)0x00000800è

	)

2102 
	#RCC_APB1ENR_USART2EN
 ((
ušt32_t
)0x00020000è

	)

2103 
	#RCC_APB1ENR_I2C1EN
 ((
ušt32_t
)0x00200000è

	)

2105 #ià!
defšed
 (
STM32F10X_LD_VL
è&& !defšed (
STM32F10X_MD_VL
è&& !defšed (
STM32F10X_HD_VL
)

2106 
	#RCC_APB1ENR_CAN1EN
 ((
ušt32_t
)0x02000000è

	)

2109 
	#RCC_APB1ENR_BKPEN
 ((
ušt32_t
)0x08000000è

	)

2110 
	#RCC_APB1ENR_PWREN
 ((
ušt32_t
)0x10000000è

	)

2112 #ià!
defšed
 (
STM32F10X_LD
è&& !defšed (
STM32F10X_LD_VL
)

2113 
	#RCC_APB1ENR_TIM4EN
 ((
ušt32_t
)0x00000004è

	)

2114 
	#RCC_APB1ENR_SPI2EN
 ((
ušt32_t
)0x00004000è

	)

2115 
	#RCC_APB1ENR_USART3EN
 ((
ušt32_t
)0x00040000è

	)

2116 
	#RCC_APB1ENR_I2C2EN
 ((
ušt32_t
)0x00400000è

	)

2119 #ià
defšed
 (
STM32F10X_HD
è|| defšed (
STM32F10X_MD
è|| defšed (
STM32F10X_LD
)

2120 
	#RCC_APB1ENR_USBEN
 ((
ušt32_t
)0x00800000è

	)

2123 #ià
defšed
 (
STM32F10X_HD
è|| defšed (
STM32F10X_CL
)

2124 
	#RCC_APB1ENR_TIM5EN
 ((
ušt32_t
)0x00000008è

	)

2125 
	#RCC_APB1ENR_TIM6EN
 ((
ušt32_t
)0x00000010è

	)

2126 
	#RCC_APB1ENR_TIM7EN
 ((
ušt32_t
)0x00000020è

	)

2127 
	#RCC_APB1ENR_SPI3EN
 ((
ušt32_t
)0x00008000è

	)

2128 
	#RCC_APB1ENR_UART4EN
 ((
ušt32_t
)0x00080000è

	)

2129 
	#RCC_APB1ENR_UART5EN
 ((
ušt32_t
)0x00100000è

	)

2130 
	#RCC_APB1ENR_DACEN
 ((
ušt32_t
)0x20000000è

	)

2133 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

2134 
	#RCC_APB1ENR_TIM6EN
 ((
ušt32_t
)0x00000010è

	)

2135 
	#RCC_APB1ENR_TIM7EN
 ((
ušt32_t
)0x00000020è

	)

2136 
	#RCC_APB1ENR_DACEN
 ((
ušt32_t
)0x20000000è

	)

2137 
	#RCC_APB1ENR_CECEN
 ((
ušt32_t
)0x40000000è

	)

2140 #ifdeà
STM32F10X_HD_VL


2141 
	#RCC_APB1ENR_TIM5EN
 ((
ušt32_t
)0x00000008è

	)

2142 
	#RCC_APB1ENR_TIM12EN
 ((
ušt32_t
)0x00000040è

	)

2143 
	#RCC_APB1ENR_TIM13EN
 ((
ušt32_t
)0x00000080è

	)

2144 
	#RCC_APB1ENR_TIM14EN
 ((
ušt32_t
)0x00000100è

	)

2145 
	#RCC_APB1ENR_SPI3EN
 ((
ušt32_t
)0x00008000è

	)

2146 
	#RCC_APB1ENR_UART4EN
 ((
ušt32_t
)0x00080000è

	)

2147 
	#RCC_APB1ENR_UART5EN
 ((
ušt32_t
)0x00100000è

	)

2150 #ifdeà
STM32F10X_CL


2151 
	#RCC_APB1ENR_CAN2EN
 ((
ušt32_t
)0x04000000è

	)

2154 #ifdeà
STM32F10X_XL


2155 
	#RCC_APB1ENR_TIM12EN
 ((
ušt32_t
)0x00000040è

	)

2156 
	#RCC_APB1ENR_TIM13EN
 ((
ušt32_t
)0x00000080è

	)

2157 
	#RCC_APB1ENR_TIM14EN
 ((
ušt32_t
)0x00000100è

	)

2161 
	#RCC_BDCR_LSEON
 ((
ušt32_t
)0x00000001è

	)

2162 
	#RCC_BDCR_LSERDY
 ((
ušt32_t
)0x00000002è

	)

2163 
	#RCC_BDCR_LSEBYP
 ((
ušt32_t
)0x00000004è

	)

2165 
	#RCC_BDCR_RTCSEL
 ((
ušt32_t
)0x00000300è

	)

2166 
	#RCC_BDCR_RTCSEL_0
 ((
ušt32_t
)0x00000100è

	)

2167 
	#RCC_BDCR_RTCSEL_1
 ((
ušt32_t
)0x00000200è

	)

2170 
	#RCC_BDCR_RTCSEL_NOCLOCK
 ((
ušt32_t
)0x00000000è

	)

2171 
	#RCC_BDCR_RTCSEL_LSE
 ((
ušt32_t
)0x00000100è

	)

2172 
	#RCC_BDCR_RTCSEL_LSI
 ((
ušt32_t
)0x00000200è

	)

2173 
	#RCC_BDCR_RTCSEL_HSE
 ((
ušt32_t
)0x00000300è

	)

2175 
	#RCC_BDCR_RTCEN
 ((
ušt32_t
)0x00008000è

	)

2176 
	#RCC_BDCR_BDRST
 ((
ušt32_t
)0x00010000è

	)

2179 
	#RCC_CSR_LSION
 ((
ušt32_t
)0x00000001è

	)

2180 
	#RCC_CSR_LSIRDY
 ((
ušt32_t
)0x00000002è

	)

2181 
	#RCC_CSR_RMVF
 ((
ušt32_t
)0x01000000è

	)

2182 
	#RCC_CSR_PINRSTF
 ((
ušt32_t
)0x04000000è

	)

2183 
	#RCC_CSR_PORRSTF
 ((
ušt32_t
)0x08000000è

	)

2184 
	#RCC_CSR_SFTRSTF
 ((
ušt32_t
)0x10000000è

	)

2185 
	#RCC_CSR_IWDGRSTF
 ((
ušt32_t
)0x20000000è

	)

2186 
	#RCC_CSR_WWDGRSTF
 ((
ušt32_t
)0x40000000è

	)

2187 
	#RCC_CSR_LPWRRSTF
 ((
ušt32_t
)0x80000000è

	)

2189 #ifdeà
STM32F10X_CL


2191 
	#RCC_AHBRSTR_OTGFSRST
 ((
ušt32_t
)0x00001000è

	)

2192 
	#RCC_AHBRSTR_ETHMACRST
 ((
ušt32_t
)0x00004000è

	)

2196 
	#RCC_CFGR2_PREDIV1
 ((
ušt32_t
)0x0000000Fè

	)

2197 
	#RCC_CFGR2_PREDIV1_0
 ((
ušt32_t
)0x00000001è

	)

2198 
	#RCC_CFGR2_PREDIV1_1
 ((
ušt32_t
)0x00000002è

	)

2199 
	#RCC_CFGR2_PREDIV1_2
 ((
ušt32_t
)0x00000004è

	)

2200 
	#RCC_CFGR2_PREDIV1_3
 ((
ušt32_t
)0x00000008è

	)

2202 
	#RCC_CFGR2_PREDIV1_DIV1
 ((
ušt32_t
)0x00000000è

	)

2203 
	#RCC_CFGR2_PREDIV1_DIV2
 ((
ušt32_t
)0x00000001è

	)

2204 
	#RCC_CFGR2_PREDIV1_DIV3
 ((
ušt32_t
)0x00000002è

	)

2205 
	#RCC_CFGR2_PREDIV1_DIV4
 ((
ušt32_t
)0x00000003è

	)

2206 
	#RCC_CFGR2_PREDIV1_DIV5
 ((
ušt32_t
)0x00000004è

	)

2207 
	#RCC_CFGR2_PREDIV1_DIV6
 ((
ušt32_t
)0x00000005è

	)

2208 
	#RCC_CFGR2_PREDIV1_DIV7
 ((
ušt32_t
)0x00000006è

	)

2209 
	#RCC_CFGR2_PREDIV1_DIV8
 ((
ušt32_t
)0x00000007è

	)

2210 
	#RCC_CFGR2_PREDIV1_DIV9
 ((
ušt32_t
)0x00000008è

	)

2211 
	#RCC_CFGR2_PREDIV1_DIV10
 ((
ušt32_t
)0x00000009è

	)

2212 
	#RCC_CFGR2_PREDIV1_DIV11
 ((
ušt32_t
)0x0000000Aè

	)

2213 
	#RCC_CFGR2_PREDIV1_DIV12
 ((
ušt32_t
)0x0000000Bè

	)

2214 
	#RCC_CFGR2_PREDIV1_DIV13
 ((
ušt32_t
)0x0000000Cè

	)

2215 
	#RCC_CFGR2_PREDIV1_DIV14
 ((
ušt32_t
)0x0000000Dè

	)

2216 
	#RCC_CFGR2_PREDIV1_DIV15
 ((
ušt32_t
)0x0000000Eè

	)

2217 
	#RCC_CFGR2_PREDIV1_DIV16
 ((
ušt32_t
)0x0000000Fè

	)

2220 
	#RCC_CFGR2_PREDIV2
 ((
ušt32_t
)0x000000F0è

	)

2221 
	#RCC_CFGR2_PREDIV2_0
 ((
ušt32_t
)0x00000010è

	)

2222 
	#RCC_CFGR2_PREDIV2_1
 ((
ušt32_t
)0x00000020è

	)

2223 
	#RCC_CFGR2_PREDIV2_2
 ((
ušt32_t
)0x00000040è

	)

2224 
	#RCC_CFGR2_PREDIV2_3
 ((
ušt32_t
)0x00000080è

	)

2226 
	#RCC_CFGR2_PREDIV2_DIV1
 ((
ušt32_t
)0x00000000è

	)

2227 
	#RCC_CFGR2_PREDIV2_DIV2
 ((
ušt32_t
)0x00000010è

	)

2228 
	#RCC_CFGR2_PREDIV2_DIV3
 ((
ušt32_t
)0x00000020è

	)

2229 
	#RCC_CFGR2_PREDIV2_DIV4
 ((
ušt32_t
)0x00000030è

	)

2230 
	#RCC_CFGR2_PREDIV2_DIV5
 ((
ušt32_t
)0x00000040è

	)

2231 
	#RCC_CFGR2_PREDIV2_DIV6
 ((
ušt32_t
)0x00000050è

	)

2232 
	#RCC_CFGR2_PREDIV2_DIV7
 ((
ušt32_t
)0x00000060è

	)

2233 
	#RCC_CFGR2_PREDIV2_DIV8
 ((
ušt32_t
)0x00000070è

	)

2234 
	#RCC_CFGR2_PREDIV2_DIV9
 ((
ušt32_t
)0x00000080è

	)

2235 
	#RCC_CFGR2_PREDIV2_DIV10
 ((
ušt32_t
)0x00000090è

	)

2236 
	#RCC_CFGR2_PREDIV2_DIV11
 ((
ušt32_t
)0x000000A0è

	)

2237 
	#RCC_CFGR2_PREDIV2_DIV12
 ((
ušt32_t
)0x000000B0è

	)

2238 
	#RCC_CFGR2_PREDIV2_DIV13
 ((
ušt32_t
)0x000000C0è

	)

2239 
	#RCC_CFGR2_PREDIV2_DIV14
 ((
ušt32_t
)0x000000D0è

	)

2240 
	#RCC_CFGR2_PREDIV2_DIV15
 ((
ušt32_t
)0x000000E0è

	)

2241 
	#RCC_CFGR2_PREDIV2_DIV16
 ((
ušt32_t
)0x000000F0è

	)

2244 
	#RCC_CFGR2_PLL2MUL
 ((
ušt32_t
)0x00000F00è

	)

2245 
	#RCC_CFGR2_PLL2MUL_0
 ((
ušt32_t
)0x00000100è

	)

2246 
	#RCC_CFGR2_PLL2MUL_1
 ((
ušt32_t
)0x00000200è

	)

2247 
	#RCC_CFGR2_PLL2MUL_2
 ((
ušt32_t
)0x00000400è

	)

2248 
	#RCC_CFGR2_PLL2MUL_3
 ((
ušt32_t
)0x00000800è

	)

2250 
	#RCC_CFGR2_PLL2MUL8
 ((
ušt32_t
)0x00000600è

	)

2251 
	#RCC_CFGR2_PLL2MUL9
 ((
ušt32_t
)0x00000700è

	)

2252 
	#RCC_CFGR2_PLL2MUL10
 ((
ušt32_t
)0x00000800è

	)

2253 
	#RCC_CFGR2_PLL2MUL11
 ((
ušt32_t
)0x00000900è

	)

2254 
	#RCC_CFGR2_PLL2MUL12
 ((
ušt32_t
)0x00000A00è

	)

2255 
	#RCC_CFGR2_PLL2MUL13
 ((
ušt32_t
)0x00000B00è

	)

2256 
	#RCC_CFGR2_PLL2MUL14
 ((
ušt32_t
)0x00000C00è

	)

2257 
	#RCC_CFGR2_PLL2MUL16
 ((
ušt32_t
)0x00000E00è

	)

2258 
	#RCC_CFGR2_PLL2MUL20
 ((
ušt32_t
)0x00000F00è

	)

2261 
	#RCC_CFGR2_PLL3MUL
 ((
ušt32_t
)0x0000F000è

	)

2262 
	#RCC_CFGR2_PLL3MUL_0
 ((
ušt32_t
)0x00001000è

	)

2263 
	#RCC_CFGR2_PLL3MUL_1
 ((
ušt32_t
)0x00002000è

	)

2264 
	#RCC_CFGR2_PLL3MUL_2
 ((
ušt32_t
)0x00004000è

	)

2265 
	#RCC_CFGR2_PLL3MUL_3
 ((
ušt32_t
)0x00008000è

	)

2267 
	#RCC_CFGR2_PLL3MUL8
 ((
ušt32_t
)0x00006000è

	)

2268 
	#RCC_CFGR2_PLL3MUL9
 ((
ušt32_t
)0x00007000è

	)

2269 
	#RCC_CFGR2_PLL3MUL10
 ((
ušt32_t
)0x00008000è

	)

2270 
	#RCC_CFGR2_PLL3MUL11
 ((
ušt32_t
)0x00009000è

	)

2271 
	#RCC_CFGR2_PLL3MUL12
 ((
ušt32_t
)0x0000A000è

	)

2272 
	#RCC_CFGR2_PLL3MUL13
 ((
ušt32_t
)0x0000B000è

	)

2273 
	#RCC_CFGR2_PLL3MUL14
 ((
ušt32_t
)0x0000C000è

	)

2274 
	#RCC_CFGR2_PLL3MUL16
 ((
ušt32_t
)0x0000E000è

	)

2275 
	#RCC_CFGR2_PLL3MUL20
 ((
ušt32_t
)0x0000F000è

	)

2277 
	#RCC_CFGR2_PREDIV1SRC
 ((
ušt32_t
)0x00010000è

	)

2278 
	#RCC_CFGR2_PREDIV1SRC_PLL2
 ((
ušt32_t
)0x00010000è

	)

2279 
	#RCC_CFGR2_PREDIV1SRC_HSE
 ((
ušt32_t
)0x00000000è

	)

2280 
	#RCC_CFGR2_I2S2SRC
 ((
ušt32_t
)0x00020000è

	)

2281 
	#RCC_CFGR2_I2S3SRC
 ((
ušt32_t
)0x00040000è

	)

2284 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

2287 
	#RCC_CFGR2_PREDIV1
 ((
ušt32_t
)0x0000000Fè

	)

2288 
	#RCC_CFGR2_PREDIV1_0
 ((
ušt32_t
)0x00000001è

	)

2289 
	#RCC_CFGR2_PREDIV1_1
 ((
ušt32_t
)0x00000002è

	)

2290 
	#RCC_CFGR2_PREDIV1_2
 ((
ušt32_t
)0x00000004è

	)

2291 
	#RCC_CFGR2_PREDIV1_3
 ((
ušt32_t
)0x00000008è

	)

2293 
	#RCC_CFGR2_PREDIV1_DIV1
 ((
ušt32_t
)0x00000000è

	)

2294 
	#RCC_CFGR2_PREDIV1_DIV2
 ((
ušt32_t
)0x00000001è

	)

2295 
	#RCC_CFGR2_PREDIV1_DIV3
 ((
ušt32_t
)0x00000002è

	)

2296 
	#RCC_CFGR2_PREDIV1_DIV4
 ((
ušt32_t
)0x00000003è

	)

2297 
	#RCC_CFGR2_PREDIV1_DIV5
 ((
ušt32_t
)0x00000004è

	)

2298 
	#RCC_CFGR2_PREDIV1_DIV6
 ((
ušt32_t
)0x00000005è

	)

2299 
	#RCC_CFGR2_PREDIV1_DIV7
 ((
ušt32_t
)0x00000006è

	)

2300 
	#RCC_CFGR2_PREDIV1_DIV8
 ((
ušt32_t
)0x00000007è

	)

2301 
	#RCC_CFGR2_PREDIV1_DIV9
 ((
ušt32_t
)0x00000008è

	)

2302 
	#RCC_CFGR2_PREDIV1_DIV10
 ((
ušt32_t
)0x00000009è

	)

2303 
	#RCC_CFGR2_PREDIV1_DIV11
 ((
ušt32_t
)0x0000000Aè

	)

2304 
	#RCC_CFGR2_PREDIV1_DIV12
 ((
ušt32_t
)0x0000000Bè

	)

2305 
	#RCC_CFGR2_PREDIV1_DIV13
 ((
ušt32_t
)0x0000000Cè

	)

2306 
	#RCC_CFGR2_PREDIV1_DIV14
 ((
ušt32_t
)0x0000000Dè

	)

2307 
	#RCC_CFGR2_PREDIV1_DIV15
 ((
ušt32_t
)0x0000000Eè

	)

2308 
	#RCC_CFGR2_PREDIV1_DIV16
 ((
ušt32_t
)0x0000000Fè

	)

2318 
	#GPIO_CRL_MODE
 ((
ušt32_t
)0x33333333è

	)

2320 
	#GPIO_CRL_MODE0
 ((
ušt32_t
)0x00000003è

	)

2321 
	#GPIO_CRL_MODE0_0
 ((
ušt32_t
)0x00000001è

	)

2322 
	#GPIO_CRL_MODE0_1
 ((
ušt32_t
)0x00000002è

	)

2324 
	#GPIO_CRL_MODE1
 ((
ušt32_t
)0x00000030è

	)

2325 
	#GPIO_CRL_MODE1_0
 ((
ušt32_t
)0x00000010è

	)

2326 
	#GPIO_CRL_MODE1_1
 ((
ušt32_t
)0x00000020è

	)

2328 
	#GPIO_CRL_MODE2
 ((
ušt32_t
)0x00000300è

	)

2329 
	#GPIO_CRL_MODE2_0
 ((
ušt32_t
)0x00000100è

	)

2330 
	#GPIO_CRL_MODE2_1
 ((
ušt32_t
)0x00000200è

	)

2332 
	#GPIO_CRL_MODE3
 ((
ušt32_t
)0x00003000è

	)

2333 
	#GPIO_CRL_MODE3_0
 ((
ušt32_t
)0x00001000è

	)

2334 
	#GPIO_CRL_MODE3_1
 ((
ušt32_t
)0x00002000è

	)

2336 
	#GPIO_CRL_MODE4
 ((
ušt32_t
)0x00030000è

	)

2337 
	#GPIO_CRL_MODE4_0
 ((
ušt32_t
)0x00010000è

	)

2338 
	#GPIO_CRL_MODE4_1
 ((
ušt32_t
)0x00020000è

	)

2340 
	#GPIO_CRL_MODE5
 ((
ušt32_t
)0x00300000è

	)

2341 
	#GPIO_CRL_MODE5_0
 ((
ušt32_t
)0x00100000è

	)

2342 
	#GPIO_CRL_MODE5_1
 ((
ušt32_t
)0x00200000è

	)

2344 
	#GPIO_CRL_MODE6
 ((
ušt32_t
)0x03000000è

	)

2345 
	#GPIO_CRL_MODE6_0
 ((
ušt32_t
)0x01000000è

	)

2346 
	#GPIO_CRL_MODE6_1
 ((
ušt32_t
)0x02000000è

	)

2348 
	#GPIO_CRL_MODE7
 ((
ušt32_t
)0x30000000è

	)

2349 
	#GPIO_CRL_MODE7_0
 ((
ušt32_t
)0x10000000è

	)

2350 
	#GPIO_CRL_MODE7_1
 ((
ušt32_t
)0x20000000è

	)

2352 
	#GPIO_CRL_CNF
 ((
ušt32_t
)0xCCCCCCCCè

	)

2354 
	#GPIO_CRL_CNF0
 ((
ušt32_t
)0x0000000Cè

	)

2355 
	#GPIO_CRL_CNF0_0
 ((
ušt32_t
)0x00000004è

	)

2356 
	#GPIO_CRL_CNF0_1
 ((
ušt32_t
)0x00000008è

	)

2358 
	#GPIO_CRL_CNF1
 ((
ušt32_t
)0x000000C0è

	)

2359 
	#GPIO_CRL_CNF1_0
 ((
ušt32_t
)0x00000040è

	)

2360 
	#GPIO_CRL_CNF1_1
 ((
ušt32_t
)0x00000080è

	)

2362 
	#GPIO_CRL_CNF2
 ((
ušt32_t
)0x00000C00è

	)

2363 
	#GPIO_CRL_CNF2_0
 ((
ušt32_t
)0x00000400è

	)

2364 
	#GPIO_CRL_CNF2_1
 ((
ušt32_t
)0x00000800è

	)

2366 
	#GPIO_CRL_CNF3
 ((
ušt32_t
)0x0000C000è

	)

2367 
	#GPIO_CRL_CNF3_0
 ((
ušt32_t
)0x00004000è

	)

2368 
	#GPIO_CRL_CNF3_1
 ((
ušt32_t
)0x00008000è

	)

2370 
	#GPIO_CRL_CNF4
 ((
ušt32_t
)0x000C0000è

	)

2371 
	#GPIO_CRL_CNF4_0
 ((
ušt32_t
)0x00040000è

	)

2372 
	#GPIO_CRL_CNF4_1
 ((
ušt32_t
)0x00080000è

	)

2374 
	#GPIO_CRL_CNF5
 ((
ušt32_t
)0x00C00000è

	)

2375 
	#GPIO_CRL_CNF5_0
 ((
ušt32_t
)0x00400000è

	)

2376 
	#GPIO_CRL_CNF5_1
 ((
ušt32_t
)0x00800000è

	)

2378 
	#GPIO_CRL_CNF6
 ((
ušt32_t
)0x0C000000è

	)

2379 
	#GPIO_CRL_CNF6_0
 ((
ušt32_t
)0x04000000è

	)

2380 
	#GPIO_CRL_CNF6_1
 ((
ušt32_t
)0x08000000è

	)

2382 
	#GPIO_CRL_CNF7
 ((
ušt32_t
)0xC0000000è

	)

2383 
	#GPIO_CRL_CNF7_0
 ((
ušt32_t
)0x40000000è

	)

2384 
	#GPIO_CRL_CNF7_1
 ((
ušt32_t
)0x80000000è

	)

2387 
	#GPIO_CRH_MODE
 ((
ušt32_t
)0x33333333è

	)

2389 
	#GPIO_CRH_MODE8
 ((
ušt32_t
)0x00000003è

	)

2390 
	#GPIO_CRH_MODE8_0
 ((
ušt32_t
)0x00000001è

	)

2391 
	#GPIO_CRH_MODE8_1
 ((
ušt32_t
)0x00000002è

	)

2393 
	#GPIO_CRH_MODE9
 ((
ušt32_t
)0x00000030è

	)

2394 
	#GPIO_CRH_MODE9_0
 ((
ušt32_t
)0x00000010è

	)

2395 
	#GPIO_CRH_MODE9_1
 ((
ušt32_t
)0x00000020è

	)

2397 
	#GPIO_CRH_MODE10
 ((
ušt32_t
)0x00000300è

	)

2398 
	#GPIO_CRH_MODE10_0
 ((
ušt32_t
)0x00000100è

	)

2399 
	#GPIO_CRH_MODE10_1
 ((
ušt32_t
)0x00000200è

	)

2401 
	#GPIO_CRH_MODE11
 ((
ušt32_t
)0x00003000è

	)

2402 
	#GPIO_CRH_MODE11_0
 ((
ušt32_t
)0x00001000è

	)

2403 
	#GPIO_CRH_MODE11_1
 ((
ušt32_t
)0x00002000è

	)

2405 
	#GPIO_CRH_MODE12
 ((
ušt32_t
)0x00030000è

	)

2406 
	#GPIO_CRH_MODE12_0
 ((
ušt32_t
)0x00010000è

	)

2407 
	#GPIO_CRH_MODE12_1
 ((
ušt32_t
)0x00020000è

	)

2409 
	#GPIO_CRH_MODE13
 ((
ušt32_t
)0x00300000è

	)

2410 
	#GPIO_CRH_MODE13_0
 ((
ušt32_t
)0x00100000è

	)

2411 
	#GPIO_CRH_MODE13_1
 ((
ušt32_t
)0x00200000è

	)

2413 
	#GPIO_CRH_MODE14
 ((
ušt32_t
)0x03000000è

	)

2414 
	#GPIO_CRH_MODE14_0
 ((
ušt32_t
)0x01000000è

	)

2415 
	#GPIO_CRH_MODE14_1
 ((
ušt32_t
)0x02000000è

	)

2417 
	#GPIO_CRH_MODE15
 ((
ušt32_t
)0x30000000è

	)

2418 
	#GPIO_CRH_MODE15_0
 ((
ušt32_t
)0x10000000è

	)

2419 
	#GPIO_CRH_MODE15_1
 ((
ušt32_t
)0x20000000è

	)

2421 
	#GPIO_CRH_CNF
 ((
ušt32_t
)0xCCCCCCCCè

	)

2423 
	#GPIO_CRH_CNF8
 ((
ušt32_t
)0x0000000Cè

	)

2424 
	#GPIO_CRH_CNF8_0
 ((
ušt32_t
)0x00000004è

	)

2425 
	#GPIO_CRH_CNF8_1
 ((
ušt32_t
)0x00000008è

	)

2427 
	#GPIO_CRH_CNF9
 ((
ušt32_t
)0x000000C0è

	)

2428 
	#GPIO_CRH_CNF9_0
 ((
ušt32_t
)0x00000040è

	)

2429 
	#GPIO_CRH_CNF9_1
 ((
ušt32_t
)0x00000080è

	)

2431 
	#GPIO_CRH_CNF10
 ((
ušt32_t
)0x00000C00è

	)

2432 
	#GPIO_CRH_CNF10_0
 ((
ušt32_t
)0x00000400è

	)

2433 
	#GPIO_CRH_CNF10_1
 ((
ušt32_t
)0x00000800è

	)

2435 
	#GPIO_CRH_CNF11
 ((
ušt32_t
)0x0000C000è

	)

2436 
	#GPIO_CRH_CNF11_0
 ((
ušt32_t
)0x00004000è

	)

2437 
	#GPIO_CRH_CNF11_1
 ((
ušt32_t
)0x00008000è

	)

2439 
	#GPIO_CRH_CNF12
 ((
ušt32_t
)0x000C0000è

	)

2440 
	#GPIO_CRH_CNF12_0
 ((
ušt32_t
)0x00040000è

	)

2441 
	#GPIO_CRH_CNF12_1
 ((
ušt32_t
)0x00080000è

	)

2443 
	#GPIO_CRH_CNF13
 ((
ušt32_t
)0x00C00000è

	)

2444 
	#GPIO_CRH_CNF13_0
 ((
ušt32_t
)0x00400000è

	)

2445 
	#GPIO_CRH_CNF13_1
 ((
ušt32_t
)0x00800000è

	)

2447 
	#GPIO_CRH_CNF14
 ((
ušt32_t
)0x0C000000è

	)

2448 
	#GPIO_CRH_CNF14_0
 ((
ušt32_t
)0x04000000è

	)

2449 
	#GPIO_CRH_CNF14_1
 ((
ušt32_t
)0x08000000è

	)

2451 
	#GPIO_CRH_CNF15
 ((
ušt32_t
)0xC0000000è

	)

2452 
	#GPIO_CRH_CNF15_0
 ((
ušt32_t
)0x40000000è

	)

2453 
	#GPIO_CRH_CNF15_1
 ((
ušt32_t
)0x80000000è

	)

2456 
	#GPIO_IDR_IDR0
 ((
ušt16_t
)0x0001è

	)

2457 
	#GPIO_IDR_IDR1
 ((
ušt16_t
)0x0002è

	)

2458 
	#GPIO_IDR_IDR2
 ((
ušt16_t
)0x0004è

	)

2459 
	#GPIO_IDR_IDR3
 ((
ušt16_t
)0x0008è

	)

2460 
	#GPIO_IDR_IDR4
 ((
ušt16_t
)0x0010è

	)

2461 
	#GPIO_IDR_IDR5
 ((
ušt16_t
)0x0020è

	)

2462 
	#GPIO_IDR_IDR6
 ((
ušt16_t
)0x0040è

	)

2463 
	#GPIO_IDR_IDR7
 ((
ušt16_t
)0x0080è

	)

2464 
	#GPIO_IDR_IDR8
 ((
ušt16_t
)0x0100è

	)

2465 
	#GPIO_IDR_IDR9
 ((
ušt16_t
)0x0200è

	)

2466 
	#GPIO_IDR_IDR10
 ((
ušt16_t
)0x0400è

	)

2467 
	#GPIO_IDR_IDR11
 ((
ušt16_t
)0x0800è

	)

2468 
	#GPIO_IDR_IDR12
 ((
ušt16_t
)0x1000è

	)

2469 
	#GPIO_IDR_IDR13
 ((
ušt16_t
)0x2000è

	)

2470 
	#GPIO_IDR_IDR14
 ((
ušt16_t
)0x4000è

	)

2471 
	#GPIO_IDR_IDR15
 ((
ušt16_t
)0x8000è

	)

2474 
	#GPIO_ODR_ODR0
 ((
ušt16_t
)0x0001è

	)

2475 
	#GPIO_ODR_ODR1
 ((
ušt16_t
)0x0002è

	)

2476 
	#GPIO_ODR_ODR2
 ((
ušt16_t
)0x0004è

	)

2477 
	#GPIO_ODR_ODR3
 ((
ušt16_t
)0x0008è

	)

2478 
	#GPIO_ODR_ODR4
 ((
ušt16_t
)0x0010è

	)

2479 
	#GPIO_ODR_ODR5
 ((
ušt16_t
)0x0020è

	)

2480 
	#GPIO_ODR_ODR6
 ((
ušt16_t
)0x0040è

	)

2481 
	#GPIO_ODR_ODR7
 ((
ušt16_t
)0x0080è

	)

2482 
	#GPIO_ODR_ODR8
 ((
ušt16_t
)0x0100è

	)

2483 
	#GPIO_ODR_ODR9
 ((
ušt16_t
)0x0200è

	)

2484 
	#GPIO_ODR_ODR10
 ((
ušt16_t
)0x0400è

	)

2485 
	#GPIO_ODR_ODR11
 ((
ušt16_t
)0x0800è

	)

2486 
	#GPIO_ODR_ODR12
 ((
ušt16_t
)0x1000è

	)

2487 
	#GPIO_ODR_ODR13
 ((
ušt16_t
)0x2000è

	)

2488 
	#GPIO_ODR_ODR14
 ((
ušt16_t
)0x4000è

	)

2489 
	#GPIO_ODR_ODR15
 ((
ušt16_t
)0x8000è

	)

2492 
	#GPIO_BSRR_BS0
 ((
ušt32_t
)0x00000001è

	)

2493 
	#GPIO_BSRR_BS1
 ((
ušt32_t
)0x00000002è

	)

2494 
	#GPIO_BSRR_BS2
 ((
ušt32_t
)0x00000004è

	)

2495 
	#GPIO_BSRR_BS3
 ((
ušt32_t
)0x00000008è

	)

2496 
	#GPIO_BSRR_BS4
 ((
ušt32_t
)0x00000010è

	)

2497 
	#GPIO_BSRR_BS5
 ((
ušt32_t
)0x00000020è

	)

2498 
	#GPIO_BSRR_BS6
 ((
ušt32_t
)0x00000040è

	)

2499 
	#GPIO_BSRR_BS7
 ((
ušt32_t
)0x00000080è

	)

2500 
	#GPIO_BSRR_BS8
 ((
ušt32_t
)0x00000100è

	)

2501 
	#GPIO_BSRR_BS9
 ((
ušt32_t
)0x00000200è

	)

2502 
	#GPIO_BSRR_BS10
 ((
ušt32_t
)0x00000400è

	)

2503 
	#GPIO_BSRR_BS11
 ((
ušt32_t
)0x00000800è

	)

2504 
	#GPIO_BSRR_BS12
 ((
ušt32_t
)0x00001000è

	)

2505 
	#GPIO_BSRR_BS13
 ((
ušt32_t
)0x00002000è

	)

2506 
	#GPIO_BSRR_BS14
 ((
ušt32_t
)0x00004000è

	)

2507 
	#GPIO_BSRR_BS15
 ((
ušt32_t
)0x00008000è

	)

2509 
	#GPIO_BSRR_BR0
 ((
ušt32_t
)0x00010000è

	)

2510 
	#GPIO_BSRR_BR1
 ((
ušt32_t
)0x00020000è

	)

2511 
	#GPIO_BSRR_BR2
 ((
ušt32_t
)0x00040000è

	)

2512 
	#GPIO_BSRR_BR3
 ((
ušt32_t
)0x00080000è

	)

2513 
	#GPIO_BSRR_BR4
 ((
ušt32_t
)0x00100000è

	)

2514 
	#GPIO_BSRR_BR5
 ((
ušt32_t
)0x00200000è

	)

2515 
	#GPIO_BSRR_BR6
 ((
ušt32_t
)0x00400000è

	)

2516 
	#GPIO_BSRR_BR7
 ((
ušt32_t
)0x00800000è

	)

2517 
	#GPIO_BSRR_BR8
 ((
ušt32_t
)0x01000000è

	)

2518 
	#GPIO_BSRR_BR9
 ((
ušt32_t
)0x02000000è

	)

2519 
	#GPIO_BSRR_BR10
 ((
ušt32_t
)0x04000000è

	)

2520 
	#GPIO_BSRR_BR11
 ((
ušt32_t
)0x08000000è

	)

2521 
	#GPIO_BSRR_BR12
 ((
ušt32_t
)0x10000000è

	)

2522 
	#GPIO_BSRR_BR13
 ((
ušt32_t
)0x20000000è

	)

2523 
	#GPIO_BSRR_BR14
 ((
ušt32_t
)0x40000000è

	)

2524 
	#GPIO_BSRR_BR15
 ((
ušt32_t
)0x80000000è

	)

2527 
	#GPIO_BRR_BR0
 ((
ušt16_t
)0x0001è

	)

2528 
	#GPIO_BRR_BR1
 ((
ušt16_t
)0x0002è

	)

2529 
	#GPIO_BRR_BR2
 ((
ušt16_t
)0x0004è

	)

2530 
	#GPIO_BRR_BR3
 ((
ušt16_t
)0x0008è

	)

2531 
	#GPIO_BRR_BR4
 ((
ušt16_t
)0x0010è

	)

2532 
	#GPIO_BRR_BR5
 ((
ušt16_t
)0x0020è

	)

2533 
	#GPIO_BRR_BR6
 ((
ušt16_t
)0x0040è

	)

2534 
	#GPIO_BRR_BR7
 ((
ušt16_t
)0x0080è

	)

2535 
	#GPIO_BRR_BR8
 ((
ušt16_t
)0x0100è

	)

2536 
	#GPIO_BRR_BR9
 ((
ušt16_t
)0x0200è

	)

2537 
	#GPIO_BRR_BR10
 ((
ušt16_t
)0x0400è

	)

2538 
	#GPIO_BRR_BR11
 ((
ušt16_t
)0x0800è

	)

2539 
	#GPIO_BRR_BR12
 ((
ušt16_t
)0x1000è

	)

2540 
	#GPIO_BRR_BR13
 ((
ušt16_t
)0x2000è

	)

2541 
	#GPIO_BRR_BR14
 ((
ušt16_t
)0x4000è

	)

2542 
	#GPIO_BRR_BR15
 ((
ušt16_t
)0x8000è

	)

2545 
	#GPIO_LCKR_LCK0
 ((
ušt32_t
)0x00000001è

	)

2546 
	#GPIO_LCKR_LCK1
 ((
ušt32_t
)0x00000002è

	)

2547 
	#GPIO_LCKR_LCK2
 ((
ušt32_t
)0x00000004è

	)

2548 
	#GPIO_LCKR_LCK3
 ((
ušt32_t
)0x00000008è

	)

2549 
	#GPIO_LCKR_LCK4
 ((
ušt32_t
)0x00000010è

	)

2550 
	#GPIO_LCKR_LCK5
 ((
ušt32_t
)0x00000020è

	)

2551 
	#GPIO_LCKR_LCK6
 ((
ušt32_t
)0x00000040è

	)

2552 
	#GPIO_LCKR_LCK7
 ((
ušt32_t
)0x00000080è

	)

2553 
	#GPIO_LCKR_LCK8
 ((
ušt32_t
)0x00000100è

	)

2554 
	#GPIO_LCKR_LCK9
 ((
ušt32_t
)0x00000200è

	)

2555 
	#GPIO_LCKR_LCK10
 ((
ušt32_t
)0x00000400è

	)

2556 
	#GPIO_LCKR_LCK11
 ((
ušt32_t
)0x00000800è

	)

2557 
	#GPIO_LCKR_LCK12
 ((
ušt32_t
)0x00001000è

	)

2558 
	#GPIO_LCKR_LCK13
 ((
ušt32_t
)0x00002000è

	)

2559 
	#GPIO_LCKR_LCK14
 ((
ušt32_t
)0x00004000è

	)

2560 
	#GPIO_LCKR_LCK15
 ((
ušt32_t
)0x00008000è

	)

2561 
	#GPIO_LCKR_LCKK
 ((
ušt32_t
)0x00010000è

	)

2566 
	#AFIO_EVCR_PIN
 ((
ušt8_t
)0x0Fè

	)

2567 
	#AFIO_EVCR_PIN_0
 ((
ušt8_t
)0x01è

	)

2568 
	#AFIO_EVCR_PIN_1
 ((
ušt8_t
)0x02è

	)

2569 
	#AFIO_EVCR_PIN_2
 ((
ušt8_t
)0x04è

	)

2570 
	#AFIO_EVCR_PIN_3
 ((
ušt8_t
)0x08è

	)

2573 
	#AFIO_EVCR_PIN_PX0
 ((
ušt8_t
)0x00è

	)

2574 
	#AFIO_EVCR_PIN_PX1
 ((
ušt8_t
)0x01è

	)

2575 
	#AFIO_EVCR_PIN_PX2
 ((
ušt8_t
)0x02è

	)

2576 
	#AFIO_EVCR_PIN_PX3
 ((
ušt8_t
)0x03è

	)

2577 
	#AFIO_EVCR_PIN_PX4
 ((
ušt8_t
)0x04è

	)

2578 
	#AFIO_EVCR_PIN_PX5
 ((
ušt8_t
)0x05è

	)

2579 
	#AFIO_EVCR_PIN_PX6
 ((
ušt8_t
)0x06è

	)

2580 
	#AFIO_EVCR_PIN_PX7
 ((
ušt8_t
)0x07è

	)

2581 
	#AFIO_EVCR_PIN_PX8
 ((
ušt8_t
)0x08è

	)

2582 
	#AFIO_EVCR_PIN_PX9
 ((
ušt8_t
)0x09è

	)

2583 
	#AFIO_EVCR_PIN_PX10
 ((
ušt8_t
)0x0Aè

	)

2584 
	#AFIO_EVCR_PIN_PX11
 ((
ušt8_t
)0x0Bè

	)

2585 
	#AFIO_EVCR_PIN_PX12
 ((
ušt8_t
)0x0Cè

	)

2586 
	#AFIO_EVCR_PIN_PX13
 ((
ušt8_t
)0x0Dè

	)

2587 
	#AFIO_EVCR_PIN_PX14
 ((
ušt8_t
)0x0Eè

	)

2588 
	#AFIO_EVCR_PIN_PX15
 ((
ušt8_t
)0x0Fè

	)

2590 
	#AFIO_EVCR_PORT
 ((
ušt8_t
)0x70è

	)

2591 
	#AFIO_EVCR_PORT_0
 ((
ušt8_t
)0x10è

	)

2592 
	#AFIO_EVCR_PORT_1
 ((
ušt8_t
)0x20è

	)

2593 
	#AFIO_EVCR_PORT_2
 ((
ušt8_t
)0x40è

	)

2596 
	#AFIO_EVCR_PORT_PA
 ((
ušt8_t
)0x00è

	)

2597 
	#AFIO_EVCR_PORT_PB
 ((
ušt8_t
)0x10è

	)

2598 
	#AFIO_EVCR_PORT_PC
 ((
ušt8_t
)0x20è

	)

2599 
	#AFIO_EVCR_PORT_PD
 ((
ušt8_t
)0x30è

	)

2600 
	#AFIO_EVCR_PORT_PE
 ((
ušt8_t
)0x40è

	)

2602 
	#AFIO_EVCR_EVOE
 ((
ušt8_t
)0x80è

	)

2605 
	#AFIO_MAPR_SPI1_REMAP
 ((
ušt32_t
)0x00000001è

	)

2606 
	#AFIO_MAPR_I2C1_REMAP
 ((
ušt32_t
)0x00000002è

	)

2607 
	#AFIO_MAPR_USART1_REMAP
 ((
ušt32_t
)0x00000004è

	)

2608 
	#AFIO_MAPR_USART2_REMAP
 ((
ušt32_t
)0x00000008è

	)

2610 
	#AFIO_MAPR_USART3_REMAP
 ((
ušt32_t
)0x00000030è

	)

2611 
	#AFIO_MAPR_USART3_REMAP_0
 ((
ušt32_t
)0x00000010è

	)

2612 
	#AFIO_MAPR_USART3_REMAP_1
 ((
ušt32_t
)0x00000020è

	)

2615 
	#AFIO_MAPR_USART3_REMAP_NOREMAP
 ((
ušt32_t
)0x00000000è

	)

2616 
	#AFIO_MAPR_USART3_REMAP_PARTIALREMAP
 ((
ušt32_t
)0x00000010è

	)

2617 
	#AFIO_MAPR_USART3_REMAP_FULLREMAP
 ((
ušt32_t
)0x00000030è

	)

2619 
	#AFIO_MAPR_TIM1_REMAP
 ((
ušt32_t
)0x000000C0è

	)

2620 
	#AFIO_MAPR_TIM1_REMAP_0
 ((
ušt32_t
)0x00000040è

	)

2621 
	#AFIO_MAPR_TIM1_REMAP_1
 ((
ušt32_t
)0x00000080è

	)

2624 
	#AFIO_MAPR_TIM1_REMAP_NOREMAP
 ((
ušt32_t
)0x00000000è

	)

2625 
	#AFIO_MAPR_TIM1_REMAP_PARTIALREMAP
 ((
ušt32_t
)0x00000040è

	)

2626 
	#AFIO_MAPR_TIM1_REMAP_FULLREMAP
 ((
ušt32_t
)0x000000C0è

	)

2628 
	#AFIO_MAPR_TIM2_REMAP
 ((
ušt32_t
)0x00000300è

	)

2629 
	#AFIO_MAPR_TIM2_REMAP_0
 ((
ušt32_t
)0x00000100è

	)

2630 
	#AFIO_MAPR_TIM2_REMAP_1
 ((
ušt32_t
)0x00000200è

	)

2633 
	#AFIO_MAPR_TIM2_REMAP_NOREMAP
 ((
ušt32_t
)0x00000000è

	)

2634 
	#AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1
 ((
ušt32_t
)0x00000100è

	)

2635 
	#AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2
 ((
ušt32_t
)0x00000200è

	)

2636 
	#AFIO_MAPR_TIM2_REMAP_FULLREMAP
 ((
ušt32_t
)0x00000300è

	)

2638 
	#AFIO_MAPR_TIM3_REMAP
 ((
ušt32_t
)0x00000C00è

	)

2639 
	#AFIO_MAPR_TIM3_REMAP_0
 ((
ušt32_t
)0x00000400è

	)

2640 
	#AFIO_MAPR_TIM3_REMAP_1
 ((
ušt32_t
)0x00000800è

	)

2643 
	#AFIO_MAPR_TIM3_REMAP_NOREMAP
 ((
ušt32_t
)0x00000000è

	)

2644 
	#AFIO_MAPR_TIM3_REMAP_PARTIALREMAP
 ((
ušt32_t
)0x00000800è

	)

2645 
	#AFIO_MAPR_TIM3_REMAP_FULLREMAP
 ((
ušt32_t
)0x00000C00è

	)

2647 
	#AFIO_MAPR_TIM4_REMAP
 ((
ušt32_t
)0x00001000è

	)

2649 
	#AFIO_MAPR_CAN_REMAP
 ((
ušt32_t
)0x00006000è

	)

2650 
	#AFIO_MAPR_CAN_REMAP_0
 ((
ušt32_t
)0x00002000è

	)

2651 
	#AFIO_MAPR_CAN_REMAP_1
 ((
ušt32_t
)0x00004000è

	)

2654 
	#AFIO_MAPR_CAN_REMAP_REMAP1
 ((
ušt32_t
)0x00000000è

	)

2655 
	#AFIO_MAPR_CAN_REMAP_REMAP2
 ((
ušt32_t
)0x00004000è

	)

2656 
	#AFIO_MAPR_CAN_REMAP_REMAP3
 ((
ušt32_t
)0x00006000è

	)

2658 
	#AFIO_MAPR_PD01_REMAP
 ((
ušt32_t
)0x00008000è

	)

2659 
	#AFIO_MAPR_TIM5CH4_IREMAP
 ((
ušt32_t
)0x00010000è

	)

2660 
	#AFIO_MAPR_ADC1_ETRGINJ_REMAP
 ((
ušt32_t
)0x00020000è

	)

2661 
	#AFIO_MAPR_ADC1_ETRGREG_REMAP
 ((
ušt32_t
)0x00040000è

	)

2662 
	#AFIO_MAPR_ADC2_ETRGINJ_REMAP
 ((
ušt32_t
)0x00080000è

	)

2663 
	#AFIO_MAPR_ADC2_ETRGREG_REMAP
 ((
ušt32_t
)0x00100000è

	)

2666 
	#AFIO_MAPR_SWJ_CFG
 ((
ušt32_t
)0x07000000è

	)

2667 
	#AFIO_MAPR_SWJ_CFG_0
 ((
ušt32_t
)0x01000000è

	)

2668 
	#AFIO_MAPR_SWJ_CFG_1
 ((
ušt32_t
)0x02000000è

	)

2669 
	#AFIO_MAPR_SWJ_CFG_2
 ((
ušt32_t
)0x04000000è

	)

2671 
	#AFIO_MAPR_SWJ_CFG_RESET
 ((
ušt32_t
)0x00000000è

	)

2672 
	#AFIO_MAPR_SWJ_CFG_NOJNTRST
 ((
ušt32_t
)0x01000000è

	)

2673 
	#AFIO_MAPR_SWJ_CFG_JTAGDISABLE
 ((
ušt32_t
)0x02000000è

	)

2674 
	#AFIO_MAPR_SWJ_CFG_DISABLE
 ((
ušt32_t
)0x04000000è

	)

2676 #ifdeà
STM32F10X_CL


2678 
	#AFIO_MAPR_ETH_REMAP
 ((
ušt32_t
)0x00200000è

	)

2681 
	#AFIO_MAPR_CAN2_REMAP
 ((
ušt32_t
)0x00400000è

	)

2684 
	#AFIO_MAPR_MII_RMII_SEL
 ((
ušt32_t
)0x00800000è

	)

2687 
	#AFIO_MAPR_SPI3_REMAP
 ((
ušt32_t
)0x10000000è

	)

2690 
	#AFIO_MAPR_TIM2ITR1_IREMAP
 ((
ušt32_t
)0x20000000è

	)

2693 
	#AFIO_MAPR_PTP_PPS_REMAP
 ((
ušt32_t
)0x40000000è

	)

2697 
	#AFIO_EXTICR1_EXTI0
 ((
ušt16_t
)0x000Fè

	)

2698 
	#AFIO_EXTICR1_EXTI1
 ((
ušt16_t
)0x00F0è

	)

2699 
	#AFIO_EXTICR1_EXTI2
 ((
ušt16_t
)0x0F00è

	)

2700 
	#AFIO_EXTICR1_EXTI3
 ((
ušt16_t
)0xF000è

	)

2703 
	#AFIO_EXTICR1_EXTI0_PA
 ((
ušt16_t
)0x0000è

	)

2704 
	#AFIO_EXTICR1_EXTI0_PB
 ((
ušt16_t
)0x0001è

	)

2705 
	#AFIO_EXTICR1_EXTI0_PC
 ((
ušt16_t
)0x0002è

	)

2706 
	#AFIO_EXTICR1_EXTI0_PD
 ((
ušt16_t
)0x0003è

	)

2707 
	#AFIO_EXTICR1_EXTI0_PE
 ((
ušt16_t
)0x0004è

	)

2708 
	#AFIO_EXTICR1_EXTI0_PF
 ((
ušt16_t
)0x0005è

	)

2709 
	#AFIO_EXTICR1_EXTI0_PG
 ((
ušt16_t
)0x0006è

	)

2712 
	#AFIO_EXTICR1_EXTI1_PA
 ((
ušt16_t
)0x0000è

	)

2713 
	#AFIO_EXTICR1_EXTI1_PB
 ((
ušt16_t
)0x0010è

	)

2714 
	#AFIO_EXTICR1_EXTI1_PC
 ((
ušt16_t
)0x0020è

	)

2715 
	#AFIO_EXTICR1_EXTI1_PD
 ((
ušt16_t
)0x0030è

	)

2716 
	#AFIO_EXTICR1_EXTI1_PE
 ((
ušt16_t
)0x0040è

	)

2717 
	#AFIO_EXTICR1_EXTI1_PF
 ((
ušt16_t
)0x0050è

	)

2718 
	#AFIO_EXTICR1_EXTI1_PG
 ((
ušt16_t
)0x0060è

	)

2721 
	#AFIO_EXTICR1_EXTI2_PA
 ((
ušt16_t
)0x0000è

	)

2722 
	#AFIO_EXTICR1_EXTI2_PB
 ((
ušt16_t
)0x0100è

	)

2723 
	#AFIO_EXTICR1_EXTI2_PC
 ((
ušt16_t
)0x0200è

	)

2724 
	#AFIO_EXTICR1_EXTI2_PD
 ((
ušt16_t
)0x0300è

	)

2725 
	#AFIO_EXTICR1_EXTI2_PE
 ((
ušt16_t
)0x0400è

	)

2726 
	#AFIO_EXTICR1_EXTI2_PF
 ((
ušt16_t
)0x0500è

	)

2727 
	#AFIO_EXTICR1_EXTI2_PG
 ((
ušt16_t
)0x0600è

	)

2730 
	#AFIO_EXTICR1_EXTI3_PA
 ((
ušt16_t
)0x0000è

	)

2731 
	#AFIO_EXTICR1_EXTI3_PB
 ((
ušt16_t
)0x1000è

	)

2732 
	#AFIO_EXTICR1_EXTI3_PC
 ((
ušt16_t
)0x2000è

	)

2733 
	#AFIO_EXTICR1_EXTI3_PD
 ((
ušt16_t
)0x3000è

	)

2734 
	#AFIO_EXTICR1_EXTI3_PE
 ((
ušt16_t
)0x4000è

	)

2735 
	#AFIO_EXTICR1_EXTI3_PF
 ((
ušt16_t
)0x5000è

	)

2736 
	#AFIO_EXTICR1_EXTI3_PG
 ((
ušt16_t
)0x6000è

	)

2739 
	#AFIO_EXTICR2_EXTI4
 ((
ušt16_t
)0x000Fè

	)

2740 
	#AFIO_EXTICR2_EXTI5
 ((
ušt16_t
)0x00F0è

	)

2741 
	#AFIO_EXTICR2_EXTI6
 ((
ušt16_t
)0x0F00è

	)

2742 
	#AFIO_EXTICR2_EXTI7
 ((
ušt16_t
)0xF000è

	)

2745 
	#AFIO_EXTICR2_EXTI4_PA
 ((
ušt16_t
)0x0000è

	)

2746 
	#AFIO_EXTICR2_EXTI4_PB
 ((
ušt16_t
)0x0001è

	)

2747 
	#AFIO_EXTICR2_EXTI4_PC
 ((
ušt16_t
)0x0002è

	)

2748 
	#AFIO_EXTICR2_EXTI4_PD
 ((
ušt16_t
)0x0003è

	)

2749 
	#AFIO_EXTICR2_EXTI4_PE
 ((
ušt16_t
)0x0004è

	)

2750 
	#AFIO_EXTICR2_EXTI4_PF
 ((
ušt16_t
)0x0005è

	)

2751 
	#AFIO_EXTICR2_EXTI4_PG
 ((
ušt16_t
)0x0006è

	)

2754 
	#AFIO_EXTICR2_EXTI5_PA
 ((
ušt16_t
)0x0000è

	)

2755 
	#AFIO_EXTICR2_EXTI5_PB
 ((
ušt16_t
)0x0010è

	)

2756 
	#AFIO_EXTICR2_EXTI5_PC
 ((
ušt16_t
)0x0020è

	)

2757 
	#AFIO_EXTICR2_EXTI5_PD
 ((
ušt16_t
)0x0030è

	)

2758 
	#AFIO_EXTICR2_EXTI5_PE
 ((
ušt16_t
)0x0040è

	)

2759 
	#AFIO_EXTICR2_EXTI5_PF
 ((
ušt16_t
)0x0050è

	)

2760 
	#AFIO_EXTICR2_EXTI5_PG
 ((
ušt16_t
)0x0060è

	)

2763 
	#AFIO_EXTICR2_EXTI6_PA
 ((
ušt16_t
)0x0000è

	)

2764 
	#AFIO_EXTICR2_EXTI6_PB
 ((
ušt16_t
)0x0100è

	)

2765 
	#AFIO_EXTICR2_EXTI6_PC
 ((
ušt16_t
)0x0200è

	)

2766 
	#AFIO_EXTICR2_EXTI6_PD
 ((
ušt16_t
)0x0300è

	)

2767 
	#AFIO_EXTICR2_EXTI6_PE
 ((
ušt16_t
)0x0400è

	)

2768 
	#AFIO_EXTICR2_EXTI6_PF
 ((
ušt16_t
)0x0500è

	)

2769 
	#AFIO_EXTICR2_EXTI6_PG
 ((
ušt16_t
)0x0600è

	)

2772 
	#AFIO_EXTICR2_EXTI7_PA
 ((
ušt16_t
)0x0000è

	)

2773 
	#AFIO_EXTICR2_EXTI7_PB
 ((
ušt16_t
)0x1000è

	)

2774 
	#AFIO_EXTICR2_EXTI7_PC
 ((
ušt16_t
)0x2000è

	)

2775 
	#AFIO_EXTICR2_EXTI7_PD
 ((
ušt16_t
)0x3000è

	)

2776 
	#AFIO_EXTICR2_EXTI7_PE
 ((
ušt16_t
)0x4000è

	)

2777 
	#AFIO_EXTICR2_EXTI7_PF
 ((
ušt16_t
)0x5000è

	)

2778 
	#AFIO_EXTICR2_EXTI7_PG
 ((
ušt16_t
)0x6000è

	)

2781 
	#AFIO_EXTICR3_EXTI8
 ((
ušt16_t
)0x000Fè

	)

2782 
	#AFIO_EXTICR3_EXTI9
 ((
ušt16_t
)0x00F0è

	)

2783 
	#AFIO_EXTICR3_EXTI10
 ((
ušt16_t
)0x0F00è

	)

2784 
	#AFIO_EXTICR3_EXTI11
 ((
ušt16_t
)0xF000è

	)

2787 
	#AFIO_EXTICR3_EXTI8_PA
 ((
ušt16_t
)0x0000è

	)

2788 
	#AFIO_EXTICR3_EXTI8_PB
 ((
ušt16_t
)0x0001è

	)

2789 
	#AFIO_EXTICR3_EXTI8_PC
 ((
ušt16_t
)0x0002è

	)

2790 
	#AFIO_EXTICR3_EXTI8_PD
 ((
ušt16_t
)0x0003è

	)

2791 
	#AFIO_EXTICR3_EXTI8_PE
 ((
ušt16_t
)0x0004è

	)

2792 
	#AFIO_EXTICR3_EXTI8_PF
 ((
ušt16_t
)0x0005è

	)

2793 
	#AFIO_EXTICR3_EXTI8_PG
 ((
ušt16_t
)0x0006è

	)

2796 
	#AFIO_EXTICR3_EXTI9_PA
 ((
ušt16_t
)0x0000è

	)

2797 
	#AFIO_EXTICR3_EXTI9_PB
 ((
ušt16_t
)0x0010è

	)

2798 
	#AFIO_EXTICR3_EXTI9_PC
 ((
ušt16_t
)0x0020è

	)

2799 
	#AFIO_EXTICR3_EXTI9_PD
 ((
ušt16_t
)0x0030è

	)

2800 
	#AFIO_EXTICR3_EXTI9_PE
 ((
ušt16_t
)0x0040è

	)

2801 
	#AFIO_EXTICR3_EXTI9_PF
 ((
ušt16_t
)0x0050è

	)

2802 
	#AFIO_EXTICR3_EXTI9_PG
 ((
ušt16_t
)0x0060è

	)

2805 
	#AFIO_EXTICR3_EXTI10_PA
 ((
ušt16_t
)0x0000è

	)

2806 
	#AFIO_EXTICR3_EXTI10_PB
 ((
ušt16_t
)0x0100è

	)

2807 
	#AFIO_EXTICR3_EXTI10_PC
 ((
ušt16_t
)0x0200è

	)

2808 
	#AFIO_EXTICR3_EXTI10_PD
 ((
ušt16_t
)0x0300è

	)

2809 
	#AFIO_EXTICR3_EXTI10_PE
 ((
ušt16_t
)0x0400è

	)

2810 
	#AFIO_EXTICR3_EXTI10_PF
 ((
ušt16_t
)0x0500è

	)

2811 
	#AFIO_EXTICR3_EXTI10_PG
 ((
ušt16_t
)0x0600è

	)

2814 
	#AFIO_EXTICR3_EXTI11_PA
 ((
ušt16_t
)0x0000è

	)

2815 
	#AFIO_EXTICR3_EXTI11_PB
 ((
ušt16_t
)0x1000è

	)

2816 
	#AFIO_EXTICR3_EXTI11_PC
 ((
ušt16_t
)0x2000è

	)

2817 
	#AFIO_EXTICR3_EXTI11_PD
 ((
ušt16_t
)0x3000è

	)

2818 
	#AFIO_EXTICR3_EXTI11_PE
 ((
ušt16_t
)0x4000è

	)

2819 
	#AFIO_EXTICR3_EXTI11_PF
 ((
ušt16_t
)0x5000è

	)

2820 
	#AFIO_EXTICR3_EXTI11_PG
 ((
ušt16_t
)0x6000è

	)

2823 
	#AFIO_EXTICR4_EXTI12
 ((
ušt16_t
)0x000Fè

	)

2824 
	#AFIO_EXTICR4_EXTI13
 ((
ušt16_t
)0x00F0è

	)

2825 
	#AFIO_EXTICR4_EXTI14
 ((
ušt16_t
)0x0F00è

	)

2826 
	#AFIO_EXTICR4_EXTI15
 ((
ušt16_t
)0xF000è

	)

2829 
	#AFIO_EXTICR4_EXTI12_PA
 ((
ušt16_t
)0x0000è

	)

2830 
	#AFIO_EXTICR4_EXTI12_PB
 ((
ušt16_t
)0x0001è

	)

2831 
	#AFIO_EXTICR4_EXTI12_PC
 ((
ušt16_t
)0x0002è

	)

2832 
	#AFIO_EXTICR4_EXTI12_PD
 ((
ušt16_t
)0x0003è

	)

2833 
	#AFIO_EXTICR4_EXTI12_PE
 ((
ušt16_t
)0x0004è

	)

2834 
	#AFIO_EXTICR4_EXTI12_PF
 ((
ušt16_t
)0x0005è

	)

2835 
	#AFIO_EXTICR4_EXTI12_PG
 ((
ušt16_t
)0x0006è

	)

2838 
	#AFIO_EXTICR4_EXTI13_PA
 ((
ušt16_t
)0x0000è

	)

2839 
	#AFIO_EXTICR4_EXTI13_PB
 ((
ušt16_t
)0x0010è

	)

2840 
	#AFIO_EXTICR4_EXTI13_PC
 ((
ušt16_t
)0x0020è

	)

2841 
	#AFIO_EXTICR4_EXTI13_PD
 ((
ušt16_t
)0x0030è

	)

2842 
	#AFIO_EXTICR4_EXTI13_PE
 ((
ušt16_t
)0x0040è

	)

2843 
	#AFIO_EXTICR4_EXTI13_PF
 ((
ušt16_t
)0x0050è

	)

2844 
	#AFIO_EXTICR4_EXTI13_PG
 ((
ušt16_t
)0x0060è

	)

2847 
	#AFIO_EXTICR4_EXTI14_PA
 ((
ušt16_t
)0x0000è

	)

2848 
	#AFIO_EXTICR4_EXTI14_PB
 ((
ušt16_t
)0x0100è

	)

2849 
	#AFIO_EXTICR4_EXTI14_PC
 ((
ušt16_t
)0x0200è

	)

2850 
	#AFIO_EXTICR4_EXTI14_PD
 ((
ušt16_t
)0x0300è

	)

2851 
	#AFIO_EXTICR4_EXTI14_PE
 ((
ušt16_t
)0x0400è

	)

2852 
	#AFIO_EXTICR4_EXTI14_PF
 ((
ušt16_t
)0x0500è

	)

2853 
	#AFIO_EXTICR4_EXTI14_PG
 ((
ušt16_t
)0x0600è

	)

2856 
	#AFIO_EXTICR4_EXTI15_PA
 ((
ušt16_t
)0x0000è

	)

2857 
	#AFIO_EXTICR4_EXTI15_PB
 ((
ušt16_t
)0x1000è

	)

2858 
	#AFIO_EXTICR4_EXTI15_PC
 ((
ušt16_t
)0x2000è

	)

2859 
	#AFIO_EXTICR4_EXTI15_PD
 ((
ušt16_t
)0x3000è

	)

2860 
	#AFIO_EXTICR4_EXTI15_PE
 ((
ušt16_t
)0x4000è

	)

2861 
	#AFIO_EXTICR4_EXTI15_PF
 ((
ušt16_t
)0x5000è

	)

2862 
	#AFIO_EXTICR4_EXTI15_PG
 ((
ušt16_t
)0x6000è

	)

2864 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

2866 
	#AFIO_MAPR2_TIM15_REMAP
 ((
ušt32_t
)0x00000001è

	)

2867 
	#AFIO_MAPR2_TIM16_REMAP
 ((
ušt32_t
)0x00000002è

	)

2868 
	#AFIO_MAPR2_TIM17_REMAP
 ((
ušt32_t
)0x00000004è

	)

2869 
	#AFIO_MAPR2_CEC_REMAP
 ((
ušt32_t
)0x00000008è

	)

2870 
	#AFIO_MAPR2_TIM1_DMA_REMAP
 ((
ušt32_t
)0x00000010è

	)

2873 #ifdeà
STM32F10X_HD_VL


2874 
	#AFIO_MAPR2_TIM13_REMAP
 ((
ušt32_t
)0x00000100è

	)

2875 
	#AFIO_MAPR2_TIM14_REMAP
 ((
ušt32_t
)0x00000200è

	)

2876 
	#AFIO_MAPR2_FSMC_NADV_REMAP
 ((
ušt32_t
)0x00000400è

	)

2877 
	#AFIO_MAPR2_TIM67_DAC_DMA_REMAP
 ((
ušt32_t
)0x00000800è

	)

2878 
	#AFIO_MAPR2_TIM12_REMAP
 ((
ušt32_t
)0x00001000è

	)

2879 
	#AFIO_MAPR2_MISC_REMAP
 ((
ušt32_t
)0x00002000è

	)

2882 #ifdeà
STM32F10X_XL


2884 
	#AFIO_MAPR2_TIM9_REMAP
 ((
ušt32_t
)0x00000020è

	)

2885 
	#AFIO_MAPR2_TIM10_REMAP
 ((
ušt32_t
)0x00000040è

	)

2886 
	#AFIO_MAPR2_TIM11_REMAP
 ((
ušt32_t
)0x00000080è

	)

2887 
	#AFIO_MAPR2_TIM13_REMAP
 ((
ušt32_t
)0x00000100è

	)

2888 
	#AFIO_MAPR2_TIM14_REMAP
 ((
ušt32_t
)0x00000200è

	)

2889 
	#AFIO_MAPR2_FSMC_NADV_REMAP
 ((
ušt32_t
)0x00000400è

	)

2899 
	#SysTick_CTRL_ENABLE
 ((
ušt32_t
)0x00000001è

	)

2900 
	#SysTick_CTRL_TICKINT
 ((
ušt32_t
)0x00000002è

	)

2901 
	#SysTick_CTRL_CLKSOURCE
 ((
ušt32_t
)0x00000004è

	)

2902 
	#SysTick_CTRL_COUNTFLAG
 ((
ušt32_t
)0x00010000è

	)

2905 
	#SysTick_LOAD_RELOAD
 ((
ušt32_t
)0x00FFFFFFè

	)

2908 
	#SysTick_VAL_CURRENT
 ((
ušt32_t
)0x00FFFFFFè

	)

2911 
	#SysTick_CALIB_TENMS
 ((
ušt32_t
)0x00FFFFFFè

	)

2912 
	#SysTick_CALIB_SKEW
 ((
ušt32_t
)0x40000000è

	)

2913 
	#SysTick_CALIB_NOREF
 ((
ušt32_t
)0x80000000è

	)

2922 
	#NVIC_ISER_SETENA
 ((
ušt32_t
)0xFFFFFFFFè

	)

2923 
	#NVIC_ISER_SETENA_0
 ((
ušt32_t
)0x00000001è

	)

2924 
	#NVIC_ISER_SETENA_1
 ((
ušt32_t
)0x00000002è

	)

2925 
	#NVIC_ISER_SETENA_2
 ((
ušt32_t
)0x00000004è

	)

2926 
	#NVIC_ISER_SETENA_3
 ((
ušt32_t
)0x00000008è

	)

2927 
	#NVIC_ISER_SETENA_4
 ((
ušt32_t
)0x00000010è

	)

2928 
	#NVIC_ISER_SETENA_5
 ((
ušt32_t
)0x00000020è

	)

2929 
	#NVIC_ISER_SETENA_6
 ((
ušt32_t
)0x00000040è

	)

2930 
	#NVIC_ISER_SETENA_7
 ((
ušt32_t
)0x00000080è

	)

2931 
	#NVIC_ISER_SETENA_8
 ((
ušt32_t
)0x00000100è

	)

2932 
	#NVIC_ISER_SETENA_9
 ((
ušt32_t
)0x00000200è

	)

2933 
	#NVIC_ISER_SETENA_10
 ((
ušt32_t
)0x00000400è

	)

2934 
	#NVIC_ISER_SETENA_11
 ((
ušt32_t
)0x00000800è

	)

2935 
	#NVIC_ISER_SETENA_12
 ((
ušt32_t
)0x00001000è

	)

2936 
	#NVIC_ISER_SETENA_13
 ((
ušt32_t
)0x00002000è

	)

2937 
	#NVIC_ISER_SETENA_14
 ((
ušt32_t
)0x00004000è

	)

2938 
	#NVIC_ISER_SETENA_15
 ((
ušt32_t
)0x00008000è

	)

2939 
	#NVIC_ISER_SETENA_16
 ((
ušt32_t
)0x00010000è

	)

2940 
	#NVIC_ISER_SETENA_17
 ((
ušt32_t
)0x00020000è

	)

2941 
	#NVIC_ISER_SETENA_18
 ((
ušt32_t
)0x00040000è

	)

2942 
	#NVIC_ISER_SETENA_19
 ((
ušt32_t
)0x00080000è

	)

2943 
	#NVIC_ISER_SETENA_20
 ((
ušt32_t
)0x00100000è

	)

2944 
	#NVIC_ISER_SETENA_21
 ((
ušt32_t
)0x00200000è

	)

2945 
	#NVIC_ISER_SETENA_22
 ((
ušt32_t
)0x00400000è

	)

2946 
	#NVIC_ISER_SETENA_23
 ((
ušt32_t
)0x00800000è

	)

2947 
	#NVIC_ISER_SETENA_24
 ((
ušt32_t
)0x01000000è

	)

2948 
	#NVIC_ISER_SETENA_25
 ((
ušt32_t
)0x02000000è

	)

2949 
	#NVIC_ISER_SETENA_26
 ((
ušt32_t
)0x04000000è

	)

2950 
	#NVIC_ISER_SETENA_27
 ((
ušt32_t
)0x08000000è

	)

2951 
	#NVIC_ISER_SETENA_28
 ((
ušt32_t
)0x10000000è

	)

2952 
	#NVIC_ISER_SETENA_29
 ((
ušt32_t
)0x20000000è

	)

2953 
	#NVIC_ISER_SETENA_30
 ((
ušt32_t
)0x40000000è

	)

2954 
	#NVIC_ISER_SETENA_31
 ((
ušt32_t
)0x80000000è

	)

2957 
	#NVIC_ICER_CLRENA
 ((
ušt32_t
)0xFFFFFFFFè

	)

2958 
	#NVIC_ICER_CLRENA_0
 ((
ušt32_t
)0x00000001è

	)

2959 
	#NVIC_ICER_CLRENA_1
 ((
ušt32_t
)0x00000002è

	)

2960 
	#NVIC_ICER_CLRENA_2
 ((
ušt32_t
)0x00000004è

	)

2961 
	#NVIC_ICER_CLRENA_3
 ((
ušt32_t
)0x00000008è

	)

2962 
	#NVIC_ICER_CLRENA_4
 ((
ušt32_t
)0x00000010è

	)

2963 
	#NVIC_ICER_CLRENA_5
 ((
ušt32_t
)0x00000020è

	)

2964 
	#NVIC_ICER_CLRENA_6
 ((
ušt32_t
)0x00000040è

	)

2965 
	#NVIC_ICER_CLRENA_7
 ((
ušt32_t
)0x00000080è

	)

2966 
	#NVIC_ICER_CLRENA_8
 ((
ušt32_t
)0x00000100è

	)

2967 
	#NVIC_ICER_CLRENA_9
 ((
ušt32_t
)0x00000200è

	)

2968 
	#NVIC_ICER_CLRENA_10
 ((
ušt32_t
)0x00000400è

	)

2969 
	#NVIC_ICER_CLRENA_11
 ((
ušt32_t
)0x00000800è

	)

2970 
	#NVIC_ICER_CLRENA_12
 ((
ušt32_t
)0x00001000è

	)

2971 
	#NVIC_ICER_CLRENA_13
 ((
ušt32_t
)0x00002000è

	)

2972 
	#NVIC_ICER_CLRENA_14
 ((
ušt32_t
)0x00004000è

	)

2973 
	#NVIC_ICER_CLRENA_15
 ((
ušt32_t
)0x00008000è

	)

2974 
	#NVIC_ICER_CLRENA_16
 ((
ušt32_t
)0x00010000è

	)

2975 
	#NVIC_ICER_CLRENA_17
 ((
ušt32_t
)0x00020000è

	)

2976 
	#NVIC_ICER_CLRENA_18
 ((
ušt32_t
)0x00040000è

	)

2977 
	#NVIC_ICER_CLRENA_19
 ((
ušt32_t
)0x00080000è

	)

2978 
	#NVIC_ICER_CLRENA_20
 ((
ušt32_t
)0x00100000è

	)

2979 
	#NVIC_ICER_CLRENA_21
 ((
ušt32_t
)0x00200000è

	)

2980 
	#NVIC_ICER_CLRENA_22
 ((
ušt32_t
)0x00400000è

	)

2981 
	#NVIC_ICER_CLRENA_23
 ((
ušt32_t
)0x00800000è

	)

2982 
	#NVIC_ICER_CLRENA_24
 ((
ušt32_t
)0x01000000è

	)

2983 
	#NVIC_ICER_CLRENA_25
 ((
ušt32_t
)0x02000000è

	)

2984 
	#NVIC_ICER_CLRENA_26
 ((
ušt32_t
)0x04000000è

	)

2985 
	#NVIC_ICER_CLRENA_27
 ((
ušt32_t
)0x08000000è

	)

2986 
	#NVIC_ICER_CLRENA_28
 ((
ušt32_t
)0x10000000è

	)

2987 
	#NVIC_ICER_CLRENA_29
 ((
ušt32_t
)0x20000000è

	)

2988 
	#NVIC_ICER_CLRENA_30
 ((
ušt32_t
)0x40000000è

	)

2989 
	#NVIC_ICER_CLRENA_31
 ((
ušt32_t
)0x80000000è

	)

2992 
	#NVIC_ISPR_SETPEND
 ((
ušt32_t
)0xFFFFFFFFè

	)

2993 
	#NVIC_ISPR_SETPEND_0
 ((
ušt32_t
)0x00000001è

	)

2994 
	#NVIC_ISPR_SETPEND_1
 ((
ušt32_t
)0x00000002è

	)

2995 
	#NVIC_ISPR_SETPEND_2
 ((
ušt32_t
)0x00000004è

	)

2996 
	#NVIC_ISPR_SETPEND_3
 ((
ušt32_t
)0x00000008è

	)

2997 
	#NVIC_ISPR_SETPEND_4
 ((
ušt32_t
)0x00000010è

	)

2998 
	#NVIC_ISPR_SETPEND_5
 ((
ušt32_t
)0x00000020è

	)

2999 
	#NVIC_ISPR_SETPEND_6
 ((
ušt32_t
)0x00000040è

	)

3000 
	#NVIC_ISPR_SETPEND_7
 ((
ušt32_t
)0x00000080è

	)

3001 
	#NVIC_ISPR_SETPEND_8
 ((
ušt32_t
)0x00000100è

	)

3002 
	#NVIC_ISPR_SETPEND_9
 ((
ušt32_t
)0x00000200è

	)

3003 
	#NVIC_ISPR_SETPEND_10
 ((
ušt32_t
)0x00000400è

	)

3004 
	#NVIC_ISPR_SETPEND_11
 ((
ušt32_t
)0x00000800è

	)

3005 
	#NVIC_ISPR_SETPEND_12
 ((
ušt32_t
)0x00001000è

	)

3006 
	#NVIC_ISPR_SETPEND_13
 ((
ušt32_t
)0x00002000è

	)

3007 
	#NVIC_ISPR_SETPEND_14
 ((
ušt32_t
)0x00004000è

	)

3008 
	#NVIC_ISPR_SETPEND_15
 ((
ušt32_t
)0x00008000è

	)

3009 
	#NVIC_ISPR_SETPEND_16
 ((
ušt32_t
)0x00010000è

	)

3010 
	#NVIC_ISPR_SETPEND_17
 ((
ušt32_t
)0x00020000è

	)

3011 
	#NVIC_ISPR_SETPEND_18
 ((
ušt32_t
)0x00040000è

	)

3012 
	#NVIC_ISPR_SETPEND_19
 ((
ušt32_t
)0x00080000è

	)

3013 
	#NVIC_ISPR_SETPEND_20
 ((
ušt32_t
)0x00100000è

	)

3014 
	#NVIC_ISPR_SETPEND_21
 ((
ušt32_t
)0x00200000è

	)

3015 
	#NVIC_ISPR_SETPEND_22
 ((
ušt32_t
)0x00400000è

	)

3016 
	#NVIC_ISPR_SETPEND_23
 ((
ušt32_t
)0x00800000è

	)

3017 
	#NVIC_ISPR_SETPEND_24
 ((
ušt32_t
)0x01000000è

	)

3018 
	#NVIC_ISPR_SETPEND_25
 ((
ušt32_t
)0x02000000è

	)

3019 
	#NVIC_ISPR_SETPEND_26
 ((
ušt32_t
)0x04000000è

	)

3020 
	#NVIC_ISPR_SETPEND_27
 ((
ušt32_t
)0x08000000è

	)

3021 
	#NVIC_ISPR_SETPEND_28
 ((
ušt32_t
)0x10000000è

	)

3022 
	#NVIC_ISPR_SETPEND_29
 ((
ušt32_t
)0x20000000è

	)

3023 
	#NVIC_ISPR_SETPEND_30
 ((
ušt32_t
)0x40000000è

	)

3024 
	#NVIC_ISPR_SETPEND_31
 ((
ušt32_t
)0x80000000è

	)

3027 
	#NVIC_ICPR_CLRPEND
 ((
ušt32_t
)0xFFFFFFFFè

	)

3028 
	#NVIC_ICPR_CLRPEND_0
 ((
ušt32_t
)0x00000001è

	)

3029 
	#NVIC_ICPR_CLRPEND_1
 ((
ušt32_t
)0x00000002è

	)

3030 
	#NVIC_ICPR_CLRPEND_2
 ((
ušt32_t
)0x00000004è

	)

3031 
	#NVIC_ICPR_CLRPEND_3
 ((
ušt32_t
)0x00000008è

	)

3032 
	#NVIC_ICPR_CLRPEND_4
 ((
ušt32_t
)0x00000010è

	)

3033 
	#NVIC_ICPR_CLRPEND_5
 ((
ušt32_t
)0x00000020è

	)

3034 
	#NVIC_ICPR_CLRPEND_6
 ((
ušt32_t
)0x00000040è

	)

3035 
	#NVIC_ICPR_CLRPEND_7
 ((
ušt32_t
)0x00000080è

	)

3036 
	#NVIC_ICPR_CLRPEND_8
 ((
ušt32_t
)0x00000100è

	)

3037 
	#NVIC_ICPR_CLRPEND_9
 ((
ušt32_t
)0x00000200è

	)

3038 
	#NVIC_ICPR_CLRPEND_10
 ((
ušt32_t
)0x00000400è

	)

3039 
	#NVIC_ICPR_CLRPEND_11
 ((
ušt32_t
)0x00000800è

	)

3040 
	#NVIC_ICPR_CLRPEND_12
 ((
ušt32_t
)0x00001000è

	)

3041 
	#NVIC_ICPR_CLRPEND_13
 ((
ušt32_t
)0x00002000è

	)

3042 
	#NVIC_ICPR_CLRPEND_14
 ((
ušt32_t
)0x00004000è

	)

3043 
	#NVIC_ICPR_CLRPEND_15
 ((
ušt32_t
)0x00008000è

	)

3044 
	#NVIC_ICPR_CLRPEND_16
 ((
ušt32_t
)0x00010000è

	)

3045 
	#NVIC_ICPR_CLRPEND_17
 ((
ušt32_t
)0x00020000è

	)

3046 
	#NVIC_ICPR_CLRPEND_18
 ((
ušt32_t
)0x00040000è

	)

3047 
	#NVIC_ICPR_CLRPEND_19
 ((
ušt32_t
)0x00080000è

	)

3048 
	#NVIC_ICPR_CLRPEND_20
 ((
ušt32_t
)0x00100000è

	)

3049 
	#NVIC_ICPR_CLRPEND_21
 ((
ušt32_t
)0x00200000è

	)

3050 
	#NVIC_ICPR_CLRPEND_22
 ((
ušt32_t
)0x00400000è

	)

3051 
	#NVIC_ICPR_CLRPEND_23
 ((
ušt32_t
)0x00800000è

	)

3052 
	#NVIC_ICPR_CLRPEND_24
 ((
ušt32_t
)0x01000000è

	)

3053 
	#NVIC_ICPR_CLRPEND_25
 ((
ušt32_t
)0x02000000è

	)

3054 
	#NVIC_ICPR_CLRPEND_26
 ((
ušt32_t
)0x04000000è

	)

3055 
	#NVIC_ICPR_CLRPEND_27
 ((
ušt32_t
)0x08000000è

	)

3056 
	#NVIC_ICPR_CLRPEND_28
 ((
ušt32_t
)0x10000000è

	)

3057 
	#NVIC_ICPR_CLRPEND_29
 ((
ušt32_t
)0x20000000è

	)

3058 
	#NVIC_ICPR_CLRPEND_30
 ((
ušt32_t
)0x40000000è

	)

3059 
	#NVIC_ICPR_CLRPEND_31
 ((
ušt32_t
)0x80000000è

	)

3062 
	#NVIC_IABR_ACTIVE
 ((
ušt32_t
)0xFFFFFFFFè

	)

3063 
	#NVIC_IABR_ACTIVE_0
 ((
ušt32_t
)0x00000001è

	)

3064 
	#NVIC_IABR_ACTIVE_1
 ((
ušt32_t
)0x00000002è

	)

3065 
	#NVIC_IABR_ACTIVE_2
 ((
ušt32_t
)0x00000004è

	)

3066 
	#NVIC_IABR_ACTIVE_3
 ((
ušt32_t
)0x00000008è

	)

3067 
	#NVIC_IABR_ACTIVE_4
 ((
ušt32_t
)0x00000010è

	)

3068 
	#NVIC_IABR_ACTIVE_5
 ((
ušt32_t
)0x00000020è

	)

3069 
	#NVIC_IABR_ACTIVE_6
 ((
ušt32_t
)0x00000040è

	)

3070 
	#NVIC_IABR_ACTIVE_7
 ((
ušt32_t
)0x00000080è

	)

3071 
	#NVIC_IABR_ACTIVE_8
 ((
ušt32_t
)0x00000100è

	)

3072 
	#NVIC_IABR_ACTIVE_9
 ((
ušt32_t
)0x00000200è

	)

3073 
	#NVIC_IABR_ACTIVE_10
 ((
ušt32_t
)0x00000400è

	)

3074 
	#NVIC_IABR_ACTIVE_11
 ((
ušt32_t
)0x00000800è

	)

3075 
	#NVIC_IABR_ACTIVE_12
 ((
ušt32_t
)0x00001000è

	)

3076 
	#NVIC_IABR_ACTIVE_13
 ((
ušt32_t
)0x00002000è

	)

3077 
	#NVIC_IABR_ACTIVE_14
 ((
ušt32_t
)0x00004000è

	)

3078 
	#NVIC_IABR_ACTIVE_15
 ((
ušt32_t
)0x00008000è

	)

3079 
	#NVIC_IABR_ACTIVE_16
 ((
ušt32_t
)0x00010000è

	)

3080 
	#NVIC_IABR_ACTIVE_17
 ((
ušt32_t
)0x00020000è

	)

3081 
	#NVIC_IABR_ACTIVE_18
 ((
ušt32_t
)0x00040000è

	)

3082 
	#NVIC_IABR_ACTIVE_19
 ((
ušt32_t
)0x00080000è

	)

3083 
	#NVIC_IABR_ACTIVE_20
 ((
ušt32_t
)0x00100000è

	)

3084 
	#NVIC_IABR_ACTIVE_21
 ((
ušt32_t
)0x00200000è

	)

3085 
	#NVIC_IABR_ACTIVE_22
 ((
ušt32_t
)0x00400000è

	)

3086 
	#NVIC_IABR_ACTIVE_23
 ((
ušt32_t
)0x00800000è

	)

3087 
	#NVIC_IABR_ACTIVE_24
 ((
ušt32_t
)0x01000000è

	)

3088 
	#NVIC_IABR_ACTIVE_25
 ((
ušt32_t
)0x02000000è

	)

3089 
	#NVIC_IABR_ACTIVE_26
 ((
ušt32_t
)0x04000000è

	)

3090 
	#NVIC_IABR_ACTIVE_27
 ((
ušt32_t
)0x08000000è

	)

3091 
	#NVIC_IABR_ACTIVE_28
 ((
ušt32_t
)0x10000000è

	)

3092 
	#NVIC_IABR_ACTIVE_29
 ((
ušt32_t
)0x20000000è

	)

3093 
	#NVIC_IABR_ACTIVE_30
 ((
ušt32_t
)0x40000000è

	)

3094 
	#NVIC_IABR_ACTIVE_31
 ((
ušt32_t
)0x80000000è

	)

3097 
	#NVIC_IPR0_PRI_0
 ((
ušt32_t
)0x000000FFè

	)

3098 
	#NVIC_IPR0_PRI_1
 ((
ušt32_t
)0x0000FF00è

	)

3099 
	#NVIC_IPR0_PRI_2
 ((
ušt32_t
)0x00FF0000è

	)

3100 
	#NVIC_IPR0_PRI_3
 ((
ušt32_t
)0xFF000000è

	)

3103 
	#NVIC_IPR1_PRI_4
 ((
ušt32_t
)0x000000FFè

	)

3104 
	#NVIC_IPR1_PRI_5
 ((
ušt32_t
)0x0000FF00è

	)

3105 
	#NVIC_IPR1_PRI_6
 ((
ušt32_t
)0x00FF0000è

	)

3106 
	#NVIC_IPR1_PRI_7
 ((
ušt32_t
)0xFF000000è

	)

3109 
	#NVIC_IPR2_PRI_8
 ((
ušt32_t
)0x000000FFè

	)

3110 
	#NVIC_IPR2_PRI_9
 ((
ušt32_t
)0x0000FF00è

	)

3111 
	#NVIC_IPR2_PRI_10
 ((
ušt32_t
)0x00FF0000è

	)

3112 
	#NVIC_IPR2_PRI_11
 ((
ušt32_t
)0xFF000000è

	)

3115 
	#NVIC_IPR3_PRI_12
 ((
ušt32_t
)0x000000FFè

	)

3116 
	#NVIC_IPR3_PRI_13
 ((
ušt32_t
)0x0000FF00è

	)

3117 
	#NVIC_IPR3_PRI_14
 ((
ušt32_t
)0x00FF0000è

	)

3118 
	#NVIC_IPR3_PRI_15
 ((
ušt32_t
)0xFF000000è

	)

3121 
	#NVIC_IPR4_PRI_16
 ((
ušt32_t
)0x000000FFè

	)

3122 
	#NVIC_IPR4_PRI_17
 ((
ušt32_t
)0x0000FF00è

	)

3123 
	#NVIC_IPR4_PRI_18
 ((
ušt32_t
)0x00FF0000è

	)

3124 
	#NVIC_IPR4_PRI_19
 ((
ušt32_t
)0xFF000000è

	)

3127 
	#NVIC_IPR5_PRI_20
 ((
ušt32_t
)0x000000FFè

	)

3128 
	#NVIC_IPR5_PRI_21
 ((
ušt32_t
)0x0000FF00è

	)

3129 
	#NVIC_IPR5_PRI_22
 ((
ušt32_t
)0x00FF0000è

	)

3130 
	#NVIC_IPR5_PRI_23
 ((
ušt32_t
)0xFF000000è

	)

3133 
	#NVIC_IPR6_PRI_24
 ((
ušt32_t
)0x000000FFè

	)

3134 
	#NVIC_IPR6_PRI_25
 ((
ušt32_t
)0x0000FF00è

	)

3135 
	#NVIC_IPR6_PRI_26
 ((
ušt32_t
)0x00FF0000è

	)

3136 
	#NVIC_IPR6_PRI_27
 ((
ušt32_t
)0xFF000000è

	)

3139 
	#NVIC_IPR7_PRI_28
 ((
ušt32_t
)0x000000FFè

	)

3140 
	#NVIC_IPR7_PRI_29
 ((
ušt32_t
)0x0000FF00è

	)

3141 
	#NVIC_IPR7_PRI_30
 ((
ušt32_t
)0x00FF0000è

	)

3142 
	#NVIC_IPR7_PRI_31
 ((
ušt32_t
)0xFF000000è

	)

3145 
	#SCB_CPUID_REVISION
 ((
ušt32_t
)0x0000000Fè

	)

3146 
	#SCB_CPUID_PARTNO
 ((
ušt32_t
)0x0000FFF0è

	)

3147 
	#SCB_CPUID_CÚ¡ªt
 ((
ušt32_t
)0x000F0000è

	)

3148 
	#SCB_CPUID_VARIANT
 ((
ušt32_t
)0x00F00000è

	)

3149 
	#SCB_CPUID_IMPLEMENTER
 ((
ušt32_t
)0xFF000000è

	)

3152 
	#SCB_ICSR_VECTACTIVE
 ((
ušt32_t
)0x000001FFè

	)

3153 
	#SCB_ICSR_RETTOBASE
 ((
ušt32_t
)0x00000800è

	)

3154 
	#SCB_ICSR_VECTPENDING
 ((
ušt32_t
)0x003FF000è

	)

3155 
	#SCB_ICSR_ISRPENDING
 ((
ušt32_t
)0x00400000è

	)

3156 
	#SCB_ICSR_ISRPREEMPT
 ((
ušt32_t
)0x00800000è

	)

3157 
	#SCB_ICSR_PENDSTCLR
 ((
ušt32_t
)0x02000000è

	)

3158 
	#SCB_ICSR_PENDSTSET
 ((
ušt32_t
)0x04000000è

	)

3159 
	#SCB_ICSR_PENDSVCLR
 ((
ušt32_t
)0x08000000è

	)

3160 
	#SCB_ICSR_PENDSVSET
 ((
ušt32_t
)0x10000000è

	)

3161 
	#SCB_ICSR_NMIPENDSET
 ((
ušt32_t
)0x80000000è

	)

3164 
	#SCB_VTOR_TBLOFF
 ((
ušt32_t
)0x1FFFFF80è

	)

3165 
	#SCB_VTOR_TBLBASE
 ((
ušt32_t
)0x20000000è

	)

3168 
	#SCB_AIRCR_VECTRESET
 ((
ušt32_t
)0x00000001è

	)

3169 
	#SCB_AIRCR_VECTCLRACTIVE
 ((
ušt32_t
)0x00000002è

	)

3170 
	#SCB_AIRCR_SYSRESETREQ
 ((
ušt32_t
)0x00000004è

	)

3172 
	#SCB_AIRCR_PRIGROUP
 ((
ušt32_t
)0x00000700è

	)

3173 
	#SCB_AIRCR_PRIGROUP_0
 ((
ušt32_t
)0x00000100è

	)

3174 
	#SCB_AIRCR_PRIGROUP_1
 ((
ušt32_t
)0x00000200è

	)

3175 
	#SCB_AIRCR_PRIGROUP_2
 ((
ušt32_t
)0x00000400è

	)

3178 
	#SCB_AIRCR_PRIGROUP0
 ((
ušt32_t
)0x00000000è

	)

3179 
	#SCB_AIRCR_PRIGROUP1
 ((
ušt32_t
)0x00000100è

	)

3180 
	#SCB_AIRCR_PRIGROUP2
 ((
ušt32_t
)0x00000200è

	)

3181 
	#SCB_AIRCR_PRIGROUP3
 ((
ušt32_t
)0x00000300è

	)

3182 
	#SCB_AIRCR_PRIGROUP4
 ((
ušt32_t
)0x00000400è

	)

3183 
	#SCB_AIRCR_PRIGROUP5
 ((
ušt32_t
)0x00000500è

	)

3184 
	#SCB_AIRCR_PRIGROUP6
 ((
ušt32_t
)0x00000600è

	)

3185 
	#SCB_AIRCR_PRIGROUP7
 ((
ušt32_t
)0x00000700è

	)

3187 
	#SCB_AIRCR_ENDIANESS
 ((
ušt32_t
)0x00008000è

	)

3188 
	#SCB_AIRCR_VECTKEY
 ((
ušt32_t
)0xFFFF0000è

	)

3191 
	#SCB_SCR_SLEEPONEXIT
 ((
ušt8_t
)0x02è

	)

3192 
	#SCB_SCR_SLEEPDEEP
 ((
ušt8_t
)0x04è

	)

3193 
	#SCB_SCR_SEVONPEND
 ((
ušt8_t
)0x10è

	)

3196 
	#SCB_CCR_NONBASETHRDENA
 ((
ušt16_t
)0x0001è

	)

3197 
	#SCB_CCR_USERSETMPEND
 ((
ušt16_t
)0x0002è

	)

3198 
	#SCB_CCR_UNALIGN_TRP
 ((
ušt16_t
)0x0008è

	)

3199 
	#SCB_CCR_DIV_0_TRP
 ((
ušt16_t
)0x0010è

	)

3200 
	#SCB_CCR_BFHFNMIGN
 ((
ušt16_t
)0x0100è

	)

3201 
	#SCB_CCR_STKALIGN
 ((
ušt16_t
)0x0200è

	)

3204 
	#SCB_SHPR_PRI_N
 ((
ušt32_t
)0x000000FFè

	)

3205 
	#SCB_SHPR_PRI_N1
 ((
ušt32_t
)0x0000FF00è

	)

3206 
	#SCB_SHPR_PRI_N2
 ((
ušt32_t
)0x00FF0000è

	)

3207 
	#SCB_SHPR_PRI_N3
 ((
ušt32_t
)0xFF000000è

	)

3210 
	#SCB_SHCSR_MEMFAULTACT
 ((
ušt32_t
)0x00000001è

	)

3211 
	#SCB_SHCSR_BUSFAULTACT
 ((
ušt32_t
)0x00000002è

	)

3212 
	#SCB_SHCSR_USGFAULTACT
 ((
ušt32_t
)0x00000008è

	)

3213 
	#SCB_SHCSR_SVCALLACT
 ((
ušt32_t
)0x00000080è

	)

3214 
	#SCB_SHCSR_MONITORACT
 ((
ušt32_t
)0x00000100è

	)

3215 
	#SCB_SHCSR_PENDSVACT
 ((
ušt32_t
)0x00000400è

	)

3216 
	#SCB_SHCSR_SYSTICKACT
 ((
ušt32_t
)0x00000800è

	)

3217 
	#SCB_SHCSR_USGFAULTPENDED
 ((
ušt32_t
)0x00001000è

	)

3218 
	#SCB_SHCSR_MEMFAULTPENDED
 ((
ušt32_t
)0x00002000è

	)

3219 
	#SCB_SHCSR_BUSFAULTPENDED
 ((
ušt32_t
)0x00004000è

	)

3220 
	#SCB_SHCSR_SVCALLPENDED
 ((
ušt32_t
)0x00008000è

	)

3221 
	#SCB_SHCSR_MEMFAULTENA
 ((
ušt32_t
)0x00010000è

	)

3222 
	#SCB_SHCSR_BUSFAULTENA
 ((
ušt32_t
)0x00020000è

	)

3223 
	#SCB_SHCSR_USGFAULTENA
 ((
ušt32_t
)0x00040000è

	)

3227 
	#SCB_CFSR_IACCVIOL
 ((
ušt32_t
)0x00000001è

	)

3228 
	#SCB_CFSR_DACCVIOL
 ((
ušt32_t
)0x00000002è

	)

3229 
	#SCB_CFSR_MUNSTKERR
 ((
ušt32_t
)0x00000008è

	)

3230 
	#SCB_CFSR_MSTKERR
 ((
ušt32_t
)0x00000010è

	)

3231 
	#SCB_CFSR_MMARVALID
 ((
ušt32_t
)0x00000080è

	)

3233 
	#SCB_CFSR_IBUSERR
 ((
ušt32_t
)0x00000100è

	)

3234 
	#SCB_CFSR_PRECISERR
 ((
ušt32_t
)0x00000200è

	)

3235 
	#SCB_CFSR_IMPRECISERR
 ((
ušt32_t
)0x00000400è

	)

3236 
	#SCB_CFSR_UNSTKERR
 ((
ušt32_t
)0x00000800è

	)

3237 
	#SCB_CFSR_STKERR
 ((
ušt32_t
)0x00001000è

	)

3238 
	#SCB_CFSR_BFARVALID
 ((
ušt32_t
)0x00008000è

	)

3240 
	#SCB_CFSR_UNDEFINSTR
 ((
ušt32_t
)0x00010000è

	)

3241 
	#SCB_CFSR_INVSTATE
 ((
ušt32_t
)0x00020000è

	)

3242 
	#SCB_CFSR_INVPC
 ((
ušt32_t
)0x00040000è

	)

3243 
	#SCB_CFSR_NOCP
 ((
ušt32_t
)0x00080000è

	)

3244 
	#SCB_CFSR_UNALIGNED
 ((
ušt32_t
)0x01000000è

	)

3245 
	#SCB_CFSR_DIVBYZERO
 ((
ušt32_t
)0x02000000è

	)

3248 
	#SCB_HFSR_VECTTBL
 ((
ušt32_t
)0x00000002è

	)

3249 
	#SCB_HFSR_FORCED
 ((
ušt32_t
)0x40000000è

	)

3250 
	#SCB_HFSR_DEBUGEVT
 ((
ušt32_t
)0x80000000è

	)

3253 
	#SCB_DFSR_HALTED
 ((
ušt8_t
)0x01è

	)

3254 
	#SCB_DFSR_BKPT
 ((
ušt8_t
)0x02è

	)

3255 
	#SCB_DFSR_DWTTRAP
 ((
ušt8_t
)0x04è

	)

3256 
	#SCB_DFSR_VCATCH
 ((
ušt8_t
)0x08è

	)

3257 
	#SCB_DFSR_EXTERNAL
 ((
ušt8_t
)0x10è

	)

3260 
	#SCB_MMFAR_ADDRESS
 ((
ušt32_t
)0xFFFFFFFFè

	)

3263 
	#SCB_BFAR_ADDRESS
 ((
ušt32_t
)0xFFFFFFFFè

	)

3266 
	#SCB_AFSR_IMPDEF
 ((
ušt32_t
)0xFFFFFFFFè

	)

3275 
	#EXTI_IMR_MR0
 ((
ušt32_t
)0x00000001è

	)

3276 
	#EXTI_IMR_MR1
 ((
ušt32_t
)0x00000002è

	)

3277 
	#EXTI_IMR_MR2
 ((
ušt32_t
)0x00000004è

	)

3278 
	#EXTI_IMR_MR3
 ((
ušt32_t
)0x00000008è

	)

3279 
	#EXTI_IMR_MR4
 ((
ušt32_t
)0x00000010è

	)

3280 
	#EXTI_IMR_MR5
 ((
ušt32_t
)0x00000020è

	)

3281 
	#EXTI_IMR_MR6
 ((
ušt32_t
)0x00000040è

	)

3282 
	#EXTI_IMR_MR7
 ((
ušt32_t
)0x00000080è

	)

3283 
	#EXTI_IMR_MR8
 ((
ušt32_t
)0x00000100è

	)

3284 
	#EXTI_IMR_MR9
 ((
ušt32_t
)0x00000200è

	)

3285 
	#EXTI_IMR_MR10
 ((
ušt32_t
)0x00000400è

	)

3286 
	#EXTI_IMR_MR11
 ((
ušt32_t
)0x00000800è

	)

3287 
	#EXTI_IMR_MR12
 ((
ušt32_t
)0x00001000è

	)

3288 
	#EXTI_IMR_MR13
 ((
ušt32_t
)0x00002000è

	)

3289 
	#EXTI_IMR_MR14
 ((
ušt32_t
)0x00004000è

	)

3290 
	#EXTI_IMR_MR15
 ((
ušt32_t
)0x00008000è

	)

3291 
	#EXTI_IMR_MR16
 ((
ušt32_t
)0x00010000è

	)

3292 
	#EXTI_IMR_MR17
 ((
ušt32_t
)0x00020000è

	)

3293 
	#EXTI_IMR_MR18
 ((
ušt32_t
)0x00040000è

	)

3294 
	#EXTI_IMR_MR19
 ((
ušt32_t
)0x00080000è

	)

3297 
	#EXTI_EMR_MR0
 ((
ušt32_t
)0x00000001è

	)

3298 
	#EXTI_EMR_MR1
 ((
ušt32_t
)0x00000002è

	)

3299 
	#EXTI_EMR_MR2
 ((
ušt32_t
)0x00000004è

	)

3300 
	#EXTI_EMR_MR3
 ((
ušt32_t
)0x00000008è

	)

3301 
	#EXTI_EMR_MR4
 ((
ušt32_t
)0x00000010è

	)

3302 
	#EXTI_EMR_MR5
 ((
ušt32_t
)0x00000020è

	)

3303 
	#EXTI_EMR_MR6
 ((
ušt32_t
)0x00000040è

	)

3304 
	#EXTI_EMR_MR7
 ((
ušt32_t
)0x00000080è

	)

3305 
	#EXTI_EMR_MR8
 ((
ušt32_t
)0x00000100è

	)

3306 
	#EXTI_EMR_MR9
 ((
ušt32_t
)0x00000200è

	)

3307 
	#EXTI_EMR_MR10
 ((
ušt32_t
)0x00000400è

	)

3308 
	#EXTI_EMR_MR11
 ((
ušt32_t
)0x00000800è

	)

3309 
	#EXTI_EMR_MR12
 ((
ušt32_t
)0x00001000è

	)

3310 
	#EXTI_EMR_MR13
 ((
ušt32_t
)0x00002000è

	)

3311 
	#EXTI_EMR_MR14
 ((
ušt32_t
)0x00004000è

	)

3312 
	#EXTI_EMR_MR15
 ((
ušt32_t
)0x00008000è

	)

3313 
	#EXTI_EMR_MR16
 ((
ušt32_t
)0x00010000è

	)

3314 
	#EXTI_EMR_MR17
 ((
ušt32_t
)0x00020000è

	)

3315 
	#EXTI_EMR_MR18
 ((
ušt32_t
)0x00040000è

	)

3316 
	#EXTI_EMR_MR19
 ((
ušt32_t
)0x00080000è

	)

3319 
	#EXTI_RTSR_TR0
 ((
ušt32_t
)0x00000001è

	)

3320 
	#EXTI_RTSR_TR1
 ((
ušt32_t
)0x00000002è

	)

3321 
	#EXTI_RTSR_TR2
 ((
ušt32_t
)0x00000004è

	)

3322 
	#EXTI_RTSR_TR3
 ((
ušt32_t
)0x00000008è

	)

3323 
	#EXTI_RTSR_TR4
 ((
ušt32_t
)0x00000010è

	)

3324 
	#EXTI_RTSR_TR5
 ((
ušt32_t
)0x00000020è

	)

3325 
	#EXTI_RTSR_TR6
 ((
ušt32_t
)0x00000040è

	)

3326 
	#EXTI_RTSR_TR7
 ((
ušt32_t
)0x00000080è

	)

3327 
	#EXTI_RTSR_TR8
 ((
ušt32_t
)0x00000100è

	)

3328 
	#EXTI_RTSR_TR9
 ((
ušt32_t
)0x00000200è

	)

3329 
	#EXTI_RTSR_TR10
 ((
ušt32_t
)0x00000400è

	)

3330 
	#EXTI_RTSR_TR11
 ((
ušt32_t
)0x00000800è

	)

3331 
	#EXTI_RTSR_TR12
 ((
ušt32_t
)0x00001000è

	)

3332 
	#EXTI_RTSR_TR13
 ((
ušt32_t
)0x00002000è

	)

3333 
	#EXTI_RTSR_TR14
 ((
ušt32_t
)0x00004000è

	)

3334 
	#EXTI_RTSR_TR15
 ((
ušt32_t
)0x00008000è

	)

3335 
	#EXTI_RTSR_TR16
 ((
ušt32_t
)0x00010000è

	)

3336 
	#EXTI_RTSR_TR17
 ((
ušt32_t
)0x00020000è

	)

3337 
	#EXTI_RTSR_TR18
 ((
ušt32_t
)0x00040000è

	)

3338 
	#EXTI_RTSR_TR19
 ((
ušt32_t
)0x00080000è

	)

3341 
	#EXTI_FTSR_TR0
 ((
ušt32_t
)0x00000001è

	)

3342 
	#EXTI_FTSR_TR1
 ((
ušt32_t
)0x00000002è

	)

3343 
	#EXTI_FTSR_TR2
 ((
ušt32_t
)0x00000004è

	)

3344 
	#EXTI_FTSR_TR3
 ((
ušt32_t
)0x00000008è

	)

3345 
	#EXTI_FTSR_TR4
 ((
ušt32_t
)0x00000010è

	)

3346 
	#EXTI_FTSR_TR5
 ((
ušt32_t
)0x00000020è

	)

3347 
	#EXTI_FTSR_TR6
 ((
ušt32_t
)0x00000040è

	)

3348 
	#EXTI_FTSR_TR7
 ((
ušt32_t
)0x00000080è

	)

3349 
	#EXTI_FTSR_TR8
 ((
ušt32_t
)0x00000100è

	)

3350 
	#EXTI_FTSR_TR9
 ((
ušt32_t
)0x00000200è

	)

3351 
	#EXTI_FTSR_TR10
 ((
ušt32_t
)0x00000400è

	)

3352 
	#EXTI_FTSR_TR11
 ((
ušt32_t
)0x00000800è

	)

3353 
	#EXTI_FTSR_TR12
 ((
ušt32_t
)0x00001000è

	)

3354 
	#EXTI_FTSR_TR13
 ((
ušt32_t
)0x00002000è

	)

3355 
	#EXTI_FTSR_TR14
 ((
ušt32_t
)0x00004000è

	)

3356 
	#EXTI_FTSR_TR15
 ((
ušt32_t
)0x00008000è

	)

3357 
	#EXTI_FTSR_TR16
 ((
ušt32_t
)0x00010000è

	)

3358 
	#EXTI_FTSR_TR17
 ((
ušt32_t
)0x00020000è

	)

3359 
	#EXTI_FTSR_TR18
 ((
ušt32_t
)0x00040000è

	)

3360 
	#EXTI_FTSR_TR19
 ((
ušt32_t
)0x00080000è

	)

3363 
	#EXTI_SWIER_SWIER0
 ((
ušt32_t
)0x00000001è

	)

3364 
	#EXTI_SWIER_SWIER1
 ((
ušt32_t
)0x00000002è

	)

3365 
	#EXTI_SWIER_SWIER2
 ((
ušt32_t
)0x00000004è

	)

3366 
	#EXTI_SWIER_SWIER3
 ((
ušt32_t
)0x00000008è

	)

3367 
	#EXTI_SWIER_SWIER4
 ((
ušt32_t
)0x00000010è

	)

3368 
	#EXTI_SWIER_SWIER5
 ((
ušt32_t
)0x00000020è

	)

3369 
	#EXTI_SWIER_SWIER6
 ((
ušt32_t
)0x00000040è

	)

3370 
	#EXTI_SWIER_SWIER7
 ((
ušt32_t
)0x00000080è

	)

3371 
	#EXTI_SWIER_SWIER8
 ((
ušt32_t
)0x00000100è

	)

3372 
	#EXTI_SWIER_SWIER9
 ((
ušt32_t
)0x00000200è

	)

3373 
	#EXTI_SWIER_SWIER10
 ((
ušt32_t
)0x00000400è

	)

3374 
	#EXTI_SWIER_SWIER11
 ((
ušt32_t
)0x00000800è

	)

3375 
	#EXTI_SWIER_SWIER12
 ((
ušt32_t
)0x00001000è

	)

3376 
	#EXTI_SWIER_SWIER13
 ((
ušt32_t
)0x00002000è

	)

3377 
	#EXTI_SWIER_SWIER14
 ((
ušt32_t
)0x00004000è

	)

3378 
	#EXTI_SWIER_SWIER15
 ((
ušt32_t
)0x00008000è

	)

3379 
	#EXTI_SWIER_SWIER16
 ((
ušt32_t
)0x00010000è

	)

3380 
	#EXTI_SWIER_SWIER17
 ((
ušt32_t
)0x00020000è

	)

3381 
	#EXTI_SWIER_SWIER18
 ((
ušt32_t
)0x00040000è

	)

3382 
	#EXTI_SWIER_SWIER19
 ((
ušt32_t
)0x00080000è

	)

3385 
	#EXTI_PR_PR0
 ((
ušt32_t
)0x00000001è

	)

3386 
	#EXTI_PR_PR1
 ((
ušt32_t
)0x00000002è

	)

3387 
	#EXTI_PR_PR2
 ((
ušt32_t
)0x00000004è

	)

3388 
	#EXTI_PR_PR3
 ((
ušt32_t
)0x00000008è

	)

3389 
	#EXTI_PR_PR4
 ((
ušt32_t
)0x00000010è

	)

3390 
	#EXTI_PR_PR5
 ((
ušt32_t
)0x00000020è

	)

3391 
	#EXTI_PR_PR6
 ((
ušt32_t
)0x00000040è

	)

3392 
	#EXTI_PR_PR7
 ((
ušt32_t
)0x00000080è

	)

3393 
	#EXTI_PR_PR8
 ((
ušt32_t
)0x00000100è

	)

3394 
	#EXTI_PR_PR9
 ((
ušt32_t
)0x00000200è

	)

3395 
	#EXTI_PR_PR10
 ((
ušt32_t
)0x00000400è

	)

3396 
	#EXTI_PR_PR11
 ((
ušt32_t
)0x00000800è

	)

3397 
	#EXTI_PR_PR12
 ((
ušt32_t
)0x00001000è

	)

3398 
	#EXTI_PR_PR13
 ((
ušt32_t
)0x00002000è

	)

3399 
	#EXTI_PR_PR14
 ((
ušt32_t
)0x00004000è

	)

3400 
	#EXTI_PR_PR15
 ((
ušt32_t
)0x00008000è

	)

3401 
	#EXTI_PR_PR16
 ((
ušt32_t
)0x00010000è

	)

3402 
	#EXTI_PR_PR17
 ((
ušt32_t
)0x00020000è

	)

3403 
	#EXTI_PR_PR18
 ((
ušt32_t
)0x00040000è

	)

3404 
	#EXTI_PR_PR19
 ((
ušt32_t
)0x00080000è

	)

3413 
	#DMA_ISR_GIF1
 ((
ušt32_t
)0x00000001è

	)

3414 
	#DMA_ISR_TCIF1
 ((
ušt32_t
)0x00000002è

	)

3415 
	#DMA_ISR_HTIF1
 ((
ušt32_t
)0x00000004è

	)

3416 
	#DMA_ISR_TEIF1
 ((
ušt32_t
)0x00000008è

	)

3417 
	#DMA_ISR_GIF2
 ((
ušt32_t
)0x00000010è

	)

3418 
	#DMA_ISR_TCIF2
 ((
ušt32_t
)0x00000020è

	)

3419 
	#DMA_ISR_HTIF2
 ((
ušt32_t
)0x00000040è

	)

3420 
	#DMA_ISR_TEIF2
 ((
ušt32_t
)0x00000080è

	)

3421 
	#DMA_ISR_GIF3
 ((
ušt32_t
)0x00000100è

	)

3422 
	#DMA_ISR_TCIF3
 ((
ušt32_t
)0x00000200è

	)

3423 
	#DMA_ISR_HTIF3
 ((
ušt32_t
)0x00000400è

	)

3424 
	#DMA_ISR_TEIF3
 ((
ušt32_t
)0x00000800è

	)

3425 
	#DMA_ISR_GIF4
 ((
ušt32_t
)0x00001000è

	)

3426 
	#DMA_ISR_TCIF4
 ((
ušt32_t
)0x00002000è

	)

3427 
	#DMA_ISR_HTIF4
 ((
ušt32_t
)0x00004000è

	)

3428 
	#DMA_ISR_TEIF4
 ((
ušt32_t
)0x00008000è

	)

3429 
	#DMA_ISR_GIF5
 ((
ušt32_t
)0x00010000è

	)

3430 
	#DMA_ISR_TCIF5
 ((
ušt32_t
)0x00020000è

	)

3431 
	#DMA_ISR_HTIF5
 ((
ušt32_t
)0x00040000è

	)

3432 
	#DMA_ISR_TEIF5
 ((
ušt32_t
)0x00080000è

	)

3433 
	#DMA_ISR_GIF6
 ((
ušt32_t
)0x00100000è

	)

3434 
	#DMA_ISR_TCIF6
 ((
ušt32_t
)0x00200000è

	)

3435 
	#DMA_ISR_HTIF6
 ((
ušt32_t
)0x00400000è

	)

3436 
	#DMA_ISR_TEIF6
 ((
ušt32_t
)0x00800000è

	)

3437 
	#DMA_ISR_GIF7
 ((
ušt32_t
)0x01000000è

	)

3438 
	#DMA_ISR_TCIF7
 ((
ušt32_t
)0x02000000è

	)

3439 
	#DMA_ISR_HTIF7
 ((
ušt32_t
)0x04000000è

	)

3440 
	#DMA_ISR_TEIF7
 ((
ušt32_t
)0x08000000è

	)

3443 
	#DMA_IFCR_CGIF1
 ((
ušt32_t
)0x00000001è

	)

3444 
	#DMA_IFCR_CTCIF1
 ((
ušt32_t
)0x00000002è

	)

3445 
	#DMA_IFCR_CHTIF1
 ((
ušt32_t
)0x00000004è

	)

3446 
	#DMA_IFCR_CTEIF1
 ((
ušt32_t
)0x00000008è

	)

3447 
	#DMA_IFCR_CGIF2
 ((
ušt32_t
)0x00000010è

	)

3448 
	#DMA_IFCR_CTCIF2
 ((
ušt32_t
)0x00000020è

	)

3449 
	#DMA_IFCR_CHTIF2
 ((
ušt32_t
)0x00000040è

	)

3450 
	#DMA_IFCR_CTEIF2
 ((
ušt32_t
)0x00000080è

	)

3451 
	#DMA_IFCR_CGIF3
 ((
ušt32_t
)0x00000100è

	)

3452 
	#DMA_IFCR_CTCIF3
 ((
ušt32_t
)0x00000200è

	)

3453 
	#DMA_IFCR_CHTIF3
 ((
ušt32_t
)0x00000400è

	)

3454 
	#DMA_IFCR_CTEIF3
 ((
ušt32_t
)0x00000800è

	)

3455 
	#DMA_IFCR_CGIF4
 ((
ušt32_t
)0x00001000è

	)

3456 
	#DMA_IFCR_CTCIF4
 ((
ušt32_t
)0x00002000è

	)

3457 
	#DMA_IFCR_CHTIF4
 ((
ušt32_t
)0x00004000è

	)

3458 
	#DMA_IFCR_CTEIF4
 ((
ušt32_t
)0x00008000è

	)

3459 
	#DMA_IFCR_CGIF5
 ((
ušt32_t
)0x00010000è

	)

3460 
	#DMA_IFCR_CTCIF5
 ((
ušt32_t
)0x00020000è

	)

3461 
	#DMA_IFCR_CHTIF5
 ((
ušt32_t
)0x00040000è

	)

3462 
	#DMA_IFCR_CTEIF5
 ((
ušt32_t
)0x00080000è

	)

3463 
	#DMA_IFCR_CGIF6
 ((
ušt32_t
)0x00100000è

	)

3464 
	#DMA_IFCR_CTCIF6
 ((
ušt32_t
)0x00200000è

	)

3465 
	#DMA_IFCR_CHTIF6
 ((
ušt32_t
)0x00400000è

	)

3466 
	#DMA_IFCR_CTEIF6
 ((
ušt32_t
)0x00800000è

	)

3467 
	#DMA_IFCR_CGIF7
 ((
ušt32_t
)0x01000000è

	)

3468 
	#DMA_IFCR_CTCIF7
 ((
ušt32_t
)0x02000000è

	)

3469 
	#DMA_IFCR_CHTIF7
 ((
ušt32_t
)0x04000000è

	)

3470 
	#DMA_IFCR_CTEIF7
 ((
ušt32_t
)0x08000000è

	)

3473 
	#DMA_CCR1_EN
 ((
ušt16_t
)0x0001è

	)

3474 
	#DMA_CCR1_TCIE
 ((
ušt16_t
)0x0002è

	)

3475 
	#DMA_CCR1_HTIE
 ((
ušt16_t
)0x0004è

	)

3476 
	#DMA_CCR1_TEIE
 ((
ušt16_t
)0x0008è

	)

3477 
	#DMA_CCR1_DIR
 ((
ušt16_t
)0x0010è

	)

3478 
	#DMA_CCR1_CIRC
 ((
ušt16_t
)0x0020è

	)

3479 
	#DMA_CCR1_PINC
 ((
ušt16_t
)0x0040è

	)

3480 
	#DMA_CCR1_MINC
 ((
ušt16_t
)0x0080è

	)

3482 
	#DMA_CCR1_PSIZE
 ((
ušt16_t
)0x0300è

	)

3483 
	#DMA_CCR1_PSIZE_0
 ((
ušt16_t
)0x0100è

	)

3484 
	#DMA_CCR1_PSIZE_1
 ((
ušt16_t
)0x0200è

	)

3486 
	#DMA_CCR1_MSIZE
 ((
ušt16_t
)0x0C00è

	)

3487 
	#DMA_CCR1_MSIZE_0
 ((
ušt16_t
)0x0400è

	)

3488 
	#DMA_CCR1_MSIZE_1
 ((
ušt16_t
)0x0800è

	)

3490 
	#DMA_CCR1_PL
 ((
ušt16_t
)0x3000è

	)

3491 
	#DMA_CCR1_PL_0
 ((
ušt16_t
)0x1000è

	)

3492 
	#DMA_CCR1_PL_1
 ((
ušt16_t
)0x2000è

	)

3494 
	#DMA_CCR1_MEM2MEM
 ((
ušt16_t
)0x4000è

	)

3497 
	#DMA_CCR2_EN
 ((
ušt16_t
)0x0001è

	)

3498 
	#DMA_CCR2_TCIE
 ((
ušt16_t
)0x0002è

	)

3499 
	#DMA_CCR2_HTIE
 ((
ušt16_t
)0x0004è

	)

3500 
	#DMA_CCR2_TEIE
 ((
ušt16_t
)0x0008è

	)

3501 
	#DMA_CCR2_DIR
 ((
ušt16_t
)0x0010è

	)

3502 
	#DMA_CCR2_CIRC
 ((
ušt16_t
)0x0020è

	)

3503 
	#DMA_CCR2_PINC
 ((
ušt16_t
)0x0040è

	)

3504 
	#DMA_CCR2_MINC
 ((
ušt16_t
)0x0080è

	)

3506 
	#DMA_CCR2_PSIZE
 ((
ušt16_t
)0x0300è

	)

3507 
	#DMA_CCR2_PSIZE_0
 ((
ušt16_t
)0x0100è

	)

3508 
	#DMA_CCR2_PSIZE_1
 ((
ušt16_t
)0x0200è

	)

3510 
	#DMA_CCR2_MSIZE
 ((
ušt16_t
)0x0C00è

	)

3511 
	#DMA_CCR2_MSIZE_0
 ((
ušt16_t
)0x0400è

	)

3512 
	#DMA_CCR2_MSIZE_1
 ((
ušt16_t
)0x0800è

	)

3514 
	#DMA_CCR2_PL
 ((
ušt16_t
)0x3000è

	)

3515 
	#DMA_CCR2_PL_0
 ((
ušt16_t
)0x1000è

	)

3516 
	#DMA_CCR2_PL_1
 ((
ušt16_t
)0x2000è

	)

3518 
	#DMA_CCR2_MEM2MEM
 ((
ušt16_t
)0x4000è

	)

3521 
	#DMA_CCR3_EN
 ((
ušt16_t
)0x0001è

	)

3522 
	#DMA_CCR3_TCIE
 ((
ušt16_t
)0x0002è

	)

3523 
	#DMA_CCR3_HTIE
 ((
ušt16_t
)0x0004è

	)

3524 
	#DMA_CCR3_TEIE
 ((
ušt16_t
)0x0008è

	)

3525 
	#DMA_CCR3_DIR
 ((
ušt16_t
)0x0010è

	)

3526 
	#DMA_CCR3_CIRC
 ((
ušt16_t
)0x0020è

	)

3527 
	#DMA_CCR3_PINC
 ((
ušt16_t
)0x0040è

	)

3528 
	#DMA_CCR3_MINC
 ((
ušt16_t
)0x0080è

	)

3530 
	#DMA_CCR3_PSIZE
 ((
ušt16_t
)0x0300è

	)

3531 
	#DMA_CCR3_PSIZE_0
 ((
ušt16_t
)0x0100è

	)

3532 
	#DMA_CCR3_PSIZE_1
 ((
ušt16_t
)0x0200è

	)

3534 
	#DMA_CCR3_MSIZE
 ((
ušt16_t
)0x0C00è

	)

3535 
	#DMA_CCR3_MSIZE_0
 ((
ušt16_t
)0x0400è

	)

3536 
	#DMA_CCR3_MSIZE_1
 ((
ušt16_t
)0x0800è

	)

3538 
	#DMA_CCR3_PL
 ((
ušt16_t
)0x3000è

	)

3539 
	#DMA_CCR3_PL_0
 ((
ušt16_t
)0x1000è

	)

3540 
	#DMA_CCR3_PL_1
 ((
ušt16_t
)0x2000è

	)

3542 
	#DMA_CCR3_MEM2MEM
 ((
ušt16_t
)0x4000è

	)

3545 
	#DMA_CCR4_EN
 ((
ušt16_t
)0x0001è

	)

3546 
	#DMA_CCR4_TCIE
 ((
ušt16_t
)0x0002è

	)

3547 
	#DMA_CCR4_HTIE
 ((
ušt16_t
)0x0004è

	)

3548 
	#DMA_CCR4_TEIE
 ((
ušt16_t
)0x0008è

	)

3549 
	#DMA_CCR4_DIR
 ((
ušt16_t
)0x0010è

	)

3550 
	#DMA_CCR4_CIRC
 ((
ušt16_t
)0x0020è

	)

3551 
	#DMA_CCR4_PINC
 ((
ušt16_t
)0x0040è

	)

3552 
	#DMA_CCR4_MINC
 ((
ušt16_t
)0x0080è

	)

3554 
	#DMA_CCR4_PSIZE
 ((
ušt16_t
)0x0300è

	)

3555 
	#DMA_CCR4_PSIZE_0
 ((
ušt16_t
)0x0100è

	)

3556 
	#DMA_CCR4_PSIZE_1
 ((
ušt16_t
)0x0200è

	)

3558 
	#DMA_CCR4_MSIZE
 ((
ušt16_t
)0x0C00è

	)

3559 
	#DMA_CCR4_MSIZE_0
 ((
ušt16_t
)0x0400è

	)

3560 
	#DMA_CCR4_MSIZE_1
 ((
ušt16_t
)0x0800è

	)

3562 
	#DMA_CCR4_PL
 ((
ušt16_t
)0x3000è

	)

3563 
	#DMA_CCR4_PL_0
 ((
ušt16_t
)0x1000è

	)

3564 
	#DMA_CCR4_PL_1
 ((
ušt16_t
)0x2000è

	)

3566 
	#DMA_CCR4_MEM2MEM
 ((
ušt16_t
)0x4000è

	)

3569 
	#DMA_CCR5_EN
 ((
ušt16_t
)0x0001è

	)

3570 
	#DMA_CCR5_TCIE
 ((
ušt16_t
)0x0002è

	)

3571 
	#DMA_CCR5_HTIE
 ((
ušt16_t
)0x0004è

	)

3572 
	#DMA_CCR5_TEIE
 ((
ušt16_t
)0x0008è

	)

3573 
	#DMA_CCR5_DIR
 ((
ušt16_t
)0x0010è

	)

3574 
	#DMA_CCR5_CIRC
 ((
ušt16_t
)0x0020è

	)

3575 
	#DMA_CCR5_PINC
 ((
ušt16_t
)0x0040è

	)

3576 
	#DMA_CCR5_MINC
 ((
ušt16_t
)0x0080è

	)

3578 
	#DMA_CCR5_PSIZE
 ((
ušt16_t
)0x0300è

	)

3579 
	#DMA_CCR5_PSIZE_0
 ((
ušt16_t
)0x0100è

	)

3580 
	#DMA_CCR5_PSIZE_1
 ((
ušt16_t
)0x0200è

	)

3582 
	#DMA_CCR5_MSIZE
 ((
ušt16_t
)0x0C00è

	)

3583 
	#DMA_CCR5_MSIZE_0
 ((
ušt16_t
)0x0400è

	)

3584 
	#DMA_CCR5_MSIZE_1
 ((
ušt16_t
)0x0800è

	)

3586 
	#DMA_CCR5_PL
 ((
ušt16_t
)0x3000è

	)

3587 
	#DMA_CCR5_PL_0
 ((
ušt16_t
)0x1000è

	)

3588 
	#DMA_CCR5_PL_1
 ((
ušt16_t
)0x2000è

	)

3590 
	#DMA_CCR5_MEM2MEM
 ((
ušt16_t
)0x4000è

	)

3593 
	#DMA_CCR6_EN
 ((
ušt16_t
)0x0001è

	)

3594 
	#DMA_CCR6_TCIE
 ((
ušt16_t
)0x0002è

	)

3595 
	#DMA_CCR6_HTIE
 ((
ušt16_t
)0x0004è

	)

3596 
	#DMA_CCR6_TEIE
 ((
ušt16_t
)0x0008è

	)

3597 
	#DMA_CCR6_DIR
 ((
ušt16_t
)0x0010è

	)

3598 
	#DMA_CCR6_CIRC
 ((
ušt16_t
)0x0020è

	)

3599 
	#DMA_CCR6_PINC
 ((
ušt16_t
)0x0040è

	)

3600 
	#DMA_CCR6_MINC
 ((
ušt16_t
)0x0080è

	)

3602 
	#DMA_CCR6_PSIZE
 ((
ušt16_t
)0x0300è

	)

3603 
	#DMA_CCR6_PSIZE_0
 ((
ušt16_t
)0x0100è

	)

3604 
	#DMA_CCR6_PSIZE_1
 ((
ušt16_t
)0x0200è

	)

3606 
	#DMA_CCR6_MSIZE
 ((
ušt16_t
)0x0C00è

	)

3607 
	#DMA_CCR6_MSIZE_0
 ((
ušt16_t
)0x0400è

	)

3608 
	#DMA_CCR6_MSIZE_1
 ((
ušt16_t
)0x0800è

	)

3610 
	#DMA_CCR6_PL
 ((
ušt16_t
)0x3000è

	)

3611 
	#DMA_CCR6_PL_0
 ((
ušt16_t
)0x1000è

	)

3612 
	#DMA_CCR6_PL_1
 ((
ušt16_t
)0x2000è

	)

3614 
	#DMA_CCR6_MEM2MEM
 ((
ušt16_t
)0x4000è

	)

3617 
	#DMA_CCR7_EN
 ((
ušt16_t
)0x0001è

	)

3618 
	#DMA_CCR7_TCIE
 ((
ušt16_t
)0x0002è

	)

3619 
	#DMA_CCR7_HTIE
 ((
ušt16_t
)0x0004è

	)

3620 
	#DMA_CCR7_TEIE
 ((
ušt16_t
)0x0008è

	)

3621 
	#DMA_CCR7_DIR
 ((
ušt16_t
)0x0010è

	)

3622 
	#DMA_CCR7_CIRC
 ((
ušt16_t
)0x0020è

	)

3623 
	#DMA_CCR7_PINC
 ((
ušt16_t
)0x0040è

	)

3624 
	#DMA_CCR7_MINC
 ((
ušt16_t
)0x0080è

	)

3626 
	#DMA_CCR7_PSIZE
 ((
ušt16_t
)0x0300è

	)

3627 
	#DMA_CCR7_PSIZE_0
 ((
ušt16_t
)0x0100è

	)

3628 
	#DMA_CCR7_PSIZE_1
 ((
ušt16_t
)0x0200è

	)

3630 
	#DMA_CCR7_MSIZE
 ((
ušt16_t
)0x0C00è

	)

3631 
	#DMA_CCR7_MSIZE_0
 ((
ušt16_t
)0x0400è

	)

3632 
	#DMA_CCR7_MSIZE_1
 ((
ušt16_t
)0x0800è

	)

3634 
	#DMA_CCR7_PL
 ((
ušt16_t
)0x3000è

	)

3635 
	#DMA_CCR7_PL_0
 ((
ušt16_t
)0x1000è

	)

3636 
	#DMA_CCR7_PL_1
 ((
ušt16_t
)0x2000è

	)

3638 
	#DMA_CCR7_MEM2MEM
 ((
ušt16_t
)0x4000è

	)

3641 
	#DMA_CNDTR1_NDT
 ((
ušt16_t
)0xFFFFè

	)

3644 
	#DMA_CNDTR2_NDT
 ((
ušt16_t
)0xFFFFè

	)

3647 
	#DMA_CNDTR3_NDT
 ((
ušt16_t
)0xFFFFè

	)

3650 
	#DMA_CNDTR4_NDT
 ((
ušt16_t
)0xFFFFè

	)

3653 
	#DMA_CNDTR5_NDT
 ((
ušt16_t
)0xFFFFè

	)

3656 
	#DMA_CNDTR6_NDT
 ((
ušt16_t
)0xFFFFè

	)

3659 
	#DMA_CNDTR7_NDT
 ((
ušt16_t
)0xFFFFè

	)

3662 
	#DMA_CPAR1_PA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3665 
	#DMA_CPAR2_PA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3668 
	#DMA_CPAR3_PA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3672 
	#DMA_CPAR4_PA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3675 
	#DMA_CPAR5_PA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3678 
	#DMA_CPAR6_PA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3682 
	#DMA_CPAR7_PA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3685 
	#DMA_CMAR1_MA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3688 
	#DMA_CMAR2_MA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3691 
	#DMA_CMAR3_MA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3695 
	#DMA_CMAR4_MA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3698 
	#DMA_CMAR5_MA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3701 
	#DMA_CMAR6_MA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3704 
	#DMA_CMAR7_MA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3713 
	#ADC_SR_AWD
 ((
ušt8_t
)0x01è

	)

3714 
	#ADC_SR_EOC
 ((
ušt8_t
)0x02è

	)

3715 
	#ADC_SR_JEOC
 ((
ušt8_t
)0x04è

	)

3716 
	#ADC_SR_JSTRT
 ((
ušt8_t
)0x08è

	)

3717 
	#ADC_SR_STRT
 ((
ušt8_t
)0x10è

	)

3720 
	#ADC_CR1_AWDCH
 ((
ušt32_t
)0x0000001Fè

	)

3721 
	#ADC_CR1_AWDCH_0
 ((
ušt32_t
)0x00000001è

	)

3722 
	#ADC_CR1_AWDCH_1
 ((
ušt32_t
)0x00000002è

	)

3723 
	#ADC_CR1_AWDCH_2
 ((
ušt32_t
)0x00000004è

	)

3724 
	#ADC_CR1_AWDCH_3
 ((
ušt32_t
)0x00000008è

	)

3725 
	#ADC_CR1_AWDCH_4
 ((
ušt32_t
)0x00000010è

	)

3727 
	#ADC_CR1_EOCIE
 ((
ušt32_t
)0x00000020è

	)

3728 
	#ADC_CR1_AWDIE
 ((
ušt32_t
)0x00000040è

	)

3729 
	#ADC_CR1_JEOCIE
 ((
ušt32_t
)0x00000080è

	)

3730 
	#ADC_CR1_SCAN
 ((
ušt32_t
)0x00000100è

	)

3731 
	#ADC_CR1_AWDSGL
 ((
ušt32_t
)0x00000200è

	)

3732 
	#ADC_CR1_JAUTO
 ((
ušt32_t
)0x00000400è

	)

3733 
	#ADC_CR1_DISCEN
 ((
ušt32_t
)0x00000800è

	)

3734 
	#ADC_CR1_JDISCEN
 ((
ušt32_t
)0x00001000è

	)

3736 
	#ADC_CR1_DISCNUM
 ((
ušt32_t
)0x0000E000è

	)

3737 
	#ADC_CR1_DISCNUM_0
 ((
ušt32_t
)0x00002000è

	)

3738 
	#ADC_CR1_DISCNUM_1
 ((
ušt32_t
)0x00004000è

	)

3739 
	#ADC_CR1_DISCNUM_2
 ((
ušt32_t
)0x00008000è

	)

3741 
	#ADC_CR1_DUALMOD
 ((
ušt32_t
)0x000F0000è

	)

3742 
	#ADC_CR1_DUALMOD_0
 ((
ušt32_t
)0x00010000è

	)

3743 
	#ADC_CR1_DUALMOD_1
 ((
ušt32_t
)0x00020000è

	)

3744 
	#ADC_CR1_DUALMOD_2
 ((
ušt32_t
)0x00040000è

	)

3745 
	#ADC_CR1_DUALMOD_3
 ((
ušt32_t
)0x00080000è

	)

3747 
	#ADC_CR1_JAWDEN
 ((
ušt32_t
)0x00400000è

	)

3748 
	#ADC_CR1_AWDEN
 ((
ušt32_t
)0x00800000è

	)

3752 
	#ADC_CR2_ADON
 ((
ušt32_t
)0x00000001è

	)

3753 
	#ADC_CR2_CONT
 ((
ušt32_t
)0x00000002è

	)

3754 
	#ADC_CR2_CAL
 ((
ušt32_t
)0x00000004è

	)

3755 
	#ADC_CR2_RSTCAL
 ((
ušt32_t
)0x00000008è

	)

3756 
	#ADC_CR2_DMA
 ((
ušt32_t
)0x00000100è

	)

3757 
	#ADC_CR2_ALIGN
 ((
ušt32_t
)0x00000800è

	)

3759 
	#ADC_CR2_JEXTSEL
 ((
ušt32_t
)0x00007000è

	)

3760 
	#ADC_CR2_JEXTSEL_0
 ((
ušt32_t
)0x00001000è

	)

3761 
	#ADC_CR2_JEXTSEL_1
 ((
ušt32_t
)0x00002000è

	)

3762 
	#ADC_CR2_JEXTSEL_2
 ((
ušt32_t
)0x00004000è

	)

3764 
	#ADC_CR2_JEXTTRIG
 ((
ušt32_t
)0x00008000è

	)

3766 
	#ADC_CR2_EXTSEL
 ((
ušt32_t
)0x000E0000è

	)

3767 
	#ADC_CR2_EXTSEL_0
 ((
ušt32_t
)0x00020000è

	)

3768 
	#ADC_CR2_EXTSEL_1
 ((
ušt32_t
)0x00040000è

	)

3769 
	#ADC_CR2_EXTSEL_2
 ((
ušt32_t
)0x00080000è

	)

3771 
	#ADC_CR2_EXTTRIG
 ((
ušt32_t
)0x00100000è

	)

3772 
	#ADC_CR2_JSWSTART
 ((
ušt32_t
)0x00200000è

	)

3773 
	#ADC_CR2_SWSTART
 ((
ušt32_t
)0x00400000è

	)

3774 
	#ADC_CR2_TSVREFE
 ((
ušt32_t
)0x00800000è

	)

3777 
	#ADC_SMPR1_SMP10
 ((
ušt32_t
)0x00000007è

	)

3778 
	#ADC_SMPR1_SMP10_0
 ((
ušt32_t
)0x00000001è

	)

3779 
	#ADC_SMPR1_SMP10_1
 ((
ušt32_t
)0x00000002è

	)

3780 
	#ADC_SMPR1_SMP10_2
 ((
ušt32_t
)0x00000004è

	)

3782 
	#ADC_SMPR1_SMP11
 ((
ušt32_t
)0x00000038è

	)

3783 
	#ADC_SMPR1_SMP11_0
 ((
ušt32_t
)0x00000008è

	)

3784 
	#ADC_SMPR1_SMP11_1
 ((
ušt32_t
)0x00000010è

	)

3785 
	#ADC_SMPR1_SMP11_2
 ((
ušt32_t
)0x00000020è

	)

3787 
	#ADC_SMPR1_SMP12
 ((
ušt32_t
)0x000001C0è

	)

3788 
	#ADC_SMPR1_SMP12_0
 ((
ušt32_t
)0x00000040è

	)

3789 
	#ADC_SMPR1_SMP12_1
 ((
ušt32_t
)0x00000080è

	)

3790 
	#ADC_SMPR1_SMP12_2
 ((
ušt32_t
)0x00000100è

	)

3792 
	#ADC_SMPR1_SMP13
 ((
ušt32_t
)0x00000E00è

	)

3793 
	#ADC_SMPR1_SMP13_0
 ((
ušt32_t
)0x00000200è

	)

3794 
	#ADC_SMPR1_SMP13_1
 ((
ušt32_t
)0x00000400è

	)

3795 
	#ADC_SMPR1_SMP13_2
 ((
ušt32_t
)0x00000800è

	)

3797 
	#ADC_SMPR1_SMP14
 ((
ušt32_t
)0x00007000è

	)

3798 
	#ADC_SMPR1_SMP14_0
 ((
ušt32_t
)0x00001000è

	)

3799 
	#ADC_SMPR1_SMP14_1
 ((
ušt32_t
)0x00002000è

	)

3800 
	#ADC_SMPR1_SMP14_2
 ((
ušt32_t
)0x00004000è

	)

3802 
	#ADC_SMPR1_SMP15
 ((
ušt32_t
)0x00038000è

	)

3803 
	#ADC_SMPR1_SMP15_0
 ((
ušt32_t
)0x00008000è

	)

3804 
	#ADC_SMPR1_SMP15_1
 ((
ušt32_t
)0x00010000è

	)

3805 
	#ADC_SMPR1_SMP15_2
 ((
ušt32_t
)0x00020000è

	)

3807 
	#ADC_SMPR1_SMP16
 ((
ušt32_t
)0x001C0000è

	)

3808 
	#ADC_SMPR1_SMP16_0
 ((
ušt32_t
)0x00040000è

	)

3809 
	#ADC_SMPR1_SMP16_1
 ((
ušt32_t
)0x00080000è

	)

3810 
	#ADC_SMPR1_SMP16_2
 ((
ušt32_t
)0x00100000è

	)

3812 
	#ADC_SMPR1_SMP17
 ((
ušt32_t
)0x00E00000è

	)

3813 
	#ADC_SMPR1_SMP17_0
 ((
ušt32_t
)0x00200000è

	)

3814 
	#ADC_SMPR1_SMP17_1
 ((
ušt32_t
)0x00400000è

	)

3815 
	#ADC_SMPR1_SMP17_2
 ((
ušt32_t
)0x00800000è

	)

3818 
	#ADC_SMPR2_SMP0
 ((
ušt32_t
)0x00000007è

	)

3819 
	#ADC_SMPR2_SMP0_0
 ((
ušt32_t
)0x00000001è

	)

3820 
	#ADC_SMPR2_SMP0_1
 ((
ušt32_t
)0x00000002è

	)

3821 
	#ADC_SMPR2_SMP0_2
 ((
ušt32_t
)0x00000004è

	)

3823 
	#ADC_SMPR2_SMP1
 ((
ušt32_t
)0x00000038è

	)

3824 
	#ADC_SMPR2_SMP1_0
 ((
ušt32_t
)0x00000008è

	)

3825 
	#ADC_SMPR2_SMP1_1
 ((
ušt32_t
)0x00000010è

	)

3826 
	#ADC_SMPR2_SMP1_2
 ((
ušt32_t
)0x00000020è

	)

3828 
	#ADC_SMPR2_SMP2
 ((
ušt32_t
)0x000001C0è

	)

3829 
	#ADC_SMPR2_SMP2_0
 ((
ušt32_t
)0x00000040è

	)

3830 
	#ADC_SMPR2_SMP2_1
 ((
ušt32_t
)0x00000080è

	)

3831 
	#ADC_SMPR2_SMP2_2
 ((
ušt32_t
)0x00000100è

	)

3833 
	#ADC_SMPR2_SMP3
 ((
ušt32_t
)0x00000E00è

	)

3834 
	#ADC_SMPR2_SMP3_0
 ((
ušt32_t
)0x00000200è

	)

3835 
	#ADC_SMPR2_SMP3_1
 ((
ušt32_t
)0x00000400è

	)

3836 
	#ADC_SMPR2_SMP3_2
 ((
ušt32_t
)0x00000800è

	)

3838 
	#ADC_SMPR2_SMP4
 ((
ušt32_t
)0x00007000è

	)

3839 
	#ADC_SMPR2_SMP4_0
 ((
ušt32_t
)0x00001000è

	)

3840 
	#ADC_SMPR2_SMP4_1
 ((
ušt32_t
)0x00002000è

	)

3841 
	#ADC_SMPR2_SMP4_2
 ((
ušt32_t
)0x00004000è

	)

3843 
	#ADC_SMPR2_SMP5
 ((
ušt32_t
)0x00038000è

	)

3844 
	#ADC_SMPR2_SMP5_0
 ((
ušt32_t
)0x00008000è

	)

3845 
	#ADC_SMPR2_SMP5_1
 ((
ušt32_t
)0x00010000è

	)

3846 
	#ADC_SMPR2_SMP5_2
 ((
ušt32_t
)0x00020000è

	)

3848 
	#ADC_SMPR2_SMP6
 ((
ušt32_t
)0x001C0000è

	)

3849 
	#ADC_SMPR2_SMP6_0
 ((
ušt32_t
)0x00040000è

	)

3850 
	#ADC_SMPR2_SMP6_1
 ((
ušt32_t
)0x00080000è

	)

3851 
	#ADC_SMPR2_SMP6_2
 ((
ušt32_t
)0x00100000è

	)

3853 
	#ADC_SMPR2_SMP7
 ((
ušt32_t
)0x00E00000è

	)

3854 
	#ADC_SMPR2_SMP7_0
 ((
ušt32_t
)0x00200000è

	)

3855 
	#ADC_SMPR2_SMP7_1
 ((
ušt32_t
)0x00400000è

	)

3856 
	#ADC_SMPR2_SMP7_2
 ((
ušt32_t
)0x00800000è

	)

3858 
	#ADC_SMPR2_SMP8
 ((
ušt32_t
)0x07000000è

	)

3859 
	#ADC_SMPR2_SMP8_0
 ((
ušt32_t
)0x01000000è

	)

3860 
	#ADC_SMPR2_SMP8_1
 ((
ušt32_t
)0x02000000è

	)

3861 
	#ADC_SMPR2_SMP8_2
 ((
ušt32_t
)0x04000000è

	)

3863 
	#ADC_SMPR2_SMP9
 ((
ušt32_t
)0x38000000è

	)

3864 
	#ADC_SMPR2_SMP9_0
 ((
ušt32_t
)0x08000000è

	)

3865 
	#ADC_SMPR2_SMP9_1
 ((
ušt32_t
)0x10000000è

	)

3866 
	#ADC_SMPR2_SMP9_2
 ((
ušt32_t
)0x20000000è

	)

3869 
	#ADC_JOFR1_JOFFSET1
 ((
ušt16_t
)0x0FFFè

	)

3872 
	#ADC_JOFR2_JOFFSET2
 ((
ušt16_t
)0x0FFFè

	)

3875 
	#ADC_JOFR3_JOFFSET3
 ((
ušt16_t
)0x0FFFè

	)

3878 
	#ADC_JOFR4_JOFFSET4
 ((
ušt16_t
)0x0FFFè

	)

3881 
	#ADC_HTR_HT
 ((
ušt16_t
)0x0FFFè

	)

3884 
	#ADC_LTR_LT
 ((
ušt16_t
)0x0FFFè

	)

3887 
	#ADC_SQR1_SQ13
 ((
ušt32_t
)0x0000001Fè

	)

3888 
	#ADC_SQR1_SQ13_0
 ((
ušt32_t
)0x00000001è

	)

3889 
	#ADC_SQR1_SQ13_1
 ((
ušt32_t
)0x00000002è

	)

3890 
	#ADC_SQR1_SQ13_2
 ((
ušt32_t
)0x00000004è

	)

3891 
	#ADC_SQR1_SQ13_3
 ((
ušt32_t
)0x00000008è

	)

3892 
	#ADC_SQR1_SQ13_4
 ((
ušt32_t
)0x00000010è

	)

3894 
	#ADC_SQR1_SQ14
 ((
ušt32_t
)0x000003E0è

	)

3895 
	#ADC_SQR1_SQ14_0
 ((
ušt32_t
)0x00000020è

	)

3896 
	#ADC_SQR1_SQ14_1
 ((
ušt32_t
)0x00000040è

	)

3897 
	#ADC_SQR1_SQ14_2
 ((
ušt32_t
)0x00000080è

	)

3898 
	#ADC_SQR1_SQ14_3
 ((
ušt32_t
)0x00000100è

	)

3899 
	#ADC_SQR1_SQ14_4
 ((
ušt32_t
)0x00000200è

	)

3901 
	#ADC_SQR1_SQ15
 ((
ušt32_t
)0x00007C00è

	)

3902 
	#ADC_SQR1_SQ15_0
 ((
ušt32_t
)0x00000400è

	)

3903 
	#ADC_SQR1_SQ15_1
 ((
ušt32_t
)0x00000800è

	)

3904 
	#ADC_SQR1_SQ15_2
 ((
ušt32_t
)0x00001000è

	)

3905 
	#ADC_SQR1_SQ15_3
 ((
ušt32_t
)0x00002000è

	)

3906 
	#ADC_SQR1_SQ15_4
 ((
ušt32_t
)0x00004000è

	)

3908 
	#ADC_SQR1_SQ16
 ((
ušt32_t
)0x000F8000è

	)

3909 
	#ADC_SQR1_SQ16_0
 ((
ušt32_t
)0x00008000è

	)

3910 
	#ADC_SQR1_SQ16_1
 ((
ušt32_t
)0x00010000è

	)

3911 
	#ADC_SQR1_SQ16_2
 ((
ušt32_t
)0x00020000è

	)

3912 
	#ADC_SQR1_SQ16_3
 ((
ušt32_t
)0x00040000è

	)

3913 
	#ADC_SQR1_SQ16_4
 ((
ušt32_t
)0x00080000è

	)

3915 
	#ADC_SQR1_L
 ((
ušt32_t
)0x00F00000è

	)

3916 
	#ADC_SQR1_L_0
 ((
ušt32_t
)0x00100000è

	)

3917 
	#ADC_SQR1_L_1
 ((
ušt32_t
)0x00200000è

	)

3918 
	#ADC_SQR1_L_2
 ((
ušt32_t
)0x00400000è

	)

3919 
	#ADC_SQR1_L_3
 ((
ušt32_t
)0x00800000è

	)

3922 
	#ADC_SQR2_SQ7
 ((
ušt32_t
)0x0000001Fè

	)

3923 
	#ADC_SQR2_SQ7_0
 ((
ušt32_t
)0x00000001è

	)

3924 
	#ADC_SQR2_SQ7_1
 ((
ušt32_t
)0x00000002è

	)

3925 
	#ADC_SQR2_SQ7_2
 ((
ušt32_t
)0x00000004è

	)

3926 
	#ADC_SQR2_SQ7_3
 ((
ušt32_t
)0x00000008è

	)

3927 
	#ADC_SQR2_SQ7_4
 ((
ušt32_t
)0x00000010è

	)

3929 
	#ADC_SQR2_SQ8
 ((
ušt32_t
)0x000003E0è

	)

3930 
	#ADC_SQR2_SQ8_0
 ((
ušt32_t
)0x00000020è

	)

3931 
	#ADC_SQR2_SQ8_1
 ((
ušt32_t
)0x00000040è

	)

3932 
	#ADC_SQR2_SQ8_2
 ((
ušt32_t
)0x00000080è

	)

3933 
	#ADC_SQR2_SQ8_3
 ((
ušt32_t
)0x00000100è

	)

3934 
	#ADC_SQR2_SQ8_4
 ((
ušt32_t
)0x00000200è

	)

3936 
	#ADC_SQR2_SQ9
 ((
ušt32_t
)0x00007C00è

	)

3937 
	#ADC_SQR2_SQ9_0
 ((
ušt32_t
)0x00000400è

	)

3938 
	#ADC_SQR2_SQ9_1
 ((
ušt32_t
)0x00000800è

	)

3939 
	#ADC_SQR2_SQ9_2
 ((
ušt32_t
)0x00001000è

	)

3940 
	#ADC_SQR2_SQ9_3
 ((
ušt32_t
)0x00002000è

	)

3941 
	#ADC_SQR2_SQ9_4
 ((
ušt32_t
)0x00004000è

	)

3943 
	#ADC_SQR2_SQ10
 ((
ušt32_t
)0x000F8000è

	)

3944 
	#ADC_SQR2_SQ10_0
 ((
ušt32_t
)0x00008000è

	)

3945 
	#ADC_SQR2_SQ10_1
 ((
ušt32_t
)0x00010000è

	)

3946 
	#ADC_SQR2_SQ10_2
 ((
ušt32_t
)0x00020000è

	)

3947 
	#ADC_SQR2_SQ10_3
 ((
ušt32_t
)0x00040000è

	)

3948 
	#ADC_SQR2_SQ10_4
 ((
ušt32_t
)0x00080000è

	)

3950 
	#ADC_SQR2_SQ11
 ((
ušt32_t
)0x01F00000è

	)

3951 
	#ADC_SQR2_SQ11_0
 ((
ušt32_t
)0x00100000è

	)

3952 
	#ADC_SQR2_SQ11_1
 ((
ušt32_t
)0x00200000è

	)

3953 
	#ADC_SQR2_SQ11_2
 ((
ušt32_t
)0x00400000è

	)

3954 
	#ADC_SQR2_SQ11_3
 ((
ušt32_t
)0x00800000è

	)

3955 
	#ADC_SQR2_SQ11_4
 ((
ušt32_t
)0x01000000è

	)

3957 
	#ADC_SQR2_SQ12
 ((
ušt32_t
)0x3E000000è

	)

3958 
	#ADC_SQR2_SQ12_0
 ((
ušt32_t
)0x02000000è

	)

3959 
	#ADC_SQR2_SQ12_1
 ((
ušt32_t
)0x04000000è

	)

3960 
	#ADC_SQR2_SQ12_2
 ((
ušt32_t
)0x08000000è

	)

3961 
	#ADC_SQR2_SQ12_3
 ((
ušt32_t
)0x10000000è

	)

3962 
	#ADC_SQR2_SQ12_4
 ((
ušt32_t
)0x20000000è

	)

3965 
	#ADC_SQR3_SQ1
 ((
ušt32_t
)0x0000001Fè

	)

3966 
	#ADC_SQR3_SQ1_0
 ((
ušt32_t
)0x00000001è

	)

3967 
	#ADC_SQR3_SQ1_1
 ((
ušt32_t
)0x00000002è

	)

3968 
	#ADC_SQR3_SQ1_2
 ((
ušt32_t
)0x00000004è

	)

3969 
	#ADC_SQR3_SQ1_3
 ((
ušt32_t
)0x00000008è

	)

3970 
	#ADC_SQR3_SQ1_4
 ((
ušt32_t
)0x00000010è

	)

3972 
	#ADC_SQR3_SQ2
 ((
ušt32_t
)0x000003E0è

	)

3973 
	#ADC_SQR3_SQ2_0
 ((
ušt32_t
)0x00000020è

	)

3974 
	#ADC_SQR3_SQ2_1
 ((
ušt32_t
)0x00000040è

	)

3975 
	#ADC_SQR3_SQ2_2
 ((
ušt32_t
)0x00000080è

	)

3976 
	#ADC_SQR3_SQ2_3
 ((
ušt32_t
)0x00000100è

	)

3977 
	#ADC_SQR3_SQ2_4
 ((
ušt32_t
)0x00000200è

	)

3979 
	#ADC_SQR3_SQ3
 ((
ušt32_t
)0x00007C00è

	)

3980 
	#ADC_SQR3_SQ3_0
 ((
ušt32_t
)0x00000400è

	)

3981 
	#ADC_SQR3_SQ3_1
 ((
ušt32_t
)0x00000800è

	)

3982 
	#ADC_SQR3_SQ3_2
 ((
ušt32_t
)0x00001000è

	)

3983 
	#ADC_SQR3_SQ3_3
 ((
ušt32_t
)0x00002000è

	)

3984 
	#ADC_SQR3_SQ3_4
 ((
ušt32_t
)0x00004000è

	)

3986 
	#ADC_SQR3_SQ4
 ((
ušt32_t
)0x000F8000è

	)

3987 
	#ADC_SQR3_SQ4_0
 ((
ušt32_t
)0x00008000è

	)

3988 
	#ADC_SQR3_SQ4_1
 ((
ušt32_t
)0x00010000è

	)

3989 
	#ADC_SQR3_SQ4_2
 ((
ušt32_t
)0x00020000è

	)

3990 
	#ADC_SQR3_SQ4_3
 ((
ušt32_t
)0x00040000è

	)

3991 
	#ADC_SQR3_SQ4_4
 ((
ušt32_t
)0x00080000è

	)

3993 
	#ADC_SQR3_SQ5
 ((
ušt32_t
)0x01F00000è

	)

3994 
	#ADC_SQR3_SQ5_0
 ((
ušt32_t
)0x00100000è

	)

3995 
	#ADC_SQR3_SQ5_1
 ((
ušt32_t
)0x00200000è

	)

3996 
	#ADC_SQR3_SQ5_2
 ((
ušt32_t
)0x00400000è

	)

3997 
	#ADC_SQR3_SQ5_3
 ((
ušt32_t
)0x00800000è

	)

3998 
	#ADC_SQR3_SQ5_4
 ((
ušt32_t
)0x01000000è

	)

4000 
	#ADC_SQR3_SQ6
 ((
ušt32_t
)0x3E000000è

	)

4001 
	#ADC_SQR3_SQ6_0
 ((
ušt32_t
)0x02000000è

	)

4002 
	#ADC_SQR3_SQ6_1
 ((
ušt32_t
)0x04000000è

	)

4003 
	#ADC_SQR3_SQ6_2
 ((
ušt32_t
)0x08000000è

	)

4004 
	#ADC_SQR3_SQ6_3
 ((
ušt32_t
)0x10000000è

	)

4005 
	#ADC_SQR3_SQ6_4
 ((
ušt32_t
)0x20000000è

	)

4008 
	#ADC_JSQR_JSQ1
 ((
ušt32_t
)0x0000001Fè

	)

4009 
	#ADC_JSQR_JSQ1_0
 ((
ušt32_t
)0x00000001è

	)

4010 
	#ADC_JSQR_JSQ1_1
 ((
ušt32_t
)0x00000002è

	)

4011 
	#ADC_JSQR_JSQ1_2
 ((
ušt32_t
)0x00000004è

	)

4012 
	#ADC_JSQR_JSQ1_3
 ((
ušt32_t
)0x00000008è

	)

4013 
	#ADC_JSQR_JSQ1_4
 ((
ušt32_t
)0x00000010è

	)

4015 
	#ADC_JSQR_JSQ2
 ((
ušt32_t
)0x000003E0è

	)

4016 
	#ADC_JSQR_JSQ2_0
 ((
ušt32_t
)0x00000020è

	)

4017 
	#ADC_JSQR_JSQ2_1
 ((
ušt32_t
)0x00000040è

	)

4018 
	#ADC_JSQR_JSQ2_2
 ((
ušt32_t
)0x00000080è

	)

4019 
	#ADC_JSQR_JSQ2_3
 ((
ušt32_t
)0x00000100è

	)

4020 
	#ADC_JSQR_JSQ2_4
 ((
ušt32_t
)0x00000200è

	)

4022 
	#ADC_JSQR_JSQ3
 ((
ušt32_t
)0x00007C00è

	)

4023 
	#ADC_JSQR_JSQ3_0
 ((
ušt32_t
)0x00000400è

	)

4024 
	#ADC_JSQR_JSQ3_1
 ((
ušt32_t
)0x00000800è

	)

4025 
	#ADC_JSQR_JSQ3_2
 ((
ušt32_t
)0x00001000è

	)

4026 
	#ADC_JSQR_JSQ3_3
 ((
ušt32_t
)0x00002000è

	)

4027 
	#ADC_JSQR_JSQ3_4
 ((
ušt32_t
)0x00004000è

	)

4029 
	#ADC_JSQR_JSQ4
 ((
ušt32_t
)0x000F8000è

	)

4030 
	#ADC_JSQR_JSQ4_0
 ((
ušt32_t
)0x00008000è

	)

4031 
	#ADC_JSQR_JSQ4_1
 ((
ušt32_t
)0x00010000è

	)

4032 
	#ADC_JSQR_JSQ4_2
 ((
ušt32_t
)0x00020000è

	)

4033 
	#ADC_JSQR_JSQ4_3
 ((
ušt32_t
)0x00040000è

	)

4034 
	#ADC_JSQR_JSQ4_4
 ((
ušt32_t
)0x00080000è

	)

4036 
	#ADC_JSQR_JL
 ((
ušt32_t
)0x00300000è

	)

4037 
	#ADC_JSQR_JL_0
 ((
ušt32_t
)0x00100000è

	)

4038 
	#ADC_JSQR_JL_1
 ((
ušt32_t
)0x00200000è

	)

4041 
	#ADC_JDR1_JDATA
 ((
ušt16_t
)0xFFFFè

	)

4044 
	#ADC_JDR2_JDATA
 ((
ušt16_t
)0xFFFFè

	)

4047 
	#ADC_JDR3_JDATA
 ((
ušt16_t
)0xFFFFè

	)

4050 
	#ADC_JDR4_JDATA
 ((
ušt16_t
)0xFFFFè

	)

4053 
	#ADC_DR_DATA
 ((
ušt32_t
)0x0000FFFFè

	)

4054 
	#ADC_DR_ADC2DATA
 ((
ušt32_t
)0xFFFF0000è

	)

4063 
	#DAC_CR_EN1
 ((
ušt32_t
)0x00000001è

	)

4064 
	#DAC_CR_BOFF1
 ((
ušt32_t
)0x00000002è

	)

4065 
	#DAC_CR_TEN1
 ((
ušt32_t
)0x00000004è

	)

4067 
	#DAC_CR_TSEL1
 ((
ušt32_t
)0x00000038è

	)

4068 
	#DAC_CR_TSEL1_0
 ((
ušt32_t
)0x00000008è

	)

4069 
	#DAC_CR_TSEL1_1
 ((
ušt32_t
)0x00000010è

	)

4070 
	#DAC_CR_TSEL1_2
 ((
ušt32_t
)0x00000020è

	)

4072 
	#DAC_CR_WAVE1
 ((
ušt32_t
)0x000000C0è

	)

4073 
	#DAC_CR_WAVE1_0
 ((
ušt32_t
)0x00000040è

	)

4074 
	#DAC_CR_WAVE1_1
 ((
ušt32_t
)0x00000080è

	)

4076 
	#DAC_CR_MAMP1
 ((
ušt32_t
)0x00000F00è

	)

4077 
	#DAC_CR_MAMP1_0
 ((
ušt32_t
)0x00000100è

	)

4078 
	#DAC_CR_MAMP1_1
 ((
ušt32_t
)0x00000200è

	)

4079 
	#DAC_CR_MAMP1_2
 ((
ušt32_t
)0x00000400è

	)

4080 
	#DAC_CR_MAMP1_3
 ((
ušt32_t
)0x00000800è

	)

4082 
	#DAC_CR_DMAEN1
 ((
ušt32_t
)0x00001000è

	)

4083 
	#DAC_CR_EN2
 ((
ušt32_t
)0x00010000è

	)

4084 
	#DAC_CR_BOFF2
 ((
ušt32_t
)0x00020000è

	)

4085 
	#DAC_CR_TEN2
 ((
ušt32_t
)0x00040000è

	)

4087 
	#DAC_CR_TSEL2
 ((
ušt32_t
)0x00380000è

	)

4088 
	#DAC_CR_TSEL2_0
 ((
ušt32_t
)0x00080000è

	)

4089 
	#DAC_CR_TSEL2_1
 ((
ušt32_t
)0x00100000è

	)

4090 
	#DAC_CR_TSEL2_2
 ((
ušt32_t
)0x00200000è

	)

4092 
	#DAC_CR_WAVE2
 ((
ušt32_t
)0x00C00000è

	)

4093 
	#DAC_CR_WAVE2_0
 ((
ušt32_t
)0x00400000è

	)

4094 
	#DAC_CR_WAVE2_1
 ((
ušt32_t
)0x00800000è

	)

4096 
	#DAC_CR_MAMP2
 ((
ušt32_t
)0x0F000000è

	)

4097 
	#DAC_CR_MAMP2_0
 ((
ušt32_t
)0x01000000è

	)

4098 
	#DAC_CR_MAMP2_1
 ((
ušt32_t
)0x02000000è

	)

4099 
	#DAC_CR_MAMP2_2
 ((
ušt32_t
)0x04000000è

	)

4100 
	#DAC_CR_MAMP2_3
 ((
ušt32_t
)0x08000000è

	)

4102 
	#DAC_CR_DMAEN2
 ((
ušt32_t
)0x10000000è

	)

4104 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

4105 
	#DAC_CR_DMAUDRIE1
 ((
ušt32_t
)0x00002000è

	)

4106 
	#DAC_CR_DMAUDRIE2
 ((
ušt32_t
)0x20000000è

	)

4110 
	#DAC_SWTRIGR_SWTRIG1
 ((
ušt8_t
)0x01è

	)

4111 
	#DAC_SWTRIGR_SWTRIG2
 ((
ušt8_t
)0x02è

	)

4114 
	#DAC_DHR12R1_DACC1DHR
 ((
ušt16_t
)0x0FFFè

	)

4117 
	#DAC_DHR12L1_DACC1DHR
 ((
ušt16_t
)0xFFF0è

	)

4120 
	#DAC_DHR8R1_DACC1DHR
 ((
ušt8_t
)0xFFè

	)

4123 
	#DAC_DHR12R2_DACC2DHR
 ((
ušt16_t
)0x0FFFè

	)

4126 
	#DAC_DHR12L2_DACC2DHR
 ((
ušt16_t
)0xFFF0è

	)

4129 
	#DAC_DHR8R2_DACC2DHR
 ((
ušt8_t
)0xFFè

	)

4132 
	#DAC_DHR12RD_DACC1DHR
 ((
ušt32_t
)0x00000FFFè

	)

4133 
	#DAC_DHR12RD_DACC2DHR
 ((
ušt32_t
)0x0FFF0000è

	)

4136 
	#DAC_DHR12LD_DACC1DHR
 ((
ušt32_t
)0x0000FFF0è

	)

4137 
	#DAC_DHR12LD_DACC2DHR
 ((
ušt32_t
)0xFFF00000è

	)

4140 
	#DAC_DHR8RD_DACC1DHR
 ((
ušt16_t
)0x00FFè

	)

4141 
	#DAC_DHR8RD_DACC2DHR
 ((
ušt16_t
)0xFF00è

	)

4144 
	#DAC_DOR1_DACC1DOR
 ((
ušt16_t
)0x0FFFè

	)

4147 
	#DAC_DOR2_DACC2DOR
 ((
ušt16_t
)0x0FFFè

	)

4150 
	#DAC_SR_DMAUDR1
 ((
ušt32_t
)0x00002000è

	)

4151 
	#DAC_SR_DMAUDR2
 ((
ušt32_t
)0x20000000è

	)

4159 
	#CEC_CFGR_PE
 ((
ušt16_t
)0x0001è

	)

4160 
	#CEC_CFGR_IE
 ((
ušt16_t
)0x0002è

	)

4161 
	#CEC_CFGR_BTEM
 ((
ušt16_t
)0x0004è

	)

4162 
	#CEC_CFGR_BPEM
 ((
ušt16_t
)0x0008è

	)

4165 
	#CEC_OAR_OA
 ((
ušt16_t
)0x000Fè

	)

4166 
	#CEC_OAR_OA_0
 ((
ušt16_t
)0x0001è

	)

4167 
	#CEC_OAR_OA_1
 ((
ušt16_t
)0x0002è

	)

4168 
	#CEC_OAR_OA_2
 ((
ušt16_t
)0x0004è

	)

4169 
	#CEC_OAR_OA_3
 ((
ušt16_t
)0x0008è

	)

4172 
	#CEC_PRES_PRES
 ((
ušt16_t
)0x3FFFè

	)

4175 
	#CEC_ESR_BTE
 ((
ušt16_t
)0x0001è

	)

4176 
	#CEC_ESR_BPE
 ((
ušt16_t
)0x0002è

	)

4177 
	#CEC_ESR_RBTFE
 ((
ušt16_t
)0x0004è

	)

4178 
	#CEC_ESR_SBE
 ((
ušt16_t
)0x0008è

	)

4179 
	#CEC_ESR_ACKE
 ((
ušt16_t
)0x0010è

	)

4180 
	#CEC_ESR_LINE
 ((
ušt16_t
)0x0020è

	)

4181 
	#CEC_ESR_TBTFE
 ((
ušt16_t
)0x0040è

	)

4184 
	#CEC_CSR_TSOM
 ((
ušt16_t
)0x0001è

	)

4185 
	#CEC_CSR_TEOM
 ((
ušt16_t
)0x0002è

	)

4186 
	#CEC_CSR_TERR
 ((
ušt16_t
)0x0004è

	)

4187 
	#CEC_CSR_TBTRF
 ((
ušt16_t
)0x0008è

	)

4188 
	#CEC_CSR_RSOM
 ((
ušt16_t
)0x0010è

	)

4189 
	#CEC_CSR_REOM
 ((
ušt16_t
)0x0020è

	)

4190 
	#CEC_CSR_RERR
 ((
ušt16_t
)0x0040è

	)

4191 
	#CEC_CSR_RBTF
 ((
ušt16_t
)0x0080è

	)

4194 
	#CEC_TXD_TXD
 ((
ušt16_t
)0x00FFè

	)

4197 
	#CEC_RXD_RXD
 ((
ušt16_t
)0x00FFè

	)

4206 
	#TIM_CR1_CEN
 ((
ušt16_t
)0x0001è

	)

4207 
	#TIM_CR1_UDIS
 ((
ušt16_t
)0x0002è

	)

4208 
	#TIM_CR1_URS
 ((
ušt16_t
)0x0004è

	)

4209 
	#TIM_CR1_OPM
 ((
ušt16_t
)0x0008è

	)

4210 
	#TIM_CR1_DIR
 ((
ušt16_t
)0x0010è

	)

4212 
	#TIM_CR1_CMS
 ((
ušt16_t
)0x0060è

	)

4213 
	#TIM_CR1_CMS_0
 ((
ušt16_t
)0x0020è

	)

4214 
	#TIM_CR1_CMS_1
 ((
ušt16_t
)0x0040è

	)

4216 
	#TIM_CR1_ARPE
 ((
ušt16_t
)0x0080è

	)

4218 
	#TIM_CR1_CKD
 ((
ušt16_t
)0x0300è

	)

4219 
	#TIM_CR1_CKD_0
 ((
ušt16_t
)0x0100è

	)

4220 
	#TIM_CR1_CKD_1
 ((
ušt16_t
)0x0200è

	)

4223 
	#TIM_CR2_CCPC
 ((
ušt16_t
)0x0001è

	)

4224 
	#TIM_CR2_CCUS
 ((
ušt16_t
)0x0004è

	)

4225 
	#TIM_CR2_CCDS
 ((
ušt16_t
)0x0008è

	)

4227 
	#TIM_CR2_MMS
 ((
ušt16_t
)0x0070è

	)

4228 
	#TIM_CR2_MMS_0
 ((
ušt16_t
)0x0010è

	)

4229 
	#TIM_CR2_MMS_1
 ((
ušt16_t
)0x0020è

	)

4230 
	#TIM_CR2_MMS_2
 ((
ušt16_t
)0x0040è

	)

4232 
	#TIM_CR2_TI1S
 ((
ušt16_t
)0x0080è

	)

4233 
	#TIM_CR2_OIS1
 ((
ušt16_t
)0x0100è

	)

4234 
	#TIM_CR2_OIS1N
 ((
ušt16_t
)0x0200è

	)

4235 
	#TIM_CR2_OIS2
 ((
ušt16_t
)0x0400è

	)

4236 
	#TIM_CR2_OIS2N
 ((
ušt16_t
)0x0800è

	)

4237 
	#TIM_CR2_OIS3
 ((
ušt16_t
)0x1000è

	)

4238 
	#TIM_CR2_OIS3N
 ((
ušt16_t
)0x2000è

	)

4239 
	#TIM_CR2_OIS4
 ((
ušt16_t
)0x4000è

	)

4242 
	#TIM_SMCR_SMS
 ((
ušt16_t
)0x0007è

	)

4243 
	#TIM_SMCR_SMS_0
 ((
ušt16_t
)0x0001è

	)

4244 
	#TIM_SMCR_SMS_1
 ((
ušt16_t
)0x0002è

	)

4245 
	#TIM_SMCR_SMS_2
 ((
ušt16_t
)0x0004è

	)

4247 
	#TIM_SMCR_TS
 ((
ušt16_t
)0x0070è

	)

4248 
	#TIM_SMCR_TS_0
 ((
ušt16_t
)0x0010è

	)

4249 
	#TIM_SMCR_TS_1
 ((
ušt16_t
)0x0020è

	)

4250 
	#TIM_SMCR_TS_2
 ((
ušt16_t
)0x0040è

	)

4252 
	#TIM_SMCR_MSM
 ((
ušt16_t
)0x0080è

	)

4254 
	#TIM_SMCR_ETF
 ((
ušt16_t
)0x0F00è

	)

4255 
	#TIM_SMCR_ETF_0
 ((
ušt16_t
)0x0100è

	)

4256 
	#TIM_SMCR_ETF_1
 ((
ušt16_t
)0x0200è

	)

4257 
	#TIM_SMCR_ETF_2
 ((
ušt16_t
)0x0400è

	)

4258 
	#TIM_SMCR_ETF_3
 ((
ušt16_t
)0x0800è

	)

4260 
	#TIM_SMCR_ETPS
 ((
ušt16_t
)0x3000è

	)

4261 
	#TIM_SMCR_ETPS_0
 ((
ušt16_t
)0x1000è

	)

4262 
	#TIM_SMCR_ETPS_1
 ((
ušt16_t
)0x2000è

	)

4264 
	#TIM_SMCR_ECE
 ((
ušt16_t
)0x4000è

	)

4265 
	#TIM_SMCR_ETP
 ((
ušt16_t
)0x8000è

	)

4268 
	#TIM_DIER_UIE
 ((
ušt16_t
)0x0001è

	)

4269 
	#TIM_DIER_CC1IE
 ((
ušt16_t
)0x0002è

	)

4270 
	#TIM_DIER_CC2IE
 ((
ušt16_t
)0x0004è

	)

4271 
	#TIM_DIER_CC3IE
 ((
ušt16_t
)0x0008è

	)

4272 
	#TIM_DIER_CC4IE
 ((
ušt16_t
)0x0010è

	)

4273 
	#TIM_DIER_COMIE
 ((
ušt16_t
)0x0020è

	)

4274 
	#TIM_DIER_TIE
 ((
ušt16_t
)0x0040è

	)

4275 
	#TIM_DIER_BIE
 ((
ušt16_t
)0x0080è

	)

4276 
	#TIM_DIER_UDE
 ((
ušt16_t
)0x0100è

	)

4277 
	#TIM_DIER_CC1DE
 ((
ušt16_t
)0x0200è

	)

4278 
	#TIM_DIER_CC2DE
 ((
ušt16_t
)0x0400è

	)

4279 
	#TIM_DIER_CC3DE
 ((
ušt16_t
)0x0800è

	)

4280 
	#TIM_DIER_CC4DE
 ((
ušt16_t
)0x1000è

	)

4281 
	#TIM_DIER_COMDE
 ((
ušt16_t
)0x2000è

	)

4282 
	#TIM_DIER_TDE
 ((
ušt16_t
)0x4000è

	)

4285 
	#TIM_SR_UIF
 ((
ušt16_t
)0x0001è

	)

4286 
	#TIM_SR_CC1IF
 ((
ušt16_t
)0x0002è

	)

4287 
	#TIM_SR_CC2IF
 ((
ušt16_t
)0x0004è

	)

4288 
	#TIM_SR_CC3IF
 ((
ušt16_t
)0x0008è

	)

4289 
	#TIM_SR_CC4IF
 ((
ušt16_t
)0x0010è

	)

4290 
	#TIM_SR_COMIF
 ((
ušt16_t
)0x0020è

	)

4291 
	#TIM_SR_TIF
 ((
ušt16_t
)0x0040è

	)

4292 
	#TIM_SR_BIF
 ((
ušt16_t
)0x0080è

	)

4293 
	#TIM_SR_CC1OF
 ((
ušt16_t
)0x0200è

	)

4294 
	#TIM_SR_CC2OF
 ((
ušt16_t
)0x0400è

	)

4295 
	#TIM_SR_CC3OF
 ((
ušt16_t
)0x0800è

	)

4296 
	#TIM_SR_CC4OF
 ((
ušt16_t
)0x1000è

	)

4299 
	#TIM_EGR_UG
 ((
ušt8_t
)0x01è

	)

4300 
	#TIM_EGR_CC1G
 ((
ušt8_t
)0x02è

	)

4301 
	#TIM_EGR_CC2G
 ((
ušt8_t
)0x04è

	)

4302 
	#TIM_EGR_CC3G
 ((
ušt8_t
)0x08è

	)

4303 
	#TIM_EGR_CC4G
 ((
ušt8_t
)0x10è

	)

4304 
	#TIM_EGR_COMG
 ((
ušt8_t
)0x20è

	)

4305 
	#TIM_EGR_TG
 ((
ušt8_t
)0x40è

	)

4306 
	#TIM_EGR_BG
 ((
ušt8_t
)0x80è

	)

4309 
	#TIM_CCMR1_CC1S
 ((
ušt16_t
)0x0003è

	)

4310 
	#TIM_CCMR1_CC1S_0
 ((
ušt16_t
)0x0001è

	)

4311 
	#TIM_CCMR1_CC1S_1
 ((
ušt16_t
)0x0002è

	)

4313 
	#TIM_CCMR1_OC1FE
 ((
ušt16_t
)0x0004è

	)

4314 
	#TIM_CCMR1_OC1PE
 ((
ušt16_t
)0x0008è

	)

4316 
	#TIM_CCMR1_OC1M
 ((
ušt16_t
)0x0070è

	)

4317 
	#TIM_CCMR1_OC1M_0
 ((
ušt16_t
)0x0010è

	)

4318 
	#TIM_CCMR1_OC1M_1
 ((
ušt16_t
)0x0020è

	)

4319 
	#TIM_CCMR1_OC1M_2
 ((
ušt16_t
)0x0040è

	)

4321 
	#TIM_CCMR1_OC1CE
 ((
ušt16_t
)0x0080è

	)

4323 
	#TIM_CCMR1_CC2S
 ((
ušt16_t
)0x0300è

	)

4324 
	#TIM_CCMR1_CC2S_0
 ((
ušt16_t
)0x0100è

	)

4325 
	#TIM_CCMR1_CC2S_1
 ((
ušt16_t
)0x0200è

	)

4327 
	#TIM_CCMR1_OC2FE
 ((
ušt16_t
)0x0400è

	)

4328 
	#TIM_CCMR1_OC2PE
 ((
ušt16_t
)0x0800è

	)

4330 
	#TIM_CCMR1_OC2M
 ((
ušt16_t
)0x7000è

	)

4331 
	#TIM_CCMR1_OC2M_0
 ((
ušt16_t
)0x1000è

	)

4332 
	#TIM_CCMR1_OC2M_1
 ((
ušt16_t
)0x2000è

	)

4333 
	#TIM_CCMR1_OC2M_2
 ((
ušt16_t
)0x4000è

	)

4335 
	#TIM_CCMR1_OC2CE
 ((
ušt16_t
)0x8000è

	)

4339 
	#TIM_CCMR1_IC1PSC
 ((
ušt16_t
)0x000Cè

	)

4340 
	#TIM_CCMR1_IC1PSC_0
 ((
ušt16_t
)0x0004è

	)

4341 
	#TIM_CCMR1_IC1PSC_1
 ((
ušt16_t
)0x0008è

	)

4343 
	#TIM_CCMR1_IC1F
 ((
ušt16_t
)0x00F0è

	)

4344 
	#TIM_CCMR1_IC1F_0
 ((
ušt16_t
)0x0010è

	)

4345 
	#TIM_CCMR1_IC1F_1
 ((
ušt16_t
)0x0020è

	)

4346 
	#TIM_CCMR1_IC1F_2
 ((
ušt16_t
)0x0040è

	)

4347 
	#TIM_CCMR1_IC1F_3
 ((
ušt16_t
)0x0080è

	)

4349 
	#TIM_CCMR1_IC2PSC
 ((
ušt16_t
)0x0C00è

	)

4350 
	#TIM_CCMR1_IC2PSC_0
 ((
ušt16_t
)0x0400è

	)

4351 
	#TIM_CCMR1_IC2PSC_1
 ((
ušt16_t
)0x0800è

	)

4353 
	#TIM_CCMR1_IC2F
 ((
ušt16_t
)0xF000è

	)

4354 
	#TIM_CCMR1_IC2F_0
 ((
ušt16_t
)0x1000è

	)

4355 
	#TIM_CCMR1_IC2F_1
 ((
ušt16_t
)0x2000è

	)

4356 
	#TIM_CCMR1_IC2F_2
 ((
ušt16_t
)0x4000è

	)

4357 
	#TIM_CCMR1_IC2F_3
 ((
ušt16_t
)0x8000è

	)

4360 
	#TIM_CCMR2_CC3S
 ((
ušt16_t
)0x0003è

	)

4361 
	#TIM_CCMR2_CC3S_0
 ((
ušt16_t
)0x0001è

	)

4362 
	#TIM_CCMR2_CC3S_1
 ((
ušt16_t
)0x0002è

	)

4364 
	#TIM_CCMR2_OC3FE
 ((
ušt16_t
)0x0004è

	)

4365 
	#TIM_CCMR2_OC3PE
 ((
ušt16_t
)0x0008è

	)

4367 
	#TIM_CCMR2_OC3M
 ((
ušt16_t
)0x0070è

	)

4368 
	#TIM_CCMR2_OC3M_0
 ((
ušt16_t
)0x0010è

	)

4369 
	#TIM_CCMR2_OC3M_1
 ((
ušt16_t
)0x0020è

	)

4370 
	#TIM_CCMR2_OC3M_2
 ((
ušt16_t
)0x0040è

	)

4372 
	#TIM_CCMR2_OC3CE
 ((
ušt16_t
)0x0080è

	)

4374 
	#TIM_CCMR2_CC4S
 ((
ušt16_t
)0x0300è

	)

4375 
	#TIM_CCMR2_CC4S_0
 ((
ušt16_t
)0x0100è

	)

4376 
	#TIM_CCMR2_CC4S_1
 ((
ušt16_t
)0x0200è

	)

4378 
	#TIM_CCMR2_OC4FE
 ((
ušt16_t
)0x0400è

	)

4379 
	#TIM_CCMR2_OC4PE
 ((
ušt16_t
)0x0800è

	)

4381 
	#TIM_CCMR2_OC4M
 ((
ušt16_t
)0x7000è

	)

4382 
	#TIM_CCMR2_OC4M_0
 ((
ušt16_t
)0x1000è

	)

4383 
	#TIM_CCMR2_OC4M_1
 ((
ušt16_t
)0x2000è

	)

4384 
	#TIM_CCMR2_OC4M_2
 ((
ušt16_t
)0x4000è

	)

4386 
	#TIM_CCMR2_OC4CE
 ((
ušt16_t
)0x8000è

	)

4390 
	#TIM_CCMR2_IC3PSC
 ((
ušt16_t
)0x000Cè

	)

4391 
	#TIM_CCMR2_IC3PSC_0
 ((
ušt16_t
)0x0004è

	)

4392 
	#TIM_CCMR2_IC3PSC_1
 ((
ušt16_t
)0x0008è

	)

4394 
	#TIM_CCMR2_IC3F
 ((
ušt16_t
)0x00F0è

	)

4395 
	#TIM_CCMR2_IC3F_0
 ((
ušt16_t
)0x0010è

	)

4396 
	#TIM_CCMR2_IC3F_1
 ((
ušt16_t
)0x0020è

	)

4397 
	#TIM_CCMR2_IC3F_2
 ((
ušt16_t
)0x0040è

	)

4398 
	#TIM_CCMR2_IC3F_3
 ((
ušt16_t
)0x0080è

	)

4400 
	#TIM_CCMR2_IC4PSC
 ((
ušt16_t
)0x0C00è

	)

4401 
	#TIM_CCMR2_IC4PSC_0
 ((
ušt16_t
)0x0400è

	)

4402 
	#TIM_CCMR2_IC4PSC_1
 ((
ušt16_t
)0x0800è

	)

4404 
	#TIM_CCMR2_IC4F
 ((
ušt16_t
)0xF000è

	)

4405 
	#TIM_CCMR2_IC4F_0
 ((
ušt16_t
)0x1000è

	)

4406 
	#TIM_CCMR2_IC4F_1
 ((
ušt16_t
)0x2000è

	)

4407 
	#TIM_CCMR2_IC4F_2
 ((
ušt16_t
)0x4000è

	)

4408 
	#TIM_CCMR2_IC4F_3
 ((
ušt16_t
)0x8000è

	)

4411 
	#TIM_CCER_CC1E
 ((
ušt16_t
)0x0001è

	)

4412 
	#TIM_CCER_CC1P
 ((
ušt16_t
)0x0002è

	)

4413 
	#TIM_CCER_CC1NE
 ((
ušt16_t
)0x0004è

	)

4414 
	#TIM_CCER_CC1NP
 ((
ušt16_t
)0x0008è

	)

4415 
	#TIM_CCER_CC2E
 ((
ušt16_t
)0x0010è

	)

4416 
	#TIM_CCER_CC2P
 ((
ušt16_t
)0x0020è

	)

4417 
	#TIM_CCER_CC2NE
 ((
ušt16_t
)0x0040è

	)

4418 
	#TIM_CCER_CC2NP
 ((
ušt16_t
)0x0080è

	)

4419 
	#TIM_CCER_CC3E
 ((
ušt16_t
)0x0100è

	)

4420 
	#TIM_CCER_CC3P
 ((
ušt16_t
)0x0200è

	)

4421 
	#TIM_CCER_CC3NE
 ((
ušt16_t
)0x0400è

	)

4422 
	#TIM_CCER_CC3NP
 ((
ušt16_t
)0x0800è

	)

4423 
	#TIM_CCER_CC4E
 ((
ušt16_t
)0x1000è

	)

4424 
	#TIM_CCER_CC4P
 ((
ušt16_t
)0x2000è

	)

4425 
	#TIM_CCER_CC4NP
 ((
ušt16_t
)0x8000è

	)

4428 
	#TIM_CNT_CNT
 ((
ušt16_t
)0xFFFFè

	)

4431 
	#TIM_PSC_PSC
 ((
ušt16_t
)0xFFFFè

	)

4434 
	#TIM_ARR_ARR
 ((
ušt16_t
)0xFFFFè

	)

4437 
	#TIM_RCR_REP
 ((
ušt8_t
)0xFFè

	)

4440 
	#TIM_CCR1_CCR1
 ((
ušt16_t
)0xFFFFè

	)

4443 
	#TIM_CCR2_CCR2
 ((
ušt16_t
)0xFFFFè

	)

4446 
	#TIM_CCR3_CCR3
 ((
ušt16_t
)0xFFFFè

	)

4449 
	#TIM_CCR4_CCR4
 ((
ušt16_t
)0xFFFFè

	)

4452 
	#TIM_BDTR_DTG
 ((
ušt16_t
)0x00FFè

	)

4453 
	#TIM_BDTR_DTG_0
 ((
ušt16_t
)0x0001è

	)

4454 
	#TIM_BDTR_DTG_1
 ((
ušt16_t
)0x0002è

	)

4455 
	#TIM_BDTR_DTG_2
 ((
ušt16_t
)0x0004è

	)

4456 
	#TIM_BDTR_DTG_3
 ((
ušt16_t
)0x0008è

	)

4457 
	#TIM_BDTR_DTG_4
 ((
ušt16_t
)0x0010è

	)

4458 
	#TIM_BDTR_DTG_5
 ((
ušt16_t
)0x0020è

	)

4459 
	#TIM_BDTR_DTG_6
 ((
ušt16_t
)0x0040è

	)

4460 
	#TIM_BDTR_DTG_7
 ((
ušt16_t
)0x0080è

	)

4462 
	#TIM_BDTR_LOCK
 ((
ušt16_t
)0x0300è

	)

4463 
	#TIM_BDTR_LOCK_0
 ((
ušt16_t
)0x0100è

	)

4464 
	#TIM_BDTR_LOCK_1
 ((
ušt16_t
)0x0200è

	)

4466 
	#TIM_BDTR_OSSI
 ((
ušt16_t
)0x0400è

	)

4467 
	#TIM_BDTR_OSSR
 ((
ušt16_t
)0x0800è

	)

4468 
	#TIM_BDTR_BKE
 ((
ušt16_t
)0x1000è

	)

4469 
	#TIM_BDTR_BKP
 ((
ušt16_t
)0x2000è

	)

4470 
	#TIM_BDTR_AOE
 ((
ušt16_t
)0x4000è

	)

4471 
	#TIM_BDTR_MOE
 ((
ušt16_t
)0x8000è

	)

4474 
	#TIM_DCR_DBA
 ((
ušt16_t
)0x001Fè

	)

4475 
	#TIM_DCR_DBA_0
 ((
ušt16_t
)0x0001è

	)

4476 
	#TIM_DCR_DBA_1
 ((
ušt16_t
)0x0002è

	)

4477 
	#TIM_DCR_DBA_2
 ((
ušt16_t
)0x0004è

	)

4478 
	#TIM_DCR_DBA_3
 ((
ušt16_t
)0x0008è

	)

4479 
	#TIM_DCR_DBA_4
 ((
ušt16_t
)0x0010è

	)

4481 
	#TIM_DCR_DBL
 ((
ušt16_t
)0x1F00è

	)

4482 
	#TIM_DCR_DBL_0
 ((
ušt16_t
)0x0100è

	)

4483 
	#TIM_DCR_DBL_1
 ((
ušt16_t
)0x0200è

	)

4484 
	#TIM_DCR_DBL_2
 ((
ušt16_t
)0x0400è

	)

4485 
	#TIM_DCR_DBL_3
 ((
ušt16_t
)0x0800è

	)

4486 
	#TIM_DCR_DBL_4
 ((
ušt16_t
)0x1000è

	)

4489 
	#TIM_DMAR_DMAB
 ((
ušt16_t
)0xFFFFè

	)

4498 
	#RTC_CRH_SECIE
 ((
ušt8_t
)0x01è

	)

4499 
	#RTC_CRH_ALRIE
 ((
ušt8_t
)0x02è

	)

4500 
	#RTC_CRH_OWIE
 ((
ušt8_t
)0x04è

	)

4503 
	#RTC_CRL_SECF
 ((
ušt8_t
)0x01è

	)

4504 
	#RTC_CRL_ALRF
 ((
ušt8_t
)0x02è

	)

4505 
	#RTC_CRL_OWF
 ((
ušt8_t
)0x04è

	)

4506 
	#RTC_CRL_RSF
 ((
ušt8_t
)0x08è

	)

4507 
	#RTC_CRL_CNF
 ((
ušt8_t
)0x10è

	)

4508 
	#RTC_CRL_RTOFF
 ((
ušt8_t
)0x20è

	)

4511 
	#RTC_PRLH_PRL
 ((
ušt16_t
)0x000Fè

	)

4514 
	#RTC_PRLL_PRL
 ((
ušt16_t
)0xFFFFè

	)

4517 
	#RTC_DIVH_RTC_DIV
 ((
ušt16_t
)0x000Fè

	)

4520 
	#RTC_DIVL_RTC_DIV
 ((
ušt16_t
)0xFFFFè

	)

4523 
	#RTC_CNTH_RTC_CNT
 ((
ušt16_t
)0xFFFFè

	)

4526 
	#RTC_CNTL_RTC_CNT
 ((
ušt16_t
)0xFFFFè

	)

4529 
	#RTC_ALRH_RTC_ALR
 ((
ušt16_t
)0xFFFFè

	)

4532 
	#RTC_ALRL_RTC_ALR
 ((
ušt16_t
)0xFFFFè

	)

4541 
	#IWDG_KR_KEY
 ((
ušt16_t
)0xFFFFè

	)

4544 
	#IWDG_PR_PR
 ((
ušt8_t
)0x07è

	)

4545 
	#IWDG_PR_PR_0
 ((
ušt8_t
)0x01è

	)

4546 
	#IWDG_PR_PR_1
 ((
ušt8_t
)0x02è

	)

4547 
	#IWDG_PR_PR_2
 ((
ušt8_t
)0x04è

	)

4550 
	#IWDG_RLR_RL
 ((
ušt16_t
)0x0FFFè

	)

4553 
	#IWDG_SR_PVU
 ((
ušt8_t
)0x01è

	)

4554 
	#IWDG_SR_RVU
 ((
ušt8_t
)0x02è

	)

4563 
	#WWDG_CR_T
 ((
ušt8_t
)0x7Fè

	)

4564 
	#WWDG_CR_T0
 ((
ušt8_t
)0x01è

	)

4565 
	#WWDG_CR_T1
 ((
ušt8_t
)0x02è

	)

4566 
	#WWDG_CR_T2
 ((
ušt8_t
)0x04è

	)

4567 
	#WWDG_CR_T3
 ((
ušt8_t
)0x08è

	)

4568 
	#WWDG_CR_T4
 ((
ušt8_t
)0x10è

	)

4569 
	#WWDG_CR_T5
 ((
ušt8_t
)0x20è

	)

4570 
	#WWDG_CR_T6
 ((
ušt8_t
)0x40è

	)

4572 
	#WWDG_CR_WDGA
 ((
ušt8_t
)0x80è

	)

4575 
	#WWDG_CFR_W
 ((
ušt16_t
)0x007Fè

	)

4576 
	#WWDG_CFR_W0
 ((
ušt16_t
)0x0001è

	)

4577 
	#WWDG_CFR_W1
 ((
ušt16_t
)0x0002è

	)

4578 
	#WWDG_CFR_W2
 ((
ušt16_t
)0x0004è

	)

4579 
	#WWDG_CFR_W3
 ((
ušt16_t
)0x0008è

	)

4580 
	#WWDG_CFR_W4
 ((
ušt16_t
)0x0010è

	)

4581 
	#WWDG_CFR_W5
 ((
ušt16_t
)0x0020è

	)

4582 
	#WWDG_CFR_W6
 ((
ušt16_t
)0x0040è

	)

4584 
	#WWDG_CFR_WDGTB
 ((
ušt16_t
)0x0180è

	)

4585 
	#WWDG_CFR_WDGTB0
 ((
ušt16_t
)0x0080è

	)

4586 
	#WWDG_CFR_WDGTB1
 ((
ušt16_t
)0x0100è

	)

4588 
	#WWDG_CFR_EWI
 ((
ušt16_t
)0x0200è

	)

4591 
	#WWDG_SR_EWIF
 ((
ušt8_t
)0x01è

	)

4600 
	#FSMC_BCR1_MBKEN
 ((
ušt32_t
)0x00000001è

	)

4601 
	#FSMC_BCR1_MUXEN
 ((
ušt32_t
)0x00000002è

	)

4603 
	#FSMC_BCR1_MTYP
 ((
ušt32_t
)0x0000000Cè

	)

4604 
	#FSMC_BCR1_MTYP_0
 ((
ušt32_t
)0x00000004è

	)

4605 
	#FSMC_BCR1_MTYP_1
 ((
ušt32_t
)0x00000008è

	)

4607 
	#FSMC_BCR1_MWID
 ((
ušt32_t
)0x00000030è

	)

4608 
	#FSMC_BCR1_MWID_0
 ((
ušt32_t
)0x00000010è

	)

4609 
	#FSMC_BCR1_MWID_1
 ((
ušt32_t
)0x00000020è

	)

4611 
	#FSMC_BCR1_FACCEN
 ((
ušt32_t
)0x00000040è

	)

4612 
	#FSMC_BCR1_BURSTEN
 ((
ušt32_t
)0x00000100è

	)

4613 
	#FSMC_BCR1_WAITPOL
 ((
ušt32_t
)0x00000200è

	)

4614 
	#FSMC_BCR1_WRAPMOD
 ((
ušt32_t
)0x00000400è

	)

4615 
	#FSMC_BCR1_WAITCFG
 ((
ušt32_t
)0x00000800è

	)

4616 
	#FSMC_BCR1_WREN
 ((
ušt32_t
)0x00001000è

	)

4617 
	#FSMC_BCR1_WAITEN
 ((
ušt32_t
)0x00002000è

	)

4618 
	#FSMC_BCR1_EXTMOD
 ((
ušt32_t
)0x00004000è

	)

4619 
	#FSMC_BCR1_ASYNCWAIT
 ((
ušt32_t
)0x00008000è

	)

4620 
	#FSMC_BCR1_CBURSTRW
 ((
ušt32_t
)0x00080000è

	)

4623 
	#FSMC_BCR2_MBKEN
 ((
ušt32_t
)0x00000001è

	)

4624 
	#FSMC_BCR2_MUXEN
 ((
ušt32_t
)0x00000002è

	)

4626 
	#FSMC_BCR2_MTYP
 ((
ušt32_t
)0x0000000Cè

	)

4627 
	#FSMC_BCR2_MTYP_0
 ((
ušt32_t
)0x00000004è

	)

4628 
	#FSMC_BCR2_MTYP_1
 ((
ušt32_t
)0x00000008è

	)

4630 
	#FSMC_BCR2_MWID
 ((
ušt32_t
)0x00000030è

	)

4631 
	#FSMC_BCR2_MWID_0
 ((
ušt32_t
)0x00000010è

	)

4632 
	#FSMC_BCR2_MWID_1
 ((
ušt32_t
)0x00000020è

	)

4634 
	#FSMC_BCR2_FACCEN
 ((
ušt32_t
)0x00000040è

	)

4635 
	#FSMC_BCR2_BURSTEN
 ((
ušt32_t
)0x00000100è

	)

4636 
	#FSMC_BCR2_WAITPOL
 ((
ušt32_t
)0x00000200è

	)

4637 
	#FSMC_BCR2_WRAPMOD
 ((
ušt32_t
)0x00000400è

	)

4638 
	#FSMC_BCR2_WAITCFG
 ((
ušt32_t
)0x00000800è

	)

4639 
	#FSMC_BCR2_WREN
 ((
ušt32_t
)0x00001000è

	)

4640 
	#FSMC_BCR2_WAITEN
 ((
ušt32_t
)0x00002000è

	)

4641 
	#FSMC_BCR2_EXTMOD
 ((
ušt32_t
)0x00004000è

	)

4642 
	#FSMC_BCR2_ASYNCWAIT
 ((
ušt32_t
)0x00008000è

	)

4643 
	#FSMC_BCR2_CBURSTRW
 ((
ušt32_t
)0x00080000è

	)

4646 
	#FSMC_BCR3_MBKEN
 ((
ušt32_t
)0x00000001è

	)

4647 
	#FSMC_BCR3_MUXEN
 ((
ušt32_t
)0x00000002è

	)

4649 
	#FSMC_BCR3_MTYP
 ((
ušt32_t
)0x0000000Cè

	)

4650 
	#FSMC_BCR3_MTYP_0
 ((
ušt32_t
)0x00000004è

	)

4651 
	#FSMC_BCR3_MTYP_1
 ((
ušt32_t
)0x00000008è

	)

4653 
	#FSMC_BCR3_MWID
 ((
ušt32_t
)0x00000030è

	)

4654 
	#FSMC_BCR3_MWID_0
 ((
ušt32_t
)0x00000010è

	)

4655 
	#FSMC_BCR3_MWID_1
 ((
ušt32_t
)0x00000020è

	)

4657 
	#FSMC_BCR3_FACCEN
 ((
ušt32_t
)0x00000040è

	)

4658 
	#FSMC_BCR3_BURSTEN
 ((
ušt32_t
)0x00000100è

	)

4659 
	#FSMC_BCR3_WAITPOL
 ((
ušt32_t
)0x00000200è

	)

4660 
	#FSMC_BCR3_WRAPMOD
 ((
ušt32_t
)0x00000400è

	)

4661 
	#FSMC_BCR3_WAITCFG
 ((
ušt32_t
)0x00000800è

	)

4662 
	#FSMC_BCR3_WREN
 ((
ušt32_t
)0x00001000è

	)

4663 
	#FSMC_BCR3_WAITEN
 ((
ušt32_t
)0x00002000è

	)

4664 
	#FSMC_BCR3_EXTMOD
 ((
ušt32_t
)0x00004000è

	)

4665 
	#FSMC_BCR3_ASYNCWAIT
 ((
ušt32_t
)0x00008000è

	)

4666 
	#FSMC_BCR3_CBURSTRW
 ((
ušt32_t
)0x00080000è

	)

4669 
	#FSMC_BCR4_MBKEN
 ((
ušt32_t
)0x00000001è

	)

4670 
	#FSMC_BCR4_MUXEN
 ((
ušt32_t
)0x00000002è

	)

4672 
	#FSMC_BCR4_MTYP
 ((
ušt32_t
)0x0000000Cè

	)

4673 
	#FSMC_BCR4_MTYP_0
 ((
ušt32_t
)0x00000004è

	)

4674 
	#FSMC_BCR4_MTYP_1
 ((
ušt32_t
)0x00000008è

	)

4676 
	#FSMC_BCR4_MWID
 ((
ušt32_t
)0x00000030è

	)

4677 
	#FSMC_BCR4_MWID_0
 ((
ušt32_t
)0x00000010è

	)

4678 
	#FSMC_BCR4_MWID_1
 ((
ušt32_t
)0x00000020è

	)

4680 
	#FSMC_BCR4_FACCEN
 ((
ušt32_t
)0x00000040è

	)

4681 
	#FSMC_BCR4_BURSTEN
 ((
ušt32_t
)0x00000100è

	)

4682 
	#FSMC_BCR4_WAITPOL
 ((
ušt32_t
)0x00000200è

	)

4683 
	#FSMC_BCR4_WRAPMOD
 ((
ušt32_t
)0x00000400è

	)

4684 
	#FSMC_BCR4_WAITCFG
 ((
ušt32_t
)0x00000800è

	)

4685 
	#FSMC_BCR4_WREN
 ((
ušt32_t
)0x00001000è

	)

4686 
	#FSMC_BCR4_WAITEN
 ((
ušt32_t
)0x00002000è

	)

4687 
	#FSMC_BCR4_EXTMOD
 ((
ušt32_t
)0x00004000è

	)

4688 
	#FSMC_BCR4_ASYNCWAIT
 ((
ušt32_t
)0x00008000è

	)

4689 
	#FSMC_BCR4_CBURSTRW
 ((
ušt32_t
)0x00080000è

	)

4692 
	#FSMC_BTR1_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

4693 
	#FSMC_BTR1_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

4694 
	#FSMC_BTR1_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

4695 
	#FSMC_BTR1_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

4696 
	#FSMC_BTR1_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

4698 
	#FSMC_BTR1_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

4699 
	#FSMC_BTR1_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

4700 
	#FSMC_BTR1_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

4701 
	#FSMC_BTR1_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

4702 
	#FSMC_BTR1_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

4704 
	#FSMC_BTR1_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

4705 
	#FSMC_BTR1_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

4706 
	#FSMC_BTR1_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

4707 
	#FSMC_BTR1_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

4708 
	#FSMC_BTR1_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

4709 
	#FSMC_BTR1_DATAST_4
 ((
ušt32_t
)0x00001000è

	)

4710 
	#FSMC_BTR1_DATAST_5
 ((
ušt32_t
)0x00002000è

	)

4711 
	#FSMC_BTR1_DATAST_6
 ((
ušt32_t
)0x00004000è

	)

4712 
	#FSMC_BTR1_DATAST_7
 ((
ušt32_t
)0x00008000è

	)

4714 
	#FSMC_BTR1_BUSTURN
 ((
ušt32_t
)0x000F0000è

	)

4715 
	#FSMC_BTR1_BUSTURN_0
 ((
ušt32_t
)0x00010000è

	)

4716 
	#FSMC_BTR1_BUSTURN_1
 ((
ušt32_t
)0x00020000è

	)

4717 
	#FSMC_BTR1_BUSTURN_2
 ((
ušt32_t
)0x00040000è

	)

4718 
	#FSMC_BTR1_BUSTURN_3
 ((
ušt32_t
)0x00080000è

	)

4720 
	#FSMC_BTR1_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

4721 
	#FSMC_BTR1_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

4722 
	#FSMC_BTR1_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

4723 
	#FSMC_BTR1_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

4724 
	#FSMC_BTR1_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

4726 
	#FSMC_BTR1_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

4727 
	#FSMC_BTR1_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

4728 
	#FSMC_BTR1_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

4729 
	#FSMC_BTR1_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

4730 
	#FSMC_BTR1_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

4732 
	#FSMC_BTR1_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

4733 
	#FSMC_BTR1_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

4734 
	#FSMC_BTR1_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

4737 
	#FSMC_BTR2_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

4738 
	#FSMC_BTR2_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

4739 
	#FSMC_BTR2_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

4740 
	#FSMC_BTR2_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

4741 
	#FSMC_BTR2_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

4743 
	#FSMC_BTR2_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

4744 
	#FSMC_BTR2_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

4745 
	#FSMC_BTR2_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

4746 
	#FSMC_BTR2_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

4747 
	#FSMC_BTR2_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

4749 
	#FSMC_BTR2_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

4750 
	#FSMC_BTR2_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

4751 
	#FSMC_BTR2_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

4752 
	#FSMC_BTR2_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

4753 
	#FSMC_BTR2_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

4754 
	#FSMC_BTR2_DATAST_4
 ((
ušt32_t
)0x00001000è

	)

4755 
	#FSMC_BTR2_DATAST_5
 ((
ušt32_t
)0x00002000è

	)

4756 
	#FSMC_BTR2_DATAST_6
 ((
ušt32_t
)0x00004000è

	)

4757 
	#FSMC_BTR2_DATAST_7
 ((
ušt32_t
)0x00008000è

	)

4759 
	#FSMC_BTR2_BUSTURN
 ((
ušt32_t
)0x000F0000è

	)

4760 
	#FSMC_BTR2_BUSTURN_0
 ((
ušt32_t
)0x00010000è

	)

4761 
	#FSMC_BTR2_BUSTURN_1
 ((
ušt32_t
)0x00020000è

	)

4762 
	#FSMC_BTR2_BUSTURN_2
 ((
ušt32_t
)0x00040000è

	)

4763 
	#FSMC_BTR2_BUSTURN_3
 ((
ušt32_t
)0x00080000è

	)

4765 
	#FSMC_BTR2_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

4766 
	#FSMC_BTR2_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

4767 
	#FSMC_BTR2_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

4768 
	#FSMC_BTR2_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

4769 
	#FSMC_BTR2_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

4771 
	#FSMC_BTR2_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

4772 
	#FSMC_BTR2_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

4773 
	#FSMC_BTR2_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

4774 
	#FSMC_BTR2_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

4775 
	#FSMC_BTR2_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

4777 
	#FSMC_BTR2_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

4778 
	#FSMC_BTR2_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

4779 
	#FSMC_BTR2_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

4782 
	#FSMC_BTR3_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

4783 
	#FSMC_BTR3_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

4784 
	#FSMC_BTR3_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

4785 
	#FSMC_BTR3_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

4786 
	#FSMC_BTR3_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

4788 
	#FSMC_BTR3_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

4789 
	#FSMC_BTR3_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

4790 
	#FSMC_BTR3_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

4791 
	#FSMC_BTR3_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

4792 
	#FSMC_BTR3_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

4794 
	#FSMC_BTR3_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

4795 
	#FSMC_BTR3_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

4796 
	#FSMC_BTR3_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

4797 
	#FSMC_BTR3_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

4798 
	#FSMC_BTR3_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

4799 
	#FSMC_BTR3_DATAST_4
 ((
ušt32_t
)0x00001000è

	)

4800 
	#FSMC_BTR3_DATAST_5
 ((
ušt32_t
)0x00002000è

	)

4801 
	#FSMC_BTR3_DATAST_6
 ((
ušt32_t
)0x00004000è

	)

4802 
	#FSMC_BTR3_DATAST_7
 ((
ušt32_t
)0x00008000è

	)

4804 
	#FSMC_BTR3_BUSTURN
 ((
ušt32_t
)0x000F0000è

	)

4805 
	#FSMC_BTR3_BUSTURN_0
 ((
ušt32_t
)0x00010000è

	)

4806 
	#FSMC_BTR3_BUSTURN_1
 ((
ušt32_t
)0x00020000è

	)

4807 
	#FSMC_BTR3_BUSTURN_2
 ((
ušt32_t
)0x00040000è

	)

4808 
	#FSMC_BTR3_BUSTURN_3
 ((
ušt32_t
)0x00080000è

	)

4810 
	#FSMC_BTR3_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

4811 
	#FSMC_BTR3_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

4812 
	#FSMC_BTR3_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

4813 
	#FSMC_BTR3_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

4814 
	#FSMC_BTR3_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

4816 
	#FSMC_BTR3_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

4817 
	#FSMC_BTR3_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

4818 
	#FSMC_BTR3_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

4819 
	#FSMC_BTR3_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

4820 
	#FSMC_BTR3_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

4822 
	#FSMC_BTR3_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

4823 
	#FSMC_BTR3_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

4824 
	#FSMC_BTR3_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

4827 
	#FSMC_BTR4_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

4828 
	#FSMC_BTR4_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

4829 
	#FSMC_BTR4_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

4830 
	#FSMC_BTR4_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

4831 
	#FSMC_BTR4_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

4833 
	#FSMC_BTR4_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

4834 
	#FSMC_BTR4_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

4835 
	#FSMC_BTR4_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

4836 
	#FSMC_BTR4_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

4837 
	#FSMC_BTR4_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

4839 
	#FSMC_BTR4_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

4840 
	#FSMC_BTR4_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

4841 
	#FSMC_BTR4_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

4842 
	#FSMC_BTR4_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

4843 
	#FSMC_BTR4_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

4844 
	#FSMC_BTR4_DATAST_4
 ((
ušt32_t
)0x00001000è

	)

4845 
	#FSMC_BTR4_DATAST_5
 ((
ušt32_t
)0x00002000è

	)

4846 
	#FSMC_BTR4_DATAST_6
 ((
ušt32_t
)0x00004000è

	)

4847 
	#FSMC_BTR4_DATAST_7
 ((
ušt32_t
)0x00008000è

	)

4849 
	#FSMC_BTR4_BUSTURN
 ((
ušt32_t
)0x000F0000è

	)

4850 
	#FSMC_BTR4_BUSTURN_0
 ((
ušt32_t
)0x00010000è

	)

4851 
	#FSMC_BTR4_BUSTURN_1
 ((
ušt32_t
)0x00020000è

	)

4852 
	#FSMC_BTR4_BUSTURN_2
 ((
ušt32_t
)0x00040000è

	)

4853 
	#FSMC_BTR4_BUSTURN_3
 ((
ušt32_t
)0x00080000è

	)

4855 
	#FSMC_BTR4_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

4856 
	#FSMC_BTR4_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

4857 
	#FSMC_BTR4_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

4858 
	#FSMC_BTR4_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

4859 
	#FSMC_BTR4_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

4861 
	#FSMC_BTR4_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

4862 
	#FSMC_BTR4_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

4863 
	#FSMC_BTR4_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

4864 
	#FSMC_BTR4_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

4865 
	#FSMC_BTR4_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

4867 
	#FSMC_BTR4_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

4868 
	#FSMC_BTR4_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

4869 
	#FSMC_BTR4_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

4872 
	#FSMC_BWTR1_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

4873 
	#FSMC_BWTR1_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

4874 
	#FSMC_BWTR1_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

4875 
	#FSMC_BWTR1_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

4876 
	#FSMC_BWTR1_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

4878 
	#FSMC_BWTR1_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

4879 
	#FSMC_BWTR1_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

4880 
	#FSMC_BWTR1_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

4881 
	#FSMC_BWTR1_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

4882 
	#FSMC_BWTR1_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

4884 
	#FSMC_BWTR1_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

4885 
	#FSMC_BWTR1_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

4886 
	#FSMC_BWTR1_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

4887 
	#FSMC_BWTR1_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

4888 
	#FSMC_BWTR1_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

4889 
	#FSMC_BWTR1_DATAST_4
 ((
ušt32_t
)0x00001000è

	)

4890 
	#FSMC_BWTR1_DATAST_5
 ((
ušt32_t
)0x00002000è

	)

4891 
	#FSMC_BWTR1_DATAST_6
 ((
ušt32_t
)0x00004000è

	)

4892 
	#FSMC_BWTR1_DATAST_7
 ((
ušt32_t
)0x00008000è

	)

4894 
	#FSMC_BWTR1_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

4895 
	#FSMC_BWTR1_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

4896 
	#FSMC_BWTR1_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

4897 
	#FSMC_BWTR1_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

4898 
	#FSMC_BWTR1_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

4900 
	#FSMC_BWTR1_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

4901 
	#FSMC_BWTR1_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

4902 
	#FSMC_BWTR1_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

4903 
	#FSMC_BWTR1_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

4904 
	#FSMC_BWTR1_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

4906 
	#FSMC_BWTR1_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

4907 
	#FSMC_BWTR1_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

4908 
	#FSMC_BWTR1_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

4911 
	#FSMC_BWTR2_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

4912 
	#FSMC_BWTR2_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

4913 
	#FSMC_BWTR2_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

4914 
	#FSMC_BWTR2_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

4915 
	#FSMC_BWTR2_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

4917 
	#FSMC_BWTR2_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

4918 
	#FSMC_BWTR2_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

4919 
	#FSMC_BWTR2_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

4920 
	#FSMC_BWTR2_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

4921 
	#FSMC_BWTR2_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

4923 
	#FSMC_BWTR2_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

4924 
	#FSMC_BWTR2_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

4925 
	#FSMC_BWTR2_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

4926 
	#FSMC_BWTR2_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

4927 
	#FSMC_BWTR2_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

4928 
	#FSMC_BWTR2_DATAST_4
 ((
ušt32_t
)0x00001000è

	)

4929 
	#FSMC_BWTR2_DATAST_5
 ((
ušt32_t
)0x00002000è

	)

4930 
	#FSMC_BWTR2_DATAST_6
 ((
ušt32_t
)0x00004000è

	)

4931 
	#FSMC_BWTR2_DATAST_7
 ((
ušt32_t
)0x00008000è

	)

4933 
	#FSMC_BWTR2_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

4934 
	#FSMC_BWTR2_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

4935 
	#FSMC_BWTR2_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

4936 
	#FSMC_BWTR2_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

4937 
	#FSMC_BWTR2_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

4939 
	#FSMC_BWTR2_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

4940 
	#FSMC_BWTR2_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

4941 
	#FSMC_BWTR2_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

4942 
	#FSMC_BWTR2_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

4943 
	#FSMC_BWTR2_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

4945 
	#FSMC_BWTR2_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

4946 
	#FSMC_BWTR2_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

4947 
	#FSMC_BWTR2_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

4950 
	#FSMC_BWTR3_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

4951 
	#FSMC_BWTR3_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

4952 
	#FSMC_BWTR3_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

4953 
	#FSMC_BWTR3_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

4954 
	#FSMC_BWTR3_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

4956 
	#FSMC_BWTR3_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

4957 
	#FSMC_BWTR3_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

4958 
	#FSMC_BWTR3_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

4959 
	#FSMC_BWTR3_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

4960 
	#FSMC_BWTR3_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

4962 
	#FSMC_BWTR3_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

4963 
	#FSMC_BWTR3_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

4964 
	#FSMC_BWTR3_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

4965 
	#FSMC_BWTR3_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

4966 
	#FSMC_BWTR3_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

4967 
	#FSMC_BWTR3_DATAST_4
 ((
ušt32_t
)0x00001000è

	)

4968 
	#FSMC_BWTR3_DATAST_5
 ((
ušt32_t
)0x00002000è

	)

4969 
	#FSMC_BWTR3_DATAST_6
 ((
ušt32_t
)0x00004000è

	)

4970 
	#FSMC_BWTR3_DATAST_7
 ((
ušt32_t
)0x00008000è

	)

4972 
	#FSMC_BWTR3_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

4973 
	#FSMC_BWTR3_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

4974 
	#FSMC_BWTR3_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

4975 
	#FSMC_BWTR3_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

4976 
	#FSMC_BWTR3_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

4978 
	#FSMC_BWTR3_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

4979 
	#FSMC_BWTR3_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

4980 
	#FSMC_BWTR3_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

4981 
	#FSMC_BWTR3_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

4982 
	#FSMC_BWTR3_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

4984 
	#FSMC_BWTR3_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

4985 
	#FSMC_BWTR3_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

4986 
	#FSMC_BWTR3_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

4989 
	#FSMC_BWTR4_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

4990 
	#FSMC_BWTR4_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

4991 
	#FSMC_BWTR4_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

4992 
	#FSMC_BWTR4_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

4993 
	#FSMC_BWTR4_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

4995 
	#FSMC_BWTR4_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

4996 
	#FSMC_BWTR4_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

4997 
	#FSMC_BWTR4_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

4998 
	#FSMC_BWTR4_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

4999 
	#FSMC_BWTR4_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

5001 
	#FSMC_BWTR4_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

5002 
	#FSMC_BWTR4_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

5003 
	#FSMC_BWTR4_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

5004 
	#FSMC_BWTR4_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

5005 
	#FSMC_BWTR4_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

5006 
	#FSMC_BWTR4_DATAST_4
 ((
ušt32_t
)0x00001000è

	)

5007 
	#FSMC_BWTR4_DATAST_5
 ((
ušt32_t
)0x00002000è

	)

5008 
	#FSMC_BWTR4_DATAST_6
 ((
ušt32_t
)0x00004000è

	)

5009 
	#FSMC_BWTR4_DATAST_7
 ((
ušt32_t
)0x00008000è

	)

5011 
	#FSMC_BWTR4_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

5012 
	#FSMC_BWTR4_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

5013 
	#FSMC_BWTR4_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

5014 
	#FSMC_BWTR4_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

5015 
	#FSMC_BWTR4_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

5017 
	#FSMC_BWTR4_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

5018 
	#FSMC_BWTR4_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

5019 
	#FSMC_BWTR4_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

5020 
	#FSMC_BWTR4_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

5021 
	#FSMC_BWTR4_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

5023 
	#FSMC_BWTR4_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

5024 
	#FSMC_BWTR4_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

5025 
	#FSMC_BWTR4_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

5028 
	#FSMC_PCR2_PWAITEN
 ((
ušt32_t
)0x00000002è

	)

5029 
	#FSMC_PCR2_PBKEN
 ((
ušt32_t
)0x00000004è

	)

5030 
	#FSMC_PCR2_PTYP
 ((
ušt32_t
)0x00000008è

	)

5032 
	#FSMC_PCR2_PWID
 ((
ušt32_t
)0x00000030è

	)

5033 
	#FSMC_PCR2_PWID_0
 ((
ušt32_t
)0x00000010è

	)

5034 
	#FSMC_PCR2_PWID_1
 ((
ušt32_t
)0x00000020è

	)

5036 
	#FSMC_PCR2_ECCEN
 ((
ušt32_t
)0x00000040è

	)

5038 
	#FSMC_PCR2_TCLR
 ((
ušt32_t
)0x00001E00è

	)

5039 
	#FSMC_PCR2_TCLR_0
 ((
ušt32_t
)0x00000200è

	)

5040 
	#FSMC_PCR2_TCLR_1
 ((
ušt32_t
)0x00000400è

	)

5041 
	#FSMC_PCR2_TCLR_2
 ((
ušt32_t
)0x00000800è

	)

5042 
	#FSMC_PCR2_TCLR_3
 ((
ušt32_t
)0x00001000è

	)

5044 
	#FSMC_PCR2_TAR
 ((
ušt32_t
)0x0001E000è

	)

5045 
	#FSMC_PCR2_TAR_0
 ((
ušt32_t
)0x00002000è

	)

5046 
	#FSMC_PCR2_TAR_1
 ((
ušt32_t
)0x00004000è

	)

5047 
	#FSMC_PCR2_TAR_2
 ((
ušt32_t
)0x00008000è

	)

5048 
	#FSMC_PCR2_TAR_3
 ((
ušt32_t
)0x00010000è

	)

5050 
	#FSMC_PCR2_ECCPS
 ((
ušt32_t
)0x000E0000è

	)

5051 
	#FSMC_PCR2_ECCPS_0
 ((
ušt32_t
)0x00020000è

	)

5052 
	#FSMC_PCR2_ECCPS_1
 ((
ušt32_t
)0x00040000è

	)

5053 
	#FSMC_PCR2_ECCPS_2
 ((
ušt32_t
)0x00080000è

	)

5056 
	#FSMC_PCR3_PWAITEN
 ((
ušt32_t
)0x00000002è

	)

5057 
	#FSMC_PCR3_PBKEN
 ((
ušt32_t
)0x00000004è

	)

5058 
	#FSMC_PCR3_PTYP
 ((
ušt32_t
)0x00000008è

	)

5060 
	#FSMC_PCR3_PWID
 ((
ušt32_t
)0x00000030è

	)

5061 
	#FSMC_PCR3_PWID_0
 ((
ušt32_t
)0x00000010è

	)

5062 
	#FSMC_PCR3_PWID_1
 ((
ušt32_t
)0x00000020è

	)

5064 
	#FSMC_PCR3_ECCEN
 ((
ušt32_t
)0x00000040è

	)

5066 
	#FSMC_PCR3_TCLR
 ((
ušt32_t
)0x00001E00è

	)

5067 
	#FSMC_PCR3_TCLR_0
 ((
ušt32_t
)0x00000200è

	)

5068 
	#FSMC_PCR3_TCLR_1
 ((
ušt32_t
)0x00000400è

	)

5069 
	#FSMC_PCR3_TCLR_2
 ((
ušt32_t
)0x00000800è

	)

5070 
	#FSMC_PCR3_TCLR_3
 ((
ušt32_t
)0x00001000è

	)

5072 
	#FSMC_PCR3_TAR
 ((
ušt32_t
)0x0001E000è

	)

5073 
	#FSMC_PCR3_TAR_0
 ((
ušt32_t
)0x00002000è

	)

5074 
	#FSMC_PCR3_TAR_1
 ((
ušt32_t
)0x00004000è

	)

5075 
	#FSMC_PCR3_TAR_2
 ((
ušt32_t
)0x00008000è

	)

5076 
	#FSMC_PCR3_TAR_3
 ((
ušt32_t
)0x00010000è

	)

5078 
	#FSMC_PCR3_ECCPS
 ((
ušt32_t
)0x000E0000è

	)

5079 
	#FSMC_PCR3_ECCPS_0
 ((
ušt32_t
)0x00020000è

	)

5080 
	#FSMC_PCR3_ECCPS_1
 ((
ušt32_t
)0x00040000è

	)

5081 
	#FSMC_PCR3_ECCPS_2
 ((
ušt32_t
)0x00080000è

	)

5084 
	#FSMC_PCR4_PWAITEN
 ((
ušt32_t
)0x00000002è

	)

5085 
	#FSMC_PCR4_PBKEN
 ((
ušt32_t
)0x00000004è

	)

5086 
	#FSMC_PCR4_PTYP
 ((
ušt32_t
)0x00000008è

	)

5088 
	#FSMC_PCR4_PWID
 ((
ušt32_t
)0x00000030è

	)

5089 
	#FSMC_PCR4_PWID_0
 ((
ušt32_t
)0x00000010è

	)

5090 
	#FSMC_PCR4_PWID_1
 ((
ušt32_t
)0x00000020è

	)

5092 
	#FSMC_PCR4_ECCEN
 ((
ušt32_t
)0x00000040è

	)

5094 
	#FSMC_PCR4_TCLR
 ((
ušt32_t
)0x00001E00è

	)

5095 
	#FSMC_PCR4_TCLR_0
 ((
ušt32_t
)0x00000200è

	)

5096 
	#FSMC_PCR4_TCLR_1
 ((
ušt32_t
)0x00000400è

	)

5097 
	#FSMC_PCR4_TCLR_2
 ((
ušt32_t
)0x00000800è

	)

5098 
	#FSMC_PCR4_TCLR_3
 ((
ušt32_t
)0x00001000è

	)

5100 
	#FSMC_PCR4_TAR
 ((
ušt32_t
)0x0001E000è

	)

5101 
	#FSMC_PCR4_TAR_0
 ((
ušt32_t
)0x00002000è

	)

5102 
	#FSMC_PCR4_TAR_1
 ((
ušt32_t
)0x00004000è

	)

5103 
	#FSMC_PCR4_TAR_2
 ((
ušt32_t
)0x00008000è

	)

5104 
	#FSMC_PCR4_TAR_3
 ((
ušt32_t
)0x00010000è

	)

5106 
	#FSMC_PCR4_ECCPS
 ((
ušt32_t
)0x000E0000è

	)

5107 
	#FSMC_PCR4_ECCPS_0
 ((
ušt32_t
)0x00020000è

	)

5108 
	#FSMC_PCR4_ECCPS_1
 ((
ušt32_t
)0x00040000è

	)

5109 
	#FSMC_PCR4_ECCPS_2
 ((
ušt32_t
)0x00080000è

	)

5112 
	#FSMC_SR2_IRS
 ((
ušt8_t
)0x01è

	)

5113 
	#FSMC_SR2_ILS
 ((
ušt8_t
)0x02è

	)

5114 
	#FSMC_SR2_IFS
 ((
ušt8_t
)0x04è

	)

5115 
	#FSMC_SR2_IREN
 ((
ušt8_t
)0x08è

	)

5116 
	#FSMC_SR2_ILEN
 ((
ušt8_t
)0x10è

	)

5117 
	#FSMC_SR2_IFEN
 ((
ušt8_t
)0x20è

	)

5118 
	#FSMC_SR2_FEMPT
 ((
ušt8_t
)0x40è

	)

5121 
	#FSMC_SR3_IRS
 ((
ušt8_t
)0x01è

	)

5122 
	#FSMC_SR3_ILS
 ((
ušt8_t
)0x02è

	)

5123 
	#FSMC_SR3_IFS
 ((
ušt8_t
)0x04è

	)

5124 
	#FSMC_SR3_IREN
 ((
ušt8_t
)0x08è

	)

5125 
	#FSMC_SR3_ILEN
 ((
ušt8_t
)0x10è

	)

5126 
	#FSMC_SR3_IFEN
 ((
ušt8_t
)0x20è

	)

5127 
	#FSMC_SR3_FEMPT
 ((
ušt8_t
)0x40è

	)

5130 
	#FSMC_SR4_IRS
 ((
ušt8_t
)0x01è

	)

5131 
	#FSMC_SR4_ILS
 ((
ušt8_t
)0x02è

	)

5132 
	#FSMC_SR4_IFS
 ((
ušt8_t
)0x04è

	)

5133 
	#FSMC_SR4_IREN
 ((
ušt8_t
)0x08è

	)

5134 
	#FSMC_SR4_ILEN
 ((
ušt8_t
)0x10è

	)

5135 
	#FSMC_SR4_IFEN
 ((
ušt8_t
)0x20è

	)

5136 
	#FSMC_SR4_FEMPT
 ((
ušt8_t
)0x40è

	)

5139 
	#FSMC_PMEM2_MEMSET2
 ((
ušt32_t
)0x000000FFè

	)

5140 
	#FSMC_PMEM2_MEMSET2_0
 ((
ušt32_t
)0x00000001è

	)

5141 
	#FSMC_PMEM2_MEMSET2_1
 ((
ušt32_t
)0x00000002è

	)

5142 
	#FSMC_PMEM2_MEMSET2_2
 ((
ušt32_t
)0x00000004è

	)

5143 
	#FSMC_PMEM2_MEMSET2_3
 ((
ušt32_t
)0x00000008è

	)

5144 
	#FSMC_PMEM2_MEMSET2_4
 ((
ušt32_t
)0x00000010è

	)

5145 
	#FSMC_PMEM2_MEMSET2_5
 ((
ušt32_t
)0x00000020è

	)

5146 
	#FSMC_PMEM2_MEMSET2_6
 ((
ušt32_t
)0x00000040è

	)

5147 
	#FSMC_PMEM2_MEMSET2_7
 ((
ušt32_t
)0x00000080è

	)

5149 
	#FSMC_PMEM2_MEMWAIT2
 ((
ušt32_t
)0x0000FF00è

	)

5150 
	#FSMC_PMEM2_MEMWAIT2_0
 ((
ušt32_t
)0x00000100è

	)

5151 
	#FSMC_PMEM2_MEMWAIT2_1
 ((
ušt32_t
)0x00000200è

	)

5152 
	#FSMC_PMEM2_MEMWAIT2_2
 ((
ušt32_t
)0x00000400è

	)

5153 
	#FSMC_PMEM2_MEMWAIT2_3
 ((
ušt32_t
)0x00000800è

	)

5154 
	#FSMC_PMEM2_MEMWAIT2_4
 ((
ušt32_t
)0x00001000è

	)

5155 
	#FSMC_PMEM2_MEMWAIT2_5
 ((
ušt32_t
)0x00002000è

	)

5156 
	#FSMC_PMEM2_MEMWAIT2_6
 ((
ušt32_t
)0x00004000è

	)

5157 
	#FSMC_PMEM2_MEMWAIT2_7
 ((
ušt32_t
)0x00008000è

	)

5159 
	#FSMC_PMEM2_MEMHOLD2
 ((
ušt32_t
)0x00FF0000è

	)

5160 
	#FSMC_PMEM2_MEMHOLD2_0
 ((
ušt32_t
)0x00010000è

	)

5161 
	#FSMC_PMEM2_MEMHOLD2_1
 ((
ušt32_t
)0x00020000è

	)

5162 
	#FSMC_PMEM2_MEMHOLD2_2
 ((
ušt32_t
)0x00040000è

	)

5163 
	#FSMC_PMEM2_MEMHOLD2_3
 ((
ušt32_t
)0x00080000è

	)

5164 
	#FSMC_PMEM2_MEMHOLD2_4
 ((
ušt32_t
)0x00100000è

	)

5165 
	#FSMC_PMEM2_MEMHOLD2_5
 ((
ušt32_t
)0x00200000è

	)

5166 
	#FSMC_PMEM2_MEMHOLD2_6
 ((
ušt32_t
)0x00400000è

	)

5167 
	#FSMC_PMEM2_MEMHOLD2_7
 ((
ušt32_t
)0x00800000è

	)

5169 
	#FSMC_PMEM2_MEMHIZ2
 ((
ušt32_t
)0xFF000000è

	)

5170 
	#FSMC_PMEM2_MEMHIZ2_0
 ((
ušt32_t
)0x01000000è

	)

5171 
	#FSMC_PMEM2_MEMHIZ2_1
 ((
ušt32_t
)0x02000000è

	)

5172 
	#FSMC_PMEM2_MEMHIZ2_2
 ((
ušt32_t
)0x04000000è

	)

5173 
	#FSMC_PMEM2_MEMHIZ2_3
 ((
ušt32_t
)0x08000000è

	)

5174 
	#FSMC_PMEM2_MEMHIZ2_4
 ((
ušt32_t
)0x10000000è

	)

5175 
	#FSMC_PMEM2_MEMHIZ2_5
 ((
ušt32_t
)0x20000000è

	)

5176 
	#FSMC_PMEM2_MEMHIZ2_6
 ((
ušt32_t
)0x40000000è

	)

5177 
	#FSMC_PMEM2_MEMHIZ2_7
 ((
ušt32_t
)0x80000000è

	)

5180 
	#FSMC_PMEM3_MEMSET3
 ((
ušt32_t
)0x000000FFè

	)

5181 
	#FSMC_PMEM3_MEMSET3_0
 ((
ušt32_t
)0x00000001è

	)

5182 
	#FSMC_PMEM3_MEMSET3_1
 ((
ušt32_t
)0x00000002è

	)

5183 
	#FSMC_PMEM3_MEMSET3_2
 ((
ušt32_t
)0x00000004è

	)

5184 
	#FSMC_PMEM3_MEMSET3_3
 ((
ušt32_t
)0x00000008è

	)

5185 
	#FSMC_PMEM3_MEMSET3_4
 ((
ušt32_t
)0x00000010è

	)

5186 
	#FSMC_PMEM3_MEMSET3_5
 ((
ušt32_t
)0x00000020è

	)

5187 
	#FSMC_PMEM3_MEMSET3_6
 ((
ušt32_t
)0x00000040è

	)

5188 
	#FSMC_PMEM3_MEMSET3_7
 ((
ušt32_t
)0x00000080è

	)

5190 
	#FSMC_PMEM3_MEMWAIT3
 ((
ušt32_t
)0x0000FF00è

	)

5191 
	#FSMC_PMEM3_MEMWAIT3_0
 ((
ušt32_t
)0x00000100è

	)

5192 
	#FSMC_PMEM3_MEMWAIT3_1
 ((
ušt32_t
)0x00000200è

	)

5193 
	#FSMC_PMEM3_MEMWAIT3_2
 ((
ušt32_t
)0x00000400è

	)

5194 
	#FSMC_PMEM3_MEMWAIT3_3
 ((
ušt32_t
)0x00000800è

	)

5195 
	#FSMC_PMEM3_MEMWAIT3_4
 ((
ušt32_t
)0x00001000è

	)

5196 
	#FSMC_PMEM3_MEMWAIT3_5
 ((
ušt32_t
)0x00002000è

	)

5197 
	#FSMC_PMEM3_MEMWAIT3_6
 ((
ušt32_t
)0x00004000è

	)

5198 
	#FSMC_PMEM3_MEMWAIT3_7
 ((
ušt32_t
)0x00008000è

	)

5200 
	#FSMC_PMEM3_MEMHOLD3
 ((
ušt32_t
)0x00FF0000è

	)

5201 
	#FSMC_PMEM3_MEMHOLD3_0
 ((
ušt32_t
)0x00010000è

	)

5202 
	#FSMC_PMEM3_MEMHOLD3_1
 ((
ušt32_t
)0x00020000è

	)

5203 
	#FSMC_PMEM3_MEMHOLD3_2
 ((
ušt32_t
)0x00040000è

	)

5204 
	#FSMC_PMEM3_MEMHOLD3_3
 ((
ušt32_t
)0x00080000è

	)

5205 
	#FSMC_PMEM3_MEMHOLD3_4
 ((
ušt32_t
)0x00100000è

	)

5206 
	#FSMC_PMEM3_MEMHOLD3_5
 ((
ušt32_t
)0x00200000è

	)

5207 
	#FSMC_PMEM3_MEMHOLD3_6
 ((
ušt32_t
)0x00400000è

	)

5208 
	#FSMC_PMEM3_MEMHOLD3_7
 ((
ušt32_t
)0x00800000è

	)

5210 
	#FSMC_PMEM3_MEMHIZ3
 ((
ušt32_t
)0xFF000000è

	)

5211 
	#FSMC_PMEM3_MEMHIZ3_0
 ((
ušt32_t
)0x01000000è

	)

5212 
	#FSMC_PMEM3_MEMHIZ3_1
 ((
ušt32_t
)0x02000000è

	)

5213 
	#FSMC_PMEM3_MEMHIZ3_2
 ((
ušt32_t
)0x04000000è

	)

5214 
	#FSMC_PMEM3_MEMHIZ3_3
 ((
ušt32_t
)0x08000000è

	)

5215 
	#FSMC_PMEM3_MEMHIZ3_4
 ((
ušt32_t
)0x10000000è

	)

5216 
	#FSMC_PMEM3_MEMHIZ3_5
 ((
ušt32_t
)0x20000000è

	)

5217 
	#FSMC_PMEM3_MEMHIZ3_6
 ((
ušt32_t
)0x40000000è

	)

5218 
	#FSMC_PMEM3_MEMHIZ3_7
 ((
ušt32_t
)0x80000000è

	)

5221 
	#FSMC_PMEM4_MEMSET4
 ((
ušt32_t
)0x000000FFè

	)

5222 
	#FSMC_PMEM4_MEMSET4_0
 ((
ušt32_t
)0x00000001è

	)

5223 
	#FSMC_PMEM4_MEMSET4_1
 ((
ušt32_t
)0x00000002è

	)

5224 
	#FSMC_PMEM4_MEMSET4_2
 ((
ušt32_t
)0x00000004è

	)

5225 
	#FSMC_PMEM4_MEMSET4_3
 ((
ušt32_t
)0x00000008è

	)

5226 
	#FSMC_PMEM4_MEMSET4_4
 ((
ušt32_t
)0x00000010è

	)

5227 
	#FSMC_PMEM4_MEMSET4_5
 ((
ušt32_t
)0x00000020è

	)

5228 
	#FSMC_PMEM4_MEMSET4_6
 ((
ušt32_t
)0x00000040è

	)

5229 
	#FSMC_PMEM4_MEMSET4_7
 ((
ušt32_t
)0x00000080è

	)

5231 
	#FSMC_PMEM4_MEMWAIT4
 ((
ušt32_t
)0x0000FF00è

	)

5232 
	#FSMC_PMEM4_MEMWAIT4_0
 ((
ušt32_t
)0x00000100è

	)

5233 
	#FSMC_PMEM4_MEMWAIT4_1
 ((
ušt32_t
)0x00000200è

	)

5234 
	#FSMC_PMEM4_MEMWAIT4_2
 ((
ušt32_t
)0x00000400è

	)

5235 
	#FSMC_PMEM4_MEMWAIT4_3
 ((
ušt32_t
)0x00000800è

	)

5236 
	#FSMC_PMEM4_MEMWAIT4_4
 ((
ušt32_t
)0x00001000è

	)

5237 
	#FSMC_PMEM4_MEMWAIT4_5
 ((
ušt32_t
)0x00002000è

	)

5238 
	#FSMC_PMEM4_MEMWAIT4_6
 ((
ušt32_t
)0x00004000è

	)

5239 
	#FSMC_PMEM4_MEMWAIT4_7
 ((
ušt32_t
)0x00008000è

	)

5241 
	#FSMC_PMEM4_MEMHOLD4
 ((
ušt32_t
)0x00FF0000è

	)

5242 
	#FSMC_PMEM4_MEMHOLD4_0
 ((
ušt32_t
)0x00010000è

	)

5243 
	#FSMC_PMEM4_MEMHOLD4_1
 ((
ušt32_t
)0x00020000è

	)

5244 
	#FSMC_PMEM4_MEMHOLD4_2
 ((
ušt32_t
)0x00040000è

	)

5245 
	#FSMC_PMEM4_MEMHOLD4_3
 ((
ušt32_t
)0x00080000è

	)

5246 
	#FSMC_PMEM4_MEMHOLD4_4
 ((
ušt32_t
)0x00100000è

	)

5247 
	#FSMC_PMEM4_MEMHOLD4_5
 ((
ušt32_t
)0x00200000è

	)

5248 
	#FSMC_PMEM4_MEMHOLD4_6
 ((
ušt32_t
)0x00400000è

	)

5249 
	#FSMC_PMEM4_MEMHOLD4_7
 ((
ušt32_t
)0x00800000è

	)

5251 
	#FSMC_PMEM4_MEMHIZ4
 ((
ušt32_t
)0xFF000000è

	)

5252 
	#FSMC_PMEM4_MEMHIZ4_0
 ((
ušt32_t
)0x01000000è

	)

5253 
	#FSMC_PMEM4_MEMHIZ4_1
 ((
ušt32_t
)0x02000000è

	)

5254 
	#FSMC_PMEM4_MEMHIZ4_2
 ((
ušt32_t
)0x04000000è

	)

5255 
	#FSMC_PMEM4_MEMHIZ4_3
 ((
ušt32_t
)0x08000000è

	)

5256 
	#FSMC_PMEM4_MEMHIZ4_4
 ((
ušt32_t
)0x10000000è

	)

5257 
	#FSMC_PMEM4_MEMHIZ4_5
 ((
ušt32_t
)0x20000000è

	)

5258 
	#FSMC_PMEM4_MEMHIZ4_6
 ((
ušt32_t
)0x40000000è

	)

5259 
	#FSMC_PMEM4_MEMHIZ4_7
 ((
ušt32_t
)0x80000000è

	)

5262 
	#FSMC_PATT2_ATTSET2
 ((
ušt32_t
)0x000000FFè

	)

5263 
	#FSMC_PATT2_ATTSET2_0
 ((
ušt32_t
)0x00000001è

	)

5264 
	#FSMC_PATT2_ATTSET2_1
 ((
ušt32_t
)0x00000002è

	)

5265 
	#FSMC_PATT2_ATTSET2_2
 ((
ušt32_t
)0x00000004è

	)

5266 
	#FSMC_PATT2_ATTSET2_3
 ((
ušt32_t
)0x00000008è

	)

5267 
	#FSMC_PATT2_ATTSET2_4
 ((
ušt32_t
)0x00000010è

	)

5268 
	#FSMC_PATT2_ATTSET2_5
 ((
ušt32_t
)0x00000020è

	)

5269 
	#FSMC_PATT2_ATTSET2_6
 ((
ušt32_t
)0x00000040è

	)

5270 
	#FSMC_PATT2_ATTSET2_7
 ((
ušt32_t
)0x00000080è

	)

5272 
	#FSMC_PATT2_ATTWAIT2
 ((
ušt32_t
)0x0000FF00è

	)

5273 
	#FSMC_PATT2_ATTWAIT2_0
 ((
ušt32_t
)0x00000100è

	)

5274 
	#FSMC_PATT2_ATTWAIT2_1
 ((
ušt32_t
)0x00000200è

	)

5275 
	#FSMC_PATT2_ATTWAIT2_2
 ((
ušt32_t
)0x00000400è

	)

5276 
	#FSMC_PATT2_ATTWAIT2_3
 ((
ušt32_t
)0x00000800è

	)

5277 
	#FSMC_PATT2_ATTWAIT2_4
 ((
ušt32_t
)0x00001000è

	)

5278 
	#FSMC_PATT2_ATTWAIT2_5
 ((
ušt32_t
)0x00002000è

	)

5279 
	#FSMC_PATT2_ATTWAIT2_6
 ((
ušt32_t
)0x00004000è

	)

5280 
	#FSMC_PATT2_ATTWAIT2_7
 ((
ušt32_t
)0x00008000è

	)

5282 
	#FSMC_PATT2_ATTHOLD2
 ((
ušt32_t
)0x00FF0000è

	)

5283 
	#FSMC_PATT2_ATTHOLD2_0
 ((
ušt32_t
)0x00010000è

	)

5284 
	#FSMC_PATT2_ATTHOLD2_1
 ((
ušt32_t
)0x00020000è

	)

5285 
	#FSMC_PATT2_ATTHOLD2_2
 ((
ušt32_t
)0x00040000è

	)

5286 
	#FSMC_PATT2_ATTHOLD2_3
 ((
ušt32_t
)0x00080000è

	)

5287 
	#FSMC_PATT2_ATTHOLD2_4
 ((
ušt32_t
)0x00100000è

	)

5288 
	#FSMC_PATT2_ATTHOLD2_5
 ((
ušt32_t
)0x00200000è

	)

5289 
	#FSMC_PATT2_ATTHOLD2_6
 ((
ušt32_t
)0x00400000è

	)

5290 
	#FSMC_PATT2_ATTHOLD2_7
 ((
ušt32_t
)0x00800000è

	)

5292 
	#FSMC_PATT2_ATTHIZ2
 ((
ušt32_t
)0xFF000000è

	)

5293 
	#FSMC_PATT2_ATTHIZ2_0
 ((
ušt32_t
)0x01000000è

	)

5294 
	#FSMC_PATT2_ATTHIZ2_1
 ((
ušt32_t
)0x02000000è

	)

5295 
	#FSMC_PATT2_ATTHIZ2_2
 ((
ušt32_t
)0x04000000è

	)

5296 
	#FSMC_PATT2_ATTHIZ2_3
 ((
ušt32_t
)0x08000000è

	)

5297 
	#FSMC_PATT2_ATTHIZ2_4
 ((
ušt32_t
)0x10000000è

	)

5298 
	#FSMC_PATT2_ATTHIZ2_5
 ((
ušt32_t
)0x20000000è

	)

5299 
	#FSMC_PATT2_ATTHIZ2_6
 ((
ušt32_t
)0x40000000è

	)

5300 
	#FSMC_PATT2_ATTHIZ2_7
 ((
ušt32_t
)0x80000000è

	)

5303 
	#FSMC_PATT3_ATTSET3
 ((
ušt32_t
)0x000000FFè

	)

5304 
	#FSMC_PATT3_ATTSET3_0
 ((
ušt32_t
)0x00000001è

	)

5305 
	#FSMC_PATT3_ATTSET3_1
 ((
ušt32_t
)0x00000002è

	)

5306 
	#FSMC_PATT3_ATTSET3_2
 ((
ušt32_t
)0x00000004è

	)

5307 
	#FSMC_PATT3_ATTSET3_3
 ((
ušt32_t
)0x00000008è

	)

5308 
	#FSMC_PATT3_ATTSET3_4
 ((
ušt32_t
)0x00000010è

	)

5309 
	#FSMC_PATT3_ATTSET3_5
 ((
ušt32_t
)0x00000020è

	)

5310 
	#FSMC_PATT3_ATTSET3_6
 ((
ušt32_t
)0x00000040è

	)

5311 
	#FSMC_PATT3_ATTSET3_7
 ((
ušt32_t
)0x00000080è

	)

5313 
	#FSMC_PATT3_ATTWAIT3
 ((
ušt32_t
)0x0000FF00è

	)

5314 
	#FSMC_PATT3_ATTWAIT3_0
 ((
ušt32_t
)0x00000100è

	)

5315 
	#FSMC_PATT3_ATTWAIT3_1
 ((
ušt32_t
)0x00000200è

	)

5316 
	#FSMC_PATT3_ATTWAIT3_2
 ((
ušt32_t
)0x00000400è

	)

5317 
	#FSMC_PATT3_ATTWAIT3_3
 ((
ušt32_t
)0x00000800è

	)

5318 
	#FSMC_PATT3_ATTWAIT3_4
 ((
ušt32_t
)0x00001000è

	)

5319 
	#FSMC_PATT3_ATTWAIT3_5
 ((
ušt32_t
)0x00002000è

	)

5320 
	#FSMC_PATT3_ATTWAIT3_6
 ((
ušt32_t
)0x00004000è

	)

5321 
	#FSMC_PATT3_ATTWAIT3_7
 ((
ušt32_t
)0x00008000è

	)

5323 
	#FSMC_PATT3_ATTHOLD3
 ((
ušt32_t
)0x00FF0000è

	)

5324 
	#FSMC_PATT3_ATTHOLD3_0
 ((
ušt32_t
)0x00010000è

	)

5325 
	#FSMC_PATT3_ATTHOLD3_1
 ((
ušt32_t
)0x00020000è

	)

5326 
	#FSMC_PATT3_ATTHOLD3_2
 ((
ušt32_t
)0x00040000è

	)

5327 
	#FSMC_PATT3_ATTHOLD3_3
 ((
ušt32_t
)0x00080000è

	)

5328 
	#FSMC_PATT3_ATTHOLD3_4
 ((
ušt32_t
)0x00100000è

	)

5329 
	#FSMC_PATT3_ATTHOLD3_5
 ((
ušt32_t
)0x00200000è

	)

5330 
	#FSMC_PATT3_ATTHOLD3_6
 ((
ušt32_t
)0x00400000è

	)

5331 
	#FSMC_PATT3_ATTHOLD3_7
 ((
ušt32_t
)0x00800000è

	)

5333 
	#FSMC_PATT3_ATTHIZ3
 ((
ušt32_t
)0xFF000000è

	)

5334 
	#FSMC_PATT3_ATTHIZ3_0
 ((
ušt32_t
)0x01000000è

	)

5335 
	#FSMC_PATT3_ATTHIZ3_1
 ((
ušt32_t
)0x02000000è

	)

5336 
	#FSMC_PATT3_ATTHIZ3_2
 ((
ušt32_t
)0x04000000è

	)

5337 
	#FSMC_PATT3_ATTHIZ3_3
 ((
ušt32_t
)0x08000000è

	)

5338 
	#FSMC_PATT3_ATTHIZ3_4
 ((
ušt32_t
)0x10000000è

	)

5339 
	#FSMC_PATT3_ATTHIZ3_5
 ((
ušt32_t
)0x20000000è

	)

5340 
	#FSMC_PATT3_ATTHIZ3_6
 ((
ušt32_t
)0x40000000è

	)

5341 
	#FSMC_PATT3_ATTHIZ3_7
 ((
ušt32_t
)0x80000000è

	)

5344 
	#FSMC_PATT4_ATTSET4
 ((
ušt32_t
)0x000000FFè

	)

5345 
	#FSMC_PATT4_ATTSET4_0
 ((
ušt32_t
)0x00000001è

	)

5346 
	#FSMC_PATT4_ATTSET4_1
 ((
ušt32_t
)0x00000002è

	)

5347 
	#FSMC_PATT4_ATTSET4_2
 ((
ušt32_t
)0x00000004è

	)

5348 
	#FSMC_PATT4_ATTSET4_3
 ((
ušt32_t
)0x00000008è

	)

5349 
	#FSMC_PATT4_ATTSET4_4
 ((
ušt32_t
)0x00000010è

	)

5350 
	#FSMC_PATT4_ATTSET4_5
 ((
ušt32_t
)0x00000020è

	)

5351 
	#FSMC_PATT4_ATTSET4_6
 ((
ušt32_t
)0x00000040è

	)

5352 
	#FSMC_PATT4_ATTSET4_7
 ((
ušt32_t
)0x00000080è

	)

5354 
	#FSMC_PATT4_ATTWAIT4
 ((
ušt32_t
)0x0000FF00è

	)

5355 
	#FSMC_PATT4_ATTWAIT4_0
 ((
ušt32_t
)0x00000100è

	)

5356 
	#FSMC_PATT4_ATTWAIT4_1
 ((
ušt32_t
)0x00000200è

	)

5357 
	#FSMC_PATT4_ATTWAIT4_2
 ((
ušt32_t
)0x00000400è

	)

5358 
	#FSMC_PATT4_ATTWAIT4_3
 ((
ušt32_t
)0x00000800è

	)

5359 
	#FSMC_PATT4_ATTWAIT4_4
 ((
ušt32_t
)0x00001000è

	)

5360 
	#FSMC_PATT4_ATTWAIT4_5
 ((
ušt32_t
)0x00002000è

	)

5361 
	#FSMC_PATT4_ATTWAIT4_6
 ((
ušt32_t
)0x00004000è

	)

5362 
	#FSMC_PATT4_ATTWAIT4_7
 ((
ušt32_t
)0x00008000è

	)

5364 
	#FSMC_PATT4_ATTHOLD4
 ((
ušt32_t
)0x00FF0000è

	)

5365 
	#FSMC_PATT4_ATTHOLD4_0
 ((
ušt32_t
)0x00010000è

	)

5366 
	#FSMC_PATT4_ATTHOLD4_1
 ((
ušt32_t
)0x00020000è

	)

5367 
	#FSMC_PATT4_ATTHOLD4_2
 ((
ušt32_t
)0x00040000è

	)

5368 
	#FSMC_PATT4_ATTHOLD4_3
 ((
ušt32_t
)0x00080000è

	)

5369 
	#FSMC_PATT4_ATTHOLD4_4
 ((
ušt32_t
)0x00100000è

	)

5370 
	#FSMC_PATT4_ATTHOLD4_5
 ((
ušt32_t
)0x00200000è

	)

5371 
	#FSMC_PATT4_ATTHOLD4_6
 ((
ušt32_t
)0x00400000è

	)

5372 
	#FSMC_PATT4_ATTHOLD4_7
 ((
ušt32_t
)0x00800000è

	)

5374 
	#FSMC_PATT4_ATTHIZ4
 ((
ušt32_t
)0xFF000000è

	)

5375 
	#FSMC_PATT4_ATTHIZ4_0
 ((
ušt32_t
)0x01000000è

	)

5376 
	#FSMC_PATT4_ATTHIZ4_1
 ((
ušt32_t
)0x02000000è

	)

5377 
	#FSMC_PATT4_ATTHIZ4_2
 ((
ušt32_t
)0x04000000è

	)

5378 
	#FSMC_PATT4_ATTHIZ4_3
 ((
ušt32_t
)0x08000000è

	)

5379 
	#FSMC_PATT4_ATTHIZ4_4
 ((
ušt32_t
)0x10000000è

	)

5380 
	#FSMC_PATT4_ATTHIZ4_5
 ((
ušt32_t
)0x20000000è

	)

5381 
	#FSMC_PATT4_ATTHIZ4_6
 ((
ušt32_t
)0x40000000è

	)

5382 
	#FSMC_PATT4_ATTHIZ4_7
 ((
ušt32_t
)0x80000000è

	)

5385 
	#FSMC_PIO4_IOSET4
 ((
ušt32_t
)0x000000FFè

	)

5386 
	#FSMC_PIO4_IOSET4_0
 ((
ušt32_t
)0x00000001è

	)

5387 
	#FSMC_PIO4_IOSET4_1
 ((
ušt32_t
)0x00000002è

	)

5388 
	#FSMC_PIO4_IOSET4_2
 ((
ušt32_t
)0x00000004è

	)

5389 
	#FSMC_PIO4_IOSET4_3
 ((
ušt32_t
)0x00000008è

	)

5390 
	#FSMC_PIO4_IOSET4_4
 ((
ušt32_t
)0x00000010è

	)

5391 
	#FSMC_PIO4_IOSET4_5
 ((
ušt32_t
)0x00000020è

	)

5392 
	#FSMC_PIO4_IOSET4_6
 ((
ušt32_t
)0x00000040è

	)

5393 
	#FSMC_PIO4_IOSET4_7
 ((
ušt32_t
)0x00000080è

	)

5395 
	#FSMC_PIO4_IOWAIT4
 ((
ušt32_t
)0x0000FF00è

	)

5396 
	#FSMC_PIO4_IOWAIT4_0
 ((
ušt32_t
)0x00000100è

	)

5397 
	#FSMC_PIO4_IOWAIT4_1
 ((
ušt32_t
)0x00000200è

	)

5398 
	#FSMC_PIO4_IOWAIT4_2
 ((
ušt32_t
)0x00000400è

	)

5399 
	#FSMC_PIO4_IOWAIT4_3
 ((
ušt32_t
)0x00000800è

	)

5400 
	#FSMC_PIO4_IOWAIT4_4
 ((
ušt32_t
)0x00001000è

	)

5401 
	#FSMC_PIO4_IOWAIT4_5
 ((
ušt32_t
)0x00002000è

	)

5402 
	#FSMC_PIO4_IOWAIT4_6
 ((
ušt32_t
)0x00004000è

	)

5403 
	#FSMC_PIO4_IOWAIT4_7
 ((
ušt32_t
)0x00008000è

	)

5405 
	#FSMC_PIO4_IOHOLD4
 ((
ušt32_t
)0x00FF0000è

	)

5406 
	#FSMC_PIO4_IOHOLD4_0
 ((
ušt32_t
)0x00010000è

	)

5407 
	#FSMC_PIO4_IOHOLD4_1
 ((
ušt32_t
)0x00020000è

	)

5408 
	#FSMC_PIO4_IOHOLD4_2
 ((
ušt32_t
)0x00040000è

	)

5409 
	#FSMC_PIO4_IOHOLD4_3
 ((
ušt32_t
)0x00080000è

	)

5410 
	#FSMC_PIO4_IOHOLD4_4
 ((
ušt32_t
)0x00100000è

	)

5411 
	#FSMC_PIO4_IOHOLD4_5
 ((
ušt32_t
)0x00200000è

	)

5412 
	#FSMC_PIO4_IOHOLD4_6
 ((
ušt32_t
)0x00400000è

	)

5413 
	#FSMC_PIO4_IOHOLD4_7
 ((
ušt32_t
)0x00800000è

	)

5415 
	#FSMC_PIO4_IOHIZ4
 ((
ušt32_t
)0xFF000000è

	)

5416 
	#FSMC_PIO4_IOHIZ4_0
 ((
ušt32_t
)0x01000000è

	)

5417 
	#FSMC_PIO4_IOHIZ4_1
 ((
ušt32_t
)0x02000000è

	)

5418 
	#FSMC_PIO4_IOHIZ4_2
 ((
ušt32_t
)0x04000000è

	)

5419 
	#FSMC_PIO4_IOHIZ4_3
 ((
ušt32_t
)0x08000000è

	)

5420 
	#FSMC_PIO4_IOHIZ4_4
 ((
ušt32_t
)0x10000000è

	)

5421 
	#FSMC_PIO4_IOHIZ4_5
 ((
ušt32_t
)0x20000000è

	)

5422 
	#FSMC_PIO4_IOHIZ4_6
 ((
ušt32_t
)0x40000000è

	)

5423 
	#FSMC_PIO4_IOHIZ4_7
 ((
ušt32_t
)0x80000000è

	)

5426 
	#FSMC_ECCR2_ECC2
 ((
ušt32_t
)0xFFFFFFFFè

	)

5429 
	#FSMC_ECCR3_ECC3
 ((
ušt32_t
)0xFFFFFFFFè

	)

5438 
	#SDIO_POWER_PWRCTRL
 ((
ušt8_t
)0x03è

	)

5439 
	#SDIO_POWER_PWRCTRL_0
 ((
ušt8_t
)0x01è

	)

5440 
	#SDIO_POWER_PWRCTRL_1
 ((
ušt8_t
)0x02è

	)

5443 
	#SDIO_CLKCR_CLKDIV
 ((
ušt16_t
)0x00FFè

	)

5444 
	#SDIO_CLKCR_CLKEN
 ((
ušt16_t
)0x0100è

	)

5445 
	#SDIO_CLKCR_PWRSAV
 ((
ušt16_t
)0x0200è

	)

5446 
	#SDIO_CLKCR_BYPASS
 ((
ušt16_t
)0x0400è

	)

5448 
	#SDIO_CLKCR_WIDBUS
 ((
ušt16_t
)0x1800è

	)

5449 
	#SDIO_CLKCR_WIDBUS_0
 ((
ušt16_t
)0x0800è

	)

5450 
	#SDIO_CLKCR_WIDBUS_1
 ((
ušt16_t
)0x1000è

	)

5452 
	#SDIO_CLKCR_NEGEDGE
 ((
ušt16_t
)0x2000è

	)

5453 
	#SDIO_CLKCR_HWFC_EN
 ((
ušt16_t
)0x4000è

	)

5456 
	#SDIO_ARG_CMDARG
 ((
ušt32_t
)0xFFFFFFFFè

	)

5459 
	#SDIO_CMD_CMDINDEX
 ((
ušt16_t
)0x003Fè

	)

5461 
	#SDIO_CMD_WAITRESP
 ((
ušt16_t
)0x00C0è

	)

5462 
	#SDIO_CMD_WAITRESP_0
 ((
ušt16_t
)0x0040è

	)

5463 
	#SDIO_CMD_WAITRESP_1
 ((
ušt16_t
)0x0080è

	)

5465 
	#SDIO_CMD_WAITINT
 ((
ušt16_t
)0x0100è

	)

5466 
	#SDIO_CMD_WAITPEND
 ((
ušt16_t
)0x0200è

	)

5467 
	#SDIO_CMD_CPSMEN
 ((
ušt16_t
)0x0400è

	)

5468 
	#SDIO_CMD_SDIOSUSPEND
 ((
ušt16_t
)0x0800è

	)

5469 
	#SDIO_CMD_ENCMDCOMPL
 ((
ušt16_t
)0x1000è

	)

5470 
	#SDIO_CMD_NIEN
 ((
ušt16_t
)0x2000è

	)

5471 
	#SDIO_CMD_CEATACMD
 ((
ušt16_t
)0x4000è

	)

5474 
	#SDIO_RESPCMD_RESPCMD
 ((
ušt8_t
)0x3Fè

	)

5477 
	#SDIO_RESP0_CARDSTATUS0
 ((
ušt32_t
)0xFFFFFFFFè

	)

5480 
	#SDIO_RESP1_CARDSTATUS1
 ((
ušt32_t
)0xFFFFFFFFè

	)

5483 
	#SDIO_RESP2_CARDSTATUS2
 ((
ušt32_t
)0xFFFFFFFFè

	)

5486 
	#SDIO_RESP3_CARDSTATUS3
 ((
ušt32_t
)0xFFFFFFFFè

	)

5489 
	#SDIO_RESP4_CARDSTATUS4
 ((
ušt32_t
)0xFFFFFFFFè

	)

5492 
	#SDIO_DTIMER_DATATIME
 ((
ušt32_t
)0xFFFFFFFFè

	)

5495 
	#SDIO_DLEN_DATALENGTH
 ((
ušt32_t
)0x01FFFFFFè

	)

5498 
	#SDIO_DCTRL_DTEN
 ((
ušt16_t
)0x0001è

	)

5499 
	#SDIO_DCTRL_DTDIR
 ((
ušt16_t
)0x0002è

	)

5500 
	#SDIO_DCTRL_DTMODE
 ((
ušt16_t
)0x0004è

	)

5501 
	#SDIO_DCTRL_DMAEN
 ((
ušt16_t
)0x0008è

	)

5503 
	#SDIO_DCTRL_DBLOCKSIZE
 ((
ušt16_t
)0x00F0è

	)

5504 
	#SDIO_DCTRL_DBLOCKSIZE_0
 ((
ušt16_t
)0x0010è

	)

5505 
	#SDIO_DCTRL_DBLOCKSIZE_1
 ((
ušt16_t
)0x0020è

	)

5506 
	#SDIO_DCTRL_DBLOCKSIZE_2
 ((
ušt16_t
)0x0040è

	)

5507 
	#SDIO_DCTRL_DBLOCKSIZE_3
 ((
ušt16_t
)0x0080è

	)

5509 
	#SDIO_DCTRL_RWSTART
 ((
ušt16_t
)0x0100è

	)

5510 
	#SDIO_DCTRL_RWSTOP
 ((
ušt16_t
)0x0200è

	)

5511 
	#SDIO_DCTRL_RWMOD
 ((
ušt16_t
)0x0400è

	)

5512 
	#SDIO_DCTRL_SDIOEN
 ((
ušt16_t
)0x0800è

	)

5515 
	#SDIO_DCOUNT_DATACOUNT
 ((
ušt32_t
)0x01FFFFFFè

	)

5518 
	#SDIO_STA_CCRCFAIL
 ((
ušt32_t
)0x00000001è

	)

5519 
	#SDIO_STA_DCRCFAIL
 ((
ušt32_t
)0x00000002è

	)

5520 
	#SDIO_STA_CTIMEOUT
 ((
ušt32_t
)0x00000004è

	)

5521 
	#SDIO_STA_DTIMEOUT
 ((
ušt32_t
)0x00000008è

	)

5522 
	#SDIO_STA_TXUNDERR
 ((
ušt32_t
)0x00000010è

	)

5523 
	#SDIO_STA_RXOVERR
 ((
ušt32_t
)0x00000020è

	)

5524 
	#SDIO_STA_CMDREND
 ((
ušt32_t
)0x00000040è

	)

5525 
	#SDIO_STA_CMDSENT
 ((
ušt32_t
)0x00000080è

	)

5526 
	#SDIO_STA_DATAEND
 ((
ušt32_t
)0x00000100è

	)

5527 
	#SDIO_STA_STBITERR
 ((
ušt32_t
)0x00000200è

	)

5528 
	#SDIO_STA_DBCKEND
 ((
ušt32_t
)0x00000400è

	)

5529 
	#SDIO_STA_CMDACT
 ((
ušt32_t
)0x00000800è

	)

5530 
	#SDIO_STA_TXACT
 ((
ušt32_t
)0x00001000è

	)

5531 
	#SDIO_STA_RXACT
 ((
ušt32_t
)0x00002000è

	)

5532 
	#SDIO_STA_TXFIFOHE
 ((
ušt32_t
)0x00004000è

	)

5533 
	#SDIO_STA_RXFIFOHF
 ((
ušt32_t
)0x00008000è

	)

5534 
	#SDIO_STA_TXFIFOF
 ((
ušt32_t
)0x00010000è

	)

5535 
	#SDIO_STA_RXFIFOF
 ((
ušt32_t
)0x00020000è

	)

5536 
	#SDIO_STA_TXFIFOE
 ((
ušt32_t
)0x00040000è

	)

5537 
	#SDIO_STA_RXFIFOE
 ((
ušt32_t
)0x00080000è

	)

5538 
	#SDIO_STA_TXDAVL
 ((
ušt32_t
)0x00100000è

	)

5539 
	#SDIO_STA_RXDAVL
 ((
ušt32_t
)0x00200000è

	)

5540 
	#SDIO_STA_SDIOIT
 ((
ušt32_t
)0x00400000è

	)

5541 
	#SDIO_STA_CEATAEND
 ((
ušt32_t
)0x00800000è

	)

5544 
	#SDIO_ICR_CCRCFAILC
 ((
ušt32_t
)0x00000001è

	)

5545 
	#SDIO_ICR_DCRCFAILC
 ((
ušt32_t
)0x00000002è

	)

5546 
	#SDIO_ICR_CTIMEOUTC
 ((
ušt32_t
)0x00000004è

	)

5547 
	#SDIO_ICR_DTIMEOUTC
 ((
ušt32_t
)0x00000008è

	)

5548 
	#SDIO_ICR_TXUNDERRC
 ((
ušt32_t
)0x00000010è

	)

5549 
	#SDIO_ICR_RXOVERRC
 ((
ušt32_t
)0x00000020è

	)

5550 
	#SDIO_ICR_CMDRENDC
 ((
ušt32_t
)0x00000040è

	)

5551 
	#SDIO_ICR_CMDSENTC
 ((
ušt32_t
)0x00000080è

	)

5552 
	#SDIO_ICR_DATAENDC
 ((
ušt32_t
)0x00000100è

	)

5553 
	#SDIO_ICR_STBITERRC
 ((
ušt32_t
)0x00000200è

	)

5554 
	#SDIO_ICR_DBCKENDC
 ((
ušt32_t
)0x00000400è

	)

5555 
	#SDIO_ICR_SDIOITC
 ((
ušt32_t
)0x00400000è

	)

5556 
	#SDIO_ICR_CEATAENDC
 ((
ušt32_t
)0x00800000è

	)

5559 
	#SDIO_MASK_CCRCFAILIE
 ((
ušt32_t
)0x00000001è

	)

5560 
	#SDIO_MASK_DCRCFAILIE
 ((
ušt32_t
)0x00000002è

	)

5561 
	#SDIO_MASK_CTIMEOUTIE
 ((
ušt32_t
)0x00000004è

	)

5562 
	#SDIO_MASK_DTIMEOUTIE
 ((
ušt32_t
)0x00000008è

	)

5563 
	#SDIO_MASK_TXUNDERRIE
 ((
ušt32_t
)0x00000010è

	)

5564 
	#SDIO_MASK_RXOVERRIE
 ((
ušt32_t
)0x00000020è

	)

5565 
	#SDIO_MASK_CMDRENDIE
 ((
ušt32_t
)0x00000040è

	)

5566 
	#SDIO_MASK_CMDSENTIE
 ((
ušt32_t
)0x00000080è

	)

5567 
	#SDIO_MASK_DATAENDIE
 ((
ušt32_t
)0x00000100è

	)

5568 
	#SDIO_MASK_STBITERRIE
 ((
ušt32_t
)0x00000200è

	)

5569 
	#SDIO_MASK_DBCKENDIE
 ((
ušt32_t
)0x00000400è

	)

5570 
	#SDIO_MASK_CMDACTIE
 ((
ušt32_t
)0x00000800è

	)

5571 
	#SDIO_MASK_TXACTIE
 ((
ušt32_t
)0x00001000è

	)

5572 
	#SDIO_MASK_RXACTIE
 ((
ušt32_t
)0x00002000è

	)

5573 
	#SDIO_MASK_TXFIFOHEIE
 ((
ušt32_t
)0x00004000è

	)

5574 
	#SDIO_MASK_RXFIFOHFIE
 ((
ušt32_t
)0x00008000è

	)

5575 
	#SDIO_MASK_TXFIFOFIE
 ((
ušt32_t
)0x00010000è

	)

5576 
	#SDIO_MASK_RXFIFOFIE
 ((
ušt32_t
)0x00020000è

	)

5577 
	#SDIO_MASK_TXFIFOEIE
 ((
ušt32_t
)0x00040000è

	)

5578 
	#SDIO_MASK_RXFIFOEIE
 ((
ušt32_t
)0x00080000è

	)

5579 
	#SDIO_MASK_TXDAVLIE
 ((
ušt32_t
)0x00100000è

	)

5580 
	#SDIO_MASK_RXDAVLIE
 ((
ušt32_t
)0x00200000è

	)

5581 
	#SDIO_MASK_SDIOITIE
 ((
ušt32_t
)0x00400000è

	)

5582 
	#SDIO_MASK_CEATAENDIE
 ((
ušt32_t
)0x00800000è

	)

5585 
	#SDIO_FIFOCNT_FIFOCOUNT
 ((
ušt32_t
)0x00FFFFFFè

	)

5588 
	#SDIO_FIFO_FIFODATA
 ((
ušt32_t
)0xFFFFFFFFè

	)

5598 
	#USB_EP0R_EA
 ((
ušt16_t
)0x000Fè

	)

5600 
	#USB_EP0R_STAT_TX
 ((
ušt16_t
)0x0030è

	)

5601 
	#USB_EP0R_STAT_TX_0
 ((
ušt16_t
)0x0010è

	)

5602 
	#USB_EP0R_STAT_TX_1
 ((
ušt16_t
)0x0020è

	)

5604 
	#USB_EP0R_DTOG_TX
 ((
ušt16_t
)0x0040è

	)

5605 
	#USB_EP0R_CTR_TX
 ((
ušt16_t
)0x0080è

	)

5606 
	#USB_EP0R_EP_KIND
 ((
ušt16_t
)0x0100è

	)

5608 
	#USB_EP0R_EP_TYPE
 ((
ušt16_t
)0x0600è

	)

5609 
	#USB_EP0R_EP_TYPE_0
 ((
ušt16_t
)0x0200è

	)

5610 
	#USB_EP0R_EP_TYPE_1
 ((
ušt16_t
)0x0400è

	)

5612 
	#USB_EP0R_SETUP
 ((
ušt16_t
)0x0800è

	)

5614 
	#USB_EP0R_STAT_RX
 ((
ušt16_t
)0x3000è

	)

5615 
	#USB_EP0R_STAT_RX_0
 ((
ušt16_t
)0x1000è

	)

5616 
	#USB_EP0R_STAT_RX_1
 ((
ušt16_t
)0x2000è

	)

5618 
	#USB_EP0R_DTOG_RX
 ((
ušt16_t
)0x4000è

	)

5619 
	#USB_EP0R_CTR_RX
 ((
ušt16_t
)0x8000è

	)

5622 
	#USB_EP1R_EA
 ((
ušt16_t
)0x000Fè

	)

5624 
	#USB_EP1R_STAT_TX
 ((
ušt16_t
)0x0030è

	)

5625 
	#USB_EP1R_STAT_TX_0
 ((
ušt16_t
)0x0010è

	)

5626 
	#USB_EP1R_STAT_TX_1
 ((
ušt16_t
)0x0020è

	)

5628 
	#USB_EP1R_DTOG_TX
 ((
ušt16_t
)0x0040è

	)

5629 
	#USB_EP1R_CTR_TX
 ((
ušt16_t
)0x0080è

	)

5630 
	#USB_EP1R_EP_KIND
 ((
ušt16_t
)0x0100è

	)

5632 
	#USB_EP1R_EP_TYPE
 ((
ušt16_t
)0x0600è

	)

5633 
	#USB_EP1R_EP_TYPE_0
 ((
ušt16_t
)0x0200è

	)

5634 
	#USB_EP1R_EP_TYPE_1
 ((
ušt16_t
)0x0400è

	)

5636 
	#USB_EP1R_SETUP
 ((
ušt16_t
)0x0800è

	)

5638 
	#USB_EP1R_STAT_RX
 ((
ušt16_t
)0x3000è

	)

5639 
	#USB_EP1R_STAT_RX_0
 ((
ušt16_t
)0x1000è

	)

5640 
	#USB_EP1R_STAT_RX_1
 ((
ušt16_t
)0x2000è

	)

5642 
	#USB_EP1R_DTOG_RX
 ((
ušt16_t
)0x4000è

	)

5643 
	#USB_EP1R_CTR_RX
 ((
ušt16_t
)0x8000è

	)

5646 
	#USB_EP2R_EA
 ((
ušt16_t
)0x000Fè

	)

5648 
	#USB_EP2R_STAT_TX
 ((
ušt16_t
)0x0030è

	)

5649 
	#USB_EP2R_STAT_TX_0
 ((
ušt16_t
)0x0010è

	)

5650 
	#USB_EP2R_STAT_TX_1
 ((
ušt16_t
)0x0020è

	)

5652 
	#USB_EP2R_DTOG_TX
 ((
ušt16_t
)0x0040è

	)

5653 
	#USB_EP2R_CTR_TX
 ((
ušt16_t
)0x0080è

	)

5654 
	#USB_EP2R_EP_KIND
 ((
ušt16_t
)0x0100è

	)

5656 
	#USB_EP2R_EP_TYPE
 ((
ušt16_t
)0x0600è

	)

5657 
	#USB_EP2R_EP_TYPE_0
 ((
ušt16_t
)0x0200è

	)

5658 
	#USB_EP2R_EP_TYPE_1
 ((
ušt16_t
)0x0400è

	)

5660 
	#USB_EP2R_SETUP
 ((
ušt16_t
)0x0800è

	)

5662 
	#USB_EP2R_STAT_RX
 ((
ušt16_t
)0x3000è

	)

5663 
	#USB_EP2R_STAT_RX_0
 ((
ušt16_t
)0x1000è

	)

5664 
	#USB_EP2R_STAT_RX_1
 ((
ušt16_t
)0x2000è

	)

5666 
	#USB_EP2R_DTOG_RX
 ((
ušt16_t
)0x4000è

	)

5667 
	#USB_EP2R_CTR_RX
 ((
ušt16_t
)0x8000è

	)

5670 
	#USB_EP3R_EA
 ((
ušt16_t
)0x000Fè

	)

5672 
	#USB_EP3R_STAT_TX
 ((
ušt16_t
)0x0030è

	)

5673 
	#USB_EP3R_STAT_TX_0
 ((
ušt16_t
)0x0010è

	)

5674 
	#USB_EP3R_STAT_TX_1
 ((
ušt16_t
)0x0020è

	)

5676 
	#USB_EP3R_DTOG_TX
 ((
ušt16_t
)0x0040è

	)

5677 
	#USB_EP3R_CTR_TX
 ((
ušt16_t
)0x0080è

	)

5678 
	#USB_EP3R_EP_KIND
 ((
ušt16_t
)0x0100è

	)

5680 
	#USB_EP3R_EP_TYPE
 ((
ušt16_t
)0x0600è

	)

5681 
	#USB_EP3R_EP_TYPE_0
 ((
ušt16_t
)0x0200è

	)

5682 
	#USB_EP3R_EP_TYPE_1
 ((
ušt16_t
)0x0400è

	)

5684 
	#USB_EP3R_SETUP
 ((
ušt16_t
)0x0800è

	)

5686 
	#USB_EP3R_STAT_RX
 ((
ušt16_t
)0x3000è

	)

5687 
	#USB_EP3R_STAT_RX_0
 ((
ušt16_t
)0x1000è

	)

5688 
	#USB_EP3R_STAT_RX_1
 ((
ušt16_t
)0x2000è

	)

5690 
	#USB_EP3R_DTOG_RX
 ((
ušt16_t
)0x4000è

	)

5691 
	#USB_EP3R_CTR_RX
 ((
ušt16_t
)0x8000è

	)

5694 
	#USB_EP4R_EA
 ((
ušt16_t
)0x000Fè

	)

5696 
	#USB_EP4R_STAT_TX
 ((
ušt16_t
)0x0030è

	)

5697 
	#USB_EP4R_STAT_TX_0
 ((
ušt16_t
)0x0010è

	)

5698 
	#USB_EP4R_STAT_TX_1
 ((
ušt16_t
)0x0020è

	)

5700 
	#USB_EP4R_DTOG_TX
 ((
ušt16_t
)0x0040è

	)

5701 
	#USB_EP4R_CTR_TX
 ((
ušt16_t
)0x0080è

	)

5702 
	#USB_EP4R_EP_KIND
 ((
ušt16_t
)0x0100è

	)

5704 
	#USB_EP4R_EP_TYPE
 ((
ušt16_t
)0x0600è

	)

5705 
	#USB_EP4R_EP_TYPE_0
 ((
ušt16_t
)0x0200è

	)

5706 
	#USB_EP4R_EP_TYPE_1
 ((
ušt16_t
)0x0400è

	)

5708 
	#USB_EP4R_SETUP
 ((
ušt16_t
)0x0800è

	)

5710 
	#USB_EP4R_STAT_RX
 ((
ušt16_t
)0x3000è

	)

5711 
	#USB_EP4R_STAT_RX_0
 ((
ušt16_t
)0x1000è

	)

5712 
	#USB_EP4R_STAT_RX_1
 ((
ušt16_t
)0x2000è

	)

5714 
	#USB_EP4R_DTOG_RX
 ((
ušt16_t
)0x4000è

	)

5715 
	#USB_EP4R_CTR_RX
 ((
ušt16_t
)0x8000è

	)

5718 
	#USB_EP5R_EA
 ((
ušt16_t
)0x000Fè

	)

5720 
	#USB_EP5R_STAT_TX
 ((
ušt16_t
)0x0030è

	)

5721 
	#USB_EP5R_STAT_TX_0
 ((
ušt16_t
)0x0010è

	)

5722 
	#USB_EP5R_STAT_TX_1
 ((
ušt16_t
)0x0020è

	)

5724 
	#USB_EP5R_DTOG_TX
 ((
ušt16_t
)0x0040è

	)

5725 
	#USB_EP5R_CTR_TX
 ((
ušt16_t
)0x0080è

	)

5726 
	#USB_EP5R_EP_KIND
 ((
ušt16_t
)0x0100è

	)

5728 
	#USB_EP5R_EP_TYPE
 ((
ušt16_t
)0x0600è

	)

5729 
	#USB_EP5R_EP_TYPE_0
 ((
ušt16_t
)0x0200è

	)

5730 
	#USB_EP5R_EP_TYPE_1
 ((
ušt16_t
)0x0400è

	)

5732 
	#USB_EP5R_SETUP
 ((
ušt16_t
)0x0800è

	)

5734 
	#USB_EP5R_STAT_RX
 ((
ušt16_t
)0x3000è

	)

5735 
	#USB_EP5R_STAT_RX_0
 ((
ušt16_t
)0x1000è

	)

5736 
	#USB_EP5R_STAT_RX_1
 ((
ušt16_t
)0x2000è

	)

5738 
	#USB_EP5R_DTOG_RX
 ((
ušt16_t
)0x4000è

	)

5739 
	#USB_EP5R_CTR_RX
 ((
ušt16_t
)0x8000è

	)

5742 
	#USB_EP6R_EA
 ((
ušt16_t
)0x000Fè

	)

5744 
	#USB_EP6R_STAT_TX
 ((
ušt16_t
)0x0030è

	)

5745 
	#USB_EP6R_STAT_TX_0
 ((
ušt16_t
)0x0010è

	)

5746 
	#USB_EP6R_STAT_TX_1
 ((
ušt16_t
)0x0020è

	)

5748 
	#USB_EP6R_DTOG_TX
 ((
ušt16_t
)0x0040è

	)

5749 
	#USB_EP6R_CTR_TX
 ((
ušt16_t
)0x0080è

	)

5750 
	#USB_EP6R_EP_KIND
 ((
ušt16_t
)0x0100è

	)

5752 
	#USB_EP6R_EP_TYPE
 ((
ušt16_t
)0x0600è

	)

5753 
	#USB_EP6R_EP_TYPE_0
 ((
ušt16_t
)0x0200è

	)

5754 
	#USB_EP6R_EP_TYPE_1
 ((
ušt16_t
)0x0400è

	)

5756 
	#USB_EP6R_SETUP
 ((
ušt16_t
)0x0800è

	)

5758 
	#USB_EP6R_STAT_RX
 ((
ušt16_t
)0x3000è

	)

5759 
	#USB_EP6R_STAT_RX_0
 ((
ušt16_t
)0x1000è

	)

5760 
	#USB_EP6R_STAT_RX_1
 ((
ušt16_t
)0x2000è

	)

5762 
	#USB_EP6R_DTOG_RX
 ((
ušt16_t
)0x4000è

	)

5763 
	#USB_EP6R_CTR_RX
 ((
ušt16_t
)0x8000è

	)

5766 
	#USB_EP7R_EA
 ((
ušt16_t
)0x000Fè

	)

5768 
	#USB_EP7R_STAT_TX
 ((
ušt16_t
)0x0030è

	)

5769 
	#USB_EP7R_STAT_TX_0
 ((
ušt16_t
)0x0010è

	)

5770 
	#USB_EP7R_STAT_TX_1
 ((
ušt16_t
)0x0020è

	)

5772 
	#USB_EP7R_DTOG_TX
 ((
ušt16_t
)0x0040è

	)

5773 
	#USB_EP7R_CTR_TX
 ((
ušt16_t
)0x0080è

	)

5774 
	#USB_EP7R_EP_KIND
 ((
ušt16_t
)0x0100è

	)

5776 
	#USB_EP7R_EP_TYPE
 ((
ušt16_t
)0x0600è

	)

5777 
	#USB_EP7R_EP_TYPE_0
 ((
ušt16_t
)0x0200è

	)

5778 
	#USB_EP7R_EP_TYPE_1
 ((
ušt16_t
)0x0400è

	)

5780 
	#USB_EP7R_SETUP
 ((
ušt16_t
)0x0800è

	)

5782 
	#USB_EP7R_STAT_RX
 ((
ušt16_t
)0x3000è

	)

5783 
	#USB_EP7R_STAT_RX_0
 ((
ušt16_t
)0x1000è

	)

5784 
	#USB_EP7R_STAT_RX_1
 ((
ušt16_t
)0x2000è

	)

5786 
	#USB_EP7R_DTOG_RX
 ((
ušt16_t
)0x4000è

	)

5787 
	#USB_EP7R_CTR_RX
 ((
ušt16_t
)0x8000è

	)

5791 
	#USB_CNTR_FRES
 ((
ušt16_t
)0x0001è

	)

5792 
	#USB_CNTR_PDWN
 ((
ušt16_t
)0x0002è

	)

5793 
	#USB_CNTR_LP_MODE
 ((
ušt16_t
)0x0004è

	)

5794 
	#USB_CNTR_FSUSP
 ((
ušt16_t
)0x0008è

	)

5795 
	#USB_CNTR_RESUME
 ((
ušt16_t
)0x0010è

	)

5796 
	#USB_CNTR_ESOFM
 ((
ušt16_t
)0x0100è

	)

5797 
	#USB_CNTR_SOFM
 ((
ušt16_t
)0x0200è

	)

5798 
	#USB_CNTR_RESETM
 ((
ušt16_t
)0x0400è

	)

5799 
	#USB_CNTR_SUSPM
 ((
ušt16_t
)0x0800è

	)

5800 
	#USB_CNTR_WKUPM
 ((
ušt16_t
)0x1000è

	)

5801 
	#USB_CNTR_ERRM
 ((
ušt16_t
)0x2000è

	)

5802 
	#USB_CNTR_PMAOVRM
 ((
ušt16_t
)0x4000è

	)

5803 
	#USB_CNTR_CTRM
 ((
ušt16_t
)0x8000è

	)

5806 
	#USB_ISTR_EP_ID
 ((
ušt16_t
)0x000Fè

	)

5807 
	#USB_ISTR_DIR
 ((
ušt16_t
)0x0010è

	)

5808 
	#USB_ISTR_ESOF
 ((
ušt16_t
)0x0100è

	)

5809 
	#USB_ISTR_SOF
 ((
ušt16_t
)0x0200è

	)

5810 
	#USB_ISTR_RESET
 ((
ušt16_t
)0x0400è

	)

5811 
	#USB_ISTR_SUSP
 ((
ušt16_t
)0x0800è

	)

5812 
	#USB_ISTR_WKUP
 ((
ušt16_t
)0x1000è

	)

5813 
	#USB_ISTR_ERR
 ((
ušt16_t
)0x2000è

	)

5814 
	#USB_ISTR_PMAOVR
 ((
ušt16_t
)0x4000è

	)

5815 
	#USB_ISTR_CTR
 ((
ušt16_t
)0x8000è

	)

5818 
	#USB_FNR_FN
 ((
ušt16_t
)0x07FFè

	)

5819 
	#USB_FNR_LSOF
 ((
ušt16_t
)0x1800è

	)

5820 
	#USB_FNR_LCK
 ((
ušt16_t
)0x2000è

	)

5821 
	#USB_FNR_RXDM
 ((
ušt16_t
)0x4000è

	)

5822 
	#USB_FNR_RXDP
 ((
ušt16_t
)0x8000è

	)

5825 
	#USB_DADDR_ADD
 ((
ušt8_t
)0x7Fè

	)

5826 
	#USB_DADDR_ADD0
 ((
ušt8_t
)0x01è

	)

5827 
	#USB_DADDR_ADD1
 ((
ušt8_t
)0x02è

	)

5828 
	#USB_DADDR_ADD2
 ((
ušt8_t
)0x04è

	)

5829 
	#USB_DADDR_ADD3
 ((
ušt8_t
)0x08è

	)

5830 
	#USB_DADDR_ADD4
 ((
ušt8_t
)0x10è

	)

5831 
	#USB_DADDR_ADD5
 ((
ušt8_t
)0x20è

	)

5832 
	#USB_DADDR_ADD6
 ((
ušt8_t
)0x40è

	)

5834 
	#USB_DADDR_EF
 ((
ušt8_t
)0x80è

	)

5837 
	#USB_BTABLE_BTABLE
 ((
ušt16_t
)0xFFF8è

	)

5841 
	#USB_ADDR0_TX_ADDR0_TX
 ((
ušt16_t
)0xFFFEè

	)

5844 
	#USB_ADDR1_TX_ADDR1_TX
 ((
ušt16_t
)0xFFFEè

	)

5847 
	#USB_ADDR2_TX_ADDR2_TX
 ((
ušt16_t
)0xFFFEè

	)

5850 
	#USB_ADDR3_TX_ADDR3_TX
 ((
ušt16_t
)0xFFFEè

	)

5853 
	#USB_ADDR4_TX_ADDR4_TX
 ((
ušt16_t
)0xFFFEè

	)

5856 
	#USB_ADDR5_TX_ADDR5_TX
 ((
ušt16_t
)0xFFFEè

	)

5859 
	#USB_ADDR6_TX_ADDR6_TX
 ((
ušt16_t
)0xFFFEè

	)

5862 
	#USB_ADDR7_TX_ADDR7_TX
 ((
ušt16_t
)0xFFFEè

	)

5867 
	#USB_COUNT0_TX_COUNT0_TX
 ((
ušt16_t
)0x03FFè

	)

5870 
	#USB_COUNT1_TX_COUNT1_TX
 ((
ušt16_t
)0x03FFè

	)

5873 
	#USB_COUNT2_TX_COUNT2_TX
 ((
ušt16_t
)0x03FFè

	)

5876 
	#USB_COUNT3_TX_COUNT3_TX
 ((
ušt16_t
)0x03FFè

	)

5879 
	#USB_COUNT4_TX_COUNT4_TX
 ((
ušt16_t
)0x03FFè

	)

5882 
	#USB_COUNT5_TX_COUNT5_TX
 ((
ušt16_t
)0x03FFè

	)

5885 
	#USB_COUNT6_TX_COUNT6_TX
 ((
ušt16_t
)0x03FFè

	)

5888 
	#USB_COUNT7_TX_COUNT7_TX
 ((
ušt16_t
)0x03FFè

	)

5893 
	#USB_COUNT0_TX_0_COUNT0_TX_0
 ((
ušt32_t
)0x000003FFè

	)

5896 
	#USB_COUNT0_TX_1_COUNT0_TX_1
 ((
ušt32_t
)0x03FF0000è

	)

5899 
	#USB_COUNT1_TX_0_COUNT1_TX_0
 ((
ušt32_t
)0x000003FFè

	)

5902 
	#USB_COUNT1_TX_1_COUNT1_TX_1
 ((
ušt32_t
)0x03FF0000è

	)

5905 
	#USB_COUNT2_TX_0_COUNT2_TX_0
 ((
ušt32_t
)0x000003FFè

	)

5908 
	#USB_COUNT2_TX_1_COUNT2_TX_1
 ((
ušt32_t
)0x03FF0000è

	)

5911 
	#USB_COUNT3_TX_0_COUNT3_TX_0
 ((
ušt16_t
)0x000003FFè

	)

5914 
	#USB_COUNT3_TX_1_COUNT3_TX_1
 ((
ušt16_t
)0x03FF0000è

	)

5917 
	#USB_COUNT4_TX_0_COUNT4_TX_0
 ((
ušt32_t
)0x000003FFè

	)

5920 
	#USB_COUNT4_TX_1_COUNT4_TX_1
 ((
ušt32_t
)0x03FF0000è

	)

5923 
	#USB_COUNT5_TX_0_COUNT5_TX_0
 ((
ušt32_t
)0x000003FFè

	)

5926 
	#USB_COUNT5_TX_1_COUNT5_TX_1
 ((
ušt32_t
)0x03FF0000è

	)

5929 
	#USB_COUNT6_TX_0_COUNT6_TX_0
 ((
ušt32_t
)0x000003FFè

	)

5932 
	#USB_COUNT6_TX_1_COUNT6_TX_1
 ((
ušt32_t
)0x03FF0000è

	)

5935 
	#USB_COUNT7_TX_0_COUNT7_TX_0
 ((
ušt32_t
)0x000003FFè

	)

5938 
	#USB_COUNT7_TX_1_COUNT7_TX_1
 ((
ušt32_t
)0x03FF0000è

	)

5943 
	#USB_ADDR0_RX_ADDR0_RX
 ((
ušt16_t
)0xFFFEè

	)

5946 
	#USB_ADDR1_RX_ADDR1_RX
 ((
ušt16_t
)0xFFFEè

	)

5949 
	#USB_ADDR2_RX_ADDR2_RX
 ((
ušt16_t
)0xFFFEè

	)

5952 
	#USB_ADDR3_RX_ADDR3_RX
 ((
ušt16_t
)0xFFFEè

	)

5955 
	#USB_ADDR4_RX_ADDR4_RX
 ((
ušt16_t
)0xFFFEè

	)

5958 
	#USB_ADDR5_RX_ADDR5_RX
 ((
ušt16_t
)0xFFFEè

	)

5961 
	#USB_ADDR6_RX_ADDR6_RX
 ((
ušt16_t
)0xFFFEè

	)

5964 
	#USB_ADDR7_RX_ADDR7_RX
 ((
ušt16_t
)0xFFFEè

	)

5969 
	#USB_COUNT0_RX_COUNT0_RX
 ((
ušt16_t
)0x03FFè

	)

5971 
	#USB_COUNT0_RX_NUM_BLOCK
 ((
ušt16_t
)0x7C00è

	)

5972 
	#USB_COUNT0_RX_NUM_BLOCK_0
 ((
ušt16_t
)0x0400è

	)

5973 
	#USB_COUNT0_RX_NUM_BLOCK_1
 ((
ušt16_t
)0x0800è

	)

5974 
	#USB_COUNT0_RX_NUM_BLOCK_2
 ((
ušt16_t
)0x1000è

	)

5975 
	#USB_COUNT0_RX_NUM_BLOCK_3
 ((
ušt16_t
)0x2000è

	)

5976 
	#USB_COUNT0_RX_NUM_BLOCK_4
 ((
ušt16_t
)0x4000è

	)

5978 
	#USB_COUNT0_RX_BLSIZE
 ((
ušt16_t
)0x8000è

	)

5981 
	#USB_COUNT1_RX_COUNT1_RX
 ((
ušt16_t
)0x03FFè

	)

5983 
	#USB_COUNT1_RX_NUM_BLOCK
 ((
ušt16_t
)0x7C00è

	)

5984 
	#USB_COUNT1_RX_NUM_BLOCK_0
 ((
ušt16_t
)0x0400è

	)

5985 
	#USB_COUNT1_RX_NUM_BLOCK_1
 ((
ušt16_t
)0x0800è

	)

5986 
	#USB_COUNT1_RX_NUM_BLOCK_2
 ((
ušt16_t
)0x1000è

	)

5987 
	#USB_COUNT1_RX_NUM_BLOCK_3
 ((
ušt16_t
)0x2000è

	)

5988 
	#USB_COUNT1_RX_NUM_BLOCK_4
 ((
ušt16_t
)0x4000è

	)

5990 
	#USB_COUNT1_RX_BLSIZE
 ((
ušt16_t
)0x8000è

	)

5993 
	#USB_COUNT2_RX_COUNT2_RX
 ((
ušt16_t
)0x03FFè

	)

5995 
	#USB_COUNT2_RX_NUM_BLOCK
 ((
ušt16_t
)0x7C00è

	)

5996 
	#USB_COUNT2_RX_NUM_BLOCK_0
 ((
ušt16_t
)0x0400è

	)

5997 
	#USB_COUNT2_RX_NUM_BLOCK_1
 ((
ušt16_t
)0x0800è

	)

5998 
	#USB_COUNT2_RX_NUM_BLOCK_2
 ((
ušt16_t
)0x1000è

	)

5999 
	#USB_COUNT2_RX_NUM_BLOCK_3
 ((
ušt16_t
)0x2000è

	)

6000 
	#USB_COUNT2_RX_NUM_BLOCK_4
 ((
ušt16_t
)0x4000è

	)

6002 
	#USB_COUNT2_RX_BLSIZE
 ((
ušt16_t
)0x8000è

	)

6005 
	#USB_COUNT3_RX_COUNT3_RX
 ((
ušt16_t
)0x03FFè

	)

6007 
	#USB_COUNT3_RX_NUM_BLOCK
 ((
ušt16_t
)0x7C00è

	)

6008 
	#USB_COUNT3_RX_NUM_BLOCK_0
 ((
ušt16_t
)0x0400è

	)

6009 
	#USB_COUNT3_RX_NUM_BLOCK_1
 ((
ušt16_t
)0x0800è

	)

6010 
	#USB_COUNT3_RX_NUM_BLOCK_2
 ((
ušt16_t
)0x1000è

	)

6011 
	#USB_COUNT3_RX_NUM_BLOCK_3
 ((
ušt16_t
)0x2000è

	)

6012 
	#USB_COUNT3_RX_NUM_BLOCK_4
 ((
ušt16_t
)0x4000è

	)

6014 
	#USB_COUNT3_RX_BLSIZE
 ((
ušt16_t
)0x8000è

	)

6017 
	#USB_COUNT4_RX_COUNT4_RX
 ((
ušt16_t
)0x03FFè

	)

6019 
	#USB_COUNT4_RX_NUM_BLOCK
 ((
ušt16_t
)0x7C00è

	)

6020 
	#USB_COUNT4_RX_NUM_BLOCK_0
 ((
ušt16_t
)0x0400è

	)

6021 
	#USB_COUNT4_RX_NUM_BLOCK_1
 ((
ušt16_t
)0x0800è

	)

6022 
	#USB_COUNT4_RX_NUM_BLOCK_2
 ((
ušt16_t
)0x1000è

	)

6023 
	#USB_COUNT4_RX_NUM_BLOCK_3
 ((
ušt16_t
)0x2000è

	)

6024 
	#USB_COUNT4_RX_NUM_BLOCK_4
 ((
ušt16_t
)0x4000è

	)

6026 
	#USB_COUNT4_RX_BLSIZE
 ((
ušt16_t
)0x8000è

	)

6029 
	#USB_COUNT5_RX_COUNT5_RX
 ((
ušt16_t
)0x03FFè

	)

6031 
	#USB_COUNT5_RX_NUM_BLOCK
 ((
ušt16_t
)0x7C00è

	)

6032 
	#USB_COUNT5_RX_NUM_BLOCK_0
 ((
ušt16_t
)0x0400è

	)

6033 
	#USB_COUNT5_RX_NUM_BLOCK_1
 ((
ušt16_t
)0x0800è

	)

6034 
	#USB_COUNT5_RX_NUM_BLOCK_2
 ((
ušt16_t
)0x1000è

	)

6035 
	#USB_COUNT5_RX_NUM_BLOCK_3
 ((
ušt16_t
)0x2000è

	)

6036 
	#USB_COUNT5_RX_NUM_BLOCK_4
 ((
ušt16_t
)0x4000è

	)

6038 
	#USB_COUNT5_RX_BLSIZE
 ((
ušt16_t
)0x8000è

	)

6041 
	#USB_COUNT6_RX_COUNT6_RX
 ((
ušt16_t
)0x03FFè

	)

6043 
	#USB_COUNT6_RX_NUM_BLOCK
 ((
ušt16_t
)0x7C00è

	)

6044 
	#USB_COUNT6_RX_NUM_BLOCK_0
 ((
ušt16_t
)0x0400è

	)

6045 
	#USB_COUNT6_RX_NUM_BLOCK_1
 ((
ušt16_t
)0x0800è

	)

6046 
	#USB_COUNT6_RX_NUM_BLOCK_2
 ((
ušt16_t
)0x1000è

	)

6047 
	#USB_COUNT6_RX_NUM_BLOCK_3
 ((
ušt16_t
)0x2000è

	)

6048 
	#USB_COUNT6_RX_NUM_BLOCK_4
 ((
ušt16_t
)0x4000è

	)

6050 
	#USB_COUNT6_RX_BLSIZE
 ((
ušt16_t
)0x8000è

	)

6053 
	#USB_COUNT7_RX_COUNT7_RX
 ((
ušt16_t
)0x03FFè

	)

6055 
	#USB_COUNT7_RX_NUM_BLOCK
 ((
ušt16_t
)0x7C00è

	)

6056 
	#USB_COUNT7_RX_NUM_BLOCK_0
 ((
ušt16_t
)0x0400è

	)

6057 
	#USB_COUNT7_RX_NUM_BLOCK_1
 ((
ušt16_t
)0x0800è

	)

6058 
	#USB_COUNT7_RX_NUM_BLOCK_2
 ((
ušt16_t
)0x1000è

	)

6059 
	#USB_COUNT7_RX_NUM_BLOCK_3
 ((
ušt16_t
)0x2000è

	)

6060 
	#USB_COUNT7_RX_NUM_BLOCK_4
 ((
ušt16_t
)0x4000è

	)

6062 
	#USB_COUNT7_RX_BLSIZE
 ((
ušt16_t
)0x8000è

	)

6067 
	#USB_COUNT0_RX_0_COUNT0_RX_0
 ((
ušt32_t
)0x000003FFè

	)

6069 
	#USB_COUNT0_RX_0_NUM_BLOCK_0
 ((
ušt32_t
)0x00007C00è

	)

6070 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_0
 ((
ušt32_t
)0x00000400è

	)

6071 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_1
 ((
ušt32_t
)0x00000800è

	)

6072 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_2
 ((
ušt32_t
)0x00001000è

	)

6073 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_3
 ((
ušt32_t
)0x00002000è

	)

6074 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_4
 ((
ušt32_t
)0x00004000è

	)

6076 
	#USB_COUNT0_RX_0_BLSIZE_0
 ((
ušt32_t
)0x00008000è

	)

6079 
	#USB_COUNT0_RX_1_COUNT0_RX_1
 ((
ušt32_t
)0x03FF0000è

	)

6081 
	#USB_COUNT0_RX_1_NUM_BLOCK_1
 ((
ušt32_t
)0x7C000000è

	)

6082 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_0
 ((
ušt32_t
)0x04000000è

	)

6083 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_1
 ((
ušt32_t
)0x08000000è

	)

6084 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_2
 ((
ušt32_t
)0x10000000è

	)

6085 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_3
 ((
ušt32_t
)0x20000000è

	)

6086 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_4
 ((
ušt32_t
)0x40000000è

	)

6088 
	#USB_COUNT0_RX_1_BLSIZE_1
 ((
ušt32_t
)0x80000000è

	)

6091 
	#USB_COUNT1_RX_0_COUNT1_RX_0
 ((
ušt32_t
)0x000003FFè

	)

6093 
	#USB_COUNT1_RX_0_NUM_BLOCK_0
 ((
ušt32_t
)0x00007C00è

	)

6094 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_0
 ((
ušt32_t
)0x00000400è

	)

6095 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_1
 ((
ušt32_t
)0x00000800è

	)

6096 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_2
 ((
ušt32_t
)0x00001000è

	)

6097 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_3
 ((
ušt32_t
)0x00002000è

	)

6098 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_4
 ((
ušt32_t
)0x00004000è

	)

6100 
	#USB_COUNT1_RX_0_BLSIZE_0
 ((
ušt32_t
)0x00008000è

	)

6103 
	#USB_COUNT1_RX_1_COUNT1_RX_1
 ((
ušt32_t
)0x03FF0000è

	)

6105 
	#USB_COUNT1_RX_1_NUM_BLOCK_1
 ((
ušt32_t
)0x7C000000è

	)

6106 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_0
 ((
ušt32_t
)0x04000000è

	)

6107 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_1
 ((
ušt32_t
)0x08000000è

	)

6108 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_2
 ((
ušt32_t
)0x10000000è

	)

6109 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_3
 ((
ušt32_t
)0x20000000è

	)

6110 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_4
 ((
ušt32_t
)0x40000000è

	)

6112 
	#USB_COUNT1_RX_1_BLSIZE_1
 ((
ušt32_t
)0x80000000è

	)

6115 
	#USB_COUNT2_RX_0_COUNT2_RX_0
 ((
ušt32_t
)0x000003FFè

	)

6117 
	#USB_COUNT2_RX_0_NUM_BLOCK_0
 ((
ušt32_t
)0x00007C00è

	)

6118 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_0
 ((
ušt32_t
)0x00000400è

	)

6119 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_1
 ((
ušt32_t
)0x00000800è

	)

6120 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_2
 ((
ušt32_t
)0x00001000è

	)

6121 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_3
 ((
ušt32_t
)0x00002000è

	)

6122 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_4
 ((
ušt32_t
)0x00004000è

	)

6124 
	#USB_COUNT2_RX_0_BLSIZE_0
 ((
ušt32_t
)0x00008000è

	)

6127 
	#USB_COUNT2_RX_1_COUNT2_RX_1
 ((
ušt32_t
)0x03FF0000è

	)

6129 
	#USB_COUNT2_RX_1_NUM_BLOCK_1
 ((
ušt32_t
)0x7C000000è

	)

6130 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_0
 ((
ušt32_t
)0x04000000è

	)

6131 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_1
 ((
ušt32_t
)0x08000000è

	)

6132 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_2
 ((
ušt32_t
)0x10000000è

	)

6133 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_3
 ((
ušt32_t
)0x20000000è

	)

6134 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_4
 ((
ušt32_t
)0x40000000è

	)

6136 
	#USB_COUNT2_RX_1_BLSIZE_1
 ((
ušt32_t
)0x80000000è

	)

6139 
	#USB_COUNT3_RX_0_COUNT3_RX_0
 ((
ušt32_t
)0x000003FFè

	)

6141 
	#USB_COUNT3_RX_0_NUM_BLOCK_0
 ((
ušt32_t
)0x00007C00è

	)

6142 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_0
 ((
ušt32_t
)0x00000400è

	)

6143 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_1
 ((
ušt32_t
)0x00000800è

	)

6144 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_2
 ((
ušt32_t
)0x00001000è

	)

6145 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_3
 ((
ušt32_t
)0x00002000è

	)

6146 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_4
 ((
ušt32_t
)0x00004000è

	)

6148 
	#USB_COUNT3_RX_0_BLSIZE_0
 ((
ušt32_t
)0x00008000è

	)

6151 
	#USB_COUNT3_RX_1_COUNT3_RX_1
 ((
ušt32_t
)0x03FF0000è

	)

6153 
	#USB_COUNT3_RX_1_NUM_BLOCK_1
 ((
ušt32_t
)0x7C000000è

	)

6154 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_0
 ((
ušt32_t
)0x04000000è

	)

6155 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_1
 ((
ušt32_t
)0x08000000è

	)

6156 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_2
 ((
ušt32_t
)0x10000000è

	)

6157 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_3
 ((
ušt32_t
)0x20000000è

	)

6158 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_4
 ((
ušt32_t
)0x40000000è

	)

6160 
	#USB_COUNT3_RX_1_BLSIZE_1
 ((
ušt32_t
)0x80000000è

	)

6163 
	#USB_COUNT4_RX_0_COUNT4_RX_0
 ((
ušt32_t
)0x000003FFè

	)

6165 
	#USB_COUNT4_RX_0_NUM_BLOCK_0
 ((
ušt32_t
)0x00007C00è

	)

6166 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_0
 ((
ušt32_t
)0x00000400è

	)

6167 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_1
 ((
ušt32_t
)0x00000800è

	)

6168 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_2
 ((
ušt32_t
)0x00001000è

	)

6169 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_3
 ((
ušt32_t
)0x00002000è

	)

6170 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_4
 ((
ušt32_t
)0x00004000è

	)

6172 
	#USB_COUNT4_RX_0_BLSIZE_0
 ((
ušt32_t
)0x00008000è

	)

6175 
	#USB_COUNT4_RX_1_COUNT4_RX_1
 ((
ušt32_t
)0x03FF0000è

	)

6177 
	#USB_COUNT4_RX_1_NUM_BLOCK_1
 ((
ušt32_t
)0x7C000000è

	)

6178 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_0
 ((
ušt32_t
)0x04000000è

	)

6179 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_1
 ((
ušt32_t
)0x08000000è

	)

6180 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_2
 ((
ušt32_t
)0x10000000è

	)

6181 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_3
 ((
ušt32_t
)0x20000000è

	)

6182 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_4
 ((
ušt32_t
)0x40000000è

	)

6184 
	#USB_COUNT4_RX_1_BLSIZE_1
 ((
ušt32_t
)0x80000000è

	)

6187 
	#USB_COUNT5_RX_0_COUNT5_RX_0
 ((
ušt32_t
)0x000003FFè

	)

6189 
	#USB_COUNT5_RX_0_NUM_BLOCK_0
 ((
ušt32_t
)0x00007C00è

	)

6190 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_0
 ((
ušt32_t
)0x00000400è

	)

6191 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_1
 ((
ušt32_t
)0x00000800è

	)

6192 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_2
 ((
ušt32_t
)0x00001000è

	)

6193 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_3
 ((
ušt32_t
)0x00002000è

	)

6194 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_4
 ((
ušt32_t
)0x00004000è

	)

6196 
	#USB_COUNT5_RX_0_BLSIZE_0
 ((
ušt32_t
)0x00008000è

	)

6199 
	#USB_COUNT5_RX_1_COUNT5_RX_1
 ((
ušt32_t
)0x03FF0000è

	)

6201 
	#USB_COUNT5_RX_1_NUM_BLOCK_1
 ((
ušt32_t
)0x7C000000è

	)

6202 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_0
 ((
ušt32_t
)0x04000000è

	)

6203 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_1
 ((
ušt32_t
)0x08000000è

	)

6204 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_2
 ((
ušt32_t
)0x10000000è

	)

6205 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_3
 ((
ušt32_t
)0x20000000è

	)

6206 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_4
 ((
ušt32_t
)0x40000000è

	)

6208 
	#USB_COUNT5_RX_1_BLSIZE_1
 ((
ušt32_t
)0x80000000è

	)

6211 
	#USB_COUNT6_RX_0_COUNT6_RX_0
 ((
ušt32_t
)0x000003FFè

	)

6213 
	#USB_COUNT6_RX_0_NUM_BLOCK_0
 ((
ušt32_t
)0x00007C00è

	)

6214 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_0
 ((
ušt32_t
)0x00000400è

	)

6215 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_1
 ((
ušt32_t
)0x00000800è

	)

6216 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_2
 ((
ušt32_t
)0x00001000è

	)

6217 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_3
 ((
ušt32_t
)0x00002000è

	)

6218 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_4
 ((
ušt32_t
)0x00004000è

	)

6220 
	#USB_COUNT6_RX_0_BLSIZE_0
 ((
ušt32_t
)0x00008000è

	)

6223 
	#USB_COUNT6_RX_1_COUNT6_RX_1
 ((
ušt32_t
)0x03FF0000è

	)

6225 
	#USB_COUNT6_RX_1_NUM_BLOCK_1
 ((
ušt32_t
)0x7C000000è

	)

6226 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_0
 ((
ušt32_t
)0x04000000è

	)

6227 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_1
 ((
ušt32_t
)0x08000000è

	)

6228 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_2
 ((
ušt32_t
)0x10000000è

	)

6229 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_3
 ((
ušt32_t
)0x20000000è

	)

6230 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_4
 ((
ušt32_t
)0x40000000è

	)

6232 
	#USB_COUNT6_RX_1_BLSIZE_1
 ((
ušt32_t
)0x80000000è

	)

6235 
	#USB_COUNT7_RX_0_COUNT7_RX_0
 ((
ušt32_t
)0x000003FFè

	)

6237 
	#USB_COUNT7_RX_0_NUM_BLOCK_0
 ((
ušt32_t
)0x00007C00è

	)

6238 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_0
 ((
ušt32_t
)0x00000400è

	)

6239 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_1
 ((
ušt32_t
)0x00000800è

	)

6240 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_2
 ((
ušt32_t
)0x00001000è

	)

6241 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_3
 ((
ušt32_t
)0x00002000è

	)

6242 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_4
 ((
ušt32_t
)0x00004000è

	)

6244 
	#USB_COUNT7_RX_0_BLSIZE_0
 ((
ušt32_t
)0x00008000è

	)

6247 
	#USB_COUNT7_RX_1_COUNT7_RX_1
 ((
ušt32_t
)0x03FF0000è

	)

6249 
	#USB_COUNT7_RX_1_NUM_BLOCK_1
 ((
ušt32_t
)0x7C000000è

	)

6250 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_0
 ((
ušt32_t
)0x04000000è

	)

6251 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_1
 ((
ušt32_t
)0x08000000è

	)

6252 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_2
 ((
ušt32_t
)0x10000000è

	)

6253 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_3
 ((
ušt32_t
)0x20000000è

	)

6254 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_4
 ((
ušt32_t
)0x40000000è

	)

6256 
	#USB_COUNT7_RX_1_BLSIZE_1
 ((
ušt32_t
)0x80000000è

	)

6266 
	#CAN_MCR_INRQ
 ((
ušt16_t
)0x0001è

	)

6267 
	#CAN_MCR_SLEEP
 ((
ušt16_t
)0x0002è

	)

6268 
	#CAN_MCR_TXFP
 ((
ušt16_t
)0x0004è

	)

6269 
	#CAN_MCR_RFLM
 ((
ušt16_t
)0x0008è

	)

6270 
	#CAN_MCR_NART
 ((
ušt16_t
)0x0010è

	)

6271 
	#CAN_MCR_AWUM
 ((
ušt16_t
)0x0020è

	)

6272 
	#CAN_MCR_ABOM
 ((
ušt16_t
)0x0040è

	)

6273 
	#CAN_MCR_TTCM
 ((
ušt16_t
)0x0080è

	)

6274 
	#CAN_MCR_RESET
 ((
ušt16_t
)0x8000è

	)

6277 
	#CAN_MSR_INAK
 ((
ušt16_t
)0x0001è

	)

6278 
	#CAN_MSR_SLAK
 ((
ušt16_t
)0x0002è

	)

6279 
	#CAN_MSR_ERRI
 ((
ušt16_t
)0x0004è

	)

6280 
	#CAN_MSR_WKUI
 ((
ušt16_t
)0x0008è

	)

6281 
	#CAN_MSR_SLAKI
 ((
ušt16_t
)0x0010è

	)

6282 
	#CAN_MSR_TXM
 ((
ušt16_t
)0x0100è

	)

6283 
	#CAN_MSR_RXM
 ((
ušt16_t
)0x0200è

	)

6284 
	#CAN_MSR_SAMP
 ((
ušt16_t
)0x0400è

	)

6285 
	#CAN_MSR_RX
 ((
ušt16_t
)0x0800è

	)

6288 
	#CAN_TSR_RQCP0
 ((
ušt32_t
)0x00000001è

	)

6289 
	#CAN_TSR_TXOK0
 ((
ušt32_t
)0x00000002è

	)

6290 
	#CAN_TSR_ALST0
 ((
ušt32_t
)0x00000004è

	)

6291 
	#CAN_TSR_TERR0
 ((
ušt32_t
)0x00000008è

	)

6292 
	#CAN_TSR_ABRQ0
 ((
ušt32_t
)0x00000080è

	)

6293 
	#CAN_TSR_RQCP1
 ((
ušt32_t
)0x00000100è

	)

6294 
	#CAN_TSR_TXOK1
 ((
ušt32_t
)0x00000200è

	)

6295 
	#CAN_TSR_ALST1
 ((
ušt32_t
)0x00000400è

	)

6296 
	#CAN_TSR_TERR1
 ((
ušt32_t
)0x00000800è

	)

6297 
	#CAN_TSR_ABRQ1
 ((
ušt32_t
)0x00008000è

	)

6298 
	#CAN_TSR_RQCP2
 ((
ušt32_t
)0x00010000è

	)

6299 
	#CAN_TSR_TXOK2
 ((
ušt32_t
)0x00020000è

	)

6300 
	#CAN_TSR_ALST2
 ((
ušt32_t
)0x00040000è

	)

6301 
	#CAN_TSR_TERR2
 ((
ušt32_t
)0x00080000è

	)

6302 
	#CAN_TSR_ABRQ2
 ((
ušt32_t
)0x00800000è

	)

6303 
	#CAN_TSR_CODE
 ((
ušt32_t
)0x03000000è

	)

6305 
	#CAN_TSR_TME
 ((
ušt32_t
)0x1C000000è

	)

6306 
	#CAN_TSR_TME0
 ((
ušt32_t
)0x04000000è

	)

6307 
	#CAN_TSR_TME1
 ((
ušt32_t
)0x08000000è

	)

6308 
	#CAN_TSR_TME2
 ((
ušt32_t
)0x10000000è

	)

6310 
	#CAN_TSR_LOW
 ((
ušt32_t
)0xE0000000è

	)

6311 
	#CAN_TSR_LOW0
 ((
ušt32_t
)0x20000000è

	)

6312 
	#CAN_TSR_LOW1
 ((
ušt32_t
)0x40000000è

	)

6313 
	#CAN_TSR_LOW2
 ((
ušt32_t
)0x80000000è

	)

6316 
	#CAN_RF0R_FMP0
 ((
ušt8_t
)0x03è

	)

6317 
	#CAN_RF0R_FULL0
 ((
ušt8_t
)0x08è

	)

6318 
	#CAN_RF0R_FOVR0
 ((
ušt8_t
)0x10è

	)

6319 
	#CAN_RF0R_RFOM0
 ((
ušt8_t
)0x20è

	)

6322 
	#CAN_RF1R_FMP1
 ((
ušt8_t
)0x03è

	)

6323 
	#CAN_RF1R_FULL1
 ((
ušt8_t
)0x08è

	)

6324 
	#CAN_RF1R_FOVR1
 ((
ušt8_t
)0x10è

	)

6325 
	#CAN_RF1R_RFOM1
 ((
ušt8_t
)0x20è

	)

6328 
	#CAN_IER_TMEIE
 ((
ušt32_t
)0x00000001è

	)

6329 
	#CAN_IER_FMPIE0
 ((
ušt32_t
)0x00000002è

	)

6330 
	#CAN_IER_FFIE0
 ((
ušt32_t
)0x00000004è

	)

6331 
	#CAN_IER_FOVIE0
 ((
ušt32_t
)0x00000008è

	)

6332 
	#CAN_IER_FMPIE1
 ((
ušt32_t
)0x00000010è

	)

6333 
	#CAN_IER_FFIE1
 ((
ušt32_t
)0x00000020è

	)

6334 
	#CAN_IER_FOVIE1
 ((
ušt32_t
)0x00000040è

	)

6335 
	#CAN_IER_EWGIE
 ((
ušt32_t
)0x00000100è

	)

6336 
	#CAN_IER_EPVIE
 ((
ušt32_t
)0x00000200è

	)

6337 
	#CAN_IER_BOFIE
 ((
ušt32_t
)0x00000400è

	)

6338 
	#CAN_IER_LECIE
 ((
ušt32_t
)0x00000800è

	)

6339 
	#CAN_IER_ERRIE
 ((
ušt32_t
)0x00008000è

	)

6340 
	#CAN_IER_WKUIE
 ((
ušt32_t
)0x00010000è

	)

6341 
	#CAN_IER_SLKIE
 ((
ušt32_t
)0x00020000è

	)

6344 
	#CAN_ESR_EWGF
 ((
ušt32_t
)0x00000001è

	)

6345 
	#CAN_ESR_EPVF
 ((
ušt32_t
)0x00000002è

	)

6346 
	#CAN_ESR_BOFF
 ((
ušt32_t
)0x00000004è

	)

6348 
	#CAN_ESR_LEC
 ((
ušt32_t
)0x00000070è

	)

6349 
	#CAN_ESR_LEC_0
 ((
ušt32_t
)0x00000010è

	)

6350 
	#CAN_ESR_LEC_1
 ((
ušt32_t
)0x00000020è

	)

6351 
	#CAN_ESR_LEC_2
 ((
ušt32_t
)0x00000040è

	)

6353 
	#CAN_ESR_TEC
 ((
ušt32_t
)0x00FF0000è

	)

6354 
	#CAN_ESR_REC
 ((
ušt32_t
)0xFF000000è

	)

6357 
	#CAN_BTR_BRP
 ((
ušt32_t
)0x000003FFè

	)

6358 
	#CAN_BTR_TS1
 ((
ušt32_t
)0x000F0000è

	)

6359 
	#CAN_BTR_TS2
 ((
ušt32_t
)0x00700000è

	)

6360 
	#CAN_BTR_SJW
 ((
ušt32_t
)0x03000000è

	)

6361 
	#CAN_BTR_LBKM
 ((
ušt32_t
)0x40000000è

	)

6362 
	#CAN_BTR_SILM
 ((
ušt32_t
)0x80000000è

	)

6366 
	#CAN_TI0R_TXRQ
 ((
ušt32_t
)0x00000001è

	)

6367 
	#CAN_TI0R_RTR
 ((
ušt32_t
)0x00000002è

	)

6368 
	#CAN_TI0R_IDE
 ((
ušt32_t
)0x00000004è

	)

6369 
	#CAN_TI0R_EXID
 ((
ušt32_t
)0x001FFFF8è

	)

6370 
	#CAN_TI0R_STID
 ((
ušt32_t
)0xFFE00000è

	)

6373 
	#CAN_TDT0R_DLC
 ((
ušt32_t
)0x0000000Fè

	)

6374 
	#CAN_TDT0R_TGT
 ((
ušt32_t
)0x00000100è

	)

6375 
	#CAN_TDT0R_TIME
 ((
ušt32_t
)0xFFFF0000è

	)

6378 
	#CAN_TDL0R_DATA0
 ((
ušt32_t
)0x000000FFè

	)

6379 
	#CAN_TDL0R_DATA1
 ((
ušt32_t
)0x0000FF00è

	)

6380 
	#CAN_TDL0R_DATA2
 ((
ušt32_t
)0x00FF0000è

	)

6381 
	#CAN_TDL0R_DATA3
 ((
ušt32_t
)0xFF000000è

	)

6384 
	#CAN_TDH0R_DATA4
 ((
ušt32_t
)0x000000FFè

	)

6385 
	#CAN_TDH0R_DATA5
 ((
ušt32_t
)0x0000FF00è

	)

6386 
	#CAN_TDH0R_DATA6
 ((
ušt32_t
)0x00FF0000è

	)

6387 
	#CAN_TDH0R_DATA7
 ((
ušt32_t
)0xFF000000è

	)

6390 
	#CAN_TI1R_TXRQ
 ((
ušt32_t
)0x00000001è

	)

6391 
	#CAN_TI1R_RTR
 ((
ušt32_t
)0x00000002è

	)

6392 
	#CAN_TI1R_IDE
 ((
ušt32_t
)0x00000004è

	)

6393 
	#CAN_TI1R_EXID
 ((
ušt32_t
)0x001FFFF8è

	)

6394 
	#CAN_TI1R_STID
 ((
ušt32_t
)0xFFE00000è

	)

6397 
	#CAN_TDT1R_DLC
 ((
ušt32_t
)0x0000000Fè

	)

6398 
	#CAN_TDT1R_TGT
 ((
ušt32_t
)0x00000100è

	)

6399 
	#CAN_TDT1R_TIME
 ((
ušt32_t
)0xFFFF0000è

	)

6402 
	#CAN_TDL1R_DATA0
 ((
ušt32_t
)0x000000FFè

	)

6403 
	#CAN_TDL1R_DATA1
 ((
ušt32_t
)0x0000FF00è

	)

6404 
	#CAN_TDL1R_DATA2
 ((
ušt32_t
)0x00FF0000è

	)

6405 
	#CAN_TDL1R_DATA3
 ((
ušt32_t
)0xFF000000è

	)

6408 
	#CAN_TDH1R_DATA4
 ((
ušt32_t
)0x000000FFè

	)

6409 
	#CAN_TDH1R_DATA5
 ((
ušt32_t
)0x0000FF00è

	)

6410 
	#CAN_TDH1R_DATA6
 ((
ušt32_t
)0x00FF0000è

	)

6411 
	#CAN_TDH1R_DATA7
 ((
ušt32_t
)0xFF000000è

	)

6414 
	#CAN_TI2R_TXRQ
 ((
ušt32_t
)0x00000001è

	)

6415 
	#CAN_TI2R_RTR
 ((
ušt32_t
)0x00000002è

	)

6416 
	#CAN_TI2R_IDE
 ((
ušt32_t
)0x00000004è

	)

6417 
	#CAN_TI2R_EXID
 ((
ušt32_t
)0x001FFFF8è

	)

6418 
	#CAN_TI2R_STID
 ((
ušt32_t
)0xFFE00000è

	)

6421 
	#CAN_TDT2R_DLC
 ((
ušt32_t
)0x0000000Fè

	)

6422 
	#CAN_TDT2R_TGT
 ((
ušt32_t
)0x00000100è

	)

6423 
	#CAN_TDT2R_TIME
 ((
ušt32_t
)0xFFFF0000è

	)

6426 
	#CAN_TDL2R_DATA0
 ((
ušt32_t
)0x000000FFè

	)

6427 
	#CAN_TDL2R_DATA1
 ((
ušt32_t
)0x0000FF00è

	)

6428 
	#CAN_TDL2R_DATA2
 ((
ušt32_t
)0x00FF0000è

	)

6429 
	#CAN_TDL2R_DATA3
 ((
ušt32_t
)0xFF000000è

	)

6432 
	#CAN_TDH2R_DATA4
 ((
ušt32_t
)0x000000FFè

	)

6433 
	#CAN_TDH2R_DATA5
 ((
ušt32_t
)0x0000FF00è

	)

6434 
	#CAN_TDH2R_DATA6
 ((
ušt32_t
)0x00FF0000è

	)

6435 
	#CAN_TDH2R_DATA7
 ((
ušt32_t
)0xFF000000è

	)

6438 
	#CAN_RI0R_RTR
 ((
ušt32_t
)0x00000002è

	)

6439 
	#CAN_RI0R_IDE
 ((
ušt32_t
)0x00000004è

	)

6440 
	#CAN_RI0R_EXID
 ((
ušt32_t
)0x001FFFF8è

	)

6441 
	#CAN_RI0R_STID
 ((
ušt32_t
)0xFFE00000è

	)

6444 
	#CAN_RDT0R_DLC
 ((
ušt32_t
)0x0000000Fè

	)

6445 
	#CAN_RDT0R_FMI
 ((
ušt32_t
)0x0000FF00è

	)

6446 
	#CAN_RDT0R_TIME
 ((
ušt32_t
)0xFFFF0000è

	)

6449 
	#CAN_RDL0R_DATA0
 ((
ušt32_t
)0x000000FFè

	)

6450 
	#CAN_RDL0R_DATA1
 ((
ušt32_t
)0x0000FF00è

	)

6451 
	#CAN_RDL0R_DATA2
 ((
ušt32_t
)0x00FF0000è

	)

6452 
	#CAN_RDL0R_DATA3
 ((
ušt32_t
)0xFF000000è

	)

6455 
	#CAN_RDH0R_DATA4
 ((
ušt32_t
)0x000000FFè

	)

6456 
	#CAN_RDH0R_DATA5
 ((
ušt32_t
)0x0000FF00è

	)

6457 
	#CAN_RDH0R_DATA6
 ((
ušt32_t
)0x00FF0000è

	)

6458 
	#CAN_RDH0R_DATA7
 ((
ušt32_t
)0xFF000000è

	)

6461 
	#CAN_RI1R_RTR
 ((
ušt32_t
)0x00000002è

	)

6462 
	#CAN_RI1R_IDE
 ((
ušt32_t
)0x00000004è

	)

6463 
	#CAN_RI1R_EXID
 ((
ušt32_t
)0x001FFFF8è

	)

6464 
	#CAN_RI1R_STID
 ((
ušt32_t
)0xFFE00000è

	)

6467 
	#CAN_RDT1R_DLC
 ((
ušt32_t
)0x0000000Fè

	)

6468 
	#CAN_RDT1R_FMI
 ((
ušt32_t
)0x0000FF00è

	)

6469 
	#CAN_RDT1R_TIME
 ((
ušt32_t
)0xFFFF0000è

	)

6472 
	#CAN_RDL1R_DATA0
 ((
ušt32_t
)0x000000FFè

	)

6473 
	#CAN_RDL1R_DATA1
 ((
ušt32_t
)0x0000FF00è

	)

6474 
	#CAN_RDL1R_DATA2
 ((
ušt32_t
)0x00FF0000è

	)

6475 
	#CAN_RDL1R_DATA3
 ((
ušt32_t
)0xFF000000è

	)

6478 
	#CAN_RDH1R_DATA4
 ((
ušt32_t
)0x000000FFè

	)

6479 
	#CAN_RDH1R_DATA5
 ((
ušt32_t
)0x0000FF00è

	)

6480 
	#CAN_RDH1R_DATA6
 ((
ušt32_t
)0x00FF0000è

	)

6481 
	#CAN_RDH1R_DATA7
 ((
ušt32_t
)0xFF000000è

	)

6485 
	#CAN_FMR_FINIT
 ((
ušt8_t
)0x01è

	)

6488 
	#CAN_FM1R_FBM
 ((
ušt16_t
)0x3FFFè

	)

6489 
	#CAN_FM1R_FBM0
 ((
ušt16_t
)0x0001è

	)

6490 
	#CAN_FM1R_FBM1
 ((
ušt16_t
)0x0002è

	)

6491 
	#CAN_FM1R_FBM2
 ((
ušt16_t
)0x0004è

	)

6492 
	#CAN_FM1R_FBM3
 ((
ušt16_t
)0x0008è

	)

6493 
	#CAN_FM1R_FBM4
 ((
ušt16_t
)0x0010è

	)

6494 
	#CAN_FM1R_FBM5
 ((
ušt16_t
)0x0020è

	)

6495 
	#CAN_FM1R_FBM6
 ((
ušt16_t
)0x0040è

	)

6496 
	#CAN_FM1R_FBM7
 ((
ušt16_t
)0x0080è

	)

6497 
	#CAN_FM1R_FBM8
 ((
ušt16_t
)0x0100è

	)

6498 
	#CAN_FM1R_FBM9
 ((
ušt16_t
)0x0200è

	)

6499 
	#CAN_FM1R_FBM10
 ((
ušt16_t
)0x0400è

	)

6500 
	#CAN_FM1R_FBM11
 ((
ušt16_t
)0x0800è

	)

6501 
	#CAN_FM1R_FBM12
 ((
ušt16_t
)0x1000è

	)

6502 
	#CAN_FM1R_FBM13
 ((
ušt16_t
)0x2000è

	)

6505 
	#CAN_FS1R_FSC
 ((
ušt16_t
)0x3FFFè

	)

6506 
	#CAN_FS1R_FSC0
 ((
ušt16_t
)0x0001è

	)

6507 
	#CAN_FS1R_FSC1
 ((
ušt16_t
)0x0002è

	)

6508 
	#CAN_FS1R_FSC2
 ((
ušt16_t
)0x0004è

	)

6509 
	#CAN_FS1R_FSC3
 ((
ušt16_t
)0x0008è

	)

6510 
	#CAN_FS1R_FSC4
 ((
ušt16_t
)0x0010è

	)

6511 
	#CAN_FS1R_FSC5
 ((
ušt16_t
)0x0020è

	)

6512 
	#CAN_FS1R_FSC6
 ((
ušt16_t
)0x0040è

	)

6513 
	#CAN_FS1R_FSC7
 ((
ušt16_t
)0x0080è

	)

6514 
	#CAN_FS1R_FSC8
 ((
ušt16_t
)0x0100è

	)

6515 
	#CAN_FS1R_FSC9
 ((
ušt16_t
)0x0200è

	)

6516 
	#CAN_FS1R_FSC10
 ((
ušt16_t
)0x0400è

	)

6517 
	#CAN_FS1R_FSC11
 ((
ušt16_t
)0x0800è

	)

6518 
	#CAN_FS1R_FSC12
 ((
ušt16_t
)0x1000è

	)

6519 
	#CAN_FS1R_FSC13
 ((
ušt16_t
)0x2000è

	)

6522 
	#CAN_FFA1R_FFA
 ((
ušt16_t
)0x3FFFè

	)

6523 
	#CAN_FFA1R_FFA0
 ((
ušt16_t
)0x0001è

	)

6524 
	#CAN_FFA1R_FFA1
 ((
ušt16_t
)0x0002è

	)

6525 
	#CAN_FFA1R_FFA2
 ((
ušt16_t
)0x0004è

	)

6526 
	#CAN_FFA1R_FFA3
 ((
ušt16_t
)0x0008è

	)

6527 
	#CAN_FFA1R_FFA4
 ((
ušt16_t
)0x0010è

	)

6528 
	#CAN_FFA1R_FFA5
 ((
ušt16_t
)0x0020è

	)

6529 
	#CAN_FFA1R_FFA6
 ((
ušt16_t
)0x0040è

	)

6530 
	#CAN_FFA1R_FFA7
 ((
ušt16_t
)0x0080è

	)

6531 
	#CAN_FFA1R_FFA8
 ((
ušt16_t
)0x0100è

	)

6532 
	#CAN_FFA1R_FFA9
 ((
ušt16_t
)0x0200è

	)

6533 
	#CAN_FFA1R_FFA10
 ((
ušt16_t
)0x0400è

	)

6534 
	#CAN_FFA1R_FFA11
 ((
ušt16_t
)0x0800è

	)

6535 
	#CAN_FFA1R_FFA12
 ((
ušt16_t
)0x1000è

	)

6536 
	#CAN_FFA1R_FFA13
 ((
ušt16_t
)0x2000è

	)

6539 
	#CAN_FA1R_FACT
 ((
ušt16_t
)0x3FFFè

	)

6540 
	#CAN_FA1R_FACT0
 ((
ušt16_t
)0x0001è

	)

6541 
	#CAN_FA1R_FACT1
 ((
ušt16_t
)0x0002è

	)

6542 
	#CAN_FA1R_FACT2
 ((
ušt16_t
)0x0004è

	)

6543 
	#CAN_FA1R_FACT3
 ((
ušt16_t
)0x0008è

	)

6544 
	#CAN_FA1R_FACT4
 ((
ušt16_t
)0x0010è

	)

6545 
	#CAN_FA1R_FACT5
 ((
ušt16_t
)0x0020è

	)

6546 
	#CAN_FA1R_FACT6
 ((
ušt16_t
)0x0040è

	)

6547 
	#CAN_FA1R_FACT7
 ((
ušt16_t
)0x0080è

	)

6548 
	#CAN_FA1R_FACT8
 ((
ušt16_t
)0x0100è

	)

6549 
	#CAN_FA1R_FACT9
 ((
ušt16_t
)0x0200è

	)

6550 
	#CAN_FA1R_FACT10
 ((
ušt16_t
)0x0400è

	)

6551 
	#CAN_FA1R_FACT11
 ((
ušt16_t
)0x0800è

	)

6552 
	#CAN_FA1R_FACT12
 ((
ušt16_t
)0x1000è

	)

6553 
	#CAN_FA1R_FACT13
 ((
ušt16_t
)0x2000è

	)

6556 
	#CAN_F0R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6557 
	#CAN_F0R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6558 
	#CAN_F0R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6559 
	#CAN_F0R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6560 
	#CAN_F0R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6561 
	#CAN_F0R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6562 
	#CAN_F0R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6563 
	#CAN_F0R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6564 
	#CAN_F0R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6565 
	#CAN_F0R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6566 
	#CAN_F0R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6567 
	#CAN_F0R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6568 
	#CAN_F0R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6569 
	#CAN_F0R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6570 
	#CAN_F0R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6571 
	#CAN_F0R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6572 
	#CAN_F0R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6573 
	#CAN_F0R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6574 
	#CAN_F0R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6575 
	#CAN_F0R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6576 
	#CAN_F0R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6577 
	#CAN_F0R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6578 
	#CAN_F0R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6579 
	#CAN_F0R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6580 
	#CAN_F0R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6581 
	#CAN_F0R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6582 
	#CAN_F0R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6583 
	#CAN_F0R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6584 
	#CAN_F0R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6585 
	#CAN_F0R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6586 
	#CAN_F0R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6587 
	#CAN_F0R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6590 
	#CAN_F1R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6591 
	#CAN_F1R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6592 
	#CAN_F1R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6593 
	#CAN_F1R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6594 
	#CAN_F1R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6595 
	#CAN_F1R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6596 
	#CAN_F1R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6597 
	#CAN_F1R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6598 
	#CAN_F1R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6599 
	#CAN_F1R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6600 
	#CAN_F1R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6601 
	#CAN_F1R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6602 
	#CAN_F1R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6603 
	#CAN_F1R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6604 
	#CAN_F1R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6605 
	#CAN_F1R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6606 
	#CAN_F1R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6607 
	#CAN_F1R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6608 
	#CAN_F1R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6609 
	#CAN_F1R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6610 
	#CAN_F1R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6611 
	#CAN_F1R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6612 
	#CAN_F1R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6613 
	#CAN_F1R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6614 
	#CAN_F1R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6615 
	#CAN_F1R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6616 
	#CAN_F1R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6617 
	#CAN_F1R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6618 
	#CAN_F1R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6619 
	#CAN_F1R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6620 
	#CAN_F1R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6621 
	#CAN_F1R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6624 
	#CAN_F2R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6625 
	#CAN_F2R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6626 
	#CAN_F2R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6627 
	#CAN_F2R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6628 
	#CAN_F2R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6629 
	#CAN_F2R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6630 
	#CAN_F2R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6631 
	#CAN_F2R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6632 
	#CAN_F2R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6633 
	#CAN_F2R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6634 
	#CAN_F2R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6635 
	#CAN_F2R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6636 
	#CAN_F2R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6637 
	#CAN_F2R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6638 
	#CAN_F2R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6639 
	#CAN_F2R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6640 
	#CAN_F2R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6641 
	#CAN_F2R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6642 
	#CAN_F2R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6643 
	#CAN_F2R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6644 
	#CAN_F2R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6645 
	#CAN_F2R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6646 
	#CAN_F2R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6647 
	#CAN_F2R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6648 
	#CAN_F2R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6649 
	#CAN_F2R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6650 
	#CAN_F2R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6651 
	#CAN_F2R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6652 
	#CAN_F2R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6653 
	#CAN_F2R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6654 
	#CAN_F2R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6655 
	#CAN_F2R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6658 
	#CAN_F3R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6659 
	#CAN_F3R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6660 
	#CAN_F3R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6661 
	#CAN_F3R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6662 
	#CAN_F3R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6663 
	#CAN_F3R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6664 
	#CAN_F3R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6665 
	#CAN_F3R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6666 
	#CAN_F3R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6667 
	#CAN_F3R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6668 
	#CAN_F3R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6669 
	#CAN_F3R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6670 
	#CAN_F3R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6671 
	#CAN_F3R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6672 
	#CAN_F3R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6673 
	#CAN_F3R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6674 
	#CAN_F3R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6675 
	#CAN_F3R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6676 
	#CAN_F3R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6677 
	#CAN_F3R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6678 
	#CAN_F3R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6679 
	#CAN_F3R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6680 
	#CAN_F3R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6681 
	#CAN_F3R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6682 
	#CAN_F3R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6683 
	#CAN_F3R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6684 
	#CAN_F3R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6685 
	#CAN_F3R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6686 
	#CAN_F3R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6687 
	#CAN_F3R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6688 
	#CAN_F3R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6689 
	#CAN_F3R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6692 
	#CAN_F4R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6693 
	#CAN_F4R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6694 
	#CAN_F4R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6695 
	#CAN_F4R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6696 
	#CAN_F4R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6697 
	#CAN_F4R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6698 
	#CAN_F4R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6699 
	#CAN_F4R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6700 
	#CAN_F4R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6701 
	#CAN_F4R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6702 
	#CAN_F4R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6703 
	#CAN_F4R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6704 
	#CAN_F4R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6705 
	#CAN_F4R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6706 
	#CAN_F4R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6707 
	#CAN_F4R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6708 
	#CAN_F4R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6709 
	#CAN_F4R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6710 
	#CAN_F4R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6711 
	#CAN_F4R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6712 
	#CAN_F4R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6713 
	#CAN_F4R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6714 
	#CAN_F4R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6715 
	#CAN_F4R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6716 
	#CAN_F4R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6717 
	#CAN_F4R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6718 
	#CAN_F4R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6719 
	#CAN_F4R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6720 
	#CAN_F4R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6721 
	#CAN_F4R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6722 
	#CAN_F4R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6723 
	#CAN_F4R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6726 
	#CAN_F5R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6727 
	#CAN_F5R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6728 
	#CAN_F5R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6729 
	#CAN_F5R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6730 
	#CAN_F5R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6731 
	#CAN_F5R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6732 
	#CAN_F5R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6733 
	#CAN_F5R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6734 
	#CAN_F5R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6735 
	#CAN_F5R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6736 
	#CAN_F5R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6737 
	#CAN_F5R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6738 
	#CAN_F5R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6739 
	#CAN_F5R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6740 
	#CAN_F5R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6741 
	#CAN_F5R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6742 
	#CAN_F5R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6743 
	#CAN_F5R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6744 
	#CAN_F5R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6745 
	#CAN_F5R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6746 
	#CAN_F5R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6747 
	#CAN_F5R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6748 
	#CAN_F5R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6749 
	#CAN_F5R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6750 
	#CAN_F5R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6751 
	#CAN_F5R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6752 
	#CAN_F5R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6753 
	#CAN_F5R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6754 
	#CAN_F5R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6755 
	#CAN_F5R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6756 
	#CAN_F5R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6757 
	#CAN_F5R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6760 
	#CAN_F6R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6761 
	#CAN_F6R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6762 
	#CAN_F6R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6763 
	#CAN_F6R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6764 
	#CAN_F6R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6765 
	#CAN_F6R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6766 
	#CAN_F6R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6767 
	#CAN_F6R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6768 
	#CAN_F6R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6769 
	#CAN_F6R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6770 
	#CAN_F6R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6771 
	#CAN_F6R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6772 
	#CAN_F6R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6773 
	#CAN_F6R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6774 
	#CAN_F6R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6775 
	#CAN_F6R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6776 
	#CAN_F6R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6777 
	#CAN_F6R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6778 
	#CAN_F6R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6779 
	#CAN_F6R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6780 
	#CAN_F6R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6781 
	#CAN_F6R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6782 
	#CAN_F6R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6783 
	#CAN_F6R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6784 
	#CAN_F6R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6785 
	#CAN_F6R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6786 
	#CAN_F6R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6787 
	#CAN_F6R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6788 
	#CAN_F6R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6789 
	#CAN_F6R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6790 
	#CAN_F6R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6791 
	#CAN_F6R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6794 
	#CAN_F7R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6795 
	#CAN_F7R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6796 
	#CAN_F7R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6797 
	#CAN_F7R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6798 
	#CAN_F7R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6799 
	#CAN_F7R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6800 
	#CAN_F7R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6801 
	#CAN_F7R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6802 
	#CAN_F7R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6803 
	#CAN_F7R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6804 
	#CAN_F7R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6805 
	#CAN_F7R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6806 
	#CAN_F7R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6807 
	#CAN_F7R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6808 
	#CAN_F7R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6809 
	#CAN_F7R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6810 
	#CAN_F7R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6811 
	#CAN_F7R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6812 
	#CAN_F7R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6813 
	#CAN_F7R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6814 
	#CAN_F7R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6815 
	#CAN_F7R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6816 
	#CAN_F7R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6817 
	#CAN_F7R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6818 
	#CAN_F7R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6819 
	#CAN_F7R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6820 
	#CAN_F7R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6821 
	#CAN_F7R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6822 
	#CAN_F7R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6823 
	#CAN_F7R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6824 
	#CAN_F7R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6825 
	#CAN_F7R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6828 
	#CAN_F8R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6829 
	#CAN_F8R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6830 
	#CAN_F8R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6831 
	#CAN_F8R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6832 
	#CAN_F8R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6833 
	#CAN_F8R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6834 
	#CAN_F8R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6835 
	#CAN_F8R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6836 
	#CAN_F8R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6837 
	#CAN_F8R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6838 
	#CAN_F8R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6839 
	#CAN_F8R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6840 
	#CAN_F8R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6841 
	#CAN_F8R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6842 
	#CAN_F8R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6843 
	#CAN_F8R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6844 
	#CAN_F8R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6845 
	#CAN_F8R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6846 
	#CAN_F8R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6847 
	#CAN_F8R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6848 
	#CAN_F8R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6849 
	#CAN_F8R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6850 
	#CAN_F8R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6851 
	#CAN_F8R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6852 
	#CAN_F8R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6853 
	#CAN_F8R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6854 
	#CAN_F8R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6855 
	#CAN_F8R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6856 
	#CAN_F8R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6857 
	#CAN_F8R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6858 
	#CAN_F8R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6859 
	#CAN_F8R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6862 
	#CAN_F9R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6863 
	#CAN_F9R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6864 
	#CAN_F9R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6865 
	#CAN_F9R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6866 
	#CAN_F9R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6867 
	#CAN_F9R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6868 
	#CAN_F9R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6869 
	#CAN_F9R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6870 
	#CAN_F9R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6871 
	#CAN_F9R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6872 
	#CAN_F9R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6873 
	#CAN_F9R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6874 
	#CAN_F9R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6875 
	#CAN_F9R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6876 
	#CAN_F9R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6877 
	#CAN_F9R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6878 
	#CAN_F9R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6879 
	#CAN_F9R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6880 
	#CAN_F9R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6881 
	#CAN_F9R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6882 
	#CAN_F9R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6883 
	#CAN_F9R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6884 
	#CAN_F9R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6885 
	#CAN_F9R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6886 
	#CAN_F9R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6887 
	#CAN_F9R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6888 
	#CAN_F9R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6889 
	#CAN_F9R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6890 
	#CAN_F9R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6891 
	#CAN_F9R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6892 
	#CAN_F9R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6893 
	#CAN_F9R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6896 
	#CAN_F10R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6897 
	#CAN_F10R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6898 
	#CAN_F10R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6899 
	#CAN_F10R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6900 
	#CAN_F10R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6901 
	#CAN_F10R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6902 
	#CAN_F10R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6903 
	#CAN_F10R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6904 
	#CAN_F10R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6905 
	#CAN_F10R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6906 
	#CAN_F10R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6907 
	#CAN_F10R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6908 
	#CAN_F10R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6909 
	#CAN_F10R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6910 
	#CAN_F10R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6911 
	#CAN_F10R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6912 
	#CAN_F10R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6913 
	#CAN_F10R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6914 
	#CAN_F10R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6915 
	#CAN_F10R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6916 
	#CAN_F10R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6917 
	#CAN_F10R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6918 
	#CAN_F10R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6919 
	#CAN_F10R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6920 
	#CAN_F10R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6921 
	#CAN_F10R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6922 
	#CAN_F10R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6923 
	#CAN_F10R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6924 
	#CAN_F10R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6925 
	#CAN_F10R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6926 
	#CAN_F10R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6927 
	#CAN_F10R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6930 
	#CAN_F11R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6931 
	#CAN_F11R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6932 
	#CAN_F11R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6933 
	#CAN_F11R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6934 
	#CAN_F11R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6935 
	#CAN_F11R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6936 
	#CAN_F11R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6937 
	#CAN_F11R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6938 
	#CAN_F11R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6939 
	#CAN_F11R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6940 
	#CAN_F11R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6941 
	#CAN_F11R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6942 
	#CAN_F11R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6943 
	#CAN_F11R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6944 
	#CAN_F11R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6945 
	#CAN_F11R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6946 
	#CAN_F11R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6947 
	#CAN_F11R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6948 
	#CAN_F11R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6949 
	#CAN_F11R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6950 
	#CAN_F11R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6951 
	#CAN_F11R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6952 
	#CAN_F11R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6953 
	#CAN_F11R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6954 
	#CAN_F11R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6955 
	#CAN_F11R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6956 
	#CAN_F11R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6957 
	#CAN_F11R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6958 
	#CAN_F11R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6959 
	#CAN_F11R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6960 
	#CAN_F11R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6961 
	#CAN_F11R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6964 
	#CAN_F12R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6965 
	#CAN_F12R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6966 
	#CAN_F12R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6967 
	#CAN_F12R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6968 
	#CAN_F12R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6969 
	#CAN_F12R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6970 
	#CAN_F12R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6971 
	#CAN_F12R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6972 
	#CAN_F12R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6973 
	#CAN_F12R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6974 
	#CAN_F12R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6975 
	#CAN_F12R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6976 
	#CAN_F12R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6977 
	#CAN_F12R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6978 
	#CAN_F12R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6979 
	#CAN_F12R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6980 
	#CAN_F12R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6981 
	#CAN_F12R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6982 
	#CAN_F12R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6983 
	#CAN_F12R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6984 
	#CAN_F12R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6985 
	#CAN_F12R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6986 
	#CAN_F12R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6987 
	#CAN_F12R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6988 
	#CAN_F12R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6989 
	#CAN_F12R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6990 
	#CAN_F12R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6991 
	#CAN_F12R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6992 
	#CAN_F12R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6993 
	#CAN_F12R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6994 
	#CAN_F12R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6995 
	#CAN_F12R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6998 
	#CAN_F13R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6999 
	#CAN_F13R1_FB1
 ((
ušt32_t
)0x00000002è

	)

7000 
	#CAN_F13R1_FB2
 ((
ušt32_t
)0x00000004è

	)

7001 
	#CAN_F13R1_FB3
 ((
ušt32_t
)0x00000008è

	)

7002 
	#CAN_F13R1_FB4
 ((
ušt32_t
)0x00000010è

	)

7003 
	#CAN_F13R1_FB5
 ((
ušt32_t
)0x00000020è

	)

7004 
	#CAN_F13R1_FB6
 ((
ušt32_t
)0x00000040è

	)

7005 
	#CAN_F13R1_FB7
 ((
ušt32_t
)0x00000080è

	)

7006 
	#CAN_F13R1_FB8
 ((
ušt32_t
)0x00000100è

	)

7007 
	#CAN_F13R1_FB9
 ((
ušt32_t
)0x00000200è

	)

7008 
	#CAN_F13R1_FB10
 ((
ušt32_t
)0x00000400è

	)

7009 
	#CAN_F13R1_FB11
 ((
ušt32_t
)0x00000800è

	)

7010 
	#CAN_F13R1_FB12
 ((
ušt32_t
)0x00001000è

	)

7011 
	#CAN_F13R1_FB13
 ((
ušt32_t
)0x00002000è

	)

7012 
	#CAN_F13R1_FB14
 ((
ušt32_t
)0x00004000è

	)

7013 
	#CAN_F13R1_FB15
 ((
ušt32_t
)0x00008000è

	)

7014 
	#CAN_F13R1_FB16
 ((
ušt32_t
)0x00010000è

	)

7015 
	#CAN_F13R1_FB17
 ((
ušt32_t
)0x00020000è

	)

7016 
	#CAN_F13R1_FB18
 ((
ušt32_t
)0x00040000è

	)

7017 
	#CAN_F13R1_FB19
 ((
ušt32_t
)0x00080000è

	)

7018 
	#CAN_F13R1_FB20
 ((
ušt32_t
)0x00100000è

	)

7019 
	#CAN_F13R1_FB21
 ((
ušt32_t
)0x00200000è

	)

7020 
	#CAN_F13R1_FB22
 ((
ušt32_t
)0x00400000è

	)

7021 
	#CAN_F13R1_FB23
 ((
ušt32_t
)0x00800000è

	)

7022 
	#CAN_F13R1_FB24
 ((
ušt32_t
)0x01000000è

	)

7023 
	#CAN_F13R1_FB25
 ((
ušt32_t
)0x02000000è

	)

7024 
	#CAN_F13R1_FB26
 ((
ušt32_t
)0x04000000è

	)

7025 
	#CAN_F13R1_FB27
 ((
ušt32_t
)0x08000000è

	)

7026 
	#CAN_F13R1_FB28
 ((
ušt32_t
)0x10000000è

	)

7027 
	#CAN_F13R1_FB29
 ((
ušt32_t
)0x20000000è

	)

7028 
	#CAN_F13R1_FB30
 ((
ušt32_t
)0x40000000è

	)

7029 
	#CAN_F13R1_FB31
 ((
ušt32_t
)0x80000000è

	)

7032 
	#CAN_F0R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7033 
	#CAN_F0R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7034 
	#CAN_F0R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7035 
	#CAN_F0R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7036 
	#CAN_F0R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7037 
	#CAN_F0R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7038 
	#CAN_F0R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7039 
	#CAN_F0R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7040 
	#CAN_F0R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7041 
	#CAN_F0R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7042 
	#CAN_F0R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7043 
	#CAN_F0R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7044 
	#CAN_F0R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7045 
	#CAN_F0R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7046 
	#CAN_F0R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7047 
	#CAN_F0R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7048 
	#CAN_F0R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7049 
	#CAN_F0R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7050 
	#CAN_F0R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7051 
	#CAN_F0R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7052 
	#CAN_F0R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7053 
	#CAN_F0R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7054 
	#CAN_F0R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7055 
	#CAN_F0R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7056 
	#CAN_F0R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7057 
	#CAN_F0R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7058 
	#CAN_F0R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7059 
	#CAN_F0R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7060 
	#CAN_F0R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7061 
	#CAN_F0R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7062 
	#CAN_F0R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7063 
	#CAN_F0R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7066 
	#CAN_F1R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7067 
	#CAN_F1R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7068 
	#CAN_F1R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7069 
	#CAN_F1R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7070 
	#CAN_F1R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7071 
	#CAN_F1R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7072 
	#CAN_F1R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7073 
	#CAN_F1R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7074 
	#CAN_F1R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7075 
	#CAN_F1R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7076 
	#CAN_F1R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7077 
	#CAN_F1R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7078 
	#CAN_F1R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7079 
	#CAN_F1R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7080 
	#CAN_F1R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7081 
	#CAN_F1R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7082 
	#CAN_F1R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7083 
	#CAN_F1R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7084 
	#CAN_F1R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7085 
	#CAN_F1R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7086 
	#CAN_F1R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7087 
	#CAN_F1R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7088 
	#CAN_F1R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7089 
	#CAN_F1R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7090 
	#CAN_F1R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7091 
	#CAN_F1R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7092 
	#CAN_F1R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7093 
	#CAN_F1R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7094 
	#CAN_F1R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7095 
	#CAN_F1R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7096 
	#CAN_F1R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7097 
	#CAN_F1R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7100 
	#CAN_F2R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7101 
	#CAN_F2R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7102 
	#CAN_F2R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7103 
	#CAN_F2R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7104 
	#CAN_F2R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7105 
	#CAN_F2R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7106 
	#CAN_F2R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7107 
	#CAN_F2R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7108 
	#CAN_F2R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7109 
	#CAN_F2R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7110 
	#CAN_F2R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7111 
	#CAN_F2R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7112 
	#CAN_F2R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7113 
	#CAN_F2R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7114 
	#CAN_F2R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7115 
	#CAN_F2R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7116 
	#CAN_F2R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7117 
	#CAN_F2R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7118 
	#CAN_F2R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7119 
	#CAN_F2R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7120 
	#CAN_F2R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7121 
	#CAN_F2R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7122 
	#CAN_F2R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7123 
	#CAN_F2R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7124 
	#CAN_F2R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7125 
	#CAN_F2R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7126 
	#CAN_F2R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7127 
	#CAN_F2R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7128 
	#CAN_F2R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7129 
	#CAN_F2R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7130 
	#CAN_F2R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7131 
	#CAN_F2R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7134 
	#CAN_F3R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7135 
	#CAN_F3R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7136 
	#CAN_F3R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7137 
	#CAN_F3R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7138 
	#CAN_F3R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7139 
	#CAN_F3R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7140 
	#CAN_F3R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7141 
	#CAN_F3R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7142 
	#CAN_F3R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7143 
	#CAN_F3R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7144 
	#CAN_F3R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7145 
	#CAN_F3R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7146 
	#CAN_F3R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7147 
	#CAN_F3R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7148 
	#CAN_F3R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7149 
	#CAN_F3R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7150 
	#CAN_F3R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7151 
	#CAN_F3R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7152 
	#CAN_F3R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7153 
	#CAN_F3R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7154 
	#CAN_F3R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7155 
	#CAN_F3R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7156 
	#CAN_F3R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7157 
	#CAN_F3R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7158 
	#CAN_F3R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7159 
	#CAN_F3R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7160 
	#CAN_F3R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7161 
	#CAN_F3R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7162 
	#CAN_F3R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7163 
	#CAN_F3R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7164 
	#CAN_F3R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7165 
	#CAN_F3R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7168 
	#CAN_F4R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7169 
	#CAN_F4R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7170 
	#CAN_F4R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7171 
	#CAN_F4R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7172 
	#CAN_F4R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7173 
	#CAN_F4R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7174 
	#CAN_F4R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7175 
	#CAN_F4R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7176 
	#CAN_F4R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7177 
	#CAN_F4R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7178 
	#CAN_F4R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7179 
	#CAN_F4R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7180 
	#CAN_F4R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7181 
	#CAN_F4R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7182 
	#CAN_F4R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7183 
	#CAN_F4R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7184 
	#CAN_F4R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7185 
	#CAN_F4R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7186 
	#CAN_F4R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7187 
	#CAN_F4R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7188 
	#CAN_F4R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7189 
	#CAN_F4R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7190 
	#CAN_F4R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7191 
	#CAN_F4R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7192 
	#CAN_F4R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7193 
	#CAN_F4R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7194 
	#CAN_F4R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7195 
	#CAN_F4R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7196 
	#CAN_F4R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7197 
	#CAN_F4R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7198 
	#CAN_F4R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7199 
	#CAN_F4R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7202 
	#CAN_F5R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7203 
	#CAN_F5R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7204 
	#CAN_F5R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7205 
	#CAN_F5R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7206 
	#CAN_F5R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7207 
	#CAN_F5R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7208 
	#CAN_F5R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7209 
	#CAN_F5R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7210 
	#CAN_F5R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7211 
	#CAN_F5R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7212 
	#CAN_F5R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7213 
	#CAN_F5R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7214 
	#CAN_F5R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7215 
	#CAN_F5R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7216 
	#CAN_F5R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7217 
	#CAN_F5R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7218 
	#CAN_F5R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7219 
	#CAN_F5R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7220 
	#CAN_F5R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7221 
	#CAN_F5R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7222 
	#CAN_F5R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7223 
	#CAN_F5R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7224 
	#CAN_F5R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7225 
	#CAN_F5R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7226 
	#CAN_F5R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7227 
	#CAN_F5R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7228 
	#CAN_F5R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7229 
	#CAN_F5R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7230 
	#CAN_F5R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7231 
	#CAN_F5R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7232 
	#CAN_F5R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7233 
	#CAN_F5R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7236 
	#CAN_F6R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7237 
	#CAN_F6R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7238 
	#CAN_F6R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7239 
	#CAN_F6R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7240 
	#CAN_F6R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7241 
	#CAN_F6R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7242 
	#CAN_F6R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7243 
	#CAN_F6R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7244 
	#CAN_F6R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7245 
	#CAN_F6R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7246 
	#CAN_F6R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7247 
	#CAN_F6R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7248 
	#CAN_F6R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7249 
	#CAN_F6R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7250 
	#CAN_F6R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7251 
	#CAN_F6R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7252 
	#CAN_F6R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7253 
	#CAN_F6R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7254 
	#CAN_F6R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7255 
	#CAN_F6R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7256 
	#CAN_F6R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7257 
	#CAN_F6R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7258 
	#CAN_F6R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7259 
	#CAN_F6R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7260 
	#CAN_F6R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7261 
	#CAN_F6R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7262 
	#CAN_F6R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7263 
	#CAN_F6R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7264 
	#CAN_F6R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7265 
	#CAN_F6R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7266 
	#CAN_F6R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7267 
	#CAN_F6R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7270 
	#CAN_F7R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7271 
	#CAN_F7R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7272 
	#CAN_F7R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7273 
	#CAN_F7R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7274 
	#CAN_F7R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7275 
	#CAN_F7R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7276 
	#CAN_F7R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7277 
	#CAN_F7R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7278 
	#CAN_F7R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7279 
	#CAN_F7R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7280 
	#CAN_F7R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7281 
	#CAN_F7R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7282 
	#CAN_F7R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7283 
	#CAN_F7R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7284 
	#CAN_F7R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7285 
	#CAN_F7R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7286 
	#CAN_F7R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7287 
	#CAN_F7R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7288 
	#CAN_F7R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7289 
	#CAN_F7R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7290 
	#CAN_F7R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7291 
	#CAN_F7R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7292 
	#CAN_F7R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7293 
	#CAN_F7R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7294 
	#CAN_F7R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7295 
	#CAN_F7R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7296 
	#CAN_F7R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7297 
	#CAN_F7R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7298 
	#CAN_F7R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7299 
	#CAN_F7R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7300 
	#CAN_F7R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7301 
	#CAN_F7R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7304 
	#CAN_F8R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7305 
	#CAN_F8R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7306 
	#CAN_F8R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7307 
	#CAN_F8R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7308 
	#CAN_F8R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7309 
	#CAN_F8R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7310 
	#CAN_F8R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7311 
	#CAN_F8R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7312 
	#CAN_F8R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7313 
	#CAN_F8R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7314 
	#CAN_F8R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7315 
	#CAN_F8R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7316 
	#CAN_F8R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7317 
	#CAN_F8R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7318 
	#CAN_F8R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7319 
	#CAN_F8R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7320 
	#CAN_F8R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7321 
	#CAN_F8R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7322 
	#CAN_F8R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7323 
	#CAN_F8R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7324 
	#CAN_F8R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7325 
	#CAN_F8R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7326 
	#CAN_F8R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7327 
	#CAN_F8R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7328 
	#CAN_F8R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7329 
	#CAN_F8R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7330 
	#CAN_F8R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7331 
	#CAN_F8R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7332 
	#CAN_F8R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7333 
	#CAN_F8R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7334 
	#CAN_F8R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7335 
	#CAN_F8R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7338 
	#CAN_F9R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7339 
	#CAN_F9R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7340 
	#CAN_F9R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7341 
	#CAN_F9R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7342 
	#CAN_F9R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7343 
	#CAN_F9R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7344 
	#CAN_F9R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7345 
	#CAN_F9R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7346 
	#CAN_F9R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7347 
	#CAN_F9R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7348 
	#CAN_F9R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7349 
	#CAN_F9R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7350 
	#CAN_F9R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7351 
	#CAN_F9R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7352 
	#CAN_F9R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7353 
	#CAN_F9R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7354 
	#CAN_F9R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7355 
	#CAN_F9R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7356 
	#CAN_F9R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7357 
	#CAN_F9R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7358 
	#CAN_F9R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7359 
	#CAN_F9R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7360 
	#CAN_F9R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7361 
	#CAN_F9R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7362 
	#CAN_F9R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7363 
	#CAN_F9R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7364 
	#CAN_F9R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7365 
	#CAN_F9R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7366 
	#CAN_F9R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7367 
	#CAN_F9R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7368 
	#CAN_F9R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7369 
	#CAN_F9R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7372 
	#CAN_F10R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7373 
	#CAN_F10R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7374 
	#CAN_F10R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7375 
	#CAN_F10R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7376 
	#CAN_F10R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7377 
	#CAN_F10R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7378 
	#CAN_F10R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7379 
	#CAN_F10R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7380 
	#CAN_F10R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7381 
	#CAN_F10R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7382 
	#CAN_F10R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7383 
	#CAN_F10R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7384 
	#CAN_F10R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7385 
	#CAN_F10R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7386 
	#CAN_F10R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7387 
	#CAN_F10R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7388 
	#CAN_F10R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7389 
	#CAN_F10R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7390 
	#CAN_F10R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7391 
	#CAN_F10R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7392 
	#CAN_F10R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7393 
	#CAN_F10R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7394 
	#CAN_F10R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7395 
	#CAN_F10R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7396 
	#CAN_F10R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7397 
	#CAN_F10R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7398 
	#CAN_F10R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7399 
	#CAN_F10R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7400 
	#CAN_F10R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7401 
	#CAN_F10R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7402 
	#CAN_F10R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7403 
	#CAN_F10R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7406 
	#CAN_F11R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7407 
	#CAN_F11R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7408 
	#CAN_F11R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7409 
	#CAN_F11R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7410 
	#CAN_F11R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7411 
	#CAN_F11R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7412 
	#CAN_F11R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7413 
	#CAN_F11R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7414 
	#CAN_F11R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7415 
	#CAN_F11R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7416 
	#CAN_F11R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7417 
	#CAN_F11R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7418 
	#CAN_F11R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7419 
	#CAN_F11R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7420 
	#CAN_F11R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7421 
	#CAN_F11R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7422 
	#CAN_F11R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7423 
	#CAN_F11R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7424 
	#CAN_F11R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7425 
	#CAN_F11R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7426 
	#CAN_F11R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7427 
	#CAN_F11R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7428 
	#CAN_F11R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7429 
	#CAN_F11R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7430 
	#CAN_F11R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7431 
	#CAN_F11R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7432 
	#CAN_F11R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7433 
	#CAN_F11R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7434 
	#CAN_F11R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7435 
	#CAN_F11R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7436 
	#CAN_F11R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7437 
	#CAN_F11R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7440 
	#CAN_F12R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7441 
	#CAN_F12R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7442 
	#CAN_F12R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7443 
	#CAN_F12R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7444 
	#CAN_F12R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7445 
	#CAN_F12R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7446 
	#CAN_F12R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7447 
	#CAN_F12R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7448 
	#CAN_F12R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7449 
	#CAN_F12R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7450 
	#CAN_F12R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7451 
	#CAN_F12R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7452 
	#CAN_F12R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7453 
	#CAN_F12R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7454 
	#CAN_F12R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7455 
	#CAN_F12R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7456 
	#CAN_F12R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7457 
	#CAN_F12R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7458 
	#CAN_F12R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7459 
	#CAN_F12R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7460 
	#CAN_F12R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7461 
	#CAN_F12R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7462 
	#CAN_F12R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7463 
	#CAN_F12R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7464 
	#CAN_F12R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7465 
	#CAN_F12R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7466 
	#CAN_F12R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7467 
	#CAN_F12R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7468 
	#CAN_F12R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7469 
	#CAN_F12R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7470 
	#CAN_F12R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7471 
	#CAN_F12R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7474 
	#CAN_F13R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7475 
	#CAN_F13R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7476 
	#CAN_F13R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7477 
	#CAN_F13R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7478 
	#CAN_F13R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7479 
	#CAN_F13R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7480 
	#CAN_F13R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7481 
	#CAN_F13R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7482 
	#CAN_F13R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7483 
	#CAN_F13R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7484 
	#CAN_F13R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7485 
	#CAN_F13R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7486 
	#CAN_F13R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7487 
	#CAN_F13R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7488 
	#CAN_F13R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7489 
	#CAN_F13R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7490 
	#CAN_F13R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7491 
	#CAN_F13R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7492 
	#CAN_F13R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7493 
	#CAN_F13R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7494 
	#CAN_F13R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7495 
	#CAN_F13R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7496 
	#CAN_F13R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7497 
	#CAN_F13R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7498 
	#CAN_F13R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7499 
	#CAN_F13R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7500 
	#CAN_F13R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7501 
	#CAN_F13R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7502 
	#CAN_F13R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7503 
	#CAN_F13R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7504 
	#CAN_F13R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7505 
	#CAN_F13R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7514 
	#SPI_CR1_CPHA
 ((
ušt16_t
)0x0001è

	)

7515 
	#SPI_CR1_CPOL
 ((
ušt16_t
)0x0002è

	)

7516 
	#SPI_CR1_MSTR
 ((
ušt16_t
)0x0004è

	)

7518 
	#SPI_CR1_BR
 ((
ušt16_t
)0x0038è

	)

7519 
	#SPI_CR1_BR_0
 ((
ušt16_t
)0x0008è

	)

7520 
	#SPI_CR1_BR_1
 ((
ušt16_t
)0x0010è

	)

7521 
	#SPI_CR1_BR_2
 ((
ušt16_t
)0x0020è

	)

7523 
	#SPI_CR1_SPE
 ((
ušt16_t
)0x0040è

	)

7524 
	#SPI_CR1_LSBFIRST
 ((
ušt16_t
)0x0080è

	)

7525 
	#SPI_CR1_SSI
 ((
ušt16_t
)0x0100è

	)

7526 
	#SPI_CR1_SSM
 ((
ušt16_t
)0x0200è

	)

7527 
	#SPI_CR1_RXONLY
 ((
ušt16_t
)0x0400è

	)

7528 
	#SPI_CR1_DFF
 ((
ušt16_t
)0x0800è

	)

7529 
	#SPI_CR1_CRCNEXT
 ((
ušt16_t
)0x1000è

	)

7530 
	#SPI_CR1_CRCEN
 ((
ušt16_t
)0x2000è

	)

7531 
	#SPI_CR1_BIDIOE
 ((
ušt16_t
)0x4000è

	)

7532 
	#SPI_CR1_BIDIMODE
 ((
ušt16_t
)0x8000è

	)

7535 
	#SPI_CR2_RXDMAEN
 ((
ušt8_t
)0x01è

	)

7536 
	#SPI_CR2_TXDMAEN
 ((
ušt8_t
)0x02è

	)

7537 
	#SPI_CR2_SSOE
 ((
ušt8_t
)0x04è

	)

7538 
	#SPI_CR2_ERRIE
 ((
ušt8_t
)0x20è

	)

7539 
	#SPI_CR2_RXNEIE
 ((
ušt8_t
)0x40è

	)

7540 
	#SPI_CR2_TXEIE
 ((
ušt8_t
)0x80è

	)

7543 
	#SPI_SR_RXNE
 ((
ušt8_t
)0x01è

	)

7544 
	#SPI_SR_TXE
 ((
ušt8_t
)0x02è

	)

7545 
	#SPI_SR_CHSIDE
 ((
ušt8_t
)0x04è

	)

7546 
	#SPI_SR_UDR
 ((
ušt8_t
)0x08è

	)

7547 
	#SPI_SR_CRCERR
 ((
ušt8_t
)0x10è

	)

7548 
	#SPI_SR_MODF
 ((
ušt8_t
)0x20è

	)

7549 
	#SPI_SR_OVR
 ((
ušt8_t
)0x40è

	)

7550 
	#SPI_SR_BSY
 ((
ušt8_t
)0x80è

	)

7553 
	#SPI_DR_DR
 ((
ušt16_t
)0xFFFFè

	)

7556 
	#SPI_CRCPR_CRCPOLY
 ((
ušt16_t
)0xFFFFè

	)

7559 
	#SPI_RXCRCR_RXCRC
 ((
ušt16_t
)0xFFFFè

	)

7562 
	#SPI_TXCRCR_TXCRC
 ((
ušt16_t
)0xFFFFè

	)

7565 
	#SPI_I2SCFGR_CHLEN
 ((
ušt16_t
)0x0001è

	)

7567 
	#SPI_I2SCFGR_DATLEN
 ((
ušt16_t
)0x0006è

	)

7568 
	#SPI_I2SCFGR_DATLEN_0
 ((
ušt16_t
)0x0002è

	)

7569 
	#SPI_I2SCFGR_DATLEN_1
 ((
ušt16_t
)0x0004è

	)

7571 
	#SPI_I2SCFGR_CKPOL
 ((
ušt16_t
)0x0008è

	)

7573 
	#SPI_I2SCFGR_I2SSTD
 ((
ušt16_t
)0x0030è

	)

7574 
	#SPI_I2SCFGR_I2SSTD_0
 ((
ušt16_t
)0x0010è

	)

7575 
	#SPI_I2SCFGR_I2SSTD_1
 ((
ušt16_t
)0x0020è

	)

7577 
	#SPI_I2SCFGR_PCMSYNC
 ((
ušt16_t
)0x0080è

	)

7579 
	#SPI_I2SCFGR_I2SCFG
 ((
ušt16_t
)0x0300è

	)

7580 
	#SPI_I2SCFGR_I2SCFG_0
 ((
ušt16_t
)0x0100è

	)

7581 
	#SPI_I2SCFGR_I2SCFG_1
 ((
ušt16_t
)0x0200è

	)

7583 
	#SPI_I2SCFGR_I2SE
 ((
ušt16_t
)0x0400è

	)

7584 
	#SPI_I2SCFGR_I2SMOD
 ((
ušt16_t
)0x0800è

	)

7587 
	#SPI_I2SPR_I2SDIV
 ((
ušt16_t
)0x00FFè

	)

7588 
	#SPI_I2SPR_ODD
 ((
ušt16_t
)0x0100è

	)

7589 
	#SPI_I2SPR_MCKOE
 ((
ušt16_t
)0x0200è

	)

7598 
	#I2C_CR1_PE
 ((
ušt16_t
)0x0001è

	)

7599 
	#I2C_CR1_SMBUS
 ((
ušt16_t
)0x0002è

	)

7600 
	#I2C_CR1_SMBTYPE
 ((
ušt16_t
)0x0008è

	)

7601 
	#I2C_CR1_ENARP
 ((
ušt16_t
)0x0010è

	)

7602 
	#I2C_CR1_ENPEC
 ((
ušt16_t
)0x0020è

	)

7603 
	#I2C_CR1_ENGC
 ((
ušt16_t
)0x0040è

	)

7604 
	#I2C_CR1_NOSTRETCH
 ((
ušt16_t
)0x0080è

	)

7605 
	#I2C_CR1_START
 ((
ušt16_t
)0x0100è

	)

7606 
	#I2C_CR1_STOP
 ((
ušt16_t
)0x0200è

	)

7607 
	#I2C_CR1_ACK
 ((
ušt16_t
)0x0400è

	)

7608 
	#I2C_CR1_POS
 ((
ušt16_t
)0x0800è

	)

7609 
	#I2C_CR1_PEC
 ((
ušt16_t
)0x1000è

	)

7610 
	#I2C_CR1_ALERT
 ((
ušt16_t
)0x2000è

	)

7611 
	#I2C_CR1_SWRST
 ((
ušt16_t
)0x8000è

	)

7614 
	#I2C_CR2_FREQ
 ((
ušt16_t
)0x003Fè

	)

7615 
	#I2C_CR2_FREQ_0
 ((
ušt16_t
)0x0001è

	)

7616 
	#I2C_CR2_FREQ_1
 ((
ušt16_t
)0x0002è

	)

7617 
	#I2C_CR2_FREQ_2
 ((
ušt16_t
)0x0004è

	)

7618 
	#I2C_CR2_FREQ_3
 ((
ušt16_t
)0x0008è

	)

7619 
	#I2C_CR2_FREQ_4
 ((
ušt16_t
)0x0010è

	)

7620 
	#I2C_CR2_FREQ_5
 ((
ušt16_t
)0x0020è

	)

7622 
	#I2C_CR2_ITERREN
 ((
ušt16_t
)0x0100è

	)

7623 
	#I2C_CR2_ITEVTEN
 ((
ušt16_t
)0x0200è

	)

7624 
	#I2C_CR2_ITBUFEN
 ((
ušt16_t
)0x0400è

	)

7625 
	#I2C_CR2_DMAEN
 ((
ušt16_t
)0x0800è

	)

7626 
	#I2C_CR2_LAST
 ((
ušt16_t
)0x1000è

	)

7629 
	#I2C_OAR1_ADD1_7
 ((
ušt16_t
)0x00FEè

	)

7630 
	#I2C_OAR1_ADD8_9
 ((
ušt16_t
)0x0300è

	)

7632 
	#I2C_OAR1_ADD0
 ((
ušt16_t
)0x0001è

	)

7633 
	#I2C_OAR1_ADD1
 ((
ušt16_t
)0x0002è

	)

7634 
	#I2C_OAR1_ADD2
 ((
ušt16_t
)0x0004è

	)

7635 
	#I2C_OAR1_ADD3
 ((
ušt16_t
)0x0008è

	)

7636 
	#I2C_OAR1_ADD4
 ((
ušt16_t
)0x0010è

	)

7637 
	#I2C_OAR1_ADD5
 ((
ušt16_t
)0x0020è

	)

7638 
	#I2C_OAR1_ADD6
 ((
ušt16_t
)0x0040è

	)

7639 
	#I2C_OAR1_ADD7
 ((
ušt16_t
)0x0080è

	)

7640 
	#I2C_OAR1_ADD8
 ((
ušt16_t
)0x0100è

	)

7641 
	#I2C_OAR1_ADD9
 ((
ušt16_t
)0x0200è

	)

7643 
	#I2C_OAR1_ADDMODE
 ((
ušt16_t
)0x8000è

	)

7646 
	#I2C_OAR2_ENDUAL
 ((
ušt8_t
)0x01è

	)

7647 
	#I2C_OAR2_ADD2
 ((
ušt8_t
)0xFEè

	)

7650 
	#I2C_DR_DR
 ((
ušt8_t
)0xFFè

	)

7653 
	#I2C_SR1_SB
 ((
ušt16_t
)0x0001è

	)

7654 
	#I2C_SR1_ADDR
 ((
ušt16_t
)0x0002è

	)

7655 
	#I2C_SR1_BTF
 ((
ušt16_t
)0x0004è

	)

7656 
	#I2C_SR1_ADD10
 ((
ušt16_t
)0x0008è

	)

7657 
	#I2C_SR1_STOPF
 ((
ušt16_t
)0x0010è

	)

7658 
	#I2C_SR1_RXNE
 ((
ušt16_t
)0x0040è

	)

7659 
	#I2C_SR1_TXE
 ((
ušt16_t
)0x0080è

	)

7660 
	#I2C_SR1_BERR
 ((
ušt16_t
)0x0100è

	)

7661 
	#I2C_SR1_ARLO
 ((
ušt16_t
)0x0200è

	)

7662 
	#I2C_SR1_AF
 ((
ušt16_t
)0x0400è

	)

7663 
	#I2C_SR1_OVR
 ((
ušt16_t
)0x0800è

	)

7664 
	#I2C_SR1_PECERR
 ((
ušt16_t
)0x1000è

	)

7665 
	#I2C_SR1_TIMEOUT
 ((
ušt16_t
)0x4000è

	)

7666 
	#I2C_SR1_SMBALERT
 ((
ušt16_t
)0x8000è

	)

7669 
	#I2C_SR2_MSL
 ((
ušt16_t
)0x0001è

	)

7670 
	#I2C_SR2_BUSY
 ((
ušt16_t
)0x0002è

	)

7671 
	#I2C_SR2_TRA
 ((
ušt16_t
)0x0004è

	)

7672 
	#I2C_SR2_GENCALL
 ((
ušt16_t
)0x0010è

	)

7673 
	#I2C_SR2_SMBDEFAULT
 ((
ušt16_t
)0x0020è

	)

7674 
	#I2C_SR2_SMBHOST
 ((
ušt16_t
)0x0040è

	)

7675 
	#I2C_SR2_DUALF
 ((
ušt16_t
)0x0080è

	)

7676 
	#I2C_SR2_PEC
 ((
ušt16_t
)0xFF00è

	)

7679 
	#I2C_CCR_CCR
 ((
ušt16_t
)0x0FFFè

	)

7680 
	#I2C_CCR_DUTY
 ((
ušt16_t
)0x4000è

	)

7681 
	#I2C_CCR_FS
 ((
ušt16_t
)0x8000è

	)

7684 
	#I2C_TRISE_TRISE
 ((
ušt8_t
)0x3Fè

	)

7693 
	#USART_SR_PE
 ((
ušt16_t
)0x0001è

	)

7694 
	#USART_SR_FE
 ((
ušt16_t
)0x0002è

	)

7695 
	#USART_SR_NE
 ((
ušt16_t
)0x0004è

	)

7696 
	#USART_SR_ORE
 ((
ušt16_t
)0x0008è

	)

7697 
	#USART_SR_IDLE
 ((
ušt16_t
)0x0010è

	)

7698 
	#USART_SR_RXNE
 ((
ušt16_t
)0x0020è

	)

7699 
	#USART_SR_TC
 ((
ušt16_t
)0x0040è

	)

7700 
	#USART_SR_TXE
 ((
ušt16_t
)0x0080è

	)

7701 
	#USART_SR_LBD
 ((
ušt16_t
)0x0100è

	)

7702 
	#USART_SR_CTS
 ((
ušt16_t
)0x0200è

	)

7705 
	#USART_DR_DR
 ((
ušt16_t
)0x01FFè

	)

7708 
	#USART_BRR_DIV_F¿ùiÚ
 ((
ušt16_t
)0x000Fè

	)

7709 
	#USART_BRR_DIV_Mªtis§
 ((
ušt16_t
)0xFFF0è

	)

7712 
	#USART_CR1_SBK
 ((
ušt16_t
)0x0001è

	)

7713 
	#USART_CR1_RWU
 ((
ušt16_t
)0x0002è

	)

7714 
	#USART_CR1_RE
 ((
ušt16_t
)0x0004è

	)

7715 
	#USART_CR1_TE
 ((
ušt16_t
)0x0008è

	)

7716 
	#USART_CR1_IDLEIE
 ((
ušt16_t
)0x0010è

	)

7717 
	#USART_CR1_RXNEIE
 ((
ušt16_t
)0x0020è

	)

7718 
	#USART_CR1_TCIE
 ((
ušt16_t
)0x0040è

	)

7719 
	#USART_CR1_TXEIE
 ((
ušt16_t
)0x0080è

	)

7720 
	#USART_CR1_PEIE
 ((
ušt16_t
)0x0100è

	)

7721 
	#USART_CR1_PS
 ((
ušt16_t
)0x0200è

	)

7722 
	#USART_CR1_PCE
 ((
ušt16_t
)0x0400è

	)

7723 
	#USART_CR1_WAKE
 ((
ušt16_t
)0x0800è

	)

7724 
	#USART_CR1_M
 ((
ušt16_t
)0x1000è

	)

7725 
	#USART_CR1_UE
 ((
ušt16_t
)0x2000è

	)

7726 
	#USART_CR1_OVER8
 ((
ušt16_t
)0x8000è

	)

7729 
	#USART_CR2_ADD
 ((
ušt16_t
)0x000Fè

	)

7730 
	#USART_CR2_LBDL
 ((
ušt16_t
)0x0020è

	)

7731 
	#USART_CR2_LBDIE
 ((
ušt16_t
)0x0040è

	)

7732 
	#USART_CR2_LBCL
 ((
ušt16_t
)0x0100è

	)

7733 
	#USART_CR2_CPHA
 ((
ušt16_t
)0x0200è

	)

7734 
	#USART_CR2_CPOL
 ((
ušt16_t
)0x0400è

	)

7735 
	#USART_CR2_CLKEN
 ((
ušt16_t
)0x0800è

	)

7737 
	#USART_CR2_STOP
 ((
ušt16_t
)0x3000è

	)

7738 
	#USART_CR2_STOP_0
 ((
ušt16_t
)0x1000è

	)

7739 
	#USART_CR2_STOP_1
 ((
ušt16_t
)0x2000è

	)

7741 
	#USART_CR2_LINEN
 ((
ušt16_t
)0x4000è

	)

7744 
	#USART_CR3_EIE
 ((
ušt16_t
)0x0001è

	)

7745 
	#USART_CR3_IREN
 ((
ušt16_t
)0x0002è

	)

7746 
	#USART_CR3_IRLP
 ((
ušt16_t
)0x0004è

	)

7747 
	#USART_CR3_HDSEL
 ((
ušt16_t
)0x0008è

	)

7748 
	#USART_CR3_NACK
 ((
ušt16_t
)0x0010è

	)

7749 
	#USART_CR3_SCEN
 ((
ušt16_t
)0x0020è

	)

7750 
	#USART_CR3_DMAR
 ((
ušt16_t
)0x0040è

	)

7751 
	#USART_CR3_DMAT
 ((
ušt16_t
)0x0080è

	)

7752 
	#USART_CR3_RTSE
 ((
ušt16_t
)0x0100è

	)

7753 
	#USART_CR3_CTSE
 ((
ušt16_t
)0x0200è

	)

7754 
	#USART_CR3_CTSIE
 ((
ušt16_t
)0x0400è

	)

7755 
	#USART_CR3_ONEBIT
 ((
ušt16_t
)0x0800è

	)

7758 
	#USART_GTPR_PSC
 ((
ušt16_t
)0x00FFè

	)

7759 
	#USART_GTPR_PSC_0
 ((
ušt16_t
)0x0001è

	)

7760 
	#USART_GTPR_PSC_1
 ((
ušt16_t
)0x0002è

	)

7761 
	#USART_GTPR_PSC_2
 ((
ušt16_t
)0x0004è

	)

7762 
	#USART_GTPR_PSC_3
 ((
ušt16_t
)0x0008è

	)

7763 
	#USART_GTPR_PSC_4
 ((
ušt16_t
)0x0010è

	)

7764 
	#USART_GTPR_PSC_5
 ((
ušt16_t
)0x0020è

	)

7765 
	#USART_GTPR_PSC_6
 ((
ušt16_t
)0x0040è

	)

7766 
	#USART_GTPR_PSC_7
 ((
ušt16_t
)0x0080è

	)

7768 
	#USART_GTPR_GT
 ((
ušt16_t
)0xFF00è

	)

7777 
	#DBGMCU_IDCODE_DEV_ID
 ((
ušt32_t
)0x00000FFFè

	)

7779 
	#DBGMCU_IDCODE_REV_ID
 ((
ušt32_t
)0xFFFF0000è

	)

7780 
	#DBGMCU_IDCODE_REV_ID_0
 ((
ušt32_t
)0x00010000è

	)

7781 
	#DBGMCU_IDCODE_REV_ID_1
 ((
ušt32_t
)0x00020000è

	)

7782 
	#DBGMCU_IDCODE_REV_ID_2
 ((
ušt32_t
)0x00040000è

	)

7783 
	#DBGMCU_IDCODE_REV_ID_3
 ((
ušt32_t
)0x00080000è

	)

7784 
	#DBGMCU_IDCODE_REV_ID_4
 ((
ušt32_t
)0x00100000è

	)

7785 
	#DBGMCU_IDCODE_REV_ID_5
 ((
ušt32_t
)0x00200000è

	)

7786 
	#DBGMCU_IDCODE_REV_ID_6
 ((
ušt32_t
)0x00400000è

	)

7787 
	#DBGMCU_IDCODE_REV_ID_7
 ((
ušt32_t
)0x00800000è

	)

7788 
	#DBGMCU_IDCODE_REV_ID_8
 ((
ušt32_t
)0x01000000è

	)

7789 
	#DBGMCU_IDCODE_REV_ID_9
 ((
ušt32_t
)0x02000000è

	)

7790 
	#DBGMCU_IDCODE_REV_ID_10
 ((
ušt32_t
)0x04000000è

	)

7791 
	#DBGMCU_IDCODE_REV_ID_11
 ((
ušt32_t
)0x08000000è

	)

7792 
	#DBGMCU_IDCODE_REV_ID_12
 ((
ušt32_t
)0x10000000è

	)

7793 
	#DBGMCU_IDCODE_REV_ID_13
 ((
ušt32_t
)0x20000000è

	)

7794 
	#DBGMCU_IDCODE_REV_ID_14
 ((
ušt32_t
)0x40000000è

	)

7795 
	#DBGMCU_IDCODE_REV_ID_15
 ((
ušt32_t
)0x80000000è

	)

7798 
	#DBGMCU_CR_DBG_SLEEP
 ((
ušt32_t
)0x00000001è

	)

7799 
	#DBGMCU_CR_DBG_STOP
 ((
ušt32_t
)0x00000002è

	)

7800 
	#DBGMCU_CR_DBG_STANDBY
 ((
ušt32_t
)0x00000004è

	)

7801 
	#DBGMCU_CR_TRACE_IOEN
 ((
ušt32_t
)0x00000020è

	)

7803 
	#DBGMCU_CR_TRACE_MODE
 ((
ušt32_t
)0x000000C0è

	)

7804 
	#DBGMCU_CR_TRACE_MODE_0
 ((
ušt32_t
)0x00000040è

	)

7805 
	#DBGMCU_CR_TRACE_MODE_1
 ((
ušt32_t
)0x00000080è

	)

7807 
	#DBGMCU_CR_DBG_IWDG_STOP
 ((
ušt32_t
)0x00000100è

	)

7808 
	#DBGMCU_CR_DBG_WWDG_STOP
 ((
ušt32_t
)0x00000200è

	)

7809 
	#DBGMCU_CR_DBG_TIM1_STOP
 ((
ušt32_t
)0x00000400è

	)

7810 
	#DBGMCU_CR_DBG_TIM2_STOP
 ((
ušt32_t
)0x00000800è

	)

7811 
	#DBGMCU_CR_DBG_TIM3_STOP
 ((
ušt32_t
)0x00001000è

	)

7812 
	#DBGMCU_CR_DBG_TIM4_STOP
 ((
ušt32_t
)0x00002000è

	)

7813 
	#DBGMCU_CR_DBG_CAN1_STOP
 ((
ušt32_t
)0x00004000è

	)

7814 
	#DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT
 ((
ušt32_t
)0x00008000è

	)

7815 
	#DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT
 ((
ušt32_t
)0x00010000è

	)

7816 
	#DBGMCU_CR_DBG_TIM8_STOP
 ((
ušt32_t
)0x00020000è

	)

7817 
	#DBGMCU_CR_DBG_TIM5_STOP
 ((
ušt32_t
)0x00040000è

	)

7818 
	#DBGMCU_CR_DBG_TIM6_STOP
 ((
ušt32_t
)0x00080000è

	)

7819 
	#DBGMCU_CR_DBG_TIM7_STOP
 ((
ušt32_t
)0x00100000è

	)

7820 
	#DBGMCU_CR_DBG_CAN2_STOP
 ((
ušt32_t
)0x00200000è

	)

7821 
	#DBGMCU_CR_DBG_TIM15_STOP
 ((
ušt32_t
)0x00400000è

	)

7822 
	#DBGMCU_CR_DBG_TIM16_STOP
 ((
ušt32_t
)0x00800000è

	)

7823 
	#DBGMCU_CR_DBG_TIM17_STOP
 ((
ušt32_t
)0x01000000è

	)

7824 
	#DBGMCU_CR_DBG_TIM12_STOP
 ((
ušt32_t
)0x02000000è

	)

7825 
	#DBGMCU_CR_DBG_TIM13_STOP
 ((
ušt32_t
)0x04000000è

	)

7826 
	#DBGMCU_CR_DBG_TIM14_STOP
 ((
ušt32_t
)0x08000000è

	)

7827 
	#DBGMCU_CR_DBG_TIM9_STOP
 ((
ušt32_t
)0x10000000è

	)

7828 
	#DBGMCU_CR_DBG_TIM10_STOP
 ((
ušt32_t
)0x20000000è

	)

7829 
	#DBGMCU_CR_DBG_TIM11_STOP
 ((
ušt32_t
)0x40000000è

	)

7838 
	#FLASH_ACR_LATENCY
 ((
ušt8_t
)0x07è

	)

7839 
	#FLASH_ACR_LATENCY_0
 ((
ušt8_t
)0x00è

	)

7840 
	#FLASH_ACR_LATENCY_1
 ((
ušt8_t
)0x01è

	)

7841 
	#FLASH_ACR_LATENCY_2
 ((
ušt8_t
)0x02è

	)

7843 
	#FLASH_ACR_HLFCYA
 ((
ušt8_t
)0x08è

	)

7844 
	#FLASH_ACR_PRFTBE
 ((
ušt8_t
)0x10è

	)

7845 
	#FLASH_ACR_PRFTBS
 ((
ušt8_t
)0x20è

	)

7848 
	#FLASH_KEYR_FKEYR
 ((
ušt32_t
)0xFFFFFFFFè

	)

7851 
	#RDP_Key
 ((
ušt16_t
)0x00A5)

	)

7852 
	#FLASH_KEY1
 ((
ušt32_t
)0x45670123)

	)

7853 
	#FLASH_KEY2
 ((
ušt32_t
)0xCDEF89AB)

	)

7856 
	#FLASH_OPTKEYR_OPTKEYR
 ((
ušt32_t
)0xFFFFFFFFè

	)

7859 
	#FLASH_SR_BSY
 ((
ušt8_t
)0x01è

	)

7860 
	#FLASH_SR_PGERR
 ((
ušt8_t
)0x04è

	)

7861 
	#FLASH_SR_WRPRTERR
 ((
ušt8_t
)0x10è

	)

7862 
	#FLASH_SR_EOP
 ((
ušt8_t
)0x20è

	)

7865 
	#FLASH_CR_PG
 ((
ušt16_t
)0x0001è

	)

7866 
	#FLASH_CR_PER
 ((
ušt16_t
)0x0002è

	)

7867 
	#FLASH_CR_MER
 ((
ušt16_t
)0x0004è

	)

7868 
	#FLASH_CR_OPTPG
 ((
ušt16_t
)0x0010è

	)

7869 
	#FLASH_CR_OPTER
 ((
ušt16_t
)0x0020è

	)

7870 
	#FLASH_CR_STRT
 ((
ušt16_t
)0x0040è

	)

7871 
	#FLASH_CR_LOCK
 ((
ušt16_t
)0x0080è

	)

7872 
	#FLASH_CR_OPTWRE
 ((
ušt16_t
)0x0200è

	)

7873 
	#FLASH_CR_ERRIE
 ((
ušt16_t
)0x0400è

	)

7874 
	#FLASH_CR_EOPIE
 ((
ušt16_t
)0x1000è

	)

7877 
	#FLASH_AR_FAR
 ((
ušt32_t
)0xFFFFFFFFè

	)

7880 
	#FLASH_OBR_OPTERR
 ((
ušt16_t
)0x0001è

	)

7881 
	#FLASH_OBR_RDPRT
 ((
ušt16_t
)0x0002è

	)

7883 
	#FLASH_OBR_USER
 ((
ušt16_t
)0x03FCè

	)

7884 
	#FLASH_OBR_WDG_SW
 ((
ušt16_t
)0x0004è

	)

7885 
	#FLASH_OBR_nRST_STOP
 ((
ušt16_t
)0x0008è

	)

7886 
	#FLASH_OBR_nRST_STDBY
 ((
ušt16_t
)0x0010è

	)

7887 
	#FLASH_OBR_BFB2
 ((
ušt16_t
)0x0020è

	)

7890 
	#FLASH_WRPR_WRP
 ((
ušt32_t
)0xFFFFFFFFè

	)

7895 
	#FLASH_RDP_RDP
 ((
ušt32_t
)0x000000FFè

	)

7896 
	#FLASH_RDP_nRDP
 ((
ušt32_t
)0x0000FF00è

	)

7899 
	#FLASH_USER_USER
 ((
ušt32_t
)0x00FF0000è

	)

7900 
	#FLASH_USER_nUSER
 ((
ušt32_t
)0xFF000000è

	)

7903 
	#FLASH_D©a0_D©a0
 ((
ušt32_t
)0x000000FFè

	)

7904 
	#FLASH_D©a0_nD©a0
 ((
ušt32_t
)0x0000FF00è

	)

7907 
	#FLASH_D©a1_D©a1
 ((
ušt32_t
)0x00FF0000è

	)

7908 
	#FLASH_D©a1_nD©a1
 ((
ušt32_t
)0xFF000000è

	)

7911 
	#FLASH_WRP0_WRP0
 ((
ušt32_t
)0x000000FFè

	)

7912 
	#FLASH_WRP0_nWRP0
 ((
ušt32_t
)0x0000FF00è

	)

7915 
	#FLASH_WRP1_WRP1
 ((
ušt32_t
)0x00FF0000è

	)

7916 
	#FLASH_WRP1_nWRP1
 ((
ušt32_t
)0xFF000000è

	)

7919 
	#FLASH_WRP2_WRP2
 ((
ušt32_t
)0x000000FFè

	)

7920 
	#FLASH_WRP2_nWRP2
 ((
ušt32_t
)0x0000FF00è

	)

7923 
	#FLASH_WRP3_WRP3
 ((
ušt32_t
)0x00FF0000è

	)

7924 
	#FLASH_WRP3_nWRP3
 ((
ušt32_t
)0xFF000000è

	)

7926 #ifdeà
STM32F10X_CL


7931 
	#ETH_MACCR_WD
 ((
ušt32_t
)0x00800000è

	)

7932 
	#ETH_MACCR_JD
 ((
ušt32_t
)0x00400000è

	)

7933 
	#ETH_MACCR_IFG
 ((
ušt32_t
)0x000E0000è

	)

7934 
	#ETH_MACCR_IFG_96B™
 ((
ušt32_t
)0x00000000è

	)

7935 
	#ETH_MACCR_IFG_88B™
 ((
ušt32_t
)0x00020000è

	)

7936 
	#ETH_MACCR_IFG_80B™
 ((
ušt32_t
)0x00040000è

	)

7937 
	#ETH_MACCR_IFG_72B™
 ((
ušt32_t
)0x00060000è

	)

7938 
	#ETH_MACCR_IFG_64B™
 ((
ušt32_t
)0x00080000è

	)

7939 
	#ETH_MACCR_IFG_56B™
 ((
ušt32_t
)0x000A0000è

	)

7940 
	#ETH_MACCR_IFG_48B™
 ((
ušt32_t
)0x000C0000è

	)

7941 
	#ETH_MACCR_IFG_40B™
 ((
ušt32_t
)0x000E0000è

	)

7942 
	#ETH_MACCR_CSD
 ((
ušt32_t
)0x00010000è

	)

7943 
	#ETH_MACCR_FES
 ((
ušt32_t
)0x00004000è

	)

7944 
	#ETH_MACCR_ROD
 ((
ušt32_t
)0x00002000è

	)

7945 
	#ETH_MACCR_LM
 ((
ušt32_t
)0x00001000è

	)

7946 
	#ETH_MACCR_DM
 ((
ušt32_t
)0x00000800è

	)

7947 
	#ETH_MACCR_IPCO
 ((
ušt32_t
)0x00000400è

	)

7948 
	#ETH_MACCR_RD
 ((
ušt32_t
)0x00000200è

	)

7949 
	#ETH_MACCR_APCS
 ((
ušt32_t
)0x00000080è

	)

7950 
	#ETH_MACCR_BL
 ((
ušt32_t
)0x00000060è

	)

7952 
	#ETH_MACCR_BL_10
 ((
ušt32_t
)0x00000000è

	)

7953 
	#ETH_MACCR_BL_8
 ((
ušt32_t
)0x00000020è

	)

7954 
	#ETH_MACCR_BL_4
 ((
ušt32_t
)0x00000040è

	)

7955 
	#ETH_MACCR_BL_1
 ((
ušt32_t
)0x00000060è

	)

7956 
	#ETH_MACCR_DC
 ((
ušt32_t
)0x00000010è

	)

7957 
	#ETH_MACCR_TE
 ((
ušt32_t
)0x00000008è

	)

7958 
	#ETH_MACCR_RE
 ((
ušt32_t
)0x00000004è

	)

7961 
	#ETH_MACFFR_RA
 ((
ušt32_t
)0x80000000è

	)

7962 
	#ETH_MACFFR_HPF
 ((
ušt32_t
)0x00000400è

	)

7963 
	#ETH_MACFFR_SAF
 ((
ušt32_t
)0x00000200è

	)

7964 
	#ETH_MACFFR_SAIF
 ((
ušt32_t
)0x00000100è

	)

7965 
	#ETH_MACFFR_PCF
 ((
ušt32_t
)0x000000C0è

	)

7966 
	#ETH_MACFFR_PCF_BlockAÎ
 ((
ušt32_t
)0x00000040è

	)

7967 
	#ETH_MACFFR_PCF_FÜw¬dAÎ
 ((
ušt32_t
)0x00000080è

	)

7968 
	#ETH_MACFFR_PCF_FÜw¬dPas£dAddrFž‹r
 ((
ušt32_t
)0x000000C0è

	)

7969 
	#ETH_MACFFR_BFD
 ((
ušt32_t
)0x00000020è

	)

7970 
	#ETH_MACFFR_PAM
 ((
ušt32_t
)0x00000010è

	)

7971 
	#ETH_MACFFR_DAIF
 ((
ušt32_t
)0x00000008è

	)

7972 
	#ETH_MACFFR_HM
 ((
ušt32_t
)0x00000004è

	)

7973 
	#ETH_MACFFR_HU
 ((
ušt32_t
)0x00000002è

	)

7974 
	#ETH_MACFFR_PM
 ((
ušt32_t
)0x00000001è

	)

7977 
	#ETH_MACHTHR_HTH
 ((
ušt32_t
)0xFFFFFFFFè

	)

7980 
	#ETH_MACHTLR_HTL
 ((
ušt32_t
)0xFFFFFFFFè

	)

7983 
	#ETH_MACMIIAR_PA
 ((
ušt32_t
)0x0000F800è

	)

7984 
	#ETH_MACMIIAR_MR
 ((
ušt32_t
)0x000007C0è

	)

7985 
	#ETH_MACMIIAR_CR
 ((
ušt32_t
)0x0000001Cè

	)

7986 
	#ETH_MACMIIAR_CR_Div42
 ((
ušt32_t
)0x00000000è

	)

7987 
	#ETH_MACMIIAR_CR_Div16
 ((
ušt32_t
)0x00000008è

	)

7988 
	#ETH_MACMIIAR_CR_Div26
 ((
ušt32_t
)0x0000000Cè

	)

7989 
	#ETH_MACMIIAR_MW
 ((
ušt32_t
)0x00000002è

	)

7990 
	#ETH_MACMIIAR_MB
 ((
ušt32_t
)0x00000001è

	)

7993 
	#ETH_MACMIIDR_MD
 ((
ušt32_t
)0x0000FFFFè

	)

7996 
	#ETH_MACFCR_PT
 ((
ušt32_t
)0xFFFF0000è

	)

7997 
	#ETH_MACFCR_ZQPD
 ((
ušt32_t
)0x00000080è

	)

7998 
	#ETH_MACFCR_PLT
 ((
ušt32_t
)0x00000030è

	)

7999 
	#ETH_MACFCR_PLT_Mšus4
 ((
ušt32_t
)0x00000000è

	)

8000 
	#ETH_MACFCR_PLT_Mšus28
 ((
ušt32_t
)0x00000010è

	)

8001 
	#ETH_MACFCR_PLT_Mšus144
 ((
ušt32_t
)0x00000020è

	)

8002 
	#ETH_MACFCR_PLT_Mšus256
 ((
ušt32_t
)0x00000030è

	)

8003 
	#ETH_MACFCR_UPFD
 ((
ušt32_t
)0x00000008è

	)

8004 
	#ETH_MACFCR_RFCE
 ((
ušt32_t
)0x00000004è

	)

8005 
	#ETH_MACFCR_TFCE
 ((
ušt32_t
)0x00000002è

	)

8006 
	#ETH_MACFCR_FCBBPA
 ((
ušt32_t
)0x00000001è

	)

8009 
	#ETH_MACVLANTR_VLANTC
 ((
ušt32_t
)0x00010000è

	)

8010 
	#ETH_MACVLANTR_VLANTI
 ((
ušt32_t
)0x0000FFFFè

	)

8013 
	#ETH_MACRWUFFR_D
 ((
ušt32_t
)0xFFFFFFFFè

	)

8027 
	#ETH_MACPMTCSR_WFFRPR
 ((
ušt32_t
)0x80000000è

	)

8028 
	#ETH_MACPMTCSR_GU
 ((
ušt32_t
)0x00000200è

	)

8029 
	#ETH_MACPMTCSR_WFR
 ((
ušt32_t
)0x00000040è

	)

8030 
	#ETH_MACPMTCSR_MPR
 ((
ušt32_t
)0x00000020è

	)

8031 
	#ETH_MACPMTCSR_WFE
 ((
ušt32_t
)0x00000004è

	)

8032 
	#ETH_MACPMTCSR_MPE
 ((
ušt32_t
)0x00000002è

	)

8033 
	#ETH_MACPMTCSR_PD
 ((
ušt32_t
)0x00000001è

	)

8036 
	#ETH_MACSR_TSTS
 ((
ušt32_t
)0x00000200è

	)

8037 
	#ETH_MACSR_MMCTS
 ((
ušt32_t
)0x00000040è

	)

8038 
	#ETH_MACSR_MMMCRS
 ((
ušt32_t
)0x00000020è

	)

8039 
	#ETH_MACSR_MMCS
 ((
ušt32_t
)0x00000010è

	)

8040 
	#ETH_MACSR_PMTS
 ((
ušt32_t
)0x00000008è

	)

8043 
	#ETH_MACIMR_TSTIM
 ((
ušt32_t
)0x00000200è

	)

8044 
	#ETH_MACIMR_PMTIM
 ((
ušt32_t
)0x00000008è

	)

8047 
	#ETH_MACA0HR_MACA0H
 ((
ušt32_t
)0x0000FFFFè

	)

8050 
	#ETH_MACA0LR_MACA0L
 ((
ušt32_t
)0xFFFFFFFFè

	)

8053 
	#ETH_MACA1HR_AE
 ((
ušt32_t
)0x80000000è

	)

8054 
	#ETH_MACA1HR_SA
 ((
ušt32_t
)0x40000000è

	)

8055 
	#ETH_MACA1HR_MBC
 ((
ušt32_t
)0x3F000000è

	)

8056 
	#ETH_MACA1HR_MBC_HB™s15_8
 ((
ušt32_t
)0x20000000è

	)

8057 
	#ETH_MACA1HR_MBC_HB™s7_0
 ((
ušt32_t
)0x10000000è

	)

8058 
	#ETH_MACA1HR_MBC_LB™s31_24
 ((
ušt32_t
)0x08000000è

	)

8059 
	#ETH_MACA1HR_MBC_LB™s23_16
 ((
ušt32_t
)0x04000000è

	)

8060 
	#ETH_MACA1HR_MBC_LB™s15_8
 ((
ušt32_t
)0x02000000è

	)

8061 
	#ETH_MACA1HR_MBC_LB™s7_0
 ((
ušt32_t
)0x01000000è

	)

8062 
	#ETH_MACA1HR_MACA1H
 ((
ušt32_t
)0x0000FFFFè

	)

8065 
	#ETH_MACA1LR_MACA1L
 ((
ušt32_t
)0xFFFFFFFFè

	)

8068 
	#ETH_MACA2HR_AE
 ((
ušt32_t
)0x80000000è

	)

8069 
	#ETH_MACA2HR_SA
 ((
ušt32_t
)0x40000000è

	)

8070 
	#ETH_MACA2HR_MBC
 ((
ušt32_t
)0x3F000000è

	)

8071 
	#ETH_MACA2HR_MBC_HB™s15_8
 ((
ušt32_t
)0x20000000è

	)

8072 
	#ETH_MACA2HR_MBC_HB™s7_0
 ((
ušt32_t
)0x10000000è

	)

8073 
	#ETH_MACA2HR_MBC_LB™s31_24
 ((
ušt32_t
)0x08000000è

	)

8074 
	#ETH_MACA2HR_MBC_LB™s23_16
 ((
ušt32_t
)0x04000000è

	)

8075 
	#ETH_MACA2HR_MBC_LB™s15_8
 ((
ušt32_t
)0x02000000è

	)

8076 
	#ETH_MACA2HR_MBC_LB™s7_0
 ((
ušt32_t
)0x01000000è

	)

8077 
	#ETH_MACA2HR_MACA2H
 ((
ušt32_t
)0x0000FFFFè

	)

8080 
	#ETH_MACA2LR_MACA2L
 ((
ušt32_t
)0xFFFFFFFFè

	)

8083 
	#ETH_MACA3HR_AE
 ((
ušt32_t
)0x80000000è

	)

8084 
	#ETH_MACA3HR_SA
 ((
ušt32_t
)0x40000000è

	)

8085 
	#ETH_MACA3HR_MBC
 ((
ušt32_t
)0x3F000000è

	)

8086 
	#ETH_MACA3HR_MBC_HB™s15_8
 ((
ušt32_t
)0x20000000è

	)

8087 
	#ETH_MACA3HR_MBC_HB™s7_0
 ((
ušt32_t
)0x10000000è

	)

8088 
	#ETH_MACA3HR_MBC_LB™s31_24
 ((
ušt32_t
)0x08000000è

	)

8089 
	#ETH_MACA3HR_MBC_LB™s23_16
 ((
ušt32_t
)0x04000000è

	)

8090 
	#ETH_MACA3HR_MBC_LB™s15_8
 ((
ušt32_t
)0x02000000è

	)

8091 
	#ETH_MACA3HR_MBC_LB™s7_0
 ((
ušt32_t
)0x01000000è

	)

8092 
	#ETH_MACA3HR_MACA3H
 ((
ušt32_t
)0x0000FFFFè

	)

8095 
	#ETH_MACA3LR_MACA3L
 ((
ušt32_t
)0xFFFFFFFFè

	)

8102 
	#ETH_MMCCR_MCF
 ((
ušt32_t
)0x00000008è

	)

8103 
	#ETH_MMCCR_ROR
 ((
ušt32_t
)0x00000004è

	)

8104 
	#ETH_MMCCR_CSR
 ((
ušt32_t
)0x00000002è

	)

8105 
	#ETH_MMCCR_CR
 ((
ušt32_t
)0x00000001è

	)

8108 
	#ETH_MMCRIR_RGUFS
 ((
ušt32_t
)0x00020000è

	)

8109 
	#ETH_MMCRIR_RFAES
 ((
ušt32_t
)0x00000040è

	)

8110 
	#ETH_MMCRIR_RFCES
 ((
ušt32_t
)0x00000020è

	)

8113 
	#ETH_MMCTIR_TGFS
 ((
ušt32_t
)0x00200000è

	)

8114 
	#ETH_MMCTIR_TGFMSCS
 ((
ušt32_t
)0x00008000è

	)

8115 
	#ETH_MMCTIR_TGFSCS
 ((
ušt32_t
)0x00004000è

	)

8118 
	#ETH_MMCRIMR_RGUFM
 ((
ušt32_t
)0x00020000è

	)

8119 
	#ETH_MMCRIMR_RFAEM
 ((
ušt32_t
)0x00000040è

	)

8120 
	#ETH_MMCRIMR_RFCEM
 ((
ušt32_t
)0x00000020è

	)

8123 
	#ETH_MMCTIMR_TGFM
 ((
ušt32_t
)0x00200000è

	)

8124 
	#ETH_MMCTIMR_TGFMSCM
 ((
ušt32_t
)0x00008000è

	)

8125 
	#ETH_MMCTIMR_TGFSCM
 ((
ušt32_t
)0x00004000è

	)

8128 
	#ETH_MMCTGFSCCR_TGFSCC
 ((
ušt32_t
)0xFFFFFFFFè

	)

8131 
	#ETH_MMCTGFMSCCR_TGFMSCC
 ((
ušt32_t
)0xFFFFFFFFè

	)

8134 
	#ETH_MMCTGFCR_TGFC
 ((
ušt32_t
)0xFFFFFFFFè

	)

8137 
	#ETH_MMCRFCECR_RFCEC
 ((
ušt32_t
)0xFFFFFFFFè

	)

8140 
	#ETH_MMCRFAECR_RFAEC
 ((
ušt32_t
)0xFFFFFFFFè

	)

8143 
	#ETH_MMCRGUFCR_RGUFC
 ((
ušt32_t
)0xFFFFFFFFè

	)

8150 
	#ETH_PTPTSCR_TSARU
 ((
ušt32_t
)0x00000020è

	)

8151 
	#ETH_PTPTSCR_TSITE
 ((
ušt32_t
)0x00000010è

	)

8152 
	#ETH_PTPTSCR_TSSTU
 ((
ušt32_t
)0x00000008è

	)

8153 
	#ETH_PTPTSCR_TSSTI
 ((
ušt32_t
)0x00000004è

	)

8154 
	#ETH_PTPTSCR_TSFCU
 ((
ušt32_t
)0x00000002è

	)

8155 
	#ETH_PTPTSCR_TSE
 ((
ušt32_t
)0x00000001è

	)

8158 
	#ETH_PTPSSIR_STSSI
 ((
ušt32_t
)0x000000FFè

	)

8161 
	#ETH_PTPTSHR_STS
 ((
ušt32_t
)0xFFFFFFFFè

	)

8164 
	#ETH_PTPTSLR_STPNS
 ((
ušt32_t
)0x80000000è

	)

8165 
	#ETH_PTPTSLR_STSS
 ((
ušt32_t
)0x7FFFFFFFè

	)

8168 
	#ETH_PTPTSHUR_TSUS
 ((
ušt32_t
)0xFFFFFFFFè

	)

8171 
	#ETH_PTPTSLUR_TSUPNS
 ((
ušt32_t
)0x80000000è

	)

8172 
	#ETH_PTPTSLUR_TSUSS
 ((
ušt32_t
)0x7FFFFFFFè

	)

8175 
	#ETH_PTPTSAR_TSA
 ((
ušt32_t
)0xFFFFFFFFè

	)

8178 
	#ETH_PTPTTHR_TTSH
 ((
ušt32_t
)0xFFFFFFFFè

	)

8181 
	#ETH_PTPTTLR_TTSL
 ((
ušt32_t
)0xFFFFFFFFè

	)

8188 
	#ETH_DMABMR_AAB
 ((
ušt32_t
)0x02000000è

	)

8189 
	#ETH_DMABMR_FPM
 ((
ušt32_t
)0x01000000è

	)

8190 
	#ETH_DMABMR_USP
 ((
ušt32_t
)0x00800000è

	)

8191 
	#ETH_DMABMR_RDP
 ((
ušt32_t
)0x007E0000è

	)

8192 
	#ETH_DMABMR_RDP_1B—t
 ((
ušt32_t
)0x00020000è

	)

8193 
	#ETH_DMABMR_RDP_2B—t
 ((
ušt32_t
)0x00040000è

	)

8194 
	#ETH_DMABMR_RDP_4B—t
 ((
ušt32_t
)0x00080000è

	)

8195 
	#ETH_DMABMR_RDP_8B—t
 ((
ušt32_t
)0x00100000è

	)

8196 
	#ETH_DMABMR_RDP_16B—t
 ((
ušt32_t
)0x00200000è

	)

8197 
	#ETH_DMABMR_RDP_32B—t
 ((
ušt32_t
)0x00400000è

	)

8198 
	#ETH_DMABMR_RDP_4xPBL_4B—t
 ((
ušt32_t
)0x01020000è

	)

8199 
	#ETH_DMABMR_RDP_4xPBL_8B—t
 ((
ušt32_t
)0x01040000è

	)

8200 
	#ETH_DMABMR_RDP_4xPBL_16B—t
 ((
ušt32_t
)0x01080000è

	)

8201 
	#ETH_DMABMR_RDP_4xPBL_32B—t
 ((
ušt32_t
)0x01100000è

	)

8202 
	#ETH_DMABMR_RDP_4xPBL_64B—t
 ((
ušt32_t
)0x01200000è

	)

8203 
	#ETH_DMABMR_RDP_4xPBL_128B—t
 ((
ušt32_t
)0x01400000è

	)

8204 
	#ETH_DMABMR_FB
 ((
ušt32_t
)0x00010000è

	)

8205 
	#ETH_DMABMR_RTPR
 ((
ušt32_t
)0x0000C000è

	)

8206 
	#ETH_DMABMR_RTPR_1_1
 ((
ušt32_t
)0x00000000è

	)

8207 
	#ETH_DMABMR_RTPR_2_1
 ((
ušt32_t
)0x00004000è

	)

8208 
	#ETH_DMABMR_RTPR_3_1
 ((
ušt32_t
)0x00008000è

	)

8209 
	#ETH_DMABMR_RTPR_4_1
 ((
ušt32_t
)0x0000C000è

	)

8210 
	#ETH_DMABMR_PBL
 ((
ušt32_t
)0x00003F00è

	)

8211 
	#ETH_DMABMR_PBL_1B—t
 ((
ušt32_t
)0x00000100è

	)

8212 
	#ETH_DMABMR_PBL_2B—t
 ((
ušt32_t
)0x00000200è

	)

8213 
	#ETH_DMABMR_PBL_4B—t
 ((
ušt32_t
)0x00000400è

	)

8214 
	#ETH_DMABMR_PBL_8B—t
 ((
ušt32_t
)0x00000800è

	)

8215 
	#ETH_DMABMR_PBL_16B—t
 ((
ušt32_t
)0x00001000è

	)

8216 
	#ETH_DMABMR_PBL_32B—t
 ((
ušt32_t
)0x00002000è

	)

8217 
	#ETH_DMABMR_PBL_4xPBL_4B—t
 ((
ušt32_t
)0x01000100è

	)

8218 
	#ETH_DMABMR_PBL_4xPBL_8B—t
 ((
ušt32_t
)0x01000200è

	)

8219 
	#ETH_DMABMR_PBL_4xPBL_16B—t
 ((
ušt32_t
)0x01000400è

	)

8220 
	#ETH_DMABMR_PBL_4xPBL_32B—t
 ((
ušt32_t
)0x01000800è

	)

8221 
	#ETH_DMABMR_PBL_4xPBL_64B—t
 ((
ušt32_t
)0x01001000è

	)

8222 
	#ETH_DMABMR_PBL_4xPBL_128B—t
 ((
ušt32_t
)0x01002000è

	)

8223 
	#ETH_DMABMR_DSL
 ((
ušt32_t
)0x0000007Cè

	)

8224 
	#ETH_DMABMR_DA
 ((
ušt32_t
)0x00000002è

	)

8225 
	#ETH_DMABMR_SR
 ((
ušt32_t
)0x00000001è

	)

8228 
	#ETH_DMATPDR_TPD
 ((
ušt32_t
)0xFFFFFFFFè

	)

8231 
	#ETH_DMARPDR_RPD
 ((
ušt32_t
)0xFFFFFFFFè

	)

8234 
	#ETH_DMARDLAR_SRL
 ((
ušt32_t
)0xFFFFFFFFè

	)

8237 
	#ETH_DMATDLAR_STL
 ((
ušt32_t
)0xFFFFFFFFè

	)

8240 
	#ETH_DMASR_TSTS
 ((
ušt32_t
)0x20000000è

	)

8241 
	#ETH_DMASR_PMTS
 ((
ušt32_t
)0x10000000è

	)

8242 
	#ETH_DMASR_MMCS
 ((
ušt32_t
)0x08000000è

	)

8243 
	#ETH_DMASR_EBS
 ((
ušt32_t
)0x03800000è

	)

8245 
	#ETH_DMASR_EBS_DescAcûss
 ((
ušt32_t
)0x02000000è

	)

8246 
	#ETH_DMASR_EBS_R—dT¿nsf
 ((
ušt32_t
)0x01000000è

	)

8247 
	#ETH_DMASR_EBS_D©aT¿nsfTx
 ((
ušt32_t
)0x00800000è

	)

8248 
	#ETH_DMASR_TPS
 ((
ušt32_t
)0x00700000è

	)

8249 
	#ETH_DMASR_TPS_StÝ³d
 ((
ušt32_t
)0x00000000è

	)

8250 
	#ETH_DMASR_TPS_F‘chšg
 ((
ušt32_t
)0x00100000è

	)

8251 
	#ETH_DMASR_TPS_Wa™šg
 ((
ušt32_t
)0x00200000è

	)

8252 
	#ETH_DMASR_TPS_R—dšg
 ((
ušt32_t
)0x00300000è

	)

8253 
	#ETH_DMASR_TPS_Su¥’ded
 ((
ušt32_t
)0x00600000è

	)

8254 
	#ETH_DMASR_TPS_Closšg
 ((
ušt32_t
)0x00700000è

	)

8255 
	#ETH_DMASR_RPS
 ((
ušt32_t
)0x000E0000è

	)

8256 
	#ETH_DMASR_RPS_StÝ³d
 ((
ušt32_t
)0x00000000è

	)

8257 
	#ETH_DMASR_RPS_F‘chšg
 ((
ušt32_t
)0x00020000è

	)

8258 
	#ETH_DMASR_RPS_Wa™šg
 ((
ušt32_t
)0x00060000è

	)

8259 
	#ETH_DMASR_RPS_Su¥’ded
 ((
ušt32_t
)0x00080000è

	)

8260 
	#ETH_DMASR_RPS_Closšg
 ((
ušt32_t
)0x000A0000è

	)

8261 
	#ETH_DMASR_RPS_Queušg
 ((
ušt32_t
)0x000E0000è

	)

8262 
	#ETH_DMASR_NIS
 ((
ušt32_t
)0x00010000è

	)

8263 
	#ETH_DMASR_AIS
 ((
ušt32_t
)0x00008000è

	)

8264 
	#ETH_DMASR_ERS
 ((
ušt32_t
)0x00004000è

	)

8265 
	#ETH_DMASR_FBES
 ((
ušt32_t
)0x00002000è

	)

8266 
	#ETH_DMASR_ETS
 ((
ušt32_t
)0x00000400è

	)

8267 
	#ETH_DMASR_RWTS
 ((
ušt32_t
)0x00000200è

	)

8268 
	#ETH_DMASR_RPSS
 ((
ušt32_t
)0x00000100è

	)

8269 
	#ETH_DMASR_RBUS
 ((
ušt32_t
)0x00000080è

	)

8270 
	#ETH_DMASR_RS
 ((
ušt32_t
)0x00000040è

	)

8271 
	#ETH_DMASR_TUS
 ((
ušt32_t
)0x00000020è

	)

8272 
	#ETH_DMASR_ROS
 ((
ušt32_t
)0x00000010è

	)

8273 
	#ETH_DMASR_TJTS
 ((
ušt32_t
)0x00000008è

	)

8274 
	#ETH_DMASR_TBUS
 ((
ušt32_t
)0x00000004è

	)

8275 
	#ETH_DMASR_TPSS
 ((
ušt32_t
)0x00000002è

	)

8276 
	#ETH_DMASR_TS
 ((
ušt32_t
)0x00000001è

	)

8279 
	#ETH_DMAOMR_DTCEFD
 ((
ušt32_t
)0x04000000è

	)

8280 
	#ETH_DMAOMR_RSF
 ((
ušt32_t
)0x02000000è

	)

8281 
	#ETH_DMAOMR_DFRF
 ((
ušt32_t
)0x01000000è

	)

8282 
	#ETH_DMAOMR_TSF
 ((
ušt32_t
)0x00200000è

	)

8283 
	#ETH_DMAOMR_FTF
 ((
ušt32_t
)0x00100000è

	)

8284 
	#ETH_DMAOMR_TTC
 ((
ušt32_t
)0x0001C000è

	)

8285 
	#ETH_DMAOMR_TTC_64By‹s
 ((
ušt32_t
)0x00000000è

	)

8286 
	#ETH_DMAOMR_TTC_128By‹s
 ((
ušt32_t
)0x00004000è

	)

8287 
	#ETH_DMAOMR_TTC_192By‹s
 ((
ušt32_t
)0x00008000è

	)

8288 
	#ETH_DMAOMR_TTC_256By‹s
 ((
ušt32_t
)0x0000C000è

	)

8289 
	#ETH_DMAOMR_TTC_40By‹s
 ((
ušt32_t
)0x00010000è

	)

8290 
	#ETH_DMAOMR_TTC_32By‹s
 ((
ušt32_t
)0x00014000è

	)

8291 
	#ETH_DMAOMR_TTC_24By‹s
 ((
ušt32_t
)0x00018000è

	)

8292 
	#ETH_DMAOMR_TTC_16By‹s
 ((
ušt32_t
)0x0001C000è

	)

8293 
	#ETH_DMAOMR_ST
 ((
ušt32_t
)0x00002000è

	)

8294 
	#ETH_DMAOMR_FEF
 ((
ušt32_t
)0x00000080è

	)

8295 
	#ETH_DMAOMR_FUGF
 ((
ušt32_t
)0x00000040è

	)

8296 
	#ETH_DMAOMR_RTC
 ((
ušt32_t
)0x00000018è

	)

8297 
	#ETH_DMAOMR_RTC_64By‹s
 ((
ušt32_t
)0x00000000è

	)

8298 
	#ETH_DMAOMR_RTC_32By‹s
 ((
ušt32_t
)0x00000008è

	)

8299 
	#ETH_DMAOMR_RTC_96By‹s
 ((
ušt32_t
)0x00000010è

	)

8300 
	#ETH_DMAOMR_RTC_128By‹s
 ((
ušt32_t
)0x00000018è

	)

8301 
	#ETH_DMAOMR_OSF
 ((
ušt32_t
)0x00000004è

	)

8302 
	#ETH_DMAOMR_SR
 ((
ušt32_t
)0x00000002è

	)

8305 
	#ETH_DMAIER_NISE
 ((
ušt32_t
)0x00010000è

	)

8306 
	#ETH_DMAIER_AISE
 ((
ušt32_t
)0x00008000è

	)

8307 
	#ETH_DMAIER_ERIE
 ((
ušt32_t
)0x00004000è

	)

8308 
	#ETH_DMAIER_FBEIE
 ((
ušt32_t
)0x00002000è

	)

8309 
	#ETH_DMAIER_ETIE
 ((
ušt32_t
)0x00000400è

	)

8310 
	#ETH_DMAIER_RWTIE
 ((
ušt32_t
)0x00000200è

	)

8311 
	#ETH_DMAIER_RPSIE
 ((
ušt32_t
)0x00000100è

	)

8312 
	#ETH_DMAIER_RBUIE
 ((
ušt32_t
)0x00000080è

	)

8313 
	#ETH_DMAIER_RIE
 ((
ušt32_t
)0x00000040è

	)

8314 
	#ETH_DMAIER_TUIE
 ((
ušt32_t
)0x00000020è

	)

8315 
	#ETH_DMAIER_ROIE
 ((
ušt32_t
)0x00000010è

	)

8316 
	#ETH_DMAIER_TJTIE
 ((
ušt32_t
)0x00000008è

	)

8317 
	#ETH_DMAIER_TBUIE
 ((
ušt32_t
)0x00000004è

	)

8318 
	#ETH_DMAIER_TPSIE
 ((
ušt32_t
)0x00000002è

	)

8319 
	#ETH_DMAIER_TIE
 ((
ušt32_t
)0x00000001è

	)

8322 
	#ETH_DMAMFBOCR_OFOC
 ((
ušt32_t
)0x10000000è

	)

8323 
	#ETH_DMAMFBOCR_MFA
 ((
ušt32_t
)0x0FFE0000è

	)

8324 
	#ETH_DMAMFBOCR_OMFC
 ((
ušt32_t
)0x00010000è

	)

8325 
	#ETH_DMAMFBOCR_MFC
 ((
ušt32_t
)0x0000FFFFè

	)

8328 
	#ETH_DMACHTDR_HTDAP
 ((
ušt32_t
)0xFFFFFFFFè

	)

8331 
	#ETH_DMACHRDR_HRDAP
 ((
ušt32_t
)0xFFFFFFFFè

	)

8334 
	#ETH_DMACHTBAR_HTBAP
 ((
ušt32_t
)0xFFFFFFFFè

	)

8337 
	#ETH_DMACHRBAR_HRBAP
 ((
ušt32_t
)0xFFFFFFFFè

	)

8348 #ifdeà
USE_STDPERIPH_DRIVER


8349 
	~"¡m32f10x_cÚf.h
"

8356 
	#SET_BIT
(
REG
, 
BIT
è((REGè|ð(BIT))

	)

8358 
	#CLEAR_BIT
(
REG
, 
BIT
è((REGè&ð~(BIT))

	)

8360 
	#READ_BIT
(
REG
, 
BIT
è((REGè& (BIT))

	)

8362 
	#CLEAR_REG
(
REG
è((REGèð(0x0))

	)

8364 
	#WRITE_REG
(
REG
, 
VAL
è((REGèð(VAL))

	)

8366 
	#READ_REG
(
REG
è((REG))

	)

8368 
	#MODIFY_REG
(
REG
, 
CLEARMASK
, 
SETMASK
è
	`WRITE_REG
((REG), (((
	`READ_REG
(REG)è& (~(CLEARMASK))è| (SETMASK)))

	)

8374 #ifdeà
__ýlu¥lus


	@F:\ADMIN\Documents\1_Git_STM32\uart_00\inc\stm32f10x_conf.h

23 #iâdeà
__STM32F10x_CONF_H


24 
	#__STM32F10x_CONF_H


	)

28 
	~"¡m32f10x_adc.h
"

29 
	~"¡m32f10x_bkp.h
"

30 
	~"¡m32f10x_ÿn.h
"

31 
	~"¡m32f10x_ûc.h
"

32 
	~"¡m32f10x_üc.h
"

33 
	~"¡m32f10x_dac.h
"

34 
	~"¡m32f10x_dbgmcu.h
"

35 
	~"¡m32f10x_dma.h
"

36 
	~"¡m32f10x_exti.h
"

37 
	~"¡m32f10x_æash.h
"

38 
	~"¡m32f10x_fsmc.h
"

39 
	~"¡m32f10x_gpio.h
"

40 
	~"¡m32f10x_i2c.h
"

41 
	~"¡m32f10x_iwdg.h
"

42 
	~"¡m32f10x_pwr.h
"

43 
	~"¡m32f10x_rcc.h
"

44 
	~"¡m32f10x_¹c.h
"

45 
	~"¡m32f10x_sdio.h
"

46 
	~"¡m32f10x_¥i.h
"

47 
	~"¡m32f10x_tim.h
"

48 
	~"¡m32f10x_u§¹.h
"

49 
	~"¡m32f10x_wwdg.h
"

50 
	~"misc.h
"

59 #ifdeà 
USE_FULL_ASSERT


68 
	#as£¹_·¿m
(
ex´
è(Óx´è? ()0 : 
	`as£¹_çžed
((
ušt8_t
 *)
__FILE__
, 
__LINE__
))

	)

70 
as£¹_çžed
(
ušt8_t
* 
fže
, 
ušt32_t
 
lše
);

72 
	#as£¹_·¿m
(
ex´
è(()0)

	)

	@F:\ADMIN\Documents\1_Git_STM32\uart_00\inc\system_stm32f10x.h

39 #iâdeà
__SYSTEM_STM32F10X_H


40 
	#__SYSTEM_STM32F10X_H


	)

42 #ifdeà
__ýlu¥lus


59 
ušt32_t
 
Sy¡emCÜeClock
;

85 
Sy¡emIn™
();

86 
Sy¡emCÜeClockUpd©e
();

91 #ifdeà
__ýlu¥lus


	@F:\ADMIN\Documents\1_Git_STM32\uart_00\src\main.c

1 
	~"maš.h
"

2 
	~"¡m32f10x.h
"

3 
	~<¡dio.h
>

4 
	~<¡dboÞ.h
>

5 
	~<m©h.h
>

6 
	~"¡m32f10x_gpio.h
"

7 
	~"¡m32f10x_rcc.h
"

8 
	~"¡m32f10x_u§¹.h
"

10 
	#BAUD_3M
 3000000

	)

11 
	#BAUD_2M
 2000000

	)

12 
	#BAUD_1M5
 1500000

	)

13 
	#BAUD_1M
 1000000

	)

14 
	#BAUD_115200
 115200

	)

15 
	#BAUD_9600
 9600

	)

18 
	#TIMþock
 
TIM2


	)

19 
	$GPIO_INIT
()

21 
TIM_TimeBa£In™Ty³Def
 
tim”In™
;

22 
	`RCC_APB1P”hClockCmd
(
RCC_APB1P”h_TIM2
, 
ENABLE
);

23 
tim”In™
.
TIM_CouÁ”Mode
 = 
TIM_CouÁ”Mode_Up
;

24 
tim”In™
.
TIM_P”iod
 = 0xFFFF;

25 
tim”In™
.
TIM_P»sÿËr
 = 72 - 1;

26 
	`TIM_TimeBa£In™
(
TIMþock
, &
tim”In™
);

27 
	`TIM_Cmd
(
TIMþock
, 
ENABLE
);

28 
	}
}

29 
	$d–ay_us
(
ušt32_t
 
d–ay
)

31 
	`TIM_S‘CouÁ”
(
TIMþock
, 0);

32 
	`TIM_G‘CouÁ”
(
TIMþock
è< 
d–ay
)

35 
	}
}

37 
	$d–ay_ms
(
ušt32_t
 
u32D–ayInMs
)

39 
u32D–ayInMs
)

41 
	`TIM_S‘CouÁ”
(
TIMþock
, 0);

42 
	`TIM_G‘CouÁ”
(
TIMþock
) < 1000)

45 --
u32D–ayInMs
;

47 
	}
}

50 
	$GPIO_cÚfigu¿tiÚ
()

52 
GPIO_In™Ty³Def
 
GPIO_In™SŒuùu»
;

53 
	`RCC_APB2P”hClockCmd
(
RCC_APB2P”h_GPIOB
, 
ENABLE
);

54 
GPIO_In™SŒuùu»
.
GPIO_Mode
 = 
GPIO_Mode_Out_PP
;

55 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
GPIO_Pš_2
;

56 
GPIO_In™SŒuùu»
.
GPIO_S³ed
 = 
GPIO_S³ed_50MHz
;

57 
	`GPIO_In™
(
GPIOB
, &
GPIO_In™SŒuùu»
);

58 
	}
}

114 
	$_wr™e
(
fd
, * 
ch
, 
Ën
){

116 
i
 = 
Ën
; i > 0; i--) {

117 
	`USART_G‘FÏgStus
(
USART1
,
USART_FLAG_TXE
)==
RESET
);

118 
	`USART_S’dD©a
(
USART1
,*
ch
++);

120 
	`USART_G‘FÏgStus
(
USART1
,
USART_FLAG_TC
)==
RESET
);

121  
Ën
;

122 
	}
}

128 
	#¡ršg_size
 80

	)

129 vÞ©ž
ušt8_t
 
	gRX_avažabË
 = 0;

130 vÞ©ž
ušt8_t
 
	gRX_Bufãr
[
¡ršg_size
];

131 vÞ©ž
ušt8_t
 
	gRX_šdex
 = 0;

132 vÞ©ž
ušt16_t
 
	g»ûive_Ëngth
 = 0;

137 
	$u§¹1_cfg_A9A10
(
ušt32_t
 
baud_¿‹
)

140 
	`RCC_APB2P”hClockCmd
(
RCC_APB2P”h_USART1
, 
ENABLE
);

141 
	`RCC_APB2P”hClockCmd
(
RCC_APB2P”h_GPIOA
, 
ENABLE
);

144 
	`GPIO_PšRem­CÚfig
(
GPIO_Rem­_USART1
,
ENABLE
);

148 
GPIO_In™Ty³Def
 
GPIO_¡ruù
;

149 
GPIO_¡ruù
.
GPIO_Pš
 = 
GPIO_Pš_9
 | 
GPIO_Pš_10
;

150 
GPIO_¡ruù
.
GPIO_S³ed
 = 
GPIO_S³ed_50MHz
;

151 
GPIO_¡ruù
.
GPIO_Mode
 = 
GPIO_Mode_AF_PP
;

152 
	`GPIO_In™
(
GPIOA
,&
GPIO_¡ruù
);

156 
USART_In™Ty³Def
 
USART_¡ruù
;

157 
USART_¡ruù
.
USART_BaudR©e
 =
baud_¿‹
;

158 
USART_¡ruù
.
USART_Mode
 = 
USART_Mode_Tx
 | 
USART_Mode_Rx
;

159 
USART_¡ruù
.
USART_H¬dw¬eFlowCÚŒÞ
 = 
USART_H¬dw¬eFlowCÚŒÞ_NÚe
;

160 
USART_¡ruù
.
USART_P¬™y
 = 
USART_P¬™y_No
;

161 
USART_¡ruù
.
USART_StÝB™s
 = 
USART_StÝB™s_1
;

162 
USART_¡ruù
.
USART_WÜdL’gth
 = 
USART_WÜdL’gth_8b
;

163 
	`USART_In™
(
USART1
,&
USART_¡ruù
);

165 
	`USART_CË¬FÏg
(
USART1
,
USART_FLAG_TC
);

167 
	`USART_ITCÚfig
(
USART1
, 
USART_IT_RXNE
, 
ENABLE
);

168 
	`NVIC_EÇbËIRQ
(
USART1_IRQn
);

169 
	`NVIC_S‘PriÜ™y
(
USART1_IRQn
,1);

171 
	`USART_Cmd
(
USART1
,
ENABLE
);

172 
	}
}

177 
	$maš
(){

178 
	`GPIO_cÚfigu¿tiÚ
();

179 
	`GPIO_INIT
();

180 
ušt8_t
 
i
 = 0;

182 
	`u§¹1_cfg_A9A10
(
BAUD_115200
);

183 
	`´štf
("start\n");

188 
RX_Bufãr
[1] = 1;

193 if(
RX_avažabË
 == 1)

195 
i
=0;i<
»ûive_Ëngth
;i++){

196 
	`´štf
("%c",
RX_Bufãr
[
i
]);

198 
	`´štf
("\n");

199 
RX_avažabË
 = 0;

202 
	}
}

204 
	$USART1_IRQHªdËr
()

206 
	`GPIO_S‘B™s
(
GPIOB
, 
GPIO_Pš_2
);

207 if(
	`USART_G‘ITStus
(
USART1
,
USART_IT_RXNE
è!ð
RESET
)

209 
‹mp_ch¬
 = 
	`USART_ReûiveD©a
(
USART1
);

211 if(
‹mp_ch¬
 != '\n')

213 
RX_Bufãr
[
RX_šdex
] = 
‹mp_ch¬
;

214 
RX_šdex
++;

218 
»ûive_Ëngth
 = 
RX_šdex
;

219 
RX_Bufãr
[
RX_šdex
] = 0x00;

220 
RX_avažabË
=1;

221 
RX_šdex
 = 0;

224 
	`USART_CË¬ITP’dšgB™
(
USART1
, 
USART_IT_RXNE
);

225 
	}
}

	@F:\ADMIN\Documents\1_Git_STM32\uart_00\src\startup_stm32f103xb.S

29 .
syÁax
 
	gunif›d


30 .
ýu
 
	gcÜ‹x
-
	gm3


31 .
åu
 
	gsoávå


32 .
	gthumb


34 .
glob®
 
	gg_pâVeùÜs


35 .
glob®
 
	gDeçuÉ_HªdËr


39 .
wÜd
 
	g_sid©a


41 .
wÜd
 
	g_sd©a


43 .
wÜd
 
	g_ed©a


45 .
wÜd
 
	g_sbss


47 .
wÜd
 
	g_ebss


49 .
equ
 
	gBoÙRAM
, 0xF108F85F

59 .
	g£ùiÚ
 .
	g‹xt
.
	gRe£t_HªdËr


60 .
w—k
 
	gRe£t_HªdËr


61 .
ty³
 
	gRe£t_HªdËr
, %
funùiÚ


62 
	gRe£t_HªdËr
:

65 
movs
 
r1
, #0

66 
b
 
LoÝCÝyD©aIn™


68 
	gCÝyD©aIn™
:

69 
ldr
 
r3
, =
_sid©a


70 
ldr
 
r3
, [r3, 
r1
]

71 
¡r
 
	gr3
, [
r0
, 
r1
]

72 
adds
 
	gr1
,„1, #4

74 
	gLoÝCÝyD©aIn™
:

75 
ldr
 
r0
, =
_sd©a


76 
ldr
 
r3
, =
_ed©a


77 
adds
 
r2
, 
	gr0
, 
r1


78 
cmp
 
	gr2
, 
r3


79 
bcc
 
CÝyD©aIn™


80 
ldr
 
	gr2
, =
_sbss


81 
b
 
LoÝFžlZ”obss


83 
FžlZ”obss
:

84 
movs
 
r3
, #0

85 
¡r
 
	gr3
, [
r2
], #4

87 
	gLoÝFžlZ”obss
:

88 
ldr
 
r3
, = 
_ebss


89 
cmp
 
r2
, 
r3


90 
bcc
 
FžlZ”obss


93 
bl
 
	gSy¡emIn™


95 #ifdeà
PROJECT_CPP


96 
bl
 
	g__libc_š™_¬¿y


99 
bl
 
maš


100 
bx
 
	gÌ


101 .
size
 
	gRe£t_HªdËr
, .-Reset_Handler

111 .
	g£ùiÚ
 .
	g‹xt
.
	gDeçuÉ_HªdËr
,"ax",%
´ogb™s


112 
	gDeçuÉ_HªdËr
:

113 
Infš™e_LoÝ
:

114 
b
 
Infš™e_LoÝ


115 .
size
 
DeçuÉ_HªdËr
, .-
	gDeçuÉ_HªdËr


123 .
	g£ùiÚ
 .
	gi¤_veùÜ
,"a",%
	g´ogb™s


124 .
ty³
 
	gg_pâVeùÜs
, %
	gobjeù


125 .
size
 
	gg_pâVeùÜs
, .-
g_pâVeùÜs


128 
	gg_pâVeùÜs
:

130 .
wÜd
 
_e¡ack


131 .
wÜd
 
Re£t_HªdËr


132 .
wÜd
 
NMI_HªdËr


133 .
wÜd
 
H¬dFauÉ_HªdËr


134 .
wÜd
 
MemMªage_HªdËr


135 .
wÜd
 
BusFauÉ_HªdËr


136 .
wÜd
 
U§geFauÉ_HªdËr


137 .
wÜd
 0

138 .
wÜd
 0

139 .
wÜd
 0

140 .
wÜd
 0

141 .
wÜd
 
SVC_HªdËr


142 .
wÜd
 
DebugMÚ_HªdËr


143 .
wÜd
 0

144 .
wÜd
 
P’dSV_HªdËr


145 .
wÜd
 
SysTick_HªdËr


146 .
wÜd
 
WWDG_IRQHªdËr


147 .
wÜd
 
PVD_IRQHªdËr


148 .
wÜd
 
TAMPER_IRQHªdËr


149 .
wÜd
 
RTC_IRQHªdËr


150 .
wÜd
 
FLASH_IRQHªdËr


151 .
wÜd
 
RCC_IRQHªdËr


152 .
wÜd
 
EXTI0_IRQHªdËr


153 .
wÜd
 
EXTI1_IRQHªdËr


154 .
wÜd
 
EXTI2_IRQHªdËr


155 .
wÜd
 
EXTI3_IRQHªdËr


156 .
wÜd
 
EXTI4_IRQHªdËr


157 .
wÜd
 
DMA1_ChªÃl1_IRQHªdËr


158 .
wÜd
 
DMA1_ChªÃl2_IRQHªdËr


159 .
wÜd
 
DMA1_ChªÃl3_IRQHªdËr


160 .
wÜd
 
DMA1_ChªÃl4_IRQHªdËr


161 .
wÜd
 
DMA1_ChªÃl5_IRQHªdËr


162 .
wÜd
 
DMA1_ChªÃl6_IRQHªdËr


163 .
wÜd
 
DMA1_ChªÃl7_IRQHªdËr


164 .
wÜd
 
ADC1_2_IRQHªdËr


165 .
wÜd
 
USB_HP_CAN1_TX_IRQHªdËr


166 .
wÜd
 
USB_LP_CAN1_RX0_IRQHªdËr


167 .
wÜd
 
CAN1_RX1_IRQHªdËr


168 .
wÜd
 
CAN1_SCE_IRQHªdËr


169 .
wÜd
 
EXTI9_5_IRQHªdËr


170 .
wÜd
 
TIM1_BRK_IRQHªdËr


171 .
wÜd
 
TIM1_UP_IRQHªdËr


172 .
wÜd
 
TIM1_TRG_COM_IRQHªdËr


173 .
wÜd
 
TIM1_CC_IRQHªdËr


174 .
wÜd
 
TIM2_IRQHªdËr


175 .
wÜd
 
TIM3_IRQHªdËr


176 .
wÜd
 
TIM4_IRQHªdËr


177 .
wÜd
 
I2C1_EV_IRQHªdËr


178 .
wÜd
 
I2C1_ER_IRQHªdËr


179 .
wÜd
 
I2C2_EV_IRQHªdËr


180 .
wÜd
 
I2C2_ER_IRQHªdËr


181 .
wÜd
 
SPI1_IRQHªdËr


182 .
wÜd
 
SPI2_IRQHªdËr


183 .
wÜd
 
USART1_IRQHªdËr


184 .
wÜd
 
USART2_IRQHªdËr


185 .
wÜd
 
USART3_IRQHªdËr


186 .
wÜd
 
EXTI15_10_IRQHªdËr


187 .
wÜd
 
RTC_AÏrm_IRQHªdËr


188 .
wÜd
 
USBWakeUp_IRQHªdËr


189 .
wÜd
 0

190 .
wÜd
 0

191 .
wÜd
 0

192 .
wÜd
 0

193 .
wÜd
 0

194 .
wÜd
 0

195 .
wÜd
 0

196 .
wÜd
 
BoÙRAM


207 .
w—k
 
NMI_HªdËr


208 .
thumb_£t
 
NMI_HªdËr
,
	gDeçuÉ_HªdËr


210 .
w—k
 
	gH¬dFauÉ_HªdËr


211 .
thumb_£t
 
	gH¬dFauÉ_HªdËr
,
	gDeçuÉ_HªdËr


213 .
w—k
 
	gMemMªage_HªdËr


214 .
thumb_£t
 
	gMemMªage_HªdËr
,
	gDeçuÉ_HªdËr


216 .
w—k
 
	gBusFauÉ_HªdËr


217 .
thumb_£t
 
	gBusFauÉ_HªdËr
,
	gDeçuÉ_HªdËr


219 .
w—k
 
	gU§geFauÉ_HªdËr


220 .
thumb_£t
 
	gU§geFauÉ_HªdËr
,
	gDeçuÉ_HªdËr


222 .
w—k
 
	gSVC_HªdËr


223 .
thumb_£t
 
	gSVC_HªdËr
,
	gDeçuÉ_HªdËr


225 .
w—k
 
	gDebugMÚ_HªdËr


226 .
thumb_£t
 
	gDebugMÚ_HªdËr
,
	gDeçuÉ_HªdËr


228 .
w—k
 
	gP’dSV_HªdËr


229 .
thumb_£t
 
	gP’dSV_HªdËr
,
	gDeçuÉ_HªdËr


231 .
w—k
 
	gSysTick_HªdËr


232 .
thumb_£t
 
	gSysTick_HªdËr
,
	gDeçuÉ_HªdËr


234 .
w—k
 
	gWWDG_IRQHªdËr


235 .
thumb_£t
 
	gWWDG_IRQHªdËr
,
	gDeçuÉ_HªdËr


237 .
w—k
 
	gPVD_IRQHªdËr


238 .
thumb_£t
 
	gPVD_IRQHªdËr
,
	gDeçuÉ_HªdËr


240 .
w—k
 
	gTAMPER_IRQHªdËr


241 .
thumb_£t
 
	gTAMPER_IRQHªdËr
,
	gDeçuÉ_HªdËr


243 .
w—k
 
	gRTC_IRQHªdËr


244 .
thumb_£t
 
	gRTC_IRQHªdËr
,
	gDeçuÉ_HªdËr


246 .
w—k
 
	gFLASH_IRQHªdËr


247 .
thumb_£t
 
	gFLASH_IRQHªdËr
,
	gDeçuÉ_HªdËr


249 .
w—k
 
	gRCC_IRQHªdËr


250 .
thumb_£t
 
	gRCC_IRQHªdËr
,
	gDeçuÉ_HªdËr


252 .
w—k
 
	gEXTI0_IRQHªdËr


253 .
thumb_£t
 
	gEXTI0_IRQHªdËr
,
	gDeçuÉ_HªdËr


255 .
w—k
 
	gEXTI1_IRQHªdËr


256 .
thumb_£t
 
	gEXTI1_IRQHªdËr
,
	gDeçuÉ_HªdËr


258 .
w—k
 
	gEXTI2_IRQHªdËr


259 .
thumb_£t
 
	gEXTI2_IRQHªdËr
,
	gDeçuÉ_HªdËr


261 .
w—k
 
	gEXTI3_IRQHªdËr


262 .
thumb_£t
 
	gEXTI3_IRQHªdËr
,
	gDeçuÉ_HªdËr


264 .
w—k
 
	gEXTI4_IRQHªdËr


265 .
thumb_£t
 
	gEXTI4_IRQHªdËr
,
	gDeçuÉ_HªdËr


267 .
w—k
 
	gDMA1_ChªÃl1_IRQHªdËr


268 .
thumb_£t
 
	gDMA1_ChªÃl1_IRQHªdËr
,
	gDeçuÉ_HªdËr


270 .
w—k
 
	gDMA1_ChªÃl2_IRQHªdËr


271 .
thumb_£t
 
	gDMA1_ChªÃl2_IRQHªdËr
,
	gDeçuÉ_HªdËr


273 .
w—k
 
	gDMA1_ChªÃl3_IRQHªdËr


274 .
thumb_£t
 
	gDMA1_ChªÃl3_IRQHªdËr
,
	gDeçuÉ_HªdËr


276 .
w—k
 
	gDMA1_ChªÃl4_IRQHªdËr


277 .
thumb_£t
 
	gDMA1_ChªÃl4_IRQHªdËr
,
	gDeçuÉ_HªdËr


279 .
w—k
 
	gDMA1_ChªÃl5_IRQHªdËr


280 .
thumb_£t
 
	gDMA1_ChªÃl5_IRQHªdËr
,
	gDeçuÉ_HªdËr


282 .
w—k
 
	gDMA1_ChªÃl6_IRQHªdËr


283 .
thumb_£t
 
	gDMA1_ChªÃl6_IRQHªdËr
,
	gDeçuÉ_HªdËr


285 .
w—k
 
	gDMA1_ChªÃl7_IRQHªdËr


286 .
thumb_£t
 
	gDMA1_ChªÃl7_IRQHªdËr
,
	gDeçuÉ_HªdËr


288 .
w—k
 
	gADC1_2_IRQHªdËr


289 .
thumb_£t
 
	gADC1_2_IRQHªdËr
,
	gDeçuÉ_HªdËr


291 .
w—k
 
	gUSB_HP_CAN1_TX_IRQHªdËr


292 .
thumb_£t
 
	gUSB_HP_CAN1_TX_IRQHªdËr
,
	gDeçuÉ_HªdËr


294 .
w—k
 
	gUSB_LP_CAN1_RX0_IRQHªdËr


295 .
thumb_£t
 
	gUSB_LP_CAN1_RX0_IRQHªdËr
,
	gDeçuÉ_HªdËr


297 .
w—k
 
	gCAN1_RX1_IRQHªdËr


298 .
thumb_£t
 
	gCAN1_RX1_IRQHªdËr
,
	gDeçuÉ_HªdËr


300 .
w—k
 
	gCAN1_SCE_IRQHªdËr


301 .
thumb_£t
 
	gCAN1_SCE_IRQHªdËr
,
	gDeçuÉ_HªdËr


303 .
w—k
 
	gEXTI9_5_IRQHªdËr


304 .
thumb_£t
 
	gEXTI9_5_IRQHªdËr
,
	gDeçuÉ_HªdËr


306 .
w—k
 
	gTIM1_BRK_IRQHªdËr


307 .
thumb_£t
 
	gTIM1_BRK_IRQHªdËr
,
	gDeçuÉ_HªdËr


309 .
w—k
 
	gTIM1_UP_IRQHªdËr


310 .
thumb_£t
 
	gTIM1_UP_IRQHªdËr
,
	gDeçuÉ_HªdËr


312 .
w—k
 
	gTIM1_TRG_COM_IRQHªdËr


313 .
thumb_£t
 
	gTIM1_TRG_COM_IRQHªdËr
,
	gDeçuÉ_HªdËr


315 .
w—k
 
	gTIM1_CC_IRQHªdËr


316 .
thumb_£t
 
	gTIM1_CC_IRQHªdËr
,
	gDeçuÉ_HªdËr


318 .
w—k
 
	gTIM2_IRQHªdËr


319 .
thumb_£t
 
	gTIM2_IRQHªdËr
,
	gDeçuÉ_HªdËr


321 .
w—k
 
	gTIM3_IRQHªdËr


322 .
thumb_£t
 
	gTIM3_IRQHªdËr
,
	gDeçuÉ_HªdËr


324 .
w—k
 
	gTIM4_IRQHªdËr


325 .
thumb_£t
 
	gTIM4_IRQHªdËr
,
	gDeçuÉ_HªdËr


327 .
w—k
 
	gI2C1_EV_IRQHªdËr


328 .
thumb_£t
 
	gI2C1_EV_IRQHªdËr
,
	gDeçuÉ_HªdËr


330 .
w—k
 
	gI2C1_ER_IRQHªdËr


331 .
thumb_£t
 
	gI2C1_ER_IRQHªdËr
,
	gDeçuÉ_HªdËr


333 .
w—k
 
	gI2C2_EV_IRQHªdËr


334 .
thumb_£t
 
	gI2C2_EV_IRQHªdËr
,
	gDeçuÉ_HªdËr


336 .
w—k
 
	gI2C2_ER_IRQHªdËr


337 .
thumb_£t
 
	gI2C2_ER_IRQHªdËr
,
	gDeçuÉ_HªdËr


339 .
w—k
 
	gSPI1_IRQHªdËr


340 .
thumb_£t
 
	gSPI1_IRQHªdËr
,
	gDeçuÉ_HªdËr


342 .
w—k
 
	gSPI2_IRQHªdËr


343 .
thumb_£t
 
	gSPI2_IRQHªdËr
,
	gDeçuÉ_HªdËr


345 .
w—k
 
	gUSART1_IRQHªdËr


346 .
thumb_£t
 
	gUSART1_IRQHªdËr
,
	gDeçuÉ_HªdËr


348 .
w—k
 
	gUSART2_IRQHªdËr


349 .
thumb_£t
 
	gUSART2_IRQHªdËr
,
	gDeçuÉ_HªdËr


351 .
w—k
 
	gUSART3_IRQHªdËr


352 .
thumb_£t
 
	gUSART3_IRQHªdËr
,
	gDeçuÉ_HªdËr


354 .
w—k
 
	gEXTI15_10_IRQHªdËr


355 .
thumb_£t
 
	gEXTI15_10_IRQHªdËr
,
	gDeçuÉ_HªdËr


357 .
w—k
 
	gRTC_AÏrm_IRQHªdËr


358 .
thumb_£t
 
	gRTC_AÏrm_IRQHªdËr
,
	gDeçuÉ_HªdËr


360 .
w—k
 
	gUSBWakeUp_IRQHªdËr


361 .
thumb_£t
 
	gUSBWakeUp_IRQHªdËr
,
	gDeçuÉ_HªdËr


	@F:\ADMIN\Documents\1_Git_STM32\uart_00\src\system_stm32f10x.c

71 
	~"¡m32f10x.h
"

112 #ià
defšed
 (
STM32F10X_LD_VL
è|| (defšed 
STM32F10X_MD_VL
è|| (defšed 
STM32F10X_HD_VL
)

114 
	#SYSCLK_FREQ_24MHz
 24000000

	)

121 
	#SYSCLK_FREQ_72MHz
 72000000

	)

127 #ià
defšed
 (
STM32F10X_HD
è|| (defšed 
STM32F10X_XL
è|| (defšed 
STM32F10X_HD_VL
)

134 
	#VECT_TAB_OFFSET
 0x0

	)

157 #ifdeà
SYSCLK_FREQ_HSE


158 
ušt32_t
 
	gSy¡emCÜeClock
 = 
SYSCLK_FREQ_HSE
;

159 #–ià
defšed
 
SYSCLK_FREQ_24MHz


160 
ušt32_t
 
	gSy¡emCÜeClock
 = 
SYSCLK_FREQ_24MHz
;

161 #–ià
defšed
 
SYSCLK_FREQ_36MHz


162 
ušt32_t
 
	gSy¡emCÜeClock
 = 
SYSCLK_FREQ_36MHz
;

163 #–ià
defšed
 
SYSCLK_FREQ_48MHz


164 
ušt32_t
 
	gSy¡emCÜeClock
 = 
SYSCLK_FREQ_48MHz
;

165 #–ià
defšed
 
SYSCLK_FREQ_56MHz


166 
ušt32_t
 
	gSy¡emCÜeClock
 = 
SYSCLK_FREQ_56MHz
;

167 #–ià
defšed
 
SYSCLK_FREQ_72MHz


168 
ušt32_t
 
	gSy¡emCÜeClock
 = 
SYSCLK_FREQ_72MHz
;

170 
ušt32_t
 
	gSy¡emCÜeClock
 = 
HSI_VALUE
;

173 
__I
 
ušt8_t
 
	gAHBP»scTabË
[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};

182 
S‘SysClock
();

184 #ifdeà
SYSCLK_FREQ_HSE


185 
S‘SysClockToHSE
();

186 #–ià
defšed
 
SYSCLK_FREQ_24MHz


187 
S‘SysClockTo24
();

188 #–ià
defšed
 
SYSCLK_FREQ_36MHz


189 
S‘SysClockTo36
();

190 #–ià
defšed
 
SYSCLK_FREQ_48MHz


191 
S‘SysClockTo48
();

192 #–ià
defšed
 
SYSCLK_FREQ_56MHz


193 
S‘SysClockTo56
();

194 #–ià
defšed
 
SYSCLK_FREQ_72MHz


195 
S‘SysClockTo72
();

198 #ifdeà
DATA_IN_ExtSRAM


199 
Sy¡emIn™_ExtMemCŽ
();

218 
	$Sy¡emIn™
 ()

222 
RCC
->
CR
 |ð(
ušt32_t
)0x00000001;

225 #iâdeà
STM32F10X_CL


226 
RCC
->
CFGR
 &ð(
ušt32_t
)0xF8FF0000;

228 
RCC
->
CFGR
 &ð(
ušt32_t
)0xF0FF0000;

232 
RCC
->
CR
 &ð(
ušt32_t
)0xFEF6FFFF;

235 
RCC
->
CR
 &ð(
ušt32_t
)0xFFFBFFFF;

238 
RCC
->
CFGR
 &ð(
ušt32_t
)0xFF80FFFF;

240 #ifdeà
STM32F10X_CL


242 
RCC
->
CR
 &ð(
ušt32_t
)0xEBFFFFFF;

245 
RCC
->
CIR
 = 0x00FF0000;

248 
RCC
->
CFGR2
 = 0x00000000;

249 #–ià
	`defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| (
defšed
 
STM32F10X_HD_VL
)

251 
RCC
->
CIR
 = 0x009F0000;

254 
RCC
->
CFGR2
 = 0x00000000;

257 
RCC
->
CIR
 = 0x009F0000;

260 #ià
	`defšed
 (
STM32F10X_HD
è|| (
defšed
 
STM32F10X_XL
è|| (defšed 
STM32F10X_HD_VL
)

261 #ifdeà
DATA_IN_ExtSRAM


262 
	`Sy¡emIn™_ExtMemCŽ
();

268 
	`S‘SysClock
();

270 #ifdeà
VECT_TAB_SRAM


271 
SCB
->
VTOR
 = 
SRAM_BASE
 | 
VECT_TAB_OFFSET
;

273 
SCB
->
VTOR
 = 
FLASH_BASE
 | 
VECT_TAB_OFFSET
;

275 
	}
}

312 
	$Sy¡emCÜeClockUpd©e
 ()

314 
ušt32_t
 
tmp
 = 0, 
¶lmuÎ
 = 0, 
¶lsourû
 = 0;

316 #ifdeà 
STM32F10X_CL


317 
ušt32_t
 
´ediv1sourû
 = 0, 
´ediv1çùÜ
 = 0, 
´ediv2çùÜ
 = 0, 
¶l2muÎ
 = 0;

320 #ià
	`defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| (
defšed
 
STM32F10X_HD_VL
)

321 
ušt32_t
 
´ediv1çùÜ
 = 0;

325 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

327 
tmp
)

330 
Sy¡emCÜeClock
 = 
HSI_VALUE
;

333 
Sy¡emCÜeClock
 = 
HSE_VALUE
;

338 
¶lmuÎ
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PLLMULL
;

339 
¶lsourû
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PLLSRC
;

341 #iâdeà
STM32F10X_CL


342 
¶lmuÎ
 = (…llmull >> 18) + 2;

344 ià(
¶lsourû
 == 0x00)

347 
Sy¡emCÜeClock
 = (
HSI_VALUE
 >> 1è* 
¶lmuÎ
;

351 #ià
	`defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| (
defšed
 
STM32F10X_HD_VL
)

352 
´ediv1çùÜ
 = (
RCC
->
CFGR2
 & 
RCC_CFGR2_PREDIV1
) + 1;

354 
Sy¡emCÜeClock
 = (
HSE_VALUE
 / 
´ediv1çùÜ
è* 
¶lmuÎ
;

357 ià((
RCC
->
CFGR
 & 
RCC_CFGR_PLLXTPRE
è!ð(
ušt32_t
)
RESET
)

359 
Sy¡emCÜeClock
 = (
HSE_VALUE
 >> 1è* 
¶lmuÎ
;

363 
Sy¡emCÜeClock
 = 
HSE_VALUE
 * 
¶lmuÎ
;

368 
¶lmuÎ
 =…llmull >> 18;

370 ià(
¶lmuÎ
 != 0x0D)

372 
¶lmuÎ
 += 2;

376 
¶lmuÎ
 = 13 / 2;

379 ià(
¶lsourû
 == 0x00)

382 
Sy¡emCÜeClock
 = (
HSI_VALUE
 >> 1è* 
¶lmuÎ
;

388 
´ediv1sourû
 = 
RCC
->
CFGR2
 & 
RCC_CFGR2_PREDIV1SRC
;

389 
´ediv1çùÜ
 = (
RCC
->
CFGR2
 & 
RCC_CFGR2_PREDIV1
) + 1;

391 ià(
´ediv1sourû
 == 0)

394 
Sy¡emCÜeClock
 = (
HSE_VALUE
 / 
´ediv1çùÜ
è* 
¶lmuÎ
;

400 
´ediv2çùÜ
 = ((
RCC
->
CFGR2
 & 
RCC_CFGR2_PREDIV2
) >> 4) + 1;

401 
¶l2muÎ
 = ((
RCC
->
CFGR2
 & 
RCC_CFGR2_PLL2MUL
) >> 8 ) + 2;

402 
Sy¡emCÜeClock
 = (((
HSE_VALUE
 / 
´ediv2çùÜ
è* 
¶l2muÎ
è/ 
´ediv1çùÜ
è* 
¶lmuÎ
;

409 
Sy¡emCÜeClock
 = 
HSI_VALUE
;

415 
tmp
 = 
AHBP»scTabË
[((
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
) >> 4)];

417 
Sy¡emCÜeClock
 >>ð
tmp
;

418 
	}
}

425 
	$S‘SysClock
()

427 #ifdeà
SYSCLK_FREQ_HSE


428 
	`S‘SysClockToHSE
();

429 #–ià
defšed
 
SYSCLK_FREQ_24MHz


430 
	`S‘SysClockTo24
();

431 #–ià
defšed
 
SYSCLK_FREQ_36MHz


432 
	`S‘SysClockTo36
();

433 #–ià
defšed
 
SYSCLK_FREQ_48MHz


434 
	`S‘SysClockTo48
();

435 #–ià
defšed
 
SYSCLK_FREQ_56MHz


436 
	`S‘SysClockTo56
();

437 #–ià
defšed
 
SYSCLK_FREQ_72MHz


438 
	`S‘SysClockTo72
();

443 
	}
}

451 #ifdeà
DATA_IN_ExtSRAM


461 
	$Sy¡emIn™_ExtMemCŽ
()

467 
RCC
->
AHBENR
 = 0x00000114;

470 
RCC
->
APB2ENR
 = 0x000001E0;

478 
GPIOD
->
CRL
 = 0x44BB44BB;

479 
GPIOD
->
CRH
 = 0xBBBBBBBB;

481 
GPIOE
->
CRL
 = 0xB44444BB;

482 
GPIOE
->
CRH
 = 0xBBBBBBBB;

484 
GPIOF
->
CRL
 = 0x44BBBBBB;

485 
GPIOF
->
CRH
 = 0xBBBB4444;

487 
GPIOG
->
CRL
 = 0x44BBBBBB;

488 
GPIOG
->
CRH
 = 0x44444B44;

493 
FSMC_Bªk1
->
BTCR
[4] = 0x00001011;

494 
FSMC_Bªk1
->
BTCR
[5] = 0x00000200;

495 
	}
}

498 #ifdeà
SYSCLK_FREQ_HSE


506 
	$S‘SysClockToHSE
()

508 
__IO
 
ušt32_t
 
S¹UpCouÁ”
 = 0, 
HSEStus
 = 0;

512 
RCC
->
CR
 |ð((
ušt32_t
)
RCC_CR_HSEON
);

517 
HSEStus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

518 
S¹UpCouÁ”
++;

519 } (
HSEStus
 =ð0è&& (
S¹UpCouÁ”
 !ð
HSE_STARTUP_TIMEOUT
));

521 ià((
RCC
->
CR
 & 
RCC_CR_HSERDY
è!ð
RESET
)

523 
HSEStus
 = (
ušt32_t
)0x01;

527 
HSEStus
 = (
ušt32_t
)0x00;

530 ià(
HSEStus
 =ð(
ušt32_t
)0x01)

533 #ià!
defšed
 
STM32F10X_LD_VL
 && !defšed 
STM32F10X_MD_VL
 && !defšed 
STM32F10X_HD_VL


535 
FLASH
->
ACR
 |ð
FLASH_ACR_PRFTBE
;

538 
FLASH
->
ACR
 &ð(
ušt32_t
)((ušt32_t)~
FLASH_ACR_LATENCY
);

540 #iâdeà
STM32F10X_CL


541 
FLASH
->
ACR
 |ð(
ušt32_t
)
FLASH_ACR_LATENCY_0
;

543 ià(
HSE_VALUE
 <= 24000000)

545 
FLASH
->
ACR
 |ð(
ušt32_t
)
FLASH_ACR_LATENCY_0
;

549 
FLASH
->
ACR
 |ð(
ušt32_t
)
FLASH_ACR_LATENCY_1
;

555 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_HPRE_DIV1
;

558 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_PPRE2_DIV1
;

561 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_PPRE1_DIV1
;

564 
RCC
->
CFGR
 &ð(
ušt32_t
)((ušt32_t)~(
RCC_CFGR_SW
));

565 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_SW_HSE
;

568 (
RCC
->
CFGR
 & (
ušt32_t
)
RCC_CFGR_SWS
) != (uint32_t)0x04)

576 
	}
}

577 #–ià
defšed
 
SYSCLK_FREQ_24MHz


585 
	$S‘SysClockTo24
()

587 
__IO
 
ušt32_t
 
S¹UpCouÁ”
 = 0, 
HSEStus
 = 0;

591 
RCC
->
CR
 |ð((
ušt32_t
)
RCC_CR_HSEON
);

596 
HSEStus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

597 
S¹UpCouÁ”
++;

598 } (
HSEStus
 =ð0è&& (
S¹UpCouÁ”
 !ð
HSE_STARTUP_TIMEOUT
));

600 ià((
RCC
->
CR
 & 
RCC_CR_HSERDY
è!ð
RESET
)

602 
HSEStus
 = (
ušt32_t
)0x01;

606 
HSEStus
 = (
ušt32_t
)0x00;

609 ià(
HSEStus
 =ð(
ušt32_t
)0x01)

611 #ià!
defšed
 
STM32F10X_LD_VL
 && !defšed 
STM32F10X_MD_VL
 && !defšed 
STM32F10X_HD_VL


613 
FLASH
->
ACR
 |ð
FLASH_ACR_PRFTBE
;

616 
FLASH
->
ACR
 &ð(
ušt32_t
)((ušt32_t)~
FLASH_ACR_LATENCY
);

617 
FLASH
->
ACR
 |ð(
ušt32_t
)
FLASH_ACR_LATENCY_0
;

621 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_HPRE_DIV1
;

624 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_PPRE2_DIV1
;

627 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_PPRE1_DIV1
;

629 #ifdeà
STM32F10X_CL


632 
RCC
->
CFGR
 &ð(
ušt32_t
)~(
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLMULL
);

633 
RCC
->
CFGR
 |ð(
ušt32_t
)(
RCC_CFGR_PLLXTPRE_PREDIV1
 | 
RCC_CFGR_PLLSRC_PREDIV1
 |

634 
RCC_CFGR_PLLMULL6
);

638 
RCC
->
CFGR2
 &ð(
ušt32_t
)~(
RCC_CFGR2_PREDIV2
 | 
RCC_CFGR2_PLL2MUL
 |

639 
RCC_CFGR2_PREDIV1
 | 
RCC_CFGR2_PREDIV1SRC
);

640 
RCC
->
CFGR2
 |ð(
ušt32_t
)(
RCC_CFGR2_PREDIV2_DIV5
 | 
RCC_CFGR2_PLL2MUL8
 |

641 
RCC_CFGR2_PREDIV1SRC_PLL2
 | 
RCC_CFGR2_PREDIV1_DIV10
);

644 
RCC
->
CR
 |ð
RCC_CR_PLL2ON
;

646 (
RCC
->
CR
 & 
RCC_CR_PLL2RDY
) == 0)

649 #–ià
	`defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

651 
RCC
->
CFGR
 &ð(
ušt32_t
)((ušt32_t)~(
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLMULL
));

652 
RCC
->
CFGR
 |ð(
ušt32_t
)(
RCC_CFGR_PLLSRC_PREDIV1
 | 
RCC_CFGR_PLLXTPRE_PREDIV1_Div2
 | 
RCC_CFGR_PLLMULL6
);

655 
RCC
->
CFGR
 &ð(
ušt32_t
)((ušt32_t)~(
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLMULL
));

656 
RCC
->
CFGR
 |ð(
ušt32_t
)(
RCC_CFGR_PLLSRC_HSE
 | 
RCC_CFGR_PLLXTPRE_HSE_Div2
 | 
RCC_CFGR_PLLMULL6
);

660 
RCC
->
CR
 |ð
RCC_CR_PLLON
;

663 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

668 
RCC
->
CFGR
 &ð(
ušt32_t
)((ušt32_t)~(
RCC_CFGR_SW
));

669 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_SW_PLL
;

672 (
RCC
->
CFGR
 & (
ušt32_t
)
RCC_CFGR_SWS
) != (uint32_t)0x08)

680 
	}
}

681 #–ià
defšed
 
SYSCLK_FREQ_36MHz


689 
	$S‘SysClockTo36
()

691 
__IO
 
ušt32_t
 
S¹UpCouÁ”
 = 0, 
HSEStus
 = 0;

695 
RCC
->
CR
 |ð((
ušt32_t
)
RCC_CR_HSEON
);

700 
HSEStus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

701 
S¹UpCouÁ”
++;

702 } (
HSEStus
 =ð0è&& (
S¹UpCouÁ”
 !ð
HSE_STARTUP_TIMEOUT
));

704 ià((
RCC
->
CR
 & 
RCC_CR_HSERDY
è!ð
RESET
)

706 
HSEStus
 = (
ušt32_t
)0x01;

710 
HSEStus
 = (
ušt32_t
)0x00;

713 ià(
HSEStus
 =ð(
ušt32_t
)0x01)

716 
FLASH
->
ACR
 |ð
FLASH_ACR_PRFTBE
;

719 
FLASH
->
ACR
 &ð(
ušt32_t
)((ušt32_t)~
FLASH_ACR_LATENCY
);

720 
FLASH
->
ACR
 |ð(
ušt32_t
)
FLASH_ACR_LATENCY_1
;

723 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_HPRE_DIV1
;

726 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_PPRE2_DIV1
;

729 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_PPRE1_DIV1
;

731 #ifdeà
STM32F10X_CL


735 
RCC
->
CFGR
 &ð(
ušt32_t
)~(
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLMULL
);

736 
RCC
->
CFGR
 |ð(
ušt32_t
)(
RCC_CFGR_PLLXTPRE_PREDIV1
 | 
RCC_CFGR_PLLSRC_PREDIV1
 |

737 
RCC_CFGR_PLLMULL9
);

742 
RCC
->
CFGR2
 &ð(
ušt32_t
)~(
RCC_CFGR2_PREDIV2
 | 
RCC_CFGR2_PLL2MUL
 |

743 
RCC_CFGR2_PREDIV1
 | 
RCC_CFGR2_PREDIV1SRC
);

744 
RCC
->
CFGR2
 |ð(
ušt32_t
)(
RCC_CFGR2_PREDIV2_DIV5
 | 
RCC_CFGR2_PLL2MUL8
 |

745 
RCC_CFGR2_PREDIV1SRC_PLL2
 | 
RCC_CFGR2_PREDIV1_DIV10
);

748 
RCC
->
CR
 |ð
RCC_CR_PLL2ON
;

750 (
RCC
->
CR
 & 
RCC_CR_PLL2RDY
) == 0)

756 
RCC
->
CFGR
 &ð(
ušt32_t
)((ušt32_t)~(
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLMULL
));

757 
RCC
->
CFGR
 |ð(
ušt32_t
)(
RCC_CFGR_PLLSRC_HSE
 | 
RCC_CFGR_PLLXTPRE_HSE_Div2
 | 
RCC_CFGR_PLLMULL9
);

761 
RCC
->
CR
 |ð
RCC_CR_PLLON
;

764 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

769 
RCC
->
CFGR
 &ð(
ušt32_t
)((ušt32_t)~(
RCC_CFGR_SW
));

770 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_SW_PLL
;

773 (
RCC
->
CFGR
 & (
ušt32_t
)
RCC_CFGR_SWS
) != (uint32_t)0x08)

781 
	}
}

782 #–ià
defšed
 
SYSCLK_FREQ_48MHz


790 
	$S‘SysClockTo48
()

792 
__IO
 
ušt32_t
 
S¹UpCouÁ”
 = 0, 
HSEStus
 = 0;

796 
RCC
->
CR
 |ð((
ušt32_t
)
RCC_CR_HSEON
);

801 
HSEStus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

802 
S¹UpCouÁ”
++;

803 } (
HSEStus
 =ð0è&& (
S¹UpCouÁ”
 !ð
HSE_STARTUP_TIMEOUT
));

805 ià((
RCC
->
CR
 & 
RCC_CR_HSERDY
è!ð
RESET
)

807 
HSEStus
 = (
ušt32_t
)0x01;

811 
HSEStus
 = (
ušt32_t
)0x00;

814 ià(
HSEStus
 =ð(
ušt32_t
)0x01)

817 
FLASH
->
ACR
 |ð
FLASH_ACR_PRFTBE
;

820 
FLASH
->
ACR
 &ð(
ušt32_t
)((ušt32_t)~
FLASH_ACR_LATENCY
);

821 
FLASH
->
ACR
 |ð(
ušt32_t
)
FLASH_ACR_LATENCY_1
;

824 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_HPRE_DIV1
;

827 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_PPRE2_DIV1
;

830 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_PPRE1_DIV2
;

832 #ifdeà
STM32F10X_CL


837 
RCC
->
CFGR2
 &ð(
ušt32_t
)~(
RCC_CFGR2_PREDIV2
 | 
RCC_CFGR2_PLL2MUL
 |

838 
RCC_CFGR2_PREDIV1
 | 
RCC_CFGR2_PREDIV1SRC
);

839 
RCC
->
CFGR2
 |ð(
ušt32_t
)(
RCC_CFGR2_PREDIV2_DIV5
 | 
RCC_CFGR2_PLL2MUL8
 |

840 
RCC_CFGR2_PREDIV1SRC_PLL2
 | 
RCC_CFGR2_PREDIV1_DIV5
);

843 
RCC
->
CR
 |ð
RCC_CR_PLL2ON
;

845 (
RCC
->
CR
 & 
RCC_CR_PLL2RDY
) == 0)

851 
RCC
->
CFGR
 &ð(
ušt32_t
)~(
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLMULL
);

852 
RCC
->
CFGR
 |ð(
ušt32_t
)(
RCC_CFGR_PLLXTPRE_PREDIV1
 | 
RCC_CFGR_PLLSRC_PREDIV1
 |

853 
RCC_CFGR_PLLMULL6
);

856 
RCC
->
CFGR
 &ð(
ušt32_t
)((ušt32_t)~(
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLMULL
));

857 
RCC
->
CFGR
 |ð(
ušt32_t
)(
RCC_CFGR_PLLSRC_HSE
 | 
RCC_CFGR_PLLMULL6
);

861 
RCC
->
CR
 |ð
RCC_CR_PLLON
;

864 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

869 
RCC
->
CFGR
 &ð(
ušt32_t
)((ušt32_t)~(
RCC_CFGR_SW
));

870 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_SW_PLL
;

873 (
RCC
->
CFGR
 & (
ušt32_t
)
RCC_CFGR_SWS
) != (uint32_t)0x08)

881 
	}
}

883 #–ià
defšed
 
SYSCLK_FREQ_56MHz


891 
	$S‘SysClockTo56
()

893 
__IO
 
ušt32_t
 
S¹UpCouÁ”
 = 0, 
HSEStus
 = 0;

897 
RCC
->
CR
 |ð((
ušt32_t
)
RCC_CR_HSEON
);

902 
HSEStus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

903 
S¹UpCouÁ”
++;

904 } (
HSEStus
 =ð0è&& (
S¹UpCouÁ”
 !ð
HSE_STARTUP_TIMEOUT
));

906 ià((
RCC
->
CR
 & 
RCC_CR_HSERDY
è!ð
RESET
)

908 
HSEStus
 = (
ušt32_t
)0x01;

912 
HSEStus
 = (
ušt32_t
)0x00;

915 ià(
HSEStus
 =ð(
ušt32_t
)0x01)

918 
FLASH
->
ACR
 |ð
FLASH_ACR_PRFTBE
;

921 
FLASH
->
ACR
 &ð(
ušt32_t
)((ušt32_t)~
FLASH_ACR_LATENCY
);

922 
FLASH
->
ACR
 |ð(
ušt32_t
)
FLASH_ACR_LATENCY_2
;

925 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_HPRE_DIV1
;

928 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_PPRE2_DIV1
;

931 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_PPRE1_DIV2
;

933 #ifdeà
STM32F10X_CL


938 
RCC
->
CFGR2
 &ð(
ušt32_t
)~(
RCC_CFGR2_PREDIV2
 | 
RCC_CFGR2_PLL2MUL
 |

939 
RCC_CFGR2_PREDIV1
 | 
RCC_CFGR2_PREDIV1SRC
);

940 
RCC
->
CFGR2
 |ð(
ušt32_t
)(
RCC_CFGR2_PREDIV2_DIV5
 | 
RCC_CFGR2_PLL2MUL8
 |

941 
RCC_CFGR2_PREDIV1SRC_PLL2
 | 
RCC_CFGR2_PREDIV1_DIV5
);

944 
RCC
->
CR
 |ð
RCC_CR_PLL2ON
;

946 (
RCC
->
CR
 & 
RCC_CR_PLL2RDY
) == 0)

952 
RCC
->
CFGR
 &ð(
ušt32_t
)~(
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLMULL
);

953 
RCC
->
CFGR
 |ð(
ušt32_t
)(
RCC_CFGR_PLLXTPRE_PREDIV1
 | 
RCC_CFGR_PLLSRC_PREDIV1
 |

954 
RCC_CFGR_PLLMULL7
);

957 
RCC
->
CFGR
 &ð(
ušt32_t
)((ušt32_t)~(
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLMULL
));

958 
RCC
->
CFGR
 |ð(
ušt32_t
)(
RCC_CFGR_PLLSRC_HSE
 | 
RCC_CFGR_PLLMULL7
);

963 
RCC
->
CR
 |ð
RCC_CR_PLLON
;

966 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

971 
RCC
->
CFGR
 &ð(
ušt32_t
)((ušt32_t)~(
RCC_CFGR_SW
));

972 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_SW_PLL
;

975 (
RCC
->
CFGR
 & (
ušt32_t
)
RCC_CFGR_SWS
) != (uint32_t)0x08)

983 
	}
}

985 #–ià
defšed
 
SYSCLK_FREQ_72MHz


993 
	$S‘SysClockTo72
()

995 
__IO
 
ušt32_t
 
S¹UpCouÁ”
 = 0, 
HSEStus
 = 0;

999 
RCC
->
CR
 |ð((
ušt32_t
)
RCC_CR_HSEON
);

1004 
HSEStus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

1005 
S¹UpCouÁ”
++;

1006 } (
HSEStus
 =ð0è&& (
S¹UpCouÁ”
 !ð
HSE_STARTUP_TIMEOUT
));

1008 ià((
RCC
->
CR
 & 
RCC_CR_HSERDY
è!ð
RESET
)

1010 
HSEStus
 = (
ušt32_t
)0x01;

1014 
HSEStus
 = (
ušt32_t
)0x00;

1017 ià(
HSEStus
 =ð(
ušt32_t
)0x01)

1020 
FLASH
->
ACR
 |ð
FLASH_ACR_PRFTBE
;

1023 
FLASH
->
ACR
 &ð(
ušt32_t
)((ušt32_t)~
FLASH_ACR_LATENCY
);

1024 
FLASH
->
ACR
 |ð(
ušt32_t
)
FLASH_ACR_LATENCY_2
;

1028 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_HPRE_DIV1
;

1031 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_PPRE2_DIV1
;

1034 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_PPRE1_DIV2
;

1036 #ifdeà
STM32F10X_CL


1041 
RCC
->
CFGR2
 &ð(
ušt32_t
)~(
RCC_CFGR2_PREDIV2
 | 
RCC_CFGR2_PLL2MUL
 |

1042 
RCC_CFGR2_PREDIV1
 | 
RCC_CFGR2_PREDIV1SRC
);

1043 
RCC
->
CFGR2
 |ð(
ušt32_t
)(
RCC_CFGR2_PREDIV2_DIV5
 | 
RCC_CFGR2_PLL2MUL8
 |

1044 
RCC_CFGR2_PREDIV1SRC_PLL2
 | 
RCC_CFGR2_PREDIV1_DIV5
);

1047 
RCC
->
CR
 |ð
RCC_CR_PLL2ON
;

1049 (
RCC
->
CR
 & 
RCC_CR_PLL2RDY
) == 0)

1055 
RCC
->
CFGR
 &ð(
ušt32_t
)~(
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLMULL
);

1056 
RCC
->
CFGR
 |ð(
ušt32_t
)(
RCC_CFGR_PLLXTPRE_PREDIV1
 | 
RCC_CFGR_PLLSRC_PREDIV1
 |

1057 
RCC_CFGR_PLLMULL9
);

1060 
RCC
->
CFGR
 &ð(
ušt32_t
)((ušt32_t)~(
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLXTPRE
 |

1061 
RCC_CFGR_PLLMULL
));

1062 
RCC
->
CFGR
 |ð(
ušt32_t
)(
RCC_CFGR_PLLSRC_HSE
 | 
RCC_CFGR_PLLMULL9
);

1066 
RCC
->
CR
 |ð
RCC_CR_PLLON
;

1069 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

1074 
RCC
->
CFGR
 &ð(
ušt32_t
)((ušt32_t)~(
RCC_CFGR_SW
));

1075 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_SW_PLL
;

1078 (
RCC
->
CFGR
 & (
ušt32_t
)
RCC_CFGR_SWS
) != (uint32_t)0x08)

1086 
	}
}

	@F:\ADMIN\Documents\1_Git_STM32\uart_00\stm32f103c8_flash.ld

48 
	$ENTRY
(
Re£t_HªdËr
)

52 
_Mš_H—p_Size
 = 
__HEAP_SIZE
;

53 
_Mš_Sck_Size
 = 
__STACK_SIZE
;

56 
MEMORY


58 
	`FLASH
 (
rx
è: 
ORIGIN
 = 0x08000000, 
LENGTH
 = 64
K


59 
	`RAM
 (
rwx
è: 
ORIGIN
 = 0x20000000, 
LENGTH
 = 20
K


60 
	}
}

62 
	g_e¡ack
 = 
ORIGIN
(
RAM
è+ 
LENGTH
(RAM);

65 
	gSECTIONS


68 .
	gi¤_veùÜ
 :

70 . = 
ALIGN
(4);

71 
KEEP
(*(.
i¤_veùÜ
))

72 . = 
ALIGN
(4);

73 } >
	gFLASH


76 .
	g‹xt
 :

78 . = 
ALIGN
(4);

79 *(.
	g‹xt
)

80 *(.
	g‹xt
*)

81 *(.
	gglue_7
)

82 *(.
	gglue_7t
)

83 *(.
	geh_äame
)

85 
KEEP
 (*(.
š™
))

86 
KEEP
 (*(.
fši
))

88 . = 
ALIGN
(4);

89 
	g_‘ext
 = .;

90 } >
	gFLASH


93 .
	grod©a
 :

95 . = 
ALIGN
(4);

96 *(.
	grod©a
)

97 *(.
	grod©a
*)

98 . = 
ALIGN
(4);

99 } >
	gFLASH


101 .
	gARM
.
	gexb
 : { *(.
ARM
.
exb
* .
gnu
.
lškÚû
.
¬mexb
.*è} >
FLASH


102 .
ARM
 : {

103 
__exidx_¡¬t
 = .;

104 *(.
	gARM
.
	gexidx
*)

105 
	g__exidx_’d
 = .;

106 } >
	gFLASH


108 .
	g´eš™_¬¿y
 :

110 
PROVIDE_HIDDEN
 (
__´eš™_¬¿y_¡¬t
 = .);

111 
KEEP
 (*(.
´eš™_¬¿y
*))

112 
PROVIDE_HIDDEN
 (
__´eš™_¬¿y_’d
 = .);

113 } >
	gFLASH


114 .
	gš™_¬¿y
 :

116 
PROVIDE_HIDDEN
 (
__š™_¬¿y_¡¬t
 = .);

117 
KEEP
 (*(
SORT
(.
š™_¬¿y
.*)))

118 
KEEP
 (*(.
š™_¬¿y
*))

119 
PROVIDE_HIDDEN
 (
__š™_¬¿y_’d
 = .);

120 } >
	gFLASH


121 .
	gfši_¬¿y
 :

123 
PROVIDE_HIDDEN
 (
__fši_¬¿y_¡¬t
 = .);

124 
KEEP
 (*(
SORT
(.
fši_¬¿y
.*)))

125 
KEEP
 (*(.
fši_¬¿y
*))

126 
PROVIDE_HIDDEN
 (
__fši_¬¿y_’d
 = .);

127 } >
FLASH


130 
	g_sid©a
 = 
LOADADDR
(.
d©a
);

133 .
	gd©a
 :

135 . = 
ALIGN
(4);

136 
	g_sd©a
 = .;

137 *(.
	gd©a
)

138 *(.
	gd©a
*)

140 . = 
ALIGN
(4);

141 
	g_ed©a
 = .;

142 } >
RAM
 
	gAT
> 
	gFLASH


146 . = 
ALIGN
(4);

147 .
bss
 (
NOLOAD
) :

150 
_sbss
 = .;

151 
	g__bss_¡¬t__
 = 
_sbss
;

152 *(.
	gbss
)

153 *(.
	gbss
*)

154 *(
	gCOMMON
)

156 . = 
ALIGN
(4);

157 
	g_ebss
 = .;

158 
	g__bss_’d__
 = 
_ebss
;

159 } >
	gRAM


162 .
h—p
 (
NOLOAD
) :

164 . = 
ALIGN
(4);

165 
PROVIDE
 ( 
’d
 = . );

166 
PROVIDE
 ( 
_’d
 = . );

167 *(.
	gh—p
*)

168 . = . + 
_Mš_H—p_Size
;

169 
	g__H—pLim™
 = .;

170 . = 
ALIGN
(4);

171 } >
	gRAM


173 .
	gARM
.
	g©Œibu‹s
 0 : { *(.
ARM
.
©Œibu‹s
) }

175 
__SckLim™
 = 
_e¡ack
 - 
_Mš_Sck_Size
;

177 
ASSERT
(
__SckLim™
 >ð
__H—pLim™
, "Region RAM overflowed with stack")

	@
1
.
0
63
3890
F:\ADMIN\Documents\1_Git_STM32\uart_00\HexUpload.cmd.txt
F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\inc\misc.h
F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\inc\stm32f10x_adc.h
F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\inc\stm32f10x_bkp.h
F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\inc\stm32f10x_can.h
F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\inc\stm32f10x_cec.h
F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\inc\stm32f10x_crc.h
F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\inc\stm32f10x_dac.h
F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\inc\stm32f10x_dbgmcu.h
F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\inc\stm32f10x_dma.h
F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\inc\stm32f10x_exti.h
F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\inc\stm32f10x_flash.h
F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\inc\stm32f10x_fsmc.h
F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\inc\stm32f10x_gpio.h
F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\inc\stm32f10x_i2c.h
F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\inc\stm32f10x_iwdg.h
F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\inc\stm32f10x_pwr.h
F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\inc\stm32f10x_rcc.h
F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\inc\stm32f10x_rtc.h
F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\inc\stm32f10x_sdio.h
F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\inc\stm32f10x_spi.h
F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\inc\stm32f10x_tim.h
F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\inc\stm32f10x_usart.h
F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\inc\stm32f10x_wwdg.h
F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\src\misc.c
F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\src\stm32f10x_adc.c
F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\src\stm32f10x_bkp.c
F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\src\stm32f10x_can.c
F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\src\stm32f10x_cec.c
F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\src\stm32f10x_crc.c
F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\src\stm32f10x_dac.c
F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\src\stm32f10x_dbgmcu.c
F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\src\stm32f10x_dma.c
F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\src\stm32f10x_exti.c
F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\src\stm32f10x_flash.c
F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\src\stm32f10x_fsmc.c
F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\src\stm32f10x_gpio.c
F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\src\stm32f10x_i2c.c
F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\src\stm32f10x_iwdg.c
F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\src\stm32f10x_pwr.c
F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\src\stm32f10x_rcc.c
F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\src\stm32f10x_rtc.c
F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\src\stm32f10x_sdio.c
F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\src\stm32f10x_spi.c
F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\src\stm32f10x_tim.c
F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\src\stm32f10x_usart.c
F:\ADMIN\Documents\1_Git_STM32\uart_00\SPL\src\stm32f10x_wwdg.c
F:\ADMIN\Documents\1_Git_STM32\uart_00\STM32F103xx.svd
F:\ADMIN\Documents\1_Git_STM32\uart_00\cmsis\cmsis_compiler.h
F:\ADMIN\Documents\1_Git_STM32\uart_00\cmsis\cmsis_gcc.h
F:\ADMIN\Documents\1_Git_STM32\uart_00\cmsis\cmsis_version.h
F:\ADMIN\Documents\1_Git_STM32\uart_00\cmsis\core_cm3.h
F:\ADMIN\Documents\1_Git_STM32\uart_00\cmsis\mpu_armv7.h
F:\ADMIN\Documents\1_Git_STM32\uart_00\cmsis\mpu_armv8.h
F:\ADMIN\Documents\1_Git_STM32\uart_00\cmsis\tz_context.h
F:\ADMIN\Documents\1_Git_STM32\uart_00\inc\main.h
F:\ADMIN\Documents\1_Git_STM32\uart_00\inc\stm32f10x.h
F:\ADMIN\Documents\1_Git_STM32\uart_00\inc\stm32f10x_conf.h
F:\ADMIN\Documents\1_Git_STM32\uart_00\inc\system_stm32f10x.h
F:\ADMIN\Documents\1_Git_STM32\uart_00\src\main.c
F:\ADMIN\Documents\1_Git_STM32\uart_00\src\startup_stm32f103xb.S
F:\ADMIN\Documents\1_Git_STM32\uart_00\src\system_stm32f10x.c
F:\ADMIN\Documents\1_Git_STM32\uart_00\stm32f103c8_flash.ld
