{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761644728381 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761644728381 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 28 12:45:28 2025 " "Processing started: Tue Oct 28 12:45:28 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761644728381 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761644728381 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test_request_handler -c test_request_handler " "Command: quartus_map --read_settings_files=on --write_settings_files=off test_request_handler -c test_request_handler" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761644728381 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1761644728633 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1761644728633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elevator_controller.vhd 3 1 " "Found 3 design units, including 1 entities, in source file elevator_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 elevator_types " "Found design unit 1: elevator_types" {  } { { "elevator_controller.vhd" "" { Text "C:/Users/youss/Downloads/ComputerArchitectureLearningJourney/lab4/src/elevator_controller.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761644734102 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Elevator_controller-behavior " "Found design unit 2: Elevator_controller-behavior" {  } { { "elevator_controller.vhd" "" { Text "C:/Users/youss/Downloads/ComputerArchitectureLearningJourney/lab4/src/elevator_controller.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761644734102 ""} { "Info" "ISGN_ENTITY_NAME" "1 Elevator_controller " "Found entity 1: Elevator_controller" {  } { { "elevator_controller.vhd" "" { Text "C:/Users/youss/Downloads/ComputerArchitectureLearningJourney/lab4/src/elevator_controller.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761644734102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761644734102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "request_handler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file request_handler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Request_handler-behavior " "Found design unit 1: Request_handler-behavior" {  } { { "request_handler.vhd" "" { Text "C:/Users/youss/Downloads/ComputerArchitectureLearningJourney/lab4/src/request_handler.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761644734104 ""} { "Info" "ISGN_ENTITY_NAME" "1 Request_handler " "Found entity 1: Request_handler" {  } { { "request_handler.vhd" "" { Text "C:/Users/youss/Downloads/ComputerArchitectureLearningJourney/lab4/src/request_handler.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761644734104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761644734104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ssd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ssd-behavior " "Found design unit 1: ssd-behavior" {  } { { "ssd.vhd" "" { Text "C:/Users/youss/Downloads/ComputerArchitectureLearningJourney/lab4/src/ssd.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761644734105 ""} { "Info" "ISGN_ENTITY_NAME" "1 ssd " "Found entity 1: ssd" {  } { { "ssd.vhd" "" { Text "C:/Users/youss/Downloads/ComputerArchitectureLearningJourney/lab4/src/ssd.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761644734105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761644734105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_request_handler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_request_handler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_request_handler-test " "Found design unit 1: test_request_handler-test" {  } { { "test_request_handler.vhd" "" { Text "C:/Users/youss/Downloads/ComputerArchitectureLearningJourney/lab4/src/test_request_handler.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761644734106 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_request_handler " "Found entity 1: test_request_handler" {  } { { "test_request_handler.vhd" "" { Text "C:/Users/youss/Downloads/ComputerArchitectureLearningJourney/lab4/src/test_request_handler.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761644734106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761644734106 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test_request_handler " "Elaborating entity \"test_request_handler\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1761644734125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Request_handler Request_handler:request_handler_inst " "Elaborating entity \"Request_handler\" for hierarchy \"Request_handler:request_handler_inst\"" {  } { { "test_request_handler.vhd" "request_handler_inst" { Text "C:/Users/youss/Downloads/ComputerArchitectureLearningJourney/lab4/src/test_request_handler.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761644734127 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pending_requests request_handler.vhd(31) " "VHDL Process Statement warning at request_handler.vhd(31): inferring latch(es) for signal or variable \"pending_requests\", which holds its previous value in one or more paths through the process" {  } { { "request_handler.vhd" "" { Text "C:/Users/youss/Downloads/ComputerArchitectureLearningJourney/lab4/src/request_handler.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1761644734128 "|test_request_handler|Request_handler:request_handler_inst"}
{ "Error" "EVRFX_VHDL_LOOP_DOES_NOT_TERM" "request_handler.vhd(74) " "VHDL Loop Statement error at request_handler.vhd(74): loop must terminate within 10,000 iterations" {  } { { "request_handler.vhd" "" { Text "C:/Users/youss/Downloads/ComputerArchitectureLearningJourney/lab4/src/request_handler.vhd" 74 0 0 } }  } 0 10536 "VHDL Loop Statement error at %1!s!: loop must terminate within 10,000 iterations" 0 0 "Analysis & Synthesis" 0 -1 1761644735323 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Request_handler:request_handler_inst " "Can't elaborate user hierarchy \"Request_handler:request_handler_inst\"" {  } { { "test_request_handler.vhd" "request_handler_inst" { Text "C:/Users/youss/Downloads/ComputerArchitectureLearningJourney/lab4/src/test_request_handler.vhd" 92 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761644735663 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5348 " "Peak virtual memory: 5348 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761644735743 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 28 12:45:35 2025 " "Processing ended: Tue Oct 28 12:45:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761644735743 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761644735743 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761644735743 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1761644735743 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1761644736333 ""}
