
---------- Begin Simulation Statistics ----------
final_tick                                60481491000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 333115                       # Simulator instruction rate (inst/s)
host_mem_usage                                 692440                       # Number of bytes of host memory used
host_op_rate                                   364268                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   300.20                       # Real time elapsed on the host
host_tick_rate                              201472729                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109351993                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.060481                       # Number of seconds simulated
sim_ticks                                 60481491000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             91.067430                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 9192962                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10094676                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                321                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            179900                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          16050295                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             721889                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          722140                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              251                       # Number of indirect misses.
system.cpu.branchPred.lookups                21377213                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1516267                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          869                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109351993                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.209630                       # CPI: cycles per instruction
system.cpu.discardedOps                        578581                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           52165136                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          18908938                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10533653                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3894617                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.826699                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        120962982                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                71300845     65.20%     65.20% # Class of committed instruction
system.cpu.op_class_0::IntMult                 402396      0.37%     65.57% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           122636      0.11%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::MemRead               22212839     20.31%     86.00% # Class of committed instruction
system.cpu.op_class_0::MemWrite              15313277     14.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109351993                       # Class of committed instruction
system.cpu.tickCycles                       117068365                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5809                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         44890                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          149                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            5                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        52270                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          506                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       106049                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            511                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  60481491000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1109                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5559                       # Transaction distribution
system.membus.trans_dist::CleanEvict              249                       # Transaction distribution
system.membus.trans_dist::ReadExReq             37973                       # Transaction distribution
system.membus.trans_dist::ReadExResp            37973                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1109                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        83972                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  83972                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2857024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2857024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             39082                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   39082    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               39082                       # Request fanout histogram
system.membus.respLayer1.occupancy          208227500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            75180000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  60481491000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             15792                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        54374                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          193                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4009                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            37998                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           37998                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           700                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        15092                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1593                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       158246                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                159839                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        57152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      6521920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                6579072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            6317                       # Total snoops (count)
system.tol2bus.snoopTraffic                    355776                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            60107                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.011247                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.106239                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  59436     98.88%     98.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    666      1.11%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      5      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              60107                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          102032500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          79639990                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1051497                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  60481491000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   46                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                14649                       # number of demand (read+write) hits
system.l2.demand_hits::total                    14695                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  46                       # number of overall hits
system.l2.overall_hits::.cpu.data               14649                       # number of overall hits
system.l2.overall_hits::total                   14695                       # number of overall hits
system.l2.demand_misses::.cpu.inst                654                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              38441                       # number of demand (read+write) misses
system.l2.demand_misses::total                  39095                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               654                       # number of overall misses
system.l2.overall_misses::.cpu.data             38441                       # number of overall misses
system.l2.overall_misses::total                 39095                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     49702500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3089286000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3138988500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     49702500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3089286000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3138988500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              700                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            53090                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                53790                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             700                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           53090                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               53790                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.934286                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.724072                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.726808                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.934286                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.724072                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.726808                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75997.706422                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80364.350563                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80291.303236                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75997.706422                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80364.350563                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80291.303236                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                5559                       # number of writebacks
system.l2.writebacks::total                      5559                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  13                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 13                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           651                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         38431                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             39082                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          651                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        38431                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            39082                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     43022000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2704283000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2747305000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     43022000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2704283000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2747305000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.930000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.723884                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.726566                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.930000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.723884                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.726566                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66086.021505                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70367.229580                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70295.916279                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66086.021505                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70367.229580                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70295.916279                       # average overall mshr miss latency
system.l2.replacements                           6317                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        48815                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            48815                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        48815                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        48815                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          177                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              177                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          177                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          177                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                25                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    25                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           37973                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               37973                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3049967000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3049967000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         37998                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             37998                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999342                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999342                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80319.358492                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80319.358492                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        37973                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          37973                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2670237000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2670237000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999342                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999342                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70319.358492                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70319.358492                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             46                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 46                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          654                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              654                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     49702500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     49702500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          700                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            700                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.934286                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.934286                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75997.706422                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75997.706422                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          651                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          651                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     43022000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     43022000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.930000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.930000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66086.021505                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66086.021505                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         14624                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             14624                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          468                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             468                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     39319000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     39319000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        15092                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         15092                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.031010                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.031010                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84014.957265                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84014.957265                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          458                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          458                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     34046000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     34046000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.030347                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.030347                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74336.244541                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74336.244541                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  60481491000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 25990.517783                       # Cycle average of tags in use
system.l2.tags.total_refs                      105885                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     39085                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.709096                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.898905                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       475.445115                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     25514.173764                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.014509                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.778631                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.793168                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          337                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3299                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        29094                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    886285                       # Number of tag accesses
system.l2.tags.data_accesses                   886285                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  60481491000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          41664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2459584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2501248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        41664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         41664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       355776                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          355776                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             651                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           38431                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               39082                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5559                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               5559                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            688872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          40666722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              41355594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       688872                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           688872                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        5882395                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              5882395                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        5882395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           688872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         40666722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             47237989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      5559.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       651.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     38429.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.011524860250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          307                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          307                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               99231                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5234                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       39082                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5559                       # Number of write requests accepted
system.mem_ctrls.readBursts                     39082                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5559                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              282                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      11.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    410847750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  195400000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1143597750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10512.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29262.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    27497                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    4736                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.36                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.20                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 39082                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5559                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   38843                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        12376                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    230.681319                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   188.362662                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   169.568463                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1671     13.50%     13.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7315     59.11%     72.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1708     13.80%     86.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          501      4.05%     90.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          884      7.14%     97.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           37      0.30%     97.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           32      0.26%     98.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           41      0.33%     98.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          187      1.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        12376                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          307                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     127.250814                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.915404                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1672.384206                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          304     99.02%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.65%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-29695            1      0.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           307                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          307                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.013029                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.012685                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.113585                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              303     98.70%     98.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      1.30%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           307                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2501120                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  353920                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2501248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               355776                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        41.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         5.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     41.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      5.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   60479843000                       # Total gap between requests
system.mem_ctrls.avgGap                    1354804.84                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        41664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2459456                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       353920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 688871.906282865908                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 40664605.970114067197                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 5851707.591004990041                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          651                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        38431                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5559                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     16380750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1127217000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 685114092250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25162.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29330.93                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 123244125.25                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             42247380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             22451220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           136159800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           12418380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4773908880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      14014957650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      11422823040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        30424966350                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        503.045905                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  29568645250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2019420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  28893425750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             46124400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             24515700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           142871400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           16448220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4773908880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      14105570550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      11346517440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        30455956590                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        503.558297                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  29368807750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2019420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  29093263250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     60481491000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  60481491000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     32166091                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         32166091                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     32166091                       # number of overall hits
system.cpu.icache.overall_hits::total        32166091                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          700                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            700                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          700                       # number of overall misses
system.cpu.icache.overall_misses::total           700                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     51977500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     51977500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     51977500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     51977500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     32166791                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     32166791                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     32166791                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     32166791                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000022                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000022                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000022                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000022                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74253.571429                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74253.571429                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74253.571429                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74253.571429                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          193                       # number of writebacks
system.cpu.icache.writebacks::total               193                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          700                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          700                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          700                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          700                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     51277500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     51277500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     51277500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     51277500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000022                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000022                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000022                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000022                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73253.571429                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73253.571429                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73253.571429                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73253.571429                       # average overall mshr miss latency
system.cpu.icache.replacements                    193                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     32166091                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        32166091                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          700                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           700                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     51977500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     51977500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     32166791                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     32166791                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74253.571429                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74253.571429                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          700                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          700                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     51277500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     51277500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73253.571429                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73253.571429                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  60481491000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           506.490151                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            32166791                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               700                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          45952.558571                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   506.490151                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.989239                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.989239                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          507                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         257335028                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        257335028                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  60481491000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  60481491000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  60481491000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     36003580                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         36003580                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     36049619                       # number of overall hits
system.cpu.dcache.overall_hits::total        36049619                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        69676                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          69676                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        69711                       # number of overall misses
system.cpu.dcache.overall_misses::total         69711                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4402339500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4402339500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4402339500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4402339500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     36073256                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36073256                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     36119330                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36119330                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001932                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001932                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001930                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001930                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63183.011367                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63183.011367                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63151.288893                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63151.288893                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        48815                       # number of writebacks
system.cpu.dcache.writebacks::total             48815                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        16612                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        16612                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        16612                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        16612                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        53064                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        53064                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        53090                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        53090                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3322002500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3322002500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3322884000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3322884000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001471                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001471                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001470                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001470                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62603.695537                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62603.695537                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62589.640234                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62589.640234                       # average overall mshr miss latency
system.cpu.dcache.replacements                  52066                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21755458                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21755458                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15154                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15154                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    232474000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    232474000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21770612                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21770612                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000696                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000696                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 15340.768114                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15340.768114                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           88                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           88                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        15066                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        15066                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    214749000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    214749000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000692                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000692                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 14253.882915                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14253.882915                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14248122                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14248122                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        54522                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        54522                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4169865500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4169865500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14302644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14302644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003812                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003812                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76480.420748                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76480.420748                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16524                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16524                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        37998                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        37998                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3107253500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3107253500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002657                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002657                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81774.132849                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81774.132849                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        46039                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         46039                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           35                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           35                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        46074                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        46074                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.000760                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.000760                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           26                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           26                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       881500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       881500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.000564                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000564                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 33903.846154                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 33903.846154                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        85768                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        85768                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        85768                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        85768                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        85768                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        85768                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        85768                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        85768                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  60481491000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1020.488621                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            36274245                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             53090                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            683.259465                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            195500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1020.488621                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996571                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996571                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          421                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          508                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           45                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          72634822                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         72634822                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  60481491000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  60481491000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
