[{"DBLP title": "Message from the ASAP 2016 chairs.", "DBLP authors": ["David Thomas", "Suhaib A. Fahmy"], "year": 2016, "doi": "https://doi.org/10.1109/ASAP.2016.7760764", "OA papers": [{"PaperId": "https://openalex.org/W2559369873", "PaperTitle": "Message from the ASAP 2016 chairs", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Imperial College London": 1.0, "University of Warwick": 1.0}, "Authors": ["David Thomas", "Suhaib A. Fahmy"]}]}, {"DBLP title": "Compressed L1 data cache and L2 cache in GPGPUs.", "DBLP authors": ["Ehsan Atoofian"], "year": 2016, "doi": "https://doi.org/10.1109/ASAP.2016.7760766", "OA papers": [{"PaperId": "https://openalex.org/W2558644576", "PaperTitle": "Compressed L1 data cache and L2 cache in GPGPUs", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Lakehead University": 1.0}, "Authors": ["Ehsan Atoofian"]}]}, {"DBLP title": "Adaptive ILP control to increase fault tolerance for VLIW processors.", "DBLP authors": ["Anderson Luiz Sartor", "Stephan Wong", "Antonio C. S. Beck"], "year": 2016, "doi": "https://doi.org/10.1109/ASAP.2016.7760767", "OA papers": [{"PaperId": "https://openalex.org/W2557668838", "PaperTitle": "Adaptive ILP control to increase fault tolerance for VLIW processors", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Federal University of Rio Grande do Sul": 2.0, "Delft University of Technology": 1.0}, "Authors": ["Anderson L. Sartor", "Stephan Wong", "Antonio Carlos Schneider Beck"]}]}, {"DBLP title": "Supervised and unsupervised machine learning for side-channel based Trojan detection.", "DBLP authors": ["Dirmanto Jap", "Wei He", "Shivam Bhasin"], "year": 2016, "doi": "https://doi.org/10.1109/ASAP.2016.7760768", "OA papers": [{"PaperId": "https://openalex.org/W2558555441", "PaperTitle": "Supervised and unsupervised machine learning for side-channel based Trojan detection", "Year": 2016, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Nanyang Technological University": 3.0}, "Authors": ["Dirmanto Jap", "Wei He", "Shivam Bhasin"]}]}, {"DBLP title": "A grain in the silicon: SCA-protected AES in less than 30 slices.", "DBLP authors": ["Pascal Sasdrich", "Tim G\u00fcneysu"], "year": 2016, "doi": "https://doi.org/10.1109/ASAP.2016.7760769", "OA papers": [{"PaperId": "https://openalex.org/W2558269651", "PaperTitle": "A grain in the silicon: SCA-protected AES in less than 30 slices", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Ruhr University Bochum": 1.0, "University of Bremen": 1.0}, "Authors": ["Pascal Sasdrich", "Tim G\u00fcneysu"]}]}, {"DBLP title": "OpenCL-based erasure coding on heterogeneous architectures.", "DBLP authors": ["Guoyang Chen", "Huiyang Zhou", "Xipeng Shen", "Joshua Gahm", "Narayan Venkat", "Skip Booth", "John Marshall"], "year": 2016, "doi": "https://doi.org/10.1109/ASAP.2016.7760770", "OA papers": [{"PaperId": "https://openalex.org/W2439220648", "PaperTitle": "OpenCL-based erasure coding on heterogeneous architectures", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"North Carolina State University": 3.0, "Cisco Systems (United States)": 4.0}, "Authors": ["Guoyang Chen", "Huiyang Zhou", "Xipeng Shen", "Josh Gahm", "Narayan Venkat", "Skip Booth", "John Marshall"]}]}, {"DBLP title": "Unleashing the performance potential of CPU-GPU platforms for the 3D atmospheric Euler solver.", "DBLP authors": ["Haohuan Fu", "Jingheng Xu", "Lin Gan", "Chao Yang", "Wei Xue", "Wenlai Zhao", "Wen Shi", "Xinliang Wang", "Guangwen Yang"], "year": 2016, "doi": "https://doi.org/10.1109/ASAP.2016.7760771", "OA papers": [{"PaperId": "https://openalex.org/W2558693665", "PaperTitle": "Unleashing the performance potential of CPU-GPU platforms for the 3D atmospheric Euler solver", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Tsinghua University": 8.0, "Institute of Software": 0.5, "Chinese Academy of Sciences": 0.5}, "Authors": ["Haohuan Fu", "Jingheng Xu", "Lin Gan", "Chao Yang", "Wei Xue", "Wenlai Zhao", "Wenzhong Shi", "Wang Xinliang", "Guangwen Yang"]}]}, {"DBLP title": "HW/SW-database-codesign for compressed bitmap index processing.", "DBLP authors": ["Sebastian Haas", "Tomas Karnagel", "Oliver Arnold", "Erik Laux", "Benjamin Schlegel", "Gerhard P. Fettweis", "Wolfgang Lehner"], "year": 2016, "doi": "https://doi.org/10.1109/ASAP.2016.7760772", "OA papers": [{"PaperId": "https://openalex.org/W2559024803", "PaperTitle": "HW/SW-database-codesign for compressed bitmap index processing", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Vodafone Chair Mobile Communications Systems, Center for Advancing Electronics Dresden (cfaed), Technische Universit\u00e4t, Germany": 4.0, "Database Technology Group, Center for Advancing Electronics Dresden (cfaed), Technische Universit\u00e4t, Germany": 3.0}, "Authors": ["Sebastian Haas", "Tomas Karnagel", "Oliver Werner Arnold", "Erik Laux", "Benjamin Schlegel", "Gerhard Fettweis", "Wolfgang Lehner"]}]}, {"DBLP title": "Modulo scheduling of symbolically tiled loops for tightly coupled processor arrays.", "DBLP authors": ["Michael Witterauf", "Alexandru Tanase", "Frank Hannig", "J\u00fcrgen Teich"], "year": 2016, "doi": "https://doi.org/10.1109/ASAP.2016.7760773", "OA papers": [{"PaperId": "https://openalex.org/W2559166347", "PaperTitle": "Modulo scheduling of symbolically tiled loops for tightly coupled processor arrays", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Erlangen-Nuremberg": 4.0}, "Authors": ["Michael Witterauf", "Alexandru Tanase", "Frank Hannig", "J\u00fcrgen Teich"]}]}, {"DBLP title": "Efficient pointer management of stack data for software managed multicores.", "DBLP authors": ["Jian Cai", "Aviral Shrivastava"], "year": 2016, "doi": "https://doi.org/10.1109/ASAP.2016.7760774", "OA papers": [{"PaperId": "https://openalex.org/W2559368869", "PaperTitle": "Efficient pointer management of stack data for software managed multicores", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Arizona State University": 2.0}, "Authors": ["Jian Cai", "Aviral Shrivastava"]}]}, {"DBLP title": "A unified software approach to specify pipeline and spatial parallelism in FPGA hardware.", "DBLP authors": ["Jongsok Choi", "Ruolong Lian", "Stephen Dean Brown", "Jason Helge Anderson"], "year": 2016, "doi": "https://doi.org/10.1109/ASAP.2016.7760775", "OA papers": [{"PaperId": "https://openalex.org/W2558481764", "PaperTitle": "A unified software approach to specify pipeline and spatial parallelism in FPGA hardware", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Toronto": 4.0}, "Authors": ["Jongsok Choi", "Ruolong Lian", "Stephen J. Brown", "Jason H. Anderson"]}]}, {"DBLP title": "A multi-beam Scan Mode Synthetic Aperture Radar processor suitable for satellite operation.", "DBLP authors": ["Mohammad Reza Mohammadnia", "Lesley Shannon"], "year": 2016, "doi": "https://doi.org/10.1109/ASAP.2016.7760776", "OA papers": [{"PaperId": "https://openalex.org/W2558864459", "PaperTitle": "A multi-beam Scan Mode Synthetic Aperture Radar processor suitable for satellite operation", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Simon Fraser University": 2.0}, "Authors": ["Mohammad Reza Mohammadnia", "Lesley Shannon"]}]}, {"DBLP title": "Synthesisable recursion for C++ HLS tools.", "DBLP authors": ["David B. Thomas"], "year": 2016, "doi": "https://doi.org/10.1109/ASAP.2016.7760777", "OA papers": [{"PaperId": "https://openalex.org/W2558370909", "PaperTitle": "Synthesisable recursion for C++ HLS tools", "Year": 2016, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Imperial College London": 1.0}, "Authors": ["David Thomas"]}]}, {"DBLP title": "A Domain Specific Language for accelerated Multilevel Monte Carlo simulations.", "DBLP authors": ["Ben Lindsey", "Matthew Leslie", "Wayne Luk"], "year": 2016, "doi": "https://doi.org/10.1109/ASAP.2016.7760778", "OA papers": [{"PaperId": "https://openalex.org/W2557238237", "PaperTitle": "A Domain Specific Language for accelerated Multilevel Monte Carlo simulations", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Imperial College London": 2.0, "Bank of America": 0.5, "Merrill (United States)": 0.5}, "Authors": ["Ben Lindsey", "Matthew S. Leslie", "Wayne Luk"]}]}, {"DBLP title": "F-CNN: An FPGA-based framework for training Convolutional Neural Networks.", "DBLP authors": ["Wenlai Zhao", "Haohuan Fu", "Wayne Luk", "Teng Yu", "Shaojun Wang", "Bo Feng", "Yuchun Ma", "Guangwen Yang"], "year": 2016, "doi": "https://doi.org/10.1109/ASAP.2016.7760779", "OA papers": [{"PaperId": "https://openalex.org/W2557355796", "PaperTitle": "F-CNN: An FPGA-based framework for training Convolutional Neural Networks", "Year": 2016, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"Tsinghua University": 5.0, "Imperial College London": 2.0, "Harbin Institute of Technology": 1.0}, "Authors": ["Wenlai Zhao", "Haohuan Fu", "Wayne Luk", "Teng Yu", "Shaojun Wang", "Bo Feng", "Yuchun Ma", "Guangwen Yang"]}]}, {"DBLP title": "Energy efficient deeply fused dot-product multiplication architecture.", "DBLP authors": ["Shmuel Wimer", "Israel Koren"], "year": 2016, "doi": "https://doi.org/10.1109/ASAP.2016.7760780", "OA papers": [{"PaperId": "https://openalex.org/W2559579271", "PaperTitle": "Energy efficient deeply fused dot-product multiplication architecture", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Bar-Ilan University": 1.0, "University of Massachusetts Amherst": 1.0}, "Authors": ["Shmuel Wimer", "Israel Koren"]}]}, {"DBLP title": "Guarding the guards: Enhancing LNS performance for common applications.", "DBLP authors": ["Mark G. Arnold", "Ed Chester", "John R. Cowles"], "year": 2016, "doi": "https://doi.org/10.1109/ASAP.2016.7760781", "OA papers": [{"PaperId": "https://openalex.org/W2557281180", "PaperTitle": "Guarding the guards: Enhancing LNS performance for common applications", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"XLNS Research, Laramie, WY USA": 1.0, "Catena Space, Godalming, U.K.": 1.0, "University of Wyoming": 1.0}, "Authors": ["Mark A. Arnold", "Ed Chester", "John Cowles"]}]}, {"DBLP title": "New non-uniform segmentation technique for software function evaluation.", "DBLP authors": ["Justine Bonnot", "Erwan Nogues", "Daniel M\u00e9nard"], "year": 2016, "doi": "https://doi.org/10.1109/ASAP.2016.7760782", "OA papers": [{"PaperId": "https://openalex.org/W2558421511", "PaperTitle": "New non-uniform segmentation technique for software function evaluation", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Institut National des Sciences Appliqu\u00e9es de Rennes": 3.0}, "Authors": ["Justine Bonnot", "Erwan Nogues", "Daniel Menard"]}]}, {"DBLP title": "Parallel floating-point expansions for extended-precision GPU computations.", "DBLP authors": ["Caroline Collange", "Mioara Joldes", "Jean-Michel Muller", "Valentina Popescu"], "year": 2016, "doi": "https://doi.org/10.1109/ASAP.2016.7760783", "OA papers": [{"PaperId": "https://openalex.org/W2336476964", "PaperTitle": "Parallel floating-point expansions for extended-precision GPU computations", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Inria Rennes - Bretagne Atlantique Research Centre": 0.5, "French Institute for Research in Computer Science and Automation": 0.5, "Laboratory for Analysis and Architecture of Systems": 1.0, "\u00c9cole Normale Sup\u00e9rieure de Lyon": 2.0}, "Authors": ["Sylvain Collange", "Mioara Joldes", "Jean-Michel Muller", "Valentina Popescu"]}]}, {"DBLP title": "Temporal frequent value locality.", "DBLP authors": ["Lois Orosa", "Rodolfo Azevedo"], "year": 2016, "doi": "https://doi.org/10.1109/ASAP.2016.7760784", "OA papers": [{"PaperId": "https://openalex.org/W2559432390", "PaperTitle": "Temporal frequent value locality", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Universidade Estadual de Campinas": 2.0}, "Authors": ["Lois Orosa", "Rodolfo Azevedo"]}]}, {"DBLP title": "A MPSoC cache design space exploration approach based on ABC algorithm to optimize energy consumption and performance.", "DBLP authors": ["Marcus V. D. dos Santos", "Edna Barros", "Andre Aziz"], "year": 2016, "doi": "https://doi.org/10.1109/ASAP.2016.7760785", "OA papers": [{"PaperId": "https://openalex.org/W2558283674", "PaperTitle": "A MPSoC cache design space exploration approach based on ABC algorithm to optimize energy consumption and performance", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Federal University of Pernambuco": 2.0, "Federal Rural University of Pernambuco": 1.0}, "Authors": ["Marcus V. D. dos Santos", "Edna Barros", "Andre Aziz"]}]}, {"DBLP title": "gemV: A validated toolset for the early exploration of system reliability.", "DBLP authors": ["Karthik Tanikella", "Yohan Ko", "Reiley Jeyapaul", "Kyoungwoo Lee", "Aviral Shrivastava"], "year": 2016, "doi": "https://doi.org/10.1109/ASAP.2016.7760786", "OA papers": [{"PaperId": "https://openalex.org/W2559371819", "PaperTitle": "gemV: A validated toolset for the early exploration of system reliability", "Year": 2016, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"School of Computing, Informatics, and Decision Systems Engineering; Arizona State University; US": 2.0, "Yonsei University": 2.0, "ARM (United Kingdom)": 1.0}, "Authors": ["Karthik Tanikella", "Yohan Koy", "Reiley Jeyapaul", "Kyoungwoo Lee", "Aviral Shrivastava"]}]}, {"DBLP title": "On-chip networks for mixed-criticality systems.", "DBLP authors": ["Polydoros Petrakis", "Mohammed Abuteir", "Miltos D. Grammatikakis", "Kyprianos Papadimitriou", "Roman Obermaisser", "Zaher Owda", "Antonis Papagrigoriou", "Michael Soulie", "Marcello Coppola"], "year": 2016, "doi": "https://doi.org/10.1109/ASAP.2016.7760787", "OA papers": [{"PaperId": "https://openalex.org/W2557688857", "PaperTitle": "On-chip networks for mixed-criticality systems", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Hellenic Mediterranean University": 4.0, "University of Siegen, DE": 3.0, "Stmicroelectronics (FR)": 2.0}, "Authors": ["Polydoros Petrakis", "Mohammed Abuteir", "Miltos D. Grammatikakis", "Kyprianos Papadimitriou", "Roman Obermaisser", "Zaher Owda", "Antonis Papagrigoriou", "Michael Soulie", "Marcello Coppola"]}]}, {"DBLP title": "Combining GPU and FPGA technology for efficient exhaustive interaction analysis in GWAS.", "DBLP authors": ["Jan Christian K\u00e4ssens", "Lars Wienbrandt", "Manfred Schimmler", "Jorge Gonz\u00e1lez-Dom\u00ednguez", "Bertil Schmidt"], "year": 2016, "doi": "https://doi.org/10.1109/ASAP.2016.7760788", "OA papers": [{"PaperId": "https://openalex.org/W2557509853", "PaperTitle": "Combining GPU and FPGA technology for efficient exhaustive interaction analysis in GWAS", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Kiel University": 3.0, "University of A Coru\u00f1a": 1.0, "Johannes Gutenberg University Mainz": 1.0}, "Authors": ["Jan Christian K\u00e4ssens", "Lars Wienbrandt", "Manfred Schimmler", "Jorge Gonz\u00e1lez-Dom\u00ednguez", "Bertil Schmidt"]}]}, {"DBLP title": "Accelerating K-means clustering on a tightly-coupled processor-FPGA heterogeneous system.", "DBLP authors": ["Tarek S. Abdelrahman"], "year": 2016, "doi": "https://doi.org/10.1109/ASAP.2016.7760789", "OA papers": [{"PaperId": "https://openalex.org/W2558424778", "PaperTitle": "Accelerating K-means clustering on a tightly-coupled processor-FPGA heterogeneous system", "Year": 2016, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Toronto": 1.0}, "Authors": ["Tarek S. Abdelrahman"]}]}, {"DBLP title": "Design space exploration and constrained multiobjective optimization for digital predistortion systems.", "DBLP authors": ["Lin Li", "Amanullah Ghazi", "Jani Boutellier", "Lauri Anttila", "Mikko Valkama", "Shuvra S. Bhattacharyya"], "year": 2016, "doi": "https://doi.org/10.1109/ASAP.2016.7760790", "OA papers": [{"PaperId": "https://openalex.org/W2557269391", "PaperTitle": "Design space exploration and constrained multiobjective optimization for digital predistortion systems", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Maryland, College Park, ECE Department, 20742, USA": 2.0, "University of Oulu": 2.0, "Tampere University of Applied Sciences": 2.0}, "Authors": ["Lin Li", "Amanullah Ghazi", "Jani Boutellier", "Lauri Anttila", "Mikko Valkama", "Shuvra S. Bhattacharyya"]}]}, {"DBLP title": "A hardware accelerator for the alignment of multiple DNA sequences in forensic identification.", "DBLP authors": ["Antonyus P. A. Ferreira", "Joao G. M. Silva", "Jefferson R. L. Anjos", "Luiz H. A. Figueiroa", "Edna Natividade da Silva Barros", "Manoel Eusebio de Lima", "Victor Wanderley Costa de Medeiros"], "year": 2016, "doi": "https://doi.org/10.1109/ASAP.2016.7760791", "OA papers": [{"PaperId": "https://openalex.org/W2559080287", "PaperTitle": "A hardware accelerator for the alignment of multiple DNA sequences in forensic identification", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Federal University of Pernambuco": 6.0, "Federal Rural University of Pernambuco": 1.0}, "Authors": ["Antonyus P. A. Ferreira", "Jo\u00e3o Santana da Silva", "Jefferson R. L. Anjos", "Luiz H. A. Figueiroa", "Edna Barros", "Manoel Carlos Spiguel Lima", "Victor Medeiros"]}]}, {"DBLP title": "Real time all intra HEVC HD encoder on FPGA.", "DBLP authors": ["Sachille Atapattu", "Namitha Liyanage", "Nisal Menuka", "Ishantha Perera", "Ajith Pasqual"], "year": 2016, "doi": "https://doi.org/10.1109/ASAP.2016.7760792", "OA papers": [{"PaperId": "https://openalex.org/W2559726587", "PaperTitle": "Real time all intra HEVC HD encoder on FPGA", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Moratuwa": 5.0}, "Authors": ["Sachille Atapattu", "Namitha Liyanage", "Nisal Menuka", "Ishantha Perera", "Ajith Pasqual"]}]}, {"DBLP title": "Parametrized system level design: Real-time X-Ray image processing case study.", "DBLP authors": ["Tsvetan Shoshkov", "Todor P. Stefanov", "Bart Kienhuis"], "year": 2016, "doi": "https://doi.org/10.1109/ASAP.2016.7760793", "OA papers": [{"PaperId": "https://openalex.org/W2557755160", "PaperTitle": "Parametrized system level design: Real-time X-Ray image processing case study", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Technical University of Sofia": 1.0, "Leiden University": 2.0}, "Authors": ["Tsvetan Shoshkov", "Todor Stefanov", "Bart Kienhuis"]}]}, {"DBLP title": "Pipelined FPGA implementation of numerical integration of the Hodgkin-Huxley model.", "DBLP authors": ["Roberto R. Osorio"], "year": 2016, "doi": "https://doi.org/10.1109/ASAP.2016.7760794", "OA papers": [{"PaperId": "https://openalex.org/W2559381759", "PaperTitle": "Pipelined FPGA implementation of numerical integration of the Hodgkin-Huxley model", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of A Coru\u00f1a": 1.0}, "Authors": ["Roberto R. Osorio"]}]}, {"DBLP title": "FPGA-based frequency estimation of a DFB laser using Rb spectroscopy for space missions.", "DBLP authors": ["Christian Spindeldreier", "Thijs J. Wendrich", "Ernst Maria Rasel", "Wolfgang Ertmer", "Holger Blume"], "year": 2016, "doi": "https://doi.org/10.1109/ASAP.2016.7760795", "OA papers": [{"PaperId": "https://openalex.org/W2559038472", "PaperTitle": "FPGA-based frequency estimation of a DFB laser using Rb spectroscopy for space missions", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Leibniz University Hannover": 5.0}, "Authors": ["Christian Spindeldreier", "Thijs Wendrich", "Ernst M. Rasel", "Wolfgang Ertmer", "Holger Blume"]}]}, {"DBLP title": "Bridging the FPGA programmability-portability Gap via automatic OpenCL code generation and tuning.", "DBLP authors": ["Konstantinos Krommydas", "Ruchira Sasanka", "Wu-chun Feng"], "year": 2016, "doi": "https://doi.org/10.1109/ASAP.2016.7760796", "OA papers": [{"PaperId": "https://openalex.org/W2557625607", "PaperTitle": "Bridging the FPGA programmability-portability Gap via automatic OpenCL code generation and tuning", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Virginia Tech": 2.0, "Intel (United States)": 1.0}, "Authors": ["Konstantinos F. Krommydas", "Ruchira Sasanka", "Wu-chun Feng"]}]}]