
---------- Begin Simulation Statistics ----------
final_tick                               160285015000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 443556                       # Simulator instruction rate (inst/s)
host_mem_usage                                 666868                       # Number of bytes of host memory used
host_op_rate                                   444427                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   225.45                       # Real time elapsed on the host
host_tick_rate                              710953641                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.160285                       # Number of seconds simulated
sim_ticks                                160285015000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.602850                       # CPI: cycles per instruction
system.cpu.discardedOps                        189409                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        27678148                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.623889                       # IPC: instructions per cycle
system.cpu.numCycles                        160285015                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132606867                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       168563                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        370393                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           75                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       681911                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          569                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1365414                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            569                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485820                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735512                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80999                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103824                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101814                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.904460                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65376                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             693                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              405                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51331357                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51331357                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51331867                       # number of overall hits
system.cpu.dcache.overall_hits::total        51331867                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       727317                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         727317                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       735226                       # number of overall misses
system.cpu.dcache.overall_misses::total        735226                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  35159262000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  35159262000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  35159262000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  35159262000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52058674                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52058674                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52067093                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52067093                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013971                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013971                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014121                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014121                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48341.042489                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48341.042489                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 47821.026460                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47821.026460                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       101571                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3254                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.214198                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       608085                       # number of writebacks
system.cpu.dcache.writebacks::total            608085                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        52417                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52417                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52417                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52417                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       674900                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       674900                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       682805                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       682805                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  32223352000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  32223352000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  33043660999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  33043660999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012964                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012964                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013114                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013114                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 47745.372648                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 47745.372648                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 48393.993891                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48393.993891                       # average overall mshr miss latency
system.cpu.dcache.replacements                 681781                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40721241                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40721241                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       388351                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        388351                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  14528809000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  14528809000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41109592                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41109592                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009447                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009447                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 37411.540076                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37411.540076                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          243                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          243                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       388108                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       388108                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  13743785000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13743785000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009441                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009441                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 35412.269265                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35412.269265                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10610116                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10610116                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       338966                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       338966                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  20630453000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  20630453000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.030958                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030958                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60862.897754                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60862.897754                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        52174                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        52174                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       286792                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286792                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  18479567000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  18479567000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026193                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026193                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64435.434043                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64435.434043                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    820308999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    820308999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 103770.904364                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 103770.904364                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 160285015000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1012.626993                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52014748                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            682805                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.178042                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1012.626993                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988894                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988894                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          242                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          699                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104817143                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104817143                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 160285015000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 160285015000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 160285015000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685815                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474971                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024872                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10278004                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10278004                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10278004                       # number of overall hits
system.cpu.icache.overall_hits::total        10278004                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          700                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            700                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          700                       # number of overall misses
system.cpu.icache.overall_misses::total           700                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     69233000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     69233000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     69233000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     69233000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278704                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278704                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278704                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278704                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000068                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000068                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000068                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000068                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 98904.285714                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 98904.285714                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 98904.285714                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 98904.285714                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          128                       # number of writebacks
system.cpu.icache.writebacks::total               128                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          700                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          700                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          700                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          700                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     67833000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     67833000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     67833000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     67833000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 96904.285714                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 96904.285714                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 96904.285714                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 96904.285714                       # average overall mshr miss latency
system.cpu.icache.replacements                    128                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10278004                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10278004                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          700                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           700                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     69233000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     69233000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278704                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278704                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 98904.285714                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 98904.285714                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          700                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          700                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     67833000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     67833000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 96904.285714                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 96904.285714                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 160285015000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           462.039512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278704                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               700                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14683.862857                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   462.039512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.451210                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.451210                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          572                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          572                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.558594                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20558108                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20558108                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 160285015000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 160285015000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 160285015000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 160285015000                       # Cumulative time (in ticks) in various power states
system.cpu.thread17522.numInsts             100000001                       # Number of Instructions committed
system.cpu.thread17522.numOps               100196356                       # Number of Ops committed
system.cpu.thread17522.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   43                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               481620                       # number of demand (read+write) hits
system.l2.demand_hits::total                   481663                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  43                       # number of overall hits
system.l2.overall_hits::.cpu.data              481620                       # number of overall hits
system.l2.overall_hits::total                  481663                       # number of overall hits
system.l2.demand_misses::.cpu.inst                657                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             201185                       # number of demand (read+write) misses
system.l2.demand_misses::total                 201842                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               657                       # number of overall misses
system.l2.overall_misses::.cpu.data            201185                       # number of overall misses
system.l2.overall_misses::total                201842                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     64792000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  20867037000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20931829000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     64792000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  20867037000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20931829000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              700                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           682805                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               683505                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             700                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          682805                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              683505                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.938571                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.294645                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.295304                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.938571                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.294645                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.295304                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98617.960426                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 103720.640207                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103704.030876                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98617.960426                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 103720.640207                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103704.030876                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              111495                       # number of writebacks
system.l2.writebacks::total                    111495                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           657                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        201179                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            201836                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          657                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       201179                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           201836                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     51652000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  16842909000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16894561000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     51652000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  16842909000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16894561000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.938571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.294636                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.295296                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.938571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.294636                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.295296                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78617.960426                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 83721.009648                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83704.398621                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78617.960426                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 83721.009648                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83704.398621                       # average overall mshr miss latency
system.l2.replacements                         169126                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       608085                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           608085                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       608085                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       608085                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          123                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              123                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          123                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          123                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            150168                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                150168                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          136624                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              136624                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  14456746000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14456746000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        286792                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286792                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.476387                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.476387                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 105814.102939                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105814.102939                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       136624                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         136624                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11724266000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11724266000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.476387                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.476387                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 85814.102939                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85814.102939                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             43                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 43                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          657                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              657                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     64792000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     64792000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          700                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            700                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.938571                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.938571                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98617.960426                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98617.960426                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          657                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          657                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     51652000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     51652000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.938571                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.938571                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78617.960426                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78617.960426                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        331452                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            331452                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        64561                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           64561                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6410291000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6410291000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       396013                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        396013                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.163027                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.163027                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 99290.453989                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99290.453989                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        64555                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        64555                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5118643000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5118643000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.163012                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.163012                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79291.193556                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79291.193556                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 160285015000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32149.060204                       # Cycle average of tags in use
system.l2.tags.total_refs                     1365333                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    201894                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.762623                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      21.508753                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        71.057653                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32056.493799                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000656                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002169                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.978287                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981111                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          639                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8224                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        23877                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5663250                       # Number of tag accesses
system.l2.tags.data_accesses                  5663250                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 160285015000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    111495.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       657.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    201137.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006883234500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6626                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6626                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              547328                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             105039                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      201836                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     111495                       # Number of write requests accepted
system.mem_ctrls.readBursts                    201836                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   111495                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     42                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.07                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                201836                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               111495                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  152394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   49033                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6626                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.454422                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.474545                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     63.731549                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6471     97.66%     97.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           15      0.23%     97.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          129      1.95%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            3      0.05%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            4      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6626                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6626                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.824328                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.793771                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.024347                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3955     59.69%     59.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               77      1.16%     60.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2405     36.30%     97.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              181      2.73%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6626                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2688                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12917504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7135680                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     80.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     44.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  160269168000                       # Total gap between requests
system.mem_ctrls.avgGap                     511501.15                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42048                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     12872768                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      7134592                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 262332.695292819466                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 80311737.188906893134                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 44511908.989121660590                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          657                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       201179                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       111495                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17922750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   6497572000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3803024399250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27279.68                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     32297.47                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  34109371.71                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42048                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     12875456                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12917504                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42048                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42048                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7135680                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7135680                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          657                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       201179                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         201836                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       111495                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        111495                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       262333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     80328507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         80590840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       262333                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       262333                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     44518697                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        44518697                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     44518697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       262333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     80328507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       125109537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               201794                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              111478                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12860                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        12856                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12784                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        12556                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        12647                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12415                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12642                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        12352                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12489                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12090                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12504                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12683                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        12749                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12756                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12769                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12642                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7062                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         7128                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         7053                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6959                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7094                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6978                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7187                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         6894                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         6819                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         6472                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6854                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6983                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6992                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6985                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         7021                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         6997                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2731857250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1008970000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6515494750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                13537.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32287.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              132723                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              70653                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            65.77                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           63.38                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       109896                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   182.439834                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   107.158600                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   248.999347                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        76542     69.65%     69.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        11097     10.10%     79.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4948      4.50%     84.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1205      1.10%     85.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         8760      7.97%     93.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          843      0.77%     94.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          433      0.39%     94.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          397      0.36%     94.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         5671      5.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       109896                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12914816                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            7134592                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               80.574070                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               44.511909                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.98                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               64.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 160285015000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       396227160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       210599730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      721939680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     294173100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 12652364400.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  32820843390                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  33910840800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   81006988260                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   505.393397                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  87812855250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5352100000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  67120059750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       388430280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       206455590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      718869480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     287742060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 12652364400.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  32421780690                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  34246893600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   80922536100                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   504.866510                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  88690989500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5352100000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  66241925500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 160285015000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              65212                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       111495                       # Transaction distribution
system.membus.trans_dist::CleanEvict            57062                       # Transaction distribution
system.membus.trans_dist::ReadExReq            136624                       # Transaction distribution
system.membus.trans_dist::ReadExResp           136624                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         65212                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       572229                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 572229                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20053184                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20053184                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            201836                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  201836    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              201836                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 160285015000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           816373000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1090740000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            396713                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       719580                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          128                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          131327                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286792                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286792                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           700                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       396013                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1528                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2047391                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2048919                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        52992                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     82616960                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               82669952                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          169126                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7135680                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           852631                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000758                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.027515                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 851985     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    646      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             852631                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 160285015000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2581840000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2100000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2048420994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
