module top_module (
    input a,
    input b,
    output reg q
);
    assign q = a & b;
endmodule
