// Seed: 1016520752
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2,
    output id_3,
    input id_4
);
  task id_5;
    logic id_6;
    id_5 <= 1;
  endtask
  type_12 id_7 (
      .id_0((1'b0)),
      .id_1(1),
      .id_2(1),
      .id_3(id_3)
  );
  logic id_8;
  always @(negedge 1);
  initial begin
    id_3 <= 1;
  end
endmodule
