/*
 * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
 * 
 * SPDX-License-Identifier: Apache-2.0
 * 
 * Licensed under the Apache License, Version 2.0 (the License); you may
 * not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 * 
 * http://www.apache.org/licenses/LICENSE-2.0
 * 
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an AS IS BASIS, WITHOUT
 * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *
 * @file     ADuCM302x.sfd
 * @brief    CMSIS-SVD SFD File
 * @version  1.0
 * @date     08. March 2017
 * @note     Generated by SVDConv V3.2.53 on Wednesday, 08.03.2017 15:09:03
 *           from File 'ADuCM302x.svd',
 *           last modified on Thursday, 15.12.2016 05:41:02
 */




// ----------------------------  Register Item Address: TMR0_LOAD  --------------------------------
// SVD Line: 89

unsigned short TMR0_LOAD __AT (0x40000000);



// -------------------------------  Field Item: TMR0_LOAD_VALUE  ----------------------------------
// SVD Line: 96

//  <item> SFDITEM_FIELD__TMR0_LOAD_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000000) Load value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TMR0_LOAD >> 0) & 0xFFFF), ((TMR0_LOAD = (TMR0_LOAD & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TMR0_LOAD  -----------------------------------
// SVD Line: 89

//  <rtree> SFDITEM_REG__TMR0_LOAD
//    <name> LOAD </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000000) 16-bit Load Value </i>
//    <loc> ( (unsigned short)((TMR0_LOAD >> 0) & 0xFFFF), ((TMR0_LOAD = (TMR0_LOAD & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TMR0_LOAD_VALUE </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TMR0_CURCNT  -------------------------------
// SVD Line: 111

unsigned short TMR0_CURCNT __AT (0x40000004);



// ------------------------------  Field Item: TMR0_CURCNT_VALUE  ---------------------------------
// SVD Line: 118

//  <item> SFDITEM_FIELD__TMR0_CURCNT_VALUE
//    <name> VALUE </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40000004) Current count </i>
//    <edit> 
//      <loc> ( (unsigned short)((TMR0_CURCNT >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TMR0_CURCNT  ----------------------------------
// SVD Line: 111

//  <rtree> SFDITEM_REG__TMR0_CURCNT
//    <name> CURCNT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000004) 16-bit Timer Value </i>
//    <loc> ( (unsigned short)((TMR0_CURCNT >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TMR0_CURCNT_VALUE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TMR0_CTL  --------------------------------
// SVD Line: 127

unsigned short TMR0_CTL __AT (0x40000008);



// --------------------------------  Field Item: TMR0_CTL_PRE  ------------------------------------
// SVD Line: 134

//  <item> SFDITEM_FIELD__TMR0_CTL_PRE
//    <name> PRE </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40000008) Prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TMR0_CTL >> 0) & 0x3), ((TMR0_CTL = (TMR0_CTL & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Field Item: TMR0_CTL_UP  ------------------------------------
// SVD Line: 141

//  <item> SFDITEM_FIELD__TMR0_CTL_UP
//    <name> UP </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000008) Count up </i>
//    <check> 
//      <loc> ( (unsigned short) TMR0_CTL ) </loc>
//      <o.2..2> UP
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TMR0_CTL_MODE  -----------------------------------
// SVD Line: 148

//  <item> SFDITEM_FIELD__TMR0_CTL_MODE
//    <name> MODE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000008) Timer mode </i>
//    <check> 
//      <loc> ( (unsigned short) TMR0_CTL ) </loc>
//      <o.3..3> MODE
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TMR0_CTL_EN  ------------------------------------
// SVD Line: 155

//  <item> SFDITEM_FIELD__TMR0_CTL_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000008) Timer enable </i>
//    <check> 
//      <loc> ( (unsigned short) TMR0_CTL ) </loc>
//      <o.4..4> EN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TMR0_CTL_CLK  ------------------------------------
// SVD Line: 162

//  <item> SFDITEM_FIELD__TMR0_CTL_CLK
//    <name> CLK </name>
//    <rw> 
//    <i> [Bits 6..5] RW (@ 0x40000008) Clock select </i>
//    <edit> 
//      <loc> ( (unsigned char)((TMR0_CTL >> 5) & 0x3), ((TMR0_CTL = (TMR0_CTL & ~(0x3UL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TMR0_CTL_RLD  ------------------------------------
// SVD Line: 169

//  <item> SFDITEM_FIELD__TMR0_CTL_RLD
//    <name> RLD </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000008) Reload control </i>
//    <check> 
//      <loc> ( (unsigned short) TMR0_CTL ) </loc>
//      <o.7..7> RLD
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TMR0_CTL_EVTRANGE  ---------------------------------
// SVD Line: 176

//  <item> SFDITEM_FIELD__TMR0_CTL_EVTRANGE
//    <name> EVTRANGE </name>
//    <rw> 
//    <i> [Bits 12..8] RW (@ 0x40000008) Event select range </i>
//    <edit> 
//      <loc> ( (unsigned char)((TMR0_CTL >> 8) & 0x1F), ((TMR0_CTL = (TMR0_CTL & ~(0x1FUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: TMR0_CTL_EVTEN  -----------------------------------
// SVD Line: 189

//  <item> SFDITEM_FIELD__TMR0_CTL_EVTEN
//    <name> EVTEN </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40000008) Event select </i>
//    <check> 
//      <loc> ( (unsigned short) TMR0_CTL ) </loc>
//      <o.13..13> EVTEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TMR0_CTL_RSTEN  -----------------------------------
// SVD Line: 196

//  <item> SFDITEM_FIELD__TMR0_CTL_RSTEN
//    <name> RSTEN </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40000008) Counter and prescale reset enable </i>
//    <check> 
//      <loc> ( (unsigned short) TMR0_CTL ) </loc>
//      <o.14..14> RSTEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TMR0_CTL_SYNCBYP  ----------------------------------
// SVD Line: 209

//  <item> SFDITEM_FIELD__TMR0_CTL_SYNCBYP
//    <name> SYNCBYP </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40000008) Synchronization bypass </i>
//    <check> 
//      <loc> ( (unsigned short) TMR0_CTL ) </loc>
//      <o.15..15> SYNCBYP
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TMR0_CTL  ------------------------------------
// SVD Line: 127

//  <rtree> SFDITEM_REG__TMR0_CTL
//    <name> CTL </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000008) Control </i>
//    <loc> ( (unsigned short)((TMR0_CTL >> 0) & 0xFFFF), ((TMR0_CTL = (TMR0_CTL & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TMR0_CTL_PRE </item>
//    <item> SFDITEM_FIELD__TMR0_CTL_UP </item>
//    <item> SFDITEM_FIELD__TMR0_CTL_MODE </item>
//    <item> SFDITEM_FIELD__TMR0_CTL_EN </item>
//    <item> SFDITEM_FIELD__TMR0_CTL_CLK </item>
//    <item> SFDITEM_FIELD__TMR0_CTL_RLD </item>
//    <item> SFDITEM_FIELD__TMR0_CTL_EVTRANGE </item>
//    <item> SFDITEM_FIELD__TMR0_CTL_EVTEN </item>
//    <item> SFDITEM_FIELD__TMR0_CTL_RSTEN </item>
//    <item> SFDITEM_FIELD__TMR0_CTL_SYNCBYP </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TMR0_CLRINT  -------------------------------
// SVD Line: 218

unsigned short TMR0_CLRINT __AT (0x4000000C);



// -----------------------------  Field Item: TMR0_CLRINT_TIMEOUT  --------------------------------
// SVD Line: 225

//  <item> SFDITEM_FIELD__TMR0_CLRINT_TIMEOUT
//    <name> TIMEOUT </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x4000000C) Clear timeout interrupt </i>
//    <check> 
//      <loc> ( (unsigned short) TMR0_CLRINT ) </loc>
//      <o.0..0> TIMEOUT
//    </check>
//  </item>
//  


// -----------------------------  Field Item: TMR0_CLRINT_EVTCAPT  --------------------------------
// SVD Line: 232

//  <item> SFDITEM_FIELD__TMR0_CLRINT_EVTCAPT
//    <name> EVTCAPT </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x4000000C) Clear captured event interrupt </i>
//    <check> 
//      <loc> ( (unsigned short) TMR0_CLRINT ) </loc>
//      <o.1..1> EVTCAPT
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: TMR0_CLRINT  ----------------------------------
// SVD Line: 218

//  <rtree> SFDITEM_REG__TMR0_CLRINT
//    <name> CLRINT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000000C) Clear Interrupt </i>
//    <loc> ( (unsigned short)((TMR0_CLRINT >> 0) & 0xFFFF), ((TMR0_CLRINT = (TMR0_CLRINT & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TMR0_CLRINT_TIMEOUT </item>
//    <item> SFDITEM_FIELD__TMR0_CLRINT_EVTCAPT </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TMR0_CAPTURE  ------------------------------
// SVD Line: 241

unsigned short TMR0_CAPTURE __AT (0x40000010);



// -----------------------------  Field Item: TMR0_CAPTURE_VALUE  ---------------------------------
// SVD Line: 248

//  <item> SFDITEM_FIELD__TMR0_CAPTURE_VALUE
//    <name> VALUE </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40000010) 16-bit captured value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TMR0_CAPTURE >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TMR0_CAPTURE  ----------------------------------
// SVD Line: 241

//  <rtree> SFDITEM_REG__TMR0_CAPTURE
//    <name> CAPTURE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000010) Capture </i>
//    <loc> ( (unsigned short)((TMR0_CAPTURE >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TMR0_CAPTURE_VALUE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TMR0_ALOAD  -------------------------------
// SVD Line: 257

unsigned short TMR0_ALOAD __AT (0x40000014);



// ------------------------------  Field Item: TMR0_ALOAD_VALUE  ----------------------------------
// SVD Line: 264

//  <item> SFDITEM_FIELD__TMR0_ALOAD_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000014) Load value, asynchronous </i>
//    <edit> 
//      <loc> ( (unsigned short)((TMR0_ALOAD >> 0) & 0xFFFF), ((TMR0_ALOAD = (TMR0_ALOAD & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TMR0_ALOAD  -----------------------------------
// SVD Line: 257

//  <rtree> SFDITEM_REG__TMR0_ALOAD
//    <name> ALOAD </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000014) 16-bit Load Value, Asynchronous </i>
//    <loc> ( (unsigned short)((TMR0_ALOAD >> 0) & 0xFFFF), ((TMR0_ALOAD = (TMR0_ALOAD & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TMR0_ALOAD_VALUE </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TMR0_ACURCNT  ------------------------------
// SVD Line: 279

unsigned short TMR0_ACURCNT __AT (0x40000018);



// -----------------------------  Field Item: TMR0_ACURCNT_VALUE  ---------------------------------
// SVD Line: 286

//  <item> SFDITEM_FIELD__TMR0_ACURCNT_VALUE
//    <name> VALUE </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40000018) Counter value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TMR0_ACURCNT >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TMR0_ACURCNT  ----------------------------------
// SVD Line: 279

//  <rtree> SFDITEM_REG__TMR0_ACURCNT
//    <name> ACURCNT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000018) 16-bit Timer Value, Asynchronous </i>
//    <loc> ( (unsigned short)((TMR0_ACURCNT >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TMR0_ACURCNT_VALUE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TMR0_STAT  --------------------------------
// SVD Line: 295

unsigned short TMR0_STAT __AT (0x4000001C);



// ------------------------------  Field Item: TMR0_STAT_TIMEOUT  ---------------------------------
// SVD Line: 302

//  <item> SFDITEM_FIELD__TMR0_STAT_TIMEOUT
//    <name> TIMEOUT </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x4000001C) Timeout event occurred </i>
//    <check> 
//      <loc> ( (unsigned short) TMR0_STAT ) </loc>
//      <o.0..0> TIMEOUT
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TMR0_STAT_CAPTURE  ---------------------------------
// SVD Line: 309

//  <item> SFDITEM_FIELD__TMR0_STAT_CAPTURE
//    <name> CAPTURE </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x4000001C) Capture event pending </i>
//    <check> 
//      <loc> ( (unsigned short) TMR0_STAT ) </loc>
//      <o.1..1> CAPTURE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TMR0_STAT_BUSY  -----------------------------------
// SVD Line: 316

//  <item> SFDITEM_FIELD__TMR0_STAT_BUSY
//    <name> BUSY </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x4000001C) Timer Busy </i>
//    <check> 
//      <loc> ( (unsigned short) TMR0_STAT ) </loc>
//      <o.6..6> BUSY
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TMR0_STAT_PDOK  -----------------------------------
// SVD Line: 323

//  <item> SFDITEM_FIELD__TMR0_STAT_PDOK
//    <name> PDOK </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x4000001C) Clear Interrupt Register synchronization </i>
//    <check> 
//      <loc> ( (unsigned short) TMR0_STAT ) </loc>
//      <o.7..7> PDOK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TMR0_STAT_CNTRST  ----------------------------------
// SVD Line: 330

//  <item> SFDITEM_FIELD__TMR0_STAT_CNTRST
//    <name> CNTRST </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x4000001C) Counter reset occurring </i>
//    <check> 
//      <loc> ( (unsigned short) TMR0_STAT ) </loc>
//      <o.8..8> CNTRST
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TMR0_STAT  -----------------------------------
// SVD Line: 295

//  <rtree> SFDITEM_REG__TMR0_STAT
//    <name> STAT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000001C) Status </i>
//    <loc> ( (unsigned short)((TMR0_STAT >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TMR0_STAT_TIMEOUT </item>
//    <item> SFDITEM_FIELD__TMR0_STAT_CAPTURE </item>
//    <item> SFDITEM_FIELD__TMR0_STAT_BUSY </item>
//    <item> SFDITEM_FIELD__TMR0_STAT_PDOK </item>
//    <item> SFDITEM_FIELD__TMR0_STAT_CNTRST </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TMR0_PWMCTL  -------------------------------
// SVD Line: 339

unsigned short TMR0_PWMCTL __AT (0x40000020);



// ------------------------------  Field Item: TMR0_PWMCTL_MATCH  ---------------------------------
// SVD Line: 346

//  <item> SFDITEM_FIELD__TMR0_PWMCTL_MATCH
//    <name> MATCH </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000020) PWM Match enabled </i>
//    <check> 
//      <loc> ( (unsigned short) TMR0_PWMCTL ) </loc>
//      <o.0..0> MATCH
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TMR0_PWMCTL_IDLESTATE  -------------------------------
// SVD Line: 359

//  <item> SFDITEM_FIELD__TMR0_PWMCTL_IDLESTATE
//    <name> IDLESTATE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000020) PWM Idle State </i>
//    <check> 
//      <loc> ( (unsigned short) TMR0_PWMCTL ) </loc>
//      <o.1..1> IDLESTATE
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: TMR0_PWMCTL  ----------------------------------
// SVD Line: 339

//  <rtree> SFDITEM_REG__TMR0_PWMCTL
//    <name> PWMCTL </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000020) PWM Control Register </i>
//    <loc> ( (unsigned short)((TMR0_PWMCTL >> 0) & 0xFFFF), ((TMR0_PWMCTL = (TMR0_PWMCTL & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TMR0_PWMCTL_MATCH </item>
//    <item> SFDITEM_FIELD__TMR0_PWMCTL_IDLESTATE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TMR0_PWMMATCH  ------------------------------
// SVD Line: 374

unsigned short TMR0_PWMMATCH __AT (0x40000024);



// -----------------------------  Field Item: TMR0_PWMMATCH_VALUE  --------------------------------
// SVD Line: 381

//  <item> SFDITEM_FIELD__TMR0_PWMMATCH_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000024) PWM Match Value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TMR0_PWMMATCH >> 0) & 0xFFFF), ((TMR0_PWMMATCH = (TMR0_PWMMATCH & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TMR0_PWMMATCH  ---------------------------------
// SVD Line: 374

//  <rtree> SFDITEM_REG__TMR0_PWMMATCH
//    <name> PWMMATCH </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000024) PWM Match Value </i>
//    <loc> ( (unsigned short)((TMR0_PWMMATCH >> 0) & 0xFFFF), ((TMR0_PWMMATCH = (TMR0_PWMMATCH & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TMR0_PWMMATCH_VALUE </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: TMR0  -------------------------------------
// SVD Line: 73

//  <view> TMR0
//    <name> TMR0 </name>
//    <item> SFDITEM_REG__TMR0_LOAD </item>
//    <item> SFDITEM_REG__TMR0_CURCNT </item>
//    <item> SFDITEM_REG__TMR0_CTL </item>
//    <item> SFDITEM_REG__TMR0_CLRINT </item>
//    <item> SFDITEM_REG__TMR0_CAPTURE </item>
//    <item> SFDITEM_REG__TMR0_ALOAD </item>
//    <item> SFDITEM_REG__TMR0_ACURCNT </item>
//    <item> SFDITEM_REG__TMR0_STAT </item>
//    <item> SFDITEM_REG__TMR0_PWMCTL </item>
//    <item> SFDITEM_REG__TMR0_PWMMATCH </item>
//  </view>
//  


// ----------------------------  Register Item Address: TMR1_LOAD  --------------------------------
// SVD Line: 89

unsigned short TMR1_LOAD __AT (0x40000400);



// -------------------------------  Field Item: TMR1_LOAD_VALUE  ----------------------------------
// SVD Line: 96

//  <item> SFDITEM_FIELD__TMR1_LOAD_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000400) Load value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TMR1_LOAD >> 0) & 0xFFFF), ((TMR1_LOAD = (TMR1_LOAD & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TMR1_LOAD  -----------------------------------
// SVD Line: 89

//  <rtree> SFDITEM_REG__TMR1_LOAD
//    <name> LOAD </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000400) 16-bit Load Value </i>
//    <loc> ( (unsigned short)((TMR1_LOAD >> 0) & 0xFFFF), ((TMR1_LOAD = (TMR1_LOAD & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TMR1_LOAD_VALUE </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TMR1_CURCNT  -------------------------------
// SVD Line: 111

unsigned short TMR1_CURCNT __AT (0x40000404);



// ------------------------------  Field Item: TMR1_CURCNT_VALUE  ---------------------------------
// SVD Line: 118

//  <item> SFDITEM_FIELD__TMR1_CURCNT_VALUE
//    <name> VALUE </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40000404) Current count </i>
//    <edit> 
//      <loc> ( (unsigned short)((TMR1_CURCNT >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TMR1_CURCNT  ----------------------------------
// SVD Line: 111

//  <rtree> SFDITEM_REG__TMR1_CURCNT
//    <name> CURCNT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000404) 16-bit Timer Value </i>
//    <loc> ( (unsigned short)((TMR1_CURCNT >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TMR1_CURCNT_VALUE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TMR1_CTL  --------------------------------
// SVD Line: 127

unsigned short TMR1_CTL __AT (0x40000408);



// --------------------------------  Field Item: TMR1_CTL_PRE  ------------------------------------
// SVD Line: 134

//  <item> SFDITEM_FIELD__TMR1_CTL_PRE
//    <name> PRE </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40000408) Prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TMR1_CTL >> 0) & 0x3), ((TMR1_CTL = (TMR1_CTL & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Field Item: TMR1_CTL_UP  ------------------------------------
// SVD Line: 141

//  <item> SFDITEM_FIELD__TMR1_CTL_UP
//    <name> UP </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000408) Count up </i>
//    <check> 
//      <loc> ( (unsigned short) TMR1_CTL ) </loc>
//      <o.2..2> UP
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TMR1_CTL_MODE  -----------------------------------
// SVD Line: 148

//  <item> SFDITEM_FIELD__TMR1_CTL_MODE
//    <name> MODE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000408) Timer mode </i>
//    <check> 
//      <loc> ( (unsigned short) TMR1_CTL ) </loc>
//      <o.3..3> MODE
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TMR1_CTL_EN  ------------------------------------
// SVD Line: 155

//  <item> SFDITEM_FIELD__TMR1_CTL_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000408) Timer enable </i>
//    <check> 
//      <loc> ( (unsigned short) TMR1_CTL ) </loc>
//      <o.4..4> EN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TMR1_CTL_CLK  ------------------------------------
// SVD Line: 162

//  <item> SFDITEM_FIELD__TMR1_CTL_CLK
//    <name> CLK </name>
//    <rw> 
//    <i> [Bits 6..5] RW (@ 0x40000408) Clock select </i>
//    <edit> 
//      <loc> ( (unsigned char)((TMR1_CTL >> 5) & 0x3), ((TMR1_CTL = (TMR1_CTL & ~(0x3UL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TMR1_CTL_RLD  ------------------------------------
// SVD Line: 169

//  <item> SFDITEM_FIELD__TMR1_CTL_RLD
//    <name> RLD </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000408) Reload control </i>
//    <check> 
//      <loc> ( (unsigned short) TMR1_CTL ) </loc>
//      <o.7..7> RLD
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TMR1_CTL_EVTRANGE  ---------------------------------
// SVD Line: 176

//  <item> SFDITEM_FIELD__TMR1_CTL_EVTRANGE
//    <name> EVTRANGE </name>
//    <rw> 
//    <i> [Bits 12..8] RW (@ 0x40000408) Event select range </i>
//    <edit> 
//      <loc> ( (unsigned char)((TMR1_CTL >> 8) & 0x1F), ((TMR1_CTL = (TMR1_CTL & ~(0x1FUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: TMR1_CTL_EVTEN  -----------------------------------
// SVD Line: 189

//  <item> SFDITEM_FIELD__TMR1_CTL_EVTEN
//    <name> EVTEN </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40000408) Event select </i>
//    <check> 
//      <loc> ( (unsigned short) TMR1_CTL ) </loc>
//      <o.13..13> EVTEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TMR1_CTL_RSTEN  -----------------------------------
// SVD Line: 196

//  <item> SFDITEM_FIELD__TMR1_CTL_RSTEN
//    <name> RSTEN </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40000408) Counter and prescale reset enable </i>
//    <check> 
//      <loc> ( (unsigned short) TMR1_CTL ) </loc>
//      <o.14..14> RSTEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TMR1_CTL_SYNCBYP  ----------------------------------
// SVD Line: 209

//  <item> SFDITEM_FIELD__TMR1_CTL_SYNCBYP
//    <name> SYNCBYP </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40000408) Synchronization bypass </i>
//    <check> 
//      <loc> ( (unsigned short) TMR1_CTL ) </loc>
//      <o.15..15> SYNCBYP
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TMR1_CTL  ------------------------------------
// SVD Line: 127

//  <rtree> SFDITEM_REG__TMR1_CTL
//    <name> CTL </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000408) Control </i>
//    <loc> ( (unsigned short)((TMR1_CTL >> 0) & 0xFFFF), ((TMR1_CTL = (TMR1_CTL & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TMR1_CTL_PRE </item>
//    <item> SFDITEM_FIELD__TMR1_CTL_UP </item>
//    <item> SFDITEM_FIELD__TMR1_CTL_MODE </item>
//    <item> SFDITEM_FIELD__TMR1_CTL_EN </item>
//    <item> SFDITEM_FIELD__TMR1_CTL_CLK </item>
//    <item> SFDITEM_FIELD__TMR1_CTL_RLD </item>
//    <item> SFDITEM_FIELD__TMR1_CTL_EVTRANGE </item>
//    <item> SFDITEM_FIELD__TMR1_CTL_EVTEN </item>
//    <item> SFDITEM_FIELD__TMR1_CTL_RSTEN </item>
//    <item> SFDITEM_FIELD__TMR1_CTL_SYNCBYP </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TMR1_CLRINT  -------------------------------
// SVD Line: 218

unsigned short TMR1_CLRINT __AT (0x4000040C);



// -----------------------------  Field Item: TMR1_CLRINT_TIMEOUT  --------------------------------
// SVD Line: 225

//  <item> SFDITEM_FIELD__TMR1_CLRINT_TIMEOUT
//    <name> TIMEOUT </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x4000040C) Clear timeout interrupt </i>
//    <check> 
//      <loc> ( (unsigned short) TMR1_CLRINT ) </loc>
//      <o.0..0> TIMEOUT
//    </check>
//  </item>
//  


// -----------------------------  Field Item: TMR1_CLRINT_EVTCAPT  --------------------------------
// SVD Line: 232

//  <item> SFDITEM_FIELD__TMR1_CLRINT_EVTCAPT
//    <name> EVTCAPT </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x4000040C) Clear captured event interrupt </i>
//    <check> 
//      <loc> ( (unsigned short) TMR1_CLRINT ) </loc>
//      <o.1..1> EVTCAPT
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: TMR1_CLRINT  ----------------------------------
// SVD Line: 218

//  <rtree> SFDITEM_REG__TMR1_CLRINT
//    <name> CLRINT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000040C) Clear Interrupt </i>
//    <loc> ( (unsigned short)((TMR1_CLRINT >> 0) & 0xFFFF), ((TMR1_CLRINT = (TMR1_CLRINT & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TMR1_CLRINT_TIMEOUT </item>
//    <item> SFDITEM_FIELD__TMR1_CLRINT_EVTCAPT </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TMR1_CAPTURE  ------------------------------
// SVD Line: 241

unsigned short TMR1_CAPTURE __AT (0x40000410);



// -----------------------------  Field Item: TMR1_CAPTURE_VALUE  ---------------------------------
// SVD Line: 248

//  <item> SFDITEM_FIELD__TMR1_CAPTURE_VALUE
//    <name> VALUE </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40000410) 16-bit captured value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TMR1_CAPTURE >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TMR1_CAPTURE  ----------------------------------
// SVD Line: 241

//  <rtree> SFDITEM_REG__TMR1_CAPTURE
//    <name> CAPTURE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000410) Capture </i>
//    <loc> ( (unsigned short)((TMR1_CAPTURE >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TMR1_CAPTURE_VALUE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TMR1_ALOAD  -------------------------------
// SVD Line: 257

unsigned short TMR1_ALOAD __AT (0x40000414);



// ------------------------------  Field Item: TMR1_ALOAD_VALUE  ----------------------------------
// SVD Line: 264

//  <item> SFDITEM_FIELD__TMR1_ALOAD_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000414) Load value, asynchronous </i>
//    <edit> 
//      <loc> ( (unsigned short)((TMR1_ALOAD >> 0) & 0xFFFF), ((TMR1_ALOAD = (TMR1_ALOAD & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TMR1_ALOAD  -----------------------------------
// SVD Line: 257

//  <rtree> SFDITEM_REG__TMR1_ALOAD
//    <name> ALOAD </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000414) 16-bit Load Value, Asynchronous </i>
//    <loc> ( (unsigned short)((TMR1_ALOAD >> 0) & 0xFFFF), ((TMR1_ALOAD = (TMR1_ALOAD & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TMR1_ALOAD_VALUE </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TMR1_ACURCNT  ------------------------------
// SVD Line: 279

unsigned short TMR1_ACURCNT __AT (0x40000418);



// -----------------------------  Field Item: TMR1_ACURCNT_VALUE  ---------------------------------
// SVD Line: 286

//  <item> SFDITEM_FIELD__TMR1_ACURCNT_VALUE
//    <name> VALUE </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40000418) Counter value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TMR1_ACURCNT >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TMR1_ACURCNT  ----------------------------------
// SVD Line: 279

//  <rtree> SFDITEM_REG__TMR1_ACURCNT
//    <name> ACURCNT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000418) 16-bit Timer Value, Asynchronous </i>
//    <loc> ( (unsigned short)((TMR1_ACURCNT >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TMR1_ACURCNT_VALUE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TMR1_STAT  --------------------------------
// SVD Line: 295

unsigned short TMR1_STAT __AT (0x4000041C);



// ------------------------------  Field Item: TMR1_STAT_TIMEOUT  ---------------------------------
// SVD Line: 302

//  <item> SFDITEM_FIELD__TMR1_STAT_TIMEOUT
//    <name> TIMEOUT </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x4000041C) Timeout event occurred </i>
//    <check> 
//      <loc> ( (unsigned short) TMR1_STAT ) </loc>
//      <o.0..0> TIMEOUT
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TMR1_STAT_CAPTURE  ---------------------------------
// SVD Line: 309

//  <item> SFDITEM_FIELD__TMR1_STAT_CAPTURE
//    <name> CAPTURE </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x4000041C) Capture event pending </i>
//    <check> 
//      <loc> ( (unsigned short) TMR1_STAT ) </loc>
//      <o.1..1> CAPTURE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TMR1_STAT_BUSY  -----------------------------------
// SVD Line: 316

//  <item> SFDITEM_FIELD__TMR1_STAT_BUSY
//    <name> BUSY </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x4000041C) Timer Busy </i>
//    <check> 
//      <loc> ( (unsigned short) TMR1_STAT ) </loc>
//      <o.6..6> BUSY
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TMR1_STAT_PDOK  -----------------------------------
// SVD Line: 323

//  <item> SFDITEM_FIELD__TMR1_STAT_PDOK
//    <name> PDOK </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x4000041C) Clear Interrupt Register synchronization </i>
//    <check> 
//      <loc> ( (unsigned short) TMR1_STAT ) </loc>
//      <o.7..7> PDOK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TMR1_STAT_CNTRST  ----------------------------------
// SVD Line: 330

//  <item> SFDITEM_FIELD__TMR1_STAT_CNTRST
//    <name> CNTRST </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x4000041C) Counter reset occurring </i>
//    <check> 
//      <loc> ( (unsigned short) TMR1_STAT ) </loc>
//      <o.8..8> CNTRST
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TMR1_STAT  -----------------------------------
// SVD Line: 295

//  <rtree> SFDITEM_REG__TMR1_STAT
//    <name> STAT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000041C) Status </i>
//    <loc> ( (unsigned short)((TMR1_STAT >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TMR1_STAT_TIMEOUT </item>
//    <item> SFDITEM_FIELD__TMR1_STAT_CAPTURE </item>
//    <item> SFDITEM_FIELD__TMR1_STAT_BUSY </item>
//    <item> SFDITEM_FIELD__TMR1_STAT_PDOK </item>
//    <item> SFDITEM_FIELD__TMR1_STAT_CNTRST </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TMR1_PWMCTL  -------------------------------
// SVD Line: 339

unsigned short TMR1_PWMCTL __AT (0x40000420);



// ------------------------------  Field Item: TMR1_PWMCTL_MATCH  ---------------------------------
// SVD Line: 346

//  <item> SFDITEM_FIELD__TMR1_PWMCTL_MATCH
//    <name> MATCH </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000420) PWM Match enabled </i>
//    <check> 
//      <loc> ( (unsigned short) TMR1_PWMCTL ) </loc>
//      <o.0..0> MATCH
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TMR1_PWMCTL_IDLESTATE  -------------------------------
// SVD Line: 359

//  <item> SFDITEM_FIELD__TMR1_PWMCTL_IDLESTATE
//    <name> IDLESTATE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000420) PWM Idle State </i>
//    <check> 
//      <loc> ( (unsigned short) TMR1_PWMCTL ) </loc>
//      <o.1..1> IDLESTATE
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: TMR1_PWMCTL  ----------------------------------
// SVD Line: 339

//  <rtree> SFDITEM_REG__TMR1_PWMCTL
//    <name> PWMCTL </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000420) PWM Control Register </i>
//    <loc> ( (unsigned short)((TMR1_PWMCTL >> 0) & 0xFFFF), ((TMR1_PWMCTL = (TMR1_PWMCTL & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TMR1_PWMCTL_MATCH </item>
//    <item> SFDITEM_FIELD__TMR1_PWMCTL_IDLESTATE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TMR1_PWMMATCH  ------------------------------
// SVD Line: 374

unsigned short TMR1_PWMMATCH __AT (0x40000424);



// -----------------------------  Field Item: TMR1_PWMMATCH_VALUE  --------------------------------
// SVD Line: 381

//  <item> SFDITEM_FIELD__TMR1_PWMMATCH_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000424) PWM Match Value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TMR1_PWMMATCH >> 0) & 0xFFFF), ((TMR1_PWMMATCH = (TMR1_PWMMATCH & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TMR1_PWMMATCH  ---------------------------------
// SVD Line: 374

//  <rtree> SFDITEM_REG__TMR1_PWMMATCH
//    <name> PWMMATCH </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000424) PWM Match Value </i>
//    <loc> ( (unsigned short)((TMR1_PWMMATCH >> 0) & 0xFFFF), ((TMR1_PWMMATCH = (TMR1_PWMMATCH & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TMR1_PWMMATCH_VALUE </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: TMR1  -------------------------------------
// SVD Line: 398

//  <view> TMR1
//    <name> TMR1 </name>
//    <item> SFDITEM_REG__TMR1_LOAD </item>
//    <item> SFDITEM_REG__TMR1_CURCNT </item>
//    <item> SFDITEM_REG__TMR1_CTL </item>
//    <item> SFDITEM_REG__TMR1_CLRINT </item>
//    <item> SFDITEM_REG__TMR1_CAPTURE </item>
//    <item> SFDITEM_REG__TMR1_ALOAD </item>
//    <item> SFDITEM_REG__TMR1_ACURCNT </item>
//    <item> SFDITEM_REG__TMR1_STAT </item>
//    <item> SFDITEM_REG__TMR1_PWMCTL </item>
//    <item> SFDITEM_REG__TMR1_PWMMATCH </item>
//  </view>
//  


// ----------------------------  Register Item Address: TMR2_LOAD  --------------------------------
// SVD Line: 89

unsigned short TMR2_LOAD __AT (0x40000800);



// -------------------------------  Field Item: TMR2_LOAD_VALUE  ----------------------------------
// SVD Line: 96

//  <item> SFDITEM_FIELD__TMR2_LOAD_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000800) Load value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TMR2_LOAD >> 0) & 0xFFFF), ((TMR2_LOAD = (TMR2_LOAD & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TMR2_LOAD  -----------------------------------
// SVD Line: 89

//  <rtree> SFDITEM_REG__TMR2_LOAD
//    <name> LOAD </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000800) 16-bit Load Value </i>
//    <loc> ( (unsigned short)((TMR2_LOAD >> 0) & 0xFFFF), ((TMR2_LOAD = (TMR2_LOAD & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TMR2_LOAD_VALUE </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TMR2_CURCNT  -------------------------------
// SVD Line: 111

unsigned short TMR2_CURCNT __AT (0x40000804);



// ------------------------------  Field Item: TMR2_CURCNT_VALUE  ---------------------------------
// SVD Line: 118

//  <item> SFDITEM_FIELD__TMR2_CURCNT_VALUE
//    <name> VALUE </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40000804) Current count </i>
//    <edit> 
//      <loc> ( (unsigned short)((TMR2_CURCNT >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TMR2_CURCNT  ----------------------------------
// SVD Line: 111

//  <rtree> SFDITEM_REG__TMR2_CURCNT
//    <name> CURCNT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000804) 16-bit Timer Value </i>
//    <loc> ( (unsigned short)((TMR2_CURCNT >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TMR2_CURCNT_VALUE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TMR2_CTL  --------------------------------
// SVD Line: 127

unsigned short TMR2_CTL __AT (0x40000808);



// --------------------------------  Field Item: TMR2_CTL_PRE  ------------------------------------
// SVD Line: 134

//  <item> SFDITEM_FIELD__TMR2_CTL_PRE
//    <name> PRE </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40000808) Prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TMR2_CTL >> 0) & 0x3), ((TMR2_CTL = (TMR2_CTL & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Field Item: TMR2_CTL_UP  ------------------------------------
// SVD Line: 141

//  <item> SFDITEM_FIELD__TMR2_CTL_UP
//    <name> UP </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000808) Count up </i>
//    <check> 
//      <loc> ( (unsigned short) TMR2_CTL ) </loc>
//      <o.2..2> UP
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TMR2_CTL_MODE  -----------------------------------
// SVD Line: 148

//  <item> SFDITEM_FIELD__TMR2_CTL_MODE
//    <name> MODE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000808) Timer mode </i>
//    <check> 
//      <loc> ( (unsigned short) TMR2_CTL ) </loc>
//      <o.3..3> MODE
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TMR2_CTL_EN  ------------------------------------
// SVD Line: 155

//  <item> SFDITEM_FIELD__TMR2_CTL_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000808) Timer enable </i>
//    <check> 
//      <loc> ( (unsigned short) TMR2_CTL ) </loc>
//      <o.4..4> EN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TMR2_CTL_CLK  ------------------------------------
// SVD Line: 162

//  <item> SFDITEM_FIELD__TMR2_CTL_CLK
//    <name> CLK </name>
//    <rw> 
//    <i> [Bits 6..5] RW (@ 0x40000808) Clock select </i>
//    <edit> 
//      <loc> ( (unsigned char)((TMR2_CTL >> 5) & 0x3), ((TMR2_CTL = (TMR2_CTL & ~(0x3UL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TMR2_CTL_RLD  ------------------------------------
// SVD Line: 169

//  <item> SFDITEM_FIELD__TMR2_CTL_RLD
//    <name> RLD </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000808) Reload control </i>
//    <check> 
//      <loc> ( (unsigned short) TMR2_CTL ) </loc>
//      <o.7..7> RLD
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TMR2_CTL_EVTRANGE  ---------------------------------
// SVD Line: 176

//  <item> SFDITEM_FIELD__TMR2_CTL_EVTRANGE
//    <name> EVTRANGE </name>
//    <rw> 
//    <i> [Bits 12..8] RW (@ 0x40000808) Event select range </i>
//    <edit> 
//      <loc> ( (unsigned char)((TMR2_CTL >> 8) & 0x1F), ((TMR2_CTL = (TMR2_CTL & ~(0x1FUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: TMR2_CTL_EVTEN  -----------------------------------
// SVD Line: 189

//  <item> SFDITEM_FIELD__TMR2_CTL_EVTEN
//    <name> EVTEN </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40000808) Event select </i>
//    <check> 
//      <loc> ( (unsigned short) TMR2_CTL ) </loc>
//      <o.13..13> EVTEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TMR2_CTL_RSTEN  -----------------------------------
// SVD Line: 196

//  <item> SFDITEM_FIELD__TMR2_CTL_RSTEN
//    <name> RSTEN </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40000808) Counter and prescale reset enable </i>
//    <check> 
//      <loc> ( (unsigned short) TMR2_CTL ) </loc>
//      <o.14..14> RSTEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TMR2_CTL_SYNCBYP  ----------------------------------
// SVD Line: 209

//  <item> SFDITEM_FIELD__TMR2_CTL_SYNCBYP
//    <name> SYNCBYP </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40000808) Synchronization bypass </i>
//    <check> 
//      <loc> ( (unsigned short) TMR2_CTL ) </loc>
//      <o.15..15> SYNCBYP
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TMR2_CTL  ------------------------------------
// SVD Line: 127

//  <rtree> SFDITEM_REG__TMR2_CTL
//    <name> CTL </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000808) Control </i>
//    <loc> ( (unsigned short)((TMR2_CTL >> 0) & 0xFFFF), ((TMR2_CTL = (TMR2_CTL & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TMR2_CTL_PRE </item>
//    <item> SFDITEM_FIELD__TMR2_CTL_UP </item>
//    <item> SFDITEM_FIELD__TMR2_CTL_MODE </item>
//    <item> SFDITEM_FIELD__TMR2_CTL_EN </item>
//    <item> SFDITEM_FIELD__TMR2_CTL_CLK </item>
//    <item> SFDITEM_FIELD__TMR2_CTL_RLD </item>
//    <item> SFDITEM_FIELD__TMR2_CTL_EVTRANGE </item>
//    <item> SFDITEM_FIELD__TMR2_CTL_EVTEN </item>
//    <item> SFDITEM_FIELD__TMR2_CTL_RSTEN </item>
//    <item> SFDITEM_FIELD__TMR2_CTL_SYNCBYP </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TMR2_CLRINT  -------------------------------
// SVD Line: 218

unsigned short TMR2_CLRINT __AT (0x4000080C);



// -----------------------------  Field Item: TMR2_CLRINT_TIMEOUT  --------------------------------
// SVD Line: 225

//  <item> SFDITEM_FIELD__TMR2_CLRINT_TIMEOUT
//    <name> TIMEOUT </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x4000080C) Clear timeout interrupt </i>
//    <check> 
//      <loc> ( (unsigned short) TMR2_CLRINT ) </loc>
//      <o.0..0> TIMEOUT
//    </check>
//  </item>
//  


// -----------------------------  Field Item: TMR2_CLRINT_EVTCAPT  --------------------------------
// SVD Line: 232

//  <item> SFDITEM_FIELD__TMR2_CLRINT_EVTCAPT
//    <name> EVTCAPT </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x4000080C) Clear captured event interrupt </i>
//    <check> 
//      <loc> ( (unsigned short) TMR2_CLRINT ) </loc>
//      <o.1..1> EVTCAPT
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: TMR2_CLRINT  ----------------------------------
// SVD Line: 218

//  <rtree> SFDITEM_REG__TMR2_CLRINT
//    <name> CLRINT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000080C) Clear Interrupt </i>
//    <loc> ( (unsigned short)((TMR2_CLRINT >> 0) & 0xFFFF), ((TMR2_CLRINT = (TMR2_CLRINT & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TMR2_CLRINT_TIMEOUT </item>
//    <item> SFDITEM_FIELD__TMR2_CLRINT_EVTCAPT </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TMR2_CAPTURE  ------------------------------
// SVD Line: 241

unsigned short TMR2_CAPTURE __AT (0x40000810);



// -----------------------------  Field Item: TMR2_CAPTURE_VALUE  ---------------------------------
// SVD Line: 248

//  <item> SFDITEM_FIELD__TMR2_CAPTURE_VALUE
//    <name> VALUE </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40000810) 16-bit captured value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TMR2_CAPTURE >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TMR2_CAPTURE  ----------------------------------
// SVD Line: 241

//  <rtree> SFDITEM_REG__TMR2_CAPTURE
//    <name> CAPTURE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000810) Capture </i>
//    <loc> ( (unsigned short)((TMR2_CAPTURE >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TMR2_CAPTURE_VALUE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TMR2_ALOAD  -------------------------------
// SVD Line: 257

unsigned short TMR2_ALOAD __AT (0x40000814);



// ------------------------------  Field Item: TMR2_ALOAD_VALUE  ----------------------------------
// SVD Line: 264

//  <item> SFDITEM_FIELD__TMR2_ALOAD_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000814) Load value, asynchronous </i>
//    <edit> 
//      <loc> ( (unsigned short)((TMR2_ALOAD >> 0) & 0xFFFF), ((TMR2_ALOAD = (TMR2_ALOAD & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TMR2_ALOAD  -----------------------------------
// SVD Line: 257

//  <rtree> SFDITEM_REG__TMR2_ALOAD
//    <name> ALOAD </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000814) 16-bit Load Value, Asynchronous </i>
//    <loc> ( (unsigned short)((TMR2_ALOAD >> 0) & 0xFFFF), ((TMR2_ALOAD = (TMR2_ALOAD & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TMR2_ALOAD_VALUE </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TMR2_ACURCNT  ------------------------------
// SVD Line: 279

unsigned short TMR2_ACURCNT __AT (0x40000818);



// -----------------------------  Field Item: TMR2_ACURCNT_VALUE  ---------------------------------
// SVD Line: 286

//  <item> SFDITEM_FIELD__TMR2_ACURCNT_VALUE
//    <name> VALUE </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40000818) Counter value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TMR2_ACURCNT >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TMR2_ACURCNT  ----------------------------------
// SVD Line: 279

//  <rtree> SFDITEM_REG__TMR2_ACURCNT
//    <name> ACURCNT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000818) 16-bit Timer Value, Asynchronous </i>
//    <loc> ( (unsigned short)((TMR2_ACURCNT >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TMR2_ACURCNT_VALUE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TMR2_STAT  --------------------------------
// SVD Line: 295

unsigned short TMR2_STAT __AT (0x4000081C);



// ------------------------------  Field Item: TMR2_STAT_TIMEOUT  ---------------------------------
// SVD Line: 302

//  <item> SFDITEM_FIELD__TMR2_STAT_TIMEOUT
//    <name> TIMEOUT </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x4000081C) Timeout event occurred </i>
//    <check> 
//      <loc> ( (unsigned short) TMR2_STAT ) </loc>
//      <o.0..0> TIMEOUT
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TMR2_STAT_CAPTURE  ---------------------------------
// SVD Line: 309

//  <item> SFDITEM_FIELD__TMR2_STAT_CAPTURE
//    <name> CAPTURE </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x4000081C) Capture event pending </i>
//    <check> 
//      <loc> ( (unsigned short) TMR2_STAT ) </loc>
//      <o.1..1> CAPTURE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TMR2_STAT_BUSY  -----------------------------------
// SVD Line: 316

//  <item> SFDITEM_FIELD__TMR2_STAT_BUSY
//    <name> BUSY </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x4000081C) Timer Busy </i>
//    <check> 
//      <loc> ( (unsigned short) TMR2_STAT ) </loc>
//      <o.6..6> BUSY
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TMR2_STAT_PDOK  -----------------------------------
// SVD Line: 323

//  <item> SFDITEM_FIELD__TMR2_STAT_PDOK
//    <name> PDOK </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x4000081C) Clear Interrupt Register synchronization </i>
//    <check> 
//      <loc> ( (unsigned short) TMR2_STAT ) </loc>
//      <o.7..7> PDOK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TMR2_STAT_CNTRST  ----------------------------------
// SVD Line: 330

//  <item> SFDITEM_FIELD__TMR2_STAT_CNTRST
//    <name> CNTRST </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x4000081C) Counter reset occurring </i>
//    <check> 
//      <loc> ( (unsigned short) TMR2_STAT ) </loc>
//      <o.8..8> CNTRST
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TMR2_STAT  -----------------------------------
// SVD Line: 295

//  <rtree> SFDITEM_REG__TMR2_STAT
//    <name> STAT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000081C) Status </i>
//    <loc> ( (unsigned short)((TMR2_STAT >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TMR2_STAT_TIMEOUT </item>
//    <item> SFDITEM_FIELD__TMR2_STAT_CAPTURE </item>
//    <item> SFDITEM_FIELD__TMR2_STAT_BUSY </item>
//    <item> SFDITEM_FIELD__TMR2_STAT_PDOK </item>
//    <item> SFDITEM_FIELD__TMR2_STAT_CNTRST </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TMR2_PWMCTL  -------------------------------
// SVD Line: 339

unsigned short TMR2_PWMCTL __AT (0x40000820);



// ------------------------------  Field Item: TMR2_PWMCTL_MATCH  ---------------------------------
// SVD Line: 346

//  <item> SFDITEM_FIELD__TMR2_PWMCTL_MATCH
//    <name> MATCH </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000820) PWM Match enabled </i>
//    <check> 
//      <loc> ( (unsigned short) TMR2_PWMCTL ) </loc>
//      <o.0..0> MATCH
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TMR2_PWMCTL_IDLESTATE  -------------------------------
// SVD Line: 359

//  <item> SFDITEM_FIELD__TMR2_PWMCTL_IDLESTATE
//    <name> IDLESTATE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000820) PWM Idle State </i>
//    <check> 
//      <loc> ( (unsigned short) TMR2_PWMCTL ) </loc>
//      <o.1..1> IDLESTATE
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: TMR2_PWMCTL  ----------------------------------
// SVD Line: 339

//  <rtree> SFDITEM_REG__TMR2_PWMCTL
//    <name> PWMCTL </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000820) PWM Control Register </i>
//    <loc> ( (unsigned short)((TMR2_PWMCTL >> 0) & 0xFFFF), ((TMR2_PWMCTL = (TMR2_PWMCTL & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TMR2_PWMCTL_MATCH </item>
//    <item> SFDITEM_FIELD__TMR2_PWMCTL_IDLESTATE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TMR2_PWMMATCH  ------------------------------
// SVD Line: 374

unsigned short TMR2_PWMMATCH __AT (0x40000824);



// -----------------------------  Field Item: TMR2_PWMMATCH_VALUE  --------------------------------
// SVD Line: 381

//  <item> SFDITEM_FIELD__TMR2_PWMMATCH_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000824) PWM Match Value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TMR2_PWMMATCH >> 0) & 0xFFFF), ((TMR2_PWMMATCH = (TMR2_PWMMATCH & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TMR2_PWMMATCH  ---------------------------------
// SVD Line: 374

//  <rtree> SFDITEM_REG__TMR2_PWMMATCH
//    <name> PWMMATCH </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000824) PWM Match Value </i>
//    <loc> ( (unsigned short)((TMR2_PWMMATCH >> 0) & 0xFFFF), ((TMR2_PWMMATCH = (TMR2_PWMMATCH & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TMR2_PWMMATCH_VALUE </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: TMR2  -------------------------------------
// SVD Line: 407

//  <view> TMR2
//    <name> TMR2 </name>
//    <item> SFDITEM_REG__TMR2_LOAD </item>
//    <item> SFDITEM_REG__TMR2_CURCNT </item>
//    <item> SFDITEM_REG__TMR2_CTL </item>
//    <item> SFDITEM_REG__TMR2_CLRINT </item>
//    <item> SFDITEM_REG__TMR2_CAPTURE </item>
//    <item> SFDITEM_REG__TMR2_ALOAD </item>
//    <item> SFDITEM_REG__TMR2_ACURCNT </item>
//    <item> SFDITEM_REG__TMR2_STAT </item>
//    <item> SFDITEM_REG__TMR2_PWMCTL </item>
//    <item> SFDITEM_REG__TMR2_PWMMATCH </item>
//  </view>
//  


// -----------------------------  Register Item Address: RTC0_CR0  --------------------------------
// SVD Line: 432

unsigned short RTC0_CR0 __AT (0x40001000);



// -------------------------------  Field Item: RTC0_CR0_CNTEN  -----------------------------------
// SVD Line: 439

//  <item> SFDITEM_FIELD__RTC0_CR0_CNTEN
//    <name> CNTEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001000) Global enable for the RTC </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_CR0 ) </loc>
//      <o.0..0> CNTEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RTC0_CR0_ALMEN  -----------------------------------
// SVD Line: 446

//  <item> SFDITEM_FIELD__RTC0_CR0_ALMEN
//    <name> ALMEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40001000) Enable the RTC alarm (absolute) operation </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_CR0 ) </loc>
//      <o.1..1> ALMEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC0_CR0_ALMINTEN  ---------------------------------
// SVD Line: 453

//  <item> SFDITEM_FIELD__RTC0_CR0_ALMINTEN
//    <name> ALMINTEN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001000) Enable sourced alarm interrupts to the CPU </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_CR0 ) </loc>
//      <o.2..2> ALMINTEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RTC0_CR0_TRMEN  -----------------------------------
// SVD Line: 460

//  <item> SFDITEM_FIELD__RTC0_CR0_TRMEN
//    <name> TRMEN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001000) Enable RTC digital trimming </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_CR0 ) </loc>
//      <o.3..3> TRMEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC0_CR0_MOD60ALMEN  --------------------------------
// SVD Line: 467

//  <item> SFDITEM_FIELD__RTC0_CR0_MOD60ALMEN
//    <name> MOD60ALMEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40001000) Enable RTC modulo-60 counting of time past a modulo-60 boundary </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_CR0 ) </loc>
//      <o.4..4> MOD60ALMEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC0_CR0_MOD60ALM  ---------------------------------
// SVD Line: 474

//  <item> SFDITEM_FIELD__RTC0_CR0_MOD60ALM
//    <name> MOD60ALM </name>
//    <rw> 
//    <i> [Bits 10..5] RW (@ 0x40001000) \nPeriodic, modulo-60 alarm time in prescaled RTC time units beyond a modulo-60 boundary\n0 : Reserved - do not use\n1 : Reserved - do not use\n2 : Reserved - do not use\n3 : Reserved - do not use\n4 : Reserved - do not use\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use\n16 : Reserved - do not use\n17 : Reserved - do not use\n18 : Reserved - do not use\n19 : Reserved - do not use\n20 : Reserved - do not use\n21 : Reserved - do not use\n22 : Reserved - do not use\n23 : Reserved - do not use\n24 : Reserved - do not use\n25 : Reserved - do not use\n26 : Reserved - do not use\n27 : Reserved - do not use\n28 : Reserved - do not use\n29 : Reserved - do not use\n30 : EX_30_TIME_UNITS = Example of setting a modulo-60 periodic interrupt from the RTC to be issued to the CPU at 30 time units past a modulo-60 boundary.\n31 : Reserved - do not use\n32 : Reserved - do not use\n33 : Reserved - do not use\n34 : Reserved - do not use\n35 : Reserved - do not use\n36 : Reserved - do not use\n37 : Reserved - do not use\n38 : Reserved - do not use\n39 : Reserved - do not use\n40 : Reserved - do not use\n41 : Reserved - do not use\n42 : Reserved - do not use\n43 : Reserved - do not use\n44 : Reserved - do not use\n45 : Reserved - do not use\n46 : Reserved - do not use\n47 : Reserved - do not use\n48 : Reserved - do not use\n49 : Reserved - do not use\n50 : Reserved - do not use\n51 : Reserved - do not use\n52 : Reserved - do not use\n53 : Reserved - do not use\n54 : Reserved - do not use\n55 : EX_55_TIME_UNITS = Example of setting a modulo-60 periodic interrupt from the RTC to be issued to the CPU at 55 time units past a modulo-60 boundary.\n56 : Reserved - do not use\n57 : Reserved - do not use\n58 : Reserved - do not use\n59 : Reserved - do not use\n60 : Reserved - do not use\n61 : Reserved - do not use\n62 : Reserved - do not use\n63 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned short) RTC0_CR0 ) </loc>
//      <o.10..5> MOD60ALM
//        <0=> 0: 
//        <1=> 1: 
//        <2=> 2: 
//        <3=> 3: 
//        <4=> 4: 
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//        <16=> 16: 
//        <17=> 17: 
//        <18=> 18: 
//        <19=> 19: 
//        <20=> 20: 
//        <21=> 21: 
//        <22=> 22: 
//        <23=> 23: 
//        <24=> 24: 
//        <25=> 25: 
//        <26=> 26: 
//        <27=> 27: 
//        <28=> 28: 
//        <29=> 29: 
//        <30=> 30: EX_30_TIME_UNITS = Example of setting a modulo-60 periodic interrupt from the RTC to be issued to the CPU at 30 time units past a modulo-60 boundary.
//        <31=> 31: 
//        <32=> 32: 
//        <33=> 33: 
//        <34=> 34: 
//        <35=> 35: 
//        <36=> 36: 
//        <37=> 37: 
//        <38=> 38: 
//        <39=> 39: 
//        <40=> 40: 
//        <41=> 41: 
//        <42=> 42: 
//        <43=> 43: 
//        <44=> 44: 
//        <45=> 45: 
//        <46=> 46: 
//        <47=> 47: 
//        <48=> 48: 
//        <49=> 49: 
//        <50=> 50: 
//        <51=> 51: 
//        <52=> 52: 
//        <53=> 53: 
//        <54=> 54: 
//        <55=> 55: EX_55_TIME_UNITS = Example of setting a modulo-60 periodic interrupt from the RTC to be issued to the CPU at 55 time units past a modulo-60 boundary.
//        <56=> 56: 
//        <57=> 57: 
//        <58=> 58: 
//        <59=> 59: 
//        <60=> 60: 
//        <61=> 61: 
//        <62=> 62: 
//        <63=> 63: 
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: RTC0_CR0_MOD60ALMINTEN  -------------------------------
// SVD Line: 493

//  <item> SFDITEM_FIELD__RTC0_CR0_MOD60ALMINTEN
//    <name> MOD60ALMINTEN </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40001000) Enable periodic Modulo-60 RTC alarm sourced interrupts to the CPU </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_CR0 ) </loc>
//      <o.11..11> MOD60ALMINTEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC0_CR0_ISOINTEN  ---------------------------------
// SVD Line: 500

//  <item> SFDITEM_FIELD__RTC0_CR0_ISOINTEN
//    <name> ISOINTEN </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40001000) Enable RTC power-domain isolation sourced interrupts to the CPU when isolation of the RTC power domain is activated and subsequently de-activated </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_CR0 ) </loc>
//      <o.12..12> ISOINTEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RTC0_CR0_WPNDERRINTEN  -------------------------------
// SVD Line: 507

//  <item> SFDITEM_FIELD__RTC0_CR0_WPNDERRINTEN
//    <name> WPNDERRINTEN </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40001000) Enable write pending error sourced interrupts to the CPU when an RTC register-write pending error occurs </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_CR0 ) </loc>
//      <o.13..13> WPNDERRINTEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC0_CR0_WSYNCINTEN  --------------------------------
// SVD Line: 514

//  <item> SFDITEM_FIELD__RTC0_CR0_WSYNCINTEN
//    <name> WSYNCINTEN </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40001000) Enable write synchronization sourced interrupts to the CPU </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_CR0 ) </loc>
//      <o.14..14> WSYNCINTEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC0_CR0_WPNDINTEN  ---------------------------------
// SVD Line: 521

//  <item> SFDITEM_FIELD__RTC0_CR0_WPNDINTEN
//    <name> WPNDINTEN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40001000) Enable write pending sourced interrupts to the CPU </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_CR0 ) </loc>
//      <o.15..15> WPNDINTEN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: RTC0_CR0  ------------------------------------
// SVD Line: 432

//  <rtree> SFDITEM_REG__RTC0_CR0
//    <name> CR0 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001000) RTC Control 0 </i>
//    <loc> ( (unsigned short)((RTC0_CR0 >> 0) & 0xFFFF), ((RTC0_CR0 = (RTC0_CR0 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC0_CR0_CNTEN </item>
//    <item> SFDITEM_FIELD__RTC0_CR0_ALMEN </item>
//    <item> SFDITEM_FIELD__RTC0_CR0_ALMINTEN </item>
//    <item> SFDITEM_FIELD__RTC0_CR0_TRMEN </item>
//    <item> SFDITEM_FIELD__RTC0_CR0_MOD60ALMEN </item>
//    <item> SFDITEM_FIELD__RTC0_CR0_MOD60ALM </item>
//    <item> SFDITEM_FIELD__RTC0_CR0_MOD60ALMINTEN </item>
//    <item> SFDITEM_FIELD__RTC0_CR0_ISOINTEN </item>
//    <item> SFDITEM_FIELD__RTC0_CR0_WPNDERRINTEN </item>
//    <item> SFDITEM_FIELD__RTC0_CR0_WSYNCINTEN </item>
//    <item> SFDITEM_FIELD__RTC0_CR0_WPNDINTEN </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTC0_SR0  --------------------------------
// SVD Line: 530

unsigned short RTC0_SR0 __AT (0x40001004);



// -------------------------------  Field Item: RTC0_SR0_ALMINT  ----------------------------------
// SVD Line: 537

//  <item> SFDITEM_FIELD__RTC0_SR0_ALMINT
//    <name> ALMINT </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40001004) Alarm interrupt source </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR0 ) </loc>
//      <o.1..1> ALMINT
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RTC0_SR0_MOD60ALMINT  --------------------------------
// SVD Line: 544

//  <item> SFDITEM_FIELD__RTC0_SR0_MOD60ALMINT
//    <name> MOD60ALMINT </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001004) Modulo-60 RTC alarm interrupt source </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR0 ) </loc>
//      <o.2..2> MOD60ALMINT
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RTC0_SR0_ISOINT  ----------------------------------
// SVD Line: 551

//  <item> SFDITEM_FIELD__RTC0_SR0_ISOINT
//    <name> ISOINT </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001004) RTC power-domain isolation interrupt source </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR0 ) </loc>
//      <o.3..3> ISOINT
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC0_SR0_WPNDERRINT  --------------------------------
// SVD Line: 558

//  <item> SFDITEM_FIELD__RTC0_SR0_WPNDERRINT
//    <name> WPNDERRINT </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40001004) Write pending error interrupt source </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR0 ) </loc>
//      <o.4..4> WPNDERRINT
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC0_SR0_WSYNCINT  ---------------------------------
// SVD Line: 565

//  <item> SFDITEM_FIELD__RTC0_SR0_WSYNCINT
//    <name> WSYNCINT </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40001004) Write synchronization interrupt </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR0 ) </loc>
//      <o.5..5> WSYNCINT
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC0_SR0_WPNDINT  ----------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__RTC0_SR0_WPNDINT
//    <name> WPNDINT </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40001004) Write pending interrupt </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR0 ) </loc>
//      <o.6..6> WPNDINT
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC0_SR0_WSYNCCR0  ---------------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__RTC0_SR0_WSYNCCR0
//    <name> WSYNCCR0 </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40001004) Synchronization status of posted writes to RTC Control 0 Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR0 ) </loc>
//      <o.7..7> WSYNCCR0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC0_SR0_WSYNCSR0  ---------------------------------
// SVD Line: 586

//  <item> SFDITEM_FIELD__RTC0_SR0_WSYNCSR0
//    <name> WSYNCSR0 </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x40001004) Synchronization status of posted clearances to interrupt sources in RTC Status 0 Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR0 ) </loc>
//      <o.8..8> WSYNCSR0
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC0_SR0_WSYNCCNT0  ---------------------------------
// SVD Line: 593

//  <item> SFDITEM_FIELD__RTC0_SR0_WSYNCCNT0
//    <name> WSYNCCNT0 </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x40001004) Synchronization status of posted writes to RTC Count 0 Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR0 ) </loc>
//      <o.9..9> WSYNCCNT0
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC0_SR0_WSYNCCNT1  ---------------------------------
// SVD Line: 600

//  <item> SFDITEM_FIELD__RTC0_SR0_WSYNCCNT1
//    <name> WSYNCCNT1 </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x40001004) Synchronization status of posted writes to RTC Count 1 Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR0 ) </loc>
//      <o.10..10> WSYNCCNT1
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC0_SR0_WSYNCALM0  ---------------------------------
// SVD Line: 607

//  <item> SFDITEM_FIELD__RTC0_SR0_WSYNCALM0
//    <name> WSYNCALM0 </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x40001004) Synchronization status of posted writes to RTC Alarm 0 Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR0 ) </loc>
//      <o.11..11> WSYNCALM0
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC0_SR0_WSYNCALM1  ---------------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__RTC0_SR0_WSYNCALM1
//    <name> WSYNCALM1 </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x40001004) Synchronization status of posted writes to RTC Alarm 1 Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR0 ) </loc>
//      <o.12..12> WSYNCALM1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC0_SR0_WSYNCTRM  ---------------------------------
// SVD Line: 621

//  <item> SFDITEM_FIELD__RTC0_SR0_WSYNCTRM
//    <name> WSYNCTRM </name>
//    <r> 
//    <i> [Bit 13] RO (@ 0x40001004) Synchronization status of posted writes to RTC Trim Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR0 ) </loc>
//      <o.13..13> WSYNCTRM
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RTC0_SR0_ISOENB  ----------------------------------
// SVD Line: 628

//  <item> SFDITEM_FIELD__RTC0_SR0_ISOENB
//    <name> ISOENB </name>
//    <r> 
//    <i> [Bit 14] RO (@ 0x40001004) Visibility status of 32 kHz sourced registers, taking account of power-domain isolation </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR0 ) </loc>
//      <o.14..14> ISOENB
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: RTC0_SR0  ------------------------------------
// SVD Line: 530

//  <rtree> SFDITEM_REG__RTC0_SR0
//    <name> SR0 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001004) RTC Status 0 </i>
//    <loc> ( (unsigned short)((RTC0_SR0 >> 0) & 0xFFFF), ((RTC0_SR0 = (RTC0_SR0 & ~(0x7EUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7E) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC0_SR0_ALMINT </item>
//    <item> SFDITEM_FIELD__RTC0_SR0_MOD60ALMINT </item>
//    <item> SFDITEM_FIELD__RTC0_SR0_ISOINT </item>
//    <item> SFDITEM_FIELD__RTC0_SR0_WPNDERRINT </item>
//    <item> SFDITEM_FIELD__RTC0_SR0_WSYNCINT </item>
//    <item> SFDITEM_FIELD__RTC0_SR0_WPNDINT </item>
//    <item> SFDITEM_FIELD__RTC0_SR0_WSYNCCR0 </item>
//    <item> SFDITEM_FIELD__RTC0_SR0_WSYNCSR0 </item>
//    <item> SFDITEM_FIELD__RTC0_SR0_WSYNCCNT0 </item>
//    <item> SFDITEM_FIELD__RTC0_SR0_WSYNCCNT1 </item>
//    <item> SFDITEM_FIELD__RTC0_SR0_WSYNCALM0 </item>
//    <item> SFDITEM_FIELD__RTC0_SR0_WSYNCALM1 </item>
//    <item> SFDITEM_FIELD__RTC0_SR0_WSYNCTRM </item>
//    <item> SFDITEM_FIELD__RTC0_SR0_ISOENB </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTC0_SR1  --------------------------------
// SVD Line: 637

unsigned short RTC0_SR1 __AT (0x40001008);



// ------------------------------  Field Item: RTC0_SR1_WPNDCR0  ----------------------------------
// SVD Line: 644

//  <item> SFDITEM_FIELD__RTC0_SR1_WPNDCR0
//    <name> WPNDCR0 </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40001008) Pending status of posted writes to RTC Control 0 Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR1 ) </loc>
//      <o.7..7> WPNDCR0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC0_SR1_WPNDSR0  ----------------------------------
// SVD Line: 651

//  <item> SFDITEM_FIELD__RTC0_SR1_WPNDSR0
//    <name> WPNDSR0 </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x40001008) Pending status of posted clearances of interrupt sources in RTC Status 0 Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR1 ) </loc>
//      <o.8..8> WPNDSR0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC0_SR1_WPNDCNT0  ---------------------------------
// SVD Line: 658

//  <item> SFDITEM_FIELD__RTC0_SR1_WPNDCNT0
//    <name> WPNDCNT0 </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x40001008) Pending status of posted writes to RTC Count 0 Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR1 ) </loc>
//      <o.9..9> WPNDCNT0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC0_SR1_WPNDCNT1  ---------------------------------
// SVD Line: 665

//  <item> SFDITEM_FIELD__RTC0_SR1_WPNDCNT1
//    <name> WPNDCNT1 </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x40001008) Pending status of posted writes to RTC Count 1 Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR1 ) </loc>
//      <o.10..10> WPNDCNT1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC0_SR1_WPNDALM0  ---------------------------------
// SVD Line: 672

//  <item> SFDITEM_FIELD__RTC0_SR1_WPNDALM0
//    <name> WPNDALM0 </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x40001008) Pending status of posted writes to RTC ALARM 0 Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR1 ) </loc>
//      <o.11..11> WPNDALM0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC0_SR1_WPNDALM1  ---------------------------------
// SVD Line: 679

//  <item> SFDITEM_FIELD__RTC0_SR1_WPNDALM1
//    <name> WPNDALM1 </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x40001008) Pending status of posted writes to RTC ALARM 1 Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR1 ) </loc>
//      <o.12..12> WPNDALM1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC0_SR1_WPNDTRM  ----------------------------------
// SVD Line: 686

//  <item> SFDITEM_FIELD__RTC0_SR1_WPNDTRM
//    <name> WPNDTRM </name>
//    <r> 
//    <i> [Bit 13] RO (@ 0x40001008) Pending status of posted writes to RTC Trim Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR1 ) </loc>
//      <o.13..13> WPNDTRM
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: RTC0_SR1  ------------------------------------
// SVD Line: 637

//  <rtree> SFDITEM_REG__RTC0_SR1
//    <name> SR1 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001008) RTC Status 1 </i>
//    <loc> ( (unsigned short)((RTC0_SR1 >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__RTC0_SR1_WPNDCR0 </item>
//    <item> SFDITEM_FIELD__RTC0_SR1_WPNDSR0 </item>
//    <item> SFDITEM_FIELD__RTC0_SR1_WPNDCNT0 </item>
//    <item> SFDITEM_FIELD__RTC0_SR1_WPNDCNT1 </item>
//    <item> SFDITEM_FIELD__RTC0_SR1_WPNDALM0 </item>
//    <item> SFDITEM_FIELD__RTC0_SR1_WPNDALM1 </item>
//    <item> SFDITEM_FIELD__RTC0_SR1_WPNDTRM </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC0_CNT0  --------------------------------
// SVD Line: 695

unsigned short RTC0_CNT0 __AT (0x4000100C);



// -------------------------------  Field Item: RTC0_CNT0_VALUE  ----------------------------------
// SVD Line: 702

//  <item> SFDITEM_FIELD__RTC0_CNT0_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000100C) Lower 16 prescaled (non-fractional) bits of the RTC real-time count </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTC0_CNT0 >> 0) & 0xFFFF), ((RTC0_CNT0 = (RTC0_CNT0 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC0_CNT0  -----------------------------------
// SVD Line: 695

//  <rtree> SFDITEM_REG__RTC0_CNT0
//    <name> CNT0 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000100C) RTC Count 0 </i>
//    <loc> ( (unsigned short)((RTC0_CNT0 >> 0) & 0xFFFF), ((RTC0_CNT0 = (RTC0_CNT0 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC0_CNT0_VALUE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC0_CNT1  --------------------------------
// SVD Line: 717

unsigned short RTC0_CNT1 __AT (0x40001010);



// -------------------------------  Field Item: RTC0_CNT1_VALUE  ----------------------------------
// SVD Line: 724

//  <item> SFDITEM_FIELD__RTC0_CNT1_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001010) Upper 16 prescaled (non-fractional) bits of the RTC real-time count </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTC0_CNT1 >> 0) & 0xFFFF), ((RTC0_CNT1 = (RTC0_CNT1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC0_CNT1  -----------------------------------
// SVD Line: 717

//  <rtree> SFDITEM_REG__RTC0_CNT1
//    <name> CNT1 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001010) RTC Count 1 </i>
//    <loc> ( (unsigned short)((RTC0_CNT1 >> 0) & 0xFFFF), ((RTC0_CNT1 = (RTC0_CNT1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC0_CNT1_VALUE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC0_ALM0  --------------------------------
// SVD Line: 739

unsigned short RTC0_ALM0 __AT (0x40001014);



// -------------------------------  Field Item: RTC0_ALM0_VALUE  ----------------------------------
// SVD Line: 746

//  <item> SFDITEM_FIELD__RTC0_ALM0_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001014) Lower 16 prescaled (that is, non-fractional) bits of the RTC alarm target time </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTC0_ALM0 >> 0) & 0xFFFF), ((RTC0_ALM0 = (RTC0_ALM0 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC0_ALM0  -----------------------------------
// SVD Line: 739

//  <rtree> SFDITEM_REG__RTC0_ALM0
//    <name> ALM0 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001014) RTC Alarm 0 </i>
//    <loc> ( (unsigned short)((RTC0_ALM0 >> 0) & 0xFFFF), ((RTC0_ALM0 = (RTC0_ALM0 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC0_ALM0_VALUE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC0_ALM1  --------------------------------
// SVD Line: 761

unsigned short RTC0_ALM1 __AT (0x40001018);



// -------------------------------  Field Item: RTC0_ALM1_VALUE  ----------------------------------
// SVD Line: 768

//  <item> SFDITEM_FIELD__RTC0_ALM1_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001018) Upper 16 prescaled (non-fractional) bits of the RTC alarm target time </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTC0_ALM1 >> 0) & 0xFFFF), ((RTC0_ALM1 = (RTC0_ALM1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC0_ALM1  -----------------------------------
// SVD Line: 761

//  <rtree> SFDITEM_REG__RTC0_ALM1
//    <name> ALM1 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001018) RTC Alarm 1 </i>
//    <loc> ( (unsigned short)((RTC0_ALM1 >> 0) & 0xFFFF), ((RTC0_ALM1 = (RTC0_ALM1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC0_ALM1_VALUE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTC0_TRM  --------------------------------
// SVD Line: 783

unsigned short RTC0_TRM __AT (0x4000101C);



// -------------------------------  Field Item: RTC0_TRM_VALUE  -----------------------------------
// SVD Line: 790

//  <item> SFDITEM_FIELD__RTC0_TRM_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x4000101C) Trim value in prescaled RTC time units to be added or subtracted from the RTC count at the end of a periodic interval selected by RTC Trim Register </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC0_TRM >> 0) & 0x7), ((RTC0_TRM = (RTC0_TRM & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: RTC0_TRM_ADD  ------------------------------------
// SVD Line: 797

//  <item> SFDITEM_FIELD__RTC0_TRM_ADD
//    <name> ADD </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000101C) Trim Polarity </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_TRM ) </loc>
//      <o.3..3> ADD
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC0_TRM_IVL  ------------------------------------
// SVD Line: 804

//  <item> SFDITEM_FIELD__RTC0_TRM_IVL
//    <name> IVL </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x4000101C) Trim interval in prescaled RTC time units </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC0_TRM >> 4) & 0x3), ((RTC0_TRM = (RTC0_TRM & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: RTC0_TRM_IVL2EXPMIN  --------------------------------
// SVD Line: 811

//  <item> SFDITEM_FIELD__RTC0_TRM_IVL2EXPMIN
//    <name> IVL2EXPMIN </name>
//    <rw> 
//    <i> [Bits 9..6] RW (@ 0x4000101C) Minimum power-of-two interval of prescaled RTC time units which RTC Trim Register can select </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC0_TRM >> 6) & 0xF), ((RTC0_TRM = (RTC0_TRM & ~(0xFUL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC0_TRM  ------------------------------------
// SVD Line: 783

//  <rtree> SFDITEM_REG__RTC0_TRM
//    <name> TRM </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000101C) RTC Trim </i>
//    <loc> ( (unsigned short)((RTC0_TRM >> 0) & 0xFFFF), ((RTC0_TRM = (RTC0_TRM & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC0_TRM_VALUE </item>
//    <item> SFDITEM_FIELD__RTC0_TRM_ADD </item>
//    <item> SFDITEM_FIELD__RTC0_TRM_IVL </item>
//    <item> SFDITEM_FIELD__RTC0_TRM_IVL2EXPMIN </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTC0_GWY  --------------------------------
// SVD Line: 826

unsigned short RTC0_GWY __AT (0x40001020);



// -------------------------------  Field Item: RTC0_GWY_SWKEY  -----------------------------------
// SVD Line: 833

//  <item> SFDITEM_FIELD__RTC0_GWY_SWKEY
//    <name> SWKEY </name>
//    <w> 
//    <i> [Bits 15..0] WO (@ 0x40001020) Software-keyed command issued by the CPU </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTC0_GWY >> 0) & 0x0), ((RTC0_GWY = (RTC0_GWY & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC0_GWY  ------------------------------------
// SVD Line: 826

//  <rtree> SFDITEM_REG__RTC0_GWY
//    <name> GWY </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001020) RTC Gateway </i>
//    <loc> ( (unsigned short)((RTC0_GWY >> 0) & 0xFFFF), ((RTC0_GWY = (RTC0_GWY & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC0_GWY_SWKEY </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTC0_CR1  --------------------------------
// SVD Line: 848

unsigned short RTC0_CR1 __AT (0x40001028);



// ------------------------------  Field Item: RTC0_CR1_CNTINTEN  ---------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__RTC0_CR1_CNTINTEN
//    <name> CNTINTEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001028) Enable for the RTC count interrupt source </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_CR1 ) </loc>
//      <o.0..0> CNTINTEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC0_CR1_PSINTEN  ----------------------------------
// SVD Line: 862

//  <item> SFDITEM_FIELD__RTC0_CR1_PSINTEN
//    <name> PSINTEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40001028) Enable for the prescaled, modulo-1 interrupt source </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_CR1 ) </loc>
//      <o.1..1> PSINTEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RTC0_CR1_RTCTRMINTEN  --------------------------------
// SVD Line: 869

//  <item> SFDITEM_FIELD__RTC0_CR1_RTCTRMINTEN
//    <name> RTCTRMINTEN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001028) Enable for the RTC Trim interrupt source </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_CR1 ) </loc>
//      <o.2..2> RTCTRMINTEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RTC0_CR1_CNTROLLINTEN  -------------------------------
// SVD Line: 876

//  <item> SFDITEM_FIELD__RTC0_CR1_CNTROLLINTEN
//    <name> CNTROLLINTEN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001028) Enable for the RTC count roll-over interrupt source in RTC Status 2 Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_CR1 ) </loc>
//      <o.3..3> CNTROLLINTEN
//    </check>
//  </item>
//  


// -------------------------  Field Item: RTC0_CR1_CNTMOD60ROLLINTEN  -----------------------------
// SVD Line: 883

//  <item> SFDITEM_FIELD__RTC0_CR1_CNTMOD60ROLLINTEN
//    <name> CNTMOD60ROLLINTEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40001028) Enable for the RTC modulo-60 count roll-over interrupt source in RTC Status 2 Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_CR1 ) </loc>
//      <o.4..4> CNTMOD60ROLLINTEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RTC0_CR1_PRESCALE2EXP  -------------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__RTC0_CR1_PRESCALE2EXP
//    <name> PRESCALE2EXP </name>
//    <rw> 
//    <i> [Bits 8..5] RW (@ 0x40001028) Prescale power of 2 division factor for the RTC base clock </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC0_CR1 >> 5) & 0xF), ((RTC0_CR1 = (RTC0_CR1 & ~(0xFUL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC0_CR1  ------------------------------------
// SVD Line: 848

//  <rtree> SFDITEM_REG__RTC0_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001028) RTC Control 1 </i>
//    <loc> ( (unsigned short)((RTC0_CR1 >> 0) & 0xFFFF), ((RTC0_CR1 = (RTC0_CR1 & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC0_CR1_CNTINTEN </item>
//    <item> SFDITEM_FIELD__RTC0_CR1_PSINTEN </item>
//    <item> SFDITEM_FIELD__RTC0_CR1_RTCTRMINTEN </item>
//    <item> SFDITEM_FIELD__RTC0_CR1_CNTROLLINTEN </item>
//    <item> SFDITEM_FIELD__RTC0_CR1_CNTMOD60ROLLINTEN </item>
//    <item> SFDITEM_FIELD__RTC0_CR1_PRESCALE2EXP </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTC0_SR2  --------------------------------
// SVD Line: 899

unsigned short RTC0_SR2 __AT (0x4000102C);



// -------------------------------  Field Item: RTC0_SR2_CNTINT  ----------------------------------
// SVD Line: 906

//  <item> SFDITEM_FIELD__RTC0_SR2_CNTINT
//    <name> CNTINT </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000102C) RTC count interrupt source </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR2 ) </loc>
//      <o.0..0> CNTINT
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RTC0_SR2_PSINT  -----------------------------------
// SVD Line: 913

//  <item> SFDITEM_FIELD__RTC0_SR2_PSINT
//    <name> PSINT </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000102C) RTC prescaled, modulo-1 boundary interrupt source </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR2 ) </loc>
//      <o.1..1> PSINT
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RTC0_SR2_TRMINT  ----------------------------------
// SVD Line: 920

//  <item> SFDITEM_FIELD__RTC0_SR2_TRMINT
//    <name> TRMINT </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000102C) RTC Trim interrupt source </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR2 ) </loc>
//      <o.2..2> TRMINT
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC0_SR2_CNTROLLINT  --------------------------------
// SVD Line: 927

//  <item> SFDITEM_FIELD__RTC0_SR2_CNTROLLINT
//    <name> CNTROLLINT </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000102C) RTC count roll-over interrupt source </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR2 ) </loc>
//      <o.3..3> CNTROLLINT
//    </check>
//  </item>
//  


// --------------------------  Field Item: RTC0_SR2_CNTMOD60ROLLINT  ------------------------------
// SVD Line: 934

//  <item> SFDITEM_FIELD__RTC0_SR2_CNTMOD60ROLLINT
//    <name> CNTMOD60ROLLINT </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000102C) RTC modulo-60 count roll-over interrupt source </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR2 ) </loc>
//      <o.4..4> CNTMOD60ROLLINT
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC0_SR2_CNTROLL  ----------------------------------
// SVD Line: 941

//  <item> SFDITEM_FIELD__RTC0_SR2_CNTROLL
//    <name> CNTROLL </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x4000102C) RTC count roll-over </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR2 ) </loc>
//      <o.5..5> CNTROLL
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RTC0_SR2_CNTMOD60ROLL  -------------------------------
// SVD Line: 948

//  <item> SFDITEM_FIELD__RTC0_SR2_CNTMOD60ROLL
//    <name> CNTMOD60ROLL </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x4000102C) RTC count modulo-60 roll-over </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR2 ) </loc>
//      <o.6..6> CNTMOD60ROLL
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC0_SR2_TRMBDYMIR  ---------------------------------
// SVD Line: 955

//  <item> SFDITEM_FIELD__RTC0_SR2_TRMBDYMIR
//    <name> TRMBDYMIR </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x4000102C) Mirror of the RTCTRMBDY field of RTC Modulo Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR2 ) </loc>
//      <o.7..7> TRMBDYMIR
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC0_SR2_WPNDCR1MIR  --------------------------------
// SVD Line: 962

//  <item> SFDITEM_FIELD__RTC0_SR2_WPNDCR1MIR
//    <name> WPNDCR1MIR </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x4000102C) Pending status of posted writes to RTC Control 1 Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR2 ) </loc>
//      <o.12..12> WPNDCR1MIR
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RTC0_SR2_WPNDALM2MIR  --------------------------------
// SVD Line: 969

//  <item> SFDITEM_FIELD__RTC0_SR2_WPNDALM2MIR
//    <name> WPNDALM2MIR </name>
//    <r> 
//    <i> [Bit 13] RO (@ 0x4000102C) Pending status of posted writes to RTC Alarm 2 Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR2 ) </loc>
//      <o.13..13> WPNDALM2MIR
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RTC0_SR2_WSYNCCR1MIR  --------------------------------
// SVD Line: 976

//  <item> SFDITEM_FIELD__RTC0_SR2_WSYNCCR1MIR
//    <name> WSYNCCR1MIR </name>
//    <r> 
//    <i> [Bit 14] RO (@ 0x4000102C) Synchronization status of posted writes to RTC Control 1 Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR2 ) </loc>
//      <o.14..14> WSYNCCR1MIR
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RTC0_SR2_WSYNCALM2MIR  -------------------------------
// SVD Line: 983

//  <item> SFDITEM_FIELD__RTC0_SR2_WSYNCALM2MIR
//    <name> WSYNCALM2MIR </name>
//    <r> 
//    <i> [Bit 15] RO (@ 0x4000102C) Synchronization status of posted writes to RTC Alarm 2 Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR2 ) </loc>
//      <o.15..15> WSYNCALM2MIR
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: RTC0_SR2  ------------------------------------
// SVD Line: 899

//  <rtree> SFDITEM_REG__RTC0_SR2
//    <name> SR2 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000102C) RTC Status 2 </i>
//    <loc> ( (unsigned short)((RTC0_SR2 >> 0) & 0xFFFF), ((RTC0_SR2 = (RTC0_SR2 & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC0_SR2_CNTINT </item>
//    <item> SFDITEM_FIELD__RTC0_SR2_PSINT </item>
//    <item> SFDITEM_FIELD__RTC0_SR2_TRMINT </item>
//    <item> SFDITEM_FIELD__RTC0_SR2_CNTROLLINT </item>
//    <item> SFDITEM_FIELD__RTC0_SR2_CNTMOD60ROLLINT </item>
//    <item> SFDITEM_FIELD__RTC0_SR2_CNTROLL </item>
//    <item> SFDITEM_FIELD__RTC0_SR2_CNTMOD60ROLL </item>
//    <item> SFDITEM_FIELD__RTC0_SR2_TRMBDYMIR </item>
//    <item> SFDITEM_FIELD__RTC0_SR2_WPNDCR1MIR </item>
//    <item> SFDITEM_FIELD__RTC0_SR2_WPNDALM2MIR </item>
//    <item> SFDITEM_FIELD__RTC0_SR2_WSYNCCR1MIR </item>
//    <item> SFDITEM_FIELD__RTC0_SR2_WSYNCALM2MIR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC0_SNAP0  -------------------------------
// SVD Line: 992

unsigned short RTC0_SNAP0 __AT (0x40001030);



// ------------------------------  Field Item: RTC0_SNAP0_VALUE  ----------------------------------
// SVD Line: 999

//  <item> SFDITEM_FIELD__RTC0_SNAP0_VALUE
//    <name> VALUE </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40001030) Constituent part of the 47-bit RTC Input Capture Channel 0, containing a sticky snapshot of RTC Count 0 Register </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTC0_SNAP0 >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: RTC0_SNAP0  -----------------------------------
// SVD Line: 992

//  <rtree> SFDITEM_REG__RTC0_SNAP0
//    <name> SNAP0 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001030) RTC Snapshot 0 </i>
//    <loc> ( (unsigned short)((RTC0_SNAP0 >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__RTC0_SNAP0_VALUE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC0_SNAP1  -------------------------------
// SVD Line: 1008

unsigned short RTC0_SNAP1 __AT (0x40001034);



// ------------------------------  Field Item: RTC0_SNAP1_VALUE  ----------------------------------
// SVD Line: 1015

//  <item> SFDITEM_FIELD__RTC0_SNAP1_VALUE
//    <name> VALUE </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40001034) Part of the 47-bit RTC Input Capture Channel 0 containing a sticky snapshot of RTC Count 1 Register </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTC0_SNAP1 >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: RTC0_SNAP1  -----------------------------------
// SVD Line: 1008

//  <rtree> SFDITEM_REG__RTC0_SNAP1
//    <name> SNAP1 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001034) RTC Snapshot 1 </i>
//    <loc> ( (unsigned short)((RTC0_SNAP1 >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__RTC0_SNAP1_VALUE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC0_SNAP2  -------------------------------
// SVD Line: 1024

unsigned short RTC0_SNAP2 __AT (0x40001038);



// ------------------------------  Field Item: RTC0_SNAP2_VALUE  ----------------------------------
// SVD Line: 1031

//  <item> SFDITEM_FIELD__RTC0_SNAP2_VALUE
//    <name> VALUE </name>
//    <r> 
//    <i> [Bits 14..0] RO (@ 0x40001038) Part of the 47-bit RTC Input Capture Channel 0 containing a sticky snapshot of RTC Count 2 Register </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTC0_SNAP2 >> 0) & 0x7FFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: RTC0_SNAP2  -----------------------------------
// SVD Line: 1024

//  <rtree> SFDITEM_REG__RTC0_SNAP2
//    <name> SNAP2 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001038) RTC Snapshot 2 </i>
//    <loc> ( (unsigned short)((RTC0_SNAP2 >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__RTC0_SNAP2_VALUE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTC0_MOD  --------------------------------
// SVD Line: 1040

unsigned short RTC0_MOD __AT (0x4000103C);



// ------------------------------  Field Item: RTC0_MOD_CNTMOD60  ---------------------------------
// SVD Line: 1047

//  <item> SFDITEM_FIELD__RTC0_MOD_CNTMOD60
//    <name> CNTMOD60 </name>
//    <r> 
//    <i> [Bits 5..0] RO (@ 0x4000103C) Modulo-60 value of prescaled RTC Count 1 and RTC Count 0 Registers </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC0_MOD >> 0) & 0x3F) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: RTC0_MOD_INCR  -----------------------------------
// SVD Line: 1054

//  <item> SFDITEM_FIELD__RTC0_MOD_INCR
//    <name> INCR </name>
//    <r> 
//    <i> [Bits 9..6] RO (@ 0x4000103C) Most recent increment value added to the RTC Count in RTC Count 1 and RTC Count 0 Registers </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC0_MOD >> 6) & 0xF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: RTC0_MOD_TRMBDY  ----------------------------------
// SVD Line: 1061

//  <item> SFDITEM_FIELD__RTC0_MOD_TRMBDY
//    <name> TRMBDY </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x4000103C) Trim boundary indicator that the most recent RTC count increment has coincided with trimming of the count value </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_MOD ) </loc>
//      <o.10..10> TRMBDY
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RTC0_MOD_CNT0_4TOZERO  -------------------------------
// SVD Line: 1068

//  <item> SFDITEM_FIELD__RTC0_MOD_CNT0_4TOZERO
//    <name> CNT0_4TOZERO </name>
//    <r> 
//    <i> [Bits 15..11] RO (@ 0x4000103C) Mirror of RTC Count 0 Register </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC0_MOD >> 11) & 0x1F) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC0_MOD  ------------------------------------
// SVD Line: 1040

//  <rtree> SFDITEM_REG__RTC0_MOD
//    <name> MOD </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000103C) RTC Modulo </i>
//    <loc> ( (unsigned short)((RTC0_MOD >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__RTC0_MOD_CNTMOD60 </item>
//    <item> SFDITEM_FIELD__RTC0_MOD_INCR </item>
//    <item> SFDITEM_FIELD__RTC0_MOD_TRMBDY </item>
//    <item> SFDITEM_FIELD__RTC0_MOD_CNT0_4TOZERO </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC0_CNT2  --------------------------------
// SVD Line: 1077

unsigned short RTC0_CNT2 __AT (0x40001040);



// -------------------------------  Field Item: RTC0_CNT2_VALUE  ----------------------------------
// SVD Line: 1084

//  <item> SFDITEM_FIELD__RTC0_CNT2_VALUE
//    <name> VALUE </name>
//    <r> 
//    <i> [Bits 14..0] RO (@ 0x40001040) Fractional bits of the RTC real-time count </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTC0_CNT2 >> 0) & 0x7FFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC0_CNT2  -----------------------------------
// SVD Line: 1077

//  <rtree> SFDITEM_REG__RTC0_CNT2
//    <name> CNT2 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001040) RTC Count 2 </i>
//    <loc> ( (unsigned short)((RTC0_CNT2 >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__RTC0_CNT2_VALUE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC0_ALM2  --------------------------------
// SVD Line: 1093

unsigned short RTC0_ALM2 __AT (0x40001044);



// -------------------------------  Field Item: RTC0_ALM2_VALUE  ----------------------------------
// SVD Line: 1100

//  <item> SFDITEM_FIELD__RTC0_ALM2_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 14..0] RW (@ 0x40001044) Fractional (non-prescaled) bits of the RTC alarm target time </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTC0_ALM2 >> 0) & 0x7FFF), ((RTC0_ALM2 = (RTC0_ALM2 & ~(0x7FFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC0_ALM2  -----------------------------------
// SVD Line: 1093

//  <rtree> SFDITEM_REG__RTC0_ALM2
//    <name> ALM2 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001044) RTC Alarm 2 </i>
//    <loc> ( (unsigned short)((RTC0_ALM2 >> 0) & 0xFFFF), ((RTC0_ALM2 = (RTC0_ALM2 & ~(0x7FFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC0_ALM2_VALUE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTC0_SR3  --------------------------------
// SVD Line: 1115

unsigned short RTC0_SR3 __AT (0x40001048);



// -----------------------------  Field Item: RTC0_SR3_RTCIC0IRQ  ---------------------------------
// SVD Line: 1122

//  <item> SFDITEM_FIELD__RTC0_SR3_RTCIC0IRQ
//    <name> RTCIC0IRQ </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001048) Sticky Interrupt Source for the RTC Input Capture Channel 0 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR3 ) </loc>
//      <o.0..0> RTCIC0IRQ
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC0_SR3_RTCIC2IRQ  ---------------------------------
// SVD Line: 1129

//  <item> SFDITEM_FIELD__RTC0_SR3_RTCIC2IRQ
//    <name> RTCIC2IRQ </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001048) Sticky Interrupt Source for the RTC Input Capture Channel 2 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR3 ) </loc>
//      <o.2..2> RTCIC2IRQ
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC0_SR3_RTCIC3IRQ  ---------------------------------
// SVD Line: 1136

//  <item> SFDITEM_FIELD__RTC0_SR3_RTCIC3IRQ
//    <name> RTCIC3IRQ </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001048) Sticky Interrupt Source for the RTC Input Capture Channel 3 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR3 ) </loc>
//      <o.3..3> RTCIC3IRQ
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC0_SR3_RTCIC4IRQ  ---------------------------------
// SVD Line: 1143

//  <item> SFDITEM_FIELD__RTC0_SR3_RTCIC4IRQ
//    <name> RTCIC4IRQ </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40001048) Sticky Interrupt Source for the RTC Input Capture Channel 4 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR3 ) </loc>
//      <o.4..4> RTCIC4IRQ
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC0_SR3_ALMINTMIR  ---------------------------------
// SVD Line: 1150

//  <item> SFDITEM_FIELD__RTC0_SR3_ALMINTMIR
//    <name> ALMINTMIR </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x40001048) Read-only mirror of the ALMINT interrupt source in RTC Status 0 Register, acting as RTCOC0IRQ </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR3 ) </loc>
//      <o.8..8> ALMINTMIR
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC0_SR3_RTCOC1IRQ  ---------------------------------
// SVD Line: 1157

//  <item> SFDITEM_FIELD__RTC0_SR3_RTCOC1IRQ
//    <name> RTCOC1IRQ </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40001048) Sticky Interrupt Source for Output Compare Channel 1 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR3 ) </loc>
//      <o.9..9> RTCOC1IRQ
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: RTC0_SR3  ------------------------------------
// SVD Line: 1115

//  <rtree> SFDITEM_REG__RTC0_SR3
//    <name> SR3 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001048) RTC Status 3 </i>
//    <loc> ( (unsigned short)((RTC0_SR3 >> 0) & 0xFFFF), ((RTC0_SR3 = (RTC0_SR3 & ~(0x21DUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x21D) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC0_SR3_RTCIC0IRQ </item>
//    <item> SFDITEM_FIELD__RTC0_SR3_RTCIC2IRQ </item>
//    <item> SFDITEM_FIELD__RTC0_SR3_RTCIC3IRQ </item>
//    <item> SFDITEM_FIELD__RTC0_SR3_RTCIC4IRQ </item>
//    <item> SFDITEM_FIELD__RTC0_SR3_ALMINTMIR </item>
//    <item> SFDITEM_FIELD__RTC0_SR3_RTCOC1IRQ </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC0_CR2IC  -------------------------------
// SVD Line: 1166

unsigned short RTC0_CR2IC __AT (0x4000104C);



// -----------------------------  Field Item: RTC0_CR2IC_RTCIC0EN  --------------------------------
// SVD Line: 1173

//  <item> SFDITEM_FIELD__RTC0_CR2IC_RTCIC0EN
//    <name> RTCIC0EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000104C) Enable for the RTC Input Capture Channel 0 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_CR2IC ) </loc>
//      <o.0..0> RTCIC0EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC0_CR2IC_RTCIC2EN  --------------------------------
// SVD Line: 1180

//  <item> SFDITEM_FIELD__RTC0_CR2IC_RTCIC2EN
//    <name> RTCIC2EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000104C) Enable for the RTC Input Capture Channel 2 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_CR2IC ) </loc>
//      <o.2..2> RTCIC2EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC0_CR2IC_RTCIC3EN  --------------------------------
// SVD Line: 1187

//  <item> SFDITEM_FIELD__RTC0_CR2IC_RTCIC3EN
//    <name> RTCIC3EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000104C) Enable for the RTC Input Capture Channel 3 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_CR2IC ) </loc>
//      <o.3..3> RTCIC3EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC0_CR2IC_RTCIC4EN  --------------------------------
// SVD Line: 1194

//  <item> SFDITEM_FIELD__RTC0_CR2IC_RTCIC4EN
//    <name> RTCIC4EN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000104C) Enable for the RTC Input Capture Channel 4 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_CR2IC ) </loc>
//      <o.4..4> RTCIC4EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC0_CR2IC_RTCIC0LH  --------------------------------
// SVD Line: 1201

//  <item> SFDITEM_FIELD__RTC0_CR2IC_RTCIC0LH
//    <name> RTCIC0LH </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000104C) Polarity of the active-going capture edge for the RTC Input Capture Channel 0 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_CR2IC ) </loc>
//      <o.5..5> RTCIC0LH
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC0_CR2IC_RTCIC2LH  --------------------------------
// SVD Line: 1208

//  <item> SFDITEM_FIELD__RTC0_CR2IC_RTCIC2LH
//    <name> RTCIC2LH </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000104C) Polarity of the active-going capture edge for the RTC Input Capture Channel 2 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_CR2IC ) </loc>
//      <o.7..7> RTCIC2LH
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC0_CR2IC_RTCIC3LH  --------------------------------
// SVD Line: 1215

//  <item> SFDITEM_FIELD__RTC0_CR2IC_RTCIC3LH
//    <name> RTCIC3LH </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4000104C) Polarity of the active-going capture edge for the RTC Input Capture Channel 3 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_CR2IC ) </loc>
//      <o.8..8> RTCIC3LH
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC0_CR2IC_RTCIC4LH  --------------------------------
// SVD Line: 1222

//  <item> SFDITEM_FIELD__RTC0_CR2IC_RTCIC4LH
//    <name> RTCIC4LH </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4000104C) Polarity of the active-going capture edge for the RTC Input Capture Channel 4 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_CR2IC ) </loc>
//      <o.9..9> RTCIC4LH
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RTC0_CR2IC_RTCIC0IRQEN  -------------------------------
// SVD Line: 1229

//  <item> SFDITEM_FIELD__RTC0_CR2IC_RTCIC0IRQEN
//    <name> RTCIC0IRQEN </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4000104C) Interrupt Enable for the RTC Input Capture Channel 0 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_CR2IC ) </loc>
//      <o.10..10> RTCIC0IRQEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RTC0_CR2IC_RTCIC2IRQEN  -------------------------------
// SVD Line: 1236

//  <item> SFDITEM_FIELD__RTC0_CR2IC_RTCIC2IRQEN
//    <name> RTCIC2IRQEN </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4000104C) Interrupt Enable for the RTC Input Capture Channel 2 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_CR2IC ) </loc>
//      <o.12..12> RTCIC2IRQEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RTC0_CR2IC_RTCIC3IRQEN  -------------------------------
// SVD Line: 1243

//  <item> SFDITEM_FIELD__RTC0_CR2IC_RTCIC3IRQEN
//    <name> RTCIC3IRQEN </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4000104C) Interrupt Enable for the RTC Input Capture Channel 3 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_CR2IC ) </loc>
//      <o.13..13> RTCIC3IRQEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RTC0_CR2IC_RTCIC4IRQEN  -------------------------------
// SVD Line: 1250

//  <item> SFDITEM_FIELD__RTC0_CR2IC_RTCIC4IRQEN
//    <name> RTCIC4IRQEN </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4000104C) Interrupt Enable for the RTC Input Capture Channel 4 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_CR2IC ) </loc>
//      <o.14..14> RTCIC4IRQEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RTC0_CR2IC_RTCICOWUSEN  -------------------------------
// SVD Line: 1257

//  <item> SFDITEM_FIELD__RTC0_CR2IC_RTCICOWUSEN
//    <name> RTCICOWUSEN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4000104C) Enable Overwrite of Unread Snapshots for all RTC Input Capture Channels </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_CR2IC ) </loc>
//      <o.15..15> RTCICOWUSEN
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: RTC0_CR2IC  -----------------------------------
// SVD Line: 1166

//  <rtree> SFDITEM_REG__RTC0_CR2IC
//    <name> CR2IC </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000104C) RTC Control 2 for Configuring Input Capture Channels </i>
//    <loc> ( (unsigned short)((RTC0_CR2IC >> 0) & 0xFFFF), ((RTC0_CR2IC = (RTC0_CR2IC & ~(0xF7BDUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xF7BD) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC0_CR2IC_RTCIC0EN </item>
//    <item> SFDITEM_FIELD__RTC0_CR2IC_RTCIC2EN </item>
//    <item> SFDITEM_FIELD__RTC0_CR2IC_RTCIC3EN </item>
//    <item> SFDITEM_FIELD__RTC0_CR2IC_RTCIC4EN </item>
//    <item> SFDITEM_FIELD__RTC0_CR2IC_RTCIC0LH </item>
//    <item> SFDITEM_FIELD__RTC0_CR2IC_RTCIC2LH </item>
//    <item> SFDITEM_FIELD__RTC0_CR2IC_RTCIC3LH </item>
//    <item> SFDITEM_FIELD__RTC0_CR2IC_RTCIC4LH </item>
//    <item> SFDITEM_FIELD__RTC0_CR2IC_RTCIC0IRQEN </item>
//    <item> SFDITEM_FIELD__RTC0_CR2IC_RTCIC2IRQEN </item>
//    <item> SFDITEM_FIELD__RTC0_CR2IC_RTCIC3IRQEN </item>
//    <item> SFDITEM_FIELD__RTC0_CR2IC_RTCIC4IRQEN </item>
//    <item> SFDITEM_FIELD__RTC0_CR2IC_RTCICOWUSEN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC0_CR3OC  -------------------------------
// SVD Line: 1266

unsigned short RTC0_CR3OC __AT (0x40001050);



// -----------------------------  Field Item: RTC0_CR3OC_RTCOC1EN  --------------------------------
// SVD Line: 1273

//  <item> SFDITEM_FIELD__RTC0_CR3OC_RTCOC1EN
//    <name> RTCOC1EN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40001050) Enable for Output Compare Channel 1 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_CR3OC ) </loc>
//      <o.1..1> RTCOC1EN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RTC0_CR3OC_RTCOC1IRQEN  -------------------------------
// SVD Line: 1280

//  <item> SFDITEM_FIELD__RTC0_CR3OC_RTCOC1IRQEN
//    <name> RTCOC1IRQEN </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40001050) Interrupt Enable for Output Compare Channel 1 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_CR3OC ) </loc>
//      <o.9..9> RTCOC1IRQEN
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: RTC0_CR3OC  -----------------------------------
// SVD Line: 1266

//  <rtree> SFDITEM_REG__RTC0_CR3OC
//    <name> CR3OC </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001050) RTC Control 3 for Configuring Output Compare Channel </i>
//    <loc> ( (unsigned short)((RTC0_CR3OC >> 0) & 0xFFFF), ((RTC0_CR3OC = (RTC0_CR3OC & ~(0x202UL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x202) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC0_CR3OC_RTCOC1EN </item>
//    <item> SFDITEM_FIELD__RTC0_CR3OC_RTCOC1IRQEN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC0_CR4OC  -------------------------------
// SVD Line: 1289

unsigned short RTC0_CR4OC __AT (0x40001054);



// ---------------------------  Field Item: RTC0_CR4OC_RTCOC1MSKEN  -------------------------------
// SVD Line: 1296

//  <item> SFDITEM_FIELD__RTC0_CR4OC_RTCOC1MSKEN
//    <name> RTCOC1MSKEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40001054) \nEnable for thermometer-code masking of the Output Compare 1 Channel\n0 : EN000 = Do not apply a mask to the 16-bit Output Compare channel ${.:OC1}.\n1 : EN001 = Apply a thermometer-decoded mask to the 16-bit Output Compare channel ${.:OC1} provided that channel is enabled via ${.:CR3OC:RTCOC1EN} </i>
//    <combo> 
//      <loc> ( (unsigned short) RTC0_CR4OC ) </loc>
//      <o.1..1> RTCOC1MSKEN
//        <0=> 0: EN000 = Do not apply a mask to the 16-bit Output Compare channel ${.:OC1}.
//        <1=> 1: EN001 = Apply a thermometer-decoded mask to the 16-bit Output Compare channel ${.:OC1} provided that channel is enabled via ${.:CR3OC:RTCOC1EN}
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: RTC0_CR4OC_RTCOC1ARLEN  -------------------------------
// SVD Line: 1315

//  <item> SFDITEM_FIELD__RTC0_CR4OC_RTCOC1ARLEN
//    <name> RTCOC1ARLEN </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40001054) Enable for auto-reloading when output compare match occurs </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_CR4OC ) </loc>
//      <o.9..9> RTCOC1ARLEN
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: RTC0_CR4OC  -----------------------------------
// SVD Line: 1289

//  <rtree> SFDITEM_REG__RTC0_CR4OC
//    <name> CR4OC </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001054) RTC Control 4 for Configuring Output Compare Channel </i>
//    <loc> ( (unsigned short)((RTC0_CR4OC >> 0) & 0xFFFF), ((RTC0_CR4OC = (RTC0_CR4OC & ~(0x202UL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x202) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC0_CR4OC_RTCOC1MSKEN </item>
//    <item> SFDITEM_FIELD__RTC0_CR4OC_RTCOC1ARLEN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC0_OCMSK  -------------------------------
// SVD Line: 1324

unsigned short RTC0_OCMSK __AT (0x40001058);



// -----------------------------  Field Item: RTC0_OCMSK_RTCOCMSK  --------------------------------
// SVD Line: 1331

//  <item> SFDITEM_FIELD__RTC0_OCMSK_RTCOCMSK
//    <name> RTCOCMSK </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001058) Concatenation of thermometer-encoded masks for the output compare channel </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTC0_OCMSK >> 0) & 0xFFFF), ((RTC0_OCMSK = (RTC0_OCMSK & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: RTC0_OCMSK  -----------------------------------
// SVD Line: 1324

//  <rtree> SFDITEM_REG__RTC0_OCMSK
//    <name> OCMSK </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001058) RTC Masks for Output Compare Channel </i>
//    <loc> ( (unsigned short)((RTC0_OCMSK >> 0) & 0xFFFF), ((RTC0_OCMSK = (RTC0_OCMSK & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC0_OCMSK_RTCOCMSK </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: RTC0_OC1ARL  -------------------------------
// SVD Line: 1346

unsigned short RTC0_OC1ARL __AT (0x4000105C);



// ----------------------------  Field Item: RTC0_OC1ARL_RTCOC1ARL  -------------------------------
// SVD Line: 1353

//  <item> SFDITEM_FIELD__RTC0_OC1ARL_RTCOC1ARL
//    <name> RTCOC1ARL </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000105C) Auto-reload value when output compare match occurs </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTC0_OC1ARL >> 0) & 0xFFFF), ((RTC0_OC1ARL = (RTC0_OC1ARL & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: RTC0_OC1ARL  ----------------------------------
// SVD Line: 1346

//  <rtree> SFDITEM_REG__RTC0_OC1ARL
//    <name> OC1ARL </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000105C) RTC Auto-Reload for Output Compare Channel 1 </i>
//    <loc> ( (unsigned short)((RTC0_OC1ARL >> 0) & 0xFFFF), ((RTC0_OC1ARL = (RTC0_OC1ARL & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC0_OC1ARL_RTCOC1ARL </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTC0_IC2  --------------------------------
// SVD Line: 1368

unsigned short RTC0_IC2 __AT (0x40001064);



// -------------------------------  Field Item: RTC0_IC2_RTCIC2  ----------------------------------
// SVD Line: 1375

//  <item> SFDITEM_FIELD__RTC0_IC2_RTCIC2
//    <name> RTCIC2 </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40001064) RTC Input Capture Channel 2 </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTC0_IC2 >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC0_IC2  ------------------------------------
// SVD Line: 1368

//  <rtree> SFDITEM_REG__RTC0_IC2
//    <name> IC2 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001064) RTC Input Capture Channel 2 </i>
//    <loc> ( (unsigned short)((RTC0_IC2 >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__RTC0_IC2_RTCIC2 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTC0_IC3  --------------------------------
// SVD Line: 1384

unsigned short RTC0_IC3 __AT (0x40001068);



// -------------------------------  Field Item: RTC0_IC3_RTCIC3  ----------------------------------
// SVD Line: 1391

//  <item> SFDITEM_FIELD__RTC0_IC3_RTCIC3
//    <name> RTCIC3 </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40001068) RTC Input Capture Channel 3 </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTC0_IC3 >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC0_IC3  ------------------------------------
// SVD Line: 1384

//  <rtree> SFDITEM_REG__RTC0_IC3
//    <name> IC3 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001068) RTC Input Capture Channel 3 </i>
//    <loc> ( (unsigned short)((RTC0_IC3 >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__RTC0_IC3_RTCIC3 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTC0_IC4  --------------------------------
// SVD Line: 1400

unsigned short RTC0_IC4 __AT (0x4000106C);



// -------------------------------  Field Item: RTC0_IC4_RTCIC4  ----------------------------------
// SVD Line: 1407

//  <item> SFDITEM_FIELD__RTC0_IC4_RTCIC4
//    <name> RTCIC4 </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x4000106C) RTC Input Capture Channel 4 </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTC0_IC4 >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC0_IC4  ------------------------------------
// SVD Line: 1400

//  <rtree> SFDITEM_REG__RTC0_IC4
//    <name> IC4 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000106C) RTC Input Capture Channel 4 </i>
//    <loc> ( (unsigned short)((RTC0_IC4 >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__RTC0_IC4_RTCIC4 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTC0_OC1  --------------------------------
// SVD Line: 1416

unsigned short RTC0_OC1 __AT (0x40001070);



// -------------------------------  Field Item: RTC0_OC1_RTCOC1  ----------------------------------
// SVD Line: 1423

//  <item> SFDITEM_FIELD__RTC0_OC1_RTCOC1
//    <name> RTCOC1 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001070) RTC Output Compare 1 Channel </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTC0_OC1 >> 0) & 0xFFFF), ((RTC0_OC1 = (RTC0_OC1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC0_OC1  ------------------------------------
// SVD Line: 1416

//  <rtree> SFDITEM_REG__RTC0_OC1
//    <name> OC1 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001070) RTC Output Compare Channel 1 </i>
//    <loc> ( (unsigned short)((RTC0_OC1 >> 0) & 0xFFFF), ((RTC0_OC1 = (RTC0_OC1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC0_OC1_RTCOC1 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTC0_SR4  --------------------------------
// SVD Line: 1438

unsigned short RTC0_SR4 __AT (0x40001080);



// ------------------------------  Field Item: RTC0_SR4_WSYNCSR3  ---------------------------------
// SVD Line: 1445

//  <item> SFDITEM_FIELD__RTC0_SR4_WSYNCSR3
//    <name> WSYNCSR3 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40001080) Synchronization status of posted clearances to interrupt sources in RTC Status 3 Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR4 ) </loc>
//      <o.0..0> WSYNCSR3
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC0_SR4_WSYNCCR2IC  --------------------------------
// SVD Line: 1452

//  <item> SFDITEM_FIELD__RTC0_SR4_WSYNCCR2IC
//    <name> WSYNCCR2IC </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40001080) Synchronization status of posted writes to RTC Control 2 for Configuring Input Capture Channels Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR4 ) </loc>
//      <o.1..1> WSYNCCR2IC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC0_SR4_WSYNCCR3OC  --------------------------------
// SVD Line: 1459

//  <item> SFDITEM_FIELD__RTC0_SR4_WSYNCCR3OC
//    <name> WSYNCCR3OC </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40001080) Synchronization status of posted writes to RTC Control 3 for Configuring Output Compare Channel Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR4 ) </loc>
//      <o.2..2> WSYNCCR3OC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC0_SR4_WSYNCCR4OC  --------------------------------
// SVD Line: 1466

//  <item> SFDITEM_FIELD__RTC0_SR4_WSYNCCR4OC
//    <name> WSYNCCR4OC </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40001080) Synchronization status of posted writes to RTC Control 4 for Configuring Output Compare Channel Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR4 ) </loc>
//      <o.3..3> WSYNCCR4OC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC0_SR4_WSYNCOCMSK  --------------------------------
// SVD Line: 1473

//  <item> SFDITEM_FIELD__RTC0_SR4_WSYNCOCMSK
//    <name> WSYNCOCMSK </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40001080) Synchronization status of posted writes to RTC Masks for Output Compare Channel Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR4 ) </loc>
//      <o.4..4> WSYNCOCMSK
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RTC0_SR4_WSYNCOC1ARL  --------------------------------
// SVD Line: 1480

//  <item> SFDITEM_FIELD__RTC0_SR4_WSYNCOC1ARL
//    <name> WSYNCOC1ARL </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40001080) Synchronization status of posted writes to RTC Auto-Reload for Output Compare Channel 1 Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR4 ) </loc>
//      <o.5..5> WSYNCOC1ARL
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC0_SR4_WSYNCOC1  ---------------------------------
// SVD Line: 1487

//  <item> SFDITEM_FIELD__RTC0_SR4_WSYNCOC1
//    <name> WSYNCOC1 </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40001080) Synchronization status of posted writes to RTC Output Compare Channel 1 Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR4 ) </loc>
//      <o.6..6> WSYNCOC1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC0_SR4_RSYNCIC0  ---------------------------------
// SVD Line: 1494

//  <item> SFDITEM_FIELD__RTC0_SR4_RSYNCIC0
//    <name> RSYNCIC0 </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x40001080) Synchronization status of posted reads of RTC Input Channel 0 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR4 ) </loc>
//      <o.10..10> RSYNCIC0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC0_SR4_RSYNCIC2  ---------------------------------
// SVD Line: 1501

//  <item> SFDITEM_FIELD__RTC0_SR4_RSYNCIC2
//    <name> RSYNCIC2 </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x40001080) Synchronization status of posted reads of RTC Input Channel 2 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR4 ) </loc>
//      <o.12..12> RSYNCIC2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC0_SR4_RSYNCIC3  ---------------------------------
// SVD Line: 1508

//  <item> SFDITEM_FIELD__RTC0_SR4_RSYNCIC3
//    <name> RSYNCIC3 </name>
//    <r> 
//    <i> [Bit 13] RO (@ 0x40001080) Synchronization status of posted reads of RTC Input Channel 3 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR4 ) </loc>
//      <o.13..13> RSYNCIC3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC0_SR4_RSYNCIC4  ---------------------------------
// SVD Line: 1515

//  <item> SFDITEM_FIELD__RTC0_SR4_RSYNCIC4
//    <name> RSYNCIC4 </name>
//    <r> 
//    <i> [Bit 14] RO (@ 0x40001080) Synchronization status of posted reads of RTC Input Channel 4 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR4 ) </loc>
//      <o.14..14> RSYNCIC4
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: RTC0_SR4  ------------------------------------
// SVD Line: 1438

//  <rtree> SFDITEM_REG__RTC0_SR4
//    <name> SR4 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001080) RTC Status 4 </i>
//    <loc> ( (unsigned short)((RTC0_SR4 >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__RTC0_SR4_WSYNCSR3 </item>
//    <item> SFDITEM_FIELD__RTC0_SR4_WSYNCCR2IC </item>
//    <item> SFDITEM_FIELD__RTC0_SR4_WSYNCCR3OC </item>
//    <item> SFDITEM_FIELD__RTC0_SR4_WSYNCCR4OC </item>
//    <item> SFDITEM_FIELD__RTC0_SR4_WSYNCOCMSK </item>
//    <item> SFDITEM_FIELD__RTC0_SR4_WSYNCOC1ARL </item>
//    <item> SFDITEM_FIELD__RTC0_SR4_WSYNCOC1 </item>
//    <item> SFDITEM_FIELD__RTC0_SR4_RSYNCIC0 </item>
//    <item> SFDITEM_FIELD__RTC0_SR4_RSYNCIC2 </item>
//    <item> SFDITEM_FIELD__RTC0_SR4_RSYNCIC3 </item>
//    <item> SFDITEM_FIELD__RTC0_SR4_RSYNCIC4 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTC0_SR5  --------------------------------
// SVD Line: 1524

unsigned short RTC0_SR5 __AT (0x40001084);



// ------------------------------  Field Item: RTC0_SR5_WPENDSR3  ---------------------------------
// SVD Line: 1531

//  <item> SFDITEM_FIELD__RTC0_SR5_WPENDSR3
//    <name> WPENDSR3 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40001084) Pending status of posted clearances of interrupt sources in RTC Status 3 Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR5 ) </loc>
//      <o.0..0> WPENDSR3
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC0_SR5_WPENDCR2IC  --------------------------------
// SVD Line: 1538

//  <item> SFDITEM_FIELD__RTC0_SR5_WPENDCR2IC
//    <name> WPENDCR2IC </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40001084) Pending status of posted writes to RTC Control 2 for Configuring Input Capture Channels Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR5 ) </loc>
//      <o.1..1> WPENDCR2IC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC0_SR5_WPENDCR3OC  --------------------------------
// SVD Line: 1545

//  <item> SFDITEM_FIELD__RTC0_SR5_WPENDCR3OC
//    <name> WPENDCR3OC </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40001084) Pending status of posted writes to RTC Control 3 for Configuring Output Compare Channel Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR5 ) </loc>
//      <o.2..2> WPENDCR3OC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC0_SR5_WPENDCR4OC  --------------------------------
// SVD Line: 1552

//  <item> SFDITEM_FIELD__RTC0_SR5_WPENDCR4OC
//    <name> WPENDCR4OC </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40001084) Pending status of posted writes to RTC Control 4 for Configuring Output Compare Channel Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR5 ) </loc>
//      <o.3..3> WPENDCR4OC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC0_SR5_WPENDOCMSK  --------------------------------
// SVD Line: 1559

//  <item> SFDITEM_FIELD__RTC0_SR5_WPENDOCMSK
//    <name> WPENDOCMSK </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40001084) Pending status of posted writes to RTC Masks for Output Compare Channel Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR5 ) </loc>
//      <o.4..4> WPENDOCMSK
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RTC0_SR5_WPENDOC1ARL  --------------------------------
// SVD Line: 1566

//  <item> SFDITEM_FIELD__RTC0_SR5_WPENDOC1ARL
//    <name> WPENDOC1ARL </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40001084) Pending status of posted writes to RTC Auto-Reload for Output Compare Channel 1 Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR5 ) </loc>
//      <o.5..5> WPENDOC1ARL
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC0_SR5_WPENDOC1  ---------------------------------
// SVD Line: 1573

//  <item> SFDITEM_FIELD__RTC0_SR5_WPENDOC1
//    <name> WPENDOC1 </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40001084) Pending status of posted writes to Output Compare Channel 1 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR5 ) </loc>
//      <o.6..6> WPENDOC1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC0_SR5_RPENDIC0  ---------------------------------
// SVD Line: 1580

//  <item> SFDITEM_FIELD__RTC0_SR5_RPENDIC0
//    <name> RPENDIC0 </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x40001084) Pending status of posted reads of RTC Input Channel 0 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR5 ) </loc>
//      <o.10..10> RPENDIC0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC0_SR5_RPENDIC2  ---------------------------------
// SVD Line: 1587

//  <item> SFDITEM_FIELD__RTC0_SR5_RPENDIC2
//    <name> RPENDIC2 </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x40001084) Pending status of posted reads of RTC Input Channel 2 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR5 ) </loc>
//      <o.12..12> RPENDIC2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC0_SR5_RPENDIC3  ---------------------------------
// SVD Line: 1594

//  <item> SFDITEM_FIELD__RTC0_SR5_RPENDIC3
//    <name> RPENDIC3 </name>
//    <r> 
//    <i> [Bit 13] RO (@ 0x40001084) Pending status of posted reads of RTC Input Channel 3 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR5 ) </loc>
//      <o.13..13> RPENDIC3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC0_SR5_RPENDIC4  ---------------------------------
// SVD Line: 1601

//  <item> SFDITEM_FIELD__RTC0_SR5_RPENDIC4
//    <name> RPENDIC4 </name>
//    <r> 
//    <i> [Bit 14] RO (@ 0x40001084) Pending status of posted reads of RTC Input Channel 4 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR5 ) </loc>
//      <o.14..14> RPENDIC4
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: RTC0_SR5  ------------------------------------
// SVD Line: 1524

//  <rtree> SFDITEM_REG__RTC0_SR5
//    <name> SR5 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001084) RTC Status 5 </i>
//    <loc> ( (unsigned short)((RTC0_SR5 >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__RTC0_SR5_WPENDSR3 </item>
//    <item> SFDITEM_FIELD__RTC0_SR5_WPENDCR2IC </item>
//    <item> SFDITEM_FIELD__RTC0_SR5_WPENDCR3OC </item>
//    <item> SFDITEM_FIELD__RTC0_SR5_WPENDCR4OC </item>
//    <item> SFDITEM_FIELD__RTC0_SR5_WPENDOCMSK </item>
//    <item> SFDITEM_FIELD__RTC0_SR5_WPENDOC1ARL </item>
//    <item> SFDITEM_FIELD__RTC0_SR5_WPENDOC1 </item>
//    <item> SFDITEM_FIELD__RTC0_SR5_RPENDIC0 </item>
//    <item> SFDITEM_FIELD__RTC0_SR5_RPENDIC2 </item>
//    <item> SFDITEM_FIELD__RTC0_SR5_RPENDIC3 </item>
//    <item> SFDITEM_FIELD__RTC0_SR5_RPENDIC4 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTC0_SR6  --------------------------------
// SVD Line: 1610

unsigned short RTC0_SR6 __AT (0x40001088);



// -----------------------------  Field Item: RTC0_SR6_RTCIC0UNR  ---------------------------------
// SVD Line: 1617

//  <item> SFDITEM_FIELD__RTC0_SR6_RTCIC0UNR
//    <name> RTCIC0UNR </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40001088) Sticky unread status of the RTC Input Capture Channel 0 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR6 ) </loc>
//      <o.0..0> RTCIC0UNR
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC0_SR6_RTCIC2UNR  ---------------------------------
// SVD Line: 1624

//  <item> SFDITEM_FIELD__RTC0_SR6_RTCIC2UNR
//    <name> RTCIC2UNR </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40001088) Sticky unread status of the RTC Input Capture Channel 2 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR6 ) </loc>
//      <o.2..2> RTCIC2UNR
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC0_SR6_RTCIC3UNR  ---------------------------------
// SVD Line: 1631

//  <item> SFDITEM_FIELD__RTC0_SR6_RTCIC3UNR
//    <name> RTCIC3UNR </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40001088) Sticky unread status of the RTC Input Capture Channel 3 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR6 ) </loc>
//      <o.3..3> RTCIC3UNR
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC0_SR6_RTCIC4UNR  ---------------------------------
// SVD Line: 1638

//  <item> SFDITEM_FIELD__RTC0_SR6_RTCIC4UNR
//    <name> RTCIC4UNR </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40001088) Sticky unread status of the RTC Input Capture Channel 4 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR6 ) </loc>
//      <o.4..4> RTCIC4UNR
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC0_SR6_RTCIC0SNAP  --------------------------------
// SVD Line: 1645

//  <item> SFDITEM_FIELD__RTC0_SR6_RTCIC0SNAP
//    <name> RTCIC0SNAP </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x40001088) Confirmation that RTC Snapshot 0, 1, 2 registers reflect the value of RTC Input Capture Channel 0 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC0_SR6 ) </loc>
//      <o.8..8> RTCIC0SNAP
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RTC0_SR6_RTCFRZCNTPTR  -------------------------------
// SVD Line: 1652

//  <item> SFDITEM_FIELD__RTC0_SR6_RTCFRZCNTPTR
//    <name> RTCFRZCNTPTR </name>
//    <r> 
//    <i> [Bits 10..9] RO (@ 0x40001088) Pointer for the triple-read sequence of the RTC Freeze Count MMR </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC0_SR6 >> 9) & 0x3) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC0_SR6  ------------------------------------
// SVD Line: 1610

//  <rtree> SFDITEM_REG__RTC0_SR6
//    <name> SR6 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001088) RTC Status 6 </i>
//    <loc> ( (unsigned short)((RTC0_SR6 >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__RTC0_SR6_RTCIC0UNR </item>
//    <item> SFDITEM_FIELD__RTC0_SR6_RTCIC2UNR </item>
//    <item> SFDITEM_FIELD__RTC0_SR6_RTCIC3UNR </item>
//    <item> SFDITEM_FIELD__RTC0_SR6_RTCIC4UNR </item>
//    <item> SFDITEM_FIELD__RTC0_SR6_RTCIC0SNAP </item>
//    <item> SFDITEM_FIELD__RTC0_SR6_RTCFRZCNTPTR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: RTC0_OC1TGT  -------------------------------
// SVD Line: 1661

unsigned short RTC0_OC1TGT __AT (0x4000108C);



// ----------------------------  Field Item: RTC0_OC1TGT_RTCOC1TGT  -------------------------------
// SVD Line: 1668

//  <item> SFDITEM_FIELD__RTC0_OC1TGT_RTCOC1TGT
//    <name> RTCOC1TGT </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x4000108C) Provides visibility to the CPU of the current target value for the output-compare channel 1, taking account of any possible auto-reloading </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTC0_OC1TGT >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: RTC0_OC1TGT  ----------------------------------
// SVD Line: 1661

//  <rtree> SFDITEM_REG__RTC0_OC1TGT
//    <name> OC1TGT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000108C) RTC Output Compare Channel 1 Target </i>
//    <loc> ( (unsigned short)((RTC0_OC1TGT >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__RTC0_OC1TGT_RTCOC1TGT </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: RTC0_FRZCNT  -------------------------------
// SVD Line: 1677

unsigned short RTC0_FRZCNT __AT (0x40001090);



// ----------------------------  Field Item: RTC0_FRZCNT_RTCFRZCNT  -------------------------------
// SVD Line: 1684

//  <item> SFDITEM_FIELD__RTC0_FRZCNT_RTCFRZCNT
//    <name> RTCFRZCNT </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40001090) RTC Freeze Count. Coherent, triple 16-bit read of the 47-bit RTC count </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTC0_FRZCNT >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: RTC0_FRZCNT  ----------------------------------
// SVD Line: 1677

//  <rtree> SFDITEM_REG__RTC0_FRZCNT
//    <name> FRZCNT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001090) RTC Freeze Count </i>
//    <loc> ( (unsigned short)((RTC0_FRZCNT >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__RTC0_FRZCNT_RTCFRZCNT </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: RTC0  -------------------------------------
// SVD Line: 416

//  <view> RTC0
//    <name> RTC0 </name>
//    <item> SFDITEM_REG__RTC0_CR0 </item>
//    <item> SFDITEM_REG__RTC0_SR0 </item>
//    <item> SFDITEM_REG__RTC0_SR1 </item>
//    <item> SFDITEM_REG__RTC0_CNT0 </item>
//    <item> SFDITEM_REG__RTC0_CNT1 </item>
//    <item> SFDITEM_REG__RTC0_ALM0 </item>
//    <item> SFDITEM_REG__RTC0_ALM1 </item>
//    <item> SFDITEM_REG__RTC0_TRM </item>
//    <item> SFDITEM_REG__RTC0_GWY </item>
//    <item> SFDITEM_REG__RTC0_CR1 </item>
//    <item> SFDITEM_REG__RTC0_SR2 </item>
//    <item> SFDITEM_REG__RTC0_SNAP0 </item>
//    <item> SFDITEM_REG__RTC0_SNAP1 </item>
//    <item> SFDITEM_REG__RTC0_SNAP2 </item>
//    <item> SFDITEM_REG__RTC0_MOD </item>
//    <item> SFDITEM_REG__RTC0_CNT2 </item>
//    <item> SFDITEM_REG__RTC0_ALM2 </item>
//    <item> SFDITEM_REG__RTC0_SR3 </item>
//    <item> SFDITEM_REG__RTC0_CR2IC </item>
//    <item> SFDITEM_REG__RTC0_CR3OC </item>
//    <item> SFDITEM_REG__RTC0_CR4OC </item>
//    <item> SFDITEM_REG__RTC0_OCMSK </item>
//    <item> SFDITEM_REG__RTC0_OC1ARL </item>
//    <item> SFDITEM_REG__RTC0_IC2 </item>
//    <item> SFDITEM_REG__RTC0_IC3 </item>
//    <item> SFDITEM_REG__RTC0_IC4 </item>
//    <item> SFDITEM_REG__RTC0_OC1 </item>
//    <item> SFDITEM_REG__RTC0_SR4 </item>
//    <item> SFDITEM_REG__RTC0_SR5 </item>
//    <item> SFDITEM_REG__RTC0_SR6 </item>
//    <item> SFDITEM_REG__RTC0_OC1TGT </item>
//    <item> SFDITEM_REG__RTC0_FRZCNT </item>
//  </view>
//  


// -----------------------------  Register Item Address: RTC1_CR0  --------------------------------
// SVD Line: 432

unsigned short RTC1_CR0 __AT (0x40001400);



// -------------------------------  Field Item: RTC1_CR0_CNTEN  -----------------------------------
// SVD Line: 439

//  <item> SFDITEM_FIELD__RTC1_CR0_CNTEN
//    <name> CNTEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001400) Global enable for the RTC </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_CR0 ) </loc>
//      <o.0..0> CNTEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RTC1_CR0_ALMEN  -----------------------------------
// SVD Line: 446

//  <item> SFDITEM_FIELD__RTC1_CR0_ALMEN
//    <name> ALMEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40001400) Enable the RTC alarm (absolute) operation </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_CR0 ) </loc>
//      <o.1..1> ALMEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC1_CR0_ALMINTEN  ---------------------------------
// SVD Line: 453

//  <item> SFDITEM_FIELD__RTC1_CR0_ALMINTEN
//    <name> ALMINTEN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001400) Enable sourced alarm interrupts to the CPU </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_CR0 ) </loc>
//      <o.2..2> ALMINTEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RTC1_CR0_TRMEN  -----------------------------------
// SVD Line: 460

//  <item> SFDITEM_FIELD__RTC1_CR0_TRMEN
//    <name> TRMEN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001400) Enable RTC digital trimming </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_CR0 ) </loc>
//      <o.3..3> TRMEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC1_CR0_MOD60ALMEN  --------------------------------
// SVD Line: 467

//  <item> SFDITEM_FIELD__RTC1_CR0_MOD60ALMEN
//    <name> MOD60ALMEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40001400) Enable RTC modulo-60 counting of time past a modulo-60 boundary </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_CR0 ) </loc>
//      <o.4..4> MOD60ALMEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC1_CR0_MOD60ALM  ---------------------------------
// SVD Line: 474

//  <item> SFDITEM_FIELD__RTC1_CR0_MOD60ALM
//    <name> MOD60ALM </name>
//    <rw> 
//    <i> [Bits 10..5] RW (@ 0x40001400) \nPeriodic, modulo-60 alarm time in prescaled RTC time units beyond a modulo-60 boundary\n0 : Reserved - do not use\n1 : Reserved - do not use\n2 : Reserved - do not use\n3 : Reserved - do not use\n4 : Reserved - do not use\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use\n16 : Reserved - do not use\n17 : Reserved - do not use\n18 : Reserved - do not use\n19 : Reserved - do not use\n20 : Reserved - do not use\n21 : Reserved - do not use\n22 : Reserved - do not use\n23 : Reserved - do not use\n24 : Reserved - do not use\n25 : Reserved - do not use\n26 : Reserved - do not use\n27 : Reserved - do not use\n28 : Reserved - do not use\n29 : Reserved - do not use\n30 : EX_30_TIME_UNITS = Example of setting a modulo-60 periodic interrupt from the RTC to be issued to the CPU at 30 time units past a modulo-60 boundary.\n31 : Reserved - do not use\n32 : Reserved - do not use\n33 : Reserved - do not use\n34 : Reserved - do not use\n35 : Reserved - do not use\n36 : Reserved - do not use\n37 : Reserved - do not use\n38 : Reserved - do not use\n39 : Reserved - do not use\n40 : Reserved - do not use\n41 : Reserved - do not use\n42 : Reserved - do not use\n43 : Reserved - do not use\n44 : Reserved - do not use\n45 : Reserved - do not use\n46 : Reserved - do not use\n47 : Reserved - do not use\n48 : Reserved - do not use\n49 : Reserved - do not use\n50 : Reserved - do not use\n51 : Reserved - do not use\n52 : Reserved - do not use\n53 : Reserved - do not use\n54 : Reserved - do not use\n55 : EX_55_TIME_UNITS = Example of setting a modulo-60 periodic interrupt from the RTC to be issued to the CPU at 55 time units past a modulo-60 boundary.\n56 : Reserved - do not use\n57 : Reserved - do not use\n58 : Reserved - do not use\n59 : Reserved - do not use\n60 : Reserved - do not use\n61 : Reserved - do not use\n62 : Reserved - do not use\n63 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned short) RTC1_CR0 ) </loc>
//      <o.10..5> MOD60ALM
//        <0=> 0: 
//        <1=> 1: 
//        <2=> 2: 
//        <3=> 3: 
//        <4=> 4: 
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//        <16=> 16: 
//        <17=> 17: 
//        <18=> 18: 
//        <19=> 19: 
//        <20=> 20: 
//        <21=> 21: 
//        <22=> 22: 
//        <23=> 23: 
//        <24=> 24: 
//        <25=> 25: 
//        <26=> 26: 
//        <27=> 27: 
//        <28=> 28: 
//        <29=> 29: 
//        <30=> 30: EX_30_TIME_UNITS = Example of setting a modulo-60 periodic interrupt from the RTC to be issued to the CPU at 30 time units past a modulo-60 boundary.
//        <31=> 31: 
//        <32=> 32: 
//        <33=> 33: 
//        <34=> 34: 
//        <35=> 35: 
//        <36=> 36: 
//        <37=> 37: 
//        <38=> 38: 
//        <39=> 39: 
//        <40=> 40: 
//        <41=> 41: 
//        <42=> 42: 
//        <43=> 43: 
//        <44=> 44: 
//        <45=> 45: 
//        <46=> 46: 
//        <47=> 47: 
//        <48=> 48: 
//        <49=> 49: 
//        <50=> 50: 
//        <51=> 51: 
//        <52=> 52: 
//        <53=> 53: 
//        <54=> 54: 
//        <55=> 55: EX_55_TIME_UNITS = Example of setting a modulo-60 periodic interrupt from the RTC to be issued to the CPU at 55 time units past a modulo-60 boundary.
//        <56=> 56: 
//        <57=> 57: 
//        <58=> 58: 
//        <59=> 59: 
//        <60=> 60: 
//        <61=> 61: 
//        <62=> 62: 
//        <63=> 63: 
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: RTC1_CR0_MOD60ALMINTEN  -------------------------------
// SVD Line: 493

//  <item> SFDITEM_FIELD__RTC1_CR0_MOD60ALMINTEN
//    <name> MOD60ALMINTEN </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40001400) Enable periodic Modulo-60 RTC alarm sourced interrupts to the CPU </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_CR0 ) </loc>
//      <o.11..11> MOD60ALMINTEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC1_CR0_ISOINTEN  ---------------------------------
// SVD Line: 500

//  <item> SFDITEM_FIELD__RTC1_CR0_ISOINTEN
//    <name> ISOINTEN </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40001400) Enable RTC power-domain isolation sourced interrupts to the CPU when isolation of the RTC power domain is activated and subsequently de-activated </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_CR0 ) </loc>
//      <o.12..12> ISOINTEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RTC1_CR0_WPNDERRINTEN  -------------------------------
// SVD Line: 507

//  <item> SFDITEM_FIELD__RTC1_CR0_WPNDERRINTEN
//    <name> WPNDERRINTEN </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40001400) Enable write pending error sourced interrupts to the CPU when an RTC register-write pending error occurs </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_CR0 ) </loc>
//      <o.13..13> WPNDERRINTEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC1_CR0_WSYNCINTEN  --------------------------------
// SVD Line: 514

//  <item> SFDITEM_FIELD__RTC1_CR0_WSYNCINTEN
//    <name> WSYNCINTEN </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40001400) Enable write synchronization sourced interrupts to the CPU </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_CR0 ) </loc>
//      <o.14..14> WSYNCINTEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC1_CR0_WPNDINTEN  ---------------------------------
// SVD Line: 521

//  <item> SFDITEM_FIELD__RTC1_CR0_WPNDINTEN
//    <name> WPNDINTEN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40001400) Enable write pending sourced interrupts to the CPU </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_CR0 ) </loc>
//      <o.15..15> WPNDINTEN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: RTC1_CR0  ------------------------------------
// SVD Line: 432

//  <rtree> SFDITEM_REG__RTC1_CR0
//    <name> CR0 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001400) RTC Control 0 </i>
//    <loc> ( (unsigned short)((RTC1_CR0 >> 0) & 0xFFFF), ((RTC1_CR0 = (RTC1_CR0 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC1_CR0_CNTEN </item>
//    <item> SFDITEM_FIELD__RTC1_CR0_ALMEN </item>
//    <item> SFDITEM_FIELD__RTC1_CR0_ALMINTEN </item>
//    <item> SFDITEM_FIELD__RTC1_CR0_TRMEN </item>
//    <item> SFDITEM_FIELD__RTC1_CR0_MOD60ALMEN </item>
//    <item> SFDITEM_FIELD__RTC1_CR0_MOD60ALM </item>
//    <item> SFDITEM_FIELD__RTC1_CR0_MOD60ALMINTEN </item>
//    <item> SFDITEM_FIELD__RTC1_CR0_ISOINTEN </item>
//    <item> SFDITEM_FIELD__RTC1_CR0_WPNDERRINTEN </item>
//    <item> SFDITEM_FIELD__RTC1_CR0_WSYNCINTEN </item>
//    <item> SFDITEM_FIELD__RTC1_CR0_WPNDINTEN </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTC1_SR0  --------------------------------
// SVD Line: 530

unsigned short RTC1_SR0 __AT (0x40001404);



// -------------------------------  Field Item: RTC1_SR0_ALMINT  ----------------------------------
// SVD Line: 537

//  <item> SFDITEM_FIELD__RTC1_SR0_ALMINT
//    <name> ALMINT </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40001404) Alarm interrupt source </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR0 ) </loc>
//      <o.1..1> ALMINT
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RTC1_SR0_MOD60ALMINT  --------------------------------
// SVD Line: 544

//  <item> SFDITEM_FIELD__RTC1_SR0_MOD60ALMINT
//    <name> MOD60ALMINT </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001404) Modulo-60 RTC alarm interrupt source </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR0 ) </loc>
//      <o.2..2> MOD60ALMINT
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RTC1_SR0_ISOINT  ----------------------------------
// SVD Line: 551

//  <item> SFDITEM_FIELD__RTC1_SR0_ISOINT
//    <name> ISOINT </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001404) RTC power-domain isolation interrupt source </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR0 ) </loc>
//      <o.3..3> ISOINT
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC1_SR0_WPNDERRINT  --------------------------------
// SVD Line: 558

//  <item> SFDITEM_FIELD__RTC1_SR0_WPNDERRINT
//    <name> WPNDERRINT </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40001404) Write pending error interrupt source </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR0 ) </loc>
//      <o.4..4> WPNDERRINT
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC1_SR0_WSYNCINT  ---------------------------------
// SVD Line: 565

//  <item> SFDITEM_FIELD__RTC1_SR0_WSYNCINT
//    <name> WSYNCINT </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40001404) Write synchronization interrupt </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR0 ) </loc>
//      <o.5..5> WSYNCINT
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC1_SR0_WPNDINT  ----------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__RTC1_SR0_WPNDINT
//    <name> WPNDINT </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40001404) Write pending interrupt </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR0 ) </loc>
//      <o.6..6> WPNDINT
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC1_SR0_WSYNCCR0  ---------------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__RTC1_SR0_WSYNCCR0
//    <name> WSYNCCR0 </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40001404) Synchronization status of posted writes to RTC Control 0 Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR0 ) </loc>
//      <o.7..7> WSYNCCR0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC1_SR0_WSYNCSR0  ---------------------------------
// SVD Line: 586

//  <item> SFDITEM_FIELD__RTC1_SR0_WSYNCSR0
//    <name> WSYNCSR0 </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x40001404) Synchronization status of posted clearances to interrupt sources in RTC Status 0 Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR0 ) </loc>
//      <o.8..8> WSYNCSR0
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC1_SR0_WSYNCCNT0  ---------------------------------
// SVD Line: 593

//  <item> SFDITEM_FIELD__RTC1_SR0_WSYNCCNT0
//    <name> WSYNCCNT0 </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x40001404) Synchronization status of posted writes to RTC Count 0 Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR0 ) </loc>
//      <o.9..9> WSYNCCNT0
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC1_SR0_WSYNCCNT1  ---------------------------------
// SVD Line: 600

//  <item> SFDITEM_FIELD__RTC1_SR0_WSYNCCNT1
//    <name> WSYNCCNT1 </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x40001404) Synchronization status of posted writes to RTC Count 1 Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR0 ) </loc>
//      <o.10..10> WSYNCCNT1
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC1_SR0_WSYNCALM0  ---------------------------------
// SVD Line: 607

//  <item> SFDITEM_FIELD__RTC1_SR0_WSYNCALM0
//    <name> WSYNCALM0 </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x40001404) Synchronization status of posted writes to RTC Alarm 0 Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR0 ) </loc>
//      <o.11..11> WSYNCALM0
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC1_SR0_WSYNCALM1  ---------------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__RTC1_SR0_WSYNCALM1
//    <name> WSYNCALM1 </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x40001404) Synchronization status of posted writes to RTC Alarm 1 Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR0 ) </loc>
//      <o.12..12> WSYNCALM1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC1_SR0_WSYNCTRM  ---------------------------------
// SVD Line: 621

//  <item> SFDITEM_FIELD__RTC1_SR0_WSYNCTRM
//    <name> WSYNCTRM </name>
//    <r> 
//    <i> [Bit 13] RO (@ 0x40001404) Synchronization status of posted writes to RTC Trim Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR0 ) </loc>
//      <o.13..13> WSYNCTRM
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RTC1_SR0_ISOENB  ----------------------------------
// SVD Line: 628

//  <item> SFDITEM_FIELD__RTC1_SR0_ISOENB
//    <name> ISOENB </name>
//    <r> 
//    <i> [Bit 14] RO (@ 0x40001404) Visibility status of 32 kHz sourced registers, taking account of power-domain isolation </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR0 ) </loc>
//      <o.14..14> ISOENB
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: RTC1_SR0  ------------------------------------
// SVD Line: 530

//  <rtree> SFDITEM_REG__RTC1_SR0
//    <name> SR0 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001404) RTC Status 0 </i>
//    <loc> ( (unsigned short)((RTC1_SR0 >> 0) & 0xFFFF), ((RTC1_SR0 = (RTC1_SR0 & ~(0x7EUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7E) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC1_SR0_ALMINT </item>
//    <item> SFDITEM_FIELD__RTC1_SR0_MOD60ALMINT </item>
//    <item> SFDITEM_FIELD__RTC1_SR0_ISOINT </item>
//    <item> SFDITEM_FIELD__RTC1_SR0_WPNDERRINT </item>
//    <item> SFDITEM_FIELD__RTC1_SR0_WSYNCINT </item>
//    <item> SFDITEM_FIELD__RTC1_SR0_WPNDINT </item>
//    <item> SFDITEM_FIELD__RTC1_SR0_WSYNCCR0 </item>
//    <item> SFDITEM_FIELD__RTC1_SR0_WSYNCSR0 </item>
//    <item> SFDITEM_FIELD__RTC1_SR0_WSYNCCNT0 </item>
//    <item> SFDITEM_FIELD__RTC1_SR0_WSYNCCNT1 </item>
//    <item> SFDITEM_FIELD__RTC1_SR0_WSYNCALM0 </item>
//    <item> SFDITEM_FIELD__RTC1_SR0_WSYNCALM1 </item>
//    <item> SFDITEM_FIELD__RTC1_SR0_WSYNCTRM </item>
//    <item> SFDITEM_FIELD__RTC1_SR0_ISOENB </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTC1_SR1  --------------------------------
// SVD Line: 637

unsigned short RTC1_SR1 __AT (0x40001408);



// ------------------------------  Field Item: RTC1_SR1_WPNDCR0  ----------------------------------
// SVD Line: 644

//  <item> SFDITEM_FIELD__RTC1_SR1_WPNDCR0
//    <name> WPNDCR0 </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40001408) Pending status of posted writes to RTC Control 0 Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR1 ) </loc>
//      <o.7..7> WPNDCR0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC1_SR1_WPNDSR0  ----------------------------------
// SVD Line: 651

//  <item> SFDITEM_FIELD__RTC1_SR1_WPNDSR0
//    <name> WPNDSR0 </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x40001408) Pending status of posted clearances of interrupt sources in RTC Status 0 Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR1 ) </loc>
//      <o.8..8> WPNDSR0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC1_SR1_WPNDCNT0  ---------------------------------
// SVD Line: 658

//  <item> SFDITEM_FIELD__RTC1_SR1_WPNDCNT0
//    <name> WPNDCNT0 </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x40001408) Pending status of posted writes to RTC Count 0 Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR1 ) </loc>
//      <o.9..9> WPNDCNT0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC1_SR1_WPNDCNT1  ---------------------------------
// SVD Line: 665

//  <item> SFDITEM_FIELD__RTC1_SR1_WPNDCNT1
//    <name> WPNDCNT1 </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x40001408) Pending status of posted writes to RTC Count 1 Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR1 ) </loc>
//      <o.10..10> WPNDCNT1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC1_SR1_WPNDALM0  ---------------------------------
// SVD Line: 672

//  <item> SFDITEM_FIELD__RTC1_SR1_WPNDALM0
//    <name> WPNDALM0 </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x40001408) Pending status of posted writes to RTC ALARM 0 Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR1 ) </loc>
//      <o.11..11> WPNDALM0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC1_SR1_WPNDALM1  ---------------------------------
// SVD Line: 679

//  <item> SFDITEM_FIELD__RTC1_SR1_WPNDALM1
//    <name> WPNDALM1 </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x40001408) Pending status of posted writes to RTC ALARM 1 Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR1 ) </loc>
//      <o.12..12> WPNDALM1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC1_SR1_WPNDTRM  ----------------------------------
// SVD Line: 686

//  <item> SFDITEM_FIELD__RTC1_SR1_WPNDTRM
//    <name> WPNDTRM </name>
//    <r> 
//    <i> [Bit 13] RO (@ 0x40001408) Pending status of posted writes to RTC Trim Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR1 ) </loc>
//      <o.13..13> WPNDTRM
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: RTC1_SR1  ------------------------------------
// SVD Line: 637

//  <rtree> SFDITEM_REG__RTC1_SR1
//    <name> SR1 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001408) RTC Status 1 </i>
//    <loc> ( (unsigned short)((RTC1_SR1 >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__RTC1_SR1_WPNDCR0 </item>
//    <item> SFDITEM_FIELD__RTC1_SR1_WPNDSR0 </item>
//    <item> SFDITEM_FIELD__RTC1_SR1_WPNDCNT0 </item>
//    <item> SFDITEM_FIELD__RTC1_SR1_WPNDCNT1 </item>
//    <item> SFDITEM_FIELD__RTC1_SR1_WPNDALM0 </item>
//    <item> SFDITEM_FIELD__RTC1_SR1_WPNDALM1 </item>
//    <item> SFDITEM_FIELD__RTC1_SR1_WPNDTRM </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC1_CNT0  --------------------------------
// SVD Line: 695

unsigned short RTC1_CNT0 __AT (0x4000140C);



// -------------------------------  Field Item: RTC1_CNT0_VALUE  ----------------------------------
// SVD Line: 702

//  <item> SFDITEM_FIELD__RTC1_CNT0_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000140C) Lower 16 prescaled (non-fractional) bits of the RTC real-time count </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTC1_CNT0 >> 0) & 0xFFFF), ((RTC1_CNT0 = (RTC1_CNT0 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC1_CNT0  -----------------------------------
// SVD Line: 695

//  <rtree> SFDITEM_REG__RTC1_CNT0
//    <name> CNT0 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000140C) RTC Count 0 </i>
//    <loc> ( (unsigned short)((RTC1_CNT0 >> 0) & 0xFFFF), ((RTC1_CNT0 = (RTC1_CNT0 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC1_CNT0_VALUE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC1_CNT1  --------------------------------
// SVD Line: 717

unsigned short RTC1_CNT1 __AT (0x40001410);



// -------------------------------  Field Item: RTC1_CNT1_VALUE  ----------------------------------
// SVD Line: 724

//  <item> SFDITEM_FIELD__RTC1_CNT1_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001410) Upper 16 prescaled (non-fractional) bits of the RTC real-time count </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTC1_CNT1 >> 0) & 0xFFFF), ((RTC1_CNT1 = (RTC1_CNT1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC1_CNT1  -----------------------------------
// SVD Line: 717

//  <rtree> SFDITEM_REG__RTC1_CNT1
//    <name> CNT1 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001410) RTC Count 1 </i>
//    <loc> ( (unsigned short)((RTC1_CNT1 >> 0) & 0xFFFF), ((RTC1_CNT1 = (RTC1_CNT1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC1_CNT1_VALUE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC1_ALM0  --------------------------------
// SVD Line: 739

unsigned short RTC1_ALM0 __AT (0x40001414);



// -------------------------------  Field Item: RTC1_ALM0_VALUE  ----------------------------------
// SVD Line: 746

//  <item> SFDITEM_FIELD__RTC1_ALM0_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001414) Lower 16 prescaled (that is, non-fractional) bits of the RTC alarm target time </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTC1_ALM0 >> 0) & 0xFFFF), ((RTC1_ALM0 = (RTC1_ALM0 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC1_ALM0  -----------------------------------
// SVD Line: 739

//  <rtree> SFDITEM_REG__RTC1_ALM0
//    <name> ALM0 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001414) RTC Alarm 0 </i>
//    <loc> ( (unsigned short)((RTC1_ALM0 >> 0) & 0xFFFF), ((RTC1_ALM0 = (RTC1_ALM0 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC1_ALM0_VALUE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC1_ALM1  --------------------------------
// SVD Line: 761

unsigned short RTC1_ALM1 __AT (0x40001418);



// -------------------------------  Field Item: RTC1_ALM1_VALUE  ----------------------------------
// SVD Line: 768

//  <item> SFDITEM_FIELD__RTC1_ALM1_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001418) Upper 16 prescaled (non-fractional) bits of the RTC alarm target time </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTC1_ALM1 >> 0) & 0xFFFF), ((RTC1_ALM1 = (RTC1_ALM1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC1_ALM1  -----------------------------------
// SVD Line: 761

//  <rtree> SFDITEM_REG__RTC1_ALM1
//    <name> ALM1 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001418) RTC Alarm 1 </i>
//    <loc> ( (unsigned short)((RTC1_ALM1 >> 0) & 0xFFFF), ((RTC1_ALM1 = (RTC1_ALM1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC1_ALM1_VALUE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTC1_TRM  --------------------------------
// SVD Line: 783

unsigned short RTC1_TRM __AT (0x4000141C);



// -------------------------------  Field Item: RTC1_TRM_VALUE  -----------------------------------
// SVD Line: 790

//  <item> SFDITEM_FIELD__RTC1_TRM_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x4000141C) Trim value in prescaled RTC time units to be added or subtracted from the RTC count at the end of a periodic interval selected by RTC Trim Register </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC1_TRM >> 0) & 0x7), ((RTC1_TRM = (RTC1_TRM & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: RTC1_TRM_ADD  ------------------------------------
// SVD Line: 797

//  <item> SFDITEM_FIELD__RTC1_TRM_ADD
//    <name> ADD </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000141C) Trim Polarity </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_TRM ) </loc>
//      <o.3..3> ADD
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC1_TRM_IVL  ------------------------------------
// SVD Line: 804

//  <item> SFDITEM_FIELD__RTC1_TRM_IVL
//    <name> IVL </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x4000141C) Trim interval in prescaled RTC time units </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC1_TRM >> 4) & 0x3), ((RTC1_TRM = (RTC1_TRM & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: RTC1_TRM_IVL2EXPMIN  --------------------------------
// SVD Line: 811

//  <item> SFDITEM_FIELD__RTC1_TRM_IVL2EXPMIN
//    <name> IVL2EXPMIN </name>
//    <rw> 
//    <i> [Bits 9..6] RW (@ 0x4000141C) Minimum power-of-two interval of prescaled RTC time units which RTC Trim Register can select </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC1_TRM >> 6) & 0xF), ((RTC1_TRM = (RTC1_TRM & ~(0xFUL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC1_TRM  ------------------------------------
// SVD Line: 783

//  <rtree> SFDITEM_REG__RTC1_TRM
//    <name> TRM </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000141C) RTC Trim </i>
//    <loc> ( (unsigned short)((RTC1_TRM >> 0) & 0xFFFF), ((RTC1_TRM = (RTC1_TRM & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC1_TRM_VALUE </item>
//    <item> SFDITEM_FIELD__RTC1_TRM_ADD </item>
//    <item> SFDITEM_FIELD__RTC1_TRM_IVL </item>
//    <item> SFDITEM_FIELD__RTC1_TRM_IVL2EXPMIN </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTC1_GWY  --------------------------------
// SVD Line: 826

unsigned short RTC1_GWY __AT (0x40001420);



// -------------------------------  Field Item: RTC1_GWY_SWKEY  -----------------------------------
// SVD Line: 833

//  <item> SFDITEM_FIELD__RTC1_GWY_SWKEY
//    <name> SWKEY </name>
//    <w> 
//    <i> [Bits 15..0] WO (@ 0x40001420) Software-keyed command issued by the CPU </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTC1_GWY >> 0) & 0x0), ((RTC1_GWY = (RTC1_GWY & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC1_GWY  ------------------------------------
// SVD Line: 826

//  <rtree> SFDITEM_REG__RTC1_GWY
//    <name> GWY </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001420) RTC Gateway </i>
//    <loc> ( (unsigned short)((RTC1_GWY >> 0) & 0xFFFF), ((RTC1_GWY = (RTC1_GWY & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC1_GWY_SWKEY </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTC1_CR1  --------------------------------
// SVD Line: 848

unsigned short RTC1_CR1 __AT (0x40001428);



// ------------------------------  Field Item: RTC1_CR1_CNTINTEN  ---------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__RTC1_CR1_CNTINTEN
//    <name> CNTINTEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001428) Enable for the RTC count interrupt source </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_CR1 ) </loc>
//      <o.0..0> CNTINTEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC1_CR1_PSINTEN  ----------------------------------
// SVD Line: 862

//  <item> SFDITEM_FIELD__RTC1_CR1_PSINTEN
//    <name> PSINTEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40001428) Enable for the prescaled, modulo-1 interrupt source </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_CR1 ) </loc>
//      <o.1..1> PSINTEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RTC1_CR1_RTCTRMINTEN  --------------------------------
// SVD Line: 869

//  <item> SFDITEM_FIELD__RTC1_CR1_RTCTRMINTEN
//    <name> RTCTRMINTEN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001428) Enable for the RTC Trim interrupt source </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_CR1 ) </loc>
//      <o.2..2> RTCTRMINTEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RTC1_CR1_CNTROLLINTEN  -------------------------------
// SVD Line: 876

//  <item> SFDITEM_FIELD__RTC1_CR1_CNTROLLINTEN
//    <name> CNTROLLINTEN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001428) Enable for the RTC count roll-over interrupt source in RTC Status 2 Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_CR1 ) </loc>
//      <o.3..3> CNTROLLINTEN
//    </check>
//  </item>
//  


// -------------------------  Field Item: RTC1_CR1_CNTMOD60ROLLINTEN  -----------------------------
// SVD Line: 883

//  <item> SFDITEM_FIELD__RTC1_CR1_CNTMOD60ROLLINTEN
//    <name> CNTMOD60ROLLINTEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40001428) Enable for the RTC modulo-60 count roll-over interrupt source in RTC Status 2 Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_CR1 ) </loc>
//      <o.4..4> CNTMOD60ROLLINTEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RTC1_CR1_PRESCALE2EXP  -------------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__RTC1_CR1_PRESCALE2EXP
//    <name> PRESCALE2EXP </name>
//    <rw> 
//    <i> [Bits 8..5] RW (@ 0x40001428) Prescale power of 2 division factor for the RTC base clock </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC1_CR1 >> 5) & 0xF), ((RTC1_CR1 = (RTC1_CR1 & ~(0xFUL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC1_CR1  ------------------------------------
// SVD Line: 848

//  <rtree> SFDITEM_REG__RTC1_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001428) RTC Control 1 </i>
//    <loc> ( (unsigned short)((RTC1_CR1 >> 0) & 0xFFFF), ((RTC1_CR1 = (RTC1_CR1 & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC1_CR1_CNTINTEN </item>
//    <item> SFDITEM_FIELD__RTC1_CR1_PSINTEN </item>
//    <item> SFDITEM_FIELD__RTC1_CR1_RTCTRMINTEN </item>
//    <item> SFDITEM_FIELD__RTC1_CR1_CNTROLLINTEN </item>
//    <item> SFDITEM_FIELD__RTC1_CR1_CNTMOD60ROLLINTEN </item>
//    <item> SFDITEM_FIELD__RTC1_CR1_PRESCALE2EXP </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTC1_SR2  --------------------------------
// SVD Line: 899

unsigned short RTC1_SR2 __AT (0x4000142C);



// -------------------------------  Field Item: RTC1_SR2_CNTINT  ----------------------------------
// SVD Line: 906

//  <item> SFDITEM_FIELD__RTC1_SR2_CNTINT
//    <name> CNTINT </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000142C) RTC count interrupt source </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR2 ) </loc>
//      <o.0..0> CNTINT
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RTC1_SR2_PSINT  -----------------------------------
// SVD Line: 913

//  <item> SFDITEM_FIELD__RTC1_SR2_PSINT
//    <name> PSINT </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000142C) RTC prescaled, modulo-1 boundary interrupt source </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR2 ) </loc>
//      <o.1..1> PSINT
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RTC1_SR2_TRMINT  ----------------------------------
// SVD Line: 920

//  <item> SFDITEM_FIELD__RTC1_SR2_TRMINT
//    <name> TRMINT </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000142C) RTC Trim interrupt source </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR2 ) </loc>
//      <o.2..2> TRMINT
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC1_SR2_CNTROLLINT  --------------------------------
// SVD Line: 927

//  <item> SFDITEM_FIELD__RTC1_SR2_CNTROLLINT
//    <name> CNTROLLINT </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000142C) RTC count roll-over interrupt source </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR2 ) </loc>
//      <o.3..3> CNTROLLINT
//    </check>
//  </item>
//  


// --------------------------  Field Item: RTC1_SR2_CNTMOD60ROLLINT  ------------------------------
// SVD Line: 934

//  <item> SFDITEM_FIELD__RTC1_SR2_CNTMOD60ROLLINT
//    <name> CNTMOD60ROLLINT </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000142C) RTC modulo-60 count roll-over interrupt source </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR2 ) </loc>
//      <o.4..4> CNTMOD60ROLLINT
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC1_SR2_CNTROLL  ----------------------------------
// SVD Line: 941

//  <item> SFDITEM_FIELD__RTC1_SR2_CNTROLL
//    <name> CNTROLL </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x4000142C) RTC count roll-over </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR2 ) </loc>
//      <o.5..5> CNTROLL
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RTC1_SR2_CNTMOD60ROLL  -------------------------------
// SVD Line: 948

//  <item> SFDITEM_FIELD__RTC1_SR2_CNTMOD60ROLL
//    <name> CNTMOD60ROLL </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x4000142C) RTC count modulo-60 roll-over </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR2 ) </loc>
//      <o.6..6> CNTMOD60ROLL
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC1_SR2_TRMBDYMIR  ---------------------------------
// SVD Line: 955

//  <item> SFDITEM_FIELD__RTC1_SR2_TRMBDYMIR
//    <name> TRMBDYMIR </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x4000142C) Mirror of the RTCTRMBDY field of RTC Modulo Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR2 ) </loc>
//      <o.7..7> TRMBDYMIR
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC1_SR2_WPNDCR1MIR  --------------------------------
// SVD Line: 962

//  <item> SFDITEM_FIELD__RTC1_SR2_WPNDCR1MIR
//    <name> WPNDCR1MIR </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x4000142C) Pending status of posted writes to RTC Control 1 Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR2 ) </loc>
//      <o.12..12> WPNDCR1MIR
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RTC1_SR2_WPNDALM2MIR  --------------------------------
// SVD Line: 969

//  <item> SFDITEM_FIELD__RTC1_SR2_WPNDALM2MIR
//    <name> WPNDALM2MIR </name>
//    <r> 
//    <i> [Bit 13] RO (@ 0x4000142C) Pending status of posted writes to RTC Alarm 2 Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR2 ) </loc>
//      <o.13..13> WPNDALM2MIR
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RTC1_SR2_WSYNCCR1MIR  --------------------------------
// SVD Line: 976

//  <item> SFDITEM_FIELD__RTC1_SR2_WSYNCCR1MIR
//    <name> WSYNCCR1MIR </name>
//    <r> 
//    <i> [Bit 14] RO (@ 0x4000142C) Synchronization status of posted writes to RTC Control 1 Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR2 ) </loc>
//      <o.14..14> WSYNCCR1MIR
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RTC1_SR2_WSYNCALM2MIR  -------------------------------
// SVD Line: 983

//  <item> SFDITEM_FIELD__RTC1_SR2_WSYNCALM2MIR
//    <name> WSYNCALM2MIR </name>
//    <r> 
//    <i> [Bit 15] RO (@ 0x4000142C) Synchronization status of posted writes to RTC Alarm 2 Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR2 ) </loc>
//      <o.15..15> WSYNCALM2MIR
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: RTC1_SR2  ------------------------------------
// SVD Line: 899

//  <rtree> SFDITEM_REG__RTC1_SR2
//    <name> SR2 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000142C) RTC Status 2 </i>
//    <loc> ( (unsigned short)((RTC1_SR2 >> 0) & 0xFFFF), ((RTC1_SR2 = (RTC1_SR2 & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC1_SR2_CNTINT </item>
//    <item> SFDITEM_FIELD__RTC1_SR2_PSINT </item>
//    <item> SFDITEM_FIELD__RTC1_SR2_TRMINT </item>
//    <item> SFDITEM_FIELD__RTC1_SR2_CNTROLLINT </item>
//    <item> SFDITEM_FIELD__RTC1_SR2_CNTMOD60ROLLINT </item>
//    <item> SFDITEM_FIELD__RTC1_SR2_CNTROLL </item>
//    <item> SFDITEM_FIELD__RTC1_SR2_CNTMOD60ROLL </item>
//    <item> SFDITEM_FIELD__RTC1_SR2_TRMBDYMIR </item>
//    <item> SFDITEM_FIELD__RTC1_SR2_WPNDCR1MIR </item>
//    <item> SFDITEM_FIELD__RTC1_SR2_WPNDALM2MIR </item>
//    <item> SFDITEM_FIELD__RTC1_SR2_WSYNCCR1MIR </item>
//    <item> SFDITEM_FIELD__RTC1_SR2_WSYNCALM2MIR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC1_SNAP0  -------------------------------
// SVD Line: 992

unsigned short RTC1_SNAP0 __AT (0x40001430);



// ------------------------------  Field Item: RTC1_SNAP0_VALUE  ----------------------------------
// SVD Line: 999

//  <item> SFDITEM_FIELD__RTC1_SNAP0_VALUE
//    <name> VALUE </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40001430) Constituent part of the 47-bit RTC Input Capture Channel 0, containing a sticky snapshot of RTC Count 0 Register </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTC1_SNAP0 >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: RTC1_SNAP0  -----------------------------------
// SVD Line: 992

//  <rtree> SFDITEM_REG__RTC1_SNAP0
//    <name> SNAP0 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001430) RTC Snapshot 0 </i>
//    <loc> ( (unsigned short)((RTC1_SNAP0 >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__RTC1_SNAP0_VALUE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC1_SNAP1  -------------------------------
// SVD Line: 1008

unsigned short RTC1_SNAP1 __AT (0x40001434);



// ------------------------------  Field Item: RTC1_SNAP1_VALUE  ----------------------------------
// SVD Line: 1015

//  <item> SFDITEM_FIELD__RTC1_SNAP1_VALUE
//    <name> VALUE </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40001434) Part of the 47-bit RTC Input Capture Channel 0 containing a sticky snapshot of RTC Count 1 Register </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTC1_SNAP1 >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: RTC1_SNAP1  -----------------------------------
// SVD Line: 1008

//  <rtree> SFDITEM_REG__RTC1_SNAP1
//    <name> SNAP1 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001434) RTC Snapshot 1 </i>
//    <loc> ( (unsigned short)((RTC1_SNAP1 >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__RTC1_SNAP1_VALUE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC1_SNAP2  -------------------------------
// SVD Line: 1024

unsigned short RTC1_SNAP2 __AT (0x40001438);



// ------------------------------  Field Item: RTC1_SNAP2_VALUE  ----------------------------------
// SVD Line: 1031

//  <item> SFDITEM_FIELD__RTC1_SNAP2_VALUE
//    <name> VALUE </name>
//    <r> 
//    <i> [Bits 14..0] RO (@ 0x40001438) Part of the 47-bit RTC Input Capture Channel 0 containing a sticky snapshot of RTC Count 2 Register </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTC1_SNAP2 >> 0) & 0x7FFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: RTC1_SNAP2  -----------------------------------
// SVD Line: 1024

//  <rtree> SFDITEM_REG__RTC1_SNAP2
//    <name> SNAP2 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001438) RTC Snapshot 2 </i>
//    <loc> ( (unsigned short)((RTC1_SNAP2 >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__RTC1_SNAP2_VALUE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTC1_MOD  --------------------------------
// SVD Line: 1040

unsigned short RTC1_MOD __AT (0x4000143C);



// ------------------------------  Field Item: RTC1_MOD_CNTMOD60  ---------------------------------
// SVD Line: 1047

//  <item> SFDITEM_FIELD__RTC1_MOD_CNTMOD60
//    <name> CNTMOD60 </name>
//    <r> 
//    <i> [Bits 5..0] RO (@ 0x4000143C) Modulo-60 value of prescaled RTC Count 1 and RTC Count 0 Registers </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC1_MOD >> 0) & 0x3F) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: RTC1_MOD_INCR  -----------------------------------
// SVD Line: 1054

//  <item> SFDITEM_FIELD__RTC1_MOD_INCR
//    <name> INCR </name>
//    <r> 
//    <i> [Bits 9..6] RO (@ 0x4000143C) Most recent increment value added to the RTC Count in RTC Count 1 and RTC Count 0 Registers </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC1_MOD >> 6) & 0xF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: RTC1_MOD_TRMBDY  ----------------------------------
// SVD Line: 1061

//  <item> SFDITEM_FIELD__RTC1_MOD_TRMBDY
//    <name> TRMBDY </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x4000143C) Trim boundary indicator that the most recent RTC count increment has coincided with trimming of the count value </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_MOD ) </loc>
//      <o.10..10> TRMBDY
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RTC1_MOD_CNT0_4TOZERO  -------------------------------
// SVD Line: 1068

//  <item> SFDITEM_FIELD__RTC1_MOD_CNT0_4TOZERO
//    <name> CNT0_4TOZERO </name>
//    <r> 
//    <i> [Bits 15..11] RO (@ 0x4000143C) Mirror of RTC Count 0 Register </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC1_MOD >> 11) & 0x1F) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC1_MOD  ------------------------------------
// SVD Line: 1040

//  <rtree> SFDITEM_REG__RTC1_MOD
//    <name> MOD </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000143C) RTC Modulo </i>
//    <loc> ( (unsigned short)((RTC1_MOD >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__RTC1_MOD_CNTMOD60 </item>
//    <item> SFDITEM_FIELD__RTC1_MOD_INCR </item>
//    <item> SFDITEM_FIELD__RTC1_MOD_TRMBDY </item>
//    <item> SFDITEM_FIELD__RTC1_MOD_CNT0_4TOZERO </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC1_CNT2  --------------------------------
// SVD Line: 1077

unsigned short RTC1_CNT2 __AT (0x40001440);



// -------------------------------  Field Item: RTC1_CNT2_VALUE  ----------------------------------
// SVD Line: 1084

//  <item> SFDITEM_FIELD__RTC1_CNT2_VALUE
//    <name> VALUE </name>
//    <r> 
//    <i> [Bits 14..0] RO (@ 0x40001440) Fractional bits of the RTC real-time count </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTC1_CNT2 >> 0) & 0x7FFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC1_CNT2  -----------------------------------
// SVD Line: 1077

//  <rtree> SFDITEM_REG__RTC1_CNT2
//    <name> CNT2 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001440) RTC Count 2 </i>
//    <loc> ( (unsigned short)((RTC1_CNT2 >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__RTC1_CNT2_VALUE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC1_ALM2  --------------------------------
// SVD Line: 1093

unsigned short RTC1_ALM2 __AT (0x40001444);



// -------------------------------  Field Item: RTC1_ALM2_VALUE  ----------------------------------
// SVD Line: 1100

//  <item> SFDITEM_FIELD__RTC1_ALM2_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 14..0] RW (@ 0x40001444) Fractional (non-prescaled) bits of the RTC alarm target time </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTC1_ALM2 >> 0) & 0x7FFF), ((RTC1_ALM2 = (RTC1_ALM2 & ~(0x7FFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC1_ALM2  -----------------------------------
// SVD Line: 1093

//  <rtree> SFDITEM_REG__RTC1_ALM2
//    <name> ALM2 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001444) RTC Alarm 2 </i>
//    <loc> ( (unsigned short)((RTC1_ALM2 >> 0) & 0xFFFF), ((RTC1_ALM2 = (RTC1_ALM2 & ~(0x7FFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC1_ALM2_VALUE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTC1_SR3  --------------------------------
// SVD Line: 1115

unsigned short RTC1_SR3 __AT (0x40001448);



// -----------------------------  Field Item: RTC1_SR3_RTCIC0IRQ  ---------------------------------
// SVD Line: 1122

//  <item> SFDITEM_FIELD__RTC1_SR3_RTCIC0IRQ
//    <name> RTCIC0IRQ </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001448) Sticky Interrupt Source for the RTC Input Capture Channel 0 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR3 ) </loc>
//      <o.0..0> RTCIC0IRQ
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC1_SR3_RTCIC2IRQ  ---------------------------------
// SVD Line: 1129

//  <item> SFDITEM_FIELD__RTC1_SR3_RTCIC2IRQ
//    <name> RTCIC2IRQ </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001448) Sticky Interrupt Source for the RTC Input Capture Channel 2 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR3 ) </loc>
//      <o.2..2> RTCIC2IRQ
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC1_SR3_RTCIC3IRQ  ---------------------------------
// SVD Line: 1136

//  <item> SFDITEM_FIELD__RTC1_SR3_RTCIC3IRQ
//    <name> RTCIC3IRQ </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001448) Sticky Interrupt Source for the RTC Input Capture Channel 3 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR3 ) </loc>
//      <o.3..3> RTCIC3IRQ
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC1_SR3_RTCIC4IRQ  ---------------------------------
// SVD Line: 1143

//  <item> SFDITEM_FIELD__RTC1_SR3_RTCIC4IRQ
//    <name> RTCIC4IRQ </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40001448) Sticky Interrupt Source for the RTC Input Capture Channel 4 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR3 ) </loc>
//      <o.4..4> RTCIC4IRQ
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC1_SR3_ALMINTMIR  ---------------------------------
// SVD Line: 1150

//  <item> SFDITEM_FIELD__RTC1_SR3_ALMINTMIR
//    <name> ALMINTMIR </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x40001448) Read-only mirror of the ALMINT interrupt source in RTC Status 0 Register, acting as RTCOC0IRQ </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR3 ) </loc>
//      <o.8..8> ALMINTMIR
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC1_SR3_RTCOC1IRQ  ---------------------------------
// SVD Line: 1157

//  <item> SFDITEM_FIELD__RTC1_SR3_RTCOC1IRQ
//    <name> RTCOC1IRQ </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40001448) Sticky Interrupt Source for Output Compare Channel 1 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR3 ) </loc>
//      <o.9..9> RTCOC1IRQ
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: RTC1_SR3  ------------------------------------
// SVD Line: 1115

//  <rtree> SFDITEM_REG__RTC1_SR3
//    <name> SR3 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001448) RTC Status 3 </i>
//    <loc> ( (unsigned short)((RTC1_SR3 >> 0) & 0xFFFF), ((RTC1_SR3 = (RTC1_SR3 & ~(0x21DUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x21D) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC1_SR3_RTCIC0IRQ </item>
//    <item> SFDITEM_FIELD__RTC1_SR3_RTCIC2IRQ </item>
//    <item> SFDITEM_FIELD__RTC1_SR3_RTCIC3IRQ </item>
//    <item> SFDITEM_FIELD__RTC1_SR3_RTCIC4IRQ </item>
//    <item> SFDITEM_FIELD__RTC1_SR3_ALMINTMIR </item>
//    <item> SFDITEM_FIELD__RTC1_SR3_RTCOC1IRQ </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC1_CR2IC  -------------------------------
// SVD Line: 1166

unsigned short RTC1_CR2IC __AT (0x4000144C);



// -----------------------------  Field Item: RTC1_CR2IC_RTCIC0EN  --------------------------------
// SVD Line: 1173

//  <item> SFDITEM_FIELD__RTC1_CR2IC_RTCIC0EN
//    <name> RTCIC0EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000144C) Enable for the RTC Input Capture Channel 0 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_CR2IC ) </loc>
//      <o.0..0> RTCIC0EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC1_CR2IC_RTCIC2EN  --------------------------------
// SVD Line: 1180

//  <item> SFDITEM_FIELD__RTC1_CR2IC_RTCIC2EN
//    <name> RTCIC2EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000144C) Enable for the RTC Input Capture Channel 2 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_CR2IC ) </loc>
//      <o.2..2> RTCIC2EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC1_CR2IC_RTCIC3EN  --------------------------------
// SVD Line: 1187

//  <item> SFDITEM_FIELD__RTC1_CR2IC_RTCIC3EN
//    <name> RTCIC3EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000144C) Enable for the RTC Input Capture Channel 3 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_CR2IC ) </loc>
//      <o.3..3> RTCIC3EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC1_CR2IC_RTCIC4EN  --------------------------------
// SVD Line: 1194

//  <item> SFDITEM_FIELD__RTC1_CR2IC_RTCIC4EN
//    <name> RTCIC4EN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000144C) Enable for the RTC Input Capture Channel 4 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_CR2IC ) </loc>
//      <o.4..4> RTCIC4EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC1_CR2IC_RTCIC0LH  --------------------------------
// SVD Line: 1201

//  <item> SFDITEM_FIELD__RTC1_CR2IC_RTCIC0LH
//    <name> RTCIC0LH </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000144C) Polarity of the active-going capture edge for the RTC Input Capture Channel 0 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_CR2IC ) </loc>
//      <o.5..5> RTCIC0LH
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC1_CR2IC_RTCIC2LH  --------------------------------
// SVD Line: 1208

//  <item> SFDITEM_FIELD__RTC1_CR2IC_RTCIC2LH
//    <name> RTCIC2LH </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000144C) Polarity of the active-going capture edge for the RTC Input Capture Channel 2 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_CR2IC ) </loc>
//      <o.7..7> RTCIC2LH
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC1_CR2IC_RTCIC3LH  --------------------------------
// SVD Line: 1215

//  <item> SFDITEM_FIELD__RTC1_CR2IC_RTCIC3LH
//    <name> RTCIC3LH </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4000144C) Polarity of the active-going capture edge for the RTC Input Capture Channel 3 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_CR2IC ) </loc>
//      <o.8..8> RTCIC3LH
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC1_CR2IC_RTCIC4LH  --------------------------------
// SVD Line: 1222

//  <item> SFDITEM_FIELD__RTC1_CR2IC_RTCIC4LH
//    <name> RTCIC4LH </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4000144C) Polarity of the active-going capture edge for the RTC Input Capture Channel 4 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_CR2IC ) </loc>
//      <o.9..9> RTCIC4LH
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RTC1_CR2IC_RTCIC0IRQEN  -------------------------------
// SVD Line: 1229

//  <item> SFDITEM_FIELD__RTC1_CR2IC_RTCIC0IRQEN
//    <name> RTCIC0IRQEN </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4000144C) Interrupt Enable for the RTC Input Capture Channel 0 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_CR2IC ) </loc>
//      <o.10..10> RTCIC0IRQEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RTC1_CR2IC_RTCIC2IRQEN  -------------------------------
// SVD Line: 1236

//  <item> SFDITEM_FIELD__RTC1_CR2IC_RTCIC2IRQEN
//    <name> RTCIC2IRQEN </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4000144C) Interrupt Enable for the RTC Input Capture Channel 2 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_CR2IC ) </loc>
//      <o.12..12> RTCIC2IRQEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RTC1_CR2IC_RTCIC3IRQEN  -------------------------------
// SVD Line: 1243

//  <item> SFDITEM_FIELD__RTC1_CR2IC_RTCIC3IRQEN
//    <name> RTCIC3IRQEN </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4000144C) Interrupt Enable for the RTC Input Capture Channel 3 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_CR2IC ) </loc>
//      <o.13..13> RTCIC3IRQEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RTC1_CR2IC_RTCIC4IRQEN  -------------------------------
// SVD Line: 1250

//  <item> SFDITEM_FIELD__RTC1_CR2IC_RTCIC4IRQEN
//    <name> RTCIC4IRQEN </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4000144C) Interrupt Enable for the RTC Input Capture Channel 4 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_CR2IC ) </loc>
//      <o.14..14> RTCIC4IRQEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RTC1_CR2IC_RTCICOWUSEN  -------------------------------
// SVD Line: 1257

//  <item> SFDITEM_FIELD__RTC1_CR2IC_RTCICOWUSEN
//    <name> RTCICOWUSEN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4000144C) Enable Overwrite of Unread Snapshots for all RTC Input Capture Channels </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_CR2IC ) </loc>
//      <o.15..15> RTCICOWUSEN
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: RTC1_CR2IC  -----------------------------------
// SVD Line: 1166

//  <rtree> SFDITEM_REG__RTC1_CR2IC
//    <name> CR2IC </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000144C) RTC Control 2 for Configuring Input Capture Channels </i>
//    <loc> ( (unsigned short)((RTC1_CR2IC >> 0) & 0xFFFF), ((RTC1_CR2IC = (RTC1_CR2IC & ~(0xF7BDUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xF7BD) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC1_CR2IC_RTCIC0EN </item>
//    <item> SFDITEM_FIELD__RTC1_CR2IC_RTCIC2EN </item>
//    <item> SFDITEM_FIELD__RTC1_CR2IC_RTCIC3EN </item>
//    <item> SFDITEM_FIELD__RTC1_CR2IC_RTCIC4EN </item>
//    <item> SFDITEM_FIELD__RTC1_CR2IC_RTCIC0LH </item>
//    <item> SFDITEM_FIELD__RTC1_CR2IC_RTCIC2LH </item>
//    <item> SFDITEM_FIELD__RTC1_CR2IC_RTCIC3LH </item>
//    <item> SFDITEM_FIELD__RTC1_CR2IC_RTCIC4LH </item>
//    <item> SFDITEM_FIELD__RTC1_CR2IC_RTCIC0IRQEN </item>
//    <item> SFDITEM_FIELD__RTC1_CR2IC_RTCIC2IRQEN </item>
//    <item> SFDITEM_FIELD__RTC1_CR2IC_RTCIC3IRQEN </item>
//    <item> SFDITEM_FIELD__RTC1_CR2IC_RTCIC4IRQEN </item>
//    <item> SFDITEM_FIELD__RTC1_CR2IC_RTCICOWUSEN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC1_CR3OC  -------------------------------
// SVD Line: 1266

unsigned short RTC1_CR3OC __AT (0x40001450);



// -----------------------------  Field Item: RTC1_CR3OC_RTCOC1EN  --------------------------------
// SVD Line: 1273

//  <item> SFDITEM_FIELD__RTC1_CR3OC_RTCOC1EN
//    <name> RTCOC1EN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40001450) Enable for Output Compare Channel 1 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_CR3OC ) </loc>
//      <o.1..1> RTCOC1EN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RTC1_CR3OC_RTCOC1IRQEN  -------------------------------
// SVD Line: 1280

//  <item> SFDITEM_FIELD__RTC1_CR3OC_RTCOC1IRQEN
//    <name> RTCOC1IRQEN </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40001450) Interrupt Enable for Output Compare Channel 1 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_CR3OC ) </loc>
//      <o.9..9> RTCOC1IRQEN
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: RTC1_CR3OC  -----------------------------------
// SVD Line: 1266

//  <rtree> SFDITEM_REG__RTC1_CR3OC
//    <name> CR3OC </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001450) RTC Control 3 for Configuring Output Compare Channel </i>
//    <loc> ( (unsigned short)((RTC1_CR3OC >> 0) & 0xFFFF), ((RTC1_CR3OC = (RTC1_CR3OC & ~(0x202UL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x202) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC1_CR3OC_RTCOC1EN </item>
//    <item> SFDITEM_FIELD__RTC1_CR3OC_RTCOC1IRQEN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC1_CR4OC  -------------------------------
// SVD Line: 1289

unsigned short RTC1_CR4OC __AT (0x40001454);



// ---------------------------  Field Item: RTC1_CR4OC_RTCOC1MSKEN  -------------------------------
// SVD Line: 1296

//  <item> SFDITEM_FIELD__RTC1_CR4OC_RTCOC1MSKEN
//    <name> RTCOC1MSKEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40001454) \nEnable for thermometer-code masking of the Output Compare 1 Channel\n0 : EN000 = Do not apply a mask to the 16-bit Output Compare channel ${.:OC1}.\n1 : EN001 = Apply a thermometer-decoded mask to the 16-bit Output Compare channel ${.:OC1} provided that channel is enabled via ${.:CR3OC:RTCOC1EN} </i>
//    <combo> 
//      <loc> ( (unsigned short) RTC1_CR4OC ) </loc>
//      <o.1..1> RTCOC1MSKEN
//        <0=> 0: EN000 = Do not apply a mask to the 16-bit Output Compare channel ${.:OC1}.
//        <1=> 1: EN001 = Apply a thermometer-decoded mask to the 16-bit Output Compare channel ${.:OC1} provided that channel is enabled via ${.:CR3OC:RTCOC1EN}
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: RTC1_CR4OC_RTCOC1ARLEN  -------------------------------
// SVD Line: 1315

//  <item> SFDITEM_FIELD__RTC1_CR4OC_RTCOC1ARLEN
//    <name> RTCOC1ARLEN </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40001454) Enable for auto-reloading when output compare match occurs </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_CR4OC ) </loc>
//      <o.9..9> RTCOC1ARLEN
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: RTC1_CR4OC  -----------------------------------
// SVD Line: 1289

//  <rtree> SFDITEM_REG__RTC1_CR4OC
//    <name> CR4OC </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001454) RTC Control 4 for Configuring Output Compare Channel </i>
//    <loc> ( (unsigned short)((RTC1_CR4OC >> 0) & 0xFFFF), ((RTC1_CR4OC = (RTC1_CR4OC & ~(0x202UL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x202) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC1_CR4OC_RTCOC1MSKEN </item>
//    <item> SFDITEM_FIELD__RTC1_CR4OC_RTCOC1ARLEN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC1_OCMSK  -------------------------------
// SVD Line: 1324

unsigned short RTC1_OCMSK __AT (0x40001458);



// -----------------------------  Field Item: RTC1_OCMSK_RTCOCMSK  --------------------------------
// SVD Line: 1331

//  <item> SFDITEM_FIELD__RTC1_OCMSK_RTCOCMSK
//    <name> RTCOCMSK </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001458) Concatenation of thermometer-encoded masks for the output compare channel </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTC1_OCMSK >> 0) & 0xFFFF), ((RTC1_OCMSK = (RTC1_OCMSK & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: RTC1_OCMSK  -----------------------------------
// SVD Line: 1324

//  <rtree> SFDITEM_REG__RTC1_OCMSK
//    <name> OCMSK </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001458) RTC Masks for Output Compare Channel </i>
//    <loc> ( (unsigned short)((RTC1_OCMSK >> 0) & 0xFFFF), ((RTC1_OCMSK = (RTC1_OCMSK & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC1_OCMSK_RTCOCMSK </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: RTC1_OC1ARL  -------------------------------
// SVD Line: 1346

unsigned short RTC1_OC1ARL __AT (0x4000145C);



// ----------------------------  Field Item: RTC1_OC1ARL_RTCOC1ARL  -------------------------------
// SVD Line: 1353

//  <item> SFDITEM_FIELD__RTC1_OC1ARL_RTCOC1ARL
//    <name> RTCOC1ARL </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000145C) Auto-reload value when output compare match occurs </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTC1_OC1ARL >> 0) & 0xFFFF), ((RTC1_OC1ARL = (RTC1_OC1ARL & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: RTC1_OC1ARL  ----------------------------------
// SVD Line: 1346

//  <rtree> SFDITEM_REG__RTC1_OC1ARL
//    <name> OC1ARL </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000145C) RTC Auto-Reload for Output Compare Channel 1 </i>
//    <loc> ( (unsigned short)((RTC1_OC1ARL >> 0) & 0xFFFF), ((RTC1_OC1ARL = (RTC1_OC1ARL & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC1_OC1ARL_RTCOC1ARL </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTC1_IC2  --------------------------------
// SVD Line: 1368

unsigned short RTC1_IC2 __AT (0x40001464);



// -------------------------------  Field Item: RTC1_IC2_RTCIC2  ----------------------------------
// SVD Line: 1375

//  <item> SFDITEM_FIELD__RTC1_IC2_RTCIC2
//    <name> RTCIC2 </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40001464) RTC Input Capture Channel 2 </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTC1_IC2 >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC1_IC2  ------------------------------------
// SVD Line: 1368

//  <rtree> SFDITEM_REG__RTC1_IC2
//    <name> IC2 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001464) RTC Input Capture Channel 2 </i>
//    <loc> ( (unsigned short)((RTC1_IC2 >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__RTC1_IC2_RTCIC2 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTC1_IC3  --------------------------------
// SVD Line: 1384

unsigned short RTC1_IC3 __AT (0x40001468);



// -------------------------------  Field Item: RTC1_IC3_RTCIC3  ----------------------------------
// SVD Line: 1391

//  <item> SFDITEM_FIELD__RTC1_IC3_RTCIC3
//    <name> RTCIC3 </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40001468) RTC Input Capture Channel 3 </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTC1_IC3 >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC1_IC3  ------------------------------------
// SVD Line: 1384

//  <rtree> SFDITEM_REG__RTC1_IC3
//    <name> IC3 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001468) RTC Input Capture Channel 3 </i>
//    <loc> ( (unsigned short)((RTC1_IC3 >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__RTC1_IC3_RTCIC3 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTC1_IC4  --------------------------------
// SVD Line: 1400

unsigned short RTC1_IC4 __AT (0x4000146C);



// -------------------------------  Field Item: RTC1_IC4_RTCIC4  ----------------------------------
// SVD Line: 1407

//  <item> SFDITEM_FIELD__RTC1_IC4_RTCIC4
//    <name> RTCIC4 </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x4000146C) RTC Input Capture Channel 4 </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTC1_IC4 >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC1_IC4  ------------------------------------
// SVD Line: 1400

//  <rtree> SFDITEM_REG__RTC1_IC4
//    <name> IC4 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000146C) RTC Input Capture Channel 4 </i>
//    <loc> ( (unsigned short)((RTC1_IC4 >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__RTC1_IC4_RTCIC4 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTC1_OC1  --------------------------------
// SVD Line: 1416

unsigned short RTC1_OC1 __AT (0x40001470);



// -------------------------------  Field Item: RTC1_OC1_RTCOC1  ----------------------------------
// SVD Line: 1423

//  <item> SFDITEM_FIELD__RTC1_OC1_RTCOC1
//    <name> RTCOC1 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001470) RTC Output Compare 1 Channel </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTC1_OC1 >> 0) & 0xFFFF), ((RTC1_OC1 = (RTC1_OC1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC1_OC1  ------------------------------------
// SVD Line: 1416

//  <rtree> SFDITEM_REG__RTC1_OC1
//    <name> OC1 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001470) RTC Output Compare Channel 1 </i>
//    <loc> ( (unsigned short)((RTC1_OC1 >> 0) & 0xFFFF), ((RTC1_OC1 = (RTC1_OC1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC1_OC1_RTCOC1 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTC1_SR4  --------------------------------
// SVD Line: 1438

unsigned short RTC1_SR4 __AT (0x40001480);



// ------------------------------  Field Item: RTC1_SR4_WSYNCSR3  ---------------------------------
// SVD Line: 1445

//  <item> SFDITEM_FIELD__RTC1_SR4_WSYNCSR3
//    <name> WSYNCSR3 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40001480) Synchronization status of posted clearances to interrupt sources in RTC Status 3 Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR4 ) </loc>
//      <o.0..0> WSYNCSR3
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC1_SR4_WSYNCCR2IC  --------------------------------
// SVD Line: 1452

//  <item> SFDITEM_FIELD__RTC1_SR4_WSYNCCR2IC
//    <name> WSYNCCR2IC </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40001480) Synchronization status of posted writes to RTC Control 2 for Configuring Input Capture Channels Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR4 ) </loc>
//      <o.1..1> WSYNCCR2IC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC1_SR4_WSYNCCR3OC  --------------------------------
// SVD Line: 1459

//  <item> SFDITEM_FIELD__RTC1_SR4_WSYNCCR3OC
//    <name> WSYNCCR3OC </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40001480) Synchronization status of posted writes to RTC Control 3 for Configuring Output Compare Channel Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR4 ) </loc>
//      <o.2..2> WSYNCCR3OC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC1_SR4_WSYNCCR4OC  --------------------------------
// SVD Line: 1466

//  <item> SFDITEM_FIELD__RTC1_SR4_WSYNCCR4OC
//    <name> WSYNCCR4OC </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40001480) Synchronization status of posted writes to RTC Control 4 for Configuring Output Compare Channel Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR4 ) </loc>
//      <o.3..3> WSYNCCR4OC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC1_SR4_WSYNCOCMSK  --------------------------------
// SVD Line: 1473

//  <item> SFDITEM_FIELD__RTC1_SR4_WSYNCOCMSK
//    <name> WSYNCOCMSK </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40001480) Synchronization status of posted writes to RTC Masks for Output Compare Channel Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR4 ) </loc>
//      <o.4..4> WSYNCOCMSK
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RTC1_SR4_WSYNCOC1ARL  --------------------------------
// SVD Line: 1480

//  <item> SFDITEM_FIELD__RTC1_SR4_WSYNCOC1ARL
//    <name> WSYNCOC1ARL </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40001480) Synchronization status of posted writes to RTC Auto-Reload for Output Compare Channel 1 Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR4 ) </loc>
//      <o.5..5> WSYNCOC1ARL
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC1_SR4_WSYNCOC1  ---------------------------------
// SVD Line: 1487

//  <item> SFDITEM_FIELD__RTC1_SR4_WSYNCOC1
//    <name> WSYNCOC1 </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40001480) Synchronization status of posted writes to RTC Output Compare Channel 1 Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR4 ) </loc>
//      <o.6..6> WSYNCOC1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC1_SR4_RSYNCIC0  ---------------------------------
// SVD Line: 1494

//  <item> SFDITEM_FIELD__RTC1_SR4_RSYNCIC0
//    <name> RSYNCIC0 </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x40001480) Synchronization status of posted reads of RTC Input Channel 0 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR4 ) </loc>
//      <o.10..10> RSYNCIC0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC1_SR4_RSYNCIC2  ---------------------------------
// SVD Line: 1501

//  <item> SFDITEM_FIELD__RTC1_SR4_RSYNCIC2
//    <name> RSYNCIC2 </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x40001480) Synchronization status of posted reads of RTC Input Channel 2 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR4 ) </loc>
//      <o.12..12> RSYNCIC2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC1_SR4_RSYNCIC3  ---------------------------------
// SVD Line: 1508

//  <item> SFDITEM_FIELD__RTC1_SR4_RSYNCIC3
//    <name> RSYNCIC3 </name>
//    <r> 
//    <i> [Bit 13] RO (@ 0x40001480) Synchronization status of posted reads of RTC Input Channel 3 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR4 ) </loc>
//      <o.13..13> RSYNCIC3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC1_SR4_RSYNCIC4  ---------------------------------
// SVD Line: 1515

//  <item> SFDITEM_FIELD__RTC1_SR4_RSYNCIC4
//    <name> RSYNCIC4 </name>
//    <r> 
//    <i> [Bit 14] RO (@ 0x40001480) Synchronization status of posted reads of RTC Input Channel 4 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR4 ) </loc>
//      <o.14..14> RSYNCIC4
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: RTC1_SR4  ------------------------------------
// SVD Line: 1438

//  <rtree> SFDITEM_REG__RTC1_SR4
//    <name> SR4 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001480) RTC Status 4 </i>
//    <loc> ( (unsigned short)((RTC1_SR4 >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__RTC1_SR4_WSYNCSR3 </item>
//    <item> SFDITEM_FIELD__RTC1_SR4_WSYNCCR2IC </item>
//    <item> SFDITEM_FIELD__RTC1_SR4_WSYNCCR3OC </item>
//    <item> SFDITEM_FIELD__RTC1_SR4_WSYNCCR4OC </item>
//    <item> SFDITEM_FIELD__RTC1_SR4_WSYNCOCMSK </item>
//    <item> SFDITEM_FIELD__RTC1_SR4_WSYNCOC1ARL </item>
//    <item> SFDITEM_FIELD__RTC1_SR4_WSYNCOC1 </item>
//    <item> SFDITEM_FIELD__RTC1_SR4_RSYNCIC0 </item>
//    <item> SFDITEM_FIELD__RTC1_SR4_RSYNCIC2 </item>
//    <item> SFDITEM_FIELD__RTC1_SR4_RSYNCIC3 </item>
//    <item> SFDITEM_FIELD__RTC1_SR4_RSYNCIC4 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTC1_SR5  --------------------------------
// SVD Line: 1524

unsigned short RTC1_SR5 __AT (0x40001484);



// ------------------------------  Field Item: RTC1_SR5_WPENDSR3  ---------------------------------
// SVD Line: 1531

//  <item> SFDITEM_FIELD__RTC1_SR5_WPENDSR3
//    <name> WPENDSR3 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40001484) Pending status of posted clearances of interrupt sources in RTC Status 3 Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR5 ) </loc>
//      <o.0..0> WPENDSR3
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC1_SR5_WPENDCR2IC  --------------------------------
// SVD Line: 1538

//  <item> SFDITEM_FIELD__RTC1_SR5_WPENDCR2IC
//    <name> WPENDCR2IC </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40001484) Pending status of posted writes to RTC Control 2 for Configuring Input Capture Channels Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR5 ) </loc>
//      <o.1..1> WPENDCR2IC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC1_SR5_WPENDCR3OC  --------------------------------
// SVD Line: 1545

//  <item> SFDITEM_FIELD__RTC1_SR5_WPENDCR3OC
//    <name> WPENDCR3OC </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40001484) Pending status of posted writes to RTC Control 3 for Configuring Output Compare Channel Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR5 ) </loc>
//      <o.2..2> WPENDCR3OC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC1_SR5_WPENDCR4OC  --------------------------------
// SVD Line: 1552

//  <item> SFDITEM_FIELD__RTC1_SR5_WPENDCR4OC
//    <name> WPENDCR4OC </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40001484) Pending status of posted writes to RTC Control 4 for Configuring Output Compare Channel Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR5 ) </loc>
//      <o.3..3> WPENDCR4OC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC1_SR5_WPENDOCMSK  --------------------------------
// SVD Line: 1559

//  <item> SFDITEM_FIELD__RTC1_SR5_WPENDOCMSK
//    <name> WPENDOCMSK </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40001484) Pending status of posted writes to RTC Masks for Output Compare Channel Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR5 ) </loc>
//      <o.4..4> WPENDOCMSK
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RTC1_SR5_WPENDOC1ARL  --------------------------------
// SVD Line: 1566

//  <item> SFDITEM_FIELD__RTC1_SR5_WPENDOC1ARL
//    <name> WPENDOC1ARL </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40001484) Pending status of posted writes to RTC Auto-Reload for Output Compare Channel 1 Register </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR5 ) </loc>
//      <o.5..5> WPENDOC1ARL
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC1_SR5_WPENDOC1  ---------------------------------
// SVD Line: 1573

//  <item> SFDITEM_FIELD__RTC1_SR5_WPENDOC1
//    <name> WPENDOC1 </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40001484) Pending status of posted writes to Output Compare Channel 1 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR5 ) </loc>
//      <o.6..6> WPENDOC1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC1_SR5_RPENDIC0  ---------------------------------
// SVD Line: 1580

//  <item> SFDITEM_FIELD__RTC1_SR5_RPENDIC0
//    <name> RPENDIC0 </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x40001484) Pending status of posted reads of RTC Input Channel 0 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR5 ) </loc>
//      <o.10..10> RPENDIC0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC1_SR5_RPENDIC2  ---------------------------------
// SVD Line: 1587

//  <item> SFDITEM_FIELD__RTC1_SR5_RPENDIC2
//    <name> RPENDIC2 </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x40001484) Pending status of posted reads of RTC Input Channel 2 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR5 ) </loc>
//      <o.12..12> RPENDIC2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC1_SR5_RPENDIC3  ---------------------------------
// SVD Line: 1594

//  <item> SFDITEM_FIELD__RTC1_SR5_RPENDIC3
//    <name> RPENDIC3 </name>
//    <r> 
//    <i> [Bit 13] RO (@ 0x40001484) Pending status of posted reads of RTC Input Channel 3 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR5 ) </loc>
//      <o.13..13> RPENDIC3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC1_SR5_RPENDIC4  ---------------------------------
// SVD Line: 1601

//  <item> SFDITEM_FIELD__RTC1_SR5_RPENDIC4
//    <name> RPENDIC4 </name>
//    <r> 
//    <i> [Bit 14] RO (@ 0x40001484) Pending status of posted reads of RTC Input Channel 4 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR5 ) </loc>
//      <o.14..14> RPENDIC4
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: RTC1_SR5  ------------------------------------
// SVD Line: 1524

//  <rtree> SFDITEM_REG__RTC1_SR5
//    <name> SR5 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001484) RTC Status 5 </i>
//    <loc> ( (unsigned short)((RTC1_SR5 >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__RTC1_SR5_WPENDSR3 </item>
//    <item> SFDITEM_FIELD__RTC1_SR5_WPENDCR2IC </item>
//    <item> SFDITEM_FIELD__RTC1_SR5_WPENDCR3OC </item>
//    <item> SFDITEM_FIELD__RTC1_SR5_WPENDCR4OC </item>
//    <item> SFDITEM_FIELD__RTC1_SR5_WPENDOCMSK </item>
//    <item> SFDITEM_FIELD__RTC1_SR5_WPENDOC1ARL </item>
//    <item> SFDITEM_FIELD__RTC1_SR5_WPENDOC1 </item>
//    <item> SFDITEM_FIELD__RTC1_SR5_RPENDIC0 </item>
//    <item> SFDITEM_FIELD__RTC1_SR5_RPENDIC2 </item>
//    <item> SFDITEM_FIELD__RTC1_SR5_RPENDIC3 </item>
//    <item> SFDITEM_FIELD__RTC1_SR5_RPENDIC4 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTC1_SR6  --------------------------------
// SVD Line: 1610

unsigned short RTC1_SR6 __AT (0x40001488);



// -----------------------------  Field Item: RTC1_SR6_RTCIC0UNR  ---------------------------------
// SVD Line: 1617

//  <item> SFDITEM_FIELD__RTC1_SR6_RTCIC0UNR
//    <name> RTCIC0UNR </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40001488) Sticky unread status of the RTC Input Capture Channel 0 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR6 ) </loc>
//      <o.0..0> RTCIC0UNR
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC1_SR6_RTCIC2UNR  ---------------------------------
// SVD Line: 1624

//  <item> SFDITEM_FIELD__RTC1_SR6_RTCIC2UNR
//    <name> RTCIC2UNR </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40001488) Sticky unread status of the RTC Input Capture Channel 2 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR6 ) </loc>
//      <o.2..2> RTCIC2UNR
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC1_SR6_RTCIC3UNR  ---------------------------------
// SVD Line: 1631

//  <item> SFDITEM_FIELD__RTC1_SR6_RTCIC3UNR
//    <name> RTCIC3UNR </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40001488) Sticky unread status of the RTC Input Capture Channel 3 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR6 ) </loc>
//      <o.3..3> RTCIC3UNR
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC1_SR6_RTCIC4UNR  ---------------------------------
// SVD Line: 1638

//  <item> SFDITEM_FIELD__RTC1_SR6_RTCIC4UNR
//    <name> RTCIC4UNR </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40001488) Sticky unread status of the RTC Input Capture Channel 4 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR6 ) </loc>
//      <o.4..4> RTCIC4UNR
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC1_SR6_RTCIC0SNAP  --------------------------------
// SVD Line: 1645

//  <item> SFDITEM_FIELD__RTC1_SR6_RTCIC0SNAP
//    <name> RTCIC0SNAP </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x40001488) Confirmation that RTC Snapshot 0, 1, 2 registers reflect the value of RTC Input Capture Channel 0 </i>
//    <check> 
//      <loc> ( (unsigned short) RTC1_SR6 ) </loc>
//      <o.8..8> RTCIC0SNAP
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RTC1_SR6_RTCFRZCNTPTR  -------------------------------
// SVD Line: 1652

//  <item> SFDITEM_FIELD__RTC1_SR6_RTCFRZCNTPTR
//    <name> RTCFRZCNTPTR </name>
//    <r> 
//    <i> [Bits 10..9] RO (@ 0x40001488) Pointer for the triple-read sequence of the RTC Freeze Count MMR </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC1_SR6 >> 9) & 0x3) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC1_SR6  ------------------------------------
// SVD Line: 1610

//  <rtree> SFDITEM_REG__RTC1_SR6
//    <name> SR6 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001488) RTC Status 6 </i>
//    <loc> ( (unsigned short)((RTC1_SR6 >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__RTC1_SR6_RTCIC0UNR </item>
//    <item> SFDITEM_FIELD__RTC1_SR6_RTCIC2UNR </item>
//    <item> SFDITEM_FIELD__RTC1_SR6_RTCIC3UNR </item>
//    <item> SFDITEM_FIELD__RTC1_SR6_RTCIC4UNR </item>
//    <item> SFDITEM_FIELD__RTC1_SR6_RTCIC0SNAP </item>
//    <item> SFDITEM_FIELD__RTC1_SR6_RTCFRZCNTPTR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: RTC1_OC1TGT  -------------------------------
// SVD Line: 1661

unsigned short RTC1_OC1TGT __AT (0x4000148C);



// ----------------------------  Field Item: RTC1_OC1TGT_RTCOC1TGT  -------------------------------
// SVD Line: 1668

//  <item> SFDITEM_FIELD__RTC1_OC1TGT_RTCOC1TGT
//    <name> RTCOC1TGT </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x4000148C) Provides visibility to the CPU of the current target value for the output-compare channel 1, taking account of any possible auto-reloading </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTC1_OC1TGT >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: RTC1_OC1TGT  ----------------------------------
// SVD Line: 1661

//  <rtree> SFDITEM_REG__RTC1_OC1TGT
//    <name> OC1TGT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000148C) RTC Output Compare Channel 1 Target </i>
//    <loc> ( (unsigned short)((RTC1_OC1TGT >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__RTC1_OC1TGT_RTCOC1TGT </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: RTC1_FRZCNT  -------------------------------
// SVD Line: 1677

unsigned short RTC1_FRZCNT __AT (0x40001490);



// ----------------------------  Field Item: RTC1_FRZCNT_RTCFRZCNT  -------------------------------
// SVD Line: 1684

//  <item> SFDITEM_FIELD__RTC1_FRZCNT_RTCFRZCNT
//    <name> RTCFRZCNT </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40001490) RTC Freeze Count. Coherent, triple 16-bit read of the 47-bit RTC count </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTC1_FRZCNT >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: RTC1_FRZCNT  ----------------------------------
// SVD Line: 1677

//  <rtree> SFDITEM_REG__RTC1_FRZCNT
//    <name> FRZCNT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001490) RTC Freeze Count </i>
//    <loc> ( (unsigned short)((RTC1_FRZCNT >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__RTC1_FRZCNT_RTCFRZCNT </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: RTC1  -------------------------------------
// SVD Line: 1695

//  <view> RTC1
//    <name> RTC1 </name>
//    <item> SFDITEM_REG__RTC1_CR0 </item>
//    <item> SFDITEM_REG__RTC1_SR0 </item>
//    <item> SFDITEM_REG__RTC1_SR1 </item>
//    <item> SFDITEM_REG__RTC1_CNT0 </item>
//    <item> SFDITEM_REG__RTC1_CNT1 </item>
//    <item> SFDITEM_REG__RTC1_ALM0 </item>
//    <item> SFDITEM_REG__RTC1_ALM1 </item>
//    <item> SFDITEM_REG__RTC1_TRM </item>
//    <item> SFDITEM_REG__RTC1_GWY </item>
//    <item> SFDITEM_REG__RTC1_CR1 </item>
//    <item> SFDITEM_REG__RTC1_SR2 </item>
//    <item> SFDITEM_REG__RTC1_SNAP0 </item>
//    <item> SFDITEM_REG__RTC1_SNAP1 </item>
//    <item> SFDITEM_REG__RTC1_SNAP2 </item>
//    <item> SFDITEM_REG__RTC1_MOD </item>
//    <item> SFDITEM_REG__RTC1_CNT2 </item>
//    <item> SFDITEM_REG__RTC1_ALM2 </item>
//    <item> SFDITEM_REG__RTC1_SR3 </item>
//    <item> SFDITEM_REG__RTC1_CR2IC </item>
//    <item> SFDITEM_REG__RTC1_CR3OC </item>
//    <item> SFDITEM_REG__RTC1_CR4OC </item>
//    <item> SFDITEM_REG__RTC1_OCMSK </item>
//    <item> SFDITEM_REG__RTC1_OC1ARL </item>
//    <item> SFDITEM_REG__RTC1_IC2 </item>
//    <item> SFDITEM_REG__RTC1_IC3 </item>
//    <item> SFDITEM_REG__RTC1_IC4 </item>
//    <item> SFDITEM_REG__RTC1_OC1 </item>
//    <item> SFDITEM_REG__RTC1_SR4 </item>
//    <item> SFDITEM_REG__RTC1_SR5 </item>
//    <item> SFDITEM_REG__RTC1_SR6 </item>
//    <item> SFDITEM_REG__RTC1_OC1TGT </item>
//    <item> SFDITEM_REG__RTC1_FRZCNT </item>
//  </view>
//  


// ----------------------------  Register Item Address: SYS_ADIID  --------------------------------
// SVD Line: 1725

unsigned short SYS_ADIID __AT (0x40002020);



// -------------------------------  Field Item: SYS_ADIID_VALUE  ----------------------------------
// SVD Line: 1732

//  <item> SFDITEM_FIELD__SYS_ADIID_VALUE
//    <name> VALUE </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40002020) Reads a fixed value of 0x4144 to indicate to debuggers that they are connected to an Analog Devices implemented Cortex based part </i>
//    <edit> 
//      <loc> ( (unsigned short)((SYS_ADIID >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: SYS_ADIID  -----------------------------------
// SVD Line: 1725

//  <rtree> SFDITEM_REG__SYS_ADIID
//    <name> ADIID </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40002020) ADI Identification </i>
//    <loc> ( (unsigned short)((SYS_ADIID >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SYS_ADIID_VALUE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: SYS_CHIPID  -------------------------------
// SVD Line: 1741

unsigned short SYS_CHIPID __AT (0x40002024);



// -------------------------------  Field Item: SYS_CHIPID_REV  -----------------------------------
// SVD Line: 1748

//  <item> SFDITEM_FIELD__SYS_CHIPID_REV
//    <name> REV </name>
//    <r> 
//    <i> [Bits 3..0] RO (@ 0x40002024) Silicon revision </i>
//    <edit> 
//      <loc> ( (unsigned char)((SYS_CHIPID >> 0) & 0xF) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: SYS_CHIPID_PARTID  ---------------------------------
// SVD Line: 1755

//  <item> SFDITEM_FIELD__SYS_CHIPID_PARTID
//    <name> PARTID </name>
//    <r> 
//    <i> [Bits 15..4] RO (@ 0x40002024) Part identifier </i>
//    <edit> 
//      <loc> ( (unsigned short)((SYS_CHIPID >> 4) & 0xFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SYS_CHIPID  -----------------------------------
// SVD Line: 1741

//  <rtree> SFDITEM_REG__SYS_CHIPID
//    <name> CHIPID </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40002024) Chip Identifier </i>
//    <loc> ( (unsigned short)((SYS_CHIPID >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SYS_CHIPID_REV </item>
//    <item> SFDITEM_FIELD__SYS_CHIPID_PARTID </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: SYS_SWDEN  --------------------------------
// SVD Line: 1764

unsigned short SYS_SWDEN __AT (0x40002040);



// -------------------------------  Field Item: SYS_SWDEN_VALUE  ----------------------------------
// SVD Line: 1771

//  <item> SFDITEM_FIELD__SYS_SWDEN_VALUE
//    <name> VALUE </name>
//    <w> 
//    <i> [Bits 15..0] WO (@ 0x40002040) To enable SWD interface </i>
//    <edit> 
//      <loc> ( (unsigned short)((SYS_SWDEN >> 0) & 0x0), ((SYS_SWDEN = (SYS_SWDEN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: SYS_SWDEN  -----------------------------------
// SVD Line: 1764

//  <rtree> SFDITEM_REG__SYS_SWDEN
//    <name> SWDEN </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40002040) Serial Wire Debug Enable </i>
//    <loc> ( (unsigned short)((SYS_SWDEN >> 0) & 0xFFFF), ((SYS_SWDEN = (SYS_SWDEN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SYS_SWDEN_VALUE </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: SYS  --------------------------------------
// SVD Line: 1704

//  <view> SYS
//    <name> SYS </name>
//    <item> SFDITEM_REG__SYS_ADIID </item>
//    <item> SFDITEM_REG__SYS_CHIPID </item>
//    <item> SFDITEM_REG__SYS_SWDEN </item>
//  </view>
//  


// ----------------------------  Register Item Address: WDT0_LOAD  --------------------------------
// SVD Line: 1804

unsigned short WDT0_LOAD __AT (0x40002C00);



// -------------------------------  Field Item: WDT0_LOAD_VALUE  ----------------------------------
// SVD Line: 1811

//  <item> SFDITEM_FIELD__WDT0_LOAD_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40002C00) Load value </i>
//    <edit> 
//      <loc> ( (unsigned short)((WDT0_LOAD >> 0) & 0xFFFF), ((WDT0_LOAD = (WDT0_LOAD & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: WDT0_LOAD  -----------------------------------
// SVD Line: 1804

//  <rtree> SFDITEM_REG__WDT0_LOAD
//    <name> LOAD </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40002C00) Load Value </i>
//    <loc> ( (unsigned short)((WDT0_LOAD >> 0) & 0xFFFF), ((WDT0_LOAD = (WDT0_LOAD & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__WDT0_LOAD_VALUE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: WDT0_CCNT  --------------------------------
// SVD Line: 1826

unsigned short WDT0_CCNT __AT (0x40002C04);



// -------------------------------  Field Item: WDT0_CCNT_VALUE  ----------------------------------
// SVD Line: 1833

//  <item> SFDITEM_FIELD__WDT0_CCNT_VALUE
//    <name> VALUE </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40002C04) Current count value </i>
//    <edit> 
//      <loc> ( (unsigned short)((WDT0_CCNT >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: WDT0_CCNT  -----------------------------------
// SVD Line: 1826

//  <rtree> SFDITEM_REG__WDT0_CCNT
//    <name> CCNT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40002C04) Current Count Value </i>
//    <loc> ( (unsigned short)((WDT0_CCNT >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__WDT0_CCNT_VALUE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: WDT0_CTL  --------------------------------
// SVD Line: 1842

unsigned short WDT0_CTL __AT (0x40002C08);



// --------------------------------  Field Item: WDT0_CTL_IRQ  ------------------------------------
// SVD Line: 1849

//  <item> SFDITEM_FIELD__WDT0_CTL_IRQ
//    <name> IRQ </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40002C08) Timer interrupt </i>
//    <check> 
//      <loc> ( (unsigned short) WDT0_CTL ) </loc>
//      <o.1..1> IRQ
//    </check>
//  </item>
//  


// --------------------------------  Field Item: WDT0_CTL_PRE  ------------------------------------
// SVD Line: 1862

//  <item> SFDITEM_FIELD__WDT0_CTL_PRE
//    <name> PRE </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40002C08) \nPrescaler\n0 : div1 = source clock/1\n1 : div16 = source clock/16\n2 : div256 = source clock/256 (default)\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned short) WDT0_CTL ) </loc>
//      <o.3..2> PRE
//        <0=> 0: div1 = source clock/1
//        <1=> 1: div16 = source clock/16
//        <2=> 2: div256 = source clock/256 (default)
//        <3=> 3: 
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: WDT0_CTL_EN  ------------------------------------
// SVD Line: 1886

//  <item> SFDITEM_FIELD__WDT0_CTL_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40002C08) Timer enable </i>
//    <check> 
//      <loc> ( (unsigned short) WDT0_CTL ) </loc>
//      <o.5..5> EN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: WDT0_CTL_MODE  -----------------------------------
// SVD Line: 1899

//  <item> SFDITEM_FIELD__WDT0_CTL_MODE
//    <name> MODE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40002C08) Timer mode </i>
//    <check> 
//      <loc> ( (unsigned short) WDT0_CTL ) </loc>
//      <o.6..6> MODE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: WDT0_CTL_SPARE  -----------------------------------
// SVD Line: 1912

//  <item> SFDITEM_FIELD__WDT0_CTL_SPARE
//    <name> SPARE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40002C08) Spare bit (unused) </i>
//    <check> 
//      <loc> ( (unsigned short) WDT0_CTL ) </loc>
//      <o.7..7> SPARE
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: WDT0_CTL  ------------------------------------
// SVD Line: 1842

//  <rtree> SFDITEM_REG__WDT0_CTL
//    <name> CTL </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40002C08) Control </i>
//    <loc> ( (unsigned short)((WDT0_CTL >> 0) & 0xFFFF), ((WDT0_CTL = (WDT0_CTL & ~(0xEEUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xEE) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__WDT0_CTL_IRQ </item>
//    <item> SFDITEM_FIELD__WDT0_CTL_PRE </item>
//    <item> SFDITEM_FIELD__WDT0_CTL_EN </item>
//    <item> SFDITEM_FIELD__WDT0_CTL_MODE </item>
//    <item> SFDITEM_FIELD__WDT0_CTL_SPARE </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: WDT0_RESTART  ------------------------------
// SVD Line: 1927

unsigned short WDT0_RESTART __AT (0x40002C0C);



// ----------------------------  Field Item: WDT0_RESTART_CLRWORD  --------------------------------
// SVD Line: 1934

//  <item> SFDITEM_FIELD__WDT0_RESTART_CLRWORD
//    <name> CLRWORD </name>
//    <w> 
//    <i> [Bits 15..0] WO (@ 0x40002C0C) Clear watchdog </i>
//    <edit> 
//      <loc> ( (unsigned short)((WDT0_RESTART >> 0) & 0x0), ((WDT0_RESTART = (WDT0_RESTART & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: WDT0_RESTART  ----------------------------------
// SVD Line: 1927

//  <rtree> SFDITEM_REG__WDT0_RESTART
//    <name> RESTART </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40002C0C) Clear Interrupt </i>
//    <loc> ( (unsigned short)((WDT0_RESTART >> 0) & 0xFFFF), ((WDT0_RESTART = (WDT0_RESTART & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__WDT0_RESTART_CLRWORD </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: WDT0_STAT  --------------------------------
// SVD Line: 1949

unsigned short WDT0_STAT __AT (0x40002C18);



// --------------------------------  Field Item: WDT0_STAT_IRQ  -----------------------------------
// SVD Line: 1956

//  <item> SFDITEM_FIELD__WDT0_STAT_IRQ
//    <name> IRQ </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40002C18) WDT Interrupt </i>
//    <check> 
//      <loc> ( (unsigned short) WDT0_STAT ) </loc>
//      <o.0..0> IRQ
//    </check>
//  </item>
//  


// ------------------------------  Field Item: WDT0_STAT_CLRIRQ  ----------------------------------
// SVD Line: 1963

//  <item> SFDITEM_FIELD__WDT0_STAT_CLRIRQ
//    <name> CLRIRQ </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40002C18) Clear Interrupt Register write sync in progress </i>
//    <check> 
//      <loc> ( (unsigned short) WDT0_STAT ) </loc>
//      <o.1..1> CLRIRQ
//    </check>
//  </item>
//  


// ------------------------------  Field Item: WDT0_STAT_LOADING  ---------------------------------
// SVD Line: 1970

//  <item> SFDITEM_FIELD__WDT0_STAT_LOADING
//    <name> LOADING </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40002C18) Load Register write sync in progress </i>
//    <check> 
//      <loc> ( (unsigned short) WDT0_STAT ) </loc>
//      <o.2..2> LOADING
//    </check>
//  </item>
//  


// -----------------------------  Field Item: WDT0_STAT_COUNTING  ---------------------------------
// SVD Line: 1977

//  <item> SFDITEM_FIELD__WDT0_STAT_COUNTING
//    <name> COUNTING </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40002C18) Control Register write sync in progress </i>
//    <check> 
//      <loc> ( (unsigned short) WDT0_STAT ) </loc>
//      <o.3..3> COUNTING
//    </check>
//  </item>
//  


// ------------------------------  Field Item: WDT0_STAT_LOCKED  ----------------------------------
// SVD Line: 1984

//  <item> SFDITEM_FIELD__WDT0_STAT_LOCKED
//    <name> LOCKED </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40002C18) Lock status bit </i>
//    <check> 
//      <loc> ( (unsigned short) WDT0_STAT ) </loc>
//      <o.4..4> LOCKED
//    </check>
//  </item>
//  


// ------------------------------  Field Item: WDT0_STAT_RSTCTL  ----------------------------------
// SVD Line: 1991

//  <item> SFDITEM_FIELD__WDT0_STAT_RSTCTL
//    <name> RSTCTL </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40002C18) Reset Control Register written and locked </i>
//    <check> 
//      <loc> ( (unsigned short) WDT0_STAT ) </loc>
//      <o.5..5> RSTCTL
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: WDT0_STAT  -----------------------------------
// SVD Line: 1949

//  <rtree> SFDITEM_REG__WDT0_STAT
//    <name> STAT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40002C18) Status </i>
//    <loc> ( (unsigned short)((WDT0_STAT >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__WDT0_STAT_IRQ </item>
//    <item> SFDITEM_FIELD__WDT0_STAT_CLRIRQ </item>
//    <item> SFDITEM_FIELD__WDT0_STAT_LOADING </item>
//    <item> SFDITEM_FIELD__WDT0_STAT_COUNTING </item>
//    <item> SFDITEM_FIELD__WDT0_STAT_LOCKED </item>
//    <item> SFDITEM_FIELD__WDT0_STAT_RSTCTL </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: WDT0  -------------------------------------
// SVD Line: 1788

//  <view> WDT0
//    <name> WDT0 </name>
//    <item> SFDITEM_REG__WDT0_LOAD </item>
//    <item> SFDITEM_REG__WDT0_CCNT </item>
//    <item> SFDITEM_REG__WDT0_CTL </item>
//    <item> SFDITEM_REG__WDT0_RESTART </item>
//    <item> SFDITEM_REG__WDT0_STAT </item>
//  </view>
//  


// ----------------------------  Register Item Address: I2C0_MCTL  --------------------------------
// SVD Line: 2023

unsigned short I2C0_MCTL __AT (0x40003000);



// -------------------------------  Field Item: I2C0_MCTL_MASEN  ----------------------------------
// SVD Line: 2030

//  <item> SFDITEM_FIELD__I2C0_MCTL_MASEN
//    <name> MASEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40003000) Master enable </i>
//    <check> 
//      <loc> ( (unsigned short) I2C0_MCTL ) </loc>
//      <o.0..0> MASEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2C0_MCTL_COMPLETE  ---------------------------------
// SVD Line: 2043

//  <item> SFDITEM_FIELD__I2C0_MCTL_COMPLETE
//    <name> COMPLETE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40003000) Start back-off disable </i>
//    <check> 
//      <loc> ( (unsigned short) I2C0_MCTL ) </loc>
//      <o.1..1> COMPLETE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2C0_MCTL_LOOPBACK  ---------------------------------
// SVD Line: 2056

//  <item> SFDITEM_FIELD__I2C0_MCTL_LOOPBACK
//    <name> LOOPBACK </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40003000) Internal loopback enable </i>
//    <check> 
//      <loc> ( (unsigned short) I2C0_MCTL ) </loc>
//      <o.2..2> LOOPBACK
//    </check>
//  </item>
//  


// ----------------------------  Field Item: I2C0_MCTL_STRETCHSCL  --------------------------------
// SVD Line: 2069

//  <item> SFDITEM_FIELD__I2C0_MCTL_STRETCHSCL
//    <name> STRETCHSCL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40003000) Stretch SCL enable </i>
//    <check> 
//      <loc> ( (unsigned short) I2C0_MCTL ) </loc>
//      <o.3..3> STRETCHSCL
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C0_MCTL_IENMRX  ----------------------------------
// SVD Line: 2082

//  <item> SFDITEM_FIELD__I2C0_MCTL_IENMRX
//    <name> IENMRX </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40003000) Receive request interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned short) I2C0_MCTL ) </loc>
//      <o.4..4> IENMRX
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C0_MCTL_IENMTX  ----------------------------------
// SVD Line: 2095

//  <item> SFDITEM_FIELD__I2C0_MCTL_IENMTX
//    <name> IENMTX </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40003000) Transmit request interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned short) I2C0_MCTL ) </loc>
//      <o.5..5> IENMTX
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2C0_MCTL_IENALOST  ---------------------------------
// SVD Line: 2108

//  <item> SFDITEM_FIELD__I2C0_MCTL_IENALOST
//    <name> IENALOST </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40003000) Arbitration lost interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned short) I2C0_MCTL ) </loc>
//      <o.6..6> IENALOST
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C0_MCTL_IENACK  ----------------------------------
// SVD Line: 2121

//  <item> SFDITEM_FIELD__I2C0_MCTL_IENACK
//    <name> IENACK </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003000) ACK not received interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned short) I2C0_MCTL ) </loc>
//      <o.7..7> IENACK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C0_MCTL_IENCMP  ----------------------------------
// SVD Line: 2134

//  <item> SFDITEM_FIELD__I2C0_MCTL_IENCMP
//    <name> IENCMP </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40003000) Transaction completed (or stop detected) interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned short) I2C0_MCTL ) </loc>
//      <o.8..8> IENCMP
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2C0_MCTL_MXMITDEC  ---------------------------------
// SVD Line: 2147

//  <item> SFDITEM_FIELD__I2C0_MCTL_MXMITDEC
//    <name> MXMITDEC </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40003000) Decrement master TX FIFO status when a byte has been transmitted </i>
//    <check> 
//      <loc> ( (unsigned short) I2C0_MCTL ) </loc>
//      <o.9..9> MXMITDEC
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C0_MCTL_MRXDMA  ----------------------------------
// SVD Line: 2160

//  <item> SFDITEM_FIELD__I2C0_MCTL_MRXDMA
//    <name> MRXDMA </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x40003000) Enable master Rx DMA request </i>
//    <check> 
//      <loc> ( (unsigned short) I2C0_MCTL ) </loc>
//      <o.10..10> MRXDMA
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C0_MCTL_MTXDMA  ----------------------------------
// SVD Line: 2173

//  <item> SFDITEM_FIELD__I2C0_MCTL_MTXDMA
//    <name> MTXDMA </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x40003000) Enable master Tx DMA request </i>
//    <check> 
//      <loc> ( (unsigned short) I2C0_MCTL ) </loc>
//      <o.11..11> MTXDMA
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C0_MCTL_BUSCLR  ----------------------------------
// SVD Line: 2186

//  <item> SFDITEM_FIELD__I2C0_MCTL_BUSCLR
//    <name> BUSCLR </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40003000) Bus-Clear Enable </i>
//    <check> 
//      <loc> ( (unsigned short) I2C0_MCTL ) </loc>
//      <o.12..12> BUSCLR
//    </check>
//  </item>
//  


// ----------------------------  Field Item: I2C0_MCTL_STOPBUSCLR  --------------------------------
// SVD Line: 2199

//  <item> SFDITEM_FIELD__I2C0_MCTL_STOPBUSCLR
//    <name> STOPBUSCLR </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40003000) Prestop Bus-Clear </i>
//    <check> 
//      <loc> ( (unsigned short) I2C0_MCTL ) </loc>
//      <o.13..13> STOPBUSCLR
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2C0_MCTL  -----------------------------------
// SVD Line: 2023

//  <rtree> SFDITEM_REG__I2C0_MCTL
//    <name> MCTL </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40003000) Master Control </i>
//    <loc> ( (unsigned short)((I2C0_MCTL >> 0) & 0xFFFF), ((I2C0_MCTL = (I2C0_MCTL & ~(0x3FFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C0_MCTL_MASEN </item>
//    <item> SFDITEM_FIELD__I2C0_MCTL_COMPLETE </item>
//    <item> SFDITEM_FIELD__I2C0_MCTL_LOOPBACK </item>
//    <item> SFDITEM_FIELD__I2C0_MCTL_STRETCHSCL </item>
//    <item> SFDITEM_FIELD__I2C0_MCTL_IENMRX </item>
//    <item> SFDITEM_FIELD__I2C0_MCTL_IENMTX </item>
//    <item> SFDITEM_FIELD__I2C0_MCTL_IENALOST </item>
//    <item> SFDITEM_FIELD__I2C0_MCTL_IENACK </item>
//    <item> SFDITEM_FIELD__I2C0_MCTL_IENCMP </item>
//    <item> SFDITEM_FIELD__I2C0_MCTL_MXMITDEC </item>
//    <item> SFDITEM_FIELD__I2C0_MCTL_MRXDMA </item>
//    <item> SFDITEM_FIELD__I2C0_MCTL_MTXDMA </item>
//    <item> SFDITEM_FIELD__I2C0_MCTL_BUSCLR </item>
//    <item> SFDITEM_FIELD__I2C0_MCTL_STOPBUSCLR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C0_MSTAT  -------------------------------
// SVD Line: 2214

unsigned short I2C0_MSTAT __AT (0x40003004);



// -------------------------------  Field Item: I2C0_MSTAT_MTXF  ----------------------------------
// SVD Line: 2221

//  <item> SFDITEM_FIELD__I2C0_MSTAT_MTXF
//    <name> MTXF </name>
//    <r> 
//    <i> [Bits 1..0] RO (@ 0x40003004) Master Transmit FIFO status </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C0_MSTAT >> 0) & 0x3) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: I2C0_MSTAT_MTXREQ  ---------------------------------
// SVD Line: 2228

//  <item> SFDITEM_FIELD__I2C0_MSTAT_MTXREQ
//    <name> MTXREQ </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40003004) This bit will assert when the direction bit is 0 and transmit FIFO is not full </i>
//    <check> 
//      <loc> ( (unsigned short) I2C0_MSTAT ) </loc>
//      <o.2..2> MTXREQ
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C0_MSTAT_MRXREQ  ---------------------------------
// SVD Line: 2241

//  <item> SFDITEM_FIELD__I2C0_MSTAT_MRXREQ
//    <name> MRXREQ </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40003004) Master Receive request </i>
//    <check> 
//      <loc> ( (unsigned short) I2C0_MSTAT ) </loc>
//      <o.3..3> MRXREQ
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2C0_MSTAT_NACKADDR  --------------------------------
// SVD Line: 2248

//  <item> SFDITEM_FIELD__I2C0_MSTAT_NACKADDR
//    <name> NACKADDR </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40003004) ACK not received in response to an address </i>
//    <check> 
//      <loc> ( (unsigned short) I2C0_MSTAT ) </loc>
//      <o.4..4> NACKADDR
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C0_MSTAT_ALOST  ----------------------------------
// SVD Line: 2255

//  <item> SFDITEM_FIELD__I2C0_MSTAT_ALOST
//    <name> ALOST </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40003004) Arbitration lost </i>
//    <check> 
//      <loc> ( (unsigned short) I2C0_MSTAT ) </loc>
//      <o.5..5> ALOST
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C0_MSTAT_MBUSY  ----------------------------------
// SVD Line: 2262

//  <item> SFDITEM_FIELD__I2C0_MSTAT_MBUSY
//    <name> MBUSY </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40003004) Master busy </i>
//    <check> 
//      <loc> ( (unsigned short) I2C0_MSTAT ) </loc>
//      <o.6..6> MBUSY
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2C0_MSTAT_NACKDATA  --------------------------------
// SVD Line: 2269

//  <item> SFDITEM_FIELD__I2C0_MSTAT_NACKDATA
//    <name> NACKDATA </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40003004) ACK not received in response to data write </i>
//    <check> 
//      <loc> ( (unsigned short) I2C0_MSTAT ) </loc>
//      <o.7..7> NACKDATA
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C0_MSTAT_TCOMP  ----------------------------------
// SVD Line: 2276

//  <item> SFDITEM_FIELD__I2C0_MSTAT_TCOMP
//    <name> TCOMP </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x40003004) Transaction complete or stop detected </i>
//    <check> 
//      <loc> ( (unsigned short) I2C0_MSTAT ) </loc>
//      <o.8..8> TCOMP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C0_MSTAT_MRXOVR  ---------------------------------
// SVD Line: 2283

//  <item> SFDITEM_FIELD__I2C0_MSTAT_MRXOVR
//    <name> MRXOVR </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x40003004) Master Receive FIFO overflow </i>
//    <check> 
//      <loc> ( (unsigned short) I2C0_MSTAT ) </loc>
//      <o.9..9> MRXOVR
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2C0_MSTAT_LINEBUSY  --------------------------------
// SVD Line: 2290

//  <item> SFDITEM_FIELD__I2C0_MSTAT_LINEBUSY
//    <name> LINEBUSY </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x40003004) Line is busy </i>
//    <check> 
//      <loc> ( (unsigned short) I2C0_MSTAT ) </loc>
//      <o.10..10> LINEBUSY
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C0_MSTAT_MSTOP  ----------------------------------
// SVD Line: 2297

//  <item> SFDITEM_FIELD__I2C0_MSTAT_MSTOP
//    <name> MSTOP </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x40003004) STOP driven by this I2C Master </i>
//    <check> 
//      <loc> ( (unsigned short) I2C0_MSTAT ) </loc>
//      <o.11..11> MSTOP
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2C0_MSTAT_MTXUNDR  ---------------------------------
// SVD Line: 2304

//  <item> SFDITEM_FIELD__I2C0_MSTAT_MTXUNDR
//    <name> MTXUNDR </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x40003004) Master Transmit Underflow </i>
//    <check> 
//      <loc> ( (unsigned short) I2C0_MSTAT ) </loc>
//      <o.12..12> MTXUNDR
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2C0_MSTAT_SDAFILT  ---------------------------------
// SVD Line: 2311

//  <item> SFDITEM_FIELD__I2C0_MSTAT_SDAFILT
//    <name> SDAFILT </name>
//    <r> 
//    <i> [Bit 13] RO (@ 0x40003004) State of SDA Line </i>
//    <check> 
//      <loc> ( (unsigned short) I2C0_MSTAT ) </loc>
//      <o.13..13> SDAFILT
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2C0_MSTAT_SCLFILT  ---------------------------------
// SVD Line: 2318

//  <item> SFDITEM_FIELD__I2C0_MSTAT_SCLFILT
//    <name> SCLFILT </name>
//    <r> 
//    <i> [Bit 14] RO (@ 0x40003004) State of SCL Line </i>
//    <check> 
//      <loc> ( (unsigned short) I2C0_MSTAT ) </loc>
//      <o.14..14> SCLFILT
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: I2C0_MSTAT  -----------------------------------
// SVD Line: 2214

//  <rtree> SFDITEM_REG__I2C0_MSTAT
//    <name> MSTAT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40003004) Master Status </i>
//    <loc> ( (unsigned short)((I2C0_MSTAT >> 0) & 0xFFFF), ((I2C0_MSTAT = (I2C0_MSTAT & ~(0x4UL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x4) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C0_MSTAT_MTXF </item>
//    <item> SFDITEM_FIELD__I2C0_MSTAT_MTXREQ </item>
//    <item> SFDITEM_FIELD__I2C0_MSTAT_MRXREQ </item>
//    <item> SFDITEM_FIELD__I2C0_MSTAT_NACKADDR </item>
//    <item> SFDITEM_FIELD__I2C0_MSTAT_ALOST </item>
//    <item> SFDITEM_FIELD__I2C0_MSTAT_MBUSY </item>
//    <item> SFDITEM_FIELD__I2C0_MSTAT_NACKDATA </item>
//    <item> SFDITEM_FIELD__I2C0_MSTAT_TCOMP </item>
//    <item> SFDITEM_FIELD__I2C0_MSTAT_MRXOVR </item>
//    <item> SFDITEM_FIELD__I2C0_MSTAT_LINEBUSY </item>
//    <item> SFDITEM_FIELD__I2C0_MSTAT_MSTOP </item>
//    <item> SFDITEM_FIELD__I2C0_MSTAT_MTXUNDR </item>
//    <item> SFDITEM_FIELD__I2C0_MSTAT_SDAFILT </item>
//    <item> SFDITEM_FIELD__I2C0_MSTAT_SCLFILT </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C0_MRX  --------------------------------
// SVD Line: 2327

unsigned short I2C0_MRX __AT (0x40003008);



// -------------------------------  Field Item: I2C0_MRX_VALUE  -----------------------------------
// SVD Line: 2334

//  <item> SFDITEM_FIELD__I2C0_MRX_VALUE
//    <name> VALUE </name>
//    <r> 
//    <i> [Bits 7..0] RO (@ 0x40003008) Master receive register </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C0_MRX >> 0) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C0_MRX  ------------------------------------
// SVD Line: 2327

//  <rtree> SFDITEM_REG__I2C0_MRX
//    <name> MRX </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40003008) Master Receive Data </i>
//    <loc> ( (unsigned short)((I2C0_MRX >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__I2C0_MRX_VALUE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C0_MTX  --------------------------------
// SVD Line: 2343

unsigned short I2C0_MTX __AT (0x4000300C);



// -------------------------------  Field Item: I2C0_MTX_VALUE  -----------------------------------
// SVD Line: 2350

//  <item> SFDITEM_FIELD__I2C0_MTX_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000300C) Master transmit register </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C0_MTX >> 0) & 0xFF), ((I2C0_MTX = (I2C0_MTX & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C0_MTX  ------------------------------------
// SVD Line: 2343

//  <rtree> SFDITEM_REG__I2C0_MTX
//    <name> MTX </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000300C) Master Transmit Data </i>
//    <loc> ( (unsigned short)((I2C0_MTX >> 0) & 0xFFFF), ((I2C0_MTX = (I2C0_MTX & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C0_MTX_VALUE </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: I2C0_MRXCNT  -------------------------------
// SVD Line: 2365

unsigned short I2C0_MRXCNT __AT (0x40003010);



// ------------------------------  Field Item: I2C0_MRXCNT_VALUE  ---------------------------------
// SVD Line: 2372

//  <item> SFDITEM_FIELD__I2C0_MRXCNT_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40003010) Receive count </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C0_MRXCNT >> 0) & 0xFF), ((I2C0_MRXCNT = (I2C0_MRXCNT & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: I2C0_MRXCNT_EXTEND  ---------------------------------
// SVD Line: 2385

//  <item> SFDITEM_FIELD__I2C0_MRXCNT_EXTEND
//    <name> EXTEND </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40003010) Extended read </i>
//    <check> 
//      <loc> ( (unsigned short) I2C0_MRXCNT ) </loc>
//      <o.8..8> EXTEND
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: I2C0_MRXCNT  ----------------------------------
// SVD Line: 2365

//  <rtree> SFDITEM_REG__I2C0_MRXCNT
//    <name> MRXCNT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40003010) Master Receive Data Count </i>
//    <loc> ( (unsigned short)((I2C0_MRXCNT >> 0) & 0xFFFF), ((I2C0_MRXCNT = (I2C0_MRXCNT & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C0_MRXCNT_VALUE </item>
//    <item> SFDITEM_FIELD__I2C0_MRXCNT_EXTEND </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: I2C0_MCRXCNT  ------------------------------
// SVD Line: 2400

unsigned short I2C0_MCRXCNT __AT (0x40003014);



// -----------------------------  Field Item: I2C0_MCRXCNT_VALUE  ---------------------------------
// SVD Line: 2407

//  <item> SFDITEM_FIELD__I2C0_MCRXCNT_VALUE
//    <name> VALUE </name>
//    <r> 
//    <i> [Bits 7..0] RO (@ 0x40003014) Current receive count </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C0_MCRXCNT >> 0) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: I2C0_MCRXCNT  ----------------------------------
// SVD Line: 2400

//  <rtree> SFDITEM_REG__I2C0_MCRXCNT
//    <name> MCRXCNT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40003014) Master Current Receive Data Count </i>
//    <loc> ( (unsigned short)((I2C0_MCRXCNT >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__I2C0_MCRXCNT_VALUE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C0_ADDR1  -------------------------------
// SVD Line: 2416

unsigned short I2C0_ADDR1 __AT (0x40003018);



// ------------------------------  Field Item: I2C0_ADDR1_VALUE  ----------------------------------
// SVD Line: 2423

//  <item> SFDITEM_FIELD__I2C0_ADDR1_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40003018) Address byte 1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C0_ADDR1 >> 0) & 0xFF), ((I2C0_ADDR1 = (I2C0_ADDR1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: I2C0_ADDR1  -----------------------------------
// SVD Line: 2416

//  <rtree> SFDITEM_REG__I2C0_ADDR1
//    <name> ADDR1 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40003018) Master Address Byte 1 </i>
//    <loc> ( (unsigned short)((I2C0_ADDR1 >> 0) & 0xFFFF), ((I2C0_ADDR1 = (I2C0_ADDR1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C0_ADDR1_VALUE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C0_ADDR2  -------------------------------
// SVD Line: 2438

unsigned short I2C0_ADDR2 __AT (0x4000301C);



// ------------------------------  Field Item: I2C0_ADDR2_VALUE  ----------------------------------
// SVD Line: 2445

//  <item> SFDITEM_FIELD__I2C0_ADDR2_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000301C) Address byte 2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C0_ADDR2 >> 0) & 0xFF), ((I2C0_ADDR2 = (I2C0_ADDR2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: I2C0_ADDR2  -----------------------------------
// SVD Line: 2438

//  <rtree> SFDITEM_REG__I2C0_ADDR2
//    <name> ADDR2 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000301C) Master Address Byte 2 </i>
//    <loc> ( (unsigned short)((I2C0_ADDR2 >> 0) & 0xFFFF), ((I2C0_ADDR2 = (I2C0_ADDR2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C0_ADDR2_VALUE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C0_BYT  --------------------------------
// SVD Line: 2460

unsigned short I2C0_BYT __AT (0x40003020);



// -------------------------------  Field Item: I2C0_BYT_SBYTE  -----------------------------------
// SVD Line: 2467

//  <item> SFDITEM_FIELD__I2C0_BYT_SBYTE
//    <name> SBYTE </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40003020) Start byte </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C0_BYT >> 0) & 0xFF), ((I2C0_BYT = (I2C0_BYT & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C0_BYT  ------------------------------------
// SVD Line: 2460

//  <rtree> SFDITEM_REG__I2C0_BYT
//    <name> BYT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40003020) Start Byte </i>
//    <loc> ( (unsigned short)((I2C0_BYT >> 0) & 0xFFFF), ((I2C0_BYT = (I2C0_BYT & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C0_BYT_SBYTE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C0_DIV  --------------------------------
// SVD Line: 2482

unsigned short I2C0_DIV __AT (0x40003024);



// --------------------------------  Field Item: I2C0_DIV_LOW  ------------------------------------
// SVD Line: 2489

//  <item> SFDITEM_FIELD__I2C0_DIV_LOW
//    <name> LOW </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40003024) Serial clock low time </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C0_DIV >> 0) & 0xFF), ((I2C0_DIV = (I2C0_DIV & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: I2C0_DIV_HIGH  -----------------------------------
// SVD Line: 2502

//  <item> SFDITEM_FIELD__I2C0_DIV_HIGH
//    <name> HIGH </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40003024) Serial clock high time </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C0_DIV >> 8) & 0xFF), ((I2C0_DIV = (I2C0_DIV & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C0_DIV  ------------------------------------
// SVD Line: 2482

//  <rtree> SFDITEM_REG__I2C0_DIV
//    <name> DIV </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40003024) Serial Clock Period Divisor </i>
//    <loc> ( (unsigned short)((I2C0_DIV >> 0) & 0xFFFF), ((I2C0_DIV = (I2C0_DIV & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C0_DIV_LOW </item>
//    <item> SFDITEM_FIELD__I2C0_DIV_HIGH </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C0_SCTL  --------------------------------
// SVD Line: 2517

unsigned short I2C0_SCTL __AT (0x40003028);



// -------------------------------  Field Item: I2C0_SCTL_SLVEN  ----------------------------------
// SVD Line: 2524

//  <item> SFDITEM_FIELD__I2C0_SCTL_SLVEN
//    <name> SLVEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40003028) Slave enable </i>
//    <check> 
//      <loc> ( (unsigned short) I2C0_SCTL ) </loc>
//      <o.0..0> SLVEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C0_SCTL_ADR10EN  ---------------------------------
// SVD Line: 2537

//  <item> SFDITEM_FIELD__I2C0_SCTL_ADR10EN
//    <name> ADR10EN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40003028) Enabled 10-bit addressing </i>
//    <check> 
//      <loc> ( (unsigned short) I2C0_SCTL ) </loc>
//      <o.1..1> ADR10EN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C0_SCTL_GCEN  -----------------------------------
// SVD Line: 2550

//  <item> SFDITEM_FIELD__I2C0_SCTL_GCEN
//    <name> GCEN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40003028) General call enable </i>
//    <check> 
//      <loc> ( (unsigned short) I2C0_SCTL ) </loc>
//      <o.2..2> GCEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C0_SCTL_HGCEN  ----------------------------------
// SVD Line: 2563

//  <item> SFDITEM_FIELD__I2C0_SCTL_HGCEN
//    <name> HGCEN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40003028) Hardware general call enable </i>
//    <check> 
//      <loc> ( (unsigned short) I2C0_SCTL ) </loc>
//      <o.3..3> HGCEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C0_SCTL_GCSBCLR  ---------------------------------
// SVD Line: 2576

//  <item> SFDITEM_FIELD__I2C0_SCTL_GCSBCLR
//    <name> GCSBCLR </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x40003028) General call status bit clear </i>
//    <check> 
//      <loc> ( (unsigned short) I2C0_SCTL ) </loc>
//      <o.4..4> GCSBCLR
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2C0_SCTL_EARLYTXR  ---------------------------------
// SVD Line: 2589

//  <item> SFDITEM_FIELD__I2C0_SCTL_EARLYTXR
//    <name> EARLYTXR </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40003028) Early transmit request mode </i>
//    <check> 
//      <loc> ( (unsigned short) I2C0_SCTL ) </loc>
//      <o.5..5> EARLYTXR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C0_SCTL_NACK  -----------------------------------
// SVD Line: 2602

//  <item> SFDITEM_FIELD__I2C0_SCTL_NACK
//    <name> NACK </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003028) NACK next communication </i>
//    <check> 
//      <loc> ( (unsigned short) I2C0_SCTL ) </loc>
//      <o.7..7> NACK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C0_SCTL_IENSTOP  ---------------------------------
// SVD Line: 2615

//  <item> SFDITEM_FIELD__I2C0_SCTL_IENSTOP
//    <name> IENSTOP </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40003028) Stop condition detected interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned short) I2C0_SCTL ) </loc>
//      <o.8..8> IENSTOP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C0_SCTL_IENSRX  ----------------------------------
// SVD Line: 2628

//  <item> SFDITEM_FIELD__I2C0_SCTL_IENSRX
//    <name> IENSRX </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40003028) Slave Receive request interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned short) I2C0_SCTL ) </loc>
//      <o.9..9> IENSRX
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C0_SCTL_IENSTX  ----------------------------------
// SVD Line: 2641

//  <item> SFDITEM_FIELD__I2C0_SCTL_IENSTX
//    <name> IENSTX </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40003028) Slave Transmit request interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned short) I2C0_SCTL ) </loc>
//      <o.10..10> IENSTX
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C0_SCTL_STXDEC  ----------------------------------
// SVD Line: 2654

//  <item> SFDITEM_FIELD__I2C0_SCTL_STXDEC
//    <name> STXDEC </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40003028) Decrement Slave Tx FIFO status when a byte has been transmitted </i>
//    <check> 
//      <loc> ( (unsigned short) I2C0_SCTL ) </loc>
//      <o.11..11> STXDEC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2C0_SCTL_IENREPST  ---------------------------------
// SVD Line: 2667

//  <item> SFDITEM_FIELD__I2C0_SCTL_IENREPST
//    <name> IENREPST </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40003028) Repeated start interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned short) I2C0_SCTL ) </loc>
//      <o.12..12> IENREPST
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C0_SCTL_SRXDMA  ----------------------------------
// SVD Line: 2680

//  <item> SFDITEM_FIELD__I2C0_SCTL_SRXDMA
//    <name> SRXDMA </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40003028) Enable slave Rx DMA request </i>
//    <check> 
//      <loc> ( (unsigned short) I2C0_SCTL ) </loc>
//      <o.13..13> SRXDMA
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C0_SCTL_STXDMA  ----------------------------------
// SVD Line: 2693

//  <item> SFDITEM_FIELD__I2C0_SCTL_STXDMA
//    <name> STXDMA </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40003028) Enable slave Tx DMA request </i>
//    <check> 
//      <loc> ( (unsigned short) I2C0_SCTL ) </loc>
//      <o.14..14> STXDMA
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2C0_SCTL  -----------------------------------
// SVD Line: 2517

//  <rtree> SFDITEM_REG__I2C0_SCTL
//    <name> SCTL </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40003028) Slave Control </i>
//    <loc> ( (unsigned short)((I2C0_SCTL >> 0) & 0xFFFF), ((I2C0_SCTL = (I2C0_SCTL & ~(0x7FBFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FBF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C0_SCTL_SLVEN </item>
//    <item> SFDITEM_FIELD__I2C0_SCTL_ADR10EN </item>
//    <item> SFDITEM_FIELD__I2C0_SCTL_GCEN </item>
//    <item> SFDITEM_FIELD__I2C0_SCTL_HGCEN </item>
//    <item> SFDITEM_FIELD__I2C0_SCTL_GCSBCLR </item>
//    <item> SFDITEM_FIELD__I2C0_SCTL_EARLYTXR </item>
//    <item> SFDITEM_FIELD__I2C0_SCTL_NACK </item>
//    <item> SFDITEM_FIELD__I2C0_SCTL_IENSTOP </item>
//    <item> SFDITEM_FIELD__I2C0_SCTL_IENSRX </item>
//    <item> SFDITEM_FIELD__I2C0_SCTL_IENSTX </item>
//    <item> SFDITEM_FIELD__I2C0_SCTL_STXDEC </item>
//    <item> SFDITEM_FIELD__I2C0_SCTL_IENREPST </item>
//    <item> SFDITEM_FIELD__I2C0_SCTL_SRXDMA </item>
//    <item> SFDITEM_FIELD__I2C0_SCTL_STXDMA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C0_SSTAT  -------------------------------
// SVD Line: 2708

unsigned short I2C0_SSTAT __AT (0x4000302C);



// ----------------------------  Field Item: I2C0_SSTAT_STXFSEREQ  --------------------------------
// SVD Line: 2715

//  <item> SFDITEM_FIELD__I2C0_SSTAT_STXFSEREQ
//    <name> STXFSEREQ </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000302C) Slave Tx FIFO Status or early request </i>
//    <check> 
//      <loc> ( (unsigned short) I2C0_SSTAT ) </loc>
//      <o.0..0> STXFSEREQ
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2C0_SSTAT_STXUNDR  ---------------------------------
// SVD Line: 2728

//  <item> SFDITEM_FIELD__I2C0_SSTAT_STXUNDR
//    <name> STXUNDR </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x4000302C) Slave Transmit FIFO underflow </i>
//    <check> 
//      <loc> ( (unsigned short) I2C0_SSTAT ) </loc>
//      <o.1..1> STXUNDR
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C0_SSTAT_STXREQ  ---------------------------------
// SVD Line: 2735

//  <item> SFDITEM_FIELD__I2C0_SSTAT_STXREQ
//    <name> STXREQ </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x4000302C) When read is slave transmit request; when write is clear slave transmit interrupt bit </i>
//    <check> 
//      <loc> ( (unsigned short) I2C0_SSTAT ) </loc>
//      <o.2..2> STXREQ
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C0_SSTAT_SRXREQ  ---------------------------------
// SVD Line: 2742

//  <item> SFDITEM_FIELD__I2C0_SSTAT_SRXREQ
//    <name> SRXREQ </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x4000302C) Slave Receive request </i>
//    <check> 
//      <loc> ( (unsigned short) I2C0_SSTAT ) </loc>
//      <o.3..3> SRXREQ
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C0_SSTAT_SRXOVR  ---------------------------------
// SVD Line: 2749

//  <item> SFDITEM_FIELD__I2C0_SSTAT_SRXOVR
//    <name> SRXOVR </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x4000302C) Slave Receive FIFO overflow </i>
//    <check> 
//      <loc> ( (unsigned short) I2C0_SSTAT ) </loc>
//      <o.4..4> SRXOVR
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C0_SSTAT_NOACK  ----------------------------------
// SVD Line: 2756

//  <item> SFDITEM_FIELD__I2C0_SSTAT_NOACK
//    <name> NOACK </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x4000302C) Ack not generated by the slave </i>
//    <check> 
//      <loc> ( (unsigned short) I2C0_SSTAT ) </loc>
//      <o.5..5> NOACK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C0_SSTAT_SBUSY  ----------------------------------
// SVD Line: 2763

//  <item> SFDITEM_FIELD__I2C0_SSTAT_SBUSY
//    <name> SBUSY </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x4000302C) Slave busy </i>
//    <check> 
//      <loc> ( (unsigned short) I2C0_SSTAT ) </loc>
//      <o.6..6> SBUSY
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C0_SSTAT_GCINT  ----------------------------------
// SVD Line: 2770

//  <item> SFDITEM_FIELD__I2C0_SSTAT_GCINT
//    <name> GCINT </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x4000302C) General call interrupt </i>
//    <check> 
//      <loc> ( (unsigned short) I2C0_SSTAT ) </loc>
//      <o.7..7> GCINT
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C0_SSTAT_GCID  ----------------------------------
// SVD Line: 2777

//  <item> SFDITEM_FIELD__I2C0_SSTAT_GCID
//    <name> GCID </name>
//    <r> 
//    <i> [Bits 9..8] RO (@ 0x4000302C) General ID </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C0_SSTAT >> 8) & 0x3) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: I2C0_SSTAT_STOP  ----------------------------------
// SVD Line: 2784

//  <item> SFDITEM_FIELD__I2C0_SSTAT_STOP
//    <name> STOP </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x4000302C) Stop after start and matching address </i>
//    <check> 
//      <loc> ( (unsigned short) I2C0_SSTAT ) </loc>
//      <o.10..10> STOP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C0_SSTAT_IDMAT  ----------------------------------
// SVD Line: 2791

//  <item> SFDITEM_FIELD__I2C0_SSTAT_IDMAT
//    <name> IDMAT </name>
//    <r> 
//    <i> [Bits 12..11] RO (@ 0x4000302C) Device ID matched </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C0_SSTAT >> 11) & 0x3) ) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: I2C0_SSTAT_REPSTART  --------------------------------
// SVD Line: 2798

//  <item> SFDITEM_FIELD__I2C0_SSTAT_REPSTART
//    <name> REPSTART </name>
//    <r> 
//    <i> [Bit 13] RO (@ 0x4000302C) Repeated start and matching address </i>
//    <check> 
//      <loc> ( (unsigned short) I2C0_SSTAT ) </loc>
//      <o.13..13> REPSTART
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C0_SSTAT_START  ----------------------------------
// SVD Line: 2805

//  <item> SFDITEM_FIELD__I2C0_SSTAT_START
//    <name> START </name>
//    <r> 
//    <i> [Bit 14] RO (@ 0x4000302C) Start and matching address </i>
//    <check> 
//      <loc> ( (unsigned short) I2C0_SSTAT ) </loc>
//      <o.14..14> START
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: I2C0_SSTAT  -----------------------------------
// SVD Line: 2708

//  <rtree> SFDITEM_REG__I2C0_SSTAT
//    <name> SSTAT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000302C) Slave I2C Status/Error/IRQ </i>
//    <loc> ( (unsigned short)((I2C0_SSTAT >> 0) & 0xFFFF), ((I2C0_SSTAT = (I2C0_SSTAT & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C0_SSTAT_STXFSEREQ </item>
//    <item> SFDITEM_FIELD__I2C0_SSTAT_STXUNDR </item>
//    <item> SFDITEM_FIELD__I2C0_SSTAT_STXREQ </item>
//    <item> SFDITEM_FIELD__I2C0_SSTAT_SRXREQ </item>
//    <item> SFDITEM_FIELD__I2C0_SSTAT_SRXOVR </item>
//    <item> SFDITEM_FIELD__I2C0_SSTAT_NOACK </item>
//    <item> SFDITEM_FIELD__I2C0_SSTAT_SBUSY </item>
//    <item> SFDITEM_FIELD__I2C0_SSTAT_GCINT </item>
//    <item> SFDITEM_FIELD__I2C0_SSTAT_GCID </item>
//    <item> SFDITEM_FIELD__I2C0_SSTAT_STOP </item>
//    <item> SFDITEM_FIELD__I2C0_SSTAT_IDMAT </item>
//    <item> SFDITEM_FIELD__I2C0_SSTAT_REPSTART </item>
//    <item> SFDITEM_FIELD__I2C0_SSTAT_START </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C0_SRX  --------------------------------
// SVD Line: 2814

unsigned short I2C0_SRX __AT (0x40003030);



// -------------------------------  Field Item: I2C0_SRX_VALUE  -----------------------------------
// SVD Line: 2821

//  <item> SFDITEM_FIELD__I2C0_SRX_VALUE
//    <name> VALUE </name>
//    <r> 
//    <i> [Bits 7..0] RO (@ 0x40003030) Slave receive register </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C0_SRX >> 0) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C0_SRX  ------------------------------------
// SVD Line: 2814

//  <rtree> SFDITEM_REG__I2C0_SRX
//    <name> SRX </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40003030) Slave Receive </i>
//    <loc> ( (unsigned short)((I2C0_SRX >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__I2C0_SRX_VALUE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C0_STX  --------------------------------
// SVD Line: 2830

unsigned short I2C0_STX __AT (0x40003034);



// -------------------------------  Field Item: I2C0_STX_VALUE  -----------------------------------
// SVD Line: 2837

//  <item> SFDITEM_FIELD__I2C0_STX_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40003034) Slave transmit register </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C0_STX >> 0) & 0xFF), ((I2C0_STX = (I2C0_STX & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C0_STX  ------------------------------------
// SVD Line: 2830

//  <rtree> SFDITEM_REG__I2C0_STX
//    <name> STX </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40003034) Slave Transmit </i>
//    <loc> ( (unsigned short)((I2C0_STX >> 0) & 0xFFFF), ((I2C0_STX = (I2C0_STX & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C0_STX_VALUE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C0_ALT  --------------------------------
// SVD Line: 2852

unsigned short I2C0_ALT __AT (0x40003038);



// ---------------------------------  Field Item: I2C0_ALT_ID  ------------------------------------
// SVD Line: 2859

//  <item> SFDITEM_FIELD__I2C0_ALT_ID
//    <name> ID </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40003038) Slave Alt </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C0_ALT >> 0) & 0xFF), ((I2C0_ALT = (I2C0_ALT & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C0_ALT  ------------------------------------
// SVD Line: 2852

//  <rtree> SFDITEM_REG__I2C0_ALT
//    <name> ALT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40003038) Hardware General Call ID </i>
//    <loc> ( (unsigned short)((I2C0_ALT >> 0) & 0xFFFF), ((I2C0_ALT = (I2C0_ALT & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C0_ALT_ID </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C0_ID0  --------------------------------
// SVD Line: 2874

unsigned short I2C0_ID0 __AT (0x4000303C);



// -------------------------------  Field Item: I2C0_ID0_VALUE  -----------------------------------
// SVD Line: 2881

//  <item> SFDITEM_FIELD__I2C0_ID0_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000303C) Slave device ID 0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C0_ID0 >> 0) & 0xFF), ((I2C0_ID0 = (I2C0_ID0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C0_ID0  ------------------------------------
// SVD Line: 2874

//  <rtree> SFDITEM_REG__I2C0_ID0
//    <name> ID0 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000303C) First Slave Address Device ID </i>
//    <loc> ( (unsigned short)((I2C0_ID0 >> 0) & 0xFFFF), ((I2C0_ID0 = (I2C0_ID0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C0_ID0_VALUE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C0_ID1  --------------------------------
// SVD Line: 2896

unsigned short I2C0_ID1 __AT (0x40003040);



// -------------------------------  Field Item: I2C0_ID1_VALUE  -----------------------------------
// SVD Line: 2903

//  <item> SFDITEM_FIELD__I2C0_ID1_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40003040) Slave device ID 1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C0_ID1 >> 0) & 0xFF), ((I2C0_ID1 = (I2C0_ID1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C0_ID1  ------------------------------------
// SVD Line: 2896

//  <rtree> SFDITEM_REG__I2C0_ID1
//    <name> ID1 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40003040) Second Slave Address Device ID </i>
//    <loc> ( (unsigned short)((I2C0_ID1 >> 0) & 0xFFFF), ((I2C0_ID1 = (I2C0_ID1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C0_ID1_VALUE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C0_ID2  --------------------------------
// SVD Line: 2918

unsigned short I2C0_ID2 __AT (0x40003044);



// -------------------------------  Field Item: I2C0_ID2_VALUE  -----------------------------------
// SVD Line: 2925

//  <item> SFDITEM_FIELD__I2C0_ID2_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40003044) Slave device ID 2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C0_ID2 >> 0) & 0xFF), ((I2C0_ID2 = (I2C0_ID2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C0_ID2  ------------------------------------
// SVD Line: 2918

//  <rtree> SFDITEM_REG__I2C0_ID2
//    <name> ID2 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40003044) Third Slave Address Device ID </i>
//    <loc> ( (unsigned short)((I2C0_ID2 >> 0) & 0xFFFF), ((I2C0_ID2 = (I2C0_ID2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C0_ID2_VALUE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C0_ID3  --------------------------------
// SVD Line: 2940

unsigned short I2C0_ID3 __AT (0x40003048);



// -------------------------------  Field Item: I2C0_ID3_VALUE  -----------------------------------
// SVD Line: 2947

//  <item> SFDITEM_FIELD__I2C0_ID3_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40003048) Slave device ID 3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C0_ID3 >> 0) & 0xFF), ((I2C0_ID3 = (I2C0_ID3 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C0_ID3  ------------------------------------
// SVD Line: 2940

//  <rtree> SFDITEM_REG__I2C0_ID3
//    <name> ID3 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40003048) Fourth Slave Address Device ID </i>
//    <loc> ( (unsigned short)((I2C0_ID3 >> 0) & 0xFFFF), ((I2C0_ID3 = (I2C0_ID3 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C0_ID3_VALUE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C0_STAT  --------------------------------
// SVD Line: 2962

unsigned short I2C0_STAT __AT (0x4000304C);



// -------------------------------  Field Item: I2C0_STAT_STXF  -----------------------------------
// SVD Line: 2969

//  <item> SFDITEM_FIELD__I2C0_STAT_STXF
//    <name> STXF </name>
//    <r> 
//    <i> [Bits 1..0] RO (@ 0x4000304C) Slave transmit FIFO status </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C0_STAT >> 0) & 0x3) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: I2C0_STAT_SRXF  -----------------------------------
// SVD Line: 2976

//  <item> SFDITEM_FIELD__I2C0_STAT_SRXF
//    <name> SRXF </name>
//    <r> 
//    <i> [Bits 3..2] RO (@ 0x4000304C) Slave receive FIFO status </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C0_STAT >> 2) & 0x3) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: I2C0_STAT_MTXF  -----------------------------------
// SVD Line: 2983

//  <item> SFDITEM_FIELD__I2C0_STAT_MTXF
//    <name> MTXF </name>
//    <r> 
//    <i> [Bits 5..4] RO (@ 0x4000304C) Master transmit FIFO status </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C0_STAT >> 4) & 0x3) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: I2C0_STAT_MRXF  -----------------------------------
// SVD Line: 2990

//  <item> SFDITEM_FIELD__I2C0_STAT_MRXF
//    <name> MRXF </name>
//    <r> 
//    <i> [Bits 7..6] RO (@ 0x4000304C) Master receive FIFO status </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C0_STAT >> 6) & 0x3) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: I2C0_STAT_SFLUSH  ----------------------------------
// SVD Line: 2997

//  <item> SFDITEM_FIELD__I2C0_STAT_SFLUSH
//    <name> SFLUSH </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x4000304C) Flush the slave transmit FIFO </i>
//    <check> 
//      <loc> ( (unsigned short) I2C0_STAT ) </loc>
//      <o.8..8> SFLUSH
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C0_STAT_MFLUSH  ----------------------------------
// SVD Line: 3010

//  <item> SFDITEM_FIELD__I2C0_STAT_MFLUSH
//    <name> MFLUSH </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x4000304C) Flush the master transmit FIFO </i>
//    <check> 
//      <loc> ( (unsigned short) I2C0_STAT ) </loc>
//      <o.9..9> MFLUSH
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2C0_STAT  -----------------------------------
// SVD Line: 2962

//  <rtree> SFDITEM_REG__I2C0_STAT
//    <name> STAT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000304C) Master and Slave FIFO Status </i>
//    <loc> ( (unsigned short)((I2C0_STAT >> 0) & 0xFFFF), ((I2C0_STAT = (I2C0_STAT & ~(0x300UL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x300) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C0_STAT_STXF </item>
//    <item> SFDITEM_FIELD__I2C0_STAT_SRXF </item>
//    <item> SFDITEM_FIELD__I2C0_STAT_MTXF </item>
//    <item> SFDITEM_FIELD__I2C0_STAT_MRXF </item>
//    <item> SFDITEM_FIELD__I2C0_STAT_SFLUSH </item>
//    <item> SFDITEM_FIELD__I2C0_STAT_MFLUSH </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C0_SHCTL  -------------------------------
// SVD Line: 3025

unsigned short I2C0_SHCTL __AT (0x40003050);



// -------------------------------  Field Item: I2C0_SHCTL_RST  -----------------------------------
// SVD Line: 3032

//  <item> SFDITEM_FIELD__I2C0_SHCTL_RST
//    <name> RST </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40003050) Reset START STOP detect circuit </i>
//    <check> 
//      <loc> ( (unsigned short) I2C0_SHCTL ) </loc>
//      <o.0..0> RST
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: I2C0_SHCTL  -----------------------------------
// SVD Line: 3025

//  <rtree> SFDITEM_REG__I2C0_SHCTL
//    <name> SHCTL </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40003050) Shared Control </i>
//    <loc> ( (unsigned short)((I2C0_SHCTL >> 0) & 0xFFFF), ((I2C0_SHCTL = (I2C0_SHCTL & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C0_SHCTL_RST </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C0_TCTL  --------------------------------
// SVD Line: 3047

unsigned short I2C0_TCTL __AT (0x40003054);



// ------------------------------  Field Item: I2C0_TCTL_THDATIN  ---------------------------------
// SVD Line: 3054

//  <item> SFDITEM_FIELD__I2C0_TCTL_THDATIN
//    <name> THDATIN </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x40003054) Data In Hold Start </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C0_TCTL >> 0) & 0x1F), ((I2C0_TCTL = (I2C0_TCTL & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: I2C0_TCTL_FILTEROFF  --------------------------------
// SVD Line: 3067

//  <item> SFDITEM_FIELD__I2C0_TCTL_FILTEROFF
//    <name> FILTEROFF </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40003054) Input Filter Control </i>
//    <check> 
//      <loc> ( (unsigned short) I2C0_TCTL ) </loc>
//      <o.8..8> FILTEROFF
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2C0_TCTL  -----------------------------------
// SVD Line: 3047

//  <rtree> SFDITEM_REG__I2C0_TCTL
//    <name> TCTL </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40003054) Timing Control Register </i>
//    <loc> ( (unsigned short)((I2C0_TCTL >> 0) & 0xFFFF), ((I2C0_TCTL = (I2C0_TCTL & ~(0x11FUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x11F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C0_TCTL_THDATIN </item>
//    <item> SFDITEM_FIELD__I2C0_TCTL_FILTEROFF </item>
//  </rtree>
//  


// ------------------------  Register Item Address: I2C0_ASTRETCH_SCL  ----------------------------
// SVD Line: 3076

unsigned short I2C0_ASTRETCH_SCL __AT (0x40003058);



// ----------------------------  Field Item: I2C0_ASTRETCH_SCL_MST  -------------------------------
// SVD Line: 3083

//  <item> SFDITEM_FIELD__I2C0_ASTRETCH_SCL_MST
//    <name> MST </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40003058) Master automatic stretch mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C0_ASTRETCH_SCL >> 0) & 0xF), ((I2C0_ASTRETCH_SCL = (I2C0_ASTRETCH_SCL & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: I2C0_ASTRETCH_SCL_SLV  -------------------------------
// SVD Line: 3096

//  <item> SFDITEM_FIELD__I2C0_ASTRETCH_SCL_SLV
//    <name> SLV </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40003058) Slave automatic stretch mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C0_ASTRETCH_SCL >> 4) & 0xF), ((I2C0_ASTRETCH_SCL = (I2C0_ASTRETCH_SCL & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: I2C0_ASTRETCH_SCL_MSTTMO  ------------------------------
// SVD Line: 3109

//  <item> SFDITEM_FIELD__I2C0_ASTRETCH_SCL_MSTTMO
//    <name> MSTTMO </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x40003058) Master automatic stretch timeout </i>
//    <check> 
//      <loc> ( (unsigned short) I2C0_ASTRETCH_SCL ) </loc>
//      <o.8..8> MSTTMO
//    </check>
//  </item>
//  


// --------------------------  Field Item: I2C0_ASTRETCH_SCL_SLVTMO  ------------------------------
// SVD Line: 3116

//  <item> SFDITEM_FIELD__I2C0_ASTRETCH_SCL_SLVTMO
//    <name> SLVTMO </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x40003058) Slave automatic stretch timeout </i>
//    <check> 
//      <loc> ( (unsigned short) I2C0_ASTRETCH_SCL ) </loc>
//      <o.9..9> SLVTMO
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: I2C0_ASTRETCH_SCL  -------------------------------
// SVD Line: 3076

//  <rtree> SFDITEM_REG__I2C0_ASTRETCH_SCL
//    <name> ASTRETCH_SCL </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40003058) Automatic Stretch SCL </i>
//    <loc> ( (unsigned short)((I2C0_ASTRETCH_SCL >> 0) & 0xFFFF), ((I2C0_ASTRETCH_SCL = (I2C0_ASTRETCH_SCL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C0_ASTRETCH_SCL_MST </item>
//    <item> SFDITEM_FIELD__I2C0_ASTRETCH_SCL_SLV </item>
//    <item> SFDITEM_FIELD__I2C0_ASTRETCH_SCL_MSTTMO </item>
//    <item> SFDITEM_FIELD__I2C0_ASTRETCH_SCL_SLVTMO </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: I2C0  -------------------------------------
// SVD Line: 2002

//  <view> I2C0
//    <name> I2C0 </name>
//    <item> SFDITEM_REG__I2C0_MCTL </item>
//    <item> SFDITEM_REG__I2C0_MSTAT </item>
//    <item> SFDITEM_REG__I2C0_MRX </item>
//    <item> SFDITEM_REG__I2C0_MTX </item>
//    <item> SFDITEM_REG__I2C0_MRXCNT </item>
//    <item> SFDITEM_REG__I2C0_MCRXCNT </item>
//    <item> SFDITEM_REG__I2C0_ADDR1 </item>
//    <item> SFDITEM_REG__I2C0_ADDR2 </item>
//    <item> SFDITEM_REG__I2C0_BYT </item>
//    <item> SFDITEM_REG__I2C0_DIV </item>
//    <item> SFDITEM_REG__I2C0_SCTL </item>
//    <item> SFDITEM_REG__I2C0_SSTAT </item>
//    <item> SFDITEM_REG__I2C0_SRX </item>
//    <item> SFDITEM_REG__I2C0_STX </item>
//    <item> SFDITEM_REG__I2C0_ALT </item>
//    <item> SFDITEM_REG__I2C0_ID0 </item>
//    <item> SFDITEM_REG__I2C0_ID1 </item>
//    <item> SFDITEM_REG__I2C0_ID2 </item>
//    <item> SFDITEM_REG__I2C0_ID3 </item>
//    <item> SFDITEM_REG__I2C0_STAT </item>
//    <item> SFDITEM_REG__I2C0_SHCTL </item>
//    <item> SFDITEM_REG__I2C0_TCTL </item>
//    <item> SFDITEM_REG__I2C0_ASTRETCH_SCL </item>
//  </view>
//  


// ----------------------------  Register Item Address: SPI0_STAT  --------------------------------
// SVD Line: 3143

unsigned short SPI0_STAT __AT (0x40004000);



// --------------------------------  Field Item: SPI0_STAT_IRQ  -----------------------------------
// SVD Line: 3150

//  <item> SFDITEM_FIELD__SPI0_STAT_IRQ
//    <name> IRQ </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40004000) SPI Interrupt status </i>
//    <check> 
//      <loc> ( (unsigned short) SPI0_STAT ) </loc>
//      <o.0..0> IRQ
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI0_STAT_XFRDONE  ---------------------------------
// SVD Line: 3157

//  <item> SFDITEM_FIELD__SPI0_STAT_XFRDONE
//    <name> XFRDONE </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40004000) SPI transfer completion </i>
//    <check> 
//      <loc> ( (unsigned short) SPI0_STAT ) </loc>
//      <o.1..1> XFRDONE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI0_STAT_TXEMPTY  ---------------------------------
// SVD Line: 3164

//  <item> SFDITEM_FIELD__SPI0_STAT_TXEMPTY
//    <name> TXEMPTY </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40004000) SPI Tx FIFO empty interrupt </i>
//    <check> 
//      <loc> ( (unsigned short) SPI0_STAT ) </loc>
//      <o.2..2> TXEMPTY
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI0_STAT_TXDONE  ----------------------------------
// SVD Line: 3171

//  <item> SFDITEM_FIELD__SPI0_STAT_TXDONE
//    <name> TXDONE </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40004000) SPI Tx Done in read command mode </i>
//    <check> 
//      <loc> ( (unsigned short) SPI0_STAT ) </loc>
//      <o.3..3> TXDONE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI0_STAT_TXUNDR  ----------------------------------
// SVD Line: 3178

//  <item> SFDITEM_FIELD__SPI0_STAT_TXUNDR
//    <name> TXUNDR </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40004000) SPI Tx FIFO underflow </i>
//    <check> 
//      <loc> ( (unsigned short) SPI0_STAT ) </loc>
//      <o.4..4> TXUNDR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI0_STAT_TXIRQ  ----------------------------------
// SVD Line: 3185

//  <item> SFDITEM_FIELD__SPI0_STAT_TXIRQ
//    <name> TXIRQ </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40004000) SPI Tx IRQ </i>
//    <check> 
//      <loc> ( (unsigned short) SPI0_STAT ) </loc>
//      <o.5..5> TXIRQ
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI0_STAT_RXIRQ  ----------------------------------
// SVD Line: 3192

//  <item> SFDITEM_FIELD__SPI0_STAT_RXIRQ
//    <name> RXIRQ </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40004000) SPI Rx IRQ </i>
//    <check> 
//      <loc> ( (unsigned short) SPI0_STAT ) </loc>
//      <o.6..6> RXIRQ
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI0_STAT_RXOVR  ----------------------------------
// SVD Line: 3199

//  <item> SFDITEM_FIELD__SPI0_STAT_RXOVR
//    <name> RXOVR </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40004000) SPI Rx FIFO overflow </i>
//    <check> 
//      <loc> ( (unsigned short) SPI0_STAT ) </loc>
//      <o.7..7> RXOVR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI0_STAT_CS  ------------------------------------
// SVD Line: 3206

//  <item> SFDITEM_FIELD__SPI0_STAT_CS
//    <name> CS </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x40004000) CS Status </i>
//    <check> 
//      <loc> ( (unsigned short) SPI0_STAT ) </loc>
//      <o.11..11> CS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI0_STAT_CSERR  ----------------------------------
// SVD Line: 3213

//  <item> SFDITEM_FIELD__SPI0_STAT_CSERR
//    <name> CSERR </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x40004000) Detected a CS error condition in slave mode </i>
//    <check> 
//      <loc> ( (unsigned short) SPI0_STAT ) </loc>
//      <o.12..12> CSERR
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI0_STAT_CSFALL  ----------------------------------
// SVD Line: 3220

//  <item> SFDITEM_FIELD__SPI0_STAT_CSFALL
//    <name> CSFALL </name>
//    <r> 
//    <i> [Bit 13] RO (@ 0x40004000) Detected a falling edge on CS, in slave CON mode </i>
//    <check> 
//      <loc> ( (unsigned short) SPI0_STAT ) </loc>
//      <o.13..13> CSFALL
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI0_STAT_CSRISE  ----------------------------------
// SVD Line: 3227

//  <item> SFDITEM_FIELD__SPI0_STAT_CSRISE
//    <name> CSRISE </name>
//    <r> 
//    <i> [Bit 14] RO (@ 0x40004000) Detected a rising edge on CS, in slave CON mode </i>
//    <check> 
//      <loc> ( (unsigned short) SPI0_STAT ) </loc>
//      <o.14..14> CSRISE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI0_STAT_RDY  -----------------------------------
// SVD Line: 3234

//  <item> SFDITEM_FIELD__SPI0_STAT_RDY
//    <name> RDY </name>
//    <r> 
//    <i> [Bit 15] RO (@ 0x40004000) Detected an edge on Ready indicator for flow-control </i>
//    <check> 
//      <loc> ( (unsigned short) SPI0_STAT ) </loc>
//      <o.15..15> RDY
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: SPI0_STAT  -----------------------------------
// SVD Line: 3143

//  <rtree> SFDITEM_REG__SPI0_STAT
//    <name> STAT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40004000) Status </i>
//    <loc> ( (unsigned short)((SPI0_STAT >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SPI0_STAT_IRQ </item>
//    <item> SFDITEM_FIELD__SPI0_STAT_XFRDONE </item>
//    <item> SFDITEM_FIELD__SPI0_STAT_TXEMPTY </item>
//    <item> SFDITEM_FIELD__SPI0_STAT_TXDONE </item>
//    <item> SFDITEM_FIELD__SPI0_STAT_TXUNDR </item>
//    <item> SFDITEM_FIELD__SPI0_STAT_TXIRQ </item>
//    <item> SFDITEM_FIELD__SPI0_STAT_RXIRQ </item>
//    <item> SFDITEM_FIELD__SPI0_STAT_RXOVR </item>
//    <item> SFDITEM_FIELD__SPI0_STAT_CS </item>
//    <item> SFDITEM_FIELD__SPI0_STAT_CSERR </item>
//    <item> SFDITEM_FIELD__SPI0_STAT_CSFALL </item>
//    <item> SFDITEM_FIELD__SPI0_STAT_CSRISE </item>
//    <item> SFDITEM_FIELD__SPI0_STAT_RDY </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPI0_RX  ---------------------------------
// SVD Line: 3243

unsigned short SPI0_RX __AT (0x40004004);



// --------------------------------  Field Item: SPI0_RX_BYTE1  -----------------------------------
// SVD Line: 3250

//  <item> SFDITEM_FIELD__SPI0_RX_BYTE1
//    <name> BYTE1 </name>
//    <r> 
//    <i> [Bits 7..0] RO (@ 0x40004004) 8-bit receive buffer </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI0_RX >> 0) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: SPI0_RX_BYTE2  -----------------------------------
// SVD Line: 3257

//  <item> SFDITEM_FIELD__SPI0_RX_BYTE2
//    <name> BYTE2 </name>
//    <r> 
//    <i> [Bits 15..8] RO (@ 0x40004004) 8-bit receive buffer, used only in DMA modes </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI0_RX >> 8) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: SPI0_RX  ------------------------------------
// SVD Line: 3243

//  <rtree> SFDITEM_REG__SPI0_RX
//    <name> RX </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40004004) Receive </i>
//    <loc> ( (unsigned short)((SPI0_RX >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SPI0_RX_BYTE1 </item>
//    <item> SFDITEM_FIELD__SPI0_RX_BYTE2 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPI0_TX  ---------------------------------
// SVD Line: 3266

unsigned short SPI0_TX __AT (0x40004008);



// --------------------------------  Field Item: SPI0_TX_BYTE1  -----------------------------------
// SVD Line: 3273

//  <item> SFDITEM_FIELD__SPI0_TX_BYTE1
//    <name> BYTE1 </name>
//    <w> 
//    <i> [Bits 7..0] WO (@ 0x40004008) 8-bit transmit buffer </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI0_TX >> 0) & 0x0), ((SPI0_TX = (SPI0_TX & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: SPI0_TX_BYTE2  -----------------------------------
// SVD Line: 3286

//  <item> SFDITEM_FIELD__SPI0_TX_BYTE2
//    <name> BYTE2 </name>
//    <w> 
//    <i> [Bits 15..8] WO (@ 0x40004008) 8-bit transmit buffer, used only in DMA modes </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI0_TX >> 8) & 0x0), ((SPI0_TX = (SPI0_TX & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: SPI0_TX  ------------------------------------
// SVD Line: 3266

//  <rtree> SFDITEM_REG__SPI0_TX
//    <name> TX </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40004008) Transmit </i>
//    <loc> ( (unsigned short)((SPI0_TX >> 0) & 0xFFFF), ((SPI0_TX = (SPI0_TX & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI0_TX_BYTE1 </item>
//    <item> SFDITEM_FIELD__SPI0_TX_BYTE2 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPI0_DIV  --------------------------------
// SVD Line: 3301

unsigned short SPI0_DIV __AT (0x4000400C);



// -------------------------------  Field Item: SPI0_DIV_VALUE  -----------------------------------
// SVD Line: 3308

//  <item> SFDITEM_FIELD__SPI0_DIV_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 5..0] RW (@ 0x4000400C) SPI clock divider </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI0_DIV >> 0) & 0x3F), ((SPI0_DIV = (SPI0_DIV & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: SPI0_DIV  ------------------------------------
// SVD Line: 3301

//  <rtree> SFDITEM_REG__SPI0_DIV
//    <name> DIV </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000400C) SPI Baud Rate Selection </i>
//    <loc> ( (unsigned short)((SPI0_DIV >> 0) & 0xFFFF), ((SPI0_DIV = (SPI0_DIV & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI0_DIV_VALUE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPI0_CTL  --------------------------------
// SVD Line: 3323

unsigned short SPI0_CTL __AT (0x40004010);



// -------------------------------  Field Item: SPI0_CTL_SPIEN  -----------------------------------
// SVD Line: 3330

//  <item> SFDITEM_FIELD__SPI0_CTL_SPIEN
//    <name> SPIEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40004010) SPI enable </i>
//    <check> 
//      <loc> ( (unsigned short) SPI0_CTL ) </loc>
//      <o.0..0> SPIEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI0_CTL_MASEN  -----------------------------------
// SVD Line: 3337

//  <item> SFDITEM_FIELD__SPI0_CTL_MASEN
//    <name> MASEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40004010) Master mode enable </i>
//    <check> 
//      <loc> ( (unsigned short) SPI0_CTL ) </loc>
//      <o.1..1> MASEN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI0_CTL_CPHA  -----------------------------------
// SVD Line: 3344

//  <item> SFDITEM_FIELD__SPI0_CTL_CPHA
//    <name> CPHA </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40004010) Serial clock phase mode </i>
//    <check> 
//      <loc> ( (unsigned short) SPI0_CTL ) </loc>
//      <o.2..2> CPHA
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI0_CTL_CPOL  -----------------------------------
// SVD Line: 3351

//  <item> SFDITEM_FIELD__SPI0_CTL_CPOL
//    <name> CPOL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40004010) Serial Clock Polarity </i>
//    <check> 
//      <loc> ( (unsigned short) SPI0_CTL ) </loc>
//      <o.3..3> CPOL
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI0_CTL_WOM  ------------------------------------
// SVD Line: 3358

//  <item> SFDITEM_FIELD__SPI0_CTL_WOM
//    <name> WOM </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40004010) SPI Wired-OR mode </i>
//    <check> 
//      <loc> ( (unsigned short) SPI0_CTL ) </loc>
//      <o.4..4> WOM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI0_CTL_LSB  ------------------------------------
// SVD Line: 3365

//  <item> SFDITEM_FIELD__SPI0_CTL_LSB
//    <name> LSB </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40004010) LSB first transfer enable </i>
//    <check> 
//      <loc> ( (unsigned short) SPI0_CTL ) </loc>
//      <o.5..5> LSB
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI0_CTL_TIM  ------------------------------------
// SVD Line: 3372

//  <item> SFDITEM_FIELD__SPI0_CTL_TIM
//    <name> TIM </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40004010) SPI transfer and interrupt mode </i>
//    <check> 
//      <loc> ( (unsigned short) SPI0_CTL ) </loc>
//      <o.6..6> TIM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI0_CTL_ZEN  ------------------------------------
// SVD Line: 3385

//  <item> SFDITEM_FIELD__SPI0_CTL_ZEN
//    <name> ZEN </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40004010) Transmit zeros enable </i>
//    <check> 
//      <loc> ( (unsigned short) SPI0_CTL ) </loc>
//      <o.7..7> ZEN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI0_CTL_RXOF  -----------------------------------
// SVD Line: 3398

//  <item> SFDITEM_FIELD__SPI0_CTL_RXOF
//    <name> RXOF </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40004010) RX overflow overwrite enable </i>
//    <check> 
//      <loc> ( (unsigned short) SPI0_CTL ) </loc>
//      <o.8..8> RXOF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI0_CTL_OEN  ------------------------------------
// SVD Line: 3411

//  <item> SFDITEM_FIELD__SPI0_CTL_OEN
//    <name> OEN </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40004010) Slave MISO output enable </i>
//    <check> 
//      <loc> ( (unsigned short) SPI0_CTL ) </loc>
//      <o.9..9> OEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI0_CTL_LOOPBACK  ---------------------------------
// SVD Line: 3424

//  <item> SFDITEM_FIELD__SPI0_CTL_LOOPBACK
//    <name> LOOPBACK </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40004010) Loopback enable </i>
//    <check> 
//      <loc> ( (unsigned short) SPI0_CTL ) </loc>
//      <o.10..10> LOOPBACK
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI0_CTL_CON  ------------------------------------
// SVD Line: 3437

//  <item> SFDITEM_FIELD__SPI0_CTL_CON
//    <name> CON </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40004010) Continuous transfer enable </i>
//    <check> 
//      <loc> ( (unsigned short) SPI0_CTL ) </loc>
//      <o.11..11> CON
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI0_CTL_RFLUSH  ----------------------------------
// SVD Line: 3450

//  <item> SFDITEM_FIELD__SPI0_CTL_RFLUSH
//    <name> RFLUSH </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40004010) SPI Rx FIFO Flush enable </i>
//    <check> 
//      <loc> ( (unsigned short) SPI0_CTL ) </loc>
//      <o.12..12> RFLUSH
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI0_CTL_TFLUSH  ----------------------------------
// SVD Line: 3463

//  <item> SFDITEM_FIELD__SPI0_CTL_TFLUSH
//    <name> TFLUSH </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40004010) SPI Tx FIFO Flush enable </i>
//    <check> 
//      <loc> ( (unsigned short) SPI0_CTL ) </loc>
//      <o.13..13> TFLUSH
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI0_CTL_CSRST  -----------------------------------
// SVD Line: 3476

//  <item> SFDITEM_FIELD__SPI0_CTL_CSRST
//    <name> CSRST </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40004010) Reset Mode for CS Error bit </i>
//    <check> 
//      <loc> ( (unsigned short) SPI0_CTL ) </loc>
//      <o.14..14> CSRST
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: SPI0_CTL  ------------------------------------
// SVD Line: 3323

//  <rtree> SFDITEM_REG__SPI0_CTL
//    <name> CTL </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40004010) SPI Configuration 1 </i>
//    <loc> ( (unsigned short)((SPI0_CTL >> 0) & 0xFFFF), ((SPI0_CTL = (SPI0_CTL & ~(0x7FFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI0_CTL_SPIEN </item>
//    <item> SFDITEM_FIELD__SPI0_CTL_MASEN </item>
//    <item> SFDITEM_FIELD__SPI0_CTL_CPHA </item>
//    <item> SFDITEM_FIELD__SPI0_CTL_CPOL </item>
//    <item> SFDITEM_FIELD__SPI0_CTL_WOM </item>
//    <item> SFDITEM_FIELD__SPI0_CTL_LSB </item>
//    <item> SFDITEM_FIELD__SPI0_CTL_TIM </item>
//    <item> SFDITEM_FIELD__SPI0_CTL_ZEN </item>
//    <item> SFDITEM_FIELD__SPI0_CTL_RXOF </item>
//    <item> SFDITEM_FIELD__SPI0_CTL_OEN </item>
//    <item> SFDITEM_FIELD__SPI0_CTL_LOOPBACK </item>
//    <item> SFDITEM_FIELD__SPI0_CTL_CON </item>
//    <item> SFDITEM_FIELD__SPI0_CTL_RFLUSH </item>
//    <item> SFDITEM_FIELD__SPI0_CTL_TFLUSH </item>
//    <item> SFDITEM_FIELD__SPI0_CTL_CSRST </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPI0_IEN  --------------------------------
// SVD Line: 3491

unsigned short SPI0_IEN __AT (0x40004014);



// ------------------------------  Field Item: SPI0_IEN_IRQMODE  ----------------------------------
// SVD Line: 3498

//  <item> SFDITEM_FIELD__SPI0_IEN_IRQMODE
//    <name> IRQMODE </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40004014) SPI IRQ mode bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI0_IEN >> 0) & 0x7), ((SPI0_IEN = (SPI0_IEN & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Field Item: SPI0_IEN_CS  ------------------------------------
// SVD Line: 3505

//  <item> SFDITEM_FIELD__SPI0_IEN_CS
//    <name> CS </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40004014) Enable interrupt on every CS edge in slave CON mode </i>
//    <check> 
//      <loc> ( (unsigned short) SPI0_IEN ) </loc>
//      <o.8..8> CS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI0_IEN_TXUNDR  ----------------------------------
// SVD Line: 3518

//  <item> SFDITEM_FIELD__SPI0_IEN_TXUNDR
//    <name> TXUNDR </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40004014) Tx-underflow interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned short) SPI0_IEN ) </loc>
//      <o.9..9> TXUNDR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI0_IEN_RXOVR  -----------------------------------
// SVD Line: 3525

//  <item> SFDITEM_FIELD__SPI0_IEN_RXOVR
//    <name> RXOVR </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40004014) Rx-overflow interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned short) SPI0_IEN ) </loc>
//      <o.10..10> RXOVR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI0_IEN_RDY  ------------------------------------
// SVD Line: 3532

//  <item> SFDITEM_FIELD__SPI0_IEN_RDY
//    <name> RDY </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40004014) Ready signal edge interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned short) SPI0_IEN ) </loc>
//      <o.11..11> RDY
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI0_IEN_TXDONE  ----------------------------------
// SVD Line: 3539

//  <item> SFDITEM_FIELD__SPI0_IEN_TXDONE
//    <name> TXDONE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40004014) SPI transmit done interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned short) SPI0_IEN ) </loc>
//      <o.12..12> TXDONE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI0_IEN_XFRDONE  ----------------------------------
// SVD Line: 3546

//  <item> SFDITEM_FIELD__SPI0_IEN_XFRDONE
//    <name> XFRDONE </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40004014) SPI transfer completion interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned short) SPI0_IEN ) </loc>
//      <o.13..13> XFRDONE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI0_IEN_TXEMPTY  ----------------------------------
// SVD Line: 3553

//  <item> SFDITEM_FIELD__SPI0_IEN_TXEMPTY
//    <name> TXEMPTY </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40004014) Tx-FIFO Empty interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned short) SPI0_IEN ) </loc>
//      <o.14..14> TXEMPTY
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: SPI0_IEN  ------------------------------------
// SVD Line: 3491

//  <rtree> SFDITEM_REG__SPI0_IEN
//    <name> IEN </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40004014) SPI Configuration 2 </i>
//    <loc> ( (unsigned short)((SPI0_IEN >> 0) & 0xFFFF), ((SPI0_IEN = (SPI0_IEN & ~(0x7F07UL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7F07) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI0_IEN_IRQMODE </item>
//    <item> SFDITEM_FIELD__SPI0_IEN_CS </item>
//    <item> SFDITEM_FIELD__SPI0_IEN_TXUNDR </item>
//    <item> SFDITEM_FIELD__SPI0_IEN_RXOVR </item>
//    <item> SFDITEM_FIELD__SPI0_IEN_RDY </item>
//    <item> SFDITEM_FIELD__SPI0_IEN_TXDONE </item>
//    <item> SFDITEM_FIELD__SPI0_IEN_XFRDONE </item>
//    <item> SFDITEM_FIELD__SPI0_IEN_TXEMPTY </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPI0_CNT  --------------------------------
// SVD Line: 3562

unsigned short SPI0_CNT __AT (0x40004018);



// -------------------------------  Field Item: SPI0_CNT_VALUE  -----------------------------------
// SVD Line: 3569

//  <item> SFDITEM_FIELD__SPI0_CNT_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 13..0] RW (@ 0x40004018) Transfer byte count </i>
//    <edit> 
//      <loc> ( (unsigned short)((SPI0_CNT >> 0) & 0x3FFF), ((SPI0_CNT = (SPI0_CNT & ~(0x3FFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: SPI0_CNT_FRAMECONT  ---------------------------------
// SVD Line: 3582

//  <item> SFDITEM_FIELD__SPI0_CNT_FRAMECONT
//    <name> FRAMECONT </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40004018) Continue frame </i>
//    <check> 
//      <loc> ( (unsigned short) SPI0_CNT ) </loc>
//      <o.15..15> FRAMECONT
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: SPI0_CNT  ------------------------------------
// SVD Line: 3562

//  <rtree> SFDITEM_REG__SPI0_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40004018) Transfer Byte Count </i>
//    <loc> ( (unsigned short)((SPI0_CNT >> 0) & 0xFFFF), ((SPI0_CNT = (SPI0_CNT & ~(0xBFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xBFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI0_CNT_VALUE </item>
//    <item> SFDITEM_FIELD__SPI0_CNT_FRAMECONT </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPI0_DMA  --------------------------------
// SVD Line: 3591

unsigned short SPI0_DMA __AT (0x4000401C);



// ---------------------------------  Field Item: SPI0_DMA_EN  ------------------------------------
// SVD Line: 3598

//  <item> SFDITEM_FIELD__SPI0_DMA_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000401C) Enable DMA for data transfer </i>
//    <check> 
//      <loc> ( (unsigned short) SPI0_DMA ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI0_DMA_TXEN  -----------------------------------
// SVD Line: 3611

//  <item> SFDITEM_FIELD__SPI0_DMA_TXEN
//    <name> TXEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000401C) Enable transmit DMA request </i>
//    <check> 
//      <loc> ( (unsigned short) SPI0_DMA ) </loc>
//      <o.1..1> TXEN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI0_DMA_RXEN  -----------------------------------
// SVD Line: 3624

//  <item> SFDITEM_FIELD__SPI0_DMA_RXEN
//    <name> RXEN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000401C) Enable receive DMA request </i>
//    <check> 
//      <loc> ( (unsigned short) SPI0_DMA ) </loc>
//      <o.2..2> RXEN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: SPI0_DMA  ------------------------------------
// SVD Line: 3591

//  <rtree> SFDITEM_REG__SPI0_DMA
//    <name> DMA </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000401C) SPI DMA Enable </i>
//    <loc> ( (unsigned short)((SPI0_DMA >> 0) & 0xFFFF), ((SPI0_DMA = (SPI0_DMA & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI0_DMA_EN </item>
//    <item> SFDITEM_FIELD__SPI0_DMA_TXEN </item>
//    <item> SFDITEM_FIELD__SPI0_DMA_RXEN </item>
//  </rtree>
//  


// --------------------------  Register Item Address: SPI0_FIFO_STAT  -----------------------------
// SVD Line: 3639

unsigned short SPI0_FIFO_STAT __AT (0x40004020);



// ------------------------------  Field Item: SPI0_FIFO_STAT_TX  ---------------------------------
// SVD Line: 3646

//  <item> SFDITEM_FIELD__SPI0_FIFO_STAT_TX
//    <name> TX </name>
//    <r> 
//    <i> [Bits 3..0] RO (@ 0x40004020) SPI Tx FIFO status </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI0_FIFO_STAT >> 0) & 0xF) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: SPI0_FIFO_STAT_RX  ---------------------------------
// SVD Line: 3653

//  <item> SFDITEM_FIELD__SPI0_FIFO_STAT_RX
//    <name> RX </name>
//    <r> 
//    <i> [Bits 11..8] RO (@ 0x40004020) SPI Rx FIFO status </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI0_FIFO_STAT >> 8) & 0xF) ) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: SPI0_FIFO_STAT  ---------------------------------
// SVD Line: 3639

//  <rtree> SFDITEM_REG__SPI0_FIFO_STAT
//    <name> FIFO_STAT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40004020) FIFO Status </i>
//    <loc> ( (unsigned short)((SPI0_FIFO_STAT >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SPI0_FIFO_STAT_TX </item>
//    <item> SFDITEM_FIELD__SPI0_FIFO_STAT_RX </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SPI0_RD_CTL  -------------------------------
// SVD Line: 3662

unsigned short SPI0_RD_CTL __AT (0x40004024);



// ------------------------------  Field Item: SPI0_RD_CTL_CMDEN  ---------------------------------
// SVD Line: 3669

//  <item> SFDITEM_FIELD__SPI0_RD_CTL_CMDEN
//    <name> CMDEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40004024) Read command enable </i>
//    <check> 
//      <loc> ( (unsigned short) SPI0_RD_CTL ) </loc>
//      <o.0..0> CMDEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SPI0_RD_CTL_OVERLAP  --------------------------------
// SVD Line: 3676

//  <item> SFDITEM_FIELD__SPI0_RD_CTL_OVERLAP
//    <name> OVERLAP </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40004024) Tx/Rx Overlap mode </i>
//    <check> 
//      <loc> ( (unsigned short) SPI0_RD_CTL ) </loc>
//      <o.1..1> OVERLAP
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SPI0_RD_CTL_TXBYTES  --------------------------------
// SVD Line: 3683

//  <item> SFDITEM_FIELD__SPI0_RD_CTL_TXBYTES
//    <name> TXBYTES </name>
//    <rw> 
//    <i> [Bits 5..2] RW (@ 0x40004024) Transmit byte count - 1 (read command) </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI0_RD_CTL >> 2) & 0xF), ((SPI0_RD_CTL = (SPI0_RD_CTL & ~(0xFUL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: SPI0_RD_CTL_THREEPIN  --------------------------------
// SVD Line: 3696

//  <item> SFDITEM_FIELD__SPI0_RD_CTL_THREEPIN
//    <name> THREEPIN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40004024) Three pin SPI mode </i>
//    <check> 
//      <loc> ( (unsigned short) SPI0_RD_CTL ) </loc>
//      <o.8..8> THREEPIN
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: SPI0_RD_CTL  ----------------------------------
// SVD Line: 3662

//  <rtree> SFDITEM_REG__SPI0_RD_CTL
//    <name> RD_CTL </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40004024) Read Control </i>
//    <loc> ( (unsigned short)((SPI0_RD_CTL >> 0) & 0xFFFF), ((SPI0_RD_CTL = (SPI0_RD_CTL & ~(0x13FUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x13F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI0_RD_CTL_CMDEN </item>
//    <item> SFDITEM_FIELD__SPI0_RD_CTL_OVERLAP </item>
//    <item> SFDITEM_FIELD__SPI0_RD_CTL_TXBYTES </item>
//    <item> SFDITEM_FIELD__SPI0_RD_CTL_THREEPIN </item>
//  </rtree>
//  


// --------------------------  Register Item Address: SPI0_FLOW_CTL  ------------------------------
// SVD Line: 3705

unsigned short SPI0_FLOW_CTL __AT (0x40004028);



// -----------------------------  Field Item: SPI0_FLOW_CTL_MODE  ---------------------------------
// SVD Line: 3712

//  <item> SFDITEM_FIELD__SPI0_FLOW_CTL_MODE
//    <name> MODE </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40004028) Flow control mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI0_FLOW_CTL >> 0) & 0x3), ((SPI0_FLOW_CTL = (SPI0_FLOW_CTL & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: SPI0_FLOW_CTL_RDYPOL  --------------------------------
// SVD Line: 3719

//  <item> SFDITEM_FIELD__SPI0_FLOW_CTL_RDYPOL
//    <name> RDYPOL </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40004028) Polarity of RDY/MISO line </i>
//    <check> 
//      <loc> ( (unsigned short) SPI0_FLOW_CTL ) </loc>
//      <o.4..4> RDYPOL
//    </check>
//  </item>
//  


// ---------------------------  Field Item: SPI0_FLOW_CTL_RDBURSTSZ  ------------------------------
// SVD Line: 3726

//  <item> SFDITEM_FIELD__SPI0_FLOW_CTL_RDBURSTSZ
//    <name> RDBURSTSZ </name>
//    <rw> 
//    <i> [Bits 15..6] RW (@ 0x40004028) Read data burst size - 1 </i>
//    <edit> 
//      <loc> ( (unsigned short)((SPI0_FLOW_CTL >> 6) & 0x3FF), ((SPI0_FLOW_CTL = (SPI0_FLOW_CTL & ~(0x3FFUL << 6 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: SPI0_FLOW_CTL  ---------------------------------
// SVD Line: 3705

//  <rtree> SFDITEM_REG__SPI0_FLOW_CTL
//    <name> FLOW_CTL </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40004028) Flow Control </i>
//    <loc> ( (unsigned short)((SPI0_FLOW_CTL >> 0) & 0xFFFF), ((SPI0_FLOW_CTL = (SPI0_FLOW_CTL & ~(0xFFD3UL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFD3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI0_FLOW_CTL_MODE </item>
//    <item> SFDITEM_FIELD__SPI0_FLOW_CTL_RDYPOL </item>
//    <item> SFDITEM_FIELD__SPI0_FLOW_CTL_RDBURSTSZ </item>
//  </rtree>
//  


// --------------------------  Register Item Address: SPI0_WAIT_TMR  ------------------------------
// SVD Line: 3741

unsigned short SPI0_WAIT_TMR __AT (0x4000402C);



// -----------------------------  Field Item: SPI0_WAIT_TMR_VALUE  --------------------------------
// SVD Line: 3748

//  <item> SFDITEM_FIELD__SPI0_WAIT_TMR_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000402C) Wait timer </i>
//    <edit> 
//      <loc> ( (unsigned short)((SPI0_WAIT_TMR >> 0) & 0xFFFF), ((SPI0_WAIT_TMR = (SPI0_WAIT_TMR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: SPI0_WAIT_TMR  ---------------------------------
// SVD Line: 3741

//  <rtree> SFDITEM_REG__SPI0_WAIT_TMR
//    <name> WAIT_TMR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000402C) Wait Timer for Flow Control </i>
//    <loc> ( (unsigned short)((SPI0_WAIT_TMR >> 0) & 0xFFFF), ((SPI0_WAIT_TMR = (SPI0_WAIT_TMR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI0_WAIT_TMR_VALUE </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SPI0_CS_CTL  -------------------------------
// SVD Line: 3763

unsigned short SPI0_CS_CTL __AT (0x40004030);



// -------------------------------  Field Item: SPI0_CS_CTL_SEL  ----------------------------------
// SVD Line: 3770

//  <item> SFDITEM_FIELD__SPI0_CS_CTL_SEL
//    <name> SEL </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40004030) Chip-Select control </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI0_CS_CTL >> 0) & 0xF), ((SPI0_CS_CTL = (SPI0_CS_CTL & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SPI0_CS_CTL  ----------------------------------
// SVD Line: 3763

//  <rtree> SFDITEM_REG__SPI0_CS_CTL
//    <name> CS_CTL </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40004030) Chip-Select Control for Multi-slave Connections </i>
//    <loc> ( (unsigned short)((SPI0_CS_CTL >> 0) & 0xFFFF), ((SPI0_CS_CTL = (SPI0_CS_CTL & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI0_CS_CTL_SEL </item>
//  </rtree>
//  


// -------------------------  Register Item Address: SPI0_CS_OVERRIDE  ----------------------------
// SVD Line: 3785

unsigned short SPI0_CS_OVERRIDE __AT (0x40004034);



// ----------------------------  Field Item: SPI0_CS_OVERRIDE_CTL  --------------------------------
// SVD Line: 3792

//  <item> SFDITEM_FIELD__SPI0_CS_OVERRIDE_CTL
//    <name> CTL </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40004034) CS Override Control </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI0_CS_OVERRIDE >> 0) & 0x3), ((SPI0_CS_OVERRIDE = (SPI0_CS_OVERRIDE & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: SPI0_CS_OVERRIDE  --------------------------------
// SVD Line: 3785

//  <rtree> SFDITEM_REG__SPI0_CS_OVERRIDE
//    <name> CS_OVERRIDE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40004034) Chip-Select Override </i>
//    <loc> ( (unsigned short)((SPI0_CS_OVERRIDE >> 0) & 0xFFFF), ((SPI0_CS_OVERRIDE = (SPI0_CS_OVERRIDE & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI0_CS_OVERRIDE_CTL </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: SPI0  -------------------------------------
// SVD Line: 3127

//  <view> SPI0
//    <name> SPI0 </name>
//    <item> SFDITEM_REG__SPI0_STAT </item>
//    <item> SFDITEM_REG__SPI0_RX </item>
//    <item> SFDITEM_REG__SPI0_TX </item>
//    <item> SFDITEM_REG__SPI0_DIV </item>
//    <item> SFDITEM_REG__SPI0_CTL </item>
//    <item> SFDITEM_REG__SPI0_IEN </item>
//    <item> SFDITEM_REG__SPI0_CNT </item>
//    <item> SFDITEM_REG__SPI0_DMA </item>
//    <item> SFDITEM_REG__SPI0_FIFO_STAT </item>
//    <item> SFDITEM_REG__SPI0_RD_CTL </item>
//    <item> SFDITEM_REG__SPI0_FLOW_CTL </item>
//    <item> SFDITEM_REG__SPI0_WAIT_TMR </item>
//    <item> SFDITEM_REG__SPI0_CS_CTL </item>
//    <item> SFDITEM_REG__SPI0_CS_OVERRIDE </item>
//  </view>
//  


// ----------------------------  Register Item Address: SPI1_STAT  --------------------------------
// SVD Line: 3143

unsigned short SPI1_STAT __AT (0x40004400);



// --------------------------------  Field Item: SPI1_STAT_IRQ  -----------------------------------
// SVD Line: 3150

//  <item> SFDITEM_FIELD__SPI1_STAT_IRQ
//    <name> IRQ </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40004400) SPI Interrupt status </i>
//    <check> 
//      <loc> ( (unsigned short) SPI1_STAT ) </loc>
//      <o.0..0> IRQ
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI1_STAT_XFRDONE  ---------------------------------
// SVD Line: 3157

//  <item> SFDITEM_FIELD__SPI1_STAT_XFRDONE
//    <name> XFRDONE </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40004400) SPI transfer completion </i>
//    <check> 
//      <loc> ( (unsigned short) SPI1_STAT ) </loc>
//      <o.1..1> XFRDONE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI1_STAT_TXEMPTY  ---------------------------------
// SVD Line: 3164

//  <item> SFDITEM_FIELD__SPI1_STAT_TXEMPTY
//    <name> TXEMPTY </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40004400) SPI Tx FIFO empty interrupt </i>
//    <check> 
//      <loc> ( (unsigned short) SPI1_STAT ) </loc>
//      <o.2..2> TXEMPTY
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI1_STAT_TXDONE  ----------------------------------
// SVD Line: 3171

//  <item> SFDITEM_FIELD__SPI1_STAT_TXDONE
//    <name> TXDONE </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40004400) SPI Tx Done in read command mode </i>
//    <check> 
//      <loc> ( (unsigned short) SPI1_STAT ) </loc>
//      <o.3..3> TXDONE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI1_STAT_TXUNDR  ----------------------------------
// SVD Line: 3178

//  <item> SFDITEM_FIELD__SPI1_STAT_TXUNDR
//    <name> TXUNDR </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40004400) SPI Tx FIFO underflow </i>
//    <check> 
//      <loc> ( (unsigned short) SPI1_STAT ) </loc>
//      <o.4..4> TXUNDR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI1_STAT_TXIRQ  ----------------------------------
// SVD Line: 3185

//  <item> SFDITEM_FIELD__SPI1_STAT_TXIRQ
//    <name> TXIRQ </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40004400) SPI Tx IRQ </i>
//    <check> 
//      <loc> ( (unsigned short) SPI1_STAT ) </loc>
//      <o.5..5> TXIRQ
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI1_STAT_RXIRQ  ----------------------------------
// SVD Line: 3192

//  <item> SFDITEM_FIELD__SPI1_STAT_RXIRQ
//    <name> RXIRQ </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40004400) SPI Rx IRQ </i>
//    <check> 
//      <loc> ( (unsigned short) SPI1_STAT ) </loc>
//      <o.6..6> RXIRQ
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI1_STAT_RXOVR  ----------------------------------
// SVD Line: 3199

//  <item> SFDITEM_FIELD__SPI1_STAT_RXOVR
//    <name> RXOVR </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40004400) SPI Rx FIFO overflow </i>
//    <check> 
//      <loc> ( (unsigned short) SPI1_STAT ) </loc>
//      <o.7..7> RXOVR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI1_STAT_CS  ------------------------------------
// SVD Line: 3206

//  <item> SFDITEM_FIELD__SPI1_STAT_CS
//    <name> CS </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x40004400) CS Status </i>
//    <check> 
//      <loc> ( (unsigned short) SPI1_STAT ) </loc>
//      <o.11..11> CS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI1_STAT_CSERR  ----------------------------------
// SVD Line: 3213

//  <item> SFDITEM_FIELD__SPI1_STAT_CSERR
//    <name> CSERR </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x40004400) Detected a CS error condition in slave mode </i>
//    <check> 
//      <loc> ( (unsigned short) SPI1_STAT ) </loc>
//      <o.12..12> CSERR
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI1_STAT_CSFALL  ----------------------------------
// SVD Line: 3220

//  <item> SFDITEM_FIELD__SPI1_STAT_CSFALL
//    <name> CSFALL </name>
//    <r> 
//    <i> [Bit 13] RO (@ 0x40004400) Detected a falling edge on CS, in slave CON mode </i>
//    <check> 
//      <loc> ( (unsigned short) SPI1_STAT ) </loc>
//      <o.13..13> CSFALL
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI1_STAT_CSRISE  ----------------------------------
// SVD Line: 3227

//  <item> SFDITEM_FIELD__SPI1_STAT_CSRISE
//    <name> CSRISE </name>
//    <r> 
//    <i> [Bit 14] RO (@ 0x40004400) Detected a rising edge on CS, in slave CON mode </i>
//    <check> 
//      <loc> ( (unsigned short) SPI1_STAT ) </loc>
//      <o.14..14> CSRISE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI1_STAT_RDY  -----------------------------------
// SVD Line: 3234

//  <item> SFDITEM_FIELD__SPI1_STAT_RDY
//    <name> RDY </name>
//    <r> 
//    <i> [Bit 15] RO (@ 0x40004400) Detected an edge on Ready indicator for flow-control </i>
//    <check> 
//      <loc> ( (unsigned short) SPI1_STAT ) </loc>
//      <o.15..15> RDY
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: SPI1_STAT  -----------------------------------
// SVD Line: 3143

//  <rtree> SFDITEM_REG__SPI1_STAT
//    <name> STAT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40004400) Status </i>
//    <loc> ( (unsigned short)((SPI1_STAT >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SPI1_STAT_IRQ </item>
//    <item> SFDITEM_FIELD__SPI1_STAT_XFRDONE </item>
//    <item> SFDITEM_FIELD__SPI1_STAT_TXEMPTY </item>
//    <item> SFDITEM_FIELD__SPI1_STAT_TXDONE </item>
//    <item> SFDITEM_FIELD__SPI1_STAT_TXUNDR </item>
//    <item> SFDITEM_FIELD__SPI1_STAT_TXIRQ </item>
//    <item> SFDITEM_FIELD__SPI1_STAT_RXIRQ </item>
//    <item> SFDITEM_FIELD__SPI1_STAT_RXOVR </item>
//    <item> SFDITEM_FIELD__SPI1_STAT_CS </item>
//    <item> SFDITEM_FIELD__SPI1_STAT_CSERR </item>
//    <item> SFDITEM_FIELD__SPI1_STAT_CSFALL </item>
//    <item> SFDITEM_FIELD__SPI1_STAT_CSRISE </item>
//    <item> SFDITEM_FIELD__SPI1_STAT_RDY </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPI1_RX  ---------------------------------
// SVD Line: 3243

unsigned short SPI1_RX __AT (0x40004404);



// --------------------------------  Field Item: SPI1_RX_BYTE1  -----------------------------------
// SVD Line: 3250

//  <item> SFDITEM_FIELD__SPI1_RX_BYTE1
//    <name> BYTE1 </name>
//    <r> 
//    <i> [Bits 7..0] RO (@ 0x40004404) 8-bit receive buffer </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI1_RX >> 0) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: SPI1_RX_BYTE2  -----------------------------------
// SVD Line: 3257

//  <item> SFDITEM_FIELD__SPI1_RX_BYTE2
//    <name> BYTE2 </name>
//    <r> 
//    <i> [Bits 15..8] RO (@ 0x40004404) 8-bit receive buffer, used only in DMA modes </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI1_RX >> 8) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: SPI1_RX  ------------------------------------
// SVD Line: 3243

//  <rtree> SFDITEM_REG__SPI1_RX
//    <name> RX </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40004404) Receive </i>
//    <loc> ( (unsigned short)((SPI1_RX >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SPI1_RX_BYTE1 </item>
//    <item> SFDITEM_FIELD__SPI1_RX_BYTE2 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPI1_TX  ---------------------------------
// SVD Line: 3266

unsigned short SPI1_TX __AT (0x40004408);



// --------------------------------  Field Item: SPI1_TX_BYTE1  -----------------------------------
// SVD Line: 3273

//  <item> SFDITEM_FIELD__SPI1_TX_BYTE1
//    <name> BYTE1 </name>
//    <w> 
//    <i> [Bits 7..0] WO (@ 0x40004408) 8-bit transmit buffer </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI1_TX >> 0) & 0x0), ((SPI1_TX = (SPI1_TX & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: SPI1_TX_BYTE2  -----------------------------------
// SVD Line: 3286

//  <item> SFDITEM_FIELD__SPI1_TX_BYTE2
//    <name> BYTE2 </name>
//    <w> 
//    <i> [Bits 15..8] WO (@ 0x40004408) 8-bit transmit buffer, used only in DMA modes </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI1_TX >> 8) & 0x0), ((SPI1_TX = (SPI1_TX & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: SPI1_TX  ------------------------------------
// SVD Line: 3266

//  <rtree> SFDITEM_REG__SPI1_TX
//    <name> TX </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40004408) Transmit </i>
//    <loc> ( (unsigned short)((SPI1_TX >> 0) & 0xFFFF), ((SPI1_TX = (SPI1_TX & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI1_TX_BYTE1 </item>
//    <item> SFDITEM_FIELD__SPI1_TX_BYTE2 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPI1_DIV  --------------------------------
// SVD Line: 3301

unsigned short SPI1_DIV __AT (0x4000440C);



// -------------------------------  Field Item: SPI1_DIV_VALUE  -----------------------------------
// SVD Line: 3308

//  <item> SFDITEM_FIELD__SPI1_DIV_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 5..0] RW (@ 0x4000440C) SPI clock divider </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI1_DIV >> 0) & 0x3F), ((SPI1_DIV = (SPI1_DIV & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: SPI1_DIV  ------------------------------------
// SVD Line: 3301

//  <rtree> SFDITEM_REG__SPI1_DIV
//    <name> DIV </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000440C) SPI Baud Rate Selection </i>
//    <loc> ( (unsigned short)((SPI1_DIV >> 0) & 0xFFFF), ((SPI1_DIV = (SPI1_DIV & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI1_DIV_VALUE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPI1_CTL  --------------------------------
// SVD Line: 3323

unsigned short SPI1_CTL __AT (0x40004410);



// -------------------------------  Field Item: SPI1_CTL_SPIEN  -----------------------------------
// SVD Line: 3330

//  <item> SFDITEM_FIELD__SPI1_CTL_SPIEN
//    <name> SPIEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40004410) SPI enable </i>
//    <check> 
//      <loc> ( (unsigned short) SPI1_CTL ) </loc>
//      <o.0..0> SPIEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI1_CTL_MASEN  -----------------------------------
// SVD Line: 3337

//  <item> SFDITEM_FIELD__SPI1_CTL_MASEN
//    <name> MASEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40004410) Master mode enable </i>
//    <check> 
//      <loc> ( (unsigned short) SPI1_CTL ) </loc>
//      <o.1..1> MASEN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI1_CTL_CPHA  -----------------------------------
// SVD Line: 3344

//  <item> SFDITEM_FIELD__SPI1_CTL_CPHA
//    <name> CPHA </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40004410) Serial clock phase mode </i>
//    <check> 
//      <loc> ( (unsigned short) SPI1_CTL ) </loc>
//      <o.2..2> CPHA
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI1_CTL_CPOL  -----------------------------------
// SVD Line: 3351

//  <item> SFDITEM_FIELD__SPI1_CTL_CPOL
//    <name> CPOL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40004410) Serial Clock Polarity </i>
//    <check> 
//      <loc> ( (unsigned short) SPI1_CTL ) </loc>
//      <o.3..3> CPOL
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI1_CTL_WOM  ------------------------------------
// SVD Line: 3358

//  <item> SFDITEM_FIELD__SPI1_CTL_WOM
//    <name> WOM </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40004410) SPI Wired-OR mode </i>
//    <check> 
//      <loc> ( (unsigned short) SPI1_CTL ) </loc>
//      <o.4..4> WOM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI1_CTL_LSB  ------------------------------------
// SVD Line: 3365

//  <item> SFDITEM_FIELD__SPI1_CTL_LSB
//    <name> LSB </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40004410) LSB first transfer enable </i>
//    <check> 
//      <loc> ( (unsigned short) SPI1_CTL ) </loc>
//      <o.5..5> LSB
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI1_CTL_TIM  ------------------------------------
// SVD Line: 3372

//  <item> SFDITEM_FIELD__SPI1_CTL_TIM
//    <name> TIM </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40004410) SPI transfer and interrupt mode </i>
//    <check> 
//      <loc> ( (unsigned short) SPI1_CTL ) </loc>
//      <o.6..6> TIM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI1_CTL_ZEN  ------------------------------------
// SVD Line: 3385

//  <item> SFDITEM_FIELD__SPI1_CTL_ZEN
//    <name> ZEN </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40004410) Transmit zeros enable </i>
//    <check> 
//      <loc> ( (unsigned short) SPI1_CTL ) </loc>
//      <o.7..7> ZEN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI1_CTL_RXOF  -----------------------------------
// SVD Line: 3398

//  <item> SFDITEM_FIELD__SPI1_CTL_RXOF
//    <name> RXOF </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40004410) RX overflow overwrite enable </i>
//    <check> 
//      <loc> ( (unsigned short) SPI1_CTL ) </loc>
//      <o.8..8> RXOF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI1_CTL_OEN  ------------------------------------
// SVD Line: 3411

//  <item> SFDITEM_FIELD__SPI1_CTL_OEN
//    <name> OEN </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40004410) Slave MISO output enable </i>
//    <check> 
//      <loc> ( (unsigned short) SPI1_CTL ) </loc>
//      <o.9..9> OEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI1_CTL_LOOPBACK  ---------------------------------
// SVD Line: 3424

//  <item> SFDITEM_FIELD__SPI1_CTL_LOOPBACK
//    <name> LOOPBACK </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40004410) Loopback enable </i>
//    <check> 
//      <loc> ( (unsigned short) SPI1_CTL ) </loc>
//      <o.10..10> LOOPBACK
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI1_CTL_CON  ------------------------------------
// SVD Line: 3437

//  <item> SFDITEM_FIELD__SPI1_CTL_CON
//    <name> CON </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40004410) Continuous transfer enable </i>
//    <check> 
//      <loc> ( (unsigned short) SPI1_CTL ) </loc>
//      <o.11..11> CON
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI1_CTL_RFLUSH  ----------------------------------
// SVD Line: 3450

//  <item> SFDITEM_FIELD__SPI1_CTL_RFLUSH
//    <name> RFLUSH </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40004410) SPI Rx FIFO Flush enable </i>
//    <check> 
//      <loc> ( (unsigned short) SPI1_CTL ) </loc>
//      <o.12..12> RFLUSH
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI1_CTL_TFLUSH  ----------------------------------
// SVD Line: 3463

//  <item> SFDITEM_FIELD__SPI1_CTL_TFLUSH
//    <name> TFLUSH </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40004410) SPI Tx FIFO Flush enable </i>
//    <check> 
//      <loc> ( (unsigned short) SPI1_CTL ) </loc>
//      <o.13..13> TFLUSH
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI1_CTL_CSRST  -----------------------------------
// SVD Line: 3476

//  <item> SFDITEM_FIELD__SPI1_CTL_CSRST
//    <name> CSRST </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40004410) Reset Mode for CS Error bit </i>
//    <check> 
//      <loc> ( (unsigned short) SPI1_CTL ) </loc>
//      <o.14..14> CSRST
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: SPI1_CTL  ------------------------------------
// SVD Line: 3323

//  <rtree> SFDITEM_REG__SPI1_CTL
//    <name> CTL </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40004410) SPI Configuration 1 </i>
//    <loc> ( (unsigned short)((SPI1_CTL >> 0) & 0xFFFF), ((SPI1_CTL = (SPI1_CTL & ~(0x7FFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI1_CTL_SPIEN </item>
//    <item> SFDITEM_FIELD__SPI1_CTL_MASEN </item>
//    <item> SFDITEM_FIELD__SPI1_CTL_CPHA </item>
//    <item> SFDITEM_FIELD__SPI1_CTL_CPOL </item>
//    <item> SFDITEM_FIELD__SPI1_CTL_WOM </item>
//    <item> SFDITEM_FIELD__SPI1_CTL_LSB </item>
//    <item> SFDITEM_FIELD__SPI1_CTL_TIM </item>
//    <item> SFDITEM_FIELD__SPI1_CTL_ZEN </item>
//    <item> SFDITEM_FIELD__SPI1_CTL_RXOF </item>
//    <item> SFDITEM_FIELD__SPI1_CTL_OEN </item>
//    <item> SFDITEM_FIELD__SPI1_CTL_LOOPBACK </item>
//    <item> SFDITEM_FIELD__SPI1_CTL_CON </item>
//    <item> SFDITEM_FIELD__SPI1_CTL_RFLUSH </item>
//    <item> SFDITEM_FIELD__SPI1_CTL_TFLUSH </item>
//    <item> SFDITEM_FIELD__SPI1_CTL_CSRST </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPI1_IEN  --------------------------------
// SVD Line: 3491

unsigned short SPI1_IEN __AT (0x40004414);



// ------------------------------  Field Item: SPI1_IEN_IRQMODE  ----------------------------------
// SVD Line: 3498

//  <item> SFDITEM_FIELD__SPI1_IEN_IRQMODE
//    <name> IRQMODE </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40004414) SPI IRQ mode bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI1_IEN >> 0) & 0x7), ((SPI1_IEN = (SPI1_IEN & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Field Item: SPI1_IEN_CS  ------------------------------------
// SVD Line: 3505

//  <item> SFDITEM_FIELD__SPI1_IEN_CS
//    <name> CS </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40004414) Enable interrupt on every CS edge in slave CON mode </i>
//    <check> 
//      <loc> ( (unsigned short) SPI1_IEN ) </loc>
//      <o.8..8> CS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI1_IEN_TXUNDR  ----------------------------------
// SVD Line: 3518

//  <item> SFDITEM_FIELD__SPI1_IEN_TXUNDR
//    <name> TXUNDR </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40004414) Tx-underflow interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned short) SPI1_IEN ) </loc>
//      <o.9..9> TXUNDR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI1_IEN_RXOVR  -----------------------------------
// SVD Line: 3525

//  <item> SFDITEM_FIELD__SPI1_IEN_RXOVR
//    <name> RXOVR </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40004414) Rx-overflow interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned short) SPI1_IEN ) </loc>
//      <o.10..10> RXOVR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI1_IEN_RDY  ------------------------------------
// SVD Line: 3532

//  <item> SFDITEM_FIELD__SPI1_IEN_RDY
//    <name> RDY </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40004414) Ready signal edge interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned short) SPI1_IEN ) </loc>
//      <o.11..11> RDY
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI1_IEN_TXDONE  ----------------------------------
// SVD Line: 3539

//  <item> SFDITEM_FIELD__SPI1_IEN_TXDONE
//    <name> TXDONE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40004414) SPI transmit done interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned short) SPI1_IEN ) </loc>
//      <o.12..12> TXDONE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI1_IEN_XFRDONE  ----------------------------------
// SVD Line: 3546

//  <item> SFDITEM_FIELD__SPI1_IEN_XFRDONE
//    <name> XFRDONE </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40004414) SPI transfer completion interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned short) SPI1_IEN ) </loc>
//      <o.13..13> XFRDONE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI1_IEN_TXEMPTY  ----------------------------------
// SVD Line: 3553

//  <item> SFDITEM_FIELD__SPI1_IEN_TXEMPTY
//    <name> TXEMPTY </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40004414) Tx-FIFO Empty interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned short) SPI1_IEN ) </loc>
//      <o.14..14> TXEMPTY
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: SPI1_IEN  ------------------------------------
// SVD Line: 3491

//  <rtree> SFDITEM_REG__SPI1_IEN
//    <name> IEN </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40004414) SPI Configuration 2 </i>
//    <loc> ( (unsigned short)((SPI1_IEN >> 0) & 0xFFFF), ((SPI1_IEN = (SPI1_IEN & ~(0x7F07UL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7F07) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI1_IEN_IRQMODE </item>
//    <item> SFDITEM_FIELD__SPI1_IEN_CS </item>
//    <item> SFDITEM_FIELD__SPI1_IEN_TXUNDR </item>
//    <item> SFDITEM_FIELD__SPI1_IEN_RXOVR </item>
//    <item> SFDITEM_FIELD__SPI1_IEN_RDY </item>
//    <item> SFDITEM_FIELD__SPI1_IEN_TXDONE </item>
//    <item> SFDITEM_FIELD__SPI1_IEN_XFRDONE </item>
//    <item> SFDITEM_FIELD__SPI1_IEN_TXEMPTY </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPI1_CNT  --------------------------------
// SVD Line: 3562

unsigned short SPI1_CNT __AT (0x40004418);



// -------------------------------  Field Item: SPI1_CNT_VALUE  -----------------------------------
// SVD Line: 3569

//  <item> SFDITEM_FIELD__SPI1_CNT_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 13..0] RW (@ 0x40004418) Transfer byte count </i>
//    <edit> 
//      <loc> ( (unsigned short)((SPI1_CNT >> 0) & 0x3FFF), ((SPI1_CNT = (SPI1_CNT & ~(0x3FFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: SPI1_CNT_FRAMECONT  ---------------------------------
// SVD Line: 3582

//  <item> SFDITEM_FIELD__SPI1_CNT_FRAMECONT
//    <name> FRAMECONT </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40004418) Continue frame </i>
//    <check> 
//      <loc> ( (unsigned short) SPI1_CNT ) </loc>
//      <o.15..15> FRAMECONT
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: SPI1_CNT  ------------------------------------
// SVD Line: 3562

//  <rtree> SFDITEM_REG__SPI1_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40004418) Transfer Byte Count </i>
//    <loc> ( (unsigned short)((SPI1_CNT >> 0) & 0xFFFF), ((SPI1_CNT = (SPI1_CNT & ~(0xBFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xBFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI1_CNT_VALUE </item>
//    <item> SFDITEM_FIELD__SPI1_CNT_FRAMECONT </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPI1_DMA  --------------------------------
// SVD Line: 3591

unsigned short SPI1_DMA __AT (0x4000441C);



// ---------------------------------  Field Item: SPI1_DMA_EN  ------------------------------------
// SVD Line: 3598

//  <item> SFDITEM_FIELD__SPI1_DMA_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000441C) Enable DMA for data transfer </i>
//    <check> 
//      <loc> ( (unsigned short) SPI1_DMA ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI1_DMA_TXEN  -----------------------------------
// SVD Line: 3611

//  <item> SFDITEM_FIELD__SPI1_DMA_TXEN
//    <name> TXEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000441C) Enable transmit DMA request </i>
//    <check> 
//      <loc> ( (unsigned short) SPI1_DMA ) </loc>
//      <o.1..1> TXEN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI1_DMA_RXEN  -----------------------------------
// SVD Line: 3624

//  <item> SFDITEM_FIELD__SPI1_DMA_RXEN
//    <name> RXEN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000441C) Enable receive DMA request </i>
//    <check> 
//      <loc> ( (unsigned short) SPI1_DMA ) </loc>
//      <o.2..2> RXEN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: SPI1_DMA  ------------------------------------
// SVD Line: 3591

//  <rtree> SFDITEM_REG__SPI1_DMA
//    <name> DMA </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000441C) SPI DMA Enable </i>
//    <loc> ( (unsigned short)((SPI1_DMA >> 0) & 0xFFFF), ((SPI1_DMA = (SPI1_DMA & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI1_DMA_EN </item>
//    <item> SFDITEM_FIELD__SPI1_DMA_TXEN </item>
//    <item> SFDITEM_FIELD__SPI1_DMA_RXEN </item>
//  </rtree>
//  


// --------------------------  Register Item Address: SPI1_FIFO_STAT  -----------------------------
// SVD Line: 3639

unsigned short SPI1_FIFO_STAT __AT (0x40004420);



// ------------------------------  Field Item: SPI1_FIFO_STAT_TX  ---------------------------------
// SVD Line: 3646

//  <item> SFDITEM_FIELD__SPI1_FIFO_STAT_TX
//    <name> TX </name>
//    <r> 
//    <i> [Bits 3..0] RO (@ 0x40004420) SPI Tx FIFO status </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI1_FIFO_STAT >> 0) & 0xF) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: SPI1_FIFO_STAT_RX  ---------------------------------
// SVD Line: 3653

//  <item> SFDITEM_FIELD__SPI1_FIFO_STAT_RX
//    <name> RX </name>
//    <r> 
//    <i> [Bits 11..8] RO (@ 0x40004420) SPI Rx FIFO status </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI1_FIFO_STAT >> 8) & 0xF) ) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: SPI1_FIFO_STAT  ---------------------------------
// SVD Line: 3639

//  <rtree> SFDITEM_REG__SPI1_FIFO_STAT
//    <name> FIFO_STAT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40004420) FIFO Status </i>
//    <loc> ( (unsigned short)((SPI1_FIFO_STAT >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SPI1_FIFO_STAT_TX </item>
//    <item> SFDITEM_FIELD__SPI1_FIFO_STAT_RX </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SPI1_RD_CTL  -------------------------------
// SVD Line: 3662

unsigned short SPI1_RD_CTL __AT (0x40004424);



// ------------------------------  Field Item: SPI1_RD_CTL_CMDEN  ---------------------------------
// SVD Line: 3669

//  <item> SFDITEM_FIELD__SPI1_RD_CTL_CMDEN
//    <name> CMDEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40004424) Read command enable </i>
//    <check> 
//      <loc> ( (unsigned short) SPI1_RD_CTL ) </loc>
//      <o.0..0> CMDEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SPI1_RD_CTL_OVERLAP  --------------------------------
// SVD Line: 3676

//  <item> SFDITEM_FIELD__SPI1_RD_CTL_OVERLAP
//    <name> OVERLAP </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40004424) Tx/Rx Overlap mode </i>
//    <check> 
//      <loc> ( (unsigned short) SPI1_RD_CTL ) </loc>
//      <o.1..1> OVERLAP
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SPI1_RD_CTL_TXBYTES  --------------------------------
// SVD Line: 3683

//  <item> SFDITEM_FIELD__SPI1_RD_CTL_TXBYTES
//    <name> TXBYTES </name>
//    <rw> 
//    <i> [Bits 5..2] RW (@ 0x40004424) Transmit byte count - 1 (read command) </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI1_RD_CTL >> 2) & 0xF), ((SPI1_RD_CTL = (SPI1_RD_CTL & ~(0xFUL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: SPI1_RD_CTL_THREEPIN  --------------------------------
// SVD Line: 3696

//  <item> SFDITEM_FIELD__SPI1_RD_CTL_THREEPIN
//    <name> THREEPIN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40004424) Three pin SPI mode </i>
//    <check> 
//      <loc> ( (unsigned short) SPI1_RD_CTL ) </loc>
//      <o.8..8> THREEPIN
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: SPI1_RD_CTL  ----------------------------------
// SVD Line: 3662

//  <rtree> SFDITEM_REG__SPI1_RD_CTL
//    <name> RD_CTL </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40004424) Read Control </i>
//    <loc> ( (unsigned short)((SPI1_RD_CTL >> 0) & 0xFFFF), ((SPI1_RD_CTL = (SPI1_RD_CTL & ~(0x13FUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x13F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI1_RD_CTL_CMDEN </item>
//    <item> SFDITEM_FIELD__SPI1_RD_CTL_OVERLAP </item>
//    <item> SFDITEM_FIELD__SPI1_RD_CTL_TXBYTES </item>
//    <item> SFDITEM_FIELD__SPI1_RD_CTL_THREEPIN </item>
//  </rtree>
//  


// --------------------------  Register Item Address: SPI1_FLOW_CTL  ------------------------------
// SVD Line: 3705

unsigned short SPI1_FLOW_CTL __AT (0x40004428);



// -----------------------------  Field Item: SPI1_FLOW_CTL_MODE  ---------------------------------
// SVD Line: 3712

//  <item> SFDITEM_FIELD__SPI1_FLOW_CTL_MODE
//    <name> MODE </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40004428) Flow control mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI1_FLOW_CTL >> 0) & 0x3), ((SPI1_FLOW_CTL = (SPI1_FLOW_CTL & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: SPI1_FLOW_CTL_RDYPOL  --------------------------------
// SVD Line: 3719

//  <item> SFDITEM_FIELD__SPI1_FLOW_CTL_RDYPOL
//    <name> RDYPOL </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40004428) Polarity of RDY/MISO line </i>
//    <check> 
//      <loc> ( (unsigned short) SPI1_FLOW_CTL ) </loc>
//      <o.4..4> RDYPOL
//    </check>
//  </item>
//  


// ---------------------------  Field Item: SPI1_FLOW_CTL_RDBURSTSZ  ------------------------------
// SVD Line: 3726

//  <item> SFDITEM_FIELD__SPI1_FLOW_CTL_RDBURSTSZ
//    <name> RDBURSTSZ </name>
//    <rw> 
//    <i> [Bits 15..6] RW (@ 0x40004428) Read data burst size - 1 </i>
//    <edit> 
//      <loc> ( (unsigned short)((SPI1_FLOW_CTL >> 6) & 0x3FF), ((SPI1_FLOW_CTL = (SPI1_FLOW_CTL & ~(0x3FFUL << 6 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: SPI1_FLOW_CTL  ---------------------------------
// SVD Line: 3705

//  <rtree> SFDITEM_REG__SPI1_FLOW_CTL
//    <name> FLOW_CTL </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40004428) Flow Control </i>
//    <loc> ( (unsigned short)((SPI1_FLOW_CTL >> 0) & 0xFFFF), ((SPI1_FLOW_CTL = (SPI1_FLOW_CTL & ~(0xFFD3UL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFD3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI1_FLOW_CTL_MODE </item>
//    <item> SFDITEM_FIELD__SPI1_FLOW_CTL_RDYPOL </item>
//    <item> SFDITEM_FIELD__SPI1_FLOW_CTL_RDBURSTSZ </item>
//  </rtree>
//  


// --------------------------  Register Item Address: SPI1_WAIT_TMR  ------------------------------
// SVD Line: 3741

unsigned short SPI1_WAIT_TMR __AT (0x4000442C);



// -----------------------------  Field Item: SPI1_WAIT_TMR_VALUE  --------------------------------
// SVD Line: 3748

//  <item> SFDITEM_FIELD__SPI1_WAIT_TMR_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000442C) Wait timer </i>
//    <edit> 
//      <loc> ( (unsigned short)((SPI1_WAIT_TMR >> 0) & 0xFFFF), ((SPI1_WAIT_TMR = (SPI1_WAIT_TMR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: SPI1_WAIT_TMR  ---------------------------------
// SVD Line: 3741

//  <rtree> SFDITEM_REG__SPI1_WAIT_TMR
//    <name> WAIT_TMR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000442C) Wait Timer for Flow Control </i>
//    <loc> ( (unsigned short)((SPI1_WAIT_TMR >> 0) & 0xFFFF), ((SPI1_WAIT_TMR = (SPI1_WAIT_TMR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI1_WAIT_TMR_VALUE </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SPI1_CS_CTL  -------------------------------
// SVD Line: 3763

unsigned short SPI1_CS_CTL __AT (0x40004430);



// -------------------------------  Field Item: SPI1_CS_CTL_SEL  ----------------------------------
// SVD Line: 3770

//  <item> SFDITEM_FIELD__SPI1_CS_CTL_SEL
//    <name> SEL </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40004430) Chip-Select control </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI1_CS_CTL >> 0) & 0xF), ((SPI1_CS_CTL = (SPI1_CS_CTL & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SPI1_CS_CTL  ----------------------------------
// SVD Line: 3763

//  <rtree> SFDITEM_REG__SPI1_CS_CTL
//    <name> CS_CTL </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40004430) Chip-Select Control for Multi-slave Connections </i>
//    <loc> ( (unsigned short)((SPI1_CS_CTL >> 0) & 0xFFFF), ((SPI1_CS_CTL = (SPI1_CS_CTL & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI1_CS_CTL_SEL </item>
//  </rtree>
//  


// -------------------------  Register Item Address: SPI1_CS_OVERRIDE  ----------------------------
// SVD Line: 3785

unsigned short SPI1_CS_OVERRIDE __AT (0x40004434);



// ----------------------------  Field Item: SPI1_CS_OVERRIDE_CTL  --------------------------------
// SVD Line: 3792

//  <item> SFDITEM_FIELD__SPI1_CS_OVERRIDE_CTL
//    <name> CTL </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40004434) CS Override Control </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI1_CS_OVERRIDE >> 0) & 0x3), ((SPI1_CS_OVERRIDE = (SPI1_CS_OVERRIDE & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: SPI1_CS_OVERRIDE  --------------------------------
// SVD Line: 3785

//  <rtree> SFDITEM_REG__SPI1_CS_OVERRIDE
//    <name> CS_OVERRIDE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40004434) Chip-Select Override </i>
//    <loc> ( (unsigned short)((SPI1_CS_OVERRIDE >> 0) & 0xFFFF), ((SPI1_CS_OVERRIDE = (SPI1_CS_OVERRIDE & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI1_CS_OVERRIDE_CTL </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: SPI1  -------------------------------------
// SVD Line: 3803

//  <view> SPI1
//    <name> SPI1 </name>
//    <item> SFDITEM_REG__SPI1_STAT </item>
//    <item> SFDITEM_REG__SPI1_RX </item>
//    <item> SFDITEM_REG__SPI1_TX </item>
//    <item> SFDITEM_REG__SPI1_DIV </item>
//    <item> SFDITEM_REG__SPI1_CTL </item>
//    <item> SFDITEM_REG__SPI1_IEN </item>
//    <item> SFDITEM_REG__SPI1_CNT </item>
//    <item> SFDITEM_REG__SPI1_DMA </item>
//    <item> SFDITEM_REG__SPI1_FIFO_STAT </item>
//    <item> SFDITEM_REG__SPI1_RD_CTL </item>
//    <item> SFDITEM_REG__SPI1_FLOW_CTL </item>
//    <item> SFDITEM_REG__SPI1_WAIT_TMR </item>
//    <item> SFDITEM_REG__SPI1_CS_CTL </item>
//    <item> SFDITEM_REG__SPI1_CS_OVERRIDE </item>
//  </view>
//  


// ----------------------------  Register Item Address: SPI2_STAT  --------------------------------
// SVD Line: 3143

unsigned short SPI2_STAT __AT (0x40024000);



// --------------------------------  Field Item: SPI2_STAT_IRQ  -----------------------------------
// SVD Line: 3150

//  <item> SFDITEM_FIELD__SPI2_STAT_IRQ
//    <name> IRQ </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40024000) SPI Interrupt status </i>
//    <check> 
//      <loc> ( (unsigned short) SPI2_STAT ) </loc>
//      <o.0..0> IRQ
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI2_STAT_XFRDONE  ---------------------------------
// SVD Line: 3157

//  <item> SFDITEM_FIELD__SPI2_STAT_XFRDONE
//    <name> XFRDONE </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40024000) SPI transfer completion </i>
//    <check> 
//      <loc> ( (unsigned short) SPI2_STAT ) </loc>
//      <o.1..1> XFRDONE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI2_STAT_TXEMPTY  ---------------------------------
// SVD Line: 3164

//  <item> SFDITEM_FIELD__SPI2_STAT_TXEMPTY
//    <name> TXEMPTY </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40024000) SPI Tx FIFO empty interrupt </i>
//    <check> 
//      <loc> ( (unsigned short) SPI2_STAT ) </loc>
//      <o.2..2> TXEMPTY
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI2_STAT_TXDONE  ----------------------------------
// SVD Line: 3171

//  <item> SFDITEM_FIELD__SPI2_STAT_TXDONE
//    <name> TXDONE </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40024000) SPI Tx Done in read command mode </i>
//    <check> 
//      <loc> ( (unsigned short) SPI2_STAT ) </loc>
//      <o.3..3> TXDONE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI2_STAT_TXUNDR  ----------------------------------
// SVD Line: 3178

//  <item> SFDITEM_FIELD__SPI2_STAT_TXUNDR
//    <name> TXUNDR </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40024000) SPI Tx FIFO underflow </i>
//    <check> 
//      <loc> ( (unsigned short) SPI2_STAT ) </loc>
//      <o.4..4> TXUNDR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI2_STAT_TXIRQ  ----------------------------------
// SVD Line: 3185

//  <item> SFDITEM_FIELD__SPI2_STAT_TXIRQ
//    <name> TXIRQ </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40024000) SPI Tx IRQ </i>
//    <check> 
//      <loc> ( (unsigned short) SPI2_STAT ) </loc>
//      <o.5..5> TXIRQ
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI2_STAT_RXIRQ  ----------------------------------
// SVD Line: 3192

//  <item> SFDITEM_FIELD__SPI2_STAT_RXIRQ
//    <name> RXIRQ </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40024000) SPI Rx IRQ </i>
//    <check> 
//      <loc> ( (unsigned short) SPI2_STAT ) </loc>
//      <o.6..6> RXIRQ
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI2_STAT_RXOVR  ----------------------------------
// SVD Line: 3199

//  <item> SFDITEM_FIELD__SPI2_STAT_RXOVR
//    <name> RXOVR </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40024000) SPI Rx FIFO overflow </i>
//    <check> 
//      <loc> ( (unsigned short) SPI2_STAT ) </loc>
//      <o.7..7> RXOVR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI2_STAT_CS  ------------------------------------
// SVD Line: 3206

//  <item> SFDITEM_FIELD__SPI2_STAT_CS
//    <name> CS </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x40024000) CS Status </i>
//    <check> 
//      <loc> ( (unsigned short) SPI2_STAT ) </loc>
//      <o.11..11> CS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI2_STAT_CSERR  ----------------------------------
// SVD Line: 3213

//  <item> SFDITEM_FIELD__SPI2_STAT_CSERR
//    <name> CSERR </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x40024000) Detected a CS error condition in slave mode </i>
//    <check> 
//      <loc> ( (unsigned short) SPI2_STAT ) </loc>
//      <o.12..12> CSERR
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI2_STAT_CSFALL  ----------------------------------
// SVD Line: 3220

//  <item> SFDITEM_FIELD__SPI2_STAT_CSFALL
//    <name> CSFALL </name>
//    <r> 
//    <i> [Bit 13] RO (@ 0x40024000) Detected a falling edge on CS, in slave CON mode </i>
//    <check> 
//      <loc> ( (unsigned short) SPI2_STAT ) </loc>
//      <o.13..13> CSFALL
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI2_STAT_CSRISE  ----------------------------------
// SVD Line: 3227

//  <item> SFDITEM_FIELD__SPI2_STAT_CSRISE
//    <name> CSRISE </name>
//    <r> 
//    <i> [Bit 14] RO (@ 0x40024000) Detected a rising edge on CS, in slave CON mode </i>
//    <check> 
//      <loc> ( (unsigned short) SPI2_STAT ) </loc>
//      <o.14..14> CSRISE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI2_STAT_RDY  -----------------------------------
// SVD Line: 3234

//  <item> SFDITEM_FIELD__SPI2_STAT_RDY
//    <name> RDY </name>
//    <r> 
//    <i> [Bit 15] RO (@ 0x40024000) Detected an edge on Ready indicator for flow-control </i>
//    <check> 
//      <loc> ( (unsigned short) SPI2_STAT ) </loc>
//      <o.15..15> RDY
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: SPI2_STAT  -----------------------------------
// SVD Line: 3143

//  <rtree> SFDITEM_REG__SPI2_STAT
//    <name> STAT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40024000) Status </i>
//    <loc> ( (unsigned short)((SPI2_STAT >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SPI2_STAT_IRQ </item>
//    <item> SFDITEM_FIELD__SPI2_STAT_XFRDONE </item>
//    <item> SFDITEM_FIELD__SPI2_STAT_TXEMPTY </item>
//    <item> SFDITEM_FIELD__SPI2_STAT_TXDONE </item>
//    <item> SFDITEM_FIELD__SPI2_STAT_TXUNDR </item>
//    <item> SFDITEM_FIELD__SPI2_STAT_TXIRQ </item>
//    <item> SFDITEM_FIELD__SPI2_STAT_RXIRQ </item>
//    <item> SFDITEM_FIELD__SPI2_STAT_RXOVR </item>
//    <item> SFDITEM_FIELD__SPI2_STAT_CS </item>
//    <item> SFDITEM_FIELD__SPI2_STAT_CSERR </item>
//    <item> SFDITEM_FIELD__SPI2_STAT_CSFALL </item>
//    <item> SFDITEM_FIELD__SPI2_STAT_CSRISE </item>
//    <item> SFDITEM_FIELD__SPI2_STAT_RDY </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPI2_RX  ---------------------------------
// SVD Line: 3243

unsigned short SPI2_RX __AT (0x40024004);



// --------------------------------  Field Item: SPI2_RX_BYTE1  -----------------------------------
// SVD Line: 3250

//  <item> SFDITEM_FIELD__SPI2_RX_BYTE1
//    <name> BYTE1 </name>
//    <r> 
//    <i> [Bits 7..0] RO (@ 0x40024004) 8-bit receive buffer </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI2_RX >> 0) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: SPI2_RX_BYTE2  -----------------------------------
// SVD Line: 3257

//  <item> SFDITEM_FIELD__SPI2_RX_BYTE2
//    <name> BYTE2 </name>
//    <r> 
//    <i> [Bits 15..8] RO (@ 0x40024004) 8-bit receive buffer, used only in DMA modes </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI2_RX >> 8) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: SPI2_RX  ------------------------------------
// SVD Line: 3243

//  <rtree> SFDITEM_REG__SPI2_RX
//    <name> RX </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40024004) Receive </i>
//    <loc> ( (unsigned short)((SPI2_RX >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SPI2_RX_BYTE1 </item>
//    <item> SFDITEM_FIELD__SPI2_RX_BYTE2 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPI2_TX  ---------------------------------
// SVD Line: 3266

unsigned short SPI2_TX __AT (0x40024008);



// --------------------------------  Field Item: SPI2_TX_BYTE1  -----------------------------------
// SVD Line: 3273

//  <item> SFDITEM_FIELD__SPI2_TX_BYTE1
//    <name> BYTE1 </name>
//    <w> 
//    <i> [Bits 7..0] WO (@ 0x40024008) 8-bit transmit buffer </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI2_TX >> 0) & 0x0), ((SPI2_TX = (SPI2_TX & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: SPI2_TX_BYTE2  -----------------------------------
// SVD Line: 3286

//  <item> SFDITEM_FIELD__SPI2_TX_BYTE2
//    <name> BYTE2 </name>
//    <w> 
//    <i> [Bits 15..8] WO (@ 0x40024008) 8-bit transmit buffer, used only in DMA modes </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI2_TX >> 8) & 0x0), ((SPI2_TX = (SPI2_TX & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: SPI2_TX  ------------------------------------
// SVD Line: 3266

//  <rtree> SFDITEM_REG__SPI2_TX
//    <name> TX </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40024008) Transmit </i>
//    <loc> ( (unsigned short)((SPI2_TX >> 0) & 0xFFFF), ((SPI2_TX = (SPI2_TX & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI2_TX_BYTE1 </item>
//    <item> SFDITEM_FIELD__SPI2_TX_BYTE2 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPI2_DIV  --------------------------------
// SVD Line: 3301

unsigned short SPI2_DIV __AT (0x4002400C);



// -------------------------------  Field Item: SPI2_DIV_VALUE  -----------------------------------
// SVD Line: 3308

//  <item> SFDITEM_FIELD__SPI2_DIV_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 5..0] RW (@ 0x4002400C) SPI clock divider </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI2_DIV >> 0) & 0x3F), ((SPI2_DIV = (SPI2_DIV & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: SPI2_DIV  ------------------------------------
// SVD Line: 3301

//  <rtree> SFDITEM_REG__SPI2_DIV
//    <name> DIV </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4002400C) SPI Baud Rate Selection </i>
//    <loc> ( (unsigned short)((SPI2_DIV >> 0) & 0xFFFF), ((SPI2_DIV = (SPI2_DIV & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI2_DIV_VALUE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPI2_CTL  --------------------------------
// SVD Line: 3323

unsigned short SPI2_CTL __AT (0x40024010);



// -------------------------------  Field Item: SPI2_CTL_SPIEN  -----------------------------------
// SVD Line: 3330

//  <item> SFDITEM_FIELD__SPI2_CTL_SPIEN
//    <name> SPIEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40024010) SPI enable </i>
//    <check> 
//      <loc> ( (unsigned short) SPI2_CTL ) </loc>
//      <o.0..0> SPIEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI2_CTL_MASEN  -----------------------------------
// SVD Line: 3337

//  <item> SFDITEM_FIELD__SPI2_CTL_MASEN
//    <name> MASEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40024010) Master mode enable </i>
//    <check> 
//      <loc> ( (unsigned short) SPI2_CTL ) </loc>
//      <o.1..1> MASEN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI2_CTL_CPHA  -----------------------------------
// SVD Line: 3344

//  <item> SFDITEM_FIELD__SPI2_CTL_CPHA
//    <name> CPHA </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40024010) Serial clock phase mode </i>
//    <check> 
//      <loc> ( (unsigned short) SPI2_CTL ) </loc>
//      <o.2..2> CPHA
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI2_CTL_CPOL  -----------------------------------
// SVD Line: 3351

//  <item> SFDITEM_FIELD__SPI2_CTL_CPOL
//    <name> CPOL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40024010) Serial Clock Polarity </i>
//    <check> 
//      <loc> ( (unsigned short) SPI2_CTL ) </loc>
//      <o.3..3> CPOL
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI2_CTL_WOM  ------------------------------------
// SVD Line: 3358

//  <item> SFDITEM_FIELD__SPI2_CTL_WOM
//    <name> WOM </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40024010) SPI Wired-OR mode </i>
//    <check> 
//      <loc> ( (unsigned short) SPI2_CTL ) </loc>
//      <o.4..4> WOM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI2_CTL_LSB  ------------------------------------
// SVD Line: 3365

//  <item> SFDITEM_FIELD__SPI2_CTL_LSB
//    <name> LSB </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40024010) LSB first transfer enable </i>
//    <check> 
//      <loc> ( (unsigned short) SPI2_CTL ) </loc>
//      <o.5..5> LSB
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI2_CTL_TIM  ------------------------------------
// SVD Line: 3372

//  <item> SFDITEM_FIELD__SPI2_CTL_TIM
//    <name> TIM </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40024010) SPI transfer and interrupt mode </i>
//    <check> 
//      <loc> ( (unsigned short) SPI2_CTL ) </loc>
//      <o.6..6> TIM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI2_CTL_ZEN  ------------------------------------
// SVD Line: 3385

//  <item> SFDITEM_FIELD__SPI2_CTL_ZEN
//    <name> ZEN </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40024010) Transmit zeros enable </i>
//    <check> 
//      <loc> ( (unsigned short) SPI2_CTL ) </loc>
//      <o.7..7> ZEN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI2_CTL_RXOF  -----------------------------------
// SVD Line: 3398

//  <item> SFDITEM_FIELD__SPI2_CTL_RXOF
//    <name> RXOF </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40024010) RX overflow overwrite enable </i>
//    <check> 
//      <loc> ( (unsigned short) SPI2_CTL ) </loc>
//      <o.8..8> RXOF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI2_CTL_OEN  ------------------------------------
// SVD Line: 3411

//  <item> SFDITEM_FIELD__SPI2_CTL_OEN
//    <name> OEN </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40024010) Slave MISO output enable </i>
//    <check> 
//      <loc> ( (unsigned short) SPI2_CTL ) </loc>
//      <o.9..9> OEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI2_CTL_LOOPBACK  ---------------------------------
// SVD Line: 3424

//  <item> SFDITEM_FIELD__SPI2_CTL_LOOPBACK
//    <name> LOOPBACK </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40024010) Loopback enable </i>
//    <check> 
//      <loc> ( (unsigned short) SPI2_CTL ) </loc>
//      <o.10..10> LOOPBACK
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI2_CTL_CON  ------------------------------------
// SVD Line: 3437

//  <item> SFDITEM_FIELD__SPI2_CTL_CON
//    <name> CON </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40024010) Continuous transfer enable </i>
//    <check> 
//      <loc> ( (unsigned short) SPI2_CTL ) </loc>
//      <o.11..11> CON
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI2_CTL_RFLUSH  ----------------------------------
// SVD Line: 3450

//  <item> SFDITEM_FIELD__SPI2_CTL_RFLUSH
//    <name> RFLUSH </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40024010) SPI Rx FIFO Flush enable </i>
//    <check> 
//      <loc> ( (unsigned short) SPI2_CTL ) </loc>
//      <o.12..12> RFLUSH
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI2_CTL_TFLUSH  ----------------------------------
// SVD Line: 3463

//  <item> SFDITEM_FIELD__SPI2_CTL_TFLUSH
//    <name> TFLUSH </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40024010) SPI Tx FIFO Flush enable </i>
//    <check> 
//      <loc> ( (unsigned short) SPI2_CTL ) </loc>
//      <o.13..13> TFLUSH
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI2_CTL_CSRST  -----------------------------------
// SVD Line: 3476

//  <item> SFDITEM_FIELD__SPI2_CTL_CSRST
//    <name> CSRST </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40024010) Reset Mode for CS Error bit </i>
//    <check> 
//      <loc> ( (unsigned short) SPI2_CTL ) </loc>
//      <o.14..14> CSRST
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: SPI2_CTL  ------------------------------------
// SVD Line: 3323

//  <rtree> SFDITEM_REG__SPI2_CTL
//    <name> CTL </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40024010) SPI Configuration 1 </i>
//    <loc> ( (unsigned short)((SPI2_CTL >> 0) & 0xFFFF), ((SPI2_CTL = (SPI2_CTL & ~(0x7FFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI2_CTL_SPIEN </item>
//    <item> SFDITEM_FIELD__SPI2_CTL_MASEN </item>
//    <item> SFDITEM_FIELD__SPI2_CTL_CPHA </item>
//    <item> SFDITEM_FIELD__SPI2_CTL_CPOL </item>
//    <item> SFDITEM_FIELD__SPI2_CTL_WOM </item>
//    <item> SFDITEM_FIELD__SPI2_CTL_LSB </item>
//    <item> SFDITEM_FIELD__SPI2_CTL_TIM </item>
//    <item> SFDITEM_FIELD__SPI2_CTL_ZEN </item>
//    <item> SFDITEM_FIELD__SPI2_CTL_RXOF </item>
//    <item> SFDITEM_FIELD__SPI2_CTL_OEN </item>
//    <item> SFDITEM_FIELD__SPI2_CTL_LOOPBACK </item>
//    <item> SFDITEM_FIELD__SPI2_CTL_CON </item>
//    <item> SFDITEM_FIELD__SPI2_CTL_RFLUSH </item>
//    <item> SFDITEM_FIELD__SPI2_CTL_TFLUSH </item>
//    <item> SFDITEM_FIELD__SPI2_CTL_CSRST </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPI2_IEN  --------------------------------
// SVD Line: 3491

unsigned short SPI2_IEN __AT (0x40024014);



// ------------------------------  Field Item: SPI2_IEN_IRQMODE  ----------------------------------
// SVD Line: 3498

//  <item> SFDITEM_FIELD__SPI2_IEN_IRQMODE
//    <name> IRQMODE </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40024014) SPI IRQ mode bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI2_IEN >> 0) & 0x7), ((SPI2_IEN = (SPI2_IEN & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Field Item: SPI2_IEN_CS  ------------------------------------
// SVD Line: 3505

//  <item> SFDITEM_FIELD__SPI2_IEN_CS
//    <name> CS </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40024014) Enable interrupt on every CS edge in slave CON mode </i>
//    <check> 
//      <loc> ( (unsigned short) SPI2_IEN ) </loc>
//      <o.8..8> CS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI2_IEN_TXUNDR  ----------------------------------
// SVD Line: 3518

//  <item> SFDITEM_FIELD__SPI2_IEN_TXUNDR
//    <name> TXUNDR </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40024014) Tx-underflow interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned short) SPI2_IEN ) </loc>
//      <o.9..9> TXUNDR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI2_IEN_RXOVR  -----------------------------------
// SVD Line: 3525

//  <item> SFDITEM_FIELD__SPI2_IEN_RXOVR
//    <name> RXOVR </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40024014) Rx-overflow interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned short) SPI2_IEN ) </loc>
//      <o.10..10> RXOVR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI2_IEN_RDY  ------------------------------------
// SVD Line: 3532

//  <item> SFDITEM_FIELD__SPI2_IEN_RDY
//    <name> RDY </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40024014) Ready signal edge interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned short) SPI2_IEN ) </loc>
//      <o.11..11> RDY
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI2_IEN_TXDONE  ----------------------------------
// SVD Line: 3539

//  <item> SFDITEM_FIELD__SPI2_IEN_TXDONE
//    <name> TXDONE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40024014) SPI transmit done interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned short) SPI2_IEN ) </loc>
//      <o.12..12> TXDONE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI2_IEN_XFRDONE  ----------------------------------
// SVD Line: 3546

//  <item> SFDITEM_FIELD__SPI2_IEN_XFRDONE
//    <name> XFRDONE </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40024014) SPI transfer completion interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned short) SPI2_IEN ) </loc>
//      <o.13..13> XFRDONE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI2_IEN_TXEMPTY  ----------------------------------
// SVD Line: 3553

//  <item> SFDITEM_FIELD__SPI2_IEN_TXEMPTY
//    <name> TXEMPTY </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40024014) Tx-FIFO Empty interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned short) SPI2_IEN ) </loc>
//      <o.14..14> TXEMPTY
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: SPI2_IEN  ------------------------------------
// SVD Line: 3491

//  <rtree> SFDITEM_REG__SPI2_IEN
//    <name> IEN </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40024014) SPI Configuration 2 </i>
//    <loc> ( (unsigned short)((SPI2_IEN >> 0) & 0xFFFF), ((SPI2_IEN = (SPI2_IEN & ~(0x7F07UL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7F07) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI2_IEN_IRQMODE </item>
//    <item> SFDITEM_FIELD__SPI2_IEN_CS </item>
//    <item> SFDITEM_FIELD__SPI2_IEN_TXUNDR </item>
//    <item> SFDITEM_FIELD__SPI2_IEN_RXOVR </item>
//    <item> SFDITEM_FIELD__SPI2_IEN_RDY </item>
//    <item> SFDITEM_FIELD__SPI2_IEN_TXDONE </item>
//    <item> SFDITEM_FIELD__SPI2_IEN_XFRDONE </item>
//    <item> SFDITEM_FIELD__SPI2_IEN_TXEMPTY </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPI2_CNT  --------------------------------
// SVD Line: 3562

unsigned short SPI2_CNT __AT (0x40024018);



// -------------------------------  Field Item: SPI2_CNT_VALUE  -----------------------------------
// SVD Line: 3569

//  <item> SFDITEM_FIELD__SPI2_CNT_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 13..0] RW (@ 0x40024018) Transfer byte count </i>
//    <edit> 
//      <loc> ( (unsigned short)((SPI2_CNT >> 0) & 0x3FFF), ((SPI2_CNT = (SPI2_CNT & ~(0x3FFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: SPI2_CNT_FRAMECONT  ---------------------------------
// SVD Line: 3582

//  <item> SFDITEM_FIELD__SPI2_CNT_FRAMECONT
//    <name> FRAMECONT </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40024018) Continue frame </i>
//    <check> 
//      <loc> ( (unsigned short) SPI2_CNT ) </loc>
//      <o.15..15> FRAMECONT
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: SPI2_CNT  ------------------------------------
// SVD Line: 3562

//  <rtree> SFDITEM_REG__SPI2_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40024018) Transfer Byte Count </i>
//    <loc> ( (unsigned short)((SPI2_CNT >> 0) & 0xFFFF), ((SPI2_CNT = (SPI2_CNT & ~(0xBFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xBFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI2_CNT_VALUE </item>
//    <item> SFDITEM_FIELD__SPI2_CNT_FRAMECONT </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPI2_DMA  --------------------------------
// SVD Line: 3591

unsigned short SPI2_DMA __AT (0x4002401C);



// ---------------------------------  Field Item: SPI2_DMA_EN  ------------------------------------
// SVD Line: 3598

//  <item> SFDITEM_FIELD__SPI2_DMA_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4002401C) Enable DMA for data transfer </i>
//    <check> 
//      <loc> ( (unsigned short) SPI2_DMA ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI2_DMA_TXEN  -----------------------------------
// SVD Line: 3611

//  <item> SFDITEM_FIELD__SPI2_DMA_TXEN
//    <name> TXEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4002401C) Enable transmit DMA request </i>
//    <check> 
//      <loc> ( (unsigned short) SPI2_DMA ) </loc>
//      <o.1..1> TXEN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI2_DMA_RXEN  -----------------------------------
// SVD Line: 3624

//  <item> SFDITEM_FIELD__SPI2_DMA_RXEN
//    <name> RXEN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4002401C) Enable receive DMA request </i>
//    <check> 
//      <loc> ( (unsigned short) SPI2_DMA ) </loc>
//      <o.2..2> RXEN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: SPI2_DMA  ------------------------------------
// SVD Line: 3591

//  <rtree> SFDITEM_REG__SPI2_DMA
//    <name> DMA </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4002401C) SPI DMA Enable </i>
//    <loc> ( (unsigned short)((SPI2_DMA >> 0) & 0xFFFF), ((SPI2_DMA = (SPI2_DMA & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI2_DMA_EN </item>
//    <item> SFDITEM_FIELD__SPI2_DMA_TXEN </item>
//    <item> SFDITEM_FIELD__SPI2_DMA_RXEN </item>
//  </rtree>
//  


// --------------------------  Register Item Address: SPI2_FIFO_STAT  -----------------------------
// SVD Line: 3639

unsigned short SPI2_FIFO_STAT __AT (0x40024020);



// ------------------------------  Field Item: SPI2_FIFO_STAT_TX  ---------------------------------
// SVD Line: 3646

//  <item> SFDITEM_FIELD__SPI2_FIFO_STAT_TX
//    <name> TX </name>
//    <r> 
//    <i> [Bits 3..0] RO (@ 0x40024020) SPI Tx FIFO status </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI2_FIFO_STAT >> 0) & 0xF) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: SPI2_FIFO_STAT_RX  ---------------------------------
// SVD Line: 3653

//  <item> SFDITEM_FIELD__SPI2_FIFO_STAT_RX
//    <name> RX </name>
//    <r> 
//    <i> [Bits 11..8] RO (@ 0x40024020) SPI Rx FIFO status </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI2_FIFO_STAT >> 8) & 0xF) ) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: SPI2_FIFO_STAT  ---------------------------------
// SVD Line: 3639

//  <rtree> SFDITEM_REG__SPI2_FIFO_STAT
//    <name> FIFO_STAT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40024020) FIFO Status </i>
//    <loc> ( (unsigned short)((SPI2_FIFO_STAT >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SPI2_FIFO_STAT_TX </item>
//    <item> SFDITEM_FIELD__SPI2_FIFO_STAT_RX </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SPI2_RD_CTL  -------------------------------
// SVD Line: 3662

unsigned short SPI2_RD_CTL __AT (0x40024024);



// ------------------------------  Field Item: SPI2_RD_CTL_CMDEN  ---------------------------------
// SVD Line: 3669

//  <item> SFDITEM_FIELD__SPI2_RD_CTL_CMDEN
//    <name> CMDEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40024024) Read command enable </i>
//    <check> 
//      <loc> ( (unsigned short) SPI2_RD_CTL ) </loc>
//      <o.0..0> CMDEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SPI2_RD_CTL_OVERLAP  --------------------------------
// SVD Line: 3676

//  <item> SFDITEM_FIELD__SPI2_RD_CTL_OVERLAP
//    <name> OVERLAP </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40024024) Tx/Rx Overlap mode </i>
//    <check> 
//      <loc> ( (unsigned short) SPI2_RD_CTL ) </loc>
//      <o.1..1> OVERLAP
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SPI2_RD_CTL_TXBYTES  --------------------------------
// SVD Line: 3683

//  <item> SFDITEM_FIELD__SPI2_RD_CTL_TXBYTES
//    <name> TXBYTES </name>
//    <rw> 
//    <i> [Bits 5..2] RW (@ 0x40024024) Transmit byte count - 1 (read command) </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI2_RD_CTL >> 2) & 0xF), ((SPI2_RD_CTL = (SPI2_RD_CTL & ~(0xFUL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: SPI2_RD_CTL_THREEPIN  --------------------------------
// SVD Line: 3696

//  <item> SFDITEM_FIELD__SPI2_RD_CTL_THREEPIN
//    <name> THREEPIN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40024024) Three pin SPI mode </i>
//    <check> 
//      <loc> ( (unsigned short) SPI2_RD_CTL ) </loc>
//      <o.8..8> THREEPIN
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: SPI2_RD_CTL  ----------------------------------
// SVD Line: 3662

//  <rtree> SFDITEM_REG__SPI2_RD_CTL
//    <name> RD_CTL </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40024024) Read Control </i>
//    <loc> ( (unsigned short)((SPI2_RD_CTL >> 0) & 0xFFFF), ((SPI2_RD_CTL = (SPI2_RD_CTL & ~(0x13FUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x13F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI2_RD_CTL_CMDEN </item>
//    <item> SFDITEM_FIELD__SPI2_RD_CTL_OVERLAP </item>
//    <item> SFDITEM_FIELD__SPI2_RD_CTL_TXBYTES </item>
//    <item> SFDITEM_FIELD__SPI2_RD_CTL_THREEPIN </item>
//  </rtree>
//  


// --------------------------  Register Item Address: SPI2_FLOW_CTL  ------------------------------
// SVD Line: 3705

unsigned short SPI2_FLOW_CTL __AT (0x40024028);



// -----------------------------  Field Item: SPI2_FLOW_CTL_MODE  ---------------------------------
// SVD Line: 3712

//  <item> SFDITEM_FIELD__SPI2_FLOW_CTL_MODE
//    <name> MODE </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40024028) Flow control mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI2_FLOW_CTL >> 0) & 0x3), ((SPI2_FLOW_CTL = (SPI2_FLOW_CTL & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: SPI2_FLOW_CTL_RDYPOL  --------------------------------
// SVD Line: 3719

//  <item> SFDITEM_FIELD__SPI2_FLOW_CTL_RDYPOL
//    <name> RDYPOL </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40024028) Polarity of RDY/MISO line </i>
//    <check> 
//      <loc> ( (unsigned short) SPI2_FLOW_CTL ) </loc>
//      <o.4..4> RDYPOL
//    </check>
//  </item>
//  


// ---------------------------  Field Item: SPI2_FLOW_CTL_RDBURSTSZ  ------------------------------
// SVD Line: 3726

//  <item> SFDITEM_FIELD__SPI2_FLOW_CTL_RDBURSTSZ
//    <name> RDBURSTSZ </name>
//    <rw> 
//    <i> [Bits 15..6] RW (@ 0x40024028) Read data burst size - 1 </i>
//    <edit> 
//      <loc> ( (unsigned short)((SPI2_FLOW_CTL >> 6) & 0x3FF), ((SPI2_FLOW_CTL = (SPI2_FLOW_CTL & ~(0x3FFUL << 6 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: SPI2_FLOW_CTL  ---------------------------------
// SVD Line: 3705

//  <rtree> SFDITEM_REG__SPI2_FLOW_CTL
//    <name> FLOW_CTL </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40024028) Flow Control </i>
//    <loc> ( (unsigned short)((SPI2_FLOW_CTL >> 0) & 0xFFFF), ((SPI2_FLOW_CTL = (SPI2_FLOW_CTL & ~(0xFFD3UL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFD3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI2_FLOW_CTL_MODE </item>
//    <item> SFDITEM_FIELD__SPI2_FLOW_CTL_RDYPOL </item>
//    <item> SFDITEM_FIELD__SPI2_FLOW_CTL_RDBURSTSZ </item>
//  </rtree>
//  


// --------------------------  Register Item Address: SPI2_WAIT_TMR  ------------------------------
// SVD Line: 3741

unsigned short SPI2_WAIT_TMR __AT (0x4002402C);



// -----------------------------  Field Item: SPI2_WAIT_TMR_VALUE  --------------------------------
// SVD Line: 3748

//  <item> SFDITEM_FIELD__SPI2_WAIT_TMR_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4002402C) Wait timer </i>
//    <edit> 
//      <loc> ( (unsigned short)((SPI2_WAIT_TMR >> 0) & 0xFFFF), ((SPI2_WAIT_TMR = (SPI2_WAIT_TMR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: SPI2_WAIT_TMR  ---------------------------------
// SVD Line: 3741

//  <rtree> SFDITEM_REG__SPI2_WAIT_TMR
//    <name> WAIT_TMR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4002402C) Wait Timer for Flow Control </i>
//    <loc> ( (unsigned short)((SPI2_WAIT_TMR >> 0) & 0xFFFF), ((SPI2_WAIT_TMR = (SPI2_WAIT_TMR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI2_WAIT_TMR_VALUE </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SPI2_CS_CTL  -------------------------------
// SVD Line: 3763

unsigned short SPI2_CS_CTL __AT (0x40024030);



// -------------------------------  Field Item: SPI2_CS_CTL_SEL  ----------------------------------
// SVD Line: 3770

//  <item> SFDITEM_FIELD__SPI2_CS_CTL_SEL
//    <name> SEL </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40024030) Chip-Select control </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI2_CS_CTL >> 0) & 0xF), ((SPI2_CS_CTL = (SPI2_CS_CTL & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SPI2_CS_CTL  ----------------------------------
// SVD Line: 3763

//  <rtree> SFDITEM_REG__SPI2_CS_CTL
//    <name> CS_CTL </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40024030) Chip-Select Control for Multi-slave Connections </i>
//    <loc> ( (unsigned short)((SPI2_CS_CTL >> 0) & 0xFFFF), ((SPI2_CS_CTL = (SPI2_CS_CTL & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI2_CS_CTL_SEL </item>
//  </rtree>
//  


// -------------------------  Register Item Address: SPI2_CS_OVERRIDE  ----------------------------
// SVD Line: 3785

unsigned short SPI2_CS_OVERRIDE __AT (0x40024034);



// ----------------------------  Field Item: SPI2_CS_OVERRIDE_CTL  --------------------------------
// SVD Line: 3792

//  <item> SFDITEM_FIELD__SPI2_CS_OVERRIDE_CTL
//    <name> CTL </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40024034) CS Override Control </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI2_CS_OVERRIDE >> 0) & 0x3), ((SPI2_CS_OVERRIDE = (SPI2_CS_OVERRIDE & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: SPI2_CS_OVERRIDE  --------------------------------
// SVD Line: 3785

//  <rtree> SFDITEM_REG__SPI2_CS_OVERRIDE
//    <name> CS_OVERRIDE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40024034) Chip-Select Override </i>
//    <loc> ( (unsigned short)((SPI2_CS_OVERRIDE >> 0) & 0xFFFF), ((SPI2_CS_OVERRIDE = (SPI2_CS_OVERRIDE & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI2_CS_OVERRIDE_CTL </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: SPI2  -------------------------------------
// SVD Line: 3812

//  <view> SPI2
//    <name> SPI2 </name>
//    <item> SFDITEM_REG__SPI2_STAT </item>
//    <item> SFDITEM_REG__SPI2_RX </item>
//    <item> SFDITEM_REG__SPI2_TX </item>
//    <item> SFDITEM_REG__SPI2_DIV </item>
//    <item> SFDITEM_REG__SPI2_CTL </item>
//    <item> SFDITEM_REG__SPI2_IEN </item>
//    <item> SFDITEM_REG__SPI2_CNT </item>
//    <item> SFDITEM_REG__SPI2_DMA </item>
//    <item> SFDITEM_REG__SPI2_FIFO_STAT </item>
//    <item> SFDITEM_REG__SPI2_RD_CTL </item>
//    <item> SFDITEM_REG__SPI2_FLOW_CTL </item>
//    <item> SFDITEM_REG__SPI2_WAIT_TMR </item>
//    <item> SFDITEM_REG__SPI2_CS_CTL </item>
//    <item> SFDITEM_REG__SPI2_CS_OVERRIDE </item>
//  </view>
//  


// -----------------------------  Register Item Address: UART0_RX  --------------------------------
// SVD Line: 3837

unsigned short UART0_RX __AT (0x40005000);



// --------------------------------  Field Item: UART0_RX_RBR  ------------------------------------
// SVD Line: 3844

//  <item> SFDITEM_FIELD__UART0_RX_RBR
//    <name> RBR </name>
//    <r> 
//    <i> [Bits 7..0] RO (@ 0x40005000) Receive Buffer Register </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART0_RX >> 0) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: UART0_RX  ------------------------------------
// SVD Line: 3837

//  <rtree> SFDITEM_REG__UART0_RX
//    <name> RX </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40005000) Receive Buffer Register </i>
//    <loc> ( (unsigned short)((UART0_RX >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__UART0_RX_RBR </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: UART0_TX  --------------------------------
// SVD Line: 3853

unsigned short UART0_TX __AT (0x40005000);



// --------------------------------  Field Item: UART0_TX_THR  ------------------------------------
// SVD Line: 3861

//  <item> SFDITEM_FIELD__UART0_TX_THR
//    <name> THR </name>
//    <w> 
//    <i> [Bits 7..0] WO (@ 0x40005000) Transmit Holding Register </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART0_TX >> 0) & 0x0), ((UART0_TX = (UART0_TX & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: UART0_TX  ------------------------------------
// SVD Line: 3853

//  <rtree> SFDITEM_REG__UART0_TX
//    <name> TX </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40005000) Transmit Holding Register </i>
//    <loc> ( (unsigned short)((UART0_TX >> 0) & 0xFFFF), ((UART0_TX = (UART0_TX & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_TX_THR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UART0_IEN  --------------------------------
// SVD Line: 3876

unsigned short UART0_IEN __AT (0x40005004);



// -------------------------------  Field Item: UART0_IEN_ERBFI  ----------------------------------
// SVD Line: 3883

//  <item> SFDITEM_FIELD__UART0_IEN_ERBFI
//    <name> ERBFI </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005004) Receive buffer full interrupt </i>
//    <check> 
//      <loc> ( (unsigned short) UART0_IEN ) </loc>
//      <o.0..0> ERBFI
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART0_IEN_ETBEI  ----------------------------------
// SVD Line: 3890

//  <item> SFDITEM_FIELD__UART0_IEN_ETBEI
//    <name> ETBEI </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40005004) Transmit buffer empty interrupt </i>
//    <check> 
//      <loc> ( (unsigned short) UART0_IEN ) </loc>
//      <o.1..1> ETBEI
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART0_IEN_ELSI  -----------------------------------
// SVD Line: 3897

//  <item> SFDITEM_FIELD__UART0_IEN_ELSI
//    <name> ELSI </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40005004) Rx status interrupt </i>
//    <check> 
//      <loc> ( (unsigned short) UART0_IEN ) </loc>
//      <o.2..2> ELSI
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART0_IEN_EDSSI  ----------------------------------
// SVD Line: 3904

//  <item> SFDITEM_FIELD__UART0_IEN_EDSSI
//    <name> EDSSI </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40005004) Modem status interrupt </i>
//    <check> 
//      <loc> ( (unsigned short) UART0_IEN ) </loc>
//      <o.3..3> EDSSI
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART0_IEN_EDMAT  ----------------------------------
// SVD Line: 3911

//  <item> SFDITEM_FIELD__UART0_IEN_EDMAT
//    <name> EDMAT </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40005004) DMA requests in transmit mode </i>
//    <check> 
//      <loc> ( (unsigned short) UART0_IEN ) </loc>
//      <o.4..4> EDMAT
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART0_IEN_EDMAR  ----------------------------------
// SVD Line: 3918

//  <item> SFDITEM_FIELD__UART0_IEN_EDMAR
//    <name> EDMAR </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40005004) DMA requests in receive mode </i>
//    <check> 
//      <loc> ( (unsigned short) UART0_IEN ) </loc>
//      <o.5..5> EDMAR
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: UART0_IEN  -----------------------------------
// SVD Line: 3876

//  <rtree> SFDITEM_REG__UART0_IEN
//    <name> IEN </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40005004) Interrupt Enable </i>
//    <loc> ( (unsigned short)((UART0_IEN >> 0) & 0xFFFF), ((UART0_IEN = (UART0_IEN & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_IEN_ERBFI </item>
//    <item> SFDITEM_FIELD__UART0_IEN_ETBEI </item>
//    <item> SFDITEM_FIELD__UART0_IEN_ELSI </item>
//    <item> SFDITEM_FIELD__UART0_IEN_EDSSI </item>
//    <item> SFDITEM_FIELD__UART0_IEN_EDMAT </item>
//    <item> SFDITEM_FIELD__UART0_IEN_EDMAR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UART0_IIR  --------------------------------
// SVD Line: 3927

unsigned short UART0_IIR __AT (0x40005008);



// -------------------------------  Field Item: UART0_IIR_NIRQ  -----------------------------------
// SVD Line: 3934

//  <item> SFDITEM_FIELD__UART0_IIR_NIRQ
//    <name> NIRQ </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40005008) Interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned short) UART0_IIR ) </loc>
//      <o.0..0> NIRQ
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART0_IIR_STAT  -----------------------------------
// SVD Line: 3941

//  <item> SFDITEM_FIELD__UART0_IIR_STAT
//    <name> STAT </name>
//    <r> 
//    <i> [Bits 3..1] RO (@ 0x40005008) \nInterrupt status\n0 : STAT_EDSSI = Modem status interrupt (Read MSR register to clear)\n1 : STAT_ETBEI = Transmit buffer empty interrupt (Write to Tx register or read IIR register to clear)\n2 : STAT_ERBFI = Receive buffer full interrupt (Read Rx register to clear)\n3 : STAT_RLSI = Receive line status interrupt (Read LSR register to clear)\n4 : Reserved - do not use\n5 : Reserved - do not use\n6 : STAT_RFTOI = Receive FIFO time-out interrupt (Read Rx register to clear)\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned short) UART0_IIR ) </loc>
//      <o.3..1> STAT
//        <0=> 0: STAT_EDSSI = Modem status interrupt (Read MSR register to clear)
//        <1=> 1: STAT_ETBEI = Transmit buffer empty interrupt (Write to Tx register or read IIR register to clear)
//        <2=> 2: STAT_ERBFI = Receive buffer full interrupt (Read Rx register to clear)
//        <3=> 3: STAT_RLSI = Receive line status interrupt (Read LSR register to clear)
//        <4=> 4: 
//        <5=> 5: 
//        <6=> 6: STAT_RFTOI = Receive FIFO time-out interrupt (Read Rx register to clear)
//        <7=> 7: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: UART0_IIR_FEND  -----------------------------------
// SVD Line: 3975

//  <item> SFDITEM_FIELD__UART0_IIR_FEND
//    <name> FEND </name>
//    <r> 
//    <i> [Bits 7..6] RO (@ 0x40005008) FIFO enabled </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART0_IIR >> 6) & 0x3) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: UART0_IIR  -----------------------------------
// SVD Line: 3927

//  <rtree> SFDITEM_REG__UART0_IIR
//    <name> IIR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40005008) Interrupt ID </i>
//    <loc> ( (unsigned short)((UART0_IIR >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__UART0_IIR_NIRQ </item>
//    <item> SFDITEM_FIELD__UART0_IIR_STAT </item>
//    <item> SFDITEM_FIELD__UART0_IIR_FEND </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UART0_LCR  --------------------------------
// SVD Line: 3984

unsigned short UART0_LCR __AT (0x4000500C);



// --------------------------------  Field Item: UART0_LCR_WLS  -----------------------------------
// SVD Line: 3991

//  <item> SFDITEM_FIELD__UART0_LCR_WLS
//    <name> WLS </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4000500C) Word Length Select </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART0_LCR >> 0) & 0x3), ((UART0_LCR = (UART0_LCR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: UART0_LCR_STOP  -----------------------------------
// SVD Line: 3998

//  <item> SFDITEM_FIELD__UART0_LCR_STOP
//    <name> STOP </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000500C) Stop Bit </i>
//    <check> 
//      <loc> ( (unsigned short) UART0_LCR ) </loc>
//      <o.2..2> STOP
//    </check>
//  </item>
//  


// --------------------------------  Field Item: UART0_LCR_PEN  -----------------------------------
// SVD Line: 4005

//  <item> SFDITEM_FIELD__UART0_LCR_PEN
//    <name> PEN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000500C) Parity Enable </i>
//    <check> 
//      <loc> ( (unsigned short) UART0_LCR ) </loc>
//      <o.3..3> PEN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: UART0_LCR_EPS  -----------------------------------
// SVD Line: 4012

//  <item> SFDITEM_FIELD__UART0_LCR_EPS
//    <name> EPS </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000500C) Parity Select </i>
//    <check> 
//      <loc> ( (unsigned short) UART0_LCR ) </loc>
//      <o.4..4> EPS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: UART0_LCR_SP  ------------------------------------
// SVD Line: 4019

//  <item> SFDITEM_FIELD__UART0_LCR_SP
//    <name> SP </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000500C) Stick Parity </i>
//    <check> 
//      <loc> ( (unsigned short) UART0_LCR ) </loc>
//      <o.5..5> SP
//    </check>
//  </item>
//  


// --------------------------------  Field Item: UART0_LCR_BRK  -----------------------------------
// SVD Line: 4026

//  <item> SFDITEM_FIELD__UART0_LCR_BRK
//    <name> BRK </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000500C) Set Break </i>
//    <check> 
//      <loc> ( (unsigned short) UART0_LCR ) </loc>
//      <o.6..6> BRK
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: UART0_LCR  -----------------------------------
// SVD Line: 3984

//  <rtree> SFDITEM_REG__UART0_LCR
//    <name> LCR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000500C) Line Control </i>
//    <loc> ( (unsigned short)((UART0_LCR >> 0) & 0xFFFF), ((UART0_LCR = (UART0_LCR & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_LCR_WLS </item>
//    <item> SFDITEM_FIELD__UART0_LCR_STOP </item>
//    <item> SFDITEM_FIELD__UART0_LCR_PEN </item>
//    <item> SFDITEM_FIELD__UART0_LCR_EPS </item>
//    <item> SFDITEM_FIELD__UART0_LCR_SP </item>
//    <item> SFDITEM_FIELD__UART0_LCR_BRK </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UART0_MCR  --------------------------------
// SVD Line: 4035

unsigned short UART0_MCR __AT (0x40005010);



// --------------------------------  Field Item: UART0_MCR_DTR  -----------------------------------
// SVD Line: 4042

//  <item> SFDITEM_FIELD__UART0_MCR_DTR
//    <name> DTR </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005010) Data Terminal Ready </i>
//    <check> 
//      <loc> ( (unsigned short) UART0_MCR ) </loc>
//      <o.0..0> DTR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: UART0_MCR_RTS  -----------------------------------
// SVD Line: 4049

//  <item> SFDITEM_FIELD__UART0_MCR_RTS
//    <name> RTS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40005010) Request to send </i>
//    <check> 
//      <loc> ( (unsigned short) UART0_MCR ) </loc>
//      <o.1..1> RTS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART0_MCR_OUT1  -----------------------------------
// SVD Line: 4056

//  <item> SFDITEM_FIELD__UART0_MCR_OUT1
//    <name> OUT1 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40005010) Output 1 </i>
//    <check> 
//      <loc> ( (unsigned short) UART0_MCR ) </loc>
//      <o.2..2> OUT1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART0_MCR_OUT2  -----------------------------------
// SVD Line: 4063

//  <item> SFDITEM_FIELD__UART0_MCR_OUT2
//    <name> OUT2 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40005010) Output 2 </i>
//    <check> 
//      <loc> ( (unsigned short) UART0_MCR ) </loc>
//      <o.3..3> OUT2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_MCR_LOOPBACK  ---------------------------------
// SVD Line: 4070

//  <item> SFDITEM_FIELD__UART0_MCR_LOOPBACK
//    <name> LOOPBACK </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40005010) Loopback mode </i>
//    <check> 
//      <loc> ( (unsigned short) UART0_MCR ) </loc>
//      <o.4..4> LOOPBACK
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: UART0_MCR  -----------------------------------
// SVD Line: 4035

//  <rtree> SFDITEM_REG__UART0_MCR
//    <name> MCR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40005010) Modem Control </i>
//    <loc> ( (unsigned short)((UART0_MCR >> 0) & 0xFFFF), ((UART0_MCR = (UART0_MCR & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_MCR_DTR </item>
//    <item> SFDITEM_FIELD__UART0_MCR_RTS </item>
//    <item> SFDITEM_FIELD__UART0_MCR_OUT1 </item>
//    <item> SFDITEM_FIELD__UART0_MCR_OUT2 </item>
//    <item> SFDITEM_FIELD__UART0_MCR_LOOPBACK </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UART0_LSR  --------------------------------
// SVD Line: 4079

unsigned short UART0_LSR __AT (0x40005014);



// --------------------------------  Field Item: UART0_LSR_DR  ------------------------------------
// SVD Line: 4086

//  <item> SFDITEM_FIELD__UART0_LSR_DR
//    <name> DR </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40005014) Data Ready </i>
//    <check> 
//      <loc> ( (unsigned short) UART0_LSR ) </loc>
//      <o.0..0> DR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: UART0_LSR_OE  ------------------------------------
// SVD Line: 4093

//  <item> SFDITEM_FIELD__UART0_LSR_OE
//    <name> OE </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40005014) Overrun Error </i>
//    <check> 
//      <loc> ( (unsigned short) UART0_LSR ) </loc>
//      <o.1..1> OE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: UART0_LSR_PE  ------------------------------------
// SVD Line: 4100

//  <item> SFDITEM_FIELD__UART0_LSR_PE
//    <name> PE </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40005014) Parity Error </i>
//    <check> 
//      <loc> ( (unsigned short) UART0_LSR ) </loc>
//      <o.2..2> PE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: UART0_LSR_FE  ------------------------------------
// SVD Line: 4107

//  <item> SFDITEM_FIELD__UART0_LSR_FE
//    <name> FE </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40005014) Framing Error </i>
//    <check> 
//      <loc> ( (unsigned short) UART0_LSR ) </loc>
//      <o.3..3> FE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: UART0_LSR_BI  ------------------------------------
// SVD Line: 4114

//  <item> SFDITEM_FIELD__UART0_LSR_BI
//    <name> BI </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40005014) Break Indicator </i>
//    <check> 
//      <loc> ( (unsigned short) UART0_LSR ) </loc>
//      <o.4..4> BI
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART0_LSR_THRE  -----------------------------------
// SVD Line: 4121

//  <item> SFDITEM_FIELD__UART0_LSR_THRE
//    <name> THRE </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40005014) Transmit Register Empty </i>
//    <check> 
//      <loc> ( (unsigned short) UART0_LSR ) </loc>
//      <o.5..5> THRE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART0_LSR_TEMT  -----------------------------------
// SVD Line: 4128

//  <item> SFDITEM_FIELD__UART0_LSR_TEMT
//    <name> TEMT </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40005014) Transmit and Shift Register Empty Status </i>
//    <check> 
//      <loc> ( (unsigned short) UART0_LSR ) </loc>
//      <o.6..6> TEMT
//    </check>
//  </item>
//  


// ------------------------------  Field Item: UART0_LSR_FIFOERR  ---------------------------------
// SVD Line: 4135

//  <item> SFDITEM_FIELD__UART0_LSR_FIFOERR
//    <name> FIFOERR </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40005014) data byte(s) in RX FIFO have either parity error, frame error or break indication. only used in 16550 mode; Read-clear if no more error in RX FIFO </i>
//    <check> 
//      <loc> ( (unsigned short) UART0_LSR ) </loc>
//      <o.7..7> FIFOERR
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: UART0_LSR  -----------------------------------
// SVD Line: 4079

//  <rtree> SFDITEM_REG__UART0_LSR
//    <name> LSR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40005014) Line Status </i>
//    <loc> ( (unsigned short)((UART0_LSR >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__UART0_LSR_DR </item>
//    <item> SFDITEM_FIELD__UART0_LSR_OE </item>
//    <item> SFDITEM_FIELD__UART0_LSR_PE </item>
//    <item> SFDITEM_FIELD__UART0_LSR_FE </item>
//    <item> SFDITEM_FIELD__UART0_LSR_BI </item>
//    <item> SFDITEM_FIELD__UART0_LSR_THRE </item>
//    <item> SFDITEM_FIELD__UART0_LSR_TEMT </item>
//    <item> SFDITEM_FIELD__UART0_LSR_FIFOERR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UART0_MSR  --------------------------------
// SVD Line: 4144

unsigned short UART0_MSR __AT (0x40005018);



// -------------------------------  Field Item: UART0_MSR_DCTS  -----------------------------------
// SVD Line: 4151

//  <item> SFDITEM_FIELD__UART0_MSR_DCTS
//    <name> DCTS </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40005018) Delta CTS </i>
//    <check> 
//      <loc> ( (unsigned short) UART0_MSR ) </loc>
//      <o.0..0> DCTS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART0_MSR_DDSR  -----------------------------------
// SVD Line: 4158

//  <item> SFDITEM_FIELD__UART0_MSR_DDSR
//    <name> DDSR </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40005018) Delta DSR </i>
//    <check> 
//      <loc> ( (unsigned short) UART0_MSR ) </loc>
//      <o.1..1> DDSR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART0_MSR_TERI  -----------------------------------
// SVD Line: 4165

//  <item> SFDITEM_FIELD__UART0_MSR_TERI
//    <name> TERI </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40005018) Trailing Edge RI </i>
//    <check> 
//      <loc> ( (unsigned short) UART0_MSR ) </loc>
//      <o.2..2> TERI
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART0_MSR_DDCD  -----------------------------------
// SVD Line: 4172

//  <item> SFDITEM_FIELD__UART0_MSR_DDCD
//    <name> DDCD </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40005018) Delta DCD </i>
//    <check> 
//      <loc> ( (unsigned short) UART0_MSR ) </loc>
//      <o.3..3> DDCD
//    </check>
//  </item>
//  


// --------------------------------  Field Item: UART0_MSR_CTS  -----------------------------------
// SVD Line: 4179

//  <item> SFDITEM_FIELD__UART0_MSR_CTS
//    <name> CTS </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40005018) Clear To Send </i>
//    <check> 
//      <loc> ( (unsigned short) UART0_MSR ) </loc>
//      <o.4..4> CTS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: UART0_MSR_DSR  -----------------------------------
// SVD Line: 4186

//  <item> SFDITEM_FIELD__UART0_MSR_DSR
//    <name> DSR </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40005018) Data Set Ready </i>
//    <check> 
//      <loc> ( (unsigned short) UART0_MSR ) </loc>
//      <o.5..5> DSR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: UART0_MSR_RI  ------------------------------------
// SVD Line: 4193

//  <item> SFDITEM_FIELD__UART0_MSR_RI
//    <name> RI </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40005018) Ring Indicator </i>
//    <check> 
//      <loc> ( (unsigned short) UART0_MSR ) </loc>
//      <o.6..6> RI
//    </check>
//  </item>
//  


// --------------------------------  Field Item: UART0_MSR_DCD  -----------------------------------
// SVD Line: 4200

//  <item> SFDITEM_FIELD__UART0_MSR_DCD
//    <name> DCD </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40005018) Data Carrier Detect </i>
//    <check> 
//      <loc> ( (unsigned short) UART0_MSR ) </loc>
//      <o.7..7> DCD
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: UART0_MSR  -----------------------------------
// SVD Line: 4144

//  <rtree> SFDITEM_REG__UART0_MSR
//    <name> MSR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40005018) Modem Status </i>
//    <loc> ( (unsigned short)((UART0_MSR >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__UART0_MSR_DCTS </item>
//    <item> SFDITEM_FIELD__UART0_MSR_DDSR </item>
//    <item> SFDITEM_FIELD__UART0_MSR_TERI </item>
//    <item> SFDITEM_FIELD__UART0_MSR_DDCD </item>
//    <item> SFDITEM_FIELD__UART0_MSR_CTS </item>
//    <item> SFDITEM_FIELD__UART0_MSR_DSR </item>
//    <item> SFDITEM_FIELD__UART0_MSR_RI </item>
//    <item> SFDITEM_FIELD__UART0_MSR_DCD </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UART0_SCR  --------------------------------
// SVD Line: 4209

unsigned short UART0_SCR __AT (0x4000501C);



// --------------------------------  Field Item: UART0_SCR_SCR  -----------------------------------
// SVD Line: 4216

//  <item> SFDITEM_FIELD__UART0_SCR_SCR
//    <name> SCR </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000501C) Scratch </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART0_SCR >> 0) & 0xFF), ((UART0_SCR = (UART0_SCR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: UART0_SCR  -----------------------------------
// SVD Line: 4209

//  <rtree> SFDITEM_REG__UART0_SCR
//    <name> SCR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000501C) Scratch Buffer </i>
//    <loc> ( (unsigned short)((UART0_SCR >> 0) & 0xFFFF), ((UART0_SCR = (UART0_SCR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_SCR_SCR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UART0_FCR  --------------------------------
// SVD Line: 4231

unsigned short UART0_FCR __AT (0x40005020);



// ------------------------------  Field Item: UART0_FCR_FIFOEN  ----------------------------------
// SVD Line: 4238

//  <item> SFDITEM_FIELD__UART0_FCR_FIFOEN
//    <name> FIFOEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005020) FIFO enable as to work in 16550 mode </i>
//    <check> 
//      <loc> ( (unsigned short) UART0_FCR ) </loc>
//      <o.0..0> FIFOEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART0_FCR_RFCLR  ----------------------------------
// SVD Line: 4251

//  <item> SFDITEM_FIELD__UART0_FCR_RFCLR
//    <name> RFCLR </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40005020) clear RX FIFO </i>
//    <check> 
//      <loc> ( (unsigned short) UART0_FCR ) </loc>
//      <o.1..1> RFCLR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART0_FCR_TFCLR  ----------------------------------
// SVD Line: 4264

//  <item> SFDITEM_FIELD__UART0_FCR_TFCLR
//    <name> TFCLR </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x40005020) clear TX FIFO </i>
//    <check> 
//      <loc> ( (unsigned short) UART0_FCR ) </loc>
//      <o.2..2> TFCLR
//    </check>
//  </item>
//  


// ------------------------------  Field Item: UART0_FCR_FDMAMD  ----------------------------------
// SVD Line: 4277

//  <item> SFDITEM_FIELD__UART0_FCR_FDMAMD
//    <name> FDMAMD </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40005020) \nFIFO DMA mode\n0 : MODE0 = In DMA mode 0, RX DMA request will be asserted whenever there&s data in RBR or RX FIFO and de-assert whenever RBR or RX FIFO is empty; TX DMA request will be asserted whenever THR or TX FIFO is empty and de-assert whenever data written to.\n1 : MODE1 = in DMA mode 1, RX DMA request will be asserted whenever RX FIFO trig level or time out reached and de-assert thereafter when RX FIFO is empty; TX DMA request will be asserted whenever TX FIFO is empty and de-assert thereafter when TX FIFO is completely filled up full. </i>
//    <combo> 
//      <loc> ( (unsigned short) UART0_FCR ) </loc>
//      <o.3..3> FDMAMD
//        <0=> 0: MODE0 = In DMA mode 0, RX DMA request will be asserted whenever there&s data in RBR or RX FIFO and de-assert whenever RBR or RX FIFO is empty; TX DMA request will be asserted whenever THR or TX FIFO is empty and de-assert whenever data written to.
//        <1=> 1: MODE1 = in DMA mode 1, RX DMA request will be asserted whenever RX FIFO trig level or time out reached and de-assert thereafter when RX FIFO is empty; TX DMA request will be asserted whenever TX FIFO is empty and de-assert thereafter when TX FIFO is completely filled up full.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: UART0_FCR_RFTRIG  ----------------------------------
// SVD Line: 4296

//  <item> SFDITEM_FIELD__UART0_FCR_RFTRIG
//    <name> RFTRIG </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40005020) RX FIFO Trig level </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART0_FCR >> 6) & 0x3), ((UART0_FCR = (UART0_FCR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: UART0_FCR  -----------------------------------
// SVD Line: 4231

//  <rtree> SFDITEM_REG__UART0_FCR
//    <name> FCR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40005020) FIFO Control </i>
//    <loc> ( (unsigned short)((UART0_FCR >> 0) & 0xFFFF), ((UART0_FCR = (UART0_FCR & ~(0xCFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xCF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_FCR_FIFOEN </item>
//    <item> SFDITEM_FIELD__UART0_FCR_RFCLR </item>
//    <item> SFDITEM_FIELD__UART0_FCR_TFCLR </item>
//    <item> SFDITEM_FIELD__UART0_FCR_FDMAMD </item>
//    <item> SFDITEM_FIELD__UART0_FCR_RFTRIG </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UART0_FBR  --------------------------------
// SVD Line: 4305

unsigned short UART0_FBR __AT (0x40005024);



// -------------------------------  Field Item: UART0_FBR_DIVN  -----------------------------------
// SVD Line: 4312

//  <item> SFDITEM_FIELD__UART0_FBR_DIVN
//    <name> DIVN </name>
//    <rw> 
//    <i> [Bits 10..0] RW (@ 0x40005024) Fractional baud rate N divide bits 0 to 2047 </i>
//    <edit> 
//      <loc> ( (unsigned short)((UART0_FBR >> 0) & 0x7FF), ((UART0_FBR = (UART0_FBR & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: UART0_FBR_DIVM  -----------------------------------
// SVD Line: 4325

//  <item> SFDITEM_FIELD__UART0_FBR_DIVM
//    <name> DIVM </name>
//    <rw> 
//    <i> [Bits 12..11] RW (@ 0x40005024) Fractional baud rate M divide bits 1 to 3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART0_FBR >> 11) & 0x3), ((UART0_FBR = (UART0_FBR & ~(0x3UL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: UART0_FBR_FBEN  -----------------------------------
// SVD Line: 4338

//  <item> SFDITEM_FIELD__UART0_FBR_FBEN
//    <name> FBEN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40005024) Fractional baud rate generator enable </i>
//    <check> 
//      <loc> ( (unsigned short) UART0_FBR ) </loc>
//      <o.15..15> FBEN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: UART0_FBR  -----------------------------------
// SVD Line: 4305

//  <rtree> SFDITEM_REG__UART0_FBR
//    <name> FBR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40005024) Fractional Baud Rate </i>
//    <loc> ( (unsigned short)((UART0_FBR >> 0) & 0xFFFF), ((UART0_FBR = (UART0_FBR & ~(0x9FFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x9FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_FBR_DIVN </item>
//    <item> SFDITEM_FIELD__UART0_FBR_DIVM </item>
//    <item> SFDITEM_FIELD__UART0_FBR_FBEN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UART0_DIV  --------------------------------
// SVD Line: 4353

unsigned short UART0_DIV __AT (0x40005028);



// --------------------------------  Field Item: UART0_DIV_DIV  -----------------------------------
// SVD Line: 4360

//  <item> SFDITEM_FIELD__UART0_DIV_DIV
//    <name> DIV </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40005028) Baud rate divider </i>
//    <edit> 
//      <loc> ( (unsigned short)((UART0_DIV >> 0) & 0xFFFF), ((UART0_DIV = (UART0_DIV & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: UART0_DIV  -----------------------------------
// SVD Line: 4353

//  <rtree> SFDITEM_REG__UART0_DIV
//    <name> DIV </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40005028) Baudrate Divider </i>
//    <loc> ( (unsigned short)((UART0_DIV >> 0) & 0xFFFF), ((UART0_DIV = (UART0_DIV & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_DIV_DIV </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UART0_LCR2  -------------------------------
// SVD Line: 4375

unsigned short UART0_LCR2 __AT (0x4000502C);



// -------------------------------  Field Item: UART0_LCR2_OSR  -----------------------------------
// SVD Line: 4382

//  <item> SFDITEM_FIELD__UART0_LCR2_OSR
//    <name> OSR </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4000502C) Over Sample Rate </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART0_LCR2 >> 0) & 0x3), ((UART0_LCR2 = (UART0_LCR2 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: UART0_LCR2  -----------------------------------
// SVD Line: 4375

//  <rtree> SFDITEM_REG__UART0_LCR2
//    <name> LCR2 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000502C) Second Line Control </i>
//    <loc> ( (unsigned short)((UART0_LCR2 >> 0) & 0xFFFF), ((UART0_LCR2 = (UART0_LCR2 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_LCR2_OSR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UART0_CTL  --------------------------------
// SVD Line: 4391

unsigned short UART0_CTL __AT (0x40005030);



// -----------------------------  Field Item: UART0_CTL_FORCECLK  ---------------------------------
// SVD Line: 4398

//  <item> SFDITEM_FIELD__UART0_CTL_FORCECLK
//    <name> FORCECLK </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40005030) Force UCLK on </i>
//    <check> 
//      <loc> ( (unsigned short) UART0_CTL ) </loc>
//      <o.1..1> FORCECLK
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART0_CTL_RXINV  ----------------------------------
// SVD Line: 4405

//  <item> SFDITEM_FIELD__UART0_CTL_RXINV
//    <name> RXINV </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40005030) \ninvert receiver line\n0 : EN000 = don&t invert receiver line (idling high)\n1 : EN001 = invert receiver line (idling low) </i>
//    <combo> 
//      <loc> ( (unsigned short) UART0_CTL ) </loc>
//      <o.4..4> RXINV
//        <0=> 0: EN000 = don&t invert receiver line (idling high)
//        <1=> 1: EN001 = invert receiver line (idling low)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: UART0_CTL_REV  -----------------------------------
// SVD Line: 4424

//  <item> SFDITEM_FIELD__UART0_CTL_REV
//    <name> REV </name>
//    <r> 
//    <i> [Bits 15..8] RO (@ 0x40005030) UART revision ID </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART0_CTL >> 8) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: UART0_CTL  -----------------------------------
// SVD Line: 4391

//  <rtree> SFDITEM_REG__UART0_CTL
//    <name> CTL </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40005030) UART Control Register </i>
//    <loc> ( (unsigned short)((UART0_CTL >> 0) & 0xFFFF), ((UART0_CTL = (UART0_CTL & ~(0x12UL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x12) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_CTL_FORCECLK </item>
//    <item> SFDITEM_FIELD__UART0_CTL_RXINV </item>
//    <item> SFDITEM_FIELD__UART0_CTL_REV </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UART0_RFC  --------------------------------
// SVD Line: 4433

unsigned short UART0_RFC __AT (0x40005034);



// --------------------------------  Field Item: UART0_RFC_RFC  -----------------------------------
// SVD Line: 4440

//  <item> SFDITEM_FIELD__UART0_RFC_RFC
//    <name> RFC </name>
//    <r> 
//    <i> [Bits 4..0] RO (@ 0x40005034) Current RX FIFO data bytes </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART0_RFC >> 0) & 0x1F) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: UART0_RFC  -----------------------------------
// SVD Line: 4433

//  <rtree> SFDITEM_REG__UART0_RFC
//    <name> RFC </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40005034) RX FIFO Byte Count </i>
//    <loc> ( (unsigned short)((UART0_RFC >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__UART0_RFC_RFC </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UART0_TFC  --------------------------------
// SVD Line: 4449

unsigned short UART0_TFC __AT (0x40005038);



// --------------------------------  Field Item: UART0_TFC_TFC  -----------------------------------
// SVD Line: 4456

//  <item> SFDITEM_FIELD__UART0_TFC_TFC
//    <name> TFC </name>
//    <r> 
//    <i> [Bits 4..0] RO (@ 0x40005038) Current TX FIFO data bytes </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART0_TFC >> 0) & 0x1F) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: UART0_TFC  -----------------------------------
// SVD Line: 4449

//  <rtree> SFDITEM_REG__UART0_TFC
//    <name> TFC </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40005038) TX FIFO Byte Count </i>
//    <loc> ( (unsigned short)((UART0_TFC >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__UART0_TFC_TFC </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UART0_RSC  --------------------------------
// SVD Line: 4465

unsigned short UART0_RSC __AT (0x4000503C);



// -------------------------------  Field Item: UART0_RSC_OENP  -----------------------------------
// SVD Line: 4472

//  <item> SFDITEM_FIELD__UART0_RSC_OENP
//    <name> OENP </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000503C) SOUT_EN polarity </i>
//    <check> 
//      <loc> ( (unsigned short) UART0_RSC ) </loc>
//      <o.0..0> OENP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART0_RSC_OENSP  ----------------------------------
// SVD Line: 4479

//  <item> SFDITEM_FIELD__UART0_RSC_OENSP
//    <name> OENSP </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000503C) SOUT_EN de-assert before full stop bit(s) </i>
//    <check> 
//      <loc> ( (unsigned short) UART0_RSC ) </loc>
//      <o.1..1> OENSP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART0_RSC_DISRX  ----------------------------------
// SVD Line: 4486

//  <item> SFDITEM_FIELD__UART0_RSC_DISRX
//    <name> DISRX </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000503C) disable RX when transmitting </i>
//    <check> 
//      <loc> ( (unsigned short) UART0_RSC ) </loc>
//      <o.2..2> DISRX
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART0_RSC_DISTX  ----------------------------------
// SVD Line: 4499

//  <item> SFDITEM_FIELD__UART0_RSC_DISTX
//    <name> DISTX </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000503C) Hold off TX when receiving </i>
//    <check> 
//      <loc> ( (unsigned short) UART0_RSC ) </loc>
//      <o.3..3> DISTX
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: UART0_RSC  -----------------------------------
// SVD Line: 4465

//  <rtree> SFDITEM_REG__UART0_RSC
//    <name> RSC </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000503C) RS485 Half-duplex Control </i>
//    <loc> ( (unsigned short)((UART0_RSC >> 0) & 0xFFFF), ((UART0_RSC = (UART0_RSC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_RSC_OENP </item>
//    <item> SFDITEM_FIELD__UART0_RSC_OENSP </item>
//    <item> SFDITEM_FIELD__UART0_RSC_DISRX </item>
//    <item> SFDITEM_FIELD__UART0_RSC_DISTX </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UART0_ACR  --------------------------------
// SVD Line: 4514

unsigned short UART0_ACR __AT (0x40005040);



// --------------------------------  Field Item: UART0_ACR_ABE  -----------------------------------
// SVD Line: 4521

//  <item> SFDITEM_FIELD__UART0_ACR_ABE
//    <name> ABE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005040) Auto Baud Enable </i>
//    <check> 
//      <loc> ( (unsigned short) UART0_ACR ) </loc>
//      <o.0..0> ABE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART0_ACR_DNIEN  ----------------------------------
// SVD Line: 4534

//  <item> SFDITEM_FIELD__UART0_ACR_DNIEN
//    <name> DNIEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40005040) enable done interrupt </i>
//    <check> 
//      <loc> ( (unsigned short) UART0_ACR ) </loc>
//      <o.1..1> DNIEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART0_ACR_TOIEN  ----------------------------------
// SVD Line: 4547

//  <item> SFDITEM_FIELD__UART0_ACR_TOIEN
//    <name> TOIEN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40005040) enable time-out interrupt </i>
//    <check> 
//      <loc> ( (unsigned short) UART0_ACR ) </loc>
//      <o.2..2> TOIEN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: UART0_ACR_SEC  -----------------------------------
// SVD Line: 4560

//  <item> SFDITEM_FIELD__UART0_ACR_SEC
//    <name> SEC </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40005040) Starting Edge Count </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART0_ACR >> 4) & 0x7), ((UART0_ACR = (UART0_ACR & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: UART0_ACR_EEC  -----------------------------------
// SVD Line: 4567

//  <item> SFDITEM_FIELD__UART0_ACR_EEC
//    <name> EEC </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40005040) Ending Edge Count </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART0_ACR >> 8) & 0xF), ((UART0_ACR = (UART0_ACR & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: UART0_ACR  -----------------------------------
// SVD Line: 4514

//  <rtree> SFDITEM_REG__UART0_ACR
//    <name> ACR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40005040) Auto Baud Control </i>
//    <loc> ( (unsigned short)((UART0_ACR >> 0) & 0xFFFF), ((UART0_ACR = (UART0_ACR & ~(0xF77UL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xF77) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_ACR_ABE </item>
//    <item> SFDITEM_FIELD__UART0_ACR_DNIEN </item>
//    <item> SFDITEM_FIELD__UART0_ACR_TOIEN </item>
//    <item> SFDITEM_FIELD__UART0_ACR_SEC </item>
//    <item> SFDITEM_FIELD__UART0_ACR_EEC </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UART0_ASRL  -------------------------------
// SVD Line: 4576

unsigned short UART0_ASRL __AT (0x40005044);



// -------------------------------  Field Item: UART0_ASRL_DONE  ----------------------------------
// SVD Line: 4583

//  <item> SFDITEM_FIELD__UART0_ASRL_DONE
//    <name> DONE </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40005044) Auto Baud Done successfully </i>
//    <check> 
//      <loc> ( (unsigned short) UART0_ASRL ) </loc>
//      <o.0..0> DONE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: UART0_ASRL_BRKTO  ----------------------------------
// SVD Line: 4590

//  <item> SFDITEM_FIELD__UART0_ASRL_BRKTO
//    <name> BRKTO </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40005044) Timed out due to long break condition </i>
//    <check> 
//      <loc> ( (unsigned short) UART0_ASRL ) </loc>
//      <o.1..1> BRKTO
//    </check>
//  </item>
//  


// ------------------------------  Field Item: UART0_ASRL_NSETO  ----------------------------------
// SVD Line: 4597

//  <item> SFDITEM_FIELD__UART0_ASRL_NSETO
//    <name> NSETO </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40005044) Timed out due to no valid start edge found </i>
//    <check> 
//      <loc> ( (unsigned short) UART0_ASRL ) </loc>
//      <o.2..2> NSETO
//    </check>
//  </item>
//  


// ------------------------------  Field Item: UART0_ASRL_NEETO  ----------------------------------
// SVD Line: 4604

//  <item> SFDITEM_FIELD__UART0_ASRL_NEETO
//    <name> NEETO </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40005044) Timed out due to no valid ending edge found </i>
//    <check> 
//      <loc> ( (unsigned short) UART0_ASRL ) </loc>
//      <o.3..3> NEETO
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART0_ASRL_CNT  -----------------------------------
// SVD Line: 4611

//  <item> SFDITEM_FIELD__UART0_ASRL_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 15..4] RO (@ 0x40005044) CNT[11:0] Auto Baud Counter value </i>
//    <edit> 
//      <loc> ( (unsigned short)((UART0_ASRL >> 4) & 0xFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: UART0_ASRL  -----------------------------------
// SVD Line: 4576

//  <rtree> SFDITEM_REG__UART0_ASRL
//    <name> ASRL </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40005044) Auto Baud Status (Low) </i>
//    <loc> ( (unsigned short)((UART0_ASRL >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__UART0_ASRL_DONE </item>
//    <item> SFDITEM_FIELD__UART0_ASRL_BRKTO </item>
//    <item> SFDITEM_FIELD__UART0_ASRL_NSETO </item>
//    <item> SFDITEM_FIELD__UART0_ASRL_NEETO </item>
//    <item> SFDITEM_FIELD__UART0_ASRL_CNT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UART0_ASRH  -------------------------------
// SVD Line: 4620

unsigned short UART0_ASRH __AT (0x40005048);



// -------------------------------  Field Item: UART0_ASRH_CNT  -----------------------------------
// SVD Line: 4627

//  <item> SFDITEM_FIELD__UART0_ASRH_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 7..0] RO (@ 0x40005048) CNT[19:12] Auto Baud Counter value </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART0_ASRH >> 0) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: UART0_ASRH  -----------------------------------
// SVD Line: 4620

//  <rtree> SFDITEM_REG__UART0_ASRH
//    <name> ASRH </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40005048) Auto Baud Status (High) </i>
//    <loc> ( (unsigned short)((UART0_ASRH >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__UART0_ASRH_CNT </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: UART0  -------------------------------------
// SVD Line: 3821

//  <view> UART0
//    <name> UART0 </name>
//    <item> SFDITEM_REG__UART0_RX </item>
//    <item> SFDITEM_REG__UART0_TX </item>
//    <item> SFDITEM_REG__UART0_IEN </item>
//    <item> SFDITEM_REG__UART0_IIR </item>
//    <item> SFDITEM_REG__UART0_LCR </item>
//    <item> SFDITEM_REG__UART0_MCR </item>
//    <item> SFDITEM_REG__UART0_LSR </item>
//    <item> SFDITEM_REG__UART0_MSR </item>
//    <item> SFDITEM_REG__UART0_SCR </item>
//    <item> SFDITEM_REG__UART0_FCR </item>
//    <item> SFDITEM_REG__UART0_FBR </item>
//    <item> SFDITEM_REG__UART0_DIV </item>
//    <item> SFDITEM_REG__UART0_LCR2 </item>
//    <item> SFDITEM_REG__UART0_CTL </item>
//    <item> SFDITEM_REG__UART0_RFC </item>
//    <item> SFDITEM_REG__UART0_TFC </item>
//    <item> SFDITEM_REG__UART0_RSC </item>
//    <item> SFDITEM_REG__UART0_ACR </item>
//    <item> SFDITEM_REG__UART0_ASRL </item>
//    <item> SFDITEM_REG__UART0_ASRH </item>
//  </view>
//  


// ----------------------------  Register Item Address: BEEP0_CFG  --------------------------------
// SVD Line: 4654

unsigned short BEEP0_CFG __AT (0x40005C00);



// -----------------------------  Field Item: BEEP0_CFG_SEQREPEAT  --------------------------------
// SVD Line: 4661

//  <item> SFDITEM_FIELD__BEEP0_CFG_SEQREPEAT
//    <name> SEQREPEAT </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40005C00) Beeper Sequence Repeat value </i>
//    <edit> 
//      <loc> ( (unsigned char)((BEEP0_CFG >> 0) & 0xFF), ((BEEP0_CFG = (BEEP0_CFG & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: BEEP0_CFG_EN  ------------------------------------
// SVD Line: 4668

//  <item> SFDITEM_FIELD__BEEP0_CFG_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40005C00) Beeper Enable </i>
//    <check> 
//      <loc> ( (unsigned short) BEEP0_CFG ) </loc>
//      <o.8..8> EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: BEEP0_CFG_ASTARTIRQ  --------------------------------
// SVD Line: 4675

//  <item> SFDITEM_FIELD__BEEP0_CFG_ASTARTIRQ
//    <name> ASTARTIRQ </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40005C00) Tone A start IRQ </i>
//    <check> 
//      <loc> ( (unsigned short) BEEP0_CFG ) </loc>
//      <o.10..10> ASTARTIRQ
//    </check>
//  </item>
//  


// ------------------------------  Field Item: BEEP0_CFG_AENDIRQ  ---------------------------------
// SVD Line: 4682

//  <item> SFDITEM_FIELD__BEEP0_CFG_AENDIRQ
//    <name> AENDIRQ </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40005C00) Tone A end IRQ </i>
//    <check> 
//      <loc> ( (unsigned short) BEEP0_CFG ) </loc>
//      <o.11..11> AENDIRQ
//    </check>
//  </item>
//  


// -----------------------------  Field Item: BEEP0_CFG_BSTARTIRQ  --------------------------------
// SVD Line: 4689

//  <item> SFDITEM_FIELD__BEEP0_CFG_BSTARTIRQ
//    <name> BSTARTIRQ </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40005C00) Tone B start IRQ </i>
//    <check> 
//      <loc> ( (unsigned short) BEEP0_CFG ) </loc>
//      <o.12..12> BSTARTIRQ
//    </check>
//  </item>
//  


// ------------------------------  Field Item: BEEP0_CFG_BENDIRQ  ---------------------------------
// SVD Line: 4696

//  <item> SFDITEM_FIELD__BEEP0_CFG_BENDIRQ
//    <name> BENDIRQ </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40005C00) Tone B end IRQ </i>
//    <check> 
//      <loc> ( (unsigned short) BEEP0_CFG ) </loc>
//      <o.13..13> BENDIRQ
//    </check>
//  </item>
//  


// ---------------------------  Field Item: BEEP0_CFG_SEQNEARENDIRQ  ------------------------------
// SVD Line: 4703

//  <item> SFDITEM_FIELD__BEEP0_CFG_SEQNEARENDIRQ
//    <name> SEQNEARENDIRQ </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40005C00) Sequence 1 cycle from end IRQ </i>
//    <check> 
//      <loc> ( (unsigned short) BEEP0_CFG ) </loc>
//      <o.14..14> SEQNEARENDIRQ
//    </check>
//  </item>
//  


// ----------------------------  Field Item: BEEP0_CFG_SEQATENDIRQ  -------------------------------
// SVD Line: 4710

//  <item> SFDITEM_FIELD__BEEP0_CFG_SEQATENDIRQ
//    <name> SEQATENDIRQ </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40005C00) Sequence end IRQ </i>
//    <check> 
//      <loc> ( (unsigned short) BEEP0_CFG ) </loc>
//      <o.15..15> SEQATENDIRQ
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: BEEP0_CFG  -----------------------------------
// SVD Line: 4654

//  <rtree> SFDITEM_REG__BEEP0_CFG
//    <name> CFG </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40005C00) Beeper configuration </i>
//    <loc> ( (unsigned short)((BEEP0_CFG >> 0) & 0xFFFF), ((BEEP0_CFG = (BEEP0_CFG & ~(0xFDFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFDFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__BEEP0_CFG_SEQREPEAT </item>
//    <item> SFDITEM_FIELD__BEEP0_CFG_EN </item>
//    <item> SFDITEM_FIELD__BEEP0_CFG_ASTARTIRQ </item>
//    <item> SFDITEM_FIELD__BEEP0_CFG_AENDIRQ </item>
//    <item> SFDITEM_FIELD__BEEP0_CFG_BSTARTIRQ </item>
//    <item> SFDITEM_FIELD__BEEP0_CFG_BENDIRQ </item>
//    <item> SFDITEM_FIELD__BEEP0_CFG_SEQNEARENDIRQ </item>
//    <item> SFDITEM_FIELD__BEEP0_CFG_SEQATENDIRQ </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: BEEP0_STAT  -------------------------------
// SVD Line: 4719

unsigned short BEEP0_STAT __AT (0x40005C04);



// ----------------------------  Field Item: BEEP0_STAT_SEQREMAIN  --------------------------------
// SVD Line: 4726

//  <item> SFDITEM_FIELD__BEEP0_STAT_SEQREMAIN
//    <name> SEQREMAIN </name>
//    <r> 
//    <i> [Bits 7..0] RO (@ 0x40005C04) Remaining tone-pair sequence iterations to play in SEQ mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((BEEP0_STAT >> 0) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: BEEP0_STAT_BUSY  ----------------------------------
// SVD Line: 4733

//  <item> SFDITEM_FIELD__BEEP0_STAT_BUSY
//    <name> BUSY </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x40005C04) Beeper is busy </i>
//    <check> 
//      <loc> ( (unsigned short) BEEP0_STAT ) </loc>
//      <o.8..8> BUSY
//    </check>
//  </item>
//  


// -----------------------------  Field Item: BEEP0_STAT_ASTARTED  --------------------------------
// SVD Line: 4740

//  <item> SFDITEM_FIELD__BEEP0_STAT_ASTARTED
//    <name> ASTARTED </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40005C04) Tone A has started </i>
//    <check> 
//      <loc> ( (unsigned short) BEEP0_STAT ) </loc>
//      <o.10..10> ASTARTED
//    </check>
//  </item>
//  


// ------------------------------  Field Item: BEEP0_STAT_AENDED  ---------------------------------
// SVD Line: 4753

//  <item> SFDITEM_FIELD__BEEP0_STAT_AENDED
//    <name> AENDED </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40005C04) Tone A has ended </i>
//    <check> 
//      <loc> ( (unsigned short) BEEP0_STAT ) </loc>
//      <o.11..11> AENDED
//    </check>
//  </item>
//  


// -----------------------------  Field Item: BEEP0_STAT_BSTARTED  --------------------------------
// SVD Line: 4766

//  <item> SFDITEM_FIELD__BEEP0_STAT_BSTARTED
//    <name> BSTARTED </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40005C04) Tone B has started </i>
//    <check> 
//      <loc> ( (unsigned short) BEEP0_STAT ) </loc>
//      <o.12..12> BSTARTED
//    </check>
//  </item>
//  


// ------------------------------  Field Item: BEEP0_STAT_BENDED  ---------------------------------
// SVD Line: 4779

//  <item> SFDITEM_FIELD__BEEP0_STAT_BENDED
//    <name> BENDED </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40005C04) Tone B has ended </i>
//    <check> 
//      <loc> ( (unsigned short) BEEP0_STAT ) </loc>
//      <o.13..13> BENDED
//    </check>
//  </item>
//  


// ----------------------------  Field Item: BEEP0_STAT_SEQNEAREND  -------------------------------
// SVD Line: 4792

//  <item> SFDITEM_FIELD__BEEP0_STAT_SEQNEAREND
//    <name> SEQNEAREND </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40005C04) Sequencer last tone-pair has started </i>
//    <check> 
//      <loc> ( (unsigned short) BEEP0_STAT ) </loc>
//      <o.14..14> SEQNEAREND
//    </check>
//  </item>
//  


// -----------------------------  Field Item: BEEP0_STAT_SEQENDED  --------------------------------
// SVD Line: 4805

//  <item> SFDITEM_FIELD__BEEP0_STAT_SEQENDED
//    <name> SEQENDED </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40005C04) Sequencer has ended </i>
//    <check> 
//      <loc> ( (unsigned short) BEEP0_STAT ) </loc>
//      <o.15..15> SEQENDED
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: BEEP0_STAT  -----------------------------------
// SVD Line: 4719

//  <rtree> SFDITEM_REG__BEEP0_STAT
//    <name> STAT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40005C04) Beeper status </i>
//    <loc> ( (unsigned short)((BEEP0_STAT >> 0) & 0xFFFF), ((BEEP0_STAT = (BEEP0_STAT & ~(0xFC00UL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFC00) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__BEEP0_STAT_SEQREMAIN </item>
//    <item> SFDITEM_FIELD__BEEP0_STAT_BUSY </item>
//    <item> SFDITEM_FIELD__BEEP0_STAT_ASTARTED </item>
//    <item> SFDITEM_FIELD__BEEP0_STAT_AENDED </item>
//    <item> SFDITEM_FIELD__BEEP0_STAT_BSTARTED </item>
//    <item> SFDITEM_FIELD__BEEP0_STAT_BENDED </item>
//    <item> SFDITEM_FIELD__BEEP0_STAT_SEQNEAREND </item>
//    <item> SFDITEM_FIELD__BEEP0_STAT_SEQENDED </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: BEEP0_TONEA  -------------------------------
// SVD Line: 4820

unsigned short BEEP0_TONEA __AT (0x40005C08);



// -------------------------------  Field Item: BEEP0_TONEA_DUR  ----------------------------------
// SVD Line: 4827

//  <item> SFDITEM_FIELD__BEEP0_TONEA_DUR
//    <name> DUR </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40005C08) Tone duration </i>
//    <edit> 
//      <loc> ( (unsigned char)((BEEP0_TONEA >> 0) & 0xFF), ((BEEP0_TONEA = (BEEP0_TONEA & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: BEEP0_TONEA_FREQ  ----------------------------------
// SVD Line: 4834

//  <item> SFDITEM_FIELD__BEEP0_TONEA_FREQ
//    <name> FREQ </name>
//    <rw> 
//    <i> [Bits 14..8] RW (@ 0x40005C08) Tone frequency </i>
//    <edit> 
//      <loc> ( (unsigned char)((BEEP0_TONEA >> 8) & 0x7F), ((BEEP0_TONEA = (BEEP0_TONEA & ~(0x7FUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: BEEP0_TONEA_DIS  ----------------------------------
// SVD Line: 4841

//  <item> SFDITEM_FIELD__BEEP0_TONEA_DIS
//    <name> DIS </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40005C08) Output disable </i>
//    <check> 
//      <loc> ( (unsigned short) BEEP0_TONEA ) </loc>
//      <o.15..15> DIS
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: BEEP0_TONEA  ----------------------------------
// SVD Line: 4820

//  <rtree> SFDITEM_REG__BEEP0_TONEA
//    <name> TONEA </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40005C08) Tone A Data </i>
//    <loc> ( (unsigned short)((BEEP0_TONEA >> 0) & 0xFFFF), ((BEEP0_TONEA = (BEEP0_TONEA & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__BEEP0_TONEA_DUR </item>
//    <item> SFDITEM_FIELD__BEEP0_TONEA_FREQ </item>
//    <item> SFDITEM_FIELD__BEEP0_TONEA_DIS </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: BEEP0_TONEB  -------------------------------
// SVD Line: 4850

unsigned short BEEP0_TONEB __AT (0x40005C0C);



// -------------------------------  Field Item: BEEP0_TONEB_DUR  ----------------------------------
// SVD Line: 4857

//  <item> SFDITEM_FIELD__BEEP0_TONEB_DUR
//    <name> DUR </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40005C0C) Tone duration </i>
//    <edit> 
//      <loc> ( (unsigned char)((BEEP0_TONEB >> 0) & 0xFF), ((BEEP0_TONEB = (BEEP0_TONEB & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: BEEP0_TONEB_FREQ  ----------------------------------
// SVD Line: 4864

//  <item> SFDITEM_FIELD__BEEP0_TONEB_FREQ
//    <name> FREQ </name>
//    <rw> 
//    <i> [Bits 14..8] RW (@ 0x40005C0C) Tone frequency </i>
//    <edit> 
//      <loc> ( (unsigned char)((BEEP0_TONEB >> 8) & 0x7F), ((BEEP0_TONEB = (BEEP0_TONEB & ~(0x7FUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: BEEP0_TONEB_DIS  ----------------------------------
// SVD Line: 4871

//  <item> SFDITEM_FIELD__BEEP0_TONEB_DIS
//    <name> DIS </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40005C0C) Output disable </i>
//    <check> 
//      <loc> ( (unsigned short) BEEP0_TONEB ) </loc>
//      <o.15..15> DIS
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: BEEP0_TONEB  ----------------------------------
// SVD Line: 4850

//  <rtree> SFDITEM_REG__BEEP0_TONEB
//    <name> TONEB </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40005C0C) Tone B Data </i>
//    <loc> ( (unsigned short)((BEEP0_TONEB >> 0) & 0xFFFF), ((BEEP0_TONEB = (BEEP0_TONEB & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__BEEP0_TONEB_DUR </item>
//    <item> SFDITEM_FIELD__BEEP0_TONEB_FREQ </item>
//    <item> SFDITEM_FIELD__BEEP0_TONEB_DIS </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: BEEP0  -------------------------------------
// SVD Line: 4638

//  <view> BEEP0
//    <name> BEEP0 </name>
//    <item> SFDITEM_REG__BEEP0_CFG </item>
//    <item> SFDITEM_REG__BEEP0_STAT </item>
//    <item> SFDITEM_REG__BEEP0_TONEA </item>
//    <item> SFDITEM_REG__BEEP0_TONEB </item>
//  </view>
//  


// -----------------------------  Register Item Address: ADC0_CFG  --------------------------------
// SVD Line: 4898

unsigned short ADC0_CFG __AT (0x40007000);



// -------------------------------  Field Item: ADC0_CFG_PWRUP  -----------------------------------
// SVD Line: 4905

//  <item> SFDITEM_FIELD__ADC0_CFG_PWRUP
//    <name> PWRUP </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40007000) Powering up the ADC </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_CFG ) </loc>
//      <o.0..0> PWRUP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: ADC0_CFG_VREFSEL  ----------------------------------
// SVD Line: 4918

//  <item> SFDITEM_FIELD__ADC0_CFG_VREFSEL
//    <name> VREFSEL </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40007000) \nTo select Vref as 1.25 V or 2.5 V\n0 : V_2p5 = Vref = 2.5V\n1 : V_1p25 = Vref = 1.25V </i>
//    <combo> 
//      <loc> ( (unsigned short) ADC0_CFG ) </loc>
//      <o.1..1> VREFSEL
//        <0=> 0: V_2p5 = Vref = 2.5V
//        <1=> 1: V_1p25 = Vref = 1.25V
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: ADC0_CFG_REFBUFEN  ---------------------------------
// SVD Line: 4937

//  <item> SFDITEM_FIELD__ADC0_CFG_REFBUFEN
//    <name> REFBUFEN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40007000) \nTo enable internal reference buffer\n0 : EN000 = External reference is used\n1 : EN001 = Reference buffer is enabled </i>
//    <combo> 
//      <loc> ( (unsigned short) ADC0_CFG ) </loc>
//      <o.2..2> REFBUFEN
//        <0=> 0: EN000 = External reference is used
//        <1=> 1: EN001 = Reference buffer is enabled
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: ADC0_CFG_EN  ------------------------------------
// SVD Line: 4956

//  <item> SFDITEM_FIELD__ADC0_CFG_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40007000) To enable ADC subsystem </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_CFG ) </loc>
//      <o.4..4> EN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: ADC0_CFG_STARTCAL  ---------------------------------
// SVD Line: 4969

//  <item> SFDITEM_FIELD__ADC0_CFG_STARTCAL
//    <name> STARTCAL </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40007000) To start a new offset calibration cycle </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_CFG ) </loc>
//      <o.5..5> STARTCAL
//    </check>
//  </item>
//  


// --------------------------------  Field Item: ADC0_CFG_RST  ------------------------------------
// SVD Line: 4982

//  <item> SFDITEM_FIELD__ADC0_CFG_RST
//    <name> RST </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40007000) Resets internal buffers and registers when high </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_CFG ) </loc>
//      <o.6..6> RST
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC0_CFG_SINKEN  ----------------------------------
// SVD Line: 4995

//  <item> SFDITEM_FIELD__ADC0_CFG_SINKEN
//    <name> SINKEN </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40007000) To enable additional 50 uA sink current capability @1.25 V, 100 uA current capability @2.5 V </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_CFG ) </loc>
//      <o.7..7> SINKEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC0_CFG_TMPEN  -----------------------------------
// SVD Line: 5008

//  <item> SFDITEM_FIELD__ADC0_CFG_TMPEN
//    <name> TMPEN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40007000) To power up temperature sensor </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_CFG ) </loc>
//      <o.8..8> TMPEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: ADC0_CFG_FAST_DISCH  --------------------------------
// SVD Line: 5021

//  <item> SFDITEM_FIELD__ADC0_CFG_FAST_DISCH
//    <name> FAST_DISCH </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40007000) For fast switchover of Vref from higher to lower reference voltage </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_CFG ) </loc>
//      <o.9..9> FAST_DISCH
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: ADC0_CFG  ------------------------------------
// SVD Line: 4898

//  <rtree> SFDITEM_REG__ADC0_CFG
//    <name> CFG </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40007000) ADC Configuration </i>
//    <loc> ( (unsigned short)((ADC0_CFG >> 0) & 0xFFFF), ((ADC0_CFG = (ADC0_CFG & ~(0x3F7UL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3F7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC0_CFG_PWRUP </item>
//    <item> SFDITEM_FIELD__ADC0_CFG_VREFSEL </item>
//    <item> SFDITEM_FIELD__ADC0_CFG_REFBUFEN </item>
//    <item> SFDITEM_FIELD__ADC0_CFG_EN </item>
//    <item> SFDITEM_FIELD__ADC0_CFG_STARTCAL </item>
//    <item> SFDITEM_FIELD__ADC0_CFG_RST </item>
//    <item> SFDITEM_FIELD__ADC0_CFG_SINKEN </item>
//    <item> SFDITEM_FIELD__ADC0_CFG_TMPEN </item>
//    <item> SFDITEM_FIELD__ADC0_CFG_FAST_DISCH </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC0_PWRUP  -------------------------------
// SVD Line: 5036

unsigned short ADC0_PWRUP __AT (0x40007004);



// -------------------------------  Field Item: ADC0_PWRUP_WAIT  ----------------------------------
// SVD Line: 5043

//  <item> SFDITEM_FIELD__ADC0_PWRUP_WAIT
//    <name> WAIT </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x40007004) Program this with 526/PCLKDIVCNT </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC0_PWRUP >> 0) & 0x3FF), ((ADC0_PWRUP = (ADC0_PWRUP & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: ADC0_PWRUP  -----------------------------------
// SVD Line: 5036

//  <rtree> SFDITEM_REG__ADC0_PWRUP
//    <name> PWRUP </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40007004) ADC Power-up Time </i>
//    <loc> ( (unsigned short)((ADC0_PWRUP >> 0) & 0xFFFF), ((ADC0_PWRUP = (ADC0_PWRUP & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC0_PWRUP_WAIT </item>
//  </rtree>
//  


// --------------------------  Register Item Address: ADC0_CAL_WORD  ------------------------------
// SVD Line: 5058

unsigned short ADC0_CAL_WORD __AT (0x40007008);



// -----------------------------  Field Item: ADC0_CAL_WORD_VALUE  --------------------------------
// SVD Line: 5065

//  <item> SFDITEM_FIELD__ADC0_CAL_WORD_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 6..0] RW (@ 0x40007008) Offset calibration word </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC0_CAL_WORD >> 0) & 0x7F), ((ADC0_CAL_WORD = (ADC0_CAL_WORD & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: ADC0_CAL_WORD  ---------------------------------
// SVD Line: 5058

//  <rtree> SFDITEM_REG__ADC0_CAL_WORD
//    <name> CAL_WORD </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40007008) Calibration Word </i>
//    <loc> ( (unsigned short)((ADC0_CAL_WORD >> 0) & 0xFFFF), ((ADC0_CAL_WORD = (ADC0_CAL_WORD & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC0_CAL_WORD_VALUE </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: ADC0_CNV_CFG  ------------------------------
// SVD Line: 5080

unsigned short ADC0_CNV_CFG __AT (0x4000700C);



// ------------------------------  Field Item: ADC0_CNV_CFG_SEL  ----------------------------------
// SVD Line: 5087

//  <item> SFDITEM_FIELD__ADC0_CNV_CFG_SEL
//    <name> SEL </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000700C) To select channel(s) to convert </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC0_CNV_CFG >> 0) & 0xFF), ((ADC0_CNV_CFG = (ADC0_CNV_CFG & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: ADC0_CNV_CFG_BAT  ----------------------------------
// SVD Line: 5100

//  <item> SFDITEM_FIELD__ADC0_CNV_CFG_BAT
//    <name> BAT </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4000700C) To enable battery monitoring </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_CNV_CFG ) </loc>
//      <o.8..8> BAT
//    </check>
//  </item>
//  


// ------------------------------  Field Item: ADC0_CNV_CFG_TMP  ----------------------------------
// SVD Line: 5113

//  <item> SFDITEM_FIELD__ADC0_CNV_CFG_TMP
//    <name> TMP </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4000700C) To select temperature measurement 1 </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_CNV_CFG ) </loc>
//      <o.9..9> TMP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: ADC0_CNV_CFG_TMP2  ---------------------------------
// SVD Line: 5126

//  <item> SFDITEM_FIELD__ADC0_CNV_CFG_TMP2
//    <name> TMP2 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4000700C) To select temperature measurement 2 </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_CNV_CFG ) </loc>
//      <o.10..10> TMP2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC0_CNV_CFG_AUTOMODE  -------------------------------
// SVD Line: 5139

//  <item> SFDITEM_FIELD__ADC0_CNV_CFG_AUTOMODE
//    <name> AUTOMODE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4000700C) To enable auto mode </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_CNV_CFG ) </loc>
//      <o.12..12> AUTOMODE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: ADC0_CNV_CFG_DMAEN  ---------------------------------
// SVD Line: 5152

//  <item> SFDITEM_FIELD__ADC0_CNV_CFG_DMAEN
//    <name> DMAEN </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4000700C) To enable DMA channel </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_CNV_CFG ) </loc>
//      <o.13..13> DMAEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: ADC0_CNV_CFG_SINGLE  --------------------------------
// SVD Line: 5165

//  <item> SFDITEM_FIELD__ADC0_CNV_CFG_SINGLE
//    <name> SINGLE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4000700C) Set to start single conversion </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_CNV_CFG ) </loc>
//      <o.14..14> SINGLE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: ADC0_CNV_CFG_MULTI  ---------------------------------
// SVD Line: 5178

//  <item> SFDITEM_FIELD__ADC0_CNV_CFG_MULTI
//    <name> MULTI </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4000700C) Set to start multiple conversions </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_CNV_CFG ) </loc>
//      <o.15..15> MULTI
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: ADC0_CNV_CFG  ----------------------------------
// SVD Line: 5080

//  <rtree> SFDITEM_REG__ADC0_CNV_CFG
//    <name> CNV_CFG </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000700C) ADC Conversion Configuration </i>
//    <loc> ( (unsigned short)((ADC0_CNV_CFG >> 0) & 0xFFFF), ((ADC0_CNV_CFG = (ADC0_CNV_CFG & ~(0xF7FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xF7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC0_CNV_CFG_SEL </item>
//    <item> SFDITEM_FIELD__ADC0_CNV_CFG_BAT </item>
//    <item> SFDITEM_FIELD__ADC0_CNV_CFG_TMP </item>
//    <item> SFDITEM_FIELD__ADC0_CNV_CFG_TMP2 </item>
//    <item> SFDITEM_FIELD__ADC0_CNV_CFG_AUTOMODE </item>
//    <item> SFDITEM_FIELD__ADC0_CNV_CFG_DMAEN </item>
//    <item> SFDITEM_FIELD__ADC0_CNV_CFG_SINGLE </item>
//    <item> SFDITEM_FIELD__ADC0_CNV_CFG_MULTI </item>
//  </rtree>
//  


// --------------------------  Register Item Address: ADC0_CNV_TIME  ------------------------------
// SVD Line: 5193

unsigned short ADC0_CNV_TIME __AT (0x40007010);



// ---------------------------  Field Item: ADC0_CNV_TIME_SAMPTIME  -------------------------------
// SVD Line: 5200

//  <item> SFDITEM_FIELD__ADC0_CNV_TIME_SAMPTIME
//    <name> SAMPTIME </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40007010) Number of clock cycles (ACLK) required for sampling </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC0_CNV_TIME >> 0) & 0xFF), ((ADC0_CNV_TIME = (ADC0_CNV_TIME & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: ADC0_CNV_TIME_DLY  ---------------------------------
// SVD Line: 5213

//  <item> SFDITEM_FIELD__ADC0_CNV_TIME_DLY
//    <name> DLY </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40007010) Delay between two consecutive conversions in terms of number of ACLK cycles </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC0_CNV_TIME >> 8) & 0xFF), ((ADC0_CNV_TIME = (ADC0_CNV_TIME & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: ADC0_CNV_TIME  ---------------------------------
// SVD Line: 5193

//  <rtree> SFDITEM_REG__ADC0_CNV_TIME
//    <name> CNV_TIME </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40007010) ADC Conversion Time </i>
//    <loc> ( (unsigned short)((ADC0_CNV_TIME >> 0) & 0xFFFF), ((ADC0_CNV_TIME = (ADC0_CNV_TIME & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC0_CNV_TIME_SAMPTIME </item>
//    <item> SFDITEM_FIELD__ADC0_CNV_TIME_DLY </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: ADC0_AVG_CFG  ------------------------------
// SVD Line: 5228

unsigned short ADC0_AVG_CFG __AT (0x40007014);



// -----------------------------  Field Item: ADC0_AVG_CFG_FACTOR  --------------------------------
// SVD Line: 5235

//  <item> SFDITEM_FIELD__ADC0_AVG_CFG_FACTOR
//    <name> FACTOR </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40007014) Program averaging factor for averaging enabled channels (1-256) </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC0_AVG_CFG >> 0) & 0xFF), ((ADC0_AVG_CFG = (ADC0_AVG_CFG & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC0_AVG_CFG_OS  ----------------------------------
// SVD Line: 5248

//  <item> SFDITEM_FIELD__ADC0_AVG_CFG_OS
//    <name> OS </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40007014) Enable oversampling </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_AVG_CFG ) </loc>
//      <o.14..14> OS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC0_AVG_CFG_EN  ----------------------------------
// SVD Line: 5261

//  <item> SFDITEM_FIELD__ADC0_AVG_CFG_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40007014) To enable averaging on Channels enabled in enable register </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_AVG_CFG ) </loc>
//      <o.15..15> EN
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: ADC0_AVG_CFG  ----------------------------------
// SVD Line: 5228

//  <rtree> SFDITEM_REG__ADC0_AVG_CFG
//    <name> AVG_CFG </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40007014) Averaging Configuration </i>
//    <loc> ( (unsigned short)((ADC0_AVG_CFG >> 0) & 0xFFFF), ((ADC0_AVG_CFG = (ADC0_AVG_CFG & ~(0xC0FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xC0FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC0_AVG_CFG_FACTOR </item>
//    <item> SFDITEM_FIELD__ADC0_AVG_CFG_OS </item>
//    <item> SFDITEM_FIELD__ADC0_AVG_CFG_EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: ADC0_IRQ_EN  -------------------------------
// SVD Line: 5276

unsigned short ADC0_IRQ_EN __AT (0x40007020);



// -----------------------------  Field Item: ADC0_IRQ_EN_CNVDONE  --------------------------------
// SVD Line: 5283

//  <item> SFDITEM_FIELD__ADC0_IRQ_EN_CNVDONE
//    <name> CNVDONE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40007020) Set it to enable interrupt after conversion is done </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_IRQ_EN ) </loc>
//      <o.0..0> CNVDONE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: ADC0_IRQ_EN_CALDONE  --------------------------------
// SVD Line: 5296

//  <item> SFDITEM_FIELD__ADC0_IRQ_EN_CALDONE
//    <name> CALDONE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40007020) Set it to enable interrupt for calibration done </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_IRQ_EN ) </loc>
//      <o.10..10> CALDONE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC0_IRQ_EN_OVF  ----------------------------------
// SVD Line: 5309

//  <item> SFDITEM_FIELD__ADC0_IRQ_EN_OVF
//    <name> OVF </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40007020) Set to enable interrupt in case of overflow </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_IRQ_EN ) </loc>
//      <o.11..11> OVF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: ADC0_IRQ_EN_ALERT  ---------------------------------
// SVD Line: 5322

//  <item> SFDITEM_FIELD__ADC0_IRQ_EN_ALERT
//    <name> ALERT </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40007020) Set to enable interrupt on crossing lower or higher limit </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_IRQ_EN ) </loc>
//      <o.12..12> ALERT
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC0_IRQ_EN_RDY  ----------------------------------
// SVD Line: 5335

//  <item> SFDITEM_FIELD__ADC0_IRQ_EN_RDY
//    <name> RDY </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40007020) Set to enable interrupt when ADC is ready to convert </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_IRQ_EN ) </loc>
//      <o.13..13> RDY
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: ADC0_IRQ_EN  ----------------------------------
// SVD Line: 5276

//  <rtree> SFDITEM_REG__ADC0_IRQ_EN
//    <name> IRQ_EN </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40007020) Interrupt Enable </i>
//    <loc> ( (unsigned short)((ADC0_IRQ_EN >> 0) & 0xFFFF), ((ADC0_IRQ_EN = (ADC0_IRQ_EN & ~(0x3C01UL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3C01) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC0_IRQ_EN_CNVDONE </item>
//    <item> SFDITEM_FIELD__ADC0_IRQ_EN_CALDONE </item>
//    <item> SFDITEM_FIELD__ADC0_IRQ_EN_OVF </item>
//    <item> SFDITEM_FIELD__ADC0_IRQ_EN_ALERT </item>
//    <item> SFDITEM_FIELD__ADC0_IRQ_EN_RDY </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC0_STAT  --------------------------------
// SVD Line: 5350

unsigned short ADC0_STAT __AT (0x40007024);



// -------------------------------  Field Item: ADC0_STAT_DONE0  ----------------------------------
// SVD Line: 5357

//  <item> SFDITEM_FIELD__ADC0_STAT_DONE0
//    <name> DONE0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40007024) Indicates conversion done on Channel 0 </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_STAT ) </loc>
//      <o.0..0> DONE0
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC0_STAT_DONE1  ----------------------------------
// SVD Line: 5370

//  <item> SFDITEM_FIELD__ADC0_STAT_DONE1
//    <name> DONE1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40007024) Indicates conversion done on Channel 1 </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_STAT ) </loc>
//      <o.1..1> DONE1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC0_STAT_DONE2  ----------------------------------
// SVD Line: 5383

//  <item> SFDITEM_FIELD__ADC0_STAT_DONE2
//    <name> DONE2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40007024) Indicates conversion done on Channel 2 </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_STAT ) </loc>
//      <o.2..2> DONE2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC0_STAT_DONE3  ----------------------------------
// SVD Line: 5396

//  <item> SFDITEM_FIELD__ADC0_STAT_DONE3
//    <name> DONE3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40007024) Indicates conversion done on Channel 3 </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_STAT ) </loc>
//      <o.3..3> DONE3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC0_STAT_DONE4  ----------------------------------
// SVD Line: 5409

//  <item> SFDITEM_FIELD__ADC0_STAT_DONE4
//    <name> DONE4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40007024) Indicates conversion done on Channel 4 </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_STAT ) </loc>
//      <o.4..4> DONE4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC0_STAT_DONE5  ----------------------------------
// SVD Line: 5422

//  <item> SFDITEM_FIELD__ADC0_STAT_DONE5
//    <name> DONE5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40007024) Indicates conversion done on Channel 5 </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_STAT ) </loc>
//      <o.5..5> DONE5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC0_STAT_DONE6  ----------------------------------
// SVD Line: 5435

//  <item> SFDITEM_FIELD__ADC0_STAT_DONE6
//    <name> DONE6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40007024) Indicates conversion done on Channel 6 </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_STAT ) </loc>
//      <o.6..6> DONE6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC0_STAT_DONE7  ----------------------------------
// SVD Line: 5448

//  <item> SFDITEM_FIELD__ADC0_STAT_DONE7
//    <name> DONE7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40007024) Indicates conversion done on Channel 7 </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_STAT ) </loc>
//      <o.7..7> DONE7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: ADC0_STAT_BATDONE  ---------------------------------
// SVD Line: 5461

//  <item> SFDITEM_FIELD__ADC0_STAT_BATDONE
//    <name> BATDONE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40007024) Indicates conversion done for battery monitoring </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_STAT ) </loc>
//      <o.8..8> BATDONE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: ADC0_STAT_TMPDONE  ---------------------------------
// SVD Line: 5474

//  <item> SFDITEM_FIELD__ADC0_STAT_TMPDONE
//    <name> TMPDONE </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40007024) Indicates conversion is done for temperature sensing </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_STAT ) </loc>
//      <o.9..9> TMPDONE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: ADC0_STAT_TMP2DONE  ---------------------------------
// SVD Line: 5487

//  <item> SFDITEM_FIELD__ADC0_STAT_TMP2DONE
//    <name> TMP2DONE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40007024) Indicates conversion is done for temperature sensing 2 </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_STAT ) </loc>
//      <o.10..10> TMP2DONE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: ADC0_STAT_CALDONE  ---------------------------------
// SVD Line: 5500

//  <item> SFDITEM_FIELD__ADC0_STAT_CALDONE
//    <name> CALDONE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40007024) Indicates calibration is done </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_STAT ) </loc>
//      <o.14..14> CALDONE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: ADC0_STAT_RDY  -----------------------------------
// SVD Line: 5513

//  <item> SFDITEM_FIELD__ADC0_STAT_RDY
//    <name> RDY </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40007024) Indicates ADC is ready to start converting, when using external reference buffer </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_STAT ) </loc>
//      <o.15..15> RDY
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: ADC0_STAT  -----------------------------------
// SVD Line: 5350

//  <rtree> SFDITEM_REG__ADC0_STAT
//    <name> STAT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40007024) ADC Status </i>
//    <loc> ( (unsigned short)((ADC0_STAT >> 0) & 0xFFFF), ((ADC0_STAT = (ADC0_STAT & ~(0xC7FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xC7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC0_STAT_DONE0 </item>
//    <item> SFDITEM_FIELD__ADC0_STAT_DONE1 </item>
//    <item> SFDITEM_FIELD__ADC0_STAT_DONE2 </item>
//    <item> SFDITEM_FIELD__ADC0_STAT_DONE3 </item>
//    <item> SFDITEM_FIELD__ADC0_STAT_DONE4 </item>
//    <item> SFDITEM_FIELD__ADC0_STAT_DONE5 </item>
//    <item> SFDITEM_FIELD__ADC0_STAT_DONE6 </item>
//    <item> SFDITEM_FIELD__ADC0_STAT_DONE7 </item>
//    <item> SFDITEM_FIELD__ADC0_STAT_BATDONE </item>
//    <item> SFDITEM_FIELD__ADC0_STAT_TMPDONE </item>
//    <item> SFDITEM_FIELD__ADC0_STAT_TMP2DONE </item>
//    <item> SFDITEM_FIELD__ADC0_STAT_CALDONE </item>
//    <item> SFDITEM_FIELD__ADC0_STAT_RDY </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: ADC0_OVF  --------------------------------
// SVD Line: 5528

unsigned short ADC0_OVF __AT (0x40007028);



// --------------------------------  Field Item: ADC0_OVF_CH0  ------------------------------------
// SVD Line: 5535

//  <item> SFDITEM_FIELD__ADC0_OVF_CH0
//    <name> CH0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40007028) Indicates overflow in Channel 0 output register </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_OVF ) </loc>
//      <o.0..0> CH0
//    </check>
//  </item>
//  


// --------------------------------  Field Item: ADC0_OVF_CH1  ------------------------------------
// SVD Line: 5548

//  <item> SFDITEM_FIELD__ADC0_OVF_CH1
//    <name> CH1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40007028) Indicates overflow in Channel 1 output register </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_OVF ) </loc>
//      <o.1..1> CH1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: ADC0_OVF_CH2  ------------------------------------
// SVD Line: 5561

//  <item> SFDITEM_FIELD__ADC0_OVF_CH2
//    <name> CH2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40007028) Indicates overflow in Channel 2 output register </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_OVF ) </loc>
//      <o.2..2> CH2
//    </check>
//  </item>
//  


// --------------------------------  Field Item: ADC0_OVF_CH3  ------------------------------------
// SVD Line: 5574

//  <item> SFDITEM_FIELD__ADC0_OVF_CH3
//    <name> CH3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40007028) Indicates overflow in Channel 3 output register </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_OVF ) </loc>
//      <o.3..3> CH3
//    </check>
//  </item>
//  


// --------------------------------  Field Item: ADC0_OVF_CH4  ------------------------------------
// SVD Line: 5587

//  <item> SFDITEM_FIELD__ADC0_OVF_CH4
//    <name> CH4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40007028) Indicates overflow in Channel 4 output register </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_OVF ) </loc>
//      <o.4..4> CH4
//    </check>
//  </item>
//  


// --------------------------------  Field Item: ADC0_OVF_CH5  ------------------------------------
// SVD Line: 5600

//  <item> SFDITEM_FIELD__ADC0_OVF_CH5
//    <name> CH5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40007028) Indicates overflow in Channel 5 output register </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_OVF ) </loc>
//      <o.5..5> CH5
//    </check>
//  </item>
//  


// --------------------------------  Field Item: ADC0_OVF_CH6  ------------------------------------
// SVD Line: 5613

//  <item> SFDITEM_FIELD__ADC0_OVF_CH6
//    <name> CH6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40007028) Indicates overflow in Channel 6 output register </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_OVF ) </loc>
//      <o.6..6> CH6
//    </check>
//  </item>
//  


// --------------------------------  Field Item: ADC0_OVF_CH7  ------------------------------------
// SVD Line: 5626

//  <item> SFDITEM_FIELD__ADC0_OVF_CH7
//    <name> CH7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40007028) Indicates overflow in Channel 7 output register </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_OVF ) </loc>
//      <o.7..7> CH7
//    </check>
//  </item>
//  


// --------------------------------  Field Item: ADC0_OVF_BAT  ------------------------------------
// SVD Line: 5639

//  <item> SFDITEM_FIELD__ADC0_OVF_BAT
//    <name> BAT </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40007028) Indicates overflow in Battery monitoring output register </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_OVF ) </loc>
//      <o.8..8> BAT
//    </check>
//  </item>
//  


// --------------------------------  Field Item: ADC0_OVF_TMP  ------------------------------------
// SVD Line: 5652

//  <item> SFDITEM_FIELD__ADC0_OVF_TMP
//    <name> TMP </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40007028) Indicates overflow in Temperature output register </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_OVF ) </loc>
//      <o.9..9> TMP
//    </check>
//  </item>
//  


// --------------------------------  Field Item: ADC0_OVF_TMP2  -----------------------------------
// SVD Line: 5665

//  <item> SFDITEM_FIELD__ADC0_OVF_TMP2
//    <name> TMP2 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40007028) Indicates overflow in Temperature 2 output register </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_OVF ) </loc>
//      <o.10..10> TMP2
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: ADC0_OVF  ------------------------------------
// SVD Line: 5528

//  <rtree> SFDITEM_REG__ADC0_OVF
//    <name> OVF </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40007028) Overflow of Output Registers </i>
//    <loc> ( (unsigned short)((ADC0_OVF >> 0) & 0xFFFF), ((ADC0_OVF = (ADC0_OVF & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC0_OVF_CH0 </item>
//    <item> SFDITEM_FIELD__ADC0_OVF_CH1 </item>
//    <item> SFDITEM_FIELD__ADC0_OVF_CH2 </item>
//    <item> SFDITEM_FIELD__ADC0_OVF_CH3 </item>
//    <item> SFDITEM_FIELD__ADC0_OVF_CH4 </item>
//    <item> SFDITEM_FIELD__ADC0_OVF_CH5 </item>
//    <item> SFDITEM_FIELD__ADC0_OVF_CH6 </item>
//    <item> SFDITEM_FIELD__ADC0_OVF_CH7 </item>
//    <item> SFDITEM_FIELD__ADC0_OVF_BAT </item>
//    <item> SFDITEM_FIELD__ADC0_OVF_TMP </item>
//    <item> SFDITEM_FIELD__ADC0_OVF_TMP2 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC0_ALERT  -------------------------------
// SVD Line: 5680

unsigned short ADC0_ALERT __AT (0x4000702C);



// -------------------------------  Field Item: ADC0_ALERT_HI0  -----------------------------------
// SVD Line: 5687

//  <item> SFDITEM_FIELD__ADC0_ALERT_HI0
//    <name> HI0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000702C) Channel 0 High alert status </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_ALERT ) </loc>
//      <o.0..0> HI0
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC0_ALERT_LO0  -----------------------------------
// SVD Line: 5700

//  <item> SFDITEM_FIELD__ADC0_ALERT_LO0
//    <name> LO0 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000702C) Channel 0 Low alert status </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_ALERT ) </loc>
//      <o.1..1> LO0
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC0_ALERT_HI1  -----------------------------------
// SVD Line: 5713

//  <item> SFDITEM_FIELD__ADC0_ALERT_HI1
//    <name> HI1 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000702C) Channel 1 High alert status </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_ALERT ) </loc>
//      <o.2..2> HI1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC0_ALERT_LO1  -----------------------------------
// SVD Line: 5726

//  <item> SFDITEM_FIELD__ADC0_ALERT_LO1
//    <name> LO1 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000702C) Channel 1 Low alert status </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_ALERT ) </loc>
//      <o.3..3> LO1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC0_ALERT_HI2  -----------------------------------
// SVD Line: 5739

//  <item> SFDITEM_FIELD__ADC0_ALERT_HI2
//    <name> HI2 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000702C) Channel 2 High alert status </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_ALERT ) </loc>
//      <o.4..4> HI2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC0_ALERT_LO2  -----------------------------------
// SVD Line: 5752

//  <item> SFDITEM_FIELD__ADC0_ALERT_LO2
//    <name> LO2 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000702C) Channel 2 Low alert status </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_ALERT ) </loc>
//      <o.5..5> LO2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC0_ALERT_HI3  -----------------------------------
// SVD Line: 5765

//  <item> SFDITEM_FIELD__ADC0_ALERT_HI3
//    <name> HI3 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000702C) Channel 3 High alert status </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_ALERT ) </loc>
//      <o.6..6> HI3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC0_ALERT_LO3  -----------------------------------
// SVD Line: 5778

//  <item> SFDITEM_FIELD__ADC0_ALERT_LO3
//    <name> LO3 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000702C) Channel 3 Low alert status </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_ALERT ) </loc>
//      <o.7..7> LO3
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: ADC0_ALERT  -----------------------------------
// SVD Line: 5680

//  <rtree> SFDITEM_REG__ADC0_ALERT
//    <name> ALERT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000702C) Alert Indication </i>
//    <loc> ( (unsigned short)((ADC0_ALERT >> 0) & 0xFFFF), ((ADC0_ALERT = (ADC0_ALERT & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC0_ALERT_HI0 </item>
//    <item> SFDITEM_FIELD__ADC0_ALERT_LO0 </item>
//    <item> SFDITEM_FIELD__ADC0_ALERT_HI1 </item>
//    <item> SFDITEM_FIELD__ADC0_ALERT_LO1 </item>
//    <item> SFDITEM_FIELD__ADC0_ALERT_HI2 </item>
//    <item> SFDITEM_FIELD__ADC0_ALERT_LO2 </item>
//    <item> SFDITEM_FIELD__ADC0_ALERT_HI3 </item>
//    <item> SFDITEM_FIELD__ADC0_ALERT_LO3 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: ADC0_CH0_OUT  ------------------------------
// SVD Line: 5793

unsigned short ADC0_CH0_OUT __AT (0x40007030);



// -----------------------------  Field Item: ADC0_CH0_OUT_RESULT  --------------------------------
// SVD Line: 5800

//  <item> SFDITEM_FIELD__ADC0_CH0_OUT_RESULT
//    <name> RESULT </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40007030) Conversion result of Channel 0 is stored here </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC0_CH0_OUT >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: ADC0_CH0_OUT  ----------------------------------
// SVD Line: 5793

//  <rtree> SFDITEM_REG__ADC0_CH0_OUT
//    <name> CH0_OUT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40007030) Conversion Result Channel 0 </i>
//    <loc> ( (unsigned short)((ADC0_CH0_OUT >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__ADC0_CH0_OUT_RESULT </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: ADC0_CH1_OUT  ------------------------------
// SVD Line: 5809

unsigned short ADC0_CH1_OUT __AT (0x40007034);



// -----------------------------  Field Item: ADC0_CH1_OUT_RESULT  --------------------------------
// SVD Line: 5816

//  <item> SFDITEM_FIELD__ADC0_CH1_OUT_RESULT
//    <name> RESULT </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40007034) Conversion result of Channel 1 is stored here </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC0_CH1_OUT >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: ADC0_CH1_OUT  ----------------------------------
// SVD Line: 5809

//  <rtree> SFDITEM_REG__ADC0_CH1_OUT
//    <name> CH1_OUT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40007034) Conversion Result Channel 1 </i>
//    <loc> ( (unsigned short)((ADC0_CH1_OUT >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__ADC0_CH1_OUT_RESULT </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: ADC0_CH2_OUT  ------------------------------
// SVD Line: 5825

unsigned short ADC0_CH2_OUT __AT (0x40007038);



// -----------------------------  Field Item: ADC0_CH2_OUT_RESULT  --------------------------------
// SVD Line: 5832

//  <item> SFDITEM_FIELD__ADC0_CH2_OUT_RESULT
//    <name> RESULT </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40007038) Conversion result of Channel 2 is stored here </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC0_CH2_OUT >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: ADC0_CH2_OUT  ----------------------------------
// SVD Line: 5825

//  <rtree> SFDITEM_REG__ADC0_CH2_OUT
//    <name> CH2_OUT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40007038) Conversion Result Channel 2 </i>
//    <loc> ( (unsigned short)((ADC0_CH2_OUT >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__ADC0_CH2_OUT_RESULT </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: ADC0_CH3_OUT  ------------------------------
// SVD Line: 5841

unsigned short ADC0_CH3_OUT __AT (0x4000703C);



// -----------------------------  Field Item: ADC0_CH3_OUT_RESULT  --------------------------------
// SVD Line: 5848

//  <item> SFDITEM_FIELD__ADC0_CH3_OUT_RESULT
//    <name> RESULT </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x4000703C) Conversion result of Channel 3 is stored here </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC0_CH3_OUT >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: ADC0_CH3_OUT  ----------------------------------
// SVD Line: 5841

//  <rtree> SFDITEM_REG__ADC0_CH3_OUT
//    <name> CH3_OUT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000703C) Conversion Result Channel 3 </i>
//    <loc> ( (unsigned short)((ADC0_CH3_OUT >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__ADC0_CH3_OUT_RESULT </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: ADC0_CH4_OUT  ------------------------------
// SVD Line: 5857

unsigned short ADC0_CH4_OUT __AT (0x40007040);



// -----------------------------  Field Item: ADC0_CH4_OUT_RESULT  --------------------------------
// SVD Line: 5864

//  <item> SFDITEM_FIELD__ADC0_CH4_OUT_RESULT
//    <name> RESULT </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40007040) Conversion result of Channel 4 is stored here </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC0_CH4_OUT >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: ADC0_CH4_OUT  ----------------------------------
// SVD Line: 5857

//  <rtree> SFDITEM_REG__ADC0_CH4_OUT
//    <name> CH4_OUT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40007040) Conversion Result Channel 4 </i>
//    <loc> ( (unsigned short)((ADC0_CH4_OUT >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__ADC0_CH4_OUT_RESULT </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: ADC0_CH5_OUT  ------------------------------
// SVD Line: 5873

unsigned short ADC0_CH5_OUT __AT (0x40007044);



// -----------------------------  Field Item: ADC0_CH5_OUT_RESULT  --------------------------------
// SVD Line: 5880

//  <item> SFDITEM_FIELD__ADC0_CH5_OUT_RESULT
//    <name> RESULT </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40007044) Conversion result of Channel 5 is stored here </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC0_CH5_OUT >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: ADC0_CH5_OUT  ----------------------------------
// SVD Line: 5873

//  <rtree> SFDITEM_REG__ADC0_CH5_OUT
//    <name> CH5_OUT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40007044) Conversion Result Channel 5 </i>
//    <loc> ( (unsigned short)((ADC0_CH5_OUT >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__ADC0_CH5_OUT_RESULT </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: ADC0_CH6_OUT  ------------------------------
// SVD Line: 5889

unsigned short ADC0_CH6_OUT __AT (0x40007048);



// -----------------------------  Field Item: ADC0_CH6_OUT_RESULT  --------------------------------
// SVD Line: 5896

//  <item> SFDITEM_FIELD__ADC0_CH6_OUT_RESULT
//    <name> RESULT </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40007048) Conversion result of Channel 6 is stored here </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC0_CH6_OUT >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: ADC0_CH6_OUT  ----------------------------------
// SVD Line: 5889

//  <rtree> SFDITEM_REG__ADC0_CH6_OUT
//    <name> CH6_OUT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40007048) Conversion Result Channel 6 </i>
//    <loc> ( (unsigned short)((ADC0_CH6_OUT >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__ADC0_CH6_OUT_RESULT </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: ADC0_CH7_OUT  ------------------------------
// SVD Line: 5905

unsigned short ADC0_CH7_OUT __AT (0x4000704C);



// -----------------------------  Field Item: ADC0_CH7_OUT_RESULT  --------------------------------
// SVD Line: 5912

//  <item> SFDITEM_FIELD__ADC0_CH7_OUT_RESULT
//    <name> RESULT </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x4000704C) Conversion result of Channel 7 is stored here </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC0_CH7_OUT >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: ADC0_CH7_OUT  ----------------------------------
// SVD Line: 5905

//  <rtree> SFDITEM_REG__ADC0_CH7_OUT
//    <name> CH7_OUT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000704C) Conversion Result Channel 7 </i>
//    <loc> ( (unsigned short)((ADC0_CH7_OUT >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__ADC0_CH7_OUT_RESULT </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: ADC0_BAT_OUT  ------------------------------
// SVD Line: 5921

unsigned short ADC0_BAT_OUT __AT (0x40007050);



// -----------------------------  Field Item: ADC0_BAT_OUT_RESULT  --------------------------------
// SVD Line: 5928

//  <item> SFDITEM_FIELD__ADC0_BAT_OUT_RESULT
//    <name> RESULT </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40007050) Conversion result of battery monitoring is stored here </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC0_BAT_OUT >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: ADC0_BAT_OUT  ----------------------------------
// SVD Line: 5921

//  <rtree> SFDITEM_REG__ADC0_BAT_OUT
//    <name> BAT_OUT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40007050) Battery Monitoring Result </i>
//    <loc> ( (unsigned short)((ADC0_BAT_OUT >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__ADC0_BAT_OUT_RESULT </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: ADC0_TMP_OUT  ------------------------------
// SVD Line: 5937

unsigned short ADC0_TMP_OUT __AT (0x40007054);



// -----------------------------  Field Item: ADC0_TMP_OUT_RESULT  --------------------------------
// SVD Line: 5944

//  <item> SFDITEM_FIELD__ADC0_TMP_OUT_RESULT
//    <name> RESULT </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40007054) Conversion result of Temperature measurement 1 is stored here </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC0_TMP_OUT >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: ADC0_TMP_OUT  ----------------------------------
// SVD Line: 5937

//  <rtree> SFDITEM_REG__ADC0_TMP_OUT
//    <name> TMP_OUT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40007054) Temperature Result </i>
//    <loc> ( (unsigned short)((ADC0_TMP_OUT >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__ADC0_TMP_OUT_RESULT </item>
//  </rtree>
//  


// --------------------------  Register Item Address: ADC0_TMP2_OUT  ------------------------------
// SVD Line: 5953

unsigned short ADC0_TMP2_OUT __AT (0x40007058);



// ----------------------------  Field Item: ADC0_TMP2_OUT_RESULT  --------------------------------
// SVD Line: 5960

//  <item> SFDITEM_FIELD__ADC0_TMP2_OUT_RESULT
//    <name> RESULT </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40007058) Conversion result of Temperature measurement 2 is stored here </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC0_TMP2_OUT >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: ADC0_TMP2_OUT  ---------------------------------
// SVD Line: 5953

//  <rtree> SFDITEM_REG__ADC0_TMP2_OUT
//    <name> TMP2_OUT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40007058) Temperature Result 2 </i>
//    <loc> ( (unsigned short)((ADC0_TMP2_OUT >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__ADC0_TMP2_OUT_RESULT </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: ADC0_DMA_OUT  ------------------------------
// SVD Line: 5969

unsigned short ADC0_DMA_OUT __AT (0x4000705C);



// -----------------------------  Field Item: ADC0_DMA_OUT_RESULT  --------------------------------
// SVD Line: 5976

//  <item> SFDITEM_FIELD__ADC0_DMA_OUT_RESULT
//    <name> RESULT </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x4000705C) Register to store conversion result for DMA </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC0_DMA_OUT >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: ADC0_DMA_OUT  ----------------------------------
// SVD Line: 5969

//  <rtree> SFDITEM_REG__ADC0_DMA_OUT
//    <name> DMA_OUT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000705C) DMA Output Register </i>
//    <loc> ( (unsigned short)((ADC0_DMA_OUT >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__ADC0_DMA_OUT_RESULT </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: ADC0_LIM0_LO  ------------------------------
// SVD Line: 5985

unsigned short ADC0_LIM0_LO __AT (0x40007060);



// -----------------------------  Field Item: ADC0_LIM0_LO_VALUE  ---------------------------------
// SVD Line: 5992

//  <item> SFDITEM_FIELD__ADC0_LIM0_LO_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40007060) Low limit value for Channel 0 </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC0_LIM0_LO >> 0) & 0xFFF), ((ADC0_LIM0_LO = (ADC0_LIM0_LO & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC0_LIM0_LO_EN  ----------------------------------
// SVD Line: 6005

//  <item> SFDITEM_FIELD__ADC0_LIM0_LO_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40007060) To enable low limit comparison on Channel 0 </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_LIM0_LO ) </loc>
//      <o.15..15> EN
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: ADC0_LIM0_LO  ----------------------------------
// SVD Line: 5985

//  <rtree> SFDITEM_REG__ADC0_LIM0_LO
//    <name> LIM0_LO </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40007060) Channel 0 Low Limit </i>
//    <loc> ( (unsigned short)((ADC0_LIM0_LO >> 0) & 0xFFFF), ((ADC0_LIM0_LO = (ADC0_LIM0_LO & ~(0x8FFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x8FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC0_LIM0_LO_VALUE </item>
//    <item> SFDITEM_FIELD__ADC0_LIM0_LO_EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: ADC0_LIM0_HI  ------------------------------
// SVD Line: 6020

unsigned short ADC0_LIM0_HI __AT (0x40007064);



// -----------------------------  Field Item: ADC0_LIM0_HI_VALUE  ---------------------------------
// SVD Line: 6027

//  <item> SFDITEM_FIELD__ADC0_LIM0_HI_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40007064) High limit value for Channel 0 </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC0_LIM0_HI >> 0) & 0xFFF), ((ADC0_LIM0_HI = (ADC0_LIM0_HI & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC0_LIM0_HI_EN  ----------------------------------
// SVD Line: 6040

//  <item> SFDITEM_FIELD__ADC0_LIM0_HI_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40007064) To enable high limit comparison on Channel 0 </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_LIM0_HI ) </loc>
//      <o.15..15> EN
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: ADC0_LIM0_HI  ----------------------------------
// SVD Line: 6020

//  <rtree> SFDITEM_REG__ADC0_LIM0_HI
//    <name> LIM0_HI </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40007064) Channel 0 High Limit </i>
//    <loc> ( (unsigned short)((ADC0_LIM0_HI >> 0) & 0xFFFF), ((ADC0_LIM0_HI = (ADC0_LIM0_HI & ~(0x8FFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x8FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC0_LIM0_HI_VALUE </item>
//    <item> SFDITEM_FIELD__ADC0_LIM0_HI_EN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC0_HYS0  --------------------------------
// SVD Line: 6055

unsigned short ADC0_HYS0 __AT (0x40007068);



// -------------------------------  Field Item: ADC0_HYS0_VALUE  ----------------------------------
// SVD Line: 6062

//  <item> SFDITEM_FIELD__ADC0_HYS0_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 8..0] RW (@ 0x40007068) Hysteresis value for Channel 0 </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC0_HYS0 >> 0) & 0x1FF), ((ADC0_HYS0 = (ADC0_HYS0 & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: ADC0_HYS0_MONCYC  ----------------------------------
// SVD Line: 6075

//  <item> SFDITEM_FIELD__ADC0_HYS0_MONCYC
//    <name> MONCYC </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40007068) Program number of conversion cycles to monitor channel 0 before raising alert </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC0_HYS0 >> 12) & 0x7), ((ADC0_HYS0 = (ADC0_HYS0 & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: ADC0_HYS0_EN  ------------------------------------
// SVD Line: 6088

//  <item> SFDITEM_FIELD__ADC0_HYS0_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40007068) To enable hysteresis for comparison on Channel 0 </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_HYS0 ) </loc>
//      <o.15..15> EN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: ADC0_HYS0  -----------------------------------
// SVD Line: 6055

//  <rtree> SFDITEM_REG__ADC0_HYS0
//    <name> HYS0 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40007068) Channel 0 Hysteresis </i>
//    <loc> ( (unsigned short)((ADC0_HYS0 >> 0) & 0xFFFF), ((ADC0_HYS0 = (ADC0_HYS0 & ~(0xF1FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xF1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC0_HYS0_VALUE </item>
//    <item> SFDITEM_FIELD__ADC0_HYS0_MONCYC </item>
//    <item> SFDITEM_FIELD__ADC0_HYS0_EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: ADC0_LIM1_LO  ------------------------------
// SVD Line: 6103

unsigned short ADC0_LIM1_LO __AT (0x40007070);



// -----------------------------  Field Item: ADC0_LIM1_LO_VALUE  ---------------------------------
// SVD Line: 6110

//  <item> SFDITEM_FIELD__ADC0_LIM1_LO_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40007070) Low limit value for Channel 1 </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC0_LIM1_LO >> 0) & 0xFFF), ((ADC0_LIM1_LO = (ADC0_LIM1_LO & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC0_LIM1_LO_EN  ----------------------------------
// SVD Line: 6123

//  <item> SFDITEM_FIELD__ADC0_LIM1_LO_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40007070) To enable low limit comparison on Channel 1 </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_LIM1_LO ) </loc>
//      <o.15..15> EN
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: ADC0_LIM1_LO  ----------------------------------
// SVD Line: 6103

//  <rtree> SFDITEM_REG__ADC0_LIM1_LO
//    <name> LIM1_LO </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40007070) Channel 1 Low Limit </i>
//    <loc> ( (unsigned short)((ADC0_LIM1_LO >> 0) & 0xFFFF), ((ADC0_LIM1_LO = (ADC0_LIM1_LO & ~(0x8FFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x8FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC0_LIM1_LO_VALUE </item>
//    <item> SFDITEM_FIELD__ADC0_LIM1_LO_EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: ADC0_LIM1_HI  ------------------------------
// SVD Line: 6138

unsigned short ADC0_LIM1_HI __AT (0x40007074);



// -----------------------------  Field Item: ADC0_LIM1_HI_VALUE  ---------------------------------
// SVD Line: 6145

//  <item> SFDITEM_FIELD__ADC0_LIM1_HI_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40007074) High limit value for Channel 1 </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC0_LIM1_HI >> 0) & 0xFFF), ((ADC0_LIM1_HI = (ADC0_LIM1_HI & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC0_LIM1_HI_EN  ----------------------------------
// SVD Line: 6158

//  <item> SFDITEM_FIELD__ADC0_LIM1_HI_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40007074) To enable high limit comparison on Channel 1 </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_LIM1_HI ) </loc>
//      <o.15..15> EN
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: ADC0_LIM1_HI  ----------------------------------
// SVD Line: 6138

//  <rtree> SFDITEM_REG__ADC0_LIM1_HI
//    <name> LIM1_HI </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40007074) Channel 1 High Limit </i>
//    <loc> ( (unsigned short)((ADC0_LIM1_HI >> 0) & 0xFFFF), ((ADC0_LIM1_HI = (ADC0_LIM1_HI & ~(0x8FFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x8FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC0_LIM1_HI_VALUE </item>
//    <item> SFDITEM_FIELD__ADC0_LIM1_HI_EN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC0_HYS1  --------------------------------
// SVD Line: 6173

unsigned short ADC0_HYS1 __AT (0x40007078);



// -------------------------------  Field Item: ADC0_HYS1_VALUE  ----------------------------------
// SVD Line: 6180

//  <item> SFDITEM_FIELD__ADC0_HYS1_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 8..0] RW (@ 0x40007078) Hysteresis value for Channel 1 </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC0_HYS1 >> 0) & 0x1FF), ((ADC0_HYS1 = (ADC0_HYS1 & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: ADC0_HYS1_MONCYC  ----------------------------------
// SVD Line: 6193

//  <item> SFDITEM_FIELD__ADC0_HYS1_MONCYC
//    <name> MONCYC </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40007078) Program number of conversion cycles to monitor Channel 1 before raising alert </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC0_HYS1 >> 12) & 0x7), ((ADC0_HYS1 = (ADC0_HYS1 & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: ADC0_HYS1_EN  ------------------------------------
// SVD Line: 6206

//  <item> SFDITEM_FIELD__ADC0_HYS1_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40007078) To enable hysteresis for comparison on Channel 1 </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_HYS1 ) </loc>
//      <o.15..15> EN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: ADC0_HYS1  -----------------------------------
// SVD Line: 6173

//  <rtree> SFDITEM_REG__ADC0_HYS1
//    <name> HYS1 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40007078) Channel 1 Hysteresis </i>
//    <loc> ( (unsigned short)((ADC0_HYS1 >> 0) & 0xFFFF), ((ADC0_HYS1 = (ADC0_HYS1 & ~(0xF1FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xF1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC0_HYS1_VALUE </item>
//    <item> SFDITEM_FIELD__ADC0_HYS1_MONCYC </item>
//    <item> SFDITEM_FIELD__ADC0_HYS1_EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: ADC0_LIM2_LO  ------------------------------
// SVD Line: 6221

unsigned short ADC0_LIM2_LO __AT (0x40007080);



// -----------------------------  Field Item: ADC0_LIM2_LO_VALUE  ---------------------------------
// SVD Line: 6228

//  <item> SFDITEM_FIELD__ADC0_LIM2_LO_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40007080) Low limit value for Channel 2 </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC0_LIM2_LO >> 0) & 0xFFF), ((ADC0_LIM2_LO = (ADC0_LIM2_LO & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC0_LIM2_LO_EN  ----------------------------------
// SVD Line: 6241

//  <item> SFDITEM_FIELD__ADC0_LIM2_LO_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40007080) To enable low limit comparison on Channel 2 </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_LIM2_LO ) </loc>
//      <o.15..15> EN
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: ADC0_LIM2_LO  ----------------------------------
// SVD Line: 6221

//  <rtree> SFDITEM_REG__ADC0_LIM2_LO
//    <name> LIM2_LO </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40007080) Channel 2 Low Limit </i>
//    <loc> ( (unsigned short)((ADC0_LIM2_LO >> 0) & 0xFFFF), ((ADC0_LIM2_LO = (ADC0_LIM2_LO & ~(0x8FFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x8FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC0_LIM2_LO_VALUE </item>
//    <item> SFDITEM_FIELD__ADC0_LIM2_LO_EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: ADC0_LIM2_HI  ------------------------------
// SVD Line: 6256

unsigned short ADC0_LIM2_HI __AT (0x40007084);



// -----------------------------  Field Item: ADC0_LIM2_HI_VALUE  ---------------------------------
// SVD Line: 6263

//  <item> SFDITEM_FIELD__ADC0_LIM2_HI_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40007084) High limit value for Channel 2 </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC0_LIM2_HI >> 0) & 0xFFF), ((ADC0_LIM2_HI = (ADC0_LIM2_HI & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC0_LIM2_HI_EN  ----------------------------------
// SVD Line: 6276

//  <item> SFDITEM_FIELD__ADC0_LIM2_HI_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40007084) To enable high limit comparison on Channel 2 </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_LIM2_HI ) </loc>
//      <o.15..15> EN
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: ADC0_LIM2_HI  ----------------------------------
// SVD Line: 6256

//  <rtree> SFDITEM_REG__ADC0_LIM2_HI
//    <name> LIM2_HI </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40007084) Channel 2 High Limit </i>
//    <loc> ( (unsigned short)((ADC0_LIM2_HI >> 0) & 0xFFFF), ((ADC0_LIM2_HI = (ADC0_LIM2_HI & ~(0x8FFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x8FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC0_LIM2_HI_VALUE </item>
//    <item> SFDITEM_FIELD__ADC0_LIM2_HI_EN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC0_HYS2  --------------------------------
// SVD Line: 6291

unsigned short ADC0_HYS2 __AT (0x40007088);



// -------------------------------  Field Item: ADC0_HYS2_VALUE  ----------------------------------
// SVD Line: 6298

//  <item> SFDITEM_FIELD__ADC0_HYS2_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 8..0] RW (@ 0x40007088) Hysteresis value for Channel 2 </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC0_HYS2 >> 0) & 0x1FF), ((ADC0_HYS2 = (ADC0_HYS2 & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: ADC0_HYS2_MONCYC  ----------------------------------
// SVD Line: 6311

//  <item> SFDITEM_FIELD__ADC0_HYS2_MONCYC
//    <name> MONCYC </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40007088) Program number of conversion cycles to monitor Channel 2 before raising alert </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC0_HYS2 >> 12) & 0x7), ((ADC0_HYS2 = (ADC0_HYS2 & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: ADC0_HYS2_EN  ------------------------------------
// SVD Line: 6324

//  <item> SFDITEM_FIELD__ADC0_HYS2_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40007088) To enable hysteresis for comparison on Channel 2 </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_HYS2 ) </loc>
//      <o.15..15> EN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: ADC0_HYS2  -----------------------------------
// SVD Line: 6291

//  <rtree> SFDITEM_REG__ADC0_HYS2
//    <name> HYS2 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40007088) Channel 2 Hysteresis </i>
//    <loc> ( (unsigned short)((ADC0_HYS2 >> 0) & 0xFFFF), ((ADC0_HYS2 = (ADC0_HYS2 & ~(0xF1FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xF1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC0_HYS2_VALUE </item>
//    <item> SFDITEM_FIELD__ADC0_HYS2_MONCYC </item>
//    <item> SFDITEM_FIELD__ADC0_HYS2_EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: ADC0_LIM3_LO  ------------------------------
// SVD Line: 6339

unsigned short ADC0_LIM3_LO __AT (0x40007090);



// -----------------------------  Field Item: ADC0_LIM3_LO_VALUE  ---------------------------------
// SVD Line: 6346

//  <item> SFDITEM_FIELD__ADC0_LIM3_LO_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40007090) Low limit value for Channel 3 </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC0_LIM3_LO >> 0) & 0xFFF), ((ADC0_LIM3_LO = (ADC0_LIM3_LO & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC0_LIM3_LO_EN  ----------------------------------
// SVD Line: 6359

//  <item> SFDITEM_FIELD__ADC0_LIM3_LO_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40007090) To enable low limit comparison on Channel 3 </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_LIM3_LO ) </loc>
//      <o.15..15> EN
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: ADC0_LIM3_LO  ----------------------------------
// SVD Line: 6339

//  <rtree> SFDITEM_REG__ADC0_LIM3_LO
//    <name> LIM3_LO </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40007090) Channel 3 Low Limit </i>
//    <loc> ( (unsigned short)((ADC0_LIM3_LO >> 0) & 0xFFFF), ((ADC0_LIM3_LO = (ADC0_LIM3_LO & ~(0x8FFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x8FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC0_LIM3_LO_VALUE </item>
//    <item> SFDITEM_FIELD__ADC0_LIM3_LO_EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: ADC0_LIM3_HI  ------------------------------
// SVD Line: 6374

unsigned short ADC0_LIM3_HI __AT (0x40007094);



// -----------------------------  Field Item: ADC0_LIM3_HI_VALUE  ---------------------------------
// SVD Line: 6381

//  <item> SFDITEM_FIELD__ADC0_LIM3_HI_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40007094) High limit value for Channel 3 </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC0_LIM3_HI >> 0) & 0xFFF), ((ADC0_LIM3_HI = (ADC0_LIM3_HI & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC0_LIM3_HI_EN  ----------------------------------
// SVD Line: 6394

//  <item> SFDITEM_FIELD__ADC0_LIM3_HI_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40007094) To enable high limit comparison on Channel 3 </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_LIM3_HI ) </loc>
//      <o.15..15> EN
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: ADC0_LIM3_HI  ----------------------------------
// SVD Line: 6374

//  <rtree> SFDITEM_REG__ADC0_LIM3_HI
//    <name> LIM3_HI </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40007094) Channel 3 High Limit </i>
//    <loc> ( (unsigned short)((ADC0_LIM3_HI >> 0) & 0xFFFF), ((ADC0_LIM3_HI = (ADC0_LIM3_HI & ~(0x8FFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x8FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC0_LIM3_HI_VALUE </item>
//    <item> SFDITEM_FIELD__ADC0_LIM3_HI_EN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC0_HYS3  --------------------------------
// SVD Line: 6409

unsigned short ADC0_HYS3 __AT (0x40007098);



// -------------------------------  Field Item: ADC0_HYS3_VALUE  ----------------------------------
// SVD Line: 6416

//  <item> SFDITEM_FIELD__ADC0_HYS3_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 8..0] RW (@ 0x40007098) Hysteresis value for Channel 3 </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC0_HYS3 >> 0) & 0x1FF), ((ADC0_HYS3 = (ADC0_HYS3 & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: ADC0_HYS3_MONCYC  ----------------------------------
// SVD Line: 6429

//  <item> SFDITEM_FIELD__ADC0_HYS3_MONCYC
//    <name> MONCYC </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40007098) Program number of conversion cycles to monitor Channel 3 before raising alert </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC0_HYS3 >> 12) & 0x7), ((ADC0_HYS3 = (ADC0_HYS3 & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: ADC0_HYS3_EN  ------------------------------------
// SVD Line: 6442

//  <item> SFDITEM_FIELD__ADC0_HYS3_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40007098) To enable hysteresis for comparison on Channel 3 </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_HYS3 ) </loc>
//      <o.15..15> EN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: ADC0_HYS3  -----------------------------------
// SVD Line: 6409

//  <rtree> SFDITEM_REG__ADC0_HYS3
//    <name> HYS3 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40007098) Channel 3 Hysteresis </i>
//    <loc> ( (unsigned short)((ADC0_HYS3 >> 0) & 0xFFFF), ((ADC0_HYS3 = (ADC0_HYS3 & ~(0xF1FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xF1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC0_HYS3_VALUE </item>
//    <item> SFDITEM_FIELD__ADC0_HYS3_MONCYC </item>
//    <item> SFDITEM_FIELD__ADC0_HYS3_EN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC0_CFG1  --------------------------------
// SVD Line: 6457

unsigned short ADC0_CFG1 __AT (0x400070C0);



// ------------------------------  Field Item: ADC0_CFG1_RBUFLP  ----------------------------------
// SVD Line: 6464

//  <item> SFDITEM_FIELD__ADC0_CFG1_RBUFLP
//    <name> RBUFLP </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400070C0) Enable low-power mode for reference buffer </i>
//    <check> 
//      <loc> ( (unsigned short) ADC0_CFG1 ) </loc>
//      <o.0..0> RBUFLP
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: ADC0_CFG1  -----------------------------------
// SVD Line: 6457

//  <rtree> SFDITEM_REG__ADC0_CFG1
//    <name> CFG1 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x400070C0) Reference Buffer Low Power Mode </i>
//    <loc> ( (unsigned short)((ADC0_CFG1 >> 0) & 0xFFFF), ((ADC0_CFG1 = (ADC0_CFG1 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC0_CFG1_RBUFLP </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: ADC0  -------------------------------------
// SVD Line: 4882

//  <view> ADC0
//    <name> ADC0 </name>
//    <item> SFDITEM_REG__ADC0_CFG </item>
//    <item> SFDITEM_REG__ADC0_PWRUP </item>
//    <item> SFDITEM_REG__ADC0_CAL_WORD </item>
//    <item> SFDITEM_REG__ADC0_CNV_CFG </item>
//    <item> SFDITEM_REG__ADC0_CNV_TIME </item>
//    <item> SFDITEM_REG__ADC0_AVG_CFG </item>
//    <item> SFDITEM_REG__ADC0_IRQ_EN </item>
//    <item> SFDITEM_REG__ADC0_STAT </item>
//    <item> SFDITEM_REG__ADC0_OVF </item>
//    <item> SFDITEM_REG__ADC0_ALERT </item>
//    <item> SFDITEM_REG__ADC0_CH0_OUT </item>
//    <item> SFDITEM_REG__ADC0_CH1_OUT </item>
//    <item> SFDITEM_REG__ADC0_CH2_OUT </item>
//    <item> SFDITEM_REG__ADC0_CH3_OUT </item>
//    <item> SFDITEM_REG__ADC0_CH4_OUT </item>
//    <item> SFDITEM_REG__ADC0_CH5_OUT </item>
//    <item> SFDITEM_REG__ADC0_CH6_OUT </item>
//    <item> SFDITEM_REG__ADC0_CH7_OUT </item>
//    <item> SFDITEM_REG__ADC0_BAT_OUT </item>
//    <item> SFDITEM_REG__ADC0_TMP_OUT </item>
//    <item> SFDITEM_REG__ADC0_TMP2_OUT </item>
//    <item> SFDITEM_REG__ADC0_DMA_OUT </item>
//    <item> SFDITEM_REG__ADC0_LIM0_LO </item>
//    <item> SFDITEM_REG__ADC0_LIM0_HI </item>
//    <item> SFDITEM_REG__ADC0_HYS0 </item>
//    <item> SFDITEM_REG__ADC0_LIM1_LO </item>
//    <item> SFDITEM_REG__ADC0_LIM1_HI </item>
//    <item> SFDITEM_REG__ADC0_HYS1 </item>
//    <item> SFDITEM_REG__ADC0_LIM2_LO </item>
//    <item> SFDITEM_REG__ADC0_LIM2_HI </item>
//    <item> SFDITEM_REG__ADC0_HYS2 </item>
//    <item> SFDITEM_REG__ADC0_LIM3_LO </item>
//    <item> SFDITEM_REG__ADC0_LIM3_HI </item>
//    <item> SFDITEM_REG__ADC0_HYS3 </item>
//    <item> SFDITEM_REG__ADC0_CFG1 </item>
//  </view>
//  


// ----------------------------  Register Item Address: DMA0_STAT  --------------------------------
// SVD Line: 6622

unsigned int DMA0_STAT __AT (0x40010000);



// --------------------------------  Field Item: DMA0_STAT_MEN  -----------------------------------
// SVD Line: 6629

//  <item> SFDITEM_FIELD__DMA0_STAT_MEN
//    <name> MEN </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40010000) Enable status of the controller </i>
//    <check> 
//      <loc> ( (unsigned int) DMA0_STAT ) </loc>
//      <o.0..0> MEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA0_STAT_CHANM1  ----------------------------------
// SVD Line: 6636

//  <item> SFDITEM_FIELD__DMA0_STAT_CHANM1
//    <name> CHANM1 </name>
//    <r> 
//    <i> [Bits 20..16] RO (@ 0x40010000) Number of available DMA channels minus 1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA0_STAT >> 16) & 0x1F) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: DMA0_STAT  -----------------------------------
// SVD Line: 6622

//  <rtree> SFDITEM_REG__DMA0_STAT
//    <name> STAT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010000) DMA Status </i>
//    <loc> ( (unsigned int)((DMA0_STAT >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__DMA0_STAT_MEN </item>
//    <item> SFDITEM_FIELD__DMA0_STAT_CHANM1 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: DMA0_CFG  --------------------------------
// SVD Line: 6645

unsigned int DMA0_CFG __AT (0x40010004);



// --------------------------------  Field Item: DMA0_CFG_MEN  ------------------------------------
// SVD Line: 6652

//  <item> SFDITEM_FIELD__DMA0_CFG_MEN
//    <name> MEN </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40010004) Controller enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA0_CFG ) </loc>
//      <o.0..0> MEN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: DMA0_CFG  ------------------------------------
// SVD Line: 6645

//  <rtree> SFDITEM_REG__DMA0_CFG
//    <name> CFG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010004) DMA Configuration </i>
//    <loc> ( (unsigned int)((DMA0_CFG >> 0) & 0xFFFFFFFF), ((DMA0_CFG = (DMA0_CFG & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA0_CFG_MEN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA0_PDBPTR  -------------------------------
// SVD Line: 6661

unsigned int DMA0_PDBPTR __AT (0x40010008);



// ------------------------------  Field Item: DMA0_PDBPTR_ADDR  ----------------------------------
// SVD Line: 6668

//  <item> SFDITEM_FIELD__DMA0_PDBPTR_ADDR
//    <name> ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010008) Pointer to the base address of the primary data structure </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA0_PDBPTR >> 0) & 0xFFFFFFFF), ((DMA0_PDBPTR = (DMA0_PDBPTR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA0_PDBPTR  ----------------------------------
// SVD Line: 6661

//  <rtree> SFDITEM_REG__DMA0_PDBPTR
//    <name> PDBPTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010008) DMA Channel Primary Control Database Pointer </i>
//    <loc> ( (unsigned int)((DMA0_PDBPTR >> 0) & 0xFFFFFFFF), ((DMA0_PDBPTR = (DMA0_PDBPTR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA0_PDBPTR_ADDR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA0_ADBPTR  -------------------------------
// SVD Line: 6683

unsigned int DMA0_ADBPTR __AT (0x4001000C);



// ------------------------------  Field Item: DMA0_ADBPTR_ADDR  ----------------------------------
// SVD Line: 6690

//  <item> SFDITEM_FIELD__DMA0_ADBPTR_ADDR
//    <name> ADDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x4001000C) Base address of the alternate data structure </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA0_ADBPTR >> 0) & 0xFFFFFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA0_ADBPTR  ----------------------------------
// SVD Line: 6683

//  <rtree> SFDITEM_REG__DMA0_ADBPTR
//    <name> ADBPTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001000C) DMA Channel Alternate Control Database Pointer </i>
//    <loc> ( (unsigned int)((DMA0_ADBPTR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__DMA0_ADBPTR_ADDR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA0_SWREQ  -------------------------------
// SVD Line: 6699

unsigned int DMA0_SWREQ __AT (0x40010014);



// -------------------------------  Field Item: DMA0_SWREQ_CHAN  ----------------------------------
// SVD Line: 6706

//  <item> SFDITEM_FIELD__DMA0_SWREQ_CHAN
//    <name> CHAN </name>
//    <w> 
//    <i> [Bits 24..0] WO (@ 0x40010014) Generate software request </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA0_SWREQ >> 0) & 0x0), ((DMA0_SWREQ = (DMA0_SWREQ & ~(0x1FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA0_SWREQ  -----------------------------------
// SVD Line: 6699

//  <rtree> SFDITEM_REG__DMA0_SWREQ
//    <name> SWREQ </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010014) DMA Channel Software Request </i>
//    <loc> ( (unsigned int)((DMA0_SWREQ >> 0) & 0xFFFFFFFF), ((DMA0_SWREQ = (DMA0_SWREQ & ~(0x1FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA0_SWREQ_CHAN </item>
//  </rtree>
//  


// --------------------------  Register Item Address: DMA0_RMSK_SET  ------------------------------
// SVD Line: 6721

unsigned int DMA0_RMSK_SET __AT (0x40010020);



// -----------------------------  Field Item: DMA0_RMSK_SET_CHAN  ---------------------------------
// SVD Line: 6728

//  <item> SFDITEM_FIELD__DMA0_RMSK_SET_CHAN
//    <name> CHAN </name>
//    <rw> 
//    <i> [Bits 24..0] RW (@ 0x40010020) Mask requests from DMA channels </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA0_RMSK_SET >> 0) & 0x1FFFFFF), ((DMA0_RMSK_SET = (DMA0_RMSK_SET & ~(0x1FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: DMA0_RMSK_SET  ---------------------------------
// SVD Line: 6721

//  <rtree> SFDITEM_REG__DMA0_RMSK_SET
//    <name> RMSK_SET </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010020) DMA Channel Request Mask Set </i>
//    <loc> ( (unsigned int)((DMA0_RMSK_SET >> 0) & 0xFFFFFFFF), ((DMA0_RMSK_SET = (DMA0_RMSK_SET & ~(0x1FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA0_RMSK_SET_CHAN </item>
//  </rtree>
//  


// --------------------------  Register Item Address: DMA0_RMSK_CLR  ------------------------------
// SVD Line: 6743

unsigned int DMA0_RMSK_CLR __AT (0x40010024);



// -----------------------------  Field Item: DMA0_RMSK_CLR_CHAN  ---------------------------------
// SVD Line: 6750

//  <item> SFDITEM_FIELD__DMA0_RMSK_CLR_CHAN
//    <name> CHAN </name>
//    <w> 
//    <i> [Bits 24..0] WO (@ 0x40010024) Clear Request Mask Set bits </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA0_RMSK_CLR >> 0) & 0x0), ((DMA0_RMSK_CLR = (DMA0_RMSK_CLR & ~(0x1FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: DMA0_RMSK_CLR  ---------------------------------
// SVD Line: 6743

//  <rtree> SFDITEM_REG__DMA0_RMSK_CLR
//    <name> RMSK_CLR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010024) DMA Channel Request Mask Clear </i>
//    <loc> ( (unsigned int)((DMA0_RMSK_CLR >> 0) & 0xFFFFFFFF), ((DMA0_RMSK_CLR = (DMA0_RMSK_CLR & ~(0x1FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA0_RMSK_CLR_CHAN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA0_EN_SET  -------------------------------
// SVD Line: 6765

unsigned int DMA0_EN_SET __AT (0x40010028);



// ------------------------------  Field Item: DMA0_EN_SET_CHAN  ----------------------------------
// SVD Line: 6772

//  <item> SFDITEM_FIELD__DMA0_EN_SET_CHAN
//    <name> CHAN </name>
//    <rw> 
//    <i> [Bits 24..0] RW (@ 0x40010028) Enable DMA channels </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA0_EN_SET >> 0) & 0x1FFFFFF), ((DMA0_EN_SET = (DMA0_EN_SET & ~(0x1FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA0_EN_SET  ----------------------------------
// SVD Line: 6765

//  <rtree> SFDITEM_REG__DMA0_EN_SET
//    <name> EN_SET </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010028) DMA Channel Enable Set </i>
//    <loc> ( (unsigned int)((DMA0_EN_SET >> 0) & 0xFFFFFFFF), ((DMA0_EN_SET = (DMA0_EN_SET & ~(0x1FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA0_EN_SET_CHAN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA0_EN_CLR  -------------------------------
// SVD Line: 6787

unsigned int DMA0_EN_CLR __AT (0x4001002C);



// ------------------------------  Field Item: DMA0_EN_CLR_CHAN  ----------------------------------
// SVD Line: 6794

//  <item> SFDITEM_FIELD__DMA0_EN_CLR_CHAN
//    <name> CHAN </name>
//    <w> 
//    <i> [Bits 24..0] WO (@ 0x4001002C) Disable DMA channels </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA0_EN_CLR >> 0) & 0x0), ((DMA0_EN_CLR = (DMA0_EN_CLR & ~(0x1FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA0_EN_CLR  ----------------------------------
// SVD Line: 6787

//  <rtree> SFDITEM_REG__DMA0_EN_CLR
//    <name> EN_CLR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001002C) DMA Channel Enable Clear </i>
//    <loc> ( (unsigned int)((DMA0_EN_CLR >> 0) & 0xFFFFFFFF), ((DMA0_EN_CLR = (DMA0_EN_CLR & ~(0x1FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA0_EN_CLR_CHAN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA0_ALT_SET  ------------------------------
// SVD Line: 6809

unsigned int DMA0_ALT_SET __AT (0x40010030);



// ------------------------------  Field Item: DMA0_ALT_SET_CHAN  ---------------------------------
// SVD Line: 6816

//  <item> SFDITEM_FIELD__DMA0_ALT_SET_CHAN
//    <name> CHAN </name>
//    <rw> 
//    <i> [Bits 24..0] RW (@ 0x40010030) Control structure status / Select alternate structure </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA0_ALT_SET >> 0) & 0x1FFFFFF), ((DMA0_ALT_SET = (DMA0_ALT_SET & ~(0x1FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: DMA0_ALT_SET  ----------------------------------
// SVD Line: 6809

//  <rtree> SFDITEM_REG__DMA0_ALT_SET
//    <name> ALT_SET </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010030) DMA Channel Primary Alternate Set </i>
//    <loc> ( (unsigned int)((DMA0_ALT_SET >> 0) & 0xFFFFFFFF), ((DMA0_ALT_SET = (DMA0_ALT_SET & ~(0x1FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA0_ALT_SET_CHAN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA0_ALT_CLR  ------------------------------
// SVD Line: 6831

unsigned int DMA0_ALT_CLR __AT (0x40010034);



// ------------------------------  Field Item: DMA0_ALT_CLR_CHAN  ---------------------------------
// SVD Line: 6838

//  <item> SFDITEM_FIELD__DMA0_ALT_CLR_CHAN
//    <name> CHAN </name>
//    <w> 
//    <i> [Bits 24..0] WO (@ 0x40010034) Select primary data structure </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA0_ALT_CLR >> 0) & 0x0), ((DMA0_ALT_CLR = (DMA0_ALT_CLR & ~(0x1FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: DMA0_ALT_CLR  ----------------------------------
// SVD Line: 6831

//  <rtree> SFDITEM_REG__DMA0_ALT_CLR
//    <name> ALT_CLR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010034) DMA Channel Primary Alternate Clear </i>
//    <loc> ( (unsigned int)((DMA0_ALT_CLR >> 0) & 0xFFFFFFFF), ((DMA0_ALT_CLR = (DMA0_ALT_CLR & ~(0x1FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA0_ALT_CLR_CHAN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA0_PRI_SET  ------------------------------
// SVD Line: 6853

unsigned int DMA0_PRI_SET __AT (0x40010038);



// ------------------------------  Field Item: DMA0_PRI_SET_CHAN  ---------------------------------
// SVD Line: 6860

//  <item> SFDITEM_FIELD__DMA0_PRI_SET_CHAN
//    <name> CHAN </name>
//    <w> 
//    <i> [Bits 24..0] WO (@ 0x40010038) Configure channel for high priority </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA0_PRI_SET >> 0) & 0x0), ((DMA0_PRI_SET = (DMA0_PRI_SET & ~(0x1FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: DMA0_PRI_SET  ----------------------------------
// SVD Line: 6853

//  <rtree> SFDITEM_REG__DMA0_PRI_SET
//    <name> PRI_SET </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010038) DMA Channel Priority Set </i>
//    <loc> ( (unsigned int)((DMA0_PRI_SET >> 0) & 0xFFFFFFFF), ((DMA0_PRI_SET = (DMA0_PRI_SET & ~(0x1FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA0_PRI_SET_CHAN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA0_PRI_CLR  ------------------------------
// SVD Line: 6875

unsigned int DMA0_PRI_CLR __AT (0x4001003C);



// ----------------------------  Field Item: DMA0_PRI_CLR_CHPRICLR  -------------------------------
// SVD Line: 6882

//  <item> SFDITEM_FIELD__DMA0_PRI_CLR_CHPRICLR
//    <name> CHPRICLR </name>
//    <w> 
//    <i> [Bits 24..0] WO (@ 0x4001003C) Configure channel for default priority level </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA0_PRI_CLR >> 0) & 0x0), ((DMA0_PRI_CLR = (DMA0_PRI_CLR & ~(0x1FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: DMA0_PRI_CLR  ----------------------------------
// SVD Line: 6875

//  <rtree> SFDITEM_REG__DMA0_PRI_CLR
//    <name> PRI_CLR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001003C) DMA Channel Priority Clear </i>
//    <loc> ( (unsigned int)((DMA0_PRI_CLR >> 0) & 0xFFFFFFFF), ((DMA0_PRI_CLR = (DMA0_PRI_CLR & ~(0x1FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA0_PRI_CLR_CHPRICLR </item>
//  </rtree>
//  


// -------------------------  Register Item Address: DMA0_ERRCHNL_CLR  ----------------------------
// SVD Line: 6897

unsigned int DMA0_ERRCHNL_CLR __AT (0x40010048);



// ----------------------------  Field Item: DMA0_ERRCHNL_CLR_CHAN  -------------------------------
// SVD Line: 6904

//  <item> SFDITEM_FIELD__DMA0_ERRCHNL_CLR_CHAN
//    <name> CHAN </name>
//    <rw> 
//    <i> [Bits 24..0] RW (@ 0x40010048) Per channel Bus error status/clear </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA0_ERRCHNL_CLR >> 0) & 0x1FFFFFF), ((DMA0_ERRCHNL_CLR = (DMA0_ERRCHNL_CLR & ~(0x1FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: DMA0_ERRCHNL_CLR  --------------------------------
// SVD Line: 6897

//  <rtree> SFDITEM_REG__DMA0_ERRCHNL_CLR
//    <name> ERRCHNL_CLR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010048) DMA Per Channel Error Clear </i>
//    <loc> ( (unsigned int)((DMA0_ERRCHNL_CLR >> 0) & 0xFFFFFFFF), ((DMA0_ERRCHNL_CLR = (DMA0_ERRCHNL_CLR & ~(0x1FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA0_ERRCHNL_CLR_CHAN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA0_ERR_CLR  ------------------------------
// SVD Line: 6919

unsigned int DMA0_ERR_CLR __AT (0x4001004C);



// ------------------------------  Field Item: DMA0_ERR_CLR_CHAN  ---------------------------------
// SVD Line: 6926

//  <item> SFDITEM_FIELD__DMA0_ERR_CLR_CHAN
//    <name> CHAN </name>
//    <rw> 
//    <i> [Bits 24..0] RW (@ 0x4001004C) Bus error status </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA0_ERR_CLR >> 0) & 0x1FFFFFF), ((DMA0_ERR_CLR = (DMA0_ERR_CLR & ~(0x1FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: DMA0_ERR_CLR  ----------------------------------
// SVD Line: 6919

//  <rtree> SFDITEM_REG__DMA0_ERR_CLR
//    <name> ERR_CLR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001004C) DMA Bus Error Clear </i>
//    <loc> ( (unsigned int)((DMA0_ERR_CLR >> 0) & 0xFFFFFFFF), ((DMA0_ERR_CLR = (DMA0_ERR_CLR & ~(0x1FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA0_ERR_CLR_CHAN </item>
//  </rtree>
//  


// -----------------------  Register Item Address: DMA0_INVALIDDESC_CLR  --------------------------
// SVD Line: 6941

unsigned int DMA0_INVALIDDESC_CLR __AT (0x40010050);



// --------------------------  Field Item: DMA0_INVALIDDESC_CLR_CHAN  -----------------------------
// SVD Line: 6948

//  <item> SFDITEM_FIELD__DMA0_INVALIDDESC_CLR_CHAN
//    <name> CHAN </name>
//    <rw> 
//    <i> [Bits 24..0] RW (@ 0x40010050) Per channel Invalid Descriptor Status/Clear </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA0_INVALIDDESC_CLR >> 0) & 0x1FFFFFF), ((DMA0_INVALIDDESC_CLR = (DMA0_INVALIDDESC_CLR & ~(0x1FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: DMA0_INVALIDDESC_CLR  ------------------------------
// SVD Line: 6941

//  <rtree> SFDITEM_REG__DMA0_INVALIDDESC_CLR
//    <name> INVALIDDESC_CLR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010050) DMA Per Channel Invalid Descriptor Clear </i>
//    <loc> ( (unsigned int)((DMA0_INVALIDDESC_CLR >> 0) & 0xFFFFFFFF), ((DMA0_INVALIDDESC_CLR = (DMA0_INVALIDDESC_CLR & ~(0x1FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA0_INVALIDDESC_CLR_CHAN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA0_BS_SET  -------------------------------
// SVD Line: 6963

unsigned int DMA0_BS_SET __AT (0x40010800);



// ------------------------------  Field Item: DMA0_BS_SET_CHAN  ----------------------------------
// SVD Line: 6970

//  <item> SFDITEM_FIELD__DMA0_BS_SET_CHAN
//    <name> CHAN </name>
//    <rw> 
//    <i> [Bits 24..0] RW (@ 0x40010800) Byte swap status </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA0_BS_SET >> 0) & 0x1FFFFFF), ((DMA0_BS_SET = (DMA0_BS_SET & ~(0x1FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA0_BS_SET  ----------------------------------
// SVD Line: 6963

//  <rtree> SFDITEM_REG__DMA0_BS_SET
//    <name> BS_SET </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010800) DMA Channel Bytes Swap Enable Set </i>
//    <loc> ( (unsigned int)((DMA0_BS_SET >> 0) & 0xFFFFFFFF), ((DMA0_BS_SET = (DMA0_BS_SET & ~(0x1FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA0_BS_SET_CHAN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA0_BS_CLR  -------------------------------
// SVD Line: 6985

unsigned int DMA0_BS_CLR __AT (0x40010804);



// ------------------------------  Field Item: DMA0_BS_CLR_CHAN  ----------------------------------
// SVD Line: 6992

//  <item> SFDITEM_FIELD__DMA0_BS_CLR_CHAN
//    <name> CHAN </name>
//    <w> 
//    <i> [Bits 24..0] WO (@ 0x40010804) Disable byte swap </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA0_BS_CLR >> 0) & 0x0), ((DMA0_BS_CLR = (DMA0_BS_CLR & ~(0x1FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA0_BS_CLR  ----------------------------------
// SVD Line: 6985

//  <rtree> SFDITEM_REG__DMA0_BS_CLR
//    <name> BS_CLR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010804) DMA Channel Bytes Swap Enable Clear </i>
//    <loc> ( (unsigned int)((DMA0_BS_CLR >> 0) & 0xFFFFFFFF), ((DMA0_BS_CLR = (DMA0_BS_CLR & ~(0x1FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA0_BS_CLR_CHAN </item>
//  </rtree>
//  


// -------------------------  Register Item Address: DMA0_SRCADDR_SET  ----------------------------
// SVD Line: 7007

unsigned int DMA0_SRCADDR_SET __AT (0x40010810);



// ----------------------------  Field Item: DMA0_SRCADDR_SET_CHAN  -------------------------------
// SVD Line: 7014

//  <item> SFDITEM_FIELD__DMA0_SRCADDR_SET_CHAN
//    <name> CHAN </name>
//    <rw> 
//    <i> [Bits 24..0] RW (@ 0x40010810) Source Address decrement status / configure Source address decrement </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA0_SRCADDR_SET >> 0) & 0x1FFFFFF), ((DMA0_SRCADDR_SET = (DMA0_SRCADDR_SET & ~(0x1FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: DMA0_SRCADDR_SET  --------------------------------
// SVD Line: 7007

//  <rtree> SFDITEM_REG__DMA0_SRCADDR_SET
//    <name> SRCADDR_SET </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010810) DMA Channel Source Address Decrement Enable Set </i>
//    <loc> ( (unsigned int)((DMA0_SRCADDR_SET >> 0) & 0xFFFFFFFF), ((DMA0_SRCADDR_SET = (DMA0_SRCADDR_SET & ~(0x1FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA0_SRCADDR_SET_CHAN </item>
//  </rtree>
//  


// -------------------------  Register Item Address: DMA0_SRCADDR_CLR  ----------------------------
// SVD Line: 7029

unsigned int DMA0_SRCADDR_CLR __AT (0x40010814);



// ----------------------------  Field Item: DMA0_SRCADDR_CLR_CHAN  -------------------------------
// SVD Line: 7036

//  <item> SFDITEM_FIELD__DMA0_SRCADDR_CLR_CHAN
//    <name> CHAN </name>
//    <w> 
//    <i> [Bits 24..0] WO (@ 0x40010814) Disable source address decrement </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA0_SRCADDR_CLR >> 0) & 0x0), ((DMA0_SRCADDR_CLR = (DMA0_SRCADDR_CLR & ~(0x1FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: DMA0_SRCADDR_CLR  --------------------------------
// SVD Line: 7029

//  <rtree> SFDITEM_REG__DMA0_SRCADDR_CLR
//    <name> SRCADDR_CLR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010814) DMA Channel Source Address Decrement Enable Clear </i>
//    <loc> ( (unsigned int)((DMA0_SRCADDR_CLR >> 0) & 0xFFFFFFFF), ((DMA0_SRCADDR_CLR = (DMA0_SRCADDR_CLR & ~(0x1FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA0_SRCADDR_CLR_CHAN </item>
//  </rtree>
//  


// -------------------------  Register Item Address: DMA0_DSTADDR_SET  ----------------------------
// SVD Line: 7051

unsigned int DMA0_DSTADDR_SET __AT (0x40010818);



// ----------------------------  Field Item: DMA0_DSTADDR_SET_CHAN  -------------------------------
// SVD Line: 7058

//  <item> SFDITEM_FIELD__DMA0_DSTADDR_SET_CHAN
//    <name> CHAN </name>
//    <rw> 
//    <i> [Bits 24..0] RW (@ 0x40010818) Destination Address decrement status / configure destination address decrement </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA0_DSTADDR_SET >> 0) & 0x1FFFFFF), ((DMA0_DSTADDR_SET = (DMA0_DSTADDR_SET & ~(0x1FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: DMA0_DSTADDR_SET  --------------------------------
// SVD Line: 7051

//  <rtree> SFDITEM_REG__DMA0_DSTADDR_SET
//    <name> DSTADDR_SET </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010818) DMA Channel Destination Address Decrement Enable Set </i>
//    <loc> ( (unsigned int)((DMA0_DSTADDR_SET >> 0) & 0xFFFFFFFF), ((DMA0_DSTADDR_SET = (DMA0_DSTADDR_SET & ~(0x1FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA0_DSTADDR_SET_CHAN </item>
//  </rtree>
//  


// -------------------------  Register Item Address: DMA0_DSTADDR_CLR  ----------------------------
// SVD Line: 7073

unsigned int DMA0_DSTADDR_CLR __AT (0x4001081C);



// ----------------------------  Field Item: DMA0_DSTADDR_CLR_CHAN  -------------------------------
// SVD Line: 7080

//  <item> SFDITEM_FIELD__DMA0_DSTADDR_CLR_CHAN
//    <name> CHAN </name>
//    <w> 
//    <i> [Bits 24..0] WO (@ 0x4001081C) Disable destination address decrement </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA0_DSTADDR_CLR >> 0) & 0x0), ((DMA0_DSTADDR_CLR = (DMA0_DSTADDR_CLR & ~(0x1FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: DMA0_DSTADDR_CLR  --------------------------------
// SVD Line: 7073

//  <rtree> SFDITEM_REG__DMA0_DSTADDR_CLR
//    <name> DSTADDR_CLR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001081C) DMA Channel Destination Address Decrement Enable Clear </i>
//    <loc> ( (unsigned int)((DMA0_DSTADDR_CLR >> 0) & 0xFFFFFFFF), ((DMA0_DSTADDR_CLR = (DMA0_DSTADDR_CLR & ~(0x1FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA0_DSTADDR_CLR_CHAN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA0_REVID  -------------------------------
// SVD Line: 7095

unsigned int DMA0_REVID __AT (0x40010FE0);



// ------------------------------  Field Item: DMA0_REVID_VALUE  ----------------------------------
// SVD Line: 7102

//  <item> SFDITEM_FIELD__DMA0_REVID_VALUE
//    <name> VALUE </name>
//    <r> 
//    <i> [Bits 7..0] RO (@ 0x40010FE0) DMA Controller revision ID </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA0_REVID >> 0) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA0_REVID  -----------------------------------
// SVD Line: 7095

//  <rtree> SFDITEM_REG__DMA0_REVID
//    <name> REVID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010FE0) DMA Controller Revision ID </i>
//    <loc> ( (unsigned int)((DMA0_REVID >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__DMA0_REVID_VALUE </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: DMA0  -------------------------------------
// SVD Line: 6481

//  <view> DMA0
//    <name> DMA0 </name>
//    <item> SFDITEM_REG__DMA0_STAT </item>
//    <item> SFDITEM_REG__DMA0_CFG </item>
//    <item> SFDITEM_REG__DMA0_PDBPTR </item>
//    <item> SFDITEM_REG__DMA0_ADBPTR </item>
//    <item> SFDITEM_REG__DMA0_SWREQ </item>
//    <item> SFDITEM_REG__DMA0_RMSK_SET </item>
//    <item> SFDITEM_REG__DMA0_RMSK_CLR </item>
//    <item> SFDITEM_REG__DMA0_EN_SET </item>
//    <item> SFDITEM_REG__DMA0_EN_CLR </item>
//    <item> SFDITEM_REG__DMA0_ALT_SET </item>
//    <item> SFDITEM_REG__DMA0_ALT_CLR </item>
//    <item> SFDITEM_REG__DMA0_PRI_SET </item>
//    <item> SFDITEM_REG__DMA0_PRI_CLR </item>
//    <item> SFDITEM_REG__DMA0_ERRCHNL_CLR </item>
//    <item> SFDITEM_REG__DMA0_ERR_CLR </item>
//    <item> SFDITEM_REG__DMA0_INVALIDDESC_CLR </item>
//    <item> SFDITEM_REG__DMA0_BS_SET </item>
//    <item> SFDITEM_REG__DMA0_BS_CLR </item>
//    <item> SFDITEM_REG__DMA0_SRCADDR_SET </item>
//    <item> SFDITEM_REG__DMA0_SRCADDR_CLR </item>
//    <item> SFDITEM_REG__DMA0_DSTADDR_SET </item>
//    <item> SFDITEM_REG__DMA0_DSTADDR_CLR </item>
//    <item> SFDITEM_REG__DMA0_REVID </item>
//  </view>
//  


// ----------------------------  Register Item Address: FLCC0_STAT  -------------------------------
// SVD Line: 7124

unsigned int FLCC0_STAT __AT (0x40018000);



// -----------------------------  Field Item: FLCC0_STAT_CMDBUSY  ---------------------------------
// SVD Line: 7131

//  <item> SFDITEM_FIELD__FLCC0_STAT_CMDBUSY
//    <name> CMDBUSY </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40018000) Command busy </i>
//    <check> 
//      <loc> ( (unsigned int) FLCC0_STAT ) </loc>
//      <o.0..0> CMDBUSY
//    </check>
//  </item>
//  


// -----------------------------  Field Item: FLCC0_STAT_WRCLOSE  ---------------------------------
// SVD Line: 7138

//  <item> SFDITEM_FIELD__FLCC0_STAT_WRCLOSE
//    <name> WRCLOSE </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40018000) WRITE registers are closed </i>
//    <check> 
//      <loc> ( (unsigned int) FLCC0_STAT ) </loc>
//      <o.1..1> WRCLOSE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: FLCC0_STAT_CMDCOMP  ---------------------------------
// SVD Line: 7145

//  <item> SFDITEM_FIELD__FLCC0_STAT_CMDCOMP
//    <name> CMDCOMP </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40018000) Command complete </i>
//    <check> 
//      <loc> ( (unsigned int) FLCC0_STAT ) </loc>
//      <o.2..2> CMDCOMP
//    </check>
//  </item>
//  


// -----------------------------  Field Item: FLCC0_STAT_WRALCOMP  --------------------------------
// SVD Line: 7152

//  <item> SFDITEM_FIELD__FLCC0_STAT_WRALCOMP
//    <name> WRALCOMP </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40018000) Write almost complete </i>
//    <check> 
//      <loc> ( (unsigned int) FLCC0_STAT ) </loc>
//      <o.3..3> WRALCOMP
//    </check>
//  </item>
//  


// -----------------------------  Field Item: FLCC0_STAT_CMDFAIL  ---------------------------------
// SVD Line: 7159

//  <item> SFDITEM_FIELD__FLCC0_STAT_CMDFAIL
//    <name> CMDFAIL </name>
//    <r> 
//    <i> [Bits 5..4] RO (@ 0x40018000) Provides information on command failures </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLCC0_STAT >> 4) & 0x3) ) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: FLCC0_STAT_SLEEPING  --------------------------------
// SVD Line: 7166

//  <item> SFDITEM_FIELD__FLCC0_STAT_SLEEPING
//    <name> SLEEPING </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40018000) Flash array is in low power (sleep) mode </i>
//    <check> 
//      <loc> ( (unsigned int) FLCC0_STAT ) </loc>
//      <o.6..6> SLEEPING
//    </check>
//  </item>
//  


// ----------------------------  Field Item: FLCC0_STAT_ECCERRCMD  --------------------------------
// SVD Line: 7173

//  <item> SFDITEM_FIELD__FLCC0_STAT_ECCERRCMD
//    <name> ECCERRCMD </name>
//    <r> 
//    <i> [Bits 8..7] RO (@ 0x40018000) ECC errors detected during user issued SIGN command </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLCC0_STAT >> 7) & 0x3) ) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: FLCC0_STAT_ECCRDERR  --------------------------------
// SVD Line: 7180

//  <item> SFDITEM_FIELD__FLCC0_STAT_ECCRDERR
//    <name> ECCRDERR </name>
//    <r> 
//    <i> [Bits 10..9] RO (@ 0x40018000) ECC IRQ cause </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLCC0_STAT >> 9) & 0x3) ) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: FLCC0_STAT_OVERLAP  ---------------------------------
// SVD Line: 7187

//  <item> SFDITEM_FIELD__FLCC0_STAT_OVERLAP
//    <name> OVERLAP </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40018000) Overlapping Command </i>
//    <check> 
//      <loc> ( (unsigned int) FLCC0_STAT ) </loc>
//      <o.11..11> OVERLAP
//    </check>
//  </item>
//  


// -----------------------------  Field Item: FLCC0_STAT_SIGNERR  ---------------------------------
// SVD Line: 7200

//  <item> SFDITEM_FIELD__FLCC0_STAT_SIGNERR
//    <name> SIGNERR </name>
//    <r> 
//    <i> [Bit 13] RO (@ 0x40018000) Signature check failure during initialization </i>
//    <check> 
//      <loc> ( (unsigned int) FLCC0_STAT ) </loc>
//      <o.13..13> SIGNERR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: FLCC0_STAT_INIT  ----------------------------------
// SVD Line: 7207

//  <item> SFDITEM_FIELD__FLCC0_STAT_INIT
//    <name> INIT </name>
//    <r> 
//    <i> [Bit 14] RO (@ 0x40018000) Flash controller initialization in progress </i>
//    <check> 
//      <loc> ( (unsigned int) FLCC0_STAT ) </loc>
//      <o.14..14> INIT
//    </check>
//  </item>
//  


// ---------------------------  Field Item: FLCC0_STAT_ECCINFOSIGN  -------------------------------
// SVD Line: 7214

//  <item> SFDITEM_FIELD__FLCC0_STAT_ECCINFOSIGN
//    <name> ECCINFOSIGN </name>
//    <r> 
//    <i> [Bits 16..15] RO (@ 0x40018000) ECC status of flash initialization </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLCC0_STAT >> 15) & 0x3) ) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: FLCC0_STAT_ECCERRCNT  --------------------------------
// SVD Line: 7221

//  <item> SFDITEM_FIELD__FLCC0_STAT_ECCERRCNT
//    <name> ECCERRCNT </name>
//    <r> 
//    <i> [Bits 19..17] RO (@ 0x40018000) ECC correction counter </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLCC0_STAT >> 17) & 0x7) ) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: FLCC0_STAT_ECCICODE  --------------------------------
// SVD Line: 7228

//  <item> SFDITEM_FIELD__FLCC0_STAT_ECCICODE
//    <name> ECCICODE </name>
//    <r> 
//    <i> [Bits 26..25] RO (@ 0x40018000) ICode AHB Bus Error ECC status </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLCC0_STAT >> 25) & 0x3) ) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: FLCC0_STAT_ECCDCODE  --------------------------------
// SVD Line: 7235

//  <item> SFDITEM_FIELD__FLCC0_STAT_ECCDCODE
//    <name> ECCDCODE </name>
//    <r> 
//    <i> [Bits 28..27] RO (@ 0x40018000) DCode AHB Bus Error ECC status </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLCC0_STAT >> 27) & 0x3) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: FLCC0_STAT_CACHESRAMPERR  ------------------------------
// SVD Line: 7242

//  <item> SFDITEM_FIELD__FLCC0_STAT_CACHESRAMPERR
//    <name> CACHESRAMPERR </name>
//    <r> 
//    <i> [Bit 29] RO (@ 0x40018000) SRAM parity errors in Cache Controller </i>
//    <check> 
//      <loc> ( (unsigned int) FLCC0_STAT ) </loc>
//      <o.29..29> CACHESRAMPERR
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: FLCC0_STAT  -----------------------------------
// SVD Line: 7124

//  <rtree> SFDITEM_REG__FLCC0_STAT
//    <name> STAT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018000) Status </i>
//    <loc> ( (unsigned int)((FLCC0_STAT >> 0) & 0xFFFFFFFF), ((FLCC0_STAT = (FLCC0_STAT & ~(0x800UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x800) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLCC0_STAT_CMDBUSY </item>
//    <item> SFDITEM_FIELD__FLCC0_STAT_WRCLOSE </item>
//    <item> SFDITEM_FIELD__FLCC0_STAT_CMDCOMP </item>
//    <item> SFDITEM_FIELD__FLCC0_STAT_WRALCOMP </item>
//    <item> SFDITEM_FIELD__FLCC0_STAT_CMDFAIL </item>
//    <item> SFDITEM_FIELD__FLCC0_STAT_SLEEPING </item>
//    <item> SFDITEM_FIELD__FLCC0_STAT_ECCERRCMD </item>
//    <item> SFDITEM_FIELD__FLCC0_STAT_ECCRDERR </item>
//    <item> SFDITEM_FIELD__FLCC0_STAT_OVERLAP </item>
//    <item> SFDITEM_FIELD__FLCC0_STAT_SIGNERR </item>
//    <item> SFDITEM_FIELD__FLCC0_STAT_INIT </item>
//    <item> SFDITEM_FIELD__FLCC0_STAT_ECCINFOSIGN </item>
//    <item> SFDITEM_FIELD__FLCC0_STAT_ECCERRCNT </item>
//    <item> SFDITEM_FIELD__FLCC0_STAT_ECCICODE </item>
//    <item> SFDITEM_FIELD__FLCC0_STAT_ECCDCODE </item>
//    <item> SFDITEM_FIELD__FLCC0_STAT_CACHESRAMPERR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: FLCC0_IEN  --------------------------------
// SVD Line: 7251

unsigned int FLCC0_IEN __AT (0x40018004);



// -----------------------------  Field Item: FLCC0_IEN_CMDCMPLT  ---------------------------------
// SVD Line: 7258

//  <item> SFDITEM_FIELD__FLCC0_IEN_CMDCMPLT
//    <name> CMDCMPLT </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018004) Command complete interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) FLCC0_IEN ) </loc>
//      <o.0..0> CMDCMPLT
//    </check>
//  </item>
//  


// -----------------------------  Field Item: FLCC0_IEN_WRALCMPLT  --------------------------------
// SVD Line: 7271

//  <item> SFDITEM_FIELD__FLCC0_IEN_WRALCMPLT
//    <name> WRALCMPLT </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40018004) Write almost complete interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) FLCC0_IEN ) </loc>
//      <o.1..1> WRALCMPLT
//    </check>
//  </item>
//  


// ------------------------------  Field Item: FLCC0_IEN_CMDFAIL  ---------------------------------
// SVD Line: 7284

//  <item> SFDITEM_FIELD__FLCC0_IEN_CMDFAIL
//    <name> CMDFAIL </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40018004) Command fail interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) FLCC0_IEN ) </loc>
//      <o.2..2> CMDFAIL
//    </check>
//  </item>
//  


// ----------------------------  Field Item: FLCC0_IEN_ECC_CORRECT  -------------------------------
// SVD Line: 7297

//  <item> SFDITEM_FIELD__FLCC0_IEN_ECC_CORRECT
//    <name> ECC_CORRECT </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40018004) \nControl whether to generate bus errors, interrupts, or neither in response to 1-bit ECC Correction events\n0 : NONE_cor = Do not generate a response to ECC events\n1 : BUS_ERR_cor = Generate Bus Errors in response to ECC events\n2 : IRQ_cor = Generate IRQs in response to ECC events\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) FLCC0_IEN ) </loc>
//      <o.5..4> ECC_CORRECT
//        <0=> 0: NONE_cor = Do not generate a response to ECC events
//        <1=> 1: BUS_ERR_cor = Generate Bus Errors in response to ECC events
//        <2=> 2: IRQ_cor = Generate IRQs in response to ECC events
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: FLCC0_IEN_ECC_ERROR  --------------------------------
// SVD Line: 7321

//  <item> SFDITEM_FIELD__FLCC0_IEN_ECC_ERROR
//    <name> ECC_ERROR </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40018004) \nControl whether to generate bus errors, interrupts, or neither in response to 2-bit ECC Error events\n0 : NONE_err = Do not generate a response to ECC events\n1 : BUS_ERR_err = Generate Bus Errors in response to ECC events\n2 : IRQ_err = Generate IRQs in response to ECC events\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) FLCC0_IEN ) </loc>
//      <o.7..6> ECC_ERROR
//        <0=> 0: NONE_err = Do not generate a response to ECC events
//        <1=> 1: BUS_ERR_err = Generate Bus Errors in response to ECC events
//        <2=> 2: IRQ_err = Generate IRQs in response to ECC events
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: FLCC0_IEN  -----------------------------------
// SVD Line: 7251

//  <rtree> SFDITEM_REG__FLCC0_IEN
//    <name> IEN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018004) Interrupt Enable </i>
//    <loc> ( (unsigned int)((FLCC0_IEN >> 0) & 0xFFFFFFFF), ((FLCC0_IEN = (FLCC0_IEN & ~(0xF7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLCC0_IEN_CMDCMPLT </item>
//    <item> SFDITEM_FIELD__FLCC0_IEN_WRALCMPLT </item>
//    <item> SFDITEM_FIELD__FLCC0_IEN_CMDFAIL </item>
//    <item> SFDITEM_FIELD__FLCC0_IEN_ECC_CORRECT </item>
//    <item> SFDITEM_FIELD__FLCC0_IEN_ECC_ERROR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: FLCC0_CMD  --------------------------------
// SVD Line: 7347

unsigned int FLCC0_CMD __AT (0x40018008);



// -------------------------------  Field Item: FLCC0_CMD_VALUE  ----------------------------------
// SVD Line: 7354

//  <item> SFDITEM_FIELD__FLCC0_CMD_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40018008) \nCommands\n0 : IDLE = IDLE\n1 : ABORT = ABORT\n2 : SLEEP = Requests flash to enter Sleep mode\n3 : SIGN = SIGN\n4 : WRITE = WRITE\n5 : BLANK_CHECK = Checks all of User Space; fails if any bits in user space are cleared\n6 : ERASEPAGE = ERASEPAGE\n7 : MASSERASE = MASSERASE\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) FLCC0_CMD ) </loc>
//      <o.3..0> VALUE
//        <0=> 0: IDLE = IDLE
//        <1=> 1: ABORT = ABORT
//        <2=> 2: SLEEP = Requests flash to enter Sleep mode
//        <3=> 3: SIGN = SIGN
//        <4=> 4: WRITE = WRITE
//        <5=> 5: BLANK_CHECK = Checks all of User Space; fails if any bits in user space are cleared
//        <6=> 6: ERASEPAGE = ERASEPAGE
//        <7=> 7: MASSERASE = MASSERASE
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: FLCC0_CMD  -----------------------------------
// SVD Line: 7347

//  <rtree> SFDITEM_REG__FLCC0_CMD
//    <name> CMD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018008) Command </i>
//    <loc> ( (unsigned int)((FLCC0_CMD >> 0) & 0xFFFFFFFF), ((FLCC0_CMD = (FLCC0_CMD & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLCC0_CMD_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: FLCC0_KH_ADDR  ------------------------------
// SVD Line: 7405

unsigned int FLCC0_KH_ADDR __AT (0x4001800C);



// -----------------------------  Field Item: FLCC0_KH_ADDR_VALUE  --------------------------------
// SVD Line: 7412

//  <item> SFDITEM_FIELD__FLCC0_KH_ADDR_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 18..3] RW (@ 0x4001800C) Address to be written on a WRITE command </i>
//    <edit> 
//      <loc> ( (unsigned short)((FLCC0_KH_ADDR >> 3) & 0xFFFF), ((FLCC0_KH_ADDR = (FLCC0_KH_ADDR & ~(0xFFFFUL << 3 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: FLCC0_KH_ADDR  ---------------------------------
// SVD Line: 7405

//  <rtree> SFDITEM_REG__FLCC0_KH_ADDR
//    <name> KH_ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001800C) WRITE Address </i>
//    <loc> ( (unsigned int)((FLCC0_KH_ADDR >> 0) & 0xFFFFFFFF), ((FLCC0_KH_ADDR = (FLCC0_KH_ADDR & ~(0x7FFF8UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFF8) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLCC0_KH_ADDR_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: FLCC0_KH_DATA0  -----------------------------
// SVD Line: 7427

unsigned int FLCC0_KH_DATA0 __AT (0x40018010);



// ----------------------------  Field Item: FLCC0_KH_DATA0_VALUE  --------------------------------
// SVD Line: 7434

//  <item> SFDITEM_FIELD__FLCC0_KH_DATA0_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018010) Lower half of 64-bit dual word data to be written on a WRITE command </i>
//    <edit> 
//      <loc> ( (unsigned int)((FLCC0_KH_DATA0 >> 0) & 0xFFFFFFFF), ((FLCC0_KH_DATA0 = (FLCC0_KH_DATA0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: FLCC0_KH_DATA0  ---------------------------------
// SVD Line: 7427

//  <rtree> SFDITEM_REG__FLCC0_KH_DATA0
//    <name> KH_DATA0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018010) WRITE Lower Data </i>
//    <loc> ( (unsigned int)((FLCC0_KH_DATA0 >> 0) & 0xFFFFFFFF), ((FLCC0_KH_DATA0 = (FLCC0_KH_DATA0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLCC0_KH_DATA0_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: FLCC0_KH_DATA1  -----------------------------
// SVD Line: 7449

unsigned int FLCC0_KH_DATA1 __AT (0x40018014);



// ----------------------------  Field Item: FLCC0_KH_DATA1_VALUE  --------------------------------
// SVD Line: 7456

//  <item> SFDITEM_FIELD__FLCC0_KH_DATA1_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018014) Upper half of 64-bit dual word data to be written on a WRITE command </i>
//    <edit> 
//      <loc> ( (unsigned int)((FLCC0_KH_DATA1 >> 0) & 0xFFFFFFFF), ((FLCC0_KH_DATA1 = (FLCC0_KH_DATA1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: FLCC0_KH_DATA1  ---------------------------------
// SVD Line: 7449

//  <rtree> SFDITEM_REG__FLCC0_KH_DATA1
//    <name> KH_DATA1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018014) WRITE Upper Data </i>
//    <loc> ( (unsigned int)((FLCC0_KH_DATA1 >> 0) & 0xFFFFFFFF), ((FLCC0_KH_DATA1 = (FLCC0_KH_DATA1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLCC0_KH_DATA1_VALUE </item>
//  </rtree>
//  


// -------------------------  Register Item Address: FLCC0_PAGE_ADDR0  ----------------------------
// SVD Line: 7471

unsigned int FLCC0_PAGE_ADDR0 __AT (0x40018018);



// ---------------------------  Field Item: FLCC0_PAGE_ADDR0_VALUE  -------------------------------
// SVD Line: 7478

//  <item> SFDITEM_FIELD__FLCC0_PAGE_ADDR0_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 18..10] RW (@ 0x40018018) Lower address bits of the page address </i>
//    <edit> 
//      <loc> ( (unsigned short)((FLCC0_PAGE_ADDR0 >> 10) & 0x1FF), ((FLCC0_PAGE_ADDR0 = (FLCC0_PAGE_ADDR0 & ~(0x1FFUL << 10 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: FLCC0_PAGE_ADDR0  --------------------------------
// SVD Line: 7471

//  <rtree> SFDITEM_REG__FLCC0_PAGE_ADDR0
//    <name> PAGE_ADDR0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018018) Lower Page Address </i>
//    <loc> ( (unsigned int)((FLCC0_PAGE_ADDR0 >> 0) & 0xFFFFFFFF), ((FLCC0_PAGE_ADDR0 = (FLCC0_PAGE_ADDR0 & ~(0x7FC00UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FC00) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLCC0_PAGE_ADDR0_VALUE </item>
//  </rtree>
//  


// -------------------------  Register Item Address: FLCC0_PAGE_ADDR1  ----------------------------
// SVD Line: 7493

unsigned int FLCC0_PAGE_ADDR1 __AT (0x4001801C);



// ---------------------------  Field Item: FLCC0_PAGE_ADDR1_VALUE  -------------------------------
// SVD Line: 7500

//  <item> SFDITEM_FIELD__FLCC0_PAGE_ADDR1_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 18..10] RW (@ 0x4001801C) Upper address bits of the page address </i>
//    <edit> 
//      <loc> ( (unsigned short)((FLCC0_PAGE_ADDR1 >> 10) & 0x1FF), ((FLCC0_PAGE_ADDR1 = (FLCC0_PAGE_ADDR1 & ~(0x1FFUL << 10 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: FLCC0_PAGE_ADDR1  --------------------------------
// SVD Line: 7493

//  <rtree> SFDITEM_REG__FLCC0_PAGE_ADDR1
//    <name> PAGE_ADDR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001801C) Upper Page Address </i>
//    <loc> ( (unsigned int)((FLCC0_PAGE_ADDR1 >> 0) & 0xFFFFFFFF), ((FLCC0_PAGE_ADDR1 = (FLCC0_PAGE_ADDR1 & ~(0x7FC00UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FC00) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLCC0_PAGE_ADDR1_VALUE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: FLCC0_KEY  --------------------------------
// SVD Line: 7515

unsigned int FLCC0_KEY __AT (0x40018020);



// -------------------------------  Field Item: FLCC0_KEY_VALUE  ----------------------------------
// SVD Line: 7522

//  <item> SFDITEM_FIELD__FLCC0_KEY_VALUE
//    <name> VALUE </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40018020) Key register </i>
//    <edit> 
//      <loc> ( (unsigned int)((FLCC0_KEY >> 0) & 0x0), ((FLCC0_KEY = (FLCC0_KEY & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: FLCC0_KEY  -----------------------------------
// SVD Line: 7515

//  <rtree> SFDITEM_REG__FLCC0_KEY
//    <name> KEY </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018020) Key </i>
//    <loc> ( (unsigned int)((FLCC0_KEY >> 0) & 0xFFFFFFFF), ((FLCC0_KEY = (FLCC0_KEY & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLCC0_KEY_VALUE </item>
//  </rtree>
//  


// -----------------------  Register Item Address: FLCC0_WR_ABORT_ADDR  ---------------------------
// SVD Line: 7531

unsigned int FLCC0_WR_ABORT_ADDR __AT (0x40018024);



// --------------------------  Field Item: FLCC0_WR_ABORT_ADDR_VALUE  -----------------------------
// SVD Line: 7538

//  <item> SFDITEM_FIELD__FLCC0_WR_ABORT_ADDR_VALUE
//    <name> VALUE </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40018024) Holds the address targeted by an ongoing write command and retains its value after an ABORT event </i>
//    <edit> 
//      <loc> ( (unsigned int)((FLCC0_WR_ABORT_ADDR >> 0) & 0xFFFFFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: FLCC0_WR_ABORT_ADDR  ------------------------------
// SVD Line: 7531

//  <rtree> SFDITEM_REG__FLCC0_WR_ABORT_ADDR
//    <name> WR_ABORT_ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018024) Write Abort Address </i>
//    <loc> ( (unsigned int)((FLCC0_WR_ABORT_ADDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__FLCC0_WR_ABORT_ADDR_VALUE </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: FLCC0_WRPROT  ------------------------------
// SVD Line: 7547

unsigned int FLCC0_WRPROT __AT (0x40018028);



// ------------------------------  Field Item: FLCC0_WRPROT_WORD  ---------------------------------
// SVD Line: 7554

//  <item> SFDITEM_FIELD__FLCC0_WRPROT_WORD
//    <name> WORD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018028) Clear bits to write protect related groups of user space pages. Once cleared these bits can only be set again by resetting the part </i>
//    <edit> 
//      <loc> ( (unsigned int)((FLCC0_WRPROT >> 0) & 0xFFFFFFFF), ((FLCC0_WRPROT = (FLCC0_WRPROT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: FLCC0_WRPROT  ----------------------------------
// SVD Line: 7547

//  <rtree> SFDITEM_REG__FLCC0_WRPROT
//    <name> WRPROT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018028) Write Protection </i>
//    <loc> ( (unsigned int)((FLCC0_WRPROT >> 0) & 0xFFFFFFFF), ((FLCC0_WRPROT = (FLCC0_WRPROT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLCC0_WRPROT_WORD </item>
//  </rtree>
//  


// -------------------------  Register Item Address: FLCC0_SIGNATURE  -----------------------------
// SVD Line: 7569

unsigned int FLCC0_SIGNATURE __AT (0x4001802C);



// ----------------------------  Field Item: FLCC0_SIGNATURE_VALUE  -------------------------------
// SVD Line: 7576

//  <item> SFDITEM_FIELD__FLCC0_SIGNATURE_VALUE
//    <name> VALUE </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x4001802C) Provides read access to the most recently generated signature </i>
//    <edit> 
//      <loc> ( (unsigned int)((FLCC0_SIGNATURE >> 0) & 0xFFFFFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: FLCC0_SIGNATURE  --------------------------------
// SVD Line: 7569

//  <rtree> SFDITEM_REG__FLCC0_SIGNATURE
//    <name> SIGNATURE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001802C) Signature </i>
//    <loc> ( (unsigned int)((FLCC0_SIGNATURE >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__FLCC0_SIGNATURE_VALUE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: FLCC0_UCFG  -------------------------------
// SVD Line: 7585

unsigned int FLCC0_UCFG __AT (0x40018030);



// -----------------------------  Field Item: FLCC0_UCFG_KHDMAEN  ---------------------------------
// SVD Line: 7592

//  <item> SFDITEM_FIELD__FLCC0_UCFG_KHDMAEN
//    <name> KHDMAEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018030) Key Hole DMA enable </i>
//    <check> 
//      <loc> ( (unsigned int) FLCC0_UCFG ) </loc>
//      <o.0..0> KHDMAEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: FLCC0_UCFG_AUTOINCEN  --------------------------------
// SVD Line: 7605

//  <item> SFDITEM_FIELD__FLCC0_UCFG_AUTOINCEN
//    <name> AUTOINCEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40018030) Auto address increment for Key hole access </i>
//    <check> 
//      <loc> ( (unsigned int) FLCC0_UCFG ) </loc>
//      <o.1..1> AUTOINCEN
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: FLCC0_UCFG  -----------------------------------
// SVD Line: 7585

//  <rtree> SFDITEM_REG__FLCC0_UCFG
//    <name> UCFG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018030) User Configuration </i>
//    <loc> ( (unsigned int)((FLCC0_UCFG >> 0) & 0xFFFFFFFF), ((FLCC0_UCFG = (FLCC0_UCFG & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLCC0_UCFG_KHDMAEN </item>
//    <item> SFDITEM_FIELD__FLCC0_UCFG_AUTOINCEN </item>
//  </rtree>
//  


// ------------------------  Register Item Address: FLCC0_TIME_PARAM0  ----------------------------
// SVD Line: 7620

unsigned int FLCC0_TIME_PARAM0 __AT (0x40018034);



// -------------------------  Field Item: FLCC0_TIME_PARAM0_DIVREFCLK  ----------------------------
// SVD Line: 7627

//  <item> SFDITEM_FIELD__FLCC0_TIME_PARAM0_DIVREFCLK
//    <name> DIVREFCLK </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018034) Divide Reference Clock (by 2) </i>
//    <check> 
//      <loc> ( (unsigned int) FLCC0_TIME_PARAM0 ) </loc>
//      <o.0..0> DIVREFCLK
//    </check>
//  </item>
//  


// ---------------------------  Field Item: FLCC0_TIME_PARAM0_TNVS  -------------------------------
// SVD Line: 7640

//  <item> SFDITEM_FIELD__FLCC0_TIME_PARAM0_TNVS
//    <name> TNVS </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40018034) PROG/ERASE to NVSTR setup time </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLCC0_TIME_PARAM0 >> 4) & 0xF), ((FLCC0_TIME_PARAM0 = (FLCC0_TIME_PARAM0 & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: FLCC0_TIME_PARAM0_TPGS  -------------------------------
// SVD Line: 7653

//  <item> SFDITEM_FIELD__FLCC0_TIME_PARAM0_TPGS
//    <name> TPGS </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40018034) NVSTR to Program setup time </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLCC0_TIME_PARAM0 >> 8) & 0xF), ((FLCC0_TIME_PARAM0 = (FLCC0_TIME_PARAM0 & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: FLCC0_TIME_PARAM0_TPROG  ------------------------------
// SVD Line: 7666

//  <item> SFDITEM_FIELD__FLCC0_TIME_PARAM0_TPROG
//    <name> TPROG </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40018034) Program time </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLCC0_TIME_PARAM0 >> 12) & 0xF), ((FLCC0_TIME_PARAM0 = (FLCC0_TIME_PARAM0 & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: FLCC0_TIME_PARAM0_TNVH  -------------------------------
// SVD Line: 7679

//  <item> SFDITEM_FIELD__FLCC0_TIME_PARAM0_TNVH
//    <name> TNVH </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40018034) NVSTR Hold time </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLCC0_TIME_PARAM0 >> 16) & 0xF), ((FLCC0_TIME_PARAM0 = (FLCC0_TIME_PARAM0 & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: FLCC0_TIME_PARAM0_TRCV  -------------------------------
// SVD Line: 7692

//  <item> SFDITEM_FIELD__FLCC0_TIME_PARAM0_TRCV
//    <name> TRCV </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x40018034) Recovery time </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLCC0_TIME_PARAM0 >> 20) & 0xF), ((FLCC0_TIME_PARAM0 = (FLCC0_TIME_PARAM0 & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: FLCC0_TIME_PARAM0_TERASE  ------------------------------
// SVD Line: 7705

//  <item> SFDITEM_FIELD__FLCC0_TIME_PARAM0_TERASE
//    <name> TERASE </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x40018034) Erase Time </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLCC0_TIME_PARAM0 >> 24) & 0xF), ((FLCC0_TIME_PARAM0 = (FLCC0_TIME_PARAM0 & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: FLCC0_TIME_PARAM0_TNVH1  ------------------------------
// SVD Line: 7718

//  <item> SFDITEM_FIELD__FLCC0_TIME_PARAM0_TNVH1
//    <name> TNVH1 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x40018034) NVSTR Hold time during Mass Erase </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLCC0_TIME_PARAM0 >> 28) & 0xF), ((FLCC0_TIME_PARAM0 = (FLCC0_TIME_PARAM0 & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: FLCC0_TIME_PARAM0  -------------------------------
// SVD Line: 7620

//  <rtree> SFDITEM_REG__FLCC0_TIME_PARAM0
//    <name> TIME_PARAM0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018034) Time Parameter 0 </i>
//    <loc> ( (unsigned int)((FLCC0_TIME_PARAM0 >> 0) & 0xFFFFFFFF), ((FLCC0_TIME_PARAM0 = (FLCC0_TIME_PARAM0 & ~(0xFFFFFFF1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLCC0_TIME_PARAM0_DIVREFCLK </item>
//    <item> SFDITEM_FIELD__FLCC0_TIME_PARAM0_TNVS </item>
//    <item> SFDITEM_FIELD__FLCC0_TIME_PARAM0_TPGS </item>
//    <item> SFDITEM_FIELD__FLCC0_TIME_PARAM0_TPROG </item>
//    <item> SFDITEM_FIELD__FLCC0_TIME_PARAM0_TNVH </item>
//    <item> SFDITEM_FIELD__FLCC0_TIME_PARAM0_TRCV </item>
//    <item> SFDITEM_FIELD__FLCC0_TIME_PARAM0_TERASE </item>
//    <item> SFDITEM_FIELD__FLCC0_TIME_PARAM0_TNVH1 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: FLCC0_TIME_PARAM1  ----------------------------
// SVD Line: 7733

unsigned int FLCC0_TIME_PARAM1 __AT (0x40018038);



// ----------------------------  Field Item: FLCC0_TIME_PARAM1_TWK  -------------------------------
// SVD Line: 7740

//  <item> SFDITEM_FIELD__FLCC0_TIME_PARAM1_TWK
//    <name> TWK </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40018038) Wake up time </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLCC0_TIME_PARAM1 >> 0) & 0xF), ((FLCC0_TIME_PARAM1 = (FLCC0_TIME_PARAM1 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: FLCC0_TIME_PARAM1  -------------------------------
// SVD Line: 7733

//  <rtree> SFDITEM_REG__FLCC0_TIME_PARAM1
//    <name> TIME_PARAM1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018038) Time parameter 1 </i>
//    <loc> ( (unsigned int)((FLCC0_TIME_PARAM1 >> 0) & 0xFFFFFFFF), ((FLCC0_TIME_PARAM1 = (FLCC0_TIME_PARAM1 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLCC0_TIME_PARAM1_TWK </item>
//  </rtree>
//  


// ------------------------  Register Item Address: FLCC0_ABORT_EN_LO  ----------------------------
// SVD Line: 7755

unsigned int FLCC0_ABORT_EN_LO __AT (0x4001803C);



// ---------------------------  Field Item: FLCC0_ABORT_EN_LO_VALUE  ------------------------------
// SVD Line: 7762

//  <item> SFDITEM_FIELD__FLCC0_ABORT_EN_LO_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001803C) VALUE[31:0] Sys IRQ abort enable </i>
//    <edit> 
//      <loc> ( (unsigned int)((FLCC0_ABORT_EN_LO >> 0) & 0xFFFFFFFF), ((FLCC0_ABORT_EN_LO = (FLCC0_ABORT_EN_LO & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: FLCC0_ABORT_EN_LO  -------------------------------
// SVD Line: 7755

//  <rtree> SFDITEM_REG__FLCC0_ABORT_EN_LO
//    <name> ABORT_EN_LO </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001803C) IRQ Abort Enable (lower bits) </i>
//    <loc> ( (unsigned int)((FLCC0_ABORT_EN_LO >> 0) & 0xFFFFFFFF), ((FLCC0_ABORT_EN_LO = (FLCC0_ABORT_EN_LO & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLCC0_ABORT_EN_LO_VALUE </item>
//  </rtree>
//  


// ------------------------  Register Item Address: FLCC0_ABORT_EN_HI  ----------------------------
// SVD Line: 7777

unsigned int FLCC0_ABORT_EN_HI __AT (0x40018040);



// ---------------------------  Field Item: FLCC0_ABORT_EN_HI_VALUE  ------------------------------
// SVD Line: 7784

//  <item> SFDITEM_FIELD__FLCC0_ABORT_EN_HI_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018040) VALUE[63:32] Sys IRQ abort enable </i>
//    <edit> 
//      <loc> ( (unsigned int)((FLCC0_ABORT_EN_HI >> 0) & 0xFFFFFFFF), ((FLCC0_ABORT_EN_HI = (FLCC0_ABORT_EN_HI & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: FLCC0_ABORT_EN_HI  -------------------------------
// SVD Line: 7777

//  <rtree> SFDITEM_REG__FLCC0_ABORT_EN_HI
//    <name> ABORT_EN_HI </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018040) IRQ Abort Enable (upper bits) </i>
//    <loc> ( (unsigned int)((FLCC0_ABORT_EN_HI >> 0) & 0xFFFFFFFF), ((FLCC0_ABORT_EN_HI = (FLCC0_ABORT_EN_HI & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLCC0_ABORT_EN_HI_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: FLCC0_ECC_CFG  ------------------------------
// SVD Line: 7799

unsigned int FLCC0_ECC_CFG __AT (0x40018044);



// ------------------------------  Field Item: FLCC0_ECC_CFG_EN  ----------------------------------
// SVD Line: 7806

//  <item> SFDITEM_FIELD__FLCC0_ECC_CFG_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018044) ECC Enable </i>
//    <check> 
//      <loc> ( (unsigned int) FLCC0_ECC_CFG ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: FLCC0_ECC_CFG_INFOEN  --------------------------------
// SVD Line: 7819

//  <item> SFDITEM_FIELD__FLCC0_ECC_CFG_INFOEN
//    <name> INFOEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40018044) Info space ECC Enable bit </i>
//    <check> 
//      <loc> ( (unsigned int) FLCC0_ECC_CFG ) </loc>
//      <o.1..1> INFOEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: FLCC0_ECC_CFG_PTR  ---------------------------------
// SVD Line: 7832

//  <item> SFDITEM_FIELD__FLCC0_ECC_CFG_PTR
//    <name> PTR </name>
//    <rw> 
//    <i> [Bits 31..8] RW (@ 0x40018044) ECC start page pointer (user should write bits [31:8] of the start page address into bits [31:8] of this register) </i>
//    <edit> 
//      <loc> ( (unsigned int)((FLCC0_ECC_CFG >> 8) & 0xFFFFFF), ((FLCC0_ECC_CFG = (FLCC0_ECC_CFG & ~(0xFFFFFFUL << 8 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: FLCC0_ECC_CFG  ---------------------------------
// SVD Line: 7799

//  <rtree> SFDITEM_REG__FLCC0_ECC_CFG
//    <name> ECC_CFG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018044) ECC Config </i>
//    <loc> ( (unsigned int)((FLCC0_ECC_CFG >> 0) & 0xFFFFFFFF), ((FLCC0_ECC_CFG = (FLCC0_ECC_CFG & ~(0xFFFFFF03UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF03) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLCC0_ECC_CFG_EN </item>
//    <item> SFDITEM_FIELD__FLCC0_ECC_CFG_INFOEN </item>
//    <item> SFDITEM_FIELD__FLCC0_ECC_CFG_PTR </item>
//  </rtree>
//  


// --------------------------  Register Item Address: FLCC0_ECC_ADDR  -----------------------------
// SVD Line: 7847

unsigned int FLCC0_ECC_ADDR __AT (0x40018048);



// ----------------------------  Field Item: FLCC0_ECC_ADDR_VALUE  --------------------------------
// SVD Line: 7854

//  <item> SFDITEM_FIELD__FLCC0_ECC_ADDR_VALUE
//    <name> VALUE </name>
//    <r> 
//    <i> [Bits 18..0] RO (@ 0x40018048) This register has the address for which ECC error is detected </i>
//    <edit> 
//      <loc> ( (unsigned int)((FLCC0_ECC_ADDR >> 0) & 0x7FFFF) ) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: FLCC0_ECC_ADDR  ---------------------------------
// SVD Line: 7847

//  <rtree> SFDITEM_REG__FLCC0_ECC_ADDR
//    <name> ECC_ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018048) ECC Status (Address) </i>
//    <loc> ( (unsigned int)((FLCC0_ECC_ADDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__FLCC0_ECC_ADDR_VALUE </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: FLCC0  -------------------------------------
// SVD Line: 7113

//  <view> FLCC0
//    <name> FLCC0 </name>
//    <item> SFDITEM_REG__FLCC0_STAT </item>
//    <item> SFDITEM_REG__FLCC0_IEN </item>
//    <item> SFDITEM_REG__FLCC0_CMD </item>
//    <item> SFDITEM_REG__FLCC0_KH_ADDR </item>
//    <item> SFDITEM_REG__FLCC0_KH_DATA0 </item>
//    <item> SFDITEM_REG__FLCC0_KH_DATA1 </item>
//    <item> SFDITEM_REG__FLCC0_PAGE_ADDR0 </item>
//    <item> SFDITEM_REG__FLCC0_PAGE_ADDR1 </item>
//    <item> SFDITEM_REG__FLCC0_KEY </item>
//    <item> SFDITEM_REG__FLCC0_WR_ABORT_ADDR </item>
//    <item> SFDITEM_REG__FLCC0_WRPROT </item>
//    <item> SFDITEM_REG__FLCC0_SIGNATURE </item>
//    <item> SFDITEM_REG__FLCC0_UCFG </item>
//    <item> SFDITEM_REG__FLCC0_TIME_PARAM0 </item>
//    <item> SFDITEM_REG__FLCC0_TIME_PARAM1 </item>
//    <item> SFDITEM_REG__FLCC0_ABORT_EN_LO </item>
//    <item> SFDITEM_REG__FLCC0_ABORT_EN_HI </item>
//    <item> SFDITEM_REG__FLCC0_ECC_CFG </item>
//    <item> SFDITEM_REG__FLCC0_ECC_ADDR </item>
//  </view>
//  


// -------------------------  Register Item Address: FLCC0_CACHE_STAT  ----------------------------
// SVD Line: 7876

unsigned int FLCC0_CACHE_STAT __AT (0x40018058);



// ----------------------------  Field Item: FLCC0_CACHE_STAT_ICEN  -------------------------------
// SVD Line: 7883

//  <item> SFDITEM_FIELD__FLCC0_CACHE_STAT_ICEN
//    <name> ICEN </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40018058) If this bit is set then I-Cache is enabled and when cleared I-Cache is disabled. </i>
//    <check> 
//      <loc> ( (unsigned int) FLCC0_CACHE_STAT ) </loc>
//      <o.0..0> ICEN
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: FLCC0_CACHE_STAT  --------------------------------
// SVD Line: 7876

//  <rtree> SFDITEM_REG__FLCC0_CACHE_STAT
//    <name> STAT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018058) Cache Status register </i>
//    <loc> ( (unsigned int)((FLCC0_CACHE_STAT >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__FLCC0_CACHE_STAT_ICEN </item>
//  </rtree>
//  


// ------------------------  Register Item Address: FLCC0_CACHE_SETUP  ----------------------------
// SVD Line: 7892

unsigned int FLCC0_CACHE_SETUP __AT (0x4001805C);



// ---------------------------  Field Item: FLCC0_CACHE_SETUP_ICEN  -------------------------------
// SVD Line: 7899

//  <item> SFDITEM_FIELD__FLCC0_CACHE_SETUP_ICEN
//    <name> ICEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001805C) If this bit set, then I-Cache is enabled for AHB accesses. If 0, then I-cache is disabled, and all AHB accesses will be via Flash memory. </i>
//    <check> 
//      <loc> ( (unsigned int) FLCC0_CACHE_SETUP ) </loc>
//      <o.0..0> ICEN
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: FLCC0_CACHE_SETUP  -------------------------------
// SVD Line: 7892

//  <rtree> SFDITEM_REG__FLCC0_CACHE_SETUP
//    <name> SETUP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001805C) Cache Setup register </i>
//    <loc> ( (unsigned int)((FLCC0_CACHE_SETUP >> 0) & 0xFFFFFFFF), ((FLCC0_CACHE_SETUP = (FLCC0_CACHE_SETUP & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLCC0_CACHE_SETUP_ICEN </item>
//  </rtree>
//  


// -------------------------  Register Item Address: FLCC0_CACHE_KEY  -----------------------------
// SVD Line: 7914

unsigned int FLCC0_CACHE_KEY __AT (0x40018060);



// ----------------------------  Field Item: FLCC0_CACHE_KEY_VALUE  -------------------------------
// SVD Line: 7921

//  <item> SFDITEM_FIELD__FLCC0_CACHE_KEY_VALUE
//    <name> VALUE </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40018060) Cache Key register </i>
//    <edit> 
//      <loc> ( (unsigned int)((FLCC0_CACHE_KEY >> 0) & 0x0), ((FLCC0_CACHE_KEY = (FLCC0_CACHE_KEY & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: FLCC0_CACHE_KEY  --------------------------------
// SVD Line: 7914

//  <rtree> SFDITEM_REG__FLCC0_CACHE_KEY
//    <name> KEY </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018060) Cache Key register </i>
//    <loc> ( (unsigned int)((FLCC0_CACHE_KEY >> 0) & 0xFFFFFFFF), ((FLCC0_CACHE_KEY = (FLCC0_CACHE_KEY & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLCC0_CACHE_KEY_VALUE </item>
//  </rtree>
//  


// ------------------------------  Peripheral View: FLCC0_CACHE  ----------------------------------
// SVD Line: 7865

//  <view> FLCC0_CACHE
//    <name> FLCC0_CACHE </name>
//    <item> SFDITEM_REG__FLCC0_CACHE_STAT </item>
//    <item> SFDITEM_REG__FLCC0_CACHE_SETUP </item>
//    <item> SFDITEM_REG__FLCC0_CACHE_KEY </item>
//  </view>
//  


// ----------------------------  Register Item Address: GPIO0_CFG  --------------------------------
// SVD Line: 7949

unsigned int GPIO0_CFG __AT (0x40020000);



// -------------------------------  Field Item: GPIO0_CFG_PIN00  ----------------------------------
// SVD Line: 7956

//  <item> SFDITEM_FIELD__GPIO0_CFG_PIN00
//    <name> PIN00 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40020000) Pin 0 configuration bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO0_CFG >> 0) & 0x3), ((GPIO0_CFG = (GPIO0_CFG & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: GPIO0_CFG_PIN01  ----------------------------------
// SVD Line: 7969

//  <item> SFDITEM_FIELD__GPIO0_CFG_PIN01
//    <name> PIN01 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40020000) Pin 1 configuration bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO0_CFG >> 2) & 0x3), ((GPIO0_CFG = (GPIO0_CFG & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: GPIO0_CFG_PIN02  ----------------------------------
// SVD Line: 7982

//  <item> SFDITEM_FIELD__GPIO0_CFG_PIN02
//    <name> PIN02 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40020000) Pin 2 configuration bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO0_CFG >> 4) & 0x3), ((GPIO0_CFG = (GPIO0_CFG & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: GPIO0_CFG_PIN03  ----------------------------------
// SVD Line: 7995

//  <item> SFDITEM_FIELD__GPIO0_CFG_PIN03
//    <name> PIN03 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40020000) Pin 3 configuration bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO0_CFG >> 6) & 0x3), ((GPIO0_CFG = (GPIO0_CFG & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: GPIO0_CFG_PIN04  ----------------------------------
// SVD Line: 8008

//  <item> SFDITEM_FIELD__GPIO0_CFG_PIN04
//    <name> PIN04 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40020000) Pin 4 configuration bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO0_CFG >> 8) & 0x3), ((GPIO0_CFG = (GPIO0_CFG & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: GPIO0_CFG_PIN05  ----------------------------------
// SVD Line: 8021

//  <item> SFDITEM_FIELD__GPIO0_CFG_PIN05
//    <name> PIN05 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40020000) Pin 5 configuration bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO0_CFG >> 10) & 0x3), ((GPIO0_CFG = (GPIO0_CFG & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: GPIO0_CFG_PIN06  ----------------------------------
// SVD Line: 8034

//  <item> SFDITEM_FIELD__GPIO0_CFG_PIN06
//    <name> PIN06 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40020000) Pin 6 configuration bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO0_CFG >> 12) & 0x3), ((GPIO0_CFG = (GPIO0_CFG & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: GPIO0_CFG_PIN07  ----------------------------------
// SVD Line: 8047

//  <item> SFDITEM_FIELD__GPIO0_CFG_PIN07
//    <name> PIN07 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40020000) Pin 7 configuration bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO0_CFG >> 14) & 0x3), ((GPIO0_CFG = (GPIO0_CFG & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: GPIO0_CFG_PIN08  ----------------------------------
// SVD Line: 8060

//  <item> SFDITEM_FIELD__GPIO0_CFG_PIN08
//    <name> PIN08 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40020000) Pin 8 configuration bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO0_CFG >> 16) & 0x3), ((GPIO0_CFG = (GPIO0_CFG & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: GPIO0_CFG_PIN09  ----------------------------------
// SVD Line: 8073

//  <item> SFDITEM_FIELD__GPIO0_CFG_PIN09
//    <name> PIN09 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40020000) Pin 9 configuration bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO0_CFG >> 18) & 0x3), ((GPIO0_CFG = (GPIO0_CFG & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: GPIO0_CFG_PIN10  ----------------------------------
// SVD Line: 8086

//  <item> SFDITEM_FIELD__GPIO0_CFG_PIN10
//    <name> PIN10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40020000) Pin 10 configuration bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO0_CFG >> 20) & 0x3), ((GPIO0_CFG = (GPIO0_CFG & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: GPIO0_CFG_PIN11  ----------------------------------
// SVD Line: 8099

//  <item> SFDITEM_FIELD__GPIO0_CFG_PIN11
//    <name> PIN11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x40020000) Pin 11 configuration bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO0_CFG >> 22) & 0x3), ((GPIO0_CFG = (GPIO0_CFG & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: GPIO0_CFG_PIN12  ----------------------------------
// SVD Line: 8112

//  <item> SFDITEM_FIELD__GPIO0_CFG_PIN12
//    <name> PIN12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x40020000) Pin 12 configuration bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO0_CFG >> 24) & 0x3), ((GPIO0_CFG = (GPIO0_CFG & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: GPIO0_CFG_PIN13  ----------------------------------
// SVD Line: 8125

//  <item> SFDITEM_FIELD__GPIO0_CFG_PIN13
//    <name> PIN13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x40020000) Pin 13 configuration bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO0_CFG >> 26) & 0x3), ((GPIO0_CFG = (GPIO0_CFG & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: GPIO0_CFG_PIN14  ----------------------------------
// SVD Line: 8138

//  <item> SFDITEM_FIELD__GPIO0_CFG_PIN14
//    <name> PIN14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x40020000) Pin 14 configuration bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO0_CFG >> 28) & 0x3), ((GPIO0_CFG = (GPIO0_CFG & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: GPIO0_CFG_PIN15  ----------------------------------
// SVD Line: 8151

//  <item> SFDITEM_FIELD__GPIO0_CFG_PIN15
//    <name> PIN15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x40020000) Pin 15 configuration bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO0_CFG >> 30) & 0x3), ((GPIO0_CFG = (GPIO0_CFG & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: GPIO0_CFG  -----------------------------------
// SVD Line: 7949

//  <rtree> SFDITEM_REG__GPIO0_CFG
//    <name> CFG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020000) Port Configuration </i>
//    <loc> ( (unsigned int)((GPIO0_CFG >> 0) & 0xFFFFFFFF), ((GPIO0_CFG = (GPIO0_CFG & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO0_CFG_PIN00 </item>
//    <item> SFDITEM_FIELD__GPIO0_CFG_PIN01 </item>
//    <item> SFDITEM_FIELD__GPIO0_CFG_PIN02 </item>
//    <item> SFDITEM_FIELD__GPIO0_CFG_PIN03 </item>
//    <item> SFDITEM_FIELD__GPIO0_CFG_PIN04 </item>
//    <item> SFDITEM_FIELD__GPIO0_CFG_PIN05 </item>
//    <item> SFDITEM_FIELD__GPIO0_CFG_PIN06 </item>
//    <item> SFDITEM_FIELD__GPIO0_CFG_PIN07 </item>
//    <item> SFDITEM_FIELD__GPIO0_CFG_PIN08 </item>
//    <item> SFDITEM_FIELD__GPIO0_CFG_PIN09 </item>
//    <item> SFDITEM_FIELD__GPIO0_CFG_PIN10 </item>
//    <item> SFDITEM_FIELD__GPIO0_CFG_PIN11 </item>
//    <item> SFDITEM_FIELD__GPIO0_CFG_PIN12 </item>
//    <item> SFDITEM_FIELD__GPIO0_CFG_PIN13 </item>
//    <item> SFDITEM_FIELD__GPIO0_CFG_PIN14 </item>
//    <item> SFDITEM_FIELD__GPIO0_CFG_PIN15 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIO0_OEN  --------------------------------
// SVD Line: 8166

unsigned short GPIO0_OEN __AT (0x40020004);



// -------------------------------  Field Item: GPIO0_OEN_VALUE  ----------------------------------
// SVD Line: 8173

//  <item> SFDITEM_FIELD__GPIO0_OEN_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40020004) Pin Output Drive enable </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIO0_OEN >> 0) & 0xFFFF), ((GPIO0_OEN = (GPIO0_OEN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: GPIO0_OEN  -----------------------------------
// SVD Line: 8166

//  <rtree> SFDITEM_REG__GPIO0_OEN
//    <name> OEN </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40020004) Port Output Enable </i>
//    <loc> ( (unsigned short)((GPIO0_OEN >> 0) & 0xFFFF), ((GPIO0_OEN = (GPIO0_OEN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO0_OEN_VALUE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: GPIO0_PE  --------------------------------
// SVD Line: 8188

unsigned short GPIO0_PE __AT (0x40020008);



// -------------------------------  Field Item: GPIO0_PE_VALUE  -----------------------------------
// SVD Line: 8195

//  <item> SFDITEM_FIELD__GPIO0_PE_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40020008) Pin Pull enable </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIO0_PE >> 0) & 0xFFFF), ((GPIO0_PE = (GPIO0_PE & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: GPIO0_PE  ------------------------------------
// SVD Line: 8188

//  <rtree> SFDITEM_REG__GPIO0_PE
//    <name> PE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40020008) Port Output Pull-up/Pull-down Enable </i>
//    <loc> ( (unsigned short)((GPIO0_PE >> 0) & 0xFFFF), ((GPIO0_PE = (GPIO0_PE & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO0_PE_VALUE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIO0_IEN  --------------------------------
// SVD Line: 8210

unsigned short GPIO0_IEN __AT (0x4002000C);



// -------------------------------  Field Item: GPIO0_IEN_VALUE  ----------------------------------
// SVD Line: 8217

//  <item> SFDITEM_FIELD__GPIO0_IEN_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4002000C) Input path enable </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIO0_IEN >> 0) & 0xFFFF), ((GPIO0_IEN = (GPIO0_IEN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: GPIO0_IEN  -----------------------------------
// SVD Line: 8210

//  <rtree> SFDITEM_REG__GPIO0_IEN
//    <name> IEN </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4002000C) Port Input Path Enable </i>
//    <loc> ( (unsigned short)((GPIO0_IEN >> 0) & 0xFFFF), ((GPIO0_IEN = (GPIO0_IEN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO0_IEN_VALUE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: GPIO0_IN  --------------------------------
// SVD Line: 8232

unsigned short GPIO0_IN __AT (0x40020010);



// -------------------------------  Field Item: GPIO0_IN_VALUE  -----------------------------------
// SVD Line: 8239

//  <item> SFDITEM_FIELD__GPIO0_IN_VALUE
//    <name> VALUE </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40020010) Registered data input </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIO0_IN >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: GPIO0_IN  ------------------------------------
// SVD Line: 8232

//  <rtree> SFDITEM_REG__GPIO0_IN
//    <name> IN </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40020010) Port Registered Data Input </i>
//    <loc> ( (unsigned short)((GPIO0_IN >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__GPIO0_IN_VALUE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIO0_OUT  --------------------------------
// SVD Line: 8248

unsigned short GPIO0_OUT __AT (0x40020014);



// -------------------------------  Field Item: GPIO0_OUT_VALUE  ----------------------------------
// SVD Line: 8255

//  <item> SFDITEM_FIELD__GPIO0_OUT_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40020014) Data out </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIO0_OUT >> 0) & 0xFFFF), ((GPIO0_OUT = (GPIO0_OUT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: GPIO0_OUT  -----------------------------------
// SVD Line: 8248

//  <rtree> SFDITEM_REG__GPIO0_OUT
//    <name> OUT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40020014) Port Data Output </i>
//    <loc> ( (unsigned short)((GPIO0_OUT >> 0) & 0xFFFF), ((GPIO0_OUT = (GPIO0_OUT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO0_OUT_VALUE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIO0_SET  --------------------------------
// SVD Line: 8270

unsigned short GPIO0_SET __AT (0x40020018);



// -------------------------------  Field Item: GPIO0_SET_VALUE  ----------------------------------
// SVD Line: 8277

//  <item> SFDITEM_FIELD__GPIO0_SET_VALUE
//    <name> VALUE </name>
//    <w> 
//    <i> [Bits 15..0] WO (@ 0x40020018) Set the output HIGH for the pin </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIO0_SET >> 0) & 0x0), ((GPIO0_SET = (GPIO0_SET & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: GPIO0_SET  -----------------------------------
// SVD Line: 8270

//  <rtree> SFDITEM_REG__GPIO0_SET
//    <name> SET </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40020018) Port Data Out Set </i>
//    <loc> ( (unsigned short)((GPIO0_SET >> 0) & 0xFFFF), ((GPIO0_SET = (GPIO0_SET & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO0_SET_VALUE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIO0_CLR  --------------------------------
// SVD Line: 8292

unsigned short GPIO0_CLR __AT (0x4002001C);



// -------------------------------  Field Item: GPIO0_CLR_VALUE  ----------------------------------
// SVD Line: 8299

//  <item> SFDITEM_FIELD__GPIO0_CLR_VALUE
//    <name> VALUE </name>
//    <w> 
//    <i> [Bits 15..0] WO (@ 0x4002001C) Set the output low for the port pin </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIO0_CLR >> 0) & 0x0), ((GPIO0_CLR = (GPIO0_CLR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: GPIO0_CLR  -----------------------------------
// SVD Line: 8292

//  <rtree> SFDITEM_REG__GPIO0_CLR
//    <name> CLR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4002001C) Port Data Out Clear </i>
//    <loc> ( (unsigned short)((GPIO0_CLR >> 0) & 0xFFFF), ((GPIO0_CLR = (GPIO0_CLR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO0_CLR_VALUE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIO0_TGL  --------------------------------
// SVD Line: 8314

unsigned short GPIO0_TGL __AT (0x40020020);



// -------------------------------  Field Item: GPIO0_TGL_VALUE  ----------------------------------
// SVD Line: 8321

//  <item> SFDITEM_FIELD__GPIO0_TGL_VALUE
//    <name> VALUE </name>
//    <w> 
//    <i> [Bits 15..0] WO (@ 0x40020020) Toggle the output of the port pin </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIO0_TGL >> 0) & 0x0), ((GPIO0_TGL = (GPIO0_TGL & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: GPIO0_TGL  -----------------------------------
// SVD Line: 8314

//  <rtree> SFDITEM_REG__GPIO0_TGL
//    <name> TGL </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40020020) Port Pin Toggle </i>
//    <loc> ( (unsigned short)((GPIO0_TGL >> 0) & 0xFFFF), ((GPIO0_TGL = (GPIO0_TGL & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO0_TGL_VALUE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIO0_POL  --------------------------------
// SVD Line: 8336

unsigned short GPIO0_POL __AT (0x40020024);



// -------------------------------  Field Item: GPIO0_POL_VALUE  ----------------------------------
// SVD Line: 8343

//  <item> SFDITEM_FIELD__GPIO0_POL_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40020024) Interrupt polarity </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIO0_POL >> 0) & 0xFFFF), ((GPIO0_POL = (GPIO0_POL & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: GPIO0_POL  -----------------------------------
// SVD Line: 8336

//  <rtree> SFDITEM_REG__GPIO0_POL
//    <name> POL </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40020024) Port Interrupt Polarity </i>
//    <loc> ( (unsigned short)((GPIO0_POL >> 0) & 0xFFFF), ((GPIO0_POL = (GPIO0_POL & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO0_POL_VALUE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIO0_IENA  -------------------------------
// SVD Line: 8358

unsigned short GPIO0_IENA __AT (0x40020028);



// ------------------------------  Field Item: GPIO0_IENA_VALUE  ----------------------------------
// SVD Line: 8365

//  <item> SFDITEM_FIELD__GPIO0_IENA_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40020028) Interrupt A enable </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIO0_IENA >> 0) & 0xFFFF), ((GPIO0_IENA = (GPIO0_IENA & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIO0_IENA  -----------------------------------
// SVD Line: 8358

//  <rtree> SFDITEM_REG__GPIO0_IENA
//    <name> IENA </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40020028) Port Interrupt A Enable </i>
//    <loc> ( (unsigned short)((GPIO0_IENA >> 0) & 0xFFFF), ((GPIO0_IENA = (GPIO0_IENA & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO0_IENA_VALUE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIO0_IENB  -------------------------------
// SVD Line: 8380

unsigned short GPIO0_IENB __AT (0x4002002C);



// ------------------------------  Field Item: GPIO0_IENB_VALUE  ----------------------------------
// SVD Line: 8387

//  <item> SFDITEM_FIELD__GPIO0_IENB_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4002002C) Interrupt B enable </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIO0_IENB >> 0) & 0xFFFF), ((GPIO0_IENB = (GPIO0_IENB & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIO0_IENB  -----------------------------------
// SVD Line: 8380

//  <rtree> SFDITEM_REG__GPIO0_IENB
//    <name> IENB </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4002002C) Port Interrupt B Enable </i>
//    <loc> ( (unsigned short)((GPIO0_IENB >> 0) & 0xFFFF), ((GPIO0_IENB = (GPIO0_IENB & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO0_IENB_VALUE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIO0_INT  --------------------------------
// SVD Line: 8402

unsigned short GPIO0_INT __AT (0x40020030);



// -------------------------------  Field Item: GPIO0_INT_VALUE  ----------------------------------
// SVD Line: 8409

//  <item> SFDITEM_FIELD__GPIO0_INT_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40020030) Interrupt Status </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIO0_INT >> 0) & 0xFFFF), ((GPIO0_INT = (GPIO0_INT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: GPIO0_INT  -----------------------------------
// SVD Line: 8402

//  <rtree> SFDITEM_REG__GPIO0_INT
//    <name> INT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40020030) Port Interrupt Status </i>
//    <loc> ( (unsigned short)((GPIO0_INT >> 0) & 0xFFFF), ((GPIO0_INT = (GPIO0_INT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO0_INT_VALUE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: GPIO0_DS  --------------------------------
// SVD Line: 8424

unsigned short GPIO0_DS __AT (0x40020034);



// -------------------------------  Field Item: GPIO0_DS_VALUE  -----------------------------------
// SVD Line: 8431

//  <item> SFDITEM_FIELD__GPIO0_DS_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40020034) Drive strength select </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIO0_DS >> 0) & 0xFFFF), ((GPIO0_DS = (GPIO0_DS & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: GPIO0_DS  ------------------------------------
// SVD Line: 8424

//  <rtree> SFDITEM_REG__GPIO0_DS
//    <name> DS </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40020034) Port Drive Strength Select </i>
//    <loc> ( (unsigned short)((GPIO0_DS >> 0) & 0xFFFF), ((GPIO0_DS = (GPIO0_DS & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO0_DS_VALUE </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: GPIO0  -------------------------------------
// SVD Line: 7938

//  <view> GPIO0
//    <name> GPIO0 </name>
//    <item> SFDITEM_REG__GPIO0_CFG </item>
//    <item> SFDITEM_REG__GPIO0_OEN </item>
//    <item> SFDITEM_REG__GPIO0_PE </item>
//    <item> SFDITEM_REG__GPIO0_IEN </item>
//    <item> SFDITEM_REG__GPIO0_IN </item>
//    <item> SFDITEM_REG__GPIO0_OUT </item>
//    <item> SFDITEM_REG__GPIO0_SET </item>
//    <item> SFDITEM_REG__GPIO0_CLR </item>
//    <item> SFDITEM_REG__GPIO0_TGL </item>
//    <item> SFDITEM_REG__GPIO0_POL </item>
//    <item> SFDITEM_REG__GPIO0_IENA </item>
//    <item> SFDITEM_REG__GPIO0_IENB </item>
//    <item> SFDITEM_REG__GPIO0_INT </item>
//    <item> SFDITEM_REG__GPIO0_DS </item>
//  </view>
//  


// ----------------------------  Register Item Address: GPIO1_CFG  --------------------------------
// SVD Line: 7949

unsigned int GPIO1_CFG __AT (0x40020040);



// -------------------------------  Field Item: GPIO1_CFG_PIN00  ----------------------------------
// SVD Line: 7956

//  <item> SFDITEM_FIELD__GPIO1_CFG_PIN00
//    <name> PIN00 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40020040) Pin 0 configuration bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO1_CFG >> 0) & 0x3), ((GPIO1_CFG = (GPIO1_CFG & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: GPIO1_CFG_PIN01  ----------------------------------
// SVD Line: 7969

//  <item> SFDITEM_FIELD__GPIO1_CFG_PIN01
//    <name> PIN01 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40020040) Pin 1 configuration bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO1_CFG >> 2) & 0x3), ((GPIO1_CFG = (GPIO1_CFG & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: GPIO1_CFG_PIN02  ----------------------------------
// SVD Line: 7982

//  <item> SFDITEM_FIELD__GPIO1_CFG_PIN02
//    <name> PIN02 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40020040) Pin 2 configuration bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO1_CFG >> 4) & 0x3), ((GPIO1_CFG = (GPIO1_CFG & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: GPIO1_CFG_PIN03  ----------------------------------
// SVD Line: 7995

//  <item> SFDITEM_FIELD__GPIO1_CFG_PIN03
//    <name> PIN03 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40020040) Pin 3 configuration bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO1_CFG >> 6) & 0x3), ((GPIO1_CFG = (GPIO1_CFG & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: GPIO1_CFG_PIN04  ----------------------------------
// SVD Line: 8008

//  <item> SFDITEM_FIELD__GPIO1_CFG_PIN04
//    <name> PIN04 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40020040) Pin 4 configuration bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO1_CFG >> 8) & 0x3), ((GPIO1_CFG = (GPIO1_CFG & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: GPIO1_CFG_PIN05  ----------------------------------
// SVD Line: 8021

//  <item> SFDITEM_FIELD__GPIO1_CFG_PIN05
//    <name> PIN05 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40020040) Pin 5 configuration bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO1_CFG >> 10) & 0x3), ((GPIO1_CFG = (GPIO1_CFG & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: GPIO1_CFG_PIN06  ----------------------------------
// SVD Line: 8034

//  <item> SFDITEM_FIELD__GPIO1_CFG_PIN06
//    <name> PIN06 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40020040) Pin 6 configuration bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO1_CFG >> 12) & 0x3), ((GPIO1_CFG = (GPIO1_CFG & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: GPIO1_CFG_PIN07  ----------------------------------
// SVD Line: 8047

//  <item> SFDITEM_FIELD__GPIO1_CFG_PIN07
//    <name> PIN07 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40020040) Pin 7 configuration bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO1_CFG >> 14) & 0x3), ((GPIO1_CFG = (GPIO1_CFG & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: GPIO1_CFG_PIN08  ----------------------------------
// SVD Line: 8060

//  <item> SFDITEM_FIELD__GPIO1_CFG_PIN08
//    <name> PIN08 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40020040) Pin 8 configuration bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO1_CFG >> 16) & 0x3), ((GPIO1_CFG = (GPIO1_CFG & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: GPIO1_CFG_PIN09  ----------------------------------
// SVD Line: 8073

//  <item> SFDITEM_FIELD__GPIO1_CFG_PIN09
//    <name> PIN09 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40020040) Pin 9 configuration bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO1_CFG >> 18) & 0x3), ((GPIO1_CFG = (GPIO1_CFG & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: GPIO1_CFG_PIN10  ----------------------------------
// SVD Line: 8086

//  <item> SFDITEM_FIELD__GPIO1_CFG_PIN10
//    <name> PIN10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40020040) Pin 10 configuration bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO1_CFG >> 20) & 0x3), ((GPIO1_CFG = (GPIO1_CFG & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: GPIO1_CFG_PIN11  ----------------------------------
// SVD Line: 8099

//  <item> SFDITEM_FIELD__GPIO1_CFG_PIN11
//    <name> PIN11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x40020040) Pin 11 configuration bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO1_CFG >> 22) & 0x3), ((GPIO1_CFG = (GPIO1_CFG & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: GPIO1_CFG_PIN12  ----------------------------------
// SVD Line: 8112

//  <item> SFDITEM_FIELD__GPIO1_CFG_PIN12
//    <name> PIN12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x40020040) Pin 12 configuration bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO1_CFG >> 24) & 0x3), ((GPIO1_CFG = (GPIO1_CFG & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: GPIO1_CFG_PIN13  ----------------------------------
// SVD Line: 8125

//  <item> SFDITEM_FIELD__GPIO1_CFG_PIN13
//    <name> PIN13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x40020040) Pin 13 configuration bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO1_CFG >> 26) & 0x3), ((GPIO1_CFG = (GPIO1_CFG & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: GPIO1_CFG_PIN14  ----------------------------------
// SVD Line: 8138

//  <item> SFDITEM_FIELD__GPIO1_CFG_PIN14
//    <name> PIN14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x40020040) Pin 14 configuration bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO1_CFG >> 28) & 0x3), ((GPIO1_CFG = (GPIO1_CFG & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: GPIO1_CFG_PIN15  ----------------------------------
// SVD Line: 8151

//  <item> SFDITEM_FIELD__GPIO1_CFG_PIN15
//    <name> PIN15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x40020040) Pin 15 configuration bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO1_CFG >> 30) & 0x3), ((GPIO1_CFG = (GPIO1_CFG & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: GPIO1_CFG  -----------------------------------
// SVD Line: 7949

//  <rtree> SFDITEM_REG__GPIO1_CFG
//    <name> CFG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020040) Port Configuration </i>
//    <loc> ( (unsigned int)((GPIO1_CFG >> 0) & 0xFFFFFFFF), ((GPIO1_CFG = (GPIO1_CFG & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO1_CFG_PIN00 </item>
//    <item> SFDITEM_FIELD__GPIO1_CFG_PIN01 </item>
//    <item> SFDITEM_FIELD__GPIO1_CFG_PIN02 </item>
//    <item> SFDITEM_FIELD__GPIO1_CFG_PIN03 </item>
//    <item> SFDITEM_FIELD__GPIO1_CFG_PIN04 </item>
//    <item> SFDITEM_FIELD__GPIO1_CFG_PIN05 </item>
//    <item> SFDITEM_FIELD__GPIO1_CFG_PIN06 </item>
//    <item> SFDITEM_FIELD__GPIO1_CFG_PIN07 </item>
//    <item> SFDITEM_FIELD__GPIO1_CFG_PIN08 </item>
//    <item> SFDITEM_FIELD__GPIO1_CFG_PIN09 </item>
//    <item> SFDITEM_FIELD__GPIO1_CFG_PIN10 </item>
//    <item> SFDITEM_FIELD__GPIO1_CFG_PIN11 </item>
//    <item> SFDITEM_FIELD__GPIO1_CFG_PIN12 </item>
//    <item> SFDITEM_FIELD__GPIO1_CFG_PIN13 </item>
//    <item> SFDITEM_FIELD__GPIO1_CFG_PIN14 </item>
//    <item> SFDITEM_FIELD__GPIO1_CFG_PIN15 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIO1_OEN  --------------------------------
// SVD Line: 8166

unsigned short GPIO1_OEN __AT (0x40020044);



// -------------------------------  Field Item: GPIO1_OEN_VALUE  ----------------------------------
// SVD Line: 8173

//  <item> SFDITEM_FIELD__GPIO1_OEN_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40020044) Pin Output Drive enable </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIO1_OEN >> 0) & 0xFFFF), ((GPIO1_OEN = (GPIO1_OEN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: GPIO1_OEN  -----------------------------------
// SVD Line: 8166

//  <rtree> SFDITEM_REG__GPIO1_OEN
//    <name> OEN </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40020044) Port Output Enable </i>
//    <loc> ( (unsigned short)((GPIO1_OEN >> 0) & 0xFFFF), ((GPIO1_OEN = (GPIO1_OEN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO1_OEN_VALUE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: GPIO1_PE  --------------------------------
// SVD Line: 8188

unsigned short GPIO1_PE __AT (0x40020048);



// -------------------------------  Field Item: GPIO1_PE_VALUE  -----------------------------------
// SVD Line: 8195

//  <item> SFDITEM_FIELD__GPIO1_PE_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40020048) Pin Pull enable </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIO1_PE >> 0) & 0xFFFF), ((GPIO1_PE = (GPIO1_PE & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: GPIO1_PE  ------------------------------------
// SVD Line: 8188

//  <rtree> SFDITEM_REG__GPIO1_PE
//    <name> PE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40020048) Port Output Pull-up/Pull-down Enable </i>
//    <loc> ( (unsigned short)((GPIO1_PE >> 0) & 0xFFFF), ((GPIO1_PE = (GPIO1_PE & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO1_PE_VALUE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIO1_IEN  --------------------------------
// SVD Line: 8210

unsigned short GPIO1_IEN __AT (0x4002004C);



// -------------------------------  Field Item: GPIO1_IEN_VALUE  ----------------------------------
// SVD Line: 8217

//  <item> SFDITEM_FIELD__GPIO1_IEN_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4002004C) Input path enable </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIO1_IEN >> 0) & 0xFFFF), ((GPIO1_IEN = (GPIO1_IEN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: GPIO1_IEN  -----------------------------------
// SVD Line: 8210

//  <rtree> SFDITEM_REG__GPIO1_IEN
//    <name> IEN </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4002004C) Port Input Path Enable </i>
//    <loc> ( (unsigned short)((GPIO1_IEN >> 0) & 0xFFFF), ((GPIO1_IEN = (GPIO1_IEN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO1_IEN_VALUE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: GPIO1_IN  --------------------------------
// SVD Line: 8232

unsigned short GPIO1_IN __AT (0x40020050);



// -------------------------------  Field Item: GPIO1_IN_VALUE  -----------------------------------
// SVD Line: 8239

//  <item> SFDITEM_FIELD__GPIO1_IN_VALUE
//    <name> VALUE </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40020050) Registered data input </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIO1_IN >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: GPIO1_IN  ------------------------------------
// SVD Line: 8232

//  <rtree> SFDITEM_REG__GPIO1_IN
//    <name> IN </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40020050) Port Registered Data Input </i>
//    <loc> ( (unsigned short)((GPIO1_IN >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__GPIO1_IN_VALUE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIO1_OUT  --------------------------------
// SVD Line: 8248

unsigned short GPIO1_OUT __AT (0x40020054);



// -------------------------------  Field Item: GPIO1_OUT_VALUE  ----------------------------------
// SVD Line: 8255

//  <item> SFDITEM_FIELD__GPIO1_OUT_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40020054) Data out </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIO1_OUT >> 0) & 0xFFFF), ((GPIO1_OUT = (GPIO1_OUT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: GPIO1_OUT  -----------------------------------
// SVD Line: 8248

//  <rtree> SFDITEM_REG__GPIO1_OUT
//    <name> OUT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40020054) Port Data Output </i>
//    <loc> ( (unsigned short)((GPIO1_OUT >> 0) & 0xFFFF), ((GPIO1_OUT = (GPIO1_OUT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO1_OUT_VALUE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIO1_SET  --------------------------------
// SVD Line: 8270

unsigned short GPIO1_SET __AT (0x40020058);



// -------------------------------  Field Item: GPIO1_SET_VALUE  ----------------------------------
// SVD Line: 8277

//  <item> SFDITEM_FIELD__GPIO1_SET_VALUE
//    <name> VALUE </name>
//    <w> 
//    <i> [Bits 15..0] WO (@ 0x40020058) Set the output HIGH for the pin </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIO1_SET >> 0) & 0x0), ((GPIO1_SET = (GPIO1_SET & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: GPIO1_SET  -----------------------------------
// SVD Line: 8270

//  <rtree> SFDITEM_REG__GPIO1_SET
//    <name> SET </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40020058) Port Data Out Set </i>
//    <loc> ( (unsigned short)((GPIO1_SET >> 0) & 0xFFFF), ((GPIO1_SET = (GPIO1_SET & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO1_SET_VALUE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIO1_CLR  --------------------------------
// SVD Line: 8292

unsigned short GPIO1_CLR __AT (0x4002005C);



// -------------------------------  Field Item: GPIO1_CLR_VALUE  ----------------------------------
// SVD Line: 8299

//  <item> SFDITEM_FIELD__GPIO1_CLR_VALUE
//    <name> VALUE </name>
//    <w> 
//    <i> [Bits 15..0] WO (@ 0x4002005C) Set the output low for the port pin </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIO1_CLR >> 0) & 0x0), ((GPIO1_CLR = (GPIO1_CLR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: GPIO1_CLR  -----------------------------------
// SVD Line: 8292

//  <rtree> SFDITEM_REG__GPIO1_CLR
//    <name> CLR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4002005C) Port Data Out Clear </i>
//    <loc> ( (unsigned short)((GPIO1_CLR >> 0) & 0xFFFF), ((GPIO1_CLR = (GPIO1_CLR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO1_CLR_VALUE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIO1_TGL  --------------------------------
// SVD Line: 8314

unsigned short GPIO1_TGL __AT (0x40020060);



// -------------------------------  Field Item: GPIO1_TGL_VALUE  ----------------------------------
// SVD Line: 8321

//  <item> SFDITEM_FIELD__GPIO1_TGL_VALUE
//    <name> VALUE </name>
//    <w> 
//    <i> [Bits 15..0] WO (@ 0x40020060) Toggle the output of the port pin </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIO1_TGL >> 0) & 0x0), ((GPIO1_TGL = (GPIO1_TGL & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: GPIO1_TGL  -----------------------------------
// SVD Line: 8314

//  <rtree> SFDITEM_REG__GPIO1_TGL
//    <name> TGL </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40020060) Port Pin Toggle </i>
//    <loc> ( (unsigned short)((GPIO1_TGL >> 0) & 0xFFFF), ((GPIO1_TGL = (GPIO1_TGL & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO1_TGL_VALUE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIO1_POL  --------------------------------
// SVD Line: 8336

unsigned short GPIO1_POL __AT (0x40020064);



// -------------------------------  Field Item: GPIO1_POL_VALUE  ----------------------------------
// SVD Line: 8343

//  <item> SFDITEM_FIELD__GPIO1_POL_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40020064) Interrupt polarity </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIO1_POL >> 0) & 0xFFFF), ((GPIO1_POL = (GPIO1_POL & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: GPIO1_POL  -----------------------------------
// SVD Line: 8336

//  <rtree> SFDITEM_REG__GPIO1_POL
//    <name> POL </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40020064) Port Interrupt Polarity </i>
//    <loc> ( (unsigned short)((GPIO1_POL >> 0) & 0xFFFF), ((GPIO1_POL = (GPIO1_POL & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO1_POL_VALUE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIO1_IENA  -------------------------------
// SVD Line: 8358

unsigned short GPIO1_IENA __AT (0x40020068);



// ------------------------------  Field Item: GPIO1_IENA_VALUE  ----------------------------------
// SVD Line: 8365

//  <item> SFDITEM_FIELD__GPIO1_IENA_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40020068) Interrupt A enable </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIO1_IENA >> 0) & 0xFFFF), ((GPIO1_IENA = (GPIO1_IENA & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIO1_IENA  -----------------------------------
// SVD Line: 8358

//  <rtree> SFDITEM_REG__GPIO1_IENA
//    <name> IENA </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40020068) Port Interrupt A Enable </i>
//    <loc> ( (unsigned short)((GPIO1_IENA >> 0) & 0xFFFF), ((GPIO1_IENA = (GPIO1_IENA & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO1_IENA_VALUE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIO1_IENB  -------------------------------
// SVD Line: 8380

unsigned short GPIO1_IENB __AT (0x4002006C);



// ------------------------------  Field Item: GPIO1_IENB_VALUE  ----------------------------------
// SVD Line: 8387

//  <item> SFDITEM_FIELD__GPIO1_IENB_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4002006C) Interrupt B enable </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIO1_IENB >> 0) & 0xFFFF), ((GPIO1_IENB = (GPIO1_IENB & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIO1_IENB  -----------------------------------
// SVD Line: 8380

//  <rtree> SFDITEM_REG__GPIO1_IENB
//    <name> IENB </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4002006C) Port Interrupt B Enable </i>
//    <loc> ( (unsigned short)((GPIO1_IENB >> 0) & 0xFFFF), ((GPIO1_IENB = (GPIO1_IENB & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO1_IENB_VALUE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIO1_INT  --------------------------------
// SVD Line: 8402

unsigned short GPIO1_INT __AT (0x40020070);



// -------------------------------  Field Item: GPIO1_INT_VALUE  ----------------------------------
// SVD Line: 8409

//  <item> SFDITEM_FIELD__GPIO1_INT_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40020070) Interrupt Status </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIO1_INT >> 0) & 0xFFFF), ((GPIO1_INT = (GPIO1_INT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: GPIO1_INT  -----------------------------------
// SVD Line: 8402

//  <rtree> SFDITEM_REG__GPIO1_INT
//    <name> INT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40020070) Port Interrupt Status </i>
//    <loc> ( (unsigned short)((GPIO1_INT >> 0) & 0xFFFF), ((GPIO1_INT = (GPIO1_INT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO1_INT_VALUE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: GPIO1_DS  --------------------------------
// SVD Line: 8424

unsigned short GPIO1_DS __AT (0x40020074);



// -------------------------------  Field Item: GPIO1_DS_VALUE  -----------------------------------
// SVD Line: 8431

//  <item> SFDITEM_FIELD__GPIO1_DS_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40020074) Drive strength select </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIO1_DS >> 0) & 0xFFFF), ((GPIO1_DS = (GPIO1_DS & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: GPIO1_DS  ------------------------------------
// SVD Line: 8424

//  <rtree> SFDITEM_REG__GPIO1_DS
//    <name> DS </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40020074) Port Drive Strength Select </i>
//    <loc> ( (unsigned short)((GPIO1_DS >> 0) & 0xFFFF), ((GPIO1_DS = (GPIO1_DS & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO1_DS_VALUE </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: GPIO1  -------------------------------------
// SVD Line: 8448

//  <view> GPIO1
//    <name> GPIO1 </name>
//    <item> SFDITEM_REG__GPIO1_CFG </item>
//    <item> SFDITEM_REG__GPIO1_OEN </item>
//    <item> SFDITEM_REG__GPIO1_PE </item>
//    <item> SFDITEM_REG__GPIO1_IEN </item>
//    <item> SFDITEM_REG__GPIO1_IN </item>
//    <item> SFDITEM_REG__GPIO1_OUT </item>
//    <item> SFDITEM_REG__GPIO1_SET </item>
//    <item> SFDITEM_REG__GPIO1_CLR </item>
//    <item> SFDITEM_REG__GPIO1_TGL </item>
//    <item> SFDITEM_REG__GPIO1_POL </item>
//    <item> SFDITEM_REG__GPIO1_IENA </item>
//    <item> SFDITEM_REG__GPIO1_IENB </item>
//    <item> SFDITEM_REG__GPIO1_INT </item>
//    <item> SFDITEM_REG__GPIO1_DS </item>
//  </view>
//  


// ----------------------------  Register Item Address: GPIO2_CFG  --------------------------------
// SVD Line: 7949

unsigned int GPIO2_CFG __AT (0x40020080);



// -------------------------------  Field Item: GPIO2_CFG_PIN00  ----------------------------------
// SVD Line: 7956

//  <item> SFDITEM_FIELD__GPIO2_CFG_PIN00
//    <name> PIN00 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40020080) Pin 0 configuration bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO2_CFG >> 0) & 0x3), ((GPIO2_CFG = (GPIO2_CFG & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: GPIO2_CFG_PIN01  ----------------------------------
// SVD Line: 7969

//  <item> SFDITEM_FIELD__GPIO2_CFG_PIN01
//    <name> PIN01 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40020080) Pin 1 configuration bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO2_CFG >> 2) & 0x3), ((GPIO2_CFG = (GPIO2_CFG & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: GPIO2_CFG_PIN02  ----------------------------------
// SVD Line: 7982

//  <item> SFDITEM_FIELD__GPIO2_CFG_PIN02
//    <name> PIN02 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40020080) Pin 2 configuration bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO2_CFG >> 4) & 0x3), ((GPIO2_CFG = (GPIO2_CFG & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: GPIO2_CFG_PIN03  ----------------------------------
// SVD Line: 7995

//  <item> SFDITEM_FIELD__GPIO2_CFG_PIN03
//    <name> PIN03 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40020080) Pin 3 configuration bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO2_CFG >> 6) & 0x3), ((GPIO2_CFG = (GPIO2_CFG & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: GPIO2_CFG_PIN04  ----------------------------------
// SVD Line: 8008

//  <item> SFDITEM_FIELD__GPIO2_CFG_PIN04
//    <name> PIN04 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40020080) Pin 4 configuration bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO2_CFG >> 8) & 0x3), ((GPIO2_CFG = (GPIO2_CFG & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: GPIO2_CFG_PIN05  ----------------------------------
// SVD Line: 8021

//  <item> SFDITEM_FIELD__GPIO2_CFG_PIN05
//    <name> PIN05 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40020080) Pin 5 configuration bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO2_CFG >> 10) & 0x3), ((GPIO2_CFG = (GPIO2_CFG & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: GPIO2_CFG_PIN06  ----------------------------------
// SVD Line: 8034

//  <item> SFDITEM_FIELD__GPIO2_CFG_PIN06
//    <name> PIN06 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40020080) Pin 6 configuration bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO2_CFG >> 12) & 0x3), ((GPIO2_CFG = (GPIO2_CFG & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: GPIO2_CFG_PIN07  ----------------------------------
// SVD Line: 8047

//  <item> SFDITEM_FIELD__GPIO2_CFG_PIN07
//    <name> PIN07 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40020080) Pin 7 configuration bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO2_CFG >> 14) & 0x3), ((GPIO2_CFG = (GPIO2_CFG & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: GPIO2_CFG_PIN08  ----------------------------------
// SVD Line: 8060

//  <item> SFDITEM_FIELD__GPIO2_CFG_PIN08
//    <name> PIN08 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40020080) Pin 8 configuration bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO2_CFG >> 16) & 0x3), ((GPIO2_CFG = (GPIO2_CFG & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: GPIO2_CFG_PIN09  ----------------------------------
// SVD Line: 8073

//  <item> SFDITEM_FIELD__GPIO2_CFG_PIN09
//    <name> PIN09 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40020080) Pin 9 configuration bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO2_CFG >> 18) & 0x3), ((GPIO2_CFG = (GPIO2_CFG & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: GPIO2_CFG_PIN10  ----------------------------------
// SVD Line: 8086

//  <item> SFDITEM_FIELD__GPIO2_CFG_PIN10
//    <name> PIN10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40020080) Pin 10 configuration bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO2_CFG >> 20) & 0x3), ((GPIO2_CFG = (GPIO2_CFG & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: GPIO2_CFG_PIN11  ----------------------------------
// SVD Line: 8099

//  <item> SFDITEM_FIELD__GPIO2_CFG_PIN11
//    <name> PIN11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x40020080) Pin 11 configuration bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO2_CFG >> 22) & 0x3), ((GPIO2_CFG = (GPIO2_CFG & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: GPIO2_CFG_PIN12  ----------------------------------
// SVD Line: 8112

//  <item> SFDITEM_FIELD__GPIO2_CFG_PIN12
//    <name> PIN12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x40020080) Pin 12 configuration bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO2_CFG >> 24) & 0x3), ((GPIO2_CFG = (GPIO2_CFG & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: GPIO2_CFG_PIN13  ----------------------------------
// SVD Line: 8125

//  <item> SFDITEM_FIELD__GPIO2_CFG_PIN13
//    <name> PIN13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x40020080) Pin 13 configuration bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO2_CFG >> 26) & 0x3), ((GPIO2_CFG = (GPIO2_CFG & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: GPIO2_CFG_PIN14  ----------------------------------
// SVD Line: 8138

//  <item> SFDITEM_FIELD__GPIO2_CFG_PIN14
//    <name> PIN14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x40020080) Pin 14 configuration bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO2_CFG >> 28) & 0x3), ((GPIO2_CFG = (GPIO2_CFG & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: GPIO2_CFG_PIN15  ----------------------------------
// SVD Line: 8151

//  <item> SFDITEM_FIELD__GPIO2_CFG_PIN15
//    <name> PIN15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x40020080) Pin 15 configuration bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO2_CFG >> 30) & 0x3), ((GPIO2_CFG = (GPIO2_CFG & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: GPIO2_CFG  -----------------------------------
// SVD Line: 7949

//  <rtree> SFDITEM_REG__GPIO2_CFG
//    <name> CFG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020080) Port Configuration </i>
//    <loc> ( (unsigned int)((GPIO2_CFG >> 0) & 0xFFFFFFFF), ((GPIO2_CFG = (GPIO2_CFG & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO2_CFG_PIN00 </item>
//    <item> SFDITEM_FIELD__GPIO2_CFG_PIN01 </item>
//    <item> SFDITEM_FIELD__GPIO2_CFG_PIN02 </item>
//    <item> SFDITEM_FIELD__GPIO2_CFG_PIN03 </item>
//    <item> SFDITEM_FIELD__GPIO2_CFG_PIN04 </item>
//    <item> SFDITEM_FIELD__GPIO2_CFG_PIN05 </item>
//    <item> SFDITEM_FIELD__GPIO2_CFG_PIN06 </item>
//    <item> SFDITEM_FIELD__GPIO2_CFG_PIN07 </item>
//    <item> SFDITEM_FIELD__GPIO2_CFG_PIN08 </item>
//    <item> SFDITEM_FIELD__GPIO2_CFG_PIN09 </item>
//    <item> SFDITEM_FIELD__GPIO2_CFG_PIN10 </item>
//    <item> SFDITEM_FIELD__GPIO2_CFG_PIN11 </item>
//    <item> SFDITEM_FIELD__GPIO2_CFG_PIN12 </item>
//    <item> SFDITEM_FIELD__GPIO2_CFG_PIN13 </item>
//    <item> SFDITEM_FIELD__GPIO2_CFG_PIN14 </item>
//    <item> SFDITEM_FIELD__GPIO2_CFG_PIN15 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIO2_OEN  --------------------------------
// SVD Line: 8166

unsigned short GPIO2_OEN __AT (0x40020084);



// -------------------------------  Field Item: GPIO2_OEN_VALUE  ----------------------------------
// SVD Line: 8173

//  <item> SFDITEM_FIELD__GPIO2_OEN_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40020084) Pin Output Drive enable </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIO2_OEN >> 0) & 0xFFFF), ((GPIO2_OEN = (GPIO2_OEN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: GPIO2_OEN  -----------------------------------
// SVD Line: 8166

//  <rtree> SFDITEM_REG__GPIO2_OEN
//    <name> OEN </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40020084) Port Output Enable </i>
//    <loc> ( (unsigned short)((GPIO2_OEN >> 0) & 0xFFFF), ((GPIO2_OEN = (GPIO2_OEN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO2_OEN_VALUE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: GPIO2_PE  --------------------------------
// SVD Line: 8188

unsigned short GPIO2_PE __AT (0x40020088);



// -------------------------------  Field Item: GPIO2_PE_VALUE  -----------------------------------
// SVD Line: 8195

//  <item> SFDITEM_FIELD__GPIO2_PE_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40020088) Pin Pull enable </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIO2_PE >> 0) & 0xFFFF), ((GPIO2_PE = (GPIO2_PE & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: GPIO2_PE  ------------------------------------
// SVD Line: 8188

//  <rtree> SFDITEM_REG__GPIO2_PE
//    <name> PE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40020088) Port Output Pull-up/Pull-down Enable </i>
//    <loc> ( (unsigned short)((GPIO2_PE >> 0) & 0xFFFF), ((GPIO2_PE = (GPIO2_PE & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO2_PE_VALUE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIO2_IEN  --------------------------------
// SVD Line: 8210

unsigned short GPIO2_IEN __AT (0x4002008C);



// -------------------------------  Field Item: GPIO2_IEN_VALUE  ----------------------------------
// SVD Line: 8217

//  <item> SFDITEM_FIELD__GPIO2_IEN_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4002008C) Input path enable </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIO2_IEN >> 0) & 0xFFFF), ((GPIO2_IEN = (GPIO2_IEN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: GPIO2_IEN  -----------------------------------
// SVD Line: 8210

//  <rtree> SFDITEM_REG__GPIO2_IEN
//    <name> IEN </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4002008C) Port Input Path Enable </i>
//    <loc> ( (unsigned short)((GPIO2_IEN >> 0) & 0xFFFF), ((GPIO2_IEN = (GPIO2_IEN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO2_IEN_VALUE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: GPIO2_IN  --------------------------------
// SVD Line: 8232

unsigned short GPIO2_IN __AT (0x40020090);



// -------------------------------  Field Item: GPIO2_IN_VALUE  -----------------------------------
// SVD Line: 8239

//  <item> SFDITEM_FIELD__GPIO2_IN_VALUE
//    <name> VALUE </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40020090) Registered data input </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIO2_IN >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: GPIO2_IN  ------------------------------------
// SVD Line: 8232

//  <rtree> SFDITEM_REG__GPIO2_IN
//    <name> IN </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40020090) Port Registered Data Input </i>
//    <loc> ( (unsigned short)((GPIO2_IN >> 0) & 0xFFFF) ) </loc>
//    <item> SFDITEM_FIELD__GPIO2_IN_VALUE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIO2_OUT  --------------------------------
// SVD Line: 8248

unsigned short GPIO2_OUT __AT (0x40020094);



// -------------------------------  Field Item: GPIO2_OUT_VALUE  ----------------------------------
// SVD Line: 8255

//  <item> SFDITEM_FIELD__GPIO2_OUT_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40020094) Data out </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIO2_OUT >> 0) & 0xFFFF), ((GPIO2_OUT = (GPIO2_OUT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: GPIO2_OUT  -----------------------------------
// SVD Line: 8248

//  <rtree> SFDITEM_REG__GPIO2_OUT
//    <name> OUT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40020094) Port Data Output </i>
//    <loc> ( (unsigned short)((GPIO2_OUT >> 0) & 0xFFFF), ((GPIO2_OUT = (GPIO2_OUT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO2_OUT_VALUE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIO2_SET  --------------------------------
// SVD Line: 8270

unsigned short GPIO2_SET __AT (0x40020098);



// -------------------------------  Field Item: GPIO2_SET_VALUE  ----------------------------------
// SVD Line: 8277

//  <item> SFDITEM_FIELD__GPIO2_SET_VALUE
//    <name> VALUE </name>
//    <w> 
//    <i> [Bits 15..0] WO (@ 0x40020098) Set the output HIGH for the pin </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIO2_SET >> 0) & 0x0), ((GPIO2_SET = (GPIO2_SET & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: GPIO2_SET  -----------------------------------
// SVD Line: 8270

//  <rtree> SFDITEM_REG__GPIO2_SET
//    <name> SET </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40020098) Port Data Out Set </i>
//    <loc> ( (unsigned short)((GPIO2_SET >> 0) & 0xFFFF), ((GPIO2_SET = (GPIO2_SET & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO2_SET_VALUE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIO2_CLR  --------------------------------
// SVD Line: 8292

unsigned short GPIO2_CLR __AT (0x4002009C);



// -------------------------------  Field Item: GPIO2_CLR_VALUE  ----------------------------------
// SVD Line: 8299

//  <item> SFDITEM_FIELD__GPIO2_CLR_VALUE
//    <name> VALUE </name>
//    <w> 
//    <i> [Bits 15..0] WO (@ 0x4002009C) Set the output low for the port pin </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIO2_CLR >> 0) & 0x0), ((GPIO2_CLR = (GPIO2_CLR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: GPIO2_CLR  -----------------------------------
// SVD Line: 8292

//  <rtree> SFDITEM_REG__GPIO2_CLR
//    <name> CLR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4002009C) Port Data Out Clear </i>
//    <loc> ( (unsigned short)((GPIO2_CLR >> 0) & 0xFFFF), ((GPIO2_CLR = (GPIO2_CLR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO2_CLR_VALUE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIO2_TGL  --------------------------------
// SVD Line: 8314

unsigned short GPIO2_TGL __AT (0x400200A0);



// -------------------------------  Field Item: GPIO2_TGL_VALUE  ----------------------------------
// SVD Line: 8321

//  <item> SFDITEM_FIELD__GPIO2_TGL_VALUE
//    <name> VALUE </name>
//    <w> 
//    <i> [Bits 15..0] WO (@ 0x400200A0) Toggle the output of the port pin </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIO2_TGL >> 0) & 0x0), ((GPIO2_TGL = (GPIO2_TGL & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: GPIO2_TGL  -----------------------------------
// SVD Line: 8314

//  <rtree> SFDITEM_REG__GPIO2_TGL
//    <name> TGL </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x400200A0) Port Pin Toggle </i>
//    <loc> ( (unsigned short)((GPIO2_TGL >> 0) & 0xFFFF), ((GPIO2_TGL = (GPIO2_TGL & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO2_TGL_VALUE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIO2_POL  --------------------------------
// SVD Line: 8336

unsigned short GPIO2_POL __AT (0x400200A4);



// -------------------------------  Field Item: GPIO2_POL_VALUE  ----------------------------------
// SVD Line: 8343

//  <item> SFDITEM_FIELD__GPIO2_POL_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x400200A4) Interrupt polarity </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIO2_POL >> 0) & 0xFFFF), ((GPIO2_POL = (GPIO2_POL & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: GPIO2_POL  -----------------------------------
// SVD Line: 8336

//  <rtree> SFDITEM_REG__GPIO2_POL
//    <name> POL </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x400200A4) Port Interrupt Polarity </i>
//    <loc> ( (unsigned short)((GPIO2_POL >> 0) & 0xFFFF), ((GPIO2_POL = (GPIO2_POL & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO2_POL_VALUE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIO2_IENA  -------------------------------
// SVD Line: 8358

unsigned short GPIO2_IENA __AT (0x400200A8);



// ------------------------------  Field Item: GPIO2_IENA_VALUE  ----------------------------------
// SVD Line: 8365

//  <item> SFDITEM_FIELD__GPIO2_IENA_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x400200A8) Interrupt A enable </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIO2_IENA >> 0) & 0xFFFF), ((GPIO2_IENA = (GPIO2_IENA & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIO2_IENA  -----------------------------------
// SVD Line: 8358

//  <rtree> SFDITEM_REG__GPIO2_IENA
//    <name> IENA </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x400200A8) Port Interrupt A Enable </i>
//    <loc> ( (unsigned short)((GPIO2_IENA >> 0) & 0xFFFF), ((GPIO2_IENA = (GPIO2_IENA & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO2_IENA_VALUE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIO2_IENB  -------------------------------
// SVD Line: 8380

unsigned short GPIO2_IENB __AT (0x400200AC);



// ------------------------------  Field Item: GPIO2_IENB_VALUE  ----------------------------------
// SVD Line: 8387

//  <item> SFDITEM_FIELD__GPIO2_IENB_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x400200AC) Interrupt B enable </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIO2_IENB >> 0) & 0xFFFF), ((GPIO2_IENB = (GPIO2_IENB & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIO2_IENB  -----------------------------------
// SVD Line: 8380

//  <rtree> SFDITEM_REG__GPIO2_IENB
//    <name> IENB </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x400200AC) Port Interrupt B Enable </i>
//    <loc> ( (unsigned short)((GPIO2_IENB >> 0) & 0xFFFF), ((GPIO2_IENB = (GPIO2_IENB & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO2_IENB_VALUE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIO2_INT  --------------------------------
// SVD Line: 8402

unsigned short GPIO2_INT __AT (0x400200B0);



// -------------------------------  Field Item: GPIO2_INT_VALUE  ----------------------------------
// SVD Line: 8409

//  <item> SFDITEM_FIELD__GPIO2_INT_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x400200B0) Interrupt Status </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIO2_INT >> 0) & 0xFFFF), ((GPIO2_INT = (GPIO2_INT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: GPIO2_INT  -----------------------------------
// SVD Line: 8402

//  <rtree> SFDITEM_REG__GPIO2_INT
//    <name> INT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x400200B0) Port Interrupt Status </i>
//    <loc> ( (unsigned short)((GPIO2_INT >> 0) & 0xFFFF), ((GPIO2_INT = (GPIO2_INT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO2_INT_VALUE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: GPIO2_DS  --------------------------------
// SVD Line: 8424

unsigned short GPIO2_DS __AT (0x400200B4);



// -------------------------------  Field Item: GPIO2_DS_VALUE  -----------------------------------
// SVD Line: 8431

//  <item> SFDITEM_FIELD__GPIO2_DS_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x400200B4) Drive strength select </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIO2_DS >> 0) & 0xFFFF), ((GPIO2_DS = (GPIO2_DS & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: GPIO2_DS  ------------------------------------
// SVD Line: 8424

//  <rtree> SFDITEM_REG__GPIO2_DS
//    <name> DS </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x400200B4) Port Drive Strength Select </i>
//    <loc> ( (unsigned short)((GPIO2_DS >> 0) & 0xFFFF), ((GPIO2_DS = (GPIO2_DS & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO2_DS_VALUE </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: GPIO2  -------------------------------------
// SVD Line: 8452

//  <view> GPIO2
//    <name> GPIO2 </name>
//    <item> SFDITEM_REG__GPIO2_CFG </item>
//    <item> SFDITEM_REG__GPIO2_OEN </item>
//    <item> SFDITEM_REG__GPIO2_PE </item>
//    <item> SFDITEM_REG__GPIO2_IEN </item>
//    <item> SFDITEM_REG__GPIO2_IN </item>
//    <item> SFDITEM_REG__GPIO2_OUT </item>
//    <item> SFDITEM_REG__GPIO2_SET </item>
//    <item> SFDITEM_REG__GPIO2_CLR </item>
//    <item> SFDITEM_REG__GPIO2_TGL </item>
//    <item> SFDITEM_REG__GPIO2_POL </item>
//    <item> SFDITEM_REG__GPIO2_IENA </item>
//    <item> SFDITEM_REG__GPIO2_IENB </item>
//    <item> SFDITEM_REG__GPIO2_INT </item>
//    <item> SFDITEM_REG__GPIO2_DS </item>
//  </view>
//  


// ---------------------------  Register Item Address: SPORT0_CTL_A  ------------------------------
// SVD Line: 8477

unsigned int SPORT0_CTL_A __AT (0x40038000);



// ------------------------------  Field Item: SPORT0_CTL_A_SPEN  ---------------------------------
// SVD Line: 8484

//  <item> SFDITEM_FIELD__SPORT0_CTL_A_SPEN
//    <name> SPEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40038000) \nSerial Port Enable\n0 : CTL_DIS = Disable\n1 : CTL_EN = Enable </i>
//    <combo> 
//      <loc> ( (unsigned int) SPORT0_CTL_A ) </loc>
//      <o.0..0> SPEN
//        <0=> 0: CTL_DIS = Disable
//        <1=> 1: CTL_EN = Enable
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: SPORT0_CTL_A_FSMUXSEL  -------------------------------
// SVD Line: 8503

//  <item> SFDITEM_FIELD__SPORT0_CTL_A_FSMUXSEL
//    <name> FSMUXSEL </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40038000) \nFrame Sync Multiplexer Select\n0 : CTL_FS_MUX_DIS = Disable frame sync multiplexing\n1 : CTL_FS_MUX_EN = Enable frame sync multiplexing </i>
//    <combo> 
//      <loc> ( (unsigned int) SPORT0_CTL_A ) </loc>
//      <o.1..1> FSMUXSEL
//        <0=> 0: CTL_FS_MUX_DIS = Disable frame sync multiplexing
//        <1=> 1: CTL_FS_MUX_EN = Enable frame sync multiplexing
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: SPORT0_CTL_A_CKMUXSEL  -------------------------------
// SVD Line: 8522

//  <item> SFDITEM_FIELD__SPORT0_CTL_A_CKMUXSEL
//    <name> CKMUXSEL </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40038000) \nClock Multiplexer Select\n0 : CTL_CLK_MUX_DIS = Disable serial clock multiplexing\n1 : CTL_CLK_MUX_EN = Enable serial clock multiplexing </i>
//    <combo> 
//      <loc> ( (unsigned int) SPORT0_CTL_A ) </loc>
//      <o.2..2> CKMUXSEL
//        <0=> 0: CTL_CLK_MUX_DIS = Disable serial clock multiplexing
//        <1=> 1: CTL_CLK_MUX_EN = Enable serial clock multiplexing
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: SPORT0_CTL_A_LSBF  ---------------------------------
// SVD Line: 8541

//  <item> SFDITEM_FIELD__SPORT0_CTL_A_LSBF
//    <name> LSBF </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40038000) \nLeast-Significant Bit First\n0 : CTL_MSB_FIRST = MSB first sent/received\n1 : CTL_LSB_FIRST = LSB first sent/received </i>
//    <combo> 
//      <loc> ( (unsigned int) SPORT0_CTL_A ) </loc>
//      <o.3..3> LSBF
//        <0=> 0: CTL_MSB_FIRST = MSB first sent/received
//        <1=> 1: CTL_LSB_FIRST = LSB first sent/received
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: SPORT0_CTL_A_SLEN  ---------------------------------
// SVD Line: 8560

//  <item> SFDITEM_FIELD__SPORT0_CTL_A_SLEN
//    <name> SLEN </name>
//    <rw> 
//    <i> [Bits 8..4] RW (@ 0x40038000) Serial Word Length </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPORT0_CTL_A >> 4) & 0x1F), ((SPORT0_CTL_A = (SPORT0_CTL_A & ~(0x1FUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: SPORT0_CTL_A_ICLK  ---------------------------------
// SVD Line: 8573

//  <item> SFDITEM_FIELD__SPORT0_CTL_A_ICLK
//    <name> ICLK </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40038000) \nInternal Clock\n0 : CTL_EXTERNAL_CLK = External clock\n1 : CTL_INTERNAL_CLK = Internal clock </i>
//    <combo> 
//      <loc> ( (unsigned int) SPORT0_CTL_A ) </loc>
//      <o.10..10> ICLK
//        <0=> 0: CTL_EXTERNAL_CLK = External clock
//        <1=> 1: CTL_INTERNAL_CLK = Internal clock
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: SPORT0_CTL_A_OPMODE  --------------------------------
// SVD Line: 8592

//  <item> SFDITEM_FIELD__SPORT0_CTL_A_OPMODE
//    <name> OPMODE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40038000) \nOperation mode\n0 : CTL_SERIAL = DSP standard\n1 : CTL_TIMER_EN_MODE = Timer_enable mode </i>
//    <combo> 
//      <loc> ( (unsigned int) SPORT0_CTL_A ) </loc>
//      <o.11..11> OPMODE
//        <0=> 0: CTL_SERIAL = DSP standard
//        <1=> 1: CTL_TIMER_EN_MODE = Timer_enable mode
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: SPORT0_CTL_A_CKRE  ---------------------------------
// SVD Line: 8611

//  <item> SFDITEM_FIELD__SPORT0_CTL_A_CKRE
//    <name> CKRE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40038000) \nClock Rising Edge\n0 : CTL_CLK_FALL_EDGE = Clock falling edge\n1 : CTL_CLK_RISE_EDGE = Clock rising edge </i>
//    <combo> 
//      <loc> ( (unsigned int) SPORT0_CTL_A ) </loc>
//      <o.12..12> CKRE
//        <0=> 0: CTL_CLK_FALL_EDGE = Clock falling edge
//        <1=> 1: CTL_CLK_RISE_EDGE = Clock rising edge
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: SPORT0_CTL_A_FSR  ----------------------------------
// SVD Line: 8630

//  <item> SFDITEM_FIELD__SPORT0_CTL_A_FSR
//    <name> FSR </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40038000) \nFrame Sync Required\n0 : CTL_FS_NOT_REQ = No frame sync required\n1 : CTL_FS_REQ = Frame sync required </i>
//    <combo> 
//      <loc> ( (unsigned int) SPORT0_CTL_A ) </loc>
//      <o.13..13> FSR
//        <0=> 0: CTL_FS_NOT_REQ = No frame sync required
//        <1=> 1: CTL_FS_REQ = Frame sync required
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: SPORT0_CTL_A_IFS  ----------------------------------
// SVD Line: 8649

//  <item> SFDITEM_FIELD__SPORT0_CTL_A_IFS
//    <name> IFS </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40038000) \nInternal Frame Sync\n0 : CTL_EXTERNAL_FS = External frame sync\n1 : CTL_INTERNAL_FS = Internal frame sync </i>
//    <combo> 
//      <loc> ( (unsigned int) SPORT0_CTL_A ) </loc>
//      <o.14..14> IFS
//        <0=> 0: CTL_EXTERNAL_FS = External frame sync
//        <1=> 1: CTL_INTERNAL_FS = Internal frame sync
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: SPORT0_CTL_A_DIFS  ---------------------------------
// SVD Line: 8668

//  <item> SFDITEM_FIELD__SPORT0_CTL_A_DIFS
//    <name> DIFS </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40038000) \nData-Independent Frame Sync\n0 : CTL_DATA_DEP_FS = Data-dependent frame sync\n1 : CTL_DATA_INDP_FS = Data-independent frame sync </i>
//    <combo> 
//      <loc> ( (unsigned int) SPORT0_CTL_A ) </loc>
//      <o.15..15> DIFS
//        <0=> 0: CTL_DATA_DEP_FS = Data-dependent frame sync
//        <1=> 1: CTL_DATA_INDP_FS = Data-independent frame sync
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: SPORT0_CTL_A_LFS  ----------------------------------
// SVD Line: 8687

//  <item> SFDITEM_FIELD__SPORT0_CTL_A_LFS
//    <name> LFS </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40038000) \nActive-Low Frame Sync\n0 : CTL_FS_LO = Active high frame sync\n1 : CTL_FS_HI = Active low frame sync </i>
//    <combo> 
//      <loc> ( (unsigned int) SPORT0_CTL_A ) </loc>
//      <o.16..16> LFS
//        <0=> 0: CTL_FS_LO = Active high frame sync
//        <1=> 1: CTL_FS_HI = Active low frame sync
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: SPORT0_CTL_A_LAFS  ---------------------------------
// SVD Line: 8706

//  <item> SFDITEM_FIELD__SPORT0_CTL_A_LAFS
//    <name> LAFS </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40038000) \nLate Frame Sync\n0 : CTL_EARLY_FS = Early frame sync\n1 : CTL_LATE_FS = Late frame sync </i>
//    <combo> 
//      <loc> ( (unsigned int) SPORT0_CTL_A ) </loc>
//      <o.17..17> LAFS
//        <0=> 0: CTL_EARLY_FS = Early frame sync
//        <1=> 1: CTL_LATE_FS = Late frame sync
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: SPORT0_CTL_A_PACK  ---------------------------------
// SVD Line: 8725

//  <item> SFDITEM_FIELD__SPORT0_CTL_A_PACK
//    <name> PACK </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40038000) \nPacking Enable\n0 : CTL_PACK_DIS = Disable\n1 : CTL_PACK_8BIT = 8-bit packing enable\n2 : CTL_PACK_16BIT = 16-bit packing enable\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) SPORT0_CTL_A ) </loc>
//      <o.19..18> PACK
//        <0=> 0: CTL_PACK_DIS = Disable
//        <1=> 1: CTL_PACK_8BIT = 8-bit packing enable
//        <2=> 2: CTL_PACK_16BIT = 16-bit packing enable
//        <3=> 3: 
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: SPORT0_CTL_A_FSERRMODE  -------------------------------
// SVD Line: 8749

//  <item> SFDITEM_FIELD__SPORT0_CTL_A_FSERRMODE
//    <name> FSERRMODE </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40038000) Frame Sync Error Operation </i>
//    <check> 
//      <loc> ( (unsigned int) SPORT0_CTL_A ) </loc>
//      <o.20..20> FSERRMODE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SPORT0_CTL_A_GCLKEN  --------------------------------
// SVD Line: 8756

//  <item> SFDITEM_FIELD__SPORT0_CTL_A_GCLKEN
//    <name> GCLKEN </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40038000) \nGated Clock Enable\n0 : CTL_GCLK_DIS = Disable\n1 : CTL_GCLK_EN = Enable </i>
//    <combo> 
//      <loc> ( (unsigned int) SPORT0_CTL_A ) </loc>
//      <o.21..21> GCLKEN
//        <0=> 0: CTL_GCLK_DIS = Disable
//        <1=> 1: CTL_GCLK_EN = Enable
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: SPORT0_CTL_A_SPTRAN  --------------------------------
// SVD Line: 8775

//  <item> SFDITEM_FIELD__SPORT0_CTL_A_SPTRAN
//    <name> SPTRAN </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x40038000) \nSerial Port Transfer Direction\n0 : CTL_RX = Receive\n1 : CTL_TX = Transmit </i>
//    <combo> 
//      <loc> ( (unsigned int) SPORT0_CTL_A ) </loc>
//      <o.25..25> SPTRAN
//        <0=> 0: CTL_RX = Receive
//        <1=> 1: CTL_TX = Transmit
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: SPORT0_CTL_A_DMAEN  ---------------------------------
// SVD Line: 8794

//  <item> SFDITEM_FIELD__SPORT0_CTL_A_DMAEN
//    <name> DMAEN </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x40038000) DMA Enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPORT0_CTL_A ) </loc>
//      <o.26..26> DMAEN
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: SPORT0_CTL_A  ----------------------------------
// SVD Line: 8477

//  <rtree> SFDITEM_REG__SPORT0_CTL_A
//    <name> CTL_A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40038000) Half SPORT &A& Control Register </i>
//    <loc> ( (unsigned int)((SPORT0_CTL_A >> 0) & 0xFFFFFFFF), ((SPORT0_CTL_A = (SPORT0_CTL_A & ~(0x63FFDFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x63FFDFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPORT0_CTL_A_SPEN </item>
//    <item> SFDITEM_FIELD__SPORT0_CTL_A_FSMUXSEL </item>
//    <item> SFDITEM_FIELD__SPORT0_CTL_A_CKMUXSEL </item>
//    <item> SFDITEM_FIELD__SPORT0_CTL_A_LSBF </item>
//    <item> SFDITEM_FIELD__SPORT0_CTL_A_SLEN </item>
//    <item> SFDITEM_FIELD__SPORT0_CTL_A_ICLK </item>
//    <item> SFDITEM_FIELD__SPORT0_CTL_A_OPMODE </item>
//    <item> SFDITEM_FIELD__SPORT0_CTL_A_CKRE </item>
//    <item> SFDITEM_FIELD__SPORT0_CTL_A_FSR </item>
//    <item> SFDITEM_FIELD__SPORT0_CTL_A_IFS </item>
//    <item> SFDITEM_FIELD__SPORT0_CTL_A_DIFS </item>
//    <item> SFDITEM_FIELD__SPORT0_CTL_A_LFS </item>
//    <item> SFDITEM_FIELD__SPORT0_CTL_A_LAFS </item>
//    <item> SFDITEM_FIELD__SPORT0_CTL_A_PACK </item>
//    <item> SFDITEM_FIELD__SPORT0_CTL_A_FSERRMODE </item>
//    <item> SFDITEM_FIELD__SPORT0_CTL_A_GCLKEN </item>
//    <item> SFDITEM_FIELD__SPORT0_CTL_A_SPTRAN </item>
//    <item> SFDITEM_FIELD__SPORT0_CTL_A_DMAEN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SPORT0_DIV_A  ------------------------------
// SVD Line: 8803

unsigned int SPORT0_DIV_A __AT (0x40038004);



// -----------------------------  Field Item: SPORT0_DIV_A_CLKDIV  --------------------------------
// SVD Line: 8810

//  <item> SFDITEM_FIELD__SPORT0_DIV_A_CLKDIV
//    <name> CLKDIV </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40038004) Clock Divisor </i>
//    <edit> 
//      <loc> ( (unsigned short)((SPORT0_DIV_A >> 0) & 0xFFFF), ((SPORT0_DIV_A = (SPORT0_DIV_A & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: SPORT0_DIV_A_FSDIV  ---------------------------------
// SVD Line: 8823

//  <item> SFDITEM_FIELD__SPORT0_DIV_A_FSDIV
//    <name> FSDIV </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40038004) Frame Sync Divisor </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPORT0_DIV_A >> 16) & 0xFF), ((SPORT0_DIV_A = (SPORT0_DIV_A & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: SPORT0_DIV_A  ----------------------------------
// SVD Line: 8803

//  <rtree> SFDITEM_REG__SPORT0_DIV_A
//    <name> DIV_A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40038004) Half SPORT &A& Divisor Register </i>
//    <loc> ( (unsigned int)((SPORT0_DIV_A >> 0) & 0xFFFFFFFF), ((SPORT0_DIV_A = (SPORT0_DIV_A & ~(0xFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPORT0_DIV_A_CLKDIV </item>
//    <item> SFDITEM_FIELD__SPORT0_DIV_A_FSDIV </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SPORT0_IEN_A  ------------------------------
// SVD Line: 8838

unsigned int SPORT0_IEN_A __AT (0x40038008);



// -------------------------------  Field Item: SPORT0_IEN_A_TF  ----------------------------------
// SVD Line: 8845

//  <item> SFDITEM_FIELD__SPORT0_IEN_A_TF
//    <name> TF </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40038008) \nTransfer Finish Interrupt Enable\n0 : CTL_TXFIN_DIS = Transfer finish Interrupt is disabled\n1 : CTL_TXFIN_EN = Transfer Finish Interrupt is Enabled </i>
//    <combo> 
//      <loc> ( (unsigned int) SPORT0_IEN_A ) </loc>
//      <o.0..0> TF
//        <0=> 0: CTL_TXFIN_DIS = Transfer finish Interrupt is disabled
//        <1=> 1: CTL_TXFIN_EN = Transfer Finish Interrupt is Enabled
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: SPORT0_IEN_A_DERRMSK  --------------------------------
// SVD Line: 8864

//  <item> SFDITEM_FIELD__SPORT0_IEN_A_DERRMSK
//    <name> DERRMSK </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40038008) Data Error (Interrupt) Mask </i>
//    <check> 
//      <loc> ( (unsigned int) SPORT0_IEN_A ) </loc>
//      <o.1..1> DERRMSK
//    </check>
//  </item>
//  


// ----------------------------  Field Item: SPORT0_IEN_A_FSERRMSK  -------------------------------
// SVD Line: 8871

//  <item> SFDITEM_FIELD__SPORT0_IEN_A_FSERRMSK
//    <name> FSERRMSK </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40038008) Frame Sync Error (Interrupt) Mask </i>
//    <check> 
//      <loc> ( (unsigned int) SPORT0_IEN_A ) </loc>
//      <o.2..2> FSERRMSK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPORT0_IEN_A_DATA  ---------------------------------
// SVD Line: 8878

//  <item> SFDITEM_FIELD__SPORT0_IEN_A_DATA
//    <name> DATA </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40038008) Data request interrupt to the core </i>
//    <check> 
//      <loc> ( (unsigned int) SPORT0_IEN_A ) </loc>
//      <o.3..3> DATA
//    </check>
//  </item>
//  


// ---------------------------  Field Item: SPORT0_IEN_A_SYSDATERR  -------------------------------
// SVD Line: 8885

//  <item> SFDITEM_FIELD__SPORT0_IEN_A_SYSDATERR
//    <name> SYSDATERR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40038008) Data error for system writes or reads </i>
//    <check> 
//      <loc> ( (unsigned int) SPORT0_IEN_A ) </loc>
//      <o.4..4> SYSDATERR
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: SPORT0_IEN_A  ----------------------------------
// SVD Line: 8838

//  <rtree> SFDITEM_REG__SPORT0_IEN_A
//    <name> IEN_A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40038008) Half SPORT A&s Interrupt Enable register </i>
//    <loc> ( (unsigned int)((SPORT0_IEN_A >> 0) & 0xFFFFFFFF), ((SPORT0_IEN_A = (SPORT0_IEN_A & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPORT0_IEN_A_TF </item>
//    <item> SFDITEM_FIELD__SPORT0_IEN_A_DERRMSK </item>
//    <item> SFDITEM_FIELD__SPORT0_IEN_A_FSERRMSK </item>
//    <item> SFDITEM_FIELD__SPORT0_IEN_A_DATA </item>
//    <item> SFDITEM_FIELD__SPORT0_IEN_A_SYSDATERR </item>
//  </rtree>
//  


// --------------------------  Register Item Address: SPORT0_STAT_A  ------------------------------
// SVD Line: 8894

unsigned int SPORT0_STAT_A __AT (0x4003800C);



// ------------------------------  Field Item: SPORT0_STAT_A_TFI  ---------------------------------
// SVD Line: 8901

//  <item> SFDITEM_FIELD__SPORT0_STAT_A_TFI
//    <name> TFI </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x4003800C) Transmit Finish Interrupt Status </i>
//    <check> 
//      <loc> ( (unsigned int) SPORT0_STAT_A ) </loc>
//      <o.0..0> TFI
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SPORT0_STAT_A_DERR  ---------------------------------
// SVD Line: 8908

//  <item> SFDITEM_FIELD__SPORT0_STAT_A_DERR
//    <name> DERR </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x4003800C) Data Error Status </i>
//    <check> 
//      <loc> ( (unsigned int) SPORT0_STAT_A ) </loc>
//      <o.1..1> DERR
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SPORT0_STAT_A_FSERR  --------------------------------
// SVD Line: 8915

//  <item> SFDITEM_FIELD__SPORT0_STAT_A_FSERR
//    <name> FSERR </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x4003800C) Frame Sync Error Status </i>
//    <check> 
//      <loc> ( (unsigned int) SPORT0_STAT_A ) </loc>
//      <o.2..2> FSERR
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SPORT0_STAT_A_DATA  ---------------------------------
// SVD Line: 8922

//  <item> SFDITEM_FIELD__SPORT0_STAT_A_DATA
//    <name> DATA </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x4003800C) Data Buffer status </i>
//    <check> 
//      <loc> ( (unsigned int) SPORT0_STAT_A ) </loc>
//      <o.3..3> DATA
//    </check>
//  </item>
//  


// ---------------------------  Field Item: SPORT0_STAT_A_SYSDATERR  ------------------------------
// SVD Line: 8929

//  <item> SFDITEM_FIELD__SPORT0_STAT_A_SYSDATERR
//    <name> SYSDATERR </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x4003800C) System Data Error Status </i>
//    <check> 
//      <loc> ( (unsigned int) SPORT0_STAT_A ) </loc>
//      <o.4..4> SYSDATERR
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPORT0_STAT_A_DXS  ---------------------------------
// SVD Line: 8936

//  <item> SFDITEM_FIELD__SPORT0_STAT_A_DXS
//    <name> DXS </name>
//    <r> 
//    <i> [Bits 9..8] RO (@ 0x4003800C) \nData Transfer Buffer Status\n0 : CTL_EMPTY = Empty\n1 : Reserved - do not use\n2 : CTL_PART_FULL = Partially full\n3 : CTL_FULL = Full </i>
//    <combo> 
//      <loc> ( (unsigned int) SPORT0_STAT_A ) </loc>
//      <o.9..8> DXS
//        <0=> 0: CTL_EMPTY = Empty
//        <1=> 1: 
//        <2=> 2: CTL_PART_FULL = Partially full
//        <3=> 3: CTL_FULL = Full
//    </combo>
//  </item>
//  


// ------------------------------  Register RTree: SPORT0_STAT_A  ---------------------------------
// SVD Line: 8894

//  <rtree> SFDITEM_REG__SPORT0_STAT_A
//    <name> STAT_A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4003800C) Half SPORT &A& Status register </i>
//    <loc> ( (unsigned int)((SPORT0_STAT_A >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SPORT0_STAT_A_TFI </item>
//    <item> SFDITEM_FIELD__SPORT0_STAT_A_DERR </item>
//    <item> SFDITEM_FIELD__SPORT0_STAT_A_FSERR </item>
//    <item> SFDITEM_FIELD__SPORT0_STAT_A_DATA </item>
//    <item> SFDITEM_FIELD__SPORT0_STAT_A_SYSDATERR </item>
//    <item> SFDITEM_FIELD__SPORT0_STAT_A_DXS </item>
//  </rtree>
//  


// -------------------------  Register Item Address: SPORT0_NUMTRAN_A  ----------------------------
// SVD Line: 8962

unsigned int SPORT0_NUMTRAN_A __AT (0x40038010);



// ---------------------------  Field Item: SPORT0_NUMTRAN_A_VALUE  -------------------------------
// SVD Line: 8969

//  <item> SFDITEM_FIELD__SPORT0_NUMTRAN_A_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40038010) Number of transfers (Half SPORT A) </i>
//    <edit> 
//      <loc> ( (unsigned short)((SPORT0_NUMTRAN_A >> 0) & 0xFFF), ((SPORT0_NUMTRAN_A = (SPORT0_NUMTRAN_A & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: SPORT0_NUMTRAN_A  --------------------------------
// SVD Line: 8962

//  <rtree> SFDITEM_REG__SPORT0_NUMTRAN_A
//    <name> NUMTRAN_A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40038010) Half SPORT A Number of transfers register </i>
//    <loc> ( (unsigned int)((SPORT0_NUMTRAN_A >> 0) & 0xFFFFFFFF), ((SPORT0_NUMTRAN_A = (SPORT0_NUMTRAN_A & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPORT0_NUMTRAN_A_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: SPORT0_CNVT_A  ------------------------------
// SVD Line: 8984

unsigned int SPORT0_CNVT_A __AT (0x40038014);



// ------------------------------  Field Item: SPORT0_CNVT_A_WID  ---------------------------------
// SVD Line: 8991

//  <item> SFDITEM_FIELD__SPORT0_CNVT_A_WID
//    <name> WID </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40038014) CONVT signal width: Half SPORT A </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPORT0_CNVT_A >> 0) & 0xF), ((SPORT0_CNVT_A = (SPORT0_CNVT_A & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: SPORT0_CNVT_A_POL  ---------------------------------
// SVD Line: 9004

//  <item> SFDITEM_FIELD__SPORT0_CNVT_A_POL
//    <name> POL </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40038014) Polarity of the Convt signal </i>
//    <check> 
//      <loc> ( (unsigned int) SPORT0_CNVT_A ) </loc>
//      <o.8..8> POL
//    </check>
//  </item>
//  


// ----------------------------  Field Item: SPORT0_CNVT_A_CNVT2FS  -------------------------------
// SVD Line: 9011

//  <item> SFDITEM_FIELD__SPORT0_CNVT_A_CNVT2FS
//    <name> CNVT2FS </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40038014) CONVT to FS duration: Half SPORT A </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPORT0_CNVT_A >> 16) & 0xFF), ((SPORT0_CNVT_A = (SPORT0_CNVT_A & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: SPORT0_CNVT_A  ---------------------------------
// SVD Line: 8984

//  <rtree> SFDITEM_REG__SPORT0_CNVT_A
//    <name> CNVT_A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40038014) Half SPORT &A& CONVT width </i>
//    <loc> ( (unsigned int)((SPORT0_CNVT_A >> 0) & 0xFFFFFFFF), ((SPORT0_CNVT_A = (SPORT0_CNVT_A & ~(0xFF010FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF010F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPORT0_CNVT_A_WID </item>
//    <item> SFDITEM_FIELD__SPORT0_CNVT_A_POL </item>
//    <item> SFDITEM_FIELD__SPORT0_CNVT_A_CNVT2FS </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SPORT0_TX_A  -------------------------------
// SVD Line: 9026

unsigned int SPORT0_TX_A __AT (0x40038020);



// ------------------------------  Field Item: SPORT0_TX_A_VALUE  ---------------------------------
// SVD Line: 9033

//  <item> SFDITEM_FIELD__SPORT0_TX_A_VALUE
//    <name> VALUE </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40038020) Transmit Buffer </i>
//    <edit> 
//      <loc> ( (unsigned int)((SPORT0_TX_A >> 0) & 0x0), ((SPORT0_TX_A = (SPORT0_TX_A & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SPORT0_TX_A  ----------------------------------
// SVD Line: 9026

//  <rtree> SFDITEM_REG__SPORT0_TX_A
//    <name> TX_A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40038020) Half SPORT &A& Tx Buffer Register </i>
//    <loc> ( (unsigned int)((SPORT0_TX_A >> 0) & 0xFFFFFFFF), ((SPORT0_TX_A = (SPORT0_TX_A & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPORT0_TX_A_VALUE </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SPORT0_RX_A  -------------------------------
// SVD Line: 9048

unsigned int SPORT0_RX_A __AT (0x40038028);



// ------------------------------  Field Item: SPORT0_RX_A_VALUE  ---------------------------------
// SVD Line: 9055

//  <item> SFDITEM_FIELD__SPORT0_RX_A_VALUE
//    <name> VALUE </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40038028) Receive Buffer </i>
//    <edit> 
//      <loc> ( (unsigned int)((SPORT0_RX_A >> 0) & 0xFFFFFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SPORT0_RX_A  ----------------------------------
// SVD Line: 9048

//  <rtree> SFDITEM_REG__SPORT0_RX_A
//    <name> RX_A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40038028) Half SPORT &A& Rx Buffer Register </i>
//    <loc> ( (unsigned int)((SPORT0_RX_A >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SPORT0_RX_A_VALUE </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SPORT0_CTL_B  ------------------------------
// SVD Line: 9064

unsigned int SPORT0_CTL_B __AT (0x40038040);



// ------------------------------  Field Item: SPORT0_CTL_B_SPEN  ---------------------------------
// SVD Line: 9071

//  <item> SFDITEM_FIELD__SPORT0_CTL_B_SPEN
//    <name> SPEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40038040) Serial Port Enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPORT0_CTL_B ) </loc>
//      <o.0..0> SPEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPORT0_CTL_B_LSBF  ---------------------------------
// SVD Line: 9078

//  <item> SFDITEM_FIELD__SPORT0_CTL_B_LSBF
//    <name> LSBF </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40038040) Least-Significant Bit First </i>
//    <check> 
//      <loc> ( (unsigned int) SPORT0_CTL_B ) </loc>
//      <o.3..3> LSBF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPORT0_CTL_B_SLEN  ---------------------------------
// SVD Line: 9085

//  <item> SFDITEM_FIELD__SPORT0_CTL_B_SLEN
//    <name> SLEN </name>
//    <rw> 
//    <i> [Bits 8..4] RW (@ 0x40038040) Serial Word Length </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPORT0_CTL_B >> 4) & 0x1F), ((SPORT0_CTL_B = (SPORT0_CTL_B & ~(0x1FUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: SPORT0_CTL_B_ICLK  ---------------------------------
// SVD Line: 9098

//  <item> SFDITEM_FIELD__SPORT0_CTL_B_ICLK
//    <name> ICLK </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40038040) Internal Clock </i>
//    <check> 
//      <loc> ( (unsigned int) SPORT0_CTL_B ) </loc>
//      <o.10..10> ICLK
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SPORT0_CTL_B_OPMODE  --------------------------------
// SVD Line: 9105

//  <item> SFDITEM_FIELD__SPORT0_CTL_B_OPMODE
//    <name> OPMODE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40038040) Operation mode </i>
//    <check> 
//      <loc> ( (unsigned int) SPORT0_CTL_B ) </loc>
//      <o.11..11> OPMODE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPORT0_CTL_B_CKRE  ---------------------------------
// SVD Line: 9112

//  <item> SFDITEM_FIELD__SPORT0_CTL_B_CKRE
//    <name> CKRE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40038040) Clock Rising Edge </i>
//    <check> 
//      <loc> ( (unsigned int) SPORT0_CTL_B ) </loc>
//      <o.12..12> CKRE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPORT0_CTL_B_FSR  ----------------------------------
// SVD Line: 9119

//  <item> SFDITEM_FIELD__SPORT0_CTL_B_FSR
//    <name> FSR </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40038040) Frame Sync Required </i>
//    <check> 
//      <loc> ( (unsigned int) SPORT0_CTL_B ) </loc>
//      <o.13..13> FSR
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPORT0_CTL_B_IFS  ----------------------------------
// SVD Line: 9126

//  <item> SFDITEM_FIELD__SPORT0_CTL_B_IFS
//    <name> IFS </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40038040) Internal Frame Sync </i>
//    <check> 
//      <loc> ( (unsigned int) SPORT0_CTL_B ) </loc>
//      <o.14..14> IFS
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPORT0_CTL_B_DIFS  ---------------------------------
// SVD Line: 9133

//  <item> SFDITEM_FIELD__SPORT0_CTL_B_DIFS
//    <name> DIFS </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40038040) Data-Independent Frame Sync </i>
//    <check> 
//      <loc> ( (unsigned int) SPORT0_CTL_B ) </loc>
//      <o.15..15> DIFS
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPORT0_CTL_B_LFS  ----------------------------------
// SVD Line: 9140

//  <item> SFDITEM_FIELD__SPORT0_CTL_B_LFS
//    <name> LFS </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40038040) Active-Low Frame Sync </i>
//    <check> 
//      <loc> ( (unsigned int) SPORT0_CTL_B ) </loc>
//      <o.16..16> LFS
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPORT0_CTL_B_LAFS  ---------------------------------
// SVD Line: 9147

//  <item> SFDITEM_FIELD__SPORT0_CTL_B_LAFS
//    <name> LAFS </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40038040) Late Frame Sync </i>
//    <check> 
//      <loc> ( (unsigned int) SPORT0_CTL_B ) </loc>
//      <o.17..17> LAFS
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPORT0_CTL_B_PACK  ---------------------------------
// SVD Line: 9154

//  <item> SFDITEM_FIELD__SPORT0_CTL_B_PACK
//    <name> PACK </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40038040) \nPacking Enable\n0 : CTL_PACK_DIS = Disable\n1 : CTL_PACK_8BIT = 8-bit packing enable\n2 : CTL_PACK_16BIT = 16-bit packing enable\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) SPORT0_CTL_B ) </loc>
//      <o.19..18> PACK
//        <0=> 0: CTL_PACK_DIS = Disable
//        <1=> 1: CTL_PACK_8BIT = 8-bit packing enable
//        <2=> 2: CTL_PACK_16BIT = 16-bit packing enable
//        <3=> 3: 
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: SPORT0_CTL_B_FSERRMODE  -------------------------------
// SVD Line: 9178

//  <item> SFDITEM_FIELD__SPORT0_CTL_B_FSERRMODE
//    <name> FSERRMODE </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40038040) Frame Sync Error Operation </i>
//    <check> 
//      <loc> ( (unsigned int) SPORT0_CTL_B ) </loc>
//      <o.20..20> FSERRMODE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SPORT0_CTL_B_GCLKEN  --------------------------------
// SVD Line: 9185

//  <item> SFDITEM_FIELD__SPORT0_CTL_B_GCLKEN
//    <name> GCLKEN </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40038040) Gated Clock Enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPORT0_CTL_B ) </loc>
//      <o.21..21> GCLKEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SPORT0_CTL_B_SPTRAN  --------------------------------
// SVD Line: 9192

//  <item> SFDITEM_FIELD__SPORT0_CTL_B_SPTRAN
//    <name> SPTRAN </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x40038040) Serial Port Transfer Direction </i>
//    <check> 
//      <loc> ( (unsigned int) SPORT0_CTL_B ) </loc>
//      <o.25..25> SPTRAN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SPORT0_CTL_B_DMAEN  ---------------------------------
// SVD Line: 9199

//  <item> SFDITEM_FIELD__SPORT0_CTL_B_DMAEN
//    <name> DMAEN </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x40038040) DMA Enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPORT0_CTL_B ) </loc>
//      <o.26..26> DMAEN
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: SPORT0_CTL_B  ----------------------------------
// SVD Line: 9064

//  <rtree> SFDITEM_REG__SPORT0_CTL_B
//    <name> CTL_B </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40038040) Half SPORT &B& Control Register </i>
//    <loc> ( (unsigned int)((SPORT0_CTL_B >> 0) & 0xFFFFFFFF), ((SPORT0_CTL_B = (SPORT0_CTL_B & ~(0x63FFDF9UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x63FFDF9) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPORT0_CTL_B_SPEN </item>
//    <item> SFDITEM_FIELD__SPORT0_CTL_B_LSBF </item>
//    <item> SFDITEM_FIELD__SPORT0_CTL_B_SLEN </item>
//    <item> SFDITEM_FIELD__SPORT0_CTL_B_ICLK </item>
//    <item> SFDITEM_FIELD__SPORT0_CTL_B_OPMODE </item>
//    <item> SFDITEM_FIELD__SPORT0_CTL_B_CKRE </item>
//    <item> SFDITEM_FIELD__SPORT0_CTL_B_FSR </item>
//    <item> SFDITEM_FIELD__SPORT0_CTL_B_IFS </item>
//    <item> SFDITEM_FIELD__SPORT0_CTL_B_DIFS </item>
//    <item> SFDITEM_FIELD__SPORT0_CTL_B_LFS </item>
//    <item> SFDITEM_FIELD__SPORT0_CTL_B_LAFS </item>
//    <item> SFDITEM_FIELD__SPORT0_CTL_B_PACK </item>
//    <item> SFDITEM_FIELD__SPORT0_CTL_B_FSERRMODE </item>
//    <item> SFDITEM_FIELD__SPORT0_CTL_B_GCLKEN </item>
//    <item> SFDITEM_FIELD__SPORT0_CTL_B_SPTRAN </item>
//    <item> SFDITEM_FIELD__SPORT0_CTL_B_DMAEN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SPORT0_DIV_B  ------------------------------
// SVD Line: 9208

unsigned int SPORT0_DIV_B __AT (0x40038044);



// -----------------------------  Field Item: SPORT0_DIV_B_CLKDIV  --------------------------------
// SVD Line: 9215

//  <item> SFDITEM_FIELD__SPORT0_DIV_B_CLKDIV
//    <name> CLKDIV </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40038044) Clock Divisor </i>
//    <edit> 
//      <loc> ( (unsigned short)((SPORT0_DIV_B >> 0) & 0xFFFF), ((SPORT0_DIV_B = (SPORT0_DIV_B & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: SPORT0_DIV_B_FSDIV  ---------------------------------
// SVD Line: 9228

//  <item> SFDITEM_FIELD__SPORT0_DIV_B_FSDIV
//    <name> FSDIV </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40038044) Frame Sync Divisor </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPORT0_DIV_B >> 16) & 0xFF), ((SPORT0_DIV_B = (SPORT0_DIV_B & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: SPORT0_DIV_B  ----------------------------------
// SVD Line: 9208

//  <rtree> SFDITEM_REG__SPORT0_DIV_B
//    <name> DIV_B </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40038044) Half SPORT &B& Divisor Register </i>
//    <loc> ( (unsigned int)((SPORT0_DIV_B >> 0) & 0xFFFFFFFF), ((SPORT0_DIV_B = (SPORT0_DIV_B & ~(0xFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPORT0_DIV_B_CLKDIV </item>
//    <item> SFDITEM_FIELD__SPORT0_DIV_B_FSDIV </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SPORT0_IEN_B  ------------------------------
// SVD Line: 9243

unsigned int SPORT0_IEN_B __AT (0x40038048);



// -------------------------------  Field Item: SPORT0_IEN_B_TF  ----------------------------------
// SVD Line: 9250

//  <item> SFDITEM_FIELD__SPORT0_IEN_B_TF
//    <name> TF </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40038048) \nTransmit Finish Interrupt Enable\n0 : CTL_TXFIN_DIS = Transfer Finish Interrupt is disabled\n1 : CTL_TXFIN_EN = Transfer Finish Interrupt is Enabled </i>
//    <combo> 
//      <loc> ( (unsigned int) SPORT0_IEN_B ) </loc>
//      <o.0..0> TF
//        <0=> 0: CTL_TXFIN_DIS = Transfer Finish Interrupt is disabled
//        <1=> 1: CTL_TXFIN_EN = Transfer Finish Interrupt is Enabled
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: SPORT0_IEN_B_DERRMSK  --------------------------------
// SVD Line: 9269

//  <item> SFDITEM_FIELD__SPORT0_IEN_B_DERRMSK
//    <name> DERRMSK </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40038048) Data Error (Interrupt) Mask </i>
//    <check> 
//      <loc> ( (unsigned int) SPORT0_IEN_B ) </loc>
//      <o.1..1> DERRMSK
//    </check>
//  </item>
//  


// ----------------------------  Field Item: SPORT0_IEN_B_FSERRMSK  -------------------------------
// SVD Line: 9276

//  <item> SFDITEM_FIELD__SPORT0_IEN_B_FSERRMSK
//    <name> FSERRMSK </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40038048) Frame Sync Error (Interrupt) Mask </i>
//    <check> 
//      <loc> ( (unsigned int) SPORT0_IEN_B ) </loc>
//      <o.2..2> FSERRMSK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPORT0_IEN_B_DATA  ---------------------------------
// SVD Line: 9283

//  <item> SFDITEM_FIELD__SPORT0_IEN_B_DATA
//    <name> DATA </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40038048) Data request interrupt to the core </i>
//    <check> 
//      <loc> ( (unsigned int) SPORT0_IEN_B ) </loc>
//      <o.3..3> DATA
//    </check>
//  </item>
//  


// ---------------------------  Field Item: SPORT0_IEN_B_SYSDATERR  -------------------------------
// SVD Line: 9290

//  <item> SFDITEM_FIELD__SPORT0_IEN_B_SYSDATERR
//    <name> SYSDATERR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40038048) Data error for system writes or reads </i>
//    <check> 
//      <loc> ( (unsigned int) SPORT0_IEN_B ) </loc>
//      <o.4..4> SYSDATERR
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: SPORT0_IEN_B  ----------------------------------
// SVD Line: 9243

//  <rtree> SFDITEM_REG__SPORT0_IEN_B
//    <name> IEN_B </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40038048) Half SPORT B&s Interrupt Enable register </i>
//    <loc> ( (unsigned int)((SPORT0_IEN_B >> 0) & 0xFFFFFFFF), ((SPORT0_IEN_B = (SPORT0_IEN_B & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPORT0_IEN_B_TF </item>
//    <item> SFDITEM_FIELD__SPORT0_IEN_B_DERRMSK </item>
//    <item> SFDITEM_FIELD__SPORT0_IEN_B_FSERRMSK </item>
//    <item> SFDITEM_FIELD__SPORT0_IEN_B_DATA </item>
//    <item> SFDITEM_FIELD__SPORT0_IEN_B_SYSDATERR </item>
//  </rtree>
//  


// --------------------------  Register Item Address: SPORT0_STAT_B  ------------------------------
// SVD Line: 9299

unsigned int SPORT0_STAT_B __AT (0x4003804C);



// ------------------------------  Field Item: SPORT0_STAT_B_TFI  ---------------------------------
// SVD Line: 9306

//  <item> SFDITEM_FIELD__SPORT0_STAT_B_TFI
//    <name> TFI </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x4003804C) Transmit Finish Interrupt Status </i>
//    <check> 
//      <loc> ( (unsigned int) SPORT0_STAT_B ) </loc>
//      <o.0..0> TFI
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SPORT0_STAT_B_DERR  ---------------------------------
// SVD Line: 9313

//  <item> SFDITEM_FIELD__SPORT0_STAT_B_DERR
//    <name> DERR </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x4003804C) Data Error Status </i>
//    <check> 
//      <loc> ( (unsigned int) SPORT0_STAT_B ) </loc>
//      <o.1..1> DERR
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SPORT0_STAT_B_FSERR  --------------------------------
// SVD Line: 9320

//  <item> SFDITEM_FIELD__SPORT0_STAT_B_FSERR
//    <name> FSERR </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x4003804C) Frame Sync Error Status </i>
//    <check> 
//      <loc> ( (unsigned int) SPORT0_STAT_B ) </loc>
//      <o.2..2> FSERR
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SPORT0_STAT_B_DATA  ---------------------------------
// SVD Line: 9327

//  <item> SFDITEM_FIELD__SPORT0_STAT_B_DATA
//    <name> DATA </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x4003804C) Data Buffer status </i>
//    <check> 
//      <loc> ( (unsigned int) SPORT0_STAT_B ) </loc>
//      <o.3..3> DATA
//    </check>
//  </item>
//  


// ---------------------------  Field Item: SPORT0_STAT_B_SYSDATERR  ------------------------------
// SVD Line: 9334

//  <item> SFDITEM_FIELD__SPORT0_STAT_B_SYSDATERR
//    <name> SYSDATERR </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x4003804C) System Data Error Status </i>
//    <check> 
//      <loc> ( (unsigned int) SPORT0_STAT_B ) </loc>
//      <o.4..4> SYSDATERR
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPORT0_STAT_B_DXS  ---------------------------------
// SVD Line: 9341

//  <item> SFDITEM_FIELD__SPORT0_STAT_B_DXS
//    <name> DXS </name>
//    <r> 
//    <i> [Bits 9..8] RO (@ 0x4003804C) \nData Transfer Buffer Status\n0 : CTL_EMPTY = Empty\n1 : Reserved - do not use\n2 : CTL_PART_FULL = Partially full\n3 : CTL_FULL = Full </i>
//    <combo> 
//      <loc> ( (unsigned int) SPORT0_STAT_B ) </loc>
//      <o.9..8> DXS
//        <0=> 0: CTL_EMPTY = Empty
//        <1=> 1: 
//        <2=> 2: CTL_PART_FULL = Partially full
//        <3=> 3: CTL_FULL = Full
//    </combo>
//  </item>
//  


// ------------------------------  Register RTree: SPORT0_STAT_B  ---------------------------------
// SVD Line: 9299

//  <rtree> SFDITEM_REG__SPORT0_STAT_B
//    <name> STAT_B </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4003804C) Half SPORT &B& Status register </i>
//    <loc> ( (unsigned int)((SPORT0_STAT_B >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SPORT0_STAT_B_TFI </item>
//    <item> SFDITEM_FIELD__SPORT0_STAT_B_DERR </item>
//    <item> SFDITEM_FIELD__SPORT0_STAT_B_FSERR </item>
//    <item> SFDITEM_FIELD__SPORT0_STAT_B_DATA </item>
//    <item> SFDITEM_FIELD__SPORT0_STAT_B_SYSDATERR </item>
//    <item> SFDITEM_FIELD__SPORT0_STAT_B_DXS </item>
//  </rtree>
//  


// -------------------------  Register Item Address: SPORT0_NUMTRAN_B  ----------------------------
// SVD Line: 9367

unsigned int SPORT0_NUMTRAN_B __AT (0x40038050);



// ---------------------------  Field Item: SPORT0_NUMTRAN_B_VALUE  -------------------------------
// SVD Line: 9374

//  <item> SFDITEM_FIELD__SPORT0_NUMTRAN_B_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40038050) Number of transfers (Half SPORT A) </i>
//    <edit> 
//      <loc> ( (unsigned short)((SPORT0_NUMTRAN_B >> 0) & 0xFFF), ((SPORT0_NUMTRAN_B = (SPORT0_NUMTRAN_B & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: SPORT0_NUMTRAN_B  --------------------------------
// SVD Line: 9367

//  <rtree> SFDITEM_REG__SPORT0_NUMTRAN_B
//    <name> NUMTRAN_B </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40038050) Half SPORT B Number of transfers register </i>
//    <loc> ( (unsigned int)((SPORT0_NUMTRAN_B >> 0) & 0xFFFFFFFF), ((SPORT0_NUMTRAN_B = (SPORT0_NUMTRAN_B & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPORT0_NUMTRAN_B_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: SPORT0_CNVT_B  ------------------------------
// SVD Line: 9389

unsigned int SPORT0_CNVT_B __AT (0x40038054);



// ------------------------------  Field Item: SPORT0_CNVT_B_WID  ---------------------------------
// SVD Line: 9396

//  <item> SFDITEM_FIELD__SPORT0_CNVT_B_WID
//    <name> WID </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40038054) CONVT signal width: Half SPORT B </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPORT0_CNVT_B >> 0) & 0xF), ((SPORT0_CNVT_B = (SPORT0_CNVT_B & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: SPORT0_CNVT_B_POL  ---------------------------------
// SVD Line: 9409

//  <item> SFDITEM_FIELD__SPORT0_CNVT_B_POL
//    <name> POL </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40038054) Polarity of the Convt signal </i>
//    <check> 
//      <loc> ( (unsigned int) SPORT0_CNVT_B ) </loc>
//      <o.8..8> POL
//    </check>
//  </item>
//  


// ----------------------------  Field Item: SPORT0_CNVT_B_CNVT2FS  -------------------------------
// SVD Line: 9416

//  <item> SFDITEM_FIELD__SPORT0_CNVT_B_CNVT2FS
//    <name> CNVT2FS </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40038054) CONVT to FS duration: Half SPORT B </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPORT0_CNVT_B >> 16) & 0xFF), ((SPORT0_CNVT_B = (SPORT0_CNVT_B & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: SPORT0_CNVT_B  ---------------------------------
// SVD Line: 9389

//  <rtree> SFDITEM_REG__SPORT0_CNVT_B
//    <name> CNVT_B </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40038054) Half SPORT &B& CONVT width register </i>
//    <loc> ( (unsigned int)((SPORT0_CNVT_B >> 0) & 0xFFFFFFFF), ((SPORT0_CNVT_B = (SPORT0_CNVT_B & ~(0xFF010FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF010F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPORT0_CNVT_B_WID </item>
//    <item> SFDITEM_FIELD__SPORT0_CNVT_B_POL </item>
//    <item> SFDITEM_FIELD__SPORT0_CNVT_B_CNVT2FS </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SPORT0_TX_B  -------------------------------
// SVD Line: 9431

unsigned int SPORT0_TX_B __AT (0x40038060);



// ------------------------------  Field Item: SPORT0_TX_B_VALUE  ---------------------------------
// SVD Line: 9438

//  <item> SFDITEM_FIELD__SPORT0_TX_B_VALUE
//    <name> VALUE </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40038060) Transmit Buffer </i>
//    <edit> 
//      <loc> ( (unsigned int)((SPORT0_TX_B >> 0) & 0x0), ((SPORT0_TX_B = (SPORT0_TX_B & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SPORT0_TX_B  ----------------------------------
// SVD Line: 9431

//  <rtree> SFDITEM_REG__SPORT0_TX_B
//    <name> TX_B </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40038060) Half SPORT &B& Tx Buffer Register </i>
//    <loc> ( (unsigned int)((SPORT0_TX_B >> 0) & 0xFFFFFFFF), ((SPORT0_TX_B = (SPORT0_TX_B & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPORT0_TX_B_VALUE </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SPORT0_RX_B  -------------------------------
// SVD Line: 9453

unsigned int SPORT0_RX_B __AT (0x40038068);



// ------------------------------  Field Item: SPORT0_RX_B_VALUE  ---------------------------------
// SVD Line: 9460

//  <item> SFDITEM_FIELD__SPORT0_RX_B_VALUE
//    <name> VALUE </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40038068) Receive Buffer </i>
//    <edit> 
//      <loc> ( (unsigned int)((SPORT0_RX_B >> 0) & 0xFFFFFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SPORT0_RX_B  ----------------------------------
// SVD Line: 9453

//  <rtree> SFDITEM_REG__SPORT0_RX_B
//    <name> RX_B </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40038068) Half SPORT &B& Rx Buffer Register </i>
//    <loc> ( (unsigned int)((SPORT0_RX_B >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SPORT0_RX_B_VALUE </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: SPORT0  ------------------------------------
// SVD Line: 8456

//  <view> SPORT0
//    <name> SPORT0 </name>
//    <item> SFDITEM_REG__SPORT0_CTL_A </item>
//    <item> SFDITEM_REG__SPORT0_DIV_A </item>
//    <item> SFDITEM_REG__SPORT0_IEN_A </item>
//    <item> SFDITEM_REG__SPORT0_STAT_A </item>
//    <item> SFDITEM_REG__SPORT0_NUMTRAN_A </item>
//    <item> SFDITEM_REG__SPORT0_CNVT_A </item>
//    <item> SFDITEM_REG__SPORT0_TX_A </item>
//    <item> SFDITEM_REG__SPORT0_RX_A </item>
//    <item> SFDITEM_REG__SPORT0_CTL_B </item>
//    <item> SFDITEM_REG__SPORT0_DIV_B </item>
//    <item> SFDITEM_REG__SPORT0_IEN_B </item>
//    <item> SFDITEM_REG__SPORT0_STAT_B </item>
//    <item> SFDITEM_REG__SPORT0_NUMTRAN_B </item>
//    <item> SFDITEM_REG__SPORT0_CNVT_B </item>
//    <item> SFDITEM_REG__SPORT0_TX_B </item>
//    <item> SFDITEM_REG__SPORT0_RX_B </item>
//  </view>
//  


// -----------------------------  Register Item Address: CRC0_CTL  --------------------------------
// SVD Line: 9482

unsigned int CRC0_CTL __AT (0x40040000);



// ---------------------------------  Field Item: CRC0_CTL_EN  ------------------------------------
// SVD Line: 9489

//  <item> SFDITEM_FIELD__CRC0_CTL_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40040000) CRC Peripheral Enable </i>
//    <check> 
//      <loc> ( (unsigned int) CRC0_CTL ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: CRC0_CTL_LSBFIRST  ---------------------------------
// SVD Line: 9496

//  <item> SFDITEM_FIELD__CRC0_CTL_LSBFIRST
//    <name> LSBFIRST </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40040000) LSB First Calculation Order </i>
//    <check> 
//      <loc> ( (unsigned int) CRC0_CTL ) </loc>
//      <o.1..1> LSBFIRST
//    </check>
//  </item>
//  


// ------------------------------  Field Item: CRC0_CTL_BITMIRR  ----------------------------------
// SVD Line: 9503

//  <item> SFDITEM_FIELD__CRC0_CTL_BITMIRR
//    <name> BITMIRR </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40040000) Bit Mirroring </i>
//    <check> 
//      <loc> ( (unsigned int) CRC0_CTL ) </loc>
//      <o.2..2> BITMIRR
//    </check>
//  </item>
//  


// ------------------------------  Field Item: CRC0_CTL_BYTMIRR  ----------------------------------
// SVD Line: 9510

//  <item> SFDITEM_FIELD__CRC0_CTL_BYTMIRR
//    <name> BYTMIRR </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40040000) Byte Mirroring </i>
//    <check> 
//      <loc> ( (unsigned int) CRC0_CTL ) </loc>
//      <o.3..3> BYTMIRR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: CRC0_CTL_W16SWP  ----------------------------------
// SVD Line: 9517

//  <item> SFDITEM_FIELD__CRC0_CTL_W16SWP
//    <name> W16SWP </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40040000) Word16 Swap </i>
//    <check> 
//      <loc> ( (unsigned int) CRC0_CTL ) </loc>
//      <o.4..4> W16SWP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: CRC0_CTL_RevID  -----------------------------------
// SVD Line: 9524

//  <item> SFDITEM_FIELD__CRC0_CTL_RevID
//    <name> RevID </name>
//    <r> 
//    <i> [Bits 31..28] RO (@ 0x40040000) Revision ID </i>
//    <edit> 
//      <loc> ( (unsigned char)((CRC0_CTL >> 28) & 0xF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: CRC0_CTL  ------------------------------------
// SVD Line: 9482

//  <rtree> SFDITEM_REG__CRC0_CTL
//    <name> CTL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40040000) CRC Control Register </i>
//    <loc> ( (unsigned int)((CRC0_CTL >> 0) & 0xFFFFFFFF), ((CRC0_CTL = (CRC0_CTL & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRC0_CTL_EN </item>
//    <item> SFDITEM_FIELD__CRC0_CTL_LSBFIRST </item>
//    <item> SFDITEM_FIELD__CRC0_CTL_BITMIRR </item>
//    <item> SFDITEM_FIELD__CRC0_CTL_BYTMIRR </item>
//    <item> SFDITEM_FIELD__CRC0_CTL_W16SWP </item>
//    <item> SFDITEM_FIELD__CRC0_CTL_RevID </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: CRC0_IPDATA  -------------------------------
// SVD Line: 9533

unsigned int CRC0_IPDATA __AT (0x40040004);



// ------------------------------  Field Item: CRC0_IPDATA_VALUE  ---------------------------------
// SVD Line: 9540

//  <item> SFDITEM_FIELD__CRC0_IPDATA_VALUE
//    <name> VALUE </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40040004) Data Input </i>
//    <edit> 
//      <loc> ( (unsigned int)((CRC0_IPDATA >> 0) & 0x0), ((CRC0_IPDATA = (CRC0_IPDATA & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: CRC0_IPDATA  ----------------------------------
// SVD Line: 9533

//  <rtree> SFDITEM_REG__CRC0_IPDATA
//    <name> IPDATA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40040004) Input Data Word Register </i>
//    <loc> ( (unsigned int)((CRC0_IPDATA >> 0) & 0xFFFFFFFF), ((CRC0_IPDATA = (CRC0_IPDATA & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRC0_IPDATA_VALUE </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: CRC0_RESULT  -------------------------------
// SVD Line: 9555

unsigned int CRC0_RESULT __AT (0x40040008);



// ------------------------------  Field Item: CRC0_RESULT_VALUE  ---------------------------------
// SVD Line: 9562

//  <item> SFDITEM_FIELD__CRC0_RESULT_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40040008) CRC Residue </i>
//    <edit> 
//      <loc> ( (unsigned int)((CRC0_RESULT >> 0) & 0xFFFFFFFF), ((CRC0_RESULT = (CRC0_RESULT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: CRC0_RESULT  ----------------------------------
// SVD Line: 9555

//  <rtree> SFDITEM_REG__CRC0_RESULT
//    <name> RESULT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40040008) CRC Result Register </i>
//    <loc> ( (unsigned int)((CRC0_RESULT >> 0) & 0xFFFFFFFF), ((CRC0_RESULT = (CRC0_RESULT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRC0_RESULT_VALUE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: CRC0_POLY  --------------------------------
// SVD Line: 9577

unsigned int CRC0_POLY __AT (0x4004000C);



// -------------------------------  Field Item: CRC0_POLY_VALUE  ----------------------------------
// SVD Line: 9584

//  <item> SFDITEM_FIELD__CRC0_POLY_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4004000C) CRC Reduction Polynomial </i>
//    <edit> 
//      <loc> ( (unsigned int)((CRC0_POLY >> 0) & 0xFFFFFFFF), ((CRC0_POLY = (CRC0_POLY & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: CRC0_POLY  -----------------------------------
// SVD Line: 9577

//  <rtree> SFDITEM_REG__CRC0_POLY
//    <name> POLY </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4004000C) Programmable CRC Polynomial </i>
//    <loc> ( (unsigned int)((CRC0_POLY >> 0) & 0xFFFFFFFF), ((CRC0_POLY = (CRC0_POLY & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRC0_POLY_VALUE </item>
//  </rtree>
//  


// -----------------  Register Array Item Address: CRC0_IPBITS_IPBITS_IPBITS0  --------------------
// SVD Line: 9599

unsigned char CRC0_IPBITS_IPBITS_IPBITS0 __AT (0x40040010);



// --------------------  Field Item: CRC0_IPBITS_IPBITS_IPBITS0_DATA_BITS  ------------------------
// SVD Line: 9609

//  <item> SFDITEM_FIELD__CRC0_IPBITS_IPBITS_IPBITS0_DATA_BITS
//    <name> DATA_BITS </name>
//    <w> 
//    <i> [Bits 7..0] WO (@ 0x40040010) Input Data Bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((CRC0_IPBITS_IPBITS_IPBITS0 >> 0) & 0x0), ((CRC0_IPBITS_IPBITS_IPBITS0 = (CRC0_IPBITS_IPBITS_IPBITS0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Array RTree: CRC0_IPBITS_IPBITS_IPBITS0  ------------------------
// SVD Line: 9599

//  <rtree> SFDITEM_REG__CRC0_IPBITS_IPBITS_IPBITS0
//    <name> [0] </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40040010) Input Data Bits </i>
//    <loc> ( (unsigned char)((CRC0_IPBITS_IPBITS_IPBITS0 >> 0) & 0xFF), ((CRC0_IPBITS_IPBITS_IPBITS0 = (CRC0_IPBITS_IPBITS_IPBITS0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRC0_IPBITS_IPBITS_IPBITS0_DATA_BITS </item>
//  </rtree>
//  


// -----------------  Register Array Item Address: CRC0_IPBITS_IPBITS_IPBITS1  --------------------
// SVD Line: 9599

unsigned char CRC0_IPBITS_IPBITS_IPBITS1 __AT (0x40040011);



// --------------------  Field Item: CRC0_IPBITS_IPBITS_IPBITS1_DATA_BITS  ------------------------
// SVD Line: 9609

//  <item> SFDITEM_FIELD__CRC0_IPBITS_IPBITS_IPBITS1_DATA_BITS
//    <name> DATA_BITS </name>
//    <w> 
//    <i> [Bits 7..0] WO (@ 0x40040011) Input Data Bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((CRC0_IPBITS_IPBITS_IPBITS1 >> 0) & 0x0), ((CRC0_IPBITS_IPBITS_IPBITS1 = (CRC0_IPBITS_IPBITS_IPBITS1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Array RTree: CRC0_IPBITS_IPBITS_IPBITS1  ------------------------
// SVD Line: 9599

//  <rtree> SFDITEM_REG__CRC0_IPBITS_IPBITS_IPBITS1
//    <name> [1] </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40040011) Input Data Bits </i>
//    <loc> ( (unsigned char)((CRC0_IPBITS_IPBITS_IPBITS1 >> 0) & 0xFF), ((CRC0_IPBITS_IPBITS_IPBITS1 = (CRC0_IPBITS_IPBITS_IPBITS1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRC0_IPBITS_IPBITS_IPBITS1_DATA_BITS </item>
//  </rtree>
//  


// -----------------  Register Array Item Address: CRC0_IPBITS_IPBITS_IPBITS2  --------------------
// SVD Line: 9599

unsigned char CRC0_IPBITS_IPBITS_IPBITS2 __AT (0x40040012);



// --------------------  Field Item: CRC0_IPBITS_IPBITS_IPBITS2_DATA_BITS  ------------------------
// SVD Line: 9609

//  <item> SFDITEM_FIELD__CRC0_IPBITS_IPBITS_IPBITS2_DATA_BITS
//    <name> DATA_BITS </name>
//    <w> 
//    <i> [Bits 7..0] WO (@ 0x40040012) Input Data Bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((CRC0_IPBITS_IPBITS_IPBITS2 >> 0) & 0x0), ((CRC0_IPBITS_IPBITS_IPBITS2 = (CRC0_IPBITS_IPBITS_IPBITS2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Array RTree: CRC0_IPBITS_IPBITS_IPBITS2  ------------------------
// SVD Line: 9599

//  <rtree> SFDITEM_REG__CRC0_IPBITS_IPBITS_IPBITS2
//    <name> [2] </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40040012) Input Data Bits </i>
//    <loc> ( (unsigned char)((CRC0_IPBITS_IPBITS_IPBITS2 >> 0) & 0xFF), ((CRC0_IPBITS_IPBITS_IPBITS2 = (CRC0_IPBITS_IPBITS_IPBITS2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRC0_IPBITS_IPBITS_IPBITS2_DATA_BITS </item>
//  </rtree>
//  


// -----------------  Register Array Item Address: CRC0_IPBITS_IPBITS_IPBITS3  --------------------
// SVD Line: 9599

unsigned char CRC0_IPBITS_IPBITS_IPBITS3 __AT (0x40040013);



// --------------------  Field Item: CRC0_IPBITS_IPBITS_IPBITS3_DATA_BITS  ------------------------
// SVD Line: 9609

//  <item> SFDITEM_FIELD__CRC0_IPBITS_IPBITS_IPBITS3_DATA_BITS
//    <name> DATA_BITS </name>
//    <w> 
//    <i> [Bits 7..0] WO (@ 0x40040013) Input Data Bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((CRC0_IPBITS_IPBITS_IPBITS3 >> 0) & 0x0), ((CRC0_IPBITS_IPBITS_IPBITS3 = (CRC0_IPBITS_IPBITS_IPBITS3 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Array RTree: CRC0_IPBITS_IPBITS_IPBITS3  ------------------------
// SVD Line: 9599

//  <rtree> SFDITEM_REG__CRC0_IPBITS_IPBITS_IPBITS3
//    <name> [3] </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40040013) Input Data Bits </i>
//    <loc> ( (unsigned char)((CRC0_IPBITS_IPBITS_IPBITS3 >> 0) & 0xFF), ((CRC0_IPBITS_IPBITS_IPBITS3 = (CRC0_IPBITS_IPBITS_IPBITS3 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRC0_IPBITS_IPBITS_IPBITS3_DATA_BITS </item>
//  </rtree>
//  


// -----------------  Register Array Item Address: CRC0_IPBITS_IPBITS_IPBITS4  --------------------
// SVD Line: 9599

unsigned char CRC0_IPBITS_IPBITS_IPBITS4 __AT (0x40040014);



// --------------------  Field Item: CRC0_IPBITS_IPBITS_IPBITS4_DATA_BITS  ------------------------
// SVD Line: 9609

//  <item> SFDITEM_FIELD__CRC0_IPBITS_IPBITS_IPBITS4_DATA_BITS
//    <name> DATA_BITS </name>
//    <w> 
//    <i> [Bits 7..0] WO (@ 0x40040014) Input Data Bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((CRC0_IPBITS_IPBITS_IPBITS4 >> 0) & 0x0), ((CRC0_IPBITS_IPBITS_IPBITS4 = (CRC0_IPBITS_IPBITS_IPBITS4 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Array RTree: CRC0_IPBITS_IPBITS_IPBITS4  ------------------------
// SVD Line: 9599

//  <rtree> SFDITEM_REG__CRC0_IPBITS_IPBITS_IPBITS4
//    <name> [4] </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40040014) Input Data Bits </i>
//    <loc> ( (unsigned char)((CRC0_IPBITS_IPBITS_IPBITS4 >> 0) & 0xFF), ((CRC0_IPBITS_IPBITS_IPBITS4 = (CRC0_IPBITS_IPBITS_IPBITS4 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRC0_IPBITS_IPBITS_IPBITS4_DATA_BITS </item>
//  </rtree>
//  


// -----------------  Register Array Item Address: CRC0_IPBITS_IPBITS_IPBITS5  --------------------
// SVD Line: 9599

unsigned char CRC0_IPBITS_IPBITS_IPBITS5 __AT (0x40040015);



// --------------------  Field Item: CRC0_IPBITS_IPBITS_IPBITS5_DATA_BITS  ------------------------
// SVD Line: 9609

//  <item> SFDITEM_FIELD__CRC0_IPBITS_IPBITS_IPBITS5_DATA_BITS
//    <name> DATA_BITS </name>
//    <w> 
//    <i> [Bits 7..0] WO (@ 0x40040015) Input Data Bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((CRC0_IPBITS_IPBITS_IPBITS5 >> 0) & 0x0), ((CRC0_IPBITS_IPBITS_IPBITS5 = (CRC0_IPBITS_IPBITS_IPBITS5 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Array RTree: CRC0_IPBITS_IPBITS_IPBITS5  ------------------------
// SVD Line: 9599

//  <rtree> SFDITEM_REG__CRC0_IPBITS_IPBITS_IPBITS5
//    <name> [5] </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40040015) Input Data Bits </i>
//    <loc> ( (unsigned char)((CRC0_IPBITS_IPBITS_IPBITS5 >> 0) & 0xFF), ((CRC0_IPBITS_IPBITS_IPBITS5 = (CRC0_IPBITS_IPBITS_IPBITS5 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRC0_IPBITS_IPBITS_IPBITS5_DATA_BITS </item>
//  </rtree>
//  


// -----------------  Register Array Item Address: CRC0_IPBITS_IPBITS_IPBITS6  --------------------
// SVD Line: 9599

unsigned char CRC0_IPBITS_IPBITS_IPBITS6 __AT (0x40040016);



// --------------------  Field Item: CRC0_IPBITS_IPBITS_IPBITS6_DATA_BITS  ------------------------
// SVD Line: 9609

//  <item> SFDITEM_FIELD__CRC0_IPBITS_IPBITS_IPBITS6_DATA_BITS
//    <name> DATA_BITS </name>
//    <w> 
//    <i> [Bits 7..0] WO (@ 0x40040016) Input Data Bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((CRC0_IPBITS_IPBITS_IPBITS6 >> 0) & 0x0), ((CRC0_IPBITS_IPBITS_IPBITS6 = (CRC0_IPBITS_IPBITS_IPBITS6 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Array RTree: CRC0_IPBITS_IPBITS_IPBITS6  ------------------------
// SVD Line: 9599

//  <rtree> SFDITEM_REG__CRC0_IPBITS_IPBITS_IPBITS6
//    <name> [6] </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40040016) Input Data Bits </i>
//    <loc> ( (unsigned char)((CRC0_IPBITS_IPBITS_IPBITS6 >> 0) & 0xFF), ((CRC0_IPBITS_IPBITS_IPBITS6 = (CRC0_IPBITS_IPBITS_IPBITS6 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRC0_IPBITS_IPBITS_IPBITS6_DATA_BITS </item>
//  </rtree>
//  


// -----------------  Register Array Item Address: CRC0_IPBITS_IPBITS_IPBITS7  --------------------
// SVD Line: 9599

unsigned char CRC0_IPBITS_IPBITS_IPBITS7 __AT (0x40040017);



// --------------------  Field Item: CRC0_IPBITS_IPBITS_IPBITS7_DATA_BITS  ------------------------
// SVD Line: 9609

//  <item> SFDITEM_FIELD__CRC0_IPBITS_IPBITS_IPBITS7_DATA_BITS
//    <name> DATA_BITS </name>
//    <w> 
//    <i> [Bits 7..0] WO (@ 0x40040017) Input Data Bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((CRC0_IPBITS_IPBITS_IPBITS7 >> 0) & 0x0), ((CRC0_IPBITS_IPBITS_IPBITS7 = (CRC0_IPBITS_IPBITS_IPBITS7 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Array RTree: CRC0_IPBITS_IPBITS_IPBITS7  ------------------------
// SVD Line: 9599

//  <rtree> SFDITEM_REG__CRC0_IPBITS_IPBITS_IPBITS7
//    <name> [7] </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40040017) Input Data Bits </i>
//    <loc> ( (unsigned char)((CRC0_IPBITS_IPBITS_IPBITS7 >> 0) & 0xFF), ((CRC0_IPBITS_IPBITS_IPBITS7 = (CRC0_IPBITS_IPBITS_IPBITS7 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRC0_IPBITS_IPBITS_IPBITS7_DATA_BITS </item>
//  </rtree>
//  


// ----------------------------  Register Array ITree: CRC0_IPBITS  -------------------------------
// SVD Line: 9599

//  <itree> SFDITEM_REG__CRC0_IPBITS
//    <name> IPBITS </name>
//    <i> Input Data Bits </i>
//    <item> SFDITEM_REG__CRC0_IPBITS_IPBITS_IPBITS0 </item>
//    <item> SFDITEM_REG__CRC0_IPBITS_IPBITS_IPBITS1 </item>
//    <item> SFDITEM_REG__CRC0_IPBITS_IPBITS_IPBITS2 </item>
//    <item> SFDITEM_REG__CRC0_IPBITS_IPBITS_IPBITS3 </item>
//    <item> SFDITEM_REG__CRC0_IPBITS_IPBITS_IPBITS4 </item>
//    <item> SFDITEM_REG__CRC0_IPBITS_IPBITS_IPBITS5 </item>
//    <item> SFDITEM_REG__CRC0_IPBITS_IPBITS_IPBITS6 </item>
//    <item> SFDITEM_REG__CRC0_IPBITS_IPBITS_IPBITS7 </item>
//  </itree>
//  


// ---------------------------  Register Item Address: CRC0_IPBYTE  -------------------------------
// SVD Line: 9624

unsigned char CRC0_IPBYTE __AT (0x40040010);



// ----------------------------  Field Item: CRC0_IPBYTE_DATA_BYTE  -------------------------------
// SVD Line: 9632

//  <item> SFDITEM_FIELD__CRC0_IPBYTE_DATA_BYTE
//    <name> DATA_BYTE </name>
//    <w> 
//    <i> [Bits 7..0] WO (@ 0x40040010) Input Data Byte </i>
//    <edit> 
//      <loc> ( (unsigned char)((CRC0_IPBYTE >> 0) & 0x0), ((CRC0_IPBYTE = (CRC0_IPBYTE & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: CRC0_IPBYTE  ----------------------------------
// SVD Line: 9624

//  <rtree> SFDITEM_REG__CRC0_IPBYTE
//    <name> IPBYTE </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40040010) Input Data Byte </i>
//    <loc> ( (unsigned char)((CRC0_IPBYTE >> 0) & 0xFF), ((CRC0_IPBYTE = (CRC0_IPBYTE & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRC0_IPBYTE_DATA_BYTE </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: CRC0  -------------------------------------
// SVD Line: 9471

//  <view> CRC0
//    <name> CRC0 </name>
//    <item> SFDITEM_REG__CRC0_CTL </item>
//    <item> SFDITEM_REG__CRC0_IPDATA </item>
//    <item> SFDITEM_REG__CRC0_RESULT </item>
//    <item> SFDITEM_REG__CRC0_POLY </item>
//    <item> SFDITEM_REG__CRC0_IPBITS </item>
//    <item> SFDITEM_REG__CRC0_IPBYTE </item>
//  </view>
//  


// -----------------------------  Register Item Address: RNG0_CTL  --------------------------------
// SVD Line: 9665

unsigned short RNG0_CTL __AT (0x40040400);



// ---------------------------------  Field Item: RNG0_CTL_EN  ------------------------------------
// SVD Line: 9672

//  <item> SFDITEM_FIELD__RNG0_CTL_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40040400) \nRNG Enable\n0 : DISABLE = Disable the RNG\n1 : ENABLE = Enable the RNG </i>
//    <combo> 
//      <loc> ( (unsigned short) RNG0_CTL ) </loc>
//      <o.0..0> EN
//        <0=> 0: DISABLE = Disable the RNG
//        <1=> 1: ENABLE = Enable the RNG
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: RNG0_CTL_SINGLE  ----------------------------------
// SVD Line: 9691

//  <item> SFDITEM_FIELD__RNG0_CTL_SINGLE
//    <name> SINGLE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40040400) \nGenerate a single number\n0 : WORD = Buffer Word\n1 : SINGLE = Single Byte </i>
//    <combo> 
//      <loc> ( (unsigned short) RNG0_CTL ) </loc>
//      <o.3..3> SINGLE
//        <0=> 0: WORD = Buffer Word
//        <1=> 1: SINGLE = Single Byte
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: RNG0_CTL  ------------------------------------
// SVD Line: 9665

//  <rtree> SFDITEM_REG__RNG0_CTL
//    <name> CTL </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40040400) RNG Control Register </i>
//    <loc> ( (unsigned short)((RNG0_CTL >> 0) & 0xFFFF), ((RNG0_CTL = (RNG0_CTL & ~(0x9UL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x9) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RNG0_CTL_EN </item>
//    <item> SFDITEM_FIELD__RNG0_CTL_SINGLE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RNG0_LEN  --------------------------------
// SVD Line: 9712

unsigned short RNG0_LEN __AT (0x40040404);



// -------------------------------  Field Item: RNG0_LEN_RELOAD  ----------------------------------
// SVD Line: 9719

//  <item> SFDITEM_FIELD__RNG0_LEN_RELOAD
//    <name> RELOAD </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40040404) Reload value for the sample counter </i>
//    <edit> 
//      <loc> ( (unsigned short)((RNG0_LEN >> 0) & 0xFFF), ((RNG0_LEN = (RNG0_LEN & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: RNG0_LEN_PRESCALE  ---------------------------------
// SVD Line: 9732

//  <item> SFDITEM_FIELD__RNG0_LEN_PRESCALE
//    <name> PRESCALE </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40040404) Prescaler for the sample counter </i>
//    <edit> 
//      <loc> ( (unsigned char)((RNG0_LEN >> 12) & 0xF), ((RNG0_LEN = (RNG0_LEN & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RNG0_LEN  ------------------------------------
// SVD Line: 9712

//  <rtree> SFDITEM_REG__RNG0_LEN
//    <name> LEN </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40040404) RNG Sample Length Register </i>
//    <loc> ( (unsigned short)((RNG0_LEN >> 0) & 0xFFFF), ((RNG0_LEN = (RNG0_LEN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RNG0_LEN_RELOAD </item>
//    <item> SFDITEM_FIELD__RNG0_LEN_PRESCALE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RNG0_STAT  --------------------------------
// SVD Line: 9747

unsigned short RNG0_STAT __AT (0x40040408);



// -------------------------------  Field Item: RNG0_STAT_RNRDY  ----------------------------------
// SVD Line: 9754

//  <item> SFDITEM_FIELD__RNG0_STAT_RNRDY
//    <name> RNRDY </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40040408) Random number ready </i>
//    <check> 
//      <loc> ( (unsigned short) RNG0_STAT ) </loc>
//      <o.0..0> RNRDY
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RNG0_STAT_STUCK  ----------------------------------
// SVD Line: 9761

//  <item> SFDITEM_FIELD__RNG0_STAT_STUCK
//    <name> STUCK </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40040408) Sampled data stuck high or low </i>
//    <check> 
//      <loc> ( (unsigned short) RNG0_STAT ) </loc>
//      <o.1..1> STUCK
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: RNG0_STAT  -----------------------------------
// SVD Line: 9747

//  <rtree> SFDITEM_REG__RNG0_STAT
//    <name> STAT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40040408) RNG Status Register </i>
//    <loc> ( (unsigned short)((RNG0_STAT >> 0) & 0xFFFF), ((RNG0_STAT = (RNG0_STAT & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RNG0_STAT_RNRDY </item>
//    <item> SFDITEM_FIELD__RNG0_STAT_STUCK </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RNG0_DATA  --------------------------------
// SVD Line: 9776

unsigned int RNG0_DATA __AT (0x4004040C);



// -------------------------------  Field Item: RNG0_DATA_VALUE  ----------------------------------
// SVD Line: 9783

//  <item> SFDITEM_FIELD__RNG0_DATA_VALUE
//    <name> VALUE </name>
//    <r> 
//    <i> [Bits 7..0] RO (@ 0x4004040C) Value of the CRC accumulator </i>
//    <edit> 
//      <loc> ( (unsigned char)((RNG0_DATA >> 0) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: RNG0_DATA_BUFF  -----------------------------------
// SVD Line: 9790

//  <item> SFDITEM_FIELD__RNG0_DATA_BUFF
//    <name> BUFF </name>
//    <r> 
//    <i> [Bits 31..8] RO (@ 0x4004040C) Buffer for RNG data </i>
//    <edit> 
//      <loc> ( (unsigned int)((RNG0_DATA >> 8) & 0xFFFFFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RNG0_DATA  -----------------------------------
// SVD Line: 9776

//  <rtree> SFDITEM_REG__RNG0_DATA
//    <name> DATA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4004040C) RNG Data Register </i>
//    <loc> ( (unsigned int)((RNG0_DATA >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__RNG0_DATA_VALUE </item>
//    <item> SFDITEM_FIELD__RNG0_DATA_BUFF </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: RNG0_OSCCNT  -------------------------------
// SVD Line: 9799

unsigned int RNG0_OSCCNT __AT (0x40040410);



// ------------------------------  Field Item: RNG0_OSCCNT_VALUE  ---------------------------------
// SVD Line: 9806

//  <item> SFDITEM_FIELD__RNG0_OSCCNT_VALUE
//    <name> VALUE </name>
//    <r> 
//    <i> [Bits 27..0] RO (@ 0x40040410) Oscillator count </i>
//    <edit> 
//      <loc> ( (unsigned int)((RNG0_OSCCNT >> 0) & 0xFFFFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: RNG0_OSCCNT  ----------------------------------
// SVD Line: 9799

//  <rtree> SFDITEM_REG__RNG0_OSCCNT
//    <name> OSCCNT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40040410) Oscillator Count </i>
//    <loc> ( (unsigned int)((RNG0_OSCCNT >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__RNG0_OSCCNT_VALUE </item>
//  </rtree>
//  


// ---------------  Register Array Item Address: RNG0_OSCDIFF_OSCDIFF_OSCDIFF0  -------------------
// SVD Line: 9815

unsigned char RNG0_OSCDIFF_OSCDIFF_OSCDIFF0 __AT (0x40040414);



// ---------------------  Field Item: RNG0_OSCDIFF_OSCDIFF_OSCDIFF0_DELTA  ------------------------
// SVD Line: 9825

//  <item> SFDITEM_FIELD__RNG0_OSCDIFF_OSCDIFF_OSCDIFF0_DELTA
//    <name> DELTA </name>
//    <r> 
//    <i> [Bits 7..0] RO (@ 0x40040414) Oscillator Count difference </i>
//    <edit> 
//      <loc> ( (unsigned char)((RNG0_OSCDIFF_OSCDIFF_OSCDIFF0 >> 0) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Array RTree: RNG0_OSCDIFF_OSCDIFF_OSCDIFF0  ----------------------
// SVD Line: 9815

//  <rtree> SFDITEM_REG__RNG0_OSCDIFF_OSCDIFF_OSCDIFF0
//    <name> [0] </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40040414) Oscillator Difference </i>
//    <loc> ( (unsigned char)((RNG0_OSCDIFF_OSCDIFF_OSCDIFF0 >> 0) & 0xFF) ) </loc>
//    <item> SFDITEM_FIELD__RNG0_OSCDIFF_OSCDIFF_OSCDIFF0_DELTA </item>
//  </rtree>
//  


// ---------------  Register Array Item Address: RNG0_OSCDIFF_OSCDIFF_OSCDIFF1  -------------------
// SVD Line: 9815

unsigned char RNG0_OSCDIFF_OSCDIFF_OSCDIFF1 __AT (0x40040415);



// ---------------------  Field Item: RNG0_OSCDIFF_OSCDIFF_OSCDIFF1_DELTA  ------------------------
// SVD Line: 9825

//  <item> SFDITEM_FIELD__RNG0_OSCDIFF_OSCDIFF_OSCDIFF1_DELTA
//    <name> DELTA </name>
//    <r> 
//    <i> [Bits 7..0] RO (@ 0x40040415) Oscillator Count difference </i>
//    <edit> 
//      <loc> ( (unsigned char)((RNG0_OSCDIFF_OSCDIFF_OSCDIFF1 >> 0) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Array RTree: RNG0_OSCDIFF_OSCDIFF_OSCDIFF1  ----------------------
// SVD Line: 9815

//  <rtree> SFDITEM_REG__RNG0_OSCDIFF_OSCDIFF_OSCDIFF1
//    <name> [1] </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40040415) Oscillator Difference </i>
//    <loc> ( (unsigned char)((RNG0_OSCDIFF_OSCDIFF_OSCDIFF1 >> 0) & 0xFF) ) </loc>
//    <item> SFDITEM_FIELD__RNG0_OSCDIFF_OSCDIFF_OSCDIFF1_DELTA </item>
//  </rtree>
//  


// ---------------  Register Array Item Address: RNG0_OSCDIFF_OSCDIFF_OSCDIFF2  -------------------
// SVD Line: 9815

unsigned char RNG0_OSCDIFF_OSCDIFF_OSCDIFF2 __AT (0x40040416);



// ---------------------  Field Item: RNG0_OSCDIFF_OSCDIFF_OSCDIFF2_DELTA  ------------------------
// SVD Line: 9825

//  <item> SFDITEM_FIELD__RNG0_OSCDIFF_OSCDIFF_OSCDIFF2_DELTA
//    <name> DELTA </name>
//    <r> 
//    <i> [Bits 7..0] RO (@ 0x40040416) Oscillator Count difference </i>
//    <edit> 
//      <loc> ( (unsigned char)((RNG0_OSCDIFF_OSCDIFF_OSCDIFF2 >> 0) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Array RTree: RNG0_OSCDIFF_OSCDIFF_OSCDIFF2  ----------------------
// SVD Line: 9815

//  <rtree> SFDITEM_REG__RNG0_OSCDIFF_OSCDIFF_OSCDIFF2
//    <name> [2] </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40040416) Oscillator Difference </i>
//    <loc> ( (unsigned char)((RNG0_OSCDIFF_OSCDIFF_OSCDIFF2 >> 0) & 0xFF) ) </loc>
//    <item> SFDITEM_FIELD__RNG0_OSCDIFF_OSCDIFF_OSCDIFF2_DELTA </item>
//  </rtree>
//  


// ---------------  Register Array Item Address: RNG0_OSCDIFF_OSCDIFF_OSCDIFF3  -------------------
// SVD Line: 9815

unsigned char RNG0_OSCDIFF_OSCDIFF_OSCDIFF3 __AT (0x40040417);



// ---------------------  Field Item: RNG0_OSCDIFF_OSCDIFF_OSCDIFF3_DELTA  ------------------------
// SVD Line: 9825

//  <item> SFDITEM_FIELD__RNG0_OSCDIFF_OSCDIFF_OSCDIFF3_DELTA
//    <name> DELTA </name>
//    <r> 
//    <i> [Bits 7..0] RO (@ 0x40040417) Oscillator Count difference </i>
//    <edit> 
//      <loc> ( (unsigned char)((RNG0_OSCDIFF_OSCDIFF_OSCDIFF3 >> 0) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Array RTree: RNG0_OSCDIFF_OSCDIFF_OSCDIFF3  ----------------------
// SVD Line: 9815

//  <rtree> SFDITEM_REG__RNG0_OSCDIFF_OSCDIFF_OSCDIFF3
//    <name> [3] </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40040417) Oscillator Difference </i>
//    <loc> ( (unsigned char)((RNG0_OSCDIFF_OSCDIFF_OSCDIFF3 >> 0) & 0xFF) ) </loc>
//    <item> SFDITEM_FIELD__RNG0_OSCDIFF_OSCDIFF_OSCDIFF3_DELTA </item>
//  </rtree>
//  


// ---------------------------  Register Array ITree: RNG0_OSCDIFF  -------------------------------
// SVD Line: 9815

//  <itree> SFDITEM_REG__RNG0_OSCDIFF
//    <name> OSCDIFF </name>
//    <i> Oscillator Difference </i>
//    <item> SFDITEM_REG__RNG0_OSCDIFF_OSCDIFF_OSCDIFF0 </item>
//    <item> SFDITEM_REG__RNG0_OSCDIFF_OSCDIFF_OSCDIFF1 </item>
//    <item> SFDITEM_REG__RNG0_OSCDIFF_OSCDIFF_OSCDIFF2 </item>
//    <item> SFDITEM_REG__RNG0_OSCDIFF_OSCDIFF_OSCDIFF3 </item>
//  </itree>
//  


// ----------------------------------  Peripheral View: RNG0  -------------------------------------
// SVD Line: 9649

//  <view> RNG0
//    <name> RNG0 </name>
//    <item> SFDITEM_REG__RNG0_CTL </item>
//    <item> SFDITEM_REG__RNG0_LEN </item>
//    <item> SFDITEM_REG__RNG0_STAT </item>
//    <item> SFDITEM_REG__RNG0_DATA </item>
//    <item> SFDITEM_REG__RNG0_OSCCNT </item>
//    <item> SFDITEM_REG__RNG0_OSCDIFF </item>
//  </view>
//  


// ----------------------------  Register Item Address: CRYPT0_CFG  -------------------------------
// SVD Line: 9852

unsigned int CRYPT0_CFG __AT (0x40044000);



// ------------------------------  Field Item: CRYPT0_CFG_BLKEN  ----------------------------------
// SVD Line: 9859

//  <item> SFDITEM_FIELD__CRYPT0_CFG_BLKEN
//    <name> BLKEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40044000) \nEnable Bit for Crypto Block\n0 : Enable = Enable Crypto Block\n1 : Disable = Disable Crypto Block </i>
//    <combo> 
//      <loc> ( (unsigned int) CRYPT0_CFG ) </loc>
//      <o.0..0> BLKEN
//        <0=> 0: Enable = Enable Crypto Block
//        <1=> 1: Disable = Disable Crypto Block
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: CRYPT0_CFG_ENCR  ----------------------------------
// SVD Line: 9878

//  <item> SFDITEM_FIELD__CRYPT0_CFG_ENCR
//    <name> ENCR </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40044000) Encrypt or Decrypt </i>
//    <check> 
//      <loc> ( (unsigned int) CRYPT0_CFG ) </loc>
//      <o.1..1> ENCR
//    </check>
//  </item>
//  


// -----------------------------  Field Item: CRYPT0_CFG_INDMAEN  ---------------------------------
// SVD Line: 9885

//  <item> SFDITEM_FIELD__CRYPT0_CFG_INDMAEN
//    <name> INDMAEN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40044000) \nEnable DMA Channel Request for Input Buffer\n0 : DMA_DISABLE_INBUF = Disable DMA Requesting for Input Buffer\n1 : DMA_ENABLE_INBUF = Enable DMA Requesting for Input Buffer </i>
//    <combo> 
//      <loc> ( (unsigned int) CRYPT0_CFG ) </loc>
//      <o.2..2> INDMAEN
//        <0=> 0: DMA_DISABLE_INBUF = Disable DMA Requesting for Input Buffer
//        <1=> 1: DMA_ENABLE_INBUF = Enable DMA Requesting for Input Buffer
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: CRYPT0_CFG_OUTDMAEN  --------------------------------
// SVD Line: 9904

//  <item> SFDITEM_FIELD__CRYPT0_CFG_OUTDMAEN
//    <name> OUTDMAEN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40044000) \nEnable DMA Channel Request for Output Buffer\n0 : DMA_DISABLE_OUTBUF = Disable DMA Requesting for Output Buffer\n1 : DMA_ENABLE_OUTBUF = Enable DMA Requesting for Output Buffer </i>
//    <combo> 
//      <loc> ( (unsigned int) CRYPT0_CFG ) </loc>
//      <o.3..3> OUTDMAEN
//        <0=> 0: DMA_DISABLE_OUTBUF = Disable DMA Requesting for Output Buffer
//        <1=> 1: DMA_ENABLE_OUTBUF = Enable DMA Requesting for Output Buffer
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: CRYPT0_CFG_INFLUSH  ---------------------------------
// SVD Line: 9923

//  <item> SFDITEM_FIELD__CRYPT0_CFG_INFLUSH
//    <name> INFLUSH </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x40044000) Input Buffer Flush </i>
//    <check> 
//      <loc> ( (unsigned int) CRYPT0_CFG ) </loc>
//      <o.4..4> INFLUSH
//    </check>
//  </item>
//  


// -----------------------------  Field Item: CRYPT0_CFG_OUTFLUSH  --------------------------------
// SVD Line: 9936

//  <item> SFDITEM_FIELD__CRYPT0_CFG_OUTFLUSH
//    <name> OUTFLUSH </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x40044000) Output Buffer Flush </i>
//    <check> 
//      <loc> ( (unsigned int) CRYPT0_CFG ) </loc>
//      <o.5..5> OUTFLUSH
//    </check>
//  </item>
//  


// ---------------------------  Field Item: CRYPT0_CFG_AES_BYTESWAP  ------------------------------
// SVD Line: 9949

//  <item> SFDITEM_FIELD__CRYPT0_CFG_AES_BYTESWAP
//    <name> AES_BYTESWAP </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40044000) Byte Swap 32 Bit AES Input Data </i>
//    <check> 
//      <loc> ( (unsigned int) CRYPT0_CFG ) </loc>
//      <o.6..6> AES_BYTESWAP
//    </check>
//  </item>
//  


// ----------------------------  Field Item: CRYPT0_CFG_AESKEYLEN  --------------------------------
// SVD Line: 9962

//  <item> SFDITEM_FIELD__CRYPT0_CFG_AESKEYLEN
//    <name> AESKEYLEN </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40044000) \nSelect Key Length for AES Cipher\n0 : AESKEYLEN128 = Uses 128-bit long key\n1 : Reserved - do not use\n2 : AESKEYLEN256 = Uses 256-bit long key\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) CRYPT0_CFG ) </loc>
//      <o.9..8> AESKEYLEN
//        <0=> 0: AESKEYLEN128 = Uses 128-bit long key
//        <1=> 1: 
//        <2=> 2: AESKEYLEN256 = Uses 256-bit long key
//        <3=> 3: 
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: CRYPT0_CFG_ECBEN  ----------------------------------
// SVD Line: 9981

//  <item> SFDITEM_FIELD__CRYPT0_CFG_ECBEN
//    <name> ECBEN </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40044000) Enable ECB Mode Operation </i>
//    <check> 
//      <loc> ( (unsigned int) CRYPT0_CFG ) </loc>
//      <o.16..16> ECBEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: CRYPT0_CFG_CTREN  ----------------------------------
// SVD Line: 9994

//  <item> SFDITEM_FIELD__CRYPT0_CFG_CTREN
//    <name> CTREN </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40044000) Enable CTR Mode Operation </i>
//    <check> 
//      <loc> ( (unsigned int) CRYPT0_CFG ) </loc>
//      <o.17..17> CTREN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: CRYPT0_CFG_CBCEN  ----------------------------------
// SVD Line: 10007

//  <item> SFDITEM_FIELD__CRYPT0_CFG_CBCEN
//    <name> CBCEN </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40044000) Enable CBC Mode Operation </i>
//    <check> 
//      <loc> ( (unsigned int) CRYPT0_CFG ) </loc>
//      <o.18..18> CBCEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: CRYPT0_CFG_CCMEN  ----------------------------------
// SVD Line: 10020

//  <item> SFDITEM_FIELD__CRYPT0_CFG_CCMEN
//    <name> CCMEN </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40044000) Enable CCM/CCM* Mode Operation </i>
//    <check> 
//      <loc> ( (unsigned int) CRYPT0_CFG ) </loc>
//      <o.19..19> CCMEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: CRYPT0_CFG_CMACEN  ---------------------------------
// SVD Line: 10033

//  <item> SFDITEM_FIELD__CRYPT0_CFG_CMACEN
//    <name> CMACEN </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40044000) Enable CMAC Mode Operation </i>
//    <check> 
//      <loc> ( (unsigned int) CRYPT0_CFG ) </loc>
//      <o.20..20> CMACEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: CRYPT0_CFG_SHA256EN  --------------------------------
// SVD Line: 10046

//  <item> SFDITEM_FIELD__CRYPT0_CFG_SHA256EN
//    <name> SHA256EN </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x40044000) Enable SHA-256 Operation </i>
//    <check> 
//      <loc> ( (unsigned int) CRYPT0_CFG ) </loc>
//      <o.25..25> SHA256EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: CRYPT0_CFG_SHAINIT  ---------------------------------
// SVD Line: 10059

//  <item> SFDITEM_FIELD__CRYPT0_CFG_SHAINIT
//    <name> SHAINIT </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x40044000) Restarts SHA Computation </i>
//    <check> 
//      <loc> ( (unsigned int) CRYPT0_CFG ) </loc>
//      <o.26..26> SHAINIT
//    </check>
//  </item>
//  


// ------------------------------  Field Item: CRYPT0_CFG_RevID  ----------------------------------
// SVD Line: 10072

//  <item> SFDITEM_FIELD__CRYPT0_CFG_RevID
//    <name> RevID </name>
//    <r> 
//    <i> [Bits 31..28] RO (@ 0x40044000) Rev ID for Crypto </i>
//    <edit> 
//      <loc> ( (unsigned char)((CRYPT0_CFG >> 28) & 0xF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: CRYPT0_CFG  -----------------------------------
// SVD Line: 9852

//  <rtree> SFDITEM_REG__CRYPT0_CFG
//    <name> CFG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40044000) Configuration Register </i>
//    <loc> ( (unsigned int)((CRYPT0_CFG >> 0) & 0xFFFFFFFF), ((CRYPT0_CFG = (CRYPT0_CFG & ~(0x61F037FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x61F037F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRYPT0_CFG_BLKEN </item>
//    <item> SFDITEM_FIELD__CRYPT0_CFG_ENCR </item>
//    <item> SFDITEM_FIELD__CRYPT0_CFG_INDMAEN </item>
//    <item> SFDITEM_FIELD__CRYPT0_CFG_OUTDMAEN </item>
//    <item> SFDITEM_FIELD__CRYPT0_CFG_INFLUSH </item>
//    <item> SFDITEM_FIELD__CRYPT0_CFG_OUTFLUSH </item>
//    <item> SFDITEM_FIELD__CRYPT0_CFG_AES_BYTESWAP </item>
//    <item> SFDITEM_FIELD__CRYPT0_CFG_AESKEYLEN </item>
//    <item> SFDITEM_FIELD__CRYPT0_CFG_ECBEN </item>
//    <item> SFDITEM_FIELD__CRYPT0_CFG_CTREN </item>
//    <item> SFDITEM_FIELD__CRYPT0_CFG_CBCEN </item>
//    <item> SFDITEM_FIELD__CRYPT0_CFG_CCMEN </item>
//    <item> SFDITEM_FIELD__CRYPT0_CFG_CMACEN </item>
//    <item> SFDITEM_FIELD__CRYPT0_CFG_SHA256EN </item>
//    <item> SFDITEM_FIELD__CRYPT0_CFG_SHAINIT </item>
//    <item> SFDITEM_FIELD__CRYPT0_CFG_RevID </item>
//  </rtree>
//  


// --------------------------  Register Item Address: CRYPT0_DATALEN  -----------------------------
// SVD Line: 10081

unsigned int CRYPT0_DATALEN __AT (0x40044004);



// ----------------------------  Field Item: CRYPT0_DATALEN_VALUE  --------------------------------
// SVD Line: 10088

//  <item> SFDITEM_FIELD__CRYPT0_DATALEN_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 19..0] RW (@ 0x40044004) Length of Payload Data </i>
//    <edit> 
//      <loc> ( (unsigned int)((CRYPT0_DATALEN >> 0) & 0xFFFFF), ((CRYPT0_DATALEN = (CRYPT0_DATALEN & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: CRYPT0_DATALEN  ---------------------------------
// SVD Line: 10081

//  <rtree> SFDITEM_REG__CRYPT0_DATALEN
//    <name> DATALEN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40044004) Payload Data Length </i>
//    <loc> ( (unsigned int)((CRYPT0_DATALEN >> 0) & 0xFFFFFFFF), ((CRYPT0_DATALEN = (CRYPT0_DATALEN & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRYPT0_DATALEN_VALUE </item>
//  </rtree>
//  


// -------------------------  Register Item Address: CRYPT0_PREFIXLEN  ----------------------------
// SVD Line: 10103

unsigned int CRYPT0_PREFIXLEN __AT (0x40044008);



// ---------------------------  Field Item: CRYPT0_PREFIXLEN_VALUE  -------------------------------
// SVD Line: 10110

//  <item> SFDITEM_FIELD__CRYPT0_PREFIXLEN_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40044008) Length of Associated Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((CRYPT0_PREFIXLEN >> 0) & 0xFFFF), ((CRYPT0_PREFIXLEN = (CRYPT0_PREFIXLEN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: CRYPT0_PREFIXLEN  --------------------------------
// SVD Line: 10103

//  <rtree> SFDITEM_REG__CRYPT0_PREFIXLEN
//    <name> PREFIXLEN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40044008) Authentication Data Length </i>
//    <loc> ( (unsigned int)((CRYPT0_PREFIXLEN >> 0) & 0xFFFFFFFF), ((CRYPT0_PREFIXLEN = (CRYPT0_PREFIXLEN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRYPT0_PREFIXLEN_VALUE </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: CRYPT0_INTEN  ------------------------------
// SVD Line: 10125

unsigned int CRYPT0_INTEN __AT (0x4004400C);



// ----------------------------  Field Item: CRYPT0_INTEN_INRDYEN  --------------------------------
// SVD Line: 10132

//  <item> SFDITEM_FIELD__CRYPT0_INTEN_INRDYEN
//    <name> INRDYEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4004400C) Enable Input Ready Interrupt </i>
//    <check> 
//      <loc> ( (unsigned int) CRYPT0_INTEN ) </loc>
//      <o.0..0> INRDYEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: CRYPT0_INTEN_OUTRDYEN  -------------------------------
// SVD Line: 10145

//  <item> SFDITEM_FIELD__CRYPT0_INTEN_OUTRDYEN
//    <name> OUTRDYEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4004400C) Enables the Output Ready Interrupt </i>
//    <check> 
//      <loc> ( (unsigned int) CRYPT0_INTEN ) </loc>
//      <o.1..1> OUTRDYEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: CRYPT0_INTEN_INOVREN  --------------------------------
// SVD Line: 10158

//  <item> SFDITEM_FIELD__CRYPT0_INTEN_INOVREN
//    <name> INOVREN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4004400C) Enable Input Overflow Interrupt </i>
//    <check> 
//      <loc> ( (unsigned int) CRYPT0_INTEN ) </loc>
//      <o.2..2> INOVREN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: CRYPT0_INTEN_SHADONEN  -------------------------------
// SVD Line: 10171

//  <item> SFDITEM_FIELD__CRYPT0_INTEN_SHADONEN
//    <name> SHADONEN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4004400C) Enable SHA_Done Interrupt </i>
//    <check> 
//      <loc> ( (unsigned int) CRYPT0_INTEN ) </loc>
//      <o.5..5> SHADONEN
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: CRYPT0_INTEN  ----------------------------------
// SVD Line: 10125

//  <rtree> SFDITEM_REG__CRYPT0_INTEN
//    <name> INTEN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4004400C) Interrupt Enable Register </i>
//    <loc> ( (unsigned int)((CRYPT0_INTEN >> 0) & 0xFFFFFFFF), ((CRYPT0_INTEN = (CRYPT0_INTEN & ~(0x27UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x27) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRYPT0_INTEN_INRDYEN </item>
//    <item> SFDITEM_FIELD__CRYPT0_INTEN_OUTRDYEN </item>
//    <item> SFDITEM_FIELD__CRYPT0_INTEN_INOVREN </item>
//    <item> SFDITEM_FIELD__CRYPT0_INTEN_SHADONEN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: CRYPT0_STAT  -------------------------------
// SVD Line: 10186

unsigned int CRYPT0_STAT __AT (0x40044010);



// ------------------------------  Field Item: CRYPT0_STAT_INRDY  ---------------------------------
// SVD Line: 10193

//  <item> SFDITEM_FIELD__CRYPT0_STAT_INRDY
//    <name> INRDY </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40044010) Input Buffer Status </i>
//    <check> 
//      <loc> ( (unsigned int) CRYPT0_STAT ) </loc>
//      <o.0..0> INRDY
//    </check>
//  </item>
//  


// -----------------------------  Field Item: CRYPT0_STAT_OUTRDY  ---------------------------------
// SVD Line: 10200

//  <item> SFDITEM_FIELD__CRYPT0_STAT_OUTRDY
//    <name> OUTRDY </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40044010) Output Data Ready </i>
//    <check> 
//      <loc> ( (unsigned int) CRYPT0_STAT ) </loc>
//      <o.1..1> OUTRDY
//    </check>
//  </item>
//  


// ------------------------------  Field Item: CRYPT0_STAT_INOVR  ---------------------------------
// SVD Line: 10207

//  <item> SFDITEM_FIELD__CRYPT0_STAT_INOVR
//    <name> INOVR </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40044010) Overflow in the Input Buffer </i>
//    <check> 
//      <loc> ( (unsigned int) CRYPT0_STAT ) </loc>
//      <o.2..2> INOVR
//    </check>
//  </item>
//  


// -----------------------------  Field Item: CRYPT0_STAT_SHADONE  --------------------------------
// SVD Line: 10220

//  <item> SFDITEM_FIELD__CRYPT0_STAT_SHADONE
//    <name> SHADONE </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40044010) SHA Computation complete </i>
//    <check> 
//      <loc> ( (unsigned int) CRYPT0_STAT ) </loc>
//      <o.5..5> SHADONE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: CRYPT0_STAT_SHABUSY  --------------------------------
// SVD Line: 10227

//  <item> SFDITEM_FIELD__CRYPT0_STAT_SHABUSY
//    <name> SHABUSY </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40044010) SHA Busy. in Computation </i>
//    <check> 
//      <loc> ( (unsigned int) CRYPT0_STAT ) </loc>
//      <o.6..6> SHABUSY
//    </check>
//  </item>
//  


// -----------------------------  Field Item: CRYPT0_STAT_INWORDS  --------------------------------
// SVD Line: 10234

//  <item> SFDITEM_FIELD__CRYPT0_STAT_INWORDS
//    <name> INWORDS </name>
//    <r> 
//    <i> [Bits 9..7] RO (@ 0x40044010) Number of Words in the Input Buffer </i>
//    <edit> 
//      <loc> ( (unsigned char)((CRYPT0_STAT >> 7) & 0x7) ) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: CRYPT0_STAT_OUTWORDS  --------------------------------
// SVD Line: 10241

//  <item> SFDITEM_FIELD__CRYPT0_STAT_OUTWORDS
//    <name> OUTWORDS </name>
//    <r> 
//    <i> [Bits 12..10] RO (@ 0x40044010) Number of Words in the Output Buffer </i>
//    <edit> 
//      <loc> ( (unsigned char)((CRYPT0_STAT >> 10) & 0x7) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: CRYPT0_STAT  ----------------------------------
// SVD Line: 10186

//  <rtree> SFDITEM_REG__CRYPT0_STAT
//    <name> STAT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40044010) Status Register </i>
//    <loc> ( (unsigned int)((CRYPT0_STAT >> 0) & 0xFFFFFFFF), ((CRYPT0_STAT = (CRYPT0_STAT & ~(0x4UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x4) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRYPT0_STAT_INRDY </item>
//    <item> SFDITEM_FIELD__CRYPT0_STAT_OUTRDY </item>
//    <item> SFDITEM_FIELD__CRYPT0_STAT_INOVR </item>
//    <item> SFDITEM_FIELD__CRYPT0_STAT_SHADONE </item>
//    <item> SFDITEM_FIELD__CRYPT0_STAT_SHABUSY </item>
//    <item> SFDITEM_FIELD__CRYPT0_STAT_INWORDS </item>
//    <item> SFDITEM_FIELD__CRYPT0_STAT_OUTWORDS </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: CRYPT0_INBUF  ------------------------------
// SVD Line: 10250

unsigned int CRYPT0_INBUF __AT (0x40044014);



// -----------------------------  Field Item: CRYPT0_INBUF_VALUE  ---------------------------------
// SVD Line: 10257

//  <item> SFDITEM_FIELD__CRYPT0_INBUF_VALUE
//    <name> VALUE </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40044014) Input Buffer </i>
//    <edit> 
//      <loc> ( (unsigned int)((CRYPT0_INBUF >> 0) & 0x0), ((CRYPT0_INBUF = (CRYPT0_INBUF & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: CRYPT0_INBUF  ----------------------------------
// SVD Line: 10250

//  <rtree> SFDITEM_REG__CRYPT0_INBUF
//    <name> INBUF </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40044014) Input Buffer </i>
//    <loc> ( (unsigned int)((CRYPT0_INBUF >> 0) & 0xFFFFFFFF), ((CRYPT0_INBUF = (CRYPT0_INBUF & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRYPT0_INBUF_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: CRYPT0_OUTBUF  ------------------------------
// SVD Line: 10272

unsigned int CRYPT0_OUTBUF __AT (0x40044018);



// -----------------------------  Field Item: CRYPT0_OUTBUF_VALUE  --------------------------------
// SVD Line: 10279

//  <item> SFDITEM_FIELD__CRYPT0_OUTBUF_VALUE
//    <name> VALUE </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40044018) Output Buffer </i>
//    <edit> 
//      <loc> ( (unsigned int)((CRYPT0_OUTBUF >> 0) & 0xFFFFFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: CRYPT0_OUTBUF  ---------------------------------
// SVD Line: 10272

//  <rtree> SFDITEM_REG__CRYPT0_OUTBUF
//    <name> OUTBUF </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40044018) Output Buffer </i>
//    <loc> ( (unsigned int)((CRYPT0_OUTBUF >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__CRYPT0_OUTBUF_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: CRYPT0_NONCE0  ------------------------------
// SVD Line: 10288

unsigned int CRYPT0_NONCE0 __AT (0x4004401C);



// -----------------------------  Field Item: CRYPT0_NONCE0_VALUE  --------------------------------
// SVD Line: 10295

//  <item> SFDITEM_FIELD__CRYPT0_NONCE0_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4004401C) Word 0: Nonce Bits [31:0] </i>
//    <edit> 
//      <loc> ( (unsigned int)((CRYPT0_NONCE0 >> 0) & 0xFFFFFFFF), ((CRYPT0_NONCE0 = (CRYPT0_NONCE0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: CRYPT0_NONCE0  ---------------------------------
// SVD Line: 10288

//  <rtree> SFDITEM_REG__CRYPT0_NONCE0
//    <name> NONCE0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4004401C) Nonce Bits [31:0] </i>
//    <loc> ( (unsigned int)((CRYPT0_NONCE0 >> 0) & 0xFFFFFFFF), ((CRYPT0_NONCE0 = (CRYPT0_NONCE0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRYPT0_NONCE0_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: CRYPT0_NONCE1  ------------------------------
// SVD Line: 10310

unsigned int CRYPT0_NONCE1 __AT (0x40044020);



// -----------------------------  Field Item: CRYPT0_NONCE1_VALUE  --------------------------------
// SVD Line: 10317

//  <item> SFDITEM_FIELD__CRYPT0_NONCE1_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40044020) Word 1: Nonce Bits [63:32] </i>
//    <edit> 
//      <loc> ( (unsigned int)((CRYPT0_NONCE1 >> 0) & 0xFFFFFFFF), ((CRYPT0_NONCE1 = (CRYPT0_NONCE1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: CRYPT0_NONCE1  ---------------------------------
// SVD Line: 10310

//  <rtree> SFDITEM_REG__CRYPT0_NONCE1
//    <name> NONCE1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40044020) Nonce Bits [63:32] </i>
//    <loc> ( (unsigned int)((CRYPT0_NONCE1 >> 0) & 0xFFFFFFFF), ((CRYPT0_NONCE1 = (CRYPT0_NONCE1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRYPT0_NONCE1_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: CRYPT0_NONCE2  ------------------------------
// SVD Line: 10332

unsigned int CRYPT0_NONCE2 __AT (0x40044024);



// -----------------------------  Field Item: CRYPT0_NONCE2_VALUE  --------------------------------
// SVD Line: 10339

//  <item> SFDITEM_FIELD__CRYPT0_NONCE2_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40044024) Word 2: Nonce Bits [95:64] </i>
//    <edit> 
//      <loc> ( (unsigned int)((CRYPT0_NONCE2 >> 0) & 0xFFFFFFFF), ((CRYPT0_NONCE2 = (CRYPT0_NONCE2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: CRYPT0_NONCE2  ---------------------------------
// SVD Line: 10332

//  <rtree> SFDITEM_REG__CRYPT0_NONCE2
//    <name> NONCE2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40044024) Nonce Bits [95:64] </i>
//    <loc> ( (unsigned int)((CRYPT0_NONCE2 >> 0) & 0xFFFFFFFF), ((CRYPT0_NONCE2 = (CRYPT0_NONCE2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRYPT0_NONCE2_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: CRYPT0_NONCE3  ------------------------------
// SVD Line: 10354

unsigned int CRYPT0_NONCE3 __AT (0x40044028);



// -----------------------------  Field Item: CRYPT0_NONCE3_VALUE  --------------------------------
// SVD Line: 10361

//  <item> SFDITEM_FIELD__CRYPT0_NONCE3_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40044028) Word 3: Nonce Bits [127:96] </i>
//    <edit> 
//      <loc> ( (unsigned int)((CRYPT0_NONCE3 >> 0) & 0xFFFFFFFF), ((CRYPT0_NONCE3 = (CRYPT0_NONCE3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: CRYPT0_NONCE3  ---------------------------------
// SVD Line: 10354

//  <rtree> SFDITEM_REG__CRYPT0_NONCE3
//    <name> NONCE3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40044028) Nonce Bits [127:96] </i>
//    <loc> ( (unsigned int)((CRYPT0_NONCE3 >> 0) & 0xFFFFFFFF), ((CRYPT0_NONCE3 = (CRYPT0_NONCE3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRYPT0_NONCE3_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: CRYPT0_AESKEY0  -----------------------------
// SVD Line: 10376

unsigned int CRYPT0_AESKEY0 __AT (0x4004402C);



// ----------------------------  Field Item: CRYPT0_AESKEY0_VALUE  --------------------------------
// SVD Line: 10383

//  <item> SFDITEM_FIELD__CRYPT0_AESKEY0_VALUE
//    <name> VALUE </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x4004402C) Key: Bytes [3:0] </i>
//    <edit> 
//      <loc> ( (unsigned int)((CRYPT0_AESKEY0 >> 0) & 0x0), ((CRYPT0_AESKEY0 = (CRYPT0_AESKEY0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: CRYPT0_AESKEY0  ---------------------------------
// SVD Line: 10376

//  <rtree> SFDITEM_REG__CRYPT0_AESKEY0
//    <name> AESKEY0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4004402C) AES Key Bits [31:0] </i>
//    <loc> ( (unsigned int)((CRYPT0_AESKEY0 >> 0) & 0xFFFFFFFF), ((CRYPT0_AESKEY0 = (CRYPT0_AESKEY0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRYPT0_AESKEY0_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: CRYPT0_AESKEY1  -----------------------------
// SVD Line: 10398

unsigned int CRYPT0_AESKEY1 __AT (0x40044030);



// ----------------------------  Field Item: CRYPT0_AESKEY1_VALUE  --------------------------------
// SVD Line: 10405

//  <item> SFDITEM_FIELD__CRYPT0_AESKEY1_VALUE
//    <name> VALUE </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40044030) Key: Bytes [7:4] </i>
//    <edit> 
//      <loc> ( (unsigned int)((CRYPT0_AESKEY1 >> 0) & 0x0), ((CRYPT0_AESKEY1 = (CRYPT0_AESKEY1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: CRYPT0_AESKEY1  ---------------------------------
// SVD Line: 10398

//  <rtree> SFDITEM_REG__CRYPT0_AESKEY1
//    <name> AESKEY1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40044030) AES Key Bits [63:32] </i>
//    <loc> ( (unsigned int)((CRYPT0_AESKEY1 >> 0) & 0xFFFFFFFF), ((CRYPT0_AESKEY1 = (CRYPT0_AESKEY1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRYPT0_AESKEY1_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: CRYPT0_AESKEY2  -----------------------------
// SVD Line: 10420

unsigned int CRYPT0_AESKEY2 __AT (0x40044034);



// ----------------------------  Field Item: CRYPT0_AESKEY2_VALUE  --------------------------------
// SVD Line: 10427

//  <item> SFDITEM_FIELD__CRYPT0_AESKEY2_VALUE
//    <name> VALUE </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40044034) Key: Bytes [11:8] </i>
//    <edit> 
//      <loc> ( (unsigned int)((CRYPT0_AESKEY2 >> 0) & 0x0), ((CRYPT0_AESKEY2 = (CRYPT0_AESKEY2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: CRYPT0_AESKEY2  ---------------------------------
// SVD Line: 10420

//  <rtree> SFDITEM_REG__CRYPT0_AESKEY2
//    <name> AESKEY2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40044034) AES Key Bits [95:64] </i>
//    <loc> ( (unsigned int)((CRYPT0_AESKEY2 >> 0) & 0xFFFFFFFF), ((CRYPT0_AESKEY2 = (CRYPT0_AESKEY2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRYPT0_AESKEY2_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: CRYPT0_AESKEY3  -----------------------------
// SVD Line: 10442

unsigned int CRYPT0_AESKEY3 __AT (0x40044038);



// ----------------------------  Field Item: CRYPT0_AESKEY3_VALUE  --------------------------------
// SVD Line: 10449

//  <item> SFDITEM_FIELD__CRYPT0_AESKEY3_VALUE
//    <name> VALUE </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40044038) Key: Bytes [15:12] </i>
//    <edit> 
//      <loc> ( (unsigned int)((CRYPT0_AESKEY3 >> 0) & 0x0), ((CRYPT0_AESKEY3 = (CRYPT0_AESKEY3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: CRYPT0_AESKEY3  ---------------------------------
// SVD Line: 10442

//  <rtree> SFDITEM_REG__CRYPT0_AESKEY3
//    <name> AESKEY3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40044038) AES Key Bits [127:96] </i>
//    <loc> ( (unsigned int)((CRYPT0_AESKEY3 >> 0) & 0xFFFFFFFF), ((CRYPT0_AESKEY3 = (CRYPT0_AESKEY3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRYPT0_AESKEY3_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: CRYPT0_AESKEY4  -----------------------------
// SVD Line: 10464

unsigned int CRYPT0_AESKEY4 __AT (0x4004403C);



// ----------------------------  Field Item: CRYPT0_AESKEY4_VALUE  --------------------------------
// SVD Line: 10471

//  <item> SFDITEM_FIELD__CRYPT0_AESKEY4_VALUE
//    <name> VALUE </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x4004403C) Key: Bytes [19:16] </i>
//    <edit> 
//      <loc> ( (unsigned int)((CRYPT0_AESKEY4 >> 0) & 0x0), ((CRYPT0_AESKEY4 = (CRYPT0_AESKEY4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: CRYPT0_AESKEY4  ---------------------------------
// SVD Line: 10464

//  <rtree> SFDITEM_REG__CRYPT0_AESKEY4
//    <name> AESKEY4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4004403C) AES Key Bits [159:128] </i>
//    <loc> ( (unsigned int)((CRYPT0_AESKEY4 >> 0) & 0xFFFFFFFF), ((CRYPT0_AESKEY4 = (CRYPT0_AESKEY4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRYPT0_AESKEY4_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: CRYPT0_AESKEY5  -----------------------------
// SVD Line: 10486

unsigned int CRYPT0_AESKEY5 __AT (0x40044040);



// ----------------------------  Field Item: CRYPT0_AESKEY5_VALUE  --------------------------------
// SVD Line: 10493

//  <item> SFDITEM_FIELD__CRYPT0_AESKEY5_VALUE
//    <name> VALUE </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40044040) Key: Bytes [23:20] </i>
//    <edit> 
//      <loc> ( (unsigned int)((CRYPT0_AESKEY5 >> 0) & 0x0), ((CRYPT0_AESKEY5 = (CRYPT0_AESKEY5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: CRYPT0_AESKEY5  ---------------------------------
// SVD Line: 10486

//  <rtree> SFDITEM_REG__CRYPT0_AESKEY5
//    <name> AESKEY5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40044040) AES Key Bits [191:160] </i>
//    <loc> ( (unsigned int)((CRYPT0_AESKEY5 >> 0) & 0xFFFFFFFF), ((CRYPT0_AESKEY5 = (CRYPT0_AESKEY5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRYPT0_AESKEY5_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: CRYPT0_AESKEY6  -----------------------------
// SVD Line: 10508

unsigned int CRYPT0_AESKEY6 __AT (0x40044044);



// ----------------------------  Field Item: CRYPT0_AESKEY6_VALUE  --------------------------------
// SVD Line: 10515

//  <item> SFDITEM_FIELD__CRYPT0_AESKEY6_VALUE
//    <name> VALUE </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40044044) Key: Bytes [27:24] </i>
//    <edit> 
//      <loc> ( (unsigned int)((CRYPT0_AESKEY6 >> 0) & 0x0), ((CRYPT0_AESKEY6 = (CRYPT0_AESKEY6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: CRYPT0_AESKEY6  ---------------------------------
// SVD Line: 10508

//  <rtree> SFDITEM_REG__CRYPT0_AESKEY6
//    <name> AESKEY6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40044044) AES Key Bits [223:192] </i>
//    <loc> ( (unsigned int)((CRYPT0_AESKEY6 >> 0) & 0xFFFFFFFF), ((CRYPT0_AESKEY6 = (CRYPT0_AESKEY6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRYPT0_AESKEY6_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: CRYPT0_AESKEY7  -----------------------------
// SVD Line: 10530

unsigned int CRYPT0_AESKEY7 __AT (0x40044048);



// ----------------------------  Field Item: CRYPT0_AESKEY7_VALUE  --------------------------------
// SVD Line: 10537

//  <item> SFDITEM_FIELD__CRYPT0_AESKEY7_VALUE
//    <name> VALUE </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40044048) Key: Bytes [31:28] </i>
//    <edit> 
//      <loc> ( (unsigned int)((CRYPT0_AESKEY7 >> 0) & 0x0), ((CRYPT0_AESKEY7 = (CRYPT0_AESKEY7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: CRYPT0_AESKEY7  ---------------------------------
// SVD Line: 10530

//  <rtree> SFDITEM_REG__CRYPT0_AESKEY7
//    <name> AESKEY7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40044048) AES Key Bits [255:224] </i>
//    <loc> ( (unsigned int)((CRYPT0_AESKEY7 >> 0) & 0xFFFFFFFF), ((CRYPT0_AESKEY7 = (CRYPT0_AESKEY7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRYPT0_AESKEY7_VALUE </item>
//  </rtree>
//  


// -------------------------  Register Item Address: CRYPT0_CNTRINIT  -----------------------------
// SVD Line: 10552

unsigned int CRYPT0_CNTRINIT __AT (0x4004404C);



// ----------------------------  Field Item: CRYPT0_CNTRINIT_VALUE  -------------------------------
// SVD Line: 10559

//  <item> SFDITEM_FIELD__CRYPT0_CNTRINIT_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 19..0] RW (@ 0x4004404C) Counter Initialization Value </i>
//    <edit> 
//      <loc> ( (unsigned int)((CRYPT0_CNTRINIT >> 0) & 0xFFFFF), ((CRYPT0_CNTRINIT = (CRYPT0_CNTRINIT & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: CRYPT0_CNTRINIT  --------------------------------
// SVD Line: 10552

//  <rtree> SFDITEM_REG__CRYPT0_CNTRINIT
//    <name> CNTRINIT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4004404C) Counter Initialization Vector </i>
//    <loc> ( (unsigned int)((CRYPT0_CNTRINIT >> 0) & 0xFFFFFFFF), ((CRYPT0_CNTRINIT = (CRYPT0_CNTRINIT & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRYPT0_CNTRINIT_VALUE </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: CRYPT0_SHAH0  ------------------------------
// SVD Line: 10574

unsigned int CRYPT0_SHAH0 __AT (0x40044050);



// ----------------------------  Field Item: CRYPT0_SHAH0_SHAHASH0  -------------------------------
// SVD Line: 10581

//  <item> SFDITEM_FIELD__CRYPT0_SHAH0_SHAHASH0
//    <name> SHAHASH0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40044050) Word 0: SHA Hash </i>
//    <edit> 
//      <loc> ( (unsigned int)((CRYPT0_SHAH0 >> 0) & 0xFFFFFFFF), ((CRYPT0_SHAH0 = (CRYPT0_SHAH0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: CRYPT0_SHAH0  ----------------------------------
// SVD Line: 10574

//  <rtree> SFDITEM_REG__CRYPT0_SHAH0
//    <name> SHAH0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40044050) SHA Bits [31:0] </i>
//    <loc> ( (unsigned int)((CRYPT0_SHAH0 >> 0) & 0xFFFFFFFF), ((CRYPT0_SHAH0 = (CRYPT0_SHAH0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRYPT0_SHAH0_SHAHASH0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: CRYPT0_SHAH1  ------------------------------
// SVD Line: 10596

unsigned int CRYPT0_SHAH1 __AT (0x40044054);



// ----------------------------  Field Item: CRYPT0_SHAH1_SHAHASH1  -------------------------------
// SVD Line: 10603

//  <item> SFDITEM_FIELD__CRYPT0_SHAH1_SHAHASH1
//    <name> SHAHASH1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40044054) Word 1: SHA Hash </i>
//    <edit> 
//      <loc> ( (unsigned int)((CRYPT0_SHAH1 >> 0) & 0xFFFFFFFF), ((CRYPT0_SHAH1 = (CRYPT0_SHAH1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: CRYPT0_SHAH1  ----------------------------------
// SVD Line: 10596

//  <rtree> SFDITEM_REG__CRYPT0_SHAH1
//    <name> SHAH1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40044054) SHA Bits [63:32] </i>
//    <loc> ( (unsigned int)((CRYPT0_SHAH1 >> 0) & 0xFFFFFFFF), ((CRYPT0_SHAH1 = (CRYPT0_SHAH1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRYPT0_SHAH1_SHAHASH1 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: CRYPT0_SHAH2  ------------------------------
// SVD Line: 10618

unsigned int CRYPT0_SHAH2 __AT (0x40044058);



// ----------------------------  Field Item: CRYPT0_SHAH2_SHAHASH2  -------------------------------
// SVD Line: 10625

//  <item> SFDITEM_FIELD__CRYPT0_SHAH2_SHAHASH2
//    <name> SHAHASH2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40044058) Word 2: SHA Hash </i>
//    <edit> 
//      <loc> ( (unsigned int)((CRYPT0_SHAH2 >> 0) & 0xFFFFFFFF), ((CRYPT0_SHAH2 = (CRYPT0_SHAH2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: CRYPT0_SHAH2  ----------------------------------
// SVD Line: 10618

//  <rtree> SFDITEM_REG__CRYPT0_SHAH2
//    <name> SHAH2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40044058) SHA Bits [95:64] </i>
//    <loc> ( (unsigned int)((CRYPT0_SHAH2 >> 0) & 0xFFFFFFFF), ((CRYPT0_SHAH2 = (CRYPT0_SHAH2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRYPT0_SHAH2_SHAHASH2 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: CRYPT0_SHAH3  ------------------------------
// SVD Line: 10640

unsigned int CRYPT0_SHAH3 __AT (0x4004405C);



// ----------------------------  Field Item: CRYPT0_SHAH3_SHAHASH3  -------------------------------
// SVD Line: 10647

//  <item> SFDITEM_FIELD__CRYPT0_SHAH3_SHAHASH3
//    <name> SHAHASH3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4004405C) Word 3: SHA Hash </i>
//    <edit> 
//      <loc> ( (unsigned int)((CRYPT0_SHAH3 >> 0) & 0xFFFFFFFF), ((CRYPT0_SHAH3 = (CRYPT0_SHAH3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: CRYPT0_SHAH3  ----------------------------------
// SVD Line: 10640

//  <rtree> SFDITEM_REG__CRYPT0_SHAH3
//    <name> SHAH3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4004405C) SHA Bits [127:96] </i>
//    <loc> ( (unsigned int)((CRYPT0_SHAH3 >> 0) & 0xFFFFFFFF), ((CRYPT0_SHAH3 = (CRYPT0_SHAH3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRYPT0_SHAH3_SHAHASH3 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: CRYPT0_SHAH4  ------------------------------
// SVD Line: 10662

unsigned int CRYPT0_SHAH4 __AT (0x40044060);



// ----------------------------  Field Item: CRYPT0_SHAH4_SHAHASH4  -------------------------------
// SVD Line: 10669

//  <item> SFDITEM_FIELD__CRYPT0_SHAH4_SHAHASH4
//    <name> SHAHASH4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40044060) Word 4: SHA Hash </i>
//    <edit> 
//      <loc> ( (unsigned int)((CRYPT0_SHAH4 >> 0) & 0xFFFFFFFF), ((CRYPT0_SHAH4 = (CRYPT0_SHAH4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: CRYPT0_SHAH4  ----------------------------------
// SVD Line: 10662

//  <rtree> SFDITEM_REG__CRYPT0_SHAH4
//    <name> SHAH4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40044060) SHA Bits [159:128] </i>
//    <loc> ( (unsigned int)((CRYPT0_SHAH4 >> 0) & 0xFFFFFFFF), ((CRYPT0_SHAH4 = (CRYPT0_SHAH4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRYPT0_SHAH4_SHAHASH4 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: CRYPT0_SHAH5  ------------------------------
// SVD Line: 10684

unsigned int CRYPT0_SHAH5 __AT (0x40044064);



// ----------------------------  Field Item: CRYPT0_SHAH5_SHAHASH5  -------------------------------
// SVD Line: 10691

//  <item> SFDITEM_FIELD__CRYPT0_SHAH5_SHAHASH5
//    <name> SHAHASH5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40044064) Word 5: SHA Hash </i>
//    <edit> 
//      <loc> ( (unsigned int)((CRYPT0_SHAH5 >> 0) & 0xFFFFFFFF), ((CRYPT0_SHAH5 = (CRYPT0_SHAH5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: CRYPT0_SHAH5  ----------------------------------
// SVD Line: 10684

//  <rtree> SFDITEM_REG__CRYPT0_SHAH5
//    <name> SHAH5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40044064) SHA Bits [191:160] </i>
//    <loc> ( (unsigned int)((CRYPT0_SHAH5 >> 0) & 0xFFFFFFFF), ((CRYPT0_SHAH5 = (CRYPT0_SHAH5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRYPT0_SHAH5_SHAHASH5 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: CRYPT0_SHAH6  ------------------------------
// SVD Line: 10706

unsigned int CRYPT0_SHAH6 __AT (0x40044068);



// ----------------------------  Field Item: CRYPT0_SHAH6_SHAHASH6  -------------------------------
// SVD Line: 10713

//  <item> SFDITEM_FIELD__CRYPT0_SHAH6_SHAHASH6
//    <name> SHAHASH6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40044068) Word 6: SHA Hash </i>
//    <edit> 
//      <loc> ( (unsigned int)((CRYPT0_SHAH6 >> 0) & 0xFFFFFFFF), ((CRYPT0_SHAH6 = (CRYPT0_SHAH6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: CRYPT0_SHAH6  ----------------------------------
// SVD Line: 10706

//  <rtree> SFDITEM_REG__CRYPT0_SHAH6
//    <name> SHAH6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40044068) SHA Bits [223:192] </i>
//    <loc> ( (unsigned int)((CRYPT0_SHAH6 >> 0) & 0xFFFFFFFF), ((CRYPT0_SHAH6 = (CRYPT0_SHAH6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRYPT0_SHAH6_SHAHASH6 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: CRYPT0_SHAH7  ------------------------------
// SVD Line: 10728

unsigned int CRYPT0_SHAH7 __AT (0x4004406C);



// ----------------------------  Field Item: CRYPT0_SHAH7_SHAHASH7  -------------------------------
// SVD Line: 10735

//  <item> SFDITEM_FIELD__CRYPT0_SHAH7_SHAHASH7
//    <name> SHAHASH7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4004406C) Word 7: SHA Hash </i>
//    <edit> 
//      <loc> ( (unsigned int)((CRYPT0_SHAH7 >> 0) & 0xFFFFFFFF), ((CRYPT0_SHAH7 = (CRYPT0_SHAH7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: CRYPT0_SHAH7  ----------------------------------
// SVD Line: 10728

//  <rtree> SFDITEM_REG__CRYPT0_SHAH7
//    <name> SHAH7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4004406C) SHA Bits [255:224] </i>
//    <loc> ( (unsigned int)((CRYPT0_SHAH7 >> 0) & 0xFFFFFFFF), ((CRYPT0_SHAH7 = (CRYPT0_SHAH7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRYPT0_SHAH7_SHAHASH7 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: CRYPT0_SHA_LAST_WORD  --------------------------
// SVD Line: 10750

unsigned int CRYPT0_SHA_LAST_WORD __AT (0x40044070);



// ----------------------  Field Item: CRYPT0_SHA_LAST_WORD_O_Last_Word  --------------------------
// SVD Line: 10757

//  <item> SFDITEM_FIELD__CRYPT0_SHA_LAST_WORD_O_Last_Word
//    <name> O_Last_Word </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40044070) Last SHA Input Word </i>
//    <check> 
//      <loc> ( (unsigned int) CRYPT0_SHA_LAST_WORD ) </loc>
//      <o.0..0> O_Last_Word
//    </check>
//  </item>
//  


// ----------------------  Field Item: CRYPT0_SHA_LAST_WORD_O_Bits_Valid  -------------------------
// SVD Line: 10770

//  <item> SFDITEM_FIELD__CRYPT0_SHA_LAST_WORD_O_Bits_Valid
//    <name> O_Bits_Valid </name>
//    <rw> 
//    <i> [Bits 5..1] RW (@ 0x40044070) Bits Valid in SHA Last Word Input </i>
//    <edit> 
//      <loc> ( (unsigned char)((CRYPT0_SHA_LAST_WORD >> 1) & 0x1F), ((CRYPT0_SHA_LAST_WORD = (CRYPT0_SHA_LAST_WORD & ~(0x1FUL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: CRYPT0_SHA_LAST_WORD  ------------------------------
// SVD Line: 10750

//  <rtree> SFDITEM_REG__CRYPT0_SHA_LAST_WORD
//    <name> SHA_LAST_WORD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40044070) SHA Last Word and Valid Bits Information </i>
//    <loc> ( (unsigned int)((CRYPT0_SHA_LAST_WORD >> 0) & 0xFFFFFFFF), ((CRYPT0_SHA_LAST_WORD = (CRYPT0_SHA_LAST_WORD & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRYPT0_SHA_LAST_WORD_O_Last_Word </item>
//    <item> SFDITEM_FIELD__CRYPT0_SHA_LAST_WORD_O_Bits_Valid </item>
//  </rtree>
//  


// --------------------  Register Item Address: CRYPT0_CCM_NUM_VALID_BYTES  -----------------------
// SVD Line: 10785

unsigned int CRYPT0_CCM_NUM_VALID_BYTES __AT (0x40044074);



// -----------------  Field Item: CRYPT0_CCM_NUM_VALID_BYTES_NUM_VALID_BYTES  ---------------------
// SVD Line: 10792

//  <item> SFDITEM_FIELD__CRYPT0_CCM_NUM_VALID_BYTES_NUM_VALID_BYTES
//    <name> NUM_VALID_BYTES </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40044074) Number of Valid Bytes in CCM Last Data </i>
//    <edit> 
//      <loc> ( (unsigned char)((CRYPT0_CCM_NUM_VALID_BYTES >> 0) & 0xF), ((CRYPT0_CCM_NUM_VALID_BYTES = (CRYPT0_CCM_NUM_VALID_BYTES & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: CRYPT0_CCM_NUM_VALID_BYTES  ---------------------------
// SVD Line: 10785

//  <rtree> SFDITEM_REG__CRYPT0_CCM_NUM_VALID_BYTES
//    <name> CCM_NUM_VALID_BYTES </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40044074) NUM_VALID_BYTES </i>
//    <loc> ( (unsigned int)((CRYPT0_CCM_NUM_VALID_BYTES >> 0) & 0xFFFFFFFF), ((CRYPT0_CCM_NUM_VALID_BYTES = (CRYPT0_CCM_NUM_VALID_BYTES & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRYPT0_CCM_NUM_VALID_BYTES_NUM_VALID_BYTES </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: CRYPT0  ------------------------------------
// SVD Line: 9836

//  <view> CRYPT0
//    <name> CRYPT0 </name>
//    <item> SFDITEM_REG__CRYPT0_CFG </item>
//    <item> SFDITEM_REG__CRYPT0_DATALEN </item>
//    <item> SFDITEM_REG__CRYPT0_PREFIXLEN </item>
//    <item> SFDITEM_REG__CRYPT0_INTEN </item>
//    <item> SFDITEM_REG__CRYPT0_STAT </item>
//    <item> SFDITEM_REG__CRYPT0_INBUF </item>
//    <item> SFDITEM_REG__CRYPT0_OUTBUF </item>
//    <item> SFDITEM_REG__CRYPT0_NONCE0 </item>
//    <item> SFDITEM_REG__CRYPT0_NONCE1 </item>
//    <item> SFDITEM_REG__CRYPT0_NONCE2 </item>
//    <item> SFDITEM_REG__CRYPT0_NONCE3 </item>
//    <item> SFDITEM_REG__CRYPT0_AESKEY0 </item>
//    <item> SFDITEM_REG__CRYPT0_AESKEY1 </item>
//    <item> SFDITEM_REG__CRYPT0_AESKEY2 </item>
//    <item> SFDITEM_REG__CRYPT0_AESKEY3 </item>
//    <item> SFDITEM_REG__CRYPT0_AESKEY4 </item>
//    <item> SFDITEM_REG__CRYPT0_AESKEY5 </item>
//    <item> SFDITEM_REG__CRYPT0_AESKEY6 </item>
//    <item> SFDITEM_REG__CRYPT0_AESKEY7 </item>
//    <item> SFDITEM_REG__CRYPT0_CNTRINIT </item>
//    <item> SFDITEM_REG__CRYPT0_SHAH0 </item>
//    <item> SFDITEM_REG__CRYPT0_SHAH1 </item>
//    <item> SFDITEM_REG__CRYPT0_SHAH2 </item>
//    <item> SFDITEM_REG__CRYPT0_SHAH3 </item>
//    <item> SFDITEM_REG__CRYPT0_SHAH4 </item>
//    <item> SFDITEM_REG__CRYPT0_SHAH5 </item>
//    <item> SFDITEM_REG__CRYPT0_SHAH6 </item>
//    <item> SFDITEM_REG__CRYPT0_SHAH7 </item>
//    <item> SFDITEM_REG__CRYPT0_SHA_LAST_WORD </item>
//    <item> SFDITEM_REG__CRYPT0_CCM_NUM_VALID_BYTES </item>
//  </view>
//  


// -----------------------------  Register Item Address: PMG0_IEN  --------------------------------
// SVD Line: 10830

unsigned int PMG0_IEN __AT (0x4004C000);



// --------------------------------  Field Item: PMG0_IEN_VBAT  -----------------------------------
// SVD Line: 10837

//  <item> SFDITEM_FIELD__PMG0_IEN_VBAT
//    <name> VBAT </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4004C000) Enable Interrupt for VBAT </i>
//    <check> 
//      <loc> ( (unsigned int) PMG0_IEN ) </loc>
//      <o.0..0> VBAT
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PMG0_IEN_VREGUNDR  ---------------------------------
// SVD Line: 10850

//  <item> SFDITEM_FIELD__PMG0_IEN_VREGUNDR
//    <name> VREGUNDR </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4004C000) Enable Interrupt when VREG under-voltage: below 1V </i>
//    <check> 
//      <loc> ( (unsigned int) PMG0_IEN ) </loc>
//      <o.1..1> VREGUNDR
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PMG0_IEN_VREGOVR  ----------------------------------
// SVD Line: 10863

//  <item> SFDITEM_FIELD__PMG0_IEN_VREGOVR
//    <name> VREGOVR </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4004C000) Enable Interrupt when VREG over-voltage: over- 1.32 V </i>
//    <check> 
//      <loc> ( (unsigned int) PMG0_IEN ) </loc>
//      <o.2..2> VREGOVR
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PMG0_IEN_RANGEBAT  ---------------------------------
// SVD Line: 10876

//  <item> SFDITEM_FIELD__PMG0_IEN_RANGEBAT
//    <name> RANGEBAT </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4004C000) \nBattery Monitor Range\n0 : region1 = Configure to generate interrupt if VBAT > 2.75 V\n1 : region2 = Configure to generate interrupt if VBAT between 2.75 V - 1.6 V\n2 : region3 = Configure to generate interrupt if VBAT between 2.3 V - 1.6 V\n3 : NA = N/A </i>
//    <combo> 
//      <loc> ( (unsigned int) PMG0_IEN ) </loc>
//      <o.9..8> RANGEBAT
//        <0=> 0: region1 = Configure to generate interrupt if VBAT > 2.75 V
//        <1=> 1: region2 = Configure to generate interrupt if VBAT between 2.75 V - 1.6 V
//        <2=> 2: region3 = Configure to generate interrupt if VBAT between 2.3 V - 1.6 V
//        <3=> 3: NA = N/A
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PMG0_IEN_IENBAT  ----------------------------------
// SVD Line: 10905

//  <item> SFDITEM_FIELD__PMG0_IEN_IENBAT
//    <name> IENBAT </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4004C000) Interrupt enable for VBAT range </i>
//    <check> 
//      <loc> ( (unsigned int) PMG0_IEN ) </loc>
//      <o.10..10> IENBAT
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PMG0_IEN  ------------------------------------
// SVD Line: 10830

//  <rtree> SFDITEM_REG__PMG0_IEN
//    <name> IEN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4004C000) Power Supply Monitor Interrupt Enable </i>
//    <loc> ( (unsigned int)((PMG0_IEN >> 0) & 0xFFFFFFFF), ((PMG0_IEN = (PMG0_IEN & ~(0x707UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x707) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PMG0_IEN_VBAT </item>
//    <item> SFDITEM_FIELD__PMG0_IEN_VREGUNDR </item>
//    <item> SFDITEM_FIELD__PMG0_IEN_VREGOVR </item>
//    <item> SFDITEM_FIELD__PMG0_IEN_RANGEBAT </item>
//    <item> SFDITEM_FIELD__PMG0_IEN_IENBAT </item>
//  </rtree>
//  


// --------------------------  Register Item Address: PMG0_PSM_STAT  ------------------------------
// SVD Line: 10920

unsigned int PMG0_PSM_STAT __AT (0x4004C004);



// ---------------------------  Field Item: PMG0_PSM_STAT_VBATUNDR  -------------------------------
// SVD Line: 10927

//  <item> SFDITEM_FIELD__PMG0_PSM_STAT_VBATUNDR
//    <name> VBATUNDR </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4004C004) Status bit indicating an Alarm that battery is below 1.8 V </i>
//    <check> 
//      <loc> ( (unsigned int) PMG0_PSM_STAT ) </loc>
//      <o.0..0> VBATUNDR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PMG0_PSM_STAT_VREGUNDR  -------------------------------
// SVD Line: 10940

//  <item> SFDITEM_FIELD__PMG0_PSM_STAT_VREGUNDR
//    <name> VREGUNDR </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4004C004) Status bit for Alarm indicating VREG is below 1 V </i>
//    <check> 
//      <loc> ( (unsigned int) PMG0_PSM_STAT ) </loc>
//      <o.1..1> VREGUNDR
//    </check>
//  </item>
//  


// ----------------------------  Field Item: PMG0_PSM_STAT_VREGOVR  -------------------------------
// SVD Line: 10953

//  <item> SFDITEM_FIELD__PMG0_PSM_STAT_VREGOVR
//    <name> VREGOVR </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4004C004) Status bit for alarm indicating Overvoltage for VREG </i>
//    <check> 
//      <loc> ( (unsigned int) PMG0_PSM_STAT ) </loc>
//      <o.2..2> VREGOVR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PMG0_PSM_STAT_WICENACK  -------------------------------
// SVD Line: 10966

//  <item> SFDITEM_FIELD__PMG0_PSM_STAT_WICENACK
//    <name> WICENACK </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x4004C004) WIC Enable Acknowledge from Cortex </i>
//    <check> 
//      <loc> ( (unsigned int) PMG0_PSM_STAT ) </loc>
//      <o.7..7> WICENACK
//    </check>
//  </item>
//  


// ----------------------------  Field Item: PMG0_PSM_STAT_RANGE1  --------------------------------
// SVD Line: 10973

//  <item> SFDITEM_FIELD__PMG0_PSM_STAT_RANGE1
//    <name> RANGE1 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4004C004) VBAT range1 (> 2.75 V) </i>
//    <check> 
//      <loc> ( (unsigned int) PMG0_PSM_STAT ) </loc>
//      <o.8..8> RANGE1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: PMG0_PSM_STAT_RANGE2  --------------------------------
// SVD Line: 10980

//  <item> SFDITEM_FIELD__PMG0_PSM_STAT_RANGE2
//    <name> RANGE2 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4004C004) VBAT range2 (2.75 V - 2.3 V) </i>
//    <check> 
//      <loc> ( (unsigned int) PMG0_PSM_STAT ) </loc>
//      <o.9..9> RANGE2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: PMG0_PSM_STAT_RANGE3  --------------------------------
// SVD Line: 10987

//  <item> SFDITEM_FIELD__PMG0_PSM_STAT_RANGE3
//    <name> RANGE3 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4004C004) VBAT range3 (2.3 V - 1.6 V) </i>
//    <check> 
//      <loc> ( (unsigned int) PMG0_PSM_STAT ) </loc>
//      <o.10..10> RANGE3
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PMG0_PSM_STAT_RORANGE1  -------------------------------
// SVD Line: 10994

//  <item> SFDITEM_FIELD__PMG0_PSM_STAT_RORANGE1
//    <name> RORANGE1 </name>
//    <r> 
//    <i> [Bit 13] RO (@ 0x4004C004) \nVBAT range1 (> 2.75 V)\n0 : batstat1 = VBAT not in the range specified\n1 : batstat0 = VBAT in the range specified </i>
//    <combo> 
//      <loc> ( (unsigned int) PMG0_PSM_STAT ) </loc>
//      <o.13..13> RORANGE1
//        <0=> 0: batstat1 = VBAT not in the range specified
//        <1=> 1: batstat0 = VBAT in the range specified
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: PMG0_PSM_STAT_RORANGE2  -------------------------------
// SVD Line: 11013

//  <item> SFDITEM_FIELD__PMG0_PSM_STAT_RORANGE2
//    <name> RORANGE2 </name>
//    <r> 
//    <i> [Bit 14] RO (@ 0x4004C004) VBAT range2 (2.75 V - 2.3 V) </i>
//    <check> 
//      <loc> ( (unsigned int) PMG0_PSM_STAT ) </loc>
//      <o.14..14> RORANGE2
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PMG0_PSM_STAT_RORANGE3  -------------------------------
// SVD Line: 11020

//  <item> SFDITEM_FIELD__PMG0_PSM_STAT_RORANGE3
//    <name> RORANGE3 </name>
//    <r> 
//    <i> [Bit 15] RO (@ 0x4004C004) VBAT range3 (2.3 V - 1.6 V) </i>
//    <check> 
//      <loc> ( (unsigned int) PMG0_PSM_STAT ) </loc>
//      <o.15..15> RORANGE3
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: PMG0_PSM_STAT  ---------------------------------
// SVD Line: 10920

//  <rtree> SFDITEM_REG__PMG0_PSM_STAT
//    <name> PSM_STAT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4004C004) Power Supply Monitor Status </i>
//    <loc> ( (unsigned int)((PMG0_PSM_STAT >> 0) & 0xFFFFFFFF), ((PMG0_PSM_STAT = (PMG0_PSM_STAT & ~(0x707UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x707) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PMG0_PSM_STAT_VBATUNDR </item>
//    <item> SFDITEM_FIELD__PMG0_PSM_STAT_VREGUNDR </item>
//    <item> SFDITEM_FIELD__PMG0_PSM_STAT_VREGOVR </item>
//    <item> SFDITEM_FIELD__PMG0_PSM_STAT_WICENACK </item>
//    <item> SFDITEM_FIELD__PMG0_PSM_STAT_RANGE1 </item>
//    <item> SFDITEM_FIELD__PMG0_PSM_STAT_RANGE2 </item>
//    <item> SFDITEM_FIELD__PMG0_PSM_STAT_RANGE3 </item>
//    <item> SFDITEM_FIELD__PMG0_PSM_STAT_RORANGE1 </item>
//    <item> SFDITEM_FIELD__PMG0_PSM_STAT_RORANGE2 </item>
//    <item> SFDITEM_FIELD__PMG0_PSM_STAT_RORANGE3 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: PMG0_PWRMOD  -------------------------------
// SVD Line: 11029

unsigned int PMG0_PWRMOD __AT (0x4004C008);



// ------------------------------  Field Item: PMG0_PWRMOD_MODE  ----------------------------------
// SVD Line: 11036

//  <item> SFDITEM_FIELD__PMG0_PWRMOD_MODE
//    <name> MODE </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4004C008) \nPower Mode Bits\n0 : FLEXI = Flexi Mode\n1 : Reserved - do not use\n2 : HIBERNATE = Hibernate Mode\n3 : SHUTDOWN = Shutdown Mode </i>
//    <combo> 
//      <loc> ( (unsigned int) PMG0_PWRMOD ) </loc>
//      <o.1..0> MODE
//        <0=> 0: FLEXI = Flexi Mode
//        <1=> 1: 
//        <2=> 2: HIBERNATE = Hibernate Mode
//        <3=> 3: SHUTDOWN = Shutdown Mode
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: PMG0_PWRMOD_MONVBATN  --------------------------------
// SVD Line: 11060

//  <item> SFDITEM_FIELD__PMG0_PWRMOD_MONVBATN
//    <name> MONVBATN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4004C008) Monitor VBAT during HIBERNATE Mode. Monitors VBAT by default </i>
//    <check> 
//      <loc> ( (unsigned int) PMG0_PWRMOD ) </loc>
//      <o.3..3> MONVBATN
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: PMG0_PWRMOD  ----------------------------------
// SVD Line: 11029

//  <rtree> SFDITEM_REG__PMG0_PWRMOD
//    <name> PWRMOD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4004C008) Power Mode Register </i>
//    <loc> ( (unsigned int)((PMG0_PWRMOD >> 0) & 0xFFFFFFFF), ((PMG0_PWRMOD = (PMG0_PWRMOD & ~(0xBUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xB) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PMG0_PWRMOD_MODE </item>
//    <item> SFDITEM_FIELD__PMG0_PWRMOD_MONVBATN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: PMG0_PWRKEY  -------------------------------
// SVD Line: 11075

unsigned int PMG0_PWRKEY __AT (0x4004C00C);



// ------------------------------  Field Item: PMG0_PWRKEY_VALUE  ---------------------------------
// SVD Line: 11082

//  <item> SFDITEM_FIELD__PMG0_PWRKEY_VALUE
//    <name> VALUE </name>
//    <w> 
//    <i> [Bits 15..0] WO (@ 0x4004C00C) Power control key register </i>
//    <edit> 
//      <loc> ( (unsigned short)((PMG0_PWRKEY >> 0) & 0x0), ((PMG0_PWRKEY = (PMG0_PWRKEY & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: PMG0_PWRKEY  ----------------------------------
// SVD Line: 11075

//  <rtree> SFDITEM_REG__PMG0_PWRKEY
//    <name> PWRKEY </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4004C00C) Key Protection for PWRMOD and SRAMRET </i>
//    <loc> ( (unsigned int)((PMG0_PWRKEY >> 0) & 0xFFFFFFFF), ((PMG0_PWRKEY = (PMG0_PWRKEY & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PMG0_PWRKEY_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: PMG0_SHDN_STAT  -----------------------------
// SVD Line: 11097

unsigned int PMG0_SHDN_STAT __AT (0x4004C010);



// ---------------------------  Field Item: PMG0_SHDN_STAT_EXTINT0  -------------------------------
// SVD Line: 11104

//  <item> SFDITEM_FIELD__PMG0_SHDN_STAT_EXTINT0
//    <name> EXTINT0 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x4004C010) Wake-up by Interrupt from External Interrupt 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PMG0_SHDN_STAT ) </loc>
//      <o.0..0> EXTINT0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PMG0_SHDN_STAT_EXTINT1  -------------------------------
// SVD Line: 11111

//  <item> SFDITEM_FIELD__PMG0_SHDN_STAT_EXTINT1
//    <name> EXTINT1 </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x4004C010) Wake-up by Interrupt from External Interrupt 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PMG0_SHDN_STAT ) </loc>
//      <o.1..1> EXTINT1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PMG0_SHDN_STAT_EXTINT2  -------------------------------
// SVD Line: 11118

//  <item> SFDITEM_FIELD__PMG0_SHDN_STAT_EXTINT2
//    <name> EXTINT2 </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x4004C010) Wake-up by Interrupt from External Interrupt 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PMG0_SHDN_STAT ) </loc>
//      <o.2..2> EXTINT2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PMG0_SHDN_STAT_RTC  ---------------------------------
// SVD Line: 11125

//  <item> SFDITEM_FIELD__PMG0_SHDN_STAT_RTC
//    <name> RTC </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x4004C010) Wake-up by Interrupt from RTC </i>
//    <check> 
//      <loc> ( (unsigned int) PMG0_SHDN_STAT ) </loc>
//      <o.3..3> RTC
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: PMG0_SHDN_STAT  ---------------------------------
// SVD Line: 11097

//  <rtree> SFDITEM_REG__PMG0_SHDN_STAT
//    <name> SHDN_STAT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4004C010) Shutdown Status Register </i>
//    <loc> ( (unsigned int)((PMG0_SHDN_STAT >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__PMG0_SHDN_STAT_EXTINT0 </item>
//    <item> SFDITEM_FIELD__PMG0_SHDN_STAT_EXTINT1 </item>
//    <item> SFDITEM_FIELD__PMG0_SHDN_STAT_EXTINT2 </item>
//    <item> SFDITEM_FIELD__PMG0_SHDN_STAT_RTC </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: PMG0_SRAMRET  ------------------------------
// SVD Line: 11134

unsigned int PMG0_SRAMRET __AT (0x4004C014);



// -----------------------------  Field Item: PMG0_SRAMRET_BNK1EN  --------------------------------
// SVD Line: 11141

//  <item> SFDITEM_FIELD__PMG0_SRAMRET_BNK1EN
//    <name> BNK1EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4004C014) Enable retention bank 1 (8 KB) </i>
//    <check> 
//      <loc> ( (unsigned int) PMG0_SRAMRET ) </loc>
//      <o.0..0> BNK1EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PMG0_SRAMRET_BNK2EN  --------------------------------
// SVD Line: 11154

//  <item> SFDITEM_FIELD__PMG0_SRAMRET_BNK2EN
//    <name> BNK2EN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4004C014) Enable retention bank 2 (16 KB) </i>
//    <check> 
//      <loc> ( (unsigned int) PMG0_SRAMRET ) </loc>
//      <o.1..1> BNK2EN
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: PMG0_SRAMRET  ----------------------------------
// SVD Line: 11134

//  <rtree> SFDITEM_REG__PMG0_SRAMRET
//    <name> SRAMRET </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4004C014) Control for Retention SRAM during HIBERNATE Mode </i>
//    <loc> ( (unsigned int)((PMG0_SRAMRET >> 0) & 0xFFFFFFFF), ((PMG0_SRAMRET = (PMG0_SRAMRET & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PMG0_SRAMRET_BNK1EN </item>
//    <item> SFDITEM_FIELD__PMG0_SRAMRET_BNK2EN </item>
//  </rtree>
//  


// --------------------------  Register Item Address: PMG0_RST_STAT  ------------------------------
// SVD Line: 11169

unsigned int PMG0_RST_STAT __AT (0x4004C040);



// ------------------------------  Field Item: PMG0_RST_STAT_POR  ---------------------------------
// SVD Line: 11176

//  <item> SFDITEM_FIELD__PMG0_RST_STAT_POR
//    <name> POR </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4004C040) Power-on-Reset </i>
//    <check> 
//      <loc> ( (unsigned int) PMG0_RST_STAT ) </loc>
//      <o.0..0> POR
//    </check>
//  </item>
//  


// ----------------------------  Field Item: PMG0_RST_STAT_EXTRST  --------------------------------
// SVD Line: 11189

//  <item> SFDITEM_FIELD__PMG0_RST_STAT_EXTRST
//    <name> EXTRST </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4004C040) External reset </i>
//    <check> 
//      <loc> ( (unsigned int) PMG0_RST_STAT ) </loc>
//      <o.1..1> EXTRST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PMG0_RST_STAT_WDRST  --------------------------------
// SVD Line: 11202

//  <item> SFDITEM_FIELD__PMG0_RST_STAT_WDRST
//    <name> WDRST </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4004C040) Watchdog Time-out Reset </i>
//    <check> 
//      <loc> ( (unsigned int) PMG0_RST_STAT ) </loc>
//      <o.2..2> WDRST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PMG0_RST_STAT_SWRST  --------------------------------
// SVD Line: 11215

//  <item> SFDITEM_FIELD__PMG0_RST_STAT_SWRST
//    <name> SWRST </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4004C040) Software reset </i>
//    <check> 
//      <loc> ( (unsigned int) PMG0_RST_STAT ) </loc>
//      <o.3..3> SWRST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: PMG0_RST_STAT_PORSRC  --------------------------------
// SVD Line: 11228

//  <item> SFDITEM_FIELD__PMG0_RST_STAT_PORSRC
//    <name> PORSRC </name>
//    <r> 
//    <i> [Bits 5..4] RO (@ 0x4004C040) \nPower-on-Reset Source\n0 : FAILSAFE_HV = POR triggered because VBAT drops below Fail Safe\n1 : RST_VBAT = POR trigger because VBAT supply (VBAT < 1.7 V)\n2 : RST_VREG = POR triggered because VDD supply (VDD < 1.08 V)\n3 : FAILSAFE_LV = POR triggered because VREG drops below Fail Safe </i>
//    <combo> 
//      <loc> ( (unsigned int) PMG0_RST_STAT ) </loc>
//      <o.5..4> PORSRC
//        <0=> 0: FAILSAFE_HV = POR triggered because VBAT drops below Fail Safe
//        <1=> 1: RST_VBAT = POR trigger because VBAT supply (VBAT < 1.7 V)
//        <2=> 2: RST_VREG = POR triggered because VDD supply (VDD < 1.08 V)
//        <3=> 3: FAILSAFE_LV = POR triggered because VREG drops below Fail Safe
//    </combo>
//  </item>
//  


// ------------------------------  Register RTree: PMG0_RST_STAT  ---------------------------------
// SVD Line: 11169

//  <rtree> SFDITEM_REG__PMG0_RST_STAT
//    <name> RST_STAT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4004C040) Reset status </i>
//    <loc> ( (unsigned int)((PMG0_RST_STAT >> 0) & 0xFFFFFFFF), ((PMG0_RST_STAT = (PMG0_RST_STAT & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PMG0_RST_STAT_POR </item>
//    <item> SFDITEM_FIELD__PMG0_RST_STAT_EXTRST </item>
//    <item> SFDITEM_FIELD__PMG0_RST_STAT_WDRST </item>
//    <item> SFDITEM_FIELD__PMG0_RST_STAT_SWRST </item>
//    <item> SFDITEM_FIELD__PMG0_RST_STAT_PORSRC </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PMG0_CTL1  --------------------------------
// SVD Line: 11259

unsigned int PMG0_CTL1 __AT (0x4004C044);



// -----------------------------  Field Item: PMG0_CTL1_HPBUCKEN  ---------------------------------
// SVD Line: 11266

//  <item> SFDITEM_FIELD__PMG0_CTL1_HPBUCKEN
//    <name> HPBUCKEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4004C044) Enable HP Buck </i>
//    <check> 
//      <loc> ( (unsigned int) PMG0_CTL1 ) </loc>
//      <o.0..0> HPBUCKEN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PMG0_CTL1  -----------------------------------
// SVD Line: 11259

//  <rtree> SFDITEM_REG__PMG0_CTL1
//    <name> CTL1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4004C044) HPBUCK Control </i>
//    <loc> ( (unsigned int)((PMG0_CTL1 >> 0) & 0xFFFFFFFF), ((PMG0_CTL1 = (PMG0_CTL1 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PMG0_CTL1_HPBUCKEN </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: PMG0  -------------------------------------
// SVD Line: 10809

//  <view> PMG0
//    <name> PMG0 </name>
//    <item> SFDITEM_REG__PMG0_IEN </item>
//    <item> SFDITEM_REG__PMG0_PSM_STAT </item>
//    <item> SFDITEM_REG__PMG0_PWRMOD </item>
//    <item> SFDITEM_REG__PMG0_PWRKEY </item>
//    <item> SFDITEM_REG__PMG0_SHDN_STAT </item>
//    <item> SFDITEM_REG__PMG0_SRAMRET </item>
//    <item> SFDITEM_REG__PMG0_RST_STAT </item>
//    <item> SFDITEM_REG__PMG0_CTL1 </item>
//  </view>
//  


// ----------------------------  Register Item Address: XINT0_CFG0  -------------------------------
// SVD Line: 11314

unsigned int XINT0_CFG0 __AT (0x4004C080);



// -----------------------------  Field Item: XINT0_CFG0_IRQ0MDE  ---------------------------------
// SVD Line: 11321

//  <item> SFDITEM_FIELD__XINT0_CFG0_IRQ0MDE
//    <name> IRQ0MDE </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x4004C080) External Interrupt 0 Mode registers </i>
//    <edit> 
//      <loc> ( (unsigned char)((XINT0_CFG0 >> 0) & 0x7), ((XINT0_CFG0 = (XINT0_CFG0 & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: XINT0_CFG0_IRQ0EN  ---------------------------------
// SVD Line: 11328

//  <item> SFDITEM_FIELD__XINT0_CFG0_IRQ0EN
//    <name> IRQ0EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4004C080) External Interrupt 0 Enable bit </i>
//    <check> 
//      <loc> ( (unsigned int) XINT0_CFG0 ) </loc>
//      <o.3..3> IRQ0EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: XINT0_CFG0_IRQ1MDE  ---------------------------------
// SVD Line: 11335

//  <item> SFDITEM_FIELD__XINT0_CFG0_IRQ1MDE
//    <name> IRQ1MDE </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x4004C080) External Interrupt 1 Mode registers </i>
//    <edit> 
//      <loc> ( (unsigned char)((XINT0_CFG0 >> 4) & 0x7), ((XINT0_CFG0 = (XINT0_CFG0 & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: XINT0_CFG0_IRQ1EN  ---------------------------------
// SVD Line: 11342

//  <item> SFDITEM_FIELD__XINT0_CFG0_IRQ1EN
//    <name> IRQ1EN </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4004C080) External Interrupt 1 Enable bit </i>
//    <check> 
//      <loc> ( (unsigned int) XINT0_CFG0 ) </loc>
//      <o.7..7> IRQ1EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: XINT0_CFG0_IRQ2MDE  ---------------------------------
// SVD Line: 11349

//  <item> SFDITEM_FIELD__XINT0_CFG0_IRQ2MDE
//    <name> IRQ2MDE </name>
//    <rw> 
//    <i> [Bits 10..8] RW (@ 0x4004C080) External Interrupt 2 Mode registers </i>
//    <edit> 
//      <loc> ( (unsigned char)((XINT0_CFG0 >> 8) & 0x7), ((XINT0_CFG0 = (XINT0_CFG0 & ~(0x7UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: XINT0_CFG0_IRQ2EN  ---------------------------------
// SVD Line: 11356

//  <item> SFDITEM_FIELD__XINT0_CFG0_IRQ2EN
//    <name> IRQ2EN </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4004C080) External Interrupt 2 Enable bit </i>
//    <check> 
//      <loc> ( (unsigned int) XINT0_CFG0 ) </loc>
//      <o.11..11> IRQ2EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: XINT0_CFG0_IRQ3MDE  ---------------------------------
// SVD Line: 11363

//  <item> SFDITEM_FIELD__XINT0_CFG0_IRQ3MDE
//    <name> IRQ3MDE </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x4004C080) External Interrupt 3 Mode registers </i>
//    <edit> 
//      <loc> ( (unsigned char)((XINT0_CFG0 >> 12) & 0x7), ((XINT0_CFG0 = (XINT0_CFG0 & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: XINT0_CFG0_IRQ3EN  ---------------------------------
// SVD Line: 11370

//  <item> SFDITEM_FIELD__XINT0_CFG0_IRQ3EN
//    <name> IRQ3EN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4004C080) External Interrupt 3 enable bit </i>
//    <check> 
//      <loc> ( (unsigned int) XINT0_CFG0 ) </loc>
//      <o.15..15> IRQ3EN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: XINT0_CFG0_UART_RX_EN  -------------------------------
// SVD Line: 11377

//  <item> SFDITEM_FIELD__XINT0_CFG0_UART_RX_EN
//    <name> UART_RX_EN </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x4004C080) External Interrupt enable bit </i>
//    <check> 
//      <loc> ( (unsigned int) XINT0_CFG0 ) </loc>
//      <o.20..20> UART_RX_EN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: XINT0_CFG0_UART_RX_MDE  -------------------------------
// SVD Line: 11384

//  <item> SFDITEM_FIELD__XINT0_CFG0_UART_RX_MDE
//    <name> UART_RX_MDE </name>
//    <rw> 
//    <i> [Bits 23..21] RW (@ 0x4004C080) External Interrupt using UART_RX wakeup Mode registers </i>
//    <edit> 
//      <loc> ( (unsigned char)((XINT0_CFG0 >> 21) & 0x7), ((XINT0_CFG0 = (XINT0_CFG0 & ~(0x7UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: XINT0_CFG0  -----------------------------------
// SVD Line: 11314

//  <rtree> SFDITEM_REG__XINT0_CFG0
//    <name> CFG0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4004C080) External Interrupt Configuration </i>
//    <loc> ( (unsigned int)((XINT0_CFG0 >> 0) & 0xFFFFFFFF), ((XINT0_CFG0 = (XINT0_CFG0 & ~(0xF0FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF0FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__XINT0_CFG0_IRQ0MDE </item>
//    <item> SFDITEM_FIELD__XINT0_CFG0_IRQ0EN </item>
//    <item> SFDITEM_FIELD__XINT0_CFG0_IRQ1MDE </item>
//    <item> SFDITEM_FIELD__XINT0_CFG0_IRQ1EN </item>
//    <item> SFDITEM_FIELD__XINT0_CFG0_IRQ2MDE </item>
//    <item> SFDITEM_FIELD__XINT0_CFG0_IRQ2EN </item>
//    <item> SFDITEM_FIELD__XINT0_CFG0_IRQ3MDE </item>
//    <item> SFDITEM_FIELD__XINT0_CFG0_IRQ3EN </item>
//    <item> SFDITEM_FIELD__XINT0_CFG0_UART_RX_EN </item>
//    <item> SFDITEM_FIELD__XINT0_CFG0_UART_RX_MDE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: XINT0_EXT_STAT  -----------------------------
// SVD Line: 11393

unsigned int XINT0_EXT_STAT __AT (0x4004C084);



// -------------------------  Field Item: XINT0_EXT_STAT_STAT_EXTINT0  ----------------------------
// SVD Line: 11400

//  <item> SFDITEM_FIELD__XINT0_EXT_STAT_STAT_EXTINT0
//    <name> STAT_EXTINT0 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x4004C084) Interrupt status bit for External Interrupt 0 </i>
//    <check> 
//      <loc> ( (unsigned int) XINT0_EXT_STAT ) </loc>
//      <o.0..0> STAT_EXTINT0
//    </check>
//  </item>
//  


// -------------------------  Field Item: XINT0_EXT_STAT_STAT_EXTINT1  ----------------------------
// SVD Line: 11407

//  <item> SFDITEM_FIELD__XINT0_EXT_STAT_STAT_EXTINT1
//    <name> STAT_EXTINT1 </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x4004C084) Interrupt status bit for External Interrupt 1 </i>
//    <check> 
//      <loc> ( (unsigned int) XINT0_EXT_STAT ) </loc>
//      <o.1..1> STAT_EXTINT1
//    </check>
//  </item>
//  


// -------------------------  Field Item: XINT0_EXT_STAT_STAT_EXTINT2  ----------------------------
// SVD Line: 11414

//  <item> SFDITEM_FIELD__XINT0_EXT_STAT_STAT_EXTINT2
//    <name> STAT_EXTINT2 </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x4004C084) Interrupt status bit for External Interrupt 2 </i>
//    <check> 
//      <loc> ( (unsigned int) XINT0_EXT_STAT ) </loc>
//      <o.2..2> STAT_EXTINT2
//    </check>
//  </item>
//  


// -------------------------  Field Item: XINT0_EXT_STAT_STAT_EXTINT3  ----------------------------
// SVD Line: 11421

//  <item> SFDITEM_FIELD__XINT0_EXT_STAT_STAT_EXTINT3
//    <name> STAT_EXTINT3 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x4004C084) Interrupt status bit for External Interrupt 3 </i>
//    <check> 
//      <loc> ( (unsigned int) XINT0_EXT_STAT ) </loc>
//      <o.3..3> STAT_EXTINT3
//    </check>
//  </item>
//  


// -----------------------  Field Item: XINT0_EXT_STAT_STAT_UART_RXWKUP  --------------------------
// SVD Line: 11428

//  <item> SFDITEM_FIELD__XINT0_EXT_STAT_STAT_UART_RXWKUP
//    <name> STAT_UART_RXWKUP </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x4004C084) Interrupt status bit for UART RX wakeup interrupt </i>
//    <check> 
//      <loc> ( (unsigned int) XINT0_EXT_STAT ) </loc>
//      <o.5..5> STAT_UART_RXWKUP
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: XINT0_EXT_STAT  ---------------------------------
// SVD Line: 11393

//  <rtree> SFDITEM_REG__XINT0_EXT_STAT
//    <name> EXT_STAT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4004C084) External Wakeup Interrupt Status </i>
//    <loc> ( (unsigned int)((XINT0_EXT_STAT >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__XINT0_EXT_STAT_STAT_EXTINT0 </item>
//    <item> SFDITEM_FIELD__XINT0_EXT_STAT_STAT_EXTINT1 </item>
//    <item> SFDITEM_FIELD__XINT0_EXT_STAT_STAT_EXTINT2 </item>
//    <item> SFDITEM_FIELD__XINT0_EXT_STAT_STAT_EXTINT3 </item>
//    <item> SFDITEM_FIELD__XINT0_EXT_STAT_STAT_UART_RXWKUP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: XINT0_CLR  --------------------------------
// SVD Line: 11437

unsigned int XINT0_CLR __AT (0x4004C090);



// -------------------------------  Field Item: XINT0_CLR_IRQ0  -----------------------------------
// SVD Line: 11444

//  <item> SFDITEM_FIELD__XINT0_CLR_IRQ0
//    <name> IRQ0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4004C090) External interrupt 0 </i>
//    <check> 
//      <loc> ( (unsigned int) XINT0_CLR ) </loc>
//      <o.0..0> IRQ0
//    </check>
//  </item>
//  


// -------------------------------  Field Item: XINT0_CLR_IRQ1  -----------------------------------
// SVD Line: 11457

//  <item> SFDITEM_FIELD__XINT0_CLR_IRQ1
//    <name> IRQ1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4004C090) External interrupt 1 </i>
//    <check> 
//      <loc> ( (unsigned int) XINT0_CLR ) </loc>
//      <o.1..1> IRQ1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: XINT0_CLR_IRQ2  -----------------------------------
// SVD Line: 11470

//  <item> SFDITEM_FIELD__XINT0_CLR_IRQ2
//    <name> IRQ2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4004C090) External interrupt 2 </i>
//    <check> 
//      <loc> ( (unsigned int) XINT0_CLR ) </loc>
//      <o.2..2> IRQ2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: XINT0_CLR_IRQ3  -----------------------------------
// SVD Line: 11483

//  <item> SFDITEM_FIELD__XINT0_CLR_IRQ3
//    <name> IRQ3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4004C090) External interrupt 3 </i>
//    <check> 
//      <loc> ( (unsigned int) XINT0_CLR ) </loc>
//      <o.3..3> IRQ3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: XINT0_CLR_UART_RX_CLR  -------------------------------
// SVD Line: 11496

//  <item> SFDITEM_FIELD__XINT0_CLR_UART_RX_CLR
//    <name> UART_RX_CLR </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4004C090) External interrupt Clear for UART_RX WAKEUP interrupt </i>
//    <check> 
//      <loc> ( (unsigned int) XINT0_CLR ) </loc>
//      <o.5..5> UART_RX_CLR
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: XINT0_CLR  -----------------------------------
// SVD Line: 11437

//  <rtree> SFDITEM_REG__XINT0_CLR
//    <name> CLR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4004C090) External Interrupt Clear </i>
//    <loc> ( (unsigned int)((XINT0_CLR >> 0) & 0xFFFFFFFF), ((XINT0_CLR = (XINT0_CLR & ~(0x2FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x2F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__XINT0_CLR_IRQ0 </item>
//    <item> SFDITEM_FIELD__XINT0_CLR_IRQ1 </item>
//    <item> SFDITEM_FIELD__XINT0_CLR_IRQ2 </item>
//    <item> SFDITEM_FIELD__XINT0_CLR_IRQ3 </item>
//    <item> SFDITEM_FIELD__XINT0_CLR_UART_RX_CLR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: XINT0_NMICLR  ------------------------------
// SVD Line: 11511

unsigned int XINT0_NMICLR __AT (0x4004C094);



// ------------------------------  Field Item: XINT0_NMICLR_CLR  ----------------------------------
// SVD Line: 11518

//  <item> SFDITEM_FIELD__XINT0_NMICLR_CLR
//    <name> CLR </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4004C094) NMI clear </i>
//    <check> 
//      <loc> ( (unsigned int) XINT0_NMICLR ) </loc>
//      <o.0..0> CLR
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: XINT0_NMICLR  ----------------------------------
// SVD Line: 11511

//  <rtree> SFDITEM_REG__XINT0_NMICLR
//    <name> NMICLR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4004C094) Non-Maskable Interrupt Clear </i>
//    <loc> ( (unsigned int)((XINT0_NMICLR >> 0) & 0xFFFFFFFF), ((XINT0_NMICLR = (XINT0_NMICLR & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__XINT0_NMICLR_CLR </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: XINT0  -------------------------------------
// SVD Line: 11283

//  <view> XINT0
//    <name> XINT0 </name>
//    <item> SFDITEM_REG__XINT0_CFG0 </item>
//    <item> SFDITEM_REG__XINT0_EXT_STAT </item>
//    <item> SFDITEM_REG__XINT0_CLR </item>
//    <item> SFDITEM_REG__XINT0_NMICLR </item>
//  </view>
//  


// --------------------------  Register Item Address: CLKG0_OSC_KEY  ------------------------------
// SVD Line: 11556

unsigned int CLKG0_OSC_KEY __AT (0x4004C10C);



// -----------------------------  Field Item: CLKG0_OSC_KEY_VALUE  --------------------------------
// SVD Line: 11563

//  <item> SFDITEM_FIELD__CLKG0_OSC_KEY_VALUE
//    <name> VALUE </name>
//    <w> 
//    <i> [Bits 15..0] WO (@ 0x4004C10C) Oscillator key </i>
//    <edit> 
//      <loc> ( (unsigned short)((CLKG0_OSC_KEY >> 0) & 0x0), ((CLKG0_OSC_KEY = (CLKG0_OSC_KEY & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: CLKG0_OSC_KEY  ---------------------------------
// SVD Line: 11556

//  <rtree> SFDITEM_REG__CLKG0_OSC_KEY
//    <name> KEY </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4004C10C) Key Protection for OSCCTRL </i>
//    <loc> ( (unsigned int)((CLKG0_OSC_KEY >> 0) & 0xFFFFFFFF), ((CLKG0_OSC_KEY = (CLKG0_OSC_KEY & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CLKG0_OSC_KEY_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: CLKG0_OSC_CTL  ------------------------------
// SVD Line: 11578

unsigned int CLKG0_OSC_CTL __AT (0x4004C110);



// ---------------------------  Field Item: CLKG0_OSC_CTL_LFCLKMUX  -------------------------------
// SVD Line: 11585

//  <item> SFDITEM_FIELD__CLKG0_OSC_CTL_LFCLKMUX
//    <name> LFCLKMUX </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4004C110) 32 kHz Clock Select Mux </i>
//    <check> 
//      <loc> ( (unsigned int) CLKG0_OSC_CTL ) </loc>
//      <o.0..0> LFCLKMUX
//    </check>
//  </item>
//  


// ----------------------------  Field Item: CLKG0_OSC_CTL_HFOSCEN  -------------------------------
// SVD Line: 11592

//  <item> SFDITEM_FIELD__CLKG0_OSC_CTL_HFOSCEN
//    <name> HFOSCEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4004C110) High Frequency Internal Oscillator Enable </i>
//    <check> 
//      <loc> ( (unsigned int) CLKG0_OSC_CTL ) </loc>
//      <o.1..1> HFOSCEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: CLKG0_OSC_CTL_LFXTALEN  -------------------------------
// SVD Line: 11599

//  <item> SFDITEM_FIELD__CLKG0_OSC_CTL_LFXTALEN
//    <name> LFXTALEN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4004C110) Low frequency crystal oscillator enable </i>
//    <check> 
//      <loc> ( (unsigned int) CLKG0_OSC_CTL ) </loc>
//      <o.2..2> LFXTALEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: CLKG0_OSC_CTL_HFXTALEN  -------------------------------
// SVD Line: 11606

//  <item> SFDITEM_FIELD__CLKG0_OSC_CTL_HFXTALEN
//    <name> HFXTALEN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4004C110) High frequency crystal oscillator enable </i>
//    <check> 
//      <loc> ( (unsigned int) CLKG0_OSC_CTL ) </loc>
//      <o.3..3> HFXTALEN
//    </check>
//  </item>
//  


// -------------------------  Field Item: CLKG0_OSC_CTL_LFXTAL_BYPASS  ----------------------------
// SVD Line: 11613

//  <item> SFDITEM_FIELD__CLKG0_OSC_CTL_LFXTAL_BYPASS
//    <name> LFXTAL_BYPASS </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4004C110) Low frequency crystal oscillator Bypass </i>
//    <check> 
//      <loc> ( (unsigned int) CLKG0_OSC_CTL ) </loc>
//      <o.4..4> LFXTAL_BYPASS
//    </check>
//  </item>
//  


// -------------------------  Field Item: CLKG0_OSC_CTL_LFXTAL_MON_EN  ----------------------------
// SVD Line: 11620

//  <item> SFDITEM_FIELD__CLKG0_OSC_CTL_LFXTAL_MON_EN
//    <name> LFXTAL_MON_EN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4004C110) LFXTAL clock monitor and Clock FAIL interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) CLKG0_OSC_CTL ) </loc>
//      <o.5..5> LFXTAL_MON_EN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: CLKG0_OSC_CTL_LFOSCOK  -------------------------------
// SVD Line: 11627

//  <item> SFDITEM_FIELD__CLKG0_OSC_CTL_LFOSCOK
//    <name> LFOSCOK </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x4004C110) Status of LFOSC oscillator </i>
//    <check> 
//      <loc> ( (unsigned int) CLKG0_OSC_CTL ) </loc>
//      <o.8..8> LFOSCOK
//    </check>
//  </item>
//  


// ----------------------------  Field Item: CLKG0_OSC_CTL_HFOSCOK  -------------------------------
// SVD Line: 11634

//  <item> SFDITEM_FIELD__CLKG0_OSC_CTL_HFOSCOK
//    <name> HFOSCOK </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x4004C110) Status of HFOSC oscillator </i>
//    <check> 
//      <loc> ( (unsigned int) CLKG0_OSC_CTL ) </loc>
//      <o.9..9> HFOSCOK
//    </check>
//  </item>
//  


// ---------------------------  Field Item: CLKG0_OSC_CTL_LFXTALOK  -------------------------------
// SVD Line: 11641

//  <item> SFDITEM_FIELD__CLKG0_OSC_CTL_LFXTALOK
//    <name> LFXTALOK </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x4004C110) Status of LFXTAL oscillator </i>
//    <check> 
//      <loc> ( (unsigned int) CLKG0_OSC_CTL ) </loc>
//      <o.10..10> LFXTALOK
//    </check>
//  </item>
//  


// ---------------------------  Field Item: CLKG0_OSC_CTL_HFXTALOK  -------------------------------
// SVD Line: 11648

//  <item> SFDITEM_FIELD__CLKG0_OSC_CTL_HFXTALOK
//    <name> HFXTALOK </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x4004C110) Status of HFXTAL oscillator </i>
//    <check> 
//      <loc> ( (unsigned int) CLKG0_OSC_CTL ) </loc>
//      <o.11..11> HFXTALOK
//    </check>
//  </item>
//  


// ---------------------  Field Item: CLKG0_OSC_CTL_LFXTAL_MON_FAIL_STAT  -------------------------
// SVD Line: 11655

//  <item> SFDITEM_FIELD__CLKG0_OSC_CTL_LFXTAL_MON_FAIL_STAT
//    <name> LFXTAL_MON_FAIL_STAT </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x4004C110) LF XTAL (crystal clock) Not Stable </i>
//    <check> 
//      <loc> ( (unsigned int) CLKG0_OSC_CTL ) </loc>
//      <o.31..31> LFXTAL_MON_FAIL_STAT
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: CLKG0_OSC_CTL  ---------------------------------
// SVD Line: 11578

//  <rtree> SFDITEM_REG__CLKG0_OSC_CTL
//    <name> CTL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4004C110) Oscillator Control </i>
//    <loc> ( (unsigned int)((CLKG0_OSC_CTL >> 0) & 0xFFFFFFFF), ((CLKG0_OSC_CTL = (CLKG0_OSC_CTL & ~(0x8000003FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x8000003F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CLKG0_OSC_CTL_LFCLKMUX </item>
//    <item> SFDITEM_FIELD__CLKG0_OSC_CTL_HFOSCEN </item>
//    <item> SFDITEM_FIELD__CLKG0_OSC_CTL_LFXTALEN </item>
//    <item> SFDITEM_FIELD__CLKG0_OSC_CTL_HFXTALEN </item>
//    <item> SFDITEM_FIELD__CLKG0_OSC_CTL_LFXTAL_BYPASS </item>
//    <item> SFDITEM_FIELD__CLKG0_OSC_CTL_LFXTAL_MON_EN </item>
//    <item> SFDITEM_FIELD__CLKG0_OSC_CTL_LFOSCOK </item>
//    <item> SFDITEM_FIELD__CLKG0_OSC_CTL_HFOSCOK </item>
//    <item> SFDITEM_FIELD__CLKG0_OSC_CTL_LFXTALOK </item>
//    <item> SFDITEM_FIELD__CLKG0_OSC_CTL_HFXTALOK </item>
//    <item> SFDITEM_FIELD__CLKG0_OSC_CTL_LFXTAL_MON_FAIL_STAT </item>
//  </rtree>
//  


// -------------------------------  Peripheral View: CLKG0_OSC  -----------------------------------
// SVD Line: 11535

//  <view> CLKG0_OSC
//    <name> CLKG0_OSC </name>
//    <item> SFDITEM_REG__CLKG0_OSC_KEY </item>
//    <item> SFDITEM_REG__CLKG0_OSC_CTL </item>
//  </view>
//  


// ------------------------  Register Item Address: PMG0_TST_SRAM_CTL  ----------------------------
// SVD Line: 11683

unsigned int PMG0_TST_SRAM_CTL __AT (0x4004C260);



// --------------------------  Field Item: PMG0_TST_SRAM_CTL_BNK0EN  ------------------------------
// SVD Line: 11690

//  <item> SFDITEM_FIELD__PMG0_TST_SRAM_CTL_BNK0EN
//    <name> BNK0EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4004C260) Enable initialization </i>
//    <check> 
//      <loc> ( (unsigned int) PMG0_TST_SRAM_CTL ) </loc>
//      <o.0..0> BNK0EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: PMG0_TST_SRAM_CTL_BNK1EN  ------------------------------
// SVD Line: 11703

//  <item> SFDITEM_FIELD__PMG0_TST_SRAM_CTL_BNK1EN
//    <name> BNK1EN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4004C260) Enable initialization </i>
//    <check> 
//      <loc> ( (unsigned int) PMG0_TST_SRAM_CTL ) </loc>
//      <o.1..1> BNK1EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: PMG0_TST_SRAM_CTL_BNK2EN  ------------------------------
// SVD Line: 11716

//  <item> SFDITEM_FIELD__PMG0_TST_SRAM_CTL_BNK2EN
//    <name> BNK2EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4004C260) Enable initialization </i>
//    <check> 
//      <loc> ( (unsigned int) PMG0_TST_SRAM_CTL ) </loc>
//      <o.2..2> BNK2EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: PMG0_TST_SRAM_CTL_BNK3EN  ------------------------------
// SVD Line: 11729

//  <item> SFDITEM_FIELD__PMG0_TST_SRAM_CTL_BNK3EN
//    <name> BNK3EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4004C260) Enable initialization </i>
//    <check> 
//      <loc> ( (unsigned int) PMG0_TST_SRAM_CTL ) </loc>
//      <o.3..3> BNK3EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: PMG0_TST_SRAM_CTL_BNK4EN  ------------------------------
// SVD Line: 11742

//  <item> SFDITEM_FIELD__PMG0_TST_SRAM_CTL_BNK4EN
//    <name> BNK4EN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4004C260) Enable initialization </i>
//    <check> 
//      <loc> ( (unsigned int) PMG0_TST_SRAM_CTL ) </loc>
//      <o.4..4> BNK4EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: PMG0_TST_SRAM_CTL_BNK5EN  ------------------------------
// SVD Line: 11755

//  <item> SFDITEM_FIELD__PMG0_TST_SRAM_CTL_BNK5EN
//    <name> BNK5EN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4004C260) Enable initialization </i>
//    <check> 
//      <loc> ( (unsigned int) PMG0_TST_SRAM_CTL ) </loc>
//      <o.5..5> BNK5EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: PMG0_TST_SRAM_CTL_STARTINIT  ----------------------------
// SVD Line: 11768

//  <item> SFDITEM_FIELD__PMG0_TST_SRAM_CTL_STARTINIT
//    <name> STARTINIT </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4004C260) Write one to trigger initialization. Self-cleared </i>
//    <check> 
//      <loc> ( (unsigned int) PMG0_TST_SRAM_CTL ) </loc>
//      <o.13..13> STARTINIT
//    </check>
//  </item>
//  


// -------------------------  Field Item: PMG0_TST_SRAM_CTL_AUTOINIT  -----------------------------
// SVD Line: 11781

//  <item> SFDITEM_FIELD__PMG0_TST_SRAM_CTL_AUTOINIT
//    <name> AUTOINIT </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4004C260) Automatic initialization on wake up from Hibernate mode </i>
//    <check> 
//      <loc> ( (unsigned int) PMG0_TST_SRAM_CTL ) </loc>
//      <o.14..14> AUTOINIT
//    </check>
//  </item>
//  


// --------------------------  Field Item: PMG0_TST_SRAM_CTL_ABTINIT  -----------------------------
// SVD Line: 11794

//  <item> SFDITEM_FIELD__PMG0_TST_SRAM_CTL_ABTINIT
//    <name> ABTINIT </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4004C260) Abort current initialization. Self-cleared </i>
//    <check> 
//      <loc> ( (unsigned int) PMG0_TST_SRAM_CTL ) </loc>
//      <o.15..15> ABTINIT
//    </check>
//  </item>
//  


// --------------------------  Field Item: PMG0_TST_SRAM_CTL_PENBNK0  -----------------------------
// SVD Line: 11807

//  <item> SFDITEM_FIELD__PMG0_TST_SRAM_CTL_PENBNK0
//    <name> PENBNK0 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x4004C260) Enable parity check </i>
//    <check> 
//      <loc> ( (unsigned int) PMG0_TST_SRAM_CTL ) </loc>
//      <o.16..16> PENBNK0
//    </check>
//  </item>
//  


// --------------------------  Field Item: PMG0_TST_SRAM_CTL_PENBNK1  -----------------------------
// SVD Line: 11820

//  <item> SFDITEM_FIELD__PMG0_TST_SRAM_CTL_PENBNK1
//    <name> PENBNK1 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x4004C260) Enable parity check </i>
//    <check> 
//      <loc> ( (unsigned int) PMG0_TST_SRAM_CTL ) </loc>
//      <o.17..17> PENBNK1
//    </check>
//  </item>
//  


// --------------------------  Field Item: PMG0_TST_SRAM_CTL_PENBNK2  -----------------------------
// SVD Line: 11833

//  <item> SFDITEM_FIELD__PMG0_TST_SRAM_CTL_PENBNK2
//    <name> PENBNK2 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x4004C260) Enable parity check </i>
//    <check> 
//      <loc> ( (unsigned int) PMG0_TST_SRAM_CTL ) </loc>
//      <o.18..18> PENBNK2
//    </check>
//  </item>
//  


// --------------------------  Field Item: PMG0_TST_SRAM_CTL_PENBNK3  -----------------------------
// SVD Line: 11846

//  <item> SFDITEM_FIELD__PMG0_TST_SRAM_CTL_PENBNK3
//    <name> PENBNK3 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x4004C260) Enable parity check </i>
//    <check> 
//      <loc> ( (unsigned int) PMG0_TST_SRAM_CTL ) </loc>
//      <o.19..19> PENBNK3
//    </check>
//  </item>
//  


// --------------------------  Field Item: PMG0_TST_SRAM_CTL_PENBNK4  -----------------------------
// SVD Line: 11859

//  <item> SFDITEM_FIELD__PMG0_TST_SRAM_CTL_PENBNK4
//    <name> PENBNK4 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x4004C260) Enable parity check </i>
//    <check> 
//      <loc> ( (unsigned int) PMG0_TST_SRAM_CTL ) </loc>
//      <o.20..20> PENBNK4
//    </check>
//  </item>
//  


// --------------------------  Field Item: PMG0_TST_SRAM_CTL_PENBNK5  -----------------------------
// SVD Line: 11872

//  <item> SFDITEM_FIELD__PMG0_TST_SRAM_CTL_PENBNK5
//    <name> PENBNK5 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x4004C260) Enable parity check </i>
//    <check> 
//      <loc> ( (unsigned int) PMG0_TST_SRAM_CTL ) </loc>
//      <o.21..21> PENBNK5
//    </check>
//  </item>
//  


// --------------------------  Field Item: PMG0_TST_SRAM_CTL_INSTREN  -----------------------------
// SVD Line: 11885

//  <item> SFDITEM_FIELD__PMG0_TST_SRAM_CTL_INSTREN
//    <name> INSTREN </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x4004C260) Enables instruction SRAM </i>
//    <check> 
//      <loc> ( (unsigned int) PMG0_TST_SRAM_CTL ) </loc>
//      <o.31..31> INSTREN
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: PMG0_TST_SRAM_CTL  -------------------------------
// SVD Line: 11683

//  <rtree> SFDITEM_REG__PMG0_TST_SRAM_CTL
//    <name> SRAM_CTL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4004C260) Control for SRAM parity and Instruction SRAM </i>
//    <loc> ( (unsigned int)((PMG0_TST_SRAM_CTL >> 0) & 0xFFFFFFFF), ((PMG0_TST_SRAM_CTL = (PMG0_TST_SRAM_CTL & ~(0x803FE03FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x803FE03F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PMG0_TST_SRAM_CTL_BNK0EN </item>
//    <item> SFDITEM_FIELD__PMG0_TST_SRAM_CTL_BNK1EN </item>
//    <item> SFDITEM_FIELD__PMG0_TST_SRAM_CTL_BNK2EN </item>
//    <item> SFDITEM_FIELD__PMG0_TST_SRAM_CTL_BNK3EN </item>
//    <item> SFDITEM_FIELD__PMG0_TST_SRAM_CTL_BNK4EN </item>
//    <item> SFDITEM_FIELD__PMG0_TST_SRAM_CTL_BNK5EN </item>
//    <item> SFDITEM_FIELD__PMG0_TST_SRAM_CTL_STARTINIT </item>
//    <item> SFDITEM_FIELD__PMG0_TST_SRAM_CTL_AUTOINIT </item>
//    <item> SFDITEM_FIELD__PMG0_TST_SRAM_CTL_ABTINIT </item>
//    <item> SFDITEM_FIELD__PMG0_TST_SRAM_CTL_PENBNK0 </item>
//    <item> SFDITEM_FIELD__PMG0_TST_SRAM_CTL_PENBNK1 </item>
//    <item> SFDITEM_FIELD__PMG0_TST_SRAM_CTL_PENBNK2 </item>
//    <item> SFDITEM_FIELD__PMG0_TST_SRAM_CTL_PENBNK3 </item>
//    <item> SFDITEM_FIELD__PMG0_TST_SRAM_CTL_PENBNK4 </item>
//    <item> SFDITEM_FIELD__PMG0_TST_SRAM_CTL_PENBNK5 </item>
//    <item> SFDITEM_FIELD__PMG0_TST_SRAM_CTL_INSTREN </item>
//  </rtree>
//  


// ----------------------  Register Item Address: PMG0_TST_SRAM_INITSTAT  -------------------------
// SVD Line: 11900

unsigned int PMG0_TST_SRAM_INITSTAT __AT (0x4004C264);



// -------------------------  Field Item: PMG0_TST_SRAM_INITSTAT_BNK0  ----------------------------
// SVD Line: 11907

//  <item> SFDITEM_FIELD__PMG0_TST_SRAM_INITSTAT_BNK0
//    <name> BNK0 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x4004C264) 0: Not initialized; 1: Initialization completed </i>
//    <check> 
//      <loc> ( (unsigned int) PMG0_TST_SRAM_INITSTAT ) </loc>
//      <o.0..0> BNK0
//    </check>
//  </item>
//  


// -------------------------  Field Item: PMG0_TST_SRAM_INITSTAT_BNK1  ----------------------------
// SVD Line: 11914

//  <item> SFDITEM_FIELD__PMG0_TST_SRAM_INITSTAT_BNK1
//    <name> BNK1 </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x4004C264) 0: Not initialized; 1: Initialization completed </i>
//    <check> 
//      <loc> ( (unsigned int) PMG0_TST_SRAM_INITSTAT ) </loc>
//      <o.1..1> BNK1
//    </check>
//  </item>
//  


// -------------------------  Field Item: PMG0_TST_SRAM_INITSTAT_BNK2  ----------------------------
// SVD Line: 11921

//  <item> SFDITEM_FIELD__PMG0_TST_SRAM_INITSTAT_BNK2
//    <name> BNK2 </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x4004C264) 0: Not initialized; 1: Initialization completed </i>
//    <check> 
//      <loc> ( (unsigned int) PMG0_TST_SRAM_INITSTAT ) </loc>
//      <o.2..2> BNK2
//    </check>
//  </item>
//  


// -------------------------  Field Item: PMG0_TST_SRAM_INITSTAT_BNK3  ----------------------------
// SVD Line: 11928

//  <item> SFDITEM_FIELD__PMG0_TST_SRAM_INITSTAT_BNK3
//    <name> BNK3 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x4004C264) 0: Not initialized; 1: Initialization completed </i>
//    <check> 
//      <loc> ( (unsigned int) PMG0_TST_SRAM_INITSTAT ) </loc>
//      <o.3..3> BNK3
//    </check>
//  </item>
//  


// -------------------------  Field Item: PMG0_TST_SRAM_INITSTAT_BNK4  ----------------------------
// SVD Line: 11935

//  <item> SFDITEM_FIELD__PMG0_TST_SRAM_INITSTAT_BNK4
//    <name> BNK4 </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x4004C264) 0: Not initialized; 1: Initialization completed </i>
//    <check> 
//      <loc> ( (unsigned int) PMG0_TST_SRAM_INITSTAT ) </loc>
//      <o.4..4> BNK4
//    </check>
//  </item>
//  


// -------------------------  Field Item: PMG0_TST_SRAM_INITSTAT_BNK5  ----------------------------
// SVD Line: 11942

//  <item> SFDITEM_FIELD__PMG0_TST_SRAM_INITSTAT_BNK5
//    <name> BNK5 </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x4004C264) 0: Not initialized; 1: Initialization completed </i>
//    <check> 
//      <loc> ( (unsigned int) PMG0_TST_SRAM_INITSTAT ) </loc>
//      <o.5..5> BNK5
//    </check>
//  </item>
//  


// -------------------------  Register RTree: PMG0_TST_SRAM_INITSTAT  -----------------------------
// SVD Line: 11900

//  <rtree> SFDITEM_REG__PMG0_TST_SRAM_INITSTAT
//    <name> SRAM_INITSTAT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4004C264) Initialization Status Register </i>
//    <loc> ( (unsigned int)((PMG0_TST_SRAM_INITSTAT >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__PMG0_TST_SRAM_INITSTAT_BNK0 </item>
//    <item> SFDITEM_FIELD__PMG0_TST_SRAM_INITSTAT_BNK1 </item>
//    <item> SFDITEM_FIELD__PMG0_TST_SRAM_INITSTAT_BNK2 </item>
//    <item> SFDITEM_FIELD__PMG0_TST_SRAM_INITSTAT_BNK3 </item>
//    <item> SFDITEM_FIELD__PMG0_TST_SRAM_INITSTAT_BNK4 </item>
//    <item> SFDITEM_FIELD__PMG0_TST_SRAM_INITSTAT_BNK5 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: PMG0_TST_CLR_LATCH_GPIOS  ------------------------
// SVD Line: 11951

unsigned short PMG0_TST_CLR_LATCH_GPIOS __AT (0x4004C268);



// -----------------------  Field Item: PMG0_TST_CLR_LATCH_GPIOS_VALUE  ---------------------------
// SVD Line: 11958

//  <item> SFDITEM_FIELD__PMG0_TST_CLR_LATCH_GPIOS_VALUE
//    <name> VALUE </name>
//    <w> 
//    <i> [Bits 15..0] WO (@ 0x4004C268) Writing 0x58FA creates a pulse to clear the latches for the GPIOs </i>
//    <edit> 
//      <loc> ( (unsigned short)((PMG0_TST_CLR_LATCH_GPIOS >> 0) & 0x0), ((PMG0_TST_CLR_LATCH_GPIOS = (PMG0_TST_CLR_LATCH_GPIOS & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: PMG0_TST_CLR_LATCH_GPIOS  ----------------------------
// SVD Line: 11951

//  <rtree> SFDITEM_REG__PMG0_TST_CLR_LATCH_GPIOS
//    <name> CLR_LATCH_GPIOS </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4004C268) Clear GPIO After Shutdown Mode </i>
//    <loc> ( (unsigned short)((PMG0_TST_CLR_LATCH_GPIOS >> 0) & 0xFFFF), ((PMG0_TST_CLR_LATCH_GPIOS = (PMG0_TST_CLR_LATCH_GPIOS & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PMG0_TST_CLR_LATCH_GPIOS_VALUE </item>
//  </rtree>
//  


// -----------------------  Register Item Address: PMG0_TST_SCRPAD_IMG  ---------------------------
// SVD Line: 11973

unsigned int PMG0_TST_SCRPAD_IMG __AT (0x4004C26C);



// --------------------------  Field Item: PMG0_TST_SCRPAD_IMG_DATA  ------------------------------
// SVD Line: 11980

//  <item> SFDITEM_FIELD__PMG0_TST_SCRPAD_IMG_DATA
//    <name> DATA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4004C26C) Value written to the register is saved in 3 V when going to shutdown mode </i>
//    <edit> 
//      <loc> ( (unsigned int)((PMG0_TST_SCRPAD_IMG >> 0) & 0xFFFFFFFF), ((PMG0_TST_SCRPAD_IMG = (PMG0_TST_SCRPAD_IMG & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: PMG0_TST_SCRPAD_IMG  ------------------------------
// SVD Line: 11973

//  <rtree> SFDITEM_REG__PMG0_TST_SCRPAD_IMG
//    <name> SCRPAD_IMG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4004C26C) Scratch Pad Image </i>
//    <loc> ( (unsigned int)((PMG0_TST_SCRPAD_IMG >> 0) & 0xFFFFFFFF), ((PMG0_TST_SCRPAD_IMG = (PMG0_TST_SCRPAD_IMG & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PMG0_TST_SCRPAD_IMG_DATA </item>
//  </rtree>
//  


// ----------------------  Register Item Address: PMG0_TST_SCRPAD_3V_RD  --------------------------
// SVD Line: 11995

unsigned int PMG0_TST_SCRPAD_3V_RD __AT (0x4004C270);



// -------------------------  Field Item: PMG0_TST_SCRPAD_3V_RD_DATA  -----------------------------
// SVD Line: 12002

//  <item> SFDITEM_FIELD__PMG0_TST_SCRPAD_3V_RD_DATA
//    <name> DATA </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x4004C270) Read-only register </i>
//    <edit> 
//      <loc> ( (unsigned int)((PMG0_TST_SCRPAD_3V_RD >> 0) & 0xFFFFFFFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: PMG0_TST_SCRPAD_3V_RD  -----------------------------
// SVD Line: 11995

//  <rtree> SFDITEM_REG__PMG0_TST_SCRPAD_3V_RD
//    <name> SCRPAD_3V_RD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4004C270) Scratch Pad Saved in Battery Domain </i>
//    <loc> ( (unsigned int)((PMG0_TST_SCRPAD_3V_RD >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__PMG0_TST_SCRPAD_3V_RD_DATA </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: PMG0_TST  -----------------------------------
// SVD Line: 11672

//  <view> PMG0_TST
//    <name> PMG0_TST </name>
//    <item> SFDITEM_REG__PMG0_TST_SRAM_CTL </item>
//    <item> SFDITEM_REG__PMG0_TST_SRAM_INITSTAT </item>
//    <item> SFDITEM_REG__PMG0_TST_CLR_LATCH_GPIOS </item>
//    <item> SFDITEM_REG__PMG0_TST_SCRPAD_IMG </item>
//    <item> SFDITEM_REG__PMG0_TST_SCRPAD_3V_RD </item>
//  </view>
//  


// --------------------------  Register Item Address: CLKG0_CLK_CTL0  -----------------------------
// SVD Line: 12024

unsigned int CLKG0_CLK_CTL0 __AT (0x4004C300);



// ----------------------------  Field Item: CLKG0_CLK_CTL0_CLKMUX  -------------------------------
// SVD Line: 12031

//  <item> SFDITEM_FIELD__CLKG0_CLK_CTL0_CLKMUX
//    <name> CLKMUX </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4004C300) Clock Mux Select </i>
//    <edit> 
//      <loc> ( (unsigned char)((CLKG0_CLK_CTL0 >> 0) & 0x3), ((CLKG0_CLK_CTL0 = (CLKG0_CLK_CTL0 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: CLKG0_CLK_CTL0_RCLKMUX  -------------------------------
// SVD Line: 12038

//  <item> SFDITEM_FIELD__CLKG0_CLK_CTL0_RCLKMUX
//    <name> RCLKMUX </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4004C300) Flash reference clock and HPBUCK clock source mux </i>
//    <edit> 
//      <loc> ( (unsigned char)((CLKG0_CLK_CTL0 >> 8) & 0x3), ((CLKG0_CLK_CTL0 = (CLKG0_CLK_CTL0 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: CLKG0_CLK_CTL0_SPLLIPSEL  ------------------------------
// SVD Line: 12045

//  <item> SFDITEM_FIELD__CLKG0_CLK_CTL0_SPLLIPSEL
//    <name> SPLLIPSEL </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4004C300) SPLL source select mux </i>
//    <check> 
//      <loc> ( (unsigned int) CLKG0_CLK_CTL0 ) </loc>
//      <o.11..11> SPLLIPSEL
//    </check>
//  </item>
//  


// ---------------------------  Field Item: CLKG0_CLK_CTL0_LFXTALIE  ------------------------------
// SVD Line: 12052

//  <item> SFDITEM_FIELD__CLKG0_CLK_CTL0_LFXTALIE
//    <name> LFXTALIE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4004C300) Low frequency crystal interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) CLKG0_CLK_CTL0 ) </loc>
//      <o.14..14> LFXTALIE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: CLKG0_CLK_CTL0_HFXTALIE  ------------------------------
// SVD Line: 12059

//  <item> SFDITEM_FIELD__CLKG0_CLK_CTL0_HFXTALIE
//    <name> HFXTALIE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4004C300) High frequency crystal interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) CLKG0_CLK_CTL0 ) </loc>
//      <o.15..15> HFXTALIE
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: CLKG0_CLK_CTL0  ---------------------------------
// SVD Line: 12024

//  <rtree> SFDITEM_REG__CLKG0_CLK_CTL0
//    <name> CTL0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4004C300) Misc Clock Settings </i>
//    <loc> ( (unsigned int)((CLKG0_CLK_CTL0 >> 0) & 0xFFFFFFFF), ((CLKG0_CLK_CTL0 = (CLKG0_CLK_CTL0 & ~(0xCB03UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xCB03) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CLKG0_CLK_CTL0_CLKMUX </item>
//    <item> SFDITEM_FIELD__CLKG0_CLK_CTL0_RCLKMUX </item>
//    <item> SFDITEM_FIELD__CLKG0_CLK_CTL0_SPLLIPSEL </item>
//    <item> SFDITEM_FIELD__CLKG0_CLK_CTL0_LFXTALIE </item>
//    <item> SFDITEM_FIELD__CLKG0_CLK_CTL0_HFXTALIE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: CLKG0_CLK_CTL1  -----------------------------
// SVD Line: 12068

unsigned int CLKG0_CLK_CTL1 __AT (0x4004C304);



// --------------------------  Field Item: CLKG0_CLK_CTL1_HCLKDIVCNT  -----------------------------
// SVD Line: 12075

//  <item> SFDITEM_FIELD__CLKG0_CLK_CTL1_HCLKDIVCNT
//    <name> HCLKDIVCNT </name>
//    <rw> 
//    <i> [Bits 5..0] RW (@ 0x4004C304) HCLK divide count </i>
//    <edit> 
//      <loc> ( (unsigned char)((CLKG0_CLK_CTL1 >> 0) & 0x3F), ((CLKG0_CLK_CTL1 = (CLKG0_CLK_CTL1 & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: CLKG0_CLK_CTL1_PCLKDIVCNT  -----------------------------
// SVD Line: 12088

//  <item> SFDITEM_FIELD__CLKG0_CLK_CTL1_PCLKDIVCNT
//    <name> PCLKDIVCNT </name>
//    <rw> 
//    <i> [Bits 13..8] RW (@ 0x4004C304) PCLK divide count </i>
//    <edit> 
//      <loc> ( (unsigned char)((CLKG0_CLK_CTL1 >> 8) & 0x3F), ((CLKG0_CLK_CTL1 = (CLKG0_CLK_CTL1 & ~(0x3FUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: CLKG0_CLK_CTL1_ACLKDIVCNT  -----------------------------
// SVD Line: 12101

//  <item> SFDITEM_FIELD__CLKG0_CLK_CTL1_ACLKDIVCNT
//    <name> ACLKDIVCNT </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4004C304) ACLK Divide Count </i>
//    <edit> 
//      <loc> ( (unsigned char)((CLKG0_CLK_CTL1 >> 16) & 0xFF), ((CLKG0_CLK_CTL1 = (CLKG0_CLK_CTL1 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: CLKG0_CLK_CTL1  ---------------------------------
// SVD Line: 12068

//  <rtree> SFDITEM_REG__CLKG0_CLK_CTL1
//    <name> CTL1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4004C304) Clock Dividers </i>
//    <loc> ( (unsigned int)((CLKG0_CLK_CTL1 >> 0) & 0xFFFFFFFF), ((CLKG0_CLK_CTL1 = (CLKG0_CLK_CTL1 & ~(0xFF3F3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF3F3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CLKG0_CLK_CTL1_HCLKDIVCNT </item>
//    <item> SFDITEM_FIELD__CLKG0_CLK_CTL1_PCLKDIVCNT </item>
//    <item> SFDITEM_FIELD__CLKG0_CLK_CTL1_ACLKDIVCNT </item>
//  </rtree>
//  


// --------------------------  Register Item Address: CLKG0_CLK_CTL3  -----------------------------
// SVD Line: 12116

unsigned int CLKG0_CLK_CTL3 __AT (0x4004C30C);



// ---------------------------  Field Item: CLKG0_CLK_CTL3_SPLLNSEL  ------------------------------
// SVD Line: 12123

//  <item> SFDITEM_FIELD__CLKG0_CLK_CTL3_SPLLNSEL
//    <name> SPLLNSEL </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x4004C30C) System PLL N Multiplier </i>
//    <edit> 
//      <loc> ( (unsigned char)((CLKG0_CLK_CTL3 >> 0) & 0x1F), ((CLKG0_CLK_CTL3 = (CLKG0_CLK_CTL3 & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: CLKG0_CLK_CTL3_SPLLDIV2  ------------------------------
// SVD Line: 12136

//  <item> SFDITEM_FIELD__CLKG0_CLK_CTL3_SPLLDIV2
//    <name> SPLLDIV2 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4004C30C) System PLL Division by 2 </i>
//    <check> 
//      <loc> ( (unsigned int) CLKG0_CLK_CTL3 ) </loc>
//      <o.8..8> SPLLDIV2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: CLKG0_CLK_CTL3_SPLLEN  -------------------------------
// SVD Line: 12143

//  <item> SFDITEM_FIELD__CLKG0_CLK_CTL3_SPLLEN
//    <name> SPLLEN </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4004C30C) System PLL Enable </i>
//    <check> 
//      <loc> ( (unsigned int) CLKG0_CLK_CTL3 ) </loc>
//      <o.9..9> SPLLEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: CLKG0_CLK_CTL3_SPLLIE  -------------------------------
// SVD Line: 12150

//  <item> SFDITEM_FIELD__CLKG0_CLK_CTL3_SPLLIE
//    <name> SPLLIE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4004C30C) System PLL Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) CLKG0_CLK_CTL3 ) </loc>
//      <o.10..10> SPLLIE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: CLKG0_CLK_CTL3_SPLLMSEL  ------------------------------
// SVD Line: 12157

//  <item> SFDITEM_FIELD__CLKG0_CLK_CTL3_SPLLMSEL
//    <name> SPLLMSEL </name>
//    <rw> 
//    <i> [Bits 14..11] RW (@ 0x4004C30C) System PLL M Divider </i>
//    <edit> 
//      <loc> ( (unsigned char)((CLKG0_CLK_CTL3 >> 11) & 0xF), ((CLKG0_CLK_CTL3 = (CLKG0_CLK_CTL3 & ~(0xFUL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: CLKG0_CLK_CTL3_SPLLMUL2  ------------------------------
// SVD Line: 12170

//  <item> SFDITEM_FIELD__CLKG0_CLK_CTL3_SPLLMUL2
//    <name> SPLLMUL2 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x4004C30C) System PLL Multiply by 2 </i>
//    <check> 
//      <loc> ( (unsigned int) CLKG0_CLK_CTL3 ) </loc>
//      <o.16..16> SPLLMUL2
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: CLKG0_CLK_CTL3  ---------------------------------
// SVD Line: 12116

//  <rtree> SFDITEM_REG__CLKG0_CLK_CTL3
//    <name> CTL3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4004C30C) System PLL </i>
//    <loc> ( (unsigned int)((CLKG0_CLK_CTL3 >> 0) & 0xFFFFFFFF), ((CLKG0_CLK_CTL3 = (CLKG0_CLK_CTL3 & ~(0x17F1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x17F1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CLKG0_CLK_CTL3_SPLLNSEL </item>
//    <item> SFDITEM_FIELD__CLKG0_CLK_CTL3_SPLLDIV2 </item>
//    <item> SFDITEM_FIELD__CLKG0_CLK_CTL3_SPLLEN </item>
//    <item> SFDITEM_FIELD__CLKG0_CLK_CTL3_SPLLIE </item>
//    <item> SFDITEM_FIELD__CLKG0_CLK_CTL3_SPLLMSEL </item>
//    <item> SFDITEM_FIELD__CLKG0_CLK_CTL3_SPLLMUL2 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: CLKG0_CLK_CTL5  -----------------------------
// SVD Line: 12179

unsigned int CLKG0_CLK_CTL5 __AT (0x4004C314);



// --------------------------  Field Item: CLKG0_CLK_CTL5_GPTCLK0OFF  -----------------------------
// SVD Line: 12186

//  <item> SFDITEM_FIELD__CLKG0_CLK_CTL5_GPTCLK0OFF
//    <name> GPTCLK0OFF </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4004C314) GP Timer 0 User Control </i>
//    <check> 
//      <loc> ( (unsigned int) CLKG0_CLK_CTL5 ) </loc>
//      <o.0..0> GPTCLK0OFF
//    </check>
//  </item>
//  


// --------------------------  Field Item: CLKG0_CLK_CTL5_GPTCLK1OFF  -----------------------------
// SVD Line: 12193

//  <item> SFDITEM_FIELD__CLKG0_CLK_CTL5_GPTCLK1OFF
//    <name> GPTCLK1OFF </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4004C314) GP Timer 1 User Control </i>
//    <check> 
//      <loc> ( (unsigned int) CLKG0_CLK_CTL5 ) </loc>
//      <o.1..1> GPTCLK1OFF
//    </check>
//  </item>
//  


// --------------------------  Field Item: CLKG0_CLK_CTL5_GPTCLK2OFF  -----------------------------
// SVD Line: 12200

//  <item> SFDITEM_FIELD__CLKG0_CLK_CTL5_GPTCLK2OFF
//    <name> GPTCLK2OFF </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4004C314) GP Timer 2 User Control </i>
//    <check> 
//      <loc> ( (unsigned int) CLKG0_CLK_CTL5 ) </loc>
//      <o.2..2> GPTCLK2OFF
//    </check>
//  </item>
//  


// --------------------------  Field Item: CLKG0_CLK_CTL5_UCLKI2COFF  -----------------------------
// SVD Line: 12207

//  <item> SFDITEM_FIELD__CLKG0_CLK_CTL5_UCLKI2COFF
//    <name> UCLKI2COFF </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4004C314) I2C Clock User Control </i>
//    <check> 
//      <loc> ( (unsigned int) CLKG0_CLK_CTL5 ) </loc>
//      <o.3..3> UCLKI2COFF
//    </check>
//  </item>
//  


// --------------------------  Field Item: CLKG0_CLK_CTL5_GPIOCLKOFF  -----------------------------
// SVD Line: 12214

//  <item> SFDITEM_FIELD__CLKG0_CLK_CTL5_GPIOCLKOFF
//    <name> GPIOCLKOFF </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4004C314) GPIO Clock Control </i>
//    <check> 
//      <loc> ( (unsigned int) CLKG0_CLK_CTL5 ) </loc>
//      <o.4..4> GPIOCLKOFF
//    </check>
//  </item>
//  


// --------------------------  Field Item: CLKG0_CLK_CTL5_PERCLKOFF  ------------------------------
// SVD Line: 12221

//  <item> SFDITEM_FIELD__CLKG0_CLK_CTL5_PERCLKOFF
//    <name> PERCLKOFF </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4004C314) Disables All Clocks Connected to All Peripherals </i>
//    <check> 
//      <loc> ( (unsigned int) CLKG0_CLK_CTL5 ) </loc>
//      <o.5..5> PERCLKOFF
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: CLKG0_CLK_CTL5  ---------------------------------
// SVD Line: 12179

//  <rtree> SFDITEM_REG__CLKG0_CLK_CTL5
//    <name> CTL5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4004C314) User Clock Gating Control </i>
//    <loc> ( (unsigned int)((CLKG0_CLK_CTL5 >> 0) & 0xFFFFFFFF), ((CLKG0_CLK_CTL5 = (CLKG0_CLK_CTL5 & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CLKG0_CLK_CTL5_GPTCLK0OFF </item>
//    <item> SFDITEM_FIELD__CLKG0_CLK_CTL5_GPTCLK1OFF </item>
//    <item> SFDITEM_FIELD__CLKG0_CLK_CTL5_GPTCLK2OFF </item>
//    <item> SFDITEM_FIELD__CLKG0_CLK_CTL5_UCLKI2COFF </item>
//    <item> SFDITEM_FIELD__CLKG0_CLK_CTL5_GPIOCLKOFF </item>
//    <item> SFDITEM_FIELD__CLKG0_CLK_CTL5_PERCLKOFF </item>
//  </rtree>
//  


// -------------------------  Register Item Address: CLKG0_CLK_STAT0  -----------------------------
// SVD Line: 12236

unsigned int CLKG0_CLK_STAT0 __AT (0x4004C318);



// ----------------------------  Field Item: CLKG0_CLK_STAT0_SPLL  --------------------------------
// SVD Line: 12243

//  <item> SFDITEM_FIELD__CLKG0_CLK_STAT0_SPLL
//    <name> SPLL </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x4004C318) System PLL status </i>
//    <check> 
//      <loc> ( (unsigned int) CLKG0_CLK_STAT0 ) </loc>
//      <o.0..0> SPLL
//    </check>
//  </item>
//  


// ---------------------------  Field Item: CLKG0_CLK_STAT0_SPLLLK  -------------------------------
// SVD Line: 12250

//  <item> SFDITEM_FIELD__CLKG0_CLK_STAT0_SPLLLK
//    <name> SPLLLK </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4004C318) System PLL lock </i>
//    <check> 
//      <loc> ( (unsigned int) CLKG0_CLK_STAT0 ) </loc>
//      <o.1..1> SPLLLK
//    </check>
//  </item>
//  


// --------------------------  Field Item: CLKG0_CLK_STAT0_SPLLUNLK  ------------------------------
// SVD Line: 12257

//  <item> SFDITEM_FIELD__CLKG0_CLK_STAT0_SPLLUNLK
//    <name> SPLLUNLK </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4004C318) System PLL unlock </i>
//    <check> 
//      <loc> ( (unsigned int) CLKG0_CLK_STAT0 ) </loc>
//      <o.2..2> SPLLUNLK
//    </check>
//  </item>
//  


// ---------------------------  Field Item: CLKG0_CLK_STAT0_LFXTAL  -------------------------------
// SVD Line: 12264

//  <item> SFDITEM_FIELD__CLKG0_CLK_STAT0_LFXTAL
//    <name> LFXTAL </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x4004C318) LF crystal status </i>
//    <check> 
//      <loc> ( (unsigned int) CLKG0_CLK_STAT0 ) </loc>
//      <o.8..8> LFXTAL
//    </check>
//  </item>
//  


// --------------------------  Field Item: CLKG0_CLK_STAT0_LFXTALOK  ------------------------------
// SVD Line: 12271

//  <item> SFDITEM_FIELD__CLKG0_CLK_STAT0_LFXTALOK
//    <name> LFXTALOK </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4004C318) LF crystal stable </i>
//    <check> 
//      <loc> ( (unsigned int) CLKG0_CLK_STAT0 ) </loc>
//      <o.9..9> LFXTALOK
//    </check>
//  </item>
//  


// --------------------------  Field Item: CLKG0_CLK_STAT0_LFXTALNOK  -----------------------------
// SVD Line: 12278

//  <item> SFDITEM_FIELD__CLKG0_CLK_STAT0_LFXTALNOK
//    <name> LFXTALNOK </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4004C318) LF crystal not stable </i>
//    <check> 
//      <loc> ( (unsigned int) CLKG0_CLK_STAT0 ) </loc>
//      <o.10..10> LFXTALNOK
//    </check>
//  </item>
//  


// ---------------------------  Field Item: CLKG0_CLK_STAT0_HFXTAL  -------------------------------
// SVD Line: 12285

//  <item> SFDITEM_FIELD__CLKG0_CLK_STAT0_HFXTAL
//    <name> HFXTAL </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x4004C318) HF crystal status </i>
//    <check> 
//      <loc> ( (unsigned int) CLKG0_CLK_STAT0 ) </loc>
//      <o.12..12> HFXTAL
//    </check>
//  </item>
//  


// --------------------------  Field Item: CLKG0_CLK_STAT0_HFXTALOK  ------------------------------
// SVD Line: 12292

//  <item> SFDITEM_FIELD__CLKG0_CLK_STAT0_HFXTALOK
//    <name> HFXTALOK </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4004C318) HF crystal stable </i>
//    <check> 
//      <loc> ( (unsigned int) CLKG0_CLK_STAT0 ) </loc>
//      <o.13..13> HFXTALOK
//    </check>
//  </item>
//  


// --------------------------  Field Item: CLKG0_CLK_STAT0_HFXTALNOK  -----------------------------
// SVD Line: 12299

//  <item> SFDITEM_FIELD__CLKG0_CLK_STAT0_HFXTALNOK
//    <name> HFXTALNOK </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4004C318) HF Crystal Not Stable </i>
//    <check> 
//      <loc> ( (unsigned int) CLKG0_CLK_STAT0 ) </loc>
//      <o.14..14> HFXTALNOK
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: CLKG0_CLK_STAT0  --------------------------------
// SVD Line: 12236

//  <rtree> SFDITEM_REG__CLKG0_CLK_STAT0
//    <name> STAT0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4004C318) Clocking Status </i>
//    <loc> ( (unsigned int)((CLKG0_CLK_STAT0 >> 0) & 0xFFFFFFFF), ((CLKG0_CLK_STAT0 = (CLKG0_CLK_STAT0 & ~(0x6606UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x6606) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CLKG0_CLK_STAT0_SPLL </item>
//    <item> SFDITEM_FIELD__CLKG0_CLK_STAT0_SPLLLK </item>
//    <item> SFDITEM_FIELD__CLKG0_CLK_STAT0_SPLLUNLK </item>
//    <item> SFDITEM_FIELD__CLKG0_CLK_STAT0_LFXTAL </item>
//    <item> SFDITEM_FIELD__CLKG0_CLK_STAT0_LFXTALOK </item>
//    <item> SFDITEM_FIELD__CLKG0_CLK_STAT0_LFXTALNOK </item>
//    <item> SFDITEM_FIELD__CLKG0_CLK_STAT0_HFXTAL </item>
//    <item> SFDITEM_FIELD__CLKG0_CLK_STAT0_HFXTALOK </item>
//    <item> SFDITEM_FIELD__CLKG0_CLK_STAT0_HFXTALNOK </item>
//  </rtree>
//  


// -------------------------------  Peripheral View: CLKG0_CLK  -----------------------------------
// SVD Line: 12013

//  <view> CLKG0_CLK
//    <name> CLKG0_CLK </name>
//    <item> SFDITEM_REG__CLKG0_CLK_CTL0 </item>
//    <item> SFDITEM_REG__CLKG0_CLK_CTL1 </item>
//    <item> SFDITEM_REG__CLKG0_CLK_CTL3 </item>
//    <item> SFDITEM_REG__CLKG0_CLK_CTL5 </item>
//    <item> SFDITEM_REG__CLKG0_CLK_STAT0 </item>
//  </view>
//  


// ---------------------------  Register Item Address: BUSM0_ARBIT0  ------------------------------
// SVD Line: 12321

unsigned int BUSM0_ARBIT0 __AT (0x4004C800);



// ---------------------------  Field Item: BUSM0_ARBIT0_FLSH_DCODE  ------------------------------
// SVD Line: 12328

//  <item> SFDITEM_FIELD__BUSM0_ARBIT0_FLSH_DCODE
//    <name> FLSH_DCODE </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4004C800) Flash priority for DCODE </i>
//    <edit> 
//      <loc> ( (unsigned char)((BUSM0_ARBIT0 >> 0) & 0x3), ((BUSM0_ARBIT0 = (BUSM0_ARBIT0 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: BUSM0_ARBIT0_FLSH_SBUS  -------------------------------
// SVD Line: 12341

//  <item> SFDITEM_FIELD__BUSM0_ARBIT0_FLSH_SBUS
//    <name> FLSH_SBUS </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x4004C800) Flash priority for SBUS </i>
//    <edit> 
//      <loc> ( (unsigned char)((BUSM0_ARBIT0 >> 2) & 0x3), ((BUSM0_ARBIT0 = (BUSM0_ARBIT0 & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: BUSM0_ARBIT0_FLSH_DMA0  -------------------------------
// SVD Line: 12354

//  <item> SFDITEM_FIELD__BUSM0_ARBIT0_FLSH_DMA0
//    <name> FLSH_DMA0 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x4004C800) Flash priority for DMA0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((BUSM0_ARBIT0 >> 4) & 0x3), ((BUSM0_ARBIT0 = (BUSM0_ARBIT0 & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: BUSM0_ARBIT0_SRAM0_DCODE  ------------------------------
// SVD Line: 12367

//  <item> SFDITEM_FIELD__BUSM0_ARBIT0_SRAM0_DCODE
//    <name> SRAM0_DCODE </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x4004C800) SRAM0 priority for Dcode </i>
//    <edit> 
//      <loc> ( (unsigned char)((BUSM0_ARBIT0 >> 16) & 0x3), ((BUSM0_ARBIT0 = (BUSM0_ARBIT0 & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: BUSM0_ARBIT0_SRAM0_SBUS  ------------------------------
// SVD Line: 12380

//  <item> SFDITEM_FIELD__BUSM0_ARBIT0_SRAM0_SBUS
//    <name> SRAM0_SBUS </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x4004C800) SRAM0 priority for SBUS </i>
//    <edit> 
//      <loc> ( (unsigned char)((BUSM0_ARBIT0 >> 18) & 0x3), ((BUSM0_ARBIT0 = (BUSM0_ARBIT0 & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: BUSM0_ARBIT0_SRAM0_DMA0  ------------------------------
// SVD Line: 12393

//  <item> SFDITEM_FIELD__BUSM0_ARBIT0_SRAM0_DMA0
//    <name> SRAM0_DMA0 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x4004C800) SRAM0 priority for DMA0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((BUSM0_ARBIT0 >> 20) & 0x3), ((BUSM0_ARBIT0 = (BUSM0_ARBIT0 & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: BUSM0_ARBIT0  ----------------------------------
// SVD Line: 12321

//  <rtree> SFDITEM_REG__BUSM0_ARBIT0
//    <name> ARBIT0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4004C800) Arbitration Priority Configuration for FLASH and SRAM0 </i>
//    <loc> ( (unsigned int)((BUSM0_ARBIT0 >> 0) & 0xFFFFFFFF), ((BUSM0_ARBIT0 = (BUSM0_ARBIT0 & ~(0x3F003FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F003F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__BUSM0_ARBIT0_FLSH_DCODE </item>
//    <item> SFDITEM_FIELD__BUSM0_ARBIT0_FLSH_SBUS </item>
//    <item> SFDITEM_FIELD__BUSM0_ARBIT0_FLSH_DMA0 </item>
//    <item> SFDITEM_FIELD__BUSM0_ARBIT0_SRAM0_DCODE </item>
//    <item> SFDITEM_FIELD__BUSM0_ARBIT0_SRAM0_SBUS </item>
//    <item> SFDITEM_FIELD__BUSM0_ARBIT0_SRAM0_DMA0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: BUSM0_ARBIT1  ------------------------------
// SVD Line: 12408

unsigned int BUSM0_ARBIT1 __AT (0x4004C804);



// --------------------------  Field Item: BUSM0_ARBIT1_SRAM1_DCODE  ------------------------------
// SVD Line: 12415

//  <item> SFDITEM_FIELD__BUSM0_ARBIT1_SRAM1_DCODE
//    <name> SRAM1_DCODE </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4004C804) SRAM1 priority for Dcode </i>
//    <edit> 
//      <loc> ( (unsigned char)((BUSM0_ARBIT1 >> 0) & 0x3), ((BUSM0_ARBIT1 = (BUSM0_ARBIT1 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: BUSM0_ARBIT1_SRAM1_SBUS  ------------------------------
// SVD Line: 12428

//  <item> SFDITEM_FIELD__BUSM0_ARBIT1_SRAM1_SBUS
//    <name> SRAM1_SBUS </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x4004C804) SRAM1 priority for SBUS </i>
//    <edit> 
//      <loc> ( (unsigned char)((BUSM0_ARBIT1 >> 2) & 0x3), ((BUSM0_ARBIT1 = (BUSM0_ARBIT1 & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: BUSM0_ARBIT1_SRAM1_DMA0  ------------------------------
// SVD Line: 12441

//  <item> SFDITEM_FIELD__BUSM0_ARBIT1_SRAM1_DMA0
//    <name> SRAM1_DMA0 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x4004C804) SRAM1 priority for DMA0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((BUSM0_ARBIT1 >> 4) & 0x3), ((BUSM0_ARBIT1 = (BUSM0_ARBIT1 & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: BUSM0_ARBIT1_SIP_DCODE  -------------------------------
// SVD Line: 12454

//  <item> SFDITEM_FIELD__BUSM0_ARBIT1_SIP_DCODE
//    <name> SIP_DCODE </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x4004C804) SIP priority for DCODE </i>
//    <edit> 
//      <loc> ( (unsigned char)((BUSM0_ARBIT1 >> 16) & 0x3), ((BUSM0_ARBIT1 = (BUSM0_ARBIT1 & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: BUSM0_ARBIT1_SIP_SBUS  -------------------------------
// SVD Line: 12467

//  <item> SFDITEM_FIELD__BUSM0_ARBIT1_SIP_SBUS
//    <name> SIP_SBUS </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x4004C804) SIP priority for SBUS </i>
//    <edit> 
//      <loc> ( (unsigned char)((BUSM0_ARBIT1 >> 18) & 0x3), ((BUSM0_ARBIT1 = (BUSM0_ARBIT1 & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: BUSM0_ARBIT1_SIP_DMA0  -------------------------------
// SVD Line: 12480

//  <item> SFDITEM_FIELD__BUSM0_ARBIT1_SIP_DMA0
//    <name> SIP_DMA0 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x4004C804) SIP priority for DMA0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((BUSM0_ARBIT1 >> 20) & 0x3), ((BUSM0_ARBIT1 = (BUSM0_ARBIT1 & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: BUSM0_ARBIT1  ----------------------------------
// SVD Line: 12408

//  <rtree> SFDITEM_REG__BUSM0_ARBIT1
//    <name> ARBIT1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4004C804) Arbitration Priority Configuration for SRAM1 and SIP </i>
//    <loc> ( (unsigned int)((BUSM0_ARBIT1 >> 0) & 0xFFFFFFFF), ((BUSM0_ARBIT1 = (BUSM0_ARBIT1 & ~(0x3F003FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F003F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__BUSM0_ARBIT1_SRAM1_DCODE </item>
//    <item> SFDITEM_FIELD__BUSM0_ARBIT1_SRAM1_SBUS </item>
//    <item> SFDITEM_FIELD__BUSM0_ARBIT1_SRAM1_DMA0 </item>
//    <item> SFDITEM_FIELD__BUSM0_ARBIT1_SIP_DCODE </item>
//    <item> SFDITEM_FIELD__BUSM0_ARBIT1_SIP_SBUS </item>
//    <item> SFDITEM_FIELD__BUSM0_ARBIT1_SIP_DMA0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: BUSM0_ARBIT2  ------------------------------
// SVD Line: 12495

unsigned int BUSM0_ARBIT2 __AT (0x4004C808);



// --------------------------  Field Item: BUSM0_ARBIT2_APB32_DCODE  ------------------------------
// SVD Line: 12502

//  <item> SFDITEM_FIELD__BUSM0_ARBIT2_APB32_DCODE
//    <name> APB32_DCODE </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4004C808) APB32 priority for DCODE </i>
//    <edit> 
//      <loc> ( (unsigned char)((BUSM0_ARBIT2 >> 0) & 0x3), ((BUSM0_ARBIT2 = (BUSM0_ARBIT2 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: BUSM0_ARBIT2_APB32_SBUS  ------------------------------
// SVD Line: 12515

//  <item> SFDITEM_FIELD__BUSM0_ARBIT2_APB32_SBUS
//    <name> APB32_SBUS </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x4004C808) APB32 priority for SBUS </i>
//    <edit> 
//      <loc> ( (unsigned char)((BUSM0_ARBIT2 >> 2) & 0x3), ((BUSM0_ARBIT2 = (BUSM0_ARBIT2 & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: BUSM0_ARBIT2_APB32_DMA0  ------------------------------
// SVD Line: 12528

//  <item> SFDITEM_FIELD__BUSM0_ARBIT2_APB32_DMA0
//    <name> APB32_DMA0 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x4004C808) APB32 priority for DMA0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((BUSM0_ARBIT2 >> 4) & 0x3), ((BUSM0_ARBIT2 = (BUSM0_ARBIT2 & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: BUSM0_ARBIT2_APB16_DCODE  ------------------------------
// SVD Line: 12541

//  <item> SFDITEM_FIELD__BUSM0_ARBIT2_APB16_DCODE
//    <name> APB16_DCODE </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x4004C808) APB16 priority for DCODE </i>
//    <edit> 
//      <loc> ( (unsigned char)((BUSM0_ARBIT2 >> 16) & 0x3), ((BUSM0_ARBIT2 = (BUSM0_ARBIT2 & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: BUSM0_ARBIT2_APB16_SBUS  ------------------------------
// SVD Line: 12554

//  <item> SFDITEM_FIELD__BUSM0_ARBIT2_APB16_SBUS
//    <name> APB16_SBUS </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x4004C808) APB16 priority for SBUS </i>
//    <edit> 
//      <loc> ( (unsigned char)((BUSM0_ARBIT2 >> 18) & 0x3), ((BUSM0_ARBIT2 = (BUSM0_ARBIT2 & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: BUSM0_ARBIT2_APB16_DMA0  ------------------------------
// SVD Line: 12567

//  <item> SFDITEM_FIELD__BUSM0_ARBIT2_APB16_DMA0
//    <name> APB16_DMA0 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x4004C808) APB16 priority for DMA0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((BUSM0_ARBIT2 >> 20) & 0x3), ((BUSM0_ARBIT2 = (BUSM0_ARBIT2 & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: BUSM0_ARBIT2  ----------------------------------
// SVD Line: 12495

//  <rtree> SFDITEM_REG__BUSM0_ARBIT2
//    <name> ARBIT2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4004C808) Arbitration Priority Configuration for APB32 and APB16 </i>
//    <loc> ( (unsigned int)((BUSM0_ARBIT2 >> 0) & 0xFFFFFFFF), ((BUSM0_ARBIT2 = (BUSM0_ARBIT2 & ~(0x3F003FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F003F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__BUSM0_ARBIT2_APB32_DCODE </item>
//    <item> SFDITEM_FIELD__BUSM0_ARBIT2_APB32_SBUS </item>
//    <item> SFDITEM_FIELD__BUSM0_ARBIT2_APB32_DMA0 </item>
//    <item> SFDITEM_FIELD__BUSM0_ARBIT2_APB16_DCODE </item>
//    <item> SFDITEM_FIELD__BUSM0_ARBIT2_APB16_SBUS </item>
//    <item> SFDITEM_FIELD__BUSM0_ARBIT2_APB16_DMA0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: BUSM0_ARBIT3  ------------------------------
// SVD Line: 12582

unsigned int BUSM0_ARBIT3 __AT (0x4004C80C);



// ---------------------------  Field Item: BUSM0_ARBIT3_APB16_CORE  ------------------------------
// SVD Line: 12589

//  <item> SFDITEM_FIELD__BUSM0_ARBIT3_APB16_CORE
//    <name> APB16_CORE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4004C80C) APB16 priority for CORE </i>
//    <check> 
//      <loc> ( (unsigned int) BUSM0_ARBIT3 ) </loc>
//      <o.0..0> APB16_CORE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: BUSM0_ARBIT3_APB16_DMA1  ------------------------------
// SVD Line: 12602

//  <item> SFDITEM_FIELD__BUSM0_ARBIT3_APB16_DMA1
//    <name> APB16_DMA1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4004C80C) APB16 priority for DMA1 </i>
//    <check> 
//      <loc> ( (unsigned int) BUSM0_ARBIT3 ) </loc>
//      <o.1..1> APB16_DMA1
//    </check>
//  </item>
//  


// ------------------------  Field Item: BUSM0_ARBIT3_APB16_4DMA_CORE  ----------------------------
// SVD Line: 12615

//  <item> SFDITEM_FIELD__BUSM0_ARBIT3_APB16_4DMA_CORE
//    <name> APB16_4DMA_CORE </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x4004C80C) APB16 for dma priority for CORE </i>
//    <check> 
//      <loc> ( (unsigned int) BUSM0_ARBIT3 ) </loc>
//      <o.16..16> APB16_4DMA_CORE
//    </check>
//  </item>
//  


// ------------------------  Field Item: BUSM0_ARBIT3_APB16_4DMA_DMA1  ----------------------------
// SVD Line: 12628

//  <item> SFDITEM_FIELD__BUSM0_ARBIT3_APB16_4DMA_DMA1
//    <name> APB16_4DMA_DMA1 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x4004C80C) APB16 for dma priority for DMA1 </i>
//    <check> 
//      <loc> ( (unsigned int) BUSM0_ARBIT3 ) </loc>
//      <o.17..17> APB16_4DMA_DMA1
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: BUSM0_ARBIT3  ----------------------------------
// SVD Line: 12582

//  <rtree> SFDITEM_REG__BUSM0_ARBIT3
//    <name> ARBIT3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4004C80C) Arbitration Priority Configuration for APB16 priority for core and for DMA1 </i>
//    <loc> ( (unsigned int)((BUSM0_ARBIT3 >> 0) & 0xFFFFFFFF), ((BUSM0_ARBIT3 = (BUSM0_ARBIT3 & ~(0x30003UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x30003) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__BUSM0_ARBIT3_APB16_CORE </item>
//    <item> SFDITEM_FIELD__BUSM0_ARBIT3_APB16_DMA1 </item>
//    <item> SFDITEM_FIELD__BUSM0_ARBIT3_APB16_4DMA_CORE </item>
//    <item> SFDITEM_FIELD__BUSM0_ARBIT3_APB16_4DMA_DMA1 </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: BUSM0  -------------------------------------
// SVD Line: 12310

//  <view> BUSM0
//    <name> BUSM0 </name>
//    <item> SFDITEM_REG__BUSM0_ARBIT0 </item>
//    <item> SFDITEM_REG__BUSM0_ARBIT1 </item>
//    <item> SFDITEM_REG__BUSM0_ARBIT2 </item>
//    <item> SFDITEM_REG__BUSM0_ARBIT3 </item>
//  </view>
//  


// ----------------------  Register Item Address: PTI0_RST_ISR_STARTADDR  -------------------------
// SVD Line: 12656

unsigned int PTI0_RST_ISR_STARTADDR __AT (0x4004CD00);



// ------------------------  Field Item: PTI0_RST_ISR_STARTADDR_VALUE  ----------------------------
// SVD Line: 12663

//  <item> SFDITEM_FIELD__PTI0_RST_ISR_STARTADDR_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4004CD00) Unknown </i>
//    <edit> 
//      <loc> ( (unsigned int)((PTI0_RST_ISR_STARTADDR >> 0) & 0xFFFFFFFF), ((PTI0_RST_ISR_STARTADDR = (PTI0_RST_ISR_STARTADDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: PTI0_RST_ISR_STARTADDR  -----------------------------
// SVD Line: 12656

//  <rtree> SFDITEM_REG__PTI0_RST_ISR_STARTADDR
//    <name> RST_ISR_STARTADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4004CD00) Reset ISR Start Address </i>
//    <loc> ( (unsigned int)((PTI0_RST_ISR_STARTADDR >> 0) & 0xFFFFFFFF), ((PTI0_RST_ISR_STARTADDR = (PTI0_RST_ISR_STARTADDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PTI0_RST_ISR_STARTADDR_VALUE </item>
//  </rtree>
//  


// ------------------------  Register Item Address: PTI0_RST_STACK_PTR  ---------------------------
// SVD Line: 12678

unsigned int PTI0_RST_STACK_PTR __AT (0x4004CD04);



// --------------------------  Field Item: PTI0_RST_STACK_PTR_VALUE  ------------------------------
// SVD Line: 12685

//  <item> SFDITEM_FIELD__PTI0_RST_STACK_PTR_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4004CD04) Unknown </i>
//    <edit> 
//      <loc> ( (unsigned int)((PTI0_RST_STACK_PTR >> 0) & 0xFFFFFFFF), ((PTI0_RST_STACK_PTR = (PTI0_RST_STACK_PTR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: PTI0_RST_STACK_PTR  -------------------------------
// SVD Line: 12678

//  <rtree> SFDITEM_REG__PTI0_RST_STACK_PTR
//    <name> RST_STACK_PTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4004CD04) Reset Stack Pointer </i>
//    <loc> ( (unsigned int)((PTI0_RST_STACK_PTR >> 0) & 0xFFFFFFFF), ((PTI0_RST_STACK_PTR = (PTI0_RST_STACK_PTR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PTI0_RST_STACK_PTR_VALUE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PTI0_CTL  --------------------------------
// SVD Line: 12700

unsigned int PTI0_CTL __AT (0x4004CD08);



// ---------------------------------  Field Item: PTI0_CTL_EN  ------------------------------------
// SVD Line: 12707

//  <item> SFDITEM_FIELD__PTI0_CTL_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4004CD08) Unknown </i>
//    <check> 
//      <loc> ( (unsigned int) PTI0_CTL ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PTI0_CTL  ------------------------------------
// SVD Line: 12700

//  <rtree> SFDITEM_REG__PTI0_CTL
//    <name> CTL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4004CD08) Parallel Test Interface Control Register </i>
//    <loc> ( (unsigned int)((PTI0_CTL >> 0) & 0xFFFFFFFF), ((PTI0_CTL = (PTI0_CTL & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PTI0_CTL_EN </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: PTI0  -------------------------------------
// SVD Line: 12645

//  <view> PTI0
//    <name> PTI0 </name>
//    <item> SFDITEM_REG__PTI0_RST_ISR_STARTADDR </item>
//    <item> SFDITEM_REG__PTI0_RST_STACK_PTR </item>
//    <item> SFDITEM_REG__PTI0_CTL </item>
//  </view>
//  


// ---------------------------  Register Item Address: NVIC0_INTNUM  ------------------------------
// SVD Line: 12735

unsigned int NVIC0_INTNUM __AT (0xE000E004);



// -----------------------------  Field Item: NVIC0_INTNUM_VALUE  ---------------------------------
// SVD Line: 12742

//  <item> SFDITEM_FIELD__NVIC0_INTNUM_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E004) Interrupt Control Type </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_INTNUM >> 0) & 0xFFFFFFFF), ((NVIC0_INTNUM = (NVIC0_INTNUM & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: NVIC0_INTNUM  ----------------------------------
// SVD Line: 12735

//  <rtree> SFDITEM_REG__NVIC0_INTNUM
//    <name> INTNUM </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E004) Interrupt Control Type </i>
//    <loc> ( (unsigned int)((NVIC0_INTNUM >> 0) & 0xFFFFFFFF), ((NVIC0_INTNUM = (NVIC0_INTNUM & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_INTNUM_VALUE </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: NVIC0_STKSTA  ------------------------------
// SVD Line: 12757

unsigned int NVIC0_STKSTA __AT (0xE000E010);



// -----------------------------  Field Item: NVIC0_STKSTA_VALUE  ---------------------------------
// SVD Line: 12764

//  <item> SFDITEM_FIELD__NVIC0_STKSTA_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E010) Systick Control and Status </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_STKSTA >> 0) & 0xFFFFFFFF), ((NVIC0_STKSTA = (NVIC0_STKSTA & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: NVIC0_STKSTA  ----------------------------------
// SVD Line: 12757

//  <rtree> SFDITEM_REG__NVIC0_STKSTA
//    <name> STKSTA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E010) Systick Control and Status </i>
//    <loc> ( (unsigned int)((NVIC0_STKSTA >> 0) & 0xFFFFFFFF), ((NVIC0_STKSTA = (NVIC0_STKSTA & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_STKSTA_VALUE </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: NVIC0_STKLD  -------------------------------
// SVD Line: 12779

unsigned int NVIC0_STKLD __AT (0xE000E014);



// ------------------------------  Field Item: NVIC0_STKLD_VALUE  ---------------------------------
// SVD Line: 12786

//  <item> SFDITEM_FIELD__NVIC0_STKLD_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E014) Systick Reload Value </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_STKLD >> 0) & 0xFFFFFFFF), ((NVIC0_STKLD = (NVIC0_STKLD & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC0_STKLD  ----------------------------------
// SVD Line: 12779

//  <rtree> SFDITEM_REG__NVIC0_STKLD
//    <name> STKLD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E014) Systick Reload Value </i>
//    <loc> ( (unsigned int)((NVIC0_STKLD >> 0) & 0xFFFFFFFF), ((NVIC0_STKLD = (NVIC0_STKLD & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_STKLD_VALUE </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: NVIC0_STKVAL  ------------------------------
// SVD Line: 12801

unsigned int NVIC0_STKVAL __AT (0xE000E018);



// -----------------------------  Field Item: NVIC0_STKVAL_VALUE  ---------------------------------
// SVD Line: 12808

//  <item> SFDITEM_FIELD__NVIC0_STKVAL_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E018) Systick Current Value </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_STKVAL >> 0) & 0xFFFFFFFF), ((NVIC0_STKVAL = (NVIC0_STKVAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: NVIC0_STKVAL  ----------------------------------
// SVD Line: 12801

//  <rtree> SFDITEM_REG__NVIC0_STKVAL
//    <name> STKVAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E018) Systick Current Value </i>
//    <loc> ( (unsigned int)((NVIC0_STKVAL >> 0) & 0xFFFFFFFF), ((NVIC0_STKVAL = (NVIC0_STKVAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_STKVAL_VALUE </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: NVIC0_STKCAL  ------------------------------
// SVD Line: 12823

unsigned int NVIC0_STKCAL __AT (0xE000E01C);



// -----------------------------  Field Item: NVIC0_STKCAL_VALUE  ---------------------------------
// SVD Line: 12830

//  <item> SFDITEM_FIELD__NVIC0_STKCAL_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E01C) Systick Calibration Value </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_STKCAL >> 0) & 0xFFFFFFFF), ((NVIC0_STKCAL = (NVIC0_STKCAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: NVIC0_STKCAL  ----------------------------------
// SVD Line: 12823

//  <rtree> SFDITEM_REG__NVIC0_STKCAL
//    <name> STKCAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E01C) Systick Calibration Value </i>
//    <loc> ( (unsigned int)((NVIC0_STKCAL >> 0) & 0xFFFFFFFF), ((NVIC0_STKCAL = (NVIC0_STKCAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_STKCAL_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: NVIC0_INTSETE0  -----------------------------
// SVD Line: 12845

unsigned int NVIC0_INTSETE0 __AT (0xE000E100);



// ----------------------------  Field Item: NVIC0_INTSETE0_VALUE  --------------------------------
// SVD Line: 12852

//  <item> SFDITEM_FIELD__NVIC0_INTSETE0_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E100) IRQ0..31 Set_Enable </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_INTSETE0 >> 0) & 0xFFFFFFFF), ((NVIC0_INTSETE0 = (NVIC0_INTSETE0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: NVIC0_INTSETE0  ---------------------------------
// SVD Line: 12845

//  <rtree> SFDITEM_REG__NVIC0_INTSETE0
//    <name> INTSETE0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E100) IRQ0..31 Set_Enable </i>
//    <loc> ( (unsigned int)((NVIC0_INTSETE0 >> 0) & 0xFFFFFFFF), ((NVIC0_INTSETE0 = (NVIC0_INTSETE0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_INTSETE0_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: NVIC0_INTSETE1  -----------------------------
// SVD Line: 12867

unsigned int NVIC0_INTSETE1 __AT (0xE000E104);



// ----------------------------  Field Item: NVIC0_INTSETE1_VALUE  --------------------------------
// SVD Line: 12874

//  <item> SFDITEM_FIELD__NVIC0_INTSETE1_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E104) IRQ32..63 Set_Enable </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_INTSETE1 >> 0) & 0xFFFFFFFF), ((NVIC0_INTSETE1 = (NVIC0_INTSETE1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: NVIC0_INTSETE1  ---------------------------------
// SVD Line: 12867

//  <rtree> SFDITEM_REG__NVIC0_INTSETE1
//    <name> INTSETE1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E104) IRQ32..63 Set_Enable </i>
//    <loc> ( (unsigned int)((NVIC0_INTSETE1 >> 0) & 0xFFFFFFFF), ((NVIC0_INTSETE1 = (NVIC0_INTSETE1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_INTSETE1_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: NVIC0_INTCLRE0  -----------------------------
// SVD Line: 12889

unsigned int NVIC0_INTCLRE0 __AT (0xE000E180);



// ----------------------------  Field Item: NVIC0_INTCLRE0_VALUE  --------------------------------
// SVD Line: 12896

//  <item> SFDITEM_FIELD__NVIC0_INTCLRE0_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E180) IRQ0..31 Clear_Enable </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_INTCLRE0 >> 0) & 0xFFFFFFFF), ((NVIC0_INTCLRE0 = (NVIC0_INTCLRE0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: NVIC0_INTCLRE0  ---------------------------------
// SVD Line: 12889

//  <rtree> SFDITEM_REG__NVIC0_INTCLRE0
//    <name> INTCLRE0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E180) IRQ0..31 Clear_Enable </i>
//    <loc> ( (unsigned int)((NVIC0_INTCLRE0 >> 0) & 0xFFFFFFFF), ((NVIC0_INTCLRE0 = (NVIC0_INTCLRE0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_INTCLRE0_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: NVIC0_INTCLRE1  -----------------------------
// SVD Line: 12911

unsigned int NVIC0_INTCLRE1 __AT (0xE000E184);



// ----------------------------  Field Item: NVIC0_INTCLRE1_VALUE  --------------------------------
// SVD Line: 12918

//  <item> SFDITEM_FIELD__NVIC0_INTCLRE1_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E184) IRQ32..63 Clear_Enable </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_INTCLRE1 >> 0) & 0xFFFFFFFF), ((NVIC0_INTCLRE1 = (NVIC0_INTCLRE1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: NVIC0_INTCLRE1  ---------------------------------
// SVD Line: 12911

//  <rtree> SFDITEM_REG__NVIC0_INTCLRE1
//    <name> INTCLRE1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E184) IRQ32..63 Clear_Enable </i>
//    <loc> ( (unsigned int)((NVIC0_INTCLRE1 >> 0) & 0xFFFFFFFF), ((NVIC0_INTCLRE1 = (NVIC0_INTCLRE1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_INTCLRE1_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: NVIC0_INTSETP0  -----------------------------
// SVD Line: 12933

unsigned int NVIC0_INTSETP0 __AT (0xE000E200);



// ----------------------------  Field Item: NVIC0_INTSETP0_VALUE  --------------------------------
// SVD Line: 12940

//  <item> SFDITEM_FIELD__NVIC0_INTSETP0_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E200) IRQ0..31 Set_Pending </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_INTSETP0 >> 0) & 0xFFFFFFFF), ((NVIC0_INTSETP0 = (NVIC0_INTSETP0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: NVIC0_INTSETP0  ---------------------------------
// SVD Line: 12933

//  <rtree> SFDITEM_REG__NVIC0_INTSETP0
//    <name> INTSETP0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E200) IRQ0..31 Set_Pending </i>
//    <loc> ( (unsigned int)((NVIC0_INTSETP0 >> 0) & 0xFFFFFFFF), ((NVIC0_INTSETP0 = (NVIC0_INTSETP0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_INTSETP0_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: NVIC0_INTSETP1  -----------------------------
// SVD Line: 12955

unsigned int NVIC0_INTSETP1 __AT (0xE000E204);



// ----------------------------  Field Item: NVIC0_INTSETP1_VALUE  --------------------------------
// SVD Line: 12962

//  <item> SFDITEM_FIELD__NVIC0_INTSETP1_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E204) IRQ32..63 Set_Pending </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_INTSETP1 >> 0) & 0xFFFFFFFF), ((NVIC0_INTSETP1 = (NVIC0_INTSETP1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: NVIC0_INTSETP1  ---------------------------------
// SVD Line: 12955

//  <rtree> SFDITEM_REG__NVIC0_INTSETP1
//    <name> INTSETP1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E204) IRQ32..63 Set_Pending </i>
//    <loc> ( (unsigned int)((NVIC0_INTSETP1 >> 0) & 0xFFFFFFFF), ((NVIC0_INTSETP1 = (NVIC0_INTSETP1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_INTSETP1_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: NVIC0_INTCLRP0  -----------------------------
// SVD Line: 12977

unsigned int NVIC0_INTCLRP0 __AT (0xE000E280);



// ----------------------------  Field Item: NVIC0_INTCLRP0_VALUE  --------------------------------
// SVD Line: 12984

//  <item> SFDITEM_FIELD__NVIC0_INTCLRP0_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E280) IRQ0..31 Clear_Pending </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_INTCLRP0 >> 0) & 0xFFFFFFFF), ((NVIC0_INTCLRP0 = (NVIC0_INTCLRP0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: NVIC0_INTCLRP0  ---------------------------------
// SVD Line: 12977

//  <rtree> SFDITEM_REG__NVIC0_INTCLRP0
//    <name> INTCLRP0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E280) IRQ0..31 Clear_Pending </i>
//    <loc> ( (unsigned int)((NVIC0_INTCLRP0 >> 0) & 0xFFFFFFFF), ((NVIC0_INTCLRP0 = (NVIC0_INTCLRP0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_INTCLRP0_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: NVIC0_INTCLRP1  -----------------------------
// SVD Line: 12999

unsigned int NVIC0_INTCLRP1 __AT (0xE000E284);



// ----------------------------  Field Item: NVIC0_INTCLRP1_VALUE  --------------------------------
// SVD Line: 13006

//  <item> SFDITEM_FIELD__NVIC0_INTCLRP1_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E284) IRQ32..63 Clear_Pending </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_INTCLRP1 >> 0) & 0xFFFFFFFF), ((NVIC0_INTCLRP1 = (NVIC0_INTCLRP1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: NVIC0_INTCLRP1  ---------------------------------
// SVD Line: 12999

//  <rtree> SFDITEM_REG__NVIC0_INTCLRP1
//    <name> INTCLRP1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E284) IRQ32..63 Clear_Pending </i>
//    <loc> ( (unsigned int)((NVIC0_INTCLRP1 >> 0) & 0xFFFFFFFF), ((NVIC0_INTCLRP1 = (NVIC0_INTCLRP1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_INTCLRP1_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: NVIC0_INTACT0  ------------------------------
// SVD Line: 13021

unsigned int NVIC0_INTACT0 __AT (0xE000E300);



// -----------------------------  Field Item: NVIC0_INTACT0_VALUE  --------------------------------
// SVD Line: 13028

//  <item> SFDITEM_FIELD__NVIC0_INTACT0_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E300) IRQ0..31 Active Bit </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_INTACT0 >> 0) & 0xFFFFFFFF), ((NVIC0_INTACT0 = (NVIC0_INTACT0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: NVIC0_INTACT0  ---------------------------------
// SVD Line: 13021

//  <rtree> SFDITEM_REG__NVIC0_INTACT0
//    <name> INTACT0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E300) IRQ0..31 Active Bit </i>
//    <loc> ( (unsigned int)((NVIC0_INTACT0 >> 0) & 0xFFFFFFFF), ((NVIC0_INTACT0 = (NVIC0_INTACT0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_INTACT0_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: NVIC0_INTACT1  ------------------------------
// SVD Line: 13043

unsigned int NVIC0_INTACT1 __AT (0xE000E304);



// -----------------------------  Field Item: NVIC0_INTACT1_VALUE  --------------------------------
// SVD Line: 13050

//  <item> SFDITEM_FIELD__NVIC0_INTACT1_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E304) IRQ32..63 Active Bit </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_INTACT1 >> 0) & 0xFFFFFFFF), ((NVIC0_INTACT1 = (NVIC0_INTACT1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: NVIC0_INTACT1  ---------------------------------
// SVD Line: 13043

//  <rtree> SFDITEM_REG__NVIC0_INTACT1
//    <name> INTACT1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E304) IRQ32..63 Active Bit </i>
//    <loc> ( (unsigned int)((NVIC0_INTACT1 >> 0) & 0xFFFFFFFF), ((NVIC0_INTACT1 = (NVIC0_INTACT1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_INTACT1_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: NVIC0_INTPRI0  ------------------------------
// SVD Line: 13065

unsigned int NVIC0_INTPRI0 __AT (0xE000E400);



// -----------------------------  Field Item: NVIC0_INTPRI0_VALUE  --------------------------------
// SVD Line: 13072

//  <item> SFDITEM_FIELD__NVIC0_INTPRI0_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E400) IRQ0..3 Priority </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_INTPRI0 >> 0) & 0xFFFFFFFF), ((NVIC0_INTPRI0 = (NVIC0_INTPRI0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: NVIC0_INTPRI0  ---------------------------------
// SVD Line: 13065

//  <rtree> SFDITEM_REG__NVIC0_INTPRI0
//    <name> INTPRI0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E400) IRQ0..3 Priority </i>
//    <loc> ( (unsigned int)((NVIC0_INTPRI0 >> 0) & 0xFFFFFFFF), ((NVIC0_INTPRI0 = (NVIC0_INTPRI0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_INTPRI0_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: NVIC0_INTPRI1  ------------------------------
// SVD Line: 13087

unsigned int NVIC0_INTPRI1 __AT (0xE000E404);



// -----------------------------  Field Item: NVIC0_INTPRI1_VALUE  --------------------------------
// SVD Line: 13094

//  <item> SFDITEM_FIELD__NVIC0_INTPRI1_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E404) IRQ4..7 Priority </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_INTPRI1 >> 0) & 0xFFFFFFFF), ((NVIC0_INTPRI1 = (NVIC0_INTPRI1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: NVIC0_INTPRI1  ---------------------------------
// SVD Line: 13087

//  <rtree> SFDITEM_REG__NVIC0_INTPRI1
//    <name> INTPRI1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E404) IRQ4..7 Priority </i>
//    <loc> ( (unsigned int)((NVIC0_INTPRI1 >> 0) & 0xFFFFFFFF), ((NVIC0_INTPRI1 = (NVIC0_INTPRI1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_INTPRI1_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: NVIC0_INTPRI2  ------------------------------
// SVD Line: 13109

unsigned int NVIC0_INTPRI2 __AT (0xE000E408);



// -----------------------------  Field Item: NVIC0_INTPRI2_VALUE  --------------------------------
// SVD Line: 13116

//  <item> SFDITEM_FIELD__NVIC0_INTPRI2_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E408) IRQ8..11 Priority </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_INTPRI2 >> 0) & 0xFFFFFFFF), ((NVIC0_INTPRI2 = (NVIC0_INTPRI2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: NVIC0_INTPRI2  ---------------------------------
// SVD Line: 13109

//  <rtree> SFDITEM_REG__NVIC0_INTPRI2
//    <name> INTPRI2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E408) IRQ8..11 Priority </i>
//    <loc> ( (unsigned int)((NVIC0_INTPRI2 >> 0) & 0xFFFFFFFF), ((NVIC0_INTPRI2 = (NVIC0_INTPRI2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_INTPRI2_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: NVIC0_INTPRI3  ------------------------------
// SVD Line: 13131

unsigned int NVIC0_INTPRI3 __AT (0xE000E40C);



// -----------------------------  Field Item: NVIC0_INTPRI3_VALUE  --------------------------------
// SVD Line: 13138

//  <item> SFDITEM_FIELD__NVIC0_INTPRI3_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E40C) IRQ12..15 Priority </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_INTPRI3 >> 0) & 0xFFFFFFFF), ((NVIC0_INTPRI3 = (NVIC0_INTPRI3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: NVIC0_INTPRI3  ---------------------------------
// SVD Line: 13131

//  <rtree> SFDITEM_REG__NVIC0_INTPRI3
//    <name> INTPRI3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E40C) IRQ12..15 Priority </i>
//    <loc> ( (unsigned int)((NVIC0_INTPRI3 >> 0) & 0xFFFFFFFF), ((NVIC0_INTPRI3 = (NVIC0_INTPRI3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_INTPRI3_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: NVIC0_INTPRI4  ------------------------------
// SVD Line: 13153

unsigned int NVIC0_INTPRI4 __AT (0xE000E410);



// -----------------------------  Field Item: NVIC0_INTPRI4_VALUE  --------------------------------
// SVD Line: 13160

//  <item> SFDITEM_FIELD__NVIC0_INTPRI4_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E410) IRQ16..19 Priority </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_INTPRI4 >> 0) & 0xFFFFFFFF), ((NVIC0_INTPRI4 = (NVIC0_INTPRI4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: NVIC0_INTPRI4  ---------------------------------
// SVD Line: 13153

//  <rtree> SFDITEM_REG__NVIC0_INTPRI4
//    <name> INTPRI4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E410) IRQ16..19 Priority </i>
//    <loc> ( (unsigned int)((NVIC0_INTPRI4 >> 0) & 0xFFFFFFFF), ((NVIC0_INTPRI4 = (NVIC0_INTPRI4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_INTPRI4_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: NVIC0_INTPRI5  ------------------------------
// SVD Line: 13175

unsigned int NVIC0_INTPRI5 __AT (0xE000E414);



// -----------------------------  Field Item: NVIC0_INTPRI5_VALUE  --------------------------------
// SVD Line: 13182

//  <item> SFDITEM_FIELD__NVIC0_INTPRI5_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E414) IRQ20..23 Priority </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_INTPRI5 >> 0) & 0xFFFFFFFF), ((NVIC0_INTPRI5 = (NVIC0_INTPRI5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: NVIC0_INTPRI5  ---------------------------------
// SVD Line: 13175

//  <rtree> SFDITEM_REG__NVIC0_INTPRI5
//    <name> INTPRI5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E414) IRQ20..23 Priority </i>
//    <loc> ( (unsigned int)((NVIC0_INTPRI5 >> 0) & 0xFFFFFFFF), ((NVIC0_INTPRI5 = (NVIC0_INTPRI5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_INTPRI5_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: NVIC0_INTPRI6  ------------------------------
// SVD Line: 13197

unsigned int NVIC0_INTPRI6 __AT (0xE000E418);



// -----------------------------  Field Item: NVIC0_INTPRI6_VALUE  --------------------------------
// SVD Line: 13204

//  <item> SFDITEM_FIELD__NVIC0_INTPRI6_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E418) IRQ24..27 Priority </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_INTPRI6 >> 0) & 0xFFFFFFFF), ((NVIC0_INTPRI6 = (NVIC0_INTPRI6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: NVIC0_INTPRI6  ---------------------------------
// SVD Line: 13197

//  <rtree> SFDITEM_REG__NVIC0_INTPRI6
//    <name> INTPRI6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E418) IRQ24..27 Priority </i>
//    <loc> ( (unsigned int)((NVIC0_INTPRI6 >> 0) & 0xFFFFFFFF), ((NVIC0_INTPRI6 = (NVIC0_INTPRI6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_INTPRI6_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: NVIC0_INTPRI7  ------------------------------
// SVD Line: 13219

unsigned int NVIC0_INTPRI7 __AT (0xE000E41C);



// -----------------------------  Field Item: NVIC0_INTPRI7_VALUE  --------------------------------
// SVD Line: 13226

//  <item> SFDITEM_FIELD__NVIC0_INTPRI7_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E41C) IRQ28..31 Priority </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_INTPRI7 >> 0) & 0xFFFFFFFF), ((NVIC0_INTPRI7 = (NVIC0_INTPRI7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: NVIC0_INTPRI7  ---------------------------------
// SVD Line: 13219

//  <rtree> SFDITEM_REG__NVIC0_INTPRI7
//    <name> INTPRI7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E41C) IRQ28..31 Priority </i>
//    <loc> ( (unsigned int)((NVIC0_INTPRI7 >> 0) & 0xFFFFFFFF), ((NVIC0_INTPRI7 = (NVIC0_INTPRI7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_INTPRI7_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: NVIC0_INTPRI8  ------------------------------
// SVD Line: 13241

unsigned int NVIC0_INTPRI8 __AT (0xE000E420);



// -----------------------------  Field Item: NVIC0_INTPRI8_VALUE  --------------------------------
// SVD Line: 13248

//  <item> SFDITEM_FIELD__NVIC0_INTPRI8_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E420) IRQ32..35 Priority </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_INTPRI8 >> 0) & 0xFFFFFFFF), ((NVIC0_INTPRI8 = (NVIC0_INTPRI8 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: NVIC0_INTPRI8  ---------------------------------
// SVD Line: 13241

//  <rtree> SFDITEM_REG__NVIC0_INTPRI8
//    <name> INTPRI8 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E420) IRQ32..35 Priority </i>
//    <loc> ( (unsigned int)((NVIC0_INTPRI8 >> 0) & 0xFFFFFFFF), ((NVIC0_INTPRI8 = (NVIC0_INTPRI8 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_INTPRI8_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: NVIC0_INTPRI9  ------------------------------
// SVD Line: 13263

unsigned int NVIC0_INTPRI9 __AT (0xE000E424);



// -----------------------------  Field Item: NVIC0_INTPRI9_VALUE  --------------------------------
// SVD Line: 13270

//  <item> SFDITEM_FIELD__NVIC0_INTPRI9_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E424) IRQ36..39 Priority </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_INTPRI9 >> 0) & 0xFFFFFFFF), ((NVIC0_INTPRI9 = (NVIC0_INTPRI9 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: NVIC0_INTPRI9  ---------------------------------
// SVD Line: 13263

//  <rtree> SFDITEM_REG__NVIC0_INTPRI9
//    <name> INTPRI9 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E424) IRQ36..39 Priority </i>
//    <loc> ( (unsigned int)((NVIC0_INTPRI9 >> 0) & 0xFFFFFFFF), ((NVIC0_INTPRI9 = (NVIC0_INTPRI9 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_INTPRI9_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: NVIC0_INTPRI10  -----------------------------
// SVD Line: 13285

unsigned int NVIC0_INTPRI10 __AT (0xE000E428);



// ----------------------------  Field Item: NVIC0_INTPRI10_VALUE  --------------------------------
// SVD Line: 13292

//  <item> SFDITEM_FIELD__NVIC0_INTPRI10_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E428) IRQ40..43 Priority </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_INTPRI10 >> 0) & 0xFFFFFFFF), ((NVIC0_INTPRI10 = (NVIC0_INTPRI10 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: NVIC0_INTPRI10  ---------------------------------
// SVD Line: 13285

//  <rtree> SFDITEM_REG__NVIC0_INTPRI10
//    <name> INTPRI10 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E428) IRQ40..43 Priority </i>
//    <loc> ( (unsigned int)((NVIC0_INTPRI10 >> 0) & 0xFFFFFFFF), ((NVIC0_INTPRI10 = (NVIC0_INTPRI10 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_INTPRI10_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: NVIC0_INTCPID  ------------------------------
// SVD Line: 13307

unsigned int NVIC0_INTCPID __AT (0xE000ED00);



// -----------------------------  Field Item: NVIC0_INTCPID_VALUE  --------------------------------
// SVD Line: 13314

//  <item> SFDITEM_FIELD__NVIC0_INTCPID_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED00) CPUID Base </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_INTCPID >> 0) & 0xFFFFFFFF), ((NVIC0_INTCPID = (NVIC0_INTCPID & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: NVIC0_INTCPID  ---------------------------------
// SVD Line: 13307

//  <rtree> SFDITEM_REG__NVIC0_INTCPID
//    <name> INTCPID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED00) CPUID Base </i>
//    <loc> ( (unsigned int)((NVIC0_INTCPID >> 0) & 0xFFFFFFFF), ((NVIC0_INTCPID = (NVIC0_INTCPID & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_INTCPID_VALUE </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: NVIC0_INTSTA  ------------------------------
// SVD Line: 13329

unsigned int NVIC0_INTSTA __AT (0xE000ED04);



// -----------------------------  Field Item: NVIC0_INTSTA_VALUE  ---------------------------------
// SVD Line: 13336

//  <item> SFDITEM_FIELD__NVIC0_INTSTA_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED04) Interrupt Control State </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_INTSTA >> 0) & 0xFFFFFFFF), ((NVIC0_INTSTA = (NVIC0_INTSTA & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: NVIC0_INTSTA  ----------------------------------
// SVD Line: 13329

//  <rtree> SFDITEM_REG__NVIC0_INTSTA
//    <name> INTSTA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED04) Interrupt Control State </i>
//    <loc> ( (unsigned int)((NVIC0_INTSTA >> 0) & 0xFFFFFFFF), ((NVIC0_INTSTA = (NVIC0_INTSTA & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_INTSTA_VALUE </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: NVIC0_INTVEC  ------------------------------
// SVD Line: 13351

unsigned int NVIC0_INTVEC __AT (0xE000ED08);



// -----------------------------  Field Item: NVIC0_INTVEC_VALUE  ---------------------------------
// SVD Line: 13358

//  <item> SFDITEM_FIELD__NVIC0_INTVEC_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED08) Vector Table Offset </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_INTVEC >> 0) & 0xFFFFFFFF), ((NVIC0_INTVEC = (NVIC0_INTVEC & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: NVIC0_INTVEC  ----------------------------------
// SVD Line: 13351

//  <rtree> SFDITEM_REG__NVIC0_INTVEC
//    <name> INTVEC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED08) Vector Table Offset </i>
//    <loc> ( (unsigned int)((NVIC0_INTVEC >> 0) & 0xFFFFFFFF), ((NVIC0_INTVEC = (NVIC0_INTVEC & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_INTVEC_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: NVIC0_INTAIRC  ------------------------------
// SVD Line: 13373

unsigned int NVIC0_INTAIRC __AT (0xE000ED0C);



// -----------------------------  Field Item: NVIC0_INTAIRC_VALUE  --------------------------------
// SVD Line: 13380

//  <item> SFDITEM_FIELD__NVIC0_INTAIRC_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED0C) Application Interrupt/Reset Control </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_INTAIRC >> 0) & 0xFFFFFFFF), ((NVIC0_INTAIRC = (NVIC0_INTAIRC & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: NVIC0_INTAIRC  ---------------------------------
// SVD Line: 13373

//  <rtree> SFDITEM_REG__NVIC0_INTAIRC
//    <name> INTAIRC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED0C) Application Interrupt/Reset Control </i>
//    <loc> ( (unsigned int)((NVIC0_INTAIRC >> 0) & 0xFFFFFFFF), ((NVIC0_INTAIRC = (NVIC0_INTAIRC & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_INTAIRC_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: NVIC0_INTCON0  ------------------------------
// SVD Line: 13395

unsigned short NVIC0_INTCON0 __AT (0xE000ED10);



// --------------------------  Field Item: NVIC0_INTCON0_SLEEPONEXIT  -----------------------------
// SVD Line: 13402

//  <item> SFDITEM_FIELD__NVIC0_INTCON0_SLEEPONEXIT
//    <name> SLEEPONEXIT </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0xE000ED10) Sleeps the core on exit from an ISR </i>
//    <check> 
//      <loc> ( (unsigned short) NVIC0_INTCON0 ) </loc>
//      <o.1..1> SLEEPONEXIT
//    </check>
//  </item>
//  


// ---------------------------  Field Item: NVIC0_INTCON0_SLEEPDEEP  ------------------------------
// SVD Line: 13409

//  <item> SFDITEM_FIELD__NVIC0_INTCON0_SLEEPDEEP
//    <name> SLEEPDEEP </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0xE000ED10) deep sleep flag for HIBERNATE mode </i>
//    <check> 
//      <loc> ( (unsigned short) NVIC0_INTCON0 ) </loc>
//      <o.2..2> SLEEPDEEP
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: NVIC0_INTCON0  ---------------------------------
// SVD Line: 13395

//  <rtree> SFDITEM_REG__NVIC0_INTCON0
//    <name> INTCON0 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0xE000ED10) System Control </i>
//    <loc> ( (unsigned short)((NVIC0_INTCON0 >> 0) & 0xFFFF), ((NVIC0_INTCON0 = (NVIC0_INTCON0 & ~(0x6UL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x6) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_INTCON0_SLEEPONEXIT </item>
//    <item> SFDITEM_FIELD__NVIC0_INTCON0_SLEEPDEEP </item>
//  </rtree>
//  


// --------------------------  Register Item Address: NVIC0_INTCON1  ------------------------------
// SVD Line: 13418

unsigned int NVIC0_INTCON1 __AT (0xE000ED14);



// -----------------------------  Field Item: NVIC0_INTCON1_VALUE  --------------------------------
// SVD Line: 13425

//  <item> SFDITEM_FIELD__NVIC0_INTCON1_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED14) Configuration Control </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_INTCON1 >> 0) & 0xFFFFFFFF), ((NVIC0_INTCON1 = (NVIC0_INTCON1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: NVIC0_INTCON1  ---------------------------------
// SVD Line: 13418

//  <rtree> SFDITEM_REG__NVIC0_INTCON1
//    <name> INTCON1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED14) Configuration Control </i>
//    <loc> ( (unsigned int)((NVIC0_INTCON1 >> 0) & 0xFFFFFFFF), ((NVIC0_INTCON1 = (NVIC0_INTCON1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_INTCON1_VALUE </item>
//  </rtree>
//  


// -------------------------  Register Item Address: NVIC0_INTSHPRIO0  ----------------------------
// SVD Line: 13440

unsigned int NVIC0_INTSHPRIO0 __AT (0xE000ED18);



// ---------------------------  Field Item: NVIC0_INTSHPRIO0_VALUE  -------------------------------
// SVD Line: 13447

//  <item> SFDITEM_FIELD__NVIC0_INTSHPRIO0_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED18) System Handlers 4-7 Priority </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_INTSHPRIO0 >> 0) & 0xFFFFFFFF), ((NVIC0_INTSHPRIO0 = (NVIC0_INTSHPRIO0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: NVIC0_INTSHPRIO0  --------------------------------
// SVD Line: 13440

//  <rtree> SFDITEM_REG__NVIC0_INTSHPRIO0
//    <name> INTSHPRIO0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED18) System Handlers 4-7 Priority </i>
//    <loc> ( (unsigned int)((NVIC0_INTSHPRIO0 >> 0) & 0xFFFFFFFF), ((NVIC0_INTSHPRIO0 = (NVIC0_INTSHPRIO0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_INTSHPRIO0_VALUE </item>
//  </rtree>
//  


// -------------------------  Register Item Address: NVIC0_INTSHPRIO1  ----------------------------
// SVD Line: 13462

unsigned int NVIC0_INTSHPRIO1 __AT (0xE000ED1C);



// ---------------------------  Field Item: NVIC0_INTSHPRIO1_VALUE  -------------------------------
// SVD Line: 13469

//  <item> SFDITEM_FIELD__NVIC0_INTSHPRIO1_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED1C) System Handlers 8-11 Priority </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_INTSHPRIO1 >> 0) & 0xFFFFFFFF), ((NVIC0_INTSHPRIO1 = (NVIC0_INTSHPRIO1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: NVIC0_INTSHPRIO1  --------------------------------
// SVD Line: 13462

//  <rtree> SFDITEM_REG__NVIC0_INTSHPRIO1
//    <name> INTSHPRIO1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED1C) System Handlers 8-11 Priority </i>
//    <loc> ( (unsigned int)((NVIC0_INTSHPRIO1 >> 0) & 0xFFFFFFFF), ((NVIC0_INTSHPRIO1 = (NVIC0_INTSHPRIO1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_INTSHPRIO1_VALUE </item>
//  </rtree>
//  


// -------------------------  Register Item Address: NVIC0_INTSHPRIO3  ----------------------------
// SVD Line: 13484

unsigned int NVIC0_INTSHPRIO3 __AT (0xE000ED20);



// ---------------------------  Field Item: NVIC0_INTSHPRIO3_VALUE  -------------------------------
// SVD Line: 13491

//  <item> SFDITEM_FIELD__NVIC0_INTSHPRIO3_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED20) System Handlers 12-15 Priority </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_INTSHPRIO3 >> 0) & 0xFFFFFFFF), ((NVIC0_INTSHPRIO3 = (NVIC0_INTSHPRIO3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: NVIC0_INTSHPRIO3  --------------------------------
// SVD Line: 13484

//  <rtree> SFDITEM_REG__NVIC0_INTSHPRIO3
//    <name> INTSHPRIO3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED20) System Handlers 12-15 Priority </i>
//    <loc> ( (unsigned int)((NVIC0_INTSHPRIO3 >> 0) & 0xFFFFFFFF), ((NVIC0_INTSHPRIO3 = (NVIC0_INTSHPRIO3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_INTSHPRIO3_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: NVIC0_INTSHCSR  -----------------------------
// SVD Line: 13506

unsigned int NVIC0_INTSHCSR __AT (0xE000ED24);



// ----------------------------  Field Item: NVIC0_INTSHCSR_VALUE  --------------------------------
// SVD Line: 13513

//  <item> SFDITEM_FIELD__NVIC0_INTSHCSR_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED24) System Handler Control and State </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_INTSHCSR >> 0) & 0xFFFFFFFF), ((NVIC0_INTSHCSR = (NVIC0_INTSHCSR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: NVIC0_INTSHCSR  ---------------------------------
// SVD Line: 13506

//  <rtree> SFDITEM_REG__NVIC0_INTSHCSR
//    <name> INTSHCSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED24) System Handler Control and State </i>
//    <loc> ( (unsigned int)((NVIC0_INTSHCSR >> 0) & 0xFFFFFFFF), ((NVIC0_INTSHCSR = (NVIC0_INTSHCSR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_INTSHCSR_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: NVIC0_INTCFSR  ------------------------------
// SVD Line: 13528

unsigned int NVIC0_INTCFSR __AT (0xE000ED28);



// -----------------------------  Field Item: NVIC0_INTCFSR_VALUE  --------------------------------
// SVD Line: 13535

//  <item> SFDITEM_FIELD__NVIC0_INTCFSR_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED28) Configurable Fault Status </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_INTCFSR >> 0) & 0xFFFFFFFF), ((NVIC0_INTCFSR = (NVIC0_INTCFSR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: NVIC0_INTCFSR  ---------------------------------
// SVD Line: 13528

//  <rtree> SFDITEM_REG__NVIC0_INTCFSR
//    <name> INTCFSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED28) Configurable Fault Status </i>
//    <loc> ( (unsigned int)((NVIC0_INTCFSR >> 0) & 0xFFFFFFFF), ((NVIC0_INTCFSR = (NVIC0_INTCFSR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_INTCFSR_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: NVIC0_INTHFSR  ------------------------------
// SVD Line: 13550

unsigned int NVIC0_INTHFSR __AT (0xE000ED2C);



// -----------------------------  Field Item: NVIC0_INTHFSR_VALUE  --------------------------------
// SVD Line: 13557

//  <item> SFDITEM_FIELD__NVIC0_INTHFSR_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED2C) Hard Fault Status </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_INTHFSR >> 0) & 0xFFFFFFFF), ((NVIC0_INTHFSR = (NVIC0_INTHFSR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: NVIC0_INTHFSR  ---------------------------------
// SVD Line: 13550

//  <rtree> SFDITEM_REG__NVIC0_INTHFSR
//    <name> INTHFSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED2C) Hard Fault Status </i>
//    <loc> ( (unsigned int)((NVIC0_INTHFSR >> 0) & 0xFFFFFFFF), ((NVIC0_INTHFSR = (NVIC0_INTHFSR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_INTHFSR_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: NVIC0_INTDFSR  ------------------------------
// SVD Line: 13572

unsigned int NVIC0_INTDFSR __AT (0xE000ED30);



// -----------------------------  Field Item: NVIC0_INTDFSR_VALUE  --------------------------------
// SVD Line: 13579

//  <item> SFDITEM_FIELD__NVIC0_INTDFSR_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED30) Debug Fault Status </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_INTDFSR >> 0) & 0xFFFFFFFF), ((NVIC0_INTDFSR = (NVIC0_INTDFSR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: NVIC0_INTDFSR  ---------------------------------
// SVD Line: 13572

//  <rtree> SFDITEM_REG__NVIC0_INTDFSR
//    <name> INTDFSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED30) Debug Fault Status </i>
//    <loc> ( (unsigned int)((NVIC0_INTDFSR >> 0) & 0xFFFFFFFF), ((NVIC0_INTDFSR = (NVIC0_INTDFSR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_INTDFSR_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: NVIC0_INTMMAR  ------------------------------
// SVD Line: 13594

unsigned int NVIC0_INTMMAR __AT (0xE000ED34);



// -----------------------------  Field Item: NVIC0_INTMMAR_VALUE  --------------------------------
// SVD Line: 13601

//  <item> SFDITEM_FIELD__NVIC0_INTMMAR_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED34) Mem Manage Address </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_INTMMAR >> 0) & 0xFFFFFFFF), ((NVIC0_INTMMAR = (NVIC0_INTMMAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: NVIC0_INTMMAR  ---------------------------------
// SVD Line: 13594

//  <rtree> SFDITEM_REG__NVIC0_INTMMAR
//    <name> INTMMAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED34) Mem Manage Address </i>
//    <loc> ( (unsigned int)((NVIC0_INTMMAR >> 0) & 0xFFFFFFFF), ((NVIC0_INTMMAR = (NVIC0_INTMMAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_INTMMAR_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: NVIC0_INTBFAR  ------------------------------
// SVD Line: 13616

unsigned int NVIC0_INTBFAR __AT (0xE000ED38);



// -----------------------------  Field Item: NVIC0_INTBFAR_VALUE  --------------------------------
// SVD Line: 13623

//  <item> SFDITEM_FIELD__NVIC0_INTBFAR_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED38) Bus Fault Address </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_INTBFAR >> 0) & 0xFFFFFFFF), ((NVIC0_INTBFAR = (NVIC0_INTBFAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: NVIC0_INTBFAR  ---------------------------------
// SVD Line: 13616

//  <rtree> SFDITEM_REG__NVIC0_INTBFAR
//    <name> INTBFAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED38) Bus Fault Address </i>
//    <loc> ( (unsigned int)((NVIC0_INTBFAR >> 0) & 0xFFFFFFFF), ((NVIC0_INTBFAR = (NVIC0_INTBFAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_INTBFAR_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: NVIC0_INTAFSR  ------------------------------
// SVD Line: 13638

unsigned int NVIC0_INTAFSR __AT (0xE000ED3C);



// -----------------------------  Field Item: NVIC0_INTAFSR_VALUE  --------------------------------
// SVD Line: 13645

//  <item> SFDITEM_FIELD__NVIC0_INTAFSR_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED3C) Auxiliary Fault Status </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_INTAFSR >> 0) & 0xFFFFFFFF), ((NVIC0_INTAFSR = (NVIC0_INTAFSR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: NVIC0_INTAFSR  ---------------------------------
// SVD Line: 13638

//  <rtree> SFDITEM_REG__NVIC0_INTAFSR
//    <name> INTAFSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED3C) Auxiliary Fault Status </i>
//    <loc> ( (unsigned int)((NVIC0_INTAFSR >> 0) & 0xFFFFFFFF), ((NVIC0_INTAFSR = (NVIC0_INTAFSR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_INTAFSR_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: NVIC0_INTPFR0  ------------------------------
// SVD Line: 13660

unsigned int NVIC0_INTPFR0 __AT (0xE000ED40);



// -----------------------------  Field Item: NVIC0_INTPFR0_VALUE  --------------------------------
// SVD Line: 13667

//  <item> SFDITEM_FIELD__NVIC0_INTPFR0_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED40) Processor Feature Register 0 </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_INTPFR0 >> 0) & 0xFFFFFFFF), ((NVIC0_INTPFR0 = (NVIC0_INTPFR0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: NVIC0_INTPFR0  ---------------------------------
// SVD Line: 13660

//  <rtree> SFDITEM_REG__NVIC0_INTPFR0
//    <name> INTPFR0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED40) Processor Feature Register 0 </i>
//    <loc> ( (unsigned int)((NVIC0_INTPFR0 >> 0) & 0xFFFFFFFF), ((NVIC0_INTPFR0 = (NVIC0_INTPFR0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_INTPFR0_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: NVIC0_INTPFR1  ------------------------------
// SVD Line: 13682

unsigned int NVIC0_INTPFR1 __AT (0xE000ED44);



// -----------------------------  Field Item: NVIC0_INTPFR1_VALUE  --------------------------------
// SVD Line: 13689

//  <item> SFDITEM_FIELD__NVIC0_INTPFR1_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED44) Processor Feature Register 1 </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_INTPFR1 >> 0) & 0xFFFFFFFF), ((NVIC0_INTPFR1 = (NVIC0_INTPFR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: NVIC0_INTPFR1  ---------------------------------
// SVD Line: 13682

//  <rtree> SFDITEM_REG__NVIC0_INTPFR1
//    <name> INTPFR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED44) Processor Feature Register 1 </i>
//    <loc> ( (unsigned int)((NVIC0_INTPFR1 >> 0) & 0xFFFFFFFF), ((NVIC0_INTPFR1 = (NVIC0_INTPFR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_INTPFR1_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: NVIC0_INTDFR0  ------------------------------
// SVD Line: 13704

unsigned int NVIC0_INTDFR0 __AT (0xE000ED48);



// -----------------------------  Field Item: NVIC0_INTDFR0_VALUE  --------------------------------
// SVD Line: 13711

//  <item> SFDITEM_FIELD__NVIC0_INTDFR0_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED48) Debug Feature Register 0 </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_INTDFR0 >> 0) & 0xFFFFFFFF), ((NVIC0_INTDFR0 = (NVIC0_INTDFR0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: NVIC0_INTDFR0  ---------------------------------
// SVD Line: 13704

//  <rtree> SFDITEM_REG__NVIC0_INTDFR0
//    <name> INTDFR0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED48) Debug Feature Register 0 </i>
//    <loc> ( (unsigned int)((NVIC0_INTDFR0 >> 0) & 0xFFFFFFFF), ((NVIC0_INTDFR0 = (NVIC0_INTDFR0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_INTDFR0_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: NVIC0_INTAFR0  ------------------------------
// SVD Line: 13726

unsigned int NVIC0_INTAFR0 __AT (0xE000ED4C);



// -----------------------------  Field Item: NVIC0_INTAFR0_VALUE  --------------------------------
// SVD Line: 13733

//  <item> SFDITEM_FIELD__NVIC0_INTAFR0_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED4C) Auxiliary Feature Register 0 </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_INTAFR0 >> 0) & 0xFFFFFFFF), ((NVIC0_INTAFR0 = (NVIC0_INTAFR0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: NVIC0_INTAFR0  ---------------------------------
// SVD Line: 13726

//  <rtree> SFDITEM_REG__NVIC0_INTAFR0
//    <name> INTAFR0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED4C) Auxiliary Feature Register 0 </i>
//    <loc> ( (unsigned int)((NVIC0_INTAFR0 >> 0) & 0xFFFFFFFF), ((NVIC0_INTAFR0 = (NVIC0_INTAFR0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_INTAFR0_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: NVIC0_INTMMFR0  -----------------------------
// SVD Line: 13748

unsigned int NVIC0_INTMMFR0 __AT (0xE000ED50);



// ----------------------------  Field Item: NVIC0_INTMMFR0_VALUE  --------------------------------
// SVD Line: 13755

//  <item> SFDITEM_FIELD__NVIC0_INTMMFR0_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED50) Memory Model Feature Register 0 </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_INTMMFR0 >> 0) & 0xFFFFFFFF), ((NVIC0_INTMMFR0 = (NVIC0_INTMMFR0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: NVIC0_INTMMFR0  ---------------------------------
// SVD Line: 13748

//  <rtree> SFDITEM_REG__NVIC0_INTMMFR0
//    <name> INTMMFR0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED50) Memory Model Feature Register 0 </i>
//    <loc> ( (unsigned int)((NVIC0_INTMMFR0 >> 0) & 0xFFFFFFFF), ((NVIC0_INTMMFR0 = (NVIC0_INTMMFR0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_INTMMFR0_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: NVIC0_INTMMFR1  -----------------------------
// SVD Line: 13770

unsigned int NVIC0_INTMMFR1 __AT (0xE000ED54);



// ----------------------------  Field Item: NVIC0_INTMMFR1_VALUE  --------------------------------
// SVD Line: 13777

//  <item> SFDITEM_FIELD__NVIC0_INTMMFR1_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED54) Memory Model Feature Register 1 </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_INTMMFR1 >> 0) & 0xFFFFFFFF), ((NVIC0_INTMMFR1 = (NVIC0_INTMMFR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: NVIC0_INTMMFR1  ---------------------------------
// SVD Line: 13770

//  <rtree> SFDITEM_REG__NVIC0_INTMMFR1
//    <name> INTMMFR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED54) Memory Model Feature Register 1 </i>
//    <loc> ( (unsigned int)((NVIC0_INTMMFR1 >> 0) & 0xFFFFFFFF), ((NVIC0_INTMMFR1 = (NVIC0_INTMMFR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_INTMMFR1_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: NVIC0_INTMMFR2  -----------------------------
// SVD Line: 13792

unsigned int NVIC0_INTMMFR2 __AT (0xE000ED58);



// ----------------------------  Field Item: NVIC0_INTMMFR2_VALUE  --------------------------------
// SVD Line: 13799

//  <item> SFDITEM_FIELD__NVIC0_INTMMFR2_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED58) Memory Model Feature Register 2 </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_INTMMFR2 >> 0) & 0xFFFFFFFF), ((NVIC0_INTMMFR2 = (NVIC0_INTMMFR2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: NVIC0_INTMMFR2  ---------------------------------
// SVD Line: 13792

//  <rtree> SFDITEM_REG__NVIC0_INTMMFR2
//    <name> INTMMFR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED58) Memory Model Feature Register 2 </i>
//    <loc> ( (unsigned int)((NVIC0_INTMMFR2 >> 0) & 0xFFFFFFFF), ((NVIC0_INTMMFR2 = (NVIC0_INTMMFR2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_INTMMFR2_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: NVIC0_INTMMFR3  -----------------------------
// SVD Line: 13814

unsigned int NVIC0_INTMMFR3 __AT (0xE000ED5C);



// ----------------------------  Field Item: NVIC0_INTMMFR3_VALUE  --------------------------------
// SVD Line: 13821

//  <item> SFDITEM_FIELD__NVIC0_INTMMFR3_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED5C) Memory Model Feature Register 3 </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_INTMMFR3 >> 0) & 0xFFFFFFFF), ((NVIC0_INTMMFR3 = (NVIC0_INTMMFR3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: NVIC0_INTMMFR3  ---------------------------------
// SVD Line: 13814

//  <rtree> SFDITEM_REG__NVIC0_INTMMFR3
//    <name> INTMMFR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED5C) Memory Model Feature Register 3 </i>
//    <loc> ( (unsigned int)((NVIC0_INTMMFR3 >> 0) & 0xFFFFFFFF), ((NVIC0_INTMMFR3 = (NVIC0_INTMMFR3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_INTMMFR3_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: NVIC0_INTISAR0  -----------------------------
// SVD Line: 13836

unsigned int NVIC0_INTISAR0 __AT (0xE000ED60);



// ----------------------------  Field Item: NVIC0_INTISAR0_VALUE  --------------------------------
// SVD Line: 13843

//  <item> SFDITEM_FIELD__NVIC0_INTISAR0_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED60) ISA Feature Register 0 </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_INTISAR0 >> 0) & 0xFFFFFFFF), ((NVIC0_INTISAR0 = (NVIC0_INTISAR0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: NVIC0_INTISAR0  ---------------------------------
// SVD Line: 13836

//  <rtree> SFDITEM_REG__NVIC0_INTISAR0
//    <name> INTISAR0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED60) ISA Feature Register 0 </i>
//    <loc> ( (unsigned int)((NVIC0_INTISAR0 >> 0) & 0xFFFFFFFF), ((NVIC0_INTISAR0 = (NVIC0_INTISAR0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_INTISAR0_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: NVIC0_INTISAR1  -----------------------------
// SVD Line: 13858

unsigned int NVIC0_INTISAR1 __AT (0xE000ED64);



// ----------------------------  Field Item: NVIC0_INTISAR1_VALUE  --------------------------------
// SVD Line: 13865

//  <item> SFDITEM_FIELD__NVIC0_INTISAR1_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED64) ISA Feature Register 1 </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_INTISAR1 >> 0) & 0xFFFFFFFF), ((NVIC0_INTISAR1 = (NVIC0_INTISAR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: NVIC0_INTISAR1  ---------------------------------
// SVD Line: 13858

//  <rtree> SFDITEM_REG__NVIC0_INTISAR1
//    <name> INTISAR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED64) ISA Feature Register 1 </i>
//    <loc> ( (unsigned int)((NVIC0_INTISAR1 >> 0) & 0xFFFFFFFF), ((NVIC0_INTISAR1 = (NVIC0_INTISAR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_INTISAR1_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: NVIC0_INTISAR2  -----------------------------
// SVD Line: 13880

unsigned int NVIC0_INTISAR2 __AT (0xE000ED68);



// ----------------------------  Field Item: NVIC0_INTISAR2_VALUE  --------------------------------
// SVD Line: 13887

//  <item> SFDITEM_FIELD__NVIC0_INTISAR2_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED68) ISA Feature Register 2 </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_INTISAR2 >> 0) & 0xFFFFFFFF), ((NVIC0_INTISAR2 = (NVIC0_INTISAR2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: NVIC0_INTISAR2  ---------------------------------
// SVD Line: 13880

//  <rtree> SFDITEM_REG__NVIC0_INTISAR2
//    <name> INTISAR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED68) ISA Feature Register 2 </i>
//    <loc> ( (unsigned int)((NVIC0_INTISAR2 >> 0) & 0xFFFFFFFF), ((NVIC0_INTISAR2 = (NVIC0_INTISAR2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_INTISAR2_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: NVIC0_INTISAR3  -----------------------------
// SVD Line: 13902

unsigned int NVIC0_INTISAR3 __AT (0xE000ED6C);



// ----------------------------  Field Item: NVIC0_INTISAR3_VALUE  --------------------------------
// SVD Line: 13909

//  <item> SFDITEM_FIELD__NVIC0_INTISAR3_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED6C) ISA Feature Register 3 </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_INTISAR3 >> 0) & 0xFFFFFFFF), ((NVIC0_INTISAR3 = (NVIC0_INTISAR3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: NVIC0_INTISAR3  ---------------------------------
// SVD Line: 13902

//  <rtree> SFDITEM_REG__NVIC0_INTISAR3
//    <name> INTISAR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED6C) ISA Feature Register 3 </i>
//    <loc> ( (unsigned int)((NVIC0_INTISAR3 >> 0) & 0xFFFFFFFF), ((NVIC0_INTISAR3 = (NVIC0_INTISAR3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_INTISAR3_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: NVIC0_INTISAR4  -----------------------------
// SVD Line: 13924

unsigned int NVIC0_INTISAR4 __AT (0xE000ED70);



// ----------------------------  Field Item: NVIC0_INTISAR4_VALUE  --------------------------------
// SVD Line: 13931

//  <item> SFDITEM_FIELD__NVIC0_INTISAR4_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED70) ISA Feature Register 4 </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_INTISAR4 >> 0) & 0xFFFFFFFF), ((NVIC0_INTISAR4 = (NVIC0_INTISAR4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: NVIC0_INTISAR4  ---------------------------------
// SVD Line: 13924

//  <rtree> SFDITEM_REG__NVIC0_INTISAR4
//    <name> INTISAR4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000ED70) ISA Feature Register 4 </i>
//    <loc> ( (unsigned int)((NVIC0_INTISAR4 >> 0) & 0xFFFFFFFF), ((NVIC0_INTISAR4 = (NVIC0_INTISAR4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_INTISAR4_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: NVIC0_INTTRGI  ------------------------------
// SVD Line: 13946

unsigned int NVIC0_INTTRGI __AT (0xE000EF00);



// -----------------------------  Field Item: NVIC0_INTTRGI_VALUE  --------------------------------
// SVD Line: 13953

//  <item> SFDITEM_FIELD__NVIC0_INTTRGI_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000EF00) Software Trigger Interrupt Register </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_INTTRGI >> 0) & 0xFFFFFFFF), ((NVIC0_INTTRGI = (NVIC0_INTTRGI & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: NVIC0_INTTRGI  ---------------------------------
// SVD Line: 13946

//  <rtree> SFDITEM_REG__NVIC0_INTTRGI
//    <name> INTTRGI </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000EF00) Software Trigger Interrupt Register </i>
//    <loc> ( (unsigned int)((NVIC0_INTTRGI >> 0) & 0xFFFFFFFF), ((NVIC0_INTTRGI = (NVIC0_INTTRGI & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_INTTRGI_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: NVIC0_INTPID4  ------------------------------
// SVD Line: 13968

unsigned int NVIC0_INTPID4 __AT (0xE000EFD0);



// -----------------------------  Field Item: NVIC0_INTPID4_VALUE  --------------------------------
// SVD Line: 13975

//  <item> SFDITEM_FIELD__NVIC0_INTPID4_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000EFD0) Peripheral Identification Register 4 </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_INTPID4 >> 0) & 0xFFFFFFFF), ((NVIC0_INTPID4 = (NVIC0_INTPID4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: NVIC0_INTPID4  ---------------------------------
// SVD Line: 13968

//  <rtree> SFDITEM_REG__NVIC0_INTPID4
//    <name> INTPID4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000EFD0) Peripheral Identification Register 4 </i>
//    <loc> ( (unsigned int)((NVIC0_INTPID4 >> 0) & 0xFFFFFFFF), ((NVIC0_INTPID4 = (NVIC0_INTPID4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_INTPID4_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: NVIC0_INTPID5  ------------------------------
// SVD Line: 13990

unsigned int NVIC0_INTPID5 __AT (0xE000EFD4);



// -----------------------------  Field Item: NVIC0_INTPID5_VALUE  --------------------------------
// SVD Line: 13997

//  <item> SFDITEM_FIELD__NVIC0_INTPID5_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000EFD4) Peripheral Identification Register 5 </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_INTPID5 >> 0) & 0xFFFFFFFF), ((NVIC0_INTPID5 = (NVIC0_INTPID5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: NVIC0_INTPID5  ---------------------------------
// SVD Line: 13990

//  <rtree> SFDITEM_REG__NVIC0_INTPID5
//    <name> INTPID5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000EFD4) Peripheral Identification Register 5 </i>
//    <loc> ( (unsigned int)((NVIC0_INTPID5 >> 0) & 0xFFFFFFFF), ((NVIC0_INTPID5 = (NVIC0_INTPID5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_INTPID5_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: NVIC0_INTPID6  ------------------------------
// SVD Line: 14012

unsigned int NVIC0_INTPID6 __AT (0xE000EFD8);



// -----------------------------  Field Item: NVIC0_INTPID6_VALUE  --------------------------------
// SVD Line: 14019

//  <item> SFDITEM_FIELD__NVIC0_INTPID6_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000EFD8) Peripheral Identification Register 6 </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_INTPID6 >> 0) & 0xFFFFFFFF), ((NVIC0_INTPID6 = (NVIC0_INTPID6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: NVIC0_INTPID6  ---------------------------------
// SVD Line: 14012

//  <rtree> SFDITEM_REG__NVIC0_INTPID6
//    <name> INTPID6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000EFD8) Peripheral Identification Register 6 </i>
//    <loc> ( (unsigned int)((NVIC0_INTPID6 >> 0) & 0xFFFFFFFF), ((NVIC0_INTPID6 = (NVIC0_INTPID6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_INTPID6_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: NVIC0_INTPID7  ------------------------------
// SVD Line: 14034

unsigned int NVIC0_INTPID7 __AT (0xE000EFDC);



// -----------------------------  Field Item: NVIC0_INTPID7_VALUE  --------------------------------
// SVD Line: 14041

//  <item> SFDITEM_FIELD__NVIC0_INTPID7_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000EFDC) Peripheral Identification Register 7 </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_INTPID7 >> 0) & 0xFFFFFFFF), ((NVIC0_INTPID7 = (NVIC0_INTPID7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: NVIC0_INTPID7  ---------------------------------
// SVD Line: 14034

//  <rtree> SFDITEM_REG__NVIC0_INTPID7
//    <name> INTPID7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000EFDC) Peripheral Identification Register 7 </i>
//    <loc> ( (unsigned int)((NVIC0_INTPID7 >> 0) & 0xFFFFFFFF), ((NVIC0_INTPID7 = (NVIC0_INTPID7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_INTPID7_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: NVIC0_INTPID0  ------------------------------
// SVD Line: 14056

unsigned int NVIC0_INTPID0 __AT (0xE000EFE0);



// -----------------------------  Field Item: NVIC0_INTPID0_VALUE  --------------------------------
// SVD Line: 14063

//  <item> SFDITEM_FIELD__NVIC0_INTPID0_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000EFE0) Peripheral Identification Bits7:0 </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_INTPID0 >> 0) & 0xFFFFFFFF), ((NVIC0_INTPID0 = (NVIC0_INTPID0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: NVIC0_INTPID0  ---------------------------------
// SVD Line: 14056

//  <rtree> SFDITEM_REG__NVIC0_INTPID0
//    <name> INTPID0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000EFE0) Peripheral Identification Bits7:0 </i>
//    <loc> ( (unsigned int)((NVIC0_INTPID0 >> 0) & 0xFFFFFFFF), ((NVIC0_INTPID0 = (NVIC0_INTPID0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_INTPID0_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: NVIC0_INTPID1  ------------------------------
// SVD Line: 14078

unsigned int NVIC0_INTPID1 __AT (0xE000EFE4);



// -----------------------------  Field Item: NVIC0_INTPID1_VALUE  --------------------------------
// SVD Line: 14085

//  <item> SFDITEM_FIELD__NVIC0_INTPID1_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000EFE4) Peripheral Identification Bits15:8 </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_INTPID1 >> 0) & 0xFFFFFFFF), ((NVIC0_INTPID1 = (NVIC0_INTPID1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: NVIC0_INTPID1  ---------------------------------
// SVD Line: 14078

//  <rtree> SFDITEM_REG__NVIC0_INTPID1
//    <name> INTPID1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000EFE4) Peripheral Identification Bits15:8 </i>
//    <loc> ( (unsigned int)((NVIC0_INTPID1 >> 0) & 0xFFFFFFFF), ((NVIC0_INTPID1 = (NVIC0_INTPID1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_INTPID1_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: NVIC0_INTPID2  ------------------------------
// SVD Line: 14100

unsigned int NVIC0_INTPID2 __AT (0xE000EFE8);



// -----------------------------  Field Item: NVIC0_INTPID2_VALUE  --------------------------------
// SVD Line: 14107

//  <item> SFDITEM_FIELD__NVIC0_INTPID2_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000EFE8) Peripheral Identification Bits16:23 </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_INTPID2 >> 0) & 0xFFFFFFFF), ((NVIC0_INTPID2 = (NVIC0_INTPID2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: NVIC0_INTPID2  ---------------------------------
// SVD Line: 14100

//  <rtree> SFDITEM_REG__NVIC0_INTPID2
//    <name> INTPID2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000EFE8) Peripheral Identification Bits16:23 </i>
//    <loc> ( (unsigned int)((NVIC0_INTPID2 >> 0) & 0xFFFFFFFF), ((NVIC0_INTPID2 = (NVIC0_INTPID2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_INTPID2_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: NVIC0_INTPID3  ------------------------------
// SVD Line: 14122

unsigned int NVIC0_INTPID3 __AT (0xE000EFEC);



// -----------------------------  Field Item: NVIC0_INTPID3_VALUE  --------------------------------
// SVD Line: 14129

//  <item> SFDITEM_FIELD__NVIC0_INTPID3_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000EFEC) Peripheral Identification Bits24:31 </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_INTPID3 >> 0) & 0xFFFFFFFF), ((NVIC0_INTPID3 = (NVIC0_INTPID3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: NVIC0_INTPID3  ---------------------------------
// SVD Line: 14122

//  <rtree> SFDITEM_REG__NVIC0_INTPID3
//    <name> INTPID3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000EFEC) Peripheral Identification Bits24:31 </i>
//    <loc> ( (unsigned int)((NVIC0_INTPID3 >> 0) & 0xFFFFFFFF), ((NVIC0_INTPID3 = (NVIC0_INTPID3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_INTPID3_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: NVIC0_INTCID0  ------------------------------
// SVD Line: 14144

unsigned int NVIC0_INTCID0 __AT (0xE000EFF0);



// -----------------------------  Field Item: NVIC0_INTCID0_VALUE  --------------------------------
// SVD Line: 14151

//  <item> SFDITEM_FIELD__NVIC0_INTCID0_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000EFF0) Component Identification Bits7:0 </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_INTCID0 >> 0) & 0xFFFFFFFF), ((NVIC0_INTCID0 = (NVIC0_INTCID0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: NVIC0_INTCID0  ---------------------------------
// SVD Line: 14144

//  <rtree> SFDITEM_REG__NVIC0_INTCID0
//    <name> INTCID0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000EFF0) Component Identification Bits7:0 </i>
//    <loc> ( (unsigned int)((NVIC0_INTCID0 >> 0) & 0xFFFFFFFF), ((NVIC0_INTCID0 = (NVIC0_INTCID0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_INTCID0_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: NVIC0_INTCID1  ------------------------------
// SVD Line: 14166

unsigned int NVIC0_INTCID1 __AT (0xE000EFF4);



// -----------------------------  Field Item: NVIC0_INTCID1_VALUE  --------------------------------
// SVD Line: 14173

//  <item> SFDITEM_FIELD__NVIC0_INTCID1_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000EFF4) Component Identification Bits15:8 </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_INTCID1 >> 0) & 0xFFFFFFFF), ((NVIC0_INTCID1 = (NVIC0_INTCID1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: NVIC0_INTCID1  ---------------------------------
// SVD Line: 14166

//  <rtree> SFDITEM_REG__NVIC0_INTCID1
//    <name> INTCID1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000EFF4) Component Identification Bits15:8 </i>
//    <loc> ( (unsigned int)((NVIC0_INTCID1 >> 0) & 0xFFFFFFFF), ((NVIC0_INTCID1 = (NVIC0_INTCID1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_INTCID1_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: NVIC0_INTCID2  ------------------------------
// SVD Line: 14188

unsigned int NVIC0_INTCID2 __AT (0xE000EFF8);



// -----------------------------  Field Item: NVIC0_INTCID2_VALUE  --------------------------------
// SVD Line: 14195

//  <item> SFDITEM_FIELD__NVIC0_INTCID2_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000EFF8) Component Identification Bits16:23 </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_INTCID2 >> 0) & 0xFFFFFFFF), ((NVIC0_INTCID2 = (NVIC0_INTCID2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: NVIC0_INTCID2  ---------------------------------
// SVD Line: 14188

//  <rtree> SFDITEM_REG__NVIC0_INTCID2
//    <name> INTCID2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000EFF8) Component Identification Bits16:23 </i>
//    <loc> ( (unsigned int)((NVIC0_INTCID2 >> 0) & 0xFFFFFFFF), ((NVIC0_INTCID2 = (NVIC0_INTCID2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_INTCID2_VALUE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: NVIC0_INTCID3  ------------------------------
// SVD Line: 14210

unsigned int NVIC0_INTCID3 __AT (0xE000EFFC);



// -----------------------------  Field Item: NVIC0_INTCID3_VALUE  --------------------------------
// SVD Line: 14217

//  <item> SFDITEM_FIELD__NVIC0_INTCID3_VALUE
//    <name> VALUE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000EFFC) Component Identification Bits24:31 </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC0_INTCID3 >> 0) & 0xFFFFFFFF), ((NVIC0_INTCID3 = (NVIC0_INTCID3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: NVIC0_INTCID3  ---------------------------------
// SVD Line: 14210

//  <rtree> SFDITEM_REG__NVIC0_INTCID3
//    <name> INTCID3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000EFFC) Component Identification Bits24:31 </i>
//    <loc> ( (unsigned int)((NVIC0_INTCID3 >> 0) & 0xFFFFFFFF), ((NVIC0_INTCID3 = (NVIC0_INTCID3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC0_INTCID3_VALUE </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: NVIC0  -------------------------------------
// SVD Line: 12724

//  <view> NVIC0
//    <name> NVIC0 </name>
//    <item> SFDITEM_REG__NVIC0_INTNUM </item>
//    <item> SFDITEM_REG__NVIC0_STKSTA </item>
//    <item> SFDITEM_REG__NVIC0_STKLD </item>
//    <item> SFDITEM_REG__NVIC0_STKVAL </item>
//    <item> SFDITEM_REG__NVIC0_STKCAL </item>
//    <item> SFDITEM_REG__NVIC0_INTSETE0 </item>
//    <item> SFDITEM_REG__NVIC0_INTSETE1 </item>
//    <item> SFDITEM_REG__NVIC0_INTCLRE0 </item>
//    <item> SFDITEM_REG__NVIC0_INTCLRE1 </item>
//    <item> SFDITEM_REG__NVIC0_INTSETP0 </item>
//    <item> SFDITEM_REG__NVIC0_INTSETP1 </item>
//    <item> SFDITEM_REG__NVIC0_INTCLRP0 </item>
//    <item> SFDITEM_REG__NVIC0_INTCLRP1 </item>
//    <item> SFDITEM_REG__NVIC0_INTACT0 </item>
//    <item> SFDITEM_REG__NVIC0_INTACT1 </item>
//    <item> SFDITEM_REG__NVIC0_INTPRI0 </item>
//    <item> SFDITEM_REG__NVIC0_INTPRI1 </item>
//    <item> SFDITEM_REG__NVIC0_INTPRI2 </item>
//    <item> SFDITEM_REG__NVIC0_INTPRI3 </item>
//    <item> SFDITEM_REG__NVIC0_INTPRI4 </item>
//    <item> SFDITEM_REG__NVIC0_INTPRI5 </item>
//    <item> SFDITEM_REG__NVIC0_INTPRI6 </item>
//    <item> SFDITEM_REG__NVIC0_INTPRI7 </item>
//    <item> SFDITEM_REG__NVIC0_INTPRI8 </item>
//    <item> SFDITEM_REG__NVIC0_INTPRI9 </item>
//    <item> SFDITEM_REG__NVIC0_INTPRI10 </item>
//    <item> SFDITEM_REG__NVIC0_INTCPID </item>
//    <item> SFDITEM_REG__NVIC0_INTSTA </item>
//    <item> SFDITEM_REG__NVIC0_INTVEC </item>
//    <item> SFDITEM_REG__NVIC0_INTAIRC </item>
//    <item> SFDITEM_REG__NVIC0_INTCON0 </item>
//    <item> SFDITEM_REG__NVIC0_INTCON1 </item>
//    <item> SFDITEM_REG__NVIC0_INTSHPRIO0 </item>
//    <item> SFDITEM_REG__NVIC0_INTSHPRIO1 </item>
//    <item> SFDITEM_REG__NVIC0_INTSHPRIO3 </item>
//    <item> SFDITEM_REG__NVIC0_INTSHCSR </item>
//    <item> SFDITEM_REG__NVIC0_INTCFSR </item>
//    <item> SFDITEM_REG__NVIC0_INTHFSR </item>
//    <item> SFDITEM_REG__NVIC0_INTDFSR </item>
//    <item> SFDITEM_REG__NVIC0_INTMMAR </item>
//    <item> SFDITEM_REG__NVIC0_INTBFAR </item>
//    <item> SFDITEM_REG__NVIC0_INTAFSR </item>
//    <item> SFDITEM_REG__NVIC0_INTPFR0 </item>
//    <item> SFDITEM_REG__NVIC0_INTPFR1 </item>
//    <item> SFDITEM_REG__NVIC0_INTDFR0 </item>
//    <item> SFDITEM_REG__NVIC0_INTAFR0 </item>
//    <item> SFDITEM_REG__NVIC0_INTMMFR0 </item>
//    <item> SFDITEM_REG__NVIC0_INTMMFR1 </item>
//    <item> SFDITEM_REG__NVIC0_INTMMFR2 </item>
//    <item> SFDITEM_REG__NVIC0_INTMMFR3 </item>
//    <item> SFDITEM_REG__NVIC0_INTISAR0 </item>
//    <item> SFDITEM_REG__NVIC0_INTISAR1 </item>
//    <item> SFDITEM_REG__NVIC0_INTISAR2 </item>
//    <item> SFDITEM_REG__NVIC0_INTISAR3 </item>
//    <item> SFDITEM_REG__NVIC0_INTISAR4 </item>
//    <item> SFDITEM_REG__NVIC0_INTTRGI </item>
//    <item> SFDITEM_REG__NVIC0_INTPID4 </item>
//    <item> SFDITEM_REG__NVIC0_INTPID5 </item>
//    <item> SFDITEM_REG__NVIC0_INTPID6 </item>
//    <item> SFDITEM_REG__NVIC0_INTPID7 </item>
//    <item> SFDITEM_REG__NVIC0_INTPID0 </item>
//    <item> SFDITEM_REG__NVIC0_INTPID1 </item>
//    <item> SFDITEM_REG__NVIC0_INTPID2 </item>
//    <item> SFDITEM_REG__NVIC0_INTPID3 </item>
//    <item> SFDITEM_REG__NVIC0_INTCID0 </item>
//    <item> SFDITEM_REG__NVIC0_INTCID1 </item>
//    <item> SFDITEM_REG__NVIC0_INTCID2 </item>
//    <item> SFDITEM_REG__NVIC0_INTCID3 </item>
//  </view>
//  


// ------------------------------------------------------------------------------------------------
// -----                              Interrupt Number Definition                             -----
// ------------------------------------------------------------------------------------------------



// ------------------------  ARM Cortex-M3 Specific Interrupt Numbers  ----------------------------

//  <qitem> Reset_IRQ
//    <name> Reset </name>
//    <i> Reset Vector, invoked on Power up and warm reset </i>
//    <loc> 1 </loc>
//  </qitem>
//  
//  <qitem> NonMaskableInt_IRQ
//    <name> NonMaskableInt </name>
//    <i> Non maskable Interrupt, cannot be stopped or preempted </i>
//    <loc> 2 </loc>
//  </qitem>
//  
//  <qitem> HardFault_IRQ
//    <name> HardFault </name>
//    <i> Hard Fault, all classes of Fault </i>
//    <loc> 3 </loc>
//  </qitem>
//  
//  <qitem> MemoryManagement_IRQ
//    <name> MemoryManagement </name>
//    <i> Memory Management, MPU mismatch, including Access Violation and No Match </i>
//    <loc> 4 </loc>
//  </qitem>
//  
//  <qitem> BusFault_IRQ
//    <name> BusFault </name>
//    <i> Bus Fault, Pre-Fetch-, Memory Access Fault, other address/memory related Fault </i>
//    <loc> 5 </loc>
//  </qitem>
//  
//  <qitem> UsageFault_IRQ
//    <name> UsageFault </name>
//    <i> Usage Fault, i.e. Undef Instruction, Illegal State Transition </i>
//    <loc> 6 </loc>
//  </qitem>
//  
//  <qitem> SVCall_IRQ
//    <name> SVCall </name>
//    <i> System Service Call via SVC instruction </i>
//    <loc> 11 </loc>
//  </qitem>
//  
//  <qitem> DebugMonitor_IRQ
//    <name> DebugMonitor </name>
//    <i> Debug Monitor </i>
//    <loc> 12 </loc>
//  </qitem>
//  
//  <qitem> PendSV_IRQ
//    <name> PendSV </name>
//    <i> Pendable request for system service </i>
//    <loc> 14 </loc>
//  </qitem>
//  
//  <qitem> SysTick_IRQ
//    <name> SysTick </name>
//    <i> System Tick Timer </i>
//    <loc> 15 </loc>
//  </qitem>
//  


// --------------------------  ADuCM302x Specific Interrupt Numbers  ------------------------------

//  <qitem> RTC1_EVT_IRQ
//    <name> RTC1_EVT </name>
//    <i> Event </i>
//    <loc> 16 </loc>
//  </qitem>
//  
//  <qitem> XINT_EVT0_IRQ
//    <name> XINT_EVT0 </name>
//    <i> External Wakeup Interrupt n </i>
//    <loc> 17 </loc>
//  </qitem>
//  
//  <qitem> XINT_EVT1_IRQ
//    <name> XINT_EVT1 </name>
//    <i> External Wakeup Interrupt n </i>
//    <loc> 18 </loc>
//  </qitem>
//  
//  <qitem> XINT_EVT2_IRQ
//    <name> XINT_EVT2 </name>
//    <i> External Wakeup Interrupt n </i>
//    <loc> 19 </loc>
//  </qitem>
//  
//  <qitem> XINT_EVT3_IRQ
//    <name> XINT_EVT3 </name>
//    <i> External Wakeup Interrupt n </i>
//    <loc> 20 </loc>
//  </qitem>
//  
//  <qitem> WDT_EXP_IRQ
//    <name> WDT_EXP </name>
//    <i> Expiration </i>
//    <loc> 21 </loc>
//  </qitem>
//  
//  <qitem> PMG0_VREG_OVR_IRQ
//    <name> PMG0_VREG_OVR </name>
//    <i> Voltage Regulator (VREG) Overvoltage </i>
//    <loc> 22 </loc>
//  </qitem>
//  
//  <qitem> PMG0_BATT_RANGE_IRQ
//    <name> PMG0_BATT_RANGE </name>
//    <i> Battery Voltage (VBAT) Out of Range </i>
//    <loc> 23 </loc>
//  </qitem>
//  
//  <qitem> RTC0_EVT_IRQ
//    <name> RTC0_EVT </name>
//    <i> Event </i>
//    <loc> 24 </loc>
//  </qitem>
//  
//  <qitem> SYS_GPIO_INTA_IRQ
//    <name> SYS_GPIO_INTA </name>
//    <i> GPIO Interrupt A </i>
//    <loc> 25 </loc>
//  </qitem>
//  
//  <qitem> SYS_GPIO_INTB_IRQ
//    <name> SYS_GPIO_INTB </name>
//    <i> GPIO Interrupt B </i>
//    <loc> 26 </loc>
//  </qitem>
//  
//  <qitem> TMR0_EVT_IRQ
//    <name> TMR0_EVT </name>
//    <i> Event </i>
//    <loc> 27 </loc>
//  </qitem>
//  
//  <qitem> TMR1_EVT_IRQ
//    <name> TMR1_EVT </name>
//    <i> Event </i>
//    <loc> 28 </loc>
//  </qitem>
//  
//  <qitem> UART_EVT_IRQ
//    <name> UART_EVT </name>
//    <i> Event </i>
//    <loc> 30 </loc>
//  </qitem>
//  
//  <qitem> SPI0_EVT_IRQ
//    <name> SPI0_EVT </name>
//    <i> Event </i>
//    <loc> 31 </loc>
//  </qitem>
//  
//  <qitem> SPI2_EVT_IRQ
//    <name> SPI2_EVT </name>
//    <i> Event </i>
//    <loc> 32 </loc>
//  </qitem>
//  
//  <qitem> I2C_SLV_EVT_IRQ
//    <name> I2C_SLV_EVT </name>
//    <i> Slave Event </i>
//    <loc> 33 </loc>
//  </qitem>
//  
//  <qitem> I2C_MST_EVT_IRQ
//    <name> I2C_MST_EVT </name>
//    <i> Master Event </i>
//    <loc> 34 </loc>
//  </qitem>
//  
//  <qitem> DMA_CHAN_ERR_IRQ
//    <name> DMA_CHAN_ERR </name>
//    <i> Channel Error </i>
//    <loc> 35 </loc>
//  </qitem>
//  
//  <qitem> DMA0_CH0_DONE_IRQ
//    <name> DMA0_CH0_DONE </name>
//    <i> Channel 0 Done </i>
//    <loc> 36 </loc>
//  </qitem>
//  
//  <qitem> DMA0_CH1_DONE_IRQ
//    <name> DMA0_CH1_DONE </name>
//    <i> Channel 1 Done </i>
//    <loc> 37 </loc>
//  </qitem>
//  
//  <qitem> DMA0_CH2_DONE_IRQ
//    <name> DMA0_CH2_DONE </name>
//    <i> Channel 2 Done </i>
//    <loc> 38 </loc>
//  </qitem>
//  
//  <qitem> DMA0_CH3_DONE_IRQ
//    <name> DMA0_CH3_DONE </name>
//    <i> Channel 3 Done </i>
//    <loc> 39 </loc>
//  </qitem>
//  
//  <qitem> DMA0_CH4_DONE_IRQ
//    <name> DMA0_CH4_DONE </name>
//    <i> Channel 4 Done </i>
//    <loc> 40 </loc>
//  </qitem>
//  
//  <qitem> DMA0_CH5_DONE_IRQ
//    <name> DMA0_CH5_DONE </name>
//    <i> Channel 5 Done </i>
//    <loc> 41 </loc>
//  </qitem>
//  
//  <qitem> DMA0_CH6_DONE_IRQ
//    <name> DMA0_CH6_DONE </name>
//    <i> Channel 6 Done </i>
//    <loc> 42 </loc>
//  </qitem>
//  
//  <qitem> DMA0_CH7_DONE_IRQ
//    <name> DMA0_CH7_DONE </name>
//    <i> Channel 7 Done </i>
//    <loc> 43 </loc>
//  </qitem>
//  
//  <qitem> DMA0_CH8_DONE_IRQ
//    <name> DMA0_CH8_DONE </name>
//    <i> Channel 8 Done </i>
//    <loc> 44 </loc>
//  </qitem>
//  
//  <qitem> DMA0_CH9_DONE_IRQ
//    <name> DMA0_CH9_DONE </name>
//    <i> Channel 9 Done </i>
//    <loc> 45 </loc>
//  </qitem>
//  
//  <qitem> DMA0_CH10_DONE_IRQ
//    <name> DMA0_CH10_DONE </name>
//    <i> Channel 10 Done </i>
//    <loc> 46 </loc>
//  </qitem>
//  
//  <qitem> DMA0_CH11_DONE_IRQ
//    <name> DMA0_CH11_DONE </name>
//    <i> Channel 11 Done </i>
//    <loc> 47 </loc>
//  </qitem>
//  
//  <qitem> DMA0_CH12_DONE_IRQ
//    <name> DMA0_CH12_DONE </name>
//    <i> Channel 12 Done </i>
//    <loc> 48 </loc>
//  </qitem>
//  
//  <qitem> DMA0_CH13_DONE_IRQ
//    <name> DMA0_CH13_DONE </name>
//    <i> Channel 13 Done </i>
//    <loc> 49 </loc>
//  </qitem>
//  
//  <qitem> DMA0_CH14_DONE_IRQ
//    <name> DMA0_CH14_DONE </name>
//    <i> Channel 14 Done </i>
//    <loc> 50 </loc>
//  </qitem>
//  
//  <qitem> DMA0_CH15_DONE_IRQ
//    <name> DMA0_CH15_DONE </name>
//    <i> Channel 15 Done </i>
//    <loc> 51 </loc>
//  </qitem>
//  
//  <qitem> SPORT_A_EVT_IRQ
//    <name> SPORT_A_EVT </name>
//    <i> Channel A Event </i>
//    <loc> 52 </loc>
//  </qitem>
//  
//  <qitem> SPORT_B_EVT_IRQ
//    <name> SPORT_B_EVT </name>
//    <i> Channel B Event </i>
//    <loc> 53 </loc>
//  </qitem>
//  
//  <qitem> CRYPT_EVT_IRQ
//    <name> CRYPT_EVT </name>
//    <i> Event </i>
//    <loc> 54 </loc>
//  </qitem>
//  
//  <qitem> DMA0_CH24_DONE_IRQ
//    <name> DMA0_CH24_DONE </name>
//    <i> Channel 24 Done </i>
//    <loc> 55 </loc>
//  </qitem>
//  
//  <qitem> TMR2_EVT_IRQ
//    <name> TMR2_EVT </name>
//    <i> Event </i>
//    <loc> 56 </loc>
//  </qitem>
//  
//  <qitem> CLKG_XTAL_OSC_EVT_IRQ
//    <name> CLKG_XTAL_OSC_EVT </name>
//    <i> Crystal Oscillator Event </i>
//    <loc> 57 </loc>
//  </qitem>
//  
//  <qitem> SPI1_EVT_IRQ
//    <name> SPI1_EVT </name>
//    <i> Event </i>
//    <loc> 58 </loc>
//  </qitem>
//  
//  <qitem> CLKG_PLL_EVT_IRQ
//    <name> CLKG_PLL_EVT </name>
//    <i> PLL Event </i>
//    <loc> 59 </loc>
//  </qitem>
//  
//  <qitem> RNG0_EVT_IRQ
//    <name> RNG0_EVT </name>
//    <i> Event </i>
//    <loc> 60 </loc>
//  </qitem>
//  
//  <qitem> BEEP_EVT_IRQ
//    <name> BEEP_EVT </name>
//    <i> Event </i>
//    <loc> 61 </loc>
//  </qitem>
//  
//  <qitem> ADC0_EVT_IRQ
//    <name> ADC0_EVT </name>
//    <i> Event </i>
//    <loc> 62 </loc>
//  </qitem>
//  
//  <qitem> DMA0_CH16_DONE_IRQ
//    <name> DMA0_CH16_DONE </name>
//    <i> Channel 16 Done </i>
//    <loc> 72 </loc>
//  </qitem>
//  
//  <qitem> DMA0_CH17_DONE_IRQ
//    <name> DMA0_CH17_DONE </name>
//    <i> Channel 17 Done </i>
//    <loc> 73 </loc>
//  </qitem>
//  
//  <qitem> DMA0_CH18_DONE_IRQ
//    <name> DMA0_CH18_DONE </name>
//    <i> Channel 18 Done </i>
//    <loc> 74 </loc>
//  </qitem>
//  
//  <qitem> DMA0_CH19_DONE_IRQ
//    <name> DMA0_CH19_DONE </name>
//    <i> Channel 19 Done </i>
//    <loc> 75 </loc>
//  </qitem>
//  
//  <qitem> DMA0_CH20_DONE_IRQ
//    <name> DMA0_CH20_DONE </name>
//    <i> Channel 20 Done </i>
//    <loc> 76 </loc>
//  </qitem>
//  
//  <qitem> DMA0_CH21_DONE_IRQ
//    <name> DMA0_CH21_DONE </name>
//    <i> Channel 21 Done </i>
//    <loc> 77 </loc>
//  </qitem>
//  
//  <qitem> DMA0_CH22_DONE_IRQ
//    <name> DMA0_CH22_DONE </name>
//    <i> Channel 22 Done </i>
//    <loc> 78 </loc>
//  </qitem>
//  
//  <qitem> DMA0_CH23_DONE_IRQ
//    <name> DMA0_CH23_DONE </name>
//    <i> Channel 23 Done </i>
//    <loc> 79 </loc>
//  </qitem>
//  
//  <irqtable> ADuCM302x_IRQTable
//    <name> ADuCM302x Interrupt Table </name>
//    <nvicPrioBits> 3 </nvicPrioBits>
//    <qitem> Reset_IRQ </qitem>
//    <qitem> NonMaskableInt_IRQ </qitem>
//    <qitem> HardFault_IRQ </qitem>
//    <qitem> MemoryManagement_IRQ </qitem>
//    <qitem> BusFault_IRQ </qitem>
//    <qitem> UsageFault_IRQ </qitem>
//    <qitem> SVCall_IRQ </qitem>
//    <qitem> DebugMonitor_IRQ </qitem>
//    <qitem> PendSV_IRQ </qitem>
//    <qitem> SysTick_IRQ </qitem>
//    <qitem> RTC1_EVT_IRQ </qitem>
//    <qitem> XINT_EVT0_IRQ </qitem>
//    <qitem> XINT_EVT1_IRQ </qitem>
//    <qitem> XINT_EVT2_IRQ </qitem>
//    <qitem> XINT_EVT3_IRQ </qitem>
//    <qitem> WDT_EXP_IRQ </qitem>
//    <qitem> PMG0_VREG_OVR_IRQ </qitem>
//    <qitem> PMG0_BATT_RANGE_IRQ </qitem>
//    <qitem> RTC0_EVT_IRQ </qitem>
//    <qitem> SYS_GPIO_INTA_IRQ </qitem>
//    <qitem> SYS_GPIO_INTB_IRQ </qitem>
//    <qitem> TMR0_EVT_IRQ </qitem>
//    <qitem> TMR1_EVT_IRQ </qitem>
//    <qitem> UART_EVT_IRQ </qitem>
//    <qitem> SPI0_EVT_IRQ </qitem>
//    <qitem> SPI2_EVT_IRQ </qitem>
//    <qitem> I2C_SLV_EVT_IRQ </qitem>
//    <qitem> I2C_MST_EVT_IRQ </qitem>
//    <qitem> DMA_CHAN_ERR_IRQ </qitem>
//    <qitem> DMA0_CH0_DONE_IRQ </qitem>
//    <qitem> DMA0_CH1_DONE_IRQ </qitem>
//    <qitem> DMA0_CH2_DONE_IRQ </qitem>
//    <qitem> DMA0_CH3_DONE_IRQ </qitem>
//    <qitem> DMA0_CH4_DONE_IRQ </qitem>
//    <qitem> DMA0_CH5_DONE_IRQ </qitem>
//    <qitem> DMA0_CH6_DONE_IRQ </qitem>
//    <qitem> DMA0_CH7_DONE_IRQ </qitem>
//    <qitem> DMA0_CH8_DONE_IRQ </qitem>
//    <qitem> DMA0_CH9_DONE_IRQ </qitem>
//    <qitem> DMA0_CH10_DONE_IRQ </qitem>
//    <qitem> DMA0_CH11_DONE_IRQ </qitem>
//    <qitem> DMA0_CH12_DONE_IRQ </qitem>
//    <qitem> DMA0_CH13_DONE_IRQ </qitem>
//    <qitem> DMA0_CH14_DONE_IRQ </qitem>
//    <qitem> DMA0_CH15_DONE_IRQ </qitem>
//    <qitem> SPORT_A_EVT_IRQ </qitem>
//    <qitem> SPORT_B_EVT_IRQ </qitem>
//    <qitem> CRYPT_EVT_IRQ </qitem>
//    <qitem> DMA0_CH24_DONE_IRQ </qitem>
//    <qitem> TMR2_EVT_IRQ </qitem>
//    <qitem> CLKG_XTAL_OSC_EVT_IRQ </qitem>
//    <qitem> SPI1_EVT_IRQ </qitem>
//    <qitem> CLKG_PLL_EVT_IRQ </qitem>
//    <qitem> RNG0_EVT_IRQ </qitem>
//    <qitem> BEEP_EVT_IRQ </qitem>
//    <qitem> ADC0_EVT_IRQ </qitem>
//    <qitem> DMA0_CH16_DONE_IRQ </qitem>
//    <qitem> DMA0_CH17_DONE_IRQ </qitem>
//    <qitem> DMA0_CH18_DONE_IRQ </qitem>
//    <qitem> DMA0_CH19_DONE_IRQ </qitem>
//    <qitem> DMA0_CH20_DONE_IRQ </qitem>
//    <qitem> DMA0_CH21_DONE_IRQ </qitem>
//    <qitem> DMA0_CH22_DONE_IRQ </qitem>
//    <qitem> DMA0_CH23_DONE_IRQ </qitem>
//  </irqtable>


// ------------------------------  Peripheral Menu: 'ADuCM302x'  ----------------------------------



// ------------------------------------------------------------------------------------------------
// -----                                       Main Menu                                      -----
// ------------------------------------------------------------------------------------------------

//  <b> ADC0
//    <m> ADC0 </m>
//  </b>
//  
//  <b> BEEP0
//    <m> BEEP0 </m>
//  </b>
//  
//  <b> BUSM0
//    <m> BUSM0 </m>
//  </b>
//  
//  <b> CLKG0_CLK
//    <m> CLKG0_CLK </m>
//  </b>
//  
//  <b> CLKG0_OSC
//    <m> CLKG0_OSC </m>
//  </b>
//  
//  <b> CRC0
//    <m> CRC0 </m>
//  </b>
//  
//  <b> CRYPT0
//    <m> CRYPT0 </m>
//  </b>
//  
//  <b> DMA0
//    <m> DMA0 </m>
//  </b>
//  
//  <b> FLCC0
//    <m> FLCC0 </m>
//  </b>
//  
//  <b> FLCC0_CACHE
//    <m> FLCC0_CACHE </m>
//  </b>
//  
//  <b> GPIO0
//    <m> GPIO0 </m>
//    <m> GPIO1 </m>
//    <m> GPIO2 </m>
//  </b>
//  
//  <b> I2C0
//    <m> I2C0 </m>
//  </b>
//  
//  <b> NVIC0
//    <m> NVIC0 </m>
//  </b>
//  
//  <b> PMG0
//    <m> PMG0 </m>
//  </b>
//  
//  <b> PMG0_TST
//    <m> PMG0_TST </m>
//  </b>
//  
//  <b> PTI0
//    <m> PTI0 </m>
//  </b>
//  
//  <b> RNG0
//    <m> RNG0 </m>
//  </b>
//  
//  <b> RTC0
//    <m> RTC0 </m>
//    <m> RTC1 </m>
//  </b>
//  
//  <b> SPI0
//    <m> SPI0 </m>
//    <m> SPI1 </m>
//    <m> SPI2 </m>
//  </b>
//  
//  <b> SPORT0
//    <m> SPORT0 </m>
//  </b>
//  
//  <b> SYS
//    <m> SYS </m>
//  </b>
//  
//  <b> TMR0
//    <m> TMR0 </m>
//    <m> TMR1 </m>
//    <m> TMR2 </m>
//  </b>
//  
//  <b> UART0
//    <m> UART0 </m>
//  </b>
//  
//  <b> WDT0
//    <m> WDT0 </m>
//  </b>
//  
//  <b> XINT0
//    <m> XINT0 </m>
//  </b>
//  
