  store 19 0
### Converting: val_copy 5 s3 
  val_copy 5 regB
  store regB 3
### Converting: val_copy s3 s1 
  load 3 regA
  val_copy regA regB
  store regB 1
### Converting: val_copy 10 s4 
  val_copy 10 regB
  store regB 4
### Converting: val_copy s4 s2 
  load 4 regA
  val_copy regA regB
  store regB 2
### Converting: test_less s1 s2 s5 
  load 1 regA
  load 2 regB
  test_less regA regB regC
  store regC 5
### Converting: out_int s5 
  load 5 regA
  out_int regA
### Converting: test_gtr s1 s2 s6 
  load 1 regA
  load 2 regB
  test_gtr regA regB regC
  store regC 6
### Converting: out_int s6 
  load 6 regA
  out_int regA
### Converting: test_equ s1 s2 s7 
  load 1 regA
  load 2 regB
  test_equ regA regB regC
  store regC 7
### Converting: out_int s7 
  load 7 regA
  out_int regA
### Converting: test_nequ s1 s2 s8 
  load 1 regA
  load 2 regB
  test_nequ regA regB regC
  store regC 8
### Converting: out_int s8 
  load 8 regA
  out_int regA
### Converting: test_lte s1 s2 s9 
  load 1 regA
  load 2 regB
  test_lte regA regB regC
  store regC 9
### Converting: out_int s9 
  load 9 regA
  out_int regA
### Converting: test_gte s1 s2 s10 
  load 1 regA
  load 2 regB
  test_gte regA regB regC
  store regC 10
### Converting: out_int s10 
  load 10 regA
  out_int regA
### Converting: out_char '\n'           # End print statements with a newline.
  out_char '\n'
### Converting: val_copy 2 s11 
  val_copy 2 regB
  store regB 11
### Converting: mult s1 s11 s12 
  load 1 regA
  load 11 regB
  mult regA regB regC
  store regC 12
### Converting: val_copy s12 s1 
  load 12 regA
  val_copy regA regB
  store regB 1
### Converting: test_less s1 s2 s13 
  load 1 regA
  load 2 regB
  test_less regA regB regC
  store regC 13
### Converting: out_int s13 
  load 13 regA
  out_int regA
### Converting: test_gtr s1 s2 s14 
  load 1 regA
  load 2 regB
  test_gtr regA regB regC
  store regC 14
### Converting: out_int s14 
  load 14 regA
  out_int regA
### Converting: test_equ s1 s2 s15 
  load 1 regA
  load 2 regB
  test_equ regA regB regC
  store regC 15
### Converting: out_int s15 
  load 15 regA
  out_int regA
### Converting: test_nequ s1 s2 s16 
  load 1 regA
  load 2 regB
  test_nequ regA regB regC
  store regC 16
### Converting: out_int s16 
  load 16 regA
  out_int regA
### Converting: test_lte s1 s2 s17 
  load 1 regA
  load 2 regB
  test_lte regA regB regC
  store regC 17
### Converting: out_int s17 
  load 17 regA
  out_int regA
### Converting: test_gte s1 s2 s18 
  load 1 regA
  load 2 regB
  test_gte regA regB regC
  store regC 18
### Converting: out_int s18 
  load 18 regA
  out_int regA
### Converting: out_char '\n'           # End print statements with a newline.
  out_char '\n'
