#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Fri Aug 09 12:58:00 2019
# Process ID: 1664
# Current directory: G:/my_project_reader/archived_pro
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7136 G:\my_project_reader\archived_pro\archived_pro.xpr
# Log file: G:/my_project_reader/archived_pro/vivado.log
# Journal file: G:/my_project_reader/archived_pro\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/my_project_reader/archived_pro/archived_pro.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.1/data/ip'.
update_compile_order -fileset sources_1
remove_files G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_timestamp.v
file delete -force G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_timestamp.v
remove_files G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/bcd_decoder.v
file delete -force G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/bcd_decoder.v
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'irig_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/my_project_reader/archived_pro/archived_pro.sim/sim_1/behav'
"xvlog -m64 --relax -prj irig_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_irig
WARNING: [VRFC 10-1315] redeclaration of ansi port pps is not allowed [G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_state.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/new/irig_symbol_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irig_symbol_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irig
INFO: [VRFC 10-2458] undeclared symbol start_of_symbl, assumed default net type wire [G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig.v:53]
INFO: [VRFC 10-2458] undeclared symbol end_of_symbl, assumed default net type wire [G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/my_project_reader/archived_pro/archived_pro.srcs/sim_1/new/irig_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irig_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/my_project_reader/archived_pro/archived_pro.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/my_project_reader/archived_pro/archived_pro.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto fffe4df10e0749d281cde0bfc55c3cd5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot irig_testbench_behav xil_defaultlib.irig_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port ts_sec_day on this module [G:/my_project_reader/archived_pro/archived_pro.srcs/sim_1/new/irig_testbench.v:53]
ERROR: [VRFC 10-426] cannot find port ts_second on this module [G:/my_project_reader/archived_pro/archived_pro.srcs/sim_1/new/irig_testbench.v:62]
ERROR: [VRFC 10-426] cannot find port ts_minute on this module [G:/my_project_reader/archived_pro/archived_pro.srcs/sim_1/new/irig_testbench.v:63]
ERROR: [VRFC 10-426] cannot find port ts_hour on this module [G:/my_project_reader/archived_pro/archived_pro.srcs/sim_1/new/irig_testbench.v:64]
ERROR: [VRFC 10-426] cannot find port ts_day on this module [G:/my_project_reader/archived_pro/archived_pro.srcs/sim_1/new/irig_testbench.v:65]
ERROR: [VRFC 10-426] cannot find port ts_year on this module [G:/my_project_reader/archived_pro/archived_pro.srcs/sim_1/new/irig_testbench.v:66]
ERROR: [VRFC 10-426] cannot find port ts_sec_day on this module [G:/my_project_reader/archived_pro/archived_pro.srcs/sim_1/new/irig_testbench.v:67]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port state_out [G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig.v:86]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'G:/my_project_reader/archived_pro/archived_pro.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'G:/my_project_reader/archived_pro/archived_pro.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'irig_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/my_project_reader/archived_pro/archived_pro.sim/sim_1/behav'
"xvlog -m64 --relax -prj irig_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_irig
WARNING: [VRFC 10-1315] redeclaration of ansi port pps is not allowed [G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_state.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/new/irig_symbol_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irig_symbol_decode
ERROR: [VRFC 10-1412] syntax error near reg [G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/new/irig_symbol_decode.v:46]
ERROR: [VRFC 10-1412] syntax error near <= [G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/new/irig_symbol_decode.v:59]
ERROR: [VRFC 10-91] end_of_symbl is not declared [G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/new/irig_symbol_decode.v:104]
ERROR: [VRFC 10-91] end_of_symbl is not declared [G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/new/irig_symbol_decode.v:107]
ERROR: [VRFC 10-91] end_of_symbl is not declared [G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/new/irig_symbol_decode.v:122]
ERROR: [VRFC 10-91] end_of_symbl is not declared [G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/new/irig_symbol_decode.v:123]
ERROR: [VRFC 10-91] end_of_symbl is not declared [G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/new/irig_symbol_decode.v:124]
ERROR: [VRFC 10-91] end_of_symbl is not declared [G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/new/irig_symbol_decode.v:126]
ERROR: [VRFC 10-1040] module irig_symbol_decode ignored due to previous errors [G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/new/irig_symbol_decode.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'G:/my_project_reader/archived_pro/archived_pro.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'G:/my_project_reader/archived_pro/archived_pro.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'irig_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/my_project_reader/archived_pro/archived_pro.sim/sim_1/behav'
"xvlog -m64 --relax -prj irig_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_irig
WARNING: [VRFC 10-1315] redeclaration of ansi port pps is not allowed [G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_state.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/new/irig_symbol_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irig_symbol_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irig
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/my_project_reader/archived_pro/archived_pro.srcs/sim_1/new/irig_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irig_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/my_project_reader/archived_pro/archived_pro.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/my_project_reader/archived_pro/archived_pro.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto fffe4df10e0749d281cde0bfc55c3cd5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot irig_testbench_behav xil_defaultlib.irig_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port ts_sec_day on this module [G:/my_project_reader/archived_pro/archived_pro.srcs/sim_1/new/irig_testbench.v:53]
ERROR: [VRFC 10-426] cannot find port ts_second on this module [G:/my_project_reader/archived_pro/archived_pro.srcs/sim_1/new/irig_testbench.v:62]
ERROR: [VRFC 10-426] cannot find port ts_minute on this module [G:/my_project_reader/archived_pro/archived_pro.srcs/sim_1/new/irig_testbench.v:63]
ERROR: [VRFC 10-426] cannot find port ts_hour on this module [G:/my_project_reader/archived_pro/archived_pro.srcs/sim_1/new/irig_testbench.v:64]
ERROR: [VRFC 10-426] cannot find port ts_day on this module [G:/my_project_reader/archived_pro/archived_pro.srcs/sim_1/new/irig_testbench.v:65]
ERROR: [VRFC 10-426] cannot find port ts_year on this module [G:/my_project_reader/archived_pro/archived_pro.srcs/sim_1/new/irig_testbench.v:66]
ERROR: [VRFC 10-426] cannot find port ts_sec_day on this module [G:/my_project_reader/archived_pro/archived_pro.srcs/sim_1/new/irig_testbench.v:67]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port state_out [G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig.v:86]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'G:/my_project_reader/archived_pro/archived_pro.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'G:/my_project_reader/archived_pro/archived_pro.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'irig_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/my_project_reader/archived_pro/archived_pro.sim/sim_1/behav'
"xvlog -m64 --relax -prj irig_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_irig
WARNING: [VRFC 10-1315] redeclaration of ansi port pps is not allowed [G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_state.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/new/irig_symbol_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irig_symbol_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irig
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/my_project_reader/archived_pro/archived_pro.srcs/sim_1/new/irig_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irig_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/my_project_reader/archived_pro/archived_pro.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/my_project_reader/archived_pro/archived_pro.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto fffe4df10e0749d281cde0bfc55c3cd5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot irig_testbench_behav xil_defaultlib.irig_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port ts_sec_day on this module [G:/my_project_reader/archived_pro/archived_pro.srcs/sim_1/new/irig_testbench.v:53]
ERROR: [VRFC 10-426] cannot find port ts_second on this module [G:/my_project_reader/archived_pro/archived_pro.srcs/sim_1/new/irig_testbench.v:62]
ERROR: [VRFC 10-426] cannot find port ts_minute on this module [G:/my_project_reader/archived_pro/archived_pro.srcs/sim_1/new/irig_testbench.v:63]
ERROR: [VRFC 10-426] cannot find port ts_hour on this module [G:/my_project_reader/archived_pro/archived_pro.srcs/sim_1/new/irig_testbench.v:64]
ERROR: [VRFC 10-426] cannot find port ts_day on this module [G:/my_project_reader/archived_pro/archived_pro.srcs/sim_1/new/irig_testbench.v:65]
ERROR: [VRFC 10-426] cannot find port ts_year on this module [G:/my_project_reader/archived_pro/archived_pro.srcs/sim_1/new/irig_testbench.v:66]
ERROR: [VRFC 10-426] cannot find port ts_sec_day on this module [G:/my_project_reader/archived_pro/archived_pro.srcs/sim_1/new/irig_testbench.v:67]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port state_out [G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig.v:86]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'G:/my_project_reader/archived_pro/archived_pro.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'G:/my_project_reader/archived_pro/archived_pro.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'irig_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/my_project_reader/archived_pro/archived_pro.sim/sim_1/behav'
"xvlog -m64 --relax -prj irig_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_irig
WARNING: [VRFC 10-1315] redeclaration of ansi port pps is not allowed [G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_state.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/new/irig_symbol_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irig_symbol_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irig
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/my_project_reader/archived_pro/archived_pro.srcs/sim_1/new/irig_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irig_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/my_project_reader/archived_pro/archived_pro.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/my_project_reader/archived_pro/archived_pro.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto fffe4df10e0749d281cde0bfc55c3cd5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot irig_testbench_behav xil_defaultlib.irig_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port state_out [G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig.v:86]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig.v" Line 12. Module irig doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_state.v" Line 1. Module state_irig doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig.v" Line 12. Module irig doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_state.v" Line 1. Module state_irig doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.irig_symbol_decode
Compiling module xil_defaultlib.state_irig
Compiling module xil_defaultlib.irig
Compiling module xil_defaultlib.irig_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot irig_testbench_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source G:/my_project_reader/archived_pro/archived_pro.sim/sim_1/behav/xsim.dir/irig_testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Aug 09 13:22:23 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/my_project_reader/archived_pro/archived_pro.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "irig_testbench_behav -key {Behavioral:sim_1:Functional:irig_testbench} -tclbatch {irig_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source irig_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 20s
INFO: [USF-XSim-96] XSim completed. Design snapshot 'irig_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20s
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 882.695 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'irig_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/my_project_reader/archived_pro/archived_pro.sim/sim_1/behav'
"xvlog -m64 --relax -prj irig_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_irig
WARNING: [VRFC 10-1315] redeclaration of ansi port pps is not allowed [G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_state.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/new/irig_symbol_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irig_symbol_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irig
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/my_project_reader/archived_pro/archived_pro.srcs/sim_1/new/irig_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irig_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/my_project_reader/archived_pro/archived_pro.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/my_project_reader/archived_pro/archived_pro.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto fffe4df10e0749d281cde0bfc55c3cd5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot irig_testbench_behav xil_defaultlib.irig_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port state_out [G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig.v:86]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig.v" Line 12. Module irig doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_state.v" Line 1. Module state_irig doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig.v" Line 12. Module irig doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_state.v" Line 1. Module state_irig doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.irig_symbol_decode
Compiling module xil_defaultlib.state_irig
Compiling module xil_defaultlib.irig
Compiling module xil_defaultlib.irig_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot irig_testbench_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source G:/my_project_reader/archived_pro/archived_pro.sim/sim_1/behav/xsim.dir/irig_testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Aug 09 13:25:32 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/my_project_reader/archived_pro/archived_pro.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "irig_testbench_behav -key {Behavioral:sim_1:Functional:irig_testbench} -tclbatch {irig_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source irig_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 20s
INFO: [USF-XSim-96] XSim completed. Design snapshot 'irig_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20s
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'irig_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/my_project_reader/archived_pro/archived_pro.sim/sim_1/behav'
"xvlog -m64 --relax -prj irig_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_irig
WARNING: [VRFC 10-1315] redeclaration of ansi port pps is not allowed [G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_state.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/new/irig_symbol_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irig_symbol_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irig
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/my_project_reader/archived_pro/archived_pro.srcs/sim_1/new/irig_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irig_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/my_project_reader/archived_pro/archived_pro.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/my_project_reader/archived_pro/archived_pro.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto fffe4df10e0749d281cde0bfc55c3cd5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot irig_testbench_behav xil_defaultlib.irig_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port state_out [G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig.v:86]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig.v" Line 12. Module irig doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_state.v" Line 1. Module state_irig doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig.v" Line 12. Module irig doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_state.v" Line 1. Module state_irig doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.irig_symbol_decode
Compiling module xil_defaultlib.state_irig
Compiling module xil_defaultlib.irig
Compiling module xil_defaultlib.irig_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot irig_testbench_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source G:/my_project_reader/archived_pro/archived_pro.sim/sim_1/behav/xsim.dir/irig_testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Aug 09 13:27:35 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/my_project_reader/archived_pro/archived_pro.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "irig_testbench_behav -key {Behavioral:sim_1:Functional:irig_testbench} -tclbatch {irig_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source irig_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 20s
INFO: [USF-XSim-96] XSim completed. Design snapshot 'irig_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20s
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'irig_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/my_project_reader/archived_pro/archived_pro.sim/sim_1/behav'
"xvlog -m64 --relax -prj irig_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_irig
WARNING: [VRFC 10-1315] redeclaration of ansi port pps is not allowed [G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_state.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/new/irig_symbol_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irig_symbol_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irig
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/my_project_reader/archived_pro/archived_pro.srcs/sim_1/new/irig_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irig_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/my_project_reader/archived_pro/archived_pro.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/my_project_reader/archived_pro/archived_pro.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto fffe4df10e0749d281cde0bfc55c3cd5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot irig_testbench_behav xil_defaultlib.irig_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port state_out [G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig.v:86]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig.v" Line 12. Module irig doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_state.v" Line 1. Module state_irig doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig.v" Line 12. Module irig doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_state.v" Line 1. Module state_irig doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.irig_symbol_decode
Compiling module xil_defaultlib.state_irig
Compiling module xil_defaultlib.irig
Compiling module xil_defaultlib.irig_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot irig_testbench_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source G:/my_project_reader/archived_pro/archived_pro.sim/sim_1/behav/xsim.dir/irig_testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Aug 09 13:30:46 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/my_project_reader/archived_pro/archived_pro.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "irig_testbench_behav -key {Behavioral:sim_1:Functional:irig_testbench} -tclbatch {irig_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source irig_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 20s
INFO: [USF-XSim-96] XSim completed. Design snapshot 'irig_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20s
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'irig_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/my_project_reader/archived_pro/archived_pro.sim/sim_1/behav'
"xvlog -m64 --relax -prj irig_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_irig
WARNING: [VRFC 10-1315] redeclaration of ansi port pps is not allowed [G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_state.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/new/irig_symbol_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irig_symbol_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irig
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/my_project_reader/archived_pro/archived_pro.srcs/sim_1/new/irig_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irig_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/my_project_reader/archived_pro/archived_pro.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/my_project_reader/archived_pro/archived_pro.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto fffe4df10e0749d281cde0bfc55c3cd5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot irig_testbench_behav xil_defaultlib.irig_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port state_out [G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig.v:86]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig.v" Line 12. Module irig doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_state.v" Line 1. Module state_irig doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig.v" Line 12. Module irig doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_state.v" Line 1. Module state_irig doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.irig_symbol_decode
Compiling module xil_defaultlib.state_irig
Compiling module xil_defaultlib.irig
Compiling module xil_defaultlib.irig_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot irig_testbench_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source G:/my_project_reader/archived_pro/archived_pro.sim/sim_1/behav/xsim.dir/irig_testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Aug 09 13:34:49 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/my_project_reader/archived_pro/archived_pro.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "irig_testbench_behav -key {Behavioral:sim_1:Functional:irig_testbench} -tclbatch {irig_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source irig_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 20s
INFO: [USF-XSim-96] XSim completed. Design snapshot 'irig_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20s
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'irig_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/my_project_reader/archived_pro/archived_pro.sim/sim_1/behav'
"xvlog -m64 --relax -prj irig_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_irig
WARNING: [VRFC 10-1315] redeclaration of ansi port pps is not allowed [G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_state.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/new/irig_symbol_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irig_symbol_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irig
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/my_project_reader/archived_pro/archived_pro.srcs/sim_1/new/irig_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irig_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/my_project_reader/archived_pro/archived_pro.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/my_project_reader/archived_pro/archived_pro.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto fffe4df10e0749d281cde0bfc55c3cd5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot irig_testbench_behav xil_defaultlib.irig_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port state_out [G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig.v:86]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig.v" Line 12. Module irig doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_state.v" Line 1. Module state_irig doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig.v" Line 12. Module irig doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_state.v" Line 1. Module state_irig doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.irig_symbol_decode
Compiling module xil_defaultlib.state_irig
Compiling module xil_defaultlib.irig
Compiling module xil_defaultlib.irig_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot irig_testbench_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source G:/my_project_reader/archived_pro/archived_pro.sim/sim_1/behav/xsim.dir/irig_testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Aug 09 13:39:14 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/my_project_reader/archived_pro/archived_pro.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "irig_testbench_behav -key {Behavioral:sim_1:Functional:irig_testbench} -tclbatch {irig_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source irig_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 20s
INFO: [USF-XSim-96] XSim completed. Design snapshot 'irig_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20s
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Aug 09 13:42:15 2019...
