<HTML>
<HEAD><TITLE>References for On-Chip Serial Links SRC Proposal</TITLE></HEAD>
<body>
<h1>References for On-Chip Serial Links SRC Proposal </h1>
<hr>

<ol>
<li><p> D. Liu, et al., "Power consumption estimation in CMOS VLSI chips,"
IEEE J. Solid-State Circuits, Volume 29, pp. 663-670, June, 1994.
</p>
<li><p>  A. Deutsch, G. V. Kopcsay, C. W. Surovic, B. J. Rubin, L. M. Terman, Jr., R. P. Dunne,
T. A. Gallo, and R. H. Dennard, "Modelling and characterization of long on-chip interconnections
for high-performance microprocessors," IBM Journal of Research and Development, Volume 39,
pages 547-567, 1995.
</p>
<li><p> K. Shepard and Zhong Tian, "Return-Limited Inductances:  A Practical Approach to On-Chip
Inductance Extraction," Proceedings of the Custom Integrated Circuits Conference, 1999.
</p>
<li><p> K. Shepard and Zhong Tian, "Return-Limited Inductances:  A Practical Approach to On-Chip
Inductance Extraction," IEEE Transactions on CAD, April, 2000.
</p>
<li><p> H. Zhang, V. George, and J. M. Rabaey, "Low-swing on-chip signalling techniques: effectiveness
and robustness," IEEE Transactions on VLSI, June, 2000.
</p>
<li><p> R. Mooney, C. Dike, and S. Borkar, "A 900Mb/s bidirectional signaling scheme,"
Proceedings of the ISSCC, 1995, pp. 38.
</p>
<li><p> J. H. Quigley, J. S. Caravella, and W. J. Neil, "Current mode transceiver logic, (CMTL)
for reduced swing CMOS, chip-to-chp communication," 1993.
</p>
<li><p> R. Farjad-Rad, C.-K. K. Yang, M. Horowitz, and T. Lee, "A 0.4-um CMOS 10-Gb/s 4-PAM pre-emphasis
serial link transmitter," VLSI Symposium, 1998, pp. 198-199.
</p>
</ol>
</body>
</html>
