#-----------------------------------------------------------
# Vivado v2016.3_sdx (64-bit)
# SW Build 1721784 on Tue Nov 29 22:12:44 MST 2016
# IP Build 1720686 on Mon Nov 28 12:39:17 MST 2016
# Start of session at: Sat May 13 00:53:55 2017
# Process ID: 8792
# Current directory: D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/sd_accel_ocl_block_0_0_synth_1
# Command line: vivado.exe -log sd_accel_ocl_block_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sd_accel_ocl_block_0_0.tcl
# Log file: D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/sd_accel_ocl_block_0_0_synth_1/sd_accel_ocl_block_0_0.vds
# Journal file: D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/sd_accel_ocl_block_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Xilinx/SDx/2016.3/Vivado/scripts/init.tcl'
16 Beta devices matching pattern found, 16 enabled.
Loaded SDSoC Platform Tcl Library
source sd_accel_ocl_block_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 371.047 ; gain = 161.109
INFO: [Synth 8-638] synthesizing module 'sd_accel_ocl_block_0_0' [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_ocl_block_0_0/synth/sd_accel_ocl_block_0_0.vhd:121]
INFO: [Synth 8-638] synthesizing module 'bd_4831' [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_ocl_block_0_0/bd_0/hdl/bd_4831.vhd:1035]
INFO: [Synth 8-638] synthesizing module 'bd_4831_kernel_0_0' [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/sd_accel_ocl_block_0_0_synth_1/.Xil/Vivado-8792-SakinderLaptop1/realtime/bd_4831_kernel_0_0_stub.vhdl:66]
INFO: [Synth 8-638] synthesizing module 'bd_4831_m_axi_interconnect_M_AXI_0' [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_ocl_block_0_0/bd_0/hdl/bd_4831.vhd:571]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_19YR775' [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_ocl_block_0_0/bd_0/hdl/bd_4831.vhd:192]
INFO: [Synth 8-638] synthesizing module 'bd_4831_s00_regslice_0' [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/sd_accel_ocl_block_0_0_synth_1/.Xil/Vivado-8792-SakinderLaptop1/realtime/bd_4831_s00_regslice_0_stub.vhdl:83]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_19YR775' (1#1) [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_ocl_block_0_0/bd_0/hdl/bd_4831.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'bd_4831_m_axi_interconnect_M_AXI_0' (2#1) [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_ocl_block_0_0/bd_0/hdl/bd_4831.vhd:571]
INFO: [Synth 8-638] synthesizing module 'bd_4831_master_bridge_0_0' [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/sd_accel_ocl_block_0_0_synth_1/.Xil/Vivado-8792-SakinderLaptop1/realtime/bd_4831_master_bridge_0_0_stub.vhdl:87]
INFO: [Synth 8-638] synthesizing module 'bd_4831_s_axi_interconnect_0_0' [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_ocl_block_0_0/bd_0/hdl/bd_4831.vhd:842]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_17SSRD8' [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_ocl_block_0_0/bd_0/hdl/bd_4831.vhd:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_17SSRD8' (3#1) [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_ocl_block_0_0/bd_0/hdl/bd_4831.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'bd_4831_s_axi_interconnect_0_0' (4#1) [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_ocl_block_0_0/bd_0/hdl/bd_4831.vhd:842]
INFO: [Synth 8-638] synthesizing module 'bd_4831_slave_bridge_0' [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/sd_accel_ocl_block_0_0_synth_1/.Xil/Vivado-8792-SakinderLaptop1/realtime/bd_4831_slave_bridge_0_stub.vhdl:55]
INFO: [Synth 8-638] synthesizing module 'bd_4831_sys_reset_0' [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/sd_accel_ocl_block_0_0_synth_1/.Xil/Vivado-8792-SakinderLaptop1/realtime/bd_4831_sys_reset_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'bd_4831' (5#1) [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_ocl_block_0_0/bd_0/hdl/bd_4831.vhd:1035]
INFO: [Synth 8-256] done synthesizing module 'sd_accel_ocl_block_0_0' (6#1) [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_ocl_block_0_0/synth/sd_accel_ocl_block_0_0.vhd:121]
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 410.348 ; gain = 200.410
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 410.348 ; gain = 200.410
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 665.727 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 665.727 ; gain = 455.789
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 665.727 ; gain = 455.789
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 665.727 ; gain = 455.789
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 665.727 ; gain = 455.789
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 665.727 ; gain = 455.789
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 665.727 ; gain = 455.789
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 665.727 ; gain = 455.789
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 674.340 ; gain = 464.402
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 674.340 ; gain = 464.402
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 674.340 ; gain = 464.402
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 674.340 ; gain = 464.402
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 674.340 ; gain = 464.402
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 674.340 ; gain = 464.402
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 674.340 ; gain = 464.402

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |bd_4831_kernel_0_0_bbox        |     1|
|2     |bd_4831_master_bridge_0_0_bbox |     1|
|3     |bd_4831_s00_regslice_0_bbox    |     1|
|4     |bd_4831_slave_bridge_0_bbox    |     1|
|5     |bd_4831_sys_reset_0_bbox       |     1|
+------+-------------------------------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 674.340 ; gain = 464.402
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 707.953 ; gain = 417.180
