

================================================================
== Vitis HLS Report for 'ClefiaDoubleSwap'
================================================================
* Date:           Wed Dec  7 16:29:40 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.644 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       20|       44|  0.200 us|  0.440 us|   20|   44|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%lk_addr = getelementptr i8 %lk, i64 0, i64 0" [clefia.c:242]   --->   Operation 13 'getelementptr' 'lk_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%t = alloca i64 1" [clefia.c:244]   --->   Operation 14 'alloca' 't' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 15 [2/2] (2.32ns)   --->   "%lk_load = load i4 %lk_addr" [clefia.c:246]   --->   Operation 15 'load' 'lk_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 16 [1/2] (2.32ns)   --->   "%lk_load = load i4 %lk_addr" [clefia.c:246]   --->   Operation 16 'load' 'lk_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln246 = trunc i8 %lk_load" [clefia.c:246]   --->   Operation 17 'trunc' 'trunc_ln246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%lk_addr_16 = getelementptr i8 %lk, i64 0, i64 1" [clefia.c:246]   --->   Operation 18 'getelementptr' 'lk_addr_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (2.32ns)   --->   "%lk_load_1 = load i4 %lk_addr_16" [clefia.c:246]   --->   Operation 19 'load' 'lk_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%lk_addr_17 = getelementptr i8 %lk, i64 0, i64 2" [clefia.c:247]   --->   Operation 20 'getelementptr' 'lk_addr_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (2.32ns)   --->   "%lk_load_2 = load i4 %lk_addr_17" [clefia.c:247]   --->   Operation 21 'load' 'lk_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_s = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load, i32 1, i32 7" [clefia.c:255]   --->   Operation 22 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.64>
ST_3 : Operation 23 [1/2] (2.32ns)   --->   "%lk_load_1 = load i4 %lk_addr_16" [clefia.c:246]   --->   Operation 23 'load' 'lk_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_1, i32 1, i32 7" [clefia.c:246]   --->   Operation 24 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%or_ln16 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln246, i7 %lshr_ln" [clefia.c:246]   --->   Operation 25 'bitconcatenate' 'or_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%t_addr = getelementptr i8 %t, i64 0, i64 0" [clefia.c:246]   --->   Operation 26 'getelementptr' 't_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (2.32ns)   --->   "%store_ln246 = store i8 %or_ln16, i4 %t_addr" [clefia.c:246]   --->   Operation 27 'store' 'store_ln246' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln247 = trunc i8 %lk_load_1" [clefia.c:247]   --->   Operation 28 'trunc' 'trunc_ln247' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/2] (2.32ns)   --->   "%lk_load_2 = load i4 %lk_addr_17" [clefia.c:247]   --->   Operation 29 'load' 'lk_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_2, i32 1, i32 7" [clefia.c:247]   --->   Operation 30 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%or_ln17 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln247, i7 %lshr_ln1" [clefia.c:247]   --->   Operation 31 'bitconcatenate' 'or_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%t_addr_1 = getelementptr i8 %t, i64 0, i64 1" [clefia.c:247]   --->   Operation 32 'getelementptr' 't_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (2.32ns)   --->   "%store_ln247 = store i8 %or_ln17, i4 %t_addr_1" [clefia.c:247]   --->   Operation 33 'store' 'store_ln247' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln248 = trunc i8 %lk_load_2" [clefia.c:248]   --->   Operation 34 'trunc' 'trunc_ln248' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%lk_addr_18 = getelementptr i8 %lk, i64 0, i64 3" [clefia.c:248]   --->   Operation 35 'getelementptr' 'lk_addr_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (2.32ns)   --->   "%lk_load_3 = load i4 %lk_addr_18" [clefia.c:248]   --->   Operation 36 'load' 'lk_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%lk_addr_19 = getelementptr i8 %lk, i64 0, i64 4" [clefia.c:249]   --->   Operation 37 'getelementptr' 'lk_addr_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [2/2] (2.32ns)   --->   "%lk_load_4 = load i4 %lk_addr_19" [clefia.c:249]   --->   Operation 38 'load' 'lk_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 4.64>
ST_4 : Operation 39 [1/2] (2.32ns)   --->   "%lk_load_3 = load i4 %lk_addr_18" [clefia.c:248]   --->   Operation 39 'load' 'lk_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_3, i32 1, i32 7" [clefia.c:248]   --->   Operation 40 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%or_ln18 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln248, i7 %lshr_ln2" [clefia.c:248]   --->   Operation 41 'bitconcatenate' 'or_ln18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%t_addr_2 = getelementptr i8 %t, i64 0, i64 2" [clefia.c:248]   --->   Operation 42 'getelementptr' 't_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (2.32ns)   --->   "%store_ln248 = store i8 %or_ln18, i4 %t_addr_2" [clefia.c:248]   --->   Operation 43 'store' 'store_ln248' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln249 = trunc i8 %lk_load_3" [clefia.c:249]   --->   Operation 44 'trunc' 'trunc_ln249' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/2] (2.32ns)   --->   "%lk_load_4 = load i4 %lk_addr_19" [clefia.c:249]   --->   Operation 45 'load' 'lk_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_4, i32 1, i32 7" [clefia.c:249]   --->   Operation 46 'partselect' 'lshr_ln3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%or_ln19 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln249, i7 %lshr_ln3" [clefia.c:249]   --->   Operation 47 'bitconcatenate' 'or_ln19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%t_addr_3 = getelementptr i8 %t, i64 0, i64 3" [clefia.c:249]   --->   Operation 48 'getelementptr' 't_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (2.32ns)   --->   "%store_ln249 = store i8 %or_ln19, i4 %t_addr_3" [clefia.c:249]   --->   Operation 49 'store' 'store_ln249' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln250 = trunc i8 %lk_load_4" [clefia.c:250]   --->   Operation 50 'trunc' 'trunc_ln250' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%lk_addr_20 = getelementptr i8 %lk, i64 0, i64 5" [clefia.c:250]   --->   Operation 51 'getelementptr' 'lk_addr_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [2/2] (2.32ns)   --->   "%lk_load_5 = load i4 %lk_addr_20" [clefia.c:250]   --->   Operation 52 'load' 'lk_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%lk_addr_21 = getelementptr i8 %lk, i64 0, i64 6" [clefia.c:251]   --->   Operation 53 'getelementptr' 'lk_addr_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [2/2] (2.32ns)   --->   "%lk_load_6 = load i4 %lk_addr_21" [clefia.c:251]   --->   Operation 54 'load' 'lk_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 4.64>
ST_5 : Operation 55 [1/2] (2.32ns)   --->   "%lk_load_5 = load i4 %lk_addr_20" [clefia.c:250]   --->   Operation 55 'load' 'lk_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_5, i32 1, i32 7" [clefia.c:250]   --->   Operation 56 'partselect' 'lshr_ln4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%or_ln20 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln250, i7 %lshr_ln4" [clefia.c:250]   --->   Operation 57 'bitconcatenate' 'or_ln20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%t_addr_4 = getelementptr i8 %t, i64 0, i64 4" [clefia.c:250]   --->   Operation 58 'getelementptr' 't_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (2.32ns)   --->   "%store_ln250 = store i8 %or_ln20, i4 %t_addr_4" [clefia.c:250]   --->   Operation 59 'store' 'store_ln250' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln251 = trunc i8 %lk_load_5" [clefia.c:251]   --->   Operation 60 'trunc' 'trunc_ln251' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/2] (2.32ns)   --->   "%lk_load_6 = load i4 %lk_addr_21" [clefia.c:251]   --->   Operation 61 'load' 'lk_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_6, i32 1, i32 7" [clefia.c:251]   --->   Operation 62 'partselect' 'lshr_ln5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%or_ln21 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln251, i7 %lshr_ln5" [clefia.c:251]   --->   Operation 63 'bitconcatenate' 'or_ln21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%t_addr_5 = getelementptr i8 %t, i64 0, i64 5" [clefia.c:251]   --->   Operation 64 'getelementptr' 't_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (2.32ns)   --->   "%store_ln251 = store i8 %or_ln21, i4 %t_addr_5" [clefia.c:251]   --->   Operation 65 'store' 'store_ln251' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln252 = trunc i8 %lk_load_6" [clefia.c:252]   --->   Operation 66 'trunc' 'trunc_ln252' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%lk_addr_22 = getelementptr i8 %lk, i64 0, i64 7" [clefia.c:252]   --->   Operation 67 'getelementptr' 'lk_addr_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [2/2] (2.32ns)   --->   "%lk_load_7 = load i4 %lk_addr_22" [clefia.c:252]   --->   Operation 68 'load' 'lk_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%lk_addr_23 = getelementptr i8 %lk, i64 0, i64 15" [clefia.c:253]   --->   Operation 69 'getelementptr' 'lk_addr_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [2/2] (2.32ns)   --->   "%lk_load_8 = load i4 %lk_addr_23" [clefia.c:253]   --->   Operation 70 'load' 'lk_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 6 <SV = 5> <Delay = 4.64>
ST_6 : Operation 71 [1/2] (2.32ns)   --->   "%lk_load_7 = load i4 %lk_addr_22" [clefia.c:252]   --->   Operation 71 'load' 'lk_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_7, i32 1, i32 7" [clefia.c:252]   --->   Operation 72 'partselect' 'lshr_ln6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%or_ln22 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln252, i7 %lshr_ln6" [clefia.c:252]   --->   Operation 73 'bitconcatenate' 'or_ln22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%t_addr_6 = getelementptr i8 %t, i64 0, i64 6" [clefia.c:252]   --->   Operation 74 'getelementptr' 't_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (2.32ns)   --->   "%store_ln252 = store i8 %or_ln22, i4 %t_addr_6" [clefia.c:252]   --->   Operation 75 'store' 'store_ln252' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 76 [1/2] (2.32ns)   --->   "%lk_load_8 = load i4 %lk_addr_23" [clefia.c:253]   --->   Operation 76 'load' 'lk_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln253 = trunc i8 %lk_load_8" [clefia.c:253]   --->   Operation 77 'trunc' 'trunc_ln253' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln253_2 = trunc i8 %lk_load_7" [clefia.c:253]   --->   Operation 78 'trunc' 'trunc_ln253_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln253_2, i7 %trunc_ln253" [clefia.c:253]   --->   Operation 79 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%t_addr_7 = getelementptr i8 %t, i64 0, i64 7" [clefia.c:253]   --->   Operation 80 'getelementptr' 't_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (2.32ns)   --->   "%store_ln253 = store i8 %or_ln, i4 %t_addr_7" [clefia.c:253]   --->   Operation 81 'store' 'store_ln253' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%lk_addr_24 = getelementptr i8 %lk, i64 0, i64 8" [clefia.c:255]   --->   Operation 82 'getelementptr' 'lk_addr_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [2/2] (2.32ns)   --->   "%lk_load_9 = load i4 %lk_addr_24" [clefia.c:255]   --->   Operation 83 'load' 'lk_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%lk_addr_25 = getelementptr i8 %lk, i64 0, i64 9" [clefia.c:256]   --->   Operation 84 'getelementptr' 'lk_addr_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [2/2] (2.32ns)   --->   "%lk_load_10 = load i4 %lk_addr_25" [clefia.c:256]   --->   Operation 85 'load' 'lk_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_8, i32 7" [clefia.c:262]   --->   Operation 86 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.64>
ST_7 : Operation 87 [1/2] (2.32ns)   --->   "%lk_load_9 = load i4 %lk_addr_24" [clefia.c:255]   --->   Operation 87 'load' 'lk_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_9, i32 7" [clefia.c:255]   --->   Operation 88 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%or_ln23 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %tmp_s, i1 %tmp" [clefia.c:255]   --->   Operation 89 'bitconcatenate' 'or_ln23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%t_addr_8 = getelementptr i8 %t, i64 0, i64 8" [clefia.c:255]   --->   Operation 90 'getelementptr' 't_addr_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (2.32ns)   --->   "%store_ln255 = store i8 %or_ln23, i4 %t_addr_8" [clefia.c:255]   --->   Operation 91 'store' 'store_ln255' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 92 [1/2] (2.32ns)   --->   "%lk_load_10 = load i4 %lk_addr_25" [clefia.c:256]   --->   Operation 92 'load' 'lk_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_10, i32 7" [clefia.c:256]   --->   Operation 93 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln256 = trunc i8 %lk_load_9" [clefia.c:256]   --->   Operation 94 'trunc' 'trunc_ln256' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%or_ln24 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln256, i1 %tmp_10" [clefia.c:256]   --->   Operation 95 'bitconcatenate' 'or_ln24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%t_addr_9 = getelementptr i8 %t, i64 0, i64 9" [clefia.c:256]   --->   Operation 96 'getelementptr' 't_addr_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (2.32ns)   --->   "%store_ln256 = store i8 %or_ln24, i4 %t_addr_9" [clefia.c:256]   --->   Operation 97 'store' 'store_ln256' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%lk_addr_26 = getelementptr i8 %lk, i64 0, i64 10" [clefia.c:257]   --->   Operation 98 'getelementptr' 'lk_addr_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [2/2] (2.32ns)   --->   "%lk_load_11 = load i4 %lk_addr_26" [clefia.c:257]   --->   Operation 99 'load' 'lk_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln257 = trunc i8 %lk_load_10" [clefia.c:257]   --->   Operation 100 'trunc' 'trunc_ln257' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%lk_addr_27 = getelementptr i8 %lk, i64 0, i64 11" [clefia.c:258]   --->   Operation 101 'getelementptr' 'lk_addr_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [2/2] (2.32ns)   --->   "%lk_load_12 = load i4 %lk_addr_27" [clefia.c:258]   --->   Operation 102 'load' 'lk_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 4.64>
ST_8 : Operation 103 [1/2] (2.32ns)   --->   "%lk_load_11 = load i4 %lk_addr_26" [clefia.c:257]   --->   Operation 103 'load' 'lk_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_11, i32 7" [clefia.c:257]   --->   Operation 104 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%or_ln25 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln257, i1 %tmp_11" [clefia.c:257]   --->   Operation 105 'bitconcatenate' 'or_ln25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%t_addr_10 = getelementptr i8 %t, i64 0, i64 10" [clefia.c:257]   --->   Operation 106 'getelementptr' 't_addr_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (2.32ns)   --->   "%store_ln257 = store i8 %or_ln25, i4 %t_addr_10" [clefia.c:257]   --->   Operation 107 'store' 'store_ln257' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 108 [1/2] (2.32ns)   --->   "%lk_load_12 = load i4 %lk_addr_27" [clefia.c:258]   --->   Operation 108 'load' 'lk_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_12, i32 7" [clefia.c:258]   --->   Operation 109 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln258 = trunc i8 %lk_load_11" [clefia.c:258]   --->   Operation 110 'trunc' 'trunc_ln258' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%or_ln26 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln258, i1 %tmp_12" [clefia.c:258]   --->   Operation 111 'bitconcatenate' 'or_ln26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%t_addr_11 = getelementptr i8 %t, i64 0, i64 11" [clefia.c:258]   --->   Operation 112 'getelementptr' 't_addr_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (2.32ns)   --->   "%store_ln258 = store i8 %or_ln26, i4 %t_addr_11" [clefia.c:258]   --->   Operation 113 'store' 'store_ln258' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%lk_addr_28 = getelementptr i8 %lk, i64 0, i64 12" [clefia.c:259]   --->   Operation 114 'getelementptr' 'lk_addr_28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [2/2] (2.32ns)   --->   "%lk_load_13 = load i4 %lk_addr_28" [clefia.c:259]   --->   Operation 115 'load' 'lk_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln259 = trunc i8 %lk_load_12" [clefia.c:259]   --->   Operation 116 'trunc' 'trunc_ln259' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%lk_addr_29 = getelementptr i8 %lk, i64 0, i64 13" [clefia.c:260]   --->   Operation 117 'getelementptr' 'lk_addr_29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [2/2] (2.32ns)   --->   "%lk_load_14 = load i4 %lk_addr_29" [clefia.c:260]   --->   Operation 118 'load' 'lk_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 9 <SV = 8> <Delay = 4.64>
ST_9 : Operation 119 [1/2] (2.32ns)   --->   "%lk_load_13 = load i4 %lk_addr_28" [clefia.c:259]   --->   Operation 119 'load' 'lk_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_13, i32 7" [clefia.c:259]   --->   Operation 120 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%or_ln27 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln259, i1 %tmp_13" [clefia.c:259]   --->   Operation 121 'bitconcatenate' 'or_ln27' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%t_addr_12 = getelementptr i8 %t, i64 0, i64 12" [clefia.c:259]   --->   Operation 122 'getelementptr' 't_addr_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (2.32ns)   --->   "%store_ln259 = store i8 %or_ln27, i4 %t_addr_12" [clefia.c:259]   --->   Operation 123 'store' 'store_ln259' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 124 [1/2] (2.32ns)   --->   "%lk_load_14 = load i4 %lk_addr_29" [clefia.c:260]   --->   Operation 124 'load' 'lk_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_14, i32 7" [clefia.c:260]   --->   Operation 125 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln260 = trunc i8 %lk_load_13" [clefia.c:260]   --->   Operation 126 'trunc' 'trunc_ln260' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%or_ln28 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln260, i1 %tmp_14" [clefia.c:260]   --->   Operation 127 'bitconcatenate' 'or_ln28' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%t_addr_13 = getelementptr i8 %t, i64 0, i64 13" [clefia.c:260]   --->   Operation 128 'getelementptr' 't_addr_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (2.32ns)   --->   "%store_ln260 = store i8 %or_ln28, i4 %t_addr_13" [clefia.c:260]   --->   Operation 129 'store' 'store_ln260' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%lk_addr_30 = getelementptr i8 %lk, i64 0, i64 14" [clefia.c:261]   --->   Operation 130 'getelementptr' 'lk_addr_30' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 131 [2/2] (2.32ns)   --->   "%lk_load_15 = load i4 %lk_addr_30" [clefia.c:261]   --->   Operation 131 'load' 'lk_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln261 = trunc i8 %lk_load_14" [clefia.c:261]   --->   Operation 132 'trunc' 'trunc_ln261' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 4.64>
ST_10 : Operation 133 [1/2] (2.32ns)   --->   "%lk_load_15 = load i4 %lk_addr_30" [clefia.c:261]   --->   Operation 133 'load' 'lk_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_15, i32 7" [clefia.c:261]   --->   Operation 134 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%or_ln29 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln261, i1 %tmp_15" [clefia.c:261]   --->   Operation 135 'bitconcatenate' 'or_ln29' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%t_addr_14 = getelementptr i8 %t, i64 0, i64 14" [clefia.c:261]   --->   Operation 136 'getelementptr' 't_addr_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (2.32ns)   --->   "%store_ln261 = store i8 %or_ln29, i4 %t_addr_14" [clefia.c:261]   --->   Operation 137 'store' 'store_ln261' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln262 = trunc i8 %lk_load_15" [clefia.c:262]   --->   Operation 138 'trunc' 'trunc_ln262' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%or_ln30 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln262, i1 %tmp_16" [clefia.c:262]   --->   Operation 139 'bitconcatenate' 'or_ln30' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%t_addr_15 = getelementptr i8 %t, i64 0, i64 15" [clefia.c:262]   --->   Operation 140 'getelementptr' 't_addr_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (2.32ns)   --->   "%store_ln262 = store i8 %or_ln30, i4 %t_addr_15" [clefia.c:262]   --->   Operation 141 'store' 'store_ln262' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 142 [2/2] (0.00ns)   --->   "%call_ln264 = call void @ByteCpy, i8 %lk, i8 %t, i5 16" [clefia.c:264]   --->   Operation 142 'call' 'call_ln264' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 143 [1/2] (0.00ns)   --->   "%call_ln264 = call void @ByteCpy, i8 %lk, i8 %t, i5 16" [clefia.c:264]   --->   Operation 143 'call' 'call_ln264' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 144 [1/1] (0.00ns)   --->   "%ret_ln265 = ret" [clefia.c:265]   --->   Operation 144 'ret' 'ret_ln265' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('lk_addr', clefia.c:242) [2]  (0 ns)
	'load' operation ('lk_load', clefia.c:246) on array 'lk' [4]  (2.32 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'load' operation ('lk_load', clefia.c:246) on array 'lk' [4]  (2.32 ns)

 <State 3>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_1', clefia.c:246) on array 'lk' [7]  (2.32 ns)
	'store' operation ('store_ln246', clefia.c:246) of variable 'or_ln16', clefia.c:246 on array 't', clefia.c:244 [11]  (2.32 ns)

 <State 4>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_3', clefia.c:248) on array 'lk' [21]  (2.32 ns)
	'store' operation ('store_ln248', clefia.c:248) of variable 'or_ln18', clefia.c:248 on array 't', clefia.c:244 [25]  (2.32 ns)

 <State 5>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_5', clefia.c:250) on array 'lk' [35]  (2.32 ns)
	'store' operation ('store_ln250', clefia.c:250) of variable 'or_ln20', clefia.c:250 on array 't', clefia.c:244 [39]  (2.32 ns)

 <State 6>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_7', clefia.c:252) on array 'lk' [49]  (2.32 ns)
	'store' operation ('store_ln252', clefia.c:252) of variable 'or_ln22', clefia.c:252 on array 't', clefia.c:244 [53]  (2.32 ns)

 <State 7>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_9', clefia.c:255) on array 'lk' [62]  (2.32 ns)
	'store' operation ('store_ln255', clefia.c:255) of variable 'or_ln23', clefia.c:255 on array 't', clefia.c:244 [67]  (2.32 ns)

 <State 8>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_11', clefia.c:257) on array 'lk' [76]  (2.32 ns)
	'store' operation ('store_ln257', clefia.c:257) of variable 'or_ln25', clefia.c:257 on array 't', clefia.c:244 [81]  (2.32 ns)

 <State 9>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_13', clefia.c:259) on array 'lk' [90]  (2.32 ns)
	'store' operation ('store_ln259', clefia.c:259) of variable 'or_ln27', clefia.c:259 on array 't', clefia.c:244 [95]  (2.32 ns)

 <State 10>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_15', clefia.c:261) on array 'lk' [104]  (2.32 ns)
	'store' operation ('store_ln261', clefia.c:261) of variable 'or_ln29', clefia.c:261 on array 't', clefia.c:244 [109]  (2.32 ns)

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
