fifo_result.v,verilog,xil_defaultlib,../../../../Accelerator.gen/sources_1/ip/fifo_result/sim/fifo_result.v,incdir="$ref_dir/../../../ipstatic/hdl"incdir="../../../ipstatic/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
