# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do Risc-V_Core_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying /home/drewarosa/intelFPGA_lite/22.1std/questa_fse/linux_x86_64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V\ Project/Verilog\ Source {/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/RiscV_Core.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:33:24 on Dec 27,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source" /home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/RiscV_Core.sv 
# -- Compiling module RISCV_Core
# 
# Top level modules:
# 	RISCV_Core
# End time: 17:33:24 on Dec 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V\ Project/Verilog\ Source {/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/RiscV_Defines&Packages.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:33:24 on Dec 27,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source" /home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/RiscV_Defines&Packages.sv 
# -- Compiling package RiscVDefines
# 
# Top level modules:
# 	--none--
# End time: 17:33:24 on Dec 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V\ Project/Verilog\ Source {/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/decode.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:33:24 on Dec 27,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source" /home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/decode.sv 
# -- Compiling module decode
# 
# Top level modules:
# 	decode
# End time: 17:33:24 on Dec 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V\ Project/Verilog\ Source {/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/execute.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:33:24 on Dec 27,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source" /home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/execute.sv 
# -- Compiling module execute
# 
# Top level modules:
# 	execute
# End time: 17:33:24 on Dec 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V\ Project/Verilog\ Source {/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/IRAM.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:33:24 on Dec 27,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source" /home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/IRAM.sv 
# -- Compiling module IRAM
# 
# Top level modules:
# 	IRAM
# End time: 17:33:24 on Dec 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V\ Project/Verilog\ Source {/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/issue.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:33:24 on Dec 27,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source" /home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/issue.sv 
# -- Compiling module issue
# 
# Top level modules:
# 	issue
# End time: 17:33:24 on Dec 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V\ Project/Verilog\ Source {/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/memaccess.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:33:24 on Dec 27,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source" /home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/memaccess.sv 
# -- Compiling module memaccess
# 
# Top level modules:
# 	memaccess
# End time: 17:33:24 on Dec 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V\ Project/Verilog\ Source {/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/writeback.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:33:24 on Dec 27,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source" /home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/writeback.sv 
# -- Compiling module writeback
# 
# Top level modules:
# 	writeback
# End time: 17:33:24 on Dec 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V\ Project/Verilog\ Source {/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/fetch.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:33:24 on Dec 27,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source" /home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/fetch.sv 
# -- Compiling package fetch_sv_unit
# -- Importing package RiscVDefines
# -- Compiling module fetch
# 
# Top level modules:
# 	fetch
# End time: 17:33:24 on Dec 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim -voptargs=+acc rtl_work.fetch
# vsim -voptargs="+acc" rtl_work.fetch 
# Start time: 17:34:03 on Dec 27,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.RiscVDefines(fast)
# Loading work.fetch_sv_unit(fast)
# Loading work.fetch(fast)
# Loading work.IRAM(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'address_i'. The port definition is at: /home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/IRAM.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /fetch/instruction_ram File: /home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/fetch.sv Line: 58
add wave sim:/fetch/*
add wave -position insertpoint sim:/fetch/instruction_ram/*
# End time: 17:35:40 on Dec 27,2022, Elapsed time: 0:01:37
# Errors: 0, Warnings: 1
