INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phony/Desktop/Poli/SOC/tema2/tema2/tema2.srcs/sources_1/new/iesire.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iesire
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phony/Desktop/Poli/SOC/tema2/tema2/tema2.srcs/sources_1/new/intrare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module intrare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phony/Desktop/Poli/SOC/tema2/tema2/tema2.srcs/sources_1/new/mijloc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mijloc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phony/Desktop/Poli/SOC/tema2/tema2/tema2.srcs/sources_1/new/sumator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sumator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phony/Desktop/Poli/SOC/tema2/tema2/tema2.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phony/Desktop/Poli/SOC/tema2/tema2/tema2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
