// Seed: 2009623378
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    .id_21(id_6),
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  inout wire id_20;
  inout wire id_19;
  inout wire id_18;
  input wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_22;
  assign id_9 = id_18;
endmodule
macromodule module_1 (
    input supply0 id_0,
    input wand id_1,
    output wire id_2,
    input supply1 id_3,
    output supply0 id_4,
    output supply1 id_5,
    input uwire id_6
);
  logic \id_8 = -1;
  module_0 modCall_1 (
      \id_8 ,
      \id_8 ,
      \id_8 ,
      \id_8 ,
      \id_8 ,
      \id_8 ,
      \id_8 ,
      \id_8 ,
      \id_8 ,
      \id_8 ,
      \id_8 ,
      \id_8 ,
      \id_8 ,
      \id_8 ,
      \id_8 ,
      \id_8 ,
      \id_8 ,
      \id_8 ,
      \id_8 ,
      \id_8
  );
  wire id_9;
  and primCall (id_5, id_6, \id_8 , id_1, id_3, id_0);
endmodule
