// Seed: 3025435185
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output uwire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = 1'h0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout reg id_2;
  inout wire id_1;
  initial id_2 = 1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_5,
      id_1,
      id_1,
      id_5,
      id_6,
      id_3
  );
endmodule
