{
	"$schema": "https://raw.githubusercontent.com/martinring/tmlanguage/master/tmlanguage.json",
	"name": "Verilog A",
	"patterns": [
		{
			"include": "#keywords"
		},
		{
			"include": "#strings"
		},
		{
			"include": "#functions"
		},
		{
			"include": "#comments"
		},
		{
			"include":"#compiler_directives"
		},
		{
			"include": "#constants"
		},
		{
			"include": "#variables"
		},
		{
			"include": "#operators"
		}
		
	],
	"repository": {
		"keywords": {
			"patterns": [ 
			{
				"name": "keyword.control.veriloga",
				"match": "\\b(if|while|for|return|abstol|access|analog|branch|ddt_nature|discipline|enddiscipline|endnature|exclude|flow|from|generate|ground|idt_nature|nature|potential|units)\\b"
			},
			{
				"name": "keyword.other.unit.veriloga",
				"match": "\\b(output|input|inout)\\b"
			},
			{
				"name": "keyword.other.unit.veriloga",
				"match": "\\b(assign|electrical|mechanical|[cC]urrent|[cC]harge|[vV]oltage|[fF]lux|Magneto_Motive_Force|magnetic|[tT]emperature|[pP]ower|thermal|[pP]osition|[vV]elocity|[aA]cceleration|[iI]mpulse|[fF]orce|kinematic|kinematic_v|[aA]ngle|Angular_Velocity|Angular_Acceleration|Angular_Force|rotational|rotational_omega)\\b"
			},
			{
				"name":"keyword.other.unit.veriloga",
				"match":"\\s+(\\w+)$",
				"captures": {
					"1": {
						"name": "keyword.other.unit.veriloga"
					}
				}
			}

			]
		},
		"strings": {
			"name": "string.quoted.double.veriloga",
			"begin": "\"",
			"end": "\"",
			"patterns": [
				{
					"name": "constant.character.escape.veriloga",
					"match": "\\\\."
				}
			]
		},
		"comments": {
			"name": "comment",
			"patterns": [
				{
					"name":"comment.line.double-slash.veriloga",
					"match": "//.*$"
				},
				{
					"name":"comment.block.veriloga",
					"begin": "/\\*",
					"end":"\\*/"
				}
			]
		},
		"functions":{
			"patterns": [
				{
					"name": "entity.name.function.veriloga",
					"match": "\\b(ac_stim|analysis|bound_step|cross|ddt|delay|discontinuity|final_step|flicker_noise|idt|initial_step|laplace_nd|laplace_np|laplace_zd|laplace_zp|last_crossing|noise_table|slew|timer|transition|white_noise|zi_nd|zi_np|zi_zd|zi_zp)\\b"
				}

			]
		},
		"compiler_directives": {
			"patterns": [
				{
					"name": "keyword.control.directive.veriloga",
					"match": "(`)(default_discipline|default_transition|define|else|endif|ifdef|include|resetall|timescale|undef)\\b"
				}
			]
		},
		"constants": {
			"patterns": [
				{
					"name": "constant.numeric.veriloga",
					"match": "\\b[-+]?(\\d+(\\.\\d*)?|\\.\\d+)([eE][-+]?\\d+)?\\b"
				},
				{
					"name": "constant.numeric.veriloga",
					"match": "\\binf\\b"
				}
			]
		},
		"variables":{
			"patterns": [
				{
					"name":"storage.type.veriloga",
					"match":"[ \\t\\r\\n]*\\b(parameter|real|integer)\\b"
				},
				{
					"name":"variable.other.assignment.veriloga",
					"match":"\\b([a-zA-Z_][a-zA-Z0-9_]*)\\s*="
				},
				{
					"name":"variable.other.veriloga",
					"match": "\\b([a-zA-Z_][a-zA-Z0-9_]*)\\b"
				}
			]
		},
		"operators":{
			"patterns": [
				{
					"name":"keyword.operator.veriloga",
					"match": "\\b(\\+|&|%|>|>=|<|<=|>>|<<|!|&&|==|!=|~|\\^|\\^~|~\\^|\\?:|or|\\|\\||\\|)\\b"
				}
			]
		}
		


	},
	"scopeName": "source.va"
}