|==============================================================================|
|=========                       OpenRAM v1.1.7                       =========|
|=========                                                            =========|
|=========               VLSI Design and Automation Lab               =========|
|=========        Computer Science and Engineering Department         =========|
|=========            University of California Santa Cruz             =========|
|=========                                                            =========|
|=========          Usage help: openram-user-group@ucsc.edu           =========|
|=========        Development help: openram-dev-group@ucsc.edu        =========|
|=========        Temp dir: /tmp/openram_mcoduoza_20851_temp/         =========|
|=========                See LICENSE for license info                =========|
|==============================================================================|
** Start: 11/14/2020 19:01:09
Technology: freepdk45
Total size: 256 bits
Word size: 1
Words: 256
Banks: 1
Write size: None
RW ports: 1
R-only ports: 0
W-only ports: 0
Netlist only mode (no physical design is being done, netlist_only=False to disable).
Design supply routing skipped. Supplies will have multiple must-connect pins. (route_supplies=True to enable supply routing).
DRC/LVS/PEX is only run on the top-level design to save run-time (inline_lvsdrc=True to do inline checking).
DRC/LVS/PEX is disabled (check_lvsdrc=True to enable).
Characterization is disabled (using analytical delay models) (analytical_delay=False to simulate).
Only characterizing nominal corner.
Words per row: 16
Output files are: 
/home/mcoduoza/2R_design/OpenRAM/test/2R_MLC_1_256_freepdk45.lvs
/home/mcoduoza/2R_design/OpenRAM/test/2R_MLC_1_256_freepdk45.sp
/home/mcoduoza/2R_design/OpenRAM/test/2R_MLC_1_256_freepdk45.v
/home/mcoduoza/2R_design/OpenRAM/test/2R_MLC_1_256_freepdk45.lib
/home/mcoduoza/2R_design/OpenRAM/test/2R_MLC_1_256_freepdk45.py
/home/mcoduoza/2R_design/OpenRAM/test/2R_MLC_1_256_freepdk45.html
/home/mcoduoza/2R_design/OpenRAM/test/2R_MLC_1_256_freepdk45.log
** Submodules: 0.3 seconds
** SRAM creation: 0.4 seconds
SP: Writing to /home/mcoduoza/2R_design/OpenRAM/test/2R_MLC_1_256_freepdk45.sp
** Spice writing: 0.1 seconds
LVS: Writing to /home/mcoduoza/2R_design/OpenRAM/test/2R_MLC_1_256_freepdk45.lvs.sp
** LVS writing: 0.1 seconds
LIB: Characterizing... 
