# Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries.
# SPDX-License-Identifier: BSD-3-Clause-Clear

# yaml-language-server: $schema=../../../../schemas/inst_schema.json

$schema: "inst_schema.json#"
kind: instruction
name: vfrsub.vf
long_name: No synopsis available
description: |
  No description available.
definedBy:
  extension:
    name: V
assembly: vd, vs2, fs1, vm
encoding:
  match: 100111-----------101-----1010111
  variables:
    - name: vm
      location: 25-25
    - name: vs2
      location: 24-20
    - name: fs1
      location: 19-15
    - name: vd
      location: 11-7
access:
  s: always
  u: always
  vs: always
  vu: always
data_independent_timing: false
operation(): |

# SPDX-SnippetBegin
# SPDX-FileCopyrightText: 2017-2025 Contributors to the RISCV Sail Model <https://github.com/riscv/sail-riscv/blob/master/LICENCE>
# SPDX-License-Identifier: BSD-2-Clause
sail(): |
  {
    let rm_3b    = fcsr.FRM();
    let SEW      = get_sew();
    let LMUL_pow = get_lmul_pow();
    let num_elem = get_num_elem(LMUL_pow, SEW);

    if illegal_fp_normal(vd, vm, SEW, rm_3b) then { handle_illegal(); return RETIRE_FAIL };
    assert(SEW != 8);

    let 'n = num_elem;
    let 'm = SEW;

    let vm_val  : vector('n, dec, bool)     = read_vmask(num_elem, vm, 0b00000);
    let rs1_val : bits('m)                  = get_scalar_fp(rs1, 'm);
    let vs2_val : vector('n, dec, bits('m)) = read_vreg(num_elem, SEW, LMUL_pow, vs2);
    let vd_val  : vector('n, dec, bits('m)) = read_vreg(num_elem, SEW, LMUL_pow, vd);
    result      : vector('n, dec, bits('m)) = undefined;
    mask        : vector('n, dec, bool)     = undefined;

    (result, mask) = init_masked_result(num_elem, SEW, LMUL_pow, vd_val, vm_val);

    foreach (i from 0 to (num_elem - 1)) {
      if mask[i] then {
        result[i] = match funct6 {
          VF_VADD          => fp_add(rm_3b, vs2_val[i], rs1_val),
          VF_VSUB          => fp_sub(rm_3b, vs2_val[i], rs1_val),
          VF_VRSUB         => fp_sub(rm_3b, rs1_val, vs2_val[i]),
          VF_VMIN          => fp_min(vs2_val[i], rs1_val),
          VF_VMAX          => fp_max(vs2_val[i], rs1_val),
          VF_VMUL          => fp_mul(rm_3b, vs2_val[i], rs1_val),
          VF_VDIV          => fp_div(rm_3b, vs2_val[i], rs1_val),
          VF_VRDIV         => fp_div(rm_3b, rs1_val, vs2_val[i]),
          VF_VSGNJ         => [rs1_val['m - 1]] @ vs2_val[i][('m - 2)..0],
          VF_VSGNJN        => (0b1 ^ [rs1_val['m - 1]]) @ vs2_val[i][('m - 2)..0],
          VF_VSGNJX        => ([vs2_val[i]['m - 1]] ^ [rs1_val['m - 1]]) @ vs2_val[i][('m - 2)..0],
          VF_VSLIDE1UP     => {
                                if vs2 == vd then { handle_illegal(); return RETIRE_FAIL };
                                if i == 0 then rs1_val else vs2_val[i - 1]
                              },
          VF_VSLIDE1DOWN   => {
                                let last_elem = get_end_element();
                                assert(last_elem < num_elem);
                                if i < last_elem then vs2_val[i + 1] else rs1_val
                              }
        }
      }
    };

    write_vreg(num_elem, SEW, LMUL_pow, vd, result);
    vstart = zeros();
    RETIRE_SUCCESS
  }

# SPDX-SnippetEnd
