Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Sat Oct 21 17:13:10 2017
| Host         : ad-ubuntu running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file lift1_controller_timing_summary_routed.rpt -rpx lift1_controller_timing_summary_routed.rpx
| Design       : lift1_controller
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: status_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: status_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: status_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.061        0.000                      0                  271        0.252        0.000                      0                  271        4.500        0.000                       0                   106  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.061        0.000                      0                  271        0.252        0.000                      0                  271        4.500        0.000                       0                   106  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.061ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.061ns  (required time - arrival time)
  Source:                 counter2sec_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.893ns  (logic 1.428ns (24.233%)  route 4.465ns (75.767%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.624     5.145    clk_IBUF_BUFG
    SLICE_X61Y58         FDRE                                         r  counter2sec_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  counter2sec_reg[12]/Q
                         net (fo=2, routed)           1.001     6.601    counter2sec_reg[12]
    SLICE_X60Y58         LUT6 (Prop_lut6_I1_O)        0.124     6.725 r  currentfloor[1]_i_4/O
                         net (fo=2, routed)           1.026     7.752    currentfloor[1]_i_4_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I2_O)        0.124     7.876 f  currentfloor[1]_i_2/O
                         net (fo=4, routed)           0.761     8.636    currentfloor[1]_i_2_n_0
    SLICE_X60Y63         LUT3 (Prop_lut3_I2_O)        0.124     8.760 f  status[2]_i_9/O
                         net (fo=4, routed)           0.655     9.415    status[2]_i_9_n_0
    SLICE_X61Y63         LUT4 (Prop_lut4_I0_O)        0.150     9.565 r  status[2]_i_6/O
                         net (fo=2, routed)           0.440    10.005    status[2]_i_6_n_0
    SLICE_X62Y63         LUT5 (Prop_lut5_I0_O)        0.326    10.331 r  status[2]_i_2/O
                         net (fo=2, routed)           0.583    10.914    status[2]_i_2_n_0
    SLICE_X62Y64         LUT6 (Prop_lut6_I3_O)        0.124    11.038 r  status[1]_i_1/O
                         net (fo=1, routed)           0.000    11.038    status[1]_i_1_n_0
    SLICE_X62Y64         FDRE                                         r  status_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X62Y64         FDRE                                         r  status_reg[1]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y64         FDRE (Setup_fdre_C_D)        0.031    15.099    status_reg[1]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -11.038    
  -------------------------------------------------------------------
                         slack                                  4.061    

Slack (MET) :             4.147ns  (required time - arrival time)
  Source:                 counter2sec_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 1.200ns (20.615%)  route 4.621ns (79.385%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.624     5.145    clk_IBUF_BUFG
    SLICE_X61Y58         FDRE                                         r  counter2sec_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  counter2sec_reg[12]/Q
                         net (fo=2, routed)           1.001     6.601    counter2sec_reg[12]
    SLICE_X60Y58         LUT6 (Prop_lut6_I1_O)        0.124     6.725 f  currentfloor[1]_i_4/O
                         net (fo=2, routed)           1.026     7.752    currentfloor[1]_i_4_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I2_O)        0.124     7.876 r  currentfloor[1]_i_2/O
                         net (fo=4, routed)           0.761     8.636    currentfloor[1]_i_2_n_0
    SLICE_X60Y63         LUT3 (Prop_lut3_I2_O)        0.124     8.760 r  status[2]_i_9/O
                         net (fo=4, routed)           0.595     9.355    status[2]_i_9_n_0
    SLICE_X61Y62         LUT6 (Prop_lut6_I1_O)        0.124     9.479 f  status[0]_i_12/O
                         net (fo=1, routed)           0.578    10.057    status[0]_i_12_n_0
    SLICE_X62Y62         LUT6 (Prop_lut6_I1_O)        0.124    10.181 f  status[0]_i_4/O
                         net (fo=1, routed)           0.661    10.842    status[0]_i_4_n_0
    SLICE_X61Y62         LUT6 (Prop_lut6_I2_O)        0.124    10.966 r  status[0]_i_1/O
                         net (fo=1, routed)           0.000    10.966    status[0]_i_1_n_0
    SLICE_X61Y62         FDRE                                         r  status_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X61Y62         FDRE                                         r  status_reg[0]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X61Y62         FDRE (Setup_fdre_C_D)        0.031    15.113    status_reg[0]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -10.966    
  -------------------------------------------------------------------
                         slack                                  4.147    

Slack (MET) :             4.313ns  (required time - arrival time)
  Source:                 counter2sec_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.641ns  (logic 1.428ns (25.315%)  route 4.213ns (74.685%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.624     5.145    clk_IBUF_BUFG
    SLICE_X61Y58         FDRE                                         r  counter2sec_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  counter2sec_reg[12]/Q
                         net (fo=2, routed)           1.001     6.601    counter2sec_reg[12]
    SLICE_X60Y58         LUT6 (Prop_lut6_I1_O)        0.124     6.725 f  currentfloor[1]_i_4/O
                         net (fo=2, routed)           1.026     7.752    currentfloor[1]_i_4_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I2_O)        0.124     7.876 r  currentfloor[1]_i_2/O
                         net (fo=4, routed)           0.761     8.636    currentfloor[1]_i_2_n_0
    SLICE_X60Y63         LUT3 (Prop_lut3_I2_O)        0.124     8.760 r  status[2]_i_9/O
                         net (fo=4, routed)           0.655     9.415    status[2]_i_9_n_0
    SLICE_X61Y63         LUT4 (Prop_lut4_I0_O)        0.150     9.565 f  status[2]_i_6/O
                         net (fo=2, routed)           0.170     9.735    status[2]_i_6_n_0
    SLICE_X61Y63         LUT6 (Prop_lut6_I3_O)        0.326    10.061 r  status[2]_i_5/O
                         net (fo=3, routed)           0.601    10.662    status[2]_i_5_n_0
    SLICE_X62Y64         LUT6 (Prop_lut6_I4_O)        0.124    10.786 r  status[2]_i_1/O
                         net (fo=1, routed)           0.000    10.786    status[2]_i_1_n_0
    SLICE_X62Y64         FDRE                                         r  status_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X62Y64         FDRE                                         r  status_reg[2]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y64         FDRE (Setup_fdre_C_D)        0.031    15.099    status_reg[2]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -10.786    
  -------------------------------------------------------------------
                         slack                                  4.313    

Slack (MET) :             4.347ns  (required time - arrival time)
  Source:                 start2sec_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            direction_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.672ns  (logic 1.776ns (31.310%)  route 3.896ns (68.690%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.622     5.143    clk_IBUF_BUFG
    SLICE_X62Y62         FDRE                                         r  start2sec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  start2sec_reg/Q
                         net (fo=6, routed)           1.124     6.722    start2sec
    SLICE_X62Y63         LUT4 (Prop_lut4_I2_O)        0.152     6.874 r  direction[0]_i_5/O
                         net (fo=11, routed)          0.758     7.632    direction[0]_i_5_n_0
    SLICE_X62Y62         LUT2 (Prop_lut2_I0_O)        0.352     7.984 r  clear_counter_i_5/O
                         net (fo=8, routed)           0.884     8.868    clear_counter_i_5_n_0
    SLICE_X63Y62         LUT5 (Prop_lut5_I0_O)        0.360     9.228 r  direction[1]_i_5/O
                         net (fo=1, routed)           0.466     9.694    direction[1]_i_5_n_0
    SLICE_X63Y63         LUT6 (Prop_lut6_I1_O)        0.332    10.026 r  direction[1]_i_3/O
                         net (fo=2, routed)           0.665    10.691    direction[1]_i_3_n_0
    SLICE_X64Y63         LUT3 (Prop_lut3_I1_O)        0.124    10.815 r  direction[1]_i_1/O
                         net (fo=1, routed)           0.000    10.815    direction[1]_i_1_n_0
    SLICE_X64Y63         FDRE                                         r  direction_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X64Y63         FDRE                                         r  direction_reg[1]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y63         FDRE (Setup_fdre_C_D)        0.081    15.163    direction_reg[1]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                         -10.815    
  -------------------------------------------------------------------
                         slack                                  4.347    

Slack (MET) :             4.413ns  (required time - arrival time)
  Source:                 start2sec_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_target_floor_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.554ns  (logic 1.540ns (27.728%)  route 4.014ns (72.272%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.622     5.143    clk_IBUF_BUFG
    SLICE_X62Y62         FDRE                                         r  start2sec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  start2sec_reg/Q
                         net (fo=6, routed)           1.124     6.722    start2sec
    SLICE_X62Y63         LUT4 (Prop_lut4_I2_O)        0.152     6.874 r  direction[0]_i_5/O
                         net (fo=11, routed)          0.758     7.632    direction[0]_i_5_n_0
    SLICE_X62Y62         LUT2 (Prop_lut2_I0_O)        0.352     7.984 r  clear_counter_i_5/O
                         net (fo=8, routed)           0.863     8.847    clear_counter_i_5_n_0
    SLICE_X63Y63         LUT3 (Prop_lut3_I1_O)        0.332     9.179 r  next_target_floor[1]_i_7/O
                         net (fo=3, routed)           0.832    10.011    next_target_floor[1]_i_7_n_0
    SLICE_X64Y64         LUT5 (Prop_lut5_I4_O)        0.124    10.135 r  next_target_floor[1]_i_5/O
                         net (fo=2, routed)           0.438    10.573    next_target_floor[1]_i_5_n_0
    SLICE_X63Y65         LUT4 (Prop_lut4_I3_O)        0.124    10.697 r  next_target_floor[0]_i_1/O
                         net (fo=1, routed)           0.000    10.697    next_target_floor[0]_i_1_n_0
    SLICE_X63Y65         FDRE                                         r  next_target_floor_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.503    14.844    clk_IBUF_BUFG
    SLICE_X63Y65         FDRE                                         r  next_target_floor_reg[0]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X63Y65         FDRE (Setup_fdre_C_D)        0.029    15.110    next_target_floor_reg[0]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -10.697    
  -------------------------------------------------------------------
                         slack                                  4.413    

Slack (MET) :             4.509ns  (required time - arrival time)
  Source:                 start2sec_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            direction_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.443ns  (logic 1.776ns (32.627%)  route 3.667ns (67.373%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.622     5.143    clk_IBUF_BUFG
    SLICE_X62Y62         FDRE                                         r  start2sec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  start2sec_reg/Q
                         net (fo=6, routed)           1.124     6.722    start2sec
    SLICE_X62Y63         LUT4 (Prop_lut4_I2_O)        0.152     6.874 r  direction[0]_i_5/O
                         net (fo=11, routed)          0.758     7.632    direction[0]_i_5_n_0
    SLICE_X62Y62         LUT2 (Prop_lut2_I0_O)        0.352     7.984 r  clear_counter_i_5/O
                         net (fo=8, routed)           0.884     8.868    clear_counter_i_5_n_0
    SLICE_X63Y62         LUT5 (Prop_lut5_I0_O)        0.360     9.228 r  direction[1]_i_5/O
                         net (fo=1, routed)           0.466     9.694    direction[1]_i_5_n_0
    SLICE_X63Y63         LUT6 (Prop_lut6_I1_O)        0.332    10.026 r  direction[1]_i_3/O
                         net (fo=2, routed)           0.436    10.462    direction[1]_i_3_n_0
    SLICE_X61Y64         LUT6 (Prop_lut6_I4_O)        0.124    10.586 r  direction[0]_i_1/O
                         net (fo=1, routed)           0.000    10.586    direction[0]_i_1_n_0
    SLICE_X61Y64         FDRE                                         r  direction_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.503    14.844    clk_IBUF_BUFG
    SLICE_X61Y64         FDRE                                         r  direction_reg[0]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X61Y64         FDRE (Setup_fdre_C_D)        0.029    15.096    direction_reg[0]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                         -10.586    
  -------------------------------------------------------------------
                         slack                                  4.509    

Slack (MET) :             4.714ns  (required time - arrival time)
  Source:                 lift_register_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_status_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.144ns  (logic 1.250ns (24.300%)  route 3.894ns (75.700%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.639     5.160    clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  lift_register_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.518     5.678 r  lift_register_reg[2]/Q
                         net (fo=13, routed)          1.437     7.116    lift1_floor_indicator_OBUF[2]
    SLICE_X64Y63         LUT5 (Prop_lut5_I2_O)        0.153     7.269 r  next_target_floor[1]_i_9/O
                         net (fo=2, routed)           0.949     8.217    next_target_floor[1]_i_9_n_0
    SLICE_X63Y63         LUT6 (Prop_lut6_I0_O)        0.331     8.549 f  status[2]_i_7/O
                         net (fo=5, routed)           0.840     9.389    status[2]_i_7_n_0
    SLICE_X63Y64         LUT6 (Prop_lut6_I0_O)        0.124     9.513 r  next_status[2]_i_2/O
                         net (fo=3, routed)           0.668    10.180    next_status[2]_i_2_n_0
    SLICE_X62Y64         LUT4 (Prop_lut4_I1_O)        0.124    10.304 r  next_status[1]_i_1/O
                         net (fo=1, routed)           0.000    10.304    next_status[1]_i_1_n_0
    SLICE_X62Y64         FDRE                                         r  next_status_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X62Y64         FDRE                                         r  next_status_reg[1]/C
                         clock pessimism              0.180    15.025    
                         clock uncertainty           -0.035    14.989    
    SLICE_X62Y64         FDRE (Setup_fdre_C_D)        0.029    15.018    next_status_reg[1]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -10.304    
  -------------------------------------------------------------------
                         slack                                  4.714    

Slack (MET) :             4.714ns  (required time - arrival time)
  Source:                 start2sec_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_status_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.241ns  (logic 1.540ns (29.385%)  route 3.701ns (70.615%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.622     5.143    clk_IBUF_BUFG
    SLICE_X62Y62         FDRE                                         r  start2sec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  start2sec_reg/Q
                         net (fo=6, routed)           1.124     6.722    start2sec
    SLICE_X62Y63         LUT4 (Prop_lut4_I2_O)        0.152     6.874 r  direction[0]_i_5/O
                         net (fo=11, routed)          0.758     7.632    direction[0]_i_5_n_0
    SLICE_X62Y62         LUT2 (Prop_lut2_I0_O)        0.352     7.984 r  clear_counter_i_5/O
                         net (fo=8, routed)           0.691     8.675    clear_counter_i_5_n_0
    SLICE_X63Y64         LUT6 (Prop_lut6_I4_O)        0.332     9.007 r  next_target_floor[1]_i_4/O
                         net (fo=2, routed)           0.482     9.489    next_target_floor[1]_i_4_n_0
    SLICE_X63Y64         LUT6 (Prop_lut6_I1_O)        0.124     9.613 r  next_status[0]_i_2/O
                         net (fo=1, routed)           0.647    10.260    next_status[0]
    SLICE_X61Y64         LUT6 (Prop_lut6_I2_O)        0.124    10.384 r  next_status[0]_i_1/O
                         net (fo=1, routed)           0.000    10.384    next_status[0]_i_1_n_0
    SLICE_X61Y64         FDRE                                         r  next_status_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.503    14.844    clk_IBUF_BUFG
    SLICE_X61Y64         FDRE                                         r  next_status_reg[0]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X61Y64         FDRE (Setup_fdre_C_D)        0.031    15.098    next_status_reg[0]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -10.384    
  -------------------------------------------------------------------
                         slack                                  4.714    

Slack (MET) :             4.723ns  (required time - arrival time)
  Source:                 start2sec_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_target_floor_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 1.540ns (29.095%)  route 3.753ns (70.905%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.622     5.143    clk_IBUF_BUFG
    SLICE_X62Y62         FDRE                                         r  start2sec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  start2sec_reg/Q
                         net (fo=6, routed)           1.124     6.722    start2sec
    SLICE_X62Y63         LUT4 (Prop_lut4_I2_O)        0.152     6.874 f  direction[0]_i_5/O
                         net (fo=11, routed)          0.758     7.632    direction[0]_i_5_n_0
    SLICE_X62Y62         LUT2 (Prop_lut2_I0_O)        0.352     7.984 f  clear_counter_i_5/O
                         net (fo=8, routed)           0.863     8.847    clear_counter_i_5_n_0
    SLICE_X63Y63         LUT3 (Prop_lut3_I1_O)        0.332     9.179 f  next_target_floor[1]_i_7/O
                         net (fo=3, routed)           0.832    10.011    next_target_floor[1]_i_7_n_0
    SLICE_X64Y64         LUT5 (Prop_lut5_I4_O)        0.124    10.135 f  next_target_floor[1]_i_5/O
                         net (fo=2, routed)           0.177    10.312    next_target_floor[1]_i_5_n_0
    SLICE_X64Y64         LUT5 (Prop_lut5_I4_O)        0.124    10.436 r  next_target_floor[1]_i_1/O
                         net (fo=1, routed)           0.000    10.436    next_target_floor[1]_i_1_n_0
    SLICE_X64Y64         FDRE                                         r  next_target_floor_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X64Y64         FDRE                                         r  next_target_floor_reg[1]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y64         FDRE (Setup_fdre_C_D)        0.077    15.159    next_target_floor_reg[1]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                         -10.436    
  -------------------------------------------------------------------
                         slack                                  4.723    

Slack (MET) :             4.732ns  (required time - arrival time)
  Source:                 lift_register_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_status_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 1.278ns (24.709%)  route 3.894ns (75.291%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.639     5.160    clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  lift_register_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.518     5.678 f  lift_register_reg[2]/Q
                         net (fo=13, routed)          1.437     7.116    lift1_floor_indicator_OBUF[2]
    SLICE_X64Y63         LUT5 (Prop_lut5_I2_O)        0.153     7.269 f  next_target_floor[1]_i_9/O
                         net (fo=2, routed)           0.949     8.217    next_target_floor[1]_i_9_n_0
    SLICE_X63Y63         LUT6 (Prop_lut6_I0_O)        0.331     8.549 r  status[2]_i_7/O
                         net (fo=5, routed)           0.840     9.389    status[2]_i_7_n_0
    SLICE_X63Y64         LUT6 (Prop_lut6_I0_O)        0.124     9.513 f  next_status[2]_i_2/O
                         net (fo=3, routed)           0.668    10.180    next_status[2]_i_2_n_0
    SLICE_X62Y64         LUT3 (Prop_lut3_I1_O)        0.152    10.332 r  next_status[2]_i_1/O
                         net (fo=1, routed)           0.000    10.332    next_status[2]_i_1_n_0
    SLICE_X62Y64         FDRE                                         r  next_status_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X62Y64         FDRE                                         r  next_status_reg[2]/C
                         clock pessimism              0.180    15.025    
                         clock uncertainty           -0.035    14.989    
    SLICE_X62Y64         FDRE (Setup_fdre_C_D)        0.075    15.064    next_status_reg[2]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                         -10.332    
  -------------------------------------------------------------------
                         slack                                  4.732    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter0_5sec_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter0_5sec_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.592     1.475    clk_IBUF_BUFG
    SLICE_X59Y56         FDRE                                         r  counter0_5sec_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  counter0_5sec_reg[3]/Q
                         net (fo=1, routed)           0.108     1.724    counter0_5sec_reg_n_0_[3]
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.832 r  counter0_5sec_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     1.832    counter0_5sec_reg[0]_i_3_n_4
    SLICE_X59Y56         FDRE                                         r  counter0_5sec_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.861     1.989    clk_IBUF_BUFG
    SLICE_X59Y56         FDRE                                         r  counter0_5sec_reg[3]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X59Y56         FDRE (Hold_fdre_C_D)         0.105     1.580    counter0_5sec_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter2sec_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter2sec_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.592     1.475    clk_IBUF_BUFG
    SLICE_X61Y55         FDRE                                         r  counter2sec_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  counter2sec_reg[3]/Q
                         net (fo=1, routed)           0.108     1.724    counter2sec_reg_n_0_[3]
    SLICE_X61Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.832 r  counter2sec_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     1.832    counter2sec_reg[0]_i_3_n_4
    SLICE_X61Y55         FDRE                                         r  counter2sec_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.861     1.989    clk_IBUF_BUFG
    SLICE_X61Y55         FDRE                                         r  counter2sec_reg[3]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X61Y55         FDRE (Hold_fdre_C_D)         0.105     1.580    counter2sec_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter2sec_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter2sec_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.592     1.475    clk_IBUF_BUFG
    SLICE_X61Y56         FDRE                                         r  counter2sec_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  counter2sec_reg[7]/Q
                         net (fo=1, routed)           0.108     1.724    counter2sec_reg_n_0_[7]
    SLICE_X61Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.832 r  counter2sec_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.832    counter2sec_reg[4]_i_1_n_4
    SLICE_X61Y56         FDRE                                         r  counter2sec_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.861     1.989    clk_IBUF_BUFG
    SLICE_X61Y56         FDRE                                         r  counter2sec_reg[7]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X61Y56         FDRE (Hold_fdre_C_D)         0.105     1.580    counter2sec_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 counter0_5sec_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter0_5sec_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X59Y57         FDRE                                         r  counter0_5sec_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  counter0_5sec_reg[4]/Q
                         net (fo=1, routed)           0.105     1.720    counter0_5sec_reg_n_0_[4]
    SLICE_X59Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.835 r  counter0_5sec_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.835    counter0_5sec_reg[4]_i_1_n_7
    SLICE_X59Y57         FDRE                                         r  counter0_5sec_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.860     1.988    clk_IBUF_BUFG
    SLICE_X59Y57         FDRE                                         r  counter0_5sec_reg[4]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X59Y57         FDRE (Hold_fdre_C_D)         0.105     1.579    counter0_5sec_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 counter2sec_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter2sec_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X61Y57         FDRE                                         r  counter2sec_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  counter2sec_reg[8]/Q
                         net (fo=1, routed)           0.105     1.720    counter2sec_reg_n_0_[8]
    SLICE_X61Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.835 r  counter2sec_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.835    counter2sec_reg[8]_i_1_n_7
    SLICE_X61Y57         FDRE                                         r  counter2sec_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.860     1.988    clk_IBUF_BUFG
    SLICE_X61Y57         FDRE                                         r  counter2sec_reg[8]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X61Y57         FDRE (Hold_fdre_C_D)         0.105     1.579    counter2sec_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 counter2sec_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter2sec_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.592     1.475    clk_IBUF_BUFG
    SLICE_X61Y56         FDRE                                         r  counter2sec_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  counter2sec_reg[4]/Q
                         net (fo=1, routed)           0.105     1.721    counter2sec_reg_n_0_[4]
    SLICE_X61Y56         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.836 r  counter2sec_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.836    counter2sec_reg[4]_i_1_n_7
    SLICE_X61Y56         FDRE                                         r  counter2sec_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.861     1.989    clk_IBUF_BUFG
    SLICE_X61Y56         FDRE                                         r  counter2sec_reg[4]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X61Y56         FDRE (Hold_fdre_C_D)         0.105     1.580    counter2sec_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 counter0_5sec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter0_5sec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.592     1.475    clk_IBUF_BUFG
    SLICE_X59Y56         FDRE                                         r  counter0_5sec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  counter0_5sec_reg[2]/Q
                         net (fo=1, routed)           0.109     1.726    counter0_5sec_reg_n_0_[2]
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.837 r  counter0_5sec_reg[0]_i_3/O[2]
                         net (fo=1, routed)           0.000     1.837    counter0_5sec_reg[0]_i_3_n_5
    SLICE_X59Y56         FDRE                                         r  counter0_5sec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.861     1.989    clk_IBUF_BUFG
    SLICE_X59Y56         FDRE                                         r  counter0_5sec_reg[2]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X59Y56         FDRE (Hold_fdre_C_D)         0.105     1.580    counter0_5sec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 counter2sec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter2sec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.592     1.475    clk_IBUF_BUFG
    SLICE_X61Y55         FDRE                                         r  counter2sec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  counter2sec_reg[2]/Q
                         net (fo=1, routed)           0.109     1.726    counter2sec_reg_n_0_[2]
    SLICE_X61Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.837 r  counter2sec_reg[0]_i_3/O[2]
                         net (fo=1, routed)           0.000     1.837    counter2sec_reg[0]_i_3_n_5
    SLICE_X61Y55         FDRE                                         r  counter2sec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.861     1.989    clk_IBUF_BUFG
    SLICE_X61Y55         FDRE                                         r  counter2sec_reg[2]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X61Y55         FDRE (Hold_fdre_C_D)         0.105     1.580    counter2sec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 counter2sec_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter2sec_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.592     1.475    clk_IBUF_BUFG
    SLICE_X61Y56         FDRE                                         r  counter2sec_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  counter2sec_reg[6]/Q
                         net (fo=1, routed)           0.109     1.726    counter2sec_reg_n_0_[6]
    SLICE_X61Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.837 r  counter2sec_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.837    counter2sec_reg[4]_i_1_n_5
    SLICE_X61Y56         FDRE                                         r  counter2sec_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.861     1.989    clk_IBUF_BUFG
    SLICE_X61Y56         FDRE                                         r  counter2sec_reg[6]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X61Y56         FDRE (Hold_fdre_C_D)         0.105     1.580    counter2sec_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 next_target_floor_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_target_floor_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.589     1.472    clk_IBUF_BUFG
    SLICE_X63Y65         FDRE                                         r  next_target_floor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  next_target_floor_reg[0]/Q
                         net (fo=2, routed)           0.167     1.780    next_target_floor_reg_n_0_[0]
    SLICE_X63Y65         LUT4 (Prop_lut4_I0_O)        0.045     1.825 r  next_target_floor[0]_i_1/O
                         net (fo=1, routed)           0.000     1.825    next_target_floor[0]_i_1_n_0
    SLICE_X63Y65         FDRE                                         r  next_target_floor_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.857     1.985    clk_IBUF_BUFG
    SLICE_X63Y65         FDRE                                         r  next_target_floor_reg[0]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X63Y65         FDRE (Hold_fdre_C_D)         0.091     1.563    next_target_floor_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y63   clear_counter_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y56   counter0_5sec_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y58   counter0_5sec_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y58   counter0_5sec_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y59   counter0_5sec_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y59   counter0_5sec_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y59   counter0_5sec_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y59   counter0_5sec_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y60   counter0_5sec_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y63   clear_counter_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y59   counter0_5sec_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y59   counter0_5sec_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y59   counter0_5sec_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y59   counter0_5sec_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y60   counter0_5sec_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y60   counter0_5sec_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y60   counter0_5sec_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y60   counter0_5sec_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y61   counter0_5sec_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y56   counter0_5sec_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y58   counter0_5sec_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y58   counter0_5sec_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y56   counter0_5sec_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y56   counter0_5sec_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y56   counter0_5sec_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y57   counter0_5sec_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y57   counter0_5sec_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y57   counter0_5sec_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y57   counter0_5sec_reg[7]/C



