Classic Timing Analyzer report for model
Mon Oct 21 10:47:00 2024
Quartus II 64-Bit Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. Clock Hold: 'CLK'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                             ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------+---------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                      ; To                                                                  ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------+---------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 28.175 ns                        ; reg:inst|dff1:inst5|q1[2] ; BUS[2]                                                              ; CLK        ; --       ; 0            ;
; Clock Setup: 'CLK'           ; N/A                                      ; None          ; 31.15 MHz ( period = 32.098 ns ) ; reg:inst|dff1:inst5|q1[2] ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] ; CLK        ; CLK      ; 0            ;
; Clock Hold: 'CLK'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; ctl:inst5|ia:inst|RS1[0]  ; reg:inst|dff1:inst5|q1[9]                                           ; CLK        ; CLK      ; 3605         ;
; Total number of failed paths ;                                          ;               ;                                  ;                           ;                                                                     ;            ;          ; 3605         ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------+---------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                            ; To                                                                                                                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 31.15 MHz ( period = 32.098 ns )                    ; reg:inst|dff1:inst5|q1[2]                                                                       ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2]                                                        ; CLK        ; CLK      ; None                        ; None                      ; 4.355 ns                ;
; N/A                                     ; 32.52 MHz ( period = 30.754 ns )                    ; reg:inst|dff1:inst5|q1[3]                                                                       ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK        ; CLK      ; None                        ; None                      ; 5.217 ns                ;
; N/A                                     ; 32.60 MHz ( period = 30.678 ns )                    ; reg:inst|dff1:inst5|q1[11]                                                                      ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a8~porta_datain_reg3  ; CLK        ; CLK      ; None                        ; None                      ; 5.060 ns                ;
; N/A                                     ; 32.71 MHz ( period = 30.570 ns )                    ; reg:inst|dff1:inst4|q1[3]                                                                       ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK        ; CLK      ; None                        ; None                      ; 5.271 ns                ;
; N/A                                     ; 32.86 MHz ( period = 30.428 ns )                    ; reg:inst|dff1:inst1|q1[2]                                                                       ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2]                                                        ; CLK        ; CLK      ; None                        ; None                      ; 3.704 ns                ;
; N/A                                     ; 33.02 MHz ( period = 30.286 ns )                    ; reg:inst|dff1:inst4|q1[1]                                                                       ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1]                                                        ; CLK        ; CLK      ; None                        ; None                      ; 3.866 ns                ;
; N/A                                     ; 33.07 MHz ( period = 30.240 ns )                    ; reg:inst|dff1:inst|q1[3]                                                                        ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK        ; CLK      ; None                        ; None                      ; 5.031 ns                ;
; N/A                                     ; 33.15 MHz ( period = 30.164 ns )                    ; reg:inst|dff1:inst|q1[2]                                                                        ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2]                                                        ; CLK        ; CLK      ; None                        ; None                      ; 3.135 ns                ;
; N/A                                     ; 33.41 MHz ( period = 29.928 ns )                    ; reg:inst|dff1:inst5|q1[2]                                                                       ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK        ; CLK      ; None                        ; None                      ; 5.128 ns                ;
; N/A                                     ; 33.46 MHz ( period = 29.888 ns )                    ; reg:inst|dff1:inst5|q1[10]                                                                      ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a8~porta_datain_reg2  ; CLK        ; CLK      ; None                        ; None                      ; 4.675 ns                ;
; N/A                                     ; 33.62 MHz ( period = 29.744 ns )                    ; reg:inst|dff1:inst5|q1[6]                                                                       ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a4~porta_datain_reg2  ; CLK        ; CLK      ; None                        ; None                      ; 4.796 ns                ;
; N/A                                     ; 33.63 MHz ( period = 29.738 ns )                    ; reg:inst|dff1:inst|q1[0]                                                                        ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0]                                                        ; CLK        ; CLK      ; None                        ; None                      ; 3.573 ns                ;
; N/A                                     ; 33.79 MHz ( period = 29.592 ns )                    ; reg:inst|dff1:inst4|q1[9]                                                                       ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a8~porta_datain_reg1  ; CLK        ; CLK      ; None                        ; None                      ; 4.709 ns                ;
; N/A                                     ; 33.85 MHz ( period = 29.542 ns )                    ; reg:inst|dff1:inst5|q1[14]                                                                      ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a12~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 4.530 ns                ;
; N/A                                     ; 33.94 MHz ( period = 29.464 ns )                    ; reg:inst|dff1:inst5|q1[8]                                                                       ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a8~porta_datain_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 4.446 ns                ;
; N/A                                     ; 34.03 MHz ( period = 29.386 ns )                    ; reg:inst|dff1:inst4|q1[1]                                                                       ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK        ; CLK      ; None                        ; None                      ; 4.679 ns                ;
; N/A                                     ; 34.06 MHz ( period = 29.362 ns )                    ; reg:inst|dff1:inst5|q1[15]                                                                      ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a12~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 4.457 ns                ;
; N/A                                     ; 34.07 MHz ( period = 29.354 ns )                    ; reg:inst|dff1:inst4|q1[9]                                                                       ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[9]                                                        ; CLK        ; CLK      ; None                        ; None                      ; 4.822 ns                ;
; N/A                                     ; 34.15 MHz ( period = 29.280 ns )                    ; reg:inst|dff1:inst|q1[11]                                                                       ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a8~porta_datain_reg3  ; CLK        ; CLK      ; None                        ; None                      ; 4.486 ns                ;
; N/A                                     ; 34.19 MHz ( period = 29.250 ns )                    ; reg:inst|dff1:inst|q1[9]                                                                        ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a8~porta_datain_reg1  ; CLK        ; CLK      ; None                        ; None                      ; 4.463 ns                ;
; N/A                                     ; 34.20 MHz ( period = 29.236 ns )                    ; reg:inst|dff1:inst4|q1[7]                                                                       ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a4~porta_datain_reg3  ; CLK        ; CLK      ; None                        ; None                      ; 4.600 ns                ;
; N/A                                     ; 34.46 MHz ( period = 29.022 ns )                    ; reg:inst|dff1:inst|q1[0]                                                                        ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 4.410 ns                ;
; N/A                                     ; 34.47 MHz ( period = 29.012 ns )                    ; reg:inst|dff1:inst|q1[9]                                                                        ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[9]                                                        ; CLK        ; CLK      ; None                        ; None                      ; 4.576 ns                ;
; N/A                                     ; 34.48 MHz ( period = 29.006 ns )                    ; reg:inst|dff1:inst|q1[1]                                                                        ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1]                                                        ; CLK        ; CLK      ; None                        ; None                      ; 3.151 ns                ;
; N/A                                     ; 34.58 MHz ( period = 28.920 ns )                    ; pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[2]  ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2]                                                        ; CLK        ; CLK      ; None                        ; None                      ; 4.781 ns                ;
; N/A                                     ; 34.58 MHz ( period = 28.916 ns )                    ; reg:inst|dff1:inst5|q1[0]                                                                       ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0]                                                        ; CLK        ; CLK      ; None                        ; None                      ; 3.427 ns                ;
; N/A                                     ; 34.60 MHz ( period = 28.900 ns )                    ; reg:inst|dff1:inst4|q1[2]                                                                       ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2]                                                        ; CLK        ; CLK      ; None                        ; None                      ; 2.578 ns                ;
; N/A                                     ; 34.96 MHz ( period = 28.602 ns )                    ; reg:inst|dff1:inst|q1[15]                                                                       ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a12~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 4.192 ns                ;
; N/A                                     ; 34.97 MHz ( period = 28.596 ns )                    ; reg:inst|dff1:inst|q1[12]                                                                       ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a12~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 4.189 ns                ;
; N/A                                     ; 34.99 MHz ( period = 28.582 ns )                    ; reg:inst|dff1:inst|q1[8]                                                                        ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a8~porta_datain_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 4.137 ns                ;
; N/A                                     ; 35.08 MHz ( period = 28.504 ns )                    ; reg:inst|dff1:inst5|q1[7]                                                                       ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a4~porta_datain_reg3  ; CLK        ; CLK      ; None                        ; None                      ; 4.060 ns                ;
; N/A                                     ; 35.16 MHz ( period = 28.442 ns )                    ; reg:inst|dff1:inst4|q1[13]                                                                      ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a12~porta_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 4.179 ns                ;
; N/A                                     ; 35.19 MHz ( period = 28.416 ns )                    ; reg:inst|dff1:inst5|q1[9]                                                                       ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a8~porta_datain_reg1  ; CLK        ; CLK      ; None                        ; None                      ; 3.929 ns                ;
; N/A                                     ; 35.32 MHz ( period = 28.314 ns )                    ; reg:inst|dff1:inst1|q1[6]                                                                       ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a4~porta_datain_reg2  ; CLK        ; CLK      ; None                        ; None                      ; 4.501 ns                ;
; N/A                                     ; 35.32 MHz ( period = 28.310 ns )                    ; pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[9]  ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a8~porta_datain_reg1  ; CLK        ; CLK      ; None                        ; None                      ; 6.274 ns                ;
; N/A                                     ; 35.35 MHz ( period = 28.288 ns )                    ; reg:inst|dff1:inst|q1[7]                                                                        ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a4~porta_datain_reg3  ; CLK        ; CLK      ; None                        ; None                      ; 4.051 ns                ;
; N/A                                     ; 35.39 MHz ( period = 28.258 ns )                    ; reg:inst|dff1:inst1|q1[2]                                                                       ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK        ; CLK      ; None                        ; None                      ; 4.477 ns                ;
; N/A                                     ; 35.46 MHz ( period = 28.200 ns )                    ; reg:inst|dff1:inst5|q1[0]                                                                       ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 4.264 ns                ;
; N/A                                     ; 35.47 MHz ( period = 28.196 ns )                    ; reg:inst|dff1:inst1|q1[10]                                                                      ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a8~porta_datain_reg2  ; CLK        ; CLK      ; None                        ; None                      ; 4.373 ns                ;
; N/A                                     ; 35.48 MHz ( period = 28.184 ns )                    ; reg:inst|dff1:inst5|q1[1]                                                                       ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1]                                                        ; CLK        ; CLK      ; None                        ; None                      ; 2.993 ns                ;
; N/A                                     ; 35.49 MHz ( period = 28.178 ns )                    ; reg:inst|dff1:inst5|q1[9]                                                                       ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[9]                                                        ; CLK        ; CLK      ; None                        ; None                      ; 4.042 ns                ;
; N/A                                     ; 35.50 MHz ( period = 28.168 ns )                    ; reg:inst|dff1:inst4|q1[5]                                                                       ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a4~porta_datain_reg1  ; CLK        ; CLK      ; None                        ; None                      ; 4.066 ns                ;
; N/A                                     ; 35.58 MHz ( period = 28.106 ns )                    ; reg:inst|dff1:inst|q1[1]                                                                        ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK        ; CLK      ; None                        ; None                      ; 3.964 ns                ;
; N/A                                     ; 35.59 MHz ( period = 28.098 ns )                    ; reg:inst|dff1:inst|q1[13]                                                                       ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a12~porta_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 3.932 ns                ;
; N/A                                     ; 35.59 MHz ( period = 28.096 ns )                    ; reg:inst|dff1:inst|q1[6]                                                                        ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a4~porta_datain_reg2  ; CLK        ; CLK      ; None                        ; None                      ; 3.955 ns                ;
; N/A                                     ; 35.60 MHz ( period = 28.092 ns )                    ; reg:inst|dff1:inst5|q1[4]                                                                       ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a4~porta_datain_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 3.895 ns                ;
; N/A                                     ; 35.62 MHz ( period = 28.072 ns )                    ; pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[9]  ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[9]                                                        ; CLK        ; CLK      ; None                        ; None                      ; 6.387 ns                ;
; N/A                                     ; 35.72 MHz ( period = 27.994 ns )                    ; reg:inst|dff1:inst|q1[2]                                                                        ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK        ; CLK      ; None                        ; None                      ; 3.908 ns                ;
; N/A                                     ; 35.74 MHz ( period = 27.978 ns )                    ; reg:inst|dff1:inst|q1[10]                                                                       ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a8~porta_datain_reg2  ; CLK        ; CLK      ; None                        ; None                      ; 3.827 ns                ;
; N/A                                     ; 35.75 MHz ( period = 27.974 ns )                    ; reg:inst|dff1:inst4|q1[11]                                                                      ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a8~porta_datain_reg3  ; CLK        ; CLK      ; None                        ; None                      ; 3.907 ns                ;
; N/A                                     ; 35.87 MHz ( period = 27.882 ns )                    ; reg:inst|dff1:inst1|q1[14]                                                                      ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a12~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 4.261 ns                ;
; N/A                                     ; 35.92 MHz ( period = 27.838 ns )                    ; reg:inst|dff1:inst|q1[5]                                                                        ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a4~porta_datain_reg1  ; CLK        ; CLK      ; None                        ; None                      ; 3.826 ns                ;
; N/A                                     ; 36.02 MHz ( period = 27.762 ns )                    ; reg:inst|dff1:inst1|q1[0]                                                                       ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0]                                                        ; CLK        ; CLK      ; None                        ; None                      ; 3.021 ns                ;
; N/A                                     ; 36.06 MHz ( period = 27.734 ns )                    ; reg:inst|dff1:inst5|q1[13]                                                                      ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a12~porta_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 3.659 ns                ;
; N/A                                     ; 36.33 MHz ( period = 27.524 ns )                    ; reg:inst|dff1:inst|q1[14]                                                                       ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a12~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 3.645 ns                ;
; N/A                                     ; 36.55 MHz ( period = 27.358 ns )                    ; reg:inst|dff1:inst4|q1[15]                                                                      ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a12~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 3.644 ns                ;
; N/A                                     ; 36.59 MHz ( period = 27.332 ns )                    ; reg:inst|dff1:inst4|q1[0]                                                                       ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0]                                                        ; CLK        ; CLK      ; None                        ; None                      ; 2.446 ns                ;
; N/A                                     ; 36.65 MHz ( period = 27.284 ns )                    ; reg:inst|dff1:inst5|q1[1]                                                                       ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK        ; CLK      ; None                        ; None                      ; 3.806 ns                ;
; N/A                                     ; 36.66 MHz ( period = 27.278 ns )                    ; reg:inst|dff1:inst5|q1[5]                                                                       ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a4~porta_datain_reg1  ; CLK        ; CLK      ; None                        ; None                      ; 3.563 ns                ;
; N/A                                     ; 36.97 MHz ( period = 27.046 ns )                    ; reg:inst|dff1:inst1|q1[0]                                                                       ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 3.858 ns                ;
; N/A                                     ; 36.97 MHz ( period = 27.046 ns )                    ; pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[11] ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a8~porta_datain_reg3  ; CLK        ; CLK      ; None                        ; None                      ; 5.642 ns                ;
; N/A                                     ; 36.98 MHz ( period = 27.040 ns )                    ; pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[1]  ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1]                                                        ; CLK        ; CLK      ; None                        ; None                      ; 4.436 ns                ;
; N/A                                     ; 37.00 MHz ( period = 27.024 ns )                    ; reg:inst|dff1:inst1|q1[4]                                                                       ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a4~porta_datain_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 3.856 ns                ;
; N/A                                     ; 37.08 MHz ( period = 26.970 ns )                    ; reg:inst|dff1:inst|q1[4]                                                                        ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a4~porta_datain_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 3.392 ns                ;
; N/A                                     ; 37.32 MHz ( period = 26.798 ns )                    ; reg:inst|dff1:inst4|q1[6]                                                                       ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a4~porta_datain_reg2  ; CLK        ; CLK      ; None                        ; None                      ; 3.381 ns                ;
; N/A                                     ; 37.38 MHz ( period = 26.750 ns )                    ; pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[2]  ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK        ; CLK      ; None                        ; None                      ; 5.554 ns                ;
; N/A                                     ; 37.41 MHz ( period = 26.730 ns )                    ; reg:inst|dff1:inst4|q1[2]                                                                       ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK        ; CLK      ; None                        ; None                      ; 3.351 ns                ;
; N/A                                     ; 37.41 MHz ( period = 26.730 ns )                    ; reg:inst|dff1:inst1|q1[8]                                                                       ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a8~porta_datain_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 3.645 ns                ;
; N/A                                     ; 37.48 MHz ( period = 26.680 ns )                    ; reg:inst|dff1:inst4|q1[10]                                                                      ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a8~porta_datain_reg2  ; CLK        ; CLK      ; None                        ; None                      ; 3.253 ns                ;
; N/A                                     ; 37.57 MHz ( period = 26.616 ns )                    ; reg:inst|dff1:inst4|q1[0]                                                                       ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 3.283 ns                ;
; N/A                                     ; 37.58 MHz ( period = 26.608 ns )                    ; reg:inst|dff1:inst1|q1[12]                                                                      ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a12~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 3.629 ns                ;
; N/A                                     ; 37.61 MHz ( period = 26.592 ns )                    ; pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[8]  ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a8~porta_datain_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 5.415 ns                ;
; N/A                                     ; 37.67 MHz ( period = 26.548 ns )                    ; reg:inst|dff1:inst5|q1[12]                                                                      ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a12~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 3.066 ns                ;
; N/A                                     ; 37.67 MHz ( period = 26.544 ns )                    ; reg:inst|dff1:inst5|q1[11]                                                                      ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[11]                                                       ; CLK        ; CLK      ; None                        ; None                      ; 4.697 ns                ;
; N/A                                     ; 38.02 MHz ( period = 26.302 ns )                    ; reg:inst|dff1:inst4|q1[8]                                                                       ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a8~porta_datain_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 3.071 ns                ;
; N/A                                     ; 38.06 MHz ( period = 26.276 ns )                    ; reg:inst|dff1:inst1|q1[3]                                                                       ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK        ; CLK      ; None                        ; None                      ; 3.473 ns                ;
; N/A                                     ; 38.12 MHz ( period = 26.230 ns )                    ; reg:inst|dff1:inst4|q1[14]                                                                      ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a12~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 3.073 ns                ;
; N/A                                     ; 38.26 MHz ( period = 26.140 ns )                    ; pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[1]  ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK        ; CLK      ; None                        ; None                      ; 5.249 ns                ;
; N/A                                     ; 38.29 MHz ( period = 26.118 ns )                    ; reg:inst|dff1:inst1|q1[11]                                                                      ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a8~porta_datain_reg3  ; CLK        ; CLK      ; None                        ; None                      ; 3.339 ns                ;
; N/A                                     ; 38.32 MHz ( period = 26.096 ns )                    ; reg:inst|dff1:inst5|q1[10]                                                                      ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[10]                                                       ; CLK        ; CLK      ; None                        ; None                      ; 3.656 ns                ;
; N/A                                     ; 38.44 MHz ( period = 26.016 ns )                    ; pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[14] ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a12~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 5.172 ns                ;
; N/A                                     ; 38.51 MHz ( period = 25.964 ns )                    ; pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[3]  ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK        ; CLK      ; None                        ; None                      ; 5.161 ns                ;
; N/A                                     ; 38.76 MHz ( period = 25.798 ns )                    ; reg:inst|dff1:inst1|q1[9]                                                                       ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a8~porta_datain_reg1  ; CLK        ; CLK      ; None                        ; None                      ; 3.196 ns                ;
; N/A                                     ; 38.94 MHz ( period = 25.678 ns )                    ; reg:inst|dff1:inst4|q1[4]                                                                       ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a4~porta_datain_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 2.821 ns                ;
; N/A                                     ; 39.12 MHz ( period = 25.560 ns )                    ; reg:inst|dff1:inst1|q1[9]                                                                       ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[9]                                                        ; CLK        ; CLK      ; None                        ; None                      ; 3.309 ns                ;
; N/A                                     ; 39.21 MHz ( period = 25.504 ns )                    ; reg:inst|dff1:inst1|q1[15]                                                                      ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a12~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 3.077 ns                ;
; N/A                                     ; 39.47 MHz ( period = 25.336 ns )                    ; pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[15] ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a12~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 4.832 ns                ;
; N/A                                     ; 39.70 MHz ( period = 25.188 ns )                    ; pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[10] ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a8~porta_datain_reg2  ; CLK        ; CLK      ; None                        ; None                      ; 4.713 ns                ;
; N/A                                     ; 39.71 MHz ( period = 25.184 ns )                    ; pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[5]  ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a4~porta_datain_reg1  ; CLK        ; CLK      ; None                        ; None                      ; 4.780 ns                ;
; N/A                                     ; 39.77 MHz ( period = 25.146 ns )                    ; reg:inst|dff1:inst|q1[11]                                                                       ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[11]                                                       ; CLK        ; CLK      ; None                        ; None                      ; 4.123 ns                ;
; N/A                                     ; 39.91 MHz ( period = 25.054 ns )                    ; pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[6]  ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a4~porta_datain_reg2  ; CLK        ; CLK      ; None                        ; None                      ; 4.715 ns                ;
; N/A                                     ; 39.97 MHz ( period = 25.016 ns )                    ; pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[13] ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a12~porta_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 4.672 ns                ;
; N/A                                     ; 40.09 MHz ( period = 24.946 ns )                    ; reg:inst|dff1:inst1|q1[1]                                                                       ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1]                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.546 ns                ;
; N/A                                     ; 40.28 MHz ( period = 24.824 ns )                    ; pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[7]  ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a4~porta_datain_reg3  ; CLK        ; CLK      ; None                        ; None                      ; 4.600 ns                ;
; N/A                                     ; 40.29 MHz ( period = 24.820 ns )                    ; reg:inst|dff1:inst1|q1[7]                                                                       ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a4~porta_datain_reg3  ; CLK        ; CLK      ; None                        ; None                      ; 2.761 ns                ;
; N/A                                     ; 40.42 MHz ( period = 24.738 ns )                    ; reg:inst|dff1:inst4|q1[12]                                                                      ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a12~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 2.338 ns                ;
; N/A                                     ; 40.55 MHz ( period = 24.662 ns )                    ; reg:inst|dff1:inst5|q1[6]                                                                       ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[6]                                                        ; CLK        ; CLK      ; None                        ; None                      ; 3.626 ns                ;
; N/A                                     ; 40.59 MHz ( period = 24.638 ns )                    ; reg:inst|dff1:inst1|q1[13]                                                                      ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a12~porta_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 2.649 ns                ;
; N/A                                     ; 40.59 MHz ( period = 24.636 ns )                    ; reg:inst|dff1:inst5|q1[8]                                                                       ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[8]                                                        ; CLK        ; CLK      ; None                        ; None                      ; 4.073 ns                ;
; N/A                                     ; 40.86 MHz ( period = 24.472 ns )                    ; reg:inst|dff1:inst1|q1[5]                                                                       ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a4~porta_datain_reg1  ; CLK        ; CLK      ; None                        ; None                      ; 2.574 ns                ;
; N/A                                     ; 40.98 MHz ( period = 24.404 ns )                    ; reg:inst|dff1:inst1|q1[10]                                                                      ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[10]                                                       ; CLK        ; CLK      ; None                        ; None                      ; 3.354 ns                ;
; N/A                                     ; 41.00 MHz ( period = 24.392 ns )                    ; pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[4]  ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a4~porta_datain_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 4.384 ns                ;
; N/A                                     ; 41.00 MHz ( period = 24.392 ns )                    ; reg:inst|dff1:inst5|q1[3]                                                                       ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3]                                                        ; CLK        ; CLK      ; None                        ; None                      ; 4.008 ns                ;
; N/A                                     ; 41.01 MHz ( period = 24.384 ns )                    ; reg:inst|dff1:inst|q1[12]                                                                       ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[12]                                                       ; CLK        ; CLK      ; None                        ; None                      ; 4.564 ns                ;
; N/A                                     ; 41.15 MHz ( period = 24.302 ns )                    ; pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[12] ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a12~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 4.315 ns                ;
; N/A                                     ; 41.31 MHz ( period = 24.208 ns )                    ; reg:inst|dff1:inst4|q1[3]                                                                       ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3]                                                        ; CLK        ; CLK      ; None                        ; None                      ; 4.062 ns                ;
; N/A                                     ; 41.35 MHz ( period = 24.186 ns )                    ; reg:inst|dff1:inst|q1[10]                                                                       ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[10]                                                       ; CLK        ; CLK      ; None                        ; None                      ; 2.808 ns                ;
; N/A                                     ; 41.36 MHz ( period = 24.178 ns )                    ; reg:inst|dff1:inst4|q1[5]                                                                       ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[5]                                                        ; CLK        ; CLK      ; None                        ; None                      ; 3.280 ns                ;
; N/A                                     ; 41.49 MHz ( period = 24.100 ns )                    ; reg:inst|dff1:inst5|q1[15]                                                                      ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[15]                                                       ; CLK        ; CLK      ; None                        ; None                      ; 3.250 ns                ;
; N/A                                     ; 41.59 MHz ( period = 24.046 ns )                    ; reg:inst|dff1:inst1|q1[1]                                                                       ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK        ; CLK      ; None                        ; None                      ; 2.359 ns                ;
; N/A                                     ; 41.75 MHz ( period = 23.950 ns )                    ; pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[0]  ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0]                                                        ; CLK        ; CLK      ; None                        ; None                      ; 2.959 ns                ;
; N/A                                     ; 41.88 MHz ( period = 23.878 ns )                    ; reg:inst|dff1:inst|q1[3]                                                                        ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3]                                                        ; CLK        ; CLK      ; None                        ; None                      ; 3.822 ns                ;
; N/A                                     ; 41.93 MHz ( period = 23.848 ns )                    ; reg:inst|dff1:inst|q1[5]                                                                        ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[5]                                                        ; CLK        ; CLK      ; None                        ; None                      ; 3.040 ns                ;
; N/A                                     ; 41.95 MHz ( period = 23.840 ns )                    ; reg:inst|dff1:inst4|q1[11]                                                                      ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[11]                                                       ; CLK        ; CLK      ; None                        ; None                      ; 3.544 ns                ;
; N/A                                     ; 42.08 MHz ( period = 23.766 ns )                    ; reg:inst|dff1:inst4|q1[7]                                                                       ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[7]                                                        ; CLK        ; CLK      ; None                        ; None                      ; 3.401 ns                ;
; N/A                                     ; 42.10 MHz ( period = 23.754 ns )                    ; reg:inst|dff1:inst|q1[8]                                                                        ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[8]                                                        ; CLK        ; CLK      ; None                        ; None                      ; 3.764 ns                ;
; N/A                                     ; 42.63 MHz ( period = 23.458 ns )                    ; reg:inst|dff1:inst5|q1[4]                                                                       ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[4]                                                        ; CLK        ; CLK      ; None                        ; None                      ; 3.108 ns                ;
; N/A                                     ; 42.84 MHz ( period = 23.340 ns )                    ; reg:inst|dff1:inst|q1[15]                                                                       ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[15]                                                       ; CLK        ; CLK      ; None                        ; None                      ; 2.985 ns                ;
; N/A                                     ; 42.94 MHz ( period = 23.288 ns )                    ; reg:inst|dff1:inst5|q1[5]                                                                       ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[5]                                                        ; CLK        ; CLK      ; None                        ; None                      ; 2.777 ns                ;
; N/A                                     ; 43.04 MHz ( period = 23.234 ns )                    ; pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[0]  ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 3.796 ns                ;
; N/A                                     ; 43.04 MHz ( period = 23.232 ns )                    ; reg:inst|dff1:inst1|q1[6]                                                                       ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[6]                                                        ; CLK        ; CLK      ; None                        ; None                      ; 3.331 ns                ;
; N/A                                     ; 43.15 MHz ( period = 23.174 ns )                    ; reg:inst|dff1:inst4|q1[13]                                                                      ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[13]                                                       ; CLK        ; CLK      ; None                        ; None                      ; 3.575 ns                ;
; N/A                                     ; 43.19 MHz ( period = 23.154 ns )                    ; reg:inst|dff1:inst5|q1[14]                                                                      ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[14]                                                       ; CLK        ; CLK      ; None                        ; None                      ; 4.175 ns                ;
; N/A                                     ; 43.41 MHz ( period = 23.034 ns )                    ; reg:inst|dff1:inst5|q1[7]                                                                       ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[7]                                                        ; CLK        ; CLK      ; None                        ; None                      ; 2.861 ns                ;
; N/A                                     ; 43.45 MHz ( period = 23.014 ns )                    ; reg:inst|dff1:inst|q1[6]                                                                        ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[6]                                                        ; CLK        ; CLK      ; None                        ; None                      ; 2.785 ns                ;
; N/A                                     ; 43.65 MHz ( period = 22.912 ns )                    ; pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[11] ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[11]                                                       ; CLK        ; CLK      ; None                        ; None                      ; 5.279 ns                ;
; N/A                                     ; 43.69 MHz ( period = 22.888 ns )                    ; reg:inst|dff1:inst4|q1[10]                                                                      ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[10]                                                       ; CLK        ; CLK      ; None                        ; None                      ; 2.234 ns                ;
; N/A                                     ; 43.80 MHz ( period = 22.830 ns )                    ; reg:inst|dff1:inst|q1[13]                                                                       ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[13]                                                       ; CLK        ; CLK      ; None                        ; None                      ; 3.328 ns                ;
; N/A                                     ; 43.83 MHz ( period = 22.818 ns )                    ; reg:inst|dff1:inst|q1[7]                                                                        ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[7]                                                        ; CLK        ; CLK      ; None                        ; None                      ; 2.852 ns                ;
; N/A                                     ; 44.51 MHz ( period = 22.466 ns )                    ; reg:inst|dff1:inst5|q1[13]                                                                      ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[13]                                                       ; CLK        ; CLK      ; None                        ; None                      ; 3.055 ns                ;
; N/A                                     ; 44.65 MHz ( period = 22.396 ns )                    ; reg:inst|dff1:inst1|q1[12]                                                                      ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[12]                                                       ; CLK        ; CLK      ; None                        ; None                      ; 4.004 ns                ;
; N/A                                     ; 44.66 MHz ( period = 22.390 ns )                    ; reg:inst|dff1:inst1|q1[4]                                                                       ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[4]                                                        ; CLK        ; CLK      ; None                        ; None                      ; 3.069 ns                ;
; N/A                                     ; 44.77 MHz ( period = 22.336 ns )                    ; reg:inst|dff1:inst|q1[4]                                                                        ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[4]                                                        ; CLK        ; CLK      ; None                        ; None                      ; 2.605 ns                ;
; N/A                                     ; 44.77 MHz ( period = 22.336 ns )                    ; reg:inst|dff1:inst5|q1[12]                                                                      ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[12]                                                       ; CLK        ; CLK      ; None                        ; None                      ; 3.441 ns                ;
; N/A                                     ; 45.26 MHz ( period = 22.096 ns )                    ; reg:inst|dff1:inst4|q1[15]                                                                      ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[15]                                                       ; CLK        ; CLK      ; None                        ; None                      ; 2.437 ns                ;
; N/A                                     ; 45.49 MHz ( period = 21.984 ns )                    ; reg:inst|dff1:inst1|q1[11]                                                                      ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[11]                                                       ; CLK        ; CLK      ; None                        ; None                      ; 2.976 ns                ;
; N/A                                     ; 45.66 MHz ( period = 21.902 ns )                    ; reg:inst|dff1:inst1|q1[8]                                                                       ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[8]                                                        ; CLK        ; CLK      ; None                        ; None                      ; 3.272 ns                ;
; N/A                                     ; 45.95 MHz ( period = 21.764 ns )                    ; pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[8]  ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[8]                                                        ; CLK        ; CLK      ; None                        ; None                      ; 5.042 ns                ;
; N/A                                     ; 46.05 MHz ( period = 21.716 ns )                    ; reg:inst|dff1:inst4|q1[6]                                                                       ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[6]                                                        ; CLK        ; CLK      ; None                        ; None                      ; 2.211 ns                ;
; N/A                                     ; 46.52 MHz ( period = 21.494 ns )                    ; reg:inst|dff1:inst1|q1[14]                                                                      ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[14]                                                       ; CLK        ; CLK      ; None                        ; None                      ; 3.906 ns                ;
; N/A                                     ; 46.57 MHz ( period = 21.474 ns )                    ; reg:inst|dff1:inst4|q1[8]                                                                       ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[8]                                                        ; CLK        ; CLK      ; None                        ; None                      ; 2.698 ns                ;
; N/A                                     ; 46.74 MHz ( period = 21.396 ns )                    ; pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[10] ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[10]                                                       ; CLK        ; CLK      ; None                        ; None                      ; 3.694 ns                ;
; N/A                                     ; 47.18 MHz ( period = 21.194 ns )                    ; pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[5]  ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[5]                                                        ; CLK        ; CLK      ; None                        ; None                      ; 3.994 ns                ;
; N/A                                     ; 47.31 MHz ( period = 21.136 ns )                    ; reg:inst|dff1:inst|q1[14]                                                                       ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[14]                                                       ; CLK        ; CLK      ; None                        ; None                      ; 3.290 ns                ;
; N/A                                     ; 47.49 MHz ( period = 21.056 ns )                    ; ctl:inst5|ia:inst|RS2[1]                                                                        ; pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[11]                            ; CLK        ; CLK      ; None                        ; None                      ; 8.011 ns                ;
; N/A                                     ; 47.52 MHz ( period = 21.044 ns )                    ; reg:inst|dff1:inst4|q1[4]                                                                       ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[4]                                                        ; CLK        ; CLK      ; None                        ; None                      ; 2.034 ns                ;
; N/A                                     ; 47.61 MHz ( period = 21.002 ns )                    ; ctl:inst5|ia:inst|RS2[1]                                                                        ; pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[0]                             ; CLK        ; CLK      ; None                        ; None                      ; 7.984 ns                ;
; N/A                                     ; 48.35 MHz ( period = 20.684 ns )                    ; ctl:inst5|ia:inst|RS2[0]                                                                        ; pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[11]                            ; CLK        ; CLK      ; None                        ; None                      ; 7.822 ns                ;
; N/A                                     ; 48.46 MHz ( period = 20.634 ns )                    ; ctl:inst5|ia:inst|RS1[1]                                                                        ; pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[11]                            ; CLK        ; CLK      ; None                        ; None                      ; 8.183 ns                ;
; N/A                                     ; 48.47 MHz ( period = 20.630 ns )                    ; ctl:inst5|ia:inst|RS2[0]                                                                        ; reg:inst|dff1:inst5|q1[3]                                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 7.244 ns                ;
; N/A                                     ; 48.59 MHz ( period = 20.580 ns )                    ; ctl:inst5|ia:inst|RS1[1]                                                                        ; pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[0]                             ; CLK        ; CLK      ; None                        ; None                      ; 8.156 ns                ;
; N/A                                     ; 48.61 MHz ( period = 20.574 ns )                    ; ctl:inst5|ia:inst|RS2[0]                                                                        ; reg:inst|dff1:inst5|q1[2]                                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 6.892 ns                ;
; N/A                                     ; 48.63 MHz ( period = 20.564 ns )                    ; ctl:inst5|ia:inst|RS2[0]                                                                        ; reg:inst|dff1:inst1|q1[3]                                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 8.361 ns                ;
; N/A                                     ; 48.72 MHz ( period = 20.526 ns )                    ; reg:inst|dff1:inst4|q1[12]                                                                      ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[12]                                                       ; CLK        ; CLK      ; None                        ; None                      ; 2.713 ns                ;
; N/A                                     ; 48.82 MHz ( period = 20.482 ns )                    ; reg:inst|dff1:inst1|q1[5]                                                                       ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[5]                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.788 ns                ;
; N/A                                     ; 48.97 MHz ( period = 20.422 ns )                    ; ctl:inst5|ia:inst|RS2[0]                                                                        ; reg:inst|dff1:inst|q1[3]                                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 8.382 ns                ;
; N/A                                     ; 48.98 MHz ( period = 20.418 ns )                    ; alu:inst1|dff1:inst3|q1[1]                                                                      ; alu:inst1|ALU181:inst|F9[12]                                                                                               ; CLK        ; CLK      ; None                        ; None                      ; 5.334 ns                ;
; N/A                                     ; 49.03 MHz ( period = 20.396 ns )                    ; ctl:inst5|ia:inst|RS2[1]                                                                        ; pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[5]                             ; CLK        ; CLK      ; None                        ; None                      ; 7.681 ns                ;
; N/A                                     ; 49.11 MHz ( period = 20.362 ns )                    ; alu:inst1|dff1:inst3|q1[1]                                                                      ; alu:inst1|ALU181:inst|F9[15]                                                                                               ; CLK        ; CLK      ; None                        ; None                      ; 5.330 ns                ;
; N/A                                     ; 49.15 MHz ( period = 20.344 ns )                    ; ctl:inst5|ia:inst|RS2[1]                                                                        ; reg:inst|dff1:inst5|q1[3]                                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 7.104 ns                ;
; N/A                                     ; 49.30 MHz ( period = 20.286 ns )                    ; ctl:inst5|ia:inst|RS2[1]                                                                        ; reg:inst|dff1:inst5|q1[2]                                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 6.751 ns                ;
; N/A                                     ; 49.31 MHz ( period = 20.278 ns )                    ; ctl:inst5|ia:inst|RS2[1]                                                                        ; reg:inst|dff1:inst1|q1[3]                                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 8.221 ns                ;
; N/A                                     ; 49.40 MHz ( period = 20.242 ns )                    ; reg:inst|dff1:inst1|q1[15]                                                                      ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[15]                                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.870 ns                ;
; N/A                                     ; 49.41 MHz ( period = 20.240 ns )                    ; alu:inst1|dff1:inst1|q1[0]                                                                      ; alu:inst1|ALU181:inst|F9[12]                                                                                               ; CLK        ; CLK      ; None                        ; None                      ; 4.747 ns                ;
; N/A                                     ; 49.41 MHz ( period = 20.238 ns )                    ; ctl:inst5|ia:inst|RS2[0]                                                                        ; pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[3]                             ; CLK        ; CLK      ; None                        ; None                      ; 7.599 ns                ;
; N/A                                     ; 49.45 MHz ( period = 20.222 ns )                    ; alu:inst1|dff1:inst3|q1[6]                                                                      ; alu:inst1|ALU181:inst|F9[12]                                                                                               ; CLK        ; CLK      ; None                        ; None                      ; 5.225 ns                ;
; N/A                                     ; 49.54 MHz ( period = 20.184 ns )                    ; alu:inst1|dff1:inst1|q1[0]                                                                      ; alu:inst1|ALU181:inst|F9[15]                                                                                               ; CLK        ; CLK      ; None                        ; None                      ; 4.743 ns                ;
; N/A                                     ; 49.59 MHz ( period = 20.166 ns )                    ; alu:inst1|dff1:inst3|q1[6]                                                                      ; alu:inst1|ALU181:inst|F9[15]                                                                                               ; CLK        ; CLK      ; None                        ; None                      ; 5.221 ns                ;
; N/A                                     ; 49.61 MHz ( period = 20.156 ns )                    ; alu:inst1|dff1:inst3|q1[1]                                                                      ; alu:inst1|ALU181:inst|F9[14]                                                                                               ; CLK        ; CLK      ; None                        ; None                      ; 5.259 ns                ;
; N/A                                     ; 49.66 MHz ( period = 20.136 ns )                    ; ctl:inst5|ia:inst|RS2[1]                                                                        ; reg:inst|dff1:inst|q1[3]                                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 8.242 ns                ;
; N/A                                     ; 49.69 MHz ( period = 20.124 ns )                    ; alu:inst1|dff1:inst3|q1[7]                                                                      ; alu:inst1|ALU181:inst|F9[12]                                                                                               ; CLK        ; CLK      ; None                        ; None                      ; 5.176 ns                ;
; N/A                                     ; 49.78 MHz ( period = 20.090 ns )                    ; ram:inst2|dff1:inst1|q1[6]                                                                      ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a4~porta_address_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 2.334 ns                ;
; N/A                                     ; 49.78 MHz ( period = 20.090 ns )                    ; pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[12] ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[12]                                                       ; CLK        ; CLK      ; None                        ; None                      ; 4.690 ns                ;
; N/A                                     ; 49.80 MHz ( period = 20.082 ns )                    ; ram:inst2|dff1:inst1|q1[1]                                                                      ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a4~porta_address_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 2.314 ns                ;
; N/A                                     ; 49.82 MHz ( period = 20.074 ns )                    ; pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[15] ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[15]                                                       ; CLK        ; CLK      ; None                        ; None                      ; 3.625 ns                ;
; N/A                                     ; 49.83 MHz ( period = 20.070 ns )                    ; ram:inst2|dff1:inst1|q1[1]                                                                      ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a0~porta_address_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 2.299 ns                ;
; N/A                                     ; 49.83 MHz ( period = 20.068 ns )                    ; alu:inst1|dff1:inst3|q1[7]                                                                      ; alu:inst1|ALU181:inst|F9[15]                                                                                               ; CLK        ; CLK      ; None                        ; None                      ; 5.172 ns                ;
; N/A                                     ; 49.93 MHz ( period = 20.028 ns )                    ; ctl:inst5|ia:inst|RS2[0]                                                                        ; reg:inst|dff1:inst4|q1[2]                                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 8.095 ns                ;
; N/A                                     ; 49.95 MHz ( period = 20.022 ns )                    ; alu:inst1|dff1:inst3|q1[1]                                                                      ; alu:inst1|ALU181:inst|F9[16]                                                                                               ; CLK        ; CLK      ; None                        ; None                      ; 5.146 ns                ;
; N/A                                     ; 49.95 MHz ( period = 20.020 ns )                    ; ram:inst2|dff1:inst1|q1[2]                                                                      ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a8~porta_address_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 2.243 ns                ;
; N/A                                     ; 49.98 MHz ( period = 20.010 ns )                    ; ram:inst2|dff1:inst1|q1[8]                                                                      ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a8~porta_address_reg8 ; CLK        ; CLK      ; None                        ; None                      ; 2.237 ns                ;
; N/A                                     ; 50.06 MHz ( period = 19.978 ns )                    ; alu:inst1|dff1:inst1|q1[0]                                                                      ; alu:inst1|ALU181:inst|F9[14]                                                                                               ; CLK        ; CLK      ; None                        ; None                      ; 4.672 ns                ;
; N/A                                     ; 50.07 MHz ( period = 19.974 ns )                    ; ctl:inst5|ia:inst|RS1[1]                                                                        ; pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[5]                             ; CLK        ; CLK      ; None                        ; None                      ; 7.853 ns                ;
; N/A                                     ; 50.07 MHz ( period = 19.972 ns )                    ; pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[6]  ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[6]                                                        ; CLK        ; CLK      ; None                        ; None                      ; 3.545 ns                ;
; N/A                                     ; 50.10 MHz ( period = 19.960 ns )                    ; alu:inst1|dff1:inst1|q1[1]                                                                      ; alu:inst1|ALU181:inst|F9[12]                                                                                               ; CLK        ; CLK      ; None                        ; None                      ; 4.607 ns                ;
; N/A                                     ; 50.10 MHz ( period = 19.960 ns )                    ; alu:inst1|dff1:inst3|q1[6]                                                                      ; alu:inst1|ALU181:inst|F9[14]                                                                                               ; CLK        ; CLK      ; None                        ; None                      ; 5.150 ns                ;
; N/A                                     ; 50.11 MHz ( period = 19.956 ns )                    ; ram:inst2|dff1:inst1|q1[4]                                                                      ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a4~porta_address_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 2.271 ns                ;
; N/A                                     ; 50.12 MHz ( period = 19.952 ns )                    ; ctl:inst5|ia:inst|RS2[1]                                                                        ; pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[3]                             ; CLK        ; CLK      ; None                        ; None                      ; 7.459 ns                ;
; N/A                                     ; 50.20 MHz ( period = 19.922 ns )                    ; ctl:inst5|ia:inst|RS1[1]                                                                        ; reg:inst|dff1:inst5|q1[3]                                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 7.276 ns                ;
; N/A                                     ; 50.20 MHz ( period = 19.920 ns )                    ; ram:inst2|dff1:inst1|q1[2]                                                                      ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a4~porta_address_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 2.262 ns                ;
; N/A                                     ; 50.22 MHz ( period = 19.914 ns )                    ; reg:inst|dff1:inst1|q1[3]                                                                       ; ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3]                                                        ; CLK        ; CLK      ; None                        ; None                      ; 2.264 ns                ;
; N/A                                     ; 50.23 MHz ( period = 19.910 ns )                    ; ram:inst2|dff1:inst1|q1[2]                                                                      ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a0~porta_address_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 2.248 ns                ;
; N/A                                     ; 50.24 MHz ( period = 19.904 ns )                    ; alu:inst1|dff1:inst1|q1[1]                                                                      ; alu:inst1|ALU181:inst|F9[15]                                                                                               ; CLK        ; CLK      ; None                        ; None                      ; 4.603 ns                ;
; N/A                                     ; 50.26 MHz ( period = 19.896 ns )                    ; alu:inst1|dff1:inst1|q1[2]                                                                      ; alu:inst1|ALU181:inst|F9[12]                                                                                               ; CLK        ; CLK      ; None                        ; None                      ; 4.575 ns                ;
; N/A                                     ; 50.32 MHz ( period = 19.872 ns )                    ; ram:inst2|dff1:inst1|q1[8]                                                                      ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a4~porta_address_reg8 ; CLK        ; CLK      ; None                        ; None                      ; 2.237 ns                ;
; N/A                                     ; 50.34 MHz ( period = 19.864 ns )                    ; ctl:inst5|ia:inst|RS1[1]                                                                        ; reg:inst|dff1:inst5|q1[2]                                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 6.923 ns                ;
; N/A                                     ; 50.35 MHz ( period = 19.862 ns )                    ; alu:inst1|dff1:inst3|q1[7]                                                                      ; alu:inst1|ALU181:inst|F9[14]                                                                                               ; CLK        ; CLK      ; None                        ; None                      ; 5.101 ns                ;
; N/A                                     ; 50.35 MHz ( period = 19.860 ns )                    ; ram:inst2|dff1:inst1|q1[8]                                                                      ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a0~porta_address_reg8 ; CLK        ; CLK      ; None                        ; None                      ; 2.222 ns                ;
; N/A                                     ; 50.36 MHz ( period = 19.856 ns )                    ; ctl:inst5|ia:inst|RS1[1]                                                                        ; reg:inst|dff1:inst1|q1[3]                                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 8.393 ns                ;
; N/A                                     ; 50.38 MHz ( period = 19.848 ns )                    ; ctl:inst5|ia:inst|RS2[0]                                                                        ; reg:inst|dff1:inst|q1[2]                                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 8.095 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                 ;                                                                                                                            ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK'                                                                                                                                                                                                                        ;
+------------------------------------------+-----------------------------------------------------+----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                         ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; ctl:inst5|ia:inst|RS1[0]                            ; reg:inst|dff1:inst5|q1[9]  ; CLK        ; CLK      ; None                       ; None                       ; 2.594 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s2                         ; reg:inst|dff1:inst5|q1[5]  ; CLK        ; CLK      ; None                       ; None                       ; 2.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s3                         ; reg:inst|dff1:inst5|q1[5]  ; CLK        ; CLK      ; None                       ; None                       ; 3.017 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s8                         ; reg:inst|dff1:inst5|q1[5]  ; CLK        ; CLK      ; None                       ; None                       ; 3.074 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|ia:inst|RS1[0]                            ; reg:inst|dff1:inst5|q1[1]  ; CLK        ; CLK      ; None                       ; None                       ; 3.019 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s2                         ; reg:inst|dff1:inst5|q1[1]  ; CLK        ; CLK      ; None                       ; None                       ; 3.095 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s11                        ; reg:inst|dff1:inst5|q1[12] ; CLK        ; CLK      ; None                       ; None                       ; 3.677 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s3                         ; reg:inst|dff1:inst5|q1[1]  ; CLK        ; CLK      ; None                       ; None                       ; 3.397 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s2                         ; reg:inst|dff1:inst5|q1[10] ; CLK        ; CLK      ; None                       ; None                       ; 3.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s8                         ; reg:inst|dff1:inst5|q1[1]  ; CLK        ; CLK      ; None                       ; None                       ; 3.454 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s2                         ; reg:inst|dff1:inst5|q1[8]  ; CLK        ; CLK      ; None                       ; None                       ; 3.860 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s2                         ; reg:inst|dff1:inst5|q1[14] ; CLK        ; CLK      ; None                       ; None                       ; 3.860 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s2                         ; reg:inst|dff1:inst5|q1[9]  ; CLK        ; CLK      ; None                       ; None                       ; 3.880 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s5                         ; reg:inst|dff1:inst5|q1[5]  ; CLK        ; CLK      ; None                       ; None                       ; 4.160 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|ia:inst|RS1[1]                            ; reg:inst|dff1:inst5|q1[12] ; CLK        ; CLK      ; None                       ; None                       ; 3.932 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s11                        ; reg:inst|dff1:inst5|q1[5]  ; CLK        ; CLK      ; None                       ; None                       ; 3.874 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s11                        ; reg:inst|dff1:inst5|q1[9]  ; CLK        ; CLK      ; None                       ; None                       ; 4.027 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s11                        ; reg:inst|dff1:inst5|q1[1]  ; CLK        ; CLK      ; None                       ; None                       ; 3.683 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s2                         ; reg:inst|dff1:inst5|q1[15] ; CLK        ; CLK      ; None                       ; None                       ; 4.099 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s3                         ; reg:inst|dff1:inst5|q1[10] ; CLK        ; CLK      ; None                       ; None                       ; 4.100 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s6                         ; reg:inst|dff1:inst5|q1[12] ; CLK        ; CLK      ; None                       ; None                       ; 4.112 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s11                        ; reg:inst|dff1:inst5|q1[14] ; CLK        ; CLK      ; None                       ; None                       ; 4.157 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s3                         ; reg:inst|dff1:inst5|q1[8]  ; CLK        ; CLK      ; None                       ; None                       ; 4.162 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s3                         ; reg:inst|dff1:inst5|q1[14] ; CLK        ; CLK      ; None                       ; None                       ; 4.162 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg:inst|dff1:inst5|q1[12]                          ; reg:inst|dff1:inst5|q1[12] ; CLK        ; CLK      ; None                       ; None                       ; 1.808 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s8                         ; reg:inst|dff1:inst5|q1[10] ; CLK        ; CLK      ; None                       ; None                       ; 4.157 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg:inst|dff1:inst5|q1[9]                           ; reg:inst|dff1:inst5|q1[9]  ; CLK        ; CLK      ; None                       ; None                       ; 1.819 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s3                         ; reg:inst|dff1:inst5|q1[9]  ; CLK        ; CLK      ; None                       ; None                       ; 4.182 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s8                         ; reg:inst|dff1:inst5|q1[8]  ; CLK        ; CLK      ; None                       ; None                       ; 4.219 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s8                         ; reg:inst|dff1:inst5|q1[14] ; CLK        ; CLK      ; None                       ; None                       ; 4.219 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s8                         ; reg:inst|dff1:inst5|q1[9]  ; CLK        ; CLK      ; None                       ; None                       ; 4.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s2                         ; reg:inst|dff1:inst|q1[5]   ; CLK        ; CLK      ; None                       ; None                       ; 4.128 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s2                         ; reg:inst|dff1:inst5|q1[6]  ; CLK        ; CLK      ; None                       ; None                       ; 4.121 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s11                        ; reg:inst|dff1:inst5|q1[10] ; CLK        ; CLK      ; None                       ; None                       ; 4.269 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s2                         ; reg:inst|dff1:inst4|q1[5]  ; CLK        ; CLK      ; None                       ; None                       ; 4.133 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s3                         ; reg:inst|dff1:inst5|q1[15] ; CLK        ; CLK      ; None                       ; None                       ; 4.401 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s11                        ; reg:inst|dff1:inst5|q1[13] ; CLK        ; CLK      ; None                       ; None                       ; 4.386 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s2                         ; reg:inst|dff1:inst|q1[15]  ; CLK        ; CLK      ; None                       ; None                       ; 4.294 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s6                         ; reg:inst|dff1:inst5|q1[5]  ; CLK        ; CLK      ; None                       ; None                       ; 4.309 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s6                         ; reg:inst|dff1:inst5|q1[9]  ; CLK        ; CLK      ; None                       ; None                       ; 4.462 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s11                        ; reg:inst|dff1:inst5|q1[8]  ; CLK        ; CLK      ; None                       ; None                       ; 4.470 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s8                         ; reg:inst|dff1:inst5|q1[15] ; CLK        ; CLK      ; None                       ; None                       ; 4.458 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|ia:inst|RS1[0]                            ; reg:inst|dff1:inst4|q1[9]  ; CLK        ; CLK      ; None                       ; None                       ; 4.255 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|ia:inst|RS1[0]                            ; reg:inst|dff1:inst5|q1[13] ; CLK        ; CLK      ; None                       ; None                       ; 4.423 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|ia:inst|RS1[0]                            ; reg:inst|dff1:inst5|q1[14] ; CLK        ; CLK      ; None                       ; None                       ; 4.463 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s6                         ; reg:inst|dff1:inst5|q1[1]  ; CLK        ; CLK      ; None                       ; None                       ; 4.118 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s2                         ; reg:inst|dff1:inst5|q1[7]  ; CLK        ; CLK      ; None                       ; None                       ; 4.487 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg:inst|dff1:inst1|q1[9]                           ; reg:inst|dff1:inst5|q1[9]  ; CLK        ; CLK      ; None                       ; None                       ; 1.086 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s1                         ; reg:inst|dff1:inst5|q1[9]  ; CLK        ; CLK      ; None                       ; None                       ; 4.527 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s3                         ; reg:inst|dff1:inst|q1[5]   ; CLK        ; CLK      ; None                       ; None                       ; 4.430 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|ia:inst|RS1[0]                            ; reg:inst|dff1:inst5|q1[7]  ; CLK        ; CLK      ; None                       ; None                       ; 4.508 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s3                         ; reg:inst|dff1:inst5|q1[6]  ; CLK        ; CLK      ; None                       ; None                       ; 4.423 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg:inst|dff1:inst4|q1[12]                          ; reg:inst|dff1:inst5|q1[12] ; CLK        ; CLK      ; None                       ; None                       ; 1.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s11                        ; reg:inst|dff1:inst5|q1[4]  ; CLK        ; CLK      ; None                       ; None                       ; 4.524 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s6                         ; reg:inst|dff1:inst5|q1[14] ; CLK        ; CLK      ; None                       ; None                       ; 4.592 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s2                         ; reg:inst|dff1:inst5|q1[12] ; CLK        ; CLK      ; None                       ; None                       ; 4.567 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s8                         ; reg:inst|dff1:inst|q1[5]   ; CLK        ; CLK      ; None                       ; None                       ; 4.487 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s8                         ; reg:inst|dff1:inst5|q1[6]  ; CLK        ; CLK      ; None                       ; None                       ; 4.480 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s2                         ; reg:inst|dff1:inst|q1[10]  ; CLK        ; CLK      ; None                       ; None                       ; 4.499 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s2                         ; reg:inst|dff1:inst5|q1[11] ; CLK        ; CLK      ; None                       ; None                       ; 4.619 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s3                         ; reg:inst|dff1:inst4|q1[5]  ; CLK        ; CLK      ; None                       ; None                       ; 4.435 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s1                         ; reg:inst|dff1:inst5|q1[1]  ; CLK        ; CLK      ; None                       ; None                       ; 4.256 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s11                        ; reg:inst|dff1:inst5|q1[15] ; CLK        ; CLK      ; None                       ; None                       ; 4.634 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s1                         ; reg:inst|dff1:inst5|q1[5]  ; CLK        ; CLK      ; None                       ; None                       ; 4.518 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s2                         ; reg:inst|dff1:inst|q1[6]   ; CLK        ; CLK      ; None                       ; None                       ; 4.535 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg:inst|dff1:inst5|q1[5]                           ; reg:inst|dff1:inst5|q1[5]  ; CLK        ; CLK      ; None                       ; None                       ; 2.303 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s2                         ; reg:inst|dff1:inst1|q1[6]  ; CLK        ; CLK      ; None                       ; None                       ; 4.114 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|ia:inst|RS1[0]                            ; reg:inst|dff1:inst5|q1[5]  ; CLK        ; CLK      ; None                       ; None                       ; 4.526 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s8                         ; reg:inst|dff1:inst4|q1[5]  ; CLK        ; CLK      ; None                       ; None                       ; 4.492 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s2                         ; reg:inst|dff1:inst4|q1[15] ; CLK        ; CLK      ; None                       ; None                       ; 4.489 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s11                        ; reg:inst|dff1:inst5|q1[7]  ; CLK        ; CLK      ; None                       ; None                       ; 4.672 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s2                         ; reg:inst|dff1:inst4|q1[10] ; CLK        ; CLK      ; None                       ; None                       ; 4.500 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s1                         ; reg:inst|dff1:inst5|q1[10] ; CLK        ; CLK      ; None                       ; None                       ; 4.687 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s6                         ; reg:inst|dff1:inst5|q1[10] ; CLK        ; CLK      ; None                       ; None                       ; 4.704 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s3                         ; reg:inst|dff1:inst|q1[15]  ; CLK        ; CLK      ; None                       ; None                       ; 4.596 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s2                         ; reg:inst|dff1:inst4|q1[6]  ; CLK        ; CLK      ; None                       ; None                       ; 4.539 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s8                         ; reg:inst|dff1:inst|q1[15]  ; CLK        ; CLK      ; None                       ; None                       ; 4.653 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s11                        ; reg:inst|dff1:inst5|q1[0]  ; CLK        ; CLK      ; None                       ; None                       ; 4.417 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s11                        ; reg:inst|dff1:inst|q1[0]   ; CLK        ; CLK      ; None                       ; None                       ; 4.683 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|ia:inst|RS1[0]                            ; reg:inst|dff1:inst5|q1[15] ; CLK        ; CLK      ; None                       ; None                       ; 4.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s3                         ; reg:inst|dff1:inst5|q1[7]  ; CLK        ; CLK      ; None                       ; None                       ; 4.789 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|ia:inst|RS1[0]                            ; reg:inst|dff1:inst5|q1[8]  ; CLK        ; CLK      ; None                       ; None                       ; 4.795 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s5                         ; reg:inst|dff1:inst5|q1[14] ; CLK        ; CLK      ; None                       ; None                       ; 5.147 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|ia:inst|RS1[0]                            ; reg:inst|dff1:inst5|q1[12] ; CLK        ; CLK      ; None                       ; None                       ; 4.778 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|ia:inst|RS2[0]                            ; reg:inst|dff1:inst5|q1[9]  ; CLK        ; CLK      ; None                       ; None                       ; 2.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|ia:inst|RS1[1]                            ; reg:inst|dff1:inst5|q1[14] ; CLK        ; CLK      ; None                       ; None                       ; 4.828 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s6                         ; reg:inst|dff1:inst5|q1[13] ; CLK        ; CLK      ; None                       ; None                       ; 4.821 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s8                         ; reg:inst|dff1:inst5|q1[7]  ; CLK        ; CLK      ; None                       ; None                       ; 4.846 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg:inst|dff1:inst5|q1[1]                           ; reg:inst|dff1:inst5|q1[1]  ; CLK        ; CLK      ; None                       ; None                       ; 2.517 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|ia:inst|RS1[0]                            ; reg:inst|dff1:inst5|q1[3]  ; CLK        ; CLK      ; None                       ; None                       ; 4.797 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s2                         ; reg:inst|dff1:inst5|q1[2]  ; CLK        ; CLK      ; None                       ; None                       ; 4.498 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s3                         ; reg:inst|dff1:inst5|q1[12] ; CLK        ; CLK      ; None                       ; None                       ; 4.869 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s6                         ; reg:inst|dff1:inst5|q1[8]  ; CLK        ; CLK      ; None                       ; None                       ; 4.905 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg:inst|dff1:inst1|q1[1]                           ; reg:inst|dff1:inst5|q1[1]  ; CLK        ; CLK      ; None                       ; None                       ; 1.070 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg:inst|dff1:inst1|q1[5]                           ; reg:inst|dff1:inst5|q1[5]  ; CLK        ; CLK      ; None                       ; None                       ; 1.314 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s3                         ; reg:inst|dff1:inst|q1[10]  ; CLK        ; CLK      ; None                       ; None                       ; 4.801 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s3                         ; reg:inst|dff1:inst5|q1[11] ; CLK        ; CLK      ; None                       ; None                       ; 4.921 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s5                         ; reg:inst|dff1:inst5|q1[10] ; CLK        ; CLK      ; None                       ; None                       ; 5.226 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|ia:inst|RS1[0]                            ; reg:inst|dff1:inst|q1[9]   ; CLK        ; CLK      ; None                       ; None                       ; 4.787 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s5                         ; reg:inst|dff1:inst5|q1[0]  ; CLK        ; CLK      ; None                       ; None                       ; 4.860 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s5                         ; reg:inst|dff1:inst|q1[0]   ; CLK        ; CLK      ; None                       ; None                       ; 5.126 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s8                         ; reg:inst|dff1:inst5|q1[12] ; CLK        ; CLK      ; None                       ; None                       ; 4.926 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s3                         ; reg:inst|dff1:inst|q1[6]   ; CLK        ; CLK      ; None                       ; None                       ; 4.837 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s11                        ; reg:inst|dff1:inst|q1[15]  ; CLK        ; CLK      ; None                       ; None                       ; 4.829 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s3                         ; reg:inst|dff1:inst1|q1[6]  ; CLK        ; CLK      ; None                       ; None                       ; 4.416 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s8                         ; reg:inst|dff1:inst|q1[10]  ; CLK        ; CLK      ; None                       ; None                       ; 4.858 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s8                         ; reg:inst|dff1:inst5|q1[11] ; CLK        ; CLK      ; None                       ; None                       ; 4.978 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s3                         ; reg:inst|dff1:inst4|q1[15] ; CLK        ; CLK      ; None                       ; None                       ; 4.791 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s3                         ; reg:inst|dff1:inst4|q1[10] ; CLK        ; CLK      ; None                       ; None                       ; 4.802 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|ia:inst|RS1[0]                            ; reg:inst|dff1:inst|q1[1]   ; CLK        ; CLK      ; None                       ; None                       ; 4.851 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|ia:inst|RS1[0]                            ; reg:inst|dff1:inst5|q1[10] ; CLK        ; CLK      ; None                       ; None                       ; 4.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s8                         ; reg:inst|dff1:inst|q1[6]   ; CLK        ; CLK      ; None                       ; None                       ; 4.894 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s4                         ; reg:inst|dff1:inst5|q1[12] ; CLK        ; CLK      ; None                       ; None                       ; 4.598 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s6                         ; reg:inst|dff1:inst5|q1[4]  ; CLK        ; CLK      ; None                       ; None                       ; 4.959 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s8                         ; reg:inst|dff1:inst1|q1[6]  ; CLK        ; CLK      ; None                       ; None                       ; 4.473 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s2                         ; reg:inst|dff1:inst1|q1[10] ; CLK        ; CLK      ; None                       ; None                       ; 4.476 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s3                         ; reg:inst|dff1:inst4|q1[6]  ; CLK        ; CLK      ; None                       ; None                       ; 4.841 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s13                        ; reg:inst|dff1:inst5|q1[12] ; CLK        ; CLK      ; None                       ; None                       ; 5.324 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s2                         ; reg:inst|dff1:inst1|q1[15] ; CLK        ; CLK      ; None                       ; None                       ; 4.484 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s1                         ; reg:inst|dff1:inst5|q1[14] ; CLK        ; CLK      ; None                       ; None                       ; 5.052 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s2                         ; reg:inst|dff1:inst1|q1[7]  ; CLK        ; CLK      ; None                       ; None                       ; 4.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s8                         ; reg:inst|dff1:inst4|q1[15] ; CLK        ; CLK      ; None                       ; None                       ; 4.848 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s8                         ; reg:inst|dff1:inst4|q1[10] ; CLK        ; CLK      ; None                       ; None                       ; 4.859 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s2                         ; reg:inst|dff1:inst|q1[1]   ; CLK        ; CLK      ; None                       ; None                       ; 4.927 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s0                         ; reg:inst|dff1:inst5|q1[12] ; CLK        ; CLK      ; None                       ; None                       ; 5.351 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s6                         ; reg:inst|dff1:inst5|q1[15] ; CLK        ; CLK      ; None                       ; None                       ; 5.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s10                        ; reg:inst|dff1:inst5|q1[12] ; CLK        ; CLK      ; None                       ; None                       ; 5.368 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|ia:inst|RS1[0]                            ; reg:inst|dff1:inst4|q1[1]  ; CLK        ; CLK      ; None                       ; None                       ; 4.853 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s11                        ; reg:inst|dff1:inst|q1[10]  ; CLK        ; CLK      ; None                       ; None                       ; 4.970 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|ia:inst|RS1[0]                            ; reg:inst|dff1:inst1|q1[7]  ; CLK        ; CLK      ; None                       ; None                       ; 4.506 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s8                         ; reg:inst|dff1:inst4|q1[6]  ; CLK        ; CLK      ; None                       ; None                       ; 4.898 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|ia:inst|RS1[0]                            ; reg:inst|dff1:inst|q1[15]  ; CLK        ; CLK      ; None                       ; None                       ; 4.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|ia:inst|IMM[5]                            ; reg:inst|dff1:inst5|q1[5]  ; CLK        ; CLK      ; None                       ; None                       ; 2.561 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s6                         ; reg:inst|dff1:inst5|q1[7]  ; CLK        ; CLK      ; None                       ; None                       ; 5.107 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s11                        ; reg:inst|dff1:inst4|q1[0]  ; CLK        ; CLK      ; None                       ; None                       ; 4.939 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s2                         ; reg:inst|dff1:inst4|q1[1]  ; CLK        ; CLK      ; None                       ; None                       ; 4.929 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|ia:inst|RS1[1]                            ; reg:inst|dff1:inst5|q1[8]  ; CLK        ; CLK      ; None                       ; None                       ; 5.126 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s1                         ; reg:inst|dff1:inst5|q1[0]  ; CLK        ; CLK      ; None                       ; None                       ; 4.774 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s1                         ; reg:inst|dff1:inst|q1[0]   ; CLK        ; CLK      ; None                       ; None                       ; 5.040 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s11                        ; reg:inst|dff1:inst4|q1[10] ; CLK        ; CLK      ; None                       ; None                       ; 4.971 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s3                         ; reg:inst|dff1:inst5|q1[2]  ; CLK        ; CLK      ; None                       ; None                       ; 4.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s5                         ; reg:inst|dff1:inst5|q1[6]  ; CLK        ; CLK      ; None                       ; None                       ; 5.379 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s1                         ; reg:inst|dff1:inst5|q1[15] ; CLK        ; CLK      ; None                       ; None                       ; 5.207 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s11                        ; reg:inst|dff1:inst4|q1[15] ; CLK        ; CLK      ; None                       ; None                       ; 5.024 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s11                        ; reg:inst|dff1:inst1|q1[7]  ; CLK        ; CLK      ; None                       ; None                       ; 4.670 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s11                        ; reg:inst|dff1:inst|q1[13]  ; CLK        ; CLK      ; None                       ; None                       ; 5.114 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s6                         ; reg:inst|dff1:inst5|q1[0]  ; CLK        ; CLK      ; None                       ; None                       ; 4.852 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s6                         ; reg:inst|dff1:inst|q1[0]   ; CLK        ; CLK      ; None                       ; None                       ; 5.118 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s8                         ; reg:inst|dff1:inst5|q1[2]  ; CLK        ; CLK      ; None                       ; None                       ; 4.857 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|ia:inst|RS1[0]                            ; reg:inst|dff1:inst5|q1[11] ; CLK        ; CLK      ; None                       ; None                       ; 5.231 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg:inst|dff1:inst4|q1[8]                           ; reg:inst|dff1:inst5|q1[8]  ; CLK        ; CLK      ; None                       ; None                       ; 1.812 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s5                         ; reg:inst|dff1:inst4|q1[0]  ; CLK        ; CLK      ; None                       ; None                       ; 5.382 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s1                         ; reg:inst|dff1:inst5|q1[8]  ; CLK        ; CLK      ; None                       ; None                       ; 5.274 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg:inst|dff1:inst4|q1[14]                          ; reg:inst|dff1:inst5|q1[14] ; CLK        ; CLK      ; None                       ; None                       ; 1.814 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s2                         ; reg:inst|dff1:inst5|q1[0]  ; CLK        ; CLK      ; None                       ; None                       ; 4.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s2                         ; reg:inst|dff1:inst|q1[0]   ; CLK        ; CLK      ; None                       ; None                       ; 5.168 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|ia:inst|RS1[0]                            ; reg:inst|dff1:inst|q1[13]  ; CLK        ; CLK      ; None                       ; None                       ; 5.151 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s11                        ; reg:inst|dff1:inst4|q1[12] ; CLK        ; CLK      ; None                       ; None                       ; 5.098 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s11                        ; reg:inst|dff1:inst4|q1[13] ; CLK        ; CLK      ; None                       ; None                       ; 5.113 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s2                         ; reg:inst|dff1:inst5|q1[3]  ; CLK        ; CLK      ; None                       ; None                       ; 5.254 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s4                         ; reg:inst|dff1:inst5|q1[5]  ; CLK        ; CLK      ; None                       ; None                       ; 4.795 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s2                         ; reg:inst|dff1:inst5|q1[4]  ; CLK        ; CLK      ; None                       ; None                       ; 5.261 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s3                         ; reg:inst|dff1:inst1|q1[10] ; CLK        ; CLK      ; None                       ; None                       ; 4.778 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s2                         ; reg:inst|dff1:inst5|q1[13] ; CLK        ; CLK      ; None                       ; None                       ; 5.311 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s4                         ; reg:inst|dff1:inst5|q1[9]  ; CLK        ; CLK      ; None                       ; None                       ; 4.948 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s3                         ; reg:inst|dff1:inst1|q1[15] ; CLK        ; CLK      ; None                       ; None                       ; 4.786 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s3                         ; reg:inst|dff1:inst1|q1[7]  ; CLK        ; CLK      ; None                       ; None                       ; 4.787 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s3                         ; reg:inst|dff1:inst|q1[1]   ; CLK        ; CLK      ; None                       ; None                       ; 5.229 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|ia:inst|RS1[0]                            ; reg:inst|dff1:inst5|q1[4]  ; CLK        ; CLK      ; None                       ; None                       ; 5.278 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s11                        ; reg:inst|dff1:inst5|q1[2]  ; CLK        ; CLK      ; None                       ; None                       ; 4.979 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s1                         ; reg:inst|dff1:inst5|q1[4]  ; CLK        ; CLK      ; None                       ; None                       ; 5.303 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|ia:inst|RS1[0]                            ; reg:inst|dff1:inst4|q1[13] ; CLK        ; CLK      ; None                       ; None                       ; 5.150 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|ia:inst|RS1[1]                            ; reg:inst|dff1:inst5|q1[10] ; CLK        ; CLK      ; None                       ; None                       ; 5.341 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s5                         ; reg:inst|dff1:inst|q1[5]   ; CLK        ; CLK      ; None                       ; None                       ; 5.573 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s4                         ; reg:inst|dff1:inst5|q1[1]  ; CLK        ; CLK      ; None                       ; None                       ; 4.604 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s5                         ; reg:inst|dff1:inst5|q1[1]  ; CLK        ; CLK      ; None                       ; None                       ; 5.308 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s1                         ; reg:inst|dff1:inst5|q1[12] ; CLK        ; CLK      ; None                       ; None                       ; 5.352 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s11                        ; reg:inst|dff1:inst|q1[4]   ; CLK        ; CLK      ; None                       ; None                       ; 5.262 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|ia:inst|RS1[0]                            ; reg:inst|dff1:inst4|q1[15] ; CLK        ; CLK      ; None                       ; None                       ; 5.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|ia:inst|RS1[1]                            ; reg:inst|dff1:inst5|q1[9]  ; CLK        ; CLK      ; None                       ; None                       ; 5.365 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s8                         ; reg:inst|dff1:inst1|q1[10] ; CLK        ; CLK      ; None                       ; None                       ; 4.835 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s6                         ; reg:inst|dff1:inst|q1[15]  ; CLK        ; CLK      ; None                       ; None                       ; 5.264 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s8                         ; reg:inst|dff1:inst1|q1[15] ; CLK        ; CLK      ; None                       ; None                       ; 4.843 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s11                        ; reg:inst|dff1:inst|q1[5]   ; CLK        ; CLK      ; None                       ; None                       ; 5.287 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s8                         ; reg:inst|dff1:inst1|q1[7]  ; CLK        ; CLK      ; None                       ; None                       ; 4.844 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|ia:inst|RS1[0]                            ; reg:inst|dff1:inst1|q1[1]  ; CLK        ; CLK      ; None                       ; None                       ; 4.830 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s13                        ; reg:inst|dff1:inst5|q1[8]  ; CLK        ; CLK      ; None                       ; None                       ; 5.732 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s8                         ; reg:inst|dff1:inst|q1[1]   ; CLK        ; CLK      ; None                       ; None                       ; 5.286 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s11                        ; reg:inst|dff1:inst1|q1[4]  ; CLK        ; CLK      ; None                       ; None                       ; 4.871 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s3                         ; reg:inst|dff1:inst4|q1[1]  ; CLK        ; CLK      ; None                       ; None                       ; 5.231 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s0                         ; reg:inst|dff1:inst5|q1[8]  ; CLK        ; CLK      ; None                       ; None                       ; 5.759 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s13                        ; reg:inst|dff1:inst5|q1[13] ; CLK        ; CLK      ; None                       ; None                       ; 5.730 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s10                        ; reg:inst|dff1:inst5|q1[8]  ; CLK        ; CLK      ; None                       ; None                       ; 5.776 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s5                         ; reg:inst|dff1:inst4|q1[5]  ; CLK        ; CLK      ; None                       ; None                       ; 5.578 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s11                        ; reg:inst|dff1:inst4|q1[4]  ; CLK        ; CLK      ; None                       ; None                       ; 5.264 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s11                        ; reg:inst|dff1:inst|q1[12]  ; CLK        ; CLK      ; None                       ; None                       ; 5.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s2                         ; reg:inst|dff1:inst1|q1[1]  ; CLK        ; CLK      ; None                       ; None                       ; 4.906 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s4                         ; reg:inst|dff1:inst5|q1[14] ; CLK        ; CLK      ; None                       ; None                       ; 5.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s0                         ; reg:inst|dff1:inst5|q1[13] ; CLK        ; CLK      ; None                       ; None                       ; 5.757 ns                 ;
; Not operational: Clock Skew > Data Delay ; ctl:inst5|sm:inst2|state.s11                        ; reg:inst|dff1:inst4|q1[5]  ; CLK        ; CLK      ; None                       ; None                       ; 5.292 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                            ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+---------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                                       ; To      ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+---------+------------+
; N/A                                     ; None                                                ; 28.175 ns  ; reg:inst|dff1:inst5|q1[2]                                                                                                  ; BUS[2]  ; CLK        ;
; N/A                                     ; None                                                ; 27.780 ns  ; reg:inst|dff1:inst4|q1[1]                                                                                                  ; BUS[1]  ; CLK        ;
; N/A                                     ; None                                                ; 27.442 ns  ; reg:inst|dff1:inst|q1[12]                                                                                                  ; BUS[12] ; CLK        ;
; N/A                                     ; None                                                ; 27.340 ns  ; reg:inst|dff1:inst1|q1[2]                                                                                                  ; BUS[2]  ; CLK        ;
; N/A                                     ; None                                                ; 27.208 ns  ; reg:inst|dff1:inst|q1[2]                                                                                                   ; BUS[2]  ; CLK        ;
; N/A                                     ; None                                                ; 27.140 ns  ; reg:inst|dff1:inst|q1[1]                                                                                                   ; BUS[1]  ; CLK        ;
; N/A                                     ; None                                                ; 26.729 ns  ; reg:inst|dff1:inst5|q1[1]                                                                                                  ; BUS[1]  ; CLK        ;
; N/A                                     ; None                                                ; 26.576 ns  ; reg:inst|dff1:inst4|q1[2]                                                                                                  ; BUS[2]  ; CLK        ;
; N/A                                     ; None                                                ; 26.451 ns  ; reg:inst|dff1:inst4|q1[13]                                                                                                 ; BUS[13] ; CLK        ;
; N/A                                     ; None                                                ; 26.448 ns  ; reg:inst|dff1:inst1|q1[12]                                                                                                 ; BUS[12] ; CLK        ;
; N/A                                     ; None                                                ; 26.418 ns  ; reg:inst|dff1:inst5|q1[12]                                                                                                 ; BUS[12] ; CLK        ;
; N/A                                     ; None                                                ; 26.367 ns  ; reg:inst|dff1:inst5|q1[8]                                                                                                  ; BUS[8]  ; CLK        ;
; N/A                                     ; None                                                ; 26.324 ns  ; reg:inst|dff1:inst5|q1[15]                                                                                                 ; BUS[15] ; CLK        ;
; N/A                                     ; None                                                ; 26.279 ns  ; reg:inst|dff1:inst|q1[13]                                                                                                  ; BUS[13] ; CLK        ;
; N/A                                     ; None                                                ; 26.104 ns  ; reg:inst|dff1:inst5|q1[11]                                                                                                 ; BUS[11] ; CLK        ;
; N/A                                     ; None                                                ; 26.097 ns  ; reg:inst|dff1:inst5|q1[13]                                                                                                 ; BUS[13] ; CLK        ;
; N/A                                     ; None                                                ; 25.944 ns  ; reg:inst|dff1:inst|q1[15]                                                                                                  ; BUS[15] ; CLK        ;
; N/A                                     ; None                                                ; 25.935 ns  ; reg:inst|dff1:inst5|q1[10]                                                                                                 ; BUS[10] ; CLK        ;
; N/A                                     ; None                                                ; 25.926 ns  ; reg:inst|dff1:inst|q1[8]                                                                                                   ; BUS[8]  ; CLK        ;
; N/A                                     ; None                                                ; 25.871 ns  ; reg:inst|dff1:inst5|q1[3]                                                                                                  ; BUS[3]  ; CLK        ;
; N/A                                     ; None                                                ; 25.798 ns  ; reg:inst|dff1:inst5|q1[14]                                                                                                 ; BUS[14] ; CLK        ;
; N/A                                     ; None                                                ; 25.779 ns  ; reg:inst|dff1:inst4|q1[3]                                                                                                  ; BUS[3]  ; CLK        ;
; N/A                                     ; None                                                ; 25.714 ns  ; reg:inst|dff1:inst4|q1[7]                                                                                                  ; BUS[7]  ; CLK        ;
; N/A                                     ; None                                                ; 25.614 ns  ; reg:inst|dff1:inst|q1[3]                                                                                                   ; BUS[3]  ; CLK        ;
; N/A                                     ; None                                                ; 25.594 ns  ; reg:inst|dff1:inst5|q1[6]                                                                                                  ; BUS[6]  ; CLK        ;
; N/A                                     ; None                                                ; 25.513 ns  ; reg:inst|dff1:inst4|q1[12]                                                                                                 ; BUS[12] ; CLK        ;
; N/A                                     ; None                                                ; 25.493 ns  ; reg:inst|dff1:inst5|q1[4]                                                                                                  ; BUS[4]  ; CLK        ;
; N/A                                     ; None                                                ; 25.405 ns  ; reg:inst|dff1:inst|q1[11]                                                                                                  ; BUS[11] ; CLK        ;
; N/A                                     ; None                                                ; 25.348 ns  ; reg:inst|dff1:inst5|q1[7]                                                                                                  ; BUS[7]  ; CLK        ;
; N/A                                     ; None                                                ; 25.322 ns  ; reg:inst|dff1:inst4|q1[15]                                                                                                 ; BUS[15] ; CLK        ;
; N/A                                     ; None                                                ; 25.240 ns  ; reg:inst|dff1:inst|q1[7]                                                                                                   ; BUS[7]  ; CLK        ;
; N/A                                     ; None                                                ; 25.110 ns  ; reg:inst|dff1:inst1|q1[1]                                                                                                  ; BUS[1]  ; CLK        ;
; N/A                                     ; None                                                ; 25.089 ns  ; reg:inst|dff1:inst1|q1[10]                                                                                                 ; BUS[10] ; CLK        ;
; N/A                                     ; None                                                ; 25.000 ns  ; reg:inst|dff1:inst1|q1[8]                                                                                                  ; BUS[8]  ; CLK        ;
; N/A                                     ; None                                                ; 24.980 ns  ; reg:inst|dff1:inst|q1[10]                                                                                                  ; BUS[10] ; CLK        ;
; N/A                                     ; None                                                ; 24.968 ns  ; reg:inst|dff1:inst1|q1[14]                                                                                                 ; BUS[14] ; CLK        ;
; N/A                                     ; None                                                ; 24.959 ns  ; reg:inst|dff1:inst1|q1[4]                                                                                                  ; BUS[4]  ; CLK        ;
; N/A                                     ; None                                                ; 24.932 ns  ; reg:inst|dff1:inst|q1[4]                                                                                                   ; BUS[4]  ; CLK        ;
; N/A                                     ; None                                                ; 24.879 ns  ; reg:inst|dff1:inst1|q1[6]                                                                                                  ; BUS[6]  ; CLK        ;
; N/A                                     ; None                                                ; 24.828 ns  ; reg:inst|dff1:inst4|q1[9]                                                                                                  ; BUS[9]  ; CLK        ;
; N/A                                     ; None                                                ; 24.789 ns  ; reg:inst|dff1:inst|q1[14]                                                                                                  ; BUS[14] ; CLK        ;
; N/A                                     ; None                                                ; 24.786 ns  ; reg:inst|dff1:inst4|q1[8]                                                                                                  ; BUS[8]  ; CLK        ;
; N/A                                     ; None                                                ; 24.770 ns  ; reg:inst|dff1:inst|q1[6]                                                                                                   ; BUS[6]  ; CLK        ;
; N/A                                     ; None                                                ; 24.759 ns  ; reg:inst|dff1:inst4|q1[5]                                                                                                  ; BUS[5]  ; CLK        ;
; N/A                                     ; None                                                ; 24.752 ns  ; reg:inst|dff1:inst4|q1[11]                                                                                                 ; BUS[11] ; CLK        ;
; N/A                                     ; None                                                ; 24.657 ns  ; reg:inst|dff1:inst|q1[9]                                                                                                   ; BUS[9]  ; CLK        ;
; N/A                                     ; None                                                ; 24.594 ns  ; reg:inst|dff1:inst|q1[5]                                                                                                   ; BUS[5]  ; CLK        ;
; N/A                                     ; None                                                ; 24.549 ns  ; reg:inst|dff1:inst1|q1[13]                                                                                                 ; BUS[13] ; CLK        ;
; N/A                                     ; None                                                ; 24.395 ns  ; reg:inst|dff1:inst1|q1[15]                                                                                                 ; BUS[15] ; CLK        ;
; N/A                                     ; None                                                ; 24.331 ns  ; reg:inst|dff1:inst4|q1[10]                                                                                                 ; BUS[10] ; CLK        ;
; N/A                                     ; None                                                ; 24.314 ns  ; reg:inst|dff1:inst5|q1[5]                                                                                                  ; BUS[5]  ; CLK        ;
; N/A                                     ; None                                                ; 24.286 ns  ; reg:inst|dff1:inst4|q1[4]                                                                                                  ; BUS[4]  ; CLK        ;
; N/A                                     ; None                                                ; 24.260 ns  ; ctl:inst5|ia:inst|RS2[0]                                                                                                   ; BUS[2]  ; CLK        ;
; N/A                                     ; None                                                ; 24.240 ns  ; reg:inst|dff1:inst5|q1[9]                                                                                                  ; BUS[9]  ; CLK        ;
; N/A                                     ; None                                                ; 24.142 ns  ; reg:inst|dff1:inst4|q1[14]                                                                                                 ; BUS[14] ; CLK        ;
; N/A                                     ; None                                                ; 24.121 ns  ; reg:inst|dff1:inst4|q1[6]                                                                                                  ; BUS[6]  ; CLK        ;
; N/A                                     ; None                                                ; 24.116 ns  ; ctl:inst5|ia:inst|RS2[1]                                                                                                   ; BUS[2]  ; CLK        ;
; N/A                                     ; None                                                ; 23.905 ns  ; ctl:inst5|ia:inst|RS1[1]                                                                                                   ; BUS[2]  ; CLK        ;
; N/A                                     ; None                                                ; 23.853 ns  ; ctl:inst5|ia:inst|RS2[1]                                                                                                   ; BUS[12] ; CLK        ;
; N/A                                     ; None                                                ; 23.824 ns  ; reg:inst|dff1:inst1|q1[11]                                                                                                 ; BUS[11] ; CLK        ;
; N/A                                     ; None                                                ; 23.765 ns  ; ctl:inst5|ia:inst|RS2[0]                                                                                                   ; BUS[1]  ; CLK        ;
; N/A                                     ; None                                                ; 23.701 ns  ; ctl:inst5|ia:inst|RS1[0]                                                                                                   ; BUS[2]  ; CLK        ;
; N/A                                     ; None                                                ; 23.687 ns  ; ctl:inst5|ia:inst|RS2[1]                                                                                                   ; BUS[1]  ; CLK        ;
; N/A                                     ; None                                                ; 23.668 ns  ; ctl:inst5|ia:inst|RS2[0]                                                                                                   ; BUS[12] ; CLK        ;
; N/A                                     ; None                                                ; 23.642 ns  ; ctl:inst5|ia:inst|RS1[1]                                                                                                   ; BUS[12] ; CLK        ;
; N/A                                     ; None                                                ; 23.632 ns  ; reg:inst|dff1:inst1|q1[3]                                                                                                  ; BUS[3]  ; CLK        ;
; N/A                                     ; None                                                ; 23.536 ns  ; reg:inst|dff1:inst|q1[0]                                                                                                   ; BUS[0]  ; CLK        ;
; N/A                                     ; None                                                ; 23.506 ns  ; reg:inst|dff1:inst1|q1[7]                                                                                                  ; BUS[7]  ; CLK        ;
; N/A                                     ; None                                                ; 23.476 ns  ; ctl:inst5|ia:inst|RS1[1]                                                                                                   ; BUS[1]  ; CLK        ;
; N/A                                     ; None                                                ; 23.316 ns  ; ctl:inst5|ia:inst|RS2[1]                                                                                                   ; BUS[13] ; CLK        ;
; N/A                                     ; None                                                ; 23.206 ns  ; ctl:inst5|ia:inst|RS1[0]                                                                                                   ; BUS[1]  ; CLK        ;
; N/A                                     ; None                                                ; 23.125 ns  ; reg:inst|dff1:inst5|q1[0]                                                                                                  ; BUS[0]  ; CLK        ;
; N/A                                     ; None                                                ; 23.109 ns  ; ctl:inst5|ia:inst|RS1[0]                                                                                                   ; BUS[12] ; CLK        ;
; N/A                                     ; None                                                ; 23.105 ns  ; ctl:inst5|ia:inst|RS1[1]                                                                                                   ; BUS[13] ; CLK        ;
; N/A                                     ; None                                                ; 22.931 ns  ; reg:inst|dff1:inst1|q1[9]                                                                                                  ; BUS[9]  ; CLK        ;
; N/A                                     ; None                                                ; 22.911 ns  ; reg:inst|dff1:inst1|q1[5]                                                                                                  ; BUS[5]  ; CLK        ;
; N/A                                     ; None                                                ; 22.728 ns  ; ctl:inst5|ia:inst|RS2[0]                                                                                                   ; BUS[13] ; CLK        ;
; N/A                                     ; None                                                ; 22.666 ns  ; ctl:inst5|ia:inst|RS2[0]                                                                                                   ; BUS[3]  ; CLK        ;
; N/A                                     ; None                                                ; 22.548 ns  ; reg:inst|dff1:inst1|q1[0]                                                                                                  ; BUS[0]  ; CLK        ;
; N/A                                     ; None                                                ; 22.523 ns  ; ctl:inst5|ia:inst|RS2[1]                                                                                                   ; BUS[3]  ; CLK        ;
; N/A                                     ; None                                                ; 22.410 ns  ; ctl:inst5|ia:inst|RS2[1]                                                                                                   ; BUS[8]  ; CLK        ;
; N/A                                     ; None                                                ; 22.369 ns  ; ctl:inst5|ia:inst|RS2[1]                                                                                                   ; BUS[15] ; CLK        ;
; N/A                                     ; None                                                ; 22.333 ns  ; reg:inst|dff1:inst4|q1[0]                                                                                                  ; BUS[0]  ; CLK        ;
; N/A                                     ; None                                                ; 22.312 ns  ; ctl:inst5|ia:inst|RS1[1]                                                                                                   ; BUS[3]  ; CLK        ;
; N/A                                     ; None                                                ; 22.279 ns  ; ctl:inst5|ia:inst|RS2[1]                                                                                                   ; BUS[7]  ; CLK        ;
; N/A                                     ; None                                                ; 22.222 ns  ; ctl:inst5|ia:inst|RS2[0]                                                                                                   ; BUS[8]  ; CLK        ;
; N/A                                     ; None                                                ; 22.199 ns  ; ctl:inst5|ia:inst|RS1[1]                                                                                                   ; BUS[8]  ; CLK        ;
; N/A                                     ; None                                                ; 22.183 ns  ; ctl:inst5|ia:inst|RS2[0]                                                                                                   ; BUS[15] ; CLK        ;
; N/A                                     ; None                                                ; 22.169 ns  ; ctl:inst5|ia:inst|RS1[0]                                                                                                   ; BUS[13] ; CLK        ;
; N/A                                     ; None                                                ; 22.158 ns  ; ctl:inst5|ia:inst|RS1[1]                                                                                                   ; BUS[15] ; CLK        ;
; N/A                                     ; None                                                ; 22.107 ns  ; ctl:inst5|ia:inst|RS1[0]                                                                                                   ; BUS[3]  ; CLK        ;
; N/A                                     ; None                                                ; 22.068 ns  ; ctl:inst5|ia:inst|RS1[1]                                                                                                   ; BUS[7]  ; CLK        ;
; N/A                                     ; None                                                ; 22.018 ns  ; ctl:inst5|ia:inst|RS2[1]                                                                                                   ; BUS[10] ; CLK        ;
; N/A                                     ; None                                                ; 21.966 ns  ; ctl:inst5|ia:inst|RS2[1]                                                                                                   ; BUS[4]  ; CLK        ;
; N/A                                     ; None                                                ; 21.867 ns  ; pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[0]                             ; BUS[0]  ; CLK        ;
; N/A                                     ; None                                                ; 21.825 ns  ; ctl:inst5|ia:inst|RS2[1]                                                                                                   ; BUS[14] ; CLK        ;
; N/A                                     ; None                                                ; 21.809 ns  ; ctl:inst5|ia:inst|RS2[1]                                                                                                   ; BUS[6]  ; CLK        ;
; N/A                                     ; None                                                ; 21.807 ns  ; ctl:inst5|ia:inst|RS1[1]                                                                                                   ; BUS[10] ; CLK        ;
; N/A                                     ; None                                                ; 21.798 ns  ; ctl:inst5|ia:inst|RS2[1]                                                                                                   ; BUS[11] ; CLK        ;
; N/A                                     ; None                                                ; 21.755 ns  ; ctl:inst5|ia:inst|RS1[1]                                                                                                   ; BUS[4]  ; CLK        ;
; N/A                                     ; None                                                ; 21.693 ns  ; ctl:inst5|ia:inst|RS2[1]                                                                                                   ; BUS[9]  ; CLK        ;
; N/A                                     ; None                                                ; 21.679 ns  ; ctl:inst5|ia:inst|RS2[0]                                                                                                   ; BUS[7]  ; CLK        ;
; N/A                                     ; None                                                ; 21.664 ns  ; pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[11]                            ; BUS[11] ; CLK        ;
; N/A                                     ; None                                                ; 21.663 ns  ; ctl:inst5|ia:inst|RS1[0]                                                                                                   ; BUS[8]  ; CLK        ;
; N/A                                     ; None                                                ; 21.632 ns  ; ctl:inst5|ia:inst|RS2[1]                                                                                                   ; BUS[5]  ; CLK        ;
; N/A                                     ; None                                                ; 21.624 ns  ; ctl:inst5|ia:inst|RS1[0]                                                                                                   ; BUS[15] ; CLK        ;
; N/A                                     ; None                                                ; 21.614 ns  ; ctl:inst5|ia:inst|RS1[1]                                                                                                   ; BUS[14] ; CLK        ;
; N/A                                     ; None                                                ; 21.612 ns  ; ctl:inst5|ia:inst|RS2[0]                                                                                                   ; BUS[11] ; CLK        ;
; N/A                                     ; None                                                ; 21.598 ns  ; ctl:inst5|ia:inst|RS1[1]                                                                                                   ; BUS[6]  ; CLK        ;
; N/A                                     ; None                                                ; 21.587 ns  ; ctl:inst5|ia:inst|RS1[1]                                                                                                   ; BUS[11] ; CLK        ;
; N/A                                     ; None                                                ; 21.541 ns  ; pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[6]                             ; BUS[6]  ; CLK        ;
; N/A                                     ; None                                                ; 21.529 ns  ; pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[13]                            ; BUS[13] ; CLK        ;
; N/A                                     ; None                                                ; 21.482 ns  ; ctl:inst5|ia:inst|RS1[1]                                                                                                   ; BUS[9]  ; CLK        ;
; N/A                                     ; None                                                ; 21.450 ns  ; pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[10]                            ; BUS[10] ; CLK        ;
; N/A                                     ; None                                                ; 21.437 ns  ; pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[14]                            ; BUS[14] ; CLK        ;
; N/A                                     ; None                                                ; 21.424 ns  ; ctl:inst5|ia:inst|RS2[0]                                                                                                   ; BUS[10] ; CLK        ;
; N/A                                     ; None                                                ; 21.421 ns  ; ctl:inst5|ia:inst|RS1[1]                                                                                                   ; BUS[5]  ; CLK        ;
; N/A                                     ; None                                                ; 21.378 ns  ; ctl:inst5|ia:inst|RS2[0]                                                                                                   ; BUS[4]  ; CLK        ;
; N/A                                     ; None                                                ; 21.369 ns  ; pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[9]                             ; BUS[9]  ; CLK        ;
; N/A                                     ; None                                                ; 21.237 ns  ; ctl:inst5|ia:inst|RS2[0]                                                                                                   ; BUS[14] ; CLK        ;
; N/A                                     ; None                                                ; 21.211 ns  ; ctl:inst5|ia:inst|RS2[0]                                                                                                   ; BUS[6]  ; CLK        ;
; N/A                                     ; None                                                ; 21.156 ns  ; pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[15]                            ; BUS[15] ; CLK        ;
; N/A                                     ; None                                                ; 21.121 ns  ; ctl:inst5|sm:inst2|state.s8                                                                                                ; BUS[2]  ; CLK        ;
; N/A                                     ; None                                                ; 21.120 ns  ; ctl:inst5|ia:inst|RS1[0]                                                                                                   ; BUS[7]  ; CLK        ;
; N/A                                     ; None                                                ; 21.106 ns  ; pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[3]                             ; BUS[3]  ; CLK        ;
; N/A                                     ; None                                                ; 21.103 ns  ; ctl:inst5|ia:inst|RS2[0]                                                                                                   ; BUS[9]  ; CLK        ;
; N/A                                     ; None                                                ; 21.096 ns  ; pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[12]                            ; BUS[12] ; CLK        ;
; N/A                                     ; None                                                ; 21.053 ns  ; ctl:inst5|ia:inst|RS1[0]                                                                                                   ; BUS[11] ; CLK        ;
; N/A                                     ; None                                                ; 21.052 ns  ; ctl:inst5|sm:inst2|state.s2                                                                                                ; BUS[2]  ; CLK        ;
; N/A                                     ; None                                                ; 21.044 ns  ; ctl:inst5|ia:inst|RS2[0]                                                                                                   ; BUS[5]  ; CLK        ;
; N/A                                     ; None                                                ; 20.993 ns  ; pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[1]                             ; BUS[1]  ; CLK        ;
; N/A                                     ; None                                                ; 20.951 ns  ; pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[2]                             ; BUS[2]  ; CLK        ;
; N/A                                     ; None                                                ; 20.865 ns  ; ctl:inst5|ia:inst|RS1[0]                                                                                                   ; BUS[10] ; CLK        ;
; N/A                                     ; None                                                ; 20.858 ns  ; ctl:inst5|sm:inst2|state.s8                                                                                                ; BUS[12] ; CLK        ;
; N/A                                     ; None                                                ; 20.819 ns  ; ctl:inst5|ia:inst|RS1[0]                                                                                                   ; BUS[4]  ; CLK        ;
; N/A                                     ; None                                                ; 20.789 ns  ; ctl:inst5|sm:inst2|state.s2                                                                                                ; BUS[12] ; CLK        ;
; N/A                                     ; None                                                ; 20.771 ns  ; ctl:inst5|sm:inst2|state.s3                                                                                                ; BUS[2]  ; CLK        ;
; N/A                                     ; None                                                ; 20.692 ns  ; ctl:inst5|sm:inst2|state.s8                                                                                                ; BUS[1]  ; CLK        ;
; N/A                                     ; None                                                ; 20.678 ns  ; ctl:inst5|ia:inst|RS1[0]                                                                                                   ; BUS[14] ; CLK        ;
; N/A                                     ; None                                                ; 20.652 ns  ; ctl:inst5|ia:inst|RS1[0]                                                                                                   ; BUS[6]  ; CLK        ;
; N/A                                     ; None                                                ; 20.623 ns  ; ctl:inst5|sm:inst2|state.s2                                                                                                ; BUS[1]  ; CLK        ;
; N/A                                     ; None                                                ; 20.591 ns  ; pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[4]                             ; BUS[4]  ; CLK        ;
; N/A                                     ; None                                                ; 20.544 ns  ; ctl:inst5|ia:inst|RS1[0]                                                                                                   ; BUS[9]  ; CLK        ;
; N/A                                     ; None                                                ; 20.542 ns  ; pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[8]                             ; BUS[8]  ; CLK        ;
; N/A                                     ; None                                                ; 20.508 ns  ; ctl:inst5|sm:inst2|state.s3                                                                                                ; BUS[12] ; CLK        ;
; N/A                                     ; None                                                ; 20.485 ns  ; ctl:inst5|ia:inst|RS1[0]                                                                                                   ; BUS[5]  ; CLK        ;
; N/A                                     ; None                                                ; 20.473 ns  ; pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[5]                             ; BUS[5]  ; CLK        ;
; N/A                                     ; None                                                ; 20.381 ns  ; pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[7]                             ; BUS[7]  ; CLK        ;
; N/A                                     ; None                                                ; 20.342 ns  ; ctl:inst5|sm:inst2|state.s3                                                                                                ; BUS[1]  ; CLK        ;
; N/A                                     ; None                                                ; 20.321 ns  ; ctl:inst5|sm:inst2|state.s8                                                                                                ; BUS[13] ; CLK        ;
; N/A                                     ; None                                                ; 20.252 ns  ; ctl:inst5|sm:inst2|state.s2                                                                                                ; BUS[13] ; CLK        ;
; N/A                                     ; None                                                ; 20.184 ns  ; ctl:inst5|ia:inst|IMM[1]                                                                                                   ; BUS[1]  ; CLK        ;
; N/A                                     ; None                                                ; 20.004 ns  ; ctl:inst5|ia:inst|RS2[1]                                                                                                   ; BUS[0]  ; CLK        ;
; N/A                                     ; None                                                ; 19.991 ns  ; ctl:inst5|ia:inst|IMM[15]                                                                                                  ; BUS[12] ; CLK        ;
; N/A                                     ; None                                                ; 19.971 ns  ; ctl:inst5|sm:inst2|state.s3                                                                                                ; BUS[13] ; CLK        ;
; N/A                                     ; None                                                ; 19.942 ns  ; ctl:inst5|ia:inst|IMM[15]                                                                                                  ; BUS[13] ; CLK        ;
; N/A                                     ; None                                                ; 19.878 ns  ; ctl:inst5|ia:inst|IMM[15]                                                                                                  ; BUS[10] ; CLK        ;
; N/A                                     ; None                                                ; 19.793 ns  ; ctl:inst5|ia:inst|RS1[1]                                                                                                   ; BUS[0]  ; CLK        ;
; N/A                                     ; None                                                ; 19.746 ns  ; alu:inst1|ALU181:inst|F9[12]                                                                                               ; BUS[12] ; CLK        ;
; N/A                                     ; None                                                ; 19.594 ns  ; alu:inst1|ALU181:inst|F9[8]                                                                                                ; BUS[8]  ; CLK        ;
; N/A                                     ; None                                                ; 19.573 ns  ; ctl:inst5|ia:inst|IMM[15]                                                                                                  ; BUS[15] ; CLK        ;
; N/A                                     ; None                                                ; 19.528 ns  ; ctl:inst5|sm:inst2|state.s8                                                                                                ; BUS[3]  ; CLK        ;
; N/A                                     ; None                                                ; 19.459 ns  ; ctl:inst5|sm:inst2|state.s2                                                                                                ; BUS[3]  ; CLK        ;
; N/A                                     ; None                                                ; 19.415 ns  ; ctl:inst5|sm:inst2|state.s8                                                                                                ; BUS[8]  ; CLK        ;
; N/A                                     ; None                                                ; 19.387 ns  ; ctl:inst5|ia:inst|IMM[15]                                                                                                  ; BUS[11] ; CLK        ;
; N/A                                     ; None                                                ; 19.374 ns  ; ctl:inst5|sm:inst2|state.s8                                                                                                ; BUS[15] ; CLK        ;
; N/A                                     ; None                                                ; 19.346 ns  ; ctl:inst5|sm:inst2|state.s2                                                                                                ; BUS[8]  ; CLK        ;
; N/A                                     ; None                                                ; 19.328 ns  ; alu:inst1|ALU181:inst|F9[6]                                                                                                ; FZ      ; CLK        ;
; N/A                                     ; None                                                ; 19.306 ns  ; ctl:inst5|ia:inst|RS2[0]                                                                                                   ; BUS[0]  ; CLK        ;
; N/A                                     ; None                                                ; 19.305 ns  ; ctl:inst5|sm:inst2|state.s2                                                                                                ; BUS[15] ; CLK        ;
; N/A                                     ; None                                                ; 19.284 ns  ; ctl:inst5|sm:inst2|state.s8                                                                                                ; BUS[7]  ; CLK        ;
; N/A                                     ; None                                                ; 19.245 ns  ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a0~porta_we_reg       ; BUS[1]  ; CLK        ;
; N/A                                     ; None                                                ; 19.245 ns  ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a0~porta_address_reg0 ; BUS[1]  ; CLK        ;
; N/A                                     ; None                                                ; 19.245 ns  ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a0~porta_address_reg1 ; BUS[1]  ; CLK        ;
; N/A                                     ; None                                                ; 19.245 ns  ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a0~porta_address_reg2 ; BUS[1]  ; CLK        ;
; N/A                                     ; None                                                ; 19.245 ns  ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a0~porta_address_reg3 ; BUS[1]  ; CLK        ;
; N/A                                     ; None                                                ; 19.245 ns  ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a0~porta_address_reg4 ; BUS[1]  ; CLK        ;
; N/A                                     ; None                                                ; 19.245 ns  ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a0~porta_address_reg5 ; BUS[1]  ; CLK        ;
; N/A                                     ; None                                                ; 19.245 ns  ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a0~porta_address_reg6 ; BUS[1]  ; CLK        ;
; N/A                                     ; None                                                ; 19.245 ns  ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a0~porta_address_reg7 ; BUS[1]  ; CLK        ;
; N/A                                     ; None                                                ; 19.245 ns  ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a0~porta_address_reg8 ; BUS[1]  ; CLK        ;
; N/A                                     ; None                                                ; 19.245 ns  ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a0~porta_address_reg9 ; BUS[1]  ; CLK        ;
; N/A                                     ; None                                                ; 19.236 ns  ; ctl:inst5|ia:inst|IMM[15]                                                                                                  ; BUS[14] ; CLK        ;
; N/A                                     ; None                                                ; 19.215 ns  ; ctl:inst5|sm:inst2|state.s2                                                                                                ; BUS[7]  ; CLK        ;
; N/A                                     ; None                                                ; 19.195 ns  ; ram:inst2|dff1:inst1|q1[8]                                                                                                 ; A[8]    ; CLK        ;
; N/A                                     ; None                                                ; 19.178 ns  ; ctl:inst5|sm:inst2|state.s3                                                                                                ; BUS[3]  ; CLK        ;
; N/A                                     ; None                                                ; 19.176 ns  ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a8~porta_we_reg       ; BUS[11] ; CLK        ;
; N/A                                     ; None                                                ; 19.176 ns  ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a8~porta_address_reg0 ; BUS[11] ; CLK        ;
; N/A                                     ; None                                                ; 19.176 ns  ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a8~porta_address_reg1 ; BUS[11] ; CLK        ;
; N/A                                     ; None                                                ; 19.176 ns  ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a8~porta_address_reg2 ; BUS[11] ; CLK        ;
; N/A                                     ; None                                                ; 19.176 ns  ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a8~porta_address_reg3 ; BUS[11] ; CLK        ;
; N/A                                     ; None                                                ; 19.176 ns  ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a8~porta_address_reg4 ; BUS[11] ; CLK        ;
; N/A                                     ; None                                                ; 19.176 ns  ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a8~porta_address_reg5 ; BUS[11] ; CLK        ;
; N/A                                     ; None                                                ; 19.176 ns  ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a8~porta_address_reg6 ; BUS[11] ; CLK        ;
; N/A                                     ; None                                                ; 19.176 ns  ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a8~porta_address_reg7 ; BUS[11] ; CLK        ;
; N/A                                     ; None                                                ; 19.176 ns  ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a8~porta_address_reg8 ; BUS[11] ; CLK        ;
; N/A                                     ; None                                                ; 19.176 ns  ; ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a8~porta_address_reg9 ; BUS[11] ; CLK        ;
; N/A                                     ; None                                                ; 19.142 ns  ; alu:inst1|ALU181:inst|F9[14]                                                                                               ; FZ      ; CLK        ;
; N/A                                     ; None                                                ; 19.130 ns  ; ctl:inst5|ia:inst|RD[3]                                                                                                    ; C[24]   ; CLK        ;
; N/A                                     ; None                                                ; 19.129 ns  ; alu:inst1|ALU181:inst|F9[2]                                                                                                ; BUS[2]  ; CLK        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                            ;         ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+---------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Mon Oct 21 10:47:00 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off model -c model --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "ctl:inst5|ia:inst|FUNCT3[2]" is a latch
    Warning: Node "ctl:inst5|ia:inst|FUNCT3[1]" is a latch
    Warning: Node "ctl:inst5|ia:inst|FUNCT3[0]" is a latch
    Warning: Node "ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "alu:inst1|ALU181:inst|F9[16]" is a latch
    Warning: Node "ctl:inst5|ia:inst|IMM[0]" is a latch
    Warning: Node "alu:inst1|ALU181:inst|F9[0]" is a latch
    Warning: Node "alu:inst1|ALU181:inst|F9[1]" is a latch
    Warning: Node "alu:inst1|ALU181:inst|F9[2]" is a latch
    Warning: Node "ctl:inst5|ia:inst|IMM[1]" is a latch
    Warning: Node "ctl:inst5|ia:inst|RS2[0]" is a latch
    Warning: Node "ctl:inst5|ia:inst|RS1[0]" is a latch
    Warning: Node "ctl:inst5|ia:inst|IMM[2]" is a latch
    Warning: Node "ctl:inst5|ia:inst|RS1[1]" is a latch
    Warning: Node "ctl:inst5|ia:inst|RS2[1]" is a latch
    Warning: Node "alu:inst1|ALU181:inst|F9[7]" is a latch
    Warning: Node "alu:inst1|ALU181:inst|F9[6]" is a latch
    Warning: Node "alu:inst1|ALU181:inst|F9[5]" is a latch
    Warning: Node "alu:inst1|ALU181:inst|F9[4]" is a latch
    Warning: Node "alu:inst1|ALU181:inst|F9[12]" is a latch
    Warning: Node "alu:inst1|ALU181:inst|F9[14]" is a latch
    Warning: Node "alu:inst1|ALU181:inst|F9[13]" is a latch
    Warning: Node "alu:inst1|ALU181:inst|F9[15]" is a latch
    Warning: Node "alu:inst1|ALU181:inst|F9[3]" is a latch
    Warning: Node "alu:inst1|ALU181:inst|F9[10]" is a latch
    Warning: Node "alu:inst1|ALU181:inst|F9[11]" is a latch
    Warning: Node "alu:inst1|ALU181:inst|F9[8]" is a latch
    Warning: Node "alu:inst1|ALU181:inst|F9[9]" is a latch
    Warning: Node "ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[10]" is a latch
    Warning: Node "ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[8]" is a latch
    Warning: Node "ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[9]" is a latch
    Warning: Node "ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[11]" is a latch
    Warning: Node "ctl:inst5|ia:inst|IMM[7]" is a latch
    Warning: Node "ctl:inst5|ia:inst|IMM[6]" is a latch
    Warning: Node "ctl:inst5|ia:inst|IMM[5]" is a latch
    Warning: Node "ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "ctl:inst5|ia:inst|RD[3]" is a latch
    Warning: Node "ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[12]" is a latch
    Warning: Node "ctl:inst5|ia:inst|IMM[3]" is a latch
    Warning: Node "ctl:inst5|ia:inst|RD[1]" is a latch
    Warning: Node "ctl:inst5|ia:inst|RD[2]" is a latch
    Warning: Node "ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[15]" is a latch
    Warning: Node "ctl:inst5|ia:inst|RD[0]" is a latch
    Warning: Node "ctl:inst5|ia:inst|IMM[4]" is a latch
    Warning: Node "ctl:inst5|ia:inst|IMM[8]" is a latch
    Warning: Node "ctl:inst5|ia:inst|IMM[9]" is a latch
    Warning: Node "ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[13]" is a latch
    Warning: Node "ctl:inst5|ia:inst|IMM[15]" is a latch
    Warning: Node "ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[14]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Warning: Found 47 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "ctl:inst5|ia:inst|RD[0]" as buffer
    Info: Detected ripple clock "ctl:inst5|ia:inst|RD[2]" as buffer
    Info: Detected ripple clock "ctl:inst5|ia:inst|RD[1]" as buffer
    Info: Detected ripple clock "ctl:inst5|ia:inst|RD[3]" as buffer
    Info: Detected ripple clock "ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2]" as buffer
    Info: Detected ripple clock "ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1]" as buffer
    Info: Detected ripple clock "ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0]" as buffer
    Info: Detected gated clock "alu:inst1|inst4" as buffer
    Info: Detected gated clock "ctl:inst5|sm:inst2|CTL[21]~3" as buffer
    Info: Detected gated clock "ctl:inst5|ia:inst|RD[3]~0" as buffer
    Info: Detected gated clock "alu:inst1|inst2" as buffer
    Info: Detected gated clock "ctl:inst5|sm:inst2|CTL[23]~1" as buffer
    Info: Detected gated clock "reg:inst|inst2" as buffer
    Info: Detected gated clock "ctl:inst5|sm:inst2|CTL[22]~2" as buffer
    Info: Detected gated clock "ram:inst2|inst2" as buffer
    Info: Detected gated clock "ctl:inst5|sm:inst2|WideOr0~0" as buffer
    Info: Detected ripple clock "ctl:inst5|sm:inst2|state.s14" as buffer
    Info: Detected gated clock "reg:inst|inst6" as buffer
    Info: Detected gated clock "reg:inst|inst3" as buffer
    Info: Detected gated clock "ctl:inst5|ia:inst|FUNCT3[2]~0" as buffer
    Info: Detected gated clock "ctl:inst5|ia:inst|RS2[1]~0" as buffer
    Info: Detected gated clock "ctl:inst5|sm:inst2|CTL[24]~0" as buffer
    Info: Detected gated clock "inst9" as buffer
    Info: Detected gated clock "pc:inst3|inst1" as buffer
    Info: Detected gated clock "alu:inst1|ALU181:inst|Mux16~0" as buffer
    Info: Detected gated clock "reg:inst|inst7" as buffer
    Info: Detected gated clock "ctl:inst5|ia:inst|IMM[15]~0" as buffer
    Info: Detected ripple clock "ctl:inst5|sm:inst2|state.s7" as buffer
    Info: Detected ripple clock "ctl:inst5|sm:inst2|state.s0" as buffer
    Info: Detected ripple clock "ctl:inst5|sm:inst2|state.s8" as buffer
    Info: Detected ripple clock "ctl:inst5|sm:inst2|state.s9" as buffer
    Info: Detected ripple clock "ctl:inst5|sm:inst2|state.s1" as buffer
    Info: Detected ripple clock "ctl:inst5|sm:inst2|state.s12" as buffer
    Info: Detected ripple clock "ctl:inst5|sm:inst2|state.s2" as buffer
    Info: Detected ripple clock "step:inst4|inst1" as buffer
    Info: Detected gated clock "ctl:inst5|ia:inst|FUNCT3[2]~1" as buffer
    Info: Detected gated clock "ctl:inst5|inst4" as buffer
    Info: Detected ripple clock "ctl:inst5|sm:inst2|state.s13" as buffer
    Info: Detected ripple clock "ctl:inst5|sm:inst2|state.s10" as buffer
    Info: Detected ripple clock "step:inst4|inst2" as buffer
    Info: Detected ripple clock "ctl:inst5|sm:inst2|state.s3" as buffer
    Info: Detected ripple clock "step:inst4|inst3" as buffer
    Info: Detected ripple clock "ctl:inst5|sm:inst2|state.s5" as buffer
    Info: Detected ripple clock "step:inst4|inst" as buffer
    Info: Detected ripple clock "ctl:inst5|sm:inst2|state.s11" as buffer
    Info: Detected ripple clock "ctl:inst5|sm:inst2|state.s4" as buffer
    Info: Detected ripple clock "ctl:inst5|sm:inst2|state.s6" as buffer
Info: Clock "CLK" has Internal fmax of 31.15 MHz between source register "reg:inst|dff1:inst5|q1[2]" and destination register "ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2]" (period= 32.098 ns)
    Info: + Longest register to register delay is 4.355 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y9_N15; Fanout = 1; REG Node = 'reg:inst|dff1:inst5|q1[2]'
        Info: 2: + IC(1.520 ns) + CELL(0.650 ns) = 2.170 ns; Loc. = LCCOMB_X15_Y9_N20; Fanout = 2; COMB Node = 'reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[2]~27'
        Info: 3: + IC(1.386 ns) + CELL(0.206 ns) = 3.762 ns; Loc. = LCCOMB_X20_Y9_N0; Fanout = 10; COMB Node = 'reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[2]~91'
        Info: 4: + IC(0.387 ns) + CELL(0.206 ns) = 4.355 ns; Loc. = LCCOMB_X20_Y9_N10; Fanout = 26; REG Node = 'ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2]'
        Info: Total cell delay = 1.062 ns ( 24.39 % )
        Info: Total interconnect delay = 3.293 ns ( 75.61 % )
    Info: - Smallest clock skew is -9.344 ns
        Info: + Shortest clock path from clock "CLK" to destination register is 6.135 ns
            Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 4; CLK Node = 'CLK'
            Info: 2: + IC(1.357 ns) + CELL(0.970 ns) = 3.437 ns; Loc. = LCFF_X21_Y7_N15; Fanout = 13; REG Node = 'step:inst4|inst1'
            Info: 3: + IC(1.240 ns) + CELL(0.366 ns) = 5.043 ns; Loc. = LCCOMB_X20_Y10_N16; Fanout = 16; COMB Node = 'ctl:inst5|inst4'
            Info: 4: + IC(0.722 ns) + CELL(0.370 ns) = 6.135 ns; Loc. = LCCOMB_X20_Y9_N10; Fanout = 26; REG Node = 'ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2]'
            Info: Total cell delay = 2.816 ns ( 45.90 % )
            Info: Total interconnect delay = 3.319 ns ( 54.10 % )
        Info: - Longest clock path from clock "CLK" to source register is 15.479 ns
            Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 4; CLK Node = 'CLK'
            Info: 2: + IC(1.357 ns) + CELL(0.970 ns) = 3.437 ns; Loc. = LCFF_X21_Y7_N7; Fanout = 93; REG Node = 'step:inst4|inst'
            Info: 3: + IC(0.737 ns) + CELL(0.970 ns) = 5.144 ns; Loc. = LCFF_X22_Y7_N21; Fanout = 5; REG Node = 'ctl:inst5|sm:inst2|state.s1'
            Info: 4: + IC(1.526 ns) + CELL(0.206 ns) = 6.876 ns; Loc. = LCCOMB_X20_Y10_N16; Fanout = 16; COMB Node = 'ctl:inst5|inst4'
            Info: 5: + IC(0.722 ns) + CELL(0.370 ns) = 7.968 ns; Loc. = LCCOMB_X20_Y9_N10; Fanout = 26; REG Node = 'ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2]'
            Info: 6: + IC(0.693 ns) + CELL(0.616 ns) = 9.277 ns; Loc. = LCCOMB_X20_Y9_N18; Fanout = 4; COMB Node = 'ctl:inst5|ia:inst|RD[3]~0'
            Info: 7: + IC(1.125 ns) + CELL(0.206 ns) = 10.608 ns; Loc. = LCCOMB_X21_Y6_N24; Fanout = 1; REG Node = 'ctl:inst5|ia:inst|RD[3]'
            Info: 8: + IC(1.109 ns) + CELL(0.651 ns) = 12.368 ns; Loc. = LCCOMB_X21_Y7_N20; Fanout = 2; COMB Node = 'ctl:inst5|sm:inst2|CTL[24]~0'
            Info: 9: + IC(1.133 ns) + CELL(0.206 ns) = 13.707 ns; Loc. = LCCOMB_X20_Y10_N14; Fanout = 16; COMB Node = 'reg:inst|inst7'
            Info: 10: + IC(1.106 ns) + CELL(0.666 ns) = 15.479 ns; Loc. = LCFF_X20_Y9_N15; Fanout = 1; REG Node = 'reg:inst|dff1:inst5|q1[2]'
            Info: Total cell delay = 5.971 ns ( 38.57 % )
            Info: Total interconnect delay = 9.508 ns ( 61.43 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is 2.046 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "CLK" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "ctl:inst5|ia:inst|RS1[0]" and destination pin or register "reg:inst|dff1:inst5|q1[9]" for clock "CLK" (Hold time is 8.407 ns)
    Info: + Largest clock skew is 10.695 ns
        Info: + Longest clock path from clock "CLK" to destination register is 15.862 ns
            Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 4; CLK Node = 'CLK'
            Info: 2: + IC(1.357 ns) + CELL(0.970 ns) = 3.437 ns; Loc. = LCFF_X21_Y7_N7; Fanout = 93; REG Node = 'step:inst4|inst'
            Info: 3: + IC(0.737 ns) + CELL(0.970 ns) = 5.144 ns; Loc. = LCFF_X22_Y7_N21; Fanout = 5; REG Node = 'ctl:inst5|sm:inst2|state.s1'
            Info: 4: + IC(1.526 ns) + CELL(0.206 ns) = 6.876 ns; Loc. = LCCOMB_X20_Y10_N16; Fanout = 16; COMB Node = 'ctl:inst5|inst4'
            Info: 5: + IC(0.722 ns) + CELL(0.370 ns) = 7.968 ns; Loc. = LCCOMB_X20_Y9_N10; Fanout = 26; REG Node = 'ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2]'
            Info: 6: + IC(0.693 ns) + CELL(0.616 ns) = 9.277 ns; Loc. = LCCOMB_X20_Y9_N18; Fanout = 4; COMB Node = 'ctl:inst5|ia:inst|RD[3]~0'
            Info: 7: + IC(1.125 ns) + CELL(0.206 ns) = 10.608 ns; Loc. = LCCOMB_X21_Y6_N24; Fanout = 1; REG Node = 'ctl:inst5|ia:inst|RD[3]'
            Info: 8: + IC(1.109 ns) + CELL(0.651 ns) = 12.368 ns; Loc. = LCCOMB_X21_Y7_N20; Fanout = 2; COMB Node = 'ctl:inst5|sm:inst2|CTL[24]~0'
            Info: 9: + IC(1.133 ns) + CELL(0.206 ns) = 13.707 ns; Loc. = LCCOMB_X20_Y10_N14; Fanout = 16; COMB Node = 'reg:inst|inst7'
            Info: 10: + IC(1.489 ns) + CELL(0.666 ns) = 15.862 ns; Loc. = LCFF_X20_Y7_N7; Fanout = 1; REG Node = 'reg:inst|dff1:inst5|q1[9]'
            Info: Total cell delay = 5.971 ns ( 37.64 % )
            Info: Total interconnect delay = 9.891 ns ( 62.36 % )
        Info: - Shortest clock path from clock "CLK" to source register is 5.167 ns
            Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 4; CLK Node = 'CLK'
            Info: 2: + IC(1.357 ns) + CELL(0.970 ns) = 3.437 ns; Loc. = LCFF_X21_Y7_N9; Fanout = 5; REG Node = 'step:inst4|inst2'
            Info: 3: + IC(0.777 ns) + CELL(0.370 ns) = 4.584 ns; Loc. = LCCOMB_X20_Y7_N2; Fanout = 2; COMB Node = 'ctl:inst5|ia:inst|FUNCT3[2]~0'
            Info: 4: + IC(0.377 ns) + CELL(0.206 ns) = 5.167 ns; Loc. = LCCOMB_X20_Y7_N26; Fanout = 1; REG Node = 'ctl:inst5|ia:inst|RS1[0]'
            Info: Total cell delay = 2.656 ns ( 51.40 % )
            Info: Total interconnect delay = 2.511 ns ( 48.60 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 2.594 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X20_Y7_N26; Fanout = 1; REG Node = 'ctl:inst5|ia:inst|RS1[0]'
        Info: 2: + IC(0.379 ns) + CELL(0.206 ns) = 0.585 ns; Loc. = LCCOMB_X20_Y7_N4; Fanout = 25; COMB Node = 'ctl:inst5|sm:inst2|Selector3~0'
        Info: 3: + IC(0.692 ns) + CELL(0.624 ns) = 1.901 ns; Loc. = LCCOMB_X20_Y7_N12; Fanout = 2; COMB Node = 'reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[9]~13'
        Info: 4: + IC(0.379 ns) + CELL(0.206 ns) = 2.486 ns; Loc. = LCCOMB_X20_Y7_N6; Fanout = 10; COMB Node = 'reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[9]~70'
        Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 2.594 ns; Loc. = LCFF_X20_Y7_N7; Fanout = 1; REG Node = 'reg:inst|dff1:inst5|q1[9]'
        Info: Total cell delay = 1.144 ns ( 44.10 % )
        Info: Total interconnect delay = 1.450 ns ( 55.90 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "CLK" to destination pin "BUS[2]" through register "reg:inst|dff1:inst5|q1[2]" is 28.175 ns
    Info: + Longest clock path from clock "CLK" to source register is 15.479 ns
        Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 4; CLK Node = 'CLK'
        Info: 2: + IC(1.357 ns) + CELL(0.970 ns) = 3.437 ns; Loc. = LCFF_X21_Y7_N7; Fanout = 93; REG Node = 'step:inst4|inst'
        Info: 3: + IC(0.737 ns) + CELL(0.970 ns) = 5.144 ns; Loc. = LCFF_X22_Y7_N21; Fanout = 5; REG Node = 'ctl:inst5|sm:inst2|state.s1'
        Info: 4: + IC(1.526 ns) + CELL(0.206 ns) = 6.876 ns; Loc. = LCCOMB_X20_Y10_N16; Fanout = 16; COMB Node = 'ctl:inst5|inst4'
        Info: 5: + IC(0.722 ns) + CELL(0.370 ns) = 7.968 ns; Loc. = LCCOMB_X20_Y9_N10; Fanout = 26; REG Node = 'ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2]'
        Info: 6: + IC(0.693 ns) + CELL(0.616 ns) = 9.277 ns; Loc. = LCCOMB_X20_Y9_N18; Fanout = 4; COMB Node = 'ctl:inst5|ia:inst|RD[3]~0'
        Info: 7: + IC(1.125 ns) + CELL(0.206 ns) = 10.608 ns; Loc. = LCCOMB_X21_Y6_N24; Fanout = 1; REG Node = 'ctl:inst5|ia:inst|RD[3]'
        Info: 8: + IC(1.109 ns) + CELL(0.651 ns) = 12.368 ns; Loc. = LCCOMB_X21_Y7_N20; Fanout = 2; COMB Node = 'ctl:inst5|sm:inst2|CTL[24]~0'
        Info: 9: + IC(1.133 ns) + CELL(0.206 ns) = 13.707 ns; Loc. = LCCOMB_X20_Y10_N14; Fanout = 16; COMB Node = 'reg:inst|inst7'
        Info: 10: + IC(1.106 ns) + CELL(0.666 ns) = 15.479 ns; Loc. = LCFF_X20_Y9_N15; Fanout = 1; REG Node = 'reg:inst|dff1:inst5|q1[2]'
        Info: Total cell delay = 5.971 ns ( 38.57 % )
        Info: Total interconnect delay = 9.508 ns ( 61.43 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 12.392 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y9_N15; Fanout = 1; REG Node = 'reg:inst|dff1:inst5|q1[2]'
        Info: 2: + IC(1.520 ns) + CELL(0.650 ns) = 2.170 ns; Loc. = LCCOMB_X15_Y9_N20; Fanout = 2; COMB Node = 'reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[2]~27'
        Info: 3: + IC(2.071 ns) + CELL(0.624 ns) = 4.865 ns; Loc. = LCCOMB_X21_Y9_N4; Fanout = 1; COMB Node = 'reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[2]~111'
        Info: 4: + IC(1.784 ns) + CELL(0.370 ns) = 7.019 ns; Loc. = LCCOMB_X17_Y8_N22; Fanout = 1; COMB Node = 'reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[2]~126'
        Info: 5: + IC(2.147 ns) + CELL(3.226 ns) = 12.392 ns; Loc. = PIN_58; Fanout = 0; PIN Node = 'BUS[2]'
        Info: Total cell delay = 4.870 ns ( 39.30 % )
        Info: Total interconnect delay = 7.522 ns ( 60.70 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 59 warnings
    Info: Peak virtual memory: 4367 megabytes
    Info: Processing ended: Mon Oct 21 10:47:00 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


