Analysis & Synthesis report for sdram_ov7670_vga
Tue Oct 09 09:44:54 2018
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Partition Status Summary
  7. Partition for Top-Level Resource Utilization by Entity
  8. State Machine - |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read
  9. State Machine - |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write
 10. State Machine - |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r
 11. State Machine - |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r
 12. State Machine - |sdram_ov7670_vga|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component
 17. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated
 18. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p
 19. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p
 20. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_gr81:fifo_ram
 21. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp
 22. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp
 23. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp
 24. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11
 25. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:ws_dgrp
 26. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:ws_dgrp|dffpipe_pe9:dffpipe11
 27. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component
 28. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated
 29. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p
 30. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p
 31. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_gr81:fifo_ram
 32. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_d98:rs_dgwp
 33. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_d98:rs_dgwp|dffpipe_oe9:dffpipe3
 34. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp
 35. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp
 36. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
 37. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4
 38. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|altsyncram_8o81:altsyncram2
 39. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated
 40. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|dffpipe_b3c:pre_result
 41. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|dffpipe_b3c:pre_result
 42. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|dffpipe_b3c:pre_result
 43. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated
 44. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|dffpipe_b3c:pre_result
 45. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|dffpipe_b3c:pre_result
 46. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|dffpipe_b3c:pre_result
 47. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated
 48. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|dffpipe_b3c:pre_result
 49. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|dffpipe_b3c:pre_result
 50. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|dffpipe_b3c:pre_result
 51. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated
 52. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|dffpipe_b3c:pre_result
 53. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|dffpipe_b3c:pre_result
 54. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|dffpipe_b3c:pre_result
 55. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated
 56. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|dffpipe_b3c:pre_result
 57. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|dffpipe_b3c:pre_result
 58. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|dffpipe_b3c:pre_result
 59. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated
 60. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|dffpipe_b3c:pre_result
 61. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|dffpipe_b3c:pre_result
 62. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|dffpipe_b3c:pre_result
 63. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated
 64. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated
 65. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay
 66. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[15]
 67. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[14]
 68. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[13]
 69. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[12]
 70. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]
 71. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[10]
 72. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[9]
 73. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[8]
 74. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[7]
 75. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[6]
 76. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[5]
 77. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[4]
 78. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[3]
 79. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[2]
 80. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[1]
 81. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[0]
 82. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[15]
 83. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[14]
 84. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[13]
 85. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[12]
 86. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]
 87. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[10]
 88. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[9]
 89. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[8]
 90. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[7]
 91. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[6]
 92. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[5]
 93. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[4]
 94. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[3]
 95. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[2]
 96. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[1]
 97. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[0]
 98. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:q_final_dff
 99. Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_final_dff
100. Parameter Settings for User Entity Instance: system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component
101. Parameter Settings for User Entity Instance: I2C_AV_Config:u_I2C_AV_Config
102. Parameter Settings for User Entity Instance: I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_RGB565_Config:u_I2C_OV7670_RGB565_Config
103. Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001
104. Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component
105. Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component
106. Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0
107. Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component
108. Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component
109. Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component
110. Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component
111. Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component
112. Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component
113. Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component
114. Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component
115. Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component
116. Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component
117. Parameter Settings for Inferred Entity Instance: sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1
118. Parameter Settings for Inferred Entity Instance: sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0
119. Partition Dependent Files
120. Post-Synthesis Netlist Statistics for Top Partition
121. Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top"
122. Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0"
123. Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2"
124. Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1"
125. Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0"
126. Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2"
127. Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1"
128. Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0"
129. Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0"
130. Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0"
131. Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top"
132. Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top"
133. Port Connectivity Checks: "CMOS_Capture:u_CMOS_Capture"
134. Port Connectivity Checks: "I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller"
135. Port Connectivity Checks: "I2C_AV_Config:u_I2C_AV_Config"
136. Port Connectivity Checks: "system_ctrl:u_system_ctrl"
137. Elapsed Time Per Partition
138. Analysis & Synthesis Messages
139. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Oct 09 09:44:54 2018           ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Standard Edition ;
; Revision Name                      ; sdram_ov7670_vga                                ;
; Top-level Entity Name              ; sdram_ov7670_vga                                ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE15F17C8       ;                    ;
; Top-level entity name                                                      ; sdram_ov7670_vga   ; sdram_ov7670_vga   ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Maximum processors allowed for parallel compilation                        ; 2                  ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                          ;
+---------------------------------------------------+-----------------+-----------------------------------+---------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                  ; Used in Netlist ; File Type                         ; File Name with Absolute Path                                                                ; Library ;
+---------------------------------------------------+-----------------+-----------------------------------+---------------------------------------------------------------------------------------------+---------+
; ../src/Sobel/SQRT.v                               ; yes             ; User Wizard-Generated File        ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/Sobel/SQRT.v                               ;         ;
; ../src/Sobel/Sobel.v                              ; yes             ; User Verilog HDL File             ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/Sobel/Sobel.v                              ;         ;
; ../src/Sobel/PA_3.v                               ; yes             ; User Wizard-Generated File        ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/Sobel/PA_3.v                               ;         ;
; ../src/Sobel/MAC_3.v                              ; yes             ; User Wizard-Generated File        ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/Sobel/MAC_3.v                              ;         ;
; ../src/Sobel/LineBuffer_3.v                       ; yes             ; User Wizard-Generated File        ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/Sobel/LineBuffer_3.v                       ;         ;
; ../src/sdram_ov7670_vga.v                         ; yes             ; User Verilog HDL File             ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_ov7670_vga.v                         ;         ;
; ../src/system_ctrl.v                              ; yes             ; User Verilog HDL File             ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/system_ctrl.v                              ;         ;
; ../src/sdram_vga_ip/sdram_vga_top.v               ; yes             ; User Verilog HDL File             ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_vga_ip/sdram_vga_top.v               ;         ;
; ../src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v        ; yes             ; User Verilog HDL File             ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v        ;         ;
; ../src/sdram_vga_ip/sdram_ip/rdfifo.v             ; yes             ; User Wizard-Generated File        ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_vga_ip/sdram_ip/rdfifo.v             ;         ;
; ../src/sdram_vga_ip/sdram_ip/sdbank_switch.v      ; yes             ; User Verilog HDL File             ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_vga_ip/sdram_ip/sdbank_switch.v      ;         ;
; ../src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v    ; yes             ; User Verilog HDL File             ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v    ;         ;
; ../src/sdram_vga_ip/sdram_ip/sdram_cmd.v          ; yes             ; User Verilog HDL File             ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_vga_ip/sdram_ip/sdram_cmd.v          ;         ;
; ../src/sdram_vga_ip/sdram_ip/sdram_ctrl.v         ; yes             ; User Verilog HDL File             ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_vga_ip/sdram_ip/sdram_ctrl.v         ;         ;
; ../src/sdram_vga_ip/sdram_ip/sdram_para.v         ; yes             ; User Verilog HDL File             ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_vga_ip/sdram_ip/sdram_para.v         ;         ;
; ../src/sdram_vga_ip/sdram_ip/sdram_top.v          ; yes             ; User Verilog HDL File             ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_vga_ip/sdram_ip/sdram_top.v          ;         ;
; ../src/sdram_vga_ip/sdram_ip/sdram_wr_data.v      ; yes             ; User Verilog HDL File             ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_vga_ip/sdram_ip/sdram_wr_data.v      ;         ;
; ../src/sdram_vga_ip/sdram_ip/wrfifo.v             ; yes             ; User Wizard-Generated File        ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_vga_ip/sdram_ip/wrfifo.v             ;         ;
; ../src/sdram_vga_ip/lcd_ip/lcd_driver.v           ; yes             ; User Verilog HDL File             ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_vga_ip/lcd_ip/lcd_driver.v           ;         ;
; ../src/sdram_vga_ip/lcd_ip/lcd_para.v             ; yes             ; User Verilog HDL File             ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_vga_ip/lcd_ip/lcd_para.v             ;         ;
; ../src/sdram_vga_ip/lcd_ip/lcd_top.v              ; yes             ; User Verilog HDL File             ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_vga_ip/lcd_ip/lcd_top.v              ;         ;
; ../src/cmos_i2c_ov7670/CMOS_Capture.v             ; yes             ; User Verilog HDL File             ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/cmos_i2c_ov7670/CMOS_Capture.v             ;         ;
; ../src/cmos_i2c_ov7670/I2C_AV_Config.v            ; yes             ; User Verilog HDL File             ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/cmos_i2c_ov7670/I2C_AV_Config.v            ;         ;
; ../src/cmos_i2c_ov7670/I2C_Controller.v           ; yes             ; User Verilog HDL File             ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/cmos_i2c_ov7670/I2C_Controller.v           ;         ;
; ../src/cmos_i2c_ov7670/I2C_OV7670_RGB565_Config.v ; yes             ; User Verilog HDL File             ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/cmos_i2c_ov7670/I2C_OV7670_RGB565_Config.v ;         ;
; sdram_pll.v                                       ; yes             ; Auto-Found Wizard-Generated File  ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/sdram_pll.v                                ;         ;
; altpll.tdf                                        ; yes             ; Megafunction                      ; e:/intelfpga/17.0/quartus/libraries/megafunctions/altpll.tdf                                ;         ;
; aglobal170.inc                                    ; yes             ; Megafunction                      ; e:/intelfpga/17.0/quartus/libraries/megafunctions/aglobal170.inc                            ;         ;
; stratix_pll.inc                                   ; yes             ; Megafunction                      ; e:/intelfpga/17.0/quartus/libraries/megafunctions/stratix_pll.inc                           ;         ;
; stratixii_pll.inc                                 ; yes             ; Megafunction                      ; e:/intelfpga/17.0/quartus/libraries/megafunctions/stratixii_pll.inc                         ;         ;
; cycloneii_pll.inc                                 ; yes             ; Megafunction                      ; e:/intelfpga/17.0/quartus/libraries/megafunctions/cycloneii_pll.inc                         ;         ;
; db/sdram_pll_altpll.v                             ; yes             ; Auto-Generated Megafunction       ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/sdram_pll_altpll.v                      ;         ;
; dcfifo.tdf                                        ; yes             ; Megafunction                      ; e:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf                                ;         ;
; lpm_counter.inc                                   ; yes             ; Megafunction                      ; e:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_counter.inc                           ;         ;
; lpm_add_sub.inc                                   ; yes             ; Megafunction                      ; e:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.inc                           ;         ;
; altdpram.inc                                      ; yes             ; Megafunction                      ; e:/intelfpga/17.0/quartus/libraries/megafunctions/altdpram.inc                              ;         ;
; a_graycounter.inc                                 ; yes             ; Megafunction                      ; e:/intelfpga/17.0/quartus/libraries/megafunctions/a_graycounter.inc                         ;         ;
; a_fefifo.inc                                      ; yes             ; Megafunction                      ; e:/intelfpga/17.0/quartus/libraries/megafunctions/a_fefifo.inc                              ;         ;
; a_gray2bin.inc                                    ; yes             ; Megafunction                      ; e:/intelfpga/17.0/quartus/libraries/megafunctions/a_gray2bin.inc                            ;         ;
; dffpipe.inc                                       ; yes             ; Megafunction                      ; e:/intelfpga/17.0/quartus/libraries/megafunctions/dffpipe.inc                               ;         ;
; alt_sync_fifo.inc                                 ; yes             ; Megafunction                      ; e:/intelfpga/17.0/quartus/libraries/megafunctions/alt_sync_fifo.inc                         ;         ;
; lpm_compare.inc                                   ; yes             ; Megafunction                      ; e:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_compare.inc                           ;         ;
; altsyncram_fifo.inc                               ; yes             ; Megafunction                      ; e:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram_fifo.inc                       ;         ;
; db/dcfifo_4en1.tdf                                ; yes             ; Auto-Generated Megafunction       ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/dcfifo_4en1.tdf                         ;         ;
; db/a_gray2bin_6ib.tdf                             ; yes             ; Auto-Generated Megafunction       ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/a_gray2bin_6ib.tdf                      ;         ;
; db/a_graycounter_577.tdf                          ; yes             ; Auto-Generated Megafunction       ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/a_graycounter_577.tdf                   ;         ;
; db/a_graycounter_1lc.tdf                          ; yes             ; Auto-Generated Megafunction       ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/a_graycounter_1lc.tdf                   ;         ;
; db/altsyncram_gr81.tdf                            ; yes             ; Auto-Generated Megafunction       ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/altsyncram_gr81.tdf                     ;         ;
; db/dffpipe_oe9.tdf                                ; yes             ; Auto-Generated Megafunction       ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/dffpipe_oe9.tdf                         ;         ;
; db/alt_synch_pipe_ud8.tdf                         ; yes             ; Auto-Generated Megafunction       ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/alt_synch_pipe_ud8.tdf                  ;         ;
; db/dffpipe_pe9.tdf                                ; yes             ; Auto-Generated Megafunction       ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/dffpipe_pe9.tdf                         ;         ;
; db/cmpr_b66.tdf                                   ; yes             ; Auto-Generated Megafunction       ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/cmpr_b66.tdf                            ;         ;
; db/mux_j28.tdf                                    ; yes             ; Auto-Generated Megafunction       ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/mux_j28.tdf                             ;         ;
; db/dcfifo_nen1.tdf                                ; yes             ; Auto-Generated Megafunction       ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/dcfifo_nen1.tdf                         ;         ;
; db/alt_synch_pipe_d98.tdf                         ; yes             ; Auto-Generated Megafunction       ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/alt_synch_pipe_d98.tdf                  ;         ;
; db/alt_synch_pipe_vd8.tdf                         ; yes             ; Auto-Generated Megafunction       ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/alt_synch_pipe_vd8.tdf                  ;         ;
; db/dffpipe_qe9.tdf                                ; yes             ; Auto-Generated Megafunction       ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/dffpipe_qe9.tdf                         ;         ;
; altshift_taps.tdf                                 ; yes             ; Megafunction                      ; e:/intelfpga/17.0/quartus/libraries/megafunctions/altshift_taps.tdf                         ;         ;
; lpm_constant.inc                                  ; yes             ; Megafunction                      ; e:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_constant.inc                          ;         ;
; db/shift_taps_7mn.tdf                             ; yes             ; Auto-Generated Megafunction       ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/shift_taps_7mn.tdf                      ;         ;
; db/altsyncram_8o81.tdf                            ; yes             ; Auto-Generated Megafunction       ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/altsyncram_8o81.tdf                     ;         ;
; db/cntr_auf.tdf                                   ; yes             ; Auto-Generated Megafunction       ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/cntr_auf.tdf                            ;         ;
; db/cmpr_7ic.tdf                                   ; yes             ; Auto-Generated Megafunction       ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/cmpr_7ic.tdf                            ;         ;
; altmult_add.tdf                                   ; yes             ; Megafunction                      ; e:/intelfpga/17.0/quartus/libraries/megafunctions/altmult_add.tdf                           ;         ;
; stratix_mac_mult.inc                              ; yes             ; Megafunction                      ; e:/intelfpga/17.0/quartus/libraries/megafunctions/stratix_mac_mult.inc                      ;         ;
; stratix_mac_out.inc                               ; yes             ; Megafunction                      ; e:/intelfpga/17.0/quartus/libraries/megafunctions/stratix_mac_out.inc                       ;         ;
; db/mult_add_si74.tdf                              ; yes             ; Auto-Generated Megafunction       ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/mult_add_si74.tdf                       ;         ;
; db/ded_mult_oaa1.tdf                              ; yes             ; Auto-Generated Megafunction       ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/ded_mult_oaa1.tdf                       ;         ;
; db/dffpipe_b3c.tdf                                ; yes             ; Auto-Generated Megafunction       ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/dffpipe_b3c.tdf                         ;         ;
; db/ded_mult_qe91.tdf                              ; yes             ; Auto-Generated Megafunction       ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/ded_mult_qe91.tdf                       ;         ;
; parallel_add.tdf                                  ; yes             ; Megafunction                      ; e:/intelfpga/17.0/quartus/libraries/megafunctions/parallel_add.tdf                          ;         ;
; pcpa_add.inc                                      ; yes             ; Megafunction                      ; e:/intelfpga/17.0/quartus/libraries/megafunctions/pcpa_add.inc                              ;         ;
; csa_add.inc                                       ; yes             ; Megafunction                      ; e:/intelfpga/17.0/quartus/libraries/megafunctions/csa_add.inc                               ;         ;
; altshift.inc                                      ; yes             ; Megafunction                      ; e:/intelfpga/17.0/quartus/libraries/megafunctions/altshift.inc                              ;         ;
; db/par_add_o9f.tdf                                ; yes             ; Auto-Generated Megafunction       ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/par_add_o9f.tdf                         ;         ;
; altsqrt.tdf                                       ; yes             ; Megafunction                      ; e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf                               ;         ;
; lpm_add_sub.tdf                                   ; yes             ; Megafunction                      ; e:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf                           ;         ;
; addcore.inc                                       ; yes             ; Megafunction                      ; e:/intelfpga/17.0/quartus/libraries/megafunctions/addcore.inc                               ;         ;
; look_add.inc                                      ; yes             ; Megafunction                      ; e:/intelfpga/17.0/quartus/libraries/megafunctions/look_add.inc                              ;         ;
; bypassff.inc                                      ; yes             ; Megafunction                      ; e:/intelfpga/17.0/quartus/libraries/megafunctions/bypassff.inc                              ;         ;
; alt_stratix_add_sub.inc                           ; yes             ; Megafunction                      ; e:/intelfpga/17.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                   ;         ;
; db/add_sub_vqc.tdf                                ; yes             ; Auto-Generated Megafunction       ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/add_sub_vqc.tdf                         ;         ;
; db/add_sub_uqc.tdf                                ; yes             ; Auto-Generated Megafunction       ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/add_sub_uqc.tdf                         ;         ;
; db/add_sub_tqc.tdf                                ; yes             ; Auto-Generated Megafunction       ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/add_sub_tqc.tdf                         ;         ;
; db/add_sub_sqc.tdf                                ; yes             ; Auto-Generated Megafunction       ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/add_sub_sqc.tdf                         ;         ;
; db/add_sub_rqc.tdf                                ; yes             ; Auto-Generated Megafunction       ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/add_sub_rqc.tdf                         ;         ;
; db/add_sub_qqc.tdf                                ; yes             ; Auto-Generated Megafunction       ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/add_sub_qqc.tdf                         ;         ;
; db/add_sub_pqc.tdf                                ; yes             ; Auto-Generated Megafunction       ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/add_sub_pqc.tdf                         ;         ;
; db/add_sub_oqc.tdf                                ; yes             ; Auto-Generated Megafunction       ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/add_sub_oqc.tdf                         ;         ;
; db/add_sub_nqc.tdf                                ; yes             ; Auto-Generated Megafunction       ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/add_sub_nqc.tdf                         ;         ;
; db/add_sub_fpc.tdf                                ; yes             ; Auto-Generated Megafunction       ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/add_sub_fpc.tdf                         ;         ;
; db/add_sub_epc.tdf                                ; yes             ; Auto-Generated Megafunction       ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/add_sub_epc.tdf                         ;         ;
; db/add_sub_dpc.tdf                                ; yes             ; Auto-Generated Megafunction       ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/add_sub_dpc.tdf                         ;         ;
; db/add_sub_cpc.tdf                                ; yes             ; Auto-Generated Megafunction       ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/add_sub_cpc.tdf                         ;         ;
; db/add_sub_bpc.tdf                                ; yes             ; Auto-Generated Megafunction       ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/add_sub_bpc.tdf                         ;         ;
; db/add_sub_apc.tdf                                ; yes             ; Auto-Generated Megafunction       ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/add_sub_apc.tdf                         ;         ;
; db/add_sub_8pc.tdf                                ; yes             ; Auto-Generated Megafunction       ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/add_sub_8pc.tdf                         ;         ;
; dffpipe.tdf                                       ; yes             ; Megafunction                      ; e:/intelfpga/17.0/quartus/libraries/megafunctions/dffpipe.tdf                               ;         ;
; lpm_mult.tdf                                      ; yes             ; Megafunction                      ; e:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf                              ;         ;
; multcore.inc                                      ; yes             ; Megafunction                      ; e:/intelfpga/17.0/quartus/libraries/megafunctions/multcore.inc                              ;         ;
; db/mult_rct.tdf                                   ; yes             ; Auto-Generated Megafunction       ; G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/mult_rct.tdf                            ;         ;
+---------------------------------------------------+-----------------+-----------------------------------+---------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------+
; Partition Status Summary                                      ;
+----------------+-------------+--------------------------------+
; Partition Name ; Synthesized ; Reason                         ;
+----------------+-------------+--------------------------------+
; Top            ; yes         ; No netlist in project database ;
+----------------+-------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition for Top-Level Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; Compilation Hierarchy Node                                  ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                             ; Entity Name              ; Library Name ;
+-------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; |sdram_ov7670_vga                                           ; 1477 (1)            ; 789 (0)                   ; 29392       ; 30           ; 18      ; 6         ; 0    ; 0            ; |sdram_ov7670_vga                                                                                                                                                                                                               ; sdram_ov7670_vga         ; work         ;
;    |CMOS_Capture:u_CMOS_Capture|                            ; 21 (21)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|CMOS_Capture:u_CMOS_Capture                                                                                                                                                                                   ; CMOS_Capture             ; work         ;
;    |I2C_AV_Config:u_I2C_AV_Config|                          ; 398 (44)            ; 48 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|I2C_AV_Config:u_I2C_AV_Config                                                                                                                                                                                 ; I2C_AV_Config            ; work         ;
;       |I2C_Controller:u_I2C_Controller|                     ; 177 (177)           ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller                                                                                                                                                 ; I2C_Controller           ; work         ;
;       |I2C_OV7670_RGB565_Config:u_I2C_OV7670_RGB565_Config| ; 177 (177)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_RGB565_Config:u_I2C_OV7670_RGB565_Config                                                                                                                             ; I2C_OV7670_RGB565_Config ; work         ;
;    |sdram_vga_top:u_sdram_vga_top|                          ; 1022 (0)            ; 683 (0)                   ; 29392       ; 30           ; 18      ; 6         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top                                                                                                                                                                                 ; sdram_vga_top            ; work         ;
;       |Sobel:Sobel_m0|                                      ; 520 (3)             ; 326 (1)                   ; 19152       ; 30           ; 18      ; 6         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0                                                                                                                                                                  ; Sobel                    ; work         ;
;          |LineBuffer_3:b0|                                  ; 15 (0)              ; 10 (0)                    ; 19152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0                                                                                                                                                  ; LineBuffer_3             ; work         ;
;             |altshift_taps:altshift_taps_component|         ; 15 (0)              ; 10 (0)                    ; 19152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component                                                                                                            ; altshift_taps            ; work         ;
;                |shift_taps_7mn:auto_generated|              ; 15 (0)              ; 10 (0)                    ; 19152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated                                                                              ; shift_taps_7mn           ; work         ;
;                   |altsyncram_8o81:altsyncram2|             ; 0 (0)               ; 0 (0)                     ; 19152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|altsyncram_8o81:altsyncram2                                                  ; altsyncram_8o81          ; work         ;
;                   |cntr_auf:cntr1|                          ; 15 (12)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|cntr_auf:cntr1                                                               ; cntr_auf                 ; work         ;
;                      |cmpr_7ic:cmpr4|                       ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|cntr_auf:cntr1|cmpr_7ic:cmpr4                                                ; cmpr_7ic                 ; work         ;
;          |MAC_3:x0|                                         ; 36 (0)              ; 26 (0)                    ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0                                                                                                                                                         ; MAC_3                    ; work         ;
;             |altmult_add:ALTMULT_ADD_component|             ; 36 (0)              ; 26 (0)                    ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component                                                                                                                       ; altmult_add              ; work         ;
;                |mult_add_si74:auto_generated|               ; 36 (36)             ; 26 (18)                   ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated                                                                                          ; mult_add_si74            ; work         ;
;                   |ded_mult_oaa1:ded_mult1|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1                                                                  ; ded_mult_oaa1            ; work         ;
;                   |ded_mult_oaa1:ded_mult2|                 ; 0 (0)               ; 8 (8)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2                                                                  ; ded_mult_oaa1            ; work         ;
;                   |ded_mult_qe91:ded_mult3|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3                                                                  ; ded_mult_qe91            ; work         ;
;          |MAC_3:x1|                                         ; 36 (0)              ; 26 (0)                    ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1                                                                                                                                                         ; MAC_3                    ; work         ;
;             |altmult_add:ALTMULT_ADD_component|             ; 36 (0)              ; 26 (0)                    ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component                                                                                                                       ; altmult_add              ; work         ;
;                |mult_add_si74:auto_generated|               ; 36 (36)             ; 26 (18)                   ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated                                                                                          ; mult_add_si74            ; work         ;
;                   |ded_mult_oaa1:ded_mult1|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1                                                                  ; ded_mult_oaa1            ; work         ;
;                   |ded_mult_oaa1:ded_mult2|                 ; 0 (0)               ; 8 (8)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2                                                                  ; ded_mult_oaa1            ; work         ;
;                   |ded_mult_qe91:ded_mult3|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3                                                                  ; ded_mult_qe91            ; work         ;
;          |MAC_3:x2|                                         ; 36 (0)              ; 26 (0)                    ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2                                                                                                                                                         ; MAC_3                    ; work         ;
;             |altmult_add:ALTMULT_ADD_component|             ; 36 (0)              ; 26 (0)                    ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component                                                                                                                       ; altmult_add              ; work         ;
;                |mult_add_si74:auto_generated|               ; 36 (36)             ; 26 (18)                   ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated                                                                                          ; mult_add_si74            ; work         ;
;                   |ded_mult_oaa1:ded_mult1|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1                                                                  ; ded_mult_oaa1            ; work         ;
;                   |ded_mult_oaa1:ded_mult2|                 ; 0 (0)               ; 8 (8)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2                                                                  ; ded_mult_oaa1            ; work         ;
;                   |ded_mult_qe91:ded_mult3|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3                                                                  ; ded_mult_qe91            ; work         ;
;          |MAC_3:y0|                                         ; 36 (0)              ; 26 (0)                    ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0                                                                                                                                                         ; MAC_3                    ; work         ;
;             |altmult_add:ALTMULT_ADD_component|             ; 36 (0)              ; 26 (0)                    ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component                                                                                                                       ; altmult_add              ; work         ;
;                |mult_add_si74:auto_generated|               ; 36 (36)             ; 26 (18)                   ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated                                                                                          ; mult_add_si74            ; work         ;
;                   |ded_mult_oaa1:ded_mult1|                 ; 0 (0)               ; 8 (8)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1                                                                  ; ded_mult_oaa1            ; work         ;
;                   |ded_mult_oaa1:ded_mult2|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2                                                                  ; ded_mult_oaa1            ; work         ;
;                   |ded_mult_qe91:ded_mult3|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3                                                                  ; ded_mult_qe91            ; work         ;
;          |MAC_3:y1|                                         ; 36 (0)              ; 26 (0)                    ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1                                                                                                                                                         ; MAC_3                    ; work         ;
;             |altmult_add:ALTMULT_ADD_component|             ; 36 (0)              ; 26 (0)                    ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component                                                                                                                       ; altmult_add              ; work         ;
;                |mult_add_si74:auto_generated|               ; 36 (36)             ; 26 (18)                   ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated                                                                                          ; mult_add_si74            ; work         ;
;                   |ded_mult_oaa1:ded_mult1|                 ; 0 (0)               ; 8 (8)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1                                                                  ; ded_mult_oaa1            ; work         ;
;                   |ded_mult_oaa1:ded_mult2|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2                                                                  ; ded_mult_oaa1            ; work         ;
;                   |ded_mult_qe91:ded_mult3|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3                                                                  ; ded_mult_qe91            ; work         ;
;          |MAC_3:y2|                                         ; 36 (0)              ; 26 (0)                    ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2                                                                                                                                                         ; MAC_3                    ; work         ;
;             |altmult_add:ALTMULT_ADD_component|             ; 36 (0)              ; 26 (0)                    ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component                                                                                                                       ; altmult_add              ; work         ;
;                |mult_add_si74:auto_generated|               ; 36 (36)             ; 26 (18)                   ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated                                                                                          ; mult_add_si74            ; work         ;
;                   |ded_mult_oaa1:ded_mult1|                 ; 0 (0)               ; 8 (8)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1                                                                  ; ded_mult_oaa1            ; work         ;
;                   |ded_mult_oaa1:ded_mult2|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2                                                                  ; ded_mult_oaa1            ; work         ;
;                   |ded_mult_qe91:ded_mult3|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3                                                                  ; ded_mult_qe91            ; work         ;
;          |PA_3:pa0|                                         ; 40 (0)              ; 58 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0                                                                                                                                                         ; PA_3                     ; work         ;
;             |parallel_add:parallel_add_component|           ; 40 (0)              ; 58 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component                                                                                                                     ; parallel_add             ; work         ;
;                |par_add_o9f:auto_generated|                 ; 40 (40)             ; 58 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated                                                                                          ; par_add_o9f              ; work         ;
;          |PA_3:pa1|                                         ; 40 (0)              ; 59 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1                                                                                                                                                         ; PA_3                     ; work         ;
;             |parallel_add:parallel_add_component|           ; 40 (0)              ; 59 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component                                                                                                                     ; parallel_add             ; work         ;
;                |par_add_o9f:auto_generated|                 ; 40 (40)             ; 59 (59)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated                                                                                          ; par_add_o9f              ; work         ;
;          |SQRT:sqrt0|                                       ; 198 (0)             ; 42 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0                                                                                                                                                       ; SQRT                     ; work         ;
;             |altsqrt:altsqrt_component|                     ; 198 (57)            ; 42 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component                                                                                                                             ; altsqrt                  ; work         ;
;                |dffpipe:a_delay|                            ; 18 (18)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay                                                                                                             ; dffpipe                  ; work         ;
;                |dffpipe:b_dffe[11]|                         ; 5 (5)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]                                                                                                          ; dffpipe                  ; work         ;
;                |dffpipe:r_dffe[11]|                         ; 9 (9)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]                                                                                                          ; dffpipe                  ; work         ;
;                |lpm_add_sub:subtractors[10]|                ; 14 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[10]                                                                                                 ; lpm_add_sub              ; work         ;
;                   |add_sub_qqc:auto_generated|              ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[10]|add_sub_qqc:auto_generated                                                                      ; add_sub_qqc              ; work         ;
;                |lpm_add_sub:subtractors[11]|                ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[11]                                                                                                 ; lpm_add_sub              ; work         ;
;                   |add_sub_rqc:auto_generated|              ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[11]|add_sub_rqc:auto_generated                                                                      ; add_sub_rqc              ; work         ;
;                |lpm_add_sub:subtractors[12]|                ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[12]                                                                                                 ; lpm_add_sub              ; work         ;
;                   |add_sub_sqc:auto_generated|              ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[12]|add_sub_sqc:auto_generated                                                                      ; add_sub_sqc              ; work         ;
;                |lpm_add_sub:subtractors[13]|                ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[13]                                                                                                 ; lpm_add_sub              ; work         ;
;                   |add_sub_tqc:auto_generated|              ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[13]|add_sub_tqc:auto_generated                                                                      ; add_sub_tqc              ; work         ;
;                |lpm_add_sub:subtractors[14]|                ; 18 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[14]                                                                                                 ; lpm_add_sub              ; work         ;
;                   |add_sub_uqc:auto_generated|              ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[14]|add_sub_uqc:auto_generated                                                                      ; add_sub_uqc              ; work         ;
;                |lpm_add_sub:subtractors[6]|                 ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[6]                                                                                                  ; lpm_add_sub              ; work         ;
;                   |add_sub_fpc:auto_generated|              ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[6]|add_sub_fpc:auto_generated                                                                       ; add_sub_fpc              ; work         ;
;                |lpm_add_sub:subtractors[7]|                 ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[7]                                                                                                  ; lpm_add_sub              ; work         ;
;                   |add_sub_nqc:auto_generated|              ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[7]|add_sub_nqc:auto_generated                                                                       ; add_sub_nqc              ; work         ;
;                |lpm_add_sub:subtractors[8]|                 ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[8]                                                                                                  ; lpm_add_sub              ; work         ;
;                   |add_sub_oqc:auto_generated|              ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[8]|add_sub_oqc:auto_generated                                                                       ; add_sub_oqc              ; work         ;
;                |lpm_add_sub:subtractors[9]|                 ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[9]                                                                                                  ; lpm_add_sub              ; work         ;
;                   |add_sub_pqc:auto_generated|              ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[9]|add_sub_pqc:auto_generated                                                                       ; add_sub_pqc              ; work         ;
;          |lpm_mult:Mult0|                                   ; 4 (0)               ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0                                                                                                                                                   ; lpm_mult                 ; work         ;
;             |mult_rct:auto_generated|                       ; 4 (4)               ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated                                                                                                                           ; mult_rct                 ; work         ;
;          |lpm_mult:Mult1|                                   ; 4 (0)               ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1                                                                                                                                                   ; lpm_mult                 ; work         ;
;             |mult_rct:auto_generated|                       ; 4 (4)               ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated                                                                                                                           ; mult_rct                 ; work         ;
;       |lcd_top:u_lcd_top|                                   ; 47 (0)              ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top                                                                                                                                                               ; lcd_top                  ; work         ;
;          |lcd_driver:u_lcd_driver|                          ; 47 (47)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver                                                                                                                                       ; lcd_driver               ; work         ;
;       |sdbank_switch:u_sdbank_switch|                       ; 14 (14)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch                                                                                                                                                   ; sdbank_switch            ; work         ;
;       |sdram_2fifo_top:u_sdram_2fifo_top|                   ; 441 (0)             ; 319 (0)                   ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top                                                                                                                                               ; sdram_2fifo_top          ; work         ;
;          |dcfifo_ctrl:u_dcfifo_ctrl|                        ; 252 (49)            ; 221 (41)                  ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl                                                                                                                     ; dcfifo_ctrl              ; work         ;
;             |rdfifo:u_rdfifo|                               ; 100 (0)             ; 90 (0)                    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo                                                                                                     ; rdfifo                   ; work         ;
;                |dcfifo:dcfifo_component|                    ; 100 (0)             ; 90 (0)                    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component                                                                             ; dcfifo                   ; work         ;
;                   |dcfifo_nen1:auto_generated|              ; 100 (15)            ; 90 (34)                   ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated                                                  ; dcfifo_nen1              ; work         ;
;                      |a_gray2bin_6ib:wrptr_g_gray2bin|      ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin                  ; a_gray2bin_6ib           ; work         ;
;                      |a_gray2bin_6ib:ws_dgrp_gray2bin|      ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin                  ; a_gray2bin_6ib           ; work         ;
;                      |a_graycounter_1lc:wrptr_g1p|          ; 19 (19)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p                      ; a_graycounter_1lc        ; work         ;
;                      |a_graycounter_577:rdptr_g1p|          ; 20 (20)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p                      ; a_graycounter_577        ; work         ;
;                      |alt_synch_pipe_vd8:ws_dgrp|           ; 0 (0)               ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp                       ; alt_synch_pipe_vd8       ; work         ;
;                         |dffpipe_qe9:dffpipe4|              ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4  ; dffpipe_qe9              ; work         ;
;                      |altsyncram_gr81:fifo_ram|             ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_gr81:fifo_ram                         ; altsyncram_gr81          ; work         ;
;                      |dffpipe_oe9:ws_brp|                   ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp                               ; dffpipe_oe9              ; work         ;
;                      |dffpipe_oe9:ws_bwp|                   ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp                               ; dffpipe_oe9              ; work         ;
;                      |mux_j28:rdemp_eq_comp_lsb_mux|        ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                    ; mux_j28                  ; work         ;
;                      |mux_j28:rdemp_eq_comp_msb_mux|        ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                    ; mux_j28                  ; work         ;
;                      |mux_j28:wrfull_eq_comp_lsb_mux|       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                   ; mux_j28                  ; work         ;
;                      |mux_j28:wrfull_eq_comp_msb_mux|       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                   ; mux_j28                  ; work         ;
;             |wrfifo:u_wrfifo|                               ; 103 (0)             ; 90 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo                                                                                                     ; wrfifo                   ; work         ;
;                |dcfifo:dcfifo_component|                    ; 103 (0)             ; 90 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component                                                                             ; dcfifo                   ; work         ;
;                   |dcfifo_4en1:auto_generated|              ; 103 (16)            ; 90 (34)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated                                                  ; dcfifo_4en1              ; work         ;
;                      |a_gray2bin_6ib:rdptr_g_gray2bin|      ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin                  ; a_gray2bin_6ib           ; work         ;
;                      |a_gray2bin_6ib:rs_dgwp_gray2bin|      ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin                  ; a_gray2bin_6ib           ; work         ;
;                      |a_graycounter_1lc:wrptr_g1p|          ; 21 (21)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p                      ; a_graycounter_1lc        ; work         ;
;                      |a_graycounter_577:rdptr_g1p|          ; 20 (20)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p                      ; a_graycounter_577        ; work         ;
;                      |alt_synch_pipe_ud8:rs_dgwp|           ; 0 (0)               ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp                       ; alt_synch_pipe_ud8       ; work         ;
;                         |dffpipe_pe9:dffpipe11|             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11 ; dffpipe_pe9              ; work         ;
;                      |altsyncram_gr81:fifo_ram|             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_gr81:fifo_ram                         ; altsyncram_gr81          ; work         ;
;                      |dffpipe_oe9:rs_brp|                   ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp                               ; dffpipe_oe9              ; work         ;
;                      |dffpipe_oe9:rs_bwp|                   ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp                               ; dffpipe_oe9              ; work         ;
;                      |mux_j28:rdemp_eq_comp_lsb_mux|        ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                    ; mux_j28                  ; work         ;
;                      |mux_j28:rdemp_eq_comp_msb_mux|        ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                    ; mux_j28                  ; work         ;
;                      |mux_j28:wrfull_eq_comp_lsb_mux|       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                   ; mux_j28                  ; work         ;
;                      |mux_j28:wrfull_eq_comp_msb_mux|       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                   ; mux_j28                  ; work         ;
;          |sdram_top:u_sdramtop|                             ; 189 (0)             ; 98 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop                                                                                                                          ; sdram_top                ; work         ;
;             |sdram_cmd:module_002|                          ; 73 (73)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002                                                                                                     ; sdram_cmd                ; work         ;
;             |sdram_ctrl:module_001|                         ; 113 (113)           ; 58 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001                                                                                                    ; sdram_ctrl               ; work         ;
;             |sdram_wr_data:module_003|                      ; 3 (3)               ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003                                                                                                 ; sdram_wr_data            ; work         ;
;    |system_ctrl:u_system_ctrl|                              ; 35 (7)              ; 25 (2)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|system_ctrl:u_system_ctrl                                                                                                                                                                                     ; system_ctrl              ; work         ;
;       |sdram_pll:u_sdram_pll|                               ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll                                                                                                                                                               ; sdram_pll                ; work         ;
;          |altpll:altpll_component|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component                                                                                                                                       ; altpll                   ; work         ;
;             |sdram_pll_altpll:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated                                                                                                       ; sdram_pll_altpll         ; work         ;
;       |system_delay:u_system_delay|                         ; 28 (28)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|system_ctrl:u_system_ctrl|system_delay:u_system_delay                                                                                                                                                         ; system_delay             ; work         ;
+-------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read ;
+----------------+----------------+----------------+----------------+----------------+---------------------+
; Name           ; state_read.011 ; state_read.010 ; state_read.001 ; state_read.000 ; state_read.100      ;
+----------------+----------------+----------------+----------------+----------------+---------------------+
; state_read.000 ; 0              ; 0              ; 0              ; 0              ; 0                   ;
; state_read.001 ; 0              ; 0              ; 1              ; 1              ; 0                   ;
; state_read.010 ; 0              ; 1              ; 0              ; 1              ; 0                   ;
; state_read.011 ; 1              ; 0              ; 0              ; 1              ; 0                   ;
; state_read.100 ; 0              ; 0              ; 0              ; 1              ; 1                   ;
+----------------+----------------+----------------+----------------+----------------+---------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; Name            ; state_write.011 ; state_write.010 ; state_write.001 ; state_write.000 ; state_write.100 ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; state_write.000 ; 0               ; 0               ; 0               ; 0               ; 0               ;
; state_write.001 ; 0               ; 0               ; 1               ; 1               ; 0               ;
; state_write.010 ; 0               ; 1               ; 0               ; 1               ; 0               ;
; state_write.011 ; 1               ; 0               ; 0               ; 1               ; 0               ;
; state_write.100 ; 0               ; 0               ; 0               ; 1               ; 1               ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r                                                                                                         ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; work_state_r.1011 ; work_state_r.1010 ; work_state_r.1001 ; work_state_r.1000 ; work_state_r.0111 ; work_state_r.0110 ; work_state_r.0101 ; work_state_r.0100 ; work_state_r.0011 ; work_state_r.0010 ; work_state_r.0001 ; work_state_r.0000 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; work_state_r.0000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; work_state_r.0001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; work_state_r.0010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; work_state_r.0011 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.0100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.0101 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.0110 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.0111 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.1000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.1001 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.1010 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.1011 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r                                                                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; init_state_r.1001 ; init_state_r.1000 ; init_state_r.0111 ; init_state_r.0110 ; init_state_r.0101 ; init_state_r.0100 ; init_state_r.0011 ; init_state_r.0010 ; init_state_r.0001 ; init_state_r.0000 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; init_state_r.0000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; init_state_r.0001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; init_state_r.0010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; init_state_r.0011 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; init_state_r.0100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; init_state_r.0101 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; init_state_r.0110 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; init_state_r.0111 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; init_state_r.1000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; init_state_r.1001 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------+
; State Machine - |sdram_ov7670_vga|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST ;
+--------------+--------------+--------------+------------------------------+
; Name         ; mSetup_ST.00 ; mSetup_ST.10 ; mSetup_ST.01                 ;
+--------------+--------------+--------------+------------------------------+
; mSetup_ST.00 ; 0            ; 0            ; 0                            ;
; mSetup_ST.01 ; 1            ; 0            ; 1                            ;
; mSetup_ST.10 ; 1            ; 1            ; 0                            ;
+--------------+--------------+--------------+------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                              ; Reason for Removal                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][23]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][22]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][21]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][20]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[0..6,11..15]                                                        ; Lost fanout                                                                                                                                                                  ;
; system_ctrl:u_system_ctrl|rst_nr1                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                       ;
; system_ctrl:u_system_ctrl|rst_nr2                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                       ;
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|pll_lock_sync                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[3]|sr[0][3]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][11]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe61                                                                ; Lost fanout                                                                                                                                                                  ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe61                                                                ; Lost fanout                                                                                                                                                                  ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[9] ; Lost fanout                                                                                                                                                                  ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[9] ; Lost fanout                                                                                                                                                                  ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[9] ; Lost fanout                                                                                                                                                                  ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[9] ; Lost fanout                                                                                                                                                                  ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[3]|sr[0][2]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][10]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[3]|sr[0][1]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][9]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[3]|sr[0][4]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[3]|sr[0][3]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[3]|sr[0][2]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[3]|sr[0][1]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[3]|sr[0][0]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[3]|sr[0][0]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][8]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][7]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][6]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe59                                                                ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe59                                      ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|oDATA[1..5]                                                                                                                                   ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|oDATA[0]                                                                                                            ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[7]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[7] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[6]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[6] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[5]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[5] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[4]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[4] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[3]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[3] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[2]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[2] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[1]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[1] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[0]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[0] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[7]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[7] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[6]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[6] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[5]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[5] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[4]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[4] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[3]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[3] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[2]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[2] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[1]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[1] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[0]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[0] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[7]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[7] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[6]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[6] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[5]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[5] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[4]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[4] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[3]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[3] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[2]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[2] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[1]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[1] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[0]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[0] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[7]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[7] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[6]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[6] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[5]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[5] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[4]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[4] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[3]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[3] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[2]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[2] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[1]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[1] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[0]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[0] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[7]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[7] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[6]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[6] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[5]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[5] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[4]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[4] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[3]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[3] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[2]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[2] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[1]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[1] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[0]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[0] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[7]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[7] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[6]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[6] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[5]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[5] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[4]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[4] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[3]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[3] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[2]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[2] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[1]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[1] ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[0]                           ; Merged with sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[0] ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[0..6]                                                                               ; Merged with sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[7]                                                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[0..6]                                                                               ; Merged with sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[7]                                                        ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[1]                                                                                                                     ; Merged with sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                           ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[1]                                                                                                                     ; Merged with sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                           ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[7]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[7]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][12]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[1][0]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][0]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[1][1]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][1]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read~2                                                                                                                   ; Lost fanout                                                                                                                                                                  ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read~3                                                                                                                   ; Lost fanout                                                                                                                                                                  ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write~2                                                                                                                  ; Lost fanout                                                                                                                                                                  ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write~3                                                                                                                  ; Lost fanout                                                                                                                                                                  ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r~4                                                                  ; Lost fanout                                                                                                                                                                  ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r~5                                                                  ; Lost fanout                                                                                                                                                                  ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r~6                                                                  ; Lost fanout                                                                                                                                                                  ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r~7                                                                  ; Lost fanout                                                                                                                                                                  ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r~5                                                                  ; Lost fanout                                                                                                                                                                  ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r~6                                                                  ; Lost fanout                                                                                                                                                                  ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r~7                                                                  ; Lost fanout                                                                                                                                                                  ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r~8                                                                  ; Lost fanout                                                                                                                                                                  ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0110                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; Total Number of Removed Registers = 130                                                                                                                                                    ;                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                          ;
+--------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------+
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[3]|sr[0][3] ; Stuck at GND              ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][11], ;
;                                                                                                              ; due to stuck port data_in ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][7],  ;
;                                                                                                              ;                           ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][6]   ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[3]|sr[0][2] ; Stuck at GND              ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][10], ;
;                                                                                                              ; due to stuck port data_in ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[1][0],     ;
;                                                                                                              ;                           ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][0]      ;
; system_ctrl:u_system_ctrl|rst_nr1                                                                            ; Stuck at VCC              ; system_ctrl:u_system_ctrl|rst_nr2                                                                               ;
;                                                                                                              ; due to stuck port data_in ;                                                                                                                 ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[3]|sr[0][1] ; Stuck at GND              ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][9]   ;
;                                                                                                              ; due to stuck port data_in ;                                                                                                                 ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[3]|sr[0][0] ; Stuck at GND              ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][8]   ;
;                                                                                                              ; due to stuck port data_in ;                                                                                                                 ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[1][1]   ; Lost Fanouts              ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][1]      ;
+--------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[19]                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[20]                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sdram_ov7670_vga|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sdram_ov7670_vga|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[3]                                                ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                  ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[2]   ;
; 20:1               ; 5 bits    ; 65 LEs        ; 20 LEs               ; 45 LEs                 ; Yes        ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]  ;
; 32:1               ; 2 bits    ; 42 LEs        ; 8 LEs                ; 34 LEs                 ; Yes        ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[1]    ;
; 34:1               ; 7 bits    ; 154 LEs       ; 56 LEs               ; 98 LEs                 ; Yes        ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[11] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                           ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                            ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                                                            ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                                                        ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                                                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                                                      ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                              ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity4                                                                                                                                                                         ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                              ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter6a0                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity7                                                                                                                                                                         ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_gr81:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                                      ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                                       ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                  ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                   ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:ws_dgrp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                                      ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                                       ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:ws_dgrp|dffpipe_pe9:dffpipe11 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                  ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                   ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                           ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                            ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                                                            ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                                                        ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                                                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                                                      ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                              ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity4                                                                                                                                                                         ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                              ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter6a0                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity7                                                                                                                                                                         ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_gr81:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_d98:rs_dgwp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                                      ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                                       ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_d98:rs_dgwp|dffpipe_oe9:dffpipe3 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                                      ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                                       ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|altsyncram_8o81:altsyncram2 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated ;
+------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment ; Value ; From ; To                                                                                                              ;
+------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; MAX_FANOUT ; 5     ; -    ; dffe8a                                                                                                          ;
+------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated ;
+------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment ; Value ; From ; To                                                                                                              ;
+------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; MAX_FANOUT ; 5     ; -    ; dffe8a                                                                                                          ;
+------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated ;
+------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment ; Value ; From ; To                                                                                                              ;
+------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; MAX_FANOUT ; 5     ; -    ; dffe8a                                                                                                          ;
+------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated ;
+------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment ; Value ; From ; To                                                                                                              ;
+------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; MAX_FANOUT ; 5     ; -    ; dffe8a                                                                                                          ;
+------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated ;
+------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment ; Value ; From ; To                                                                                                              ;
+------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; MAX_FANOUT ; 5     ; -    ; dffe8a                                                                                                          ;
+------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated ;
+------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment ; Value ; From ; To                                                                                                              ;
+------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; MAX_FANOUT ; 5     ; -    ; dffe8a                                                                                                          ;
+------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe1                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe2                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe3                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe4                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe5                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe6                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe7                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe8                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                       ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe1                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe2                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe3                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe4                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe5                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe6                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe7                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe8                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                       ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay ;
+---------------------------------+-------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[15] ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[14] ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[13] ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[12] ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11] ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[10] ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[9] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[8] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[7] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[6] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[5] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[4] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[3] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[2] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[1] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[0] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[15] ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[14] ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[13] ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[12] ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11] ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[10] ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[9] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[8] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[7] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[6] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[5] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[4] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[3] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[2] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[1] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[0] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:q_final_dff ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                          ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                           ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_final_dff ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                          ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                           ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component ;
+-------------------------------+-----------------------------+--------------------------------------------------------+
; Parameter Name                ; Value                       ; Type                                                   ;
+-------------------------------+-----------------------------+--------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                                                ;
; PLL_TYPE                      ; AUTO                        ; Untyped                                                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=sdram_pll ; Untyped                                                ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                                                ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                                                ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                                                ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                                                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer                                         ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                                                ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                                                ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                                                ;
; LOCK_HIGH                     ; 1                           ; Untyped                                                ;
; LOCK_LOW                      ; 1                           ; Untyped                                                ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                                                ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                                                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                                                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                                                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                                                ;
; SKIP_VCO                      ; OFF                         ; Untyped                                                ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                                                ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                                                ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                                                ;
; BANDWIDTH                     ; 0                           ; Untyped                                                ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                                                ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                                                ;
; DOWN_SPREAD                   ; 0                           ; Untyped                                                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                                                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                                                ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                                                ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                                                ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                                                ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                                                ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                                                ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                                                ;
; CLK3_MULTIPLY_BY              ; 2                           ; Signed Integer                                         ;
; CLK2_MULTIPLY_BY              ; 2                           ; Signed Integer                                         ;
; CLK1_MULTIPLY_BY              ; 1                           ; Signed Integer                                         ;
; CLK0_MULTIPLY_BY              ; 13                          ; Signed Integer                                         ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                                                ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                                                ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                                                ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                                                ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                                                ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                                                ;
; CLK3_DIVIDE_BY                ; 1                           ; Signed Integer                                         ;
; CLK2_DIVIDE_BY                ; 1                           ; Signed Integer                                         ;
; CLK1_DIVIDE_BY                ; 2                           ; Signed Integer                                         ;
; CLK0_DIVIDE_BY                ; 50                          ; Signed Integer                                         ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                                                ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                                                ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                                                ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                                                ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                                                ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                                                ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                                                ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                                                ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                                                ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                                                ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                                                ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                                                ;
; CLK3_DUTY_CYCLE               ; 50                          ; Signed Integer                                         ;
; CLK2_DUTY_CYCLE               ; 50                          ; Signed Integer                                         ;
; CLK1_DUTY_CYCLE               ; 50                          ; Signed Integer                                         ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer                                         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                                                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                                                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                                                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                                                ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                                                ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                                                ;
; DPA_DIVIDER                   ; 0                           ; Untyped                                                ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                                                ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                                                ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                                                ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                                                ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                                                ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                                                ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                                                ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                                                ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                                                ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                                                ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                                                ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                                                ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                                                ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                                                ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                                                ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                                                ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                                                ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                                                ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                                                ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                                                ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                                                ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                                                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                                                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                                                ;
; VCO_MIN                       ; 0                           ; Untyped                                                ;
; VCO_MAX                       ; 0                           ; Untyped                                                ;
; VCO_CENTER                    ; 0                           ; Untyped                                                ;
; PFD_MIN                       ; 0                           ; Untyped                                                ;
; PFD_MAX                       ; 0                           ; Untyped                                                ;
; M_INITIAL                     ; 0                           ; Untyped                                                ;
; M                             ; 0                           ; Untyped                                                ;
; N                             ; 1                           ; Untyped                                                ;
; M2                            ; 1                           ; Untyped                                                ;
; N2                            ; 1                           ; Untyped                                                ;
; SS                            ; 1                           ; Untyped                                                ;
; C0_HIGH                       ; 0                           ; Untyped                                                ;
; C1_HIGH                       ; 0                           ; Untyped                                                ;
; C2_HIGH                       ; 0                           ; Untyped                                                ;
; C3_HIGH                       ; 0                           ; Untyped                                                ;
; C4_HIGH                       ; 0                           ; Untyped                                                ;
; C5_HIGH                       ; 0                           ; Untyped                                                ;
; C6_HIGH                       ; 0                           ; Untyped                                                ;
; C7_HIGH                       ; 0                           ; Untyped                                                ;
; C8_HIGH                       ; 0                           ; Untyped                                                ;
; C9_HIGH                       ; 0                           ; Untyped                                                ;
; C0_LOW                        ; 0                           ; Untyped                                                ;
; C1_LOW                        ; 0                           ; Untyped                                                ;
; C2_LOW                        ; 0                           ; Untyped                                                ;
; C3_LOW                        ; 0                           ; Untyped                                                ;
; C4_LOW                        ; 0                           ; Untyped                                                ;
; C5_LOW                        ; 0                           ; Untyped                                                ;
; C6_LOW                        ; 0                           ; Untyped                                                ;
; C7_LOW                        ; 0                           ; Untyped                                                ;
; C8_LOW                        ; 0                           ; Untyped                                                ;
; C9_LOW                        ; 0                           ; Untyped                                                ;
; C0_INITIAL                    ; 0                           ; Untyped                                                ;
; C1_INITIAL                    ; 0                           ; Untyped                                                ;
; C2_INITIAL                    ; 0                           ; Untyped                                                ;
; C3_INITIAL                    ; 0                           ; Untyped                                                ;
; C4_INITIAL                    ; 0                           ; Untyped                                                ;
; C5_INITIAL                    ; 0                           ; Untyped                                                ;
; C6_INITIAL                    ; 0                           ; Untyped                                                ;
; C7_INITIAL                    ; 0                           ; Untyped                                                ;
; C8_INITIAL                    ; 0                           ; Untyped                                                ;
; C9_INITIAL                    ; 0                           ; Untyped                                                ;
; C0_MODE                       ; BYPASS                      ; Untyped                                                ;
; C1_MODE                       ; BYPASS                      ; Untyped                                                ;
; C2_MODE                       ; BYPASS                      ; Untyped                                                ;
; C3_MODE                       ; BYPASS                      ; Untyped                                                ;
; C4_MODE                       ; BYPASS                      ; Untyped                                                ;
; C5_MODE                       ; BYPASS                      ; Untyped                                                ;
; C6_MODE                       ; BYPASS                      ; Untyped                                                ;
; C7_MODE                       ; BYPASS                      ; Untyped                                                ;
; C8_MODE                       ; BYPASS                      ; Untyped                                                ;
; C9_MODE                       ; BYPASS                      ; Untyped                                                ;
; C0_PH                         ; 0                           ; Untyped                                                ;
; C1_PH                         ; 0                           ; Untyped                                                ;
; C2_PH                         ; 0                           ; Untyped                                                ;
; C3_PH                         ; 0                           ; Untyped                                                ;
; C4_PH                         ; 0                           ; Untyped                                                ;
; C5_PH                         ; 0                           ; Untyped                                                ;
; C6_PH                         ; 0                           ; Untyped                                                ;
; C7_PH                         ; 0                           ; Untyped                                                ;
; C8_PH                         ; 0                           ; Untyped                                                ;
; C9_PH                         ; 0                           ; Untyped                                                ;
; L0_HIGH                       ; 1                           ; Untyped                                                ;
; L1_HIGH                       ; 1                           ; Untyped                                                ;
; G0_HIGH                       ; 1                           ; Untyped                                                ;
; G1_HIGH                       ; 1                           ; Untyped                                                ;
; G2_HIGH                       ; 1                           ; Untyped                                                ;
; G3_HIGH                       ; 1                           ; Untyped                                                ;
; E0_HIGH                       ; 1                           ; Untyped                                                ;
; E1_HIGH                       ; 1                           ; Untyped                                                ;
; E2_HIGH                       ; 1                           ; Untyped                                                ;
; E3_HIGH                       ; 1                           ; Untyped                                                ;
; L0_LOW                        ; 1                           ; Untyped                                                ;
; L1_LOW                        ; 1                           ; Untyped                                                ;
; G0_LOW                        ; 1                           ; Untyped                                                ;
; G1_LOW                        ; 1                           ; Untyped                                                ;
; G2_LOW                        ; 1                           ; Untyped                                                ;
; G3_LOW                        ; 1                           ; Untyped                                                ;
; E0_LOW                        ; 1                           ; Untyped                                                ;
; E1_LOW                        ; 1                           ; Untyped                                                ;
; E2_LOW                        ; 1                           ; Untyped                                                ;
; E3_LOW                        ; 1                           ; Untyped                                                ;
; L0_INITIAL                    ; 1                           ; Untyped                                                ;
; L1_INITIAL                    ; 1                           ; Untyped                                                ;
; G0_INITIAL                    ; 1                           ; Untyped                                                ;
; G1_INITIAL                    ; 1                           ; Untyped                                                ;
; G2_INITIAL                    ; 1                           ; Untyped                                                ;
; G3_INITIAL                    ; 1                           ; Untyped                                                ;
; E0_INITIAL                    ; 1                           ; Untyped                                                ;
; E1_INITIAL                    ; 1                           ; Untyped                                                ;
; E2_INITIAL                    ; 1                           ; Untyped                                                ;
; E3_INITIAL                    ; 1                           ; Untyped                                                ;
; L0_MODE                       ; BYPASS                      ; Untyped                                                ;
; L1_MODE                       ; BYPASS                      ; Untyped                                                ;
; G0_MODE                       ; BYPASS                      ; Untyped                                                ;
; G1_MODE                       ; BYPASS                      ; Untyped                                                ;
; G2_MODE                       ; BYPASS                      ; Untyped                                                ;
; G3_MODE                       ; BYPASS                      ; Untyped                                                ;
; E0_MODE                       ; BYPASS                      ; Untyped                                                ;
; E1_MODE                       ; BYPASS                      ; Untyped                                                ;
; E2_MODE                       ; BYPASS                      ; Untyped                                                ;
; E3_MODE                       ; BYPASS                      ; Untyped                                                ;
; L0_PH                         ; 0                           ; Untyped                                                ;
; L1_PH                         ; 0                           ; Untyped                                                ;
; G0_PH                         ; 0                           ; Untyped                                                ;
; G1_PH                         ; 0                           ; Untyped                                                ;
; G2_PH                         ; 0                           ; Untyped                                                ;
; G3_PH                         ; 0                           ; Untyped                                                ;
; E0_PH                         ; 0                           ; Untyped                                                ;
; E1_PH                         ; 0                           ; Untyped                                                ;
; E2_PH                         ; 0                           ; Untyped                                                ;
; E3_PH                         ; 0                           ; Untyped                                                ;
; M_PH                          ; 0                           ; Untyped                                                ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                                                ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                                                ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                                                ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                                                ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                                                ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                                                ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                                                ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                                                ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                                                ;
; CLK0_COUNTER                  ; G0                          ; Untyped                                                ;
; CLK1_COUNTER                  ; G0                          ; Untyped                                                ;
; CLK2_COUNTER                  ; G0                          ; Untyped                                                ;
; CLK3_COUNTER                  ; G0                          ; Untyped                                                ;
; CLK4_COUNTER                  ; G0                          ; Untyped                                                ;
; CLK5_COUNTER                  ; G0                          ; Untyped                                                ;
; CLK6_COUNTER                  ; E0                          ; Untyped                                                ;
; CLK7_COUNTER                  ; E1                          ; Untyped                                                ;
; CLK8_COUNTER                  ; E2                          ; Untyped                                                ;
; CLK9_COUNTER                  ; E3                          ; Untyped                                                ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; M_TIME_DELAY                  ; 0                           ; Untyped                                                ;
; N_TIME_DELAY                  ; 0                           ; Untyped                                                ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                                                ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                                                ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                                                ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                                                ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                                                ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                                                ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                                                ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                                                ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                                                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                                                ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                                                ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                                                ;
; VCO_POST_SCALE                ; 0                           ; Untyped                                                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                ; Untyped                                                ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                                                ;
; PORT_CLK1                     ; PORT_USED                   ; Untyped                                                ;
; PORT_CLK2                     ; PORT_USED                   ; Untyped                                                ;
; PORT_CLK3                     ; PORT_USED                   ; Untyped                                                ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                                                ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_ARESET                   ; PORT_USED                   ; Untyped                                                ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_LOCKED                   ; PORT_USED                   ; Untyped                                                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                                                ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                                                ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; CBXI_PARAMETER                ; sdram_pll_altpll            ; Untyped                                                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                                                ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                                                ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer                                         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                                                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                                                ;
; DEVICE_FAMILY                 ; Cyclone IV E                ; Untyped                                                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                                                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                                                ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE                                         ;
+-------------------------------+-----------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_AV_Config:u_I2C_AV_Config ;
+----------------+----------+------------------------------------------------+
; Parameter Name ; Value    ; Type                                           ;
+----------------+----------+------------------------------------------------+
; LUT_SIZE       ; 171      ; Signed Integer                                 ;
; CLK_Freq       ; 25000000 ; Signed Integer                                 ;
; I2C_Freq       ; 10000    ; Signed Integer                                 ;
+----------------+----------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_RGB565_Config:u_I2C_OV7670_RGB565_Config ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Read_DATA      ; 0     ; Signed Integer                                                                                        ;
; SET_OV7670     ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001 ;
+----------------+-----------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                                                                       ;
+----------------+-----------+----------------------------------------------------------------------------------------------------------------------------+
; TRP_CLK        ; 000000100 ; Unsigned Binary                                                                                                            ;
; TRFC_CLK       ; 000000110 ; Unsigned Binary                                                                                                            ;
; TMRD_CLK       ; 000000110 ; Unsigned Binary                                                                                                            ;
; TRCD_CLK       ; 000000010 ; Unsigned Binary                                                                                                            ;
; TCL_CLK        ; 000000011 ; Unsigned Binary                                                                                                            ;
; TDAL_CLK       ; 000000011 ; Unsigned Binary                                                                                                            ;
+----------------+-----------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                  ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                                                               ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                        ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                                                        ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                                                                        ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                                                                                        ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                               ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                                               ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                                               ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                               ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                               ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                                                               ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                                                               ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                                                        ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                                                        ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                                                               ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                               ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                                                               ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                                                               ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                                                               ;
; CBXI_PARAMETER          ; dcfifo_4en1  ; Untyped                                                                                                                               ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                  ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                                                               ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                        ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                                                        ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                                                                        ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                                                                                        ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                               ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                                               ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                                               ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                               ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                               ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                                                               ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                                                               ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                                                        ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                                                        ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                                                               ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                               ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                                                               ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                                                               ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                                                               ;
; CBXI_PARAMETER          ; dcfifo_nen1  ; Untyped                                                                                                                               ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0 ;
+----------------+----------+---------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                          ;
+----------------+----------+---------------------------------------------------------------+
; X1             ; 11111111 ; Unsigned Binary                                               ;
; X2             ; 00000000 ; Unsigned Binary                                               ;
; X3             ; 00000001 ; Unsigned Binary                                               ;
; X4             ; 11111110 ; Unsigned Binary                                               ;
; X5             ; 00000000 ; Unsigned Binary                                               ;
; X6             ; 00000010 ; Unsigned Binary                                               ;
; X7             ; 11111111 ; Unsigned Binary                                               ;
; X8             ; 00000000 ; Unsigned Binary                                               ;
; X9             ; 00000001 ; Unsigned Binary                                               ;
; Y1             ; 00000001 ; Unsigned Binary                                               ;
; Y2             ; 00000010 ; Unsigned Binary                                               ;
; Y3             ; 00000001 ; Unsigned Binary                                               ;
; Y4             ; 00000000 ; Unsigned Binary                                               ;
; Y5             ; 00000000 ; Unsigned Binary                                               ;
; Y6             ; 00000000 ; Unsigned Binary                                               ;
; Y7             ; 11111111 ; Unsigned Binary                                               ;
; Y8             ; 11111110 ; Unsigned Binary                                               ;
; Y9             ; 11111111 ; Unsigned Binary                                               ;
+----------------+----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                          ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                       ;
; NUMBER_OF_TAPS ; 3              ; Signed Integer                                                                                                ;
; TAP_DISTANCE   ; 800            ; Signed Integer                                                                                                ;
; WIDTH          ; 8              ; Signed Integer                                                                                                ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                       ;
; CBXI_PARAMETER ; shift_taps_7mn ; Untyped                                                                                                       ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+--------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                     ;
+---------------------------------------+-------------------+--------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                           ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                  ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                  ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                  ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                  ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                  ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                  ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                  ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                  ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR0             ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                  ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                  ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                                                  ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                  ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                  ;
; INPUT_ACLR_A0                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_A1                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_A2                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                  ;
; INPUT_ACLR_B0                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_B1                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_B2                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                  ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                  ;
; INPUT_SOURCE_A1                       ; SCANA             ; Untyped                                                                  ;
; INPUT_SOURCE_A2                       ; SCANA             ; Untyped                                                                  ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                  ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                  ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                  ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                  ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                  ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                  ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                  ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                  ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                  ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                  ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                  ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                  ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                  ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                  ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                  ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                                                  ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                  ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                  ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                  ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                                                  ;
; MULTIPLIER_ACLR1                      ; ACLR0             ; Untyped                                                                  ;
; MULTIPLIER_ACLR2                      ; ACLR0             ; Untyped                                                                  ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                  ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                  ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                  ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                  ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                  ;
; NUMBER_OF_MULTIPLIERS                 ; 3                 ; Signed Integer                                                           ;
; OUTPUT_ACLR                           ; ACLR0             ; Untyped                                                                  ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                                                  ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                  ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                  ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                  ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                  ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                  ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                  ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                  ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                  ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                  ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                  ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                  ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                  ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                                                  ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                  ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                  ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                  ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                  ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                  ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                  ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                  ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                                                  ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                                                  ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                                                  ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                                                  ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                  ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                  ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                  ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                  ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                  ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                  ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                  ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                  ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                  ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                  ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                  ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                  ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                  ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                  ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                  ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                  ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                  ;
; SIGNED_ACLR_A                         ; ACLR0             ; Untyped                                                                  ;
; SIGNED_ACLR_B                         ; ACLR0             ; Untyped                                                                  ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                                                  ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                                                  ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                  ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                  ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                                                  ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                                                  ;
; WIDTH_A                               ; 8                 ; Signed Integer                                                           ;
; WIDTH_B                               ; 8                 ; Signed Integer                                                           ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                  ;
; WIDTH_RESULT                          ; 18                ; Signed Integer                                                           ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                  ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                  ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                  ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                  ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                  ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                  ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                  ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                  ;
; CBXI_PARAMETER                        ; mult_add_si74     ; Untyped                                                                  ;
; DEVICE_FAMILY                         ; Cyclone IV E      ; Untyped                                                                  ;
; WIDTH_C                               ; 22                ; Untyped                                                                  ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                                                  ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                                                  ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                                                  ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                                                  ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                                                  ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                                                  ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                                                  ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                                                  ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                                                  ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                                                  ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                                                  ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                                                  ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                                                  ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                                                  ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                                                  ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                                                  ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                                                  ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                                                  ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                                                  ;
; COEF0_0                               ; 0                 ; Untyped                                                                  ;
; COEF0_1                               ; 0                 ; Untyped                                                                  ;
; COEF0_2                               ; 0                 ; Untyped                                                                  ;
; COEF0_3                               ; 0                 ; Untyped                                                                  ;
; COEF0_4                               ; 0                 ; Untyped                                                                  ;
; COEF0_5                               ; 0                 ; Untyped                                                                  ;
; COEF0_6                               ; 0                 ; Untyped                                                                  ;
; COEF0_7                               ; 0                 ; Untyped                                                                  ;
; COEF1_0                               ; 0                 ; Untyped                                                                  ;
; COEF1_1                               ; 0                 ; Untyped                                                                  ;
; COEF1_2                               ; 0                 ; Untyped                                                                  ;
; COEF1_3                               ; 0                 ; Untyped                                                                  ;
; COEF1_4                               ; 0                 ; Untyped                                                                  ;
; COEF1_5                               ; 0                 ; Untyped                                                                  ;
; COEF1_6                               ; 0                 ; Untyped                                                                  ;
; COEF1_7                               ; 0                 ; Untyped                                                                  ;
; COEF2_0                               ; 0                 ; Untyped                                                                  ;
; COEF2_1                               ; 0                 ; Untyped                                                                  ;
; COEF2_2                               ; 0                 ; Untyped                                                                  ;
; COEF2_3                               ; 0                 ; Untyped                                                                  ;
; COEF2_4                               ; 0                 ; Untyped                                                                  ;
; COEF2_5                               ; 0                 ; Untyped                                                                  ;
; COEF2_6                               ; 0                 ; Untyped                                                                  ;
; COEF2_7                               ; 0                 ; Untyped                                                                  ;
; COEF3_0                               ; 0                 ; Untyped                                                                  ;
; COEF3_1                               ; 0                 ; Untyped                                                                  ;
; COEF3_2                               ; 0                 ; Untyped                                                                  ;
; COEF3_3                               ; 0                 ; Untyped                                                                  ;
; COEF3_4                               ; 0                 ; Untyped                                                                  ;
; COEF3_5                               ; 0                 ; Untyped                                                                  ;
; COEF3_6                               ; 0                 ; Untyped                                                                  ;
; COEF3_7                               ; 0                 ; Untyped                                                                  ;
; WIDTH_COEF                            ; 18                ; Untyped                                                                  ;
+---------------------------------------+-------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+--------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                     ;
+---------------------------------------+-------------------+--------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                           ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                  ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                  ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                  ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                  ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                  ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                  ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                  ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                  ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR0             ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                  ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                  ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                                                  ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                  ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                  ;
; INPUT_ACLR_A0                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_A1                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_A2                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                  ;
; INPUT_ACLR_B0                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_B1                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_B2                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                  ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                  ;
; INPUT_SOURCE_A1                       ; SCANA             ; Untyped                                                                  ;
; INPUT_SOURCE_A2                       ; SCANA             ; Untyped                                                                  ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                  ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                  ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                  ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                  ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                  ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                  ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                  ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                  ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                  ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                  ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                  ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                  ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                  ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                  ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                  ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                                                  ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                  ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                  ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                  ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                                                  ;
; MULTIPLIER_ACLR1                      ; ACLR0             ; Untyped                                                                  ;
; MULTIPLIER_ACLR2                      ; ACLR0             ; Untyped                                                                  ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                  ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                  ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                  ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                  ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                  ;
; NUMBER_OF_MULTIPLIERS                 ; 3                 ; Signed Integer                                                           ;
; OUTPUT_ACLR                           ; ACLR0             ; Untyped                                                                  ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                                                  ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                  ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                  ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                  ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                  ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                  ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                  ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                  ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                  ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                  ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                  ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                  ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                  ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                                                  ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                  ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                  ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                  ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                  ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                  ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                  ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                  ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                                                  ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                                                  ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                                                  ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                                                  ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                  ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                  ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                  ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                  ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                  ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                  ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                  ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                  ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                  ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                  ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                  ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                  ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                  ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                  ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                  ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                  ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                  ;
; SIGNED_ACLR_A                         ; ACLR0             ; Untyped                                                                  ;
; SIGNED_ACLR_B                         ; ACLR0             ; Untyped                                                                  ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                                                  ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                                                  ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                  ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                  ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                                                  ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                                                  ;
; WIDTH_A                               ; 8                 ; Signed Integer                                                           ;
; WIDTH_B                               ; 8                 ; Signed Integer                                                           ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                  ;
; WIDTH_RESULT                          ; 18                ; Signed Integer                                                           ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                  ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                  ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                  ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                  ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                  ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                  ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                  ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                  ;
; CBXI_PARAMETER                        ; mult_add_si74     ; Untyped                                                                  ;
; DEVICE_FAMILY                         ; Cyclone IV E      ; Untyped                                                                  ;
; WIDTH_C                               ; 22                ; Untyped                                                                  ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                                                  ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                                                  ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                                                  ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                                                  ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                                                  ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                                                  ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                                                  ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                                                  ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                                                  ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                                                  ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                                                  ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                                                  ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                                                  ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                                                  ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                                                  ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                                                  ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                                                  ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                                                  ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                                                  ;
; COEF0_0                               ; 0                 ; Untyped                                                                  ;
; COEF0_1                               ; 0                 ; Untyped                                                                  ;
; COEF0_2                               ; 0                 ; Untyped                                                                  ;
; COEF0_3                               ; 0                 ; Untyped                                                                  ;
; COEF0_4                               ; 0                 ; Untyped                                                                  ;
; COEF0_5                               ; 0                 ; Untyped                                                                  ;
; COEF0_6                               ; 0                 ; Untyped                                                                  ;
; COEF0_7                               ; 0                 ; Untyped                                                                  ;
; COEF1_0                               ; 0                 ; Untyped                                                                  ;
; COEF1_1                               ; 0                 ; Untyped                                                                  ;
; COEF1_2                               ; 0                 ; Untyped                                                                  ;
; COEF1_3                               ; 0                 ; Untyped                                                                  ;
; COEF1_4                               ; 0                 ; Untyped                                                                  ;
; COEF1_5                               ; 0                 ; Untyped                                                                  ;
; COEF1_6                               ; 0                 ; Untyped                                                                  ;
; COEF1_7                               ; 0                 ; Untyped                                                                  ;
; COEF2_0                               ; 0                 ; Untyped                                                                  ;
; COEF2_1                               ; 0                 ; Untyped                                                                  ;
; COEF2_2                               ; 0                 ; Untyped                                                                  ;
; COEF2_3                               ; 0                 ; Untyped                                                                  ;
; COEF2_4                               ; 0                 ; Untyped                                                                  ;
; COEF2_5                               ; 0                 ; Untyped                                                                  ;
; COEF2_6                               ; 0                 ; Untyped                                                                  ;
; COEF2_7                               ; 0                 ; Untyped                                                                  ;
; COEF3_0                               ; 0                 ; Untyped                                                                  ;
; COEF3_1                               ; 0                 ; Untyped                                                                  ;
; COEF3_2                               ; 0                 ; Untyped                                                                  ;
; COEF3_3                               ; 0                 ; Untyped                                                                  ;
; COEF3_4                               ; 0                 ; Untyped                                                                  ;
; COEF3_5                               ; 0                 ; Untyped                                                                  ;
; COEF3_6                               ; 0                 ; Untyped                                                                  ;
; COEF3_7                               ; 0                 ; Untyped                                                                  ;
; WIDTH_COEF                            ; 18                ; Untyped                                                                  ;
+---------------------------------------+-------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+--------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                     ;
+---------------------------------------+-------------------+--------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                           ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                  ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                  ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                  ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                  ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                  ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                  ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                  ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                  ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR0             ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                  ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                  ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                                                  ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                  ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                  ;
; INPUT_ACLR_A0                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_A1                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_A2                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                  ;
; INPUT_ACLR_B0                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_B1                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_B2                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                  ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                  ;
; INPUT_SOURCE_A1                       ; SCANA             ; Untyped                                                                  ;
; INPUT_SOURCE_A2                       ; SCANA             ; Untyped                                                                  ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                  ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                  ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                  ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                  ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                  ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                  ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                  ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                  ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                  ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                  ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                  ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                  ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                  ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                  ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                  ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                                                  ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                  ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                  ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                  ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                                                  ;
; MULTIPLIER_ACLR1                      ; ACLR0             ; Untyped                                                                  ;
; MULTIPLIER_ACLR2                      ; ACLR0             ; Untyped                                                                  ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                  ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                  ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                  ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                  ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                  ;
; NUMBER_OF_MULTIPLIERS                 ; 3                 ; Signed Integer                                                           ;
; OUTPUT_ACLR                           ; ACLR0             ; Untyped                                                                  ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                                                  ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                  ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                  ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                  ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                  ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                  ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                  ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                  ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                  ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                  ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                  ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                  ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                  ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                                                  ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                  ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                  ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                  ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                  ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                  ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                  ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                  ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                                                  ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                                                  ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                                                  ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                                                  ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                  ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                  ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                  ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                  ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                  ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                  ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                  ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                  ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                  ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                  ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                  ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                  ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                  ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                  ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                  ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                  ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                  ;
; SIGNED_ACLR_A                         ; ACLR0             ; Untyped                                                                  ;
; SIGNED_ACLR_B                         ; ACLR0             ; Untyped                                                                  ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                                                  ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                                                  ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                  ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                  ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                                                  ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                                                  ;
; WIDTH_A                               ; 8                 ; Signed Integer                                                           ;
; WIDTH_B                               ; 8                 ; Signed Integer                                                           ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                  ;
; WIDTH_RESULT                          ; 18                ; Signed Integer                                                           ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                  ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                  ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                  ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                  ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                  ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                  ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                  ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                  ;
; CBXI_PARAMETER                        ; mult_add_si74     ; Untyped                                                                  ;
; DEVICE_FAMILY                         ; Cyclone IV E      ; Untyped                                                                  ;
; WIDTH_C                               ; 22                ; Untyped                                                                  ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                                                  ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                                                  ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                                                  ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                                                  ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                                                  ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                                                  ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                                                  ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                                                  ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                                                  ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                                                  ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                                                  ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                                                  ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                                                  ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                                                  ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                                                  ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                                                  ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                                                  ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                                                  ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                                                  ;
; COEF0_0                               ; 0                 ; Untyped                                                                  ;
; COEF0_1                               ; 0                 ; Untyped                                                                  ;
; COEF0_2                               ; 0                 ; Untyped                                                                  ;
; COEF0_3                               ; 0                 ; Untyped                                                                  ;
; COEF0_4                               ; 0                 ; Untyped                                                                  ;
; COEF0_5                               ; 0                 ; Untyped                                                                  ;
; COEF0_6                               ; 0                 ; Untyped                                                                  ;
; COEF0_7                               ; 0                 ; Untyped                                                                  ;
; COEF1_0                               ; 0                 ; Untyped                                                                  ;
; COEF1_1                               ; 0                 ; Untyped                                                                  ;
; COEF1_2                               ; 0                 ; Untyped                                                                  ;
; COEF1_3                               ; 0                 ; Untyped                                                                  ;
; COEF1_4                               ; 0                 ; Untyped                                                                  ;
; COEF1_5                               ; 0                 ; Untyped                                                                  ;
; COEF1_6                               ; 0                 ; Untyped                                                                  ;
; COEF1_7                               ; 0                 ; Untyped                                                                  ;
; COEF2_0                               ; 0                 ; Untyped                                                                  ;
; COEF2_1                               ; 0                 ; Untyped                                                                  ;
; COEF2_2                               ; 0                 ; Untyped                                                                  ;
; COEF2_3                               ; 0                 ; Untyped                                                                  ;
; COEF2_4                               ; 0                 ; Untyped                                                                  ;
; COEF2_5                               ; 0                 ; Untyped                                                                  ;
; COEF2_6                               ; 0                 ; Untyped                                                                  ;
; COEF2_7                               ; 0                 ; Untyped                                                                  ;
; COEF3_0                               ; 0                 ; Untyped                                                                  ;
; COEF3_1                               ; 0                 ; Untyped                                                                  ;
; COEF3_2                               ; 0                 ; Untyped                                                                  ;
; COEF3_3                               ; 0                 ; Untyped                                                                  ;
; COEF3_4                               ; 0                 ; Untyped                                                                  ;
; COEF3_5                               ; 0                 ; Untyped                                                                  ;
; COEF3_6                               ; 0                 ; Untyped                                                                  ;
; COEF3_7                               ; 0                 ; Untyped                                                                  ;
; WIDTH_COEF                            ; 18                ; Untyped                                                                  ;
+---------------------------------------+-------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+--------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                     ;
+---------------------------------------+-------------------+--------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                           ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                  ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                  ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                  ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                  ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                  ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                  ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                  ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                  ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR0             ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                  ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                  ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                                                  ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                  ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                  ;
; INPUT_ACLR_A0                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_A1                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_A2                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                  ;
; INPUT_ACLR_B0                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_B1                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_B2                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                  ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                  ;
; INPUT_SOURCE_A1                       ; SCANA             ; Untyped                                                                  ;
; INPUT_SOURCE_A2                       ; SCANA             ; Untyped                                                                  ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                  ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                  ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                  ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                  ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                  ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                  ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                  ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                  ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                  ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                  ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                  ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                  ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                  ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                  ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                  ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                                                  ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                  ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                  ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                  ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                                                  ;
; MULTIPLIER_ACLR1                      ; ACLR0             ; Untyped                                                                  ;
; MULTIPLIER_ACLR2                      ; ACLR0             ; Untyped                                                                  ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                  ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                  ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                  ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                  ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                  ;
; NUMBER_OF_MULTIPLIERS                 ; 3                 ; Signed Integer                                                           ;
; OUTPUT_ACLR                           ; ACLR0             ; Untyped                                                                  ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                                                  ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                  ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                  ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                  ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                  ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                  ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                  ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                  ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                  ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                  ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                  ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                  ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                  ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                                                  ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                  ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                  ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                  ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                  ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                  ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                  ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                  ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                                                  ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                                                  ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                                                  ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                                                  ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                  ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                  ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                  ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                  ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                  ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                  ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                  ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                  ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                  ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                  ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                  ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                  ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                  ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                  ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                  ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                  ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                  ;
; SIGNED_ACLR_A                         ; ACLR0             ; Untyped                                                                  ;
; SIGNED_ACLR_B                         ; ACLR0             ; Untyped                                                                  ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                                                  ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                                                  ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                  ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                  ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                                                  ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                                                  ;
; WIDTH_A                               ; 8                 ; Signed Integer                                                           ;
; WIDTH_B                               ; 8                 ; Signed Integer                                                           ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                  ;
; WIDTH_RESULT                          ; 18                ; Signed Integer                                                           ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                  ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                  ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                  ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                  ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                  ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                  ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                  ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                  ;
; CBXI_PARAMETER                        ; mult_add_si74     ; Untyped                                                                  ;
; DEVICE_FAMILY                         ; Cyclone IV E      ; Untyped                                                                  ;
; WIDTH_C                               ; 22                ; Untyped                                                                  ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                                                  ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                                                  ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                                                  ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                                                  ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                                                  ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                                                  ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                                                  ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                                                  ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                                                  ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                                                  ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                                                  ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                                                  ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                                                  ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                                                  ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                                                  ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                                                  ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                                                  ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                                                  ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                                                  ;
; COEF0_0                               ; 0                 ; Untyped                                                                  ;
; COEF0_1                               ; 0                 ; Untyped                                                                  ;
; COEF0_2                               ; 0                 ; Untyped                                                                  ;
; COEF0_3                               ; 0                 ; Untyped                                                                  ;
; COEF0_4                               ; 0                 ; Untyped                                                                  ;
; COEF0_5                               ; 0                 ; Untyped                                                                  ;
; COEF0_6                               ; 0                 ; Untyped                                                                  ;
; COEF0_7                               ; 0                 ; Untyped                                                                  ;
; COEF1_0                               ; 0                 ; Untyped                                                                  ;
; COEF1_1                               ; 0                 ; Untyped                                                                  ;
; COEF1_2                               ; 0                 ; Untyped                                                                  ;
; COEF1_3                               ; 0                 ; Untyped                                                                  ;
; COEF1_4                               ; 0                 ; Untyped                                                                  ;
; COEF1_5                               ; 0                 ; Untyped                                                                  ;
; COEF1_6                               ; 0                 ; Untyped                                                                  ;
; COEF1_7                               ; 0                 ; Untyped                                                                  ;
; COEF2_0                               ; 0                 ; Untyped                                                                  ;
; COEF2_1                               ; 0                 ; Untyped                                                                  ;
; COEF2_2                               ; 0                 ; Untyped                                                                  ;
; COEF2_3                               ; 0                 ; Untyped                                                                  ;
; COEF2_4                               ; 0                 ; Untyped                                                                  ;
; COEF2_5                               ; 0                 ; Untyped                                                                  ;
; COEF2_6                               ; 0                 ; Untyped                                                                  ;
; COEF2_7                               ; 0                 ; Untyped                                                                  ;
; COEF3_0                               ; 0                 ; Untyped                                                                  ;
; COEF3_1                               ; 0                 ; Untyped                                                                  ;
; COEF3_2                               ; 0                 ; Untyped                                                                  ;
; COEF3_3                               ; 0                 ; Untyped                                                                  ;
; COEF3_4                               ; 0                 ; Untyped                                                                  ;
; COEF3_5                               ; 0                 ; Untyped                                                                  ;
; COEF3_6                               ; 0                 ; Untyped                                                                  ;
; COEF3_7                               ; 0                 ; Untyped                                                                  ;
; WIDTH_COEF                            ; 18                ; Untyped                                                                  ;
+---------------------------------------+-------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+--------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                     ;
+---------------------------------------+-------------------+--------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                           ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                  ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                  ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                  ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                  ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                  ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                  ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                  ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                  ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR0             ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                  ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                  ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                                                  ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                  ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                  ;
; INPUT_ACLR_A0                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_A1                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_A2                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                  ;
; INPUT_ACLR_B0                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_B1                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_B2                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                  ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                  ;
; INPUT_SOURCE_A1                       ; SCANA             ; Untyped                                                                  ;
; INPUT_SOURCE_A2                       ; SCANA             ; Untyped                                                                  ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                  ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                  ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                  ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                  ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                  ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                  ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                  ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                  ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                  ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                  ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                  ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                  ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                  ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                  ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                  ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                                                  ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                  ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                  ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                  ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                                                  ;
; MULTIPLIER_ACLR1                      ; ACLR0             ; Untyped                                                                  ;
; MULTIPLIER_ACLR2                      ; ACLR0             ; Untyped                                                                  ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                  ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                  ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                  ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                  ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                  ;
; NUMBER_OF_MULTIPLIERS                 ; 3                 ; Signed Integer                                                           ;
; OUTPUT_ACLR                           ; ACLR0             ; Untyped                                                                  ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                                                  ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                  ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                  ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                  ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                  ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                  ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                  ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                  ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                  ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                  ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                  ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                  ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                  ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                                                  ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                  ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                  ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                  ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                  ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                  ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                  ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                  ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                                                  ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                                                  ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                                                  ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                                                  ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                  ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                  ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                  ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                  ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                  ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                  ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                  ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                  ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                  ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                  ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                  ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                  ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                  ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                  ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                  ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                  ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                  ;
; SIGNED_ACLR_A                         ; ACLR0             ; Untyped                                                                  ;
; SIGNED_ACLR_B                         ; ACLR0             ; Untyped                                                                  ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                                                  ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                                                  ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                  ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                  ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                                                  ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                                                  ;
; WIDTH_A                               ; 8                 ; Signed Integer                                                           ;
; WIDTH_B                               ; 8                 ; Signed Integer                                                           ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                  ;
; WIDTH_RESULT                          ; 18                ; Signed Integer                                                           ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                  ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                  ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                  ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                  ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                  ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                  ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                  ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                  ;
; CBXI_PARAMETER                        ; mult_add_si74     ; Untyped                                                                  ;
; DEVICE_FAMILY                         ; Cyclone IV E      ; Untyped                                                                  ;
; WIDTH_C                               ; 22                ; Untyped                                                                  ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                                                  ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                                                  ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                                                  ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                                                  ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                                                  ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                                                  ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                                                  ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                                                  ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                                                  ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                                                  ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                                                  ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                                                  ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                                                  ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                                                  ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                                                  ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                                                  ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                                                  ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                                                  ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                                                  ;
; COEF0_0                               ; 0                 ; Untyped                                                                  ;
; COEF0_1                               ; 0                 ; Untyped                                                                  ;
; COEF0_2                               ; 0                 ; Untyped                                                                  ;
; COEF0_3                               ; 0                 ; Untyped                                                                  ;
; COEF0_4                               ; 0                 ; Untyped                                                                  ;
; COEF0_5                               ; 0                 ; Untyped                                                                  ;
; COEF0_6                               ; 0                 ; Untyped                                                                  ;
; COEF0_7                               ; 0                 ; Untyped                                                                  ;
; COEF1_0                               ; 0                 ; Untyped                                                                  ;
; COEF1_1                               ; 0                 ; Untyped                                                                  ;
; COEF1_2                               ; 0                 ; Untyped                                                                  ;
; COEF1_3                               ; 0                 ; Untyped                                                                  ;
; COEF1_4                               ; 0                 ; Untyped                                                                  ;
; COEF1_5                               ; 0                 ; Untyped                                                                  ;
; COEF1_6                               ; 0                 ; Untyped                                                                  ;
; COEF1_7                               ; 0                 ; Untyped                                                                  ;
; COEF2_0                               ; 0                 ; Untyped                                                                  ;
; COEF2_1                               ; 0                 ; Untyped                                                                  ;
; COEF2_2                               ; 0                 ; Untyped                                                                  ;
; COEF2_3                               ; 0                 ; Untyped                                                                  ;
; COEF2_4                               ; 0                 ; Untyped                                                                  ;
; COEF2_5                               ; 0                 ; Untyped                                                                  ;
; COEF2_6                               ; 0                 ; Untyped                                                                  ;
; COEF2_7                               ; 0                 ; Untyped                                                                  ;
; COEF3_0                               ; 0                 ; Untyped                                                                  ;
; COEF3_1                               ; 0                 ; Untyped                                                                  ;
; COEF3_2                               ; 0                 ; Untyped                                                                  ;
; COEF3_3                               ; 0                 ; Untyped                                                                  ;
; COEF3_4                               ; 0                 ; Untyped                                                                  ;
; COEF3_5                               ; 0                 ; Untyped                                                                  ;
; COEF3_6                               ; 0                 ; Untyped                                                                  ;
; COEF3_7                               ; 0                 ; Untyped                                                                  ;
; WIDTH_COEF                            ; 18                ; Untyped                                                                  ;
+---------------------------------------+-------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+--------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                     ;
+---------------------------------------+-------------------+--------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                           ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                  ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                  ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                  ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                  ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                  ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                  ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                  ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                  ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR0             ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                                                  ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                  ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                  ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                  ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                  ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                                                  ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                  ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                  ;
; INPUT_ACLR_A0                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_A1                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_A2                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                  ;
; INPUT_ACLR_B0                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_B1                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_B2                         ; ACLR0             ; Untyped                                                                  ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                  ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                  ;
; INPUT_SOURCE_A1                       ; SCANA             ; Untyped                                                                  ;
; INPUT_SOURCE_A2                       ; SCANA             ; Untyped                                                                  ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                  ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                  ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                  ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                  ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                  ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                  ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                  ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                  ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                  ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                  ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                  ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                  ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                  ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                  ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                  ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                                                  ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                  ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                  ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                  ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                                                  ;
; MULTIPLIER_ACLR1                      ; ACLR0             ; Untyped                                                                  ;
; MULTIPLIER_ACLR2                      ; ACLR0             ; Untyped                                                                  ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                  ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                  ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                  ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                  ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                  ;
; NUMBER_OF_MULTIPLIERS                 ; 3                 ; Signed Integer                                                           ;
; OUTPUT_ACLR                           ; ACLR0             ; Untyped                                                                  ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                                                  ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                  ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                  ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                  ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                  ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                  ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                  ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                  ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                  ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                  ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                  ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                  ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                  ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                                                  ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                  ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                  ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                  ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                  ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                  ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                  ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                  ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                                                  ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                                                  ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                                                  ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                                                  ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                  ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                  ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                  ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                  ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                  ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                  ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                  ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                  ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                  ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                  ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                  ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                  ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                  ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                  ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                  ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                  ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                  ;
; SIGNED_ACLR_A                         ; ACLR0             ; Untyped                                                                  ;
; SIGNED_ACLR_B                         ; ACLR0             ; Untyped                                                                  ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                                                  ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                                                  ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                  ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                  ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                                                  ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                                                  ;
; WIDTH_A                               ; 8                 ; Signed Integer                                                           ;
; WIDTH_B                               ; 8                 ; Signed Integer                                                           ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                  ;
; WIDTH_RESULT                          ; 18                ; Signed Integer                                                           ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                  ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                  ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                  ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                  ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                  ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                  ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                  ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                  ;
; CBXI_PARAMETER                        ; mult_add_si74     ; Untyped                                                                  ;
; DEVICE_FAMILY                         ; Cyclone IV E      ; Untyped                                                                  ;
; WIDTH_C                               ; 22                ; Untyped                                                                  ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                                                  ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                                                  ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                                                  ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                                                  ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                                                  ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                                                  ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                                                  ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                                                  ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                                                  ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                                                  ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                                                  ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                                                  ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                                                  ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                                                  ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                                                  ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                                                  ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                                                  ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                                                  ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                                                  ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                                                  ;
; COEF0_0                               ; 0                 ; Untyped                                                                  ;
; COEF0_1                               ; 0                 ; Untyped                                                                  ;
; COEF0_2                               ; 0                 ; Untyped                                                                  ;
; COEF0_3                               ; 0                 ; Untyped                                                                  ;
; COEF0_4                               ; 0                 ; Untyped                                                                  ;
; COEF0_5                               ; 0                 ; Untyped                                                                  ;
; COEF0_6                               ; 0                 ; Untyped                                                                  ;
; COEF0_7                               ; 0                 ; Untyped                                                                  ;
; COEF1_0                               ; 0                 ; Untyped                                                                  ;
; COEF1_1                               ; 0                 ; Untyped                                                                  ;
; COEF1_2                               ; 0                 ; Untyped                                                                  ;
; COEF1_3                               ; 0                 ; Untyped                                                                  ;
; COEF1_4                               ; 0                 ; Untyped                                                                  ;
; COEF1_5                               ; 0                 ; Untyped                                                                  ;
; COEF1_6                               ; 0                 ; Untyped                                                                  ;
; COEF1_7                               ; 0                 ; Untyped                                                                  ;
; COEF2_0                               ; 0                 ; Untyped                                                                  ;
; COEF2_1                               ; 0                 ; Untyped                                                                  ;
; COEF2_2                               ; 0                 ; Untyped                                                                  ;
; COEF2_3                               ; 0                 ; Untyped                                                                  ;
; COEF2_4                               ; 0                 ; Untyped                                                                  ;
; COEF2_5                               ; 0                 ; Untyped                                                                  ;
; COEF2_6                               ; 0                 ; Untyped                                                                  ;
; COEF2_7                               ; 0                 ; Untyped                                                                  ;
; COEF3_0                               ; 0                 ; Untyped                                                                  ;
; COEF3_1                               ; 0                 ; Untyped                                                                  ;
; COEF3_2                               ; 0                 ; Untyped                                                                  ;
; COEF3_3                               ; 0                 ; Untyped                                                                  ;
; COEF3_4                               ; 0                 ; Untyped                                                                  ;
; COEF3_5                               ; 0                 ; Untyped                                                                  ;
; COEF3_6                               ; 0                 ; Untyped                                                                  ;
; COEF3_7                               ; 0                 ; Untyped                                                                  ;
; WIDTH_COEF                            ; 18                ; Untyped                                                                  ;
+---------------------------------------+-------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component ;
+------------------------+--------------+------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                           ;
+------------------------+--------------+------------------------------------------------------------------------------------------------+
; width                  ; 18           ; Signed Integer                                                                                 ;
; size                   ; 3            ; Signed Integer                                                                                 ;
; WIDTHR                 ; 20           ; Signed Integer                                                                                 ;
; SHIFT                  ; 0            ; Signed Integer                                                                                 ;
; REPRESENTATION         ; SIGNED       ; Untyped                                                                                        ;
; PIPELINE               ; 2            ; Signed Integer                                                                                 ;
; MSW_SUBTRACT           ; NO           ; Untyped                                                                                        ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                        ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                        ;
; CBXI_PARAMETER         ; par_add_o9f  ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                 ;
+------------------------+--------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component ;
+------------------------+--------------+------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                           ;
+------------------------+--------------+------------------------------------------------------------------------------------------------+
; width                  ; 18           ; Signed Integer                                                                                 ;
; size                   ; 3            ; Signed Integer                                                                                 ;
; WIDTHR                 ; 20           ; Signed Integer                                                                                 ;
; SHIFT                  ; 0            ; Signed Integer                                                                                 ;
; REPRESENTATION         ; SIGNED       ; Untyped                                                                                        ;
; PIPELINE               ; 2            ; Signed Integer                                                                                 ;
; MSW_SUBTRACT           ; NO           ; Untyped                                                                                        ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                        ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                        ;
; CBXI_PARAMETER         ; par_add_o9f  ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                 ;
+------------------------+--------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                        ;
; Q_PORT_WIDTH   ; 16    ; Signed Integer                                                                                        ;
; R_PORT_WIDTH   ; 17    ; Signed Integer                                                                                        ;
; PIPELINE       ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+----------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                         ;
+------------------------------------------------+--------------+----------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                               ;
; LPM_WIDTHA                                     ; 20           ; Untyped                                      ;
; LPM_WIDTHB                                     ; 20           ; Untyped                                      ;
; LPM_WIDTHP                                     ; 40           ; Untyped                                      ;
; LPM_WIDTHR                                     ; 40           ; Untyped                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                      ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                      ;
; LATENCY                                        ; 0            ; Untyped                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                      ;
; CBXI_PARAMETER                                 ; mult_rct     ; Untyped                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                      ;
+------------------------------------------------+--------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                         ;
+------------------------------------------------+--------------+----------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                               ;
; LPM_WIDTHA                                     ; 20           ; Untyped                                      ;
; LPM_WIDTHB                                     ; 20           ; Untyped                                      ;
; LPM_WIDTHP                                     ; 40           ; Untyped                                      ;
; LPM_WIDTHR                                     ; 40           ; Untyped                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                      ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                      ;
; LATENCY                                        ; 0            ; Untyped                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                      ;
; CBXI_PARAMETER                                 ; mult_rct     ; Untyped                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                      ;
+------------------------------------------------+--------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                              ;
+---------------------------------------------------+-----------------------+---------+----------------------------------+
; File                                              ; Location              ; Library ; Checksum                         ;
+---------------------------------------------------+-----------------------+---------+----------------------------------+
; libraries/megafunctions/a_fefifo.inc              ; Quartus Prime Install ; work    ; 05a44f50e786a1d286adceb227096b9f ;
; libraries/megafunctions/a_gray2bin.inc            ; Quartus Prime Install ; work    ; 7e4b761bbeb1a382a47a02f89c03e13e ;
; libraries/megafunctions/a_graycounter.inc         ; Quartus Prime Install ; work    ; c8eabdd6f8e7d384595a15fec5005aa8 ;
; libraries/megafunctions/addcore.inc               ; Quartus Prime Install ; work    ; e15993f131a5367862d60283fbb5a133 ;
; libraries/megafunctions/aglobal170.inc            ; Quartus Prime Install ; work    ; 5e51ccbc7a52298c3a01f3b5bfb59350 ;
; libraries/megafunctions/alt_stratix_add_sub.inc   ; Quartus Prime Install ; work    ; 16df31198e4f1dce2b8df944fbafaefe ;
; libraries/megafunctions/alt_sync_fifo.inc         ; Quartus Prime Install ; work    ; a019bef5b10e73079dfab915daa2a6c4 ;
; libraries/megafunctions/altdpram.inc              ; Quartus Prime Install ; work    ; 229c034d72d6c571b2f9af0f2aa5d997 ;
; libraries/megafunctions/altmult_add.tdf           ; Quartus Prime Install ; work    ; 5e9318e1ed164eb36c19129b9f13f675 ;
; libraries/megafunctions/altpll.tdf                ; Quartus Prime Install ; work    ; 3151b9b43207735c46d9e3c3eaf12015 ;
; libraries/megafunctions/altshift.inc              ; Quartus Prime Install ; work    ; 5c767a29f11db3f131fc886ea42a52bd ;
; libraries/megafunctions/altshift_taps.tdf         ; Quartus Prime Install ; work    ; 97c0351683caef38f9dcf02fad0070e2 ;
; libraries/megafunctions/altsqrt.tdf               ; Quartus Prime Install ; work    ; 1df8cf9deaaec95fb198314d93fb478a ;
; libraries/megafunctions/altsyncram_fifo.inc       ; Quartus Prime Install ; work    ; 04b2b21790828d0d59a04a16f08af58b ;
; libraries/megafunctions/bypassff.inc              ; Quartus Prime Install ; work    ; 42d08f243d3471f724fd61ea21a0eb9f ;
; libraries/megafunctions/csa_add.inc               ; Quartus Prime Install ; work    ; 2817bc4fb6099031583cb64b99d6e64b ;
; libraries/megafunctions/cycloneii_pll.inc         ; Quartus Prime Install ; work    ; c2ee779f089b03bc181df753ea85b3ef ;
; libraries/megafunctions/dcfifo.tdf                ; Quartus Prime Install ; work    ; 5a0f48aeab43fca159e4358375fe7317 ;
; libraries/megafunctions/dffpipe.inc               ; Quartus Prime Install ; work    ; 5471cd80ee441dd293de0ca0963c9aa0 ;
; libraries/megafunctions/dffpipe.tdf               ; Quartus Prime Install ; work    ; 88fc4c89b1db90b8d9ff9f18890866d8 ;
; libraries/megafunctions/look_add.inc              ; Quartus Prime Install ; work    ; 9091c394592369a07bdf7fbf1ce9ced6 ;
; libraries/megafunctions/lpm_add_sub.inc           ; Quartus Prime Install ; work    ; 144a73b61081a2a03554ff5acc5e8842 ;
; libraries/megafunctions/lpm_add_sub.tdf           ; Quartus Prime Install ; work    ; d132946a9cd0fc57bc207a88b2fddc61 ;
; libraries/megafunctions/lpm_compare.inc           ; Quartus Prime Install ; work    ; bbd3e8c93afb7320934629e5fb011566 ;
; libraries/megafunctions/lpm_constant.inc          ; Quartus Prime Install ; work    ; 97ffb7e3fef9ce9fce4eff08455d5da5 ;
; libraries/megafunctions/lpm_counter.inc           ; Quartus Prime Install ; work    ; c5cfeeabc5f2ab60b3453f6abbc42b41 ;
; libraries/megafunctions/parallel_add.tdf          ; Quartus Prime Install ; work    ; 71b1751516cfea4ab599eef13c718d8b ;
; libraries/megafunctions/pcpa_add.inc              ; Quartus Prime Install ; work    ; eb0c5251d15e2fe3d52eb55f52c4102e ;
; libraries/megafunctions/stratix_mac_mult.inc      ; Quartus Prime Install ; work    ; 39994655f1ee00a1246f2c1a60bc98e4 ;
; libraries/megafunctions/stratix_mac_out.inc       ; Quartus Prime Install ; work    ; 9ac89b09d6c98d3e3709f29a56f74933 ;
; libraries/megafunctions/stratix_pll.inc           ; Quartus Prime Install ; work    ; a9a94c5b0e18105f7ae8c218a67ec9f7 ;
; libraries/megafunctions/stratixii_pll.inc         ; Quartus Prime Install ; work    ; 6797ab505ed700f1a221e4a213e106a6 ;
; db/a_gray2bin_6ib.tdf                             ; Project Directory     ; work    ; 6e95dd49304de55794fc8ef756ce4fba ;
; db/a_graycounter_1lc.tdf                          ; Project Directory     ; work    ; ee82f1482b64ffe1326c4ef020cb8859 ;
; db/a_graycounter_577.tdf                          ; Project Directory     ; work    ; 28f623e3b4231a92829614d09f041839 ;
; db/add_sub_8pc.tdf                                ; Project Directory     ; work    ; 536ca16fc5673a9f3da7776806624e0a ;
; db/add_sub_apc.tdf                                ; Project Directory     ; work    ; 77601e096f8a15e9592d4ee9a24fa53b ;
; db/add_sub_bpc.tdf                                ; Project Directory     ; work    ; e71a9232070112bec572c17a7a04403d ;
; db/add_sub_cpc.tdf                                ; Project Directory     ; work    ; 07005ec7159d327efa2e0e1a57597f62 ;
; db/add_sub_dpc.tdf                                ; Project Directory     ; work    ; e3d27bce51a47769b746c850fee0b251 ;
; db/add_sub_epc.tdf                                ; Project Directory     ; work    ; 0083f31a60843452359e42eb48b57b13 ;
; db/add_sub_fpc.tdf                                ; Project Directory     ; work    ; e78f4c0fa90e14b2dbc42a3dc2f63174 ;
; db/add_sub_nqc.tdf                                ; Project Directory     ; work    ; ed31b185ca1dd302fd804bf1e5245ca4 ;
; db/add_sub_oqc.tdf                                ; Project Directory     ; work    ; a847624f0beaec8b5951daf847ac108b ;
; db/add_sub_pqc.tdf                                ; Project Directory     ; work    ; e0573e5170f140975b7079d6ca7028ac ;
; db/add_sub_qqc.tdf                                ; Project Directory     ; work    ; 121efa68d28597a5af9cc99099d0f97f ;
; db/add_sub_rqc.tdf                                ; Project Directory     ; work    ; ec7c8f331fc0f744c49efc9f6a0606a2 ;
; db/add_sub_sqc.tdf                                ; Project Directory     ; work    ; ad13b01c5a17330b1ab6426ea8b2a6fd ;
; db/add_sub_tqc.tdf                                ; Project Directory     ; work    ; 435b682b67e316c627faeaf5a52fd806 ;
; db/add_sub_uqc.tdf                                ; Project Directory     ; work    ; 90035aa65dc2a02b5f18cf694ae29461 ;
; db/add_sub_vqc.tdf                                ; Project Directory     ; work    ; ca6216d2ba4379e57bd1858242ebbce9 ;
; db/alt_synch_pipe_d98.tdf                         ; Project Directory     ; work    ; d49bd0eeecda04fdef1f1f284d2e0217 ;
; db/alt_synch_pipe_ud8.tdf                         ; Project Directory     ; work    ; 0a1859b8f83d2d90a4898f9ac3406955 ;
; db/alt_synch_pipe_vd8.tdf                         ; Project Directory     ; work    ; 557cb681acb3e4278dd01be374b4e4fc ;
; db/altsyncram_8o81.tdf                            ; Project Directory     ; work    ; 62e5648bd5d2986630d64175263c99b0 ;
; db/altsyncram_gr81.tdf                            ; Project Directory     ; work    ; 5cfaa6f6ed3882e44fa4c8402cef8883 ;
; db/cmpr_7ic.tdf                                   ; Project Directory     ; work    ; 43ba27581dd99d583853cc951f54aaeb ;
; db/cmpr_b66.tdf                                   ; Project Directory     ; work    ; 3a0657b3c2f92f4f63011e38fe0ab8c1 ;
; db/cntr_auf.tdf                                   ; Project Directory     ; work    ; 99dea45085c015063773bfa7cfed589e ;
; db/dcfifo_4en1.tdf                                ; Project Directory     ; work    ; c18bdf6b0d9d8ccdfd1e6450b554d791 ;
; db/dcfifo_nen1.tdf                                ; Project Directory     ; work    ; 4e637ffbf8507848b1c4131caeac7dd4 ;
; db/ded_mult_oaa1.tdf                              ; Project Directory     ; work    ; 6912021e2f38ee645c6d57a2c7e1ce59 ;
; db/ded_mult_qe91.tdf                              ; Project Directory     ; work    ; 0f8e20f81dae1dd7357953c0aae48d83 ;
; db/dffpipe_b3c.tdf                                ; Project Directory     ; work    ; 29c17d64711e406761ffcce1225fc3d0 ;
; db/dffpipe_oe9.tdf                                ; Project Directory     ; work    ; b0c5ba3171e09a31eb3901290c0e56ed ;
; db/dffpipe_pe9.tdf                                ; Project Directory     ; work    ; 40167fefd4fba5730c969d9b02fa9ec7 ;
; db/dffpipe_qe9.tdf                                ; Project Directory     ; work    ; 9fd81b4739ec41930c46a01dd899db23 ;
; db/mult_add_si74.tdf                              ; Project Directory     ; work    ; b2efdbe93c05fd98228d07fa63a6cba3 ;
; db/mux_j28.tdf                                    ; Project Directory     ; work    ; f1f8972de026cc42fe8f59bacfde9da5 ;
; db/par_add_o9f.tdf                                ; Project Directory     ; work    ; 49d1604bd84a5ed4e1e53d094f458bbb ;
; db/sdram_pll_altpll.v                             ; Project Directory     ; work    ; dd1471ad1b1b422a6805fdea129f97d2 ;
; db/shift_taps_7mn.tdf                             ; Project Directory     ; work    ; 69d961c75df0ea7200adfec1bde578ca ;
; sdram_pll.v                                       ; Project Directory     ; work    ; 54f1bca886e70b0c0d0b4d83b85db466 ;
; ../src/cmos_i2c_ov7670/CMOS_Capture.v             ; Project Directory     ; work    ; ad862c5dbee95ac5f6f706f44dd12a0e ;
; ../src/cmos_i2c_ov7670/I2C_AV_Config.v            ; Project Directory     ; work    ; 8a7e5a0371b64956f710888a52f847f2 ;
; ../src/cmos_i2c_ov7670/I2C_Controller.v           ; Project Directory     ; work    ; d37e5944fd6f417d5dc054f37df78565 ;
; ../src/cmos_i2c_ov7670/I2C_OV7670_RGB565_Config.v ; Project Directory     ; work    ; 8bf6b6021cabf656a31e0b24c36b9ae8 ;
; ../src/sdram_ov7670_vga.v                         ; Project Directory     ; work    ; 6d1e9a52f66636902f7e5fb425f27ae5 ;
; ../src/sdram_vga_ip/lcd_ip/lcd_driver.v           ; Project Directory     ; work    ; ec67c21dc793075eca3faa612d90b65b ;
; ../src/sdram_vga_ip/lcd_ip/lcd_para.v             ; Project Directory     ; work    ; a54958cb31efc3e7f11d465eeddced4c ;
; ../src/sdram_vga_ip/lcd_ip/lcd_top.v              ; Project Directory     ; work    ; 669208ef27dc7b394734f162dd50a027 ;
; ../src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v        ; Project Directory     ; work    ; 53c0ecd6db1182493afb1a4682c23f57 ;
; ../src/sdram_vga_ip/sdram_ip/rdfifo.v             ; Project Directory     ; work    ; 3c43dd4970f31f769e9a622711bcbf10 ;
; ../src/sdram_vga_ip/sdram_ip/sdbank_switch.v      ; Project Directory     ; work    ; cdf4521fe85542d87c482630b26ccd3c ;
; ../src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v    ; Project Directory     ; work    ; 8243f5604d82003fbf0c532184a65917 ;
; ../src/sdram_vga_ip/sdram_ip/sdram_cmd.v          ; Project Directory     ; work    ; 999e0771046d83500ab02847169620a2 ;
; ../src/sdram_vga_ip/sdram_ip/sdram_ctrl.v         ; Project Directory     ; work    ; aa2190ee8df65fbcd2a645bee437b051 ;
; ../src/sdram_vga_ip/sdram_ip/sdram_para.v         ; Project Directory     ; work    ; 2f0802488118417d575628e779a627cb ;
; ../src/sdram_vga_ip/sdram_ip/sdram_top.v          ; Project Directory     ; work    ; a853c58861c2aedc5385764ecdfc68c6 ;
; ../src/sdram_vga_ip/sdram_ip/sdram_wr_data.v      ; Project Directory     ; work    ; 1f0bdc20d0fa96f1b854b19bb979dd94 ;
; ../src/sdram_vga_ip/sdram_ip/wrfifo.v             ; Project Directory     ; work    ; c8ba1c4dcb49b13b633b5801201ce6a8 ;
; ../src/sdram_vga_ip/sdram_vga_top.v               ; Project Directory     ; work    ; 5cb024be6b5beb54506f844634f96f22 ;
; ../src/Sobel/LineBuffer_3.v                       ; Project Directory     ; work    ; cca7d12e49b568ed43a8e05339f1d2e3 ;
; ../src/Sobel/MAC_3.v                              ; Project Directory     ; work    ; 437c131cfb79256912cd8efdec4f2d74 ;
; ../src/Sobel/PA_3.v                               ; Project Directory     ; work    ; b9b6ebb54297081a0f0c76078500f573 ;
; ../src/Sobel/Sobel.v                              ; Project Directory     ; work    ; d8a19454e155f8fc388b7795bbee5933 ;
; ../src/Sobel/SQRT.v                               ; Project Directory     ; work    ; a100c97b3038bead28fb398e50a432bb ;
; ../src/system_ctrl.v                              ; Project Directory     ; work    ; 769699316fdcae96d1210396b3cefe2e ;
+---------------------------------------------------+-----------------------+---------+----------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 76                          ;
; cycloneiii_ff         ; 789                         ;
;     CLR               ; 338                         ;
;     CLR SCLR          ; 47                          ;
;     ENA               ; 33                          ;
;     ENA CLR           ; 155                         ;
;     ENA CLR SCLR      ; 17                          ;
;     ENA CLR SLD       ; 28                          ;
;     SLD               ; 19                          ;
;     plain             ; 152                         ;
; cycloneiii_io_obuf    ; 17                          ;
; cycloneiii_lcell_comb ; 1477                        ;
;     arith             ; 547                         ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 186                         ;
;         3 data inputs ; 358                         ;
;     normal            ; 930                         ;
;         0 data inputs ; 12                          ;
;         1 data inputs ; 49                          ;
;         2 data inputs ; 97                          ;
;         3 data inputs ; 194                         ;
;         4 data inputs ; 578                         ;
; cycloneiii_mac_mult   ; 24                          ;
; cycloneiii_mac_out    ; 24                          ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 44                          ;
;                       ;                             ;
; Max LUT depth         ; 15.10                       ;
; Average LUT depth     ; 3.59                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top"                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; lcd_en   ; Output ; Info     ; Explicitly unconnected                                                              ;
; lcd_xpos ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; lcd_ypos ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0"                                                                                                 ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                             ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; radical   ; Input  ; Warning  ; Input port expression (20 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "radical[31..20]" will be connected to GND. ;
; remainder ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                            ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2" ;
+---------------+-------+----------+------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                        ;
+---------------+-------+----------+------------------------------------------------+
; datab_0[7..1] ; Input ; Info     ; Stuck at GND                                   ;
; datab_0[0]    ; Input ; Info     ; Stuck at VCC                                   ;
; datab_1[7..2] ; Input ; Info     ; Stuck at GND                                   ;
; datab_1[1]    ; Input ; Info     ; Stuck at VCC                                   ;
; datab_1[0]    ; Input ; Info     ; Stuck at GND                                   ;
; datab_2[7..1] ; Input ; Info     ; Stuck at GND                                   ;
; datab_2[0]    ; Input ; Info     ; Stuck at VCC                                   ;
+---------------+-------+----------+------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1" ;
+---------+-------+----------+------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                              ;
+---------+-------+----------+------------------------------------------------------+
; datab_0 ; Input ; Info     ; Stuck at GND                                         ;
; datab_1 ; Input ; Info     ; Stuck at GND                                         ;
; datab_2 ; Input ; Info     ; Stuck at GND                                         ;
+---------+-------+----------+------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0" ;
+---------------+-------+----------+------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                        ;
+---------------+-------+----------+------------------------------------------------+
; datab_0       ; Input ; Info     ; Stuck at VCC                                   ;
; datab_1[7..1] ; Input ; Info     ; Stuck at VCC                                   ;
; datab_1[0]    ; Input ; Info     ; Stuck at GND                                   ;
; datab_2       ; Input ; Info     ; Stuck at VCC                                   ;
+---------------+-------+----------+------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2" ;
+---------------+-------+----------+------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                        ;
+---------------+-------+----------+------------------------------------------------+
; datab_0[7..1] ; Input ; Info     ; Stuck at GND                                   ;
; datab_0[0]    ; Input ; Info     ; Stuck at VCC                                   ;
; datab_1       ; Input ; Info     ; Stuck at GND                                   ;
; datab_2       ; Input ; Info     ; Stuck at VCC                                   ;
+---------------+-------+----------+------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1" ;
+---------------+-------+----------+------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                        ;
+---------------+-------+----------+------------------------------------------------+
; datab_0[7..2] ; Input ; Info     ; Stuck at GND                                   ;
; datab_0[1]    ; Input ; Info     ; Stuck at VCC                                   ;
; datab_0[0]    ; Input ; Info     ; Stuck at GND                                   ;
; datab_1       ; Input ; Info     ; Stuck at GND                                   ;
; datab_2[7..1] ; Input ; Info     ; Stuck at VCC                                   ;
; datab_2[0]    ; Input ; Info     ; Stuck at GND                                   ;
+---------------+-------+----------+------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0" ;
+---------------+-------+----------+------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                        ;
+---------------+-------+----------+------------------------------------------------+
; datab_0[7..1] ; Input ; Info     ; Stuck at GND                                   ;
; datab_0[0]    ; Input ; Info     ; Stuck at VCC                                   ;
; datab_1       ; Input ; Info     ; Stuck at GND                                   ;
; datab_2       ; Input ; Info     ; Stuck at VCC                                   ;
+---------------+-------+----------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0"                                                ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; shiftout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0"                                                   ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; iTHRESHOLD[7..3] ; Input  ; Info     ; Stuck at GND                                                                        ;
; iTHRESHOLD[2]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; iTHRESHOLD[1]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; iTHRESHOLD[0]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; iDVAL            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; iDATA[9..6]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; oDVAL            ; Output ; Info     ; Explicitly unconnected                                                              ;
; oDATA[9..6]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top"                                    ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; wr_length[7..0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; wr_length[8]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rd_length[7..0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; rd_length[8]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wr_addr[19..0]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; wr_max_addr[13..12]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wr_max_addr[17..16]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; wr_max_addr[11..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wr_max_addr[19]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; wr_max_addr[18]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wr_max_addr[15]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wr_max_addr[14]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; rd_addr[19..0]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; rd_max_addr[13..12]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rd_max_addr[17..16]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; rd_max_addr[11..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; rd_max_addr[19]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; rd_max_addr[18]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rd_max_addr[15]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rd_max_addr[14]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; sys_data_out[15..11] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sys_data_out[4..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top"                                                                                                                                                ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sdram_addr ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; lcd_dclk   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; lcd_sync   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; lcd_blank  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "CMOS_Capture:u_CMOS_Capture"    ;
+---------------+--------+----------+------------------------+
; Port          ; Type   ; Severity ; Details                ;
+---------------+--------+----------+------------------------+
; CMOS_RST_N    ; Output ; Info     ; Explicitly unconnected ;
; CMOS_PWDN     ; Output ; Info     ; Explicitly unconnected ;
; CMOS_FPS_DATA ; Output ; Info     ; Explicitly unconnected ;
+---------------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller" ;
+-------------------+-------+----------+----------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                            ;
+-------------------+-------+----------+----------------------------------------------------+
; I2C_WDATA[21..18] ; Input ; Info     ; Stuck at GND                                       ;
; I2C_WDATA[23]     ; Input ; Info     ; Stuck at GND                                       ;
; I2C_WDATA[22]     ; Input ; Info     ; Stuck at VCC                                       ;
; I2C_WDATA[17]     ; Input ; Info     ; Stuck at VCC                                       ;
; I2C_WDATA[16]     ; Input ; Info     ; Stuck at GND                                       ;
+-------------------+-------+----------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_AV_Config:u_I2C_AV_Config"                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; I2C_RDATA ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; LUT_INDEX ; Output ; Info     ; Explicitly unconnected                                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "system_ctrl:u_system_ctrl" ;
+-------+-------+----------+----------------------------+
; Port  ; Type  ; Severity ; Details                    ;
+-------+-------+----------+----------------------------+
; rst_n ; Input ; Info     ; Stuck at VCC               ;
+-------+-------+----------+----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
    Info: Processing started: Tue Oct 09 09:44:28 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sdram_ov7670_vga -c sdram_ov7670_vga
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (12021): Found 1 design units, including 1 entities, in source file /use/file/fpga/34_tft_ov7670_vga/soble_vga/src/sobel/sqrt.v
    Info (12023): Found entity 1: SQRT File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/Sobel/SQRT.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /use/file/fpga/34_tft_ov7670_vga/soble_vga/src/sobel/sobel.v
    Info (12023): Found entity 1: Sobel File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/Sobel/Sobel.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /use/file/fpga/34_tft_ov7670_vga/soble_vga/src/sobel/pa_3.v
    Info (12023): Found entity 1: PA_3 File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/Sobel/PA_3.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /use/file/fpga/34_tft_ov7670_vga/soble_vga/src/sobel/mac_3.v
    Info (12023): Found entity 1: MAC_3 File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/Sobel/MAC_3.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /use/file/fpga/34_tft_ov7670_vga/soble_vga/src/sobel/linebuffer_3.v
    Info (12023): Found entity 1: LineBuffer_3 File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/Sobel/LineBuffer_3.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /use/file/fpga/34_tft_ov7670_vga/soble_vga/src/sdram_ov7670_vga.v
    Info (12023): Found entity 1: sdram_ov7670_vga File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_ov7670_vga.v Line: 16
Info (12021): Found 2 design units, including 2 entities, in source file /use/file/fpga/34_tft_ov7670_vga/soble_vga/src/system_ctrl.v
    Info (12023): Found entity 1: system_ctrl File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/system_ctrl.v Line: 16
    Info (12023): Found entity 2: system_delay File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/system_ctrl.v Line: 98
Info (12021): Found 1 design units, including 1 entities, in source file /use/file/fpga/34_tft_ov7670_vga/soble_vga/src/key_down_scan.v
    Info (12023): Found entity 1: key_down_scan File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/key_down_scan.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /use/file/fpga/34_tft_ov7670_vga/soble_vga/src/alpha_control.v
    Info (12023): Found entity 1: alpha_control File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/alpha_control.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /use/file/fpga/34_tft_ov7670_vga/soble_vga/src/seg7_lut.v
    Info (12023): Found entity 1: Seg7_lut File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/seg7_lut.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /use/file/fpga/34_tft_ov7670_vga/soble_vga/src/sdram_vga_ip/sdram_vga_top.v
    Info (12023): Found entity 1: sdram_vga_top File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_vga_ip/sdram_vga_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /use/file/fpga/34_tft_ov7670_vga/soble_vga/src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v
    Info (12023): Found entity 1: dcfifo_ctrl File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /use/file/fpga/34_tft_ov7670_vga/soble_vga/src/sdram_vga_ip/sdram_ip/rdfifo.v
    Info (12023): Found entity 1: rdfifo File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_vga_ip/sdram_ip/rdfifo.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /use/file/fpga/34_tft_ov7670_vga/soble_vga/src/sdram_vga_ip/sdram_ip/sdbank_switch.v
    Info (12023): Found entity 1: sdbank_switch File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_vga_ip/sdram_ip/sdbank_switch.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /use/file/fpga/34_tft_ov7670_vga/soble_vga/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v
    Info (12023): Found entity 1: sdram_2fifo_top File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /use/file/fpga/34_tft_ov7670_vga/soble_vga/src/sdram_vga_ip/sdram_ip/sdram_cmd.v
    Info (12023): Found entity 1: sdram_cmd File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_vga_ip/sdram_ip/sdram_cmd.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /use/file/fpga/34_tft_ov7670_vga/soble_vga/src/sdram_vga_ip/sdram_ip/sdram_ctrl.v
    Info (12023): Found entity 1: sdram_ctrl File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_vga_ip/sdram_ip/sdram_ctrl.v Line: 18
Info (12021): Found 0 design units, including 0 entities, in source file /use/file/fpga/34_tft_ov7670_vga/soble_vga/src/sdram_vga_ip/sdram_ip/sdram_para.v
Info (12021): Found 1 design units, including 1 entities, in source file /use/file/fpga/34_tft_ov7670_vga/soble_vga/src/sdram_vga_ip/sdram_ip/sdram_top.v
    Info (12023): Found entity 1: sdram_top File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_vga_ip/sdram_ip/sdram_top.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /use/file/fpga/34_tft_ov7670_vga/soble_vga/src/sdram_vga_ip/sdram_ip/sdram_wr_data.v
    Info (12023): Found entity 1: sdram_wr_data File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_vga_ip/sdram_ip/sdram_wr_data.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /use/file/fpga/34_tft_ov7670_vga/soble_vga/src/sdram_vga_ip/sdram_ip/wrfifo.v
    Info (12023): Found entity 1: wrfifo File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_vga_ip/sdram_ip/wrfifo.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /use/file/fpga/34_tft_ov7670_vga/soble_vga/core/vip_rom.v
    Info (12023): Found entity 1: vip_rom File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/core/vip_rom.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /use/file/fpga/34_tft_ov7670_vga/soble_vga/core/osd_rom.v
    Info (12023): Found entity 1: osd_rom File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/core/osd_rom.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /use/file/fpga/34_tft_ov7670_vga/soble_vga/src/sdram_vga_ip/lcd_ip/lcd_display.v
    Info (12023): Found entity 1: lcd_display File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_vga_ip/lcd_ip/lcd_display.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /use/file/fpga/34_tft_ov7670_vga/soble_vga/src/sdram_vga_ip/lcd_ip/lcd_driver.v
    Info (12023): Found entity 1: lcd_driver File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_vga_ip/lcd_ip/lcd_driver.v Line: 15
Info (12021): Found 0 design units, including 0 entities, in source file /use/file/fpga/34_tft_ov7670_vga/soble_vga/src/sdram_vga_ip/lcd_ip/lcd_para.v
Info (12021): Found 1 design units, including 1 entities, in source file /use/file/fpga/34_tft_ov7670_vga/soble_vga/src/sdram_vga_ip/lcd_ip/lcd_top.v
    Info (12023): Found entity 1: lcd_top File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_vga_ip/lcd_ip/lcd_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /use/file/fpga/34_tft_ov7670_vga/soble_vga/src/cmos_i2c_ov7670/cmos_capture.v
    Info (12023): Found entity 1: CMOS_Capture File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/cmos_i2c_ov7670/CMOS_Capture.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /use/file/fpga/34_tft_ov7670_vga/soble_vga/src/cmos_i2c_ov7670/i2c_av_config.v
    Info (12023): Found entity 1: I2C_AV_Config File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/cmos_i2c_ov7670/I2C_AV_Config.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /use/file/fpga/34_tft_ov7670_vga/soble_vga/src/cmos_i2c_ov7670/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/cmos_i2c_ov7670/I2C_Controller.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /use/file/fpga/34_tft_ov7670_vga/soble_vga/src/cmos_i2c_ov7670/i2c_ov7670_rgb565_config.v
    Info (12023): Found entity 1: I2C_OV7670_RGB565_Config File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/cmos_i2c_ov7670/I2C_OV7670_RGB565_Config.v Line: 17
Warning (10274): Verilog HDL macro warning at data_generate.v(40): overriding existing definition for macro "ROYAL", which was defined in "../src/sdram_vga_ip/lcd_ip/lcd_display.v", line 38 File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/data_generate.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /use/file/fpga/34_tft_ov7670_vga/soble_vga/src/data_generate.v
    Info (12023): Found entity 1: data_generate File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/data_generate.v Line: 17
Warning (12019): Can't analyze file -- file ../src/cmos_i2c_ip/CMOS_Capture.v is missing
Warning (12019): Can't analyze file -- file ../src/cmos_i2c_ip/I2C_AV_Config.v is missing
Warning (12019): Can't analyze file -- file ../src/cmos_i2c_ip/I2C_Controller.v is missing
Warning (12019): Can't analyze file -- file ../src/cmos_i2c_ip/I2C_OV7670_Config.v is missing
Warning (12019): Can't analyze file -- file ../src/sdram_ip/dcfifo_ctrl.v is missing
Warning (12019): Can't analyze file -- file ../src/sdram_ip/rdfifo.v is missing
Warning (12019): Can't analyze file -- file ../src/sdram_ip/sdram_2fifo_top.v is missing
Warning (12019): Can't analyze file -- file ../src/sdram_ip/sdram_cmd.v is missing
Warning (12019): Can't analyze file -- file ../src/sdram_ip/sdram_ctrl.v is missing
Warning (12019): Can't analyze file -- file ../src/sdram_ip/sdram_para.v is missing
Warning (12019): Can't analyze file -- file ../src/sdram_ip/sdram_top.v is missing
Warning (12019): Can't analyze file -- file ../src/sdram_ip/sdram_wr_data.v is missing
Warning (12019): Can't analyze file -- file ../src/sdram_ip/wrfifo.v is missing
Warning (12019): Can't analyze file -- file ../src/sdram_ip/sdbank_switch.v is missing
Warning (12019): Can't analyze file -- file ../src/lcd_ip/lcd_driver.v is missing
Warning (12019): Can't analyze file -- file ../src/lcd_ip/lcd_para.v is missing
Warning (12019): Can't analyze file -- file ../src/lcd_ip/lcd_top.v is missing
Warning (10236): Verilog HDL Implicit Net warning at sdram_ov7670_vga.v(53): created implicit net for "rst_n" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_ov7670_vga.v Line: 53
Warning (10236): Verilog HDL Implicit Net warning at sdram_ov7670_vga.v(92): created implicit net for "led_data" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_ov7670_vga.v Line: 92
Info (12127): Elaborating entity "sdram_ov7670_vga" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at sdram_ov7670_vga.v(92): object "led_data" assigned a value but never read File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_ov7670_vga.v Line: 92
Warning (10230): Verilog HDL assignment warning at sdram_ov7670_vga.v(92): truncated value with size 8 to match size of target (1) File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_ov7670_vga.v Line: 92
Warning (10034): Output port "LED" at sdram_ov7670_vga.v(52) has no driver File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_ov7670_vga.v Line: 52
Info (12128): Elaborating entity "system_ctrl" for hierarchy "system_ctrl:u_system_ctrl" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_ov7670_vga.v Line: 70
Info (12128): Elaborating entity "system_delay" for hierarchy "system_ctrl:u_system_ctrl|system_delay:u_system_delay" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/system_ctrl.v Line: 53
Warning (12125): Using design file sdram_pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: sdram_pll File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/sdram_pll.v Line: 40
Info (12128): Elaborating entity "sdram_pll" for hierarchy "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/system_ctrl.v Line: 69
Info (12128): Elaborating entity "altpll" for hierarchy "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/sdram_pll.v Line: 116
Info (12130): Elaborated megafunction instantiation "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/sdram_pll.v Line: 116
Info (12133): Instantiated megafunction "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component" with the following parameter: File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/sdram_pll.v Line: 116
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "13"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "2"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "1"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "2"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=sdram_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/sdram_pll_altpll.v
    Info (12023): Found entity 1: sdram_pll_altpll File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/sdram_pll_altpll.v Line: 31
Info (12128): Elaborating entity "sdram_pll_altpll" for hierarchy "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "I2C_AV_Config" for hierarchy "I2C_AV_Config:u_I2C_AV_Config" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_ov7670_vga.v Line: 91
Info (12128): Elaborating entity "I2C_OV7670_RGB565_Config" for hierarchy "I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_RGB565_Config:u_I2C_OV7670_RGB565_Config" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/cmos_i2c_ov7670/I2C_AV_Config.v Line: 153
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/cmos_i2c_ov7670/I2C_AV_Config.v Line: 172
Info (12128): Elaborating entity "CMOS_Capture" for hierarchy "CMOS_Capture:u_CMOS_Capture" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_ov7670_vga.v Line: 125
Info (12128): Elaborating entity "sdram_vga_top" for hierarchy "sdram_vga_top:u_sdram_vga_top" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_ov7670_vga.v Line: 184
Info (12128): Elaborating entity "sdram_2fifo_top" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_vga_ip/sdram_vga_top.v Line: 107
Info (12128): Elaborating entity "sdram_top" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v Line: 112
Info (12128): Elaborating entity "sdram_ctrl" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_vga_ip/sdram_ip/sdram_top.v Line: 92
Info (10264): Verilog HDL Case Statement information at sdram_ctrl.v(240): all case item expressions in this case statement are onehot File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_vga_ip/sdram_ip/sdram_ctrl.v Line: 240
Info (12128): Elaborating entity "sdram_cmd" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_vga_ip/sdram_ip/sdram_top.v Line: 112
Info (12128): Elaborating entity "sdram_wr_data" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_vga_ip/sdram_ip/sdram_top.v Line: 123
Info (12128): Elaborating entity "dcfifo_ctrl" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v Line: 156
Info (12128): Elaborating entity "wrfifo" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v Line: 243
Warning (272007): Device family Cyclone IV E does not have M4K blocks -- using available memory blocks File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_vga_ip/sdram_ip/wrfifo.v Line: 87
Info (12128): Elaborating entity "dcfifo" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_vga_ip/sdram_ip/wrfifo.v Line: 87
Info (12130): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_vga_ip/sdram_ip/wrfifo.v Line: 87
Info (12133): Instantiated megafunction "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component" with the following parameter: File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_vga_ip/sdram_ip/wrfifo.v Line: 87
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5,RAM_BLOCK_TYPE=M4K"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Warning (287001): Assertion warning: Device family Cyclone IV E does not have M4K blocks -- using available memory blocks File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/dcfifo_4en1.tdf Line: 192
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_4en1.tdf
    Info (12023): Found entity 1: dcfifo_4en1 File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/dcfifo_4en1.tdf Line: 41
Info (12128): Elaborating entity "dcfifo_4en1" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf
    Info (12023): Found entity 1: a_gray2bin_6ib File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/a_gray2bin_6ib.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_6ib" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/dcfifo_4en1.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf
    Info (12023): Found entity 1: a_graycounter_577 File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/a_graycounter_577.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_577" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/dcfifo_4en1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf
    Info (12023): Found entity 1: a_graycounter_1lc File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/a_graycounter_1lc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_1lc" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/dcfifo_4en1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gr81.tdf
    Info (12023): Found entity 1: altsyncram_gr81 File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/altsyncram_gr81.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_gr81" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_gr81:fifo_ram" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/dcfifo_4en1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9 File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/dffpipe_oe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/dcfifo_4en1.tdf Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ud8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_ud8 File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/alt_synch_pipe_ud8.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_ud8" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/dcfifo_4en1.tdf Line: 76
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9 File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/dffpipe_pe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/alt_synch_pipe_ud8.tdf Line: 35
Info (12128): Elaborating entity "alt_synch_pipe_ud8" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:ws_dgrp" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/dcfifo_4en1.tdf Line: 77
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf
    Info (12023): Found entity 1: cmpr_b66 File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/cmpr_b66.tdf Line: 23
Info (12128): Elaborating entity "cmpr_b66" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|cmpr_b66:rdempty_eq_comp1_lsb" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/dcfifo_4en1.tdf Line: 81
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_j28.tdf
    Info (12023): Found entity 1: mux_j28 File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/mux_j28.tdf Line: 23
Info (12128): Elaborating entity "mux_j28" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/dcfifo_4en1.tdf Line: 89
Info (12128): Elaborating entity "rdfifo" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v Line: 260
Info (12128): Elaborating entity "dcfifo" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_vga_ip/sdram_ip/rdfifo.v Line: 87
Info (12130): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_vga_ip/sdram_ip/rdfifo.v Line: 87
Info (12133): Instantiated megafunction "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component" with the following parameter: File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_vga_ip/sdram_ip/rdfifo.v Line: 87
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5,RAM_BLOCK_TYPE=M4K"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_nen1.tdf
    Info (12023): Found entity 1: dcfifo_nen1 File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/dcfifo_nen1.tdf Line: 43
Info (12128): Elaborating entity "dcfifo_nen1" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_d98.tdf
    Info (12023): Found entity 1: alt_synch_pipe_d98 File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/alt_synch_pipe_d98.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_d98" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_d98:rs_dgwp" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/dcfifo_nen1.tdf Line: 76
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_vd8 File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/alt_synch_pipe_vd8.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_vd8" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/dcfifo_nen1.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/dffpipe_qe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/alt_synch_pipe_vd8.tdf Line: 35
Info (12128): Elaborating entity "sdbank_switch" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_vga_ip/sdram_vga_top.v Line: 123
Info (12128): Elaborating entity "Sobel" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_vga_ip/sdram_vga_top.v Line: 143
Warning (10230): Verilog HDL assignment warning at Sobel.v(147): truncated value with size 32 to match size of target (10) File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/Sobel/Sobel.v Line: 147
Info (12128): Elaborating entity "LineBuffer_3" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/Sobel/Sobel.v Line: 54
Info (12128): Elaborating entity "altshift_taps" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/Sobel/LineBuffer_3.v Line: 72
Info (12130): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/Sobel/LineBuffer_3.v Line: 72
Info (12133): Instantiated megafunction "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component" with the following parameter: File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/Sobel/LineBuffer_3.v Line: 72
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "3"
    Info (12134): Parameter "tap_distance" = "800"
    Info (12134): Parameter "width" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_7mn.tdf
    Info (12023): Found entity 1: shift_taps_7mn File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/shift_taps_7mn.tdf Line: 27
Info (12128): Elaborating entity "shift_taps_7mn" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altshift_taps.tdf Line: 104
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8o81.tdf
    Info (12023): Found entity 1: altsyncram_8o81 File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/altsyncram_8o81.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_8o81" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|altsyncram_8o81:altsyncram2" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/shift_taps_7mn.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_auf.tdf
    Info (12023): Found entity 1: cntr_auf File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/cntr_auf.tdf Line: 28
Info (12128): Elaborating entity "cntr_auf" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|cntr_auf:cntr1" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/shift_taps_7mn.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_7ic.tdf
    Info (12023): Found entity 1: cmpr_7ic File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/cmpr_7ic.tdf Line: 23
Info (12128): Elaborating entity "cmpr_7ic" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|cntr_auf:cntr1|cmpr_7ic:cmpr4" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/cntr_auf.tdf Line: 86
Info (12128): Elaborating entity "MAC_3" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/Sobel/Sobel.v Line: 65
Info (12128): Elaborating entity "altmult_add" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/Sobel/MAC_3.v Line: 113
Info (12130): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/Sobel/MAC_3.v Line: 113
Info (12133): Instantiated megafunction "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component" with the following parameter: File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/Sobel/MAC_3.v Line: 113
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "AUTO"
    Info (12134): Parameter "input_aclr_a0" = "ACLR0"
    Info (12134): Parameter "input_aclr_a1" = "ACLR0"
    Info (12134): Parameter "input_aclr_a2" = "ACLR0"
    Info (12134): Parameter "input_aclr_b0" = "ACLR0"
    Info (12134): Parameter "input_aclr_b1" = "ACLR0"
    Info (12134): Parameter "input_aclr_b2" = "ACLR0"
    Info (12134): Parameter "input_register_a0" = "CLOCK0"
    Info (12134): Parameter "input_register_a1" = "CLOCK0"
    Info (12134): Parameter "input_register_a2" = "CLOCK0"
    Info (12134): Parameter "input_register_b0" = "CLOCK0"
    Info (12134): Parameter "input_register_b1" = "CLOCK0"
    Info (12134): Parameter "input_register_b2" = "CLOCK0"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "SCANA"
    Info (12134): Parameter "input_source_a2" = "SCANA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altmult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr2" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "multiplier_register2" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "3"
    Info (12134): Parameter "output_aclr" = "ACLR0"
    Info (12134): Parameter "output_register" = "CLOCK0"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "SIGNED"
    Info (12134): Parameter "signed_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_register_b" = "CLOCK0"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_result" = "18"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_si74.tdf
    Info (12023): Found entity 1: mult_add_si74 File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/mult_add_si74.tdf Line: 31
Info (12128): Elaborating entity "mult_add_si74" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altmult_add.tdf Line: 595
Info (12021): Found 1 design units, including 1 entities, in source file db/ded_mult_oaa1.tdf
    Info (12023): Found entity 1: ded_mult_oaa1 File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/ded_mult_oaa1.tdf Line: 31
Info (12128): Elaborating entity "ded_mult_oaa1" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/mult_add_si74.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_b3c.tdf
    Info (12023): Found entity 1: dffpipe_b3c File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/dffpipe_b3c.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_b3c" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|dffpipe_b3c:pre_result" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/ded_mult_oaa1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/ded_mult_qe91.tdf
    Info (12023): Found entity 1: ded_mult_qe91 File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/ded_mult_qe91.tdf Line: 31
Info (12128): Elaborating entity "ded_mult_qe91" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/mult_add_si74.tdf Line: 44
Info (12128): Elaborating entity "PA_3" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/Sobel/Sobel.v Line: 124
Info (12128): Elaborating entity "parallel_add" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/Sobel/PA_3.v Line: 68
Info (12130): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/Sobel/PA_3.v Line: 68
Info (12133): Instantiated megafunction "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component" with the following parameter: File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/Sobel/PA_3.v Line: 68
    Info (12134): Parameter "msw_subtract" = "NO"
    Info (12134): Parameter "pipeline" = "2"
    Info (12134): Parameter "representation" = "SIGNED"
    Info (12134): Parameter "result_alignment" = "LSB"
    Info (12134): Parameter "shift" = "0"
    Info (12134): Parameter "size" = "3"
    Info (12134): Parameter "width" = "18"
    Info (12134): Parameter "widthr" = "20"
Info (12021): Found 1 design units, including 1 entities, in source file db/par_add_o9f.tdf
    Info (12023): Found entity 1: par_add_o9f File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/par_add_o9f.tdf Line: 28
Info (12128): Elaborating entity "par_add_o9f" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/parallel_add.tdf Line: 148
Info (12128): Elaborating entity "SQRT" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/Sobel/Sobel.v Line: 138
Info (12128): Elaborating entity "altsqrt" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/Sobel/SQRT.v Line: 65
Info (12130): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/Sobel/SQRT.v Line: 65
Info (12133): Instantiated megafunction "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component" with the following parameter: File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/Sobel/SQRT.v Line: 65
    Info (12134): Parameter "pipeline" = "2"
    Info (12134): Parameter "q_port_width" = "16"
    Info (12134): Parameter "r_port_width" = "17"
    Info (12134): Parameter "width" = "32"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[15]" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[15]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_vqc.tdf
    Info (12023): Found entity 1: add_sub_vqc File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/add_sub_vqc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_vqc" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[15]|add_sub_vqc:auto_generated" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[14]" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[14]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_uqc.tdf
    Info (12023): Found entity 1: add_sub_uqc File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/add_sub_uqc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_uqc" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[14]|add_sub_uqc:auto_generated" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[13]" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[13]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_tqc.tdf
    Info (12023): Found entity 1: add_sub_tqc File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/add_sub_tqc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_tqc" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[13]|add_sub_tqc:auto_generated" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[12]" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[12]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_sqc.tdf
    Info (12023): Found entity 1: add_sub_sqc File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/add_sub_sqc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_sqc" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[12]|add_sub_sqc:auto_generated" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[11]" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[11]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_rqc.tdf
    Info (12023): Found entity 1: add_sub_rqc File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/add_sub_rqc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_rqc" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[11]|add_sub_rqc:auto_generated" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[10]" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[10]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qqc.tdf
    Info (12023): Found entity 1: add_sub_qqc File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/add_sub_qqc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_qqc" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[10]|add_sub_qqc:auto_generated" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[9]" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[9]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pqc.tdf
    Info (12023): Found entity 1: add_sub_pqc File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/add_sub_pqc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_pqc" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[9]|add_sub_pqc:auto_generated" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[8]" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[8]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_oqc.tdf
    Info (12023): Found entity 1: add_sub_oqc File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/add_sub_oqc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_oqc" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[8]|add_sub_oqc:auto_generated" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[7]" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[7]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_nqc.tdf
    Info (12023): Found entity 1: add_sub_nqc File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/add_sub_nqc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_nqc" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[7]|add_sub_nqc:auto_generated" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[6]" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[6]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_fpc.tdf
    Info (12023): Found entity 1: add_sub_fpc File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/add_sub_fpc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_fpc" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[6]|add_sub_fpc:auto_generated" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[5]" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[5]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_epc.tdf
    Info (12023): Found entity 1: add_sub_epc File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/add_sub_epc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_epc" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[5]|add_sub_epc:auto_generated" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[4]" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[4]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_dpc.tdf
    Info (12023): Found entity 1: add_sub_dpc File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/add_sub_dpc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_dpc" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[4]|add_sub_dpc:auto_generated" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[3]" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[3]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_cpc.tdf
    Info (12023): Found entity 1: add_sub_cpc File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/add_sub_cpc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_cpc" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[3]|add_sub_cpc:auto_generated" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[2]" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[2]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bpc.tdf
    Info (12023): Found entity 1: add_sub_bpc File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/add_sub_bpc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_bpc" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[2]|add_sub_bpc:auto_generated" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[1]" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[1]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_apc.tdf
    Info (12023): Found entity 1: add_sub_apc File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/add_sub_apc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_apc" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[1]|add_sub_apc:auto_generated" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[0]" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[0]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/add_sub_8pc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_8pc" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[0]|add_sub_8pc:auto_generated" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 100
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 100
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[15]" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[15]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[14]" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[14]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[13]" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[13]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[12]" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[12]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[10]" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[10]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[9]" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[9]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[8]" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[8]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[7]" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[7]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[6]" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[6]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[5]" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[5]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[4]" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[4]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[3]" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[3]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[2]" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[2]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[1]" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[1]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[0]" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[0]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[15]" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[15]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[14]" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[14]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[13]" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[13]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[12]" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[12]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[10]" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[10]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[9]" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[9]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[8]" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[8]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[7]" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[7]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[6]" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[6]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[5]" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[5]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[4]" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[4]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[3]" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[3]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[2]" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[2]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[1]" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[1]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[0]" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[0]", which is child of megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component" File: e:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "lcd_top" for hierarchy "sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_vga_ip/sdram_vga_top.v Line: 167
Info (12128): Elaborating entity "lcd_driver" for hierarchy "sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_vga_ip/lcd_ip/lcd_top.v Line: 62
Info (12205): 1 design partition requires Analysis and Synthesis
    Info (12213): Partition "Top" requires synthesis because the project database does not contain a post-synthesis netlist for this partition
Info (12209): No design partitions will skip synthesis in the current incremental compilation
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_gr81:fifo_ram|q_b[0]" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/altsyncram_gr81.tdf Line: 42
        Warning (14320): Synthesized away node "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_gr81:fifo_ram|q_b[1]" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/altsyncram_gr81.tdf Line: 74
        Warning (14320): Synthesized away node "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_gr81:fifo_ram|q_b[2]" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/altsyncram_gr81.tdf Line: 106
        Warning (14320): Synthesized away node "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_gr81:fifo_ram|q_b[3]" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/altsyncram_gr81.tdf Line: 138
        Warning (14320): Synthesized away node "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_gr81:fifo_ram|q_b[4]" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/altsyncram_gr81.tdf Line: 170
        Warning (14320): Synthesized away node "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_gr81:fifo_ram|q_b[5]" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/altsyncram_gr81.tdf Line: 202
        Warning (14320): Synthesized away node "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_gr81:fifo_ram|q_b[6]" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/altsyncram_gr81.tdf Line: 234
        Warning (14320): Synthesized away node "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_gr81:fifo_ram|q_b[11]" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/altsyncram_gr81.tdf Line: 394
        Warning (14320): Synthesized away node "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_gr81:fifo_ram|q_b[12]" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/altsyncram_gr81.tdf Line: 426
        Warning (14320): Synthesized away node "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_gr81:fifo_ram|q_b[13]" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/altsyncram_gr81.tdf Line: 458
        Warning (14320): Synthesized away node "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_gr81:fifo_ram|q_b[14]" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/altsyncram_gr81.tdf Line: 490
        Warning (14320): Synthesized away node "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_gr81:fifo_ram|q_b[15]" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/altsyncram_gr81.tdf Line: 522
Info (13014): Ignored 359 buffer(s)
    Info (13016): Ignored 15 CARRY_SUM buffer(s)
    Info (13019): Ignored 344 SOFT buffer(s)
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|Mult1" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/Sobel/Sobel.v Line: 136
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|Mult0" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/Sobel/Sobel.v Line: 136
Info (12130): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/Sobel/Sobel.v Line: 136
Info (12133): Instantiated megafunction "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1" with the following parameter: File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/Sobel/Sobel.v Line: 136
    Info (12134): Parameter "LPM_WIDTHA" = "20"
    Info (12134): Parameter "LPM_WIDTHB" = "20"
    Info (12134): Parameter "LPM_WIDTHP" = "40"
    Info (12134): Parameter "LPM_WIDTHR" = "40"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_rct.tdf
    Info (12023): Found entity 1: mult_rct File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/mult_rct.tdf Line: 31
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult7" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/mult_rct.tdf Line: 67
        Warning (14320): Synthesized away node "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_out8" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/mult_rct.tdf Line: 91
        Warning (14320): Synthesized away node "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult7" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/mult_rct.tdf Line: 67
        Warning (14320): Synthesized away node "sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_out8" File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/mult_rct.tdf Line: 91
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (281020): Starting Logic Optimization and Technology Mapping for Top Partition
Info (13014): Ignored 24 buffer(s)
    Info (13019): Ignored 24 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_vga_ip/sdram_ip/sdram_cmd.v Line: 71
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "S_DQM[0]" is stuck at GND File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_ov7670_vga.v Line: 30
    Warning (13410): Pin "S_DQM[1]" is stuck at GND File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_ov7670_vga.v Line: 30
    Warning (13410): Pin "S_A[12]" is stuck at GND File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_ov7670_vga.v Line: 32
    Warning (13410): Pin "LED[0]" is stuck at GND File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_ov7670_vga.v Line: 52
    Warning (13410): Pin "LED[1]" is stuck at GND File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_ov7670_vga.v Line: 52
    Warning (13410): Pin "LED[2]" is stuck at GND File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_ov7670_vga.v Line: 52
    Warning (13410): Pin "LED[3]" is stuck at GND File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_ov7670_vga.v Line: 52
Info (286030): Timing-Driven Synthesis is running
Info (17049): 34 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 1875 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 47 output pins
    Info (21060): Implemented 17 bidirectional pins
    Info (21061): Implemented 1724 logic cells
    Info (21064): Implemented 44 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 30 DSP elements
Info (144001): Generated suppressed messages file G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/sdram_ov7670_vga.map.smsg
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings
    Info: Peak virtual memory: 4797 megabytes
    Info: Processing ended: Tue Oct 09 09:44:54 2018
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:32


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/sdram_ov7670_vga.map.smsg.


