NAME?= and3
SRC?= and3.v\
		 and3_tb.v

PATH_TOOLS=../../../tools
include $(PATH_TOOLS)/verilog-sim.mk
