{
  "Top": "dft",
  "RtlTop": "dft",
  "RtlPrefix": "",
  "RtlSubPrefix": "dft_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_chain",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "X_R": {
      "index": "0",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "X_R",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "X_I": {
      "index": "1",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "X_I",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "OUT_R": {
      "index": "2",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_R_1_address0",
          "name": "OUT_R_1_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_R_1_ce0",
          "name": "OUT_R_1_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_R_1_we0",
          "name": "OUT_R_1_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_R_1_d0",
          "name": "OUT_R_1_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_R_1_address1",
          "name": "OUT_R_1_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_R_1_ce1",
          "name": "OUT_R_1_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_R_1_we1",
          "name": "OUT_R_1_we1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_R_1_d1",
          "name": "OUT_R_1_d1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_R_2_address0",
          "name": "OUT_R_2_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_R_2_ce0",
          "name": "OUT_R_2_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_R_2_we0",
          "name": "OUT_R_2_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_R_2_d0",
          "name": "OUT_R_2_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_R_2_address1",
          "name": "OUT_R_2_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_R_2_ce1",
          "name": "OUT_R_2_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_R_2_we1",
          "name": "OUT_R_2_we1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_R_2_d1",
          "name": "OUT_R_2_d1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_R_3_address0",
          "name": "OUT_R_3_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_R_3_ce0",
          "name": "OUT_R_3_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_R_3_we0",
          "name": "OUT_R_3_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_R_3_d0",
          "name": "OUT_R_3_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_R_3_address1",
          "name": "OUT_R_3_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_R_3_ce1",
          "name": "OUT_R_3_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_R_3_we1",
          "name": "OUT_R_3_we1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_R_3_d1",
          "name": "OUT_R_3_d1",
          "usage": "data",
          "direction": "out"
        }
      ]
    },
    "OUT_I": {
      "index": "3",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_I_1_address0",
          "name": "OUT_I_1_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_I_1_ce0",
          "name": "OUT_I_1_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_I_1_we0",
          "name": "OUT_I_1_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_I_1_d0",
          "name": "OUT_I_1_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_I_1_address1",
          "name": "OUT_I_1_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_I_1_ce1",
          "name": "OUT_I_1_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_I_1_we1",
          "name": "OUT_I_1_we1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_I_1_d1",
          "name": "OUT_I_1_d1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_I_2_address0",
          "name": "OUT_I_2_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_I_2_ce0",
          "name": "OUT_I_2_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_I_2_we0",
          "name": "OUT_I_2_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_I_2_d0",
          "name": "OUT_I_2_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_I_2_address1",
          "name": "OUT_I_2_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_I_2_ce1",
          "name": "OUT_I_2_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_I_2_we1",
          "name": "OUT_I_2_we1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_I_2_d1",
          "name": "OUT_I_2_d1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_I_3_address0",
          "name": "OUT_I_3_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_I_3_ce0",
          "name": "OUT_I_3_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_I_3_we0",
          "name": "OUT_I_3_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_I_3_d0",
          "name": "OUT_I_3_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_I_3_address1",
          "name": "OUT_I_3_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_I_3_ce1",
          "name": "OUT_I_3_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_I_3_we1",
          "name": "OUT_I_3_we1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_I_3_d1",
          "name": "OUT_I_3_d1",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vitis",
    "ConfigTcl": [
      "config_interface -default_interface=kernel",
      "config_interface -m_axi_alignment_byte_size=64",
      "config_interface -m_axi_latency=64",
      "config_interface -m_axi_max_widen_bitwidth=512",
      "config_rtl -register_reset_num=3"
    ],
    "DirectiveTcl": [
      "set_directive_top -name dft \"dft\"",
      "set_directive_top dft -name dft"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "dft"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3.34",
    "Uncertainty": "0",
    "IsCombinational": "0",
    "II": "2852",
    "Latency": "2851"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.340 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "dft",
    "Version": "1.0",
    "DisplayName": "Dft",
    "Revision": "2112768703",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_dft_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/fft.cpp"],
    "Vhdl": [
      "impl\/vhdl\/dft_buf0_R_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/dft_control_s_axi.vhd",
      "impl\/vhdl\/dft_dft_Pipeline_All_Loop.vhd",
      "impl\/vhdl\/dft_dft_Pipeline_DFT_Loop.vhd",
      "impl\/vhdl\/dft_dft_Pipeline_DFT_Loop1.vhd",
      "impl\/vhdl\/dft_dft_Pipeline_DFT_Loop2.vhd",
      "impl\/vhdl\/dft_dft_Pipeline_DFT_Loop3.vhd",
      "impl\/vhdl\/dft_dft_Pipeline_DFT_Loop4.vhd",
      "impl\/vhdl\/dft_dft_Pipeline_DFT_Loop5.vhd",
      "impl\/vhdl\/dft_dft_Pipeline_DFT_Loop6.vhd",
      "impl\/vhdl\/dft_dft_Pipeline_DFT_Loop7.vhd",
      "impl\/vhdl\/dft_dft_Pipeline_DFT_Loop8.vhd",
      "impl\/vhdl\/dft_dft_Pipeline_DFT_Loop9.vhd",
      "impl\/vhdl\/dft_fadd_32ns_32ns_32_13_no_dsp_1.vhd",
      "impl\/vhdl\/dft_faddfsub_32ns_32ns_32_13_no_dsp_1.vhd",
      "impl\/vhdl\/dft_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/dft_fmul_32ns_32ns_32_8_max_dsp_1.vhd",
      "impl\/vhdl\/dft_fsub_32ns_32ns_32_13_no_dsp_1.vhd",
      "impl\/vhdl\/dft_regslice_both.vhd",
      "impl\/vhdl\/dft_W_imag_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/dft_W_real_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/dft.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/dft_buf0_R_RAM_AUTO_1R1W.v",
      "impl\/verilog\/dft_control_s_axi.v",
      "impl\/verilog\/dft_dft_Pipeline_All_Loop.v",
      "impl\/verilog\/dft_dft_Pipeline_DFT_Loop.v",
      "impl\/verilog\/dft_dft_Pipeline_DFT_Loop1.v",
      "impl\/verilog\/dft_dft_Pipeline_DFT_Loop2.v",
      "impl\/verilog\/dft_dft_Pipeline_DFT_Loop3.v",
      "impl\/verilog\/dft_dft_Pipeline_DFT_Loop4.v",
      "impl\/verilog\/dft_dft_Pipeline_DFT_Loop5.v",
      "impl\/verilog\/dft_dft_Pipeline_DFT_Loop6.v",
      "impl\/verilog\/dft_dft_Pipeline_DFT_Loop7.v",
      "impl\/verilog\/dft_dft_Pipeline_DFT_Loop8.v",
      "impl\/verilog\/dft_dft_Pipeline_DFT_Loop9.v",
      "impl\/verilog\/dft_fadd_32ns_32ns_32_13_no_dsp_1.v",
      "impl\/verilog\/dft_faddfsub_32ns_32ns_32_13_no_dsp_1.v",
      "impl\/verilog\/dft_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/dft_fmul_32ns_32ns_32_8_max_dsp_1.v",
      "impl\/verilog\/dft_fsub_32ns_32ns_32_13_no_dsp_1.v",
      "impl\/verilog\/dft_regslice_both.v",
      "impl\/verilog\/dft_W_imag_ROM_AUTO_1R.dat",
      "impl\/verilog\/dft_W_imag_ROM_AUTO_1R.v",
      "impl\/verilog\/dft_W_real_ROM_AUTO_1R.dat",
      "impl\/verilog\/dft_W_real_ROM_AUTO_1R.v",
      "impl\/verilog\/dft.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/dft_v1_0\/data\/dft.mdd",
      "impl\/misc\/drivers\/dft_v1_0\/data\/dft.tcl",
      "impl\/misc\/drivers\/dft_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/dft_v1_0\/src\/xdft.c",
      "impl\/misc\/drivers\/dft_v1_0\/src\/xdft.h",
      "impl\/misc\/drivers\/dft_v1_0\/src\/xdft_hw.h",
      "impl\/misc\/drivers\/dft_v1_0\/src\/xdft_linux.c",
      "impl\/misc\/drivers\/dft_v1_0\/src\/xdft_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/dft_fadd_32ns_32ns_32_13_no_dsp_1_ip.tcl",
      "impl\/misc\/dft_faddfsub_32ns_32ns_32_13_no_dsp_1_ip.tcl",
      "impl\/misc\/dft_fmul_32ns_32ns_32_8_max_dsp_1_ip.tcl",
      "impl\/misc\/dft_fsub_32ns_32ns_32_13_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": "..\/kernel.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/dft.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "dft_fadd_32ns_32ns_32_13_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 11 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name dft_fadd_32ns_32ns_32_13_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "dft_faddfsub_32ns_32ns_32_13_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 11 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name dft_faddfsub_32ns_32ns_32_13_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "dft_fmul_32ns_32ns_32_8_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 6 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name dft_fmul_32ns_32ns_32_8_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "dft_fsub_32ns_32ns_32_13_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 11 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name dft_fsub_32ns_32ns_32_13_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "12",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "memories": {
        "OUT_R_0": {
          "offset": "1024",
          "range": "1024"
        },
        "OUT_I_0": {
          "offset": "2048",
          "range": "1024"
        }
      },
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "1",
              "name": "AP_CONTINUE",
              "access": "R",
              "description": "Control signal Register for 'ap_continue'."
            },
            {
              "offset": "5",
              "width": "2",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "R",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "R",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "1024",
          "argName": "OUT_R"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "2048",
          "argName": "OUT_I"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:X_R:X_I",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "X_R": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "X_R_",
      "ports": [
        "X_R_TDATA",
        "X_R_TREADY",
        "X_R_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "X_R"
        }]
    },
    "X_I": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "X_I_",
      "ports": [
        "X_I_TDATA",
        "X_I_TREADY",
        "X_I_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "X_I"
        }]
    },
    "OUT_R_1_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"OUT_R_1_address0": "DATA"},
      "ports": ["OUT_R_1_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "OUT_R"
        }]
    },
    "OUT_R_1_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"OUT_R_1_d0": "DATA"},
      "ports": ["OUT_R_1_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "OUT_R"
        }]
    },
    "OUT_R_1_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"OUT_R_1_address1": "DATA"},
      "ports": ["OUT_R_1_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "OUT_R"
        }]
    },
    "OUT_R_1_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"OUT_R_1_d1": "DATA"},
      "ports": ["OUT_R_1_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "OUT_R"
        }]
    },
    "OUT_R_2_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"OUT_R_2_address0": "DATA"},
      "ports": ["OUT_R_2_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "OUT_R"
        }]
    },
    "OUT_R_2_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"OUT_R_2_d0": "DATA"},
      "ports": ["OUT_R_2_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "OUT_R"
        }]
    },
    "OUT_R_2_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"OUT_R_2_address1": "DATA"},
      "ports": ["OUT_R_2_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "OUT_R"
        }]
    },
    "OUT_R_2_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"OUT_R_2_d1": "DATA"},
      "ports": ["OUT_R_2_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "OUT_R"
        }]
    },
    "OUT_R_3_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"OUT_R_3_address0": "DATA"},
      "ports": ["OUT_R_3_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "OUT_R"
        }]
    },
    "OUT_R_3_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"OUT_R_3_d0": "DATA"},
      "ports": ["OUT_R_3_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "OUT_R"
        }]
    },
    "OUT_R_3_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"OUT_R_3_address1": "DATA"},
      "ports": ["OUT_R_3_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "OUT_R"
        }]
    },
    "OUT_R_3_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"OUT_R_3_d1": "DATA"},
      "ports": ["OUT_R_3_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "OUT_R"
        }]
    },
    "OUT_I_1_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"OUT_I_1_address0": "DATA"},
      "ports": ["OUT_I_1_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "OUT_I"
        }]
    },
    "OUT_I_1_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"OUT_I_1_d0": "DATA"},
      "ports": ["OUT_I_1_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "OUT_I"
        }]
    },
    "OUT_I_1_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"OUT_I_1_address1": "DATA"},
      "ports": ["OUT_I_1_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "OUT_I"
        }]
    },
    "OUT_I_1_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"OUT_I_1_d1": "DATA"},
      "ports": ["OUT_I_1_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "OUT_I"
        }]
    },
    "OUT_I_2_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"OUT_I_2_address0": "DATA"},
      "ports": ["OUT_I_2_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "OUT_I"
        }]
    },
    "OUT_I_2_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"OUT_I_2_d0": "DATA"},
      "ports": ["OUT_I_2_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "OUT_I"
        }]
    },
    "OUT_I_2_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"OUT_I_2_address1": "DATA"},
      "ports": ["OUT_I_2_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "OUT_I"
        }]
    },
    "OUT_I_2_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"OUT_I_2_d1": "DATA"},
      "ports": ["OUT_I_2_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "OUT_I"
        }]
    },
    "OUT_I_3_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"OUT_I_3_address0": "DATA"},
      "ports": ["OUT_I_3_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "OUT_I"
        }]
    },
    "OUT_I_3_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"OUT_I_3_d0": "DATA"},
      "ports": ["OUT_I_3_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "OUT_I"
        }]
    },
    "OUT_I_3_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"OUT_I_3_address1": "DATA"},
      "ports": ["OUT_I_3_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "OUT_I"
        }]
    },
    "OUT_I_3_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"OUT_I_3_d1": "DATA"},
      "ports": ["OUT_I_3_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "OUT_I"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "12"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "12"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "X_R_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "X_R_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "X_R_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "X_I_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "X_I_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "X_I_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "OUT_R_1_address0": {
      "dir": "out",
      "width": "8"
    },
    "OUT_R_1_ce0": {
      "dir": "out",
      "width": "1"
    },
    "OUT_R_1_we0": {
      "dir": "out",
      "width": "1"
    },
    "OUT_R_1_d0": {
      "dir": "out",
      "width": "32"
    },
    "OUT_R_1_address1": {
      "dir": "out",
      "width": "8"
    },
    "OUT_R_1_ce1": {
      "dir": "out",
      "width": "1"
    },
    "OUT_R_1_we1": {
      "dir": "out",
      "width": "1"
    },
    "OUT_R_1_d1": {
      "dir": "out",
      "width": "32"
    },
    "OUT_R_2_address0": {
      "dir": "out",
      "width": "8"
    },
    "OUT_R_2_ce0": {
      "dir": "out",
      "width": "1"
    },
    "OUT_R_2_we0": {
      "dir": "out",
      "width": "1"
    },
    "OUT_R_2_d0": {
      "dir": "out",
      "width": "32"
    },
    "OUT_R_2_address1": {
      "dir": "out",
      "width": "8"
    },
    "OUT_R_2_ce1": {
      "dir": "out",
      "width": "1"
    },
    "OUT_R_2_we1": {
      "dir": "out",
      "width": "1"
    },
    "OUT_R_2_d1": {
      "dir": "out",
      "width": "32"
    },
    "OUT_R_3_address0": {
      "dir": "out",
      "width": "8"
    },
    "OUT_R_3_ce0": {
      "dir": "out",
      "width": "1"
    },
    "OUT_R_3_we0": {
      "dir": "out",
      "width": "1"
    },
    "OUT_R_3_d0": {
      "dir": "out",
      "width": "32"
    },
    "OUT_R_3_address1": {
      "dir": "out",
      "width": "8"
    },
    "OUT_R_3_ce1": {
      "dir": "out",
      "width": "1"
    },
    "OUT_R_3_we1": {
      "dir": "out",
      "width": "1"
    },
    "OUT_R_3_d1": {
      "dir": "out",
      "width": "32"
    },
    "OUT_I_1_address0": {
      "dir": "out",
      "width": "8"
    },
    "OUT_I_1_ce0": {
      "dir": "out",
      "width": "1"
    },
    "OUT_I_1_we0": {
      "dir": "out",
      "width": "1"
    },
    "OUT_I_1_d0": {
      "dir": "out",
      "width": "32"
    },
    "OUT_I_1_address1": {
      "dir": "out",
      "width": "8"
    },
    "OUT_I_1_ce1": {
      "dir": "out",
      "width": "1"
    },
    "OUT_I_1_we1": {
      "dir": "out",
      "width": "1"
    },
    "OUT_I_1_d1": {
      "dir": "out",
      "width": "32"
    },
    "OUT_I_2_address0": {
      "dir": "out",
      "width": "8"
    },
    "OUT_I_2_ce0": {
      "dir": "out",
      "width": "1"
    },
    "OUT_I_2_we0": {
      "dir": "out",
      "width": "1"
    },
    "OUT_I_2_d0": {
      "dir": "out",
      "width": "32"
    },
    "OUT_I_2_address1": {
      "dir": "out",
      "width": "8"
    },
    "OUT_I_2_ce1": {
      "dir": "out",
      "width": "1"
    },
    "OUT_I_2_we1": {
      "dir": "out",
      "width": "1"
    },
    "OUT_I_2_d1": {
      "dir": "out",
      "width": "32"
    },
    "OUT_I_3_address0": {
      "dir": "out",
      "width": "8"
    },
    "OUT_I_3_ce0": {
      "dir": "out",
      "width": "1"
    },
    "OUT_I_3_we0": {
      "dir": "out",
      "width": "1"
    },
    "OUT_I_3_d0": {
      "dir": "out",
      "width": "32"
    },
    "OUT_I_3_address1": {
      "dir": "out",
      "width": "8"
    },
    "OUT_I_3_ce1": {
      "dir": "out",
      "width": "1"
    },
    "OUT_I_3_we1": {
      "dir": "out",
      "width": "1"
    },
    "OUT_I_3_d1": {
      "dir": "out",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "dft",
      "Instances": [
        {
          "ModuleName": "dft_Pipeline_All_Loop",
          "InstanceName": "grp_dft_Pipeline_All_Loop_fu_152"
        },
        {
          "ModuleName": "dft_Pipeline_DFT_Loop",
          "InstanceName": "grp_dft_Pipeline_DFT_Loop_fu_168"
        },
        {
          "ModuleName": "dft_Pipeline_DFT_Loop1",
          "InstanceName": "grp_dft_Pipeline_DFT_Loop1_fu_188"
        },
        {
          "ModuleName": "dft_Pipeline_DFT_Loop2",
          "InstanceName": "grp_dft_Pipeline_DFT_Loop2_fu_208"
        },
        {
          "ModuleName": "dft_Pipeline_DFT_Loop3",
          "InstanceName": "grp_dft_Pipeline_DFT_Loop3_fu_228"
        },
        {
          "ModuleName": "dft_Pipeline_DFT_Loop4",
          "InstanceName": "grp_dft_Pipeline_DFT_Loop4_fu_252"
        },
        {
          "ModuleName": "dft_Pipeline_DFT_Loop5",
          "InstanceName": "grp_dft_Pipeline_DFT_Loop5_fu_276"
        },
        {
          "ModuleName": "dft_Pipeline_DFT_Loop6",
          "InstanceName": "grp_dft_Pipeline_DFT_Loop6_fu_300"
        },
        {
          "ModuleName": "dft_Pipeline_DFT_Loop7",
          "InstanceName": "grp_dft_Pipeline_DFT_Loop7_fu_324"
        },
        {
          "ModuleName": "dft_Pipeline_DFT_Loop8",
          "InstanceName": "grp_dft_Pipeline_DFT_Loop8_fu_348"
        },
        {
          "ModuleName": "dft_Pipeline_DFT_Loop9",
          "InstanceName": "grp_dft_Pipeline_DFT_Loop9_fu_372"
        }
      ]
    },
    "Info": {
      "dft_Pipeline_All_Loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dft_Pipeline_DFT_Loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dft_Pipeline_DFT_Loop1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dft_Pipeline_DFT_Loop2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dft_Pipeline_DFT_Loop3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dft_Pipeline_DFT_Loop4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dft_Pipeline_DFT_Loop5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dft_Pipeline_DFT_Loop6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dft_Pipeline_DFT_Loop7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dft_Pipeline_DFT_Loop8": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dft_Pipeline_DFT_Loop9": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dft": {
        "FunctionProtocol": "ap_ctrl_chain",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "dft_Pipeline_All_Loop": {
        "Latency": {
          "LatencyBest": "1026",
          "LatencyAvg": "1026",
          "LatencyWorst": "1026",
          "PipelineII": "1026",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.34",
          "Uncertainty": "0.00",
          "Estimate": "3.254"
        },
        "Loops": [{
            "Name": "All_Loop",
            "TripCount": "1024",
            "Latency": "1024",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "99",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "97",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dft_Pipeline_DFT_Loop": {
        "Latency": {
          "LatencyBest": "165",
          "LatencyAvg": "165",
          "LatencyWorst": "165",
          "PipelineII": "165",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.34",
          "Uncertainty": "0.00",
          "Estimate": "3.254"
        },
        "Loops": [{
            "Name": "DFT_Loop",
            "TripCount": "128",
            "Latency": "163",
            "PipelineII": "1",
            "PipelineDepth": "37"
          }],
        "Area": {
          "FF": "2284",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "399",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dft_Pipeline_DFT_Loop1": {
        "Latency": {
          "LatencyBest": "167",
          "LatencyAvg": "167",
          "LatencyWorst": "167",
          "PipelineII": "167",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.34",
          "Uncertainty": "0.00",
          "Estimate": "3.254"
        },
        "Loops": [{
            "Name": "DFT_Loop",
            "TripCount": "128",
            "Latency": "165",
            "PipelineII": "1",
            "PipelineDepth": "39"
          }],
        "Area": {
          "FF": "2728",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "720",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dft_Pipeline_DFT_Loop2": {
        "Latency": {
          "LatencyBest": "168",
          "LatencyAvg": "168",
          "LatencyWorst": "168",
          "PipelineII": "168",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.34",
          "Uncertainty": "0.00",
          "Estimate": "3.254"
        },
        "Loops": [{
            "Name": "DFT_Loop",
            "TripCount": "128",
            "Latency": "166",
            "PipelineII": "1",
            "PipelineDepth": "40"
          }],
        "Area": {
          "FF": "3128",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "766",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dft_Pipeline_DFT_Loop3": {
        "Latency": {
          "LatencyBest": "168",
          "LatencyAvg": "168",
          "LatencyWorst": "168",
          "PipelineII": "168",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.34",
          "Uncertainty": "0.00",
          "Estimate": "3.254"
        },
        "Loops": [{
            "Name": "DFT_Loop",
            "TripCount": "128",
            "Latency": "166",
            "PipelineII": "1",
            "PipelineDepth": "40"
          }],
        "Area": {
          "FF": "3342",
          "AVAIL_FF": "106400",
          "UTIL_FF": "3",
          "LUT": "597",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dft_Pipeline_DFT_Loop4": {
        "Latency": {
          "LatencyBest": "168",
          "LatencyAvg": "168",
          "LatencyWorst": "168",
          "PipelineII": "168",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.34",
          "Uncertainty": "0.00",
          "Estimate": "3.254"
        },
        "Loops": [{
            "Name": "DFT_Loop",
            "TripCount": "128",
            "Latency": "166",
            "PipelineII": "1",
            "PipelineDepth": "40"
          }],
        "Area": {
          "FF": "3344",
          "AVAIL_FF": "106400",
          "UTIL_FF": "3",
          "LUT": "600",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dft_Pipeline_DFT_Loop5": {
        "Latency": {
          "LatencyBest": "168",
          "LatencyAvg": "168",
          "LatencyWorst": "168",
          "PipelineII": "168",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.34",
          "Uncertainty": "0.00",
          "Estimate": "3.254"
        },
        "Loops": [{
            "Name": "DFT_Loop",
            "TripCount": "128",
            "Latency": "166",
            "PipelineII": "1",
            "PipelineDepth": "40"
          }],
        "Area": {
          "FF": "3346",
          "AVAIL_FF": "106400",
          "UTIL_FF": "3",
          "LUT": "603",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dft_Pipeline_DFT_Loop6": {
        "Latency": {
          "LatencyBest": "168",
          "LatencyAvg": "168",
          "LatencyWorst": "168",
          "PipelineII": "168",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.34",
          "Uncertainty": "0.00",
          "Estimate": "3.254"
        },
        "Loops": [{
            "Name": "DFT_Loop",
            "TripCount": "128",
            "Latency": "166",
            "PipelineII": "1",
            "PipelineDepth": "40"
          }],
        "Area": {
          "FF": "3348",
          "AVAIL_FF": "106400",
          "UTIL_FF": "3",
          "LUT": "606",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dft_Pipeline_DFT_Loop7": {
        "Latency": {
          "LatencyBest": "168",
          "LatencyAvg": "168",
          "LatencyWorst": "168",
          "PipelineII": "168",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.34",
          "Uncertainty": "0.00",
          "Estimate": "3.254"
        },
        "Loops": [{
            "Name": "DFT_Loop",
            "TripCount": "128",
            "Latency": "166",
            "PipelineII": "1",
            "PipelineDepth": "40"
          }],
        "Area": {
          "FF": "3350",
          "AVAIL_FF": "106400",
          "UTIL_FF": "3",
          "LUT": "609",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dft_Pipeline_DFT_Loop8": {
        "Latency": {
          "LatencyBest": "168",
          "LatencyAvg": "168",
          "LatencyWorst": "168",
          "PipelineII": "168",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.34",
          "Uncertainty": "0.00",
          "Estimate": "3.254"
        },
        "Loops": [{
            "Name": "DFT_Loop",
            "TripCount": "128",
            "Latency": "166",
            "PipelineII": "1",
            "PipelineDepth": "40"
          }],
        "Area": {
          "FF": "3352",
          "AVAIL_FF": "106400",
          "UTIL_FF": "3",
          "LUT": "612",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dft_Pipeline_DFT_Loop9": {
        "Latency": {
          "LatencyBest": "295",
          "LatencyAvg": "295",
          "LatencyWorst": "295",
          "PipelineII": "295",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.34",
          "Uncertainty": "0.00",
          "Estimate": "3.319"
        },
        "Loops": [{
            "Name": "DFT_Loop",
            "TripCount": "128",
            "Latency": "293",
            "PipelineII": "2",
            "PipelineDepth": "40"
          }],
        "Area": {
          "FF": "2364",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "1023",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dft": {
        "Latency": {
          "LatencyBest": "2851",
          "LatencyAvg": "2851",
          "LatencyWorst": "2851",
          "PipelineII": "2852",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.34",
          "Uncertainty": "0.00",
          "Estimate": "3.319"
        },
        "Area": {
          "BRAM_18K": "48",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "17",
          "DSP": "48",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "21",
          "FF": "48767",
          "AVAIL_FF": "106400",
          "UTIL_FF": "45",
          "LUT": "39054",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "73",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-11-13 21:43:56 +0800",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.1"
  }
}
