I0: io16_hw_output_stencil_clkwrk_0_op_hcompute_hw_output_stencil_write_0
i1: io1_hw_output_stencil_clkwrk_0_op_hcompute_hw_output_stencil_write_valid
I2: io16_hw_output_stencil_clkwrk_1_op_hcompute_hw_output_stencil_1_write_0
i3: io1_hw_output_stencil_clkwrk_1_op_hcompute_hw_output_stencil_1_write_valid
I4: io16_hw_output_stencil_clkwrk_2_op_hcompute_hw_output_stencil_2_write_0
i5: io1_hw_output_stencil_clkwrk_2_op_hcompute_hw_output_stencil_2_write_valid
m6: b_b_stencil$ub_b_b_stencil_bank_4_garnet
m7: b_b_stencil$ub_b_b_stencil_bank_5_garnet
p8: op_hcompute_denoised_1_stencil$inner_compute$umax_hw_input_global_wrapper_stencil_2_328_329_tree$opN_1$_join$max_mux_i3816_i812
p9: op_hcompute_denoised_1_stencil$inner_compute$umax_hw_input_global_wrapper_stencil_2_328_329_tree$opN_0$_join$max_mux_i3820_i812
p10: op_hcompute_denoised_1_stencil$inner_compute$umax_hw_input_global_wrapper_stencil_2_328_329_tree$_join$max_mux_i3822_i812
p11: op_hcompute_denoised_1_stencil$inner_compute$umin_hw_input_global_wrapper_stencil_1_329_330$min_mux_i3825_i2192
r12: denoised_1_stencil$d_reg__U3$reg0
r13: denoised_1_stencil$d_reg__U4$reg0
m14: denoised_1_stencil$ub_denoised_1_stencil_BANK_0_garnet
m15: g_gb_stencil$ub_g_gb_stencil_bank_10_garnet
m16: g_gb_stencil$ub_g_gb_stencil_bank_11_garnet
m17: g_gb_stencil$ub_g_gb_stencil_bank_8_garnet
m18: g_gb_stencil$ub_g_gb_stencil_bank_9_garnet
m19: g_gr_stencil$ub_g_gr_stencil_bank_10_garnet
m20: g_gr_stencil$ub_g_gr_stencil_bank_11_garnet
m21: g_gr_stencil$ub_g_gr_stencil_bank_8_garnet
m22: g_gr_stencil$ub_g_gr_stencil_bank_9_garnet
r23: hw_input_global_wrapper_stencil$d_reg__U14$reg0
r24: hw_input_global_wrapper_stencil$d_reg__U15$reg0
r25: hw_input_global_wrapper_stencil$d_reg__U16$reg0
r26: hw_input_global_wrapper_stencil$d_reg__U17$reg0
r27: hw_input_global_wrapper_stencil$d_reg__U18$reg0
r28: hw_input_global_wrapper_stencil$d_reg__U19$reg0
m29: hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_bank_2_garnet
p30: op_hcompute_demosaicked_1_stencil_2$inner_compute$add_b_b_stencil_1_b_b_stencil_2_965_i3552_i2231
p31: op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_965_966_967_i3554_i212
p32: op_hcompute_demosaicked_1_stencil_2$inner_compute$add_g_gb_stencil_13_g_gb_stencil_12_980_i3486_i2231
p33: op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_980_966_981_i3488_i212
p34: op_hcompute_demosaicked_1_stencil_2$inner_compute$add_g_gr_stencil_10_g_gr_stencil_12_982_i3482_i2231
p35: op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_982_966_983_i3484_i212
p36: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gr_stencil_10_g_gr_stencil_12_978$sub_i3496_i134
p37: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gr_stencil_10_g_gr_stencil_12_978$abs$mult_i3497_i1096
p38: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gr_stencil_10_g_gr_stencil_12_978$abs$is_pos_i3499_i2391
p39: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gr_stencil_10_g_gr_stencil_12_978$abs$out_mux_i3500_i1784
p40: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gb_stencil_12_g_gb_stencil_13_977$sub_i3490_i134
p41: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gb_stencil_12_g_gb_stencil_13_977$abs$mult_i3491_i1096
p42: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gb_stencil_12_g_gb_stencil_13_977$abs$is_pos_i3493_i2391
p43: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gb_stencil_12_g_gb_stencil_13_977$abs$out_mux_i3494_i1784
p44: op_hcompute_demosaicked_1_stencil_2$inner_compute$ult_977_978_979_i3501_i571
p45: op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_979_981_983_i3502_i1784
p46: op_hcompute_demosaicked_1_stencil_2$inner_compute$add_g_gb_stencil_11_g_gb_stencil_10_972_i3405_i2231
p47: op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_972_966_973_i3407_i212
p48: op_hcompute_demosaicked_1_stencil_2$inner_compute$add_g_gr_stencil_10_g_gr_stencil_11_974_i3401_i2231
p49: op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_974_966_975_i3403_i212
p50: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gr_stencil_11_g_gr_stencil_10_970$sub_i3415_i134
p51: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gr_stencil_11_g_gr_stencil_10_970$abs$mult_i3416_i1096
p52: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gr_stencil_11_g_gr_stencil_10_970$abs$is_pos_i3418_i2391
p53: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gr_stencil_11_g_gr_stencil_10_970$abs$out_mux_i3419_i1784
p54: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gb_stencil_10_g_gb_stencil_11_969$sub_i3409_i134
p55: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gb_stencil_10_g_gb_stencil_11_969$abs$mult_i3410_i1096
p56: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gb_stencil_10_g_gb_stencil_11_969$abs$is_pos_i3412_i2391
p57: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gb_stencil_10_g_gb_stencil_11_969$abs$out_mux_i3413_i1784
p58: op_hcompute_demosaicked_1_stencil_2$inner_compute$ult_969_970_971_i3420_i571
p59: op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_971_973_975_i3421_i1784
p60: op_hcompute_demosaicked_1_stencil_2$inner_compute$add_976_984_985_i3556_i2231
p61: op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_985_966_986_i3558_i212
p62: op_hcompute_demosaicked_1_stencil_2$inner_compute$sub_968_986_987_i3559_i1985
p63: op_hcompute_demosaicked_1_stencil_2$inner_compute$add_b_b_stencil_1_b_b_stencil_3_991_i3508_i2231
p64: op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_991_966_992_i3510_i212
p65: op_hcompute_demosaicked_1_stencil_2$inner_compute$add_g_gr_stencil_13_g_gr_stencil_10_996_i3463_i2231
p66: op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_996_966_997_i3465_i212
p67: op_hcompute_demosaicked_1_stencil_2$inner_compute$add_g_gb_stencil_13_g_gb_stencil_11_998_i3460_i2231
p68: op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_998_966_999_i3462_i212
p69: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gb_stencil_13_g_gb_stencil_11_994$sub_i3473_i134
p70: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gb_stencil_13_g_gb_stencil_11_994$abs$mult_i3474_i1096
p71: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gb_stencil_13_g_gb_stencil_11_994$abs$is_pos_i3476_i2391
p72: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gb_stencil_13_g_gb_stencil_11_994$abs$out_mux_i3477_i1784
p73: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gr_stencil_13_g_gr_stencil_10_993$sub_i3467_i134
p74: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gr_stencil_13_g_gr_stencil_10_993$abs$mult_i3468_i1096
p75: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gr_stencil_13_g_gr_stencil_10_993$abs$is_pos_i3470_i2391
p76: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gr_stencil_13_g_gr_stencil_10_993$abs$out_mux_i3471_i1784
p77: op_hcompute_demosaicked_1_stencil_2$inner_compute$ult_993_994_995_i3478_i571
p78: op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_995_997_999_i3479_i1784
p79: op_hcompute_demosaicked_1_stencil_2$inner_compute$add_g_gb_stencil_13_g_gb_stencil_14_1005_i3517_i2231
p80: op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_1005_966_1006_i3519_i212
p81: op_hcompute_demosaicked_1_stencil_2$inner_compute$add_g_gr_stencil_13_g_gr_stencil_14_1007_i3513_i2231
p82: op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_1007_966_1008_i3515_i212
p83: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gr_stencil_13_g_gr_stencil_14_1003$sub_i3527_i134
p84: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gr_stencil_13_g_gr_stencil_14_1003$abs$mult_i3528_i1096
p85: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gr_stencil_13_g_gr_stencil_14_1003$abs$is_pos_i3530_i2391
p86: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gr_stencil_13_g_gr_stencil_14_1003$abs$out_mux_i3531_i1784
p87: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gb_stencil_13_g_gb_stencil_14_1002$sub_i3521_i134
p88: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gb_stencil_13_g_gb_stencil_14_1002$abs$mult_i3522_i1096
p89: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gb_stencil_13_g_gb_stencil_14_1002$abs$is_pos_i3524_i2391
p90: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gb_stencil_13_g_gb_stencil_14_1002$abs$out_mux_i3525_i1784
p91: op_hcompute_demosaicked_1_stencil_2$inner_compute$ult_1002_1003_1004_i3532_i571
p92: op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_1004_1006_1008_i3533_i1784
p93: op_hcompute_demosaicked_1_stencil_2$inner_compute$add_1009_976_1010_i3534_i2231
p94: op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_1010_966_1011_i3536_i212
p95: op_hcompute_demosaicked_1_stencil_2$inner_compute$sub_1001_1011_1012_i3537_i1985
p96: op_hcompute_demosaicked_1_stencil_2$inner_compute$add_b_b_stencil_4_b_b_stencil_2_1013_i3456_i2231
p97: op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_1013_966_1014_i3458_i212
p98: op_hcompute_demosaicked_1_stencil_2$inner_compute$add_g_gb_stencil_11_g_gb_stencil_15_1019_i3428_i2231
p99: op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_1019_966_1020_i3430_i212
p100: op_hcompute_demosaicked_1_stencil_2$inner_compute$add_g_gr_stencil_13_g_gr_stencil_15_1021_i3424_i2231
p101: op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_1021_966_1022_i3426_i212
p102: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gr_stencil_15_g_gr_stencil_13_1017$sub_i3438_i134
p103: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gr_stencil_15_g_gr_stencil_13_1017$abs$mult_i3439_i1096
p104: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gr_stencil_15_g_gr_stencil_13_1017$abs$is_pos_i3441_i2391
p105: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gr_stencil_15_g_gr_stencil_13_1017$abs$out_mux_i3442_i1784
p106: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gb_stencil_11_g_gb_stencil_15_1016$sub_i3432_i134
p107: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gb_stencil_11_g_gb_stencil_15_1016$abs$mult_i3433_i1096
p108: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gb_stencil_11_g_gb_stencil_15_1016$abs$is_pos_i3435_i2391
p109: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gb_stencil_11_g_gb_stencil_15_1016$abs$out_mux_i3436_i1784
p110: op_hcompute_demosaicked_1_stencil_2$inner_compute$ult_1016_1017_1018_i3443_i571
p111: op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_1018_1020_1022_i3444_i1784
p112: op_hcompute_demosaicked_1_stencil_2$inner_compute$add_984_1023_1024_i3503_i2231
p113: op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_1024_966_1025_i3505_i212
p114: op_hcompute_demosaicked_1_stencil_2$inner_compute$sub_1015_1025_1026_i3506_i1985
p115: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_b_b_stencil_4_b_b_stencil_2_989$sub_i3545_i134
p116: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_b_b_stencil_4_b_b_stencil_2_989$abs$mult_i3546_i1096
p117: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_b_b_stencil_4_b_b_stencil_2_989$abs$is_pos_i3548_i2391
p118: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_b_b_stencil_4_b_b_stencil_2_989$abs$out_mux_i3549_i1784
p119: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_b_b_stencil_1_b_b_stencil_3_988$sub_i3539_i134
p120: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_b_b_stencil_1_b_b_stencil_3_988$abs$mult_i3540_i1096
p121: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_b_b_stencil_1_b_b_stencil_3_988$abs$is_pos_i3542_i2391
p122: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_b_b_stencil_1_b_b_stencil_3_988$abs$out_mux_i3543_i1784
p123: op_hcompute_demosaicked_1_stencil_2$inner_compute$ult_988_989_990_i3550_i571
p124: op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_990_1012_1026_i3551_i1784
p125: op_hcompute_demosaicked_1_stencil_2$inner_compute$and_demosaicked_1_s0_x_2_960_963_i3451_i371
p126: op_hcompute_demosaicked_1_stencil_2$inner_compute$eq_9630_964_i3453_i1135
p127: op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_964_987_1027_i3560_i1784
p128: op_hcompute_demosaicked_1_stencil_2$inner_compute$add_b_b_stencil_1_b_b_stencil_4_1029_i3394_i2231
p129: op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_1029_966_1030_i3396_i212
p130: op_hcompute_demosaicked_1_stencil_2$inner_compute$add_976_1023_1032_i3445_i2231
p131: op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_1032_966_1033_i3447_i212
p132: op_hcompute_demosaicked_1_stencil_2$inner_compute$sub_1031_1033_1034_i3448_i1985
p133: op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_964_b_b_stencil_1_1034_i3454_i1784
p134: op_hcompute_demosaicked_1_stencil_2$inner_compute$and_demosaicked_1_s0_y_2_960_961_i3563_i371
p135: op_hcompute_demosaicked_1_stencil_2$inner_compute$eq_9610_962_i3565_i1135
p136: op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_962_1028_1035_i3566_i1784
p137: op_hcompute_corrected_stencil$inner_compute$umin_demosaicked_1_stencil_3_1203_1211$min_mux_i2617_i2192
p138: op_hcompute_corrected_stencil$inner_compute$mult_middle_12127_1213_i2619_i1258
p139: op_hcompute_corrected_stencil$inner_compute$add_1214_1215_1216_tree$opN_1$_join_i2621_i2231
p140: op_hcompute_demosaicked_1_stencil$inner_compute$add_r_r_stencil_1_r_r_stencil_2_501_i2985_i2231
p141: op_hcompute_demosaicked_1_stencil$inner_compute$lshr_501_502_503_i2987_i212
p142: op_hcompute_demosaicked_1_stencil$inner_compute$add_g_gr_stencil_1_g_gr_stencil_3_516_i2913_i2231
p143: op_hcompute_demosaicked_1_stencil$inner_compute$lshr_516_502_517_i2915_i212
p144: op_hcompute_demosaicked_1_stencil$inner_compute$add_g_gb_stencil_3_g_gb_stencil_4_518_i2909_i2231
p145: op_hcompute_demosaicked_1_stencil$inner_compute$lshr_518_502_519_i2911_i212
p146: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gb_stencil_3_g_gb_stencil_4_514$sub_i2923_i134
p147: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gb_stencil_3_g_gb_stencil_4_514$abs$mult_i2924_i1096
p148: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gb_stencil_3_g_gb_stencil_4_514$abs$is_pos_i2926_i2391
p149: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gb_stencil_3_g_gb_stencil_4_514$abs$out_mux_i2927_i1784
p150: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gr_stencil_1_g_gr_stencil_3_513$sub_i2917_i134
p151: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gr_stencil_1_g_gr_stencil_3_513$abs$mult_i2918_i1096
p152: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gr_stencil_1_g_gr_stencil_3_513$abs$is_pos_i2920_i2391
p153: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gr_stencil_1_g_gr_stencil_3_513$abs$out_mux_i2921_i1784
p154: op_hcompute_demosaicked_1_stencil$inner_compute$ult_513_514_515_i2928_i571
p155: op_hcompute_demosaicked_1_stencil$inner_compute$mux_515_517_519_i2929_i1784
p156: op_hcompute_demosaicked_1_stencil$inner_compute$add_g_gr_stencil_2_g_gr_stencil_1_508_i2838_i2231
p157: op_hcompute_demosaicked_1_stencil$inner_compute$lshr_508_502_509_i2840_i212
p158: op_hcompute_demosaicked_1_stencil$inner_compute$add_g_gb_stencil_1_g_gb_stencil_2_510_i2832_i2231
p159: op_hcompute_demosaicked_1_stencil$inner_compute$lshr_510_502_511_i2834_i212
p160: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gb_stencil_1_g_gb_stencil_2_506$sub_i2848_i134
p161: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gb_stencil_1_g_gb_stencil_2_506$abs$mult_i2849_i1096
p162: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gb_stencil_1_g_gb_stencil_2_506$abs$is_pos_i2851_i2391
p163: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gb_stencil_1_g_gb_stencil_2_506$abs$out_mux_i2852_i1784
p164: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gr_stencil_2_g_gr_stencil_1_505$sub_i2842_i134
p165: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gr_stencil_2_g_gr_stencil_1_505$abs$mult_i2843_i1096
p166: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gr_stencil_2_g_gr_stencil_1_505$abs$is_pos_i2845_i2391
p167: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gr_stencil_2_g_gr_stencil_1_505$abs$out_mux_i2846_i1784
p168: op_hcompute_demosaicked_1_stencil$inner_compute$ult_505_506_507_i2853_i571
p169: op_hcompute_demosaicked_1_stencil$inner_compute$mux_507_509_511_i2854_i1784
p170: op_hcompute_demosaicked_1_stencil$inner_compute$add_512_520_521_i2989_i2231
p171: op_hcompute_demosaicked_1_stencil$inner_compute$lshr_521_502_522_i2991_i212
p172: op_hcompute_demosaicked_1_stencil$inner_compute$sub_504_522_523_i2992_i1985
p173: op_hcompute_demosaicked_1_stencil$inner_compute$and_demosaicked_1_s0_x_496_499_i2981_i371
p174: op_hcompute_demosaicked_1_stencil$inner_compute$eq_4990_500_i2983_i1135
p175: op_hcompute_demosaicked_1_stencil$inner_compute$mux_500_523_r_r_stencil_1_i2993_i1784
p176: op_hcompute_demosaicked_1_stencil$inner_compute$add_r_r_stencil_1_r_r_stencil_3_528_i2935_i2231
p177: op_hcompute_demosaicked_1_stencil$inner_compute$lshr_528_502_529_i2937_i212
p178: op_hcompute_demosaicked_1_stencil$inner_compute$add_g_gb_stencil_2_g_gb_stencil_4_533_i2890_i2231
p179: op_hcompute_demosaicked_1_stencil$inner_compute$lshr_533_502_534_i2892_i212
p180: op_hcompute_demosaicked_1_stencil$inner_compute$add_g_gr_stencil_1_g_gr_stencil_4_535_i2886_i2231
p181: op_hcompute_demosaicked_1_stencil$inner_compute$lshr_535_502_536_i2888_i212
p182: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gr_stencil_4_g_gr_stencil_1_531$sub_i2900_i134
p183: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gr_stencil_4_g_gr_stencil_1_531$abs$mult_i2901_i1096
p184: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gr_stencil_4_g_gr_stencil_1_531$abs$is_pos_i2903_i2391
p185: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gr_stencil_4_g_gr_stencil_1_531$abs$out_mux_i2904_i1784
p186: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gb_stencil_4_g_gb_stencil_2_530$sub_i2894_i134
p187: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gb_stencil_4_g_gb_stencil_2_530$abs$mult_i2895_i1096
p188: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gb_stencil_4_g_gb_stencil_2_530$abs$is_pos_i2897_i2391
p189: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gb_stencil_4_g_gb_stencil_2_530$abs$out_mux_i2898_i1784
p190: op_hcompute_demosaicked_1_stencil$inner_compute$ult_530_531_532_i2905_i571
p191: op_hcompute_demosaicked_1_stencil$inner_compute$mux_532_534_536_i2906_i1784
p192: op_hcompute_demosaicked_1_stencil$inner_compute$add_g_gr_stencil_4_g_gr_stencil_5_542_i2944_i2231
p193: op_hcompute_demosaicked_1_stencil$inner_compute$lshr_542_502_543_i2946_i212
p194: op_hcompute_demosaicked_1_stencil$inner_compute$add_g_gb_stencil_4_g_gb_stencil_5_544_i2940_i2231
p195: op_hcompute_demosaicked_1_stencil$inner_compute$lshr_544_502_545_i2942_i212
p196: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gb_stencil_4_g_gb_stencil_5_540$sub_i2954_i134
p197: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gb_stencil_4_g_gb_stencil_5_540$abs$mult_i2955_i1096
p198: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gb_stencil_4_g_gb_stencil_5_540$abs$is_pos_i2957_i2391
p199: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gb_stencil_4_g_gb_stencil_5_540$abs$out_mux_i2958_i1784
p200: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gr_stencil_4_g_gr_stencil_5_539$sub_i2948_i134
p201: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gr_stencil_4_g_gr_stencil_5_539$abs$mult_i2949_i1096
p202: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gr_stencil_4_g_gr_stencil_5_539$abs$is_pos_i2951_i2391
p203: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gr_stencil_4_g_gr_stencil_5_539$abs$out_mux_i2952_i1784
p204: op_hcompute_demosaicked_1_stencil$inner_compute$ult_539_540_541_i2959_i571
p205: op_hcompute_demosaicked_1_stencil$inner_compute$mux_541_543_545_i2960_i1784
p206: op_hcompute_demosaicked_1_stencil$inner_compute$add_546_512_547_i2961_i2231
p207: op_hcompute_demosaicked_1_stencil$inner_compute$lshr_547_502_548_i2963_i212
p208: op_hcompute_demosaicked_1_stencil$inner_compute$sub_538_548_549_i2964_i1985
p209: op_hcompute_demosaicked_1_stencil$inner_compute$add_r_r_stencil_2_r_r_stencil_4_550_i2883_i2231
p210: op_hcompute_demosaicked_1_stencil$inner_compute$lshr_550_502_551_i2885_i212
p211: op_hcompute_demosaicked_1_stencil$inner_compute$add_g_gr_stencil_4_g_gr_stencil_6_556_i2861_i2231
p212: op_hcompute_demosaicked_1_stencil$inner_compute$lshr_556_502_557_i2863_i212
p213: op_hcompute_demosaicked_1_stencil$inner_compute$add_g_gb_stencil_2_g_gb_stencil_6_558_i2856_i2231
p214: op_hcompute_demosaicked_1_stencil$inner_compute$lshr_558_502_559_i2858_i212
p215: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gb_stencil_2_g_gb_stencil_6_554$sub_i2871_i134
p216: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gb_stencil_2_g_gb_stencil_6_554$abs$mult_i2872_i1096
p217: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gb_stencil_2_g_gb_stencil_6_554$abs$is_pos_i2874_i2391
p218: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gb_stencil_2_g_gb_stencil_6_554$abs$out_mux_i2875_i1784
p219: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gr_stencil_6_g_gr_stencil_4_553$sub_i2865_i134
p220: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gr_stencil_6_g_gr_stencil_4_553$abs$mult_i2866_i1096
p221: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gr_stencil_6_g_gr_stencil_4_553$abs$is_pos_i2868_i2391
p222: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gr_stencil_6_g_gr_stencil_4_553$abs$out_mux_i2869_i1784
p223: op_hcompute_demosaicked_1_stencil$inner_compute$ult_553_554_555_i2876_i571
p224: op_hcompute_demosaicked_1_stencil$inner_compute$mux_555_557_559_i2877_i1784
p225: op_hcompute_demosaicked_1_stencil$inner_compute$add_520_560_561_i2930_i2231
p226: op_hcompute_demosaicked_1_stencil$inner_compute$lshr_561_502_562_i2932_i212
p227: op_hcompute_demosaicked_1_stencil$inner_compute$sub_552_562_563_i2933_i1985
p228: op_hcompute_demosaicked_1_stencil$inner_compute$absd_r_r_stencil_2_r_r_stencil_4_526$sub_i2972_i134
p229: op_hcompute_demosaicked_1_stencil$inner_compute$absd_r_r_stencil_2_r_r_stencil_4_526$abs$mult_i2973_i1096
p230: op_hcompute_demosaicked_1_stencil$inner_compute$absd_r_r_stencil_2_r_r_stencil_4_526$abs$is_pos_i2975_i2391
p231: op_hcompute_demosaicked_1_stencil$inner_compute$absd_r_r_stencil_2_r_r_stencil_4_526$abs$out_mux_i2976_i1784
p232: op_hcompute_demosaicked_1_stencil$inner_compute$absd_r_r_stencil_1_r_r_stencil_3_525$sub_i2966_i134
p233: op_hcompute_demosaicked_1_stencil$inner_compute$absd_r_r_stencil_1_r_r_stencil_3_525$abs$mult_i2967_i1096
p234: op_hcompute_demosaicked_1_stencil$inner_compute$absd_r_r_stencil_1_r_r_stencil_3_525$abs$is_pos_i2969_i2391
p235: op_hcompute_demosaicked_1_stencil$inner_compute$absd_r_r_stencil_1_r_r_stencil_3_525$abs$out_mux_i2970_i1784
p236: op_hcompute_demosaicked_1_stencil$inner_compute$ult_525_526_527_i2977_i571
p237: op_hcompute_demosaicked_1_stencil$inner_compute$mux_527_549_563_i2978_i1784
p238: op_hcompute_demosaicked_1_stencil$inner_compute$add_r_r_stencil_1_r_r_stencil_4_565_i2827_i2231
p239: op_hcompute_demosaicked_1_stencil$inner_compute$lshr_565_502_566_i2829_i212
p240: op_hcompute_demosaicked_1_stencil$inner_compute$add_512_560_568_i2878_i2231
p241: op_hcompute_demosaicked_1_stencil$inner_compute$lshr_568_502_569_i2880_i212
p242: op_hcompute_demosaicked_1_stencil$inner_compute$sub_567_569_570_i2881_i1985
p243: op_hcompute_demosaicked_1_stencil$inner_compute$mux_500_564_570_i2984_i1784
p244: op_hcompute_demosaicked_1_stencil$inner_compute$and_demosaicked_1_s0_y_496_497_i2996_i371
p245: op_hcompute_demosaicked_1_stencil$inner_compute$eq_4970_498_i2998_i1135
p246: op_hcompute_demosaicked_1_stencil$inner_compute$mux_498_524_571_i2999_i1784
p247: op_hcompute_corrected_stencil$inner_compute$umin_demosaicked_1_stencil_1_1203_1204$min_mux_i2604_i2192
p248: op_hcompute_corrected_stencil$inner_compute$mult_middle_1205549_1206_i2606_i1258
p249: op_hcompute_demosaicked_1_stencil_1$inner_compute$add_g_gr_stencil_8_g_gr_stencil_7_767_i3282_i2231
p250: op_hcompute_demosaicked_1_stencil_1$inner_compute$lshr_767_768_769_i3284_i212
p251: op_hcompute_demosaicked_1_stencil_1$inner_compute$add_g_gb_stencil_7_g_gb_stencil_8_770_i3278_i2231
p252: op_hcompute_demosaicked_1_stencil_1$inner_compute$lshr_770_768_771_i3280_i212
p253: op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_g_gb_stencil_7_g_gb_stencil_8_765$sub_i3292_i134
p254: op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_g_gb_stencil_7_g_gb_stencil_8_765$abs$mult_i3293_i1096
p255: op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_g_gb_stencil_7_g_gb_stencil_8_765$abs$is_pos_i3295_i2391
p256: op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_g_gb_stencil_7_g_gb_stencil_8_765$abs$out_mux_i3296_i1784
p257: op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_g_gr_stencil_8_g_gr_stencil_7_764$sub_i3286_i134
p258: op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_g_gr_stencil_8_g_gr_stencil_7_764$abs$mult_i3287_i1096
p259: op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_g_gr_stencil_8_g_gr_stencil_7_764$abs$is_pos_i3289_i2391
p260: op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_g_gr_stencil_8_g_gr_stencil_7_764$abs$out_mux_i3290_i1784
p261: op_hcompute_demosaicked_1_stencil_1$inner_compute$ult_764_765_766_i3297_i571
p262: op_hcompute_demosaicked_1_stencil_1$inner_compute$mux_766_769_771_i3298_i1784
p263: op_hcompute_demosaicked_1_stencil_1$inner_compute$and_demosaicked_1_s0_x_1_759_762_i3273_i371
p264: op_hcompute_demosaicked_1_stencil_1$inner_compute$eq_7620_763_i3275_i1135
p265: op_hcompute_demosaicked_1_stencil_1$inner_compute$mux_763_g_gr_stencil_7_772_i3299_i1784
p266: op_hcompute_demosaicked_1_stencil_1$inner_compute$add_g_gb_stencil_8_g_gb_stencil_9_777_i3254_i2231
p267: op_hcompute_demosaicked_1_stencil_1$inner_compute$lshr_777_768_778_i3256_i212
p268: op_hcompute_demosaicked_1_stencil_1$inner_compute$add_g_gr_stencil_7_g_gr_stencil_9_779_i3250_i2231
p269: op_hcompute_demosaicked_1_stencil_1$inner_compute$lshr_779_768_780_i3252_i212
p270: op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_g_gr_stencil_9_g_gr_stencil_7_775$sub_i3264_i134
p271: op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_g_gr_stencil_9_g_gr_stencil_7_775$abs$mult_i3265_i1096
p272: op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_g_gr_stencil_9_g_gr_stencil_7_775$abs$is_pos_i3267_i2391
p273: op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_g_gr_stencil_9_g_gr_stencil_7_775$abs$out_mux_i3268_i1784
p274: op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_g_gb_stencil_9_g_gb_stencil_8_774$sub_i3258_i134
p275: op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_g_gb_stencil_9_g_gb_stencil_8_774$abs$mult_i3259_i1096
p276: op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_g_gb_stencil_9_g_gb_stencil_8_774$abs$is_pos_i3261_i2391
p277: op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_g_gb_stencil_9_g_gb_stencil_8_774$abs$out_mux_i3262_i1784
p278: op_hcompute_demosaicked_1_stencil_1$inner_compute$ult_774_775_776_i3269_i571
p279: op_hcompute_demosaicked_1_stencil_1$inner_compute$mux_776_778_780_i3270_i1784
p280: op_hcompute_demosaicked_1_stencil_1$inner_compute$mux_763_781_g_gb_stencil_8_i3276_i1784
p281: op_hcompute_demosaicked_1_stencil_1$inner_compute$and_demosaicked_1_s0_y_1_759_760_i3302_i371
p282: op_hcompute_demosaicked_1_stencil_1$inner_compute$eq_7600_761_i3304_i1135
p283: op_hcompute_demosaicked_1_stencil_1$inner_compute$mux_761_773_782_i3305_i1784
p284: op_hcompute_corrected_stencil$inner_compute$umin_demosaicked_1_stencil_2_1203_1207$min_mux_i2610_i2192
p285: op_hcompute_corrected_stencil$inner_compute$mult_middle_1208n103_1209_i2612_i1258
p286: op_hcompute_corrected_stencil$inner_compute$add_1214_1215_1216_tree$_join_i2622_i1176
p287: op_hcompute_curved_stencil$inner_compute$smax_3410_3411_3412$max_mux_i2763_i1301
p288: op_hcompute_curved_stencil$inner_compute$i2770_i2771_i292
m289: op_hcompute_curved_stencil$inner_compute$rom_curvea0_garnet
p290: op_hcompute_corrected_stencil_1$inner_compute$umin_demosaicked_1_stencil_6_1260_1268$min_mux_i2669_i2192
p291: op_hcompute_corrected_stencil_1$inner_compute$mult_middle_126962_1270_i2671_i1258
p292: op_hcompute_corrected_stencil_1$inner_compute$add_1271_1272_1273_tree$opN_1$_join_i2673_i2231
p293: op_hcompute_corrected_stencil_1$inner_compute$umin_demosaicked_1_stencil_4_1260_1261$min_mux_i2656_i2192
p294: op_hcompute_corrected_stencil_1$inner_compute$mult_middle_1262n96_1263_i2658_i1258
p295: op_hcompute_corrected_stencil_1$inner_compute$umin_demosaicked_1_stencil_5_1260_1264$min_mux_i2662_i2192
p296: op_hcompute_corrected_stencil_1$inner_compute$mult_middle_1265373_1266_i2664_i1258
p297: op_hcompute_corrected_stencil_1$inner_compute$add_1271_1272_1273_tree$_join_i2674_i1176
p298: op_hcompute_curved_stencil_1$inner_compute$smax_4455_4456_4457$max_mux_i2785_i1301
p299: op_hcompute_curved_stencil_1$inner_compute$i2792_i2793_i292
m300: op_hcompute_curved_stencil_1$inner_compute$rom_curvea0$1_garnet
p301: op_hcompute_corrected_stencil_2$inner_compute$umin_demosaicked_1_stencil_9_1317_1325$min_mux_i2721_i2192
p302: op_hcompute_corrected_stencil_2$inner_compute$mult_middle_1326883_1327_i2723_i1258
p303: op_hcompute_corrected_stencil_2$inner_compute$add_1328_1329_1330_tree$opN_1$_join_i2725_i2231
p304: op_hcompute_corrected_stencil_2$inner_compute$umin_demosaicked_1_stencil_7_1317_1318$min_mux_i2708_i2192
p305: op_hcompute_corrected_stencil_2$inner_compute$mult_middle_1319n31_1320_i2710_i1258
p306: op_hcompute_corrected_stencil_2$inner_compute$umin_demosaicked_1_stencil_8_1317_1321$min_mux_i2714_i2192
p307: op_hcompute_corrected_stencil_2$inner_compute$mult_middle_1322n261_1323_i2716_i1258
p308: op_hcompute_corrected_stencil_2$inner_compute$add_1328_1329_1330_tree$_join_i2726_i1176
p309: op_hcompute_curved_stencil_2$inner_compute$smax_5500_5501_5502$max_mux_i2807_i1301
p310: op_hcompute_curved_stencil_2$inner_compute$i2814_i2815_i292
m311: op_hcompute_curved_stencil_2$inner_compute$rom_curvea0$2_garnet
m312: op_hcompute_demosaicked_1_stencil_1_port_controller$op_hcompute_demosaicked_1_stencil_1_port_controller_Counter_1_garnet
m313: op_hcompute_demosaicked_1_stencil_1_port_controller$op_hcompute_demosaicked_1_stencil_1_port_controller_Counter_2_garnet
m314: op_hcompute_demosaicked_1_stencil_2_port_controller$op_hcompute_demosaicked_1_stencil_2_port_controller_Counter_1_garnet
m315: op_hcompute_demosaicked_1_stencil_2_port_controller$op_hcompute_demosaicked_1_stencil_2_port_controller_Counter_2_garnet
m316: op_hcompute_demosaicked_1_stencil_port_controller$op_hcompute_demosaicked_1_stencil_port_controller_Counter_1_garnet
m317: op_hcompute_demosaicked_1_stencil_port_controller$op_hcompute_demosaicked_1_stencil_port_controller_Counter_2_garnet
m318: op_hcompute_hw_output_stencil_1_port_controller_garnet
m319: op_hcompute_hw_output_stencil_2_port_controller_garnet
m320: op_hcompute_hw_output_stencil_port_controller_garnet
m321: r_r_stencil$ub_r_r_stencil_bank_4_garnet
m322: r_r_stencil$ub_r_r_stencil_bank_5_garnet
r323: io16_hw_output_stencil_clkwrk_0_op_hcompute_hw_output_stencil_write_0$reg0
r324: io1_hw_output_stencil_clkwrk_0_op_hcompute_hw_output_stencil_write_valid$reg1
r325: io16_hw_output_stencil_clkwrk_1_op_hcompute_hw_output_stencil_1_write_0$reg2
r326: io1_hw_output_stencil_clkwrk_1_op_hcompute_hw_output_stencil_1_write_valid$reg3
r327: io16_hw_output_stencil_clkwrk_2_op_hcompute_hw_output_stencil_2_write_0$reg4
r328: io1_hw_output_stencil_clkwrk_2_op_hcompute_hw_output_stencil_2_write_valid$reg5
I329: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0
r330: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg6
r331: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg7
r332: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg8
r333: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg9
r334: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg10
r335: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg11
r336: pnr_pipelining336
r337: pnr_pipelining337
r338: pnr_pipelining338
r339: pnr_pipelining339
r340: pnr_pipelining340
r341: pnr_pipelining341
r342: pnr_pipelining342
r343: pnr_pipelining343
r344: pnr_pipelining344
r345: pnr_pipelining345
r346: pnr_pipelining346
r347: pnr_pipelining347
r348: pnr_pipelining348
r349: pnr_pipelining349
r350: pnr_pipelining350
r351: pnr_pipelining351
r352: pnr_pipelining352
r353: pnr_pipelining353
r354: pnr_pipelining354
r355: pnr_pipelining355
