{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605194781743 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605194781745 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 12 07:26:21 2020 " "Processing started: Thu Nov 12 07:26:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605194781745 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605194781745 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAb1_FPGA_RTL -c LAb1_FPGA_RTL " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAb1_FPGA_RTL -c LAb1_FPGA_RTL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605194781745 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605194782325 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605194782326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/niosLab2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niosLab2/synthesis/niosLab2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niosLab2-rtl " "Found design unit 1: niosLab2-rtl" {  } { { "niosLab2/synthesis/niosLab2.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/niosLab2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792791 ""} { "Info" "ISGN_ENTITY_NAME" "1 niosLab2 " "Found entity 1: niosLab2" {  } { { "niosLab2/synthesis/niosLab2.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/niosLab2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605194792791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "niosLab2/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605194792793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "niosLab2/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605194792794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_irq_mapper " "Found entity 1: niosLab2_irq_mapper" {  } { { "niosLab2/synthesis/submodules/niosLab2_irq_mapper.sv" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605194792795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_mm_interconnect_0 " "Found entity 1: niosLab2_mm_interconnect_0" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605194792799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_mm_interconnect_0_avalon_st_adapter " "Found entity 1: niosLab2_mm_interconnect_0_avalon_st_adapter" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605194792800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: niosLab2_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605194792801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_mm_interconnect_0_rsp_mux_001 " "Found entity 1: niosLab2_mm_interconnect_0_rsp_mux_001" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605194792802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosLab2/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "niosLab2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792803 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "niosLab2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605194792803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_mm_interconnect_0_rsp_mux " "Found entity 1: niosLab2_mm_interconnect_0_rsp_mux" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605194792804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_mm_interconnect_0_rsp_demux " "Found entity 1: niosLab2_mm_interconnect_0_rsp_demux" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605194792805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_mm_interconnect_0_cmd_mux_001 " "Found entity 1: niosLab2_mm_interconnect_0_cmd_mux_001" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605194792806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_mm_interconnect_0_cmd_mux " "Found entity 1: niosLab2_mm_interconnect_0_cmd_mux" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605194792807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_mm_interconnect_0_cmd_demux_001 " "Found entity 1: niosLab2_mm_interconnect_0_cmd_demux_001" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605194792807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_mm_interconnect_0_cmd_demux " "Found entity 1: niosLab2_mm_interconnect_0_cmd_demux" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605194792808 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosLab2_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at niosLab2_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_003.sv" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605194792809 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosLab2_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at niosLab2_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_003.sv" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605194792809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_mm_interconnect_0_router_003_default_decode " "Found entity 1: niosLab2_mm_interconnect_0_router_003_default_decode" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_003.sv" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792809 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosLab2_mm_interconnect_0_router_003 " "Found entity 2: niosLab2_mm_interconnect_0_router_003" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_003.sv" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605194792809 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosLab2_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at niosLab2_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_002.sv" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605194792810 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosLab2_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at niosLab2_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_002.sv" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605194792810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_mm_interconnect_0_router_002_default_decode " "Found entity 1: niosLab2_mm_interconnect_0_router_002_default_decode" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_002.sv" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792810 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosLab2_mm_interconnect_0_router_002 " "Found entity 2: niosLab2_mm_interconnect_0_router_002" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_002.sv" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605194792810 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosLab2_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at niosLab2_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_001.sv" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605194792811 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosLab2_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at niosLab2_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_001.sv" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605194792811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_mm_interconnect_0_router_001_default_decode " "Found entity 1: niosLab2_mm_interconnect_0_router_001_default_decode" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_001.sv" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792812 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosLab2_mm_interconnect_0_router_001 " "Found entity 2: niosLab2_mm_interconnect_0_router_001" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_001.sv" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605194792812 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosLab2_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at niosLab2_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router.sv" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605194792812 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosLab2_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at niosLab2_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router.sv" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605194792812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_mm_interconnect_0_router_default_decode " "Found entity 1: niosLab2_mm_interconnect_0_router_default_decode" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router.sv" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792813 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosLab2_mm_interconnect_0_router " "Found entity 2: niosLab2_mm_interconnect_0_router" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router.sv" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605194792813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "niosLab2/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605194792815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "niosLab2/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605194792817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "niosLab2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605194792818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "niosLab2/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605194792819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "niosLab2/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605194792821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "niosLab2/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605194792822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_pio_0 " "Found entity 1: niosLab2_pio_0" {  } { { "niosLab2/synthesis/submodules/niosLab2_pio_0.v" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605194792823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_onchip_memory2_0 " "Found entity 1: niosLab2_onchip_memory2_0" {  } { { "niosLab2/synthesis/submodules/niosLab2_onchip_memory2_0.v" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605194792824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_nios2_gen2_0 " "Found entity 1: niosLab2_nios2_gen2_0" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0.v" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605194792825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: niosLab2_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605194792826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605194792827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_nios2_gen2_0_cpu_test_bench " "Found entity 1: niosLab2_nios2_gen2_0_cpu_test_bench" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_test_bench.v" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605194792828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605194792829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: niosLab2_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792841 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosLab2_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: niosLab2_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792841 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosLab2_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: niosLab2_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792841 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosLab2_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: niosLab2_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792841 ""} { "Info" "ISGN_ENTITY_NAME" "5 niosLab2_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: niosLab2_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792841 ""} { "Info" "ISGN_ENTITY_NAME" "6 niosLab2_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: niosLab2_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792841 ""} { "Info" "ISGN_ENTITY_NAME" "7 niosLab2_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: niosLab2_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792841 ""} { "Info" "ISGN_ENTITY_NAME" "8 niosLab2_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: niosLab2_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792841 ""} { "Info" "ISGN_ENTITY_NAME" "9 niosLab2_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: niosLab2_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792841 ""} { "Info" "ISGN_ENTITY_NAME" "10 niosLab2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: niosLab2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792841 ""} { "Info" "ISGN_ENTITY_NAME" "11 niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792841 ""} { "Info" "ISGN_ENTITY_NAME" "12 niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792841 ""} { "Info" "ISGN_ENTITY_NAME" "13 niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792841 ""} { "Info" "ISGN_ENTITY_NAME" "14 niosLab2_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: niosLab2_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792841 ""} { "Info" "ISGN_ENTITY_NAME" "15 niosLab2_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: niosLab2_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792841 ""} { "Info" "ISGN_ENTITY_NAME" "16 niosLab2_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: niosLab2_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792841 ""} { "Info" "ISGN_ENTITY_NAME" "17 niosLab2_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: niosLab2_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792841 ""} { "Info" "ISGN_ENTITY_NAME" "18 niosLab2_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: niosLab2_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792841 ""} { "Info" "ISGN_ENTITY_NAME" "19 niosLab2_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: niosLab2_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792841 ""} { "Info" "ISGN_ENTITY_NAME" "20 niosLab2_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: niosLab2_nios2_gen2_0_cpu_nios2_oci" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792841 ""} { "Info" "ISGN_ENTITY_NAME" "21 niosLab2_nios2_gen2_0_cpu " "Found entity 21: niosLab2_nios2_gen2_0_cpu" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605194792841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_jtag_uart_0_sim_scfifo_w " "Found entity 1: niosLab2_jtag_uart_0_sim_scfifo_w" {  } { { "niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792843 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosLab2_jtag_uart_0_scfifo_w " "Found entity 2: niosLab2_jtag_uart_0_scfifo_w" {  } { { "niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792843 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosLab2_jtag_uart_0_sim_scfifo_r " "Found entity 3: niosLab2_jtag_uart_0_sim_scfifo_r" {  } { { "niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792843 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosLab2_jtag_uart_0_scfifo_r " "Found entity 4: niosLab2_jtag_uart_0_scfifo_r" {  } { { "niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792843 ""} { "Info" "ISGN_ENTITY_NAME" "5 niosLab2_jtag_uart_0 " "Found entity 5: niosLab2_jtag_uart_0" {  } { { "niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605194792843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LAb1_FPGA_RTL.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LAb1_FPGA_RTL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab1_FPGA_RTL-rtl " "Found design unit 1: Lab1_FPGA_RTL-rtl" {  } { { "LAb1_FPGA_RTL.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/LAb1_FPGA_RTL.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792844 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab1_FPGA_RTL " "Found entity 1: Lab1_FPGA_RTL" {  } { { "LAb1_FPGA_RTL.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/LAb1_FPGA_RTL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605194792844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LAb2_FPGA_NIOS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LAb2_FPGA_NIOS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LAB2_FPGA_NIOS-rtl " "Found design unit 1: LAB2_FPGA_NIOS-rtl" {  } { { "LAb2_FPGA_NIOS.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/LAb2_FPGA_NIOS.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792845 ""} { "Info" "ISGN_ENTITY_NAME" "1 LAB2_FPGA_NIOS " "Found entity 1: LAB2_FPGA_NIOS" {  } { { "LAb2_FPGA_NIOS.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/LAb2_FPGA_NIOS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605194792845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605194792845 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LAb1_FPGA_RTL " "Elaborating entity \"LAb1_FPGA_RTL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1605194792935 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1605194793851 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_sc_fifo 23 " "Ignored 23 assignments for entity \"altera_avalon_sc_fifo\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1605194794133 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_agent 64 " "Ignored 64 assignments for entity \"altera_merlin_master_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1605194794133 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_translator 55 " "Ignored 55 assignments for entity \"altera_merlin_master_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1605194794133 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_agent 53 " "Ignored 53 assignments for entity \"altera_merlin_slave_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1605194794133 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator 68 " "Ignored 68 assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1605194794133 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1605194794133 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "niosLab2 19 " "Ignored 19 assignments for entity \"niosLab2\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1605194794133 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "niosLab2_irq_mapper 13 " "Ignored 13 assignments for entity \"niosLab2_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1605194794133 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "niosLab2_jtag_uart_0 24 " "Ignored 24 assignments for entity \"niosLab2_jtag_uart_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1605194794133 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "niosLab2_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"niosLab2_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1605194794133 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "niosLab2_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"niosLab2_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1605194794133 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "niosLab2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"niosLab2_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1605194794133 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "niosLab2_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"niosLab2_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1605194794133 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "niosLab2_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"niosLab2_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1605194794134 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "niosLab2_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"niosLab2_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1605194794134 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "niosLab2_mm_interconnect_0_cmd_mux_001 19 " "Ignored 19 assignments for entity \"niosLab2_mm_interconnect_0_cmd_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1605194794134 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "niosLab2_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"niosLab2_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1605194794134 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "niosLab2_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"niosLab2_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1605194794134 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "niosLab2_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"niosLab2_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1605194794134 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "niosLab2_mm_interconnect_0_router_003 36 " "Ignored 36 assignments for entity \"niosLab2_mm_interconnect_0_router_003\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1605194794134 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "niosLab2_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"niosLab2_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1605194794134 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "niosLab2_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"niosLab2_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1605194794134 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "niosLab2_mm_interconnect_0_rsp_mux_001 19 " "Ignored 19 assignments for entity \"niosLab2_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1605194794134 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "niosLab2_nios2_gen2_0 149 " "Ignored 149 assignments for entity \"niosLab2_nios2_gen2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1605194794134 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "niosLab2_nios2_gen2_0_cpu 179 " "Ignored 179 assignments for entity \"niosLab2_nios2_gen2_0_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1605194794134 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "niosLab2_onchip_memory2_0 36 " "Ignored 36 assignments for entity \"niosLab2_onchip_memory2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1605194794134 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "niosLab2_pio_0 22 " "Ignored 22 assignments for entity \"niosLab2_pio_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1605194794134 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/output_files/LAb1_FPGA_RTL.map.smsg " "Generated suppressed messages file /home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/output_files/LAb1_FPGA_RTL.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605194794161 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1605194795587 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605194795587 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "39 " "Implemented 39 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1605194795759 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1605194795759 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1605194795759 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1605194795759 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "531 " "Peak virtual memory: 531 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605194795772 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 12 07:26:35 2020 " "Processing ended: Thu Nov 12 07:26:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605194795772 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605194795772 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605194795772 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605194795772 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1605194797208 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605194797208 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 12 07:26:36 2020 " "Processing started: Thu Nov 12 07:26:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605194797208 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1605194797208 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LAb1_FPGA_RTL -c LAb1_FPGA_RTL " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LAb1_FPGA_RTL -c LAb1_FPGA_RTL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1605194797209 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1605194797307 ""}
{ "Info" "0" "" "Project  = LAb1_FPGA_RTL" {  } {  } 0 0 "Project  = LAb1_FPGA_RTL" 0 0 "Fitter" 0 0 1605194797309 ""}
{ "Info" "0" "" "Revision = LAb1_FPGA_RTL" {  } {  } 0 0 "Revision = LAb1_FPGA_RTL" 0 0 "Fitter" 0 0 1605194797309 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1605194797468 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1605194797469 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LAb1_FPGA_RTL 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"LAb1_FPGA_RTL\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1605194797475 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1605194797536 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1605194797536 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1605194798029 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1605194798081 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1605194798317 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1605194810691 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "fpga_clk_50~inputCLKENA0 26 global CLKCTRL_G10 " "fpga_clk_50~inputCLKENA0 with 26 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1605194810767 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1605194810767 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605194810768 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1605194810795 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1605194810796 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1605194810798 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1605194810799 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1605194810799 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1605194810800 ""}
{ "Info" "ISTA_SDC_FOUND" "niosLab2/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'niosLab2/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1605194811664 ""}
{ "Info" "ISTA_SDC_FOUND" "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1605194811665 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "niosLab2_nios2_gen2_0_cpu.sdc 46 *niosLab2_nios2_gen2_0_cpu:*\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_break:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg* keeper " "Ignored filter at niosLab2_nios2_gen2_0_cpu.sdc(46): *niosLab2_nios2_gen2_0_cpu:*\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_break:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1605194811666 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "niosLab2_nios2_gen2_0_cpu.sdc 46 *niosLab2_nios2_gen2_0_cpu:*\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|niosLab2_nios2_gen2_0_cpu_debug_slave_tck:the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck\|*sr* keeper " "Ignored filter at niosLab2_nios2_gen2_0_cpu.sdc(46): *niosLab2_nios2_gen2_0_cpu:*\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|niosLab2_nios2_gen2_0_cpu_debug_slave_tck:the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck\|*sr* could not be matched with a keeper" {  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1605194811666 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path niosLab2_nios2_gen2_0_cpu.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at niosLab2_nios2_gen2_0_cpu.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$niosLab2_nios2_gen2_0_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$niosLab2_nios2_gen2_0_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$niosLab2_nios2_gen2_0_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$niosLab2_nios2_gen2_0_cpu_jtag_sr*\]" {  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1605194811667 ""}  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1605194811667 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path niosLab2_nios2_gen2_0_cpu.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at niosLab2_nios2_gen2_0_cpu.sdc(46): Argument <to> is an empty collection" {  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1605194811667 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "niosLab2_nios2_gen2_0_cpu.sdc 47 *niosLab2_nios2_gen2_0_cpu:*\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_debug:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at niosLab2_nios2_gen2_0_cpu.sdc(47): *niosLab2_nios2_gen2_0_cpu:*\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_debug:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1605194811667 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "niosLab2_nios2_gen2_0_cpu.sdc 47 *niosLab2_nios2_gen2_0_cpu:*\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|niosLab2_nios2_gen2_0_cpu_debug_slave_tck:the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[33\] keeper " "Ignored filter at niosLab2_nios2_gen2_0_cpu.sdc(47): *niosLab2_nios2_gen2_0_cpu:*\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|niosLab2_nios2_gen2_0_cpu_debug_slave_tck:the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1605194811667 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path niosLab2_nios2_gen2_0_cpu.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at niosLab2_nios2_gen2_0_cpu.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$niosLab2_nios2_gen2_0_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$niosLab2_nios2_gen2_0_cpu_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$niosLab2_nios2_gen2_0_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$niosLab2_nios2_gen2_0_cpu_jtag_sr\[33\]\]" {  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1605194811668 ""}  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1605194811668 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path niosLab2_nios2_gen2_0_cpu.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at niosLab2_nios2_gen2_0_cpu.sdc(47): Argument <to> is an empty collection" {  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1605194811668 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "niosLab2_nios2_gen2_0_cpu.sdc 48 *niosLab2_nios2_gen2_0_cpu:*\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_debug:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at niosLab2_nios2_gen2_0_cpu.sdc(48): *niosLab2_nios2_gen2_0_cpu:*\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_debug:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1605194811668 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "niosLab2_nios2_gen2_0_cpu.sdc 48 *niosLab2_nios2_gen2_0_cpu:*\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|niosLab2_nios2_gen2_0_cpu_debug_slave_tck:the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[0\] keeper " "Ignored filter at niosLab2_nios2_gen2_0_cpu.sdc(48): *niosLab2_nios2_gen2_0_cpu:*\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|niosLab2_nios2_gen2_0_cpu_debug_slave_tck:the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1605194811668 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path niosLab2_nios2_gen2_0_cpu.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at niosLab2_nios2_gen2_0_cpu.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$niosLab2_nios2_gen2_0_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$niosLab2_nios2_gen2_0_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$niosLab2_nios2_gen2_0_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$niosLab2_nios2_gen2_0_cpu_jtag_sr\[0\]\]" {  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1605194811668 ""}  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1605194811668 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path niosLab2_nios2_gen2_0_cpu.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at niosLab2_nios2_gen2_0_cpu.sdc(48): Argument <to> is an empty collection" {  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1605194811668 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "niosLab2_nios2_gen2_0_cpu.sdc 49 *niosLab2_nios2_gen2_0_cpu:*\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_debug:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at niosLab2_nios2_gen2_0_cpu.sdc(49): *niosLab2_nios2_gen2_0_cpu:*\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_debug:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1605194811668 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "niosLab2_nios2_gen2_0_cpu.sdc 49 *niosLab2_nios2_gen2_0_cpu:*\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|niosLab2_nios2_gen2_0_cpu_debug_slave_tck:the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[34\] keeper " "Ignored filter at niosLab2_nios2_gen2_0_cpu.sdc(49): *niosLab2_nios2_gen2_0_cpu:*\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|niosLab2_nios2_gen2_0_cpu_debug_slave_tck:the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1605194811669 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path niosLab2_nios2_gen2_0_cpu.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at niosLab2_nios2_gen2_0_cpu.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$niosLab2_nios2_gen2_0_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$niosLab2_nios2_gen2_0_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$niosLab2_nios2_gen2_0_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$niosLab2_nios2_gen2_0_cpu_jtag_sr\[34\]\]" {  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1605194811669 ""}  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1605194811669 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path niosLab2_nios2_gen2_0_cpu.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at niosLab2_nios2_gen2_0_cpu.sdc(49): Argument <to> is an empty collection" {  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1605194811669 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "niosLab2_nios2_gen2_0_cpu.sdc 50 *niosLab2_nios2_gen2_0_cpu:*\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_ocimem:the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at niosLab2_nios2_gen2_0_cpu.sdc(50): *niosLab2_nios2_gen2_0_cpu:*\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_ocimem:the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1605194811669 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path niosLab2_nios2_gen2_0_cpu.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at niosLab2_nios2_gen2_0_cpu.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$niosLab2_nios2_gen2_0_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$niosLab2_nios2_gen2_0_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$niosLab2_nios2_gen2_0_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$niosLab2_nios2_gen2_0_cpu_jtag_sr*\]" {  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1605194811669 ""}  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1605194811669 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path niosLab2_nios2_gen2_0_cpu.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at niosLab2_nios2_gen2_0_cpu.sdc(50): Argument <to> is an empty collection" {  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1605194811669 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "niosLab2_nios2_gen2_0_cpu.sdc 51 *niosLab2_nios2_gen2_0_cpu:*\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|niosLab2_nios2_gen2_0_cpu_debug_slave_tck:the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at niosLab2_nios2_gen2_0_cpu.sdc(51): *niosLab2_nios2_gen2_0_cpu:*\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|niosLab2_nios2_gen2_0_cpu_debug_slave_tck:the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1605194811670 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "niosLab2_nios2_gen2_0_cpu.sdc 51 *niosLab2_nios2_gen2_0_cpu:*\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at niosLab2_nios2_gen2_0_cpu.sdc(51): *niosLab2_nios2_gen2_0_cpu:*\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1605194811670 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path niosLab2_nios2_gen2_0_cpu.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at niosLab2_nios2_gen2_0_cpu.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$niosLab2_nios2_gen2_0_cpu_jtag_sr*    -to *\$niosLab2_nios2_gen2_0_cpu_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$niosLab2_nios2_gen2_0_cpu_jtag_sr*    -to *\$niosLab2_nios2_gen2_0_cpu_jtag_sysclk_path\|*jdo*" {  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1605194811670 ""}  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1605194811670 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path niosLab2_nios2_gen2_0_cpu.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at niosLab2_nios2_gen2_0_cpu.sdc(51): Argument <to> is not an object ID" {  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1605194811670 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "niosLab2_nios2_gen2_0_cpu.sdc 52 sld_hub:*\|irf_reg* clock or keeper or register or port or pin or cell or partition " "Ignored filter at niosLab2_nios2_gen2_0_cpu.sdc(52): sld_hub:*\|irf_reg* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1605194811671 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "niosLab2_nios2_gen2_0_cpu.sdc 52 *niosLab2_nios2_gen2_0_cpu:*\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at niosLab2_nios2_gen2_0_cpu.sdc(52): *niosLab2_nios2_gen2_0_cpu:*\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1605194811671 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path niosLab2_nios2_gen2_0_cpu.sdc 52 Argument <from> is not an object ID " "Ignored set_false_path at niosLab2_nios2_gen2_0_cpu.sdc(52): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$niosLab2_nios2_gen2_0_cpu_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$niosLab2_nios2_gen2_0_cpu_jtag_sysclk_path\|ir*" {  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1605194811671 ""}  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1605194811671 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path niosLab2_nios2_gen2_0_cpu.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at niosLab2_nios2_gen2_0_cpu.sdc(52): Argument <to> is not an object ID" {  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1605194811671 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "niosLab2_nios2_gen2_0_cpu.sdc 53 sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at niosLab2_nios2_gen2_0_cpu.sdc(53): sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1605194811671 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "niosLab2_nios2_gen2_0_cpu.sdc 53 *niosLab2_nios2_gen2_0_cpu:*\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_debug:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at niosLab2_nios2_gen2_0_cpu.sdc(53): *niosLab2_nios2_gen2_0_cpu:*\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_debug:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1605194811672 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path niosLab2_nios2_gen2_0_cpu.sdc 53 Argument <from> is not an object ID " "Ignored set_false_path at niosLab2_nios2_gen2_0_cpu.sdc(53): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$niosLab2_nios2_gen2_0_cpu_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$niosLab2_nios2_gen2_0_cpu_oci_debug_path\|monitor_go" {  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1605194811672 ""}  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1605194811672 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path niosLab2_nios2_gen2_0_cpu.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at niosLab2_nios2_gen2_0_cpu.sdc(53): Argument <to> is not an object ID" {  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1605194811672 ""}
{ "Info" "ISTA_SDC_FOUND" "Lab1_FPGA_RTL.sdc " "Reading SDC File: 'Lab1_FPGA_RTL.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1605194811672 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1605194811675 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1605194811676 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1605194811680 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1605194811680 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1605194811680 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000  fpga_clk_50 " "  20.000  fpga_clk_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1605194811680 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1605194811680 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1605194811690 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1605194811691 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1605194811691 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605194811744 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1605194824485 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1605194824676 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605194826753 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1605194827762 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1605194828219 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605194828220 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1605194829356 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X78_Y0 X89_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10" {  } { { "loc" "" { Generic "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10"} { { 12 { 0 ""} 78 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1605194837662 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1605194837662 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1605194837997 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1605194837997 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1605194837997 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605194837999 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.27 " "Total time spent on timing analysis during the Fitter is 0.27 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1605194839546 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1605194839596 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1605194839958 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1605194839958 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1605194840320 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605194842727 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/output_files/LAb1_FPGA_RTL.fit.smsg " "Generated suppressed messages file /home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/output_files/LAb1_FPGA_RTL.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1605194843110 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 34 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1580 " "Peak virtual memory: 1580 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605194843526 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 12 07:27:23 2020 " "Processing ended: Thu Nov 12 07:27:23 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605194843526 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605194843526 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605194843526 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1605194843526 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1605194845028 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605194845028 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 12 07:27:24 2020 " "Processing started: Thu Nov 12 07:27:24 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605194845028 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1605194845028 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LAb1_FPGA_RTL -c LAb1_FPGA_RTL " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LAb1_FPGA_RTL -c LAb1_FPGA_RTL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1605194845028 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1605194845750 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1605194851330 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "534 " "Peak virtual memory: 534 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605194851858 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 12 07:27:31 2020 " "Processing ended: Thu Nov 12 07:27:31 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605194851858 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605194851858 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605194851858 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1605194851858 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1605194852114 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1605194852963 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605194852964 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 12 07:27:32 2020 " "Processing started: Thu Nov 12 07:27:32 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605194852964 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1605194852964 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LAb1_FPGA_RTL -c LAb1_FPGA_RTL " "Command: quartus_sta LAb1_FPGA_RTL -c LAb1_FPGA_RTL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1605194852964 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1605194853013 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_sc_fifo 23 " "Ignored 23 assignments for entity \"altera_avalon_sc_fifo\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1605194853454 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_agent 64 " "Ignored 64 assignments for entity \"altera_merlin_master_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1605194853454 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_translator 55 " "Ignored 55 assignments for entity \"altera_merlin_master_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1605194853454 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_agent 53 " "Ignored 53 assignments for entity \"altera_merlin_slave_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1605194853454 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator 68 " "Ignored 68 assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1605194853454 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1605194853454 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "niosLab2 19 " "Ignored 19 assignments for entity \"niosLab2\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1605194853454 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "niosLab2_irq_mapper 13 " "Ignored 13 assignments for entity \"niosLab2_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1605194853454 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "niosLab2_jtag_uart_0 24 " "Ignored 24 assignments for entity \"niosLab2_jtag_uart_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1605194853454 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "niosLab2_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"niosLab2_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1605194853455 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "niosLab2_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"niosLab2_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1605194853455 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "niosLab2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"niosLab2_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1605194853455 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "niosLab2_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"niosLab2_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1605194853455 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "niosLab2_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"niosLab2_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1605194853455 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "niosLab2_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"niosLab2_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1605194853455 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "niosLab2_mm_interconnect_0_cmd_mux_001 19 " "Ignored 19 assignments for entity \"niosLab2_mm_interconnect_0_cmd_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1605194853455 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "niosLab2_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"niosLab2_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1605194853455 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "niosLab2_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"niosLab2_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1605194853455 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "niosLab2_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"niosLab2_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1605194853455 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "niosLab2_mm_interconnect_0_router_003 36 " "Ignored 36 assignments for entity \"niosLab2_mm_interconnect_0_router_003\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1605194853455 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "niosLab2_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"niosLab2_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1605194853455 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "niosLab2_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"niosLab2_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1605194853455 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "niosLab2_mm_interconnect_0_rsp_mux_001 19 " "Ignored 19 assignments for entity \"niosLab2_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1605194853455 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "niosLab2_nios2_gen2_0 149 " "Ignored 149 assignments for entity \"niosLab2_nios2_gen2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1605194853455 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "niosLab2_nios2_gen2_0_cpu 179 " "Ignored 179 assignments for entity \"niosLab2_nios2_gen2_0_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1605194853455 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "niosLab2_onchip_memory2_0 36 " "Ignored 36 assignments for entity \"niosLab2_onchip_memory2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1605194853455 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "niosLab2_pio_0 22 " "Ignored 22 assignments for entity \"niosLab2_pio_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1605194853455 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1605194853558 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1605194853559 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605194853626 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605194853626 ""}
{ "Info" "ISTA_SDC_FOUND" "niosLab2/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'niosLab2/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1605194854242 ""}
{ "Info" "ISTA_SDC_FOUND" "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1605194854246 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "niosLab2_nios2_gen2_0_cpu.sdc 46 *niosLab2_nios2_gen2_0_cpu:*\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_break:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg* keeper " "Ignored filter at niosLab2_nios2_gen2_0_cpu.sdc(46): *niosLab2_nios2_gen2_0_cpu:*\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_break:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1605194854247 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "niosLab2_nios2_gen2_0_cpu.sdc 46 *niosLab2_nios2_gen2_0_cpu:*\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|niosLab2_nios2_gen2_0_cpu_debug_slave_tck:the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck\|*sr* keeper " "Ignored filter at niosLab2_nios2_gen2_0_cpu.sdc(46): *niosLab2_nios2_gen2_0_cpu:*\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|niosLab2_nios2_gen2_0_cpu_debug_slave_tck:the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck\|*sr* could not be matched with a keeper" {  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1605194854247 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path niosLab2_nios2_gen2_0_cpu.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at niosLab2_nios2_gen2_0_cpu.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$niosLab2_nios2_gen2_0_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$niosLab2_nios2_gen2_0_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$niosLab2_nios2_gen2_0_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$niosLab2_nios2_gen2_0_cpu_jtag_sr*\]" {  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1605194854248 ""}  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1605194854248 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path niosLab2_nios2_gen2_0_cpu.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at niosLab2_nios2_gen2_0_cpu.sdc(46): Argument <to> is an empty collection" {  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1605194854248 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "niosLab2_nios2_gen2_0_cpu.sdc 47 *niosLab2_nios2_gen2_0_cpu:*\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_debug:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at niosLab2_nios2_gen2_0_cpu.sdc(47): *niosLab2_nios2_gen2_0_cpu:*\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_debug:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1605194854248 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "niosLab2_nios2_gen2_0_cpu.sdc 47 *niosLab2_nios2_gen2_0_cpu:*\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|niosLab2_nios2_gen2_0_cpu_debug_slave_tck:the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[33\] keeper " "Ignored filter at niosLab2_nios2_gen2_0_cpu.sdc(47): *niosLab2_nios2_gen2_0_cpu:*\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|niosLab2_nios2_gen2_0_cpu_debug_slave_tck:the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1605194854248 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path niosLab2_nios2_gen2_0_cpu.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at niosLab2_nios2_gen2_0_cpu.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$niosLab2_nios2_gen2_0_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$niosLab2_nios2_gen2_0_cpu_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$niosLab2_nios2_gen2_0_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$niosLab2_nios2_gen2_0_cpu_jtag_sr\[33\]\]" {  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1605194854249 ""}  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1605194854249 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path niosLab2_nios2_gen2_0_cpu.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at niosLab2_nios2_gen2_0_cpu.sdc(47): Argument <to> is an empty collection" {  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1605194854249 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "niosLab2_nios2_gen2_0_cpu.sdc 48 *niosLab2_nios2_gen2_0_cpu:*\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_debug:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at niosLab2_nios2_gen2_0_cpu.sdc(48): *niosLab2_nios2_gen2_0_cpu:*\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_debug:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1605194854249 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "niosLab2_nios2_gen2_0_cpu.sdc 48 *niosLab2_nios2_gen2_0_cpu:*\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|niosLab2_nios2_gen2_0_cpu_debug_slave_tck:the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[0\] keeper " "Ignored filter at niosLab2_nios2_gen2_0_cpu.sdc(48): *niosLab2_nios2_gen2_0_cpu:*\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|niosLab2_nios2_gen2_0_cpu_debug_slave_tck:the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1605194854249 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path niosLab2_nios2_gen2_0_cpu.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at niosLab2_nios2_gen2_0_cpu.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$niosLab2_nios2_gen2_0_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$niosLab2_nios2_gen2_0_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$niosLab2_nios2_gen2_0_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$niosLab2_nios2_gen2_0_cpu_jtag_sr\[0\]\]" {  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1605194854249 ""}  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1605194854249 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path niosLab2_nios2_gen2_0_cpu.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at niosLab2_nios2_gen2_0_cpu.sdc(48): Argument <to> is an empty collection" {  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1605194854250 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "niosLab2_nios2_gen2_0_cpu.sdc 49 *niosLab2_nios2_gen2_0_cpu:*\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_debug:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at niosLab2_nios2_gen2_0_cpu.sdc(49): *niosLab2_nios2_gen2_0_cpu:*\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_debug:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1605194854250 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "niosLab2_nios2_gen2_0_cpu.sdc 49 *niosLab2_nios2_gen2_0_cpu:*\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|niosLab2_nios2_gen2_0_cpu_debug_slave_tck:the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[34\] keeper " "Ignored filter at niosLab2_nios2_gen2_0_cpu.sdc(49): *niosLab2_nios2_gen2_0_cpu:*\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|niosLab2_nios2_gen2_0_cpu_debug_slave_tck:the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1605194854250 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path niosLab2_nios2_gen2_0_cpu.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at niosLab2_nios2_gen2_0_cpu.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$niosLab2_nios2_gen2_0_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$niosLab2_nios2_gen2_0_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$niosLab2_nios2_gen2_0_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$niosLab2_nios2_gen2_0_cpu_jtag_sr\[34\]\]" {  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1605194854250 ""}  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1605194854250 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path niosLab2_nios2_gen2_0_cpu.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at niosLab2_nios2_gen2_0_cpu.sdc(49): Argument <to> is an empty collection" {  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1605194854250 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "niosLab2_nios2_gen2_0_cpu.sdc 50 *niosLab2_nios2_gen2_0_cpu:*\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_ocimem:the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at niosLab2_nios2_gen2_0_cpu.sdc(50): *niosLab2_nios2_gen2_0_cpu:*\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_ocimem:the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1605194854250 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path niosLab2_nios2_gen2_0_cpu.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at niosLab2_nios2_gen2_0_cpu.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$niosLab2_nios2_gen2_0_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$niosLab2_nios2_gen2_0_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$niosLab2_nios2_gen2_0_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$niosLab2_nios2_gen2_0_cpu_jtag_sr*\]" {  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1605194854251 ""}  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1605194854251 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path niosLab2_nios2_gen2_0_cpu.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at niosLab2_nios2_gen2_0_cpu.sdc(50): Argument <to> is an empty collection" {  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1605194854251 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "niosLab2_nios2_gen2_0_cpu.sdc 51 *niosLab2_nios2_gen2_0_cpu:*\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|niosLab2_nios2_gen2_0_cpu_debug_slave_tck:the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at niosLab2_nios2_gen2_0_cpu.sdc(51): *niosLab2_nios2_gen2_0_cpu:*\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|niosLab2_nios2_gen2_0_cpu_debug_slave_tck:the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1605194854251 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "niosLab2_nios2_gen2_0_cpu.sdc 51 *niosLab2_nios2_gen2_0_cpu:*\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at niosLab2_nios2_gen2_0_cpu.sdc(51): *niosLab2_nios2_gen2_0_cpu:*\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1605194854252 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path niosLab2_nios2_gen2_0_cpu.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at niosLab2_nios2_gen2_0_cpu.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$niosLab2_nios2_gen2_0_cpu_jtag_sr*    -to *\$niosLab2_nios2_gen2_0_cpu_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$niosLab2_nios2_gen2_0_cpu_jtag_sr*    -to *\$niosLab2_nios2_gen2_0_cpu_jtag_sysclk_path\|*jdo*" {  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1605194854252 ""}  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1605194854252 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path niosLab2_nios2_gen2_0_cpu.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at niosLab2_nios2_gen2_0_cpu.sdc(51): Argument <to> is not an object ID" {  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1605194854252 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "niosLab2_nios2_gen2_0_cpu.sdc 52 sld_hub:*\|irf_reg* clock or keeper or register or port or pin or cell or partition " "Ignored filter at niosLab2_nios2_gen2_0_cpu.sdc(52): sld_hub:*\|irf_reg* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1605194854252 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "niosLab2_nios2_gen2_0_cpu.sdc 52 *niosLab2_nios2_gen2_0_cpu:*\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at niosLab2_nios2_gen2_0_cpu.sdc(52): *niosLab2_nios2_gen2_0_cpu:*\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1605194854252 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path niosLab2_nios2_gen2_0_cpu.sdc 52 Argument <from> is not an object ID " "Ignored set_false_path at niosLab2_nios2_gen2_0_cpu.sdc(52): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$niosLab2_nios2_gen2_0_cpu_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$niosLab2_nios2_gen2_0_cpu_jtag_sysclk_path\|ir*" {  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1605194854253 ""}  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1605194854253 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path niosLab2_nios2_gen2_0_cpu.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at niosLab2_nios2_gen2_0_cpu.sdc(52): Argument <to> is not an object ID" {  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1605194854253 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "niosLab2_nios2_gen2_0_cpu.sdc 53 sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at niosLab2_nios2_gen2_0_cpu.sdc(53): sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1605194854253 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "niosLab2_nios2_gen2_0_cpu.sdc 53 *niosLab2_nios2_gen2_0_cpu:*\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_debug:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at niosLab2_nios2_gen2_0_cpu.sdc(53): *niosLab2_nios2_gen2_0_cpu:*\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_debug:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1605194854253 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path niosLab2_nios2_gen2_0_cpu.sdc 53 Argument <from> is not an object ID " "Ignored set_false_path at niosLab2_nios2_gen2_0_cpu.sdc(53): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$niosLab2_nios2_gen2_0_cpu_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$niosLab2_nios2_gen2_0_cpu_oci_debug_path\|monitor_go" {  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1605194854253 ""}  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1605194854253 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path niosLab2_nios2_gen2_0_cpu.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at niosLab2_nios2_gen2_0_cpu.sdc(53): Argument <to> is not an object ID" {  } { { "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" "" { Text "/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1605194854253 ""}
{ "Info" "ISTA_SDC_FOUND" "Lab1_FPGA_RTL.sdc " "Reading SDC File: 'Lab1_FPGA_RTL.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1605194854254 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1605194854256 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1605194854257 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1605194854258 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1605194854263 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.177 " "Worst-case setup slack is 16.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605194854274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605194854274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.177               0.000 fpga_clk_50  " "   16.177               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605194854274 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605194854274 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.374 " "Worst-case hold slack is 0.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605194854275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605194854275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.374               0.000 fpga_clk_50  " "    0.374               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605194854275 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605194854275 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1605194854276 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1605194854277 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.392 " "Worst-case minimum pulse width slack is 9.392" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605194854277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605194854277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.392               0.000 fpga_clk_50  " "    9.392               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605194854277 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605194854277 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1605194854281 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1605194854326 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1605194855249 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1605194855299 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.233 " "Worst-case setup slack is 16.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605194855302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605194855302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.233               0.000 fpga_clk_50  " "   16.233               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605194855302 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605194855302 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.379 " "Worst-case hold slack is 0.379" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605194855303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605194855303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379               0.000 fpga_clk_50  " "    0.379               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605194855303 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605194855303 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1605194855304 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1605194855304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.299 " "Worst-case minimum pulse width slack is 9.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605194855305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605194855305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.299               0.000 fpga_clk_50  " "    9.299               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605194855305 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605194855305 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1605194855307 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1605194855486 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1605194856234 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1605194856280 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.769 " "Worst-case setup slack is 17.769" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605194856281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605194856281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.769               0.000 fpga_clk_50  " "   17.769               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605194856281 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605194856281 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.182 " "Worst-case hold slack is 0.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605194856283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605194856283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 fpga_clk_50  " "    0.182               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605194856283 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605194856283 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1605194856283 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1605194856284 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.419 " "Worst-case minimum pulse width slack is 9.419" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605194856285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605194856285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.419               0.000 fpga_clk_50  " "    9.419               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605194856285 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605194856285 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1605194856288 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1605194856452 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.956 " "Worst-case setup slack is 17.956" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605194856453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605194856453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.956               0.000 fpga_clk_50  " "   17.956               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605194856453 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605194856453 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.172 " "Worst-case hold slack is 0.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605194856455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605194856455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 fpga_clk_50  " "    0.172               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605194856455 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605194856455 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1605194856455 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1605194856456 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.422 " "Worst-case minimum pulse width slack is 9.422" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605194856457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605194856457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.422               0.000 fpga_clk_50  " "    9.422               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605194856457 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605194856457 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1605194857775 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1605194857775 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 59 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "809 " "Peak virtual memory: 809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605194857799 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 12 07:27:37 2020 " "Processing ended: Thu Nov 12 07:27:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605194857799 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605194857799 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605194857799 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1605194857799 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1605194858919 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605194858920 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 12 07:27:38 2020 " "Processing started: Thu Nov 12 07:27:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605194858920 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1605194858920 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off LAb1_FPGA_RTL -c LAb1_FPGA_RTL " "Command: quartus_eda --read_settings_files=off --write_settings_files=off LAb1_FPGA_RTL -c LAb1_FPGA_RTL" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1605194858920 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1605194859683 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LAb1_FPGA_RTL.vo /home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/simulation/modelsim/ simulation " "Generated file LAb1_FPGA_RTL.vo in folder \"/home/hh/Desktop/SoC-Linux/Lab2_FPGA_NIOS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1605194859773 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "716 " "Peak virtual memory: 716 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605194859826 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 12 07:27:39 2020 " "Processing ended: Thu Nov 12 07:27:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605194859826 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605194859826 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605194859826 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1605194859826 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 123 s " "Quartus Prime Full Compilation was successful. 0 errors, 123 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1605194860018 ""}
