INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/noziv/project_1/project_1.srcs/sources_1/new/hw1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hw1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/noziv/project_1/project_1.srcs/sim_1/new/hw1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hw1_tb
