INFO: [VRFC 10-163] Analyzing VHDL file "C:/esempiVIVADO/4_SHIFTREG/4_SHIFTREG.sim/sim_1/synth/func/xsim/shift_register_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_register'
