$date
	Sat Nov 09 18:07:53 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module BR_TB $end
$var parameter 32 ! DURATION $end
$var reg 5 " a1_test [4:0] $end
$var reg 5 # a2_test [4:0] $end
$var reg 5 $ a3_test [4:0] $end
$var reg 1 % clk_test $end
$var reg 32 & wd3_test [31:0] $end
$var reg 1 ' we_test $end
$scope module BR_UUT $end
$var wire 5 ( a1 [4:0] $end
$var wire 5 ) a2 [4:0] $end
$var wire 5 * a3 [4:0] $end
$var wire 1 % clk $end
$var wire 32 + wd3 [31:0] $end
$var wire 1 ' we $end
$var reg 32 , rd1 [31:0] $end
$var reg 32 - rd2 [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 !
$end
#0
$dumpvars
bx -
bx ,
b0 +
bx *
bx )
bx (
0'
b0 &
0%
bx $
bx #
bx "
$end
#100000
b1001000110010001000100010 -
b1001000110011001100110011 ,
b11 $
b11 *
b10 #
b10 )
b11 "
b11 (
1%
#200000
0%
#300000
1%
#400000
0%
#450000
1'
#500000
1%
#600000
0%
#700000
b0 ,
1%
#800000
0%
#900000
1%
#1000000
0%
#1100000
1%
#1200000
0%
#1300000
1%
#1400000
0%
#1500000
1%
#1550000
