<HTML>
<HEAD>
<TITLE>Timing Report</TITLE>
<link href="" rel="stylesheet" type="text/css" media="screen"/>
<link href="" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
tapath {
  display: none;
}
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" class="Child" onclick="hideTocList()"><PRE>
<A name="timing_rpt_top">Timing Report</A><B><U><big></big></U></B>
Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 1.1.0.165.1

Mon Nov 11 15:57:40 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt Pong_impl_1.tw1 Pong_impl_1_map.udb -gui

-----------------------------------------
Design:          pong
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
<LI>    <A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<LI>        <A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI>        <A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
<LI>    <A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Clk_1>2.1  Clock ref_clk</A></LI>
<LI>        <A href=#Timing_rpt_Clk_2>2.2  Clock vga_clk</A></LI>
<LI>    <A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI>            <A href=#Timing_rpt_ConstraintCoverage>3.1.1  Constraint Coverage</A></LI>
<LI>            <A href=#Timing_rpt_Errors>3.1.2  Timing Errors</A></LI>
<LI>            <A href=#Timing_rpt_TotalScore>3.1.3  Total Timing Score</A></LI>
<LI>        <A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI>            <A href=#Timing_rpt_SetupConstraintSlackSummary>3.2.1  Setup Constraint Slack Summary</A></LI>
<LI>            <A href=#Timing_rpt_SetupCriticalEndpointSummary>3.2.2  Setup Critical Endpoint Summary </A></LI>
<LI>        <A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI>            <A href=#Timing_rpt_HoldConstraintSlackSummary>3.3.1  Hold Constraint Slack Summary</A></LI>
<LI>            <A href=#Timing_rpt_HoldCriticalEndpointSummary>3.3.2  Hold Critical Endpoint Summary </A></LI>
<LI>        <A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
<LI>            <A href=#Timing_rpt_UnconstrainedEndpoints>3.4.1  Unconstrained Start/End Points</A></LI>
<LI>            <A href=#Timing_rpt_StartEndPointsWithoutTimingConstraints>3.4.2  Start/End Points Without Timing Constraints</A></LI>
<LI>    <A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<LI>        <A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_1>4.1.1  Setup Path Details For Constraint: create_clock -name {ref_clk} -period 83.3333333333333 -waveform {0.000 41.666} [get_ports ref_clk]</A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_2>4.1.2  Setup Path Details For Constraint: create_generated_clock -name {vga_clk} -source [get_pins {pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A></LI>
<LI>        <A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_1>4.2.1  Hold Path Details For Constraint: create_clock -name {ref_clk} -period 83.3333333333333 -waveform {0.000 41.666} [get_ports ref_clk]</A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_2>4.2.2  Hold Path Details For Constraint: create_generated_clock -name {vga_clk} -source [get_pins {pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A></LI>

=====================================================================
                    End of Table of Contents
=====================================================================


<A name="Timing_rpt_DesignChecking"></A><B><U><big>1  DESIGN CHECKING</big></U></B>

<A name="Timing_rpt_SDCConstraints"></A><B><U><big>1.1  SDC Constraints</big></U></B>

[IGNORED:]create_clock -name {pll_module/lscc_pll_inst/ref_clk_c} -period 83.3333333333333 [get_nets ref_clk_c]
create_clock -name {ref_clk} -period 83.3333333333333 -waveform {0.000 41.666} [get_ports ref_clk]
create_generated_clock -name {vga_clk} -source [get_pins {pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

<A name="Timing_rpt_CombinationalLoop"></A><B><U><big>1.2  Combinational Loop</big></U></B>

Combinational Loops
-------------------
++++ Loop1
vga_controller/VGAVerticalCounter/i1_4_lut_adj_116/C	->	vga_controller/VGAVerticalCounter/i1_4_lut_adj_116/Z

++++ Loop2
vga_controller/VGAVerticalCounter/i1_4_lut_adj_114/C	->	vga_controller/VGAVerticalCounter/i1_4_lut_adj_114/Z

++++ Loop3
vga_controller/VGAVerticalCounter/i1_4_lut_adj_117/C	->	vga_controller/VGAVerticalCounter/i1_4_lut_adj_117/Z

++++ Loop4
vga_controller/VGAVerticalCounter/i1_4_lut_adj_109/C	->	vga_controller/VGAVerticalCounter/i1_4_lut_adj_109/Z

++++ Loop5
vga_controller/VGAHorizontalCounter/i11_4_lut/A	->	vga_controller/VGAHorizontalCounter/i11_4_lut/Z

++++ Loop6
vga_controller/VGAHorizontalCounter/i13_4_lut/A	->	vga_controller/VGAHorizontalCounter/i13_4_lut/Z


<A name="Timing_rpt_ClockSummary"></A><B><U><big>2  CLOCK SUMMARY</big></U></B>

<A name="Timing_rpt_Clk_1"></A><B><U><big>2.1 Clock "ref_clk"</big></U></B>

create_clock -name {ref_clk} -period 83.3333333333333 -waveform {0.000 41.666} [get_ports ref_clk]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock ref_clk              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From ref_clk                           |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock ref_clk              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From vga_clk                           |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_2"></A><B><U><big>2.2 Clock "vga_clk"</big></U></B>

create_generated_clock -name {vga_clk} -source [get_pins {pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock vga_clk              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From vga_clk                           |             Target |          39.800 ns |         25.126 MHz 
                                        | Actual (all paths) |          48.636 ns |         20.561 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock vga_clk              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From ref_clk                           |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------


<A name="Timing_rpt_AnalysisSummary"></A><B><U><big>3  TIMING ANALYSIS SUMMARY</big></U></B>

<A name="Timing_rpt_Overall"></A><B><U><big>3.1  Overall (Setup and Hold)</big></U></B>

<A name="Timing_rpt_ConstraintCoverage"></A><B><U><big>3.1.1  Constraint Coverage</big></U></B>

Constraint Coverage: 10.9931%

<A name="Timing_rpt_Errors"></A><B><U><big>3.1.2  Timing Errors</big></U></B>

Timing Errors: 4 endpoints (setup), 0 endpoints (hold)

<A name="Timing_rpt_TotalScore"></A><B><U><big>3.1.3  Total Timing Score</big></U></B>

Total Negative Slack: 21.226 ns (setup), 0.000 ns (hold)

<A name="Timing_rpt_SetupSummary"></A><B><U><big>3.2  Setup Summary Report</big></U></B>

<A name="Timing_rpt_SetupConstraintSlackSummary"></A><B><U><big>3.2.1  Setup Constraint Slack Summary</big></U></B>
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>create_clock -name {ref_clk} -period 83</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>.3333333333333 -waveform {0.000 41.666}</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1> [get_ports ref_clk]</A>                    |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2><FONT COLOR=red>create_generated_clock -name {vga_clk} </FONT></A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2><FONT COLOR=red>-source [get_pins {pll_module/lscc_pll_</FONT></A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2><FONT COLOR=red>inst/u_PLL_B/REFERENCECLK}] -multiply_b</FONT></A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2><FONT COLOR=red>y 67 -divide_by 32 [get_pins {pll_modul</FONT></A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2><FONT COLOR=red>e/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </FONT></A>   |   <FONT COLOR=red>39.800 ns </FONT>|   <FONT COLOR=red>-8.836 ns </FONT>|   <FONT COLOR=red>20</FONT>   |   <FONT COLOR=red>48.637 ns </FONT>|  <FONT COLOR=red>20.560 MHz </FONT>|       <FONT COLOR=red>68</FONT>       |        <FONT COLOR=red>4</FONT>       
-------------------------------------------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_SetupCriticalEndpointSummary"></A><B><U><big>3.2.2  Setup Critical Endpoint Summary </big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
game_tick_gen/counter_387__i19/D         |   -8.836 ns 
game_tick_gen/counter_387__i18/D         |   -6.483 ns 
game_tick_gen/counter_387__i17/D         |   -4.130 ns 
game_tick_gen/counter_387__i16/D         |   -1.777 ns 
game_tick_gen/counter_387__i15/D         |    0.576 ns 
game_tick_gen/counter_387__i14/D         |    2.929 ns 
game_tick_gen/counter_387__i13/D         |    5.282 ns 
game_tick_gen/counter_387__i12/D         |    7.635 ns 
game_tick_gen/counter_387__i11/D         |    9.988 ns 
game_tick_gen/counter_387__i10/D         |   12.341 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           4 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_HoldSummary"></A><B><U><big>3.3  Hold Summary Report</big></U></B>

<A name="Timing_rpt_HoldConstraintSlackSummary"></A><B><U><big>3.3.1  Hold Constraint Slack Summary</big></U></B>

-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>create_clock -name {ref_clk} -period 83</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>.3333333333333 -waveform {0.000 41.666}</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1> [get_ports ref_clk]</A>                    |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>create_generated_clock -name {vga_clk} </A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>-source [get_pins {pll_module/lscc_pll_</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>inst/u_PLL_B/REFERENCECLK}] -multiply_b</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>y 67 -divide_by 32 [get_pins {pll_modul</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>e/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A>   |    0.000 ns |    5.991 ns |    2   |        ---- |        ---- |       68       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_HoldCriticalEndpointSummary"></A><B><U><big>3.3.2  Hold Critical Endpoint Summary </big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
{vga_controller/VGAVerticalCounter/vcount_391__i5/SP   vga_controller/VGAVerticalCounter/vcount_391__i6/SP}              
                                         |    5.991 ns 
{vga_controller/VGAVerticalCounter/vcount_391__i3/SP   vga_controller/VGAVerticalCounter/vcount_391__i4/SP}              
                                         |    5.991 ns 
vga_controller/VGAVerticalCounter/vcount_391__i9/SP              
                                         |    5.991 ns 
{vga_controller/VGAVerticalCounter/vcount_391__i1/SP   vga_controller/VGAVerticalCounter/vcount_391__i2/SP}              
                                         |    5.991 ns 
{vga_controller/VGAVerticalCounter/vcount_391__i7/SP   vga_controller/VGAVerticalCounter/vcount_391__i8/SP}              
                                         |    5.991 ns 
vga_controller/VGAVerticalCounter/vcount_391__i0/SP              
                                         |    5.991 ns 
game_tick_gen/counter_387__i18/D         |    5.991 ns 
game_tick_gen/counter_387__i19/D         |    5.991 ns 
game_tick_gen/counter_387__i16/D         |    5.991 ns 
game_tick_gen/counter_387__i17/D         |    5.991 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_UnconstrainedReport"></A><B><U><big>3.4  Unconstrained Report</big></U></B>

<A name="Timing_rpt_UnconstrainedEndpoints"></A><B><U><big>3.4.1  Unconstrained Start/End Points</big></U></B>

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


<A name="Timing_rpt_StartEndPointsWithoutTimingConstraints"></A><B><U><big>3.4.2  Start/End Points Without Timing Constraints</big></U></B>

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 6 Start or End Points      |           Type           
-------------------------------------------------------------------
hsync                                   |                    output
vsync                                   |                    output
red                                     |                    output
green                                   |                    output
buzzer                                  |                    output
blue                                    |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                         6
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 10 Instance(s)         |           Type           
-------------------------------------------------------------------
paddle_y_393__i5                        |                  No Clock
paddle_y_393__i6                        |                  No Clock
paddle_y_393__i3                        |                  No Clock
paddle_y_393__i4                        |                  No Clock
paddle_y_392__i5                        |                  No Clock
paddle_y_392__i6                        |                  No Clock
paddle_y_392__i3                        |                  No Clock
paddle_y_392__i4                        |                  No Clock
paddle_y_393__i9                        |                  No Clock
paddle_y_393__i1                        |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                       295
                                        |                          
-------------------------------------------------------------------

<A name="Timing_rpt_DetailedReport"></A><B><U><big>4  DETAILED REPORT</big></U></B>
<A name="Timing_rpt_SetupDetailedReport"></A><B><U><big>4.1  Setup Detailed Report</big></U></B>
<A name="Timing_rpt_SetupDetailedConstraint_1"></A><A href=#Timing_rpt_SetupSummaryConstraint_1>4.1.1  Setup path details for constraint: create_clock -name {ref_clk} -period 83.3333333333333 -waveform {0.000 41.666} [get_ports ref_clk]</A>
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<A name="Timing_rpt_SetupDetailedConstraint_2"></A><A href=#Timing_rpt_SetupSummaryConstraint_2>4.1.2  Setup path details for constraint: create_generated_clock -name {vga_clk} -source [get_pins {pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A>
----------------------------------------------------------------------
68 endpoints scored, 4 timing errors detected.

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : game_tick_gen/counter_387__i1/Q
Path End         : game_tick_gen/counter_387__i19/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 20
Delay Ratio      : 85.7% (route), 14.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : -8.836 ns  (Failed)

  Destination Clock Arrival Time (vga_clk:R#2)    39.800
+ Master Clock Source Latency                      0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   44.411

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                           48.438
-----------------------------------------   ------
End-of-path arrival time( ns )              53.248

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_387__i1/CK",
        "phy_name":"SLICE_92/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_387__i1/Q",
        "phy_name":"SLICE_92/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_387__i19/D",
        "phy_name":"SLICE_83/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387__i1/CK",
            "phy_name":"SLICE_92/CLK"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387__i1/Q",
            "phy_name":"SLICE_92/Q1"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/counter[0]",
            "phy_name":"game_tick_gen/counter[0]"
        },
        "arrive":8.276,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_1/C1",
            "phy_name":"SLICE_92/C1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_1/CO1",
            "phy_name":"SLICE_92/COUT1"
        },
        "arrive":8.620,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15182",
            "phy_name":"game_tick_gen/n15182"
        },
        "arrive":10.695,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_3/CI0",
            "phy_name":"SLICE_91/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_3/CO0",
            "phy_name":"SLICE_91/COUT0"
        },
        "arrive":10.973,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n21000",
            "phy_name":"game_tick_gen/n21000"
        },
        "arrive":13.048,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_3/CI1",
            "phy_name":"SLICE_91/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_3/CO1",
            "phy_name":"SLICE_91/COUT1"
        },
        "arrive":13.326,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15184",
            "phy_name":"game_tick_gen/n15184"
        },
        "arrive":15.401,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_5/CI0",
            "phy_name":"SLICE_90/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_5/CO0",
            "phy_name":"SLICE_90/COUT0"
        },
        "arrive":15.679,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n21003",
            "phy_name":"game_tick_gen/n21003"
        },
        "arrive":17.754,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_5/CI1",
            "phy_name":"SLICE_90/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_5/CO1",
            "phy_name":"SLICE_90/COUT1"
        },
        "arrive":18.032,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15186",
            "phy_name":"game_tick_gen/n15186"
        },
        "arrive":20.107,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_7/CI0",
            "phy_name":"SLICE_89/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_7/CO0",
            "phy_name":"SLICE_89/COUT0"
        },
        "arrive":20.385,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n21006",
            "phy_name":"game_tick_gen/n21006"
        },
        "arrive":22.460,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_7/CI1",
            "phy_name":"SLICE_89/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_7/CO1",
            "phy_name":"SLICE_89/COUT1"
        },
        "arrive":22.738,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15188",
            "phy_name":"game_tick_gen/n15188"
        },
        "arrive":24.813,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_9/CI0",
            "phy_name":"SLICE_88/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_9/CO0",
            "phy_name":"SLICE_88/COUT0"
        },
        "arrive":25.091,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n21009",
            "phy_name":"game_tick_gen/n21009"
        },
        "arrive":27.166,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_9/CI1",
            "phy_name":"SLICE_88/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_9/CO1",
            "phy_name":"SLICE_88/COUT1"
        },
        "arrive":27.444,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15190",
            "phy_name":"game_tick_gen/n15190"
        },
        "arrive":29.519,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_11/CI0",
            "phy_name":"SLICE_87/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_11/CO0",
            "phy_name":"SLICE_87/COUT0"
        },
        "arrive":29.797,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n21012",
            "phy_name":"game_tick_gen/n21012"
        },
        "arrive":31.872,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_11/CI1",
            "phy_name":"SLICE_87/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_11/CO1",
            "phy_name":"SLICE_87/COUT1"
        },
        "arrive":32.150,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15192",
            "phy_name":"game_tick_gen/n15192"
        },
        "arrive":34.225,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_13/CI0",
            "phy_name":"SLICE_86/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_13/CO0",
            "phy_name":"SLICE_86/COUT0"
        },
        "arrive":34.503,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n21015",
            "phy_name":"game_tick_gen/n21015"
        },
        "arrive":36.578,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_13/CI1",
            "phy_name":"SLICE_86/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_13/CO1",
            "phy_name":"SLICE_86/COUT1"
        },
        "arrive":36.856,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15194",
            "phy_name":"game_tick_gen/n15194"
        },
        "arrive":38.931,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_15/CI0",
            "phy_name":"SLICE_85/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_15/CO0",
            "phy_name":"SLICE_85/COUT0"
        },
        "arrive":39.209,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n21018",
            "phy_name":"game_tick_gen/n21018"
        },
        "arrive":41.284,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_15/CI1",
            "phy_name":"SLICE_85/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_15/CO1",
            "phy_name":"SLICE_85/COUT1"
        },
        "arrive":41.562,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15196",
            "phy_name":"game_tick_gen/n15196"
        },
        "arrive":43.637,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_17/CI0",
            "phy_name":"SLICE_84/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_17/CO0",
            "phy_name":"SLICE_84/COUT0"
        },
        "arrive":43.915,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n21021",
            "phy_name":"game_tick_gen/n21021"
        },
        "arrive":45.990,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_17/CI1",
            "phy_name":"SLICE_84/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_17/CO1",
            "phy_name":"SLICE_84/COUT1"
        },
        "arrive":46.268,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15198",
            "phy_name":"game_tick_gen/n15198"
        },
        "arrive":48.343,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_19/CI0",
            "phy_name":"SLICE_83/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_19/CO0",
            "phy_name":"SLICE_83/COUT0"
        },
        "arrive":48.621,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n21024",
            "phy_name":"game_tick_gen/n21024"
        },
        "arrive":50.696,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_19/D1",
            "phy_name":"SLICE_83/D1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_19/S1",
            "phy_name":"SLICE_83/F1"
        },
        "arrive":51.173,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n81[18]",
            "phy_name":"game_tick_gen/n81[18]"
        },
        "arrive":53.248,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
game_tick_gen/counter_387__i1/CK->game_tick_gen/counter_387__i1/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         6.201  2       
game_tick_gen/counter[0]                                  NET DELAY            2.075         8.276  1       
game_tick_gen/counter_387_add_4_1/C1->game_tick_gen/counter_387_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         8.620  2       
game_tick_gen/n15182                                      NET DELAY            2.075        10.695  1       
game_tick_gen/counter_387_add_4_3/CI0->game_tick_gen/counter_387_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.973  2       
game_tick_gen/n21000                                      NET DELAY            2.075        13.048  1       
game_tick_gen/counter_387_add_4_3/CI1->game_tick_gen/counter_387_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.326  2       
game_tick_gen/n15184                                      NET DELAY            2.075        15.401  1       
game_tick_gen/counter_387_add_4_5/CI0->game_tick_gen/counter_387_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.679  2       
game_tick_gen/n21003                                      NET DELAY            2.075        17.754  1       
game_tick_gen/counter_387_add_4_5/CI1->game_tick_gen/counter_387_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.032  2       
game_tick_gen/n15186                                      NET DELAY            2.075        20.107  1       
game_tick_gen/counter_387_add_4_7/CI0->game_tick_gen/counter_387_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.385  2       
game_tick_gen/n21006                                      NET DELAY            2.075        22.460  1       
game_tick_gen/counter_387_add_4_7/CI1->game_tick_gen/counter_387_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        22.738  2       
game_tick_gen/n15188                                      NET DELAY            2.075        24.813  1       
game_tick_gen/counter_387_add_4_9/CI0->game_tick_gen/counter_387_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        25.091  2       
game_tick_gen/n21009                                      NET DELAY            2.075        27.166  1       
game_tick_gen/counter_387_add_4_9/CI1->game_tick_gen/counter_387_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        27.444  2       
game_tick_gen/n15190                                      NET DELAY            2.075        29.519  1       
game_tick_gen/counter_387_add_4_11/CI0->game_tick_gen/counter_387_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        29.797  2       
game_tick_gen/n21012                                      NET DELAY            2.075        31.872  1       
game_tick_gen/counter_387_add_4_11/CI1->game_tick_gen/counter_387_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        32.150  2       
game_tick_gen/n15192                                      NET DELAY            2.075        34.225  1       
game_tick_gen/counter_387_add_4_13/CI0->game_tick_gen/counter_387_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        34.503  2       
game_tick_gen/n21015                                      NET DELAY            2.075        36.578  1       
game_tick_gen/counter_387_add_4_13/CI1->game_tick_gen/counter_387_add_4_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        36.856  2       
game_tick_gen/n15194                                      NET DELAY            2.075        38.931  1       
game_tick_gen/counter_387_add_4_15/CI0->game_tick_gen/counter_387_add_4_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        39.209  2       
game_tick_gen/n21018                                      NET DELAY            2.075        41.284  1       
game_tick_gen/counter_387_add_4_15/CI1->game_tick_gen/counter_387_add_4_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        41.562  2       
game_tick_gen/n15196                                      NET DELAY            2.075        43.637  1       
game_tick_gen/counter_387_add_4_17/CI0->game_tick_gen/counter_387_add_4_17/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        43.915  2       
game_tick_gen/n21021                                      NET DELAY            2.075        45.990  1       
game_tick_gen/counter_387_add_4_17/CI1->game_tick_gen/counter_387_add_4_17/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        46.268  2       
game_tick_gen/n15198                                      NET DELAY            2.075        48.343  1       
game_tick_gen/counter_387_add_4_19/CI0->game_tick_gen/counter_387_add_4_19/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        48.621  2       
game_tick_gen/n21024                                      NET DELAY            2.075        50.696  1       
game_tick_gen/counter_387_add_4_19/D1->game_tick_gen/counter_387_add_4_19/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        51.173  1       
game_tick_gen/n81[18]                                     NET DELAY            2.075        53.248  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_387__i18/CK",
        "phy_name":"SLICE_83/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_tick_gen/counter_387__i1/Q
Path End         : game_tick_gen/counter_387__i18/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 19
Delay Ratio      : 85.5% (route), 14.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : -6.483 ns  (Failed)

  Destination Clock Arrival Time (vga_clk:R#2)    39.800
+ Master Clock Source Latency                      0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   44.411

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                           46.085
-----------------------------------------   ------
End-of-path arrival time( ns )              50.895

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_387__i1/CK",
        "phy_name":"SLICE_92/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_387__i1/Q",
        "phy_name":"SLICE_92/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_387__i18/D",
        "phy_name":"SLICE_83/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387__i1/CK",
            "phy_name":"SLICE_92/CLK"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387__i1/Q",
            "phy_name":"SLICE_92/Q1"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/counter[0]",
            "phy_name":"game_tick_gen/counter[0]"
        },
        "arrive":8.276,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_1/C1",
            "phy_name":"SLICE_92/C1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_1/CO1",
            "phy_name":"SLICE_92/COUT1"
        },
        "arrive":8.620,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15182",
            "phy_name":"game_tick_gen/n15182"
        },
        "arrive":10.695,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_3/CI0",
            "phy_name":"SLICE_91/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_3/CO0",
            "phy_name":"SLICE_91/COUT0"
        },
        "arrive":10.973,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n21000",
            "phy_name":"game_tick_gen/n21000"
        },
        "arrive":13.048,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_3/CI1",
            "phy_name":"SLICE_91/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_3/CO1",
            "phy_name":"SLICE_91/COUT1"
        },
        "arrive":13.326,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15184",
            "phy_name":"game_tick_gen/n15184"
        },
        "arrive":15.401,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_5/CI0",
            "phy_name":"SLICE_90/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_5/CO0",
            "phy_name":"SLICE_90/COUT0"
        },
        "arrive":15.679,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n21003",
            "phy_name":"game_tick_gen/n21003"
        },
        "arrive":17.754,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_5/CI1",
            "phy_name":"SLICE_90/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_5/CO1",
            "phy_name":"SLICE_90/COUT1"
        },
        "arrive":18.032,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15186",
            "phy_name":"game_tick_gen/n15186"
        },
        "arrive":20.107,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_7/CI0",
            "phy_name":"SLICE_89/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_7/CO0",
            "phy_name":"SLICE_89/COUT0"
        },
        "arrive":20.385,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n21006",
            "phy_name":"game_tick_gen/n21006"
        },
        "arrive":22.460,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_7/CI1",
            "phy_name":"SLICE_89/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_7/CO1",
            "phy_name":"SLICE_89/COUT1"
        },
        "arrive":22.738,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15188",
            "phy_name":"game_tick_gen/n15188"
        },
        "arrive":24.813,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_9/CI0",
            "phy_name":"SLICE_88/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_9/CO0",
            "phy_name":"SLICE_88/COUT0"
        },
        "arrive":25.091,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n21009",
            "phy_name":"game_tick_gen/n21009"
        },
        "arrive":27.166,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_9/CI1",
            "phy_name":"SLICE_88/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_9/CO1",
            "phy_name":"SLICE_88/COUT1"
        },
        "arrive":27.444,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15190",
            "phy_name":"game_tick_gen/n15190"
        },
        "arrive":29.519,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_11/CI0",
            "phy_name":"SLICE_87/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_11/CO0",
            "phy_name":"SLICE_87/COUT0"
        },
        "arrive":29.797,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n21012",
            "phy_name":"game_tick_gen/n21012"
        },
        "arrive":31.872,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_11/CI1",
            "phy_name":"SLICE_87/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_11/CO1",
            "phy_name":"SLICE_87/COUT1"
        },
        "arrive":32.150,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15192",
            "phy_name":"game_tick_gen/n15192"
        },
        "arrive":34.225,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_13/CI0",
            "phy_name":"SLICE_86/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_13/CO0",
            "phy_name":"SLICE_86/COUT0"
        },
        "arrive":34.503,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n21015",
            "phy_name":"game_tick_gen/n21015"
        },
        "arrive":36.578,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_13/CI1",
            "phy_name":"SLICE_86/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_13/CO1",
            "phy_name":"SLICE_86/COUT1"
        },
        "arrive":36.856,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15194",
            "phy_name":"game_tick_gen/n15194"
        },
        "arrive":38.931,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_15/CI0",
            "phy_name":"SLICE_85/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_15/CO0",
            "phy_name":"SLICE_85/COUT0"
        },
        "arrive":39.209,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n21018",
            "phy_name":"game_tick_gen/n21018"
        },
        "arrive":41.284,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_15/CI1",
            "phy_name":"SLICE_85/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_15/CO1",
            "phy_name":"SLICE_85/COUT1"
        },
        "arrive":41.562,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15196",
            "phy_name":"game_tick_gen/n15196"
        },
        "arrive":43.637,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_17/CI0",
            "phy_name":"SLICE_84/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_17/CO0",
            "phy_name":"SLICE_84/COUT0"
        },
        "arrive":43.915,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n21021",
            "phy_name":"game_tick_gen/n21021"
        },
        "arrive":45.990,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_17/CI1",
            "phy_name":"SLICE_84/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_17/CO1",
            "phy_name":"SLICE_84/COUT1"
        },
        "arrive":46.268,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15198",
            "phy_name":"game_tick_gen/n15198"
        },
        "arrive":48.343,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_19/D0",
            "phy_name":"SLICE_83/D0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_19/S0",
            "phy_name":"SLICE_83/F0"
        },
        "arrive":48.820,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n81[17]",
            "phy_name":"game_tick_gen/n81[17]"
        },
        "arrive":50.895,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
game_tick_gen/counter_387__i1/CK->game_tick_gen/counter_387__i1/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         6.201  2       
game_tick_gen/counter[0]                                  NET DELAY            2.075         8.276  1       
game_tick_gen/counter_387_add_4_1/C1->game_tick_gen/counter_387_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         8.620  2       
game_tick_gen/n15182                                      NET DELAY            2.075        10.695  1       
game_tick_gen/counter_387_add_4_3/CI0->game_tick_gen/counter_387_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.973  2       
game_tick_gen/n21000                                      NET DELAY            2.075        13.048  1       
game_tick_gen/counter_387_add_4_3/CI1->game_tick_gen/counter_387_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.326  2       
game_tick_gen/n15184                                      NET DELAY            2.075        15.401  1       
game_tick_gen/counter_387_add_4_5/CI0->game_tick_gen/counter_387_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.679  2       
game_tick_gen/n21003                                      NET DELAY            2.075        17.754  1       
game_tick_gen/counter_387_add_4_5/CI1->game_tick_gen/counter_387_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.032  2       
game_tick_gen/n15186                                      NET DELAY            2.075        20.107  1       
game_tick_gen/counter_387_add_4_7/CI0->game_tick_gen/counter_387_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.385  2       
game_tick_gen/n21006                                      NET DELAY            2.075        22.460  1       
game_tick_gen/counter_387_add_4_7/CI1->game_tick_gen/counter_387_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        22.738  2       
game_tick_gen/n15188                                      NET DELAY            2.075        24.813  1       
game_tick_gen/counter_387_add_4_9/CI0->game_tick_gen/counter_387_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        25.091  2       
game_tick_gen/n21009                                      NET DELAY            2.075        27.166  1       
game_tick_gen/counter_387_add_4_9/CI1->game_tick_gen/counter_387_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        27.444  2       
game_tick_gen/n15190                                      NET DELAY            2.075        29.519  1       
game_tick_gen/counter_387_add_4_11/CI0->game_tick_gen/counter_387_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        29.797  2       
game_tick_gen/n21012                                      NET DELAY            2.075        31.872  1       
game_tick_gen/counter_387_add_4_11/CI1->game_tick_gen/counter_387_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        32.150  2       
game_tick_gen/n15192                                      NET DELAY            2.075        34.225  1       
game_tick_gen/counter_387_add_4_13/CI0->game_tick_gen/counter_387_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        34.503  2       
game_tick_gen/n21015                                      NET DELAY            2.075        36.578  1       
game_tick_gen/counter_387_add_4_13/CI1->game_tick_gen/counter_387_add_4_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        36.856  2       
game_tick_gen/n15194                                      NET DELAY            2.075        38.931  1       
game_tick_gen/counter_387_add_4_15/CI0->game_tick_gen/counter_387_add_4_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        39.209  2       
game_tick_gen/n21018                                      NET DELAY            2.075        41.284  1       
game_tick_gen/counter_387_add_4_15/CI1->game_tick_gen/counter_387_add_4_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        41.562  2       
game_tick_gen/n15196                                      NET DELAY            2.075        43.637  1       
game_tick_gen/counter_387_add_4_17/CI0->game_tick_gen/counter_387_add_4_17/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        43.915  2       
game_tick_gen/n21021                                      NET DELAY            2.075        45.990  1       
game_tick_gen/counter_387_add_4_17/CI1->game_tick_gen/counter_387_add_4_17/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        46.268  2       
game_tick_gen/n15198                                      NET DELAY            2.075        48.343  1       
game_tick_gen/counter_387_add_4_19/D0->game_tick_gen/counter_387_add_4_19/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        48.820  1       
game_tick_gen/n81[17]                                     NET DELAY            2.075        50.895  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_387__i18/CK",
        "phy_name":"SLICE_83/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_tick_gen/counter_387__i1/Q
Path End         : game_tick_gen/counter_387__i17/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 18
Delay Ratio      : 85.4% (route), 14.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : -4.130 ns  (Failed)

  Destination Clock Arrival Time (vga_clk:R#2)    39.800
+ Master Clock Source Latency                      0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   44.411

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                           43.732
-----------------------------------------   ------
End-of-path arrival time( ns )              48.542

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_387__i1/CK",
        "phy_name":"SLICE_92/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_387__i1/Q",
        "phy_name":"SLICE_92/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_387__i17/D",
        "phy_name":"SLICE_84/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387__i1/CK",
            "phy_name":"SLICE_92/CLK"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387__i1/Q",
            "phy_name":"SLICE_92/Q1"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/counter[0]",
            "phy_name":"game_tick_gen/counter[0]"
        },
        "arrive":8.276,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_1/C1",
            "phy_name":"SLICE_92/C1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_1/CO1",
            "phy_name":"SLICE_92/COUT1"
        },
        "arrive":8.620,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15182",
            "phy_name":"game_tick_gen/n15182"
        },
        "arrive":10.695,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_3/CI0",
            "phy_name":"SLICE_91/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_3/CO0",
            "phy_name":"SLICE_91/COUT0"
        },
        "arrive":10.973,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n21000",
            "phy_name":"game_tick_gen/n21000"
        },
        "arrive":13.048,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_3/CI1",
            "phy_name":"SLICE_91/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_3/CO1",
            "phy_name":"SLICE_91/COUT1"
        },
        "arrive":13.326,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15184",
            "phy_name":"game_tick_gen/n15184"
        },
        "arrive":15.401,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_5/CI0",
            "phy_name":"SLICE_90/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_5/CO0",
            "phy_name":"SLICE_90/COUT0"
        },
        "arrive":15.679,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n21003",
            "phy_name":"game_tick_gen/n21003"
        },
        "arrive":17.754,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_5/CI1",
            "phy_name":"SLICE_90/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_5/CO1",
            "phy_name":"SLICE_90/COUT1"
        },
        "arrive":18.032,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15186",
            "phy_name":"game_tick_gen/n15186"
        },
        "arrive":20.107,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_7/CI0",
            "phy_name":"SLICE_89/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_7/CO0",
            "phy_name":"SLICE_89/COUT0"
        },
        "arrive":20.385,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n21006",
            "phy_name":"game_tick_gen/n21006"
        },
        "arrive":22.460,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_7/CI1",
            "phy_name":"SLICE_89/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_7/CO1",
            "phy_name":"SLICE_89/COUT1"
        },
        "arrive":22.738,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15188",
            "phy_name":"game_tick_gen/n15188"
        },
        "arrive":24.813,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_9/CI0",
            "phy_name":"SLICE_88/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_9/CO0",
            "phy_name":"SLICE_88/COUT0"
        },
        "arrive":25.091,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n21009",
            "phy_name":"game_tick_gen/n21009"
        },
        "arrive":27.166,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_9/CI1",
            "phy_name":"SLICE_88/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_9/CO1",
            "phy_name":"SLICE_88/COUT1"
        },
        "arrive":27.444,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15190",
            "phy_name":"game_tick_gen/n15190"
        },
        "arrive":29.519,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_11/CI0",
            "phy_name":"SLICE_87/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_11/CO0",
            "phy_name":"SLICE_87/COUT0"
        },
        "arrive":29.797,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n21012",
            "phy_name":"game_tick_gen/n21012"
        },
        "arrive":31.872,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_11/CI1",
            "phy_name":"SLICE_87/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_11/CO1",
            "phy_name":"SLICE_87/COUT1"
        },
        "arrive":32.150,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15192",
            "phy_name":"game_tick_gen/n15192"
        },
        "arrive":34.225,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_13/CI0",
            "phy_name":"SLICE_86/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_13/CO0",
            "phy_name":"SLICE_86/COUT0"
        },
        "arrive":34.503,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n21015",
            "phy_name":"game_tick_gen/n21015"
        },
        "arrive":36.578,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_13/CI1",
            "phy_name":"SLICE_86/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_13/CO1",
            "phy_name":"SLICE_86/COUT1"
        },
        "arrive":36.856,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15194",
            "phy_name":"game_tick_gen/n15194"
        },
        "arrive":38.931,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_15/CI0",
            "phy_name":"SLICE_85/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_15/CO0",
            "phy_name":"SLICE_85/COUT0"
        },
        "arrive":39.209,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n21018",
            "phy_name":"game_tick_gen/n21018"
        },
        "arrive":41.284,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_15/CI1",
            "phy_name":"SLICE_85/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_15/CO1",
            "phy_name":"SLICE_85/COUT1"
        },
        "arrive":41.562,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15196",
            "phy_name":"game_tick_gen/n15196"
        },
        "arrive":43.637,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_17/CI0",
            "phy_name":"SLICE_84/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_17/CO0",
            "phy_name":"SLICE_84/COUT0"
        },
        "arrive":43.915,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n21021",
            "phy_name":"game_tick_gen/n21021"
        },
        "arrive":45.990,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_17/D1",
            "phy_name":"SLICE_84/D1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_17/S1",
            "phy_name":"SLICE_84/F1"
        },
        "arrive":46.467,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n81[16]",
            "phy_name":"game_tick_gen/n81[16]"
        },
        "arrive":48.542,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
game_tick_gen/counter_387__i1/CK->game_tick_gen/counter_387__i1/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         6.201  2       
game_tick_gen/counter[0]                                  NET DELAY            2.075         8.276  1       
game_tick_gen/counter_387_add_4_1/C1->game_tick_gen/counter_387_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         8.620  2       
game_tick_gen/n15182                                      NET DELAY            2.075        10.695  1       
game_tick_gen/counter_387_add_4_3/CI0->game_tick_gen/counter_387_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.973  2       
game_tick_gen/n21000                                      NET DELAY            2.075        13.048  1       
game_tick_gen/counter_387_add_4_3/CI1->game_tick_gen/counter_387_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.326  2       
game_tick_gen/n15184                                      NET DELAY            2.075        15.401  1       
game_tick_gen/counter_387_add_4_5/CI0->game_tick_gen/counter_387_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.679  2       
game_tick_gen/n21003                                      NET DELAY            2.075        17.754  1       
game_tick_gen/counter_387_add_4_5/CI1->game_tick_gen/counter_387_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.032  2       
game_tick_gen/n15186                                      NET DELAY            2.075        20.107  1       
game_tick_gen/counter_387_add_4_7/CI0->game_tick_gen/counter_387_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.385  2       
game_tick_gen/n21006                                      NET DELAY            2.075        22.460  1       
game_tick_gen/counter_387_add_4_7/CI1->game_tick_gen/counter_387_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        22.738  2       
game_tick_gen/n15188                                      NET DELAY            2.075        24.813  1       
game_tick_gen/counter_387_add_4_9/CI0->game_tick_gen/counter_387_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        25.091  2       
game_tick_gen/n21009                                      NET DELAY            2.075        27.166  1       
game_tick_gen/counter_387_add_4_9/CI1->game_tick_gen/counter_387_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        27.444  2       
game_tick_gen/n15190                                      NET DELAY            2.075        29.519  1       
game_tick_gen/counter_387_add_4_11/CI0->game_tick_gen/counter_387_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        29.797  2       
game_tick_gen/n21012                                      NET DELAY            2.075        31.872  1       
game_tick_gen/counter_387_add_4_11/CI1->game_tick_gen/counter_387_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        32.150  2       
game_tick_gen/n15192                                      NET DELAY            2.075        34.225  1       
game_tick_gen/counter_387_add_4_13/CI0->game_tick_gen/counter_387_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        34.503  2       
game_tick_gen/n21015                                      NET DELAY            2.075        36.578  1       
game_tick_gen/counter_387_add_4_13/CI1->game_tick_gen/counter_387_add_4_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        36.856  2       
game_tick_gen/n15194                                      NET DELAY            2.075        38.931  1       
game_tick_gen/counter_387_add_4_15/CI0->game_tick_gen/counter_387_add_4_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        39.209  2       
game_tick_gen/n21018                                      NET DELAY            2.075        41.284  1       
game_tick_gen/counter_387_add_4_15/CI1->game_tick_gen/counter_387_add_4_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        41.562  2       
game_tick_gen/n15196                                      NET DELAY            2.075        43.637  1       
game_tick_gen/counter_387_add_4_17/CI0->game_tick_gen/counter_387_add_4_17/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        43.915  2       
game_tick_gen/n21021                                      NET DELAY            2.075        45.990  1       
game_tick_gen/counter_387_add_4_17/D1->game_tick_gen/counter_387_add_4_17/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        46.467  1       
game_tick_gen/n81[16]                                     NET DELAY            2.075        48.542  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_387__i16/CK",
        "phy_name":"SLICE_84/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_tick_gen/counter_387__i1/Q
Path End         : game_tick_gen/counter_387__i16/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 17
Delay Ratio      : 85.2% (route), 14.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : -1.777 ns  (Failed)

  Destination Clock Arrival Time (vga_clk:R#2)    39.800
+ Master Clock Source Latency                      0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   44.411

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                           41.379
-----------------------------------------   ------
End-of-path arrival time( ns )              46.189

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_387__i1/CK",
        "phy_name":"SLICE_92/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_387__i1/Q",
        "phy_name":"SLICE_92/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_387__i16/D",
        "phy_name":"SLICE_84/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387__i1/CK",
            "phy_name":"SLICE_92/CLK"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387__i1/Q",
            "phy_name":"SLICE_92/Q1"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/counter[0]",
            "phy_name":"game_tick_gen/counter[0]"
        },
        "arrive":8.276,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_1/C1",
            "phy_name":"SLICE_92/C1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_1/CO1",
            "phy_name":"SLICE_92/COUT1"
        },
        "arrive":8.620,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15182",
            "phy_name":"game_tick_gen/n15182"
        },
        "arrive":10.695,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_3/CI0",
            "phy_name":"SLICE_91/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_3/CO0",
            "phy_name":"SLICE_91/COUT0"
        },
        "arrive":10.973,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n21000",
            "phy_name":"game_tick_gen/n21000"
        },
        "arrive":13.048,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_3/CI1",
            "phy_name":"SLICE_91/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_3/CO1",
            "phy_name":"SLICE_91/COUT1"
        },
        "arrive":13.326,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15184",
            "phy_name":"game_tick_gen/n15184"
        },
        "arrive":15.401,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_5/CI0",
            "phy_name":"SLICE_90/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_5/CO0",
            "phy_name":"SLICE_90/COUT0"
        },
        "arrive":15.679,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n21003",
            "phy_name":"game_tick_gen/n21003"
        },
        "arrive":17.754,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_5/CI1",
            "phy_name":"SLICE_90/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_5/CO1",
            "phy_name":"SLICE_90/COUT1"
        },
        "arrive":18.032,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15186",
            "phy_name":"game_tick_gen/n15186"
        },
        "arrive":20.107,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_7/CI0",
            "phy_name":"SLICE_89/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_7/CO0",
            "phy_name":"SLICE_89/COUT0"
        },
        "arrive":20.385,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n21006",
            "phy_name":"game_tick_gen/n21006"
        },
        "arrive":22.460,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_7/CI1",
            "phy_name":"SLICE_89/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_7/CO1",
            "phy_name":"SLICE_89/COUT1"
        },
        "arrive":22.738,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15188",
            "phy_name":"game_tick_gen/n15188"
        },
        "arrive":24.813,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_9/CI0",
            "phy_name":"SLICE_88/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_9/CO0",
            "phy_name":"SLICE_88/COUT0"
        },
        "arrive":25.091,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n21009",
            "phy_name":"game_tick_gen/n21009"
        },
        "arrive":27.166,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_9/CI1",
            "phy_name":"SLICE_88/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_9/CO1",
            "phy_name":"SLICE_88/COUT1"
        },
        "arrive":27.444,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15190",
            "phy_name":"game_tick_gen/n15190"
        },
        "arrive":29.519,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_11/CI0",
            "phy_name":"SLICE_87/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_11/CO0",
            "phy_name":"SLICE_87/COUT0"
        },
        "arrive":29.797,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n21012",
            "phy_name":"game_tick_gen/n21012"
        },
        "arrive":31.872,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_11/CI1",
            "phy_name":"SLICE_87/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_11/CO1",
            "phy_name":"SLICE_87/COUT1"
        },
        "arrive":32.150,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15192",
            "phy_name":"game_tick_gen/n15192"
        },
        "arrive":34.225,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_13/CI0",
            "phy_name":"SLICE_86/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_13/CO0",
            "phy_name":"SLICE_86/COUT0"
        },
        "arrive":34.503,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n21015",
            "phy_name":"game_tick_gen/n21015"
        },
        "arrive":36.578,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_13/CI1",
            "phy_name":"SLICE_86/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_13/CO1",
            "phy_name":"SLICE_86/COUT1"
        },
        "arrive":36.856,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15194",
            "phy_name":"game_tick_gen/n15194"
        },
        "arrive":38.931,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_15/CI0",
            "phy_name":"SLICE_85/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_15/CO0",
            "phy_name":"SLICE_85/COUT0"
        },
        "arrive":39.209,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n21018",
            "phy_name":"game_tick_gen/n21018"
        },
        "arrive":41.284,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_15/CI1",
            "phy_name":"SLICE_85/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_15/CO1",
            "phy_name":"SLICE_85/COUT1"
        },
        "arrive":41.562,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15196",
            "phy_name":"game_tick_gen/n15196"
        },
        "arrive":43.637,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_17/D0",
            "phy_name":"SLICE_84/D0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_17/S0",
            "phy_name":"SLICE_84/F0"
        },
        "arrive":44.114,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n81[15]",
            "phy_name":"game_tick_gen/n81[15]"
        },
        "arrive":46.189,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
game_tick_gen/counter_387__i1/CK->game_tick_gen/counter_387__i1/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         6.201  2       
game_tick_gen/counter[0]                                  NET DELAY            2.075         8.276  1       
game_tick_gen/counter_387_add_4_1/C1->game_tick_gen/counter_387_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         8.620  2       
game_tick_gen/n15182                                      NET DELAY            2.075        10.695  1       
game_tick_gen/counter_387_add_4_3/CI0->game_tick_gen/counter_387_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.973  2       
game_tick_gen/n21000                                      NET DELAY            2.075        13.048  1       
game_tick_gen/counter_387_add_4_3/CI1->game_tick_gen/counter_387_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.326  2       
game_tick_gen/n15184                                      NET DELAY            2.075        15.401  1       
game_tick_gen/counter_387_add_4_5/CI0->game_tick_gen/counter_387_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.679  2       
game_tick_gen/n21003                                      NET DELAY            2.075        17.754  1       
game_tick_gen/counter_387_add_4_5/CI1->game_tick_gen/counter_387_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.032  2       
game_tick_gen/n15186                                      NET DELAY            2.075        20.107  1       
game_tick_gen/counter_387_add_4_7/CI0->game_tick_gen/counter_387_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.385  2       
game_tick_gen/n21006                                      NET DELAY            2.075        22.460  1       
game_tick_gen/counter_387_add_4_7/CI1->game_tick_gen/counter_387_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        22.738  2       
game_tick_gen/n15188                                      NET DELAY            2.075        24.813  1       
game_tick_gen/counter_387_add_4_9/CI0->game_tick_gen/counter_387_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        25.091  2       
game_tick_gen/n21009                                      NET DELAY            2.075        27.166  1       
game_tick_gen/counter_387_add_4_9/CI1->game_tick_gen/counter_387_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        27.444  2       
game_tick_gen/n15190                                      NET DELAY            2.075        29.519  1       
game_tick_gen/counter_387_add_4_11/CI0->game_tick_gen/counter_387_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        29.797  2       
game_tick_gen/n21012                                      NET DELAY            2.075        31.872  1       
game_tick_gen/counter_387_add_4_11/CI1->game_tick_gen/counter_387_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        32.150  2       
game_tick_gen/n15192                                      NET DELAY            2.075        34.225  1       
game_tick_gen/counter_387_add_4_13/CI0->game_tick_gen/counter_387_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        34.503  2       
game_tick_gen/n21015                                      NET DELAY            2.075        36.578  1       
game_tick_gen/counter_387_add_4_13/CI1->game_tick_gen/counter_387_add_4_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        36.856  2       
game_tick_gen/n15194                                      NET DELAY            2.075        38.931  1       
game_tick_gen/counter_387_add_4_15/CI0->game_tick_gen/counter_387_add_4_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        39.209  2       
game_tick_gen/n21018                                      NET DELAY            2.075        41.284  1       
game_tick_gen/counter_387_add_4_15/CI1->game_tick_gen/counter_387_add_4_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        41.562  2       
game_tick_gen/n15196                                      NET DELAY            2.075        43.637  1       
game_tick_gen/counter_387_add_4_17/D0->game_tick_gen/counter_387_add_4_17/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        44.114  1       
game_tick_gen/n81[15]                                     NET DELAY            2.075        46.189  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_387__i16/CK",
        "phy_name":"SLICE_84/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_tick_gen/counter_387__i1/Q
Path End         : game_tick_gen/counter_387__i15/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 16
Delay Ratio      : 85.1% (route), 14.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 0.575 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#2)    39.800
+ Master Clock Source Latency                      0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   44.411

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                           39.026
-----------------------------------------   ------
End-of-path arrival time( ns )              43.836

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_387__i1/CK",
        "phy_name":"SLICE_92/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_387__i1/Q",
        "phy_name":"SLICE_92/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_387__i15/D",
        "phy_name":"SLICE_85/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387__i1/CK",
            "phy_name":"SLICE_92/CLK"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387__i1/Q",
            "phy_name":"SLICE_92/Q1"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/counter[0]",
            "phy_name":"game_tick_gen/counter[0]"
        },
        "arrive":8.276,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_1/C1",
            "phy_name":"SLICE_92/C1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_1/CO1",
            "phy_name":"SLICE_92/COUT1"
        },
        "arrive":8.620,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15182",
            "phy_name":"game_tick_gen/n15182"
        },
        "arrive":10.695,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_3/CI0",
            "phy_name":"SLICE_91/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_3/CO0",
            "phy_name":"SLICE_91/COUT0"
        },
        "arrive":10.973,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n21000",
            "phy_name":"game_tick_gen/n21000"
        },
        "arrive":13.048,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_3/CI1",
            "phy_name":"SLICE_91/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_3/CO1",
            "phy_name":"SLICE_91/COUT1"
        },
        "arrive":13.326,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15184",
            "phy_name":"game_tick_gen/n15184"
        },
        "arrive":15.401,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_5/CI0",
            "phy_name":"SLICE_90/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_5/CO0",
            "phy_name":"SLICE_90/COUT0"
        },
        "arrive":15.679,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n21003",
            "phy_name":"game_tick_gen/n21003"
        },
        "arrive":17.754,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_5/CI1",
            "phy_name":"SLICE_90/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_5/CO1",
            "phy_name":"SLICE_90/COUT1"
        },
        "arrive":18.032,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15186",
            "phy_name":"game_tick_gen/n15186"
        },
        "arrive":20.107,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_7/CI0",
            "phy_name":"SLICE_89/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_7/CO0",
            "phy_name":"SLICE_89/COUT0"
        },
        "arrive":20.385,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n21006",
            "phy_name":"game_tick_gen/n21006"
        },
        "arrive":22.460,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_7/CI1",
            "phy_name":"SLICE_89/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_7/CO1",
            "phy_name":"SLICE_89/COUT1"
        },
        "arrive":22.738,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15188",
            "phy_name":"game_tick_gen/n15188"
        },
        "arrive":24.813,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_9/CI0",
            "phy_name":"SLICE_88/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_9/CO0",
            "phy_name":"SLICE_88/COUT0"
        },
        "arrive":25.091,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n21009",
            "phy_name":"game_tick_gen/n21009"
        },
        "arrive":27.166,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_9/CI1",
            "phy_name":"SLICE_88/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_9/CO1",
            "phy_name":"SLICE_88/COUT1"
        },
        "arrive":27.444,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15190",
            "phy_name":"game_tick_gen/n15190"
        },
        "arrive":29.519,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_11/CI0",
            "phy_name":"SLICE_87/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_11/CO0",
            "phy_name":"SLICE_87/COUT0"
        },
        "arrive":29.797,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n21012",
            "phy_name":"game_tick_gen/n21012"
        },
        "arrive":31.872,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_11/CI1",
            "phy_name":"SLICE_87/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_11/CO1",
            "phy_name":"SLICE_87/COUT1"
        },
        "arrive":32.150,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15192",
            "phy_name":"game_tick_gen/n15192"
        },
        "arrive":34.225,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_13/CI0",
            "phy_name":"SLICE_86/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_13/CO0",
            "phy_name":"SLICE_86/COUT0"
        },
        "arrive":34.503,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n21015",
            "phy_name":"game_tick_gen/n21015"
        },
        "arrive":36.578,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_13/CI1",
            "phy_name":"SLICE_86/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_13/CO1",
            "phy_name":"SLICE_86/COUT1"
        },
        "arrive":36.856,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15194",
            "phy_name":"game_tick_gen/n15194"
        },
        "arrive":38.931,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_15/CI0",
            "phy_name":"SLICE_85/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_15/CO0",
            "phy_name":"SLICE_85/COUT0"
        },
        "arrive":39.209,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n21018",
            "phy_name":"game_tick_gen/n21018"
        },
        "arrive":41.284,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_15/D1",
            "phy_name":"SLICE_85/D1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_15/S1",
            "phy_name":"SLICE_85/F1"
        },
        "arrive":41.761,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n81[14]",
            "phy_name":"game_tick_gen/n81[14]"
        },
        "arrive":43.836,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
game_tick_gen/counter_387__i1/CK->game_tick_gen/counter_387__i1/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         6.201  2       
game_tick_gen/counter[0]                                  NET DELAY            2.075         8.276  1       
game_tick_gen/counter_387_add_4_1/C1->game_tick_gen/counter_387_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         8.620  2       
game_tick_gen/n15182                                      NET DELAY            2.075        10.695  1       
game_tick_gen/counter_387_add_4_3/CI0->game_tick_gen/counter_387_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.973  2       
game_tick_gen/n21000                                      NET DELAY            2.075        13.048  1       
game_tick_gen/counter_387_add_4_3/CI1->game_tick_gen/counter_387_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.326  2       
game_tick_gen/n15184                                      NET DELAY            2.075        15.401  1       
game_tick_gen/counter_387_add_4_5/CI0->game_tick_gen/counter_387_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.679  2       
game_tick_gen/n21003                                      NET DELAY            2.075        17.754  1       
game_tick_gen/counter_387_add_4_5/CI1->game_tick_gen/counter_387_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.032  2       
game_tick_gen/n15186                                      NET DELAY            2.075        20.107  1       
game_tick_gen/counter_387_add_4_7/CI0->game_tick_gen/counter_387_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.385  2       
game_tick_gen/n21006                                      NET DELAY            2.075        22.460  1       
game_tick_gen/counter_387_add_4_7/CI1->game_tick_gen/counter_387_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        22.738  2       
game_tick_gen/n15188                                      NET DELAY            2.075        24.813  1       
game_tick_gen/counter_387_add_4_9/CI0->game_tick_gen/counter_387_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        25.091  2       
game_tick_gen/n21009                                      NET DELAY            2.075        27.166  1       
game_tick_gen/counter_387_add_4_9/CI1->game_tick_gen/counter_387_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        27.444  2       
game_tick_gen/n15190                                      NET DELAY            2.075        29.519  1       
game_tick_gen/counter_387_add_4_11/CI0->game_tick_gen/counter_387_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        29.797  2       
game_tick_gen/n21012                                      NET DELAY            2.075        31.872  1       
game_tick_gen/counter_387_add_4_11/CI1->game_tick_gen/counter_387_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        32.150  2       
game_tick_gen/n15192                                      NET DELAY            2.075        34.225  1       
game_tick_gen/counter_387_add_4_13/CI0->game_tick_gen/counter_387_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        34.503  2       
game_tick_gen/n21015                                      NET DELAY            2.075        36.578  1       
game_tick_gen/counter_387_add_4_13/CI1->game_tick_gen/counter_387_add_4_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        36.856  2       
game_tick_gen/n15194                                      NET DELAY            2.075        38.931  1       
game_tick_gen/counter_387_add_4_15/CI0->game_tick_gen/counter_387_add_4_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        39.209  2       
game_tick_gen/n21018                                      NET DELAY            2.075        41.284  1       
game_tick_gen/counter_387_add_4_15/D1->game_tick_gen/counter_387_add_4_15/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        41.761  1       
game_tick_gen/n81[14]                                     NET DELAY            2.075        43.836  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_387__i14/CK",
        "phy_name":"SLICE_85/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_tick_gen/counter_387__i1/Q
Path End         : game_tick_gen/counter_387__i14/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 15
Delay Ratio      : 84.9% (route), 15.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 2.928 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#2)    39.800
+ Master Clock Source Latency                      0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   44.411

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                           36.673
-----------------------------------------   ------
End-of-path arrival time( ns )              41.483

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_387__i1/CK",
        "phy_name":"SLICE_92/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_387__i1/Q",
        "phy_name":"SLICE_92/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_387__i14/D",
        "phy_name":"SLICE_85/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387__i1/CK",
            "phy_name":"SLICE_92/CLK"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387__i1/Q",
            "phy_name":"SLICE_92/Q1"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/counter[0]",
            "phy_name":"game_tick_gen/counter[0]"
        },
        "arrive":8.276,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_1/C1",
            "phy_name":"SLICE_92/C1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_1/CO1",
            "phy_name":"SLICE_92/COUT1"
        },
        "arrive":8.620,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15182",
            "phy_name":"game_tick_gen/n15182"
        },
        "arrive":10.695,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_3/CI0",
            "phy_name":"SLICE_91/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_3/CO0",
            "phy_name":"SLICE_91/COUT0"
        },
        "arrive":10.973,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n21000",
            "phy_name":"game_tick_gen/n21000"
        },
        "arrive":13.048,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_3/CI1",
            "phy_name":"SLICE_91/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_3/CO1",
            "phy_name":"SLICE_91/COUT1"
        },
        "arrive":13.326,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15184",
            "phy_name":"game_tick_gen/n15184"
        },
        "arrive":15.401,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_5/CI0",
            "phy_name":"SLICE_90/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_5/CO0",
            "phy_name":"SLICE_90/COUT0"
        },
        "arrive":15.679,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n21003",
            "phy_name":"game_tick_gen/n21003"
        },
        "arrive":17.754,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_5/CI1",
            "phy_name":"SLICE_90/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_5/CO1",
            "phy_name":"SLICE_90/COUT1"
        },
        "arrive":18.032,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15186",
            "phy_name":"game_tick_gen/n15186"
        },
        "arrive":20.107,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_7/CI0",
            "phy_name":"SLICE_89/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_7/CO0",
            "phy_name":"SLICE_89/COUT0"
        },
        "arrive":20.385,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n21006",
            "phy_name":"game_tick_gen/n21006"
        },
        "arrive":22.460,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_7/CI1",
            "phy_name":"SLICE_89/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_7/CO1",
            "phy_name":"SLICE_89/COUT1"
        },
        "arrive":22.738,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15188",
            "phy_name":"game_tick_gen/n15188"
        },
        "arrive":24.813,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_9/CI0",
            "phy_name":"SLICE_88/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_9/CO0",
            "phy_name":"SLICE_88/COUT0"
        },
        "arrive":25.091,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n21009",
            "phy_name":"game_tick_gen/n21009"
        },
        "arrive":27.166,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_9/CI1",
            "phy_name":"SLICE_88/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_9/CO1",
            "phy_name":"SLICE_88/COUT1"
        },
        "arrive":27.444,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15190",
            "phy_name":"game_tick_gen/n15190"
        },
        "arrive":29.519,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_11/CI0",
            "phy_name":"SLICE_87/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_11/CO0",
            "phy_name":"SLICE_87/COUT0"
        },
        "arrive":29.797,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n21012",
            "phy_name":"game_tick_gen/n21012"
        },
        "arrive":31.872,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_11/CI1",
            "phy_name":"SLICE_87/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_11/CO1",
            "phy_name":"SLICE_87/COUT1"
        },
        "arrive":32.150,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15192",
            "phy_name":"game_tick_gen/n15192"
        },
        "arrive":34.225,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_13/CI0",
            "phy_name":"SLICE_86/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_13/CO0",
            "phy_name":"SLICE_86/COUT0"
        },
        "arrive":34.503,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n21015",
            "phy_name":"game_tick_gen/n21015"
        },
        "arrive":36.578,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_13/CI1",
            "phy_name":"SLICE_86/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_13/CO1",
            "phy_name":"SLICE_86/COUT1"
        },
        "arrive":36.856,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15194",
            "phy_name":"game_tick_gen/n15194"
        },
        "arrive":38.931,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_15/D0",
            "phy_name":"SLICE_85/D0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_15/S0",
            "phy_name":"SLICE_85/F0"
        },
        "arrive":39.408,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n81[13]",
            "phy_name":"game_tick_gen/n81[13]"
        },
        "arrive":41.483,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
game_tick_gen/counter_387__i1/CK->game_tick_gen/counter_387__i1/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         6.201  2       
game_tick_gen/counter[0]                                  NET DELAY            2.075         8.276  1       
game_tick_gen/counter_387_add_4_1/C1->game_tick_gen/counter_387_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         8.620  2       
game_tick_gen/n15182                                      NET DELAY            2.075        10.695  1       
game_tick_gen/counter_387_add_4_3/CI0->game_tick_gen/counter_387_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.973  2       
game_tick_gen/n21000                                      NET DELAY            2.075        13.048  1       
game_tick_gen/counter_387_add_4_3/CI1->game_tick_gen/counter_387_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.326  2       
game_tick_gen/n15184                                      NET DELAY            2.075        15.401  1       
game_tick_gen/counter_387_add_4_5/CI0->game_tick_gen/counter_387_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.679  2       
game_tick_gen/n21003                                      NET DELAY            2.075        17.754  1       
game_tick_gen/counter_387_add_4_5/CI1->game_tick_gen/counter_387_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.032  2       
game_tick_gen/n15186                                      NET DELAY            2.075        20.107  1       
game_tick_gen/counter_387_add_4_7/CI0->game_tick_gen/counter_387_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.385  2       
game_tick_gen/n21006                                      NET DELAY            2.075        22.460  1       
game_tick_gen/counter_387_add_4_7/CI1->game_tick_gen/counter_387_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        22.738  2       
game_tick_gen/n15188                                      NET DELAY            2.075        24.813  1       
game_tick_gen/counter_387_add_4_9/CI0->game_tick_gen/counter_387_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        25.091  2       
game_tick_gen/n21009                                      NET DELAY            2.075        27.166  1       
game_tick_gen/counter_387_add_4_9/CI1->game_tick_gen/counter_387_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        27.444  2       
game_tick_gen/n15190                                      NET DELAY            2.075        29.519  1       
game_tick_gen/counter_387_add_4_11/CI0->game_tick_gen/counter_387_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        29.797  2       
game_tick_gen/n21012                                      NET DELAY            2.075        31.872  1       
game_tick_gen/counter_387_add_4_11/CI1->game_tick_gen/counter_387_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        32.150  2       
game_tick_gen/n15192                                      NET DELAY            2.075        34.225  1       
game_tick_gen/counter_387_add_4_13/CI0->game_tick_gen/counter_387_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        34.503  2       
game_tick_gen/n21015                                      NET DELAY            2.075        36.578  1       
game_tick_gen/counter_387_add_4_13/CI1->game_tick_gen/counter_387_add_4_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        36.856  2       
game_tick_gen/n15194                                      NET DELAY            2.075        38.931  1       
game_tick_gen/counter_387_add_4_15/D0->game_tick_gen/counter_387_add_4_15/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        39.408  1       
game_tick_gen/n81[13]                                     NET DELAY            2.075        41.483  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_387__i14/CK",
        "phy_name":"SLICE_85/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_tick_gen/counter_387__i1/Q
Path End         : game_tick_gen/counter_387__i13/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 14
Delay Ratio      : 84.6% (route), 15.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 5.281 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#2)    39.800
+ Master Clock Source Latency                      0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   44.411

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                           34.320
-----------------------------------------   ------
End-of-path arrival time( ns )              39.130

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_387__i1/CK",
        "phy_name":"SLICE_92/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_387__i1/Q",
        "phy_name":"SLICE_92/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_387__i13/D",
        "phy_name":"SLICE_86/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387__i1/CK",
            "phy_name":"SLICE_92/CLK"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387__i1/Q",
            "phy_name":"SLICE_92/Q1"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/counter[0]",
            "phy_name":"game_tick_gen/counter[0]"
        },
        "arrive":8.276,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_1/C1",
            "phy_name":"SLICE_92/C1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_1/CO1",
            "phy_name":"SLICE_92/COUT1"
        },
        "arrive":8.620,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15182",
            "phy_name":"game_tick_gen/n15182"
        },
        "arrive":10.695,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_3/CI0",
            "phy_name":"SLICE_91/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_3/CO0",
            "phy_name":"SLICE_91/COUT0"
        },
        "arrive":10.973,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n21000",
            "phy_name":"game_tick_gen/n21000"
        },
        "arrive":13.048,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_3/CI1",
            "phy_name":"SLICE_91/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_3/CO1",
            "phy_name":"SLICE_91/COUT1"
        },
        "arrive":13.326,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15184",
            "phy_name":"game_tick_gen/n15184"
        },
        "arrive":15.401,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_5/CI0",
            "phy_name":"SLICE_90/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_5/CO0",
            "phy_name":"SLICE_90/COUT0"
        },
        "arrive":15.679,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n21003",
            "phy_name":"game_tick_gen/n21003"
        },
        "arrive":17.754,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_5/CI1",
            "phy_name":"SLICE_90/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_5/CO1",
            "phy_name":"SLICE_90/COUT1"
        },
        "arrive":18.032,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15186",
            "phy_name":"game_tick_gen/n15186"
        },
        "arrive":20.107,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_7/CI0",
            "phy_name":"SLICE_89/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_7/CO0",
            "phy_name":"SLICE_89/COUT0"
        },
        "arrive":20.385,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n21006",
            "phy_name":"game_tick_gen/n21006"
        },
        "arrive":22.460,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_7/CI1",
            "phy_name":"SLICE_89/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_7/CO1",
            "phy_name":"SLICE_89/COUT1"
        },
        "arrive":22.738,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15188",
            "phy_name":"game_tick_gen/n15188"
        },
        "arrive":24.813,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_9/CI0",
            "phy_name":"SLICE_88/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_9/CO0",
            "phy_name":"SLICE_88/COUT0"
        },
        "arrive":25.091,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n21009",
            "phy_name":"game_tick_gen/n21009"
        },
        "arrive":27.166,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_9/CI1",
            "phy_name":"SLICE_88/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_9/CO1",
            "phy_name":"SLICE_88/COUT1"
        },
        "arrive":27.444,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15190",
            "phy_name":"game_tick_gen/n15190"
        },
        "arrive":29.519,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_11/CI0",
            "phy_name":"SLICE_87/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_11/CO0",
            "phy_name":"SLICE_87/COUT0"
        },
        "arrive":29.797,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n21012",
            "phy_name":"game_tick_gen/n21012"
        },
        "arrive":31.872,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_11/CI1",
            "phy_name":"SLICE_87/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_11/CO1",
            "phy_name":"SLICE_87/COUT1"
        },
        "arrive":32.150,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15192",
            "phy_name":"game_tick_gen/n15192"
        },
        "arrive":34.225,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_13/CI0",
            "phy_name":"SLICE_86/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_13/CO0",
            "phy_name":"SLICE_86/COUT0"
        },
        "arrive":34.503,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n21015",
            "phy_name":"game_tick_gen/n21015"
        },
        "arrive":36.578,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_13/D1",
            "phy_name":"SLICE_86/D1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_13/S1",
            "phy_name":"SLICE_86/F1"
        },
        "arrive":37.055,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n81[12]",
            "phy_name":"game_tick_gen/n81[12]"
        },
        "arrive":39.130,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
game_tick_gen/counter_387__i1/CK->game_tick_gen/counter_387__i1/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         6.201  2       
game_tick_gen/counter[0]                                  NET DELAY            2.075         8.276  1       
game_tick_gen/counter_387_add_4_1/C1->game_tick_gen/counter_387_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         8.620  2       
game_tick_gen/n15182                                      NET DELAY            2.075        10.695  1       
game_tick_gen/counter_387_add_4_3/CI0->game_tick_gen/counter_387_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.973  2       
game_tick_gen/n21000                                      NET DELAY            2.075        13.048  1       
game_tick_gen/counter_387_add_4_3/CI1->game_tick_gen/counter_387_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.326  2       
game_tick_gen/n15184                                      NET DELAY            2.075        15.401  1       
game_tick_gen/counter_387_add_4_5/CI0->game_tick_gen/counter_387_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.679  2       
game_tick_gen/n21003                                      NET DELAY            2.075        17.754  1       
game_tick_gen/counter_387_add_4_5/CI1->game_tick_gen/counter_387_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.032  2       
game_tick_gen/n15186                                      NET DELAY            2.075        20.107  1       
game_tick_gen/counter_387_add_4_7/CI0->game_tick_gen/counter_387_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.385  2       
game_tick_gen/n21006                                      NET DELAY            2.075        22.460  1       
game_tick_gen/counter_387_add_4_7/CI1->game_tick_gen/counter_387_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        22.738  2       
game_tick_gen/n15188                                      NET DELAY            2.075        24.813  1       
game_tick_gen/counter_387_add_4_9/CI0->game_tick_gen/counter_387_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        25.091  2       
game_tick_gen/n21009                                      NET DELAY            2.075        27.166  1       
game_tick_gen/counter_387_add_4_9/CI1->game_tick_gen/counter_387_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        27.444  2       
game_tick_gen/n15190                                      NET DELAY            2.075        29.519  1       
game_tick_gen/counter_387_add_4_11/CI0->game_tick_gen/counter_387_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        29.797  2       
game_tick_gen/n21012                                      NET DELAY            2.075        31.872  1       
game_tick_gen/counter_387_add_4_11/CI1->game_tick_gen/counter_387_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        32.150  2       
game_tick_gen/n15192                                      NET DELAY            2.075        34.225  1       
game_tick_gen/counter_387_add_4_13/CI0->game_tick_gen/counter_387_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        34.503  2       
game_tick_gen/n21015                                      NET DELAY            2.075        36.578  1       
game_tick_gen/counter_387_add_4_13/D1->game_tick_gen/counter_387_add_4_13/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        37.055  1       
game_tick_gen/n81[12]                                     NET DELAY            2.075        39.130  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_387__i12/CK",
        "phy_name":"SLICE_86/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_tick_gen/counter_387__i1/Q
Path End         : game_tick_gen/counter_387__i12/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 13
Delay Ratio      : 84.4% (route), 15.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 7.634 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#2)    39.800
+ Master Clock Source Latency                      0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   44.411

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                           31.967
-----------------------------------------   ------
End-of-path arrival time( ns )              36.777

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_387__i1/CK",
        "phy_name":"SLICE_92/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_387__i1/Q",
        "phy_name":"SLICE_92/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_387__i12/D",
        "phy_name":"SLICE_86/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387__i1/CK",
            "phy_name":"SLICE_92/CLK"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387__i1/Q",
            "phy_name":"SLICE_92/Q1"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/counter[0]",
            "phy_name":"game_tick_gen/counter[0]"
        },
        "arrive":8.276,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_1/C1",
            "phy_name":"SLICE_92/C1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_1/CO1",
            "phy_name":"SLICE_92/COUT1"
        },
        "arrive":8.620,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15182",
            "phy_name":"game_tick_gen/n15182"
        },
        "arrive":10.695,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_3/CI0",
            "phy_name":"SLICE_91/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_3/CO0",
            "phy_name":"SLICE_91/COUT0"
        },
        "arrive":10.973,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n21000",
            "phy_name":"game_tick_gen/n21000"
        },
        "arrive":13.048,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_3/CI1",
            "phy_name":"SLICE_91/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_3/CO1",
            "phy_name":"SLICE_91/COUT1"
        },
        "arrive":13.326,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15184",
            "phy_name":"game_tick_gen/n15184"
        },
        "arrive":15.401,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_5/CI0",
            "phy_name":"SLICE_90/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_5/CO0",
            "phy_name":"SLICE_90/COUT0"
        },
        "arrive":15.679,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n21003",
            "phy_name":"game_tick_gen/n21003"
        },
        "arrive":17.754,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_5/CI1",
            "phy_name":"SLICE_90/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_5/CO1",
            "phy_name":"SLICE_90/COUT1"
        },
        "arrive":18.032,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15186",
            "phy_name":"game_tick_gen/n15186"
        },
        "arrive":20.107,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_7/CI0",
            "phy_name":"SLICE_89/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_7/CO0",
            "phy_name":"SLICE_89/COUT0"
        },
        "arrive":20.385,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n21006",
            "phy_name":"game_tick_gen/n21006"
        },
        "arrive":22.460,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_7/CI1",
            "phy_name":"SLICE_89/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_7/CO1",
            "phy_name":"SLICE_89/COUT1"
        },
        "arrive":22.738,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15188",
            "phy_name":"game_tick_gen/n15188"
        },
        "arrive":24.813,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_9/CI0",
            "phy_name":"SLICE_88/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_9/CO0",
            "phy_name":"SLICE_88/COUT0"
        },
        "arrive":25.091,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n21009",
            "phy_name":"game_tick_gen/n21009"
        },
        "arrive":27.166,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_9/CI1",
            "phy_name":"SLICE_88/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_9/CO1",
            "phy_name":"SLICE_88/COUT1"
        },
        "arrive":27.444,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15190",
            "phy_name":"game_tick_gen/n15190"
        },
        "arrive":29.519,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_11/CI0",
            "phy_name":"SLICE_87/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_11/CO0",
            "phy_name":"SLICE_87/COUT0"
        },
        "arrive":29.797,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n21012",
            "phy_name":"game_tick_gen/n21012"
        },
        "arrive":31.872,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_11/CI1",
            "phy_name":"SLICE_87/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_11/CO1",
            "phy_name":"SLICE_87/COUT1"
        },
        "arrive":32.150,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15192",
            "phy_name":"game_tick_gen/n15192"
        },
        "arrive":34.225,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_13/D0",
            "phy_name":"SLICE_86/D0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_13/S0",
            "phy_name":"SLICE_86/F0"
        },
        "arrive":34.702,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n81[11]",
            "phy_name":"game_tick_gen/n81[11]"
        },
        "arrive":36.777,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
game_tick_gen/counter_387__i1/CK->game_tick_gen/counter_387__i1/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         6.201  2       
game_tick_gen/counter[0]                                  NET DELAY            2.075         8.276  1       
game_tick_gen/counter_387_add_4_1/C1->game_tick_gen/counter_387_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         8.620  2       
game_tick_gen/n15182                                      NET DELAY            2.075        10.695  1       
game_tick_gen/counter_387_add_4_3/CI0->game_tick_gen/counter_387_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.973  2       
game_tick_gen/n21000                                      NET DELAY            2.075        13.048  1       
game_tick_gen/counter_387_add_4_3/CI1->game_tick_gen/counter_387_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.326  2       
game_tick_gen/n15184                                      NET DELAY            2.075        15.401  1       
game_tick_gen/counter_387_add_4_5/CI0->game_tick_gen/counter_387_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.679  2       
game_tick_gen/n21003                                      NET DELAY            2.075        17.754  1       
game_tick_gen/counter_387_add_4_5/CI1->game_tick_gen/counter_387_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.032  2       
game_tick_gen/n15186                                      NET DELAY            2.075        20.107  1       
game_tick_gen/counter_387_add_4_7/CI0->game_tick_gen/counter_387_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.385  2       
game_tick_gen/n21006                                      NET DELAY            2.075        22.460  1       
game_tick_gen/counter_387_add_4_7/CI1->game_tick_gen/counter_387_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        22.738  2       
game_tick_gen/n15188                                      NET DELAY            2.075        24.813  1       
game_tick_gen/counter_387_add_4_9/CI0->game_tick_gen/counter_387_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        25.091  2       
game_tick_gen/n21009                                      NET DELAY            2.075        27.166  1       
game_tick_gen/counter_387_add_4_9/CI1->game_tick_gen/counter_387_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        27.444  2       
game_tick_gen/n15190                                      NET DELAY            2.075        29.519  1       
game_tick_gen/counter_387_add_4_11/CI0->game_tick_gen/counter_387_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        29.797  2       
game_tick_gen/n21012                                      NET DELAY            2.075        31.872  1       
game_tick_gen/counter_387_add_4_11/CI1->game_tick_gen/counter_387_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        32.150  2       
game_tick_gen/n15192                                      NET DELAY            2.075        34.225  1       
game_tick_gen/counter_387_add_4_13/D0->game_tick_gen/counter_387_add_4_13/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        34.702  1       
game_tick_gen/n81[11]                                     NET DELAY            2.075        36.777  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_387__i12/CK",
        "phy_name":"SLICE_86/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_tick_gen/counter_387__i1/Q
Path End         : game_tick_gen/counter_387__i11/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 12
Delay Ratio      : 84.1% (route), 15.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 9.987 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#2)    39.800
+ Master Clock Source Latency                      0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   44.411

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                           29.614
-----------------------------------------   ------
End-of-path arrival time( ns )              34.424

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_387__i1/CK",
        "phy_name":"SLICE_92/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_387__i1/Q",
        "phy_name":"SLICE_92/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_387__i11/D",
        "phy_name":"SLICE_87/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387__i1/CK",
            "phy_name":"SLICE_92/CLK"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387__i1/Q",
            "phy_name":"SLICE_92/Q1"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/counter[0]",
            "phy_name":"game_tick_gen/counter[0]"
        },
        "arrive":8.276,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_1/C1",
            "phy_name":"SLICE_92/C1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_1/CO1",
            "phy_name":"SLICE_92/COUT1"
        },
        "arrive":8.620,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15182",
            "phy_name":"game_tick_gen/n15182"
        },
        "arrive":10.695,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_3/CI0",
            "phy_name":"SLICE_91/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_3/CO0",
            "phy_name":"SLICE_91/COUT0"
        },
        "arrive":10.973,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n21000",
            "phy_name":"game_tick_gen/n21000"
        },
        "arrive":13.048,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_3/CI1",
            "phy_name":"SLICE_91/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_3/CO1",
            "phy_name":"SLICE_91/COUT1"
        },
        "arrive":13.326,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15184",
            "phy_name":"game_tick_gen/n15184"
        },
        "arrive":15.401,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_5/CI0",
            "phy_name":"SLICE_90/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_5/CO0",
            "phy_name":"SLICE_90/COUT0"
        },
        "arrive":15.679,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n21003",
            "phy_name":"game_tick_gen/n21003"
        },
        "arrive":17.754,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_5/CI1",
            "phy_name":"SLICE_90/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_5/CO1",
            "phy_name":"SLICE_90/COUT1"
        },
        "arrive":18.032,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15186",
            "phy_name":"game_tick_gen/n15186"
        },
        "arrive":20.107,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_7/CI0",
            "phy_name":"SLICE_89/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_7/CO0",
            "phy_name":"SLICE_89/COUT0"
        },
        "arrive":20.385,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n21006",
            "phy_name":"game_tick_gen/n21006"
        },
        "arrive":22.460,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_7/CI1",
            "phy_name":"SLICE_89/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_7/CO1",
            "phy_name":"SLICE_89/COUT1"
        },
        "arrive":22.738,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15188",
            "phy_name":"game_tick_gen/n15188"
        },
        "arrive":24.813,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_9/CI0",
            "phy_name":"SLICE_88/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_9/CO0",
            "phy_name":"SLICE_88/COUT0"
        },
        "arrive":25.091,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n21009",
            "phy_name":"game_tick_gen/n21009"
        },
        "arrive":27.166,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_9/CI1",
            "phy_name":"SLICE_88/CIN1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_9/CO1",
            "phy_name":"SLICE_88/COUT1"
        },
        "arrive":27.444,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n15190",
            "phy_name":"game_tick_gen/n15190"
        },
        "arrive":29.519,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_11/CI0",
            "phy_name":"SLICE_87/CIN0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_11/CO0",
            "phy_name":"SLICE_87/COUT0"
        },
        "arrive":29.797,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n21012",
            "phy_name":"game_tick_gen/n21012"
        },
        "arrive":31.872,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_11/D1",
            "phy_name":"SLICE_87/D1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_11/S1",
            "phy_name":"SLICE_87/F1"
        },
        "arrive":32.349,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n81[10]",
            "phy_name":"game_tick_gen/n81[10]"
        },
        "arrive":34.424,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
game_tick_gen/counter_387__i1/CK->game_tick_gen/counter_387__i1/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         6.201  2       
game_tick_gen/counter[0]                                  NET DELAY            2.075         8.276  1       
game_tick_gen/counter_387_add_4_1/C1->game_tick_gen/counter_387_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         8.620  2       
game_tick_gen/n15182                                      NET DELAY            2.075        10.695  1       
game_tick_gen/counter_387_add_4_3/CI0->game_tick_gen/counter_387_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.973  2       
game_tick_gen/n21000                                      NET DELAY            2.075        13.048  1       
game_tick_gen/counter_387_add_4_3/CI1->game_tick_gen/counter_387_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.326  2       
game_tick_gen/n15184                                      NET DELAY            2.075        15.401  1       
game_tick_gen/counter_387_add_4_5/CI0->game_tick_gen/counter_387_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.679  2       
game_tick_gen/n21003                                      NET DELAY            2.075        17.754  1       
game_tick_gen/counter_387_add_4_5/CI1->game_tick_gen/counter_387_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.032  2       
game_tick_gen/n15186                                      NET DELAY            2.075        20.107  1       
game_tick_gen/counter_387_add_4_7/CI0->game_tick_gen/counter_387_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.385  2       
game_tick_gen/n21006                                      NET DELAY            2.075        22.460  1       
game_tick_gen/counter_387_add_4_7/CI1->game_tick_gen/counter_387_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        22.738  2       
game_tick_gen/n15188                                      NET DELAY            2.075        24.813  1       
game_tick_gen/counter_387_add_4_9/CI0->game_tick_gen/counter_387_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        25.091  2       
game_tick_gen/n21009                                      NET DELAY            2.075        27.166  1       
game_tick_gen/counter_387_add_4_9/CI1->game_tick_gen/counter_387_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        27.444  2       
game_tick_gen/n15190                                      NET DELAY            2.075        29.519  1       
game_tick_gen/counter_387_add_4_11/CI0->game_tick_gen/counter_387_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        29.797  2       
game_tick_gen/n21012                                      NET DELAY            2.075        31.872  1       
game_tick_gen/counter_387_add_4_11/D1->game_tick_gen/counter_387_add_4_11/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        32.349  1       
game_tick_gen/n81[10]                                     NET DELAY            2.075        34.424  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_387__i10/CK",
        "phy_name":"SLICE_87/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_controller/VGAHorizontalCounter/hcount_389__i0/Q
Path End         : vga_controller/VGAHorizontalCounter/hcount_389__i9/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 11
Delay Ratio      : 83.7% (route), 16.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 12.340 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#2)    39.800
+ Master Clock Source Latency                      0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   44.411

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                           27.261
-----------------------------------------   ------
End-of-path arrival time( ns )              32.071

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_389__i0/CK",
        "phy_name":"SLICE_104/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_389__i0/Q",
        "phy_name":"SLICE_104/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_389__i9/D",
        "phy_name":"SLICE_99/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_389__i0/CK",
            "phy_name":"SLICE_104/CLK"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_389__i0/Q",
            "phy_name":"SLICE_104/Q1"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"xpix[0]",
            "phy_name":"xpix[0]"
        },
        "arrive":8.276,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_389_add_4_1/C1",
            "phy_name":"SLICE_104/C1"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_389_add_4_1/CO1",
            "phy_name":"SLICE_104/COUT1"
        },
        "arrive":8.620,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/n15147",
            "phy_name":"vga_controller/VGAHorizontalCounter/n15147"
        },
        "arrive":10.695,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_389_add_4_3/CI0",
            "phy_name":"SLICE_103/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_389_add_4_3/CO0",
            "phy_name":"SLICE_103/COUT0"
        },
        "arrive":10.973,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/n20979",
            "phy_name":"vga_controller/VGAHorizontalCounter/n20979"
        },
        "arrive":13.048,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_389_add_4_3/CI1",
            "phy_name":"SLICE_103/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_389_add_4_3/CO1",
            "phy_name":"SLICE_103/COUT1"
        },
        "arrive":13.326,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/n15149",
            "phy_name":"vga_controller/VGAHorizontalCounter/n15149"
        },
        "arrive":15.401,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_389_add_4_5/CI0",
            "phy_name":"SLICE_102/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_389_add_4_5/CO0",
            "phy_name":"SLICE_102/COUT0"
        },
        "arrive":15.679,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/n20982",
            "phy_name":"vga_controller/VGAHorizontalCounter/n20982"
        },
        "arrive":17.754,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_389_add_4_5/CI1",
            "phy_name":"SLICE_102/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_389_add_4_5/CO1",
            "phy_name":"SLICE_102/COUT1"
        },
        "arrive":18.032,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/n15151",
            "phy_name":"vga_controller/VGAHorizontalCounter/n15151"
        },
        "arrive":20.107,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_389_add_4_7/CI0",
            "phy_name":"SLICE_101/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_389_add_4_7/CO0",
            "phy_name":"SLICE_101/COUT0"
        },
        "arrive":20.385,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/n20985",
            "phy_name":"vga_controller/VGAHorizontalCounter/n20985"
        },
        "arrive":22.460,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_389_add_4_7/CI1",
            "phy_name":"SLICE_101/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_389_add_4_7/CO1",
            "phy_name":"SLICE_101/COUT1"
        },
        "arrive":22.738,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/n15153",
            "phy_name":"vga_controller/VGAHorizontalCounter/n15153"
        },
        "arrive":24.813,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_389_add_4_9/CI0",
            "phy_name":"SLICE_100/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_389_add_4_9/CO0",
            "phy_name":"SLICE_100/COUT0"
        },
        "arrive":25.091,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/n20988",
            "phy_name":"vga_controller/VGAHorizontalCounter/n20988"
        },
        "arrive":27.166,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_389_add_4_9/CI1",
            "phy_name":"SLICE_100/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_389_add_4_9/CO1",
            "phy_name":"SLICE_100/COUT1"
        },
        "arrive":27.444,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/n15155",
            "phy_name":"vga_controller/VGAHorizontalCounter/n15155"
        },
        "arrive":29.519,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_389_add_4_11/D0",
            "phy_name":"SLICE_99/D0"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_389_add_4_11/S0",
            "phy_name":"SLICE_99/F0"
        },
        "arrive":29.996,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/n45[9]",
            "phy_name":"vga_controller/VGAHorizontalCounter/n45[9]"
        },
        "arrive":32.071,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_controller/VGAHorizontalCounter/hcount_389__i0/CK->vga_controller/VGAHorizontalCounter/hcount_389__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         6.201  15      
xpix[0]                                                   NET DELAY            2.075         8.276  1       
vga_controller/VGAHorizontalCounter/hcount_389_add_4_1/C1->vga_controller/VGAHorizontalCounter/hcount_389_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         8.620  2       
vga_controller/VGAHorizontalCounter/n15147
                                                          NET DELAY            2.075        10.695  1       
vga_controller/VGAHorizontalCounter/hcount_389_add_4_3/CI0->vga_controller/VGAHorizontalCounter/hcount_389_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.973  2       
vga_controller/VGAHorizontalCounter/n20979
                                                          NET DELAY            2.075        13.048  1       
vga_controller/VGAHorizontalCounter/hcount_389_add_4_3/CI1->vga_controller/VGAHorizontalCounter/hcount_389_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.326  2       
vga_controller/VGAHorizontalCounter/n15149
                                                          NET DELAY            2.075        15.401  1       
vga_controller/VGAHorizontalCounter/hcount_389_add_4_5/CI0->vga_controller/VGAHorizontalCounter/hcount_389_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.679  2       
vga_controller/VGAHorizontalCounter/n20982
                                                          NET DELAY            2.075        17.754  1       
vga_controller/VGAHorizontalCounter/hcount_389_add_4_5/CI1->vga_controller/VGAHorizontalCounter/hcount_389_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.032  2       
vga_controller/VGAHorizontalCounter/n15151
                                                          NET DELAY            2.075        20.107  1       
vga_controller/VGAHorizontalCounter/hcount_389_add_4_7/CI0->vga_controller/VGAHorizontalCounter/hcount_389_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.385  2       
vga_controller/VGAHorizontalCounter/n20985
                                                          NET DELAY            2.075        22.460  1       
vga_controller/VGAHorizontalCounter/hcount_389_add_4_7/CI1->vga_controller/VGAHorizontalCounter/hcount_389_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        22.738  2       
vga_controller/VGAHorizontalCounter/n15153
                                                          NET DELAY            2.075        24.813  1       
vga_controller/VGAHorizontalCounter/hcount_389_add_4_9/CI0->vga_controller/VGAHorizontalCounter/hcount_389_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        25.091  2       
vga_controller/VGAHorizontalCounter/n20988
                                                          NET DELAY            2.075        27.166  1       
vga_controller/VGAHorizontalCounter/hcount_389_add_4_9/CI1->vga_controller/VGAHorizontalCounter/hcount_389_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        27.444  2       
vga_controller/VGAHorizontalCounter/n15155
                                                          NET DELAY            2.075        29.519  1       
vga_controller/VGAHorizontalCounter/hcount_389_add_4_11/D0->vga_controller/VGAHorizontalCounter/hcount_389_add_4_11/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        29.996  1       
vga_controller/VGAHorizontalCounter/n45[9]
                                                          NET DELAY            2.075        32.071  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_389__i9/CK",
        "phy_name":"SLICE_99/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedReport"></A><B><U><big>4.2  Hold Detailed Report</big></U></B>
<A name="Timing_rpt_HoldDetailedConstraint_1"></A><A href=#Timing_rpt_HoldSummaryConstraint_1>4.2.1  Hold path details for constraint: create_clock -name {ref_clk} -period 83.3333333333333 -waveform {0.000 41.666} [get_ports ref_clk]</A>
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedConstraint_2"></A><A href=#Timing_rpt_HoldSummaryConstraint_2>4.2.2  Hold path details for constraint: create_generated_clock -name {vga_clk} -source [get_pins {pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A>
----------------------------------------------------------------------
68 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_controller/VGAHorizontalCounter/hcount_389__i0/Q
Path End         : vga_controller/VGAHorizontalCounter/hcount_389__i0/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#1)     0.000
+ Master Clock Source Latency                      0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.810

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                            5.991
-----------------------------------------   ------
End-of-path arrival time( ns )              10.801

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_389__i0/CK",
        "phy_name":"SLICE_104/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_389__i0/Q",
        "phy_name":"SLICE_104/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_389__i0/D",
        "phy_name":"SLICE_104/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_389__i0/CK",
            "phy_name":"SLICE_104/CLK"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_389__i0/Q",
            "phy_name":"SLICE_104/Q1"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"xpix[0]",
            "phy_name":"xpix[0]"
        },
        "arrive":8.276,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_389_add_4_1/C1",
            "phy_name":"SLICE_104/C1"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_389_add_4_1/S1",
            "phy_name":"SLICE_104/F1"
        },
        "arrive":8.726,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/n45[0]",
            "phy_name":"vga_controller/VGAHorizontalCounter/n45[0]"
        },
        "arrive":10.801,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
vga_controller/VGAHorizontalCounter/hcount_389__i0/CK->vga_controller/VGAHorizontalCounter/hcount_389__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         6.201  15      
xpix[0]                                                   NET DELAY        2.075         8.276  1       
vga_controller/VGAHorizontalCounter/hcount_389_add_4_1/C1->vga_controller/VGAHorizontalCounter/hcount_389_add_4_1/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         8.726  1       
vga_controller/VGAHorizontalCounter/n45[0]
                                                          NET DELAY        2.075        10.801  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_389__i0/CK",
        "phy_name":"SLICE_104/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_controller/VGAVerticalCounter/vcount_391__i0/Q
Path End         : vga_controller/VGAVerticalCounter/vcount_391__i0/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#1)     0.000
+ Master Clock Source Latency                      0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.810

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                            5.991
-----------------------------------------   ------
End-of-path arrival time( ns )              10.801

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_391__i0/CK",
        "phy_name":"SLICE_98/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_391__i0/Q",
        "phy_name":"SLICE_98/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_391__i0/D",
        "phy_name":"SLICE_98/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAVerticalCounter/vcount_391__i0/CK",
            "phy_name":"SLICE_98/CLK"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAVerticalCounter/vcount_391__i0/Q",
            "phy_name":"SLICE_98/Q1"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ypix[0]",
            "phy_name":"ypix[0]"
        },
        "arrive":8.276,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAVerticalCounter/vcount_391_add_4_1/C1",
            "phy_name":"SLICE_98/C1"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAVerticalCounter/vcount_391_add_4_1/S1",
            "phy_name":"SLICE_98/F1"
        },
        "arrive":8.726,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAVerticalCounter/n45[0]",
            "phy_name":"vga_controller/VGAVerticalCounter/n45[0]"
        },
        "arrive":10.801,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
vga_controller/VGAVerticalCounter/vcount_391__i0/CK->vga_controller/VGAVerticalCounter/vcount_391__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         6.201  13      
ypix[0]                                                   NET DELAY        2.075         8.276  1       
vga_controller/VGAVerticalCounter/vcount_391_add_4_1/C1->vga_controller/VGAVerticalCounter/vcount_391_add_4_1/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         8.726  1       
vga_controller/VGAVerticalCounter/n45[0]                  NET DELAY        2.075        10.801  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_391__i0/CK",
        "phy_name":"SLICE_98/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_tick_gen/counter_387__i1/Q
Path End         : game_tick_gen/counter_387__i1/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#1)     0.000
+ Master Clock Source Latency                      0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.810

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                            5.991
-----------------------------------------   ------
End-of-path arrival time( ns )              10.801

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_387__i1/CK",
        "phy_name":"SLICE_92/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_387__i1/Q",
        "phy_name":"SLICE_92/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_387__i1/D",
        "phy_name":"SLICE_92/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387__i1/CK",
            "phy_name":"SLICE_92/CLK"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387__i1/Q",
            "phy_name":"SLICE_92/Q1"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/counter[0]",
            "phy_name":"game_tick_gen/counter[0]"
        },
        "arrive":8.276,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_1/C1",
            "phy_name":"SLICE_92/C1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_1/S1",
            "phy_name":"SLICE_92/F1"
        },
        "arrive":8.726,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n81[0]",
            "phy_name":"game_tick_gen/n81[0]"
        },
        "arrive":10.801,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
game_tick_gen/counter_387__i1/CK->game_tick_gen/counter_387__i1/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         6.201  2       
game_tick_gen/counter[0]                                  NET DELAY        2.075         8.276  1       
game_tick_gen/counter_387_add_4_1/C1->game_tick_gen/counter_387_add_4_1/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         8.726  1       
game_tick_gen/n81[0]                                      NET DELAY        2.075        10.801  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_387__i1/CK",
        "phy_name":"SLICE_92/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_controller/VGAHorizontalCounter/hcount_389__i1/Q
Path End         : vga_controller/VGAHorizontalCounter/hcount_389__i1/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#1)     0.000
+ Master Clock Source Latency                      0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.810

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                            5.991
-----------------------------------------   ------
End-of-path arrival time( ns )              10.801

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_389__i1/CK",
        "phy_name":"SLICE_103/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_389__i1/Q",
        "phy_name":"SLICE_103/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_389__i1/D",
        "phy_name":"SLICE_103/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_389__i1/CK",
            "phy_name":"SLICE_103/CLK"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_389__i1/Q",
            "phy_name":"SLICE_103/Q0"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"xpix[1]",
            "phy_name":"xpix[1]"
        },
        "arrive":8.276,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_389_add_4_3/C0",
            "phy_name":"SLICE_103/C0"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_389_add_4_3/S0",
            "phy_name":"SLICE_103/F0"
        },
        "arrive":8.726,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/n45[1]",
            "phy_name":"vga_controller/VGAHorizontalCounter/n45[1]"
        },
        "arrive":10.801,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_controller/VGAHorizontalCounter/hcount_389__i1/CK   vga_controller/VGAHorizontalCounter/hcount_389__i2/CK}->vga_controller/VGAHorizontalCounter/hcount_389__i1/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         6.201  20      
xpix[1]                                                   NET DELAY        2.075         8.276  1       
vga_controller/VGAHorizontalCounter/hcount_389_add_4_3/C0->vga_controller/VGAHorizontalCounter/hcount_389_add_4_3/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         8.726  1       
vga_controller/VGAHorizontalCounter/n45[1]
                                                          NET DELAY        2.075        10.801  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_389__i1/CK",
        "phy_name":"SLICE_103/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_controller/VGAVerticalCounter/vcount_391__i1/Q
Path End         : vga_controller/VGAVerticalCounter/vcount_391__i1/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#1)     0.000
+ Master Clock Source Latency                      0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.810

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                            5.991
-----------------------------------------   ------
End-of-path arrival time( ns )              10.801

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_391__i1/CK",
        "phy_name":"SLICE_96/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_391__i1/Q",
        "phy_name":"SLICE_96/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_391__i1/D",
        "phy_name":"SLICE_96/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAVerticalCounter/vcount_391__i1/CK",
            "phy_name":"SLICE_96/CLK"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAVerticalCounter/vcount_391__i1/Q",
            "phy_name":"SLICE_96/Q0"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ypix[1]",
            "phy_name":"ypix[1]"
        },
        "arrive":8.276,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAVerticalCounter/vcount_391_add_4_3/C0",
            "phy_name":"SLICE_96/C0"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAVerticalCounter/vcount_391_add_4_3/S0",
            "phy_name":"SLICE_96/F0"
        },
        "arrive":8.726,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAVerticalCounter/n45[1]",
            "phy_name":"vga_controller/VGAVerticalCounter/n45[1]"
        },
        "arrive":10.801,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_controller/VGAVerticalCounter/vcount_391__i1/CK   vga_controller/VGAVerticalCounter/vcount_391__i2/CK}->vga_controller/VGAVerticalCounter/vcount_391__i1/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         6.201  14      
ypix[1]                                                   NET DELAY        2.075         8.276  1       
vga_controller/VGAVerticalCounter/vcount_391_add_4_3/C0->vga_controller/VGAVerticalCounter/vcount_391_add_4_3/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         8.726  1       
vga_controller/VGAVerticalCounter/n45[1]                  NET DELAY        2.075        10.801  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_391__i1/CK",
        "phy_name":"SLICE_96/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_tick_gen/counter_387__i2/Q
Path End         : game_tick_gen/counter_387__i2/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#1)     0.000
+ Master Clock Source Latency                      0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.810

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                            5.991
-----------------------------------------   ------
End-of-path arrival time( ns )              10.801

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_387__i2/CK",
        "phy_name":"SLICE_91/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_387__i2/Q",
        "phy_name":"SLICE_91/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_387__i2/D",
        "phy_name":"SLICE_91/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387__i2/CK",
            "phy_name":"SLICE_91/CLK"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387__i2/Q",
            "phy_name":"SLICE_91/Q0"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/counter[1]",
            "phy_name":"game_tick_gen/counter[1]"
        },
        "arrive":8.276,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_3/C0",
            "phy_name":"SLICE_91/C0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_3/S0",
            "phy_name":"SLICE_91/F0"
        },
        "arrive":8.726,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n81[1]",
            "phy_name":"game_tick_gen/n81[1]"
        },
        "arrive":10.801,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{game_tick_gen/counter_387__i2/CK   game_tick_gen/counter_387__i3/CK}->game_tick_gen/counter_387__i2/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         6.201  2       
game_tick_gen/counter[1]                                  NET DELAY        2.075         8.276  1       
game_tick_gen/counter_387_add_4_3/C0->game_tick_gen/counter_387_add_4_3/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         8.726  1       
game_tick_gen/n81[1]                                      NET DELAY        2.075        10.801  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_387__i2/CK",
        "phy_name":"SLICE_91/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_controller/VGAHorizontalCounter/hcount_389__i2/Q
Path End         : vga_controller/VGAHorizontalCounter/hcount_389__i2/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#1)     0.000
+ Master Clock Source Latency                      0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.810

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                            5.991
-----------------------------------------   ------
End-of-path arrival time( ns )              10.801

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_389__i1/CK",
        "phy_name":"SLICE_103/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_389__i2/Q",
        "phy_name":"SLICE_103/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_389__i2/D",
        "phy_name":"SLICE_103/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_389__i2/CK",
            "phy_name":"SLICE_103/CLK"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_389__i2/Q",
            "phy_name":"SLICE_103/Q1"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"xpix[2]",
            "phy_name":"xpix[2]"
        },
        "arrive":8.276,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_389_add_4_3/C1",
            "phy_name":"SLICE_103/C1"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_389_add_4_3/S1",
            "phy_name":"SLICE_103/F1"
        },
        "arrive":8.726,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/n45[2]",
            "phy_name":"vga_controller/VGAHorizontalCounter/n45[2]"
        },
        "arrive":10.801,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_controller/VGAHorizontalCounter/hcount_389__i1/CK   vga_controller/VGAHorizontalCounter/hcount_389__i2/CK}->vga_controller/VGAHorizontalCounter/hcount_389__i2/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         6.201  27      
xpix[2]                                                   NET DELAY        2.075         8.276  1       
vga_controller/VGAHorizontalCounter/hcount_389_add_4_3/C1->vga_controller/VGAHorizontalCounter/hcount_389_add_4_3/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         8.726  1       
vga_controller/VGAHorizontalCounter/n45[2]
                                                          NET DELAY        2.075        10.801  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_389__i1/CK",
        "phy_name":"SLICE_103/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_controller/VGAVerticalCounter/vcount_391__i2/Q
Path End         : vga_controller/VGAVerticalCounter/vcount_391__i2/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#1)     0.000
+ Master Clock Source Latency                      0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.810

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                            5.991
-----------------------------------------   ------
End-of-path arrival time( ns )              10.801

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_391__i1/CK",
        "phy_name":"SLICE_96/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_391__i2/Q",
        "phy_name":"SLICE_96/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_391__i2/D",
        "phy_name":"SLICE_96/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAVerticalCounter/vcount_391__i2/CK",
            "phy_name":"SLICE_96/CLK"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAVerticalCounter/vcount_391__i2/Q",
            "phy_name":"SLICE_96/Q1"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ypix[2]",
            "phy_name":"ypix[2]"
        },
        "arrive":8.276,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAVerticalCounter/vcount_391_add_4_3/C1",
            "phy_name":"SLICE_96/C1"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAVerticalCounter/vcount_391_add_4_3/S1",
            "phy_name":"SLICE_96/F1"
        },
        "arrive":8.726,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAVerticalCounter/n45[2]",
            "phy_name":"vga_controller/VGAVerticalCounter/n45[2]"
        },
        "arrive":10.801,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_controller/VGAVerticalCounter/vcount_391__i1/CK   vga_controller/VGAVerticalCounter/vcount_391__i2/CK}->vga_controller/VGAVerticalCounter/vcount_391__i2/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         6.201  21      
ypix[2]                                                   NET DELAY        2.075         8.276  1       
vga_controller/VGAVerticalCounter/vcount_391_add_4_3/C1->vga_controller/VGAVerticalCounter/vcount_391_add_4_3/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         8.726  1       
vga_controller/VGAVerticalCounter/n45[2]                  NET DELAY        2.075        10.801  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_391__i1/CK",
        "phy_name":"SLICE_96/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_tick_gen/counter_387__i3/Q
Path End         : game_tick_gen/counter_387__i3/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#1)     0.000
+ Master Clock Source Latency                      0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.810

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                            5.991
-----------------------------------------   ------
End-of-path arrival time( ns )              10.801

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_387__i2/CK",
        "phy_name":"SLICE_91/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_387__i3/Q",
        "phy_name":"SLICE_91/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_387__i3/D",
        "phy_name":"SLICE_91/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387__i3/CK",
            "phy_name":"SLICE_91/CLK"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387__i3/Q",
            "phy_name":"SLICE_91/Q1"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/counter[2]",
            "phy_name":"game_tick_gen/counter[2]"
        },
        "arrive":8.276,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_387_add_4_3/C1",
            "phy_name":"SLICE_91/C1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_387_add_4_3/S1",
            "phy_name":"SLICE_91/F1"
        },
        "arrive":8.726,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n81[2]",
            "phy_name":"game_tick_gen/n81[2]"
        },
        "arrive":10.801,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{game_tick_gen/counter_387__i2/CK   game_tick_gen/counter_387__i3/CK}->game_tick_gen/counter_387__i3/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         6.201  2       
game_tick_gen/counter[2]                                  NET DELAY        2.075         8.276  1       
game_tick_gen/counter_387_add_4_3/C1->game_tick_gen/counter_387_add_4_3/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         8.726  1       
game_tick_gen/n81[2]                                      NET DELAY        2.075        10.801  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_387__i2/CK",
        "phy_name":"SLICE_91/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_controller/VGAHorizontalCounter/hcount_389__i4/Q
Path End         : vga_controller/VGAVerticalCounter/vcount_391__i0/SP
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#1)     0.000
+ Master Clock Source Latency                      0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.810

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                            5.991
-----------------------------------------   ------
End-of-path arrival time( ns )              10.801

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_389__i3/CK",
        "phy_name":"SLICE_102/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_389__i4/Q",
        "phy_name":"SLICE_102/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_391__i0/SP",
        "phy_name":"SLICE_98/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_389__i4/CK",
            "phy_name":"SLICE_102/CLK"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_389__i4/Q",
            "phy_name":"SLICE_102/Q1"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"xpix[4]",
            "phy_name":"xpix[4]"
        },
        "arrive":8.276,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"display_controller/counter_moduleB/i18520_3_lut_4_lut/B",
            "phy_name":"SLICE_384/B0"
        },
        "pin1":
        {
            "log_name":"display_controller/counter_moduleB/i18520_3_lut_4_lut/Z",
            "phy_name":"SLICE_384/F0"
        },
        "arrive":8.726,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2054",
            "phy_name":"n2054"
        },
        "arrive":10.801,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_controller/VGAHorizontalCounter/hcount_389__i3/CK   vga_controller/VGAHorizontalCounter/hcount_389__i4/CK}->vga_controller/VGAHorizontalCounter/hcount_389__i4/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         6.201  35      
xpix[4]                                                   NET DELAY        2.075         8.276  1       
display_controller/counter_moduleB/i18520_3_lut_4_lut/B->display_controller/counter_moduleB/i18520_3_lut_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.450         8.726  7       
n2054                                                     NET DELAY        2.075        10.801  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_391__i0/CK",
        "phy_name":"SLICE_98/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++






<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"<span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#timing_rpt_top>Timing Report</A></LI>
<LI><A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<UL>
<LI><A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI><A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
</UL>
<LI><A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI><A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<UL>
<LI><A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI><A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI><A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI><A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
</UL>
<LI><A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<UL>
<LI><A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI><A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
</UL>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
   var funScroll = function() {
      var top = document.body.scrollTop;
      if (top == 0) {
         scrollStep = 0;
         return;
      }
      if (scrollStep == 0)
         scrollStep = top/20 + 1;
      top -= scrollStep;
      if (top < 0)
         top = 0;
      document.body.scrollTop = top;
      requestAnimationFrame(funScroll);
   };
   funScroll();
}

window.addEventListener('scroll', function(e) {
   var backToTop = document.getElementById('back_to_top')
   if (document.body.scrollTop > 0) {
      backToTop.style.display = 'block';
   } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
   bottom:20px; right:20px;
   width:30px; height:30px;
   font-size: 20px;
   padding: 2px 5px 2px 5px;
   position:fixed;
   background-color:rgba(210,210,210,0.1);
   border-style: solid;
   border-color: rgba(192,192,192,0.8);
   border-width:1px;
   display:none;
   -webkit-transform: rotate(90deg);
   -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
   outline-width:0px;
}
</style>

</BODY>
