#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Thu Feb 13 10:44:52 2020
# Process ID: 14079
# Current directory: /home/dewei/WorkSpace/FPGA/Project/test_vu/test_vu.runs/top_clk_wiz_0_0_synth_1
# Command line: vivado -log top_clk_wiz_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_clk_wiz_0_0.tcl
# Log file: /home/dewei/WorkSpace/FPGA/Project/test_vu/test_vu.runs/top_clk_wiz_0_0_synth_1/top_clk_wiz_0_0.vds
# Journal file: /home/dewei/WorkSpace/FPGA/Project/test_vu/test_vu.runs/top_clk_wiz_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source top_clk_wiz_0_0.tcl -notrace
