0.7
2020.2
Oct 19 2021
02:56:52
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.sim/sim_1/impl/timing/xsim/fsm_tb_time_impl.v,1642539722,verilog,,,,design_1;design_1_auto_pc_0;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_axi_protocol_converter;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_ar_channel;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_aw_channel;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_b_channel;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_cmd_translator;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_cmd_translator_1;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_incr_cmd;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_incr_cmd_2;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_r_channel;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_rd_cmd_fsm;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_simple_fifo;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_simple_fifo__parameterized0;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_simple_fifo__parameterized1;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_simple_fifo__parameterized2;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_wr_cmd_fsm;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_wrap_cmd;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_wrap_cmd_3;design_1_auto_pc_0_axi_register_slice_v2_1_25_axi_register_slice;design_1_auto_pc_0_axi_register_slice_v2_1_25_axic_register_slice;design_1_auto_pc_0_axi_register_slice_v2_1_25_axic_register_slice_0;design_1_auto_pc_0_axi_register_slice_v2_1_25_axic_register_slice__parameterized1;design_1_auto_pc_0_axi_register_slice_v2_1_25_axic_register_slice__parameterized2;design_1_comblock_0_0;design_1_comblock_0_0_AXIL;design_1_comblock_0_0_ComBlock;design_1_comblock_0_0_axi_comblock;design_1_fsm_block_0_1;design_1_fsm_block_0_1_ctrl_logic;design_1_fsm_block_0_1_fsm_block;design_1_fsm_block_0_1_up_counter;design_1_fsm_block_0_2;design_1_fsm_block_0_2_ctrl_logic;design_1_fsm_block_0_2_fsm_block;design_1_fsm_block_0_2_up_counter;design_1_fsm_block_0_3;design_1_fsm_block_0_3_ctrl_logic;design_1_fsm_block_0_3_fsm_block;design_1_fsm_block_0_3_up_counter;design_1_fsm_block_0_4;design_1_fsm_block_0_4_ctrl_logic;design_1_fsm_block_0_4_fsm_block;design_1_fsm_block_0_4_up_counter;design_1_fsm_block_0_5;design_1_fsm_block_0_5_ctrl_logic;design_1_fsm_block_0_5_fsm_block;design_1_fsm_block_0_5_up_counter;design_1_fsm_block_0_6;design_1_fsm_block_0_6_ctrl_logic;design_1_fsm_block_0_6_fsm_block;design_1_fsm_block_0_6_up_counter;design_1_fsm_block_0_7;design_1_fsm_block_0_7_ctrl_logic;design_1_fsm_block_0_7_fsm_block;design_1_fsm_block_0_7_up_counter;design_1_processing_system7_0_0;design_1_processing_system7_0_0_processing_system7_v5_5_processing_system7;design_1_ps7_0_axi_periph_0;design_1_rst_ps7_0_100M_0;design_1_rst_ps7_0_100M_0_cdc_sync;design_1_rst_ps7_0_100M_0_cdc_sync_0;design_1_rst_ps7_0_100M_0_lpf;design_1_rst_ps7_0_100M_0_proc_sys_reset;design_1_rst_ps7_0_100M_0_sequence_psr;design_1_rst_ps7_0_100M_0_upcnt_n;design_1_sol_counter_0_0;design_1_sol_counter_0_0_sol_counter;design_1_wrapper;glbl;s00_couplers_imp_UYSKKA,,axi_vip_v1_1_11;processing_system7_vip_v1_0_13;xilinx_vip,../../../../../pynq_nqueens_3.gen/sources_1/bd/design_1/ipshared/3007/hdl;../../../../../pynq_nqueens_3.gen/sources_1/bd/design_1/ipshared/ec67/hdl;/home/agustinsilva447/Vitis/Vivado/2021.2/data/xilinx_vip/include,,,,,
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.srcs/sim_1/new/fsm_tb.vhd,1642538958,vhdl,,,,fsm_tb,,,,,,,,
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.srcs/sources_1/new/ctrl_logic.vhd,1642450022,vhdl,/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.srcs/sources_1/new/fsm_block.vhd,,,ctrl_logic,,,,,,,,
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.srcs/sources_1/new/fsm_block.vhd,1642450103,vhdl,/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.srcs/sim_1/new/fsm_tb.vhd,,,fsm_block,,,,,,,,
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.srcs/sources_1/new/sol_counter.vhd,1642450044,vhdl,/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.srcs/sim_1/new/fsm_tb.vhd,,,sol_counter,,,,,,,,
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.srcs/sources_1/new/up_counter.vhd,1642449991,vhdl,/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.srcs/sources_1/new/fsm_block.vhd,,,up_counter,,,,,,,,
