{"@context": "http://schema.org", "@type": "JobPosting", "datePosted": "2021-09-12T05:09:56.000Z", "description": "&lt;strong&gt;&lt;u&gt;Job Description&lt;br&gt;&lt;br&gt;&lt;/u&gt;&lt;/strong&gt;Now is an exciting time for Intel\u2019s Design Enablement Group! This position is within the Design Enablement (DE) organization of Technology Development (TD). At Intel, Design Enablement is one of the key pillars enabling Intel to deliver winning products in the marketplace. Your work will directly enable design teams to get to market faster with leadership products on cutting edge technologies and partner with Technology Development to deliver cost-effective, competitive design platform.&lt;br&gt;&lt;br&gt;In this position you will help us with one or more of the following responsibilities:&lt;br&gt;&lt;ul&gt;&lt;li&gt;Design and integration of Intel\u2019s lead technology-development test chips.&lt;/li&gt;&lt;li&gt;Define and design test structures needed for process development.&lt;/li&gt;&lt;li&gt;Work with TD Process and device experts to define critical Design features and test structures to exercise on the test chips.&lt;/li&gt;&lt;li&gt;Develop CAD software/flows that automate physical layout of E-Test Structures&lt;/li&gt;&lt;li&gt;Develop layout verification software to implement process design rules using industry standard tools.&lt;/li&gt;&lt;li&gt;Digital system design using RTL for implementation through logic synthesis &amp;amp; automatic place-and-route&lt;/li&gt;&lt;li&gt;Validate design IP at the IP and system level&lt;/li&gt;&lt;li&gt;Develop and utilize various debug and validation tools and/or methodologies to implement validation plans to ensure a solid design&lt;br&gt;&lt;/li&gt;&lt;/ul&gt;&lt;strong&gt;&lt;u&gt;Behavioral Traits That We Are Looking For&lt;br&gt;&lt;/u&gt;&lt;/strong&gt;&lt;ul&gt;&lt;li&gt;Written and verbal communication skills&lt;/li&gt;&lt;li&gt;Teamwork, problem-solving, and data analysis&lt;/li&gt;&lt;li&gt;Ability to work across geographical locations&lt;br&gt;&lt;/li&gt;&lt;/ul&gt;By applying to this posting, you\u2019ll be considered for multiple roles within Design Enablement (DE)&lt;br&gt;&lt;br&gt;This is an entry level position and will be compensated accordingly.&lt;br&gt;&lt;br&gt;&lt;strong&gt;&lt;u&gt;Qualifications&lt;br&gt;&lt;br&gt;&lt;/u&gt;&lt;/strong&gt;You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Experience listed below would be obtained through a combination of your schoolwork/classes/research and/or relevant previous job and/or internship experiences.&lt;br&gt;&lt;br&gt;&lt;strong&gt;&lt;u&gt;Minimum Skills And Experience That Will Get You Noticed&lt;br&gt;&lt;br&gt;&lt;/u&gt;&lt;/strong&gt;You should have Bachelor\u2019s degree OR Master's degree OR PhD in Electrical Engineering, Computer Engineering, Computer Science, or other related Electrical Scientific STEM field, with 6+ months of work or educational experience. Must have the required degree or expect the required degree by May of 2022.&lt;br&gt;&lt;br&gt;&lt;strong&gt;Your experience must be in one or more of the following areas:&lt;br&gt;&lt;/strong&gt;&lt;ul&gt;&lt;li&gt;Circuit design and VLSI technology&lt;/li&gt;&lt;li&gt;Computer architecture, RTL, Verilog, System Verilog, exposure to OVM UVM&lt;/li&gt;&lt;li&gt;Knowledge of Chip floor planning, layout integration, layout design rules and schematic/layout comparison debug and validation&lt;/li&gt;&lt;li&gt;Experience with floor planning, layout design, and verification CAD tools&lt;/li&gt;&lt;li&gt;Digital system RTL based design, including DFT, system architecture, and integration of various IPs into subsystems&lt;/li&gt;&lt;li&gt;Solving problems using efficient computer algorithm and programming techniques.&lt;/li&gt;&lt;li&gt;Object oriented programming, data structures, algorithms and digital logic.&lt;/li&gt;&lt;li&gt;Programming or scripting in Python, Perl, Tcl, SKILL, C++, or Unix shell.&lt;br&gt;&lt;/li&gt;&lt;/ul&gt;&lt;strong&gt;Preferred experience in one &lt;/strong&gt;&lt;strong&gt;or more &lt;/strong&gt;&lt;strong&gt;of the following areas:&lt;br&gt;&lt;/strong&gt;&lt;ul&gt;&lt;li&gt;Knowledge of semiconductor device physics, process scaling, and advanced technology nodes.&lt;/li&gt;&lt;li&gt;Industry standard CAD tools for schematic entry, circuit simulation, custom layout, and design/layout verification, from vendors such as Cadence, Synopsys, and Siemens.&lt;/li&gt;&lt;li&gt;Design Compiler (DC), IC Compiler (ICC2), Fusion Compiler (FC), Genus, or Innovus&lt;/li&gt;&lt;li&gt;Layout verification using ICV/Calibre.&lt;/li&gt;&lt;li&gt;Pre-silicon or post-silicon validation/verification&lt;/li&gt;&lt;li&gt;Development of PCells or PyCells&lt;br&gt;&lt;/li&gt;&lt;/ul&gt;By applying to this posting your resume and profile will become visible to Intel Recruiters / Sourcers and will allow them to consider you for current and future job openings aligned with the skills and positions mentioned above.&lt;br&gt;&lt;br&gt;&lt;strong&gt;#designenablement&lt;br&gt;&lt;br&gt;@designenablemnt&lt;br&gt;&lt;br&gt;&lt;/strong&gt;&lt;strong&gt;Inside this Business Group&lt;br&gt;&lt;br&gt;&lt;/strong&gt;Manufacturing and Product Engineering (MPE) is responsible for test development across product segments, supporting 95% of Intel's revenue. We deliver comprehensive pre-production test suites and component/physical debug capabilities to enable high quality, high volume manufacturing.&lt;br&gt;&lt;br&gt;&lt;strong&gt;Other Locations&lt;br&gt;&lt;br&gt;&lt;/strong&gt;US, California, Santa Clara; US, California, Folsom; US, Arizona, Phoenix; US, Texas, Austin;&lt;br&gt;&lt;br&gt;&lt;strong&gt;Posting Statement&lt;br&gt;&lt;br&gt;&lt;/strong&gt;All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.&lt;br&gt;&lt;br&gt;", "employmentType": "FULL_TIME", "hiringOrganization": {"@type": "Organization", "name": "Intel Corporation", "sameAs": "https://www.linkedin.com/company/intel-corporation", "logo": "https://media-exp1.licdn.com/dms/image/C560BAQGpvWtEtj9oTQ/company-logo_200_200/0/1625151708870?e=1639612800&amp;v=beta&amp;t=X2--Hi21z9VXRiqTz9G-gikmbEV5Y0Sba2jmoEYnIo8"}, "identifier": {"@type": "PropertyValue", "name": "Intel Corporation", "value": "JR0184976"}, "image": "https://media-exp1.licdn.com/dms/image/C560BAQGpvWtEtj9oTQ/company-logo_100_100/0/1625151708870?e=1639612800&amp;v=beta&amp;t=2EJT7td0b7QgBhY9-wvkRMP4ketggHgShfs1dTs0BrQ", "industry": "Electrical/Electronic Manufacturing,Computer Software,Semiconductors", "jobLocation": {"@type": "Place", "address": {"@type": "PostalAddress", "addressCountry": "US", "addressLocality": "Hillsboro", "addressRegion": "OR", "postalCode": "97124", "streetAddress": null}, "latitude": 45.52395, "longitude": -122.98974}, "skills": "", "title": "Software Validation Design Engineer - SOC", "validThrough": "2021-10-12T05:09:56.000Z", "educationRequirements": {"@type": "EducationalOccupationalCredential", "credentialCategory": "bachelor degree"}, "experienceRequirements": {"@type": "OccupationalExperienceRequirements", "monthsOfExperience": 6}}