
DCMotor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009c88  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08009e10  08009e10  0000ae10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009e2c  08009e2c  0000b07c  2**0
                  CONTENTS
  4 .ARM          00000008  08009e2c  08009e2c  0000ae2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009e34  08009e34  0000b07c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009e34  08009e34  0000ae34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009e38  08009e38  0000ae38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  08009e3c  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b07c  2**0
                  CONTENTS
 10 .bss          00000aac  2000007c  2000007c  0000b07c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000b28  20000b28  0000b07c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b07c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00019ad5  00000000  00000000  0000b0ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003e0a  00000000  00000000  00024b81  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001698  00000000  00000000  00028990  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000117a  00000000  00000000  0002a028  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000243ab  00000000  00000000  0002b1a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000205fb  00000000  00000000  0004f54d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d3fa5  00000000  00000000  0006fb48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00143aed  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006340  00000000  00000000  00143b30  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005d  00000000  00000000  00149e70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000007c 	.word	0x2000007c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08009df8 	.word	0x08009df8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000080 	.word	0x20000080
 80001c4:	08009df8 	.word	0x08009df8

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b96a 	b.w	80004b4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	460c      	mov	r4, r1
 8000200:	2b00      	cmp	r3, #0
 8000202:	d14e      	bne.n	80002a2 <__udivmoddi4+0xaa>
 8000204:	4694      	mov	ip, r2
 8000206:	458c      	cmp	ip, r1
 8000208:	4686      	mov	lr, r0
 800020a:	fab2 f282 	clz	r2, r2
 800020e:	d962      	bls.n	80002d6 <__udivmoddi4+0xde>
 8000210:	b14a      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000212:	f1c2 0320 	rsb	r3, r2, #32
 8000216:	4091      	lsls	r1, r2
 8000218:	fa20 f303 	lsr.w	r3, r0, r3
 800021c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000220:	4319      	orrs	r1, r3
 8000222:	fa00 fe02 	lsl.w	lr, r0, r2
 8000226:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800022a:	fa1f f68c 	uxth.w	r6, ip
 800022e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000232:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000236:	fb07 1114 	mls	r1, r7, r4, r1
 800023a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800023e:	fb04 f106 	mul.w	r1, r4, r6
 8000242:	4299      	cmp	r1, r3
 8000244:	d90a      	bls.n	800025c <__udivmoddi4+0x64>
 8000246:	eb1c 0303 	adds.w	r3, ip, r3
 800024a:	f104 30ff 	add.w	r0, r4, #4294967295
 800024e:	f080 8112 	bcs.w	8000476 <__udivmoddi4+0x27e>
 8000252:	4299      	cmp	r1, r3
 8000254:	f240 810f 	bls.w	8000476 <__udivmoddi4+0x27e>
 8000258:	3c02      	subs	r4, #2
 800025a:	4463      	add	r3, ip
 800025c:	1a59      	subs	r1, r3, r1
 800025e:	fa1f f38e 	uxth.w	r3, lr
 8000262:	fbb1 f0f7 	udiv	r0, r1, r7
 8000266:	fb07 1110 	mls	r1, r7, r0, r1
 800026a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800026e:	fb00 f606 	mul.w	r6, r0, r6
 8000272:	429e      	cmp	r6, r3
 8000274:	d90a      	bls.n	800028c <__udivmoddi4+0x94>
 8000276:	eb1c 0303 	adds.w	r3, ip, r3
 800027a:	f100 31ff 	add.w	r1, r0, #4294967295
 800027e:	f080 80fc 	bcs.w	800047a <__udivmoddi4+0x282>
 8000282:	429e      	cmp	r6, r3
 8000284:	f240 80f9 	bls.w	800047a <__udivmoddi4+0x282>
 8000288:	4463      	add	r3, ip
 800028a:	3802      	subs	r0, #2
 800028c:	1b9b      	subs	r3, r3, r6
 800028e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000292:	2100      	movs	r1, #0
 8000294:	b11d      	cbz	r5, 800029e <__udivmoddi4+0xa6>
 8000296:	40d3      	lsrs	r3, r2
 8000298:	2200      	movs	r2, #0
 800029a:	e9c5 3200 	strd	r3, r2, [r5]
 800029e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d905      	bls.n	80002b2 <__udivmoddi4+0xba>
 80002a6:	b10d      	cbz	r5, 80002ac <__udivmoddi4+0xb4>
 80002a8:	e9c5 0100 	strd	r0, r1, [r5]
 80002ac:	2100      	movs	r1, #0
 80002ae:	4608      	mov	r0, r1
 80002b0:	e7f5      	b.n	800029e <__udivmoddi4+0xa6>
 80002b2:	fab3 f183 	clz	r1, r3
 80002b6:	2900      	cmp	r1, #0
 80002b8:	d146      	bne.n	8000348 <__udivmoddi4+0x150>
 80002ba:	42a3      	cmp	r3, r4
 80002bc:	d302      	bcc.n	80002c4 <__udivmoddi4+0xcc>
 80002be:	4290      	cmp	r0, r2
 80002c0:	f0c0 80f0 	bcc.w	80004a4 <__udivmoddi4+0x2ac>
 80002c4:	1a86      	subs	r6, r0, r2
 80002c6:	eb64 0303 	sbc.w	r3, r4, r3
 80002ca:	2001      	movs	r0, #1
 80002cc:	2d00      	cmp	r5, #0
 80002ce:	d0e6      	beq.n	800029e <__udivmoddi4+0xa6>
 80002d0:	e9c5 6300 	strd	r6, r3, [r5]
 80002d4:	e7e3      	b.n	800029e <__udivmoddi4+0xa6>
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	f040 8090 	bne.w	80003fc <__udivmoddi4+0x204>
 80002dc:	eba1 040c 	sub.w	r4, r1, ip
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	fa1f f78c 	uxth.w	r7, ip
 80002e8:	2101      	movs	r1, #1
 80002ea:	fbb4 f6f8 	udiv	r6, r4, r8
 80002ee:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002f2:	fb08 4416 	mls	r4, r8, r6, r4
 80002f6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80002fa:	fb07 f006 	mul.w	r0, r7, r6
 80002fe:	4298      	cmp	r0, r3
 8000300:	d908      	bls.n	8000314 <__udivmoddi4+0x11c>
 8000302:	eb1c 0303 	adds.w	r3, ip, r3
 8000306:	f106 34ff 	add.w	r4, r6, #4294967295
 800030a:	d202      	bcs.n	8000312 <__udivmoddi4+0x11a>
 800030c:	4298      	cmp	r0, r3
 800030e:	f200 80cd 	bhi.w	80004ac <__udivmoddi4+0x2b4>
 8000312:	4626      	mov	r6, r4
 8000314:	1a1c      	subs	r4, r3, r0
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb4 f0f8 	udiv	r0, r4, r8
 800031e:	fb08 4410 	mls	r4, r8, r0, r4
 8000322:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000326:	fb00 f707 	mul.w	r7, r0, r7
 800032a:	429f      	cmp	r7, r3
 800032c:	d908      	bls.n	8000340 <__udivmoddi4+0x148>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 34ff 	add.w	r4, r0, #4294967295
 8000336:	d202      	bcs.n	800033e <__udivmoddi4+0x146>
 8000338:	429f      	cmp	r7, r3
 800033a:	f200 80b0 	bhi.w	800049e <__udivmoddi4+0x2a6>
 800033e:	4620      	mov	r0, r4
 8000340:	1bdb      	subs	r3, r3, r7
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	e7a5      	b.n	8000294 <__udivmoddi4+0x9c>
 8000348:	f1c1 0620 	rsb	r6, r1, #32
 800034c:	408b      	lsls	r3, r1
 800034e:	fa22 f706 	lsr.w	r7, r2, r6
 8000352:	431f      	orrs	r7, r3
 8000354:	fa20 fc06 	lsr.w	ip, r0, r6
 8000358:	fa04 f301 	lsl.w	r3, r4, r1
 800035c:	ea43 030c 	orr.w	r3, r3, ip
 8000360:	40f4      	lsrs	r4, r6
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	0c38      	lsrs	r0, r7, #16
 8000368:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800036c:	fbb4 fef0 	udiv	lr, r4, r0
 8000370:	fa1f fc87 	uxth.w	ip, r7
 8000374:	fb00 441e 	mls	r4, r0, lr, r4
 8000378:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800037c:	fb0e f90c 	mul.w	r9, lr, ip
 8000380:	45a1      	cmp	r9, r4
 8000382:	fa02 f201 	lsl.w	r2, r2, r1
 8000386:	d90a      	bls.n	800039e <__udivmoddi4+0x1a6>
 8000388:	193c      	adds	r4, r7, r4
 800038a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800038e:	f080 8084 	bcs.w	800049a <__udivmoddi4+0x2a2>
 8000392:	45a1      	cmp	r9, r4
 8000394:	f240 8081 	bls.w	800049a <__udivmoddi4+0x2a2>
 8000398:	f1ae 0e02 	sub.w	lr, lr, #2
 800039c:	443c      	add	r4, r7
 800039e:	eba4 0409 	sub.w	r4, r4, r9
 80003a2:	fa1f f983 	uxth.w	r9, r3
 80003a6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003aa:	fb00 4413 	mls	r4, r0, r3, r4
 80003ae:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003b2:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b6:	45a4      	cmp	ip, r4
 80003b8:	d907      	bls.n	80003ca <__udivmoddi4+0x1d2>
 80003ba:	193c      	adds	r4, r7, r4
 80003bc:	f103 30ff 	add.w	r0, r3, #4294967295
 80003c0:	d267      	bcs.n	8000492 <__udivmoddi4+0x29a>
 80003c2:	45a4      	cmp	ip, r4
 80003c4:	d965      	bls.n	8000492 <__udivmoddi4+0x29a>
 80003c6:	3b02      	subs	r3, #2
 80003c8:	443c      	add	r4, r7
 80003ca:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003ce:	fba0 9302 	umull	r9, r3, r0, r2
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	429c      	cmp	r4, r3
 80003d8:	46ce      	mov	lr, r9
 80003da:	469c      	mov	ip, r3
 80003dc:	d351      	bcc.n	8000482 <__udivmoddi4+0x28a>
 80003de:	d04e      	beq.n	800047e <__udivmoddi4+0x286>
 80003e0:	b155      	cbz	r5, 80003f8 <__udivmoddi4+0x200>
 80003e2:	ebb8 030e 	subs.w	r3, r8, lr
 80003e6:	eb64 040c 	sbc.w	r4, r4, ip
 80003ea:	fa04 f606 	lsl.w	r6, r4, r6
 80003ee:	40cb      	lsrs	r3, r1
 80003f0:	431e      	orrs	r6, r3
 80003f2:	40cc      	lsrs	r4, r1
 80003f4:	e9c5 6400 	strd	r6, r4, [r5]
 80003f8:	2100      	movs	r1, #0
 80003fa:	e750      	b.n	800029e <__udivmoddi4+0xa6>
 80003fc:	f1c2 0320 	rsb	r3, r2, #32
 8000400:	fa20 f103 	lsr.w	r1, r0, r3
 8000404:	fa0c fc02 	lsl.w	ip, ip, r2
 8000408:	fa24 f303 	lsr.w	r3, r4, r3
 800040c:	4094      	lsls	r4, r2
 800040e:	430c      	orrs	r4, r1
 8000410:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000414:	fa00 fe02 	lsl.w	lr, r0, r2
 8000418:	fa1f f78c 	uxth.w	r7, ip
 800041c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000420:	fb08 3110 	mls	r1, r8, r0, r3
 8000424:	0c23      	lsrs	r3, r4, #16
 8000426:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042a:	fb00 f107 	mul.w	r1, r0, r7
 800042e:	4299      	cmp	r1, r3
 8000430:	d908      	bls.n	8000444 <__udivmoddi4+0x24c>
 8000432:	eb1c 0303 	adds.w	r3, ip, r3
 8000436:	f100 36ff 	add.w	r6, r0, #4294967295
 800043a:	d22c      	bcs.n	8000496 <__udivmoddi4+0x29e>
 800043c:	4299      	cmp	r1, r3
 800043e:	d92a      	bls.n	8000496 <__udivmoddi4+0x29e>
 8000440:	3802      	subs	r0, #2
 8000442:	4463      	add	r3, ip
 8000444:	1a5b      	subs	r3, r3, r1
 8000446:	b2a4      	uxth	r4, r4
 8000448:	fbb3 f1f8 	udiv	r1, r3, r8
 800044c:	fb08 3311 	mls	r3, r8, r1, r3
 8000450:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000454:	fb01 f307 	mul.w	r3, r1, r7
 8000458:	42a3      	cmp	r3, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x276>
 800045c:	eb1c 0404 	adds.w	r4, ip, r4
 8000460:	f101 36ff 	add.w	r6, r1, #4294967295
 8000464:	d213      	bcs.n	800048e <__udivmoddi4+0x296>
 8000466:	42a3      	cmp	r3, r4
 8000468:	d911      	bls.n	800048e <__udivmoddi4+0x296>
 800046a:	3902      	subs	r1, #2
 800046c:	4464      	add	r4, ip
 800046e:	1ae4      	subs	r4, r4, r3
 8000470:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000474:	e739      	b.n	80002ea <__udivmoddi4+0xf2>
 8000476:	4604      	mov	r4, r0
 8000478:	e6f0      	b.n	800025c <__udivmoddi4+0x64>
 800047a:	4608      	mov	r0, r1
 800047c:	e706      	b.n	800028c <__udivmoddi4+0x94>
 800047e:	45c8      	cmp	r8, r9
 8000480:	d2ae      	bcs.n	80003e0 <__udivmoddi4+0x1e8>
 8000482:	ebb9 0e02 	subs.w	lr, r9, r2
 8000486:	eb63 0c07 	sbc.w	ip, r3, r7
 800048a:	3801      	subs	r0, #1
 800048c:	e7a8      	b.n	80003e0 <__udivmoddi4+0x1e8>
 800048e:	4631      	mov	r1, r6
 8000490:	e7ed      	b.n	800046e <__udivmoddi4+0x276>
 8000492:	4603      	mov	r3, r0
 8000494:	e799      	b.n	80003ca <__udivmoddi4+0x1d2>
 8000496:	4630      	mov	r0, r6
 8000498:	e7d4      	b.n	8000444 <__udivmoddi4+0x24c>
 800049a:	46d6      	mov	lr, sl
 800049c:	e77f      	b.n	800039e <__udivmoddi4+0x1a6>
 800049e:	4463      	add	r3, ip
 80004a0:	3802      	subs	r0, #2
 80004a2:	e74d      	b.n	8000340 <__udivmoddi4+0x148>
 80004a4:	4606      	mov	r6, r0
 80004a6:	4623      	mov	r3, r4
 80004a8:	4608      	mov	r0, r1
 80004aa:	e70f      	b.n	80002cc <__udivmoddi4+0xd4>
 80004ac:	3e02      	subs	r6, #2
 80004ae:	4463      	add	r3, ip
 80004b0:	e730      	b.n	8000314 <__udivmoddi4+0x11c>
 80004b2:	bf00      	nop

080004b4 <__aeabi_idiv0>:
 80004b4:	4770      	bx	lr
 80004b6:	bf00      	nop

080004b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	b082      	sub	sp, #8
 80004bc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004be:	f000 fde3 	bl	8001088 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004c2:	f000 f869 	bl	8000598 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004c6:	f000 fa51 	bl	800096c <MX_GPIO_Init>
  MX_I2C1_Init();
 80004ca:	f000 f8cf 	bl	800066c <MX_I2C1_Init>
  MX_I2S3_Init();
 80004ce:	f000 f8fb 	bl	80006c8 <MX_I2S3_Init>
  MX_SPI1_Init();
 80004d2:	f000 f929 	bl	8000728 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 80004d6:	f009 f839 	bl	800954c <MX_USB_HOST_Init>
  MX_TIM3_Init();
 80004da:	f000 f9d1 	bl	8000880 <MX_TIM3_Init>
  MX_TIM2_Init();
 80004de:	f000 f959 	bl	8000794 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */
int i=500;
 80004e2:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80004e6:	607b      	str	r3, [r7, #4]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 80004e8:	f009 f856 	bl	8009598 <MX_USB_HOST_Process>
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80004ec:	2104      	movs	r1, #4
 80004ee:	4828      	ldr	r0, [pc, #160]	@ (8000590 <main+0xd8>)
 80004f0:	f004 ff1e 	bl	8005330 <HAL_TIM_PWM_Start>
    for(i=500;i<=1000;i++){
 80004f4:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80004f8:	607b      	str	r3, [r7, #4]
 80004fa:	e013      	b.n	8000524 <main+0x6c>
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2,i);
 80004fc:	4b24      	ldr	r3, [pc, #144]	@ (8000590 <main+0xd8>)
 80004fe:	681b      	ldr	r3, [r3, #0]
 8000500:	687a      	ldr	r2, [r7, #4]
 8000502:	639a      	str	r2, [r3, #56]	@ 0x38
    HAL_GPIO_WritePin(out1_GPIO_Port, out1_Pin, 1);
 8000504:	2201      	movs	r2, #1
 8000506:	2180      	movs	r1, #128	@ 0x80
 8000508:	4822      	ldr	r0, [pc, #136]	@ (8000594 <main+0xdc>)
 800050a:	f001 f901 	bl	8001710 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(out2_GPIO_Port, out2_Pin, 0);
 800050e:	2200      	movs	r2, #0
 8000510:	2140      	movs	r1, #64	@ 0x40
 8000512:	4820      	ldr	r0, [pc, #128]	@ (8000594 <main+0xdc>)
 8000514:	f001 f8fc 	bl	8001710 <HAL_GPIO_WritePin>
      HAL_Delay(15);
 8000518:	200f      	movs	r0, #15
 800051a:	f000 fe27 	bl	800116c <HAL_Delay>
    for(i=500;i<=1000;i++){
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	3301      	adds	r3, #1
 8000522:	607b      	str	r3, [r7, #4]
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800052a:	dde7      	ble.n	80004fc <main+0x44>
    }
    i=0;
 800052c:	2300      	movs	r3, #0
 800052e:	607b      	str	r3, [r7, #4]
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2,i);
 8000530:	4b17      	ldr	r3, [pc, #92]	@ (8000590 <main+0xd8>)
 8000532:	681b      	ldr	r3, [r3, #0]
 8000534:	687a      	ldr	r2, [r7, #4]
 8000536:	639a      	str	r2, [r3, #56]	@ 0x38
    HAL_Delay(1000);
 8000538:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800053c:	f000 fe16 	bl	800116c <HAL_Delay>
    for(i=500;i<=1000;i++){
 8000540:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000544:	607b      	str	r3, [r7, #4]
 8000546:	e013      	b.n	8000570 <main+0xb8>
       __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2,i);
 8000548:	4b11      	ldr	r3, [pc, #68]	@ (8000590 <main+0xd8>)
 800054a:	681b      	ldr	r3, [r3, #0]
 800054c:	687a      	ldr	r2, [r7, #4]
 800054e:	639a      	str	r2, [r3, #56]	@ 0x38
       HAL_GPIO_WritePin(out1_GPIO_Port, out1_Pin, 0);
 8000550:	2200      	movs	r2, #0
 8000552:	2180      	movs	r1, #128	@ 0x80
 8000554:	480f      	ldr	r0, [pc, #60]	@ (8000594 <main+0xdc>)
 8000556:	f001 f8db 	bl	8001710 <HAL_GPIO_WritePin>
         HAL_GPIO_WritePin(out2_GPIO_Port, out2_Pin, 1);
 800055a:	2201      	movs	r2, #1
 800055c:	2140      	movs	r1, #64	@ 0x40
 800055e:	480d      	ldr	r0, [pc, #52]	@ (8000594 <main+0xdc>)
 8000560:	f001 f8d6 	bl	8001710 <HAL_GPIO_WritePin>
         HAL_Delay(15);
 8000564:	200f      	movs	r0, #15
 8000566:	f000 fe01 	bl	800116c <HAL_Delay>
    for(i=500;i<=1000;i++){
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	3301      	adds	r3, #1
 800056e:	607b      	str	r3, [r7, #4]
 8000570:	687b      	ldr	r3, [r7, #4]
 8000572:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000576:	dde7      	ble.n	8000548 <main+0x90>
       }
       i=0;
 8000578:	2300      	movs	r3, #0
 800057a:	607b      	str	r3, [r7, #4]
       __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2,i);
 800057c:	4b04      	ldr	r3, [pc, #16]	@ (8000590 <main+0xd8>)
 800057e:	681b      	ldr	r3, [r3, #0]
 8000580:	687a      	ldr	r2, [r7, #4]
 8000582:	639a      	str	r2, [r3, #56]	@ 0x38
       HAL_Delay(1000);
 8000584:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000588:	f000 fdf0 	bl	800116c <HAL_Delay>
    MX_USB_HOST_Process();
 800058c:	e7ac      	b.n	80004e8 <main+0x30>
 800058e:	bf00      	nop
 8000590:	2000018c 	.word	0x2000018c
 8000594:	40020c00 	.word	0x40020c00

08000598 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	b094      	sub	sp, #80	@ 0x50
 800059c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800059e:	f107 0320 	add.w	r3, r7, #32
 80005a2:	2230      	movs	r2, #48	@ 0x30
 80005a4:	2100      	movs	r1, #0
 80005a6:	4618      	mov	r0, r3
 80005a8:	f009 fb98 	bl	8009cdc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005ac:	f107 030c 	add.w	r3, r7, #12
 80005b0:	2200      	movs	r2, #0
 80005b2:	601a      	str	r2, [r3, #0]
 80005b4:	605a      	str	r2, [r3, #4]
 80005b6:	609a      	str	r2, [r3, #8]
 80005b8:	60da      	str	r2, [r3, #12]
 80005ba:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005bc:	2300      	movs	r3, #0
 80005be:	60bb      	str	r3, [r7, #8]
 80005c0:	4b28      	ldr	r3, [pc, #160]	@ (8000664 <SystemClock_Config+0xcc>)
 80005c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005c4:	4a27      	ldr	r2, [pc, #156]	@ (8000664 <SystemClock_Config+0xcc>)
 80005c6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80005ca:	6413      	str	r3, [r2, #64]	@ 0x40
 80005cc:	4b25      	ldr	r3, [pc, #148]	@ (8000664 <SystemClock_Config+0xcc>)
 80005ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80005d4:	60bb      	str	r3, [r7, #8]
 80005d6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005d8:	2300      	movs	r3, #0
 80005da:	607b      	str	r3, [r7, #4]
 80005dc:	4b22      	ldr	r3, [pc, #136]	@ (8000668 <SystemClock_Config+0xd0>)
 80005de:	681b      	ldr	r3, [r3, #0]
 80005e0:	4a21      	ldr	r2, [pc, #132]	@ (8000668 <SystemClock_Config+0xd0>)
 80005e2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80005e6:	6013      	str	r3, [r2, #0]
 80005e8:	4b1f      	ldr	r3, [pc, #124]	@ (8000668 <SystemClock_Config+0xd0>)
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80005f0:	607b      	str	r3, [r7, #4]
 80005f2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80005f4:	2301      	movs	r3, #1
 80005f6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80005f8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80005fc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005fe:	2302      	movs	r3, #2
 8000600:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000602:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000606:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000608:	2308      	movs	r3, #8
 800060a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 800060c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000610:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000612:	2302      	movs	r3, #2
 8000614:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000616:	2307      	movs	r3, #7
 8000618:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800061a:	f107 0320 	add.w	r3, r7, #32
 800061e:	4618      	mov	r0, r3
 8000620:	f003 ff8e 	bl	8004540 <HAL_RCC_OscConfig>
 8000624:	4603      	mov	r3, r0
 8000626:	2b00      	cmp	r3, #0
 8000628:	d001      	beq.n	800062e <SystemClock_Config+0x96>
  {
    Error_Handler();
 800062a:	f000 fa9d 	bl	8000b68 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800062e:	230f      	movs	r3, #15
 8000630:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000632:	2302      	movs	r3, #2
 8000634:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000636:	2300      	movs	r3, #0
 8000638:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800063a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800063e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000640:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000644:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000646:	f107 030c 	add.w	r3, r7, #12
 800064a:	2105      	movs	r1, #5
 800064c:	4618      	mov	r0, r3
 800064e:	f004 f9ef 	bl	8004a30 <HAL_RCC_ClockConfig>
 8000652:	4603      	mov	r3, r0
 8000654:	2b00      	cmp	r3, #0
 8000656:	d001      	beq.n	800065c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000658:	f000 fa86 	bl	8000b68 <Error_Handler>
  }
}
 800065c:	bf00      	nop
 800065e:	3750      	adds	r7, #80	@ 0x50
 8000660:	46bd      	mov	sp, r7
 8000662:	bd80      	pop	{r7, pc}
 8000664:	40023800 	.word	0x40023800
 8000668:	40007000 	.word	0x40007000

0800066c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000670:	4b12      	ldr	r3, [pc, #72]	@ (80006bc <MX_I2C1_Init+0x50>)
 8000672:	4a13      	ldr	r2, [pc, #76]	@ (80006c0 <MX_I2C1_Init+0x54>)
 8000674:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000676:	4b11      	ldr	r3, [pc, #68]	@ (80006bc <MX_I2C1_Init+0x50>)
 8000678:	4a12      	ldr	r2, [pc, #72]	@ (80006c4 <MX_I2C1_Init+0x58>)
 800067a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800067c:	4b0f      	ldr	r3, [pc, #60]	@ (80006bc <MX_I2C1_Init+0x50>)
 800067e:	2200      	movs	r2, #0
 8000680:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000682:	4b0e      	ldr	r3, [pc, #56]	@ (80006bc <MX_I2C1_Init+0x50>)
 8000684:	2200      	movs	r2, #0
 8000686:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000688:	4b0c      	ldr	r3, [pc, #48]	@ (80006bc <MX_I2C1_Init+0x50>)
 800068a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800068e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000690:	4b0a      	ldr	r3, [pc, #40]	@ (80006bc <MX_I2C1_Init+0x50>)
 8000692:	2200      	movs	r2, #0
 8000694:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000696:	4b09      	ldr	r3, [pc, #36]	@ (80006bc <MX_I2C1_Init+0x50>)
 8000698:	2200      	movs	r2, #0
 800069a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800069c:	4b07      	ldr	r3, [pc, #28]	@ (80006bc <MX_I2C1_Init+0x50>)
 800069e:	2200      	movs	r2, #0
 80006a0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80006a2:	4b06      	ldr	r3, [pc, #24]	@ (80006bc <MX_I2C1_Init+0x50>)
 80006a4:	2200      	movs	r2, #0
 80006a6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80006a8:	4804      	ldr	r0, [pc, #16]	@ (80006bc <MX_I2C1_Init+0x50>)
 80006aa:	f003 f965 	bl	8003978 <HAL_I2C_Init>
 80006ae:	4603      	mov	r3, r0
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	d001      	beq.n	80006b8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80006b4:	f000 fa58 	bl	8000b68 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80006b8:	bf00      	nop
 80006ba:	bd80      	pop	{r7, pc}
 80006bc:	20000098 	.word	0x20000098
 80006c0:	40005400 	.word	0x40005400
 80006c4:	000186a0 	.word	0x000186a0

080006c8 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 80006cc:	4b13      	ldr	r3, [pc, #76]	@ (800071c <MX_I2S3_Init+0x54>)
 80006ce:	4a14      	ldr	r2, [pc, #80]	@ (8000720 <MX_I2S3_Init+0x58>)
 80006d0:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 80006d2:	4b12      	ldr	r3, [pc, #72]	@ (800071c <MX_I2S3_Init+0x54>)
 80006d4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80006d8:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 80006da:	4b10      	ldr	r3, [pc, #64]	@ (800071c <MX_I2S3_Init+0x54>)
 80006dc:	2200      	movs	r2, #0
 80006de:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 80006e0:	4b0e      	ldr	r3, [pc, #56]	@ (800071c <MX_I2S3_Init+0x54>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 80006e6:	4b0d      	ldr	r3, [pc, #52]	@ (800071c <MX_I2S3_Init+0x54>)
 80006e8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80006ec:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 80006ee:	4b0b      	ldr	r3, [pc, #44]	@ (800071c <MX_I2S3_Init+0x54>)
 80006f0:	4a0c      	ldr	r2, [pc, #48]	@ (8000724 <MX_I2S3_Init+0x5c>)
 80006f2:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 80006f4:	4b09      	ldr	r3, [pc, #36]	@ (800071c <MX_I2S3_Init+0x54>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 80006fa:	4b08      	ldr	r3, [pc, #32]	@ (800071c <MX_I2S3_Init+0x54>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000700:	4b06      	ldr	r3, [pc, #24]	@ (800071c <MX_I2S3_Init+0x54>)
 8000702:	2200      	movs	r2, #0
 8000704:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8000706:	4805      	ldr	r0, [pc, #20]	@ (800071c <MX_I2S3_Init+0x54>)
 8000708:	f003 fa7a 	bl	8003c00 <HAL_I2S_Init>
 800070c:	4603      	mov	r3, r0
 800070e:	2b00      	cmp	r3, #0
 8000710:	d001      	beq.n	8000716 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 8000712:	f000 fa29 	bl	8000b68 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8000716:	bf00      	nop
 8000718:	bd80      	pop	{r7, pc}
 800071a:	bf00      	nop
 800071c:	200000ec 	.word	0x200000ec
 8000720:	40003c00 	.word	0x40003c00
 8000724:	00017700 	.word	0x00017700

08000728 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800072c:	4b17      	ldr	r3, [pc, #92]	@ (800078c <MX_SPI1_Init+0x64>)
 800072e:	4a18      	ldr	r2, [pc, #96]	@ (8000790 <MX_SPI1_Init+0x68>)
 8000730:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000732:	4b16      	ldr	r3, [pc, #88]	@ (800078c <MX_SPI1_Init+0x64>)
 8000734:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000738:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800073a:	4b14      	ldr	r3, [pc, #80]	@ (800078c <MX_SPI1_Init+0x64>)
 800073c:	2200      	movs	r2, #0
 800073e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000740:	4b12      	ldr	r3, [pc, #72]	@ (800078c <MX_SPI1_Init+0x64>)
 8000742:	2200      	movs	r2, #0
 8000744:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000746:	4b11      	ldr	r3, [pc, #68]	@ (800078c <MX_SPI1_Init+0x64>)
 8000748:	2200      	movs	r2, #0
 800074a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800074c:	4b0f      	ldr	r3, [pc, #60]	@ (800078c <MX_SPI1_Init+0x64>)
 800074e:	2200      	movs	r2, #0
 8000750:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000752:	4b0e      	ldr	r3, [pc, #56]	@ (800078c <MX_SPI1_Init+0x64>)
 8000754:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000758:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800075a:	4b0c      	ldr	r3, [pc, #48]	@ (800078c <MX_SPI1_Init+0x64>)
 800075c:	2200      	movs	r2, #0
 800075e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000760:	4b0a      	ldr	r3, [pc, #40]	@ (800078c <MX_SPI1_Init+0x64>)
 8000762:	2200      	movs	r2, #0
 8000764:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000766:	4b09      	ldr	r3, [pc, #36]	@ (800078c <MX_SPI1_Init+0x64>)
 8000768:	2200      	movs	r2, #0
 800076a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800076c:	4b07      	ldr	r3, [pc, #28]	@ (800078c <MX_SPI1_Init+0x64>)
 800076e:	2200      	movs	r2, #0
 8000770:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000772:	4b06      	ldr	r3, [pc, #24]	@ (800078c <MX_SPI1_Init+0x64>)
 8000774:	220a      	movs	r2, #10
 8000776:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000778:	4804      	ldr	r0, [pc, #16]	@ (800078c <MX_SPI1_Init+0x64>)
 800077a:	f004 fca7 	bl	80050cc <HAL_SPI_Init>
 800077e:	4603      	mov	r3, r0
 8000780:	2b00      	cmp	r3, #0
 8000782:	d001      	beq.n	8000788 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000784:	f000 f9f0 	bl	8000b68 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000788:	bf00      	nop
 800078a:	bd80      	pop	{r7, pc}
 800078c:	20000134 	.word	0x20000134
 8000790:	40013000 	.word	0x40013000

08000794 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	b08e      	sub	sp, #56	@ 0x38
 8000798:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800079a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800079e:	2200      	movs	r2, #0
 80007a0:	601a      	str	r2, [r3, #0]
 80007a2:	605a      	str	r2, [r3, #4]
 80007a4:	609a      	str	r2, [r3, #8]
 80007a6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007a8:	f107 0320 	add.w	r3, r7, #32
 80007ac:	2200      	movs	r2, #0
 80007ae:	601a      	str	r2, [r3, #0]
 80007b0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80007b2:	1d3b      	adds	r3, r7, #4
 80007b4:	2200      	movs	r2, #0
 80007b6:	601a      	str	r2, [r3, #0]
 80007b8:	605a      	str	r2, [r3, #4]
 80007ba:	609a      	str	r2, [r3, #8]
 80007bc:	60da      	str	r2, [r3, #12]
 80007be:	611a      	str	r2, [r3, #16]
 80007c0:	615a      	str	r2, [r3, #20]
 80007c2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80007c4:	4b2d      	ldr	r3, [pc, #180]	@ (800087c <MX_TIM2_Init+0xe8>)
 80007c6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80007ca:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 84-1;
 80007cc:	4b2b      	ldr	r3, [pc, #172]	@ (800087c <MX_TIM2_Init+0xe8>)
 80007ce:	2253      	movs	r2, #83	@ 0x53
 80007d0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007d2:	4b2a      	ldr	r3, [pc, #168]	@ (800087c <MX_TIM2_Init+0xe8>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 80007d8:	4b28      	ldr	r3, [pc, #160]	@ (800087c <MX_TIM2_Init+0xe8>)
 80007da:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80007de:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007e0:	4b26      	ldr	r3, [pc, #152]	@ (800087c <MX_TIM2_Init+0xe8>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80007e6:	4b25      	ldr	r3, [pc, #148]	@ (800087c <MX_TIM2_Init+0xe8>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80007ec:	4823      	ldr	r0, [pc, #140]	@ (800087c <MX_TIM2_Init+0xe8>)
 80007ee:	f004 fcf6 	bl	80051de <HAL_TIM_Base_Init>
 80007f2:	4603      	mov	r3, r0
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d001      	beq.n	80007fc <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80007f8:	f000 f9b6 	bl	8000b68 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80007fc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000800:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000802:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000806:	4619      	mov	r1, r3
 8000808:	481c      	ldr	r0, [pc, #112]	@ (800087c <MX_TIM2_Init+0xe8>)
 800080a:	f005 f80b 	bl	8005824 <HAL_TIM_ConfigClockSource>
 800080e:	4603      	mov	r3, r0
 8000810:	2b00      	cmp	r3, #0
 8000812:	d001      	beq.n	8000818 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8000814:	f000 f9a8 	bl	8000b68 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000818:	4818      	ldr	r0, [pc, #96]	@ (800087c <MX_TIM2_Init+0xe8>)
 800081a:	f004 fd2f 	bl	800527c <HAL_TIM_PWM_Init>
 800081e:	4603      	mov	r3, r0
 8000820:	2b00      	cmp	r3, #0
 8000822:	d001      	beq.n	8000828 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8000824:	f000 f9a0 	bl	8000b68 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000828:	2300      	movs	r3, #0
 800082a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800082c:	2300      	movs	r3, #0
 800082e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000830:	f107 0320 	add.w	r3, r7, #32
 8000834:	4619      	mov	r1, r3
 8000836:	4811      	ldr	r0, [pc, #68]	@ (800087c <MX_TIM2_Init+0xe8>)
 8000838:	f005 fc0a 	bl	8006050 <HAL_TIMEx_MasterConfigSynchronization>
 800083c:	4603      	mov	r3, r0
 800083e:	2b00      	cmp	r3, #0
 8000840:	d001      	beq.n	8000846 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8000842:	f000 f991 	bl	8000b68 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000846:	2360      	movs	r3, #96	@ 0x60
 8000848:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800084a:	2300      	movs	r3, #0
 800084c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800084e:	2300      	movs	r3, #0
 8000850:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000852:	2300      	movs	r3, #0
 8000854:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000856:	1d3b      	adds	r3, r7, #4
 8000858:	2204      	movs	r2, #4
 800085a:	4619      	mov	r1, r3
 800085c:	4807      	ldr	r0, [pc, #28]	@ (800087c <MX_TIM2_Init+0xe8>)
 800085e:	f004 ff1f 	bl	80056a0 <HAL_TIM_PWM_ConfigChannel>
 8000862:	4603      	mov	r3, r0
 8000864:	2b00      	cmp	r3, #0
 8000866:	d001      	beq.n	800086c <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8000868:	f000 f97e 	bl	8000b68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800086c:	4803      	ldr	r0, [pc, #12]	@ (800087c <MX_TIM2_Init+0xe8>)
 800086e:	f000 faf5 	bl	8000e5c <HAL_TIM_MspPostInit>

}
 8000872:	bf00      	nop
 8000874:	3738      	adds	r7, #56	@ 0x38
 8000876:	46bd      	mov	sp, r7
 8000878:	bd80      	pop	{r7, pc}
 800087a:	bf00      	nop
 800087c:	2000018c 	.word	0x2000018c

08000880 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	b08e      	sub	sp, #56	@ 0x38
 8000884:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000886:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800088a:	2200      	movs	r2, #0
 800088c:	601a      	str	r2, [r3, #0]
 800088e:	605a      	str	r2, [r3, #4]
 8000890:	609a      	str	r2, [r3, #8]
 8000892:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000894:	f107 0320 	add.w	r3, r7, #32
 8000898:	2200      	movs	r2, #0
 800089a:	601a      	str	r2, [r3, #0]
 800089c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800089e:	1d3b      	adds	r3, r7, #4
 80008a0:	2200      	movs	r2, #0
 80008a2:	601a      	str	r2, [r3, #0]
 80008a4:	605a      	str	r2, [r3, #4]
 80008a6:	609a      	str	r2, [r3, #8]
 80008a8:	60da      	str	r2, [r3, #12]
 80008aa:	611a      	str	r2, [r3, #16]
 80008ac:	615a      	str	r2, [r3, #20]
 80008ae:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80008b0:	4b2c      	ldr	r3, [pc, #176]	@ (8000964 <MX_TIM3_Init+0xe4>)
 80008b2:	4a2d      	ldr	r2, [pc, #180]	@ (8000968 <MX_TIM3_Init+0xe8>)
 80008b4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 80008b6:	4b2b      	ldr	r3, [pc, #172]	@ (8000964 <MX_TIM3_Init+0xe4>)
 80008b8:	2253      	movs	r2, #83	@ 0x53
 80008ba:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008bc:	4b29      	ldr	r3, [pc, #164]	@ (8000964 <MX_TIM3_Init+0xe4>)
 80008be:	2200      	movs	r2, #0
 80008c0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 80008c2:	4b28      	ldr	r3, [pc, #160]	@ (8000964 <MX_TIM3_Init+0xe4>)
 80008c4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80008c8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008ca:	4b26      	ldr	r3, [pc, #152]	@ (8000964 <MX_TIM3_Init+0xe4>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008d0:	4b24      	ldr	r3, [pc, #144]	@ (8000964 <MX_TIM3_Init+0xe4>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80008d6:	4823      	ldr	r0, [pc, #140]	@ (8000964 <MX_TIM3_Init+0xe4>)
 80008d8:	f004 fc81 	bl	80051de <HAL_TIM_Base_Init>
 80008dc:	4603      	mov	r3, r0
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d001      	beq.n	80008e6 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80008e2:	f000 f941 	bl	8000b68 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80008e6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80008ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80008ec:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80008f0:	4619      	mov	r1, r3
 80008f2:	481c      	ldr	r0, [pc, #112]	@ (8000964 <MX_TIM3_Init+0xe4>)
 80008f4:	f004 ff96 	bl	8005824 <HAL_TIM_ConfigClockSource>
 80008f8:	4603      	mov	r3, r0
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d001      	beq.n	8000902 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80008fe:	f000 f933 	bl	8000b68 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000902:	4818      	ldr	r0, [pc, #96]	@ (8000964 <MX_TIM3_Init+0xe4>)
 8000904:	f004 fcba 	bl	800527c <HAL_TIM_PWM_Init>
 8000908:	4603      	mov	r3, r0
 800090a:	2b00      	cmp	r3, #0
 800090c:	d001      	beq.n	8000912 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800090e:	f000 f92b 	bl	8000b68 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000912:	2300      	movs	r3, #0
 8000914:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000916:	2300      	movs	r3, #0
 8000918:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800091a:	f107 0320 	add.w	r3, r7, #32
 800091e:	4619      	mov	r1, r3
 8000920:	4810      	ldr	r0, [pc, #64]	@ (8000964 <MX_TIM3_Init+0xe4>)
 8000922:	f005 fb95 	bl	8006050 <HAL_TIMEx_MasterConfigSynchronization>
 8000926:	4603      	mov	r3, r0
 8000928:	2b00      	cmp	r3, #0
 800092a:	d001      	beq.n	8000930 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 800092c:	f000 f91c 	bl	8000b68 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000930:	2360      	movs	r3, #96	@ 0x60
 8000932:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000934:	2300      	movs	r3, #0
 8000936:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000938:	2300      	movs	r3, #0
 800093a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800093c:	2300      	movs	r3, #0
 800093e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000940:	1d3b      	adds	r3, r7, #4
 8000942:	2204      	movs	r2, #4
 8000944:	4619      	mov	r1, r3
 8000946:	4807      	ldr	r0, [pc, #28]	@ (8000964 <MX_TIM3_Init+0xe4>)
 8000948:	f004 feaa 	bl	80056a0 <HAL_TIM_PWM_ConfigChannel>
 800094c:	4603      	mov	r3, r0
 800094e:	2b00      	cmp	r3, #0
 8000950:	d001      	beq.n	8000956 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8000952:	f000 f909 	bl	8000b68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000956:	4803      	ldr	r0, [pc, #12]	@ (8000964 <MX_TIM3_Init+0xe4>)
 8000958:	f000 fa80 	bl	8000e5c <HAL_TIM_MspPostInit>

}
 800095c:	bf00      	nop
 800095e:	3738      	adds	r7, #56	@ 0x38
 8000960:	46bd      	mov	sp, r7
 8000962:	bd80      	pop	{r7, pc}
 8000964:	200001d4 	.word	0x200001d4
 8000968:	40000400 	.word	0x40000400

0800096c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b08c      	sub	sp, #48	@ 0x30
 8000970:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000972:	f107 031c 	add.w	r3, r7, #28
 8000976:	2200      	movs	r2, #0
 8000978:	601a      	str	r2, [r3, #0]
 800097a:	605a      	str	r2, [r3, #4]
 800097c:	609a      	str	r2, [r3, #8]
 800097e:	60da      	str	r2, [r3, #12]
 8000980:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000982:	2300      	movs	r3, #0
 8000984:	61bb      	str	r3, [r7, #24]
 8000986:	4b72      	ldr	r3, [pc, #456]	@ (8000b50 <MX_GPIO_Init+0x1e4>)
 8000988:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800098a:	4a71      	ldr	r2, [pc, #452]	@ (8000b50 <MX_GPIO_Init+0x1e4>)
 800098c:	f043 0310 	orr.w	r3, r3, #16
 8000990:	6313      	str	r3, [r2, #48]	@ 0x30
 8000992:	4b6f      	ldr	r3, [pc, #444]	@ (8000b50 <MX_GPIO_Init+0x1e4>)
 8000994:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000996:	f003 0310 	and.w	r3, r3, #16
 800099a:	61bb      	str	r3, [r7, #24]
 800099c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800099e:	2300      	movs	r3, #0
 80009a0:	617b      	str	r3, [r7, #20]
 80009a2:	4b6b      	ldr	r3, [pc, #428]	@ (8000b50 <MX_GPIO_Init+0x1e4>)
 80009a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009a6:	4a6a      	ldr	r2, [pc, #424]	@ (8000b50 <MX_GPIO_Init+0x1e4>)
 80009a8:	f043 0304 	orr.w	r3, r3, #4
 80009ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80009ae:	4b68      	ldr	r3, [pc, #416]	@ (8000b50 <MX_GPIO_Init+0x1e4>)
 80009b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009b2:	f003 0304 	and.w	r3, r3, #4
 80009b6:	617b      	str	r3, [r7, #20]
 80009b8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80009ba:	2300      	movs	r3, #0
 80009bc:	613b      	str	r3, [r7, #16]
 80009be:	4b64      	ldr	r3, [pc, #400]	@ (8000b50 <MX_GPIO_Init+0x1e4>)
 80009c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009c2:	4a63      	ldr	r2, [pc, #396]	@ (8000b50 <MX_GPIO_Init+0x1e4>)
 80009c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80009c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80009ca:	4b61      	ldr	r3, [pc, #388]	@ (8000b50 <MX_GPIO_Init+0x1e4>)
 80009cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80009d2:	613b      	str	r3, [r7, #16]
 80009d4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009d6:	2300      	movs	r3, #0
 80009d8:	60fb      	str	r3, [r7, #12]
 80009da:	4b5d      	ldr	r3, [pc, #372]	@ (8000b50 <MX_GPIO_Init+0x1e4>)
 80009dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009de:	4a5c      	ldr	r2, [pc, #368]	@ (8000b50 <MX_GPIO_Init+0x1e4>)
 80009e0:	f043 0301 	orr.w	r3, r3, #1
 80009e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80009e6:	4b5a      	ldr	r3, [pc, #360]	@ (8000b50 <MX_GPIO_Init+0x1e4>)
 80009e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ea:	f003 0301 	and.w	r3, r3, #1
 80009ee:	60fb      	str	r3, [r7, #12]
 80009f0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009f2:	2300      	movs	r3, #0
 80009f4:	60bb      	str	r3, [r7, #8]
 80009f6:	4b56      	ldr	r3, [pc, #344]	@ (8000b50 <MX_GPIO_Init+0x1e4>)
 80009f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009fa:	4a55      	ldr	r2, [pc, #340]	@ (8000b50 <MX_GPIO_Init+0x1e4>)
 80009fc:	f043 0302 	orr.w	r3, r3, #2
 8000a00:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a02:	4b53      	ldr	r3, [pc, #332]	@ (8000b50 <MX_GPIO_Init+0x1e4>)
 8000a04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a06:	f003 0302 	and.w	r3, r3, #2
 8000a0a:	60bb      	str	r3, [r7, #8]
 8000a0c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a0e:	2300      	movs	r3, #0
 8000a10:	607b      	str	r3, [r7, #4]
 8000a12:	4b4f      	ldr	r3, [pc, #316]	@ (8000b50 <MX_GPIO_Init+0x1e4>)
 8000a14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a16:	4a4e      	ldr	r2, [pc, #312]	@ (8000b50 <MX_GPIO_Init+0x1e4>)
 8000a18:	f043 0308 	orr.w	r3, r3, #8
 8000a1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a1e:	4b4c      	ldr	r3, [pc, #304]	@ (8000b50 <MX_GPIO_Init+0x1e4>)
 8000a20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a22:	f003 0308 	and.w	r3, r3, #8
 8000a26:	607b      	str	r3, [r7, #4]
 8000a28:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	2108      	movs	r1, #8
 8000a2e:	4849      	ldr	r0, [pc, #292]	@ (8000b54 <MX_GPIO_Init+0x1e8>)
 8000a30:	f000 fe6e 	bl	8001710 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000a34:	2201      	movs	r2, #1
 8000a36:	2101      	movs	r1, #1
 8000a38:	4847      	ldr	r0, [pc, #284]	@ (8000b58 <MX_GPIO_Init+0x1ec>)
 8000a3a:	f000 fe69 	bl	8001710 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000a3e:	2200      	movs	r2, #0
 8000a40:	f24f 01d0 	movw	r1, #61648	@ 0xf0d0
 8000a44:	4845      	ldr	r0, [pc, #276]	@ (8000b5c <MX_GPIO_Init+0x1f0>)
 8000a46:	f000 fe63 	bl	8001710 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin|out2_Pin|out1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000a4a:	2308      	movs	r3, #8
 8000a4c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a4e:	2301      	movs	r3, #1
 8000a50:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a52:	2300      	movs	r3, #0
 8000a54:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a56:	2300      	movs	r3, #0
 8000a58:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000a5a:	f107 031c 	add.w	r3, r7, #28
 8000a5e:	4619      	mov	r1, r3
 8000a60:	483c      	ldr	r0, [pc, #240]	@ (8000b54 <MX_GPIO_Init+0x1e8>)
 8000a62:	f000 fcb9 	bl	80013d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000a66:	2301      	movs	r3, #1
 8000a68:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a6a:	2301      	movs	r3, #1
 8000a6c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a72:	2300      	movs	r3, #0
 8000a74:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000a76:	f107 031c 	add.w	r3, r7, #28
 8000a7a:	4619      	mov	r1, r3
 8000a7c:	4836      	ldr	r0, [pc, #216]	@ (8000b58 <MX_GPIO_Init+0x1ec>)
 8000a7e:	f000 fcab 	bl	80013d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000a82:	2308      	movs	r3, #8
 8000a84:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a86:	2302      	movs	r3, #2
 8000a88:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a8e:	2300      	movs	r3, #0
 8000a90:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000a92:	2305      	movs	r3, #5
 8000a94:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000a96:	f107 031c 	add.w	r3, r7, #28
 8000a9a:	4619      	mov	r1, r3
 8000a9c:	482e      	ldr	r0, [pc, #184]	@ (8000b58 <MX_GPIO_Init+0x1ec>)
 8000a9e:	f000 fc9b 	bl	80013d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000aa2:	2301      	movs	r3, #1
 8000aa4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000aa6:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000aaa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aac:	2300      	movs	r3, #0
 8000aae:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000ab0:	f107 031c 	add.w	r3, r7, #28
 8000ab4:	4619      	mov	r1, r3
 8000ab6:	482a      	ldr	r0, [pc, #168]	@ (8000b60 <MX_GPIO_Init+0x1f4>)
 8000ab8:	f000 fc8e 	bl	80013d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000abc:	2304      	movs	r3, #4
 8000abe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000ac8:	f107 031c 	add.w	r3, r7, #28
 8000acc:	4619      	mov	r1, r3
 8000ace:	4825      	ldr	r0, [pc, #148]	@ (8000b64 <MX_GPIO_Init+0x1f8>)
 8000ad0:	f000 fc82 	bl	80013d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000ad4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000ad8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ada:	2302      	movs	r3, #2
 8000adc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ade:	2300      	movs	r3, #0
 8000ae0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000ae6:	2305      	movs	r3, #5
 8000ae8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000aea:	f107 031c 	add.w	r3, r7, #28
 8000aee:	4619      	mov	r1, r3
 8000af0:	481c      	ldr	r0, [pc, #112]	@ (8000b64 <MX_GPIO_Init+0x1f8>)
 8000af2:	f000 fc71 	bl	80013d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin out2_Pin out1_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000af6:	f24f 03d0 	movw	r3, #61648	@ 0xf0d0
 8000afa:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin|out2_Pin|out1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000afc:	2301      	movs	r3, #1
 8000afe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b00:	2300      	movs	r3, #0
 8000b02:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b04:	2300      	movs	r3, #0
 8000b06:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b08:	f107 031c 	add.w	r3, r7, #28
 8000b0c:	4619      	mov	r1, r3
 8000b0e:	4813      	ldr	r0, [pc, #76]	@ (8000b5c <MX_GPIO_Init+0x1f0>)
 8000b10:	f000 fc62 	bl	80013d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000b14:	2320      	movs	r3, #32
 8000b16:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000b20:	f107 031c 	add.w	r3, r7, #28
 8000b24:	4619      	mov	r1, r3
 8000b26:	480d      	ldr	r0, [pc, #52]	@ (8000b5c <MX_GPIO_Init+0x1f0>)
 8000b28:	f000 fc56 	bl	80013d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000b2c:	2302      	movs	r3, #2
 8000b2e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000b30:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000b34:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b36:	2300      	movs	r3, #0
 8000b38:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000b3a:	f107 031c 	add.w	r3, r7, #28
 8000b3e:	4619      	mov	r1, r3
 8000b40:	4804      	ldr	r0, [pc, #16]	@ (8000b54 <MX_GPIO_Init+0x1e8>)
 8000b42:	f000 fc49 	bl	80013d8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000b46:	bf00      	nop
 8000b48:	3730      	adds	r7, #48	@ 0x30
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	bd80      	pop	{r7, pc}
 8000b4e:	bf00      	nop
 8000b50:	40023800 	.word	0x40023800
 8000b54:	40021000 	.word	0x40021000
 8000b58:	40020800 	.word	0x40020800
 8000b5c:	40020c00 	.word	0x40020c00
 8000b60:	40020000 	.word	0x40020000
 8000b64:	40020400 	.word	0x40020400

08000b68 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b6c:	b672      	cpsid	i
}
 8000b6e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b70:	bf00      	nop
 8000b72:	e7fd      	b.n	8000b70 <Error_Handler+0x8>

08000b74 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b082      	sub	sp, #8
 8000b78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	607b      	str	r3, [r7, #4]
 8000b7e:	4b10      	ldr	r3, [pc, #64]	@ (8000bc0 <HAL_MspInit+0x4c>)
 8000b80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b82:	4a0f      	ldr	r2, [pc, #60]	@ (8000bc0 <HAL_MspInit+0x4c>)
 8000b84:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b88:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b8a:	4b0d      	ldr	r3, [pc, #52]	@ (8000bc0 <HAL_MspInit+0x4c>)
 8000b8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b8e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b92:	607b      	str	r3, [r7, #4]
 8000b94:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b96:	2300      	movs	r3, #0
 8000b98:	603b      	str	r3, [r7, #0]
 8000b9a:	4b09      	ldr	r3, [pc, #36]	@ (8000bc0 <HAL_MspInit+0x4c>)
 8000b9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b9e:	4a08      	ldr	r2, [pc, #32]	@ (8000bc0 <HAL_MspInit+0x4c>)
 8000ba0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ba4:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ba6:	4b06      	ldr	r3, [pc, #24]	@ (8000bc0 <HAL_MspInit+0x4c>)
 8000ba8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000baa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000bae:	603b      	str	r3, [r7, #0]
 8000bb0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000bb2:	2007      	movs	r0, #7
 8000bb4:	f000 fbce 	bl	8001354 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bb8:	bf00      	nop
 8000bba:	3708      	adds	r7, #8
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	bd80      	pop	{r7, pc}
 8000bc0:	40023800 	.word	0x40023800

08000bc4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b08a      	sub	sp, #40	@ 0x28
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bcc:	f107 0314 	add.w	r3, r7, #20
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	601a      	str	r2, [r3, #0]
 8000bd4:	605a      	str	r2, [r3, #4]
 8000bd6:	609a      	str	r2, [r3, #8]
 8000bd8:	60da      	str	r2, [r3, #12]
 8000bda:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	4a19      	ldr	r2, [pc, #100]	@ (8000c48 <HAL_I2C_MspInit+0x84>)
 8000be2:	4293      	cmp	r3, r2
 8000be4:	d12c      	bne.n	8000c40 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000be6:	2300      	movs	r3, #0
 8000be8:	613b      	str	r3, [r7, #16]
 8000bea:	4b18      	ldr	r3, [pc, #96]	@ (8000c4c <HAL_I2C_MspInit+0x88>)
 8000bec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bee:	4a17      	ldr	r2, [pc, #92]	@ (8000c4c <HAL_I2C_MspInit+0x88>)
 8000bf0:	f043 0302 	orr.w	r3, r3, #2
 8000bf4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bf6:	4b15      	ldr	r3, [pc, #84]	@ (8000c4c <HAL_I2C_MspInit+0x88>)
 8000bf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bfa:	f003 0302 	and.w	r3, r3, #2
 8000bfe:	613b      	str	r3, [r7, #16]
 8000c00:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000c02:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8000c06:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c08:	2312      	movs	r3, #18
 8000c0a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c0c:	2301      	movs	r3, #1
 8000c0e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c10:	2300      	movs	r3, #0
 8000c12:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000c14:	2304      	movs	r3, #4
 8000c16:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c18:	f107 0314 	add.w	r3, r7, #20
 8000c1c:	4619      	mov	r1, r3
 8000c1e:	480c      	ldr	r0, [pc, #48]	@ (8000c50 <HAL_I2C_MspInit+0x8c>)
 8000c20:	f000 fbda 	bl	80013d8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000c24:	2300      	movs	r3, #0
 8000c26:	60fb      	str	r3, [r7, #12]
 8000c28:	4b08      	ldr	r3, [pc, #32]	@ (8000c4c <HAL_I2C_MspInit+0x88>)
 8000c2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c2c:	4a07      	ldr	r2, [pc, #28]	@ (8000c4c <HAL_I2C_MspInit+0x88>)
 8000c2e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000c32:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c34:	4b05      	ldr	r3, [pc, #20]	@ (8000c4c <HAL_I2C_MspInit+0x88>)
 8000c36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c38:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000c3c:	60fb      	str	r3, [r7, #12]
 8000c3e:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000c40:	bf00      	nop
 8000c42:	3728      	adds	r7, #40	@ 0x28
 8000c44:	46bd      	mov	sp, r7
 8000c46:	bd80      	pop	{r7, pc}
 8000c48:	40005400 	.word	0x40005400
 8000c4c:	40023800 	.word	0x40023800
 8000c50:	40020400 	.word	0x40020400

08000c54 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b08e      	sub	sp, #56	@ 0x38
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c5c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c60:	2200      	movs	r2, #0
 8000c62:	601a      	str	r2, [r3, #0]
 8000c64:	605a      	str	r2, [r3, #4]
 8000c66:	609a      	str	r2, [r3, #8]
 8000c68:	60da      	str	r2, [r3, #12]
 8000c6a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000c6c:	f107 0314 	add.w	r3, r7, #20
 8000c70:	2200      	movs	r2, #0
 8000c72:	601a      	str	r2, [r3, #0]
 8000c74:	605a      	str	r2, [r3, #4]
 8000c76:	609a      	str	r2, [r3, #8]
 8000c78:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	4a31      	ldr	r2, [pc, #196]	@ (8000d44 <HAL_I2S_MspInit+0xf0>)
 8000c80:	4293      	cmp	r3, r2
 8000c82:	d15a      	bne.n	8000d3a <HAL_I2S_MspInit+0xe6>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000c84:	2301      	movs	r3, #1
 8000c86:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000c88:	23c0      	movs	r3, #192	@ 0xc0
 8000c8a:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000c8c:	2302      	movs	r3, #2
 8000c8e:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000c90:	f107 0314 	add.w	r3, r7, #20
 8000c94:	4618      	mov	r0, r3
 8000c96:	f004 f8d7 	bl	8004e48 <HAL_RCCEx_PeriphCLKConfig>
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d001      	beq.n	8000ca4 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8000ca0:	f7ff ff62 	bl	8000b68 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	613b      	str	r3, [r7, #16]
 8000ca8:	4b27      	ldr	r3, [pc, #156]	@ (8000d48 <HAL_I2S_MspInit+0xf4>)
 8000caa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cac:	4a26      	ldr	r2, [pc, #152]	@ (8000d48 <HAL_I2S_MspInit+0xf4>)
 8000cae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000cb2:	6413      	str	r3, [r2, #64]	@ 0x40
 8000cb4:	4b24      	ldr	r3, [pc, #144]	@ (8000d48 <HAL_I2S_MspInit+0xf4>)
 8000cb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cb8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000cbc:	613b      	str	r3, [r7, #16]
 8000cbe:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	60fb      	str	r3, [r7, #12]
 8000cc4:	4b20      	ldr	r3, [pc, #128]	@ (8000d48 <HAL_I2S_MspInit+0xf4>)
 8000cc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cc8:	4a1f      	ldr	r2, [pc, #124]	@ (8000d48 <HAL_I2S_MspInit+0xf4>)
 8000cca:	f043 0301 	orr.w	r3, r3, #1
 8000cce:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cd0:	4b1d      	ldr	r3, [pc, #116]	@ (8000d48 <HAL_I2S_MspInit+0xf4>)
 8000cd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cd4:	f003 0301 	and.w	r3, r3, #1
 8000cd8:	60fb      	str	r3, [r7, #12]
 8000cda:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cdc:	2300      	movs	r3, #0
 8000cde:	60bb      	str	r3, [r7, #8]
 8000ce0:	4b19      	ldr	r3, [pc, #100]	@ (8000d48 <HAL_I2S_MspInit+0xf4>)
 8000ce2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ce4:	4a18      	ldr	r2, [pc, #96]	@ (8000d48 <HAL_I2S_MspInit+0xf4>)
 8000ce6:	f043 0304 	orr.w	r3, r3, #4
 8000cea:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cec:	4b16      	ldr	r3, [pc, #88]	@ (8000d48 <HAL_I2S_MspInit+0xf4>)
 8000cee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cf0:	f003 0304 	and.w	r3, r3, #4
 8000cf4:	60bb      	str	r3, [r7, #8]
 8000cf6:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000cf8:	2310      	movs	r3, #16
 8000cfa:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cfc:	2302      	movs	r3, #2
 8000cfe:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d00:	2300      	movs	r3, #0
 8000d02:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d04:	2300      	movs	r3, #0
 8000d06:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000d08:	2306      	movs	r3, #6
 8000d0a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000d0c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d10:	4619      	mov	r1, r3
 8000d12:	480e      	ldr	r0, [pc, #56]	@ (8000d4c <HAL_I2S_MspInit+0xf8>)
 8000d14:	f000 fb60 	bl	80013d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000d18:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8000d1c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d1e:	2302      	movs	r3, #2
 8000d20:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d22:	2300      	movs	r3, #0
 8000d24:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d26:	2300      	movs	r3, #0
 8000d28:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000d2a:	2306      	movs	r3, #6
 8000d2c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d2e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d32:	4619      	mov	r1, r3
 8000d34:	4806      	ldr	r0, [pc, #24]	@ (8000d50 <HAL_I2S_MspInit+0xfc>)
 8000d36:	f000 fb4f 	bl	80013d8 <HAL_GPIO_Init>

  /* USER CODE END SPI3_MspInit 1 */

  }

}
 8000d3a:	bf00      	nop
 8000d3c:	3738      	adds	r7, #56	@ 0x38
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	bd80      	pop	{r7, pc}
 8000d42:	bf00      	nop
 8000d44:	40003c00 	.word	0x40003c00
 8000d48:	40023800 	.word	0x40023800
 8000d4c:	40020000 	.word	0x40020000
 8000d50:	40020800 	.word	0x40020800

08000d54 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b08a      	sub	sp, #40	@ 0x28
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d5c:	f107 0314 	add.w	r3, r7, #20
 8000d60:	2200      	movs	r2, #0
 8000d62:	601a      	str	r2, [r3, #0]
 8000d64:	605a      	str	r2, [r3, #4]
 8000d66:	609a      	str	r2, [r3, #8]
 8000d68:	60da      	str	r2, [r3, #12]
 8000d6a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	4a19      	ldr	r2, [pc, #100]	@ (8000dd8 <HAL_SPI_MspInit+0x84>)
 8000d72:	4293      	cmp	r3, r2
 8000d74:	d12b      	bne.n	8000dce <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000d76:	2300      	movs	r3, #0
 8000d78:	613b      	str	r3, [r7, #16]
 8000d7a:	4b18      	ldr	r3, [pc, #96]	@ (8000ddc <HAL_SPI_MspInit+0x88>)
 8000d7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d7e:	4a17      	ldr	r2, [pc, #92]	@ (8000ddc <HAL_SPI_MspInit+0x88>)
 8000d80:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000d84:	6453      	str	r3, [r2, #68]	@ 0x44
 8000d86:	4b15      	ldr	r3, [pc, #84]	@ (8000ddc <HAL_SPI_MspInit+0x88>)
 8000d88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d8a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000d8e:	613b      	str	r3, [r7, #16]
 8000d90:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d92:	2300      	movs	r3, #0
 8000d94:	60fb      	str	r3, [r7, #12]
 8000d96:	4b11      	ldr	r3, [pc, #68]	@ (8000ddc <HAL_SPI_MspInit+0x88>)
 8000d98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d9a:	4a10      	ldr	r2, [pc, #64]	@ (8000ddc <HAL_SPI_MspInit+0x88>)
 8000d9c:	f043 0301 	orr.w	r3, r3, #1
 8000da0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000da2:	4b0e      	ldr	r3, [pc, #56]	@ (8000ddc <HAL_SPI_MspInit+0x88>)
 8000da4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000da6:	f003 0301 	and.w	r3, r3, #1
 8000daa:	60fb      	str	r3, [r7, #12]
 8000dac:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000dae:	23e0      	movs	r3, #224	@ 0xe0
 8000db0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000db2:	2302      	movs	r3, #2
 8000db4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db6:	2300      	movs	r3, #0
 8000db8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000dbe:	2305      	movs	r3, #5
 8000dc0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dc2:	f107 0314 	add.w	r3, r7, #20
 8000dc6:	4619      	mov	r1, r3
 8000dc8:	4805      	ldr	r0, [pc, #20]	@ (8000de0 <HAL_SPI_MspInit+0x8c>)
 8000dca:	f000 fb05 	bl	80013d8 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000dce:	bf00      	nop
 8000dd0:	3728      	adds	r7, #40	@ 0x28
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	bd80      	pop	{r7, pc}
 8000dd6:	bf00      	nop
 8000dd8:	40013000 	.word	0x40013000
 8000ddc:	40023800 	.word	0x40023800
 8000de0:	40020000 	.word	0x40020000

08000de4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b084      	sub	sp, #16
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000df4:	d116      	bne.n	8000e24 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000df6:	2300      	movs	r3, #0
 8000df8:	60fb      	str	r3, [r7, #12]
 8000dfa:	4b16      	ldr	r3, [pc, #88]	@ (8000e54 <HAL_TIM_Base_MspInit+0x70>)
 8000dfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dfe:	4a15      	ldr	r2, [pc, #84]	@ (8000e54 <HAL_TIM_Base_MspInit+0x70>)
 8000e00:	f043 0301 	orr.w	r3, r3, #1
 8000e04:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e06:	4b13      	ldr	r3, [pc, #76]	@ (8000e54 <HAL_TIM_Base_MspInit+0x70>)
 8000e08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e0a:	f003 0301 	and.w	r3, r3, #1
 8000e0e:	60fb      	str	r3, [r7, #12]
 8000e10:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000e12:	2200      	movs	r2, #0
 8000e14:	2100      	movs	r1, #0
 8000e16:	201c      	movs	r0, #28
 8000e18:	f000 faa7 	bl	800136a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000e1c:	201c      	movs	r0, #28
 8000e1e:	f000 fac0 	bl	80013a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000e22:	e012      	b.n	8000e4a <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM3)
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	4a0b      	ldr	r2, [pc, #44]	@ (8000e58 <HAL_TIM_Base_MspInit+0x74>)
 8000e2a:	4293      	cmp	r3, r2
 8000e2c:	d10d      	bne.n	8000e4a <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000e2e:	2300      	movs	r3, #0
 8000e30:	60bb      	str	r3, [r7, #8]
 8000e32:	4b08      	ldr	r3, [pc, #32]	@ (8000e54 <HAL_TIM_Base_MspInit+0x70>)
 8000e34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e36:	4a07      	ldr	r2, [pc, #28]	@ (8000e54 <HAL_TIM_Base_MspInit+0x70>)
 8000e38:	f043 0302 	orr.w	r3, r3, #2
 8000e3c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e3e:	4b05      	ldr	r3, [pc, #20]	@ (8000e54 <HAL_TIM_Base_MspInit+0x70>)
 8000e40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e42:	f003 0302 	and.w	r3, r3, #2
 8000e46:	60bb      	str	r3, [r7, #8]
 8000e48:	68bb      	ldr	r3, [r7, #8]
}
 8000e4a:	bf00      	nop
 8000e4c:	3710      	adds	r7, #16
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bd80      	pop	{r7, pc}
 8000e52:	bf00      	nop
 8000e54:	40023800 	.word	0x40023800
 8000e58:	40000400 	.word	0x40000400

08000e5c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b08a      	sub	sp, #40	@ 0x28
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e64:	f107 0314 	add.w	r3, r7, #20
 8000e68:	2200      	movs	r2, #0
 8000e6a:	601a      	str	r2, [r3, #0]
 8000e6c:	605a      	str	r2, [r3, #4]
 8000e6e:	609a      	str	r2, [r3, #8]
 8000e70:	60da      	str	r2, [r3, #12]
 8000e72:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000e7c:	d11e      	bne.n	8000ebc <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e7e:	2300      	movs	r3, #0
 8000e80:	613b      	str	r3, [r7, #16]
 8000e82:	4b22      	ldr	r3, [pc, #136]	@ (8000f0c <HAL_TIM_MspPostInit+0xb0>)
 8000e84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e86:	4a21      	ldr	r2, [pc, #132]	@ (8000f0c <HAL_TIM_MspPostInit+0xb0>)
 8000e88:	f043 0301 	orr.w	r3, r3, #1
 8000e8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e8e:	4b1f      	ldr	r3, [pc, #124]	@ (8000f0c <HAL_TIM_MspPostInit+0xb0>)
 8000e90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e92:	f003 0301 	and.w	r3, r3, #1
 8000e96:	613b      	str	r3, [r7, #16]
 8000e98:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000e9a:	2302      	movs	r3, #2
 8000e9c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e9e:	2302      	movs	r3, #2
 8000ea0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000eaa:	2301      	movs	r3, #1
 8000eac:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eae:	f107 0314 	add.w	r3, r7, #20
 8000eb2:	4619      	mov	r1, r3
 8000eb4:	4816      	ldr	r0, [pc, #88]	@ (8000f10 <HAL_TIM_MspPostInit+0xb4>)
 8000eb6:	f000 fa8f 	bl	80013d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000eba:	e022      	b.n	8000f02 <HAL_TIM_MspPostInit+0xa6>
  else if(htim->Instance==TIM3)
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	4a14      	ldr	r2, [pc, #80]	@ (8000f14 <HAL_TIM_MspPostInit+0xb8>)
 8000ec2:	4293      	cmp	r3, r2
 8000ec4:	d11d      	bne.n	8000f02 <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	60fb      	str	r3, [r7, #12]
 8000eca:	4b10      	ldr	r3, [pc, #64]	@ (8000f0c <HAL_TIM_MspPostInit+0xb0>)
 8000ecc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ece:	4a0f      	ldr	r2, [pc, #60]	@ (8000f0c <HAL_TIM_MspPostInit+0xb0>)
 8000ed0:	f043 0302 	orr.w	r3, r3, #2
 8000ed4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ed6:	4b0d      	ldr	r3, [pc, #52]	@ (8000f0c <HAL_TIM_MspPostInit+0xb0>)
 8000ed8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eda:	f003 0302 	and.w	r3, r3, #2
 8000ede:	60fb      	str	r3, [r7, #12]
 8000ee0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = pwmsignal_Pin;
 8000ee2:	2320      	movs	r3, #32
 8000ee4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ee6:	2302      	movs	r3, #2
 8000ee8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eea:	2300      	movs	r3, #0
 8000eec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000ef2:	2302      	movs	r3, #2
 8000ef4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(pwmsignal_GPIO_Port, &GPIO_InitStruct);
 8000ef6:	f107 0314 	add.w	r3, r7, #20
 8000efa:	4619      	mov	r1, r3
 8000efc:	4806      	ldr	r0, [pc, #24]	@ (8000f18 <HAL_TIM_MspPostInit+0xbc>)
 8000efe:	f000 fa6b 	bl	80013d8 <HAL_GPIO_Init>
}
 8000f02:	bf00      	nop
 8000f04:	3728      	adds	r7, #40	@ 0x28
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bd80      	pop	{r7, pc}
 8000f0a:	bf00      	nop
 8000f0c:	40023800 	.word	0x40023800
 8000f10:	40020000 	.word	0x40020000
 8000f14:	40000400 	.word	0x40000400
 8000f18:	40020400 	.word	0x40020400

08000f1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f20:	bf00      	nop
 8000f22:	e7fd      	b.n	8000f20 <NMI_Handler+0x4>

08000f24 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f24:	b480      	push	{r7}
 8000f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f28:	bf00      	nop
 8000f2a:	e7fd      	b.n	8000f28 <HardFault_Handler+0x4>

08000f2c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f30:	bf00      	nop
 8000f32:	e7fd      	b.n	8000f30 <MemManage_Handler+0x4>

08000f34 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f34:	b480      	push	{r7}
 8000f36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f38:	bf00      	nop
 8000f3a:	e7fd      	b.n	8000f38 <BusFault_Handler+0x4>

08000f3c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f40:	bf00      	nop
 8000f42:	e7fd      	b.n	8000f40 <UsageFault_Handler+0x4>

08000f44 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f44:	b480      	push	{r7}
 8000f46:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f48:	bf00      	nop
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f50:	4770      	bx	lr

08000f52 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f52:	b480      	push	{r7}
 8000f54:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f56:	bf00      	nop
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5e:	4770      	bx	lr

08000f60 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f60:	b480      	push	{r7}
 8000f62:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f64:	bf00      	nop
 8000f66:	46bd      	mov	sp, r7
 8000f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6c:	4770      	bx	lr

08000f6e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f6e:	b580      	push	{r7, lr}
 8000f70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f72:	f000 f8db 	bl	800112c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f76:	bf00      	nop
 8000f78:	bd80      	pop	{r7, pc}
	...

08000f7c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000f80:	4802      	ldr	r0, [pc, #8]	@ (8000f8c <TIM2_IRQHandler+0x10>)
 8000f82:	f004 fa9d 	bl	80054c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000f86:	bf00      	nop
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop
 8000f8c:	2000018c 	.word	0x2000018c

08000f90 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000f94:	4802      	ldr	r0, [pc, #8]	@ (8000fa0 <OTG_FS_IRQHandler+0x10>)
 8000f96:	f000 feb5 	bl	8001d04 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000f9a:	bf00      	nop
 8000f9c:	bd80      	pop	{r7, pc}
 8000f9e:	bf00      	nop
 8000fa0:	20000600 	.word	0x20000600

08000fa4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b086      	sub	sp, #24
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000fac:	4a14      	ldr	r2, [pc, #80]	@ (8001000 <_sbrk+0x5c>)
 8000fae:	4b15      	ldr	r3, [pc, #84]	@ (8001004 <_sbrk+0x60>)
 8000fb0:	1ad3      	subs	r3, r2, r3
 8000fb2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000fb4:	697b      	ldr	r3, [r7, #20]
 8000fb6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000fb8:	4b13      	ldr	r3, [pc, #76]	@ (8001008 <_sbrk+0x64>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d102      	bne.n	8000fc6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000fc0:	4b11      	ldr	r3, [pc, #68]	@ (8001008 <_sbrk+0x64>)
 8000fc2:	4a12      	ldr	r2, [pc, #72]	@ (800100c <_sbrk+0x68>)
 8000fc4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000fc6:	4b10      	ldr	r3, [pc, #64]	@ (8001008 <_sbrk+0x64>)
 8000fc8:	681a      	ldr	r2, [r3, #0]
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	4413      	add	r3, r2
 8000fce:	693a      	ldr	r2, [r7, #16]
 8000fd0:	429a      	cmp	r2, r3
 8000fd2:	d207      	bcs.n	8000fe4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000fd4:	f008 fe9a 	bl	8009d0c <__errno>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	220c      	movs	r2, #12
 8000fdc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000fde:	f04f 33ff 	mov.w	r3, #4294967295
 8000fe2:	e009      	b.n	8000ff8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000fe4:	4b08      	ldr	r3, [pc, #32]	@ (8001008 <_sbrk+0x64>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000fea:	4b07      	ldr	r3, [pc, #28]	@ (8001008 <_sbrk+0x64>)
 8000fec:	681a      	ldr	r2, [r3, #0]
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	4413      	add	r3, r2
 8000ff2:	4a05      	ldr	r2, [pc, #20]	@ (8001008 <_sbrk+0x64>)
 8000ff4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ff6:	68fb      	ldr	r3, [r7, #12]
}
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	3718      	adds	r7, #24
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bd80      	pop	{r7, pc}
 8001000:	20020000 	.word	0x20020000
 8001004:	00000400 	.word	0x00000400
 8001008:	2000021c 	.word	0x2000021c
 800100c:	20000b28 	.word	0x20000b28

08001010 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001010:	b480      	push	{r7}
 8001012:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001014:	4b06      	ldr	r3, [pc, #24]	@ (8001030 <SystemInit+0x20>)
 8001016:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800101a:	4a05      	ldr	r2, [pc, #20]	@ (8001030 <SystemInit+0x20>)
 800101c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001020:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001024:	bf00      	nop
 8001026:	46bd      	mov	sp, r7
 8001028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop
 8001030:	e000ed00 	.word	0xe000ed00

08001034 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001034:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800106c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001038:	f7ff ffea 	bl	8001010 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800103c:	480c      	ldr	r0, [pc, #48]	@ (8001070 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800103e:	490d      	ldr	r1, [pc, #52]	@ (8001074 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001040:	4a0d      	ldr	r2, [pc, #52]	@ (8001078 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001042:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001044:	e002      	b.n	800104c <LoopCopyDataInit>

08001046 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001046:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001048:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800104a:	3304      	adds	r3, #4

0800104c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800104c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800104e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001050:	d3f9      	bcc.n	8001046 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001052:	4a0a      	ldr	r2, [pc, #40]	@ (800107c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001054:	4c0a      	ldr	r4, [pc, #40]	@ (8001080 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001056:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001058:	e001      	b.n	800105e <LoopFillZerobss>

0800105a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800105a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800105c:	3204      	adds	r2, #4

0800105e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800105e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001060:	d3fb      	bcc.n	800105a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001062:	f008 fe59 	bl	8009d18 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001066:	f7ff fa27 	bl	80004b8 <main>
  bx  lr    
 800106a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800106c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001070:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001074:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8001078:	08009e3c 	.word	0x08009e3c
  ldr r2, =_sbss
 800107c:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8001080:	20000b28 	.word	0x20000b28

08001084 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001084:	e7fe      	b.n	8001084 <ADC_IRQHandler>
	...

08001088 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800108c:	4b0e      	ldr	r3, [pc, #56]	@ (80010c8 <HAL_Init+0x40>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	4a0d      	ldr	r2, [pc, #52]	@ (80010c8 <HAL_Init+0x40>)
 8001092:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001096:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001098:	4b0b      	ldr	r3, [pc, #44]	@ (80010c8 <HAL_Init+0x40>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	4a0a      	ldr	r2, [pc, #40]	@ (80010c8 <HAL_Init+0x40>)
 800109e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80010a2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010a4:	4b08      	ldr	r3, [pc, #32]	@ (80010c8 <HAL_Init+0x40>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	4a07      	ldr	r2, [pc, #28]	@ (80010c8 <HAL_Init+0x40>)
 80010aa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80010ae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010b0:	2003      	movs	r0, #3
 80010b2:	f000 f94f 	bl	8001354 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80010b6:	2000      	movs	r0, #0
 80010b8:	f000 f808 	bl	80010cc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80010bc:	f7ff fd5a 	bl	8000b74 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010c0:	2300      	movs	r3, #0
}
 80010c2:	4618      	mov	r0, r3
 80010c4:	bd80      	pop	{r7, pc}
 80010c6:	bf00      	nop
 80010c8:	40023c00 	.word	0x40023c00

080010cc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b082      	sub	sp, #8
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80010d4:	4b12      	ldr	r3, [pc, #72]	@ (8001120 <HAL_InitTick+0x54>)
 80010d6:	681a      	ldr	r2, [r3, #0]
 80010d8:	4b12      	ldr	r3, [pc, #72]	@ (8001124 <HAL_InitTick+0x58>)
 80010da:	781b      	ldrb	r3, [r3, #0]
 80010dc:	4619      	mov	r1, r3
 80010de:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80010e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80010ea:	4618      	mov	r0, r3
 80010ec:	f000 f967 	bl	80013be <HAL_SYSTICK_Config>
 80010f0:	4603      	mov	r3, r0
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d001      	beq.n	80010fa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80010f6:	2301      	movs	r3, #1
 80010f8:	e00e      	b.n	8001118 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	2b0f      	cmp	r3, #15
 80010fe:	d80a      	bhi.n	8001116 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001100:	2200      	movs	r2, #0
 8001102:	6879      	ldr	r1, [r7, #4]
 8001104:	f04f 30ff 	mov.w	r0, #4294967295
 8001108:	f000 f92f 	bl	800136a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800110c:	4a06      	ldr	r2, [pc, #24]	@ (8001128 <HAL_InitTick+0x5c>)
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001112:	2300      	movs	r3, #0
 8001114:	e000      	b.n	8001118 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001116:	2301      	movs	r3, #1
}
 8001118:	4618      	mov	r0, r3
 800111a:	3708      	adds	r7, #8
 800111c:	46bd      	mov	sp, r7
 800111e:	bd80      	pop	{r7, pc}
 8001120:	20000000 	.word	0x20000000
 8001124:	20000008 	.word	0x20000008
 8001128:	20000004 	.word	0x20000004

0800112c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800112c:	b480      	push	{r7}
 800112e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001130:	4b06      	ldr	r3, [pc, #24]	@ (800114c <HAL_IncTick+0x20>)
 8001132:	781b      	ldrb	r3, [r3, #0]
 8001134:	461a      	mov	r2, r3
 8001136:	4b06      	ldr	r3, [pc, #24]	@ (8001150 <HAL_IncTick+0x24>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	4413      	add	r3, r2
 800113c:	4a04      	ldr	r2, [pc, #16]	@ (8001150 <HAL_IncTick+0x24>)
 800113e:	6013      	str	r3, [r2, #0]
}
 8001140:	bf00      	nop
 8001142:	46bd      	mov	sp, r7
 8001144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001148:	4770      	bx	lr
 800114a:	bf00      	nop
 800114c:	20000008 	.word	0x20000008
 8001150:	20000220 	.word	0x20000220

08001154 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001154:	b480      	push	{r7}
 8001156:	af00      	add	r7, sp, #0
  return uwTick;
 8001158:	4b03      	ldr	r3, [pc, #12]	@ (8001168 <HAL_GetTick+0x14>)
 800115a:	681b      	ldr	r3, [r3, #0]
}
 800115c:	4618      	mov	r0, r3
 800115e:	46bd      	mov	sp, r7
 8001160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001164:	4770      	bx	lr
 8001166:	bf00      	nop
 8001168:	20000220 	.word	0x20000220

0800116c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b084      	sub	sp, #16
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001174:	f7ff ffee 	bl	8001154 <HAL_GetTick>
 8001178:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001184:	d005      	beq.n	8001192 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001186:	4b0a      	ldr	r3, [pc, #40]	@ (80011b0 <HAL_Delay+0x44>)
 8001188:	781b      	ldrb	r3, [r3, #0]
 800118a:	461a      	mov	r2, r3
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	4413      	add	r3, r2
 8001190:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001192:	bf00      	nop
 8001194:	f7ff ffde 	bl	8001154 <HAL_GetTick>
 8001198:	4602      	mov	r2, r0
 800119a:	68bb      	ldr	r3, [r7, #8]
 800119c:	1ad3      	subs	r3, r2, r3
 800119e:	68fa      	ldr	r2, [r7, #12]
 80011a0:	429a      	cmp	r2, r3
 80011a2:	d8f7      	bhi.n	8001194 <HAL_Delay+0x28>
  {
  }
}
 80011a4:	bf00      	nop
 80011a6:	bf00      	nop
 80011a8:	3710      	adds	r7, #16
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	20000008 	.word	0x20000008

080011b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011b4:	b480      	push	{r7}
 80011b6:	b085      	sub	sp, #20
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	f003 0307 	and.w	r3, r3, #7
 80011c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011c4:	4b0c      	ldr	r3, [pc, #48]	@ (80011f8 <__NVIC_SetPriorityGrouping+0x44>)
 80011c6:	68db      	ldr	r3, [r3, #12]
 80011c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011ca:	68ba      	ldr	r2, [r7, #8]
 80011cc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80011d0:	4013      	ands	r3, r2
 80011d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011d8:	68bb      	ldr	r3, [r7, #8]
 80011da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80011dc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80011e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80011e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011e6:	4a04      	ldr	r2, [pc, #16]	@ (80011f8 <__NVIC_SetPriorityGrouping+0x44>)
 80011e8:	68bb      	ldr	r3, [r7, #8]
 80011ea:	60d3      	str	r3, [r2, #12]
}
 80011ec:	bf00      	nop
 80011ee:	3714      	adds	r7, #20
 80011f0:	46bd      	mov	sp, r7
 80011f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f6:	4770      	bx	lr
 80011f8:	e000ed00 	.word	0xe000ed00

080011fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011fc:	b480      	push	{r7}
 80011fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001200:	4b04      	ldr	r3, [pc, #16]	@ (8001214 <__NVIC_GetPriorityGrouping+0x18>)
 8001202:	68db      	ldr	r3, [r3, #12]
 8001204:	0a1b      	lsrs	r3, r3, #8
 8001206:	f003 0307 	and.w	r3, r3, #7
}
 800120a:	4618      	mov	r0, r3
 800120c:	46bd      	mov	sp, r7
 800120e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001212:	4770      	bx	lr
 8001214:	e000ed00 	.word	0xe000ed00

08001218 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001218:	b480      	push	{r7}
 800121a:	b083      	sub	sp, #12
 800121c:	af00      	add	r7, sp, #0
 800121e:	4603      	mov	r3, r0
 8001220:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001222:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001226:	2b00      	cmp	r3, #0
 8001228:	db0b      	blt.n	8001242 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800122a:	79fb      	ldrb	r3, [r7, #7]
 800122c:	f003 021f 	and.w	r2, r3, #31
 8001230:	4907      	ldr	r1, [pc, #28]	@ (8001250 <__NVIC_EnableIRQ+0x38>)
 8001232:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001236:	095b      	lsrs	r3, r3, #5
 8001238:	2001      	movs	r0, #1
 800123a:	fa00 f202 	lsl.w	r2, r0, r2
 800123e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001242:	bf00      	nop
 8001244:	370c      	adds	r7, #12
 8001246:	46bd      	mov	sp, r7
 8001248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124c:	4770      	bx	lr
 800124e:	bf00      	nop
 8001250:	e000e100 	.word	0xe000e100

08001254 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001254:	b480      	push	{r7}
 8001256:	b083      	sub	sp, #12
 8001258:	af00      	add	r7, sp, #0
 800125a:	4603      	mov	r3, r0
 800125c:	6039      	str	r1, [r7, #0]
 800125e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001260:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001264:	2b00      	cmp	r3, #0
 8001266:	db0a      	blt.n	800127e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001268:	683b      	ldr	r3, [r7, #0]
 800126a:	b2da      	uxtb	r2, r3
 800126c:	490c      	ldr	r1, [pc, #48]	@ (80012a0 <__NVIC_SetPriority+0x4c>)
 800126e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001272:	0112      	lsls	r2, r2, #4
 8001274:	b2d2      	uxtb	r2, r2
 8001276:	440b      	add	r3, r1
 8001278:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800127c:	e00a      	b.n	8001294 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800127e:	683b      	ldr	r3, [r7, #0]
 8001280:	b2da      	uxtb	r2, r3
 8001282:	4908      	ldr	r1, [pc, #32]	@ (80012a4 <__NVIC_SetPriority+0x50>)
 8001284:	79fb      	ldrb	r3, [r7, #7]
 8001286:	f003 030f 	and.w	r3, r3, #15
 800128a:	3b04      	subs	r3, #4
 800128c:	0112      	lsls	r2, r2, #4
 800128e:	b2d2      	uxtb	r2, r2
 8001290:	440b      	add	r3, r1
 8001292:	761a      	strb	r2, [r3, #24]
}
 8001294:	bf00      	nop
 8001296:	370c      	adds	r7, #12
 8001298:	46bd      	mov	sp, r7
 800129a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129e:	4770      	bx	lr
 80012a0:	e000e100 	.word	0xe000e100
 80012a4:	e000ed00 	.word	0xe000ed00

080012a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012a8:	b480      	push	{r7}
 80012aa:	b089      	sub	sp, #36	@ 0x24
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	60f8      	str	r0, [r7, #12]
 80012b0:	60b9      	str	r1, [r7, #8]
 80012b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	f003 0307 	and.w	r3, r3, #7
 80012ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80012bc:	69fb      	ldr	r3, [r7, #28]
 80012be:	f1c3 0307 	rsb	r3, r3, #7
 80012c2:	2b04      	cmp	r3, #4
 80012c4:	bf28      	it	cs
 80012c6:	2304      	movcs	r3, #4
 80012c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012ca:	69fb      	ldr	r3, [r7, #28]
 80012cc:	3304      	adds	r3, #4
 80012ce:	2b06      	cmp	r3, #6
 80012d0:	d902      	bls.n	80012d8 <NVIC_EncodePriority+0x30>
 80012d2:	69fb      	ldr	r3, [r7, #28]
 80012d4:	3b03      	subs	r3, #3
 80012d6:	e000      	b.n	80012da <NVIC_EncodePriority+0x32>
 80012d8:	2300      	movs	r3, #0
 80012da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012dc:	f04f 32ff 	mov.w	r2, #4294967295
 80012e0:	69bb      	ldr	r3, [r7, #24]
 80012e2:	fa02 f303 	lsl.w	r3, r2, r3
 80012e6:	43da      	mvns	r2, r3
 80012e8:	68bb      	ldr	r3, [r7, #8]
 80012ea:	401a      	ands	r2, r3
 80012ec:	697b      	ldr	r3, [r7, #20]
 80012ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012f0:	f04f 31ff 	mov.w	r1, #4294967295
 80012f4:	697b      	ldr	r3, [r7, #20]
 80012f6:	fa01 f303 	lsl.w	r3, r1, r3
 80012fa:	43d9      	mvns	r1, r3
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001300:	4313      	orrs	r3, r2
         );
}
 8001302:	4618      	mov	r0, r3
 8001304:	3724      	adds	r7, #36	@ 0x24
 8001306:	46bd      	mov	sp, r7
 8001308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130c:	4770      	bx	lr
	...

08001310 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b082      	sub	sp, #8
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	3b01      	subs	r3, #1
 800131c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001320:	d301      	bcc.n	8001326 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001322:	2301      	movs	r3, #1
 8001324:	e00f      	b.n	8001346 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001326:	4a0a      	ldr	r2, [pc, #40]	@ (8001350 <SysTick_Config+0x40>)
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	3b01      	subs	r3, #1
 800132c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800132e:	210f      	movs	r1, #15
 8001330:	f04f 30ff 	mov.w	r0, #4294967295
 8001334:	f7ff ff8e 	bl	8001254 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001338:	4b05      	ldr	r3, [pc, #20]	@ (8001350 <SysTick_Config+0x40>)
 800133a:	2200      	movs	r2, #0
 800133c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800133e:	4b04      	ldr	r3, [pc, #16]	@ (8001350 <SysTick_Config+0x40>)
 8001340:	2207      	movs	r2, #7
 8001342:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001344:	2300      	movs	r3, #0
}
 8001346:	4618      	mov	r0, r3
 8001348:	3708      	adds	r7, #8
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}
 800134e:	bf00      	nop
 8001350:	e000e010 	.word	0xe000e010

08001354 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b082      	sub	sp, #8
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800135c:	6878      	ldr	r0, [r7, #4]
 800135e:	f7ff ff29 	bl	80011b4 <__NVIC_SetPriorityGrouping>
}
 8001362:	bf00      	nop
 8001364:	3708      	adds	r7, #8
 8001366:	46bd      	mov	sp, r7
 8001368:	bd80      	pop	{r7, pc}

0800136a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800136a:	b580      	push	{r7, lr}
 800136c:	b086      	sub	sp, #24
 800136e:	af00      	add	r7, sp, #0
 8001370:	4603      	mov	r3, r0
 8001372:	60b9      	str	r1, [r7, #8]
 8001374:	607a      	str	r2, [r7, #4]
 8001376:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001378:	2300      	movs	r3, #0
 800137a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800137c:	f7ff ff3e 	bl	80011fc <__NVIC_GetPriorityGrouping>
 8001380:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001382:	687a      	ldr	r2, [r7, #4]
 8001384:	68b9      	ldr	r1, [r7, #8]
 8001386:	6978      	ldr	r0, [r7, #20]
 8001388:	f7ff ff8e 	bl	80012a8 <NVIC_EncodePriority>
 800138c:	4602      	mov	r2, r0
 800138e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001392:	4611      	mov	r1, r2
 8001394:	4618      	mov	r0, r3
 8001396:	f7ff ff5d 	bl	8001254 <__NVIC_SetPriority>
}
 800139a:	bf00      	nop
 800139c:	3718      	adds	r7, #24
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}

080013a2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013a2:	b580      	push	{r7, lr}
 80013a4:	b082      	sub	sp, #8
 80013a6:	af00      	add	r7, sp, #0
 80013a8:	4603      	mov	r3, r0
 80013aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80013ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013b0:	4618      	mov	r0, r3
 80013b2:	f7ff ff31 	bl	8001218 <__NVIC_EnableIRQ>
}
 80013b6:	bf00      	nop
 80013b8:	3708      	adds	r7, #8
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bd80      	pop	{r7, pc}

080013be <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80013be:	b580      	push	{r7, lr}
 80013c0:	b082      	sub	sp, #8
 80013c2:	af00      	add	r7, sp, #0
 80013c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80013c6:	6878      	ldr	r0, [r7, #4]
 80013c8:	f7ff ffa2 	bl	8001310 <SysTick_Config>
 80013cc:	4603      	mov	r3, r0
}
 80013ce:	4618      	mov	r0, r3
 80013d0:	3708      	adds	r7, #8
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}
	...

080013d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80013d8:	b480      	push	{r7}
 80013da:	b089      	sub	sp, #36	@ 0x24
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
 80013e0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80013e2:	2300      	movs	r3, #0
 80013e4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80013e6:	2300      	movs	r3, #0
 80013e8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80013ea:	2300      	movs	r3, #0
 80013ec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80013ee:	2300      	movs	r3, #0
 80013f0:	61fb      	str	r3, [r7, #28]
 80013f2:	e16b      	b.n	80016cc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80013f4:	2201      	movs	r2, #1
 80013f6:	69fb      	ldr	r3, [r7, #28]
 80013f8:	fa02 f303 	lsl.w	r3, r2, r3
 80013fc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80013fe:	683b      	ldr	r3, [r7, #0]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	697a      	ldr	r2, [r7, #20]
 8001404:	4013      	ands	r3, r2
 8001406:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001408:	693a      	ldr	r2, [r7, #16]
 800140a:	697b      	ldr	r3, [r7, #20]
 800140c:	429a      	cmp	r2, r3
 800140e:	f040 815a 	bne.w	80016c6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001412:	683b      	ldr	r3, [r7, #0]
 8001414:	685b      	ldr	r3, [r3, #4]
 8001416:	f003 0303 	and.w	r3, r3, #3
 800141a:	2b01      	cmp	r3, #1
 800141c:	d005      	beq.n	800142a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800141e:	683b      	ldr	r3, [r7, #0]
 8001420:	685b      	ldr	r3, [r3, #4]
 8001422:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001426:	2b02      	cmp	r3, #2
 8001428:	d130      	bne.n	800148c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	689b      	ldr	r3, [r3, #8]
 800142e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001430:	69fb      	ldr	r3, [r7, #28]
 8001432:	005b      	lsls	r3, r3, #1
 8001434:	2203      	movs	r2, #3
 8001436:	fa02 f303 	lsl.w	r3, r2, r3
 800143a:	43db      	mvns	r3, r3
 800143c:	69ba      	ldr	r2, [r7, #24]
 800143e:	4013      	ands	r3, r2
 8001440:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001442:	683b      	ldr	r3, [r7, #0]
 8001444:	68da      	ldr	r2, [r3, #12]
 8001446:	69fb      	ldr	r3, [r7, #28]
 8001448:	005b      	lsls	r3, r3, #1
 800144a:	fa02 f303 	lsl.w	r3, r2, r3
 800144e:	69ba      	ldr	r2, [r7, #24]
 8001450:	4313      	orrs	r3, r2
 8001452:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	69ba      	ldr	r2, [r7, #24]
 8001458:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	685b      	ldr	r3, [r3, #4]
 800145e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001460:	2201      	movs	r2, #1
 8001462:	69fb      	ldr	r3, [r7, #28]
 8001464:	fa02 f303 	lsl.w	r3, r2, r3
 8001468:	43db      	mvns	r3, r3
 800146a:	69ba      	ldr	r2, [r7, #24]
 800146c:	4013      	ands	r3, r2
 800146e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	685b      	ldr	r3, [r3, #4]
 8001474:	091b      	lsrs	r3, r3, #4
 8001476:	f003 0201 	and.w	r2, r3, #1
 800147a:	69fb      	ldr	r3, [r7, #28]
 800147c:	fa02 f303 	lsl.w	r3, r2, r3
 8001480:	69ba      	ldr	r2, [r7, #24]
 8001482:	4313      	orrs	r3, r2
 8001484:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	69ba      	ldr	r2, [r7, #24]
 800148a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	685b      	ldr	r3, [r3, #4]
 8001490:	f003 0303 	and.w	r3, r3, #3
 8001494:	2b03      	cmp	r3, #3
 8001496:	d017      	beq.n	80014c8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	68db      	ldr	r3, [r3, #12]
 800149c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800149e:	69fb      	ldr	r3, [r7, #28]
 80014a0:	005b      	lsls	r3, r3, #1
 80014a2:	2203      	movs	r2, #3
 80014a4:	fa02 f303 	lsl.w	r3, r2, r3
 80014a8:	43db      	mvns	r3, r3
 80014aa:	69ba      	ldr	r2, [r7, #24]
 80014ac:	4013      	ands	r3, r2
 80014ae:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80014b0:	683b      	ldr	r3, [r7, #0]
 80014b2:	689a      	ldr	r2, [r3, #8]
 80014b4:	69fb      	ldr	r3, [r7, #28]
 80014b6:	005b      	lsls	r3, r3, #1
 80014b8:	fa02 f303 	lsl.w	r3, r2, r3
 80014bc:	69ba      	ldr	r2, [r7, #24]
 80014be:	4313      	orrs	r3, r2
 80014c0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	69ba      	ldr	r2, [r7, #24]
 80014c6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80014c8:	683b      	ldr	r3, [r7, #0]
 80014ca:	685b      	ldr	r3, [r3, #4]
 80014cc:	f003 0303 	and.w	r3, r3, #3
 80014d0:	2b02      	cmp	r3, #2
 80014d2:	d123      	bne.n	800151c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80014d4:	69fb      	ldr	r3, [r7, #28]
 80014d6:	08da      	lsrs	r2, r3, #3
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	3208      	adds	r2, #8
 80014dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80014e2:	69fb      	ldr	r3, [r7, #28]
 80014e4:	f003 0307 	and.w	r3, r3, #7
 80014e8:	009b      	lsls	r3, r3, #2
 80014ea:	220f      	movs	r2, #15
 80014ec:	fa02 f303 	lsl.w	r3, r2, r3
 80014f0:	43db      	mvns	r3, r3
 80014f2:	69ba      	ldr	r2, [r7, #24]
 80014f4:	4013      	ands	r3, r2
 80014f6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	691a      	ldr	r2, [r3, #16]
 80014fc:	69fb      	ldr	r3, [r7, #28]
 80014fe:	f003 0307 	and.w	r3, r3, #7
 8001502:	009b      	lsls	r3, r3, #2
 8001504:	fa02 f303 	lsl.w	r3, r2, r3
 8001508:	69ba      	ldr	r2, [r7, #24]
 800150a:	4313      	orrs	r3, r2
 800150c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800150e:	69fb      	ldr	r3, [r7, #28]
 8001510:	08da      	lsrs	r2, r3, #3
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	3208      	adds	r2, #8
 8001516:	69b9      	ldr	r1, [r7, #24]
 8001518:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001522:	69fb      	ldr	r3, [r7, #28]
 8001524:	005b      	lsls	r3, r3, #1
 8001526:	2203      	movs	r2, #3
 8001528:	fa02 f303 	lsl.w	r3, r2, r3
 800152c:	43db      	mvns	r3, r3
 800152e:	69ba      	ldr	r2, [r7, #24]
 8001530:	4013      	ands	r3, r2
 8001532:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001534:	683b      	ldr	r3, [r7, #0]
 8001536:	685b      	ldr	r3, [r3, #4]
 8001538:	f003 0203 	and.w	r2, r3, #3
 800153c:	69fb      	ldr	r3, [r7, #28]
 800153e:	005b      	lsls	r3, r3, #1
 8001540:	fa02 f303 	lsl.w	r3, r2, r3
 8001544:	69ba      	ldr	r2, [r7, #24]
 8001546:	4313      	orrs	r3, r2
 8001548:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	69ba      	ldr	r2, [r7, #24]
 800154e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	685b      	ldr	r3, [r3, #4]
 8001554:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001558:	2b00      	cmp	r3, #0
 800155a:	f000 80b4 	beq.w	80016c6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800155e:	2300      	movs	r3, #0
 8001560:	60fb      	str	r3, [r7, #12]
 8001562:	4b60      	ldr	r3, [pc, #384]	@ (80016e4 <HAL_GPIO_Init+0x30c>)
 8001564:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001566:	4a5f      	ldr	r2, [pc, #380]	@ (80016e4 <HAL_GPIO_Init+0x30c>)
 8001568:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800156c:	6453      	str	r3, [r2, #68]	@ 0x44
 800156e:	4b5d      	ldr	r3, [pc, #372]	@ (80016e4 <HAL_GPIO_Init+0x30c>)
 8001570:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001572:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001576:	60fb      	str	r3, [r7, #12]
 8001578:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800157a:	4a5b      	ldr	r2, [pc, #364]	@ (80016e8 <HAL_GPIO_Init+0x310>)
 800157c:	69fb      	ldr	r3, [r7, #28]
 800157e:	089b      	lsrs	r3, r3, #2
 8001580:	3302      	adds	r3, #2
 8001582:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001586:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001588:	69fb      	ldr	r3, [r7, #28]
 800158a:	f003 0303 	and.w	r3, r3, #3
 800158e:	009b      	lsls	r3, r3, #2
 8001590:	220f      	movs	r2, #15
 8001592:	fa02 f303 	lsl.w	r3, r2, r3
 8001596:	43db      	mvns	r3, r3
 8001598:	69ba      	ldr	r2, [r7, #24]
 800159a:	4013      	ands	r3, r2
 800159c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	4a52      	ldr	r2, [pc, #328]	@ (80016ec <HAL_GPIO_Init+0x314>)
 80015a2:	4293      	cmp	r3, r2
 80015a4:	d02b      	beq.n	80015fe <HAL_GPIO_Init+0x226>
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	4a51      	ldr	r2, [pc, #324]	@ (80016f0 <HAL_GPIO_Init+0x318>)
 80015aa:	4293      	cmp	r3, r2
 80015ac:	d025      	beq.n	80015fa <HAL_GPIO_Init+0x222>
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	4a50      	ldr	r2, [pc, #320]	@ (80016f4 <HAL_GPIO_Init+0x31c>)
 80015b2:	4293      	cmp	r3, r2
 80015b4:	d01f      	beq.n	80015f6 <HAL_GPIO_Init+0x21e>
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	4a4f      	ldr	r2, [pc, #316]	@ (80016f8 <HAL_GPIO_Init+0x320>)
 80015ba:	4293      	cmp	r3, r2
 80015bc:	d019      	beq.n	80015f2 <HAL_GPIO_Init+0x21a>
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	4a4e      	ldr	r2, [pc, #312]	@ (80016fc <HAL_GPIO_Init+0x324>)
 80015c2:	4293      	cmp	r3, r2
 80015c4:	d013      	beq.n	80015ee <HAL_GPIO_Init+0x216>
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	4a4d      	ldr	r2, [pc, #308]	@ (8001700 <HAL_GPIO_Init+0x328>)
 80015ca:	4293      	cmp	r3, r2
 80015cc:	d00d      	beq.n	80015ea <HAL_GPIO_Init+0x212>
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	4a4c      	ldr	r2, [pc, #304]	@ (8001704 <HAL_GPIO_Init+0x32c>)
 80015d2:	4293      	cmp	r3, r2
 80015d4:	d007      	beq.n	80015e6 <HAL_GPIO_Init+0x20e>
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	4a4b      	ldr	r2, [pc, #300]	@ (8001708 <HAL_GPIO_Init+0x330>)
 80015da:	4293      	cmp	r3, r2
 80015dc:	d101      	bne.n	80015e2 <HAL_GPIO_Init+0x20a>
 80015de:	2307      	movs	r3, #7
 80015e0:	e00e      	b.n	8001600 <HAL_GPIO_Init+0x228>
 80015e2:	2308      	movs	r3, #8
 80015e4:	e00c      	b.n	8001600 <HAL_GPIO_Init+0x228>
 80015e6:	2306      	movs	r3, #6
 80015e8:	e00a      	b.n	8001600 <HAL_GPIO_Init+0x228>
 80015ea:	2305      	movs	r3, #5
 80015ec:	e008      	b.n	8001600 <HAL_GPIO_Init+0x228>
 80015ee:	2304      	movs	r3, #4
 80015f0:	e006      	b.n	8001600 <HAL_GPIO_Init+0x228>
 80015f2:	2303      	movs	r3, #3
 80015f4:	e004      	b.n	8001600 <HAL_GPIO_Init+0x228>
 80015f6:	2302      	movs	r3, #2
 80015f8:	e002      	b.n	8001600 <HAL_GPIO_Init+0x228>
 80015fa:	2301      	movs	r3, #1
 80015fc:	e000      	b.n	8001600 <HAL_GPIO_Init+0x228>
 80015fe:	2300      	movs	r3, #0
 8001600:	69fa      	ldr	r2, [r7, #28]
 8001602:	f002 0203 	and.w	r2, r2, #3
 8001606:	0092      	lsls	r2, r2, #2
 8001608:	4093      	lsls	r3, r2
 800160a:	69ba      	ldr	r2, [r7, #24]
 800160c:	4313      	orrs	r3, r2
 800160e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001610:	4935      	ldr	r1, [pc, #212]	@ (80016e8 <HAL_GPIO_Init+0x310>)
 8001612:	69fb      	ldr	r3, [r7, #28]
 8001614:	089b      	lsrs	r3, r3, #2
 8001616:	3302      	adds	r3, #2
 8001618:	69ba      	ldr	r2, [r7, #24]
 800161a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800161e:	4b3b      	ldr	r3, [pc, #236]	@ (800170c <HAL_GPIO_Init+0x334>)
 8001620:	689b      	ldr	r3, [r3, #8]
 8001622:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001624:	693b      	ldr	r3, [r7, #16]
 8001626:	43db      	mvns	r3, r3
 8001628:	69ba      	ldr	r2, [r7, #24]
 800162a:	4013      	ands	r3, r2
 800162c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800162e:	683b      	ldr	r3, [r7, #0]
 8001630:	685b      	ldr	r3, [r3, #4]
 8001632:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001636:	2b00      	cmp	r3, #0
 8001638:	d003      	beq.n	8001642 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800163a:	69ba      	ldr	r2, [r7, #24]
 800163c:	693b      	ldr	r3, [r7, #16]
 800163e:	4313      	orrs	r3, r2
 8001640:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001642:	4a32      	ldr	r2, [pc, #200]	@ (800170c <HAL_GPIO_Init+0x334>)
 8001644:	69bb      	ldr	r3, [r7, #24]
 8001646:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001648:	4b30      	ldr	r3, [pc, #192]	@ (800170c <HAL_GPIO_Init+0x334>)
 800164a:	68db      	ldr	r3, [r3, #12]
 800164c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800164e:	693b      	ldr	r3, [r7, #16]
 8001650:	43db      	mvns	r3, r3
 8001652:	69ba      	ldr	r2, [r7, #24]
 8001654:	4013      	ands	r3, r2
 8001656:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001658:	683b      	ldr	r3, [r7, #0]
 800165a:	685b      	ldr	r3, [r3, #4]
 800165c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001660:	2b00      	cmp	r3, #0
 8001662:	d003      	beq.n	800166c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001664:	69ba      	ldr	r2, [r7, #24]
 8001666:	693b      	ldr	r3, [r7, #16]
 8001668:	4313      	orrs	r3, r2
 800166a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800166c:	4a27      	ldr	r2, [pc, #156]	@ (800170c <HAL_GPIO_Init+0x334>)
 800166e:	69bb      	ldr	r3, [r7, #24]
 8001670:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001672:	4b26      	ldr	r3, [pc, #152]	@ (800170c <HAL_GPIO_Init+0x334>)
 8001674:	685b      	ldr	r3, [r3, #4]
 8001676:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001678:	693b      	ldr	r3, [r7, #16]
 800167a:	43db      	mvns	r3, r3
 800167c:	69ba      	ldr	r2, [r7, #24]
 800167e:	4013      	ands	r3, r2
 8001680:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	685b      	ldr	r3, [r3, #4]
 8001686:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800168a:	2b00      	cmp	r3, #0
 800168c:	d003      	beq.n	8001696 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800168e:	69ba      	ldr	r2, [r7, #24]
 8001690:	693b      	ldr	r3, [r7, #16]
 8001692:	4313      	orrs	r3, r2
 8001694:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001696:	4a1d      	ldr	r2, [pc, #116]	@ (800170c <HAL_GPIO_Init+0x334>)
 8001698:	69bb      	ldr	r3, [r7, #24]
 800169a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800169c:	4b1b      	ldr	r3, [pc, #108]	@ (800170c <HAL_GPIO_Init+0x334>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016a2:	693b      	ldr	r3, [r7, #16]
 80016a4:	43db      	mvns	r3, r3
 80016a6:	69ba      	ldr	r2, [r7, #24]
 80016a8:	4013      	ands	r3, r2
 80016aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80016ac:	683b      	ldr	r3, [r7, #0]
 80016ae:	685b      	ldr	r3, [r3, #4]
 80016b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d003      	beq.n	80016c0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80016b8:	69ba      	ldr	r2, [r7, #24]
 80016ba:	693b      	ldr	r3, [r7, #16]
 80016bc:	4313      	orrs	r3, r2
 80016be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80016c0:	4a12      	ldr	r2, [pc, #72]	@ (800170c <HAL_GPIO_Init+0x334>)
 80016c2:	69bb      	ldr	r3, [r7, #24]
 80016c4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80016c6:	69fb      	ldr	r3, [r7, #28]
 80016c8:	3301      	adds	r3, #1
 80016ca:	61fb      	str	r3, [r7, #28]
 80016cc:	69fb      	ldr	r3, [r7, #28]
 80016ce:	2b0f      	cmp	r3, #15
 80016d0:	f67f ae90 	bls.w	80013f4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80016d4:	bf00      	nop
 80016d6:	bf00      	nop
 80016d8:	3724      	adds	r7, #36	@ 0x24
 80016da:	46bd      	mov	sp, r7
 80016dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e0:	4770      	bx	lr
 80016e2:	bf00      	nop
 80016e4:	40023800 	.word	0x40023800
 80016e8:	40013800 	.word	0x40013800
 80016ec:	40020000 	.word	0x40020000
 80016f0:	40020400 	.word	0x40020400
 80016f4:	40020800 	.word	0x40020800
 80016f8:	40020c00 	.word	0x40020c00
 80016fc:	40021000 	.word	0x40021000
 8001700:	40021400 	.word	0x40021400
 8001704:	40021800 	.word	0x40021800
 8001708:	40021c00 	.word	0x40021c00
 800170c:	40013c00 	.word	0x40013c00

08001710 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001710:	b480      	push	{r7}
 8001712:	b083      	sub	sp, #12
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
 8001718:	460b      	mov	r3, r1
 800171a:	807b      	strh	r3, [r7, #2]
 800171c:	4613      	mov	r3, r2
 800171e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001720:	787b      	ldrb	r3, [r7, #1]
 8001722:	2b00      	cmp	r3, #0
 8001724:	d003      	beq.n	800172e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001726:	887a      	ldrh	r2, [r7, #2]
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800172c:	e003      	b.n	8001736 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800172e:	887b      	ldrh	r3, [r7, #2]
 8001730:	041a      	lsls	r2, r3, #16
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	619a      	str	r2, [r3, #24]
}
 8001736:	bf00      	nop
 8001738:	370c      	adds	r7, #12
 800173a:	46bd      	mov	sp, r7
 800173c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001740:	4770      	bx	lr

08001742 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8001742:	b580      	push	{r7, lr}
 8001744:	b086      	sub	sp, #24
 8001746:	af02      	add	r7, sp, #8
 8001748:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	2b00      	cmp	r3, #0
 800174e:	d101      	bne.n	8001754 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8001750:	2301      	movs	r3, #1
 8001752:	e059      	b.n	8001808 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8001760:	b2db      	uxtb	r3, r3
 8001762:	2b00      	cmp	r3, #0
 8001764:	d106      	bne.n	8001774 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	2200      	movs	r2, #0
 800176a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 800176e:	6878      	ldr	r0, [r7, #4]
 8001770:	f007 ff4a 	bl	8009608 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	2203      	movs	r2, #3
 8001778:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001782:	d102      	bne.n	800178a <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	2200      	movs	r2, #0
 8001788:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	4618      	mov	r0, r3
 8001790:	f004 fd63 	bl	800625a <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	6818      	ldr	r0, [r3, #0]
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	7c1a      	ldrb	r2, [r3, #16]
 800179c:	f88d 2000 	strb.w	r2, [sp]
 80017a0:	3304      	adds	r3, #4
 80017a2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80017a4:	f004 fce4 	bl	8006170 <USB_CoreInit>
 80017a8:	4603      	mov	r3, r0
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d005      	beq.n	80017ba <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	2202      	movs	r2, #2
 80017b2:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80017b6:	2301      	movs	r3, #1
 80017b8:	e026      	b.n	8001808 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	2101      	movs	r1, #1
 80017c0:	4618      	mov	r0, r3
 80017c2:	f004 fd5b 	bl	800627c <USB_SetCurrentMode>
 80017c6:	4603      	mov	r3, r0
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d005      	beq.n	80017d8 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	2202      	movs	r2, #2
 80017d0:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80017d4:	2301      	movs	r3, #1
 80017d6:	e017      	b.n	8001808 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	6818      	ldr	r0, [r3, #0]
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	7c1a      	ldrb	r2, [r3, #16]
 80017e0:	f88d 2000 	strb.w	r2, [sp]
 80017e4:	3304      	adds	r3, #4
 80017e6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80017e8:	f004 fefe 	bl	80065e8 <USB_HostInit>
 80017ec:	4603      	mov	r3, r0
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d005      	beq.n	80017fe <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	2202      	movs	r2, #2
 80017f6:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80017fa:	2301      	movs	r3, #1
 80017fc:	e004      	b.n	8001808 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	2201      	movs	r2, #1
 8001802:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 8001806:	2300      	movs	r3, #0
}
 8001808:	4618      	mov	r0, r3
 800180a:	3710      	adds	r7, #16
 800180c:	46bd      	mov	sp, r7
 800180e:	bd80      	pop	{r7, pc}

08001810 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8001810:	b590      	push	{r4, r7, lr}
 8001812:	b08b      	sub	sp, #44	@ 0x2c
 8001814:	af04      	add	r7, sp, #16
 8001816:	6078      	str	r0, [r7, #4]
 8001818:	4608      	mov	r0, r1
 800181a:	4611      	mov	r1, r2
 800181c:	461a      	mov	r2, r3
 800181e:	4603      	mov	r3, r0
 8001820:	70fb      	strb	r3, [r7, #3]
 8001822:	460b      	mov	r3, r1
 8001824:	70bb      	strb	r3, [r7, #2]
 8001826:	4613      	mov	r3, r2
 8001828:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 800182a:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800182c:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001834:	2b01      	cmp	r3, #1
 8001836:	d101      	bne.n	800183c <HAL_HCD_HC_Init+0x2c>
 8001838:	2302      	movs	r3, #2
 800183a:	e09d      	b.n	8001978 <HAL_HCD_HC_Init+0x168>
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	2201      	movs	r2, #1
 8001840:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8001844:	78fa      	ldrb	r2, [r7, #3]
 8001846:	6879      	ldr	r1, [r7, #4]
 8001848:	4613      	mov	r3, r2
 800184a:	011b      	lsls	r3, r3, #4
 800184c:	1a9b      	subs	r3, r3, r2
 800184e:	009b      	lsls	r3, r3, #2
 8001850:	440b      	add	r3, r1
 8001852:	3319      	adds	r3, #25
 8001854:	2200      	movs	r2, #0
 8001856:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8001858:	78fa      	ldrb	r2, [r7, #3]
 800185a:	6879      	ldr	r1, [r7, #4]
 800185c:	4613      	mov	r3, r2
 800185e:	011b      	lsls	r3, r3, #4
 8001860:	1a9b      	subs	r3, r3, r2
 8001862:	009b      	lsls	r3, r3, #2
 8001864:	440b      	add	r3, r1
 8001866:	3314      	adds	r3, #20
 8001868:	787a      	ldrb	r2, [r7, #1]
 800186a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800186c:	78fa      	ldrb	r2, [r7, #3]
 800186e:	6879      	ldr	r1, [r7, #4]
 8001870:	4613      	mov	r3, r2
 8001872:	011b      	lsls	r3, r3, #4
 8001874:	1a9b      	subs	r3, r3, r2
 8001876:	009b      	lsls	r3, r3, #2
 8001878:	440b      	add	r3, r1
 800187a:	3315      	adds	r3, #21
 800187c:	78fa      	ldrb	r2, [r7, #3]
 800187e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8001880:	78fa      	ldrb	r2, [r7, #3]
 8001882:	6879      	ldr	r1, [r7, #4]
 8001884:	4613      	mov	r3, r2
 8001886:	011b      	lsls	r3, r3, #4
 8001888:	1a9b      	subs	r3, r3, r2
 800188a:	009b      	lsls	r3, r3, #2
 800188c:	440b      	add	r3, r1
 800188e:	3326      	adds	r3, #38	@ 0x26
 8001890:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8001894:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8001896:	78fa      	ldrb	r2, [r7, #3]
 8001898:	78bb      	ldrb	r3, [r7, #2]
 800189a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800189e:	b2d8      	uxtb	r0, r3
 80018a0:	6879      	ldr	r1, [r7, #4]
 80018a2:	4613      	mov	r3, r2
 80018a4:	011b      	lsls	r3, r3, #4
 80018a6:	1a9b      	subs	r3, r3, r2
 80018a8:	009b      	lsls	r3, r3, #2
 80018aa:	440b      	add	r3, r1
 80018ac:	3316      	adds	r3, #22
 80018ae:	4602      	mov	r2, r0
 80018b0:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 80018b2:	78fb      	ldrb	r3, [r7, #3]
 80018b4:	4619      	mov	r1, r3
 80018b6:	6878      	ldr	r0, [r7, #4]
 80018b8:	f000 fbc8 	bl	800204c <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 80018bc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	da0a      	bge.n	80018da <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 80018c4:	78fa      	ldrb	r2, [r7, #3]
 80018c6:	6879      	ldr	r1, [r7, #4]
 80018c8:	4613      	mov	r3, r2
 80018ca:	011b      	lsls	r3, r3, #4
 80018cc:	1a9b      	subs	r3, r3, r2
 80018ce:	009b      	lsls	r3, r3, #2
 80018d0:	440b      	add	r3, r1
 80018d2:	3317      	adds	r3, #23
 80018d4:	2201      	movs	r2, #1
 80018d6:	701a      	strb	r2, [r3, #0]
 80018d8:	e009      	b.n	80018ee <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 80018da:	78fa      	ldrb	r2, [r7, #3]
 80018dc:	6879      	ldr	r1, [r7, #4]
 80018de:	4613      	mov	r3, r2
 80018e0:	011b      	lsls	r3, r3, #4
 80018e2:	1a9b      	subs	r3, r3, r2
 80018e4:	009b      	lsls	r3, r3, #2
 80018e6:	440b      	add	r3, r1
 80018e8:	3317      	adds	r3, #23
 80018ea:	2200      	movs	r2, #0
 80018ec:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	4618      	mov	r0, r3
 80018f4:	f004 ffdc 	bl	80068b0 <USB_GetHostSpeed>
 80018f8:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 80018fa:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80018fe:	2b01      	cmp	r3, #1
 8001900:	d10b      	bne.n	800191a <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8001902:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001906:	2b01      	cmp	r3, #1
 8001908:	d107      	bne.n	800191a <HAL_HCD_HC_Init+0x10a>
 800190a:	693b      	ldr	r3, [r7, #16]
 800190c:	2b00      	cmp	r3, #0
 800190e:	d104      	bne.n	800191a <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8001910:	697b      	ldr	r3, [r7, #20]
 8001912:	2bbc      	cmp	r3, #188	@ 0xbc
 8001914:	d901      	bls.n	800191a <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 8001916:	23bc      	movs	r3, #188	@ 0xbc
 8001918:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 800191a:	78fa      	ldrb	r2, [r7, #3]
 800191c:	6879      	ldr	r1, [r7, #4]
 800191e:	4613      	mov	r3, r2
 8001920:	011b      	lsls	r3, r3, #4
 8001922:	1a9b      	subs	r3, r3, r2
 8001924:	009b      	lsls	r3, r3, #2
 8001926:	440b      	add	r3, r1
 8001928:	3318      	adds	r3, #24
 800192a:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 800192e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8001930:	78fa      	ldrb	r2, [r7, #3]
 8001932:	697b      	ldr	r3, [r7, #20]
 8001934:	b298      	uxth	r0, r3
 8001936:	6879      	ldr	r1, [r7, #4]
 8001938:	4613      	mov	r3, r2
 800193a:	011b      	lsls	r3, r3, #4
 800193c:	1a9b      	subs	r3, r3, r2
 800193e:	009b      	lsls	r3, r3, #2
 8001940:	440b      	add	r3, r1
 8001942:	3328      	adds	r3, #40	@ 0x28
 8001944:	4602      	mov	r2, r0
 8001946:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	6818      	ldr	r0, [r3, #0]
 800194c:	697b      	ldr	r3, [r7, #20]
 800194e:	b29b      	uxth	r3, r3
 8001950:	787c      	ldrb	r4, [r7, #1]
 8001952:	78ba      	ldrb	r2, [r7, #2]
 8001954:	78f9      	ldrb	r1, [r7, #3]
 8001956:	9302      	str	r3, [sp, #8]
 8001958:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800195c:	9301      	str	r3, [sp, #4]
 800195e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001962:	9300      	str	r3, [sp, #0]
 8001964:	4623      	mov	r3, r4
 8001966:	f004 ffcb 	bl	8006900 <USB_HC_Init>
 800196a:	4603      	mov	r3, r0
 800196c:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	2200      	movs	r2, #0
 8001972:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8001976:	7bfb      	ldrb	r3, [r7, #15]
}
 8001978:	4618      	mov	r0, r3
 800197a:	371c      	adds	r7, #28
 800197c:	46bd      	mov	sp, r7
 800197e:	bd90      	pop	{r4, r7, pc}

08001980 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b084      	sub	sp, #16
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
 8001988:	460b      	mov	r3, r1
 800198a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 800198c:	2300      	movs	r3, #0
 800198e:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001996:	2b01      	cmp	r3, #1
 8001998:	d101      	bne.n	800199e <HAL_HCD_HC_Halt+0x1e>
 800199a:	2302      	movs	r3, #2
 800199c:	e00f      	b.n	80019be <HAL_HCD_HC_Halt+0x3e>
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	2201      	movs	r2, #1
 80019a2:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	78fa      	ldrb	r2, [r7, #3]
 80019ac:	4611      	mov	r1, r2
 80019ae:	4618      	mov	r0, r3
 80019b0:	f005 fb5d 	bl	800706e <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	2200      	movs	r2, #0
 80019b8:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 80019bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80019be:	4618      	mov	r0, r3
 80019c0:	3710      	adds	r7, #16
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}
	...

080019c8 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b082      	sub	sp, #8
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
 80019d0:	4608      	mov	r0, r1
 80019d2:	4611      	mov	r1, r2
 80019d4:	461a      	mov	r2, r3
 80019d6:	4603      	mov	r3, r0
 80019d8:	70fb      	strb	r3, [r7, #3]
 80019da:	460b      	mov	r3, r1
 80019dc:	70bb      	strb	r3, [r7, #2]
 80019de:	4613      	mov	r3, r2
 80019e0:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 80019e2:	78fa      	ldrb	r2, [r7, #3]
 80019e4:	6879      	ldr	r1, [r7, #4]
 80019e6:	4613      	mov	r3, r2
 80019e8:	011b      	lsls	r3, r3, #4
 80019ea:	1a9b      	subs	r3, r3, r2
 80019ec:	009b      	lsls	r3, r3, #2
 80019ee:	440b      	add	r3, r1
 80019f0:	3317      	adds	r3, #23
 80019f2:	78ba      	ldrb	r2, [r7, #2]
 80019f4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80019f6:	78fa      	ldrb	r2, [r7, #3]
 80019f8:	6879      	ldr	r1, [r7, #4]
 80019fa:	4613      	mov	r3, r2
 80019fc:	011b      	lsls	r3, r3, #4
 80019fe:	1a9b      	subs	r3, r3, r2
 8001a00:	009b      	lsls	r3, r3, #2
 8001a02:	440b      	add	r3, r1
 8001a04:	3326      	adds	r3, #38	@ 0x26
 8001a06:	787a      	ldrb	r2, [r7, #1]
 8001a08:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8001a0a:	7c3b      	ldrb	r3, [r7, #16]
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d114      	bne.n	8001a3a <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8001a10:	78fa      	ldrb	r2, [r7, #3]
 8001a12:	6879      	ldr	r1, [r7, #4]
 8001a14:	4613      	mov	r3, r2
 8001a16:	011b      	lsls	r3, r3, #4
 8001a18:	1a9b      	subs	r3, r3, r2
 8001a1a:	009b      	lsls	r3, r3, #2
 8001a1c:	440b      	add	r3, r1
 8001a1e:	332a      	adds	r3, #42	@ 0x2a
 8001a20:	2203      	movs	r2, #3
 8001a22:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8001a24:	78fa      	ldrb	r2, [r7, #3]
 8001a26:	6879      	ldr	r1, [r7, #4]
 8001a28:	4613      	mov	r3, r2
 8001a2a:	011b      	lsls	r3, r3, #4
 8001a2c:	1a9b      	subs	r3, r3, r2
 8001a2e:	009b      	lsls	r3, r3, #2
 8001a30:	440b      	add	r3, r1
 8001a32:	3319      	adds	r3, #25
 8001a34:	7f3a      	ldrb	r2, [r7, #28]
 8001a36:	701a      	strb	r2, [r3, #0]
 8001a38:	e009      	b.n	8001a4e <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001a3a:	78fa      	ldrb	r2, [r7, #3]
 8001a3c:	6879      	ldr	r1, [r7, #4]
 8001a3e:	4613      	mov	r3, r2
 8001a40:	011b      	lsls	r3, r3, #4
 8001a42:	1a9b      	subs	r3, r3, r2
 8001a44:	009b      	lsls	r3, r3, #2
 8001a46:	440b      	add	r3, r1
 8001a48:	332a      	adds	r3, #42	@ 0x2a
 8001a4a:	2202      	movs	r2, #2
 8001a4c:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8001a4e:	787b      	ldrb	r3, [r7, #1]
 8001a50:	2b03      	cmp	r3, #3
 8001a52:	f200 8102 	bhi.w	8001c5a <HAL_HCD_HC_SubmitRequest+0x292>
 8001a56:	a201      	add	r2, pc, #4	@ (adr r2, 8001a5c <HAL_HCD_HC_SubmitRequest+0x94>)
 8001a58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a5c:	08001a6d 	.word	0x08001a6d
 8001a60:	08001c45 	.word	0x08001c45
 8001a64:	08001b31 	.word	0x08001b31
 8001a68:	08001bbb 	.word	0x08001bbb
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8001a6c:	7c3b      	ldrb	r3, [r7, #16]
 8001a6e:	2b01      	cmp	r3, #1
 8001a70:	f040 80f5 	bne.w	8001c5e <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8001a74:	78bb      	ldrb	r3, [r7, #2]
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d12d      	bne.n	8001ad6 <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 8001a7a:	8b3b      	ldrh	r3, [r7, #24]
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d109      	bne.n	8001a94 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8001a80:	78fa      	ldrb	r2, [r7, #3]
 8001a82:	6879      	ldr	r1, [r7, #4]
 8001a84:	4613      	mov	r3, r2
 8001a86:	011b      	lsls	r3, r3, #4
 8001a88:	1a9b      	subs	r3, r3, r2
 8001a8a:	009b      	lsls	r3, r3, #2
 8001a8c:	440b      	add	r3, r1
 8001a8e:	333d      	adds	r3, #61	@ 0x3d
 8001a90:	2201      	movs	r2, #1
 8001a92:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8001a94:	78fa      	ldrb	r2, [r7, #3]
 8001a96:	6879      	ldr	r1, [r7, #4]
 8001a98:	4613      	mov	r3, r2
 8001a9a:	011b      	lsls	r3, r3, #4
 8001a9c:	1a9b      	subs	r3, r3, r2
 8001a9e:	009b      	lsls	r3, r3, #2
 8001aa0:	440b      	add	r3, r1
 8001aa2:	333d      	adds	r3, #61	@ 0x3d
 8001aa4:	781b      	ldrb	r3, [r3, #0]
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d10a      	bne.n	8001ac0 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001aaa:	78fa      	ldrb	r2, [r7, #3]
 8001aac:	6879      	ldr	r1, [r7, #4]
 8001aae:	4613      	mov	r3, r2
 8001ab0:	011b      	lsls	r3, r3, #4
 8001ab2:	1a9b      	subs	r3, r3, r2
 8001ab4:	009b      	lsls	r3, r3, #2
 8001ab6:	440b      	add	r3, r1
 8001ab8:	332a      	adds	r3, #42	@ 0x2a
 8001aba:	2200      	movs	r2, #0
 8001abc:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 8001abe:	e0ce      	b.n	8001c5e <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001ac0:	78fa      	ldrb	r2, [r7, #3]
 8001ac2:	6879      	ldr	r1, [r7, #4]
 8001ac4:	4613      	mov	r3, r2
 8001ac6:	011b      	lsls	r3, r3, #4
 8001ac8:	1a9b      	subs	r3, r3, r2
 8001aca:	009b      	lsls	r3, r3, #2
 8001acc:	440b      	add	r3, r1
 8001ace:	332a      	adds	r3, #42	@ 0x2a
 8001ad0:	2202      	movs	r2, #2
 8001ad2:	701a      	strb	r2, [r3, #0]
      break;
 8001ad4:	e0c3      	b.n	8001c5e <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 8001ad6:	78fa      	ldrb	r2, [r7, #3]
 8001ad8:	6879      	ldr	r1, [r7, #4]
 8001ada:	4613      	mov	r3, r2
 8001adc:	011b      	lsls	r3, r3, #4
 8001ade:	1a9b      	subs	r3, r3, r2
 8001ae0:	009b      	lsls	r3, r3, #2
 8001ae2:	440b      	add	r3, r1
 8001ae4:	331a      	adds	r3, #26
 8001ae6:	781b      	ldrb	r3, [r3, #0]
 8001ae8:	2b01      	cmp	r3, #1
 8001aea:	f040 80b8 	bne.w	8001c5e <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 8001aee:	78fa      	ldrb	r2, [r7, #3]
 8001af0:	6879      	ldr	r1, [r7, #4]
 8001af2:	4613      	mov	r3, r2
 8001af4:	011b      	lsls	r3, r3, #4
 8001af6:	1a9b      	subs	r3, r3, r2
 8001af8:	009b      	lsls	r3, r3, #2
 8001afa:	440b      	add	r3, r1
 8001afc:	333c      	adds	r3, #60	@ 0x3c
 8001afe:	781b      	ldrb	r3, [r3, #0]
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d10a      	bne.n	8001b1a <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001b04:	78fa      	ldrb	r2, [r7, #3]
 8001b06:	6879      	ldr	r1, [r7, #4]
 8001b08:	4613      	mov	r3, r2
 8001b0a:	011b      	lsls	r3, r3, #4
 8001b0c:	1a9b      	subs	r3, r3, r2
 8001b0e:	009b      	lsls	r3, r3, #2
 8001b10:	440b      	add	r3, r1
 8001b12:	332a      	adds	r3, #42	@ 0x2a
 8001b14:	2200      	movs	r2, #0
 8001b16:	701a      	strb	r2, [r3, #0]
      break;
 8001b18:	e0a1      	b.n	8001c5e <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001b1a:	78fa      	ldrb	r2, [r7, #3]
 8001b1c:	6879      	ldr	r1, [r7, #4]
 8001b1e:	4613      	mov	r3, r2
 8001b20:	011b      	lsls	r3, r3, #4
 8001b22:	1a9b      	subs	r3, r3, r2
 8001b24:	009b      	lsls	r3, r3, #2
 8001b26:	440b      	add	r3, r1
 8001b28:	332a      	adds	r3, #42	@ 0x2a
 8001b2a:	2202      	movs	r2, #2
 8001b2c:	701a      	strb	r2, [r3, #0]
      break;
 8001b2e:	e096      	b.n	8001c5e <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8001b30:	78bb      	ldrb	r3, [r7, #2]
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d120      	bne.n	8001b78 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001b36:	78fa      	ldrb	r2, [r7, #3]
 8001b38:	6879      	ldr	r1, [r7, #4]
 8001b3a:	4613      	mov	r3, r2
 8001b3c:	011b      	lsls	r3, r3, #4
 8001b3e:	1a9b      	subs	r3, r3, r2
 8001b40:	009b      	lsls	r3, r3, #2
 8001b42:	440b      	add	r3, r1
 8001b44:	333d      	adds	r3, #61	@ 0x3d
 8001b46:	781b      	ldrb	r3, [r3, #0]
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d10a      	bne.n	8001b62 <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001b4c:	78fa      	ldrb	r2, [r7, #3]
 8001b4e:	6879      	ldr	r1, [r7, #4]
 8001b50:	4613      	mov	r3, r2
 8001b52:	011b      	lsls	r3, r3, #4
 8001b54:	1a9b      	subs	r3, r3, r2
 8001b56:	009b      	lsls	r3, r3, #2
 8001b58:	440b      	add	r3, r1
 8001b5a:	332a      	adds	r3, #42	@ 0x2a
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8001b60:	e07e      	b.n	8001c60 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001b62:	78fa      	ldrb	r2, [r7, #3]
 8001b64:	6879      	ldr	r1, [r7, #4]
 8001b66:	4613      	mov	r3, r2
 8001b68:	011b      	lsls	r3, r3, #4
 8001b6a:	1a9b      	subs	r3, r3, r2
 8001b6c:	009b      	lsls	r3, r3, #2
 8001b6e:	440b      	add	r3, r1
 8001b70:	332a      	adds	r3, #42	@ 0x2a
 8001b72:	2202      	movs	r2, #2
 8001b74:	701a      	strb	r2, [r3, #0]
      break;
 8001b76:	e073      	b.n	8001c60 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001b78:	78fa      	ldrb	r2, [r7, #3]
 8001b7a:	6879      	ldr	r1, [r7, #4]
 8001b7c:	4613      	mov	r3, r2
 8001b7e:	011b      	lsls	r3, r3, #4
 8001b80:	1a9b      	subs	r3, r3, r2
 8001b82:	009b      	lsls	r3, r3, #2
 8001b84:	440b      	add	r3, r1
 8001b86:	333c      	adds	r3, #60	@ 0x3c
 8001b88:	781b      	ldrb	r3, [r3, #0]
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d10a      	bne.n	8001ba4 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001b8e:	78fa      	ldrb	r2, [r7, #3]
 8001b90:	6879      	ldr	r1, [r7, #4]
 8001b92:	4613      	mov	r3, r2
 8001b94:	011b      	lsls	r3, r3, #4
 8001b96:	1a9b      	subs	r3, r3, r2
 8001b98:	009b      	lsls	r3, r3, #2
 8001b9a:	440b      	add	r3, r1
 8001b9c:	332a      	adds	r3, #42	@ 0x2a
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	701a      	strb	r2, [r3, #0]
      break;
 8001ba2:	e05d      	b.n	8001c60 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001ba4:	78fa      	ldrb	r2, [r7, #3]
 8001ba6:	6879      	ldr	r1, [r7, #4]
 8001ba8:	4613      	mov	r3, r2
 8001baa:	011b      	lsls	r3, r3, #4
 8001bac:	1a9b      	subs	r3, r3, r2
 8001bae:	009b      	lsls	r3, r3, #2
 8001bb0:	440b      	add	r3, r1
 8001bb2:	332a      	adds	r3, #42	@ 0x2a
 8001bb4:	2202      	movs	r2, #2
 8001bb6:	701a      	strb	r2, [r3, #0]
      break;
 8001bb8:	e052      	b.n	8001c60 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8001bba:	78bb      	ldrb	r3, [r7, #2]
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d120      	bne.n	8001c02 <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001bc0:	78fa      	ldrb	r2, [r7, #3]
 8001bc2:	6879      	ldr	r1, [r7, #4]
 8001bc4:	4613      	mov	r3, r2
 8001bc6:	011b      	lsls	r3, r3, #4
 8001bc8:	1a9b      	subs	r3, r3, r2
 8001bca:	009b      	lsls	r3, r3, #2
 8001bcc:	440b      	add	r3, r1
 8001bce:	333d      	adds	r3, #61	@ 0x3d
 8001bd0:	781b      	ldrb	r3, [r3, #0]
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d10a      	bne.n	8001bec <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001bd6:	78fa      	ldrb	r2, [r7, #3]
 8001bd8:	6879      	ldr	r1, [r7, #4]
 8001bda:	4613      	mov	r3, r2
 8001bdc:	011b      	lsls	r3, r3, #4
 8001bde:	1a9b      	subs	r3, r3, r2
 8001be0:	009b      	lsls	r3, r3, #2
 8001be2:	440b      	add	r3, r1
 8001be4:	332a      	adds	r3, #42	@ 0x2a
 8001be6:	2200      	movs	r2, #0
 8001be8:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8001bea:	e039      	b.n	8001c60 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001bec:	78fa      	ldrb	r2, [r7, #3]
 8001bee:	6879      	ldr	r1, [r7, #4]
 8001bf0:	4613      	mov	r3, r2
 8001bf2:	011b      	lsls	r3, r3, #4
 8001bf4:	1a9b      	subs	r3, r3, r2
 8001bf6:	009b      	lsls	r3, r3, #2
 8001bf8:	440b      	add	r3, r1
 8001bfa:	332a      	adds	r3, #42	@ 0x2a
 8001bfc:	2202      	movs	r2, #2
 8001bfe:	701a      	strb	r2, [r3, #0]
      break;
 8001c00:	e02e      	b.n	8001c60 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001c02:	78fa      	ldrb	r2, [r7, #3]
 8001c04:	6879      	ldr	r1, [r7, #4]
 8001c06:	4613      	mov	r3, r2
 8001c08:	011b      	lsls	r3, r3, #4
 8001c0a:	1a9b      	subs	r3, r3, r2
 8001c0c:	009b      	lsls	r3, r3, #2
 8001c0e:	440b      	add	r3, r1
 8001c10:	333c      	adds	r3, #60	@ 0x3c
 8001c12:	781b      	ldrb	r3, [r3, #0]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d10a      	bne.n	8001c2e <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001c18:	78fa      	ldrb	r2, [r7, #3]
 8001c1a:	6879      	ldr	r1, [r7, #4]
 8001c1c:	4613      	mov	r3, r2
 8001c1e:	011b      	lsls	r3, r3, #4
 8001c20:	1a9b      	subs	r3, r3, r2
 8001c22:	009b      	lsls	r3, r3, #2
 8001c24:	440b      	add	r3, r1
 8001c26:	332a      	adds	r3, #42	@ 0x2a
 8001c28:	2200      	movs	r2, #0
 8001c2a:	701a      	strb	r2, [r3, #0]
      break;
 8001c2c:	e018      	b.n	8001c60 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001c2e:	78fa      	ldrb	r2, [r7, #3]
 8001c30:	6879      	ldr	r1, [r7, #4]
 8001c32:	4613      	mov	r3, r2
 8001c34:	011b      	lsls	r3, r3, #4
 8001c36:	1a9b      	subs	r3, r3, r2
 8001c38:	009b      	lsls	r3, r3, #2
 8001c3a:	440b      	add	r3, r1
 8001c3c:	332a      	adds	r3, #42	@ 0x2a
 8001c3e:	2202      	movs	r2, #2
 8001c40:	701a      	strb	r2, [r3, #0]
      break;
 8001c42:	e00d      	b.n	8001c60 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001c44:	78fa      	ldrb	r2, [r7, #3]
 8001c46:	6879      	ldr	r1, [r7, #4]
 8001c48:	4613      	mov	r3, r2
 8001c4a:	011b      	lsls	r3, r3, #4
 8001c4c:	1a9b      	subs	r3, r3, r2
 8001c4e:	009b      	lsls	r3, r3, #2
 8001c50:	440b      	add	r3, r1
 8001c52:	332a      	adds	r3, #42	@ 0x2a
 8001c54:	2200      	movs	r2, #0
 8001c56:	701a      	strb	r2, [r3, #0]
      break;
 8001c58:	e002      	b.n	8001c60 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8001c5a:	bf00      	nop
 8001c5c:	e000      	b.n	8001c60 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 8001c5e:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8001c60:	78fa      	ldrb	r2, [r7, #3]
 8001c62:	6879      	ldr	r1, [r7, #4]
 8001c64:	4613      	mov	r3, r2
 8001c66:	011b      	lsls	r3, r3, #4
 8001c68:	1a9b      	subs	r3, r3, r2
 8001c6a:	009b      	lsls	r3, r3, #2
 8001c6c:	440b      	add	r3, r1
 8001c6e:	332c      	adds	r3, #44	@ 0x2c
 8001c70:	697a      	ldr	r2, [r7, #20]
 8001c72:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8001c74:	78fa      	ldrb	r2, [r7, #3]
 8001c76:	8b39      	ldrh	r1, [r7, #24]
 8001c78:	6878      	ldr	r0, [r7, #4]
 8001c7a:	4613      	mov	r3, r2
 8001c7c:	011b      	lsls	r3, r3, #4
 8001c7e:	1a9b      	subs	r3, r3, r2
 8001c80:	009b      	lsls	r3, r3, #2
 8001c82:	4403      	add	r3, r0
 8001c84:	3334      	adds	r3, #52	@ 0x34
 8001c86:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8001c88:	78fa      	ldrb	r2, [r7, #3]
 8001c8a:	6879      	ldr	r1, [r7, #4]
 8001c8c:	4613      	mov	r3, r2
 8001c8e:	011b      	lsls	r3, r3, #4
 8001c90:	1a9b      	subs	r3, r3, r2
 8001c92:	009b      	lsls	r3, r3, #2
 8001c94:	440b      	add	r3, r1
 8001c96:	334c      	adds	r3, #76	@ 0x4c
 8001c98:	2200      	movs	r2, #0
 8001c9a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8001c9c:	78fa      	ldrb	r2, [r7, #3]
 8001c9e:	6879      	ldr	r1, [r7, #4]
 8001ca0:	4613      	mov	r3, r2
 8001ca2:	011b      	lsls	r3, r3, #4
 8001ca4:	1a9b      	subs	r3, r3, r2
 8001ca6:	009b      	lsls	r3, r3, #2
 8001ca8:	440b      	add	r3, r1
 8001caa:	3338      	adds	r3, #56	@ 0x38
 8001cac:	2200      	movs	r2, #0
 8001cae:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001cb0:	78fa      	ldrb	r2, [r7, #3]
 8001cb2:	6879      	ldr	r1, [r7, #4]
 8001cb4:	4613      	mov	r3, r2
 8001cb6:	011b      	lsls	r3, r3, #4
 8001cb8:	1a9b      	subs	r3, r3, r2
 8001cba:	009b      	lsls	r3, r3, #2
 8001cbc:	440b      	add	r3, r1
 8001cbe:	3315      	adds	r3, #21
 8001cc0:	78fa      	ldrb	r2, [r7, #3]
 8001cc2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8001cc4:	78fa      	ldrb	r2, [r7, #3]
 8001cc6:	6879      	ldr	r1, [r7, #4]
 8001cc8:	4613      	mov	r3, r2
 8001cca:	011b      	lsls	r3, r3, #4
 8001ccc:	1a9b      	subs	r3, r3, r2
 8001cce:	009b      	lsls	r3, r3, #2
 8001cd0:	440b      	add	r3, r1
 8001cd2:	334d      	adds	r3, #77	@ 0x4d
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	6818      	ldr	r0, [r3, #0]
 8001cdc:	78fa      	ldrb	r2, [r7, #3]
 8001cde:	4613      	mov	r3, r2
 8001ce0:	011b      	lsls	r3, r3, #4
 8001ce2:	1a9b      	subs	r3, r3, r2
 8001ce4:	009b      	lsls	r3, r3, #2
 8001ce6:	3310      	adds	r3, #16
 8001ce8:	687a      	ldr	r2, [r7, #4]
 8001cea:	4413      	add	r3, r2
 8001cec:	1d19      	adds	r1, r3, #4
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	799b      	ldrb	r3, [r3, #6]
 8001cf2:	461a      	mov	r2, r3
 8001cf4:	f004 ff30 	bl	8006b58 <USB_HC_StartXfer>
 8001cf8:	4603      	mov	r3, r0
}
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	3708      	adds	r7, #8
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bd80      	pop	{r7, pc}
 8001d02:	bf00      	nop

08001d04 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b086      	sub	sp, #24
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001d12:	693b      	ldr	r3, [r7, #16]
 8001d14:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	f004 fc24 	bl	8006568 <USB_GetMode>
 8001d20:	4603      	mov	r3, r0
 8001d22:	2b01      	cmp	r3, #1
 8001d24:	f040 80fb 	bne.w	8001f1e <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	f004 fbe7 	bl	8006500 <USB_ReadInterrupts>
 8001d32:	4603      	mov	r3, r0
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	f000 80f1 	beq.w	8001f1c <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	4618      	mov	r0, r3
 8001d40:	f004 fbde 	bl	8006500 <USB_ReadInterrupts>
 8001d44:	4603      	mov	r3, r0
 8001d46:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d4a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001d4e:	d104      	bne.n	8001d5a <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001d58:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	4618      	mov	r0, r3
 8001d60:	f004 fbce 	bl	8006500 <USB_ReadInterrupts>
 8001d64:	4603      	mov	r3, r0
 8001d66:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d6a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001d6e:	d104      	bne.n	8001d7a <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001d78:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	4618      	mov	r0, r3
 8001d80:	f004 fbbe 	bl	8006500 <USB_ReadInterrupts>
 8001d84:	4603      	mov	r3, r0
 8001d86:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001d8a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8001d8e:	d104      	bne.n	8001d9a <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001d98:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	4618      	mov	r0, r3
 8001da0:	f004 fbae 	bl	8006500 <USB_ReadInterrupts>
 8001da4:	4603      	mov	r3, r0
 8001da6:	f003 0302 	and.w	r3, r3, #2
 8001daa:	2b02      	cmp	r3, #2
 8001dac:	d103      	bne.n	8001db6 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	2202      	movs	r2, #2
 8001db4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	4618      	mov	r0, r3
 8001dbc:	f004 fba0 	bl	8006500 <USB_ReadInterrupts>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001dc6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001dca:	d120      	bne.n	8001e0e <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8001dd4:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f003 0301 	and.w	r3, r3, #1
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d113      	bne.n	8001e0e <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8001de6:	2110      	movs	r1, #16
 8001de8:	6938      	ldr	r0, [r7, #16]
 8001dea:	f004 fa93 	bl	8006314 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8001dee:	6938      	ldr	r0, [r7, #16]
 8001df0:	f004 fac2 	bl	8006378 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	7a5b      	ldrb	r3, [r3, #9]
 8001df8:	2b02      	cmp	r3, #2
 8001dfa:	d105      	bne.n	8001e08 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	2101      	movs	r1, #1
 8001e02:	4618      	mov	r0, r3
 8001e04:	f004 fcb4 	bl	8006770 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8001e08:	6878      	ldr	r0, [r7, #4]
 8001e0a:	f007 fc7b 	bl	8009704 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	4618      	mov	r0, r3
 8001e14:	f004 fb74 	bl	8006500 <USB_ReadInterrupts>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001e1e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001e22:	d102      	bne.n	8001e2a <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8001e24:	6878      	ldr	r0, [r7, #4]
 8001e26:	f001 fd33 	bl	8003890 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	4618      	mov	r0, r3
 8001e30:	f004 fb66 	bl	8006500 <USB_ReadInterrupts>
 8001e34:	4603      	mov	r3, r0
 8001e36:	f003 0308 	and.w	r3, r3, #8
 8001e3a:	2b08      	cmp	r3, #8
 8001e3c:	d106      	bne.n	8001e4c <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8001e3e:	6878      	ldr	r0, [r7, #4]
 8001e40:	f007 fc44 	bl	80096cc <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	2208      	movs	r2, #8
 8001e4a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	4618      	mov	r0, r3
 8001e52:	f004 fb55 	bl	8006500 <USB_ReadInterrupts>
 8001e56:	4603      	mov	r3, r0
 8001e58:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e5c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001e60:	d139      	bne.n	8001ed6 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	4618      	mov	r0, r3
 8001e68:	f005 f8f0 	bl	800704c <USB_HC_ReadInterrupt>
 8001e6c:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001e6e:	2300      	movs	r3, #0
 8001e70:	617b      	str	r3, [r7, #20]
 8001e72:	e025      	b.n	8001ec0 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8001e74:	697b      	ldr	r3, [r7, #20]
 8001e76:	f003 030f 	and.w	r3, r3, #15
 8001e7a:	68ba      	ldr	r2, [r7, #8]
 8001e7c:	fa22 f303 	lsr.w	r3, r2, r3
 8001e80:	f003 0301 	and.w	r3, r3, #1
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d018      	beq.n	8001eba <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8001e88:	697b      	ldr	r3, [r7, #20]
 8001e8a:	015a      	lsls	r2, r3, #5
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	4413      	add	r3, r2
 8001e90:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001e9a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001e9e:	d106      	bne.n	8001eae <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8001ea0:	697b      	ldr	r3, [r7, #20]
 8001ea2:	b2db      	uxtb	r3, r3
 8001ea4:	4619      	mov	r1, r3
 8001ea6:	6878      	ldr	r0, [r7, #4]
 8001ea8:	f000 f905 	bl	80020b6 <HCD_HC_IN_IRQHandler>
 8001eac:	e005      	b.n	8001eba <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8001eae:	697b      	ldr	r3, [r7, #20]
 8001eb0:	b2db      	uxtb	r3, r3
 8001eb2:	4619      	mov	r1, r3
 8001eb4:	6878      	ldr	r0, [r7, #4]
 8001eb6:	f000 ff67 	bl	8002d88 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001eba:	697b      	ldr	r3, [r7, #20]
 8001ebc:	3301      	adds	r3, #1
 8001ebe:	617b      	str	r3, [r7, #20]
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	795b      	ldrb	r3, [r3, #5]
 8001ec4:	461a      	mov	r2, r3
 8001ec6:	697b      	ldr	r3, [r7, #20]
 8001ec8:	4293      	cmp	r3, r2
 8001eca:	d3d3      	bcc.n	8001e74 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001ed4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	4618      	mov	r0, r3
 8001edc:	f004 fb10 	bl	8006500 <USB_ReadInterrupts>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	f003 0310 	and.w	r3, r3, #16
 8001ee6:	2b10      	cmp	r3, #16
 8001ee8:	d101      	bne.n	8001eee <HAL_HCD_IRQHandler+0x1ea>
 8001eea:	2301      	movs	r3, #1
 8001eec:	e000      	b.n	8001ef0 <HAL_HCD_IRQHandler+0x1ec>
 8001eee:	2300      	movs	r3, #0
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d014      	beq.n	8001f1e <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	699a      	ldr	r2, [r3, #24]
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f022 0210 	bic.w	r2, r2, #16
 8001f02:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8001f04:	6878      	ldr	r0, [r7, #4]
 8001f06:	f001 fbe4 	bl	80036d2 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	699a      	ldr	r2, [r3, #24]
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f042 0210 	orr.w	r2, r2, #16
 8001f18:	619a      	str	r2, [r3, #24]
 8001f1a:	e000      	b.n	8001f1e <HAL_HCD_IRQHandler+0x21a>
      return;
 8001f1c:	bf00      	nop
    }
  }
}
 8001f1e:	3718      	adds	r7, #24
 8001f20:	46bd      	mov	sp, r7
 8001f22:	bd80      	pop	{r7, pc}

08001f24 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b082      	sub	sp, #8
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001f32:	2b01      	cmp	r3, #1
 8001f34:	d101      	bne.n	8001f3a <HAL_HCD_Start+0x16>
 8001f36:	2302      	movs	r3, #2
 8001f38:	e013      	b.n	8001f62 <HAL_HCD_Start+0x3e>
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	2201      	movs	r2, #1
 8001f3e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	2101      	movs	r1, #1
 8001f48:	4618      	mov	r0, r3
 8001f4a:	f004 fc78 	bl	800683e <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	4618      	mov	r0, r3
 8001f54:	f004 f970 	bl	8006238 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8001f60:	2300      	movs	r3, #0
}
 8001f62:	4618      	mov	r0, r3
 8001f64:	3708      	adds	r7, #8
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}

08001f6a <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8001f6a:	b580      	push	{r7, lr}
 8001f6c:	b082      	sub	sp, #8
 8001f6e:	af00      	add	r7, sp, #0
 8001f70:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001f78:	2b01      	cmp	r3, #1
 8001f7a:	d101      	bne.n	8001f80 <HAL_HCD_Stop+0x16>
 8001f7c:	2302      	movs	r3, #2
 8001f7e:	e00d      	b.n	8001f9c <HAL_HCD_Stop+0x32>
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2201      	movs	r2, #1
 8001f84:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	f005 f9cb 	bl	8007328 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	2200      	movs	r2, #0
 8001f96:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8001f9a:	2300      	movs	r3, #0
}
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	3708      	adds	r7, #8
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	bd80      	pop	{r7, pc}

08001fa4 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b082      	sub	sp, #8
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	f004 fc1a 	bl	80067ea <USB_ResetPort>
 8001fb6:	4603      	mov	r3, r0
}
 8001fb8:	4618      	mov	r0, r3
 8001fba:	3708      	adds	r7, #8
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bd80      	pop	{r7, pc}

08001fc0 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	b083      	sub	sp, #12
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
 8001fc8:	460b      	mov	r3, r1
 8001fca:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8001fcc:	78fa      	ldrb	r2, [r7, #3]
 8001fce:	6879      	ldr	r1, [r7, #4]
 8001fd0:	4613      	mov	r3, r2
 8001fd2:	011b      	lsls	r3, r3, #4
 8001fd4:	1a9b      	subs	r3, r3, r2
 8001fd6:	009b      	lsls	r3, r3, #2
 8001fd8:	440b      	add	r3, r1
 8001fda:	334c      	adds	r3, #76	@ 0x4c
 8001fdc:	781b      	ldrb	r3, [r3, #0]
}
 8001fde:	4618      	mov	r0, r3
 8001fe0:	370c      	adds	r7, #12
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe8:	4770      	bx	lr

08001fea <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8001fea:	b480      	push	{r7}
 8001fec:	b083      	sub	sp, #12
 8001fee:	af00      	add	r7, sp, #0
 8001ff0:	6078      	str	r0, [r7, #4]
 8001ff2:	460b      	mov	r3, r1
 8001ff4:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8001ff6:	78fa      	ldrb	r2, [r7, #3]
 8001ff8:	6879      	ldr	r1, [r7, #4]
 8001ffa:	4613      	mov	r3, r2
 8001ffc:	011b      	lsls	r3, r3, #4
 8001ffe:	1a9b      	subs	r3, r3, r2
 8002000:	009b      	lsls	r3, r3, #2
 8002002:	440b      	add	r3, r1
 8002004:	3338      	adds	r3, #56	@ 0x38
 8002006:	681b      	ldr	r3, [r3, #0]
}
 8002008:	4618      	mov	r0, r3
 800200a:	370c      	adds	r7, #12
 800200c:	46bd      	mov	sp, r7
 800200e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002012:	4770      	bx	lr

08002014 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b082      	sub	sp, #8
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4618      	mov	r0, r3
 8002022:	f004 fc5c 	bl	80068de <USB_GetCurrentFrame>
 8002026:	4603      	mov	r3, r0
}
 8002028:	4618      	mov	r0, r3
 800202a:	3708      	adds	r7, #8
 800202c:	46bd      	mov	sp, r7
 800202e:	bd80      	pop	{r7, pc}

08002030 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b082      	sub	sp, #8
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4618      	mov	r0, r3
 800203e:	f004 fc37 	bl	80068b0 <USB_GetHostSpeed>
 8002042:	4603      	mov	r3, r0
}
 8002044:	4618      	mov	r0, r3
 8002046:	3708      	adds	r7, #8
 8002048:	46bd      	mov	sp, r7
 800204a:	bd80      	pop	{r7, pc}

0800204c <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 800204c:	b480      	push	{r7}
 800204e:	b083      	sub	sp, #12
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
 8002054:	460b      	mov	r3, r1
 8002056:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8002058:	78fa      	ldrb	r2, [r7, #3]
 800205a:	6879      	ldr	r1, [r7, #4]
 800205c:	4613      	mov	r3, r2
 800205e:	011b      	lsls	r3, r3, #4
 8002060:	1a9b      	subs	r3, r3, r2
 8002062:	009b      	lsls	r3, r3, #2
 8002064:	440b      	add	r3, r1
 8002066:	331a      	adds	r3, #26
 8002068:	2200      	movs	r2, #0
 800206a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 800206c:	78fa      	ldrb	r2, [r7, #3]
 800206e:	6879      	ldr	r1, [r7, #4]
 8002070:	4613      	mov	r3, r2
 8002072:	011b      	lsls	r3, r3, #4
 8002074:	1a9b      	subs	r3, r3, r2
 8002076:	009b      	lsls	r3, r3, #2
 8002078:	440b      	add	r3, r1
 800207a:	331b      	adds	r3, #27
 800207c:	2200      	movs	r2, #0
 800207e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8002080:	78fa      	ldrb	r2, [r7, #3]
 8002082:	6879      	ldr	r1, [r7, #4]
 8002084:	4613      	mov	r3, r2
 8002086:	011b      	lsls	r3, r3, #4
 8002088:	1a9b      	subs	r3, r3, r2
 800208a:	009b      	lsls	r3, r3, #2
 800208c:	440b      	add	r3, r1
 800208e:	3325      	adds	r3, #37	@ 0x25
 8002090:	2200      	movs	r2, #0
 8002092:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8002094:	78fa      	ldrb	r2, [r7, #3]
 8002096:	6879      	ldr	r1, [r7, #4]
 8002098:	4613      	mov	r3, r2
 800209a:	011b      	lsls	r3, r3, #4
 800209c:	1a9b      	subs	r3, r3, r2
 800209e:	009b      	lsls	r3, r3, #2
 80020a0:	440b      	add	r3, r1
 80020a2:	3324      	adds	r3, #36	@ 0x24
 80020a4:	2200      	movs	r2, #0
 80020a6:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 80020a8:	2300      	movs	r3, #0
}
 80020aa:	4618      	mov	r0, r3
 80020ac:	370c      	adds	r7, #12
 80020ae:	46bd      	mov	sp, r7
 80020b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b4:	4770      	bx	lr

080020b6 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80020b6:	b580      	push	{r7, lr}
 80020b8:	b086      	sub	sp, #24
 80020ba:	af00      	add	r7, sp, #0
 80020bc:	6078      	str	r0, [r7, #4]
 80020be:	460b      	mov	r3, r1
 80020c0:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80020c8:	697b      	ldr	r3, [r7, #20]
 80020ca:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	78fa      	ldrb	r2, [r7, #3]
 80020d2:	4611      	mov	r1, r2
 80020d4:	4618      	mov	r0, r3
 80020d6:	f004 fa26 	bl	8006526 <USB_ReadChInterrupts>
 80020da:	4603      	mov	r3, r0
 80020dc:	f003 0304 	and.w	r3, r3, #4
 80020e0:	2b04      	cmp	r3, #4
 80020e2:	d11a      	bne.n	800211a <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80020e4:	78fb      	ldrb	r3, [r7, #3]
 80020e6:	015a      	lsls	r2, r3, #5
 80020e8:	693b      	ldr	r3, [r7, #16]
 80020ea:	4413      	add	r3, r2
 80020ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80020f0:	461a      	mov	r2, r3
 80020f2:	2304      	movs	r3, #4
 80020f4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80020f6:	78fa      	ldrb	r2, [r7, #3]
 80020f8:	6879      	ldr	r1, [r7, #4]
 80020fa:	4613      	mov	r3, r2
 80020fc:	011b      	lsls	r3, r3, #4
 80020fe:	1a9b      	subs	r3, r3, r2
 8002100:	009b      	lsls	r3, r3, #2
 8002102:	440b      	add	r3, r1
 8002104:	334d      	adds	r3, #77	@ 0x4d
 8002106:	2207      	movs	r2, #7
 8002108:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	78fa      	ldrb	r2, [r7, #3]
 8002110:	4611      	mov	r1, r2
 8002112:	4618      	mov	r0, r3
 8002114:	f004 ffab 	bl	800706e <USB_HC_Halt>
 8002118:	e09e      	b.n	8002258 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	78fa      	ldrb	r2, [r7, #3]
 8002120:	4611      	mov	r1, r2
 8002122:	4618      	mov	r0, r3
 8002124:	f004 f9ff 	bl	8006526 <USB_ReadChInterrupts>
 8002128:	4603      	mov	r3, r0
 800212a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800212e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002132:	d11b      	bne.n	800216c <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8002134:	78fb      	ldrb	r3, [r7, #3]
 8002136:	015a      	lsls	r2, r3, #5
 8002138:	693b      	ldr	r3, [r7, #16]
 800213a:	4413      	add	r3, r2
 800213c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002140:	461a      	mov	r2, r3
 8002142:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002146:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8002148:	78fa      	ldrb	r2, [r7, #3]
 800214a:	6879      	ldr	r1, [r7, #4]
 800214c:	4613      	mov	r3, r2
 800214e:	011b      	lsls	r3, r3, #4
 8002150:	1a9b      	subs	r3, r3, r2
 8002152:	009b      	lsls	r3, r3, #2
 8002154:	440b      	add	r3, r1
 8002156:	334d      	adds	r3, #77	@ 0x4d
 8002158:	2208      	movs	r2, #8
 800215a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	78fa      	ldrb	r2, [r7, #3]
 8002162:	4611      	mov	r1, r2
 8002164:	4618      	mov	r0, r3
 8002166:	f004 ff82 	bl	800706e <USB_HC_Halt>
 800216a:	e075      	b.n	8002258 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	78fa      	ldrb	r2, [r7, #3]
 8002172:	4611      	mov	r1, r2
 8002174:	4618      	mov	r0, r3
 8002176:	f004 f9d6 	bl	8006526 <USB_ReadChInterrupts>
 800217a:	4603      	mov	r3, r0
 800217c:	f003 0308 	and.w	r3, r3, #8
 8002180:	2b08      	cmp	r3, #8
 8002182:	d11a      	bne.n	80021ba <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8002184:	78fb      	ldrb	r3, [r7, #3]
 8002186:	015a      	lsls	r2, r3, #5
 8002188:	693b      	ldr	r3, [r7, #16]
 800218a:	4413      	add	r3, r2
 800218c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002190:	461a      	mov	r2, r3
 8002192:	2308      	movs	r3, #8
 8002194:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8002196:	78fa      	ldrb	r2, [r7, #3]
 8002198:	6879      	ldr	r1, [r7, #4]
 800219a:	4613      	mov	r3, r2
 800219c:	011b      	lsls	r3, r3, #4
 800219e:	1a9b      	subs	r3, r3, r2
 80021a0:	009b      	lsls	r3, r3, #2
 80021a2:	440b      	add	r3, r1
 80021a4:	334d      	adds	r3, #77	@ 0x4d
 80021a6:	2206      	movs	r2, #6
 80021a8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	78fa      	ldrb	r2, [r7, #3]
 80021b0:	4611      	mov	r1, r2
 80021b2:	4618      	mov	r0, r3
 80021b4:	f004 ff5b 	bl	800706e <USB_HC_Halt>
 80021b8:	e04e      	b.n	8002258 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	78fa      	ldrb	r2, [r7, #3]
 80021c0:	4611      	mov	r1, r2
 80021c2:	4618      	mov	r0, r3
 80021c4:	f004 f9af 	bl	8006526 <USB_ReadChInterrupts>
 80021c8:	4603      	mov	r3, r0
 80021ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80021ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80021d2:	d11b      	bne.n	800220c <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80021d4:	78fb      	ldrb	r3, [r7, #3]
 80021d6:	015a      	lsls	r2, r3, #5
 80021d8:	693b      	ldr	r3, [r7, #16]
 80021da:	4413      	add	r3, r2
 80021dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80021e0:	461a      	mov	r2, r3
 80021e2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80021e6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80021e8:	78fa      	ldrb	r2, [r7, #3]
 80021ea:	6879      	ldr	r1, [r7, #4]
 80021ec:	4613      	mov	r3, r2
 80021ee:	011b      	lsls	r3, r3, #4
 80021f0:	1a9b      	subs	r3, r3, r2
 80021f2:	009b      	lsls	r3, r3, #2
 80021f4:	440b      	add	r3, r1
 80021f6:	334d      	adds	r3, #77	@ 0x4d
 80021f8:	2209      	movs	r2, #9
 80021fa:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	78fa      	ldrb	r2, [r7, #3]
 8002202:	4611      	mov	r1, r2
 8002204:	4618      	mov	r0, r3
 8002206:	f004 ff32 	bl	800706e <USB_HC_Halt>
 800220a:	e025      	b.n	8002258 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	78fa      	ldrb	r2, [r7, #3]
 8002212:	4611      	mov	r1, r2
 8002214:	4618      	mov	r0, r3
 8002216:	f004 f986 	bl	8006526 <USB_ReadChInterrupts>
 800221a:	4603      	mov	r3, r0
 800221c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002220:	2b80      	cmp	r3, #128	@ 0x80
 8002222:	d119      	bne.n	8002258 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8002224:	78fb      	ldrb	r3, [r7, #3]
 8002226:	015a      	lsls	r2, r3, #5
 8002228:	693b      	ldr	r3, [r7, #16]
 800222a:	4413      	add	r3, r2
 800222c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002230:	461a      	mov	r2, r3
 8002232:	2380      	movs	r3, #128	@ 0x80
 8002234:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002236:	78fa      	ldrb	r2, [r7, #3]
 8002238:	6879      	ldr	r1, [r7, #4]
 800223a:	4613      	mov	r3, r2
 800223c:	011b      	lsls	r3, r3, #4
 800223e:	1a9b      	subs	r3, r3, r2
 8002240:	009b      	lsls	r3, r3, #2
 8002242:	440b      	add	r3, r1
 8002244:	334d      	adds	r3, #77	@ 0x4d
 8002246:	2207      	movs	r2, #7
 8002248:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	78fa      	ldrb	r2, [r7, #3]
 8002250:	4611      	mov	r1, r2
 8002252:	4618      	mov	r0, r3
 8002254:	f004 ff0b 	bl	800706e <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	78fa      	ldrb	r2, [r7, #3]
 800225e:	4611      	mov	r1, r2
 8002260:	4618      	mov	r0, r3
 8002262:	f004 f960 	bl	8006526 <USB_ReadChInterrupts>
 8002266:	4603      	mov	r3, r0
 8002268:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800226c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002270:	d112      	bne.n	8002298 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	78fa      	ldrb	r2, [r7, #3]
 8002278:	4611      	mov	r1, r2
 800227a:	4618      	mov	r0, r3
 800227c:	f004 fef7 	bl	800706e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8002280:	78fb      	ldrb	r3, [r7, #3]
 8002282:	015a      	lsls	r2, r3, #5
 8002284:	693b      	ldr	r3, [r7, #16]
 8002286:	4413      	add	r3, r2
 8002288:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800228c:	461a      	mov	r2, r3
 800228e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002292:	6093      	str	r3, [r2, #8]
 8002294:	f000 bd75 	b.w	8002d82 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	78fa      	ldrb	r2, [r7, #3]
 800229e:	4611      	mov	r1, r2
 80022a0:	4618      	mov	r0, r3
 80022a2:	f004 f940 	bl	8006526 <USB_ReadChInterrupts>
 80022a6:	4603      	mov	r3, r0
 80022a8:	f003 0301 	and.w	r3, r3, #1
 80022ac:	2b01      	cmp	r3, #1
 80022ae:	f040 8128 	bne.w	8002502 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80022b2:	78fb      	ldrb	r3, [r7, #3]
 80022b4:	015a      	lsls	r2, r3, #5
 80022b6:	693b      	ldr	r3, [r7, #16]
 80022b8:	4413      	add	r3, r2
 80022ba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80022be:	461a      	mov	r2, r3
 80022c0:	2320      	movs	r3, #32
 80022c2:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 80022c4:	78fa      	ldrb	r2, [r7, #3]
 80022c6:	6879      	ldr	r1, [r7, #4]
 80022c8:	4613      	mov	r3, r2
 80022ca:	011b      	lsls	r3, r3, #4
 80022cc:	1a9b      	subs	r3, r3, r2
 80022ce:	009b      	lsls	r3, r3, #2
 80022d0:	440b      	add	r3, r1
 80022d2:	331b      	adds	r3, #27
 80022d4:	781b      	ldrb	r3, [r3, #0]
 80022d6:	2b01      	cmp	r3, #1
 80022d8:	d119      	bne.n	800230e <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80022da:	78fa      	ldrb	r2, [r7, #3]
 80022dc:	6879      	ldr	r1, [r7, #4]
 80022de:	4613      	mov	r3, r2
 80022e0:	011b      	lsls	r3, r3, #4
 80022e2:	1a9b      	subs	r3, r3, r2
 80022e4:	009b      	lsls	r3, r3, #2
 80022e6:	440b      	add	r3, r1
 80022e8:	331b      	adds	r3, #27
 80022ea:	2200      	movs	r2, #0
 80022ec:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80022ee:	78fb      	ldrb	r3, [r7, #3]
 80022f0:	015a      	lsls	r2, r3, #5
 80022f2:	693b      	ldr	r3, [r7, #16]
 80022f4:	4413      	add	r3, r2
 80022f6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80022fa:	685b      	ldr	r3, [r3, #4]
 80022fc:	78fa      	ldrb	r2, [r7, #3]
 80022fe:	0151      	lsls	r1, r2, #5
 8002300:	693a      	ldr	r2, [r7, #16]
 8002302:	440a      	add	r2, r1
 8002304:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002308:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800230c:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	799b      	ldrb	r3, [r3, #6]
 8002312:	2b00      	cmp	r3, #0
 8002314:	d01b      	beq.n	800234e <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8002316:	78fa      	ldrb	r2, [r7, #3]
 8002318:	6879      	ldr	r1, [r7, #4]
 800231a:	4613      	mov	r3, r2
 800231c:	011b      	lsls	r3, r3, #4
 800231e:	1a9b      	subs	r3, r3, r2
 8002320:	009b      	lsls	r3, r3, #2
 8002322:	440b      	add	r3, r1
 8002324:	3330      	adds	r3, #48	@ 0x30
 8002326:	6819      	ldr	r1, [r3, #0]
 8002328:	78fb      	ldrb	r3, [r7, #3]
 800232a:	015a      	lsls	r2, r3, #5
 800232c:	693b      	ldr	r3, [r7, #16]
 800232e:	4413      	add	r3, r2
 8002330:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002334:	691b      	ldr	r3, [r3, #16]
 8002336:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800233a:	78fa      	ldrb	r2, [r7, #3]
 800233c:	1ac9      	subs	r1, r1, r3
 800233e:	6878      	ldr	r0, [r7, #4]
 8002340:	4613      	mov	r3, r2
 8002342:	011b      	lsls	r3, r3, #4
 8002344:	1a9b      	subs	r3, r3, r2
 8002346:	009b      	lsls	r3, r3, #2
 8002348:	4403      	add	r3, r0
 800234a:	3338      	adds	r3, #56	@ 0x38
 800234c:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 800234e:	78fa      	ldrb	r2, [r7, #3]
 8002350:	6879      	ldr	r1, [r7, #4]
 8002352:	4613      	mov	r3, r2
 8002354:	011b      	lsls	r3, r3, #4
 8002356:	1a9b      	subs	r3, r3, r2
 8002358:	009b      	lsls	r3, r3, #2
 800235a:	440b      	add	r3, r1
 800235c:	334d      	adds	r3, #77	@ 0x4d
 800235e:	2201      	movs	r2, #1
 8002360:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8002362:	78fa      	ldrb	r2, [r7, #3]
 8002364:	6879      	ldr	r1, [r7, #4]
 8002366:	4613      	mov	r3, r2
 8002368:	011b      	lsls	r3, r3, #4
 800236a:	1a9b      	subs	r3, r3, r2
 800236c:	009b      	lsls	r3, r3, #2
 800236e:	440b      	add	r3, r1
 8002370:	3344      	adds	r3, #68	@ 0x44
 8002372:	2200      	movs	r2, #0
 8002374:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8002376:	78fb      	ldrb	r3, [r7, #3]
 8002378:	015a      	lsls	r2, r3, #5
 800237a:	693b      	ldr	r3, [r7, #16]
 800237c:	4413      	add	r3, r2
 800237e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002382:	461a      	mov	r2, r3
 8002384:	2301      	movs	r3, #1
 8002386:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002388:	78fa      	ldrb	r2, [r7, #3]
 800238a:	6879      	ldr	r1, [r7, #4]
 800238c:	4613      	mov	r3, r2
 800238e:	011b      	lsls	r3, r3, #4
 8002390:	1a9b      	subs	r3, r3, r2
 8002392:	009b      	lsls	r3, r3, #2
 8002394:	440b      	add	r3, r1
 8002396:	3326      	adds	r3, #38	@ 0x26
 8002398:	781b      	ldrb	r3, [r3, #0]
 800239a:	2b00      	cmp	r3, #0
 800239c:	d00a      	beq.n	80023b4 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800239e:	78fa      	ldrb	r2, [r7, #3]
 80023a0:	6879      	ldr	r1, [r7, #4]
 80023a2:	4613      	mov	r3, r2
 80023a4:	011b      	lsls	r3, r3, #4
 80023a6:	1a9b      	subs	r3, r3, r2
 80023a8:	009b      	lsls	r3, r3, #2
 80023aa:	440b      	add	r3, r1
 80023ac:	3326      	adds	r3, #38	@ 0x26
 80023ae:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80023b0:	2b02      	cmp	r3, #2
 80023b2:	d110      	bne.n	80023d6 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	78fa      	ldrb	r2, [r7, #3]
 80023ba:	4611      	mov	r1, r2
 80023bc:	4618      	mov	r0, r3
 80023be:	f004 fe56 	bl	800706e <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80023c2:	78fb      	ldrb	r3, [r7, #3]
 80023c4:	015a      	lsls	r2, r3, #5
 80023c6:	693b      	ldr	r3, [r7, #16]
 80023c8:	4413      	add	r3, r2
 80023ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80023ce:	461a      	mov	r2, r3
 80023d0:	2310      	movs	r3, #16
 80023d2:	6093      	str	r3, [r2, #8]
 80023d4:	e03d      	b.n	8002452 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80023d6:	78fa      	ldrb	r2, [r7, #3]
 80023d8:	6879      	ldr	r1, [r7, #4]
 80023da:	4613      	mov	r3, r2
 80023dc:	011b      	lsls	r3, r3, #4
 80023de:	1a9b      	subs	r3, r3, r2
 80023e0:	009b      	lsls	r3, r3, #2
 80023e2:	440b      	add	r3, r1
 80023e4:	3326      	adds	r3, #38	@ 0x26
 80023e6:	781b      	ldrb	r3, [r3, #0]
 80023e8:	2b03      	cmp	r3, #3
 80023ea:	d00a      	beq.n	8002402 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 80023ec:	78fa      	ldrb	r2, [r7, #3]
 80023ee:	6879      	ldr	r1, [r7, #4]
 80023f0:	4613      	mov	r3, r2
 80023f2:	011b      	lsls	r3, r3, #4
 80023f4:	1a9b      	subs	r3, r3, r2
 80023f6:	009b      	lsls	r3, r3, #2
 80023f8:	440b      	add	r3, r1
 80023fa:	3326      	adds	r3, #38	@ 0x26
 80023fc:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80023fe:	2b01      	cmp	r3, #1
 8002400:	d127      	bne.n	8002452 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8002402:	78fb      	ldrb	r3, [r7, #3]
 8002404:	015a      	lsls	r2, r3, #5
 8002406:	693b      	ldr	r3, [r7, #16]
 8002408:	4413      	add	r3, r2
 800240a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	78fa      	ldrb	r2, [r7, #3]
 8002412:	0151      	lsls	r1, r2, #5
 8002414:	693a      	ldr	r2, [r7, #16]
 8002416:	440a      	add	r2, r1
 8002418:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800241c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002420:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8002422:	78fa      	ldrb	r2, [r7, #3]
 8002424:	6879      	ldr	r1, [r7, #4]
 8002426:	4613      	mov	r3, r2
 8002428:	011b      	lsls	r3, r3, #4
 800242a:	1a9b      	subs	r3, r3, r2
 800242c:	009b      	lsls	r3, r3, #2
 800242e:	440b      	add	r3, r1
 8002430:	334c      	adds	r3, #76	@ 0x4c
 8002432:	2201      	movs	r2, #1
 8002434:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002436:	78fa      	ldrb	r2, [r7, #3]
 8002438:	6879      	ldr	r1, [r7, #4]
 800243a:	4613      	mov	r3, r2
 800243c:	011b      	lsls	r3, r3, #4
 800243e:	1a9b      	subs	r3, r3, r2
 8002440:	009b      	lsls	r3, r3, #2
 8002442:	440b      	add	r3, r1
 8002444:	334c      	adds	r3, #76	@ 0x4c
 8002446:	781a      	ldrb	r2, [r3, #0]
 8002448:	78fb      	ldrb	r3, [r7, #3]
 800244a:	4619      	mov	r1, r3
 800244c:	6878      	ldr	r0, [r7, #4]
 800244e:	f007 f967 	bl	8009720 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	799b      	ldrb	r3, [r3, #6]
 8002456:	2b01      	cmp	r3, #1
 8002458:	d13b      	bne.n	80024d2 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 800245a:	78fa      	ldrb	r2, [r7, #3]
 800245c:	6879      	ldr	r1, [r7, #4]
 800245e:	4613      	mov	r3, r2
 8002460:	011b      	lsls	r3, r3, #4
 8002462:	1a9b      	subs	r3, r3, r2
 8002464:	009b      	lsls	r3, r3, #2
 8002466:	440b      	add	r3, r1
 8002468:	3338      	adds	r3, #56	@ 0x38
 800246a:	6819      	ldr	r1, [r3, #0]
 800246c:	78fa      	ldrb	r2, [r7, #3]
 800246e:	6878      	ldr	r0, [r7, #4]
 8002470:	4613      	mov	r3, r2
 8002472:	011b      	lsls	r3, r3, #4
 8002474:	1a9b      	subs	r3, r3, r2
 8002476:	009b      	lsls	r3, r3, #2
 8002478:	4403      	add	r3, r0
 800247a:	3328      	adds	r3, #40	@ 0x28
 800247c:	881b      	ldrh	r3, [r3, #0]
 800247e:	440b      	add	r3, r1
 8002480:	1e59      	subs	r1, r3, #1
 8002482:	78fa      	ldrb	r2, [r7, #3]
 8002484:	6878      	ldr	r0, [r7, #4]
 8002486:	4613      	mov	r3, r2
 8002488:	011b      	lsls	r3, r3, #4
 800248a:	1a9b      	subs	r3, r3, r2
 800248c:	009b      	lsls	r3, r3, #2
 800248e:	4403      	add	r3, r0
 8002490:	3328      	adds	r3, #40	@ 0x28
 8002492:	881b      	ldrh	r3, [r3, #0]
 8002494:	fbb1 f3f3 	udiv	r3, r1, r3
 8002498:	f003 0301 	and.w	r3, r3, #1
 800249c:	2b00      	cmp	r3, #0
 800249e:	f000 8470 	beq.w	8002d82 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 80024a2:	78fa      	ldrb	r2, [r7, #3]
 80024a4:	6879      	ldr	r1, [r7, #4]
 80024a6:	4613      	mov	r3, r2
 80024a8:	011b      	lsls	r3, r3, #4
 80024aa:	1a9b      	subs	r3, r3, r2
 80024ac:	009b      	lsls	r3, r3, #2
 80024ae:	440b      	add	r3, r1
 80024b0:	333c      	adds	r3, #60	@ 0x3c
 80024b2:	781b      	ldrb	r3, [r3, #0]
 80024b4:	78fa      	ldrb	r2, [r7, #3]
 80024b6:	f083 0301 	eor.w	r3, r3, #1
 80024ba:	b2d8      	uxtb	r0, r3
 80024bc:	6879      	ldr	r1, [r7, #4]
 80024be:	4613      	mov	r3, r2
 80024c0:	011b      	lsls	r3, r3, #4
 80024c2:	1a9b      	subs	r3, r3, r2
 80024c4:	009b      	lsls	r3, r3, #2
 80024c6:	440b      	add	r3, r1
 80024c8:	333c      	adds	r3, #60	@ 0x3c
 80024ca:	4602      	mov	r2, r0
 80024cc:	701a      	strb	r2, [r3, #0]
 80024ce:	f000 bc58 	b.w	8002d82 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 80024d2:	78fa      	ldrb	r2, [r7, #3]
 80024d4:	6879      	ldr	r1, [r7, #4]
 80024d6:	4613      	mov	r3, r2
 80024d8:	011b      	lsls	r3, r3, #4
 80024da:	1a9b      	subs	r3, r3, r2
 80024dc:	009b      	lsls	r3, r3, #2
 80024de:	440b      	add	r3, r1
 80024e0:	333c      	adds	r3, #60	@ 0x3c
 80024e2:	781b      	ldrb	r3, [r3, #0]
 80024e4:	78fa      	ldrb	r2, [r7, #3]
 80024e6:	f083 0301 	eor.w	r3, r3, #1
 80024ea:	b2d8      	uxtb	r0, r3
 80024ec:	6879      	ldr	r1, [r7, #4]
 80024ee:	4613      	mov	r3, r2
 80024f0:	011b      	lsls	r3, r3, #4
 80024f2:	1a9b      	subs	r3, r3, r2
 80024f4:	009b      	lsls	r3, r3, #2
 80024f6:	440b      	add	r3, r1
 80024f8:	333c      	adds	r3, #60	@ 0x3c
 80024fa:	4602      	mov	r2, r0
 80024fc:	701a      	strb	r2, [r3, #0]
 80024fe:	f000 bc40 	b.w	8002d82 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	78fa      	ldrb	r2, [r7, #3]
 8002508:	4611      	mov	r1, r2
 800250a:	4618      	mov	r0, r3
 800250c:	f004 f80b 	bl	8006526 <USB_ReadChInterrupts>
 8002510:	4603      	mov	r3, r0
 8002512:	f003 0320 	and.w	r3, r3, #32
 8002516:	2b20      	cmp	r3, #32
 8002518:	d131      	bne.n	800257e <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800251a:	78fb      	ldrb	r3, [r7, #3]
 800251c:	015a      	lsls	r2, r3, #5
 800251e:	693b      	ldr	r3, [r7, #16]
 8002520:	4413      	add	r3, r2
 8002522:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002526:	461a      	mov	r2, r3
 8002528:	2320      	movs	r3, #32
 800252a:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 800252c:	78fa      	ldrb	r2, [r7, #3]
 800252e:	6879      	ldr	r1, [r7, #4]
 8002530:	4613      	mov	r3, r2
 8002532:	011b      	lsls	r3, r3, #4
 8002534:	1a9b      	subs	r3, r3, r2
 8002536:	009b      	lsls	r3, r3, #2
 8002538:	440b      	add	r3, r1
 800253a:	331a      	adds	r3, #26
 800253c:	781b      	ldrb	r3, [r3, #0]
 800253e:	2b01      	cmp	r3, #1
 8002540:	f040 841f 	bne.w	8002d82 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8002544:	78fa      	ldrb	r2, [r7, #3]
 8002546:	6879      	ldr	r1, [r7, #4]
 8002548:	4613      	mov	r3, r2
 800254a:	011b      	lsls	r3, r3, #4
 800254c:	1a9b      	subs	r3, r3, r2
 800254e:	009b      	lsls	r3, r3, #2
 8002550:	440b      	add	r3, r1
 8002552:	331b      	adds	r3, #27
 8002554:	2201      	movs	r2, #1
 8002556:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8002558:	78fa      	ldrb	r2, [r7, #3]
 800255a:	6879      	ldr	r1, [r7, #4]
 800255c:	4613      	mov	r3, r2
 800255e:	011b      	lsls	r3, r3, #4
 8002560:	1a9b      	subs	r3, r3, r2
 8002562:	009b      	lsls	r3, r3, #2
 8002564:	440b      	add	r3, r1
 8002566:	334d      	adds	r3, #77	@ 0x4d
 8002568:	2203      	movs	r2, #3
 800256a:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	78fa      	ldrb	r2, [r7, #3]
 8002572:	4611      	mov	r1, r2
 8002574:	4618      	mov	r0, r3
 8002576:	f004 fd7a 	bl	800706e <USB_HC_Halt>
 800257a:	f000 bc02 	b.w	8002d82 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	78fa      	ldrb	r2, [r7, #3]
 8002584:	4611      	mov	r1, r2
 8002586:	4618      	mov	r0, r3
 8002588:	f003 ffcd 	bl	8006526 <USB_ReadChInterrupts>
 800258c:	4603      	mov	r3, r0
 800258e:	f003 0302 	and.w	r3, r3, #2
 8002592:	2b02      	cmp	r3, #2
 8002594:	f040 8305 	bne.w	8002ba2 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8002598:	78fb      	ldrb	r3, [r7, #3]
 800259a:	015a      	lsls	r2, r3, #5
 800259c:	693b      	ldr	r3, [r7, #16]
 800259e:	4413      	add	r3, r2
 80025a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80025a4:	461a      	mov	r2, r3
 80025a6:	2302      	movs	r3, #2
 80025a8:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80025aa:	78fa      	ldrb	r2, [r7, #3]
 80025ac:	6879      	ldr	r1, [r7, #4]
 80025ae:	4613      	mov	r3, r2
 80025b0:	011b      	lsls	r3, r3, #4
 80025b2:	1a9b      	subs	r3, r3, r2
 80025b4:	009b      	lsls	r3, r3, #2
 80025b6:	440b      	add	r3, r1
 80025b8:	334d      	adds	r3, #77	@ 0x4d
 80025ba:	781b      	ldrb	r3, [r3, #0]
 80025bc:	2b01      	cmp	r3, #1
 80025be:	d114      	bne.n	80025ea <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80025c0:	78fa      	ldrb	r2, [r7, #3]
 80025c2:	6879      	ldr	r1, [r7, #4]
 80025c4:	4613      	mov	r3, r2
 80025c6:	011b      	lsls	r3, r3, #4
 80025c8:	1a9b      	subs	r3, r3, r2
 80025ca:	009b      	lsls	r3, r3, #2
 80025cc:	440b      	add	r3, r1
 80025ce:	334d      	adds	r3, #77	@ 0x4d
 80025d0:	2202      	movs	r2, #2
 80025d2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80025d4:	78fa      	ldrb	r2, [r7, #3]
 80025d6:	6879      	ldr	r1, [r7, #4]
 80025d8:	4613      	mov	r3, r2
 80025da:	011b      	lsls	r3, r3, #4
 80025dc:	1a9b      	subs	r3, r3, r2
 80025de:	009b      	lsls	r3, r3, #2
 80025e0:	440b      	add	r3, r1
 80025e2:	334c      	adds	r3, #76	@ 0x4c
 80025e4:	2201      	movs	r2, #1
 80025e6:	701a      	strb	r2, [r3, #0]
 80025e8:	e2cc      	b.n	8002b84 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 80025ea:	78fa      	ldrb	r2, [r7, #3]
 80025ec:	6879      	ldr	r1, [r7, #4]
 80025ee:	4613      	mov	r3, r2
 80025f0:	011b      	lsls	r3, r3, #4
 80025f2:	1a9b      	subs	r3, r3, r2
 80025f4:	009b      	lsls	r3, r3, #2
 80025f6:	440b      	add	r3, r1
 80025f8:	334d      	adds	r3, #77	@ 0x4d
 80025fa:	781b      	ldrb	r3, [r3, #0]
 80025fc:	2b06      	cmp	r3, #6
 80025fe:	d114      	bne.n	800262a <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002600:	78fa      	ldrb	r2, [r7, #3]
 8002602:	6879      	ldr	r1, [r7, #4]
 8002604:	4613      	mov	r3, r2
 8002606:	011b      	lsls	r3, r3, #4
 8002608:	1a9b      	subs	r3, r3, r2
 800260a:	009b      	lsls	r3, r3, #2
 800260c:	440b      	add	r3, r1
 800260e:	334d      	adds	r3, #77	@ 0x4d
 8002610:	2202      	movs	r2, #2
 8002612:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8002614:	78fa      	ldrb	r2, [r7, #3]
 8002616:	6879      	ldr	r1, [r7, #4]
 8002618:	4613      	mov	r3, r2
 800261a:	011b      	lsls	r3, r3, #4
 800261c:	1a9b      	subs	r3, r3, r2
 800261e:	009b      	lsls	r3, r3, #2
 8002620:	440b      	add	r3, r1
 8002622:	334c      	adds	r3, #76	@ 0x4c
 8002624:	2205      	movs	r2, #5
 8002626:	701a      	strb	r2, [r3, #0]
 8002628:	e2ac      	b.n	8002b84 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800262a:	78fa      	ldrb	r2, [r7, #3]
 800262c:	6879      	ldr	r1, [r7, #4]
 800262e:	4613      	mov	r3, r2
 8002630:	011b      	lsls	r3, r3, #4
 8002632:	1a9b      	subs	r3, r3, r2
 8002634:	009b      	lsls	r3, r3, #2
 8002636:	440b      	add	r3, r1
 8002638:	334d      	adds	r3, #77	@ 0x4d
 800263a:	781b      	ldrb	r3, [r3, #0]
 800263c:	2b07      	cmp	r3, #7
 800263e:	d00b      	beq.n	8002658 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8002640:	78fa      	ldrb	r2, [r7, #3]
 8002642:	6879      	ldr	r1, [r7, #4]
 8002644:	4613      	mov	r3, r2
 8002646:	011b      	lsls	r3, r3, #4
 8002648:	1a9b      	subs	r3, r3, r2
 800264a:	009b      	lsls	r3, r3, #2
 800264c:	440b      	add	r3, r1
 800264e:	334d      	adds	r3, #77	@ 0x4d
 8002650:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002652:	2b09      	cmp	r3, #9
 8002654:	f040 80a6 	bne.w	80027a4 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002658:	78fa      	ldrb	r2, [r7, #3]
 800265a:	6879      	ldr	r1, [r7, #4]
 800265c:	4613      	mov	r3, r2
 800265e:	011b      	lsls	r3, r3, #4
 8002660:	1a9b      	subs	r3, r3, r2
 8002662:	009b      	lsls	r3, r3, #2
 8002664:	440b      	add	r3, r1
 8002666:	334d      	adds	r3, #77	@ 0x4d
 8002668:	2202      	movs	r2, #2
 800266a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 800266c:	78fa      	ldrb	r2, [r7, #3]
 800266e:	6879      	ldr	r1, [r7, #4]
 8002670:	4613      	mov	r3, r2
 8002672:	011b      	lsls	r3, r3, #4
 8002674:	1a9b      	subs	r3, r3, r2
 8002676:	009b      	lsls	r3, r3, #2
 8002678:	440b      	add	r3, r1
 800267a:	3344      	adds	r3, #68	@ 0x44
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	1c59      	adds	r1, r3, #1
 8002680:	6878      	ldr	r0, [r7, #4]
 8002682:	4613      	mov	r3, r2
 8002684:	011b      	lsls	r3, r3, #4
 8002686:	1a9b      	subs	r3, r3, r2
 8002688:	009b      	lsls	r3, r3, #2
 800268a:	4403      	add	r3, r0
 800268c:	3344      	adds	r3, #68	@ 0x44
 800268e:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002690:	78fa      	ldrb	r2, [r7, #3]
 8002692:	6879      	ldr	r1, [r7, #4]
 8002694:	4613      	mov	r3, r2
 8002696:	011b      	lsls	r3, r3, #4
 8002698:	1a9b      	subs	r3, r3, r2
 800269a:	009b      	lsls	r3, r3, #2
 800269c:	440b      	add	r3, r1
 800269e:	3344      	adds	r3, #68	@ 0x44
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	2b02      	cmp	r3, #2
 80026a4:	d943      	bls.n	800272e <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80026a6:	78fa      	ldrb	r2, [r7, #3]
 80026a8:	6879      	ldr	r1, [r7, #4]
 80026aa:	4613      	mov	r3, r2
 80026ac:	011b      	lsls	r3, r3, #4
 80026ae:	1a9b      	subs	r3, r3, r2
 80026b0:	009b      	lsls	r3, r3, #2
 80026b2:	440b      	add	r3, r1
 80026b4:	3344      	adds	r3, #68	@ 0x44
 80026b6:	2200      	movs	r2, #0
 80026b8:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 80026ba:	78fa      	ldrb	r2, [r7, #3]
 80026bc:	6879      	ldr	r1, [r7, #4]
 80026be:	4613      	mov	r3, r2
 80026c0:	011b      	lsls	r3, r3, #4
 80026c2:	1a9b      	subs	r3, r3, r2
 80026c4:	009b      	lsls	r3, r3, #2
 80026c6:	440b      	add	r3, r1
 80026c8:	331a      	adds	r3, #26
 80026ca:	781b      	ldrb	r3, [r3, #0]
 80026cc:	2b01      	cmp	r3, #1
 80026ce:	d123      	bne.n	8002718 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 80026d0:	78fa      	ldrb	r2, [r7, #3]
 80026d2:	6879      	ldr	r1, [r7, #4]
 80026d4:	4613      	mov	r3, r2
 80026d6:	011b      	lsls	r3, r3, #4
 80026d8:	1a9b      	subs	r3, r3, r2
 80026da:	009b      	lsls	r3, r3, #2
 80026dc:	440b      	add	r3, r1
 80026de:	331b      	adds	r3, #27
 80026e0:	2200      	movs	r2, #0
 80026e2:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 80026e4:	78fa      	ldrb	r2, [r7, #3]
 80026e6:	6879      	ldr	r1, [r7, #4]
 80026e8:	4613      	mov	r3, r2
 80026ea:	011b      	lsls	r3, r3, #4
 80026ec:	1a9b      	subs	r3, r3, r2
 80026ee:	009b      	lsls	r3, r3, #2
 80026f0:	440b      	add	r3, r1
 80026f2:	331c      	adds	r3, #28
 80026f4:	2200      	movs	r2, #0
 80026f6:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80026f8:	78fb      	ldrb	r3, [r7, #3]
 80026fa:	015a      	lsls	r2, r3, #5
 80026fc:	693b      	ldr	r3, [r7, #16]
 80026fe:	4413      	add	r3, r2
 8002700:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002704:	685b      	ldr	r3, [r3, #4]
 8002706:	78fa      	ldrb	r2, [r7, #3]
 8002708:	0151      	lsls	r1, r2, #5
 800270a:	693a      	ldr	r2, [r7, #16]
 800270c:	440a      	add	r2, r1
 800270e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002712:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002716:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8002718:	78fa      	ldrb	r2, [r7, #3]
 800271a:	6879      	ldr	r1, [r7, #4]
 800271c:	4613      	mov	r3, r2
 800271e:	011b      	lsls	r3, r3, #4
 8002720:	1a9b      	subs	r3, r3, r2
 8002722:	009b      	lsls	r3, r3, #2
 8002724:	440b      	add	r3, r1
 8002726:	334c      	adds	r3, #76	@ 0x4c
 8002728:	2204      	movs	r2, #4
 800272a:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800272c:	e229      	b.n	8002b82 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800272e:	78fa      	ldrb	r2, [r7, #3]
 8002730:	6879      	ldr	r1, [r7, #4]
 8002732:	4613      	mov	r3, r2
 8002734:	011b      	lsls	r3, r3, #4
 8002736:	1a9b      	subs	r3, r3, r2
 8002738:	009b      	lsls	r3, r3, #2
 800273a:	440b      	add	r3, r1
 800273c:	334c      	adds	r3, #76	@ 0x4c
 800273e:	2202      	movs	r2, #2
 8002740:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002742:	78fa      	ldrb	r2, [r7, #3]
 8002744:	6879      	ldr	r1, [r7, #4]
 8002746:	4613      	mov	r3, r2
 8002748:	011b      	lsls	r3, r3, #4
 800274a:	1a9b      	subs	r3, r3, r2
 800274c:	009b      	lsls	r3, r3, #2
 800274e:	440b      	add	r3, r1
 8002750:	3326      	adds	r3, #38	@ 0x26
 8002752:	781b      	ldrb	r3, [r3, #0]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d00b      	beq.n	8002770 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002758:	78fa      	ldrb	r2, [r7, #3]
 800275a:	6879      	ldr	r1, [r7, #4]
 800275c:	4613      	mov	r3, r2
 800275e:	011b      	lsls	r3, r3, #4
 8002760:	1a9b      	subs	r3, r3, r2
 8002762:	009b      	lsls	r3, r3, #2
 8002764:	440b      	add	r3, r1
 8002766:	3326      	adds	r3, #38	@ 0x26
 8002768:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800276a:	2b02      	cmp	r3, #2
 800276c:	f040 8209 	bne.w	8002b82 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8002770:	78fb      	ldrb	r3, [r7, #3]
 8002772:	015a      	lsls	r2, r3, #5
 8002774:	693b      	ldr	r3, [r7, #16]
 8002776:	4413      	add	r3, r2
 8002778:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002786:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800278e:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8002790:	78fb      	ldrb	r3, [r7, #3]
 8002792:	015a      	lsls	r2, r3, #5
 8002794:	693b      	ldr	r3, [r7, #16]
 8002796:	4413      	add	r3, r2
 8002798:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800279c:	461a      	mov	r2, r3
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80027a2:	e1ee      	b.n	8002b82 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80027a4:	78fa      	ldrb	r2, [r7, #3]
 80027a6:	6879      	ldr	r1, [r7, #4]
 80027a8:	4613      	mov	r3, r2
 80027aa:	011b      	lsls	r3, r3, #4
 80027ac:	1a9b      	subs	r3, r3, r2
 80027ae:	009b      	lsls	r3, r3, #2
 80027b0:	440b      	add	r3, r1
 80027b2:	334d      	adds	r3, #77	@ 0x4d
 80027b4:	781b      	ldrb	r3, [r3, #0]
 80027b6:	2b05      	cmp	r3, #5
 80027b8:	f040 80c8 	bne.w	800294c <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80027bc:	78fa      	ldrb	r2, [r7, #3]
 80027be:	6879      	ldr	r1, [r7, #4]
 80027c0:	4613      	mov	r3, r2
 80027c2:	011b      	lsls	r3, r3, #4
 80027c4:	1a9b      	subs	r3, r3, r2
 80027c6:	009b      	lsls	r3, r3, #2
 80027c8:	440b      	add	r3, r1
 80027ca:	334d      	adds	r3, #77	@ 0x4d
 80027cc:	2202      	movs	r2, #2
 80027ce:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80027d0:	78fa      	ldrb	r2, [r7, #3]
 80027d2:	6879      	ldr	r1, [r7, #4]
 80027d4:	4613      	mov	r3, r2
 80027d6:	011b      	lsls	r3, r3, #4
 80027d8:	1a9b      	subs	r3, r3, r2
 80027da:	009b      	lsls	r3, r3, #2
 80027dc:	440b      	add	r3, r1
 80027de:	331b      	adds	r3, #27
 80027e0:	781b      	ldrb	r3, [r3, #0]
 80027e2:	2b01      	cmp	r3, #1
 80027e4:	f040 81ce 	bne.w	8002b84 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 80027e8:	78fa      	ldrb	r2, [r7, #3]
 80027ea:	6879      	ldr	r1, [r7, #4]
 80027ec:	4613      	mov	r3, r2
 80027ee:	011b      	lsls	r3, r3, #4
 80027f0:	1a9b      	subs	r3, r3, r2
 80027f2:	009b      	lsls	r3, r3, #2
 80027f4:	440b      	add	r3, r1
 80027f6:	3326      	adds	r3, #38	@ 0x26
 80027f8:	781b      	ldrb	r3, [r3, #0]
 80027fa:	2b03      	cmp	r3, #3
 80027fc:	d16b      	bne.n	80028d6 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 80027fe:	78fa      	ldrb	r2, [r7, #3]
 8002800:	6879      	ldr	r1, [r7, #4]
 8002802:	4613      	mov	r3, r2
 8002804:	011b      	lsls	r3, r3, #4
 8002806:	1a9b      	subs	r3, r3, r2
 8002808:	009b      	lsls	r3, r3, #2
 800280a:	440b      	add	r3, r1
 800280c:	3348      	adds	r3, #72	@ 0x48
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	1c59      	adds	r1, r3, #1
 8002812:	6878      	ldr	r0, [r7, #4]
 8002814:	4613      	mov	r3, r2
 8002816:	011b      	lsls	r3, r3, #4
 8002818:	1a9b      	subs	r3, r3, r2
 800281a:	009b      	lsls	r3, r3, #2
 800281c:	4403      	add	r3, r0
 800281e:	3348      	adds	r3, #72	@ 0x48
 8002820:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8002822:	78fa      	ldrb	r2, [r7, #3]
 8002824:	6879      	ldr	r1, [r7, #4]
 8002826:	4613      	mov	r3, r2
 8002828:	011b      	lsls	r3, r3, #4
 800282a:	1a9b      	subs	r3, r3, r2
 800282c:	009b      	lsls	r3, r3, #2
 800282e:	440b      	add	r3, r1
 8002830:	3348      	adds	r3, #72	@ 0x48
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	2b02      	cmp	r3, #2
 8002836:	d943      	bls.n	80028c0 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8002838:	78fa      	ldrb	r2, [r7, #3]
 800283a:	6879      	ldr	r1, [r7, #4]
 800283c:	4613      	mov	r3, r2
 800283e:	011b      	lsls	r3, r3, #4
 8002840:	1a9b      	subs	r3, r3, r2
 8002842:	009b      	lsls	r3, r3, #2
 8002844:	440b      	add	r3, r1
 8002846:	3348      	adds	r3, #72	@ 0x48
 8002848:	2200      	movs	r2, #0
 800284a:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 800284c:	78fa      	ldrb	r2, [r7, #3]
 800284e:	6879      	ldr	r1, [r7, #4]
 8002850:	4613      	mov	r3, r2
 8002852:	011b      	lsls	r3, r3, #4
 8002854:	1a9b      	subs	r3, r3, r2
 8002856:	009b      	lsls	r3, r3, #2
 8002858:	440b      	add	r3, r1
 800285a:	331b      	adds	r3, #27
 800285c:	2200      	movs	r2, #0
 800285e:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8002860:	78fa      	ldrb	r2, [r7, #3]
 8002862:	6879      	ldr	r1, [r7, #4]
 8002864:	4613      	mov	r3, r2
 8002866:	011b      	lsls	r3, r3, #4
 8002868:	1a9b      	subs	r3, r3, r2
 800286a:	009b      	lsls	r3, r3, #2
 800286c:	440b      	add	r3, r1
 800286e:	3344      	adds	r3, #68	@ 0x44
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	2b02      	cmp	r3, #2
 8002874:	d809      	bhi.n	800288a <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8002876:	78fa      	ldrb	r2, [r7, #3]
 8002878:	6879      	ldr	r1, [r7, #4]
 800287a:	4613      	mov	r3, r2
 800287c:	011b      	lsls	r3, r3, #4
 800287e:	1a9b      	subs	r3, r3, r2
 8002880:	009b      	lsls	r3, r3, #2
 8002882:	440b      	add	r3, r1
 8002884:	331c      	adds	r3, #28
 8002886:	2201      	movs	r2, #1
 8002888:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800288a:	78fb      	ldrb	r3, [r7, #3]
 800288c:	015a      	lsls	r2, r3, #5
 800288e:	693b      	ldr	r3, [r7, #16]
 8002890:	4413      	add	r3, r2
 8002892:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002896:	685b      	ldr	r3, [r3, #4]
 8002898:	78fa      	ldrb	r2, [r7, #3]
 800289a:	0151      	lsls	r1, r2, #5
 800289c:	693a      	ldr	r2, [r7, #16]
 800289e:	440a      	add	r2, r1
 80028a0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80028a4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80028a8:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 80028aa:	78fa      	ldrb	r2, [r7, #3]
 80028ac:	6879      	ldr	r1, [r7, #4]
 80028ae:	4613      	mov	r3, r2
 80028b0:	011b      	lsls	r3, r3, #4
 80028b2:	1a9b      	subs	r3, r3, r2
 80028b4:	009b      	lsls	r3, r3, #2
 80028b6:	440b      	add	r3, r1
 80028b8:	334c      	adds	r3, #76	@ 0x4c
 80028ba:	2204      	movs	r2, #4
 80028bc:	701a      	strb	r2, [r3, #0]
 80028be:	e014      	b.n	80028ea <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80028c0:	78fa      	ldrb	r2, [r7, #3]
 80028c2:	6879      	ldr	r1, [r7, #4]
 80028c4:	4613      	mov	r3, r2
 80028c6:	011b      	lsls	r3, r3, #4
 80028c8:	1a9b      	subs	r3, r3, r2
 80028ca:	009b      	lsls	r3, r3, #2
 80028cc:	440b      	add	r3, r1
 80028ce:	334c      	adds	r3, #76	@ 0x4c
 80028d0:	2202      	movs	r2, #2
 80028d2:	701a      	strb	r2, [r3, #0]
 80028d4:	e009      	b.n	80028ea <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80028d6:	78fa      	ldrb	r2, [r7, #3]
 80028d8:	6879      	ldr	r1, [r7, #4]
 80028da:	4613      	mov	r3, r2
 80028dc:	011b      	lsls	r3, r3, #4
 80028de:	1a9b      	subs	r3, r3, r2
 80028e0:	009b      	lsls	r3, r3, #2
 80028e2:	440b      	add	r3, r1
 80028e4:	334c      	adds	r3, #76	@ 0x4c
 80028e6:	2202      	movs	r2, #2
 80028e8:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80028ea:	78fa      	ldrb	r2, [r7, #3]
 80028ec:	6879      	ldr	r1, [r7, #4]
 80028ee:	4613      	mov	r3, r2
 80028f0:	011b      	lsls	r3, r3, #4
 80028f2:	1a9b      	subs	r3, r3, r2
 80028f4:	009b      	lsls	r3, r3, #2
 80028f6:	440b      	add	r3, r1
 80028f8:	3326      	adds	r3, #38	@ 0x26
 80028fa:	781b      	ldrb	r3, [r3, #0]
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d00b      	beq.n	8002918 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002900:	78fa      	ldrb	r2, [r7, #3]
 8002902:	6879      	ldr	r1, [r7, #4]
 8002904:	4613      	mov	r3, r2
 8002906:	011b      	lsls	r3, r3, #4
 8002908:	1a9b      	subs	r3, r3, r2
 800290a:	009b      	lsls	r3, r3, #2
 800290c:	440b      	add	r3, r1
 800290e:	3326      	adds	r3, #38	@ 0x26
 8002910:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002912:	2b02      	cmp	r3, #2
 8002914:	f040 8136 	bne.w	8002b84 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8002918:	78fb      	ldrb	r3, [r7, #3]
 800291a:	015a      	lsls	r2, r3, #5
 800291c:	693b      	ldr	r3, [r7, #16]
 800291e:	4413      	add	r3, r2
 8002920:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800292e:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002936:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8002938:	78fb      	ldrb	r3, [r7, #3]
 800293a:	015a      	lsls	r2, r3, #5
 800293c:	693b      	ldr	r3, [r7, #16]
 800293e:	4413      	add	r3, r2
 8002940:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002944:	461a      	mov	r2, r3
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	6013      	str	r3, [r2, #0]
 800294a:	e11b      	b.n	8002b84 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 800294c:	78fa      	ldrb	r2, [r7, #3]
 800294e:	6879      	ldr	r1, [r7, #4]
 8002950:	4613      	mov	r3, r2
 8002952:	011b      	lsls	r3, r3, #4
 8002954:	1a9b      	subs	r3, r3, r2
 8002956:	009b      	lsls	r3, r3, #2
 8002958:	440b      	add	r3, r1
 800295a:	334d      	adds	r3, #77	@ 0x4d
 800295c:	781b      	ldrb	r3, [r3, #0]
 800295e:	2b03      	cmp	r3, #3
 8002960:	f040 8081 	bne.w	8002a66 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002964:	78fa      	ldrb	r2, [r7, #3]
 8002966:	6879      	ldr	r1, [r7, #4]
 8002968:	4613      	mov	r3, r2
 800296a:	011b      	lsls	r3, r3, #4
 800296c:	1a9b      	subs	r3, r3, r2
 800296e:	009b      	lsls	r3, r3, #2
 8002970:	440b      	add	r3, r1
 8002972:	334d      	adds	r3, #77	@ 0x4d
 8002974:	2202      	movs	r2, #2
 8002976:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8002978:	78fa      	ldrb	r2, [r7, #3]
 800297a:	6879      	ldr	r1, [r7, #4]
 800297c:	4613      	mov	r3, r2
 800297e:	011b      	lsls	r3, r3, #4
 8002980:	1a9b      	subs	r3, r3, r2
 8002982:	009b      	lsls	r3, r3, #2
 8002984:	440b      	add	r3, r1
 8002986:	331b      	adds	r3, #27
 8002988:	781b      	ldrb	r3, [r3, #0]
 800298a:	2b01      	cmp	r3, #1
 800298c:	f040 80fa 	bne.w	8002b84 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002990:	78fa      	ldrb	r2, [r7, #3]
 8002992:	6879      	ldr	r1, [r7, #4]
 8002994:	4613      	mov	r3, r2
 8002996:	011b      	lsls	r3, r3, #4
 8002998:	1a9b      	subs	r3, r3, r2
 800299a:	009b      	lsls	r3, r3, #2
 800299c:	440b      	add	r3, r1
 800299e:	334c      	adds	r3, #76	@ 0x4c
 80029a0:	2202      	movs	r2, #2
 80029a2:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80029a4:	78fb      	ldrb	r3, [r7, #3]
 80029a6:	015a      	lsls	r2, r3, #5
 80029a8:	693b      	ldr	r3, [r7, #16]
 80029aa:	4413      	add	r3, r2
 80029ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80029b0:	685b      	ldr	r3, [r3, #4]
 80029b2:	78fa      	ldrb	r2, [r7, #3]
 80029b4:	0151      	lsls	r1, r2, #5
 80029b6:	693a      	ldr	r2, [r7, #16]
 80029b8:	440a      	add	r2, r1
 80029ba:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80029be:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80029c2:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 80029c4:	78fb      	ldrb	r3, [r7, #3]
 80029c6:	015a      	lsls	r2, r3, #5
 80029c8:	693b      	ldr	r3, [r7, #16]
 80029ca:	4413      	add	r3, r2
 80029cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80029d0:	68db      	ldr	r3, [r3, #12]
 80029d2:	78fa      	ldrb	r2, [r7, #3]
 80029d4:	0151      	lsls	r1, r2, #5
 80029d6:	693a      	ldr	r2, [r7, #16]
 80029d8:	440a      	add	r2, r1
 80029da:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80029de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80029e2:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 80029e4:	78fb      	ldrb	r3, [r7, #3]
 80029e6:	015a      	lsls	r2, r3, #5
 80029e8:	693b      	ldr	r3, [r7, #16]
 80029ea:	4413      	add	r3, r2
 80029ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80029f0:	68db      	ldr	r3, [r3, #12]
 80029f2:	78fa      	ldrb	r2, [r7, #3]
 80029f4:	0151      	lsls	r1, r2, #5
 80029f6:	693a      	ldr	r2, [r7, #16]
 80029f8:	440a      	add	r2, r1
 80029fa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80029fe:	f023 0320 	bic.w	r3, r3, #32
 8002a02:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002a04:	78fa      	ldrb	r2, [r7, #3]
 8002a06:	6879      	ldr	r1, [r7, #4]
 8002a08:	4613      	mov	r3, r2
 8002a0a:	011b      	lsls	r3, r3, #4
 8002a0c:	1a9b      	subs	r3, r3, r2
 8002a0e:	009b      	lsls	r3, r3, #2
 8002a10:	440b      	add	r3, r1
 8002a12:	3326      	adds	r3, #38	@ 0x26
 8002a14:	781b      	ldrb	r3, [r3, #0]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d00b      	beq.n	8002a32 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002a1a:	78fa      	ldrb	r2, [r7, #3]
 8002a1c:	6879      	ldr	r1, [r7, #4]
 8002a1e:	4613      	mov	r3, r2
 8002a20:	011b      	lsls	r3, r3, #4
 8002a22:	1a9b      	subs	r3, r3, r2
 8002a24:	009b      	lsls	r3, r3, #2
 8002a26:	440b      	add	r3, r1
 8002a28:	3326      	adds	r3, #38	@ 0x26
 8002a2a:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002a2c:	2b02      	cmp	r3, #2
 8002a2e:	f040 80a9 	bne.w	8002b84 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8002a32:	78fb      	ldrb	r3, [r7, #3]
 8002a34:	015a      	lsls	r2, r3, #5
 8002a36:	693b      	ldr	r3, [r7, #16]
 8002a38:	4413      	add	r3, r2
 8002a3a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002a48:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002a50:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8002a52:	78fb      	ldrb	r3, [r7, #3]
 8002a54:	015a      	lsls	r2, r3, #5
 8002a56:	693b      	ldr	r3, [r7, #16]
 8002a58:	4413      	add	r3, r2
 8002a5a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a5e:	461a      	mov	r2, r3
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	6013      	str	r3, [r2, #0]
 8002a64:	e08e      	b.n	8002b84 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8002a66:	78fa      	ldrb	r2, [r7, #3]
 8002a68:	6879      	ldr	r1, [r7, #4]
 8002a6a:	4613      	mov	r3, r2
 8002a6c:	011b      	lsls	r3, r3, #4
 8002a6e:	1a9b      	subs	r3, r3, r2
 8002a70:	009b      	lsls	r3, r3, #2
 8002a72:	440b      	add	r3, r1
 8002a74:	334d      	adds	r3, #77	@ 0x4d
 8002a76:	781b      	ldrb	r3, [r3, #0]
 8002a78:	2b04      	cmp	r3, #4
 8002a7a:	d143      	bne.n	8002b04 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002a7c:	78fa      	ldrb	r2, [r7, #3]
 8002a7e:	6879      	ldr	r1, [r7, #4]
 8002a80:	4613      	mov	r3, r2
 8002a82:	011b      	lsls	r3, r3, #4
 8002a84:	1a9b      	subs	r3, r3, r2
 8002a86:	009b      	lsls	r3, r3, #2
 8002a88:	440b      	add	r3, r1
 8002a8a:	334d      	adds	r3, #77	@ 0x4d
 8002a8c:	2202      	movs	r2, #2
 8002a8e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002a90:	78fa      	ldrb	r2, [r7, #3]
 8002a92:	6879      	ldr	r1, [r7, #4]
 8002a94:	4613      	mov	r3, r2
 8002a96:	011b      	lsls	r3, r3, #4
 8002a98:	1a9b      	subs	r3, r3, r2
 8002a9a:	009b      	lsls	r3, r3, #2
 8002a9c:	440b      	add	r3, r1
 8002a9e:	334c      	adds	r3, #76	@ 0x4c
 8002aa0:	2202      	movs	r2, #2
 8002aa2:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002aa4:	78fa      	ldrb	r2, [r7, #3]
 8002aa6:	6879      	ldr	r1, [r7, #4]
 8002aa8:	4613      	mov	r3, r2
 8002aaa:	011b      	lsls	r3, r3, #4
 8002aac:	1a9b      	subs	r3, r3, r2
 8002aae:	009b      	lsls	r3, r3, #2
 8002ab0:	440b      	add	r3, r1
 8002ab2:	3326      	adds	r3, #38	@ 0x26
 8002ab4:	781b      	ldrb	r3, [r3, #0]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d00a      	beq.n	8002ad0 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002aba:	78fa      	ldrb	r2, [r7, #3]
 8002abc:	6879      	ldr	r1, [r7, #4]
 8002abe:	4613      	mov	r3, r2
 8002ac0:	011b      	lsls	r3, r3, #4
 8002ac2:	1a9b      	subs	r3, r3, r2
 8002ac4:	009b      	lsls	r3, r3, #2
 8002ac6:	440b      	add	r3, r1
 8002ac8:	3326      	adds	r3, #38	@ 0x26
 8002aca:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002acc:	2b02      	cmp	r3, #2
 8002ace:	d159      	bne.n	8002b84 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8002ad0:	78fb      	ldrb	r3, [r7, #3]
 8002ad2:	015a      	lsls	r2, r3, #5
 8002ad4:	693b      	ldr	r3, [r7, #16]
 8002ad6:	4413      	add	r3, r2
 8002ad8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002ae6:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002aee:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8002af0:	78fb      	ldrb	r3, [r7, #3]
 8002af2:	015a      	lsls	r2, r3, #5
 8002af4:	693b      	ldr	r3, [r7, #16]
 8002af6:	4413      	add	r3, r2
 8002af8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002afc:	461a      	mov	r2, r3
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	6013      	str	r3, [r2, #0]
 8002b02:	e03f      	b.n	8002b84 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8002b04:	78fa      	ldrb	r2, [r7, #3]
 8002b06:	6879      	ldr	r1, [r7, #4]
 8002b08:	4613      	mov	r3, r2
 8002b0a:	011b      	lsls	r3, r3, #4
 8002b0c:	1a9b      	subs	r3, r3, r2
 8002b0e:	009b      	lsls	r3, r3, #2
 8002b10:	440b      	add	r3, r1
 8002b12:	334d      	adds	r3, #77	@ 0x4d
 8002b14:	781b      	ldrb	r3, [r3, #0]
 8002b16:	2b08      	cmp	r3, #8
 8002b18:	d126      	bne.n	8002b68 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002b1a:	78fa      	ldrb	r2, [r7, #3]
 8002b1c:	6879      	ldr	r1, [r7, #4]
 8002b1e:	4613      	mov	r3, r2
 8002b20:	011b      	lsls	r3, r3, #4
 8002b22:	1a9b      	subs	r3, r3, r2
 8002b24:	009b      	lsls	r3, r3, #2
 8002b26:	440b      	add	r3, r1
 8002b28:	334d      	adds	r3, #77	@ 0x4d
 8002b2a:	2202      	movs	r2, #2
 8002b2c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8002b2e:	78fa      	ldrb	r2, [r7, #3]
 8002b30:	6879      	ldr	r1, [r7, #4]
 8002b32:	4613      	mov	r3, r2
 8002b34:	011b      	lsls	r3, r3, #4
 8002b36:	1a9b      	subs	r3, r3, r2
 8002b38:	009b      	lsls	r3, r3, #2
 8002b3a:	440b      	add	r3, r1
 8002b3c:	3344      	adds	r3, #68	@ 0x44
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	1c59      	adds	r1, r3, #1
 8002b42:	6878      	ldr	r0, [r7, #4]
 8002b44:	4613      	mov	r3, r2
 8002b46:	011b      	lsls	r3, r3, #4
 8002b48:	1a9b      	subs	r3, r3, r2
 8002b4a:	009b      	lsls	r3, r3, #2
 8002b4c:	4403      	add	r3, r0
 8002b4e:	3344      	adds	r3, #68	@ 0x44
 8002b50:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8002b52:	78fa      	ldrb	r2, [r7, #3]
 8002b54:	6879      	ldr	r1, [r7, #4]
 8002b56:	4613      	mov	r3, r2
 8002b58:	011b      	lsls	r3, r3, #4
 8002b5a:	1a9b      	subs	r3, r3, r2
 8002b5c:	009b      	lsls	r3, r3, #2
 8002b5e:	440b      	add	r3, r1
 8002b60:	334c      	adds	r3, #76	@ 0x4c
 8002b62:	2204      	movs	r2, #4
 8002b64:	701a      	strb	r2, [r3, #0]
 8002b66:	e00d      	b.n	8002b84 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8002b68:	78fa      	ldrb	r2, [r7, #3]
 8002b6a:	6879      	ldr	r1, [r7, #4]
 8002b6c:	4613      	mov	r3, r2
 8002b6e:	011b      	lsls	r3, r3, #4
 8002b70:	1a9b      	subs	r3, r3, r2
 8002b72:	009b      	lsls	r3, r3, #2
 8002b74:	440b      	add	r3, r1
 8002b76:	334d      	adds	r3, #77	@ 0x4d
 8002b78:	781b      	ldrb	r3, [r3, #0]
 8002b7a:	2b02      	cmp	r3, #2
 8002b7c:	f000 8100 	beq.w	8002d80 <HCD_HC_IN_IRQHandler+0xcca>
 8002b80:	e000      	b.n	8002b84 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002b82:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002b84:	78fa      	ldrb	r2, [r7, #3]
 8002b86:	6879      	ldr	r1, [r7, #4]
 8002b88:	4613      	mov	r3, r2
 8002b8a:	011b      	lsls	r3, r3, #4
 8002b8c:	1a9b      	subs	r3, r3, r2
 8002b8e:	009b      	lsls	r3, r3, #2
 8002b90:	440b      	add	r3, r1
 8002b92:	334c      	adds	r3, #76	@ 0x4c
 8002b94:	781a      	ldrb	r2, [r3, #0]
 8002b96:	78fb      	ldrb	r3, [r7, #3]
 8002b98:	4619      	mov	r1, r3
 8002b9a:	6878      	ldr	r0, [r7, #4]
 8002b9c:	f006 fdc0 	bl	8009720 <HAL_HCD_HC_NotifyURBChange_Callback>
 8002ba0:	e0ef      	b.n	8002d82 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	78fa      	ldrb	r2, [r7, #3]
 8002ba8:	4611      	mov	r1, r2
 8002baa:	4618      	mov	r0, r3
 8002bac:	f003 fcbb 	bl	8006526 <USB_ReadChInterrupts>
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002bb6:	2b40      	cmp	r3, #64	@ 0x40
 8002bb8:	d12f      	bne.n	8002c1a <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002bba:	78fb      	ldrb	r3, [r7, #3]
 8002bbc:	015a      	lsls	r2, r3, #5
 8002bbe:	693b      	ldr	r3, [r7, #16]
 8002bc0:	4413      	add	r3, r2
 8002bc2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002bc6:	461a      	mov	r2, r3
 8002bc8:	2340      	movs	r3, #64	@ 0x40
 8002bca:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8002bcc:	78fa      	ldrb	r2, [r7, #3]
 8002bce:	6879      	ldr	r1, [r7, #4]
 8002bd0:	4613      	mov	r3, r2
 8002bd2:	011b      	lsls	r3, r3, #4
 8002bd4:	1a9b      	subs	r3, r3, r2
 8002bd6:	009b      	lsls	r3, r3, #2
 8002bd8:	440b      	add	r3, r1
 8002bda:	334d      	adds	r3, #77	@ 0x4d
 8002bdc:	2205      	movs	r2, #5
 8002bde:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8002be0:	78fa      	ldrb	r2, [r7, #3]
 8002be2:	6879      	ldr	r1, [r7, #4]
 8002be4:	4613      	mov	r3, r2
 8002be6:	011b      	lsls	r3, r3, #4
 8002be8:	1a9b      	subs	r3, r3, r2
 8002bea:	009b      	lsls	r3, r3, #2
 8002bec:	440b      	add	r3, r1
 8002bee:	331a      	adds	r3, #26
 8002bf0:	781b      	ldrb	r3, [r3, #0]
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d109      	bne.n	8002c0a <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002bf6:	78fa      	ldrb	r2, [r7, #3]
 8002bf8:	6879      	ldr	r1, [r7, #4]
 8002bfa:	4613      	mov	r3, r2
 8002bfc:	011b      	lsls	r3, r3, #4
 8002bfe:	1a9b      	subs	r3, r3, r2
 8002c00:	009b      	lsls	r3, r3, #2
 8002c02:	440b      	add	r3, r1
 8002c04:	3344      	adds	r3, #68	@ 0x44
 8002c06:	2200      	movs	r2, #0
 8002c08:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	78fa      	ldrb	r2, [r7, #3]
 8002c10:	4611      	mov	r1, r2
 8002c12:	4618      	mov	r0, r3
 8002c14:	f004 fa2b 	bl	800706e <USB_HC_Halt>
 8002c18:	e0b3      	b.n	8002d82 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	78fa      	ldrb	r2, [r7, #3]
 8002c20:	4611      	mov	r1, r2
 8002c22:	4618      	mov	r0, r3
 8002c24:	f003 fc7f 	bl	8006526 <USB_ReadChInterrupts>
 8002c28:	4603      	mov	r3, r0
 8002c2a:	f003 0310 	and.w	r3, r3, #16
 8002c2e:	2b10      	cmp	r3, #16
 8002c30:	f040 80a7 	bne.w	8002d82 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8002c34:	78fa      	ldrb	r2, [r7, #3]
 8002c36:	6879      	ldr	r1, [r7, #4]
 8002c38:	4613      	mov	r3, r2
 8002c3a:	011b      	lsls	r3, r3, #4
 8002c3c:	1a9b      	subs	r3, r3, r2
 8002c3e:	009b      	lsls	r3, r3, #2
 8002c40:	440b      	add	r3, r1
 8002c42:	3326      	adds	r3, #38	@ 0x26
 8002c44:	781b      	ldrb	r3, [r3, #0]
 8002c46:	2b03      	cmp	r3, #3
 8002c48:	d11b      	bne.n	8002c82 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002c4a:	78fa      	ldrb	r2, [r7, #3]
 8002c4c:	6879      	ldr	r1, [r7, #4]
 8002c4e:	4613      	mov	r3, r2
 8002c50:	011b      	lsls	r3, r3, #4
 8002c52:	1a9b      	subs	r3, r3, r2
 8002c54:	009b      	lsls	r3, r3, #2
 8002c56:	440b      	add	r3, r1
 8002c58:	3344      	adds	r3, #68	@ 0x44
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8002c5e:	78fa      	ldrb	r2, [r7, #3]
 8002c60:	6879      	ldr	r1, [r7, #4]
 8002c62:	4613      	mov	r3, r2
 8002c64:	011b      	lsls	r3, r3, #4
 8002c66:	1a9b      	subs	r3, r3, r2
 8002c68:	009b      	lsls	r3, r3, #2
 8002c6a:	440b      	add	r3, r1
 8002c6c:	334d      	adds	r3, #77	@ 0x4d
 8002c6e:	2204      	movs	r2, #4
 8002c70:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	78fa      	ldrb	r2, [r7, #3]
 8002c78:	4611      	mov	r1, r2
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	f004 f9f7 	bl	800706e <USB_HC_Halt>
 8002c80:	e03f      	b.n	8002d02 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002c82:	78fa      	ldrb	r2, [r7, #3]
 8002c84:	6879      	ldr	r1, [r7, #4]
 8002c86:	4613      	mov	r3, r2
 8002c88:	011b      	lsls	r3, r3, #4
 8002c8a:	1a9b      	subs	r3, r3, r2
 8002c8c:	009b      	lsls	r3, r3, #2
 8002c8e:	440b      	add	r3, r1
 8002c90:	3326      	adds	r3, #38	@ 0x26
 8002c92:	781b      	ldrb	r3, [r3, #0]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d00a      	beq.n	8002cae <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002c98:	78fa      	ldrb	r2, [r7, #3]
 8002c9a:	6879      	ldr	r1, [r7, #4]
 8002c9c:	4613      	mov	r3, r2
 8002c9e:	011b      	lsls	r3, r3, #4
 8002ca0:	1a9b      	subs	r3, r3, r2
 8002ca2:	009b      	lsls	r3, r3, #2
 8002ca4:	440b      	add	r3, r1
 8002ca6:	3326      	adds	r3, #38	@ 0x26
 8002ca8:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002caa:	2b02      	cmp	r3, #2
 8002cac:	d129      	bne.n	8002d02 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002cae:	78fa      	ldrb	r2, [r7, #3]
 8002cb0:	6879      	ldr	r1, [r7, #4]
 8002cb2:	4613      	mov	r3, r2
 8002cb4:	011b      	lsls	r3, r3, #4
 8002cb6:	1a9b      	subs	r3, r3, r2
 8002cb8:	009b      	lsls	r3, r3, #2
 8002cba:	440b      	add	r3, r1
 8002cbc:	3344      	adds	r3, #68	@ 0x44
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	799b      	ldrb	r3, [r3, #6]
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d00a      	beq.n	8002ce0 <HCD_HC_IN_IRQHandler+0xc2a>
 8002cca:	78fa      	ldrb	r2, [r7, #3]
 8002ccc:	6879      	ldr	r1, [r7, #4]
 8002cce:	4613      	mov	r3, r2
 8002cd0:	011b      	lsls	r3, r3, #4
 8002cd2:	1a9b      	subs	r3, r3, r2
 8002cd4:	009b      	lsls	r3, r3, #2
 8002cd6:	440b      	add	r3, r1
 8002cd8:	331b      	adds	r3, #27
 8002cda:	781b      	ldrb	r3, [r3, #0]
 8002cdc:	2b01      	cmp	r3, #1
 8002cde:	d110      	bne.n	8002d02 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8002ce0:	78fa      	ldrb	r2, [r7, #3]
 8002ce2:	6879      	ldr	r1, [r7, #4]
 8002ce4:	4613      	mov	r3, r2
 8002ce6:	011b      	lsls	r3, r3, #4
 8002ce8:	1a9b      	subs	r3, r3, r2
 8002cea:	009b      	lsls	r3, r3, #2
 8002cec:	440b      	add	r3, r1
 8002cee:	334d      	adds	r3, #77	@ 0x4d
 8002cf0:	2204      	movs	r2, #4
 8002cf2:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	78fa      	ldrb	r2, [r7, #3]
 8002cfa:	4611      	mov	r1, r2
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	f004 f9b6 	bl	800706e <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8002d02:	78fa      	ldrb	r2, [r7, #3]
 8002d04:	6879      	ldr	r1, [r7, #4]
 8002d06:	4613      	mov	r3, r2
 8002d08:	011b      	lsls	r3, r3, #4
 8002d0a:	1a9b      	subs	r3, r3, r2
 8002d0c:	009b      	lsls	r3, r3, #2
 8002d0e:	440b      	add	r3, r1
 8002d10:	331b      	adds	r3, #27
 8002d12:	781b      	ldrb	r3, [r3, #0]
 8002d14:	2b01      	cmp	r3, #1
 8002d16:	d129      	bne.n	8002d6c <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002d18:	78fa      	ldrb	r2, [r7, #3]
 8002d1a:	6879      	ldr	r1, [r7, #4]
 8002d1c:	4613      	mov	r3, r2
 8002d1e:	011b      	lsls	r3, r3, #4
 8002d20:	1a9b      	subs	r3, r3, r2
 8002d22:	009b      	lsls	r3, r3, #2
 8002d24:	440b      	add	r3, r1
 8002d26:	331b      	adds	r3, #27
 8002d28:	2200      	movs	r2, #0
 8002d2a:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002d2c:	78fb      	ldrb	r3, [r7, #3]
 8002d2e:	015a      	lsls	r2, r3, #5
 8002d30:	693b      	ldr	r3, [r7, #16]
 8002d32:	4413      	add	r3, r2
 8002d34:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002d38:	685b      	ldr	r3, [r3, #4]
 8002d3a:	78fa      	ldrb	r2, [r7, #3]
 8002d3c:	0151      	lsls	r1, r2, #5
 8002d3e:	693a      	ldr	r2, [r7, #16]
 8002d40:	440a      	add	r2, r1
 8002d42:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002d46:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d4a:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8002d4c:	78fb      	ldrb	r3, [r7, #3]
 8002d4e:	015a      	lsls	r2, r3, #5
 8002d50:	693b      	ldr	r3, [r7, #16]
 8002d52:	4413      	add	r3, r2
 8002d54:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002d58:	68db      	ldr	r3, [r3, #12]
 8002d5a:	78fa      	ldrb	r2, [r7, #3]
 8002d5c:	0151      	lsls	r1, r2, #5
 8002d5e:	693a      	ldr	r2, [r7, #16]
 8002d60:	440a      	add	r2, r1
 8002d62:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002d66:	f043 0320 	orr.w	r3, r3, #32
 8002d6a:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002d6c:	78fb      	ldrb	r3, [r7, #3]
 8002d6e:	015a      	lsls	r2, r3, #5
 8002d70:	693b      	ldr	r3, [r7, #16]
 8002d72:	4413      	add	r3, r2
 8002d74:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002d78:	461a      	mov	r2, r3
 8002d7a:	2310      	movs	r3, #16
 8002d7c:	6093      	str	r3, [r2, #8]
 8002d7e:	e000      	b.n	8002d82 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8002d80:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8002d82:	3718      	adds	r7, #24
 8002d84:	46bd      	mov	sp, r7
 8002d86:	bd80      	pop	{r7, pc}

08002d88 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b086      	sub	sp, #24
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
 8002d90:	460b      	mov	r3, r1
 8002d92:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002d9a:	697b      	ldr	r3, [r7, #20]
 8002d9c:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	78fa      	ldrb	r2, [r7, #3]
 8002da4:	4611      	mov	r1, r2
 8002da6:	4618      	mov	r0, r3
 8002da8:	f003 fbbd 	bl	8006526 <USB_ReadChInterrupts>
 8002dac:	4603      	mov	r3, r0
 8002dae:	f003 0304 	and.w	r3, r3, #4
 8002db2:	2b04      	cmp	r3, #4
 8002db4:	d11b      	bne.n	8002dee <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8002db6:	78fb      	ldrb	r3, [r7, #3]
 8002db8:	015a      	lsls	r2, r3, #5
 8002dba:	693b      	ldr	r3, [r7, #16]
 8002dbc:	4413      	add	r3, r2
 8002dbe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002dc2:	461a      	mov	r2, r3
 8002dc4:	2304      	movs	r3, #4
 8002dc6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002dc8:	78fa      	ldrb	r2, [r7, #3]
 8002dca:	6879      	ldr	r1, [r7, #4]
 8002dcc:	4613      	mov	r3, r2
 8002dce:	011b      	lsls	r3, r3, #4
 8002dd0:	1a9b      	subs	r3, r3, r2
 8002dd2:	009b      	lsls	r3, r3, #2
 8002dd4:	440b      	add	r3, r1
 8002dd6:	334d      	adds	r3, #77	@ 0x4d
 8002dd8:	2207      	movs	r2, #7
 8002dda:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	78fa      	ldrb	r2, [r7, #3]
 8002de2:	4611      	mov	r1, r2
 8002de4:	4618      	mov	r0, r3
 8002de6:	f004 f942 	bl	800706e <USB_HC_Halt>
 8002dea:	f000 bc6f 	b.w	80036cc <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	78fa      	ldrb	r2, [r7, #3]
 8002df4:	4611      	mov	r1, r2
 8002df6:	4618      	mov	r0, r3
 8002df8:	f003 fb95 	bl	8006526 <USB_ReadChInterrupts>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	f003 0320 	and.w	r3, r3, #32
 8002e02:	2b20      	cmp	r3, #32
 8002e04:	f040 8082 	bne.w	8002f0c <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002e08:	78fb      	ldrb	r3, [r7, #3]
 8002e0a:	015a      	lsls	r2, r3, #5
 8002e0c:	693b      	ldr	r3, [r7, #16]
 8002e0e:	4413      	add	r3, r2
 8002e10:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e14:	461a      	mov	r2, r3
 8002e16:	2320      	movs	r3, #32
 8002e18:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8002e1a:	78fa      	ldrb	r2, [r7, #3]
 8002e1c:	6879      	ldr	r1, [r7, #4]
 8002e1e:	4613      	mov	r3, r2
 8002e20:	011b      	lsls	r3, r3, #4
 8002e22:	1a9b      	subs	r3, r3, r2
 8002e24:	009b      	lsls	r3, r3, #2
 8002e26:	440b      	add	r3, r1
 8002e28:	3319      	adds	r3, #25
 8002e2a:	781b      	ldrb	r3, [r3, #0]
 8002e2c:	2b01      	cmp	r3, #1
 8002e2e:	d124      	bne.n	8002e7a <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8002e30:	78fa      	ldrb	r2, [r7, #3]
 8002e32:	6879      	ldr	r1, [r7, #4]
 8002e34:	4613      	mov	r3, r2
 8002e36:	011b      	lsls	r3, r3, #4
 8002e38:	1a9b      	subs	r3, r3, r2
 8002e3a:	009b      	lsls	r3, r3, #2
 8002e3c:	440b      	add	r3, r1
 8002e3e:	3319      	adds	r3, #25
 8002e40:	2200      	movs	r2, #0
 8002e42:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002e44:	78fa      	ldrb	r2, [r7, #3]
 8002e46:	6879      	ldr	r1, [r7, #4]
 8002e48:	4613      	mov	r3, r2
 8002e4a:	011b      	lsls	r3, r3, #4
 8002e4c:	1a9b      	subs	r3, r3, r2
 8002e4e:	009b      	lsls	r3, r3, #2
 8002e50:	440b      	add	r3, r1
 8002e52:	334c      	adds	r3, #76	@ 0x4c
 8002e54:	2202      	movs	r2, #2
 8002e56:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8002e58:	78fa      	ldrb	r2, [r7, #3]
 8002e5a:	6879      	ldr	r1, [r7, #4]
 8002e5c:	4613      	mov	r3, r2
 8002e5e:	011b      	lsls	r3, r3, #4
 8002e60:	1a9b      	subs	r3, r3, r2
 8002e62:	009b      	lsls	r3, r3, #2
 8002e64:	440b      	add	r3, r1
 8002e66:	334d      	adds	r3, #77	@ 0x4d
 8002e68:	2203      	movs	r2, #3
 8002e6a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	78fa      	ldrb	r2, [r7, #3]
 8002e72:	4611      	mov	r1, r2
 8002e74:	4618      	mov	r0, r3
 8002e76:	f004 f8fa 	bl	800706e <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8002e7a:	78fa      	ldrb	r2, [r7, #3]
 8002e7c:	6879      	ldr	r1, [r7, #4]
 8002e7e:	4613      	mov	r3, r2
 8002e80:	011b      	lsls	r3, r3, #4
 8002e82:	1a9b      	subs	r3, r3, r2
 8002e84:	009b      	lsls	r3, r3, #2
 8002e86:	440b      	add	r3, r1
 8002e88:	331a      	adds	r3, #26
 8002e8a:	781b      	ldrb	r3, [r3, #0]
 8002e8c:	2b01      	cmp	r3, #1
 8002e8e:	f040 841d 	bne.w	80036cc <HCD_HC_OUT_IRQHandler+0x944>
 8002e92:	78fa      	ldrb	r2, [r7, #3]
 8002e94:	6879      	ldr	r1, [r7, #4]
 8002e96:	4613      	mov	r3, r2
 8002e98:	011b      	lsls	r3, r3, #4
 8002e9a:	1a9b      	subs	r3, r3, r2
 8002e9c:	009b      	lsls	r3, r3, #2
 8002e9e:	440b      	add	r3, r1
 8002ea0:	331b      	adds	r3, #27
 8002ea2:	781b      	ldrb	r3, [r3, #0]
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	f040 8411 	bne.w	80036cc <HCD_HC_OUT_IRQHandler+0x944>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8002eaa:	78fa      	ldrb	r2, [r7, #3]
 8002eac:	6879      	ldr	r1, [r7, #4]
 8002eae:	4613      	mov	r3, r2
 8002eb0:	011b      	lsls	r3, r3, #4
 8002eb2:	1a9b      	subs	r3, r3, r2
 8002eb4:	009b      	lsls	r3, r3, #2
 8002eb6:	440b      	add	r3, r1
 8002eb8:	3326      	adds	r3, #38	@ 0x26
 8002eba:	781b      	ldrb	r3, [r3, #0]
 8002ebc:	2b01      	cmp	r3, #1
 8002ebe:	d009      	beq.n	8002ed4 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8002ec0:	78fa      	ldrb	r2, [r7, #3]
 8002ec2:	6879      	ldr	r1, [r7, #4]
 8002ec4:	4613      	mov	r3, r2
 8002ec6:	011b      	lsls	r3, r3, #4
 8002ec8:	1a9b      	subs	r3, r3, r2
 8002eca:	009b      	lsls	r3, r3, #2
 8002ecc:	440b      	add	r3, r1
 8002ece:	331b      	adds	r3, #27
 8002ed0:	2201      	movs	r2, #1
 8002ed2:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8002ed4:	78fa      	ldrb	r2, [r7, #3]
 8002ed6:	6879      	ldr	r1, [r7, #4]
 8002ed8:	4613      	mov	r3, r2
 8002eda:	011b      	lsls	r3, r3, #4
 8002edc:	1a9b      	subs	r3, r3, r2
 8002ede:	009b      	lsls	r3, r3, #2
 8002ee0:	440b      	add	r3, r1
 8002ee2:	334d      	adds	r3, #77	@ 0x4d
 8002ee4:	2203      	movs	r2, #3
 8002ee6:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	78fa      	ldrb	r2, [r7, #3]
 8002eee:	4611      	mov	r1, r2
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	f004 f8bc 	bl	800706e <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8002ef6:	78fa      	ldrb	r2, [r7, #3]
 8002ef8:	6879      	ldr	r1, [r7, #4]
 8002efa:	4613      	mov	r3, r2
 8002efc:	011b      	lsls	r3, r3, #4
 8002efe:	1a9b      	subs	r3, r3, r2
 8002f00:	009b      	lsls	r3, r3, #2
 8002f02:	440b      	add	r3, r1
 8002f04:	3344      	adds	r3, #68	@ 0x44
 8002f06:	2200      	movs	r2, #0
 8002f08:	601a      	str	r2, [r3, #0]
 8002f0a:	e3df      	b.n	80036cc <HCD_HC_OUT_IRQHandler+0x944>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	78fa      	ldrb	r2, [r7, #3]
 8002f12:	4611      	mov	r1, r2
 8002f14:	4618      	mov	r0, r3
 8002f16:	f003 fb06 	bl	8006526 <USB_ReadChInterrupts>
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002f20:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002f24:	d111      	bne.n	8002f4a <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8002f26:	78fb      	ldrb	r3, [r7, #3]
 8002f28:	015a      	lsls	r2, r3, #5
 8002f2a:	693b      	ldr	r3, [r7, #16]
 8002f2c:	4413      	add	r3, r2
 8002f2e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f32:	461a      	mov	r2, r3
 8002f34:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002f38:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	78fa      	ldrb	r2, [r7, #3]
 8002f40:	4611      	mov	r1, r2
 8002f42:	4618      	mov	r0, r3
 8002f44:	f004 f893 	bl	800706e <USB_HC_Halt>
 8002f48:	e3c0      	b.n	80036cc <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	78fa      	ldrb	r2, [r7, #3]
 8002f50:	4611      	mov	r1, r2
 8002f52:	4618      	mov	r0, r3
 8002f54:	f003 fae7 	bl	8006526 <USB_ReadChInterrupts>
 8002f58:	4603      	mov	r3, r0
 8002f5a:	f003 0301 	and.w	r3, r3, #1
 8002f5e:	2b01      	cmp	r3, #1
 8002f60:	d168      	bne.n	8003034 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8002f62:	78fa      	ldrb	r2, [r7, #3]
 8002f64:	6879      	ldr	r1, [r7, #4]
 8002f66:	4613      	mov	r3, r2
 8002f68:	011b      	lsls	r3, r3, #4
 8002f6a:	1a9b      	subs	r3, r3, r2
 8002f6c:	009b      	lsls	r3, r3, #2
 8002f6e:	440b      	add	r3, r1
 8002f70:	3344      	adds	r3, #68	@ 0x44
 8002f72:	2200      	movs	r2, #0
 8002f74:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	78fa      	ldrb	r2, [r7, #3]
 8002f7c:	4611      	mov	r1, r2
 8002f7e:	4618      	mov	r0, r3
 8002f80:	f003 fad1 	bl	8006526 <USB_ReadChInterrupts>
 8002f84:	4603      	mov	r3, r0
 8002f86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f8a:	2b40      	cmp	r3, #64	@ 0x40
 8002f8c:	d112      	bne.n	8002fb4 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8002f8e:	78fa      	ldrb	r2, [r7, #3]
 8002f90:	6879      	ldr	r1, [r7, #4]
 8002f92:	4613      	mov	r3, r2
 8002f94:	011b      	lsls	r3, r3, #4
 8002f96:	1a9b      	subs	r3, r3, r2
 8002f98:	009b      	lsls	r3, r3, #2
 8002f9a:	440b      	add	r3, r1
 8002f9c:	3319      	adds	r3, #25
 8002f9e:	2201      	movs	r2, #1
 8002fa0:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002fa2:	78fb      	ldrb	r3, [r7, #3]
 8002fa4:	015a      	lsls	r2, r3, #5
 8002fa6:	693b      	ldr	r3, [r7, #16]
 8002fa8:	4413      	add	r3, r2
 8002faa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002fae:	461a      	mov	r2, r3
 8002fb0:	2340      	movs	r3, #64	@ 0x40
 8002fb2:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8002fb4:	78fa      	ldrb	r2, [r7, #3]
 8002fb6:	6879      	ldr	r1, [r7, #4]
 8002fb8:	4613      	mov	r3, r2
 8002fba:	011b      	lsls	r3, r3, #4
 8002fbc:	1a9b      	subs	r3, r3, r2
 8002fbe:	009b      	lsls	r3, r3, #2
 8002fc0:	440b      	add	r3, r1
 8002fc2:	331b      	adds	r3, #27
 8002fc4:	781b      	ldrb	r3, [r3, #0]
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d019      	beq.n	8002ffe <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002fca:	78fa      	ldrb	r2, [r7, #3]
 8002fcc:	6879      	ldr	r1, [r7, #4]
 8002fce:	4613      	mov	r3, r2
 8002fd0:	011b      	lsls	r3, r3, #4
 8002fd2:	1a9b      	subs	r3, r3, r2
 8002fd4:	009b      	lsls	r3, r3, #2
 8002fd6:	440b      	add	r3, r1
 8002fd8:	331b      	adds	r3, #27
 8002fda:	2200      	movs	r2, #0
 8002fdc:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002fde:	78fb      	ldrb	r3, [r7, #3]
 8002fe0:	015a      	lsls	r2, r3, #5
 8002fe2:	693b      	ldr	r3, [r7, #16]
 8002fe4:	4413      	add	r3, r2
 8002fe6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002fea:	685b      	ldr	r3, [r3, #4]
 8002fec:	78fa      	ldrb	r2, [r7, #3]
 8002fee:	0151      	lsls	r1, r2, #5
 8002ff0:	693a      	ldr	r2, [r7, #16]
 8002ff2:	440a      	add	r2, r1
 8002ff4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002ff8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ffc:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8002ffe:	78fb      	ldrb	r3, [r7, #3]
 8003000:	015a      	lsls	r2, r3, #5
 8003002:	693b      	ldr	r3, [r7, #16]
 8003004:	4413      	add	r3, r2
 8003006:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800300a:	461a      	mov	r2, r3
 800300c:	2301      	movs	r3, #1
 800300e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8003010:	78fa      	ldrb	r2, [r7, #3]
 8003012:	6879      	ldr	r1, [r7, #4]
 8003014:	4613      	mov	r3, r2
 8003016:	011b      	lsls	r3, r3, #4
 8003018:	1a9b      	subs	r3, r3, r2
 800301a:	009b      	lsls	r3, r3, #2
 800301c:	440b      	add	r3, r1
 800301e:	334d      	adds	r3, #77	@ 0x4d
 8003020:	2201      	movs	r2, #1
 8003022:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	78fa      	ldrb	r2, [r7, #3]
 800302a:	4611      	mov	r1, r2
 800302c:	4618      	mov	r0, r3
 800302e:	f004 f81e 	bl	800706e <USB_HC_Halt>
 8003032:	e34b      	b.n	80036cc <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	78fa      	ldrb	r2, [r7, #3]
 800303a:	4611      	mov	r1, r2
 800303c:	4618      	mov	r0, r3
 800303e:	f003 fa72 	bl	8006526 <USB_ReadChInterrupts>
 8003042:	4603      	mov	r3, r0
 8003044:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003048:	2b40      	cmp	r3, #64	@ 0x40
 800304a:	d139      	bne.n	80030c0 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 800304c:	78fa      	ldrb	r2, [r7, #3]
 800304e:	6879      	ldr	r1, [r7, #4]
 8003050:	4613      	mov	r3, r2
 8003052:	011b      	lsls	r3, r3, #4
 8003054:	1a9b      	subs	r3, r3, r2
 8003056:	009b      	lsls	r3, r3, #2
 8003058:	440b      	add	r3, r1
 800305a:	334d      	adds	r3, #77	@ 0x4d
 800305c:	2205      	movs	r2, #5
 800305e:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8003060:	78fa      	ldrb	r2, [r7, #3]
 8003062:	6879      	ldr	r1, [r7, #4]
 8003064:	4613      	mov	r3, r2
 8003066:	011b      	lsls	r3, r3, #4
 8003068:	1a9b      	subs	r3, r3, r2
 800306a:	009b      	lsls	r3, r3, #2
 800306c:	440b      	add	r3, r1
 800306e:	331a      	adds	r3, #26
 8003070:	781b      	ldrb	r3, [r3, #0]
 8003072:	2b00      	cmp	r3, #0
 8003074:	d109      	bne.n	800308a <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8003076:	78fa      	ldrb	r2, [r7, #3]
 8003078:	6879      	ldr	r1, [r7, #4]
 800307a:	4613      	mov	r3, r2
 800307c:	011b      	lsls	r3, r3, #4
 800307e:	1a9b      	subs	r3, r3, r2
 8003080:	009b      	lsls	r3, r3, #2
 8003082:	440b      	add	r3, r1
 8003084:	3319      	adds	r3, #25
 8003086:	2201      	movs	r2, #1
 8003088:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 800308a:	78fa      	ldrb	r2, [r7, #3]
 800308c:	6879      	ldr	r1, [r7, #4]
 800308e:	4613      	mov	r3, r2
 8003090:	011b      	lsls	r3, r3, #4
 8003092:	1a9b      	subs	r3, r3, r2
 8003094:	009b      	lsls	r3, r3, #2
 8003096:	440b      	add	r3, r1
 8003098:	3344      	adds	r3, #68	@ 0x44
 800309a:	2200      	movs	r2, #0
 800309c:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	78fa      	ldrb	r2, [r7, #3]
 80030a4:	4611      	mov	r1, r2
 80030a6:	4618      	mov	r0, r3
 80030a8:	f003 ffe1 	bl	800706e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80030ac:	78fb      	ldrb	r3, [r7, #3]
 80030ae:	015a      	lsls	r2, r3, #5
 80030b0:	693b      	ldr	r3, [r7, #16]
 80030b2:	4413      	add	r3, r2
 80030b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80030b8:	461a      	mov	r2, r3
 80030ba:	2340      	movs	r3, #64	@ 0x40
 80030bc:	6093      	str	r3, [r2, #8]
 80030be:	e305      	b.n	80036cc <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	78fa      	ldrb	r2, [r7, #3]
 80030c6:	4611      	mov	r1, r2
 80030c8:	4618      	mov	r0, r3
 80030ca:	f003 fa2c 	bl	8006526 <USB_ReadChInterrupts>
 80030ce:	4603      	mov	r3, r0
 80030d0:	f003 0308 	and.w	r3, r3, #8
 80030d4:	2b08      	cmp	r3, #8
 80030d6:	d11a      	bne.n	800310e <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80030d8:	78fb      	ldrb	r3, [r7, #3]
 80030da:	015a      	lsls	r2, r3, #5
 80030dc:	693b      	ldr	r3, [r7, #16]
 80030de:	4413      	add	r3, r2
 80030e0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80030e4:	461a      	mov	r2, r3
 80030e6:	2308      	movs	r3, #8
 80030e8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80030ea:	78fa      	ldrb	r2, [r7, #3]
 80030ec:	6879      	ldr	r1, [r7, #4]
 80030ee:	4613      	mov	r3, r2
 80030f0:	011b      	lsls	r3, r3, #4
 80030f2:	1a9b      	subs	r3, r3, r2
 80030f4:	009b      	lsls	r3, r3, #2
 80030f6:	440b      	add	r3, r1
 80030f8:	334d      	adds	r3, #77	@ 0x4d
 80030fa:	2206      	movs	r2, #6
 80030fc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	78fa      	ldrb	r2, [r7, #3]
 8003104:	4611      	mov	r1, r2
 8003106:	4618      	mov	r0, r3
 8003108:	f003 ffb1 	bl	800706e <USB_HC_Halt>
 800310c:	e2de      	b.n	80036cc <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	78fa      	ldrb	r2, [r7, #3]
 8003114:	4611      	mov	r1, r2
 8003116:	4618      	mov	r0, r3
 8003118:	f003 fa05 	bl	8006526 <USB_ReadChInterrupts>
 800311c:	4603      	mov	r3, r0
 800311e:	f003 0310 	and.w	r3, r3, #16
 8003122:	2b10      	cmp	r3, #16
 8003124:	d144      	bne.n	80031b0 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8003126:	78fa      	ldrb	r2, [r7, #3]
 8003128:	6879      	ldr	r1, [r7, #4]
 800312a:	4613      	mov	r3, r2
 800312c:	011b      	lsls	r3, r3, #4
 800312e:	1a9b      	subs	r3, r3, r2
 8003130:	009b      	lsls	r3, r3, #2
 8003132:	440b      	add	r3, r1
 8003134:	3344      	adds	r3, #68	@ 0x44
 8003136:	2200      	movs	r2, #0
 8003138:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 800313a:	78fa      	ldrb	r2, [r7, #3]
 800313c:	6879      	ldr	r1, [r7, #4]
 800313e:	4613      	mov	r3, r2
 8003140:	011b      	lsls	r3, r3, #4
 8003142:	1a9b      	subs	r3, r3, r2
 8003144:	009b      	lsls	r3, r3, #2
 8003146:	440b      	add	r3, r1
 8003148:	334d      	adds	r3, #77	@ 0x4d
 800314a:	2204      	movs	r2, #4
 800314c:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 800314e:	78fa      	ldrb	r2, [r7, #3]
 8003150:	6879      	ldr	r1, [r7, #4]
 8003152:	4613      	mov	r3, r2
 8003154:	011b      	lsls	r3, r3, #4
 8003156:	1a9b      	subs	r3, r3, r2
 8003158:	009b      	lsls	r3, r3, #2
 800315a:	440b      	add	r3, r1
 800315c:	3319      	adds	r3, #25
 800315e:	781b      	ldrb	r3, [r3, #0]
 8003160:	2b00      	cmp	r3, #0
 8003162:	d114      	bne.n	800318e <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8003164:	78fa      	ldrb	r2, [r7, #3]
 8003166:	6879      	ldr	r1, [r7, #4]
 8003168:	4613      	mov	r3, r2
 800316a:	011b      	lsls	r3, r3, #4
 800316c:	1a9b      	subs	r3, r3, r2
 800316e:	009b      	lsls	r3, r3, #2
 8003170:	440b      	add	r3, r1
 8003172:	3318      	adds	r3, #24
 8003174:	781b      	ldrb	r3, [r3, #0]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d109      	bne.n	800318e <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 800317a:	78fa      	ldrb	r2, [r7, #3]
 800317c:	6879      	ldr	r1, [r7, #4]
 800317e:	4613      	mov	r3, r2
 8003180:	011b      	lsls	r3, r3, #4
 8003182:	1a9b      	subs	r3, r3, r2
 8003184:	009b      	lsls	r3, r3, #2
 8003186:	440b      	add	r3, r1
 8003188:	3319      	adds	r3, #25
 800318a:	2201      	movs	r2, #1
 800318c:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	78fa      	ldrb	r2, [r7, #3]
 8003194:	4611      	mov	r1, r2
 8003196:	4618      	mov	r0, r3
 8003198:	f003 ff69 	bl	800706e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 800319c:	78fb      	ldrb	r3, [r7, #3]
 800319e:	015a      	lsls	r2, r3, #5
 80031a0:	693b      	ldr	r3, [r7, #16]
 80031a2:	4413      	add	r3, r2
 80031a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80031a8:	461a      	mov	r2, r3
 80031aa:	2310      	movs	r3, #16
 80031ac:	6093      	str	r3, [r2, #8]
 80031ae:	e28d      	b.n	80036cc <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	78fa      	ldrb	r2, [r7, #3]
 80031b6:	4611      	mov	r1, r2
 80031b8:	4618      	mov	r0, r3
 80031ba:	f003 f9b4 	bl	8006526 <USB_ReadChInterrupts>
 80031be:	4603      	mov	r3, r0
 80031c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031c4:	2b80      	cmp	r3, #128	@ 0x80
 80031c6:	d169      	bne.n	800329c <HCD_HC_OUT_IRQHandler+0x514>
  {
    if (hhcd->Init.dma_enable == 0U)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	799b      	ldrb	r3, [r3, #6]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d111      	bne.n	80031f4 <HCD_HC_OUT_IRQHandler+0x46c>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 80031d0:	78fa      	ldrb	r2, [r7, #3]
 80031d2:	6879      	ldr	r1, [r7, #4]
 80031d4:	4613      	mov	r3, r2
 80031d6:	011b      	lsls	r3, r3, #4
 80031d8:	1a9b      	subs	r3, r3, r2
 80031da:	009b      	lsls	r3, r3, #2
 80031dc:	440b      	add	r3, r1
 80031de:	334d      	adds	r3, #77	@ 0x4d
 80031e0:	2207      	movs	r2, #7
 80031e2:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	78fa      	ldrb	r2, [r7, #3]
 80031ea:	4611      	mov	r1, r2
 80031ec:	4618      	mov	r0, r3
 80031ee:	f003 ff3e 	bl	800706e <USB_HC_Halt>
 80031f2:	e049      	b.n	8003288 <HCD_HC_OUT_IRQHandler+0x500>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 80031f4:	78fa      	ldrb	r2, [r7, #3]
 80031f6:	6879      	ldr	r1, [r7, #4]
 80031f8:	4613      	mov	r3, r2
 80031fa:	011b      	lsls	r3, r3, #4
 80031fc:	1a9b      	subs	r3, r3, r2
 80031fe:	009b      	lsls	r3, r3, #2
 8003200:	440b      	add	r3, r1
 8003202:	3344      	adds	r3, #68	@ 0x44
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	1c59      	adds	r1, r3, #1
 8003208:	6878      	ldr	r0, [r7, #4]
 800320a:	4613      	mov	r3, r2
 800320c:	011b      	lsls	r3, r3, #4
 800320e:	1a9b      	subs	r3, r3, r2
 8003210:	009b      	lsls	r3, r3, #2
 8003212:	4403      	add	r3, r0
 8003214:	3344      	adds	r3, #68	@ 0x44
 8003216:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003218:	78fa      	ldrb	r2, [r7, #3]
 800321a:	6879      	ldr	r1, [r7, #4]
 800321c:	4613      	mov	r3, r2
 800321e:	011b      	lsls	r3, r3, #4
 8003220:	1a9b      	subs	r3, r3, r2
 8003222:	009b      	lsls	r3, r3, #2
 8003224:	440b      	add	r3, r1
 8003226:	3344      	adds	r3, #68	@ 0x44
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	2b02      	cmp	r3, #2
 800322c:	d922      	bls.n	8003274 <HCD_HC_OUT_IRQHandler+0x4ec>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 800322e:	78fa      	ldrb	r2, [r7, #3]
 8003230:	6879      	ldr	r1, [r7, #4]
 8003232:	4613      	mov	r3, r2
 8003234:	011b      	lsls	r3, r3, #4
 8003236:	1a9b      	subs	r3, r3, r2
 8003238:	009b      	lsls	r3, r3, #2
 800323a:	440b      	add	r3, r1
 800323c:	3344      	adds	r3, #68	@ 0x44
 800323e:	2200      	movs	r2, #0
 8003240:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003242:	78fa      	ldrb	r2, [r7, #3]
 8003244:	6879      	ldr	r1, [r7, #4]
 8003246:	4613      	mov	r3, r2
 8003248:	011b      	lsls	r3, r3, #4
 800324a:	1a9b      	subs	r3, r3, r2
 800324c:	009b      	lsls	r3, r3, #2
 800324e:	440b      	add	r3, r1
 8003250:	334c      	adds	r3, #76	@ 0x4c
 8003252:	2204      	movs	r2, #4
 8003254:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003256:	78fa      	ldrb	r2, [r7, #3]
 8003258:	6879      	ldr	r1, [r7, #4]
 800325a:	4613      	mov	r3, r2
 800325c:	011b      	lsls	r3, r3, #4
 800325e:	1a9b      	subs	r3, r3, r2
 8003260:	009b      	lsls	r3, r3, #2
 8003262:	440b      	add	r3, r1
 8003264:	334c      	adds	r3, #76	@ 0x4c
 8003266:	781a      	ldrb	r2, [r3, #0]
 8003268:	78fb      	ldrb	r3, [r7, #3]
 800326a:	4619      	mov	r1, r3
 800326c:	6878      	ldr	r0, [r7, #4]
 800326e:	f006 fa57 	bl	8009720 <HAL_HCD_HC_NotifyURBChange_Callback>
 8003272:	e009      	b.n	8003288 <HCD_HC_OUT_IRQHandler+0x500>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003274:	78fa      	ldrb	r2, [r7, #3]
 8003276:	6879      	ldr	r1, [r7, #4]
 8003278:	4613      	mov	r3, r2
 800327a:	011b      	lsls	r3, r3, #4
 800327c:	1a9b      	subs	r3, r3, r2
 800327e:	009b      	lsls	r3, r3, #2
 8003280:	440b      	add	r3, r1
 8003282:	334c      	adds	r3, #76	@ 0x4c
 8003284:	2202      	movs	r2, #2
 8003286:	701a      	strb	r2, [r3, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8003288:	78fb      	ldrb	r3, [r7, #3]
 800328a:	015a      	lsls	r2, r3, #5
 800328c:	693b      	ldr	r3, [r7, #16]
 800328e:	4413      	add	r3, r2
 8003290:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003294:	461a      	mov	r2, r3
 8003296:	2380      	movs	r3, #128	@ 0x80
 8003298:	6093      	str	r3, [r2, #8]
 800329a:	e217      	b.n	80036cc <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	78fa      	ldrb	r2, [r7, #3]
 80032a2:	4611      	mov	r1, r2
 80032a4:	4618      	mov	r0, r3
 80032a6:	f003 f93e 	bl	8006526 <USB_ReadChInterrupts>
 80032aa:	4603      	mov	r3, r0
 80032ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80032b4:	d11b      	bne.n	80032ee <HCD_HC_OUT_IRQHandler+0x566>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80032b6:	78fa      	ldrb	r2, [r7, #3]
 80032b8:	6879      	ldr	r1, [r7, #4]
 80032ba:	4613      	mov	r3, r2
 80032bc:	011b      	lsls	r3, r3, #4
 80032be:	1a9b      	subs	r3, r3, r2
 80032c0:	009b      	lsls	r3, r3, #2
 80032c2:	440b      	add	r3, r1
 80032c4:	334d      	adds	r3, #77	@ 0x4d
 80032c6:	2209      	movs	r2, #9
 80032c8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	78fa      	ldrb	r2, [r7, #3]
 80032d0:	4611      	mov	r1, r2
 80032d2:	4618      	mov	r0, r3
 80032d4:	f003 fecb 	bl	800706e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80032d8:	78fb      	ldrb	r3, [r7, #3]
 80032da:	015a      	lsls	r2, r3, #5
 80032dc:	693b      	ldr	r3, [r7, #16]
 80032de:	4413      	add	r3, r2
 80032e0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80032e4:	461a      	mov	r2, r3
 80032e6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80032ea:	6093      	str	r3, [r2, #8]
 80032ec:	e1ee      	b.n	80036cc <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	78fa      	ldrb	r2, [r7, #3]
 80032f4:	4611      	mov	r1, r2
 80032f6:	4618      	mov	r0, r3
 80032f8:	f003 f915 	bl	8006526 <USB_ReadChInterrupts>
 80032fc:	4603      	mov	r3, r0
 80032fe:	f003 0302 	and.w	r3, r3, #2
 8003302:	2b02      	cmp	r3, #2
 8003304:	f040 81df 	bne.w	80036c6 <HCD_HC_OUT_IRQHandler+0x93e>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8003308:	78fb      	ldrb	r3, [r7, #3]
 800330a:	015a      	lsls	r2, r3, #5
 800330c:	693b      	ldr	r3, [r7, #16]
 800330e:	4413      	add	r3, r2
 8003310:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003314:	461a      	mov	r2, r3
 8003316:	2302      	movs	r3, #2
 8003318:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 800331a:	78fa      	ldrb	r2, [r7, #3]
 800331c:	6879      	ldr	r1, [r7, #4]
 800331e:	4613      	mov	r3, r2
 8003320:	011b      	lsls	r3, r3, #4
 8003322:	1a9b      	subs	r3, r3, r2
 8003324:	009b      	lsls	r3, r3, #2
 8003326:	440b      	add	r3, r1
 8003328:	334d      	adds	r3, #77	@ 0x4d
 800332a:	781b      	ldrb	r3, [r3, #0]
 800332c:	2b01      	cmp	r3, #1
 800332e:	f040 8093 	bne.w	8003458 <HCD_HC_OUT_IRQHandler+0x6d0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003332:	78fa      	ldrb	r2, [r7, #3]
 8003334:	6879      	ldr	r1, [r7, #4]
 8003336:	4613      	mov	r3, r2
 8003338:	011b      	lsls	r3, r3, #4
 800333a:	1a9b      	subs	r3, r3, r2
 800333c:	009b      	lsls	r3, r3, #2
 800333e:	440b      	add	r3, r1
 8003340:	334d      	adds	r3, #77	@ 0x4d
 8003342:	2202      	movs	r2, #2
 8003344:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003346:	78fa      	ldrb	r2, [r7, #3]
 8003348:	6879      	ldr	r1, [r7, #4]
 800334a:	4613      	mov	r3, r2
 800334c:	011b      	lsls	r3, r3, #4
 800334e:	1a9b      	subs	r3, r3, r2
 8003350:	009b      	lsls	r3, r3, #2
 8003352:	440b      	add	r3, r1
 8003354:	334c      	adds	r3, #76	@ 0x4c
 8003356:	2201      	movs	r2, #1
 8003358:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 800335a:	78fa      	ldrb	r2, [r7, #3]
 800335c:	6879      	ldr	r1, [r7, #4]
 800335e:	4613      	mov	r3, r2
 8003360:	011b      	lsls	r3, r3, #4
 8003362:	1a9b      	subs	r3, r3, r2
 8003364:	009b      	lsls	r3, r3, #2
 8003366:	440b      	add	r3, r1
 8003368:	3326      	adds	r3, #38	@ 0x26
 800336a:	781b      	ldrb	r3, [r3, #0]
 800336c:	2b02      	cmp	r3, #2
 800336e:	d00b      	beq.n	8003388 <HCD_HC_OUT_IRQHandler+0x600>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8003370:	78fa      	ldrb	r2, [r7, #3]
 8003372:	6879      	ldr	r1, [r7, #4]
 8003374:	4613      	mov	r3, r2
 8003376:	011b      	lsls	r3, r3, #4
 8003378:	1a9b      	subs	r3, r3, r2
 800337a:	009b      	lsls	r3, r3, #2
 800337c:	440b      	add	r3, r1
 800337e:	3326      	adds	r3, #38	@ 0x26
 8003380:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8003382:	2b03      	cmp	r3, #3
 8003384:	f040 8190 	bne.w	80036a8 <HCD_HC_OUT_IRQHandler+0x920>
      {
        if (hhcd->Init.dma_enable == 0U)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	799b      	ldrb	r3, [r3, #6]
 800338c:	2b00      	cmp	r3, #0
 800338e:	d115      	bne.n	80033bc <HCD_HC_OUT_IRQHandler+0x634>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8003390:	78fa      	ldrb	r2, [r7, #3]
 8003392:	6879      	ldr	r1, [r7, #4]
 8003394:	4613      	mov	r3, r2
 8003396:	011b      	lsls	r3, r3, #4
 8003398:	1a9b      	subs	r3, r3, r2
 800339a:	009b      	lsls	r3, r3, #2
 800339c:	440b      	add	r3, r1
 800339e:	333d      	adds	r3, #61	@ 0x3d
 80033a0:	781b      	ldrb	r3, [r3, #0]
 80033a2:	78fa      	ldrb	r2, [r7, #3]
 80033a4:	f083 0301 	eor.w	r3, r3, #1
 80033a8:	b2d8      	uxtb	r0, r3
 80033aa:	6879      	ldr	r1, [r7, #4]
 80033ac:	4613      	mov	r3, r2
 80033ae:	011b      	lsls	r3, r3, #4
 80033b0:	1a9b      	subs	r3, r3, r2
 80033b2:	009b      	lsls	r3, r3, #2
 80033b4:	440b      	add	r3, r1
 80033b6:	333d      	adds	r3, #61	@ 0x3d
 80033b8:	4602      	mov	r2, r0
 80033ba:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	799b      	ldrb	r3, [r3, #6]
 80033c0:	2b01      	cmp	r3, #1
 80033c2:	f040 8171 	bne.w	80036a8 <HCD_HC_OUT_IRQHandler+0x920>
 80033c6:	78fa      	ldrb	r2, [r7, #3]
 80033c8:	6879      	ldr	r1, [r7, #4]
 80033ca:	4613      	mov	r3, r2
 80033cc:	011b      	lsls	r3, r3, #4
 80033ce:	1a9b      	subs	r3, r3, r2
 80033d0:	009b      	lsls	r3, r3, #2
 80033d2:	440b      	add	r3, r1
 80033d4:	3334      	adds	r3, #52	@ 0x34
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	f000 8165 	beq.w	80036a8 <HCD_HC_OUT_IRQHandler+0x920>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 80033de:	78fa      	ldrb	r2, [r7, #3]
 80033e0:	6879      	ldr	r1, [r7, #4]
 80033e2:	4613      	mov	r3, r2
 80033e4:	011b      	lsls	r3, r3, #4
 80033e6:	1a9b      	subs	r3, r3, r2
 80033e8:	009b      	lsls	r3, r3, #2
 80033ea:	440b      	add	r3, r1
 80033ec:	3334      	adds	r3, #52	@ 0x34
 80033ee:	6819      	ldr	r1, [r3, #0]
 80033f0:	78fa      	ldrb	r2, [r7, #3]
 80033f2:	6878      	ldr	r0, [r7, #4]
 80033f4:	4613      	mov	r3, r2
 80033f6:	011b      	lsls	r3, r3, #4
 80033f8:	1a9b      	subs	r3, r3, r2
 80033fa:	009b      	lsls	r3, r3, #2
 80033fc:	4403      	add	r3, r0
 80033fe:	3328      	adds	r3, #40	@ 0x28
 8003400:	881b      	ldrh	r3, [r3, #0]
 8003402:	440b      	add	r3, r1
 8003404:	1e59      	subs	r1, r3, #1
 8003406:	78fa      	ldrb	r2, [r7, #3]
 8003408:	6878      	ldr	r0, [r7, #4]
 800340a:	4613      	mov	r3, r2
 800340c:	011b      	lsls	r3, r3, #4
 800340e:	1a9b      	subs	r3, r3, r2
 8003410:	009b      	lsls	r3, r3, #2
 8003412:	4403      	add	r3, r0
 8003414:	3328      	adds	r3, #40	@ 0x28
 8003416:	881b      	ldrh	r3, [r3, #0]
 8003418:	fbb1 f3f3 	udiv	r3, r1, r3
 800341c:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 800341e:	68bb      	ldr	r3, [r7, #8]
 8003420:	f003 0301 	and.w	r3, r3, #1
 8003424:	2b00      	cmp	r3, #0
 8003426:	f000 813f 	beq.w	80036a8 <HCD_HC_OUT_IRQHandler+0x920>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 800342a:	78fa      	ldrb	r2, [r7, #3]
 800342c:	6879      	ldr	r1, [r7, #4]
 800342e:	4613      	mov	r3, r2
 8003430:	011b      	lsls	r3, r3, #4
 8003432:	1a9b      	subs	r3, r3, r2
 8003434:	009b      	lsls	r3, r3, #2
 8003436:	440b      	add	r3, r1
 8003438:	333d      	adds	r3, #61	@ 0x3d
 800343a:	781b      	ldrb	r3, [r3, #0]
 800343c:	78fa      	ldrb	r2, [r7, #3]
 800343e:	f083 0301 	eor.w	r3, r3, #1
 8003442:	b2d8      	uxtb	r0, r3
 8003444:	6879      	ldr	r1, [r7, #4]
 8003446:	4613      	mov	r3, r2
 8003448:	011b      	lsls	r3, r3, #4
 800344a:	1a9b      	subs	r3, r3, r2
 800344c:	009b      	lsls	r3, r3, #2
 800344e:	440b      	add	r3, r1
 8003450:	333d      	adds	r3, #61	@ 0x3d
 8003452:	4602      	mov	r2, r0
 8003454:	701a      	strb	r2, [r3, #0]
 8003456:	e127      	b.n	80036a8 <HCD_HC_OUT_IRQHandler+0x920>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8003458:	78fa      	ldrb	r2, [r7, #3]
 800345a:	6879      	ldr	r1, [r7, #4]
 800345c:	4613      	mov	r3, r2
 800345e:	011b      	lsls	r3, r3, #4
 8003460:	1a9b      	subs	r3, r3, r2
 8003462:	009b      	lsls	r3, r3, #2
 8003464:	440b      	add	r3, r1
 8003466:	334d      	adds	r3, #77	@ 0x4d
 8003468:	781b      	ldrb	r3, [r3, #0]
 800346a:	2b03      	cmp	r3, #3
 800346c:	d120      	bne.n	80034b0 <HCD_HC_OUT_IRQHandler+0x728>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800346e:	78fa      	ldrb	r2, [r7, #3]
 8003470:	6879      	ldr	r1, [r7, #4]
 8003472:	4613      	mov	r3, r2
 8003474:	011b      	lsls	r3, r3, #4
 8003476:	1a9b      	subs	r3, r3, r2
 8003478:	009b      	lsls	r3, r3, #2
 800347a:	440b      	add	r3, r1
 800347c:	334d      	adds	r3, #77	@ 0x4d
 800347e:	2202      	movs	r2, #2
 8003480:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003482:	78fa      	ldrb	r2, [r7, #3]
 8003484:	6879      	ldr	r1, [r7, #4]
 8003486:	4613      	mov	r3, r2
 8003488:	011b      	lsls	r3, r3, #4
 800348a:	1a9b      	subs	r3, r3, r2
 800348c:	009b      	lsls	r3, r3, #2
 800348e:	440b      	add	r3, r1
 8003490:	331b      	adds	r3, #27
 8003492:	781b      	ldrb	r3, [r3, #0]
 8003494:	2b01      	cmp	r3, #1
 8003496:	f040 8107 	bne.w	80036a8 <HCD_HC_OUT_IRQHandler+0x920>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800349a:	78fa      	ldrb	r2, [r7, #3]
 800349c:	6879      	ldr	r1, [r7, #4]
 800349e:	4613      	mov	r3, r2
 80034a0:	011b      	lsls	r3, r3, #4
 80034a2:	1a9b      	subs	r3, r3, r2
 80034a4:	009b      	lsls	r3, r3, #2
 80034a6:	440b      	add	r3, r1
 80034a8:	334c      	adds	r3, #76	@ 0x4c
 80034aa:	2202      	movs	r2, #2
 80034ac:	701a      	strb	r2, [r3, #0]
 80034ae:	e0fb      	b.n	80036a8 <HCD_HC_OUT_IRQHandler+0x920>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80034b0:	78fa      	ldrb	r2, [r7, #3]
 80034b2:	6879      	ldr	r1, [r7, #4]
 80034b4:	4613      	mov	r3, r2
 80034b6:	011b      	lsls	r3, r3, #4
 80034b8:	1a9b      	subs	r3, r3, r2
 80034ba:	009b      	lsls	r3, r3, #2
 80034bc:	440b      	add	r3, r1
 80034be:	334d      	adds	r3, #77	@ 0x4d
 80034c0:	781b      	ldrb	r3, [r3, #0]
 80034c2:	2b04      	cmp	r3, #4
 80034c4:	d13a      	bne.n	800353c <HCD_HC_OUT_IRQHandler+0x7b4>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80034c6:	78fa      	ldrb	r2, [r7, #3]
 80034c8:	6879      	ldr	r1, [r7, #4]
 80034ca:	4613      	mov	r3, r2
 80034cc:	011b      	lsls	r3, r3, #4
 80034ce:	1a9b      	subs	r3, r3, r2
 80034d0:	009b      	lsls	r3, r3, #2
 80034d2:	440b      	add	r3, r1
 80034d4:	334d      	adds	r3, #77	@ 0x4d
 80034d6:	2202      	movs	r2, #2
 80034d8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80034da:	78fa      	ldrb	r2, [r7, #3]
 80034dc:	6879      	ldr	r1, [r7, #4]
 80034de:	4613      	mov	r3, r2
 80034e0:	011b      	lsls	r3, r3, #4
 80034e2:	1a9b      	subs	r3, r3, r2
 80034e4:	009b      	lsls	r3, r3, #2
 80034e6:	440b      	add	r3, r1
 80034e8:	334c      	adds	r3, #76	@ 0x4c
 80034ea:	2202      	movs	r2, #2
 80034ec:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80034ee:	78fa      	ldrb	r2, [r7, #3]
 80034f0:	6879      	ldr	r1, [r7, #4]
 80034f2:	4613      	mov	r3, r2
 80034f4:	011b      	lsls	r3, r3, #4
 80034f6:	1a9b      	subs	r3, r3, r2
 80034f8:	009b      	lsls	r3, r3, #2
 80034fa:	440b      	add	r3, r1
 80034fc:	331b      	adds	r3, #27
 80034fe:	781b      	ldrb	r3, [r3, #0]
 8003500:	2b01      	cmp	r3, #1
 8003502:	f040 80d1 	bne.w	80036a8 <HCD_HC_OUT_IRQHandler+0x920>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8003506:	78fa      	ldrb	r2, [r7, #3]
 8003508:	6879      	ldr	r1, [r7, #4]
 800350a:	4613      	mov	r3, r2
 800350c:	011b      	lsls	r3, r3, #4
 800350e:	1a9b      	subs	r3, r3, r2
 8003510:	009b      	lsls	r3, r3, #2
 8003512:	440b      	add	r3, r1
 8003514:	331b      	adds	r3, #27
 8003516:	2200      	movs	r2, #0
 8003518:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800351a:	78fb      	ldrb	r3, [r7, #3]
 800351c:	015a      	lsls	r2, r3, #5
 800351e:	693b      	ldr	r3, [r7, #16]
 8003520:	4413      	add	r3, r2
 8003522:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003526:	685b      	ldr	r3, [r3, #4]
 8003528:	78fa      	ldrb	r2, [r7, #3]
 800352a:	0151      	lsls	r1, r2, #5
 800352c:	693a      	ldr	r2, [r7, #16]
 800352e:	440a      	add	r2, r1
 8003530:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003534:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003538:	6053      	str	r3, [r2, #4]
 800353a:	e0b5      	b.n	80036a8 <HCD_HC_OUT_IRQHandler+0x920>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 800353c:	78fa      	ldrb	r2, [r7, #3]
 800353e:	6879      	ldr	r1, [r7, #4]
 8003540:	4613      	mov	r3, r2
 8003542:	011b      	lsls	r3, r3, #4
 8003544:	1a9b      	subs	r3, r3, r2
 8003546:	009b      	lsls	r3, r3, #2
 8003548:	440b      	add	r3, r1
 800354a:	334d      	adds	r3, #77	@ 0x4d
 800354c:	781b      	ldrb	r3, [r3, #0]
 800354e:	2b05      	cmp	r3, #5
 8003550:	d114      	bne.n	800357c <HCD_HC_OUT_IRQHandler+0x7f4>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003552:	78fa      	ldrb	r2, [r7, #3]
 8003554:	6879      	ldr	r1, [r7, #4]
 8003556:	4613      	mov	r3, r2
 8003558:	011b      	lsls	r3, r3, #4
 800355a:	1a9b      	subs	r3, r3, r2
 800355c:	009b      	lsls	r3, r3, #2
 800355e:	440b      	add	r3, r1
 8003560:	334d      	adds	r3, #77	@ 0x4d
 8003562:	2202      	movs	r2, #2
 8003564:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8003566:	78fa      	ldrb	r2, [r7, #3]
 8003568:	6879      	ldr	r1, [r7, #4]
 800356a:	4613      	mov	r3, r2
 800356c:	011b      	lsls	r3, r3, #4
 800356e:	1a9b      	subs	r3, r3, r2
 8003570:	009b      	lsls	r3, r3, #2
 8003572:	440b      	add	r3, r1
 8003574:	334c      	adds	r3, #76	@ 0x4c
 8003576:	2202      	movs	r2, #2
 8003578:	701a      	strb	r2, [r3, #0]
 800357a:	e095      	b.n	80036a8 <HCD_HC_OUT_IRQHandler+0x920>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 800357c:	78fa      	ldrb	r2, [r7, #3]
 800357e:	6879      	ldr	r1, [r7, #4]
 8003580:	4613      	mov	r3, r2
 8003582:	011b      	lsls	r3, r3, #4
 8003584:	1a9b      	subs	r3, r3, r2
 8003586:	009b      	lsls	r3, r3, #2
 8003588:	440b      	add	r3, r1
 800358a:	334d      	adds	r3, #77	@ 0x4d
 800358c:	781b      	ldrb	r3, [r3, #0]
 800358e:	2b06      	cmp	r3, #6
 8003590:	d114      	bne.n	80035bc <HCD_HC_OUT_IRQHandler+0x834>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003592:	78fa      	ldrb	r2, [r7, #3]
 8003594:	6879      	ldr	r1, [r7, #4]
 8003596:	4613      	mov	r3, r2
 8003598:	011b      	lsls	r3, r3, #4
 800359a:	1a9b      	subs	r3, r3, r2
 800359c:	009b      	lsls	r3, r3, #2
 800359e:	440b      	add	r3, r1
 80035a0:	334d      	adds	r3, #77	@ 0x4d
 80035a2:	2202      	movs	r2, #2
 80035a4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 80035a6:	78fa      	ldrb	r2, [r7, #3]
 80035a8:	6879      	ldr	r1, [r7, #4]
 80035aa:	4613      	mov	r3, r2
 80035ac:	011b      	lsls	r3, r3, #4
 80035ae:	1a9b      	subs	r3, r3, r2
 80035b0:	009b      	lsls	r3, r3, #2
 80035b2:	440b      	add	r3, r1
 80035b4:	334c      	adds	r3, #76	@ 0x4c
 80035b6:	2205      	movs	r2, #5
 80035b8:	701a      	strb	r2, [r3, #0]
 80035ba:	e075      	b.n	80036a8 <HCD_HC_OUT_IRQHandler+0x920>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80035bc:	78fa      	ldrb	r2, [r7, #3]
 80035be:	6879      	ldr	r1, [r7, #4]
 80035c0:	4613      	mov	r3, r2
 80035c2:	011b      	lsls	r3, r3, #4
 80035c4:	1a9b      	subs	r3, r3, r2
 80035c6:	009b      	lsls	r3, r3, #2
 80035c8:	440b      	add	r3, r1
 80035ca:	334d      	adds	r3, #77	@ 0x4d
 80035cc:	781b      	ldrb	r3, [r3, #0]
 80035ce:	2b07      	cmp	r3, #7
 80035d0:	d00a      	beq.n	80035e8 <HCD_HC_OUT_IRQHandler+0x860>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 80035d2:	78fa      	ldrb	r2, [r7, #3]
 80035d4:	6879      	ldr	r1, [r7, #4]
 80035d6:	4613      	mov	r3, r2
 80035d8:	011b      	lsls	r3, r3, #4
 80035da:	1a9b      	subs	r3, r3, r2
 80035dc:	009b      	lsls	r3, r3, #2
 80035de:	440b      	add	r3, r1
 80035e0:	334d      	adds	r3, #77	@ 0x4d
 80035e2:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80035e4:	2b09      	cmp	r3, #9
 80035e6:	d170      	bne.n	80036ca <HCD_HC_OUT_IRQHandler+0x942>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80035e8:	78fa      	ldrb	r2, [r7, #3]
 80035ea:	6879      	ldr	r1, [r7, #4]
 80035ec:	4613      	mov	r3, r2
 80035ee:	011b      	lsls	r3, r3, #4
 80035f0:	1a9b      	subs	r3, r3, r2
 80035f2:	009b      	lsls	r3, r3, #2
 80035f4:	440b      	add	r3, r1
 80035f6:	334d      	adds	r3, #77	@ 0x4d
 80035f8:	2202      	movs	r2, #2
 80035fa:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80035fc:	78fa      	ldrb	r2, [r7, #3]
 80035fe:	6879      	ldr	r1, [r7, #4]
 8003600:	4613      	mov	r3, r2
 8003602:	011b      	lsls	r3, r3, #4
 8003604:	1a9b      	subs	r3, r3, r2
 8003606:	009b      	lsls	r3, r3, #2
 8003608:	440b      	add	r3, r1
 800360a:	3344      	adds	r3, #68	@ 0x44
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	1c59      	adds	r1, r3, #1
 8003610:	6878      	ldr	r0, [r7, #4]
 8003612:	4613      	mov	r3, r2
 8003614:	011b      	lsls	r3, r3, #4
 8003616:	1a9b      	subs	r3, r3, r2
 8003618:	009b      	lsls	r3, r3, #2
 800361a:	4403      	add	r3, r0
 800361c:	3344      	adds	r3, #68	@ 0x44
 800361e:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003620:	78fa      	ldrb	r2, [r7, #3]
 8003622:	6879      	ldr	r1, [r7, #4]
 8003624:	4613      	mov	r3, r2
 8003626:	011b      	lsls	r3, r3, #4
 8003628:	1a9b      	subs	r3, r3, r2
 800362a:	009b      	lsls	r3, r3, #2
 800362c:	440b      	add	r3, r1
 800362e:	3344      	adds	r3, #68	@ 0x44
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	2b02      	cmp	r3, #2
 8003634:	d914      	bls.n	8003660 <HCD_HC_OUT_IRQHandler+0x8d8>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003636:	78fa      	ldrb	r2, [r7, #3]
 8003638:	6879      	ldr	r1, [r7, #4]
 800363a:	4613      	mov	r3, r2
 800363c:	011b      	lsls	r3, r3, #4
 800363e:	1a9b      	subs	r3, r3, r2
 8003640:	009b      	lsls	r3, r3, #2
 8003642:	440b      	add	r3, r1
 8003644:	3344      	adds	r3, #68	@ 0x44
 8003646:	2200      	movs	r2, #0
 8003648:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 800364a:	78fa      	ldrb	r2, [r7, #3]
 800364c:	6879      	ldr	r1, [r7, #4]
 800364e:	4613      	mov	r3, r2
 8003650:	011b      	lsls	r3, r3, #4
 8003652:	1a9b      	subs	r3, r3, r2
 8003654:	009b      	lsls	r3, r3, #2
 8003656:	440b      	add	r3, r1
 8003658:	334c      	adds	r3, #76	@ 0x4c
 800365a:	2204      	movs	r2, #4
 800365c:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800365e:	e022      	b.n	80036a6 <HCD_HC_OUT_IRQHandler+0x91e>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003660:	78fa      	ldrb	r2, [r7, #3]
 8003662:	6879      	ldr	r1, [r7, #4]
 8003664:	4613      	mov	r3, r2
 8003666:	011b      	lsls	r3, r3, #4
 8003668:	1a9b      	subs	r3, r3, r2
 800366a:	009b      	lsls	r3, r3, #2
 800366c:	440b      	add	r3, r1
 800366e:	334c      	adds	r3, #76	@ 0x4c
 8003670:	2202      	movs	r2, #2
 8003672:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003674:	78fb      	ldrb	r3, [r7, #3]
 8003676:	015a      	lsls	r2, r3, #5
 8003678:	693b      	ldr	r3, [r7, #16]
 800367a:	4413      	add	r3, r2
 800367c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800368a:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003692:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003694:	78fb      	ldrb	r3, [r7, #3]
 8003696:	015a      	lsls	r2, r3, #5
 8003698:	693b      	ldr	r3, [r7, #16]
 800369a:	4413      	add	r3, r2
 800369c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80036a0:	461a      	mov	r2, r3
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80036a6:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80036a8:	78fa      	ldrb	r2, [r7, #3]
 80036aa:	6879      	ldr	r1, [r7, #4]
 80036ac:	4613      	mov	r3, r2
 80036ae:	011b      	lsls	r3, r3, #4
 80036b0:	1a9b      	subs	r3, r3, r2
 80036b2:	009b      	lsls	r3, r3, #2
 80036b4:	440b      	add	r3, r1
 80036b6:	334c      	adds	r3, #76	@ 0x4c
 80036b8:	781a      	ldrb	r2, [r3, #0]
 80036ba:	78fb      	ldrb	r3, [r7, #3]
 80036bc:	4619      	mov	r1, r3
 80036be:	6878      	ldr	r0, [r7, #4]
 80036c0:	f006 f82e 	bl	8009720 <HAL_HCD_HC_NotifyURBChange_Callback>
 80036c4:	e002      	b.n	80036cc <HCD_HC_OUT_IRQHandler+0x944>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 80036c6:	bf00      	nop
 80036c8:	e000      	b.n	80036cc <HCD_HC_OUT_IRQHandler+0x944>
      return;
 80036ca:	bf00      	nop
  }
}
 80036cc:	3718      	adds	r7, #24
 80036ce:	46bd      	mov	sp, r7
 80036d0:	bd80      	pop	{r7, pc}

080036d2 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80036d2:	b580      	push	{r7, lr}
 80036d4:	b08a      	sub	sp, #40	@ 0x28
 80036d6:	af00      	add	r7, sp, #0
 80036d8:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 80036e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036e2:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	6a1b      	ldr	r3, [r3, #32]
 80036ea:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 80036ec:	69fb      	ldr	r3, [r7, #28]
 80036ee:	f003 030f 	and.w	r3, r3, #15
 80036f2:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80036f4:	69fb      	ldr	r3, [r7, #28]
 80036f6:	0c5b      	lsrs	r3, r3, #17
 80036f8:	f003 030f 	and.w	r3, r3, #15
 80036fc:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 80036fe:	69fb      	ldr	r3, [r7, #28]
 8003700:	091b      	lsrs	r3, r3, #4
 8003702:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003706:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8003708:	697b      	ldr	r3, [r7, #20]
 800370a:	2b02      	cmp	r3, #2
 800370c:	d004      	beq.n	8003718 <HCD_RXQLVL_IRQHandler+0x46>
 800370e:	697b      	ldr	r3, [r7, #20]
 8003710:	2b05      	cmp	r3, #5
 8003712:	f000 80b6 	beq.w	8003882 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8003716:	e0b7      	b.n	8003888 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8003718:	693b      	ldr	r3, [r7, #16]
 800371a:	2b00      	cmp	r3, #0
 800371c:	f000 80b3 	beq.w	8003886 <HCD_RXQLVL_IRQHandler+0x1b4>
 8003720:	6879      	ldr	r1, [r7, #4]
 8003722:	69ba      	ldr	r2, [r7, #24]
 8003724:	4613      	mov	r3, r2
 8003726:	011b      	lsls	r3, r3, #4
 8003728:	1a9b      	subs	r3, r3, r2
 800372a:	009b      	lsls	r3, r3, #2
 800372c:	440b      	add	r3, r1
 800372e:	332c      	adds	r3, #44	@ 0x2c
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	2b00      	cmp	r3, #0
 8003734:	f000 80a7 	beq.w	8003886 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8003738:	6879      	ldr	r1, [r7, #4]
 800373a:	69ba      	ldr	r2, [r7, #24]
 800373c:	4613      	mov	r3, r2
 800373e:	011b      	lsls	r3, r3, #4
 8003740:	1a9b      	subs	r3, r3, r2
 8003742:	009b      	lsls	r3, r3, #2
 8003744:	440b      	add	r3, r1
 8003746:	3338      	adds	r3, #56	@ 0x38
 8003748:	681a      	ldr	r2, [r3, #0]
 800374a:	693b      	ldr	r3, [r7, #16]
 800374c:	18d1      	adds	r1, r2, r3
 800374e:	6878      	ldr	r0, [r7, #4]
 8003750:	69ba      	ldr	r2, [r7, #24]
 8003752:	4613      	mov	r3, r2
 8003754:	011b      	lsls	r3, r3, #4
 8003756:	1a9b      	subs	r3, r3, r2
 8003758:	009b      	lsls	r3, r3, #2
 800375a:	4403      	add	r3, r0
 800375c:	3334      	adds	r3, #52	@ 0x34
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	4299      	cmp	r1, r3
 8003762:	f200 8083 	bhi.w	800386c <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6818      	ldr	r0, [r3, #0]
 800376a:	6879      	ldr	r1, [r7, #4]
 800376c:	69ba      	ldr	r2, [r7, #24]
 800376e:	4613      	mov	r3, r2
 8003770:	011b      	lsls	r3, r3, #4
 8003772:	1a9b      	subs	r3, r3, r2
 8003774:	009b      	lsls	r3, r3, #2
 8003776:	440b      	add	r3, r1
 8003778:	332c      	adds	r3, #44	@ 0x2c
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	693a      	ldr	r2, [r7, #16]
 800377e:	b292      	uxth	r2, r2
 8003780:	4619      	mov	r1, r3
 8003782:	f002 fe65 	bl	8006450 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8003786:	6879      	ldr	r1, [r7, #4]
 8003788:	69ba      	ldr	r2, [r7, #24]
 800378a:	4613      	mov	r3, r2
 800378c:	011b      	lsls	r3, r3, #4
 800378e:	1a9b      	subs	r3, r3, r2
 8003790:	009b      	lsls	r3, r3, #2
 8003792:	440b      	add	r3, r1
 8003794:	332c      	adds	r3, #44	@ 0x2c
 8003796:	681a      	ldr	r2, [r3, #0]
 8003798:	693b      	ldr	r3, [r7, #16]
 800379a:	18d1      	adds	r1, r2, r3
 800379c:	6878      	ldr	r0, [r7, #4]
 800379e:	69ba      	ldr	r2, [r7, #24]
 80037a0:	4613      	mov	r3, r2
 80037a2:	011b      	lsls	r3, r3, #4
 80037a4:	1a9b      	subs	r3, r3, r2
 80037a6:	009b      	lsls	r3, r3, #2
 80037a8:	4403      	add	r3, r0
 80037aa:	332c      	adds	r3, #44	@ 0x2c
 80037ac:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 80037ae:	6879      	ldr	r1, [r7, #4]
 80037b0:	69ba      	ldr	r2, [r7, #24]
 80037b2:	4613      	mov	r3, r2
 80037b4:	011b      	lsls	r3, r3, #4
 80037b6:	1a9b      	subs	r3, r3, r2
 80037b8:	009b      	lsls	r3, r3, #2
 80037ba:	440b      	add	r3, r1
 80037bc:	3338      	adds	r3, #56	@ 0x38
 80037be:	681a      	ldr	r2, [r3, #0]
 80037c0:	693b      	ldr	r3, [r7, #16]
 80037c2:	18d1      	adds	r1, r2, r3
 80037c4:	6878      	ldr	r0, [r7, #4]
 80037c6:	69ba      	ldr	r2, [r7, #24]
 80037c8:	4613      	mov	r3, r2
 80037ca:	011b      	lsls	r3, r3, #4
 80037cc:	1a9b      	subs	r3, r3, r2
 80037ce:	009b      	lsls	r3, r3, #2
 80037d0:	4403      	add	r3, r0
 80037d2:	3338      	adds	r3, #56	@ 0x38
 80037d4:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 80037d6:	69bb      	ldr	r3, [r7, #24]
 80037d8:	015a      	lsls	r2, r3, #5
 80037da:	6a3b      	ldr	r3, [r7, #32]
 80037dc:	4413      	add	r3, r2
 80037de:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80037e2:	691b      	ldr	r3, [r3, #16]
 80037e4:	0cdb      	lsrs	r3, r3, #19
 80037e6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80037ea:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 80037ec:	6879      	ldr	r1, [r7, #4]
 80037ee:	69ba      	ldr	r2, [r7, #24]
 80037f0:	4613      	mov	r3, r2
 80037f2:	011b      	lsls	r3, r3, #4
 80037f4:	1a9b      	subs	r3, r3, r2
 80037f6:	009b      	lsls	r3, r3, #2
 80037f8:	440b      	add	r3, r1
 80037fa:	3328      	adds	r3, #40	@ 0x28
 80037fc:	881b      	ldrh	r3, [r3, #0]
 80037fe:	461a      	mov	r2, r3
 8003800:	693b      	ldr	r3, [r7, #16]
 8003802:	4293      	cmp	r3, r2
 8003804:	d13f      	bne.n	8003886 <HCD_RXQLVL_IRQHandler+0x1b4>
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	2b00      	cmp	r3, #0
 800380a:	d03c      	beq.n	8003886 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 800380c:	69bb      	ldr	r3, [r7, #24]
 800380e:	015a      	lsls	r2, r3, #5
 8003810:	6a3b      	ldr	r3, [r7, #32]
 8003812:	4413      	add	r3, r2
 8003814:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800381c:	68bb      	ldr	r3, [r7, #8]
 800381e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003822:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003824:	68bb      	ldr	r3, [r7, #8]
 8003826:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800382a:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 800382c:	69bb      	ldr	r3, [r7, #24]
 800382e:	015a      	lsls	r2, r3, #5
 8003830:	6a3b      	ldr	r3, [r7, #32]
 8003832:	4413      	add	r3, r2
 8003834:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003838:	461a      	mov	r2, r3
 800383a:	68bb      	ldr	r3, [r7, #8]
 800383c:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 800383e:	6879      	ldr	r1, [r7, #4]
 8003840:	69ba      	ldr	r2, [r7, #24]
 8003842:	4613      	mov	r3, r2
 8003844:	011b      	lsls	r3, r3, #4
 8003846:	1a9b      	subs	r3, r3, r2
 8003848:	009b      	lsls	r3, r3, #2
 800384a:	440b      	add	r3, r1
 800384c:	333c      	adds	r3, #60	@ 0x3c
 800384e:	781b      	ldrb	r3, [r3, #0]
 8003850:	f083 0301 	eor.w	r3, r3, #1
 8003854:	b2d8      	uxtb	r0, r3
 8003856:	6879      	ldr	r1, [r7, #4]
 8003858:	69ba      	ldr	r2, [r7, #24]
 800385a:	4613      	mov	r3, r2
 800385c:	011b      	lsls	r3, r3, #4
 800385e:	1a9b      	subs	r3, r3, r2
 8003860:	009b      	lsls	r3, r3, #2
 8003862:	440b      	add	r3, r1
 8003864:	333c      	adds	r3, #60	@ 0x3c
 8003866:	4602      	mov	r2, r0
 8003868:	701a      	strb	r2, [r3, #0]
      break;
 800386a:	e00c      	b.n	8003886 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 800386c:	6879      	ldr	r1, [r7, #4]
 800386e:	69ba      	ldr	r2, [r7, #24]
 8003870:	4613      	mov	r3, r2
 8003872:	011b      	lsls	r3, r3, #4
 8003874:	1a9b      	subs	r3, r3, r2
 8003876:	009b      	lsls	r3, r3, #2
 8003878:	440b      	add	r3, r1
 800387a:	334c      	adds	r3, #76	@ 0x4c
 800387c:	2204      	movs	r2, #4
 800387e:	701a      	strb	r2, [r3, #0]
      break;
 8003880:	e001      	b.n	8003886 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8003882:	bf00      	nop
 8003884:	e000      	b.n	8003888 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8003886:	bf00      	nop
  }
}
 8003888:	bf00      	nop
 800388a:	3728      	adds	r7, #40	@ 0x28
 800388c:	46bd      	mov	sp, r7
 800388e:	bd80      	pop	{r7, pc}

08003890 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b086      	sub	sp, #24
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800389e:	697b      	ldr	r3, [r7, #20]
 80038a0:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 80038a2:	693b      	ldr	r3, [r7, #16]
 80038a4:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 80038ac:	693b      	ldr	r3, [r7, #16]
 80038ae:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80038b6:	68bb      	ldr	r3, [r7, #8]
 80038b8:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80038bc:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	f003 0302 	and.w	r3, r3, #2
 80038c4:	2b02      	cmp	r3, #2
 80038c6:	d10b      	bne.n	80038e0 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	f003 0301 	and.w	r3, r3, #1
 80038ce:	2b01      	cmp	r3, #1
 80038d0:	d102      	bne.n	80038d8 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 80038d2:	6878      	ldr	r0, [r7, #4]
 80038d4:	f005 ff08 	bl	80096e8 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 80038d8:	68bb      	ldr	r3, [r7, #8]
 80038da:	f043 0302 	orr.w	r3, r3, #2
 80038de:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	f003 0308 	and.w	r3, r3, #8
 80038e6:	2b08      	cmp	r3, #8
 80038e8:	d132      	bne.n	8003950 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80038ea:	68bb      	ldr	r3, [r7, #8]
 80038ec:	f043 0308 	orr.w	r3, r3, #8
 80038f0:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	f003 0304 	and.w	r3, r3, #4
 80038f8:	2b04      	cmp	r3, #4
 80038fa:	d126      	bne.n	800394a <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	7a5b      	ldrb	r3, [r3, #9]
 8003900:	2b02      	cmp	r3, #2
 8003902:	d113      	bne.n	800392c <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 800390a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800390e:	d106      	bne.n	800391e <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	2102      	movs	r1, #2
 8003916:	4618      	mov	r0, r3
 8003918:	f002 ff2a 	bl	8006770 <USB_InitFSLSPClkSel>
 800391c:	e011      	b.n	8003942 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	2101      	movs	r1, #1
 8003924:	4618      	mov	r0, r3
 8003926:	f002 ff23 	bl	8006770 <USB_InitFSLSPClkSel>
 800392a:	e00a      	b.n	8003942 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	79db      	ldrb	r3, [r3, #7]
 8003930:	2b01      	cmp	r3, #1
 8003932:	d106      	bne.n	8003942 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8003934:	693b      	ldr	r3, [r7, #16]
 8003936:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800393a:	461a      	mov	r2, r3
 800393c:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8003940:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8003942:	6878      	ldr	r0, [r7, #4]
 8003944:	f005 fefa 	bl	800973c <HAL_HCD_PortEnabled_Callback>
 8003948:	e002      	b.n	8003950 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 800394a:	6878      	ldr	r0, [r7, #4]
 800394c:	f005 ff04 	bl	8009758 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	f003 0320 	and.w	r3, r3, #32
 8003956:	2b20      	cmp	r3, #32
 8003958:	d103      	bne.n	8003962 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 800395a:	68bb      	ldr	r3, [r7, #8]
 800395c:	f043 0320 	orr.w	r3, r3, #32
 8003960:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8003962:	693b      	ldr	r3, [r7, #16]
 8003964:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003968:	461a      	mov	r2, r3
 800396a:	68bb      	ldr	r3, [r7, #8]
 800396c:	6013      	str	r3, [r2, #0]
}
 800396e:	bf00      	nop
 8003970:	3718      	adds	r7, #24
 8003972:	46bd      	mov	sp, r7
 8003974:	bd80      	pop	{r7, pc}
	...

08003978 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003978:	b580      	push	{r7, lr}
 800397a:	b084      	sub	sp, #16
 800397c:	af00      	add	r7, sp, #0
 800397e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2b00      	cmp	r3, #0
 8003984:	d101      	bne.n	800398a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003986:	2301      	movs	r3, #1
 8003988:	e12b      	b.n	8003be2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003990:	b2db      	uxtb	r3, r3
 8003992:	2b00      	cmp	r3, #0
 8003994:	d106      	bne.n	80039a4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2200      	movs	r2, #0
 800399a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800399e:	6878      	ldr	r0, [r7, #4]
 80039a0:	f7fd f910 	bl	8000bc4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2224      	movs	r2, #36	@ 0x24
 80039a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	681a      	ldr	r2, [r3, #0]
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f022 0201 	bic.w	r2, r2, #1
 80039ba:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	681a      	ldr	r2, [r3, #0]
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80039ca:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	681a      	ldr	r2, [r3, #0]
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80039da:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80039dc:	f001 fa20 	bl	8004e20 <HAL_RCC_GetPCLK1Freq>
 80039e0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	685b      	ldr	r3, [r3, #4]
 80039e6:	4a81      	ldr	r2, [pc, #516]	@ (8003bec <HAL_I2C_Init+0x274>)
 80039e8:	4293      	cmp	r3, r2
 80039ea:	d807      	bhi.n	80039fc <HAL_I2C_Init+0x84>
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	4a80      	ldr	r2, [pc, #512]	@ (8003bf0 <HAL_I2C_Init+0x278>)
 80039f0:	4293      	cmp	r3, r2
 80039f2:	bf94      	ite	ls
 80039f4:	2301      	movls	r3, #1
 80039f6:	2300      	movhi	r3, #0
 80039f8:	b2db      	uxtb	r3, r3
 80039fa:	e006      	b.n	8003a0a <HAL_I2C_Init+0x92>
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	4a7d      	ldr	r2, [pc, #500]	@ (8003bf4 <HAL_I2C_Init+0x27c>)
 8003a00:	4293      	cmp	r3, r2
 8003a02:	bf94      	ite	ls
 8003a04:	2301      	movls	r3, #1
 8003a06:	2300      	movhi	r3, #0
 8003a08:	b2db      	uxtb	r3, r3
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d001      	beq.n	8003a12 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003a0e:	2301      	movs	r3, #1
 8003a10:	e0e7      	b.n	8003be2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	4a78      	ldr	r2, [pc, #480]	@ (8003bf8 <HAL_I2C_Init+0x280>)
 8003a16:	fba2 2303 	umull	r2, r3, r2, r3
 8003a1a:	0c9b      	lsrs	r3, r3, #18
 8003a1c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	685b      	ldr	r3, [r3, #4]
 8003a24:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	68ba      	ldr	r2, [r7, #8]
 8003a2e:	430a      	orrs	r2, r1
 8003a30:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	6a1b      	ldr	r3, [r3, #32]
 8003a38:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	685b      	ldr	r3, [r3, #4]
 8003a40:	4a6a      	ldr	r2, [pc, #424]	@ (8003bec <HAL_I2C_Init+0x274>)
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d802      	bhi.n	8003a4c <HAL_I2C_Init+0xd4>
 8003a46:	68bb      	ldr	r3, [r7, #8]
 8003a48:	3301      	adds	r3, #1
 8003a4a:	e009      	b.n	8003a60 <HAL_I2C_Init+0xe8>
 8003a4c:	68bb      	ldr	r3, [r7, #8]
 8003a4e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003a52:	fb02 f303 	mul.w	r3, r2, r3
 8003a56:	4a69      	ldr	r2, [pc, #420]	@ (8003bfc <HAL_I2C_Init+0x284>)
 8003a58:	fba2 2303 	umull	r2, r3, r2, r3
 8003a5c:	099b      	lsrs	r3, r3, #6
 8003a5e:	3301      	adds	r3, #1
 8003a60:	687a      	ldr	r2, [r7, #4]
 8003a62:	6812      	ldr	r2, [r2, #0]
 8003a64:	430b      	orrs	r3, r1
 8003a66:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	69db      	ldr	r3, [r3, #28]
 8003a6e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003a72:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	685b      	ldr	r3, [r3, #4]
 8003a7a:	495c      	ldr	r1, [pc, #368]	@ (8003bec <HAL_I2C_Init+0x274>)
 8003a7c:	428b      	cmp	r3, r1
 8003a7e:	d819      	bhi.n	8003ab4 <HAL_I2C_Init+0x13c>
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	1e59      	subs	r1, r3, #1
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	685b      	ldr	r3, [r3, #4]
 8003a88:	005b      	lsls	r3, r3, #1
 8003a8a:	fbb1 f3f3 	udiv	r3, r1, r3
 8003a8e:	1c59      	adds	r1, r3, #1
 8003a90:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003a94:	400b      	ands	r3, r1
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d00a      	beq.n	8003ab0 <HAL_I2C_Init+0x138>
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	1e59      	subs	r1, r3, #1
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	685b      	ldr	r3, [r3, #4]
 8003aa2:	005b      	lsls	r3, r3, #1
 8003aa4:	fbb1 f3f3 	udiv	r3, r1, r3
 8003aa8:	3301      	adds	r3, #1
 8003aaa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003aae:	e051      	b.n	8003b54 <HAL_I2C_Init+0x1dc>
 8003ab0:	2304      	movs	r3, #4
 8003ab2:	e04f      	b.n	8003b54 <HAL_I2C_Init+0x1dc>
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	689b      	ldr	r3, [r3, #8]
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d111      	bne.n	8003ae0 <HAL_I2C_Init+0x168>
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	1e58      	subs	r0, r3, #1
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6859      	ldr	r1, [r3, #4]
 8003ac4:	460b      	mov	r3, r1
 8003ac6:	005b      	lsls	r3, r3, #1
 8003ac8:	440b      	add	r3, r1
 8003aca:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ace:	3301      	adds	r3, #1
 8003ad0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	bf0c      	ite	eq
 8003ad8:	2301      	moveq	r3, #1
 8003ada:	2300      	movne	r3, #0
 8003adc:	b2db      	uxtb	r3, r3
 8003ade:	e012      	b.n	8003b06 <HAL_I2C_Init+0x18e>
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	1e58      	subs	r0, r3, #1
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6859      	ldr	r1, [r3, #4]
 8003ae8:	460b      	mov	r3, r1
 8003aea:	009b      	lsls	r3, r3, #2
 8003aec:	440b      	add	r3, r1
 8003aee:	0099      	lsls	r1, r3, #2
 8003af0:	440b      	add	r3, r1
 8003af2:	fbb0 f3f3 	udiv	r3, r0, r3
 8003af6:	3301      	adds	r3, #1
 8003af8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	bf0c      	ite	eq
 8003b00:	2301      	moveq	r3, #1
 8003b02:	2300      	movne	r3, #0
 8003b04:	b2db      	uxtb	r3, r3
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d001      	beq.n	8003b0e <HAL_I2C_Init+0x196>
 8003b0a:	2301      	movs	r3, #1
 8003b0c:	e022      	b.n	8003b54 <HAL_I2C_Init+0x1dc>
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	689b      	ldr	r3, [r3, #8]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d10e      	bne.n	8003b34 <HAL_I2C_Init+0x1bc>
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	1e58      	subs	r0, r3, #1
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6859      	ldr	r1, [r3, #4]
 8003b1e:	460b      	mov	r3, r1
 8003b20:	005b      	lsls	r3, r3, #1
 8003b22:	440b      	add	r3, r1
 8003b24:	fbb0 f3f3 	udiv	r3, r0, r3
 8003b28:	3301      	adds	r3, #1
 8003b2a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b2e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003b32:	e00f      	b.n	8003b54 <HAL_I2C_Init+0x1dc>
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	1e58      	subs	r0, r3, #1
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6859      	ldr	r1, [r3, #4]
 8003b3c:	460b      	mov	r3, r1
 8003b3e:	009b      	lsls	r3, r3, #2
 8003b40:	440b      	add	r3, r1
 8003b42:	0099      	lsls	r1, r3, #2
 8003b44:	440b      	add	r3, r1
 8003b46:	fbb0 f3f3 	udiv	r3, r0, r3
 8003b4a:	3301      	adds	r3, #1
 8003b4c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b50:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003b54:	6879      	ldr	r1, [r7, #4]
 8003b56:	6809      	ldr	r1, [r1, #0]
 8003b58:	4313      	orrs	r3, r2
 8003b5a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	69da      	ldr	r2, [r3, #28]
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6a1b      	ldr	r3, [r3, #32]
 8003b6e:	431a      	orrs	r2, r3
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	430a      	orrs	r2, r1
 8003b76:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	689b      	ldr	r3, [r3, #8]
 8003b7e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003b82:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003b86:	687a      	ldr	r2, [r7, #4]
 8003b88:	6911      	ldr	r1, [r2, #16]
 8003b8a:	687a      	ldr	r2, [r7, #4]
 8003b8c:	68d2      	ldr	r2, [r2, #12]
 8003b8e:	4311      	orrs	r1, r2
 8003b90:	687a      	ldr	r2, [r7, #4]
 8003b92:	6812      	ldr	r2, [r2, #0]
 8003b94:	430b      	orrs	r3, r1
 8003b96:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	68db      	ldr	r3, [r3, #12]
 8003b9e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	695a      	ldr	r2, [r3, #20]
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	699b      	ldr	r3, [r3, #24]
 8003baa:	431a      	orrs	r2, r3
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	430a      	orrs	r2, r1
 8003bb2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	681a      	ldr	r2, [r3, #0]
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f042 0201 	orr.w	r2, r2, #1
 8003bc2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	2220      	movs	r2, #32
 8003bce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2200      	movs	r2, #0
 8003bdc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003be0:	2300      	movs	r3, #0
}
 8003be2:	4618      	mov	r0, r3
 8003be4:	3710      	adds	r7, #16
 8003be6:	46bd      	mov	sp, r7
 8003be8:	bd80      	pop	{r7, pc}
 8003bea:	bf00      	nop
 8003bec:	000186a0 	.word	0x000186a0
 8003bf0:	001e847f 	.word	0x001e847f
 8003bf4:	003d08ff 	.word	0x003d08ff
 8003bf8:	431bde83 	.word	0x431bde83
 8003bfc:	10624dd3 	.word	0x10624dd3

08003c00 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b088      	sub	sp, #32
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d101      	bne.n	8003c12 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8003c0e:	2301      	movs	r3, #1
 8003c10:	e128      	b.n	8003e64 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c18:	b2db      	uxtb	r3, r3
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d109      	bne.n	8003c32 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	2200      	movs	r2, #0
 8003c22:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	4a90      	ldr	r2, [pc, #576]	@ (8003e6c <HAL_I2S_Init+0x26c>)
 8003c2a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8003c2c:	6878      	ldr	r0, [r7, #4]
 8003c2e:	f7fd f811 	bl	8000c54 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	2202      	movs	r2, #2
 8003c36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	69db      	ldr	r3, [r3, #28]
 8003c40:	687a      	ldr	r2, [r7, #4]
 8003c42:	6812      	ldr	r2, [r2, #0]
 8003c44:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003c48:	f023 030f 	bic.w	r3, r3, #15
 8003c4c:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	2202      	movs	r2, #2
 8003c54:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	695b      	ldr	r3, [r3, #20]
 8003c5a:	2b02      	cmp	r3, #2
 8003c5c:	d060      	beq.n	8003d20 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	68db      	ldr	r3, [r3, #12]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d102      	bne.n	8003c6c <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8003c66:	2310      	movs	r3, #16
 8003c68:	617b      	str	r3, [r7, #20]
 8003c6a:	e001      	b.n	8003c70 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8003c6c:	2320      	movs	r3, #32
 8003c6e:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	689b      	ldr	r3, [r3, #8]
 8003c74:	2b20      	cmp	r3, #32
 8003c76:	d802      	bhi.n	8003c7e <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8003c78:	697b      	ldr	r3, [r7, #20]
 8003c7a:	005b      	lsls	r3, r3, #1
 8003c7c:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8003c7e:	2001      	movs	r0, #1
 8003c80:	f001 f9c4 	bl	800500c <HAL_RCCEx_GetPeriphCLKFreq>
 8003c84:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	691b      	ldr	r3, [r3, #16]
 8003c8a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003c8e:	d125      	bne.n	8003cdc <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	68db      	ldr	r3, [r3, #12]
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d010      	beq.n	8003cba <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003c98:	697b      	ldr	r3, [r7, #20]
 8003c9a:	009b      	lsls	r3, r3, #2
 8003c9c:	68fa      	ldr	r2, [r7, #12]
 8003c9e:	fbb2 f2f3 	udiv	r2, r2, r3
 8003ca2:	4613      	mov	r3, r2
 8003ca4:	009b      	lsls	r3, r3, #2
 8003ca6:	4413      	add	r3, r2
 8003ca8:	005b      	lsls	r3, r3, #1
 8003caa:	461a      	mov	r2, r3
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	695b      	ldr	r3, [r3, #20]
 8003cb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cb4:	3305      	adds	r3, #5
 8003cb6:	613b      	str	r3, [r7, #16]
 8003cb8:	e01f      	b.n	8003cfa <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003cba:	697b      	ldr	r3, [r7, #20]
 8003cbc:	00db      	lsls	r3, r3, #3
 8003cbe:	68fa      	ldr	r2, [r7, #12]
 8003cc0:	fbb2 f2f3 	udiv	r2, r2, r3
 8003cc4:	4613      	mov	r3, r2
 8003cc6:	009b      	lsls	r3, r3, #2
 8003cc8:	4413      	add	r3, r2
 8003cca:	005b      	lsls	r3, r3, #1
 8003ccc:	461a      	mov	r2, r3
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	695b      	ldr	r3, [r3, #20]
 8003cd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cd6:	3305      	adds	r3, #5
 8003cd8:	613b      	str	r3, [r7, #16]
 8003cda:	e00e      	b.n	8003cfa <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003cdc:	68fa      	ldr	r2, [r7, #12]
 8003cde:	697b      	ldr	r3, [r7, #20]
 8003ce0:	fbb2 f2f3 	udiv	r2, r2, r3
 8003ce4:	4613      	mov	r3, r2
 8003ce6:	009b      	lsls	r3, r3, #2
 8003ce8:	4413      	add	r3, r2
 8003cea:	005b      	lsls	r3, r3, #1
 8003cec:	461a      	mov	r2, r3
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	695b      	ldr	r3, [r3, #20]
 8003cf2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cf6:	3305      	adds	r3, #5
 8003cf8:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8003cfa:	693b      	ldr	r3, [r7, #16]
 8003cfc:	4a5c      	ldr	r2, [pc, #368]	@ (8003e70 <HAL_I2S_Init+0x270>)
 8003cfe:	fba2 2303 	umull	r2, r3, r2, r3
 8003d02:	08db      	lsrs	r3, r3, #3
 8003d04:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8003d06:	693b      	ldr	r3, [r7, #16]
 8003d08:	f003 0301 	and.w	r3, r3, #1
 8003d0c:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8003d0e:	693a      	ldr	r2, [r7, #16]
 8003d10:	69bb      	ldr	r3, [r7, #24]
 8003d12:	1ad3      	subs	r3, r2, r3
 8003d14:	085b      	lsrs	r3, r3, #1
 8003d16:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8003d18:	69bb      	ldr	r3, [r7, #24]
 8003d1a:	021b      	lsls	r3, r3, #8
 8003d1c:	61bb      	str	r3, [r7, #24]
 8003d1e:	e003      	b.n	8003d28 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8003d20:	2302      	movs	r3, #2
 8003d22:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8003d24:	2300      	movs	r3, #0
 8003d26:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8003d28:	69fb      	ldr	r3, [r7, #28]
 8003d2a:	2b01      	cmp	r3, #1
 8003d2c:	d902      	bls.n	8003d34 <HAL_I2S_Init+0x134>
 8003d2e:	69fb      	ldr	r3, [r7, #28]
 8003d30:	2bff      	cmp	r3, #255	@ 0xff
 8003d32:	d907      	bls.n	8003d44 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d38:	f043 0210 	orr.w	r2, r3, #16
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8003d40:	2301      	movs	r3, #1
 8003d42:	e08f      	b.n	8003e64 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	691a      	ldr	r2, [r3, #16]
 8003d48:	69bb      	ldr	r3, [r7, #24]
 8003d4a:	ea42 0103 	orr.w	r1, r2, r3
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	69fa      	ldr	r2, [r7, #28]
 8003d54:	430a      	orrs	r2, r1
 8003d56:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	69db      	ldr	r3, [r3, #28]
 8003d5e:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003d62:	f023 030f 	bic.w	r3, r3, #15
 8003d66:	687a      	ldr	r2, [r7, #4]
 8003d68:	6851      	ldr	r1, [r2, #4]
 8003d6a:	687a      	ldr	r2, [r7, #4]
 8003d6c:	6892      	ldr	r2, [r2, #8]
 8003d6e:	4311      	orrs	r1, r2
 8003d70:	687a      	ldr	r2, [r7, #4]
 8003d72:	68d2      	ldr	r2, [r2, #12]
 8003d74:	4311      	orrs	r1, r2
 8003d76:	687a      	ldr	r2, [r7, #4]
 8003d78:	6992      	ldr	r2, [r2, #24]
 8003d7a:	430a      	orrs	r2, r1
 8003d7c:	431a      	orrs	r2, r3
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003d86:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	6a1b      	ldr	r3, [r3, #32]
 8003d8c:	2b01      	cmp	r3, #1
 8003d8e:	d161      	bne.n	8003e54 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	4a38      	ldr	r2, [pc, #224]	@ (8003e74 <HAL_I2S_Init+0x274>)
 8003d94:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	4a37      	ldr	r2, [pc, #220]	@ (8003e78 <HAL_I2S_Init+0x278>)
 8003d9c:	4293      	cmp	r3, r2
 8003d9e:	d101      	bne.n	8003da4 <HAL_I2S_Init+0x1a4>
 8003da0:	4b36      	ldr	r3, [pc, #216]	@ (8003e7c <HAL_I2S_Init+0x27c>)
 8003da2:	e001      	b.n	8003da8 <HAL_I2S_Init+0x1a8>
 8003da4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003da8:	69db      	ldr	r3, [r3, #28]
 8003daa:	687a      	ldr	r2, [r7, #4]
 8003dac:	6812      	ldr	r2, [r2, #0]
 8003dae:	4932      	ldr	r1, [pc, #200]	@ (8003e78 <HAL_I2S_Init+0x278>)
 8003db0:	428a      	cmp	r2, r1
 8003db2:	d101      	bne.n	8003db8 <HAL_I2S_Init+0x1b8>
 8003db4:	4a31      	ldr	r2, [pc, #196]	@ (8003e7c <HAL_I2S_Init+0x27c>)
 8003db6:	e001      	b.n	8003dbc <HAL_I2S_Init+0x1bc>
 8003db8:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003dbc:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003dc0:	f023 030f 	bic.w	r3, r3, #15
 8003dc4:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	4a2b      	ldr	r2, [pc, #172]	@ (8003e78 <HAL_I2S_Init+0x278>)
 8003dcc:	4293      	cmp	r3, r2
 8003dce:	d101      	bne.n	8003dd4 <HAL_I2S_Init+0x1d4>
 8003dd0:	4b2a      	ldr	r3, [pc, #168]	@ (8003e7c <HAL_I2S_Init+0x27c>)
 8003dd2:	e001      	b.n	8003dd8 <HAL_I2S_Init+0x1d8>
 8003dd4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003dd8:	2202      	movs	r2, #2
 8003dda:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	4a25      	ldr	r2, [pc, #148]	@ (8003e78 <HAL_I2S_Init+0x278>)
 8003de2:	4293      	cmp	r3, r2
 8003de4:	d101      	bne.n	8003dea <HAL_I2S_Init+0x1ea>
 8003de6:	4b25      	ldr	r3, [pc, #148]	@ (8003e7c <HAL_I2S_Init+0x27c>)
 8003de8:	e001      	b.n	8003dee <HAL_I2S_Init+0x1ee>
 8003dea:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003dee:	69db      	ldr	r3, [r3, #28]
 8003df0:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	685b      	ldr	r3, [r3, #4]
 8003df6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003dfa:	d003      	beq.n	8003e04 <HAL_I2S_Init+0x204>
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	685b      	ldr	r3, [r3, #4]
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d103      	bne.n	8003e0c <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8003e04:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003e08:	613b      	str	r3, [r7, #16]
 8003e0a:	e001      	b.n	8003e10 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8003e0c:	2300      	movs	r3, #0
 8003e0e:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8003e10:	693b      	ldr	r3, [r7, #16]
 8003e12:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	689b      	ldr	r3, [r3, #8]
 8003e18:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003e1a:	4313      	orrs	r3, r2
 8003e1c:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	68db      	ldr	r3, [r3, #12]
 8003e22:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003e24:	4313      	orrs	r3, r2
 8003e26:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	699b      	ldr	r3, [r3, #24]
 8003e2c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003e2e:	4313      	orrs	r3, r2
 8003e30:	b29a      	uxth	r2, r3
 8003e32:	897b      	ldrh	r3, [r7, #10]
 8003e34:	4313      	orrs	r3, r2
 8003e36:	b29b      	uxth	r3, r3
 8003e38:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003e3c:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	4a0d      	ldr	r2, [pc, #52]	@ (8003e78 <HAL_I2S_Init+0x278>)
 8003e44:	4293      	cmp	r3, r2
 8003e46:	d101      	bne.n	8003e4c <HAL_I2S_Init+0x24c>
 8003e48:	4b0c      	ldr	r3, [pc, #48]	@ (8003e7c <HAL_I2S_Init+0x27c>)
 8003e4a:	e001      	b.n	8003e50 <HAL_I2S_Init+0x250>
 8003e4c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003e50:	897a      	ldrh	r2, [r7, #10]
 8003e52:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	2200      	movs	r2, #0
 8003e58:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	2201      	movs	r2, #1
 8003e5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8003e62:	2300      	movs	r3, #0
}
 8003e64:	4618      	mov	r0, r3
 8003e66:	3720      	adds	r7, #32
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	bd80      	pop	{r7, pc}
 8003e6c:	08003f77 	.word	0x08003f77
 8003e70:	cccccccd 	.word	0xcccccccd
 8003e74:	0800408d 	.word	0x0800408d
 8003e78:	40003800 	.word	0x40003800
 8003e7c:	40003400 	.word	0x40003400

08003e80 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003e80:	b480      	push	{r7}
 8003e82:	b083      	sub	sp, #12
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8003e88:	bf00      	nop
 8003e8a:	370c      	adds	r7, #12
 8003e8c:	46bd      	mov	sp, r7
 8003e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e92:	4770      	bx	lr

08003e94 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003e94:	b480      	push	{r7}
 8003e96:	b083      	sub	sp, #12
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8003e9c:	bf00      	nop
 8003e9e:	370c      	adds	r7, #12
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea6:	4770      	bx	lr

08003ea8 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8003ea8:	b480      	push	{r7}
 8003eaa:	b083      	sub	sp, #12
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8003eb0:	bf00      	nop
 8003eb2:	370c      	adds	r7, #12
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eba:	4770      	bx	lr

08003ebc <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b082      	sub	sp, #8
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ec8:	881a      	ldrh	r2, [r3, #0]
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ed4:	1c9a      	adds	r2, r3, #2
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ede:	b29b      	uxth	r3, r3
 8003ee0:	3b01      	subs	r3, #1
 8003ee2:	b29a      	uxth	r2, r3
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003eec:	b29b      	uxth	r3, r3
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d10e      	bne.n	8003f10 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	685a      	ldr	r2, [r3, #4]
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003f00:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	2201      	movs	r2, #1
 8003f06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8003f0a:	6878      	ldr	r0, [r7, #4]
 8003f0c:	f7ff ffb8 	bl	8003e80 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003f10:	bf00      	nop
 8003f12:	3708      	adds	r7, #8
 8003f14:	46bd      	mov	sp, r7
 8003f16:	bd80      	pop	{r7, pc}

08003f18 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b082      	sub	sp, #8
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	68da      	ldr	r2, [r3, #12]
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f2a:	b292      	uxth	r2, r2
 8003f2c:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f32:	1c9a      	adds	r2, r3, #2
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003f3c:	b29b      	uxth	r3, r3
 8003f3e:	3b01      	subs	r3, #1
 8003f40:	b29a      	uxth	r2, r3
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003f4a:	b29b      	uxth	r3, r3
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d10e      	bne.n	8003f6e <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	685a      	ldr	r2, [r3, #4]
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003f5e:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2201      	movs	r2, #1
 8003f64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8003f68:	6878      	ldr	r0, [r7, #4]
 8003f6a:	f7ff ff93 	bl	8003e94 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003f6e:	bf00      	nop
 8003f70:	3708      	adds	r7, #8
 8003f72:	46bd      	mov	sp, r7
 8003f74:	bd80      	pop	{r7, pc}

08003f76 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003f76:	b580      	push	{r7, lr}
 8003f78:	b086      	sub	sp, #24
 8003f7a:	af00      	add	r7, sp, #0
 8003f7c:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	689b      	ldr	r3, [r3, #8]
 8003f84:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f8c:	b2db      	uxtb	r3, r3
 8003f8e:	2b04      	cmp	r3, #4
 8003f90:	d13a      	bne.n	8004008 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8003f92:	697b      	ldr	r3, [r7, #20]
 8003f94:	f003 0301 	and.w	r3, r3, #1
 8003f98:	2b01      	cmp	r3, #1
 8003f9a:	d109      	bne.n	8003fb0 <I2S_IRQHandler+0x3a>
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	685b      	ldr	r3, [r3, #4]
 8003fa2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fa6:	2b40      	cmp	r3, #64	@ 0x40
 8003fa8:	d102      	bne.n	8003fb0 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8003faa:	6878      	ldr	r0, [r7, #4]
 8003fac:	f7ff ffb4 	bl	8003f18 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003fb0:	697b      	ldr	r3, [r7, #20]
 8003fb2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fb6:	2b40      	cmp	r3, #64	@ 0x40
 8003fb8:	d126      	bne.n	8004008 <I2S_IRQHandler+0x92>
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	685b      	ldr	r3, [r3, #4]
 8003fc0:	f003 0320 	and.w	r3, r3, #32
 8003fc4:	2b20      	cmp	r3, #32
 8003fc6:	d11f      	bne.n	8004008 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	685a      	ldr	r2, [r3, #4]
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003fd6:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003fd8:	2300      	movs	r3, #0
 8003fda:	613b      	str	r3, [r7, #16]
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	68db      	ldr	r3, [r3, #12]
 8003fe2:	613b      	str	r3, [r7, #16]
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	689b      	ldr	r3, [r3, #8]
 8003fea:	613b      	str	r3, [r7, #16]
 8003fec:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	2201      	movs	r2, #1
 8003ff2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ffa:	f043 0202 	orr.w	r2, r3, #2
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004002:	6878      	ldr	r0, [r7, #4]
 8004004:	f7ff ff50 	bl	8003ea8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800400e:	b2db      	uxtb	r3, r3
 8004010:	2b03      	cmp	r3, #3
 8004012:	d136      	bne.n	8004082 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8004014:	697b      	ldr	r3, [r7, #20]
 8004016:	f003 0302 	and.w	r3, r3, #2
 800401a:	2b02      	cmp	r3, #2
 800401c:	d109      	bne.n	8004032 <I2S_IRQHandler+0xbc>
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	685b      	ldr	r3, [r3, #4]
 8004024:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004028:	2b80      	cmp	r3, #128	@ 0x80
 800402a:	d102      	bne.n	8004032 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 800402c:	6878      	ldr	r0, [r7, #4]
 800402e:	f7ff ff45 	bl	8003ebc <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004032:	697b      	ldr	r3, [r7, #20]
 8004034:	f003 0308 	and.w	r3, r3, #8
 8004038:	2b08      	cmp	r3, #8
 800403a:	d122      	bne.n	8004082 <I2S_IRQHandler+0x10c>
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	685b      	ldr	r3, [r3, #4]
 8004042:	f003 0320 	and.w	r3, r3, #32
 8004046:	2b20      	cmp	r3, #32
 8004048:	d11b      	bne.n	8004082 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	685a      	ldr	r2, [r3, #4]
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004058:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800405a:	2300      	movs	r3, #0
 800405c:	60fb      	str	r3, [r7, #12]
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	689b      	ldr	r3, [r3, #8]
 8004064:	60fb      	str	r3, [r7, #12]
 8004066:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2201      	movs	r2, #1
 800406c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004074:	f043 0204 	orr.w	r2, r3, #4
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800407c:	6878      	ldr	r0, [r7, #4]
 800407e:	f7ff ff13 	bl	8003ea8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004082:	bf00      	nop
 8004084:	3718      	adds	r7, #24
 8004086:	46bd      	mov	sp, r7
 8004088:	bd80      	pop	{r7, pc}
	...

0800408c <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800408c:	b580      	push	{r7, lr}
 800408e:	b088      	sub	sp, #32
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	689b      	ldr	r3, [r3, #8]
 800409a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	4a92      	ldr	r2, [pc, #584]	@ (80042ec <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d101      	bne.n	80040aa <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80040a6:	4b92      	ldr	r3, [pc, #584]	@ (80042f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80040a8:	e001      	b.n	80040ae <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80040aa:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80040ae:	689b      	ldr	r3, [r3, #8]
 80040b0:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	685b      	ldr	r3, [r3, #4]
 80040b8:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	4a8b      	ldr	r2, [pc, #556]	@ (80042ec <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80040c0:	4293      	cmp	r3, r2
 80040c2:	d101      	bne.n	80040c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80040c4:	4b8a      	ldr	r3, [pc, #552]	@ (80042f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80040c6:	e001      	b.n	80040cc <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80040c8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80040cc:	685b      	ldr	r3, [r3, #4]
 80040ce:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	685b      	ldr	r3, [r3, #4]
 80040d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80040d8:	d004      	beq.n	80040e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	685b      	ldr	r3, [r3, #4]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	f040 8099 	bne.w	8004216 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 80040e4:	69fb      	ldr	r3, [r7, #28]
 80040e6:	f003 0302 	and.w	r3, r3, #2
 80040ea:	2b02      	cmp	r3, #2
 80040ec:	d107      	bne.n	80040fe <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 80040ee:	697b      	ldr	r3, [r7, #20]
 80040f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d002      	beq.n	80040fe <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 80040f8:	6878      	ldr	r0, [r7, #4]
 80040fa:	f000 f925 	bl	8004348 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 80040fe:	69bb      	ldr	r3, [r7, #24]
 8004100:	f003 0301 	and.w	r3, r3, #1
 8004104:	2b01      	cmp	r3, #1
 8004106:	d107      	bne.n	8004118 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8004108:	693b      	ldr	r3, [r7, #16]
 800410a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800410e:	2b00      	cmp	r3, #0
 8004110:	d002      	beq.n	8004118 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8004112:	6878      	ldr	r0, [r7, #4]
 8004114:	f000 f9c8 	bl	80044a8 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004118:	69bb      	ldr	r3, [r7, #24]
 800411a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800411e:	2b40      	cmp	r3, #64	@ 0x40
 8004120:	d13a      	bne.n	8004198 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8004122:	693b      	ldr	r3, [r7, #16]
 8004124:	f003 0320 	and.w	r3, r3, #32
 8004128:	2b00      	cmp	r3, #0
 800412a:	d035      	beq.n	8004198 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	4a6e      	ldr	r2, [pc, #440]	@ (80042ec <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004132:	4293      	cmp	r3, r2
 8004134:	d101      	bne.n	800413a <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8004136:	4b6e      	ldr	r3, [pc, #440]	@ (80042f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004138:	e001      	b.n	800413e <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800413a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800413e:	685a      	ldr	r2, [r3, #4]
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	4969      	ldr	r1, [pc, #420]	@ (80042ec <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004146:	428b      	cmp	r3, r1
 8004148:	d101      	bne.n	800414e <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800414a:	4b69      	ldr	r3, [pc, #420]	@ (80042f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800414c:	e001      	b.n	8004152 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 800414e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004152:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004156:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	685a      	ldr	r2, [r3, #4]
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004166:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004168:	2300      	movs	r3, #0
 800416a:	60fb      	str	r3, [r7, #12]
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	68db      	ldr	r3, [r3, #12]
 8004172:	60fb      	str	r3, [r7, #12]
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	689b      	ldr	r3, [r3, #8]
 800417a:	60fb      	str	r3, [r7, #12]
 800417c:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2201      	movs	r2, #1
 8004182:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800418a:	f043 0202 	orr.w	r2, r3, #2
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004192:	6878      	ldr	r0, [r7, #4]
 8004194:	f7ff fe88 	bl	8003ea8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004198:	69fb      	ldr	r3, [r7, #28]
 800419a:	f003 0308 	and.w	r3, r3, #8
 800419e:	2b08      	cmp	r3, #8
 80041a0:	f040 80c3 	bne.w	800432a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 80041a4:	697b      	ldr	r3, [r7, #20]
 80041a6:	f003 0320 	and.w	r3, r3, #32
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	f000 80bd 	beq.w	800432a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	685a      	ldr	r2, [r3, #4]
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80041be:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	4a49      	ldr	r2, [pc, #292]	@ (80042ec <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80041c6:	4293      	cmp	r3, r2
 80041c8:	d101      	bne.n	80041ce <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80041ca:	4b49      	ldr	r3, [pc, #292]	@ (80042f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80041cc:	e001      	b.n	80041d2 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80041ce:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80041d2:	685a      	ldr	r2, [r3, #4]
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	4944      	ldr	r1, [pc, #272]	@ (80042ec <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80041da:	428b      	cmp	r3, r1
 80041dc:	d101      	bne.n	80041e2 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 80041de:	4b44      	ldr	r3, [pc, #272]	@ (80042f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80041e0:	e001      	b.n	80041e6 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 80041e2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80041e6:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80041ea:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80041ec:	2300      	movs	r3, #0
 80041ee:	60bb      	str	r3, [r7, #8]
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	689b      	ldr	r3, [r3, #8]
 80041f6:	60bb      	str	r3, [r7, #8]
 80041f8:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	2201      	movs	r2, #1
 80041fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004206:	f043 0204 	orr.w	r2, r3, #4
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800420e:	6878      	ldr	r0, [r7, #4]
 8004210:	f7ff fe4a 	bl	8003ea8 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004214:	e089      	b.n	800432a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8004216:	69bb      	ldr	r3, [r7, #24]
 8004218:	f003 0302 	and.w	r3, r3, #2
 800421c:	2b02      	cmp	r3, #2
 800421e:	d107      	bne.n	8004230 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8004220:	693b      	ldr	r3, [r7, #16]
 8004222:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004226:	2b00      	cmp	r3, #0
 8004228:	d002      	beq.n	8004230 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800422a:	6878      	ldr	r0, [r7, #4]
 800422c:	f000 f8be 	bl	80043ac <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8004230:	69fb      	ldr	r3, [r7, #28]
 8004232:	f003 0301 	and.w	r3, r3, #1
 8004236:	2b01      	cmp	r3, #1
 8004238:	d107      	bne.n	800424a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800423a:	697b      	ldr	r3, [r7, #20]
 800423c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004240:	2b00      	cmp	r3, #0
 8004242:	d002      	beq.n	800424a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8004244:	6878      	ldr	r0, [r7, #4]
 8004246:	f000 f8fd 	bl	8004444 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800424a:	69fb      	ldr	r3, [r7, #28]
 800424c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004250:	2b40      	cmp	r3, #64	@ 0x40
 8004252:	d12f      	bne.n	80042b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8004254:	697b      	ldr	r3, [r7, #20]
 8004256:	f003 0320 	and.w	r3, r3, #32
 800425a:	2b00      	cmp	r3, #0
 800425c:	d02a      	beq.n	80042b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	685a      	ldr	r2, [r3, #4]
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800426c:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	4a1e      	ldr	r2, [pc, #120]	@ (80042ec <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004274:	4293      	cmp	r3, r2
 8004276:	d101      	bne.n	800427c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8004278:	4b1d      	ldr	r3, [pc, #116]	@ (80042f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800427a:	e001      	b.n	8004280 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 800427c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004280:	685a      	ldr	r2, [r3, #4]
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	4919      	ldr	r1, [pc, #100]	@ (80042ec <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004288:	428b      	cmp	r3, r1
 800428a:	d101      	bne.n	8004290 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 800428c:	4b18      	ldr	r3, [pc, #96]	@ (80042f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800428e:	e001      	b.n	8004294 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8004290:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004294:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004298:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	2201      	movs	r2, #1
 800429e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042a6:	f043 0202 	orr.w	r2, r3, #2
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80042ae:	6878      	ldr	r0, [r7, #4]
 80042b0:	f7ff fdfa 	bl	8003ea8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80042b4:	69bb      	ldr	r3, [r7, #24]
 80042b6:	f003 0308 	and.w	r3, r3, #8
 80042ba:	2b08      	cmp	r3, #8
 80042bc:	d136      	bne.n	800432c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 80042be:	693b      	ldr	r3, [r7, #16]
 80042c0:	f003 0320 	and.w	r3, r3, #32
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d031      	beq.n	800432c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	4a07      	ldr	r2, [pc, #28]	@ (80042ec <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80042ce:	4293      	cmp	r3, r2
 80042d0:	d101      	bne.n	80042d6 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80042d2:	4b07      	ldr	r3, [pc, #28]	@ (80042f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80042d4:	e001      	b.n	80042da <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80042d6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80042da:	685a      	ldr	r2, [r3, #4]
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	4902      	ldr	r1, [pc, #8]	@ (80042ec <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80042e2:	428b      	cmp	r3, r1
 80042e4:	d106      	bne.n	80042f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 80042e6:	4b02      	ldr	r3, [pc, #8]	@ (80042f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80042e8:	e006      	b.n	80042f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 80042ea:	bf00      	nop
 80042ec:	40003800 	.word	0x40003800
 80042f0:	40003400 	.word	0x40003400
 80042f4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80042f8:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80042fc:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	685a      	ldr	r2, [r3, #4]
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800430c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2201      	movs	r2, #1
 8004312:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800431a:	f043 0204 	orr.w	r2, r3, #4
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004322:	6878      	ldr	r0, [r7, #4]
 8004324:	f7ff fdc0 	bl	8003ea8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004328:	e000      	b.n	800432c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800432a:	bf00      	nop
}
 800432c:	bf00      	nop
 800432e:	3720      	adds	r7, #32
 8004330:	46bd      	mov	sp, r7
 8004332:	bd80      	pop	{r7, pc}

08004334 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004334:	b480      	push	{r7}
 8004336:	b083      	sub	sp, #12
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 800433c:	bf00      	nop
 800433e:	370c      	adds	r7, #12
 8004340:	46bd      	mov	sp, r7
 8004342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004346:	4770      	bx	lr

08004348 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004348:	b580      	push	{r7, lr}
 800434a:	b082      	sub	sp, #8
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004354:	1c99      	adds	r1, r3, #2
 8004356:	687a      	ldr	r2, [r7, #4]
 8004358:	6251      	str	r1, [r2, #36]	@ 0x24
 800435a:	881a      	ldrh	r2, [r3, #0]
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004366:	b29b      	uxth	r3, r3
 8004368:	3b01      	subs	r3, #1
 800436a:	b29a      	uxth	r2, r3
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004374:	b29b      	uxth	r3, r3
 8004376:	2b00      	cmp	r3, #0
 8004378:	d113      	bne.n	80043a2 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	685a      	ldr	r2, [r3, #4]
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004388:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800438e:	b29b      	uxth	r3, r3
 8004390:	2b00      	cmp	r3, #0
 8004392:	d106      	bne.n	80043a2 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2201      	movs	r2, #1
 8004398:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800439c:	6878      	ldr	r0, [r7, #4]
 800439e:	f7ff ffc9 	bl	8004334 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80043a2:	bf00      	nop
 80043a4:	3708      	adds	r7, #8
 80043a6:	46bd      	mov	sp, r7
 80043a8:	bd80      	pop	{r7, pc}
	...

080043ac <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b082      	sub	sp, #8
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043b8:	1c99      	adds	r1, r3, #2
 80043ba:	687a      	ldr	r2, [r7, #4]
 80043bc:	6251      	str	r1, [r2, #36]	@ 0x24
 80043be:	8819      	ldrh	r1, [r3, #0]
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	4a1d      	ldr	r2, [pc, #116]	@ (800443c <I2SEx_TxISR_I2SExt+0x90>)
 80043c6:	4293      	cmp	r3, r2
 80043c8:	d101      	bne.n	80043ce <I2SEx_TxISR_I2SExt+0x22>
 80043ca:	4b1d      	ldr	r3, [pc, #116]	@ (8004440 <I2SEx_TxISR_I2SExt+0x94>)
 80043cc:	e001      	b.n	80043d2 <I2SEx_TxISR_I2SExt+0x26>
 80043ce:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80043d2:	460a      	mov	r2, r1
 80043d4:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043da:	b29b      	uxth	r3, r3
 80043dc:	3b01      	subs	r3, #1
 80043de:	b29a      	uxth	r2, r3
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043e8:	b29b      	uxth	r3, r3
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d121      	bne.n	8004432 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	4a12      	ldr	r2, [pc, #72]	@ (800443c <I2SEx_TxISR_I2SExt+0x90>)
 80043f4:	4293      	cmp	r3, r2
 80043f6:	d101      	bne.n	80043fc <I2SEx_TxISR_I2SExt+0x50>
 80043f8:	4b11      	ldr	r3, [pc, #68]	@ (8004440 <I2SEx_TxISR_I2SExt+0x94>)
 80043fa:	e001      	b.n	8004400 <I2SEx_TxISR_I2SExt+0x54>
 80043fc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004400:	685a      	ldr	r2, [r3, #4]
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	490d      	ldr	r1, [pc, #52]	@ (800443c <I2SEx_TxISR_I2SExt+0x90>)
 8004408:	428b      	cmp	r3, r1
 800440a:	d101      	bne.n	8004410 <I2SEx_TxISR_I2SExt+0x64>
 800440c:	4b0c      	ldr	r3, [pc, #48]	@ (8004440 <I2SEx_TxISR_I2SExt+0x94>)
 800440e:	e001      	b.n	8004414 <I2SEx_TxISR_I2SExt+0x68>
 8004410:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004414:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004418:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800441e:	b29b      	uxth	r3, r3
 8004420:	2b00      	cmp	r3, #0
 8004422:	d106      	bne.n	8004432 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2201      	movs	r2, #1
 8004428:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800442c:	6878      	ldr	r0, [r7, #4]
 800442e:	f7ff ff81 	bl	8004334 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004432:	bf00      	nop
 8004434:	3708      	adds	r7, #8
 8004436:	46bd      	mov	sp, r7
 8004438:	bd80      	pop	{r7, pc}
 800443a:	bf00      	nop
 800443c:	40003800 	.word	0x40003800
 8004440:	40003400 	.word	0x40003400

08004444 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b082      	sub	sp, #8
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	68d8      	ldr	r0, [r3, #12]
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004456:	1c99      	adds	r1, r3, #2
 8004458:	687a      	ldr	r2, [r7, #4]
 800445a:	62d1      	str	r1, [r2, #44]	@ 0x2c
 800445c:	b282      	uxth	r2, r0
 800445e:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004464:	b29b      	uxth	r3, r3
 8004466:	3b01      	subs	r3, #1
 8004468:	b29a      	uxth	r2, r3
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004472:	b29b      	uxth	r3, r3
 8004474:	2b00      	cmp	r3, #0
 8004476:	d113      	bne.n	80044a0 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	685a      	ldr	r2, [r3, #4]
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004486:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800448c:	b29b      	uxth	r3, r3
 800448e:	2b00      	cmp	r3, #0
 8004490:	d106      	bne.n	80044a0 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2201      	movs	r2, #1
 8004496:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800449a:	6878      	ldr	r0, [r7, #4]
 800449c:	f7ff ff4a 	bl	8004334 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80044a0:	bf00      	nop
 80044a2:	3708      	adds	r7, #8
 80044a4:	46bd      	mov	sp, r7
 80044a6:	bd80      	pop	{r7, pc}

080044a8 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	b082      	sub	sp, #8
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	4a20      	ldr	r2, [pc, #128]	@ (8004538 <I2SEx_RxISR_I2SExt+0x90>)
 80044b6:	4293      	cmp	r3, r2
 80044b8:	d101      	bne.n	80044be <I2SEx_RxISR_I2SExt+0x16>
 80044ba:	4b20      	ldr	r3, [pc, #128]	@ (800453c <I2SEx_RxISR_I2SExt+0x94>)
 80044bc:	e001      	b.n	80044c2 <I2SEx_RxISR_I2SExt+0x1a>
 80044be:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80044c2:	68d8      	ldr	r0, [r3, #12]
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044c8:	1c99      	adds	r1, r3, #2
 80044ca:	687a      	ldr	r2, [r7, #4]
 80044cc:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80044ce:	b282      	uxth	r2, r0
 80044d0:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80044d6:	b29b      	uxth	r3, r3
 80044d8:	3b01      	subs	r3, #1
 80044da:	b29a      	uxth	r2, r3
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80044e4:	b29b      	uxth	r3, r3
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d121      	bne.n	800452e <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	4a12      	ldr	r2, [pc, #72]	@ (8004538 <I2SEx_RxISR_I2SExt+0x90>)
 80044f0:	4293      	cmp	r3, r2
 80044f2:	d101      	bne.n	80044f8 <I2SEx_RxISR_I2SExt+0x50>
 80044f4:	4b11      	ldr	r3, [pc, #68]	@ (800453c <I2SEx_RxISR_I2SExt+0x94>)
 80044f6:	e001      	b.n	80044fc <I2SEx_RxISR_I2SExt+0x54>
 80044f8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80044fc:	685a      	ldr	r2, [r3, #4]
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	490d      	ldr	r1, [pc, #52]	@ (8004538 <I2SEx_RxISR_I2SExt+0x90>)
 8004504:	428b      	cmp	r3, r1
 8004506:	d101      	bne.n	800450c <I2SEx_RxISR_I2SExt+0x64>
 8004508:	4b0c      	ldr	r3, [pc, #48]	@ (800453c <I2SEx_RxISR_I2SExt+0x94>)
 800450a:	e001      	b.n	8004510 <I2SEx_RxISR_I2SExt+0x68>
 800450c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004510:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004514:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800451a:	b29b      	uxth	r3, r3
 800451c:	2b00      	cmp	r3, #0
 800451e:	d106      	bne.n	800452e <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2201      	movs	r2, #1
 8004524:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004528:	6878      	ldr	r0, [r7, #4]
 800452a:	f7ff ff03 	bl	8004334 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800452e:	bf00      	nop
 8004530:	3708      	adds	r7, #8
 8004532:	46bd      	mov	sp, r7
 8004534:	bd80      	pop	{r7, pc}
 8004536:	bf00      	nop
 8004538:	40003800 	.word	0x40003800
 800453c:	40003400 	.word	0x40003400

08004540 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004540:	b580      	push	{r7, lr}
 8004542:	b086      	sub	sp, #24
 8004544:	af00      	add	r7, sp, #0
 8004546:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2b00      	cmp	r3, #0
 800454c:	d101      	bne.n	8004552 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800454e:	2301      	movs	r3, #1
 8004550:	e267      	b.n	8004a22 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f003 0301 	and.w	r3, r3, #1
 800455a:	2b00      	cmp	r3, #0
 800455c:	d075      	beq.n	800464a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800455e:	4b88      	ldr	r3, [pc, #544]	@ (8004780 <HAL_RCC_OscConfig+0x240>)
 8004560:	689b      	ldr	r3, [r3, #8]
 8004562:	f003 030c 	and.w	r3, r3, #12
 8004566:	2b04      	cmp	r3, #4
 8004568:	d00c      	beq.n	8004584 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800456a:	4b85      	ldr	r3, [pc, #532]	@ (8004780 <HAL_RCC_OscConfig+0x240>)
 800456c:	689b      	ldr	r3, [r3, #8]
 800456e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004572:	2b08      	cmp	r3, #8
 8004574:	d112      	bne.n	800459c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004576:	4b82      	ldr	r3, [pc, #520]	@ (8004780 <HAL_RCC_OscConfig+0x240>)
 8004578:	685b      	ldr	r3, [r3, #4]
 800457a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800457e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004582:	d10b      	bne.n	800459c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004584:	4b7e      	ldr	r3, [pc, #504]	@ (8004780 <HAL_RCC_OscConfig+0x240>)
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800458c:	2b00      	cmp	r3, #0
 800458e:	d05b      	beq.n	8004648 <HAL_RCC_OscConfig+0x108>
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	685b      	ldr	r3, [r3, #4]
 8004594:	2b00      	cmp	r3, #0
 8004596:	d157      	bne.n	8004648 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004598:	2301      	movs	r3, #1
 800459a:	e242      	b.n	8004a22 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	685b      	ldr	r3, [r3, #4]
 80045a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80045a4:	d106      	bne.n	80045b4 <HAL_RCC_OscConfig+0x74>
 80045a6:	4b76      	ldr	r3, [pc, #472]	@ (8004780 <HAL_RCC_OscConfig+0x240>)
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	4a75      	ldr	r2, [pc, #468]	@ (8004780 <HAL_RCC_OscConfig+0x240>)
 80045ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80045b0:	6013      	str	r3, [r2, #0]
 80045b2:	e01d      	b.n	80045f0 <HAL_RCC_OscConfig+0xb0>
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	685b      	ldr	r3, [r3, #4]
 80045b8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80045bc:	d10c      	bne.n	80045d8 <HAL_RCC_OscConfig+0x98>
 80045be:	4b70      	ldr	r3, [pc, #448]	@ (8004780 <HAL_RCC_OscConfig+0x240>)
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	4a6f      	ldr	r2, [pc, #444]	@ (8004780 <HAL_RCC_OscConfig+0x240>)
 80045c4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80045c8:	6013      	str	r3, [r2, #0]
 80045ca:	4b6d      	ldr	r3, [pc, #436]	@ (8004780 <HAL_RCC_OscConfig+0x240>)
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	4a6c      	ldr	r2, [pc, #432]	@ (8004780 <HAL_RCC_OscConfig+0x240>)
 80045d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80045d4:	6013      	str	r3, [r2, #0]
 80045d6:	e00b      	b.n	80045f0 <HAL_RCC_OscConfig+0xb0>
 80045d8:	4b69      	ldr	r3, [pc, #420]	@ (8004780 <HAL_RCC_OscConfig+0x240>)
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	4a68      	ldr	r2, [pc, #416]	@ (8004780 <HAL_RCC_OscConfig+0x240>)
 80045de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80045e2:	6013      	str	r3, [r2, #0]
 80045e4:	4b66      	ldr	r3, [pc, #408]	@ (8004780 <HAL_RCC_OscConfig+0x240>)
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	4a65      	ldr	r2, [pc, #404]	@ (8004780 <HAL_RCC_OscConfig+0x240>)
 80045ea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80045ee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	685b      	ldr	r3, [r3, #4]
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d013      	beq.n	8004620 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045f8:	f7fc fdac 	bl	8001154 <HAL_GetTick>
 80045fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045fe:	e008      	b.n	8004612 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004600:	f7fc fda8 	bl	8001154 <HAL_GetTick>
 8004604:	4602      	mov	r2, r0
 8004606:	693b      	ldr	r3, [r7, #16]
 8004608:	1ad3      	subs	r3, r2, r3
 800460a:	2b64      	cmp	r3, #100	@ 0x64
 800460c:	d901      	bls.n	8004612 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800460e:	2303      	movs	r3, #3
 8004610:	e207      	b.n	8004a22 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004612:	4b5b      	ldr	r3, [pc, #364]	@ (8004780 <HAL_RCC_OscConfig+0x240>)
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800461a:	2b00      	cmp	r3, #0
 800461c:	d0f0      	beq.n	8004600 <HAL_RCC_OscConfig+0xc0>
 800461e:	e014      	b.n	800464a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004620:	f7fc fd98 	bl	8001154 <HAL_GetTick>
 8004624:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004626:	e008      	b.n	800463a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004628:	f7fc fd94 	bl	8001154 <HAL_GetTick>
 800462c:	4602      	mov	r2, r0
 800462e:	693b      	ldr	r3, [r7, #16]
 8004630:	1ad3      	subs	r3, r2, r3
 8004632:	2b64      	cmp	r3, #100	@ 0x64
 8004634:	d901      	bls.n	800463a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004636:	2303      	movs	r3, #3
 8004638:	e1f3      	b.n	8004a22 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800463a:	4b51      	ldr	r3, [pc, #324]	@ (8004780 <HAL_RCC_OscConfig+0x240>)
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004642:	2b00      	cmp	r3, #0
 8004644:	d1f0      	bne.n	8004628 <HAL_RCC_OscConfig+0xe8>
 8004646:	e000      	b.n	800464a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004648:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f003 0302 	and.w	r3, r3, #2
 8004652:	2b00      	cmp	r3, #0
 8004654:	d063      	beq.n	800471e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004656:	4b4a      	ldr	r3, [pc, #296]	@ (8004780 <HAL_RCC_OscConfig+0x240>)
 8004658:	689b      	ldr	r3, [r3, #8]
 800465a:	f003 030c 	and.w	r3, r3, #12
 800465e:	2b00      	cmp	r3, #0
 8004660:	d00b      	beq.n	800467a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004662:	4b47      	ldr	r3, [pc, #284]	@ (8004780 <HAL_RCC_OscConfig+0x240>)
 8004664:	689b      	ldr	r3, [r3, #8]
 8004666:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800466a:	2b08      	cmp	r3, #8
 800466c:	d11c      	bne.n	80046a8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800466e:	4b44      	ldr	r3, [pc, #272]	@ (8004780 <HAL_RCC_OscConfig+0x240>)
 8004670:	685b      	ldr	r3, [r3, #4]
 8004672:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004676:	2b00      	cmp	r3, #0
 8004678:	d116      	bne.n	80046a8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800467a:	4b41      	ldr	r3, [pc, #260]	@ (8004780 <HAL_RCC_OscConfig+0x240>)
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f003 0302 	and.w	r3, r3, #2
 8004682:	2b00      	cmp	r3, #0
 8004684:	d005      	beq.n	8004692 <HAL_RCC_OscConfig+0x152>
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	68db      	ldr	r3, [r3, #12]
 800468a:	2b01      	cmp	r3, #1
 800468c:	d001      	beq.n	8004692 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800468e:	2301      	movs	r3, #1
 8004690:	e1c7      	b.n	8004a22 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004692:	4b3b      	ldr	r3, [pc, #236]	@ (8004780 <HAL_RCC_OscConfig+0x240>)
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	691b      	ldr	r3, [r3, #16]
 800469e:	00db      	lsls	r3, r3, #3
 80046a0:	4937      	ldr	r1, [pc, #220]	@ (8004780 <HAL_RCC_OscConfig+0x240>)
 80046a2:	4313      	orrs	r3, r2
 80046a4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80046a6:	e03a      	b.n	800471e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	68db      	ldr	r3, [r3, #12]
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d020      	beq.n	80046f2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80046b0:	4b34      	ldr	r3, [pc, #208]	@ (8004784 <HAL_RCC_OscConfig+0x244>)
 80046b2:	2201      	movs	r2, #1
 80046b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046b6:	f7fc fd4d 	bl	8001154 <HAL_GetTick>
 80046ba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046bc:	e008      	b.n	80046d0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80046be:	f7fc fd49 	bl	8001154 <HAL_GetTick>
 80046c2:	4602      	mov	r2, r0
 80046c4:	693b      	ldr	r3, [r7, #16]
 80046c6:	1ad3      	subs	r3, r2, r3
 80046c8:	2b02      	cmp	r3, #2
 80046ca:	d901      	bls.n	80046d0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80046cc:	2303      	movs	r3, #3
 80046ce:	e1a8      	b.n	8004a22 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046d0:	4b2b      	ldr	r3, [pc, #172]	@ (8004780 <HAL_RCC_OscConfig+0x240>)
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f003 0302 	and.w	r3, r3, #2
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d0f0      	beq.n	80046be <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046dc:	4b28      	ldr	r3, [pc, #160]	@ (8004780 <HAL_RCC_OscConfig+0x240>)
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	691b      	ldr	r3, [r3, #16]
 80046e8:	00db      	lsls	r3, r3, #3
 80046ea:	4925      	ldr	r1, [pc, #148]	@ (8004780 <HAL_RCC_OscConfig+0x240>)
 80046ec:	4313      	orrs	r3, r2
 80046ee:	600b      	str	r3, [r1, #0]
 80046f0:	e015      	b.n	800471e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80046f2:	4b24      	ldr	r3, [pc, #144]	@ (8004784 <HAL_RCC_OscConfig+0x244>)
 80046f4:	2200      	movs	r2, #0
 80046f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046f8:	f7fc fd2c 	bl	8001154 <HAL_GetTick>
 80046fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80046fe:	e008      	b.n	8004712 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004700:	f7fc fd28 	bl	8001154 <HAL_GetTick>
 8004704:	4602      	mov	r2, r0
 8004706:	693b      	ldr	r3, [r7, #16]
 8004708:	1ad3      	subs	r3, r2, r3
 800470a:	2b02      	cmp	r3, #2
 800470c:	d901      	bls.n	8004712 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800470e:	2303      	movs	r3, #3
 8004710:	e187      	b.n	8004a22 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004712:	4b1b      	ldr	r3, [pc, #108]	@ (8004780 <HAL_RCC_OscConfig+0x240>)
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f003 0302 	and.w	r3, r3, #2
 800471a:	2b00      	cmp	r3, #0
 800471c:	d1f0      	bne.n	8004700 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f003 0308 	and.w	r3, r3, #8
 8004726:	2b00      	cmp	r3, #0
 8004728:	d036      	beq.n	8004798 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	695b      	ldr	r3, [r3, #20]
 800472e:	2b00      	cmp	r3, #0
 8004730:	d016      	beq.n	8004760 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004732:	4b15      	ldr	r3, [pc, #84]	@ (8004788 <HAL_RCC_OscConfig+0x248>)
 8004734:	2201      	movs	r2, #1
 8004736:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004738:	f7fc fd0c 	bl	8001154 <HAL_GetTick>
 800473c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800473e:	e008      	b.n	8004752 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004740:	f7fc fd08 	bl	8001154 <HAL_GetTick>
 8004744:	4602      	mov	r2, r0
 8004746:	693b      	ldr	r3, [r7, #16]
 8004748:	1ad3      	subs	r3, r2, r3
 800474a:	2b02      	cmp	r3, #2
 800474c:	d901      	bls.n	8004752 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800474e:	2303      	movs	r3, #3
 8004750:	e167      	b.n	8004a22 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004752:	4b0b      	ldr	r3, [pc, #44]	@ (8004780 <HAL_RCC_OscConfig+0x240>)
 8004754:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004756:	f003 0302 	and.w	r3, r3, #2
 800475a:	2b00      	cmp	r3, #0
 800475c:	d0f0      	beq.n	8004740 <HAL_RCC_OscConfig+0x200>
 800475e:	e01b      	b.n	8004798 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004760:	4b09      	ldr	r3, [pc, #36]	@ (8004788 <HAL_RCC_OscConfig+0x248>)
 8004762:	2200      	movs	r2, #0
 8004764:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004766:	f7fc fcf5 	bl	8001154 <HAL_GetTick>
 800476a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800476c:	e00e      	b.n	800478c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800476e:	f7fc fcf1 	bl	8001154 <HAL_GetTick>
 8004772:	4602      	mov	r2, r0
 8004774:	693b      	ldr	r3, [r7, #16]
 8004776:	1ad3      	subs	r3, r2, r3
 8004778:	2b02      	cmp	r3, #2
 800477a:	d907      	bls.n	800478c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800477c:	2303      	movs	r3, #3
 800477e:	e150      	b.n	8004a22 <HAL_RCC_OscConfig+0x4e2>
 8004780:	40023800 	.word	0x40023800
 8004784:	42470000 	.word	0x42470000
 8004788:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800478c:	4b88      	ldr	r3, [pc, #544]	@ (80049b0 <HAL_RCC_OscConfig+0x470>)
 800478e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004790:	f003 0302 	and.w	r3, r3, #2
 8004794:	2b00      	cmp	r3, #0
 8004796:	d1ea      	bne.n	800476e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f003 0304 	and.w	r3, r3, #4
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	f000 8097 	beq.w	80048d4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80047a6:	2300      	movs	r3, #0
 80047a8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80047aa:	4b81      	ldr	r3, [pc, #516]	@ (80049b0 <HAL_RCC_OscConfig+0x470>)
 80047ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d10f      	bne.n	80047d6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80047b6:	2300      	movs	r3, #0
 80047b8:	60bb      	str	r3, [r7, #8]
 80047ba:	4b7d      	ldr	r3, [pc, #500]	@ (80049b0 <HAL_RCC_OscConfig+0x470>)
 80047bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047be:	4a7c      	ldr	r2, [pc, #496]	@ (80049b0 <HAL_RCC_OscConfig+0x470>)
 80047c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80047c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80047c6:	4b7a      	ldr	r3, [pc, #488]	@ (80049b0 <HAL_RCC_OscConfig+0x470>)
 80047c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80047ce:	60bb      	str	r3, [r7, #8]
 80047d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80047d2:	2301      	movs	r3, #1
 80047d4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047d6:	4b77      	ldr	r3, [pc, #476]	@ (80049b4 <HAL_RCC_OscConfig+0x474>)
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d118      	bne.n	8004814 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80047e2:	4b74      	ldr	r3, [pc, #464]	@ (80049b4 <HAL_RCC_OscConfig+0x474>)
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	4a73      	ldr	r2, [pc, #460]	@ (80049b4 <HAL_RCC_OscConfig+0x474>)
 80047e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80047ec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80047ee:	f7fc fcb1 	bl	8001154 <HAL_GetTick>
 80047f2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047f4:	e008      	b.n	8004808 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80047f6:	f7fc fcad 	bl	8001154 <HAL_GetTick>
 80047fa:	4602      	mov	r2, r0
 80047fc:	693b      	ldr	r3, [r7, #16]
 80047fe:	1ad3      	subs	r3, r2, r3
 8004800:	2b02      	cmp	r3, #2
 8004802:	d901      	bls.n	8004808 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004804:	2303      	movs	r3, #3
 8004806:	e10c      	b.n	8004a22 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004808:	4b6a      	ldr	r3, [pc, #424]	@ (80049b4 <HAL_RCC_OscConfig+0x474>)
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004810:	2b00      	cmp	r3, #0
 8004812:	d0f0      	beq.n	80047f6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	689b      	ldr	r3, [r3, #8]
 8004818:	2b01      	cmp	r3, #1
 800481a:	d106      	bne.n	800482a <HAL_RCC_OscConfig+0x2ea>
 800481c:	4b64      	ldr	r3, [pc, #400]	@ (80049b0 <HAL_RCC_OscConfig+0x470>)
 800481e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004820:	4a63      	ldr	r2, [pc, #396]	@ (80049b0 <HAL_RCC_OscConfig+0x470>)
 8004822:	f043 0301 	orr.w	r3, r3, #1
 8004826:	6713      	str	r3, [r2, #112]	@ 0x70
 8004828:	e01c      	b.n	8004864 <HAL_RCC_OscConfig+0x324>
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	689b      	ldr	r3, [r3, #8]
 800482e:	2b05      	cmp	r3, #5
 8004830:	d10c      	bne.n	800484c <HAL_RCC_OscConfig+0x30c>
 8004832:	4b5f      	ldr	r3, [pc, #380]	@ (80049b0 <HAL_RCC_OscConfig+0x470>)
 8004834:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004836:	4a5e      	ldr	r2, [pc, #376]	@ (80049b0 <HAL_RCC_OscConfig+0x470>)
 8004838:	f043 0304 	orr.w	r3, r3, #4
 800483c:	6713      	str	r3, [r2, #112]	@ 0x70
 800483e:	4b5c      	ldr	r3, [pc, #368]	@ (80049b0 <HAL_RCC_OscConfig+0x470>)
 8004840:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004842:	4a5b      	ldr	r2, [pc, #364]	@ (80049b0 <HAL_RCC_OscConfig+0x470>)
 8004844:	f043 0301 	orr.w	r3, r3, #1
 8004848:	6713      	str	r3, [r2, #112]	@ 0x70
 800484a:	e00b      	b.n	8004864 <HAL_RCC_OscConfig+0x324>
 800484c:	4b58      	ldr	r3, [pc, #352]	@ (80049b0 <HAL_RCC_OscConfig+0x470>)
 800484e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004850:	4a57      	ldr	r2, [pc, #348]	@ (80049b0 <HAL_RCC_OscConfig+0x470>)
 8004852:	f023 0301 	bic.w	r3, r3, #1
 8004856:	6713      	str	r3, [r2, #112]	@ 0x70
 8004858:	4b55      	ldr	r3, [pc, #340]	@ (80049b0 <HAL_RCC_OscConfig+0x470>)
 800485a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800485c:	4a54      	ldr	r2, [pc, #336]	@ (80049b0 <HAL_RCC_OscConfig+0x470>)
 800485e:	f023 0304 	bic.w	r3, r3, #4
 8004862:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	689b      	ldr	r3, [r3, #8]
 8004868:	2b00      	cmp	r3, #0
 800486a:	d015      	beq.n	8004898 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800486c:	f7fc fc72 	bl	8001154 <HAL_GetTick>
 8004870:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004872:	e00a      	b.n	800488a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004874:	f7fc fc6e 	bl	8001154 <HAL_GetTick>
 8004878:	4602      	mov	r2, r0
 800487a:	693b      	ldr	r3, [r7, #16]
 800487c:	1ad3      	subs	r3, r2, r3
 800487e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004882:	4293      	cmp	r3, r2
 8004884:	d901      	bls.n	800488a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004886:	2303      	movs	r3, #3
 8004888:	e0cb      	b.n	8004a22 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800488a:	4b49      	ldr	r3, [pc, #292]	@ (80049b0 <HAL_RCC_OscConfig+0x470>)
 800488c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800488e:	f003 0302 	and.w	r3, r3, #2
 8004892:	2b00      	cmp	r3, #0
 8004894:	d0ee      	beq.n	8004874 <HAL_RCC_OscConfig+0x334>
 8004896:	e014      	b.n	80048c2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004898:	f7fc fc5c 	bl	8001154 <HAL_GetTick>
 800489c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800489e:	e00a      	b.n	80048b6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80048a0:	f7fc fc58 	bl	8001154 <HAL_GetTick>
 80048a4:	4602      	mov	r2, r0
 80048a6:	693b      	ldr	r3, [r7, #16]
 80048a8:	1ad3      	subs	r3, r2, r3
 80048aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80048ae:	4293      	cmp	r3, r2
 80048b0:	d901      	bls.n	80048b6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80048b2:	2303      	movs	r3, #3
 80048b4:	e0b5      	b.n	8004a22 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80048b6:	4b3e      	ldr	r3, [pc, #248]	@ (80049b0 <HAL_RCC_OscConfig+0x470>)
 80048b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048ba:	f003 0302 	and.w	r3, r3, #2
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d1ee      	bne.n	80048a0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80048c2:	7dfb      	ldrb	r3, [r7, #23]
 80048c4:	2b01      	cmp	r3, #1
 80048c6:	d105      	bne.n	80048d4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80048c8:	4b39      	ldr	r3, [pc, #228]	@ (80049b0 <HAL_RCC_OscConfig+0x470>)
 80048ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048cc:	4a38      	ldr	r2, [pc, #224]	@ (80049b0 <HAL_RCC_OscConfig+0x470>)
 80048ce:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80048d2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	699b      	ldr	r3, [r3, #24]
 80048d8:	2b00      	cmp	r3, #0
 80048da:	f000 80a1 	beq.w	8004a20 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80048de:	4b34      	ldr	r3, [pc, #208]	@ (80049b0 <HAL_RCC_OscConfig+0x470>)
 80048e0:	689b      	ldr	r3, [r3, #8]
 80048e2:	f003 030c 	and.w	r3, r3, #12
 80048e6:	2b08      	cmp	r3, #8
 80048e8:	d05c      	beq.n	80049a4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	699b      	ldr	r3, [r3, #24]
 80048ee:	2b02      	cmp	r3, #2
 80048f0:	d141      	bne.n	8004976 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048f2:	4b31      	ldr	r3, [pc, #196]	@ (80049b8 <HAL_RCC_OscConfig+0x478>)
 80048f4:	2200      	movs	r2, #0
 80048f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048f8:	f7fc fc2c 	bl	8001154 <HAL_GetTick>
 80048fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048fe:	e008      	b.n	8004912 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004900:	f7fc fc28 	bl	8001154 <HAL_GetTick>
 8004904:	4602      	mov	r2, r0
 8004906:	693b      	ldr	r3, [r7, #16]
 8004908:	1ad3      	subs	r3, r2, r3
 800490a:	2b02      	cmp	r3, #2
 800490c:	d901      	bls.n	8004912 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800490e:	2303      	movs	r3, #3
 8004910:	e087      	b.n	8004a22 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004912:	4b27      	ldr	r3, [pc, #156]	@ (80049b0 <HAL_RCC_OscConfig+0x470>)
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800491a:	2b00      	cmp	r3, #0
 800491c:	d1f0      	bne.n	8004900 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	69da      	ldr	r2, [r3, #28]
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6a1b      	ldr	r3, [r3, #32]
 8004926:	431a      	orrs	r2, r3
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800492c:	019b      	lsls	r3, r3, #6
 800492e:	431a      	orrs	r2, r3
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004934:	085b      	lsrs	r3, r3, #1
 8004936:	3b01      	subs	r3, #1
 8004938:	041b      	lsls	r3, r3, #16
 800493a:	431a      	orrs	r2, r3
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004940:	061b      	lsls	r3, r3, #24
 8004942:	491b      	ldr	r1, [pc, #108]	@ (80049b0 <HAL_RCC_OscConfig+0x470>)
 8004944:	4313      	orrs	r3, r2
 8004946:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004948:	4b1b      	ldr	r3, [pc, #108]	@ (80049b8 <HAL_RCC_OscConfig+0x478>)
 800494a:	2201      	movs	r2, #1
 800494c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800494e:	f7fc fc01 	bl	8001154 <HAL_GetTick>
 8004952:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004954:	e008      	b.n	8004968 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004956:	f7fc fbfd 	bl	8001154 <HAL_GetTick>
 800495a:	4602      	mov	r2, r0
 800495c:	693b      	ldr	r3, [r7, #16]
 800495e:	1ad3      	subs	r3, r2, r3
 8004960:	2b02      	cmp	r3, #2
 8004962:	d901      	bls.n	8004968 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004964:	2303      	movs	r3, #3
 8004966:	e05c      	b.n	8004a22 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004968:	4b11      	ldr	r3, [pc, #68]	@ (80049b0 <HAL_RCC_OscConfig+0x470>)
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004970:	2b00      	cmp	r3, #0
 8004972:	d0f0      	beq.n	8004956 <HAL_RCC_OscConfig+0x416>
 8004974:	e054      	b.n	8004a20 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004976:	4b10      	ldr	r3, [pc, #64]	@ (80049b8 <HAL_RCC_OscConfig+0x478>)
 8004978:	2200      	movs	r2, #0
 800497a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800497c:	f7fc fbea 	bl	8001154 <HAL_GetTick>
 8004980:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004982:	e008      	b.n	8004996 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004984:	f7fc fbe6 	bl	8001154 <HAL_GetTick>
 8004988:	4602      	mov	r2, r0
 800498a:	693b      	ldr	r3, [r7, #16]
 800498c:	1ad3      	subs	r3, r2, r3
 800498e:	2b02      	cmp	r3, #2
 8004990:	d901      	bls.n	8004996 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004992:	2303      	movs	r3, #3
 8004994:	e045      	b.n	8004a22 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004996:	4b06      	ldr	r3, [pc, #24]	@ (80049b0 <HAL_RCC_OscConfig+0x470>)
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d1f0      	bne.n	8004984 <HAL_RCC_OscConfig+0x444>
 80049a2:	e03d      	b.n	8004a20 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	699b      	ldr	r3, [r3, #24]
 80049a8:	2b01      	cmp	r3, #1
 80049aa:	d107      	bne.n	80049bc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80049ac:	2301      	movs	r3, #1
 80049ae:	e038      	b.n	8004a22 <HAL_RCC_OscConfig+0x4e2>
 80049b0:	40023800 	.word	0x40023800
 80049b4:	40007000 	.word	0x40007000
 80049b8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80049bc:	4b1b      	ldr	r3, [pc, #108]	@ (8004a2c <HAL_RCC_OscConfig+0x4ec>)
 80049be:	685b      	ldr	r3, [r3, #4]
 80049c0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	699b      	ldr	r3, [r3, #24]
 80049c6:	2b01      	cmp	r3, #1
 80049c8:	d028      	beq.n	8004a1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80049d4:	429a      	cmp	r2, r3
 80049d6:	d121      	bne.n	8004a1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80049e2:	429a      	cmp	r2, r3
 80049e4:	d11a      	bne.n	8004a1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80049e6:	68fa      	ldr	r2, [r7, #12]
 80049e8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80049ec:	4013      	ands	r3, r2
 80049ee:	687a      	ldr	r2, [r7, #4]
 80049f0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80049f2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80049f4:	4293      	cmp	r3, r2
 80049f6:	d111      	bne.n	8004a1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a02:	085b      	lsrs	r3, r3, #1
 8004a04:	3b01      	subs	r3, #1
 8004a06:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004a08:	429a      	cmp	r2, r3
 8004a0a:	d107      	bne.n	8004a1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a16:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004a18:	429a      	cmp	r2, r3
 8004a1a:	d001      	beq.n	8004a20 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004a1c:	2301      	movs	r3, #1
 8004a1e:	e000      	b.n	8004a22 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004a20:	2300      	movs	r3, #0
}
 8004a22:	4618      	mov	r0, r3
 8004a24:	3718      	adds	r7, #24
 8004a26:	46bd      	mov	sp, r7
 8004a28:	bd80      	pop	{r7, pc}
 8004a2a:	bf00      	nop
 8004a2c:	40023800 	.word	0x40023800

08004a30 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004a30:	b580      	push	{r7, lr}
 8004a32:	b084      	sub	sp, #16
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
 8004a38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d101      	bne.n	8004a44 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004a40:	2301      	movs	r3, #1
 8004a42:	e0cc      	b.n	8004bde <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004a44:	4b68      	ldr	r3, [pc, #416]	@ (8004be8 <HAL_RCC_ClockConfig+0x1b8>)
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f003 0307 	and.w	r3, r3, #7
 8004a4c:	683a      	ldr	r2, [r7, #0]
 8004a4e:	429a      	cmp	r2, r3
 8004a50:	d90c      	bls.n	8004a6c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a52:	4b65      	ldr	r3, [pc, #404]	@ (8004be8 <HAL_RCC_ClockConfig+0x1b8>)
 8004a54:	683a      	ldr	r2, [r7, #0]
 8004a56:	b2d2      	uxtb	r2, r2
 8004a58:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a5a:	4b63      	ldr	r3, [pc, #396]	@ (8004be8 <HAL_RCC_ClockConfig+0x1b8>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f003 0307 	and.w	r3, r3, #7
 8004a62:	683a      	ldr	r2, [r7, #0]
 8004a64:	429a      	cmp	r2, r3
 8004a66:	d001      	beq.n	8004a6c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004a68:	2301      	movs	r3, #1
 8004a6a:	e0b8      	b.n	8004bde <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f003 0302 	and.w	r3, r3, #2
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d020      	beq.n	8004aba <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f003 0304 	and.w	r3, r3, #4
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d005      	beq.n	8004a90 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004a84:	4b59      	ldr	r3, [pc, #356]	@ (8004bec <HAL_RCC_ClockConfig+0x1bc>)
 8004a86:	689b      	ldr	r3, [r3, #8]
 8004a88:	4a58      	ldr	r2, [pc, #352]	@ (8004bec <HAL_RCC_ClockConfig+0x1bc>)
 8004a8a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004a8e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f003 0308 	and.w	r3, r3, #8
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d005      	beq.n	8004aa8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004a9c:	4b53      	ldr	r3, [pc, #332]	@ (8004bec <HAL_RCC_ClockConfig+0x1bc>)
 8004a9e:	689b      	ldr	r3, [r3, #8]
 8004aa0:	4a52      	ldr	r2, [pc, #328]	@ (8004bec <HAL_RCC_ClockConfig+0x1bc>)
 8004aa2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004aa6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004aa8:	4b50      	ldr	r3, [pc, #320]	@ (8004bec <HAL_RCC_ClockConfig+0x1bc>)
 8004aaa:	689b      	ldr	r3, [r3, #8]
 8004aac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	689b      	ldr	r3, [r3, #8]
 8004ab4:	494d      	ldr	r1, [pc, #308]	@ (8004bec <HAL_RCC_ClockConfig+0x1bc>)
 8004ab6:	4313      	orrs	r3, r2
 8004ab8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f003 0301 	and.w	r3, r3, #1
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d044      	beq.n	8004b50 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	685b      	ldr	r3, [r3, #4]
 8004aca:	2b01      	cmp	r3, #1
 8004acc:	d107      	bne.n	8004ade <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ace:	4b47      	ldr	r3, [pc, #284]	@ (8004bec <HAL_RCC_ClockConfig+0x1bc>)
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d119      	bne.n	8004b0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ada:	2301      	movs	r3, #1
 8004adc:	e07f      	b.n	8004bde <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	685b      	ldr	r3, [r3, #4]
 8004ae2:	2b02      	cmp	r3, #2
 8004ae4:	d003      	beq.n	8004aee <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004aea:	2b03      	cmp	r3, #3
 8004aec:	d107      	bne.n	8004afe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004aee:	4b3f      	ldr	r3, [pc, #252]	@ (8004bec <HAL_RCC_ClockConfig+0x1bc>)
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d109      	bne.n	8004b0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004afa:	2301      	movs	r3, #1
 8004afc:	e06f      	b.n	8004bde <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004afe:	4b3b      	ldr	r3, [pc, #236]	@ (8004bec <HAL_RCC_ClockConfig+0x1bc>)
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f003 0302 	and.w	r3, r3, #2
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d101      	bne.n	8004b0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b0a:	2301      	movs	r3, #1
 8004b0c:	e067      	b.n	8004bde <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004b0e:	4b37      	ldr	r3, [pc, #220]	@ (8004bec <HAL_RCC_ClockConfig+0x1bc>)
 8004b10:	689b      	ldr	r3, [r3, #8]
 8004b12:	f023 0203 	bic.w	r2, r3, #3
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	685b      	ldr	r3, [r3, #4]
 8004b1a:	4934      	ldr	r1, [pc, #208]	@ (8004bec <HAL_RCC_ClockConfig+0x1bc>)
 8004b1c:	4313      	orrs	r3, r2
 8004b1e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004b20:	f7fc fb18 	bl	8001154 <HAL_GetTick>
 8004b24:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b26:	e00a      	b.n	8004b3e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b28:	f7fc fb14 	bl	8001154 <HAL_GetTick>
 8004b2c:	4602      	mov	r2, r0
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	1ad3      	subs	r3, r2, r3
 8004b32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b36:	4293      	cmp	r3, r2
 8004b38:	d901      	bls.n	8004b3e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004b3a:	2303      	movs	r3, #3
 8004b3c:	e04f      	b.n	8004bde <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b3e:	4b2b      	ldr	r3, [pc, #172]	@ (8004bec <HAL_RCC_ClockConfig+0x1bc>)
 8004b40:	689b      	ldr	r3, [r3, #8]
 8004b42:	f003 020c 	and.w	r2, r3, #12
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	685b      	ldr	r3, [r3, #4]
 8004b4a:	009b      	lsls	r3, r3, #2
 8004b4c:	429a      	cmp	r2, r3
 8004b4e:	d1eb      	bne.n	8004b28 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004b50:	4b25      	ldr	r3, [pc, #148]	@ (8004be8 <HAL_RCC_ClockConfig+0x1b8>)
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f003 0307 	and.w	r3, r3, #7
 8004b58:	683a      	ldr	r2, [r7, #0]
 8004b5a:	429a      	cmp	r2, r3
 8004b5c:	d20c      	bcs.n	8004b78 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b5e:	4b22      	ldr	r3, [pc, #136]	@ (8004be8 <HAL_RCC_ClockConfig+0x1b8>)
 8004b60:	683a      	ldr	r2, [r7, #0]
 8004b62:	b2d2      	uxtb	r2, r2
 8004b64:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b66:	4b20      	ldr	r3, [pc, #128]	@ (8004be8 <HAL_RCC_ClockConfig+0x1b8>)
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f003 0307 	and.w	r3, r3, #7
 8004b6e:	683a      	ldr	r2, [r7, #0]
 8004b70:	429a      	cmp	r2, r3
 8004b72:	d001      	beq.n	8004b78 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004b74:	2301      	movs	r3, #1
 8004b76:	e032      	b.n	8004bde <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f003 0304 	and.w	r3, r3, #4
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d008      	beq.n	8004b96 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004b84:	4b19      	ldr	r3, [pc, #100]	@ (8004bec <HAL_RCC_ClockConfig+0x1bc>)
 8004b86:	689b      	ldr	r3, [r3, #8]
 8004b88:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	68db      	ldr	r3, [r3, #12]
 8004b90:	4916      	ldr	r1, [pc, #88]	@ (8004bec <HAL_RCC_ClockConfig+0x1bc>)
 8004b92:	4313      	orrs	r3, r2
 8004b94:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f003 0308 	and.w	r3, r3, #8
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d009      	beq.n	8004bb6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004ba2:	4b12      	ldr	r3, [pc, #72]	@ (8004bec <HAL_RCC_ClockConfig+0x1bc>)
 8004ba4:	689b      	ldr	r3, [r3, #8]
 8004ba6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	691b      	ldr	r3, [r3, #16]
 8004bae:	00db      	lsls	r3, r3, #3
 8004bb0:	490e      	ldr	r1, [pc, #56]	@ (8004bec <HAL_RCC_ClockConfig+0x1bc>)
 8004bb2:	4313      	orrs	r3, r2
 8004bb4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004bb6:	f000 f821 	bl	8004bfc <HAL_RCC_GetSysClockFreq>
 8004bba:	4602      	mov	r2, r0
 8004bbc:	4b0b      	ldr	r3, [pc, #44]	@ (8004bec <HAL_RCC_ClockConfig+0x1bc>)
 8004bbe:	689b      	ldr	r3, [r3, #8]
 8004bc0:	091b      	lsrs	r3, r3, #4
 8004bc2:	f003 030f 	and.w	r3, r3, #15
 8004bc6:	490a      	ldr	r1, [pc, #40]	@ (8004bf0 <HAL_RCC_ClockConfig+0x1c0>)
 8004bc8:	5ccb      	ldrb	r3, [r1, r3]
 8004bca:	fa22 f303 	lsr.w	r3, r2, r3
 8004bce:	4a09      	ldr	r2, [pc, #36]	@ (8004bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8004bd0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004bd2:	4b09      	ldr	r3, [pc, #36]	@ (8004bf8 <HAL_RCC_ClockConfig+0x1c8>)
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	4618      	mov	r0, r3
 8004bd8:	f7fc fa78 	bl	80010cc <HAL_InitTick>

  return HAL_OK;
 8004bdc:	2300      	movs	r3, #0
}
 8004bde:	4618      	mov	r0, r3
 8004be0:	3710      	adds	r7, #16
 8004be2:	46bd      	mov	sp, r7
 8004be4:	bd80      	pop	{r7, pc}
 8004be6:	bf00      	nop
 8004be8:	40023c00 	.word	0x40023c00
 8004bec:	40023800 	.word	0x40023800
 8004bf0:	08009e14 	.word	0x08009e14
 8004bf4:	20000000 	.word	0x20000000
 8004bf8:	20000004 	.word	0x20000004

08004bfc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004bfc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004c00:	b094      	sub	sp, #80	@ 0x50
 8004c02:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004c04:	2300      	movs	r3, #0
 8004c06:	647b      	str	r3, [r7, #68]	@ 0x44
 8004c08:	2300      	movs	r3, #0
 8004c0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004c0c:	2300      	movs	r3, #0
 8004c0e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004c10:	2300      	movs	r3, #0
 8004c12:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004c14:	4b79      	ldr	r3, [pc, #484]	@ (8004dfc <HAL_RCC_GetSysClockFreq+0x200>)
 8004c16:	689b      	ldr	r3, [r3, #8]
 8004c18:	f003 030c 	and.w	r3, r3, #12
 8004c1c:	2b08      	cmp	r3, #8
 8004c1e:	d00d      	beq.n	8004c3c <HAL_RCC_GetSysClockFreq+0x40>
 8004c20:	2b08      	cmp	r3, #8
 8004c22:	f200 80e1 	bhi.w	8004de8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d002      	beq.n	8004c30 <HAL_RCC_GetSysClockFreq+0x34>
 8004c2a:	2b04      	cmp	r3, #4
 8004c2c:	d003      	beq.n	8004c36 <HAL_RCC_GetSysClockFreq+0x3a>
 8004c2e:	e0db      	b.n	8004de8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004c30:	4b73      	ldr	r3, [pc, #460]	@ (8004e00 <HAL_RCC_GetSysClockFreq+0x204>)
 8004c32:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8004c34:	e0db      	b.n	8004dee <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004c36:	4b73      	ldr	r3, [pc, #460]	@ (8004e04 <HAL_RCC_GetSysClockFreq+0x208>)
 8004c38:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004c3a:	e0d8      	b.n	8004dee <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004c3c:	4b6f      	ldr	r3, [pc, #444]	@ (8004dfc <HAL_RCC_GetSysClockFreq+0x200>)
 8004c3e:	685b      	ldr	r3, [r3, #4]
 8004c40:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004c44:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004c46:	4b6d      	ldr	r3, [pc, #436]	@ (8004dfc <HAL_RCC_GetSysClockFreq+0x200>)
 8004c48:	685b      	ldr	r3, [r3, #4]
 8004c4a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d063      	beq.n	8004d1a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c52:	4b6a      	ldr	r3, [pc, #424]	@ (8004dfc <HAL_RCC_GetSysClockFreq+0x200>)
 8004c54:	685b      	ldr	r3, [r3, #4]
 8004c56:	099b      	lsrs	r3, r3, #6
 8004c58:	2200      	movs	r2, #0
 8004c5a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004c5c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004c5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c60:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c64:	633b      	str	r3, [r7, #48]	@ 0x30
 8004c66:	2300      	movs	r3, #0
 8004c68:	637b      	str	r3, [r7, #52]	@ 0x34
 8004c6a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004c6e:	4622      	mov	r2, r4
 8004c70:	462b      	mov	r3, r5
 8004c72:	f04f 0000 	mov.w	r0, #0
 8004c76:	f04f 0100 	mov.w	r1, #0
 8004c7a:	0159      	lsls	r1, r3, #5
 8004c7c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004c80:	0150      	lsls	r0, r2, #5
 8004c82:	4602      	mov	r2, r0
 8004c84:	460b      	mov	r3, r1
 8004c86:	4621      	mov	r1, r4
 8004c88:	1a51      	subs	r1, r2, r1
 8004c8a:	6139      	str	r1, [r7, #16]
 8004c8c:	4629      	mov	r1, r5
 8004c8e:	eb63 0301 	sbc.w	r3, r3, r1
 8004c92:	617b      	str	r3, [r7, #20]
 8004c94:	f04f 0200 	mov.w	r2, #0
 8004c98:	f04f 0300 	mov.w	r3, #0
 8004c9c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004ca0:	4659      	mov	r1, fp
 8004ca2:	018b      	lsls	r3, r1, #6
 8004ca4:	4651      	mov	r1, sl
 8004ca6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004caa:	4651      	mov	r1, sl
 8004cac:	018a      	lsls	r2, r1, #6
 8004cae:	4651      	mov	r1, sl
 8004cb0:	ebb2 0801 	subs.w	r8, r2, r1
 8004cb4:	4659      	mov	r1, fp
 8004cb6:	eb63 0901 	sbc.w	r9, r3, r1
 8004cba:	f04f 0200 	mov.w	r2, #0
 8004cbe:	f04f 0300 	mov.w	r3, #0
 8004cc2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004cc6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004cca:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004cce:	4690      	mov	r8, r2
 8004cd0:	4699      	mov	r9, r3
 8004cd2:	4623      	mov	r3, r4
 8004cd4:	eb18 0303 	adds.w	r3, r8, r3
 8004cd8:	60bb      	str	r3, [r7, #8]
 8004cda:	462b      	mov	r3, r5
 8004cdc:	eb49 0303 	adc.w	r3, r9, r3
 8004ce0:	60fb      	str	r3, [r7, #12]
 8004ce2:	f04f 0200 	mov.w	r2, #0
 8004ce6:	f04f 0300 	mov.w	r3, #0
 8004cea:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004cee:	4629      	mov	r1, r5
 8004cf0:	024b      	lsls	r3, r1, #9
 8004cf2:	4621      	mov	r1, r4
 8004cf4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004cf8:	4621      	mov	r1, r4
 8004cfa:	024a      	lsls	r2, r1, #9
 8004cfc:	4610      	mov	r0, r2
 8004cfe:	4619      	mov	r1, r3
 8004d00:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004d02:	2200      	movs	r2, #0
 8004d04:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004d06:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004d08:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004d0c:	f7fb fa5c 	bl	80001c8 <__aeabi_uldivmod>
 8004d10:	4602      	mov	r2, r0
 8004d12:	460b      	mov	r3, r1
 8004d14:	4613      	mov	r3, r2
 8004d16:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004d18:	e058      	b.n	8004dcc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004d1a:	4b38      	ldr	r3, [pc, #224]	@ (8004dfc <HAL_RCC_GetSysClockFreq+0x200>)
 8004d1c:	685b      	ldr	r3, [r3, #4]
 8004d1e:	099b      	lsrs	r3, r3, #6
 8004d20:	2200      	movs	r2, #0
 8004d22:	4618      	mov	r0, r3
 8004d24:	4611      	mov	r1, r2
 8004d26:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004d2a:	623b      	str	r3, [r7, #32]
 8004d2c:	2300      	movs	r3, #0
 8004d2e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d30:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004d34:	4642      	mov	r2, r8
 8004d36:	464b      	mov	r3, r9
 8004d38:	f04f 0000 	mov.w	r0, #0
 8004d3c:	f04f 0100 	mov.w	r1, #0
 8004d40:	0159      	lsls	r1, r3, #5
 8004d42:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004d46:	0150      	lsls	r0, r2, #5
 8004d48:	4602      	mov	r2, r0
 8004d4a:	460b      	mov	r3, r1
 8004d4c:	4641      	mov	r1, r8
 8004d4e:	ebb2 0a01 	subs.w	sl, r2, r1
 8004d52:	4649      	mov	r1, r9
 8004d54:	eb63 0b01 	sbc.w	fp, r3, r1
 8004d58:	f04f 0200 	mov.w	r2, #0
 8004d5c:	f04f 0300 	mov.w	r3, #0
 8004d60:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004d64:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004d68:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004d6c:	ebb2 040a 	subs.w	r4, r2, sl
 8004d70:	eb63 050b 	sbc.w	r5, r3, fp
 8004d74:	f04f 0200 	mov.w	r2, #0
 8004d78:	f04f 0300 	mov.w	r3, #0
 8004d7c:	00eb      	lsls	r3, r5, #3
 8004d7e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004d82:	00e2      	lsls	r2, r4, #3
 8004d84:	4614      	mov	r4, r2
 8004d86:	461d      	mov	r5, r3
 8004d88:	4643      	mov	r3, r8
 8004d8a:	18e3      	adds	r3, r4, r3
 8004d8c:	603b      	str	r3, [r7, #0]
 8004d8e:	464b      	mov	r3, r9
 8004d90:	eb45 0303 	adc.w	r3, r5, r3
 8004d94:	607b      	str	r3, [r7, #4]
 8004d96:	f04f 0200 	mov.w	r2, #0
 8004d9a:	f04f 0300 	mov.w	r3, #0
 8004d9e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004da2:	4629      	mov	r1, r5
 8004da4:	028b      	lsls	r3, r1, #10
 8004da6:	4621      	mov	r1, r4
 8004da8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004dac:	4621      	mov	r1, r4
 8004dae:	028a      	lsls	r2, r1, #10
 8004db0:	4610      	mov	r0, r2
 8004db2:	4619      	mov	r1, r3
 8004db4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004db6:	2200      	movs	r2, #0
 8004db8:	61bb      	str	r3, [r7, #24]
 8004dba:	61fa      	str	r2, [r7, #28]
 8004dbc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004dc0:	f7fb fa02 	bl	80001c8 <__aeabi_uldivmod>
 8004dc4:	4602      	mov	r2, r0
 8004dc6:	460b      	mov	r3, r1
 8004dc8:	4613      	mov	r3, r2
 8004dca:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004dcc:	4b0b      	ldr	r3, [pc, #44]	@ (8004dfc <HAL_RCC_GetSysClockFreq+0x200>)
 8004dce:	685b      	ldr	r3, [r3, #4]
 8004dd0:	0c1b      	lsrs	r3, r3, #16
 8004dd2:	f003 0303 	and.w	r3, r3, #3
 8004dd6:	3301      	adds	r3, #1
 8004dd8:	005b      	lsls	r3, r3, #1
 8004dda:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8004ddc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004dde:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004de0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004de4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004de6:	e002      	b.n	8004dee <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004de8:	4b05      	ldr	r3, [pc, #20]	@ (8004e00 <HAL_RCC_GetSysClockFreq+0x204>)
 8004dea:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004dec:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004dee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004df0:	4618      	mov	r0, r3
 8004df2:	3750      	adds	r7, #80	@ 0x50
 8004df4:	46bd      	mov	sp, r7
 8004df6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004dfa:	bf00      	nop
 8004dfc:	40023800 	.word	0x40023800
 8004e00:	00f42400 	.word	0x00f42400
 8004e04:	007a1200 	.word	0x007a1200

08004e08 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004e08:	b480      	push	{r7}
 8004e0a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004e0c:	4b03      	ldr	r3, [pc, #12]	@ (8004e1c <HAL_RCC_GetHCLKFreq+0x14>)
 8004e0e:	681b      	ldr	r3, [r3, #0]
}
 8004e10:	4618      	mov	r0, r3
 8004e12:	46bd      	mov	sp, r7
 8004e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e18:	4770      	bx	lr
 8004e1a:	bf00      	nop
 8004e1c:	20000000 	.word	0x20000000

08004e20 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004e24:	f7ff fff0 	bl	8004e08 <HAL_RCC_GetHCLKFreq>
 8004e28:	4602      	mov	r2, r0
 8004e2a:	4b05      	ldr	r3, [pc, #20]	@ (8004e40 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004e2c:	689b      	ldr	r3, [r3, #8]
 8004e2e:	0a9b      	lsrs	r3, r3, #10
 8004e30:	f003 0307 	and.w	r3, r3, #7
 8004e34:	4903      	ldr	r1, [pc, #12]	@ (8004e44 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004e36:	5ccb      	ldrb	r3, [r1, r3]
 8004e38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e3c:	4618      	mov	r0, r3
 8004e3e:	bd80      	pop	{r7, pc}
 8004e40:	40023800 	.word	0x40023800
 8004e44:	08009e24 	.word	0x08009e24

08004e48 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	b086      	sub	sp, #24
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004e50:	2300      	movs	r3, #0
 8004e52:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004e54:	2300      	movs	r3, #0
 8004e56:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f003 0301 	and.w	r3, r3, #1
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d105      	bne.n	8004e70 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d035      	beq.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004e70:	4b62      	ldr	r3, [pc, #392]	@ (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004e72:	2200      	movs	r2, #0
 8004e74:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004e76:	f7fc f96d 	bl	8001154 <HAL_GetTick>
 8004e7a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004e7c:	e008      	b.n	8004e90 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004e7e:	f7fc f969 	bl	8001154 <HAL_GetTick>
 8004e82:	4602      	mov	r2, r0
 8004e84:	697b      	ldr	r3, [r7, #20]
 8004e86:	1ad3      	subs	r3, r2, r3
 8004e88:	2b02      	cmp	r3, #2
 8004e8a:	d901      	bls.n	8004e90 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004e8c:	2303      	movs	r3, #3
 8004e8e:	e0b0      	b.n	8004ff2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004e90:	4b5b      	ldr	r3, [pc, #364]	@ (8005000 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d1f0      	bne.n	8004e7e <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	685b      	ldr	r3, [r3, #4]
 8004ea0:	019a      	lsls	r2, r3, #6
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	689b      	ldr	r3, [r3, #8]
 8004ea6:	071b      	lsls	r3, r3, #28
 8004ea8:	4955      	ldr	r1, [pc, #340]	@ (8005000 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004eaa:	4313      	orrs	r3, r2
 8004eac:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004eb0:	4b52      	ldr	r3, [pc, #328]	@ (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004eb2:	2201      	movs	r2, #1
 8004eb4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004eb6:	f7fc f94d 	bl	8001154 <HAL_GetTick>
 8004eba:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004ebc:	e008      	b.n	8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004ebe:	f7fc f949 	bl	8001154 <HAL_GetTick>
 8004ec2:	4602      	mov	r2, r0
 8004ec4:	697b      	ldr	r3, [r7, #20]
 8004ec6:	1ad3      	subs	r3, r2, r3
 8004ec8:	2b02      	cmp	r3, #2
 8004eca:	d901      	bls.n	8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004ecc:	2303      	movs	r3, #3
 8004ece:	e090      	b.n	8004ff2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004ed0:	4b4b      	ldr	r3, [pc, #300]	@ (8005000 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d0f0      	beq.n	8004ebe <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f003 0302 	and.w	r3, r3, #2
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	f000 8083 	beq.w	8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004eea:	2300      	movs	r3, #0
 8004eec:	60fb      	str	r3, [r7, #12]
 8004eee:	4b44      	ldr	r3, [pc, #272]	@ (8005000 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004ef0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ef2:	4a43      	ldr	r2, [pc, #268]	@ (8005000 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004ef4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ef8:	6413      	str	r3, [r2, #64]	@ 0x40
 8004efa:	4b41      	ldr	r3, [pc, #260]	@ (8005000 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004efc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004efe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f02:	60fb      	str	r3, [r7, #12]
 8004f04:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004f06:	4b3f      	ldr	r3, [pc, #252]	@ (8005004 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	4a3e      	ldr	r2, [pc, #248]	@ (8005004 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004f0c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f10:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004f12:	f7fc f91f 	bl	8001154 <HAL_GetTick>
 8004f16:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004f18:	e008      	b.n	8004f2c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004f1a:	f7fc f91b 	bl	8001154 <HAL_GetTick>
 8004f1e:	4602      	mov	r2, r0
 8004f20:	697b      	ldr	r3, [r7, #20]
 8004f22:	1ad3      	subs	r3, r2, r3
 8004f24:	2b02      	cmp	r3, #2
 8004f26:	d901      	bls.n	8004f2c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8004f28:	2303      	movs	r3, #3
 8004f2a:	e062      	b.n	8004ff2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004f2c:	4b35      	ldr	r3, [pc, #212]	@ (8005004 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d0f0      	beq.n	8004f1a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004f38:	4b31      	ldr	r3, [pc, #196]	@ (8005000 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004f3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f3c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f40:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004f42:	693b      	ldr	r3, [r7, #16]
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d02f      	beq.n	8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	68db      	ldr	r3, [r3, #12]
 8004f4c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f50:	693a      	ldr	r2, [r7, #16]
 8004f52:	429a      	cmp	r2, r3
 8004f54:	d028      	beq.n	8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004f56:	4b2a      	ldr	r3, [pc, #168]	@ (8005000 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004f58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f5a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f5e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004f60:	4b29      	ldr	r3, [pc, #164]	@ (8005008 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004f62:	2201      	movs	r2, #1
 8004f64:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004f66:	4b28      	ldr	r3, [pc, #160]	@ (8005008 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004f68:	2200      	movs	r2, #0
 8004f6a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004f6c:	4a24      	ldr	r2, [pc, #144]	@ (8005000 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004f6e:	693b      	ldr	r3, [r7, #16]
 8004f70:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004f72:	4b23      	ldr	r3, [pc, #140]	@ (8005000 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004f74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f76:	f003 0301 	and.w	r3, r3, #1
 8004f7a:	2b01      	cmp	r3, #1
 8004f7c:	d114      	bne.n	8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004f7e:	f7fc f8e9 	bl	8001154 <HAL_GetTick>
 8004f82:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f84:	e00a      	b.n	8004f9c <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004f86:	f7fc f8e5 	bl	8001154 <HAL_GetTick>
 8004f8a:	4602      	mov	r2, r0
 8004f8c:	697b      	ldr	r3, [r7, #20]
 8004f8e:	1ad3      	subs	r3, r2, r3
 8004f90:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f94:	4293      	cmp	r3, r2
 8004f96:	d901      	bls.n	8004f9c <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8004f98:	2303      	movs	r3, #3
 8004f9a:	e02a      	b.n	8004ff2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f9c:	4b18      	ldr	r3, [pc, #96]	@ (8005000 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004f9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fa0:	f003 0302 	and.w	r3, r3, #2
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d0ee      	beq.n	8004f86 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	68db      	ldr	r3, [r3, #12]
 8004fac:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004fb0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004fb4:	d10d      	bne.n	8004fd2 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8004fb6:	4b12      	ldr	r3, [pc, #72]	@ (8005000 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004fb8:	689b      	ldr	r3, [r3, #8]
 8004fba:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	68db      	ldr	r3, [r3, #12]
 8004fc2:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8004fc6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004fca:	490d      	ldr	r1, [pc, #52]	@ (8005000 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004fcc:	4313      	orrs	r3, r2
 8004fce:	608b      	str	r3, [r1, #8]
 8004fd0:	e005      	b.n	8004fde <HAL_RCCEx_PeriphCLKConfig+0x196>
 8004fd2:	4b0b      	ldr	r3, [pc, #44]	@ (8005000 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004fd4:	689b      	ldr	r3, [r3, #8]
 8004fd6:	4a0a      	ldr	r2, [pc, #40]	@ (8005000 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004fd8:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004fdc:	6093      	str	r3, [r2, #8]
 8004fde:	4b08      	ldr	r3, [pc, #32]	@ (8005000 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004fe0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	68db      	ldr	r3, [r3, #12]
 8004fe6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004fea:	4905      	ldr	r1, [pc, #20]	@ (8005000 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004fec:	4313      	orrs	r3, r2
 8004fee:	670b      	str	r3, [r1, #112]	@ 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004ff0:	2300      	movs	r3, #0
}
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	3718      	adds	r7, #24
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	bd80      	pop	{r7, pc}
 8004ffa:	bf00      	nop
 8004ffc:	42470068 	.word	0x42470068
 8005000:	40023800 	.word	0x40023800
 8005004:	40007000 	.word	0x40007000
 8005008:	42470e40 	.word	0x42470e40

0800500c <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800500c:	b480      	push	{r7}
 800500e:	b087      	sub	sp, #28
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8005014:	2300      	movs	r3, #0
 8005016:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8005018:	2300      	movs	r3, #0
 800501a:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 800501c:	2300      	movs	r3, #0
 800501e:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8005020:	2300      	movs	r3, #0
 8005022:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2b01      	cmp	r3, #1
 8005028:	d13f      	bne.n	80050aa <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800502a:	4b24      	ldr	r3, [pc, #144]	@ (80050bc <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800502c:	689b      	ldr	r3, [r3, #8]
 800502e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005032:	60fb      	str	r3, [r7, #12]
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	2b00      	cmp	r3, #0
 8005038:	d006      	beq.n	8005048 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005040:	d12f      	bne.n	80050a2 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8005042:	4b1f      	ldr	r3, [pc, #124]	@ (80050c0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8005044:	617b      	str	r3, [r7, #20]
          break;
 8005046:	e02f      	b.n	80050a8 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005048:	4b1c      	ldr	r3, [pc, #112]	@ (80050bc <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800504a:	685b      	ldr	r3, [r3, #4]
 800504c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005050:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005054:	d108      	bne.n	8005068 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005056:	4b19      	ldr	r3, [pc, #100]	@ (80050bc <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005058:	685b      	ldr	r3, [r3, #4]
 800505a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800505e:	4a19      	ldr	r2, [pc, #100]	@ (80050c4 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8005060:	fbb2 f3f3 	udiv	r3, r2, r3
 8005064:	613b      	str	r3, [r7, #16]
 8005066:	e007      	b.n	8005078 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005068:	4b14      	ldr	r3, [pc, #80]	@ (80050bc <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800506a:	685b      	ldr	r3, [r3, #4]
 800506c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005070:	4a15      	ldr	r2, [pc, #84]	@ (80050c8 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8005072:	fbb2 f3f3 	udiv	r3, r2, r3
 8005076:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8005078:	4b10      	ldr	r3, [pc, #64]	@ (80050bc <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800507a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800507e:	099b      	lsrs	r3, r3, #6
 8005080:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005084:	693b      	ldr	r3, [r7, #16]
 8005086:	fb02 f303 	mul.w	r3, r2, r3
 800508a:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800508c:	4b0b      	ldr	r3, [pc, #44]	@ (80050bc <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800508e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005092:	0f1b      	lsrs	r3, r3, #28
 8005094:	f003 0307 	and.w	r3, r3, #7
 8005098:	68ba      	ldr	r2, [r7, #8]
 800509a:	fbb2 f3f3 	udiv	r3, r2, r3
 800509e:	617b      	str	r3, [r7, #20]
          break;
 80050a0:	e002      	b.n	80050a8 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 80050a2:	2300      	movs	r3, #0
 80050a4:	617b      	str	r3, [r7, #20]
          break;
 80050a6:	bf00      	nop
        }
      }
      break;
 80050a8:	e000      	b.n	80050ac <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
  default:
    {
       break;
 80050aa:	bf00      	nop
    }
  }
  return frequency;
 80050ac:	697b      	ldr	r3, [r7, #20]
}
 80050ae:	4618      	mov	r0, r3
 80050b0:	371c      	adds	r7, #28
 80050b2:	46bd      	mov	sp, r7
 80050b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b8:	4770      	bx	lr
 80050ba:	bf00      	nop
 80050bc:	40023800 	.word	0x40023800
 80050c0:	00bb8000 	.word	0x00bb8000
 80050c4:	007a1200 	.word	0x007a1200
 80050c8:	00f42400 	.word	0x00f42400

080050cc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80050cc:	b580      	push	{r7, lr}
 80050ce:	b082      	sub	sp, #8
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d101      	bne.n	80050de <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80050da:	2301      	movs	r3, #1
 80050dc:	e07b      	b.n	80051d6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d108      	bne.n	80050f8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	685b      	ldr	r3, [r3, #4]
 80050ea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80050ee:	d009      	beq.n	8005104 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2200      	movs	r2, #0
 80050f4:	61da      	str	r2, [r3, #28]
 80050f6:	e005      	b.n	8005104 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2200      	movs	r2, #0
 80050fc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	2200      	movs	r2, #0
 8005102:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2200      	movs	r2, #0
 8005108:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005110:	b2db      	uxtb	r3, r3
 8005112:	2b00      	cmp	r3, #0
 8005114:	d106      	bne.n	8005124 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	2200      	movs	r2, #0
 800511a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800511e:	6878      	ldr	r0, [r7, #4]
 8005120:	f7fb fe18 	bl	8000d54 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2202      	movs	r2, #2
 8005128:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	681a      	ldr	r2, [r3, #0]
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800513a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	685b      	ldr	r3, [r3, #4]
 8005140:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	689b      	ldr	r3, [r3, #8]
 8005148:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800514c:	431a      	orrs	r2, r3
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	68db      	ldr	r3, [r3, #12]
 8005152:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005156:	431a      	orrs	r2, r3
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	691b      	ldr	r3, [r3, #16]
 800515c:	f003 0302 	and.w	r3, r3, #2
 8005160:	431a      	orrs	r2, r3
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	695b      	ldr	r3, [r3, #20]
 8005166:	f003 0301 	and.w	r3, r3, #1
 800516a:	431a      	orrs	r2, r3
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	699b      	ldr	r3, [r3, #24]
 8005170:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005174:	431a      	orrs	r2, r3
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	69db      	ldr	r3, [r3, #28]
 800517a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800517e:	431a      	orrs	r2, r3
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	6a1b      	ldr	r3, [r3, #32]
 8005184:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005188:	ea42 0103 	orr.w	r1, r2, r3
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005190:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	430a      	orrs	r2, r1
 800519a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	699b      	ldr	r3, [r3, #24]
 80051a0:	0c1b      	lsrs	r3, r3, #16
 80051a2:	f003 0104 	and.w	r1, r3, #4
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051aa:	f003 0210 	and.w	r2, r3, #16
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	430a      	orrs	r2, r1
 80051b4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	69da      	ldr	r2, [r3, #28]
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80051c4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	2200      	movs	r2, #0
 80051ca:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2201      	movs	r2, #1
 80051d0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80051d4:	2300      	movs	r3, #0
}
 80051d6:	4618      	mov	r0, r3
 80051d8:	3708      	adds	r7, #8
 80051da:	46bd      	mov	sp, r7
 80051dc:	bd80      	pop	{r7, pc}

080051de <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80051de:	b580      	push	{r7, lr}
 80051e0:	b082      	sub	sp, #8
 80051e2:	af00      	add	r7, sp, #0
 80051e4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d101      	bne.n	80051f0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80051ec:	2301      	movs	r3, #1
 80051ee:	e041      	b.n	8005274 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80051f6:	b2db      	uxtb	r3, r3
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d106      	bne.n	800520a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2200      	movs	r2, #0
 8005200:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005204:	6878      	ldr	r0, [r7, #4]
 8005206:	f7fb fded 	bl	8000de4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	2202      	movs	r2, #2
 800520e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681a      	ldr	r2, [r3, #0]
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	3304      	adds	r3, #4
 800521a:	4619      	mov	r1, r3
 800521c:	4610      	mov	r0, r2
 800521e:	f000 fbfb 	bl	8005a18 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	2201      	movs	r2, #1
 8005226:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	2201      	movs	r2, #1
 800522e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	2201      	movs	r2, #1
 8005236:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	2201      	movs	r2, #1
 800523e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	2201      	movs	r2, #1
 8005246:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2201      	movs	r2, #1
 800524e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	2201      	movs	r2, #1
 8005256:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	2201      	movs	r2, #1
 800525e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	2201      	movs	r2, #1
 8005266:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	2201      	movs	r2, #1
 800526e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005272:	2300      	movs	r3, #0
}
 8005274:	4618      	mov	r0, r3
 8005276:	3708      	adds	r7, #8
 8005278:	46bd      	mov	sp, r7
 800527a:	bd80      	pop	{r7, pc}

0800527c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800527c:	b580      	push	{r7, lr}
 800527e:	b082      	sub	sp, #8
 8005280:	af00      	add	r7, sp, #0
 8005282:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	2b00      	cmp	r3, #0
 8005288:	d101      	bne.n	800528e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800528a:	2301      	movs	r3, #1
 800528c:	e041      	b.n	8005312 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005294:	b2db      	uxtb	r3, r3
 8005296:	2b00      	cmp	r3, #0
 8005298:	d106      	bne.n	80052a8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	2200      	movs	r2, #0
 800529e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80052a2:	6878      	ldr	r0, [r7, #4]
 80052a4:	f000 f839 	bl	800531a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2202      	movs	r2, #2
 80052ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681a      	ldr	r2, [r3, #0]
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	3304      	adds	r3, #4
 80052b8:	4619      	mov	r1, r3
 80052ba:	4610      	mov	r0, r2
 80052bc:	f000 fbac 	bl	8005a18 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2201      	movs	r2, #1
 80052c4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2201      	movs	r2, #1
 80052cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2201      	movs	r2, #1
 80052d4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2201      	movs	r2, #1
 80052dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2201      	movs	r2, #1
 80052e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2201      	movs	r2, #1
 80052ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2201      	movs	r2, #1
 80052f4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2201      	movs	r2, #1
 80052fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2201      	movs	r2, #1
 8005304:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2201      	movs	r2, #1
 800530c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005310:	2300      	movs	r3, #0
}
 8005312:	4618      	mov	r0, r3
 8005314:	3708      	adds	r7, #8
 8005316:	46bd      	mov	sp, r7
 8005318:	bd80      	pop	{r7, pc}

0800531a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800531a:	b480      	push	{r7}
 800531c:	b083      	sub	sp, #12
 800531e:	af00      	add	r7, sp, #0
 8005320:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005322:	bf00      	nop
 8005324:	370c      	adds	r7, #12
 8005326:	46bd      	mov	sp, r7
 8005328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532c:	4770      	bx	lr
	...

08005330 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005330:	b580      	push	{r7, lr}
 8005332:	b084      	sub	sp, #16
 8005334:	af00      	add	r7, sp, #0
 8005336:	6078      	str	r0, [r7, #4]
 8005338:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800533a:	683b      	ldr	r3, [r7, #0]
 800533c:	2b00      	cmp	r3, #0
 800533e:	d109      	bne.n	8005354 <HAL_TIM_PWM_Start+0x24>
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005346:	b2db      	uxtb	r3, r3
 8005348:	2b01      	cmp	r3, #1
 800534a:	bf14      	ite	ne
 800534c:	2301      	movne	r3, #1
 800534e:	2300      	moveq	r3, #0
 8005350:	b2db      	uxtb	r3, r3
 8005352:	e022      	b.n	800539a <HAL_TIM_PWM_Start+0x6a>
 8005354:	683b      	ldr	r3, [r7, #0]
 8005356:	2b04      	cmp	r3, #4
 8005358:	d109      	bne.n	800536e <HAL_TIM_PWM_Start+0x3e>
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005360:	b2db      	uxtb	r3, r3
 8005362:	2b01      	cmp	r3, #1
 8005364:	bf14      	ite	ne
 8005366:	2301      	movne	r3, #1
 8005368:	2300      	moveq	r3, #0
 800536a:	b2db      	uxtb	r3, r3
 800536c:	e015      	b.n	800539a <HAL_TIM_PWM_Start+0x6a>
 800536e:	683b      	ldr	r3, [r7, #0]
 8005370:	2b08      	cmp	r3, #8
 8005372:	d109      	bne.n	8005388 <HAL_TIM_PWM_Start+0x58>
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800537a:	b2db      	uxtb	r3, r3
 800537c:	2b01      	cmp	r3, #1
 800537e:	bf14      	ite	ne
 8005380:	2301      	movne	r3, #1
 8005382:	2300      	moveq	r3, #0
 8005384:	b2db      	uxtb	r3, r3
 8005386:	e008      	b.n	800539a <HAL_TIM_PWM_Start+0x6a>
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800538e:	b2db      	uxtb	r3, r3
 8005390:	2b01      	cmp	r3, #1
 8005392:	bf14      	ite	ne
 8005394:	2301      	movne	r3, #1
 8005396:	2300      	moveq	r3, #0
 8005398:	b2db      	uxtb	r3, r3
 800539a:	2b00      	cmp	r3, #0
 800539c:	d001      	beq.n	80053a2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800539e:	2301      	movs	r3, #1
 80053a0:	e07c      	b.n	800549c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80053a2:	683b      	ldr	r3, [r7, #0]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d104      	bne.n	80053b2 <HAL_TIM_PWM_Start+0x82>
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	2202      	movs	r2, #2
 80053ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80053b0:	e013      	b.n	80053da <HAL_TIM_PWM_Start+0xaa>
 80053b2:	683b      	ldr	r3, [r7, #0]
 80053b4:	2b04      	cmp	r3, #4
 80053b6:	d104      	bne.n	80053c2 <HAL_TIM_PWM_Start+0x92>
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2202      	movs	r2, #2
 80053bc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80053c0:	e00b      	b.n	80053da <HAL_TIM_PWM_Start+0xaa>
 80053c2:	683b      	ldr	r3, [r7, #0]
 80053c4:	2b08      	cmp	r3, #8
 80053c6:	d104      	bne.n	80053d2 <HAL_TIM_PWM_Start+0xa2>
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2202      	movs	r2, #2
 80053cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80053d0:	e003      	b.n	80053da <HAL_TIM_PWM_Start+0xaa>
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	2202      	movs	r2, #2
 80053d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	2201      	movs	r2, #1
 80053e0:	6839      	ldr	r1, [r7, #0]
 80053e2:	4618      	mov	r0, r3
 80053e4:	f000 fe0e 	bl	8006004 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	4a2d      	ldr	r2, [pc, #180]	@ (80054a4 <HAL_TIM_PWM_Start+0x174>)
 80053ee:	4293      	cmp	r3, r2
 80053f0:	d004      	beq.n	80053fc <HAL_TIM_PWM_Start+0xcc>
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	4a2c      	ldr	r2, [pc, #176]	@ (80054a8 <HAL_TIM_PWM_Start+0x178>)
 80053f8:	4293      	cmp	r3, r2
 80053fa:	d101      	bne.n	8005400 <HAL_TIM_PWM_Start+0xd0>
 80053fc:	2301      	movs	r3, #1
 80053fe:	e000      	b.n	8005402 <HAL_TIM_PWM_Start+0xd2>
 8005400:	2300      	movs	r3, #0
 8005402:	2b00      	cmp	r3, #0
 8005404:	d007      	beq.n	8005416 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005414:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	4a22      	ldr	r2, [pc, #136]	@ (80054a4 <HAL_TIM_PWM_Start+0x174>)
 800541c:	4293      	cmp	r3, r2
 800541e:	d022      	beq.n	8005466 <HAL_TIM_PWM_Start+0x136>
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005428:	d01d      	beq.n	8005466 <HAL_TIM_PWM_Start+0x136>
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	4a1f      	ldr	r2, [pc, #124]	@ (80054ac <HAL_TIM_PWM_Start+0x17c>)
 8005430:	4293      	cmp	r3, r2
 8005432:	d018      	beq.n	8005466 <HAL_TIM_PWM_Start+0x136>
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	4a1d      	ldr	r2, [pc, #116]	@ (80054b0 <HAL_TIM_PWM_Start+0x180>)
 800543a:	4293      	cmp	r3, r2
 800543c:	d013      	beq.n	8005466 <HAL_TIM_PWM_Start+0x136>
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	4a1c      	ldr	r2, [pc, #112]	@ (80054b4 <HAL_TIM_PWM_Start+0x184>)
 8005444:	4293      	cmp	r3, r2
 8005446:	d00e      	beq.n	8005466 <HAL_TIM_PWM_Start+0x136>
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	4a16      	ldr	r2, [pc, #88]	@ (80054a8 <HAL_TIM_PWM_Start+0x178>)
 800544e:	4293      	cmp	r3, r2
 8005450:	d009      	beq.n	8005466 <HAL_TIM_PWM_Start+0x136>
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	4a18      	ldr	r2, [pc, #96]	@ (80054b8 <HAL_TIM_PWM_Start+0x188>)
 8005458:	4293      	cmp	r3, r2
 800545a:	d004      	beq.n	8005466 <HAL_TIM_PWM_Start+0x136>
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	4a16      	ldr	r2, [pc, #88]	@ (80054bc <HAL_TIM_PWM_Start+0x18c>)
 8005462:	4293      	cmp	r3, r2
 8005464:	d111      	bne.n	800548a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	689b      	ldr	r3, [r3, #8]
 800546c:	f003 0307 	and.w	r3, r3, #7
 8005470:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	2b06      	cmp	r3, #6
 8005476:	d010      	beq.n	800549a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	681a      	ldr	r2, [r3, #0]
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f042 0201 	orr.w	r2, r2, #1
 8005486:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005488:	e007      	b.n	800549a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	681a      	ldr	r2, [r3, #0]
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f042 0201 	orr.w	r2, r2, #1
 8005498:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800549a:	2300      	movs	r3, #0
}
 800549c:	4618      	mov	r0, r3
 800549e:	3710      	adds	r7, #16
 80054a0:	46bd      	mov	sp, r7
 80054a2:	bd80      	pop	{r7, pc}
 80054a4:	40010000 	.word	0x40010000
 80054a8:	40010400 	.word	0x40010400
 80054ac:	40000400 	.word	0x40000400
 80054b0:	40000800 	.word	0x40000800
 80054b4:	40000c00 	.word	0x40000c00
 80054b8:	40014000 	.word	0x40014000
 80054bc:	40001800 	.word	0x40001800

080054c0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80054c0:	b580      	push	{r7, lr}
 80054c2:	b084      	sub	sp, #16
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	68db      	ldr	r3, [r3, #12]
 80054ce:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	691b      	ldr	r3, [r3, #16]
 80054d6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80054d8:	68bb      	ldr	r3, [r7, #8]
 80054da:	f003 0302 	and.w	r3, r3, #2
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d020      	beq.n	8005524 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	f003 0302 	and.w	r3, r3, #2
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d01b      	beq.n	8005524 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f06f 0202 	mvn.w	r2, #2
 80054f4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	2201      	movs	r2, #1
 80054fa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	699b      	ldr	r3, [r3, #24]
 8005502:	f003 0303 	and.w	r3, r3, #3
 8005506:	2b00      	cmp	r3, #0
 8005508:	d003      	beq.n	8005512 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800550a:	6878      	ldr	r0, [r7, #4]
 800550c:	f000 fa65 	bl	80059da <HAL_TIM_IC_CaptureCallback>
 8005510:	e005      	b.n	800551e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005512:	6878      	ldr	r0, [r7, #4]
 8005514:	f000 fa57 	bl	80059c6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005518:	6878      	ldr	r0, [r7, #4]
 800551a:	f000 fa68 	bl	80059ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	2200      	movs	r2, #0
 8005522:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005524:	68bb      	ldr	r3, [r7, #8]
 8005526:	f003 0304 	and.w	r3, r3, #4
 800552a:	2b00      	cmp	r3, #0
 800552c:	d020      	beq.n	8005570 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	f003 0304 	and.w	r3, r3, #4
 8005534:	2b00      	cmp	r3, #0
 8005536:	d01b      	beq.n	8005570 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f06f 0204 	mvn.w	r2, #4
 8005540:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	2202      	movs	r2, #2
 8005546:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	699b      	ldr	r3, [r3, #24]
 800554e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005552:	2b00      	cmp	r3, #0
 8005554:	d003      	beq.n	800555e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005556:	6878      	ldr	r0, [r7, #4]
 8005558:	f000 fa3f 	bl	80059da <HAL_TIM_IC_CaptureCallback>
 800555c:	e005      	b.n	800556a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800555e:	6878      	ldr	r0, [r7, #4]
 8005560:	f000 fa31 	bl	80059c6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005564:	6878      	ldr	r0, [r7, #4]
 8005566:	f000 fa42 	bl	80059ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	2200      	movs	r2, #0
 800556e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005570:	68bb      	ldr	r3, [r7, #8]
 8005572:	f003 0308 	and.w	r3, r3, #8
 8005576:	2b00      	cmp	r3, #0
 8005578:	d020      	beq.n	80055bc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	f003 0308 	and.w	r3, r3, #8
 8005580:	2b00      	cmp	r3, #0
 8005582:	d01b      	beq.n	80055bc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f06f 0208 	mvn.w	r2, #8
 800558c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	2204      	movs	r2, #4
 8005592:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	69db      	ldr	r3, [r3, #28]
 800559a:	f003 0303 	and.w	r3, r3, #3
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d003      	beq.n	80055aa <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80055a2:	6878      	ldr	r0, [r7, #4]
 80055a4:	f000 fa19 	bl	80059da <HAL_TIM_IC_CaptureCallback>
 80055a8:	e005      	b.n	80055b6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80055aa:	6878      	ldr	r0, [r7, #4]
 80055ac:	f000 fa0b 	bl	80059c6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80055b0:	6878      	ldr	r0, [r7, #4]
 80055b2:	f000 fa1c 	bl	80059ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	2200      	movs	r2, #0
 80055ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80055bc:	68bb      	ldr	r3, [r7, #8]
 80055be:	f003 0310 	and.w	r3, r3, #16
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d020      	beq.n	8005608 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	f003 0310 	and.w	r3, r3, #16
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d01b      	beq.n	8005608 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	f06f 0210 	mvn.w	r2, #16
 80055d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	2208      	movs	r2, #8
 80055de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	69db      	ldr	r3, [r3, #28]
 80055e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d003      	beq.n	80055f6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80055ee:	6878      	ldr	r0, [r7, #4]
 80055f0:	f000 f9f3 	bl	80059da <HAL_TIM_IC_CaptureCallback>
 80055f4:	e005      	b.n	8005602 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80055f6:	6878      	ldr	r0, [r7, #4]
 80055f8:	f000 f9e5 	bl	80059c6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80055fc:	6878      	ldr	r0, [r7, #4]
 80055fe:	f000 f9f6 	bl	80059ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	2200      	movs	r2, #0
 8005606:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005608:	68bb      	ldr	r3, [r7, #8]
 800560a:	f003 0301 	and.w	r3, r3, #1
 800560e:	2b00      	cmp	r3, #0
 8005610:	d00c      	beq.n	800562c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	f003 0301 	and.w	r3, r3, #1
 8005618:	2b00      	cmp	r3, #0
 800561a:	d007      	beq.n	800562c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f06f 0201 	mvn.w	r2, #1
 8005624:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005626:	6878      	ldr	r0, [r7, #4]
 8005628:	f000 f9c3 	bl	80059b2 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800562c:	68bb      	ldr	r3, [r7, #8]
 800562e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005632:	2b00      	cmp	r3, #0
 8005634:	d00c      	beq.n	8005650 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800563c:	2b00      	cmp	r3, #0
 800563e:	d007      	beq.n	8005650 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005648:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800564a:	6878      	ldr	r0, [r7, #4]
 800564c:	f000 fd86 	bl	800615c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005650:	68bb      	ldr	r3, [r7, #8]
 8005652:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005656:	2b00      	cmp	r3, #0
 8005658:	d00c      	beq.n	8005674 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005660:	2b00      	cmp	r3, #0
 8005662:	d007      	beq.n	8005674 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800566c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800566e:	6878      	ldr	r0, [r7, #4]
 8005670:	f000 f9c7 	bl	8005a02 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005674:	68bb      	ldr	r3, [r7, #8]
 8005676:	f003 0320 	and.w	r3, r3, #32
 800567a:	2b00      	cmp	r3, #0
 800567c:	d00c      	beq.n	8005698 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	f003 0320 	and.w	r3, r3, #32
 8005684:	2b00      	cmp	r3, #0
 8005686:	d007      	beq.n	8005698 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f06f 0220 	mvn.w	r2, #32
 8005690:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005692:	6878      	ldr	r0, [r7, #4]
 8005694:	f000 fd58 	bl	8006148 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005698:	bf00      	nop
 800569a:	3710      	adds	r7, #16
 800569c:	46bd      	mov	sp, r7
 800569e:	bd80      	pop	{r7, pc}

080056a0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80056a0:	b580      	push	{r7, lr}
 80056a2:	b086      	sub	sp, #24
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	60f8      	str	r0, [r7, #12]
 80056a8:	60b9      	str	r1, [r7, #8]
 80056aa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80056ac:	2300      	movs	r3, #0
 80056ae:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80056b6:	2b01      	cmp	r3, #1
 80056b8:	d101      	bne.n	80056be <HAL_TIM_PWM_ConfigChannel+0x1e>
 80056ba:	2302      	movs	r3, #2
 80056bc:	e0ae      	b.n	800581c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	2201      	movs	r2, #1
 80056c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	2b0c      	cmp	r3, #12
 80056ca:	f200 809f 	bhi.w	800580c <HAL_TIM_PWM_ConfigChannel+0x16c>
 80056ce:	a201      	add	r2, pc, #4	@ (adr r2, 80056d4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80056d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056d4:	08005709 	.word	0x08005709
 80056d8:	0800580d 	.word	0x0800580d
 80056dc:	0800580d 	.word	0x0800580d
 80056e0:	0800580d 	.word	0x0800580d
 80056e4:	08005749 	.word	0x08005749
 80056e8:	0800580d 	.word	0x0800580d
 80056ec:	0800580d 	.word	0x0800580d
 80056f0:	0800580d 	.word	0x0800580d
 80056f4:	0800578b 	.word	0x0800578b
 80056f8:	0800580d 	.word	0x0800580d
 80056fc:	0800580d 	.word	0x0800580d
 8005700:	0800580d 	.word	0x0800580d
 8005704:	080057cb 	.word	0x080057cb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	68b9      	ldr	r1, [r7, #8]
 800570e:	4618      	mov	r0, r3
 8005710:	f000 fa2e 	bl	8005b70 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	699a      	ldr	r2, [r3, #24]
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f042 0208 	orr.w	r2, r2, #8
 8005722:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	699a      	ldr	r2, [r3, #24]
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f022 0204 	bic.w	r2, r2, #4
 8005732:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	6999      	ldr	r1, [r3, #24]
 800573a:	68bb      	ldr	r3, [r7, #8]
 800573c:	691a      	ldr	r2, [r3, #16]
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	430a      	orrs	r2, r1
 8005744:	619a      	str	r2, [r3, #24]
      break;
 8005746:	e064      	b.n	8005812 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	68b9      	ldr	r1, [r7, #8]
 800574e:	4618      	mov	r0, r3
 8005750:	f000 fa7e 	bl	8005c50 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	699a      	ldr	r2, [r3, #24]
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005762:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	699a      	ldr	r2, [r3, #24]
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005772:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	6999      	ldr	r1, [r3, #24]
 800577a:	68bb      	ldr	r3, [r7, #8]
 800577c:	691b      	ldr	r3, [r3, #16]
 800577e:	021a      	lsls	r2, r3, #8
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	430a      	orrs	r2, r1
 8005786:	619a      	str	r2, [r3, #24]
      break;
 8005788:	e043      	b.n	8005812 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	68b9      	ldr	r1, [r7, #8]
 8005790:	4618      	mov	r0, r3
 8005792:	f000 fad3 	bl	8005d3c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	69da      	ldr	r2, [r3, #28]
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f042 0208 	orr.w	r2, r2, #8
 80057a4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	69da      	ldr	r2, [r3, #28]
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f022 0204 	bic.w	r2, r2, #4
 80057b4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	69d9      	ldr	r1, [r3, #28]
 80057bc:	68bb      	ldr	r3, [r7, #8]
 80057be:	691a      	ldr	r2, [r3, #16]
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	430a      	orrs	r2, r1
 80057c6:	61da      	str	r2, [r3, #28]
      break;
 80057c8:	e023      	b.n	8005812 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	68b9      	ldr	r1, [r7, #8]
 80057d0:	4618      	mov	r0, r3
 80057d2:	f000 fb27 	bl	8005e24 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	69da      	ldr	r2, [r3, #28]
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80057e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	69da      	ldr	r2, [r3, #28]
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80057f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	69d9      	ldr	r1, [r3, #28]
 80057fc:	68bb      	ldr	r3, [r7, #8]
 80057fe:	691b      	ldr	r3, [r3, #16]
 8005800:	021a      	lsls	r2, r3, #8
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	430a      	orrs	r2, r1
 8005808:	61da      	str	r2, [r3, #28]
      break;
 800580a:	e002      	b.n	8005812 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800580c:	2301      	movs	r3, #1
 800580e:	75fb      	strb	r3, [r7, #23]
      break;
 8005810:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	2200      	movs	r2, #0
 8005816:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800581a:	7dfb      	ldrb	r3, [r7, #23]
}
 800581c:	4618      	mov	r0, r3
 800581e:	3718      	adds	r7, #24
 8005820:	46bd      	mov	sp, r7
 8005822:	bd80      	pop	{r7, pc}

08005824 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005824:	b580      	push	{r7, lr}
 8005826:	b084      	sub	sp, #16
 8005828:	af00      	add	r7, sp, #0
 800582a:	6078      	str	r0, [r7, #4]
 800582c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800582e:	2300      	movs	r3, #0
 8005830:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005838:	2b01      	cmp	r3, #1
 800583a:	d101      	bne.n	8005840 <HAL_TIM_ConfigClockSource+0x1c>
 800583c:	2302      	movs	r3, #2
 800583e:	e0b4      	b.n	80059aa <HAL_TIM_ConfigClockSource+0x186>
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2201      	movs	r2, #1
 8005844:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2202      	movs	r2, #2
 800584c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	689b      	ldr	r3, [r3, #8]
 8005856:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005858:	68bb      	ldr	r3, [r7, #8]
 800585a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800585e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005860:	68bb      	ldr	r3, [r7, #8]
 8005862:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005866:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	68ba      	ldr	r2, [r7, #8]
 800586e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005870:	683b      	ldr	r3, [r7, #0]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005878:	d03e      	beq.n	80058f8 <HAL_TIM_ConfigClockSource+0xd4>
 800587a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800587e:	f200 8087 	bhi.w	8005990 <HAL_TIM_ConfigClockSource+0x16c>
 8005882:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005886:	f000 8086 	beq.w	8005996 <HAL_TIM_ConfigClockSource+0x172>
 800588a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800588e:	d87f      	bhi.n	8005990 <HAL_TIM_ConfigClockSource+0x16c>
 8005890:	2b70      	cmp	r3, #112	@ 0x70
 8005892:	d01a      	beq.n	80058ca <HAL_TIM_ConfigClockSource+0xa6>
 8005894:	2b70      	cmp	r3, #112	@ 0x70
 8005896:	d87b      	bhi.n	8005990 <HAL_TIM_ConfigClockSource+0x16c>
 8005898:	2b60      	cmp	r3, #96	@ 0x60
 800589a:	d050      	beq.n	800593e <HAL_TIM_ConfigClockSource+0x11a>
 800589c:	2b60      	cmp	r3, #96	@ 0x60
 800589e:	d877      	bhi.n	8005990 <HAL_TIM_ConfigClockSource+0x16c>
 80058a0:	2b50      	cmp	r3, #80	@ 0x50
 80058a2:	d03c      	beq.n	800591e <HAL_TIM_ConfigClockSource+0xfa>
 80058a4:	2b50      	cmp	r3, #80	@ 0x50
 80058a6:	d873      	bhi.n	8005990 <HAL_TIM_ConfigClockSource+0x16c>
 80058a8:	2b40      	cmp	r3, #64	@ 0x40
 80058aa:	d058      	beq.n	800595e <HAL_TIM_ConfigClockSource+0x13a>
 80058ac:	2b40      	cmp	r3, #64	@ 0x40
 80058ae:	d86f      	bhi.n	8005990 <HAL_TIM_ConfigClockSource+0x16c>
 80058b0:	2b30      	cmp	r3, #48	@ 0x30
 80058b2:	d064      	beq.n	800597e <HAL_TIM_ConfigClockSource+0x15a>
 80058b4:	2b30      	cmp	r3, #48	@ 0x30
 80058b6:	d86b      	bhi.n	8005990 <HAL_TIM_ConfigClockSource+0x16c>
 80058b8:	2b20      	cmp	r3, #32
 80058ba:	d060      	beq.n	800597e <HAL_TIM_ConfigClockSource+0x15a>
 80058bc:	2b20      	cmp	r3, #32
 80058be:	d867      	bhi.n	8005990 <HAL_TIM_ConfigClockSource+0x16c>
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d05c      	beq.n	800597e <HAL_TIM_ConfigClockSource+0x15a>
 80058c4:	2b10      	cmp	r3, #16
 80058c6:	d05a      	beq.n	800597e <HAL_TIM_ConfigClockSource+0x15a>
 80058c8:	e062      	b.n	8005990 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80058ce:	683b      	ldr	r3, [r7, #0]
 80058d0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80058d2:	683b      	ldr	r3, [r7, #0]
 80058d4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80058d6:	683b      	ldr	r3, [r7, #0]
 80058d8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80058da:	f000 fb73 	bl	8005fc4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	689b      	ldr	r3, [r3, #8]
 80058e4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80058e6:	68bb      	ldr	r3, [r7, #8]
 80058e8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80058ec:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	68ba      	ldr	r2, [r7, #8]
 80058f4:	609a      	str	r2, [r3, #8]
      break;
 80058f6:	e04f      	b.n	8005998 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005900:	683b      	ldr	r3, [r7, #0]
 8005902:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005908:	f000 fb5c 	bl	8005fc4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	689a      	ldr	r2, [r3, #8]
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800591a:	609a      	str	r2, [r3, #8]
      break;
 800591c:	e03c      	b.n	8005998 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005922:	683b      	ldr	r3, [r7, #0]
 8005924:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005926:	683b      	ldr	r3, [r7, #0]
 8005928:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800592a:	461a      	mov	r2, r3
 800592c:	f000 fad0 	bl	8005ed0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	2150      	movs	r1, #80	@ 0x50
 8005936:	4618      	mov	r0, r3
 8005938:	f000 fb29 	bl	8005f8e <TIM_ITRx_SetConfig>
      break;
 800593c:	e02c      	b.n	8005998 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005946:	683b      	ldr	r3, [r7, #0]
 8005948:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800594a:	461a      	mov	r2, r3
 800594c:	f000 faef 	bl	8005f2e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	2160      	movs	r1, #96	@ 0x60
 8005956:	4618      	mov	r0, r3
 8005958:	f000 fb19 	bl	8005f8e <TIM_ITRx_SetConfig>
      break;
 800595c:	e01c      	b.n	8005998 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005962:	683b      	ldr	r3, [r7, #0]
 8005964:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005966:	683b      	ldr	r3, [r7, #0]
 8005968:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800596a:	461a      	mov	r2, r3
 800596c:	f000 fab0 	bl	8005ed0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	2140      	movs	r1, #64	@ 0x40
 8005976:	4618      	mov	r0, r3
 8005978:	f000 fb09 	bl	8005f8e <TIM_ITRx_SetConfig>
      break;
 800597c:	e00c      	b.n	8005998 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681a      	ldr	r2, [r3, #0]
 8005982:	683b      	ldr	r3, [r7, #0]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	4619      	mov	r1, r3
 8005988:	4610      	mov	r0, r2
 800598a:	f000 fb00 	bl	8005f8e <TIM_ITRx_SetConfig>
      break;
 800598e:	e003      	b.n	8005998 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005990:	2301      	movs	r3, #1
 8005992:	73fb      	strb	r3, [r7, #15]
      break;
 8005994:	e000      	b.n	8005998 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005996:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2201      	movs	r2, #1
 800599c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	2200      	movs	r2, #0
 80059a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80059a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80059aa:	4618      	mov	r0, r3
 80059ac:	3710      	adds	r7, #16
 80059ae:	46bd      	mov	sp, r7
 80059b0:	bd80      	pop	{r7, pc}

080059b2 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80059b2:	b480      	push	{r7}
 80059b4:	b083      	sub	sp, #12
 80059b6:	af00      	add	r7, sp, #0
 80059b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80059ba:	bf00      	nop
 80059bc:	370c      	adds	r7, #12
 80059be:	46bd      	mov	sp, r7
 80059c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c4:	4770      	bx	lr

080059c6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80059c6:	b480      	push	{r7}
 80059c8:	b083      	sub	sp, #12
 80059ca:	af00      	add	r7, sp, #0
 80059cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80059ce:	bf00      	nop
 80059d0:	370c      	adds	r7, #12
 80059d2:	46bd      	mov	sp, r7
 80059d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d8:	4770      	bx	lr

080059da <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80059da:	b480      	push	{r7}
 80059dc:	b083      	sub	sp, #12
 80059de:	af00      	add	r7, sp, #0
 80059e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80059e2:	bf00      	nop
 80059e4:	370c      	adds	r7, #12
 80059e6:	46bd      	mov	sp, r7
 80059e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ec:	4770      	bx	lr

080059ee <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80059ee:	b480      	push	{r7}
 80059f0:	b083      	sub	sp, #12
 80059f2:	af00      	add	r7, sp, #0
 80059f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80059f6:	bf00      	nop
 80059f8:	370c      	adds	r7, #12
 80059fa:	46bd      	mov	sp, r7
 80059fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a00:	4770      	bx	lr

08005a02 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005a02:	b480      	push	{r7}
 8005a04:	b083      	sub	sp, #12
 8005a06:	af00      	add	r7, sp, #0
 8005a08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005a0a:	bf00      	nop
 8005a0c:	370c      	adds	r7, #12
 8005a0e:	46bd      	mov	sp, r7
 8005a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a14:	4770      	bx	lr
	...

08005a18 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005a18:	b480      	push	{r7}
 8005a1a:	b085      	sub	sp, #20
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	6078      	str	r0, [r7, #4]
 8005a20:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	4a46      	ldr	r2, [pc, #280]	@ (8005b44 <TIM_Base_SetConfig+0x12c>)
 8005a2c:	4293      	cmp	r3, r2
 8005a2e:	d013      	beq.n	8005a58 <TIM_Base_SetConfig+0x40>
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a36:	d00f      	beq.n	8005a58 <TIM_Base_SetConfig+0x40>
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	4a43      	ldr	r2, [pc, #268]	@ (8005b48 <TIM_Base_SetConfig+0x130>)
 8005a3c:	4293      	cmp	r3, r2
 8005a3e:	d00b      	beq.n	8005a58 <TIM_Base_SetConfig+0x40>
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	4a42      	ldr	r2, [pc, #264]	@ (8005b4c <TIM_Base_SetConfig+0x134>)
 8005a44:	4293      	cmp	r3, r2
 8005a46:	d007      	beq.n	8005a58 <TIM_Base_SetConfig+0x40>
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	4a41      	ldr	r2, [pc, #260]	@ (8005b50 <TIM_Base_SetConfig+0x138>)
 8005a4c:	4293      	cmp	r3, r2
 8005a4e:	d003      	beq.n	8005a58 <TIM_Base_SetConfig+0x40>
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	4a40      	ldr	r2, [pc, #256]	@ (8005b54 <TIM_Base_SetConfig+0x13c>)
 8005a54:	4293      	cmp	r3, r2
 8005a56:	d108      	bne.n	8005a6a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a5e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005a60:	683b      	ldr	r3, [r7, #0]
 8005a62:	685b      	ldr	r3, [r3, #4]
 8005a64:	68fa      	ldr	r2, [r7, #12]
 8005a66:	4313      	orrs	r3, r2
 8005a68:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	4a35      	ldr	r2, [pc, #212]	@ (8005b44 <TIM_Base_SetConfig+0x12c>)
 8005a6e:	4293      	cmp	r3, r2
 8005a70:	d02b      	beq.n	8005aca <TIM_Base_SetConfig+0xb2>
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a78:	d027      	beq.n	8005aca <TIM_Base_SetConfig+0xb2>
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	4a32      	ldr	r2, [pc, #200]	@ (8005b48 <TIM_Base_SetConfig+0x130>)
 8005a7e:	4293      	cmp	r3, r2
 8005a80:	d023      	beq.n	8005aca <TIM_Base_SetConfig+0xb2>
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	4a31      	ldr	r2, [pc, #196]	@ (8005b4c <TIM_Base_SetConfig+0x134>)
 8005a86:	4293      	cmp	r3, r2
 8005a88:	d01f      	beq.n	8005aca <TIM_Base_SetConfig+0xb2>
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	4a30      	ldr	r2, [pc, #192]	@ (8005b50 <TIM_Base_SetConfig+0x138>)
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	d01b      	beq.n	8005aca <TIM_Base_SetConfig+0xb2>
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	4a2f      	ldr	r2, [pc, #188]	@ (8005b54 <TIM_Base_SetConfig+0x13c>)
 8005a96:	4293      	cmp	r3, r2
 8005a98:	d017      	beq.n	8005aca <TIM_Base_SetConfig+0xb2>
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	4a2e      	ldr	r2, [pc, #184]	@ (8005b58 <TIM_Base_SetConfig+0x140>)
 8005a9e:	4293      	cmp	r3, r2
 8005aa0:	d013      	beq.n	8005aca <TIM_Base_SetConfig+0xb2>
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	4a2d      	ldr	r2, [pc, #180]	@ (8005b5c <TIM_Base_SetConfig+0x144>)
 8005aa6:	4293      	cmp	r3, r2
 8005aa8:	d00f      	beq.n	8005aca <TIM_Base_SetConfig+0xb2>
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	4a2c      	ldr	r2, [pc, #176]	@ (8005b60 <TIM_Base_SetConfig+0x148>)
 8005aae:	4293      	cmp	r3, r2
 8005ab0:	d00b      	beq.n	8005aca <TIM_Base_SetConfig+0xb2>
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	4a2b      	ldr	r2, [pc, #172]	@ (8005b64 <TIM_Base_SetConfig+0x14c>)
 8005ab6:	4293      	cmp	r3, r2
 8005ab8:	d007      	beq.n	8005aca <TIM_Base_SetConfig+0xb2>
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	4a2a      	ldr	r2, [pc, #168]	@ (8005b68 <TIM_Base_SetConfig+0x150>)
 8005abe:	4293      	cmp	r3, r2
 8005ac0:	d003      	beq.n	8005aca <TIM_Base_SetConfig+0xb2>
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	4a29      	ldr	r2, [pc, #164]	@ (8005b6c <TIM_Base_SetConfig+0x154>)
 8005ac6:	4293      	cmp	r3, r2
 8005ac8:	d108      	bne.n	8005adc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005ad0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005ad2:	683b      	ldr	r3, [r7, #0]
 8005ad4:	68db      	ldr	r3, [r3, #12]
 8005ad6:	68fa      	ldr	r2, [r7, #12]
 8005ad8:	4313      	orrs	r3, r2
 8005ada:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005ae2:	683b      	ldr	r3, [r7, #0]
 8005ae4:	695b      	ldr	r3, [r3, #20]
 8005ae6:	4313      	orrs	r3, r2
 8005ae8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	68fa      	ldr	r2, [r7, #12]
 8005aee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005af0:	683b      	ldr	r3, [r7, #0]
 8005af2:	689a      	ldr	r2, [r3, #8]
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005af8:	683b      	ldr	r3, [r7, #0]
 8005afa:	681a      	ldr	r2, [r3, #0]
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	4a10      	ldr	r2, [pc, #64]	@ (8005b44 <TIM_Base_SetConfig+0x12c>)
 8005b04:	4293      	cmp	r3, r2
 8005b06:	d003      	beq.n	8005b10 <TIM_Base_SetConfig+0xf8>
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	4a12      	ldr	r2, [pc, #72]	@ (8005b54 <TIM_Base_SetConfig+0x13c>)
 8005b0c:	4293      	cmp	r3, r2
 8005b0e:	d103      	bne.n	8005b18 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005b10:	683b      	ldr	r3, [r7, #0]
 8005b12:	691a      	ldr	r2, [r3, #16]
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2201      	movs	r2, #1
 8005b1c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	691b      	ldr	r3, [r3, #16]
 8005b22:	f003 0301 	and.w	r3, r3, #1
 8005b26:	2b01      	cmp	r3, #1
 8005b28:	d105      	bne.n	8005b36 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	691b      	ldr	r3, [r3, #16]
 8005b2e:	f023 0201 	bic.w	r2, r3, #1
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	611a      	str	r2, [r3, #16]
  }
}
 8005b36:	bf00      	nop
 8005b38:	3714      	adds	r7, #20
 8005b3a:	46bd      	mov	sp, r7
 8005b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b40:	4770      	bx	lr
 8005b42:	bf00      	nop
 8005b44:	40010000 	.word	0x40010000
 8005b48:	40000400 	.word	0x40000400
 8005b4c:	40000800 	.word	0x40000800
 8005b50:	40000c00 	.word	0x40000c00
 8005b54:	40010400 	.word	0x40010400
 8005b58:	40014000 	.word	0x40014000
 8005b5c:	40014400 	.word	0x40014400
 8005b60:	40014800 	.word	0x40014800
 8005b64:	40001800 	.word	0x40001800
 8005b68:	40001c00 	.word	0x40001c00
 8005b6c:	40002000 	.word	0x40002000

08005b70 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005b70:	b480      	push	{r7}
 8005b72:	b087      	sub	sp, #28
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	6078      	str	r0, [r7, #4]
 8005b78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	6a1b      	ldr	r3, [r3, #32]
 8005b7e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	6a1b      	ldr	r3, [r3, #32]
 8005b84:	f023 0201 	bic.w	r2, r3, #1
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	685b      	ldr	r3, [r3, #4]
 8005b90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	699b      	ldr	r3, [r3, #24]
 8005b96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	f023 0303 	bic.w	r3, r3, #3
 8005ba6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005ba8:	683b      	ldr	r3, [r7, #0]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	68fa      	ldr	r2, [r7, #12]
 8005bae:	4313      	orrs	r3, r2
 8005bb0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005bb2:	697b      	ldr	r3, [r7, #20]
 8005bb4:	f023 0302 	bic.w	r3, r3, #2
 8005bb8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005bba:	683b      	ldr	r3, [r7, #0]
 8005bbc:	689b      	ldr	r3, [r3, #8]
 8005bbe:	697a      	ldr	r2, [r7, #20]
 8005bc0:	4313      	orrs	r3, r2
 8005bc2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	4a20      	ldr	r2, [pc, #128]	@ (8005c48 <TIM_OC1_SetConfig+0xd8>)
 8005bc8:	4293      	cmp	r3, r2
 8005bca:	d003      	beq.n	8005bd4 <TIM_OC1_SetConfig+0x64>
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	4a1f      	ldr	r2, [pc, #124]	@ (8005c4c <TIM_OC1_SetConfig+0xdc>)
 8005bd0:	4293      	cmp	r3, r2
 8005bd2:	d10c      	bne.n	8005bee <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005bd4:	697b      	ldr	r3, [r7, #20]
 8005bd6:	f023 0308 	bic.w	r3, r3, #8
 8005bda:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005bdc:	683b      	ldr	r3, [r7, #0]
 8005bde:	68db      	ldr	r3, [r3, #12]
 8005be0:	697a      	ldr	r2, [r7, #20]
 8005be2:	4313      	orrs	r3, r2
 8005be4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005be6:	697b      	ldr	r3, [r7, #20]
 8005be8:	f023 0304 	bic.w	r3, r3, #4
 8005bec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	4a15      	ldr	r2, [pc, #84]	@ (8005c48 <TIM_OC1_SetConfig+0xd8>)
 8005bf2:	4293      	cmp	r3, r2
 8005bf4:	d003      	beq.n	8005bfe <TIM_OC1_SetConfig+0x8e>
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	4a14      	ldr	r2, [pc, #80]	@ (8005c4c <TIM_OC1_SetConfig+0xdc>)
 8005bfa:	4293      	cmp	r3, r2
 8005bfc:	d111      	bne.n	8005c22 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005bfe:	693b      	ldr	r3, [r7, #16]
 8005c00:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005c04:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005c06:	693b      	ldr	r3, [r7, #16]
 8005c08:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005c0c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005c0e:	683b      	ldr	r3, [r7, #0]
 8005c10:	695b      	ldr	r3, [r3, #20]
 8005c12:	693a      	ldr	r2, [r7, #16]
 8005c14:	4313      	orrs	r3, r2
 8005c16:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005c18:	683b      	ldr	r3, [r7, #0]
 8005c1a:	699b      	ldr	r3, [r3, #24]
 8005c1c:	693a      	ldr	r2, [r7, #16]
 8005c1e:	4313      	orrs	r3, r2
 8005c20:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	693a      	ldr	r2, [r7, #16]
 8005c26:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	68fa      	ldr	r2, [r7, #12]
 8005c2c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005c2e:	683b      	ldr	r3, [r7, #0]
 8005c30:	685a      	ldr	r2, [r3, #4]
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	697a      	ldr	r2, [r7, #20]
 8005c3a:	621a      	str	r2, [r3, #32]
}
 8005c3c:	bf00      	nop
 8005c3e:	371c      	adds	r7, #28
 8005c40:	46bd      	mov	sp, r7
 8005c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c46:	4770      	bx	lr
 8005c48:	40010000 	.word	0x40010000
 8005c4c:	40010400 	.word	0x40010400

08005c50 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005c50:	b480      	push	{r7}
 8005c52:	b087      	sub	sp, #28
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	6078      	str	r0, [r7, #4]
 8005c58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	6a1b      	ldr	r3, [r3, #32]
 8005c5e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	6a1b      	ldr	r3, [r3, #32]
 8005c64:	f023 0210 	bic.w	r2, r3, #16
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	685b      	ldr	r3, [r3, #4]
 8005c70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	699b      	ldr	r3, [r3, #24]
 8005c76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005c7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c86:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c88:	683b      	ldr	r3, [r7, #0]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	021b      	lsls	r3, r3, #8
 8005c8e:	68fa      	ldr	r2, [r7, #12]
 8005c90:	4313      	orrs	r3, r2
 8005c92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005c94:	697b      	ldr	r3, [r7, #20]
 8005c96:	f023 0320 	bic.w	r3, r3, #32
 8005c9a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005c9c:	683b      	ldr	r3, [r7, #0]
 8005c9e:	689b      	ldr	r3, [r3, #8]
 8005ca0:	011b      	lsls	r3, r3, #4
 8005ca2:	697a      	ldr	r2, [r7, #20]
 8005ca4:	4313      	orrs	r3, r2
 8005ca6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	4a22      	ldr	r2, [pc, #136]	@ (8005d34 <TIM_OC2_SetConfig+0xe4>)
 8005cac:	4293      	cmp	r3, r2
 8005cae:	d003      	beq.n	8005cb8 <TIM_OC2_SetConfig+0x68>
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	4a21      	ldr	r2, [pc, #132]	@ (8005d38 <TIM_OC2_SetConfig+0xe8>)
 8005cb4:	4293      	cmp	r3, r2
 8005cb6:	d10d      	bne.n	8005cd4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005cb8:	697b      	ldr	r3, [r7, #20]
 8005cba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005cbe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005cc0:	683b      	ldr	r3, [r7, #0]
 8005cc2:	68db      	ldr	r3, [r3, #12]
 8005cc4:	011b      	lsls	r3, r3, #4
 8005cc6:	697a      	ldr	r2, [r7, #20]
 8005cc8:	4313      	orrs	r3, r2
 8005cca:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005ccc:	697b      	ldr	r3, [r7, #20]
 8005cce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005cd2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	4a17      	ldr	r2, [pc, #92]	@ (8005d34 <TIM_OC2_SetConfig+0xe4>)
 8005cd8:	4293      	cmp	r3, r2
 8005cda:	d003      	beq.n	8005ce4 <TIM_OC2_SetConfig+0x94>
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	4a16      	ldr	r2, [pc, #88]	@ (8005d38 <TIM_OC2_SetConfig+0xe8>)
 8005ce0:	4293      	cmp	r3, r2
 8005ce2:	d113      	bne.n	8005d0c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005ce4:	693b      	ldr	r3, [r7, #16]
 8005ce6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005cea:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005cec:	693b      	ldr	r3, [r7, #16]
 8005cee:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005cf2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005cf4:	683b      	ldr	r3, [r7, #0]
 8005cf6:	695b      	ldr	r3, [r3, #20]
 8005cf8:	009b      	lsls	r3, r3, #2
 8005cfa:	693a      	ldr	r2, [r7, #16]
 8005cfc:	4313      	orrs	r3, r2
 8005cfe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005d00:	683b      	ldr	r3, [r7, #0]
 8005d02:	699b      	ldr	r3, [r3, #24]
 8005d04:	009b      	lsls	r3, r3, #2
 8005d06:	693a      	ldr	r2, [r7, #16]
 8005d08:	4313      	orrs	r3, r2
 8005d0a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	693a      	ldr	r2, [r7, #16]
 8005d10:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	68fa      	ldr	r2, [r7, #12]
 8005d16:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005d18:	683b      	ldr	r3, [r7, #0]
 8005d1a:	685a      	ldr	r2, [r3, #4]
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	697a      	ldr	r2, [r7, #20]
 8005d24:	621a      	str	r2, [r3, #32]
}
 8005d26:	bf00      	nop
 8005d28:	371c      	adds	r7, #28
 8005d2a:	46bd      	mov	sp, r7
 8005d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d30:	4770      	bx	lr
 8005d32:	bf00      	nop
 8005d34:	40010000 	.word	0x40010000
 8005d38:	40010400 	.word	0x40010400

08005d3c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005d3c:	b480      	push	{r7}
 8005d3e:	b087      	sub	sp, #28
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6078      	str	r0, [r7, #4]
 8005d44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	6a1b      	ldr	r3, [r3, #32]
 8005d4a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	6a1b      	ldr	r3, [r3, #32]
 8005d50:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	685b      	ldr	r3, [r3, #4]
 8005d5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	69db      	ldr	r3, [r3, #28]
 8005d62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	f023 0303 	bic.w	r3, r3, #3
 8005d72:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005d74:	683b      	ldr	r3, [r7, #0]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	68fa      	ldr	r2, [r7, #12]
 8005d7a:	4313      	orrs	r3, r2
 8005d7c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005d7e:	697b      	ldr	r3, [r7, #20]
 8005d80:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005d84:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005d86:	683b      	ldr	r3, [r7, #0]
 8005d88:	689b      	ldr	r3, [r3, #8]
 8005d8a:	021b      	lsls	r3, r3, #8
 8005d8c:	697a      	ldr	r2, [r7, #20]
 8005d8e:	4313      	orrs	r3, r2
 8005d90:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	4a21      	ldr	r2, [pc, #132]	@ (8005e1c <TIM_OC3_SetConfig+0xe0>)
 8005d96:	4293      	cmp	r3, r2
 8005d98:	d003      	beq.n	8005da2 <TIM_OC3_SetConfig+0x66>
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	4a20      	ldr	r2, [pc, #128]	@ (8005e20 <TIM_OC3_SetConfig+0xe4>)
 8005d9e:	4293      	cmp	r3, r2
 8005da0:	d10d      	bne.n	8005dbe <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005da2:	697b      	ldr	r3, [r7, #20]
 8005da4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005da8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005daa:	683b      	ldr	r3, [r7, #0]
 8005dac:	68db      	ldr	r3, [r3, #12]
 8005dae:	021b      	lsls	r3, r3, #8
 8005db0:	697a      	ldr	r2, [r7, #20]
 8005db2:	4313      	orrs	r3, r2
 8005db4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005db6:	697b      	ldr	r3, [r7, #20]
 8005db8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005dbc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	4a16      	ldr	r2, [pc, #88]	@ (8005e1c <TIM_OC3_SetConfig+0xe0>)
 8005dc2:	4293      	cmp	r3, r2
 8005dc4:	d003      	beq.n	8005dce <TIM_OC3_SetConfig+0x92>
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	4a15      	ldr	r2, [pc, #84]	@ (8005e20 <TIM_OC3_SetConfig+0xe4>)
 8005dca:	4293      	cmp	r3, r2
 8005dcc:	d113      	bne.n	8005df6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005dce:	693b      	ldr	r3, [r7, #16]
 8005dd0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005dd4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005dd6:	693b      	ldr	r3, [r7, #16]
 8005dd8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005ddc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005dde:	683b      	ldr	r3, [r7, #0]
 8005de0:	695b      	ldr	r3, [r3, #20]
 8005de2:	011b      	lsls	r3, r3, #4
 8005de4:	693a      	ldr	r2, [r7, #16]
 8005de6:	4313      	orrs	r3, r2
 8005de8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005dea:	683b      	ldr	r3, [r7, #0]
 8005dec:	699b      	ldr	r3, [r3, #24]
 8005dee:	011b      	lsls	r3, r3, #4
 8005df0:	693a      	ldr	r2, [r7, #16]
 8005df2:	4313      	orrs	r3, r2
 8005df4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	693a      	ldr	r2, [r7, #16]
 8005dfa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	68fa      	ldr	r2, [r7, #12]
 8005e00:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005e02:	683b      	ldr	r3, [r7, #0]
 8005e04:	685a      	ldr	r2, [r3, #4]
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	697a      	ldr	r2, [r7, #20]
 8005e0e:	621a      	str	r2, [r3, #32]
}
 8005e10:	bf00      	nop
 8005e12:	371c      	adds	r7, #28
 8005e14:	46bd      	mov	sp, r7
 8005e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e1a:	4770      	bx	lr
 8005e1c:	40010000 	.word	0x40010000
 8005e20:	40010400 	.word	0x40010400

08005e24 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005e24:	b480      	push	{r7}
 8005e26:	b087      	sub	sp, #28
 8005e28:	af00      	add	r7, sp, #0
 8005e2a:	6078      	str	r0, [r7, #4]
 8005e2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	6a1b      	ldr	r3, [r3, #32]
 8005e32:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	6a1b      	ldr	r3, [r3, #32]
 8005e38:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	685b      	ldr	r3, [r3, #4]
 8005e44:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	69db      	ldr	r3, [r3, #28]
 8005e4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005e52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005e5a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005e5c:	683b      	ldr	r3, [r7, #0]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	021b      	lsls	r3, r3, #8
 8005e62:	68fa      	ldr	r2, [r7, #12]
 8005e64:	4313      	orrs	r3, r2
 8005e66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005e68:	693b      	ldr	r3, [r7, #16]
 8005e6a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005e6e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005e70:	683b      	ldr	r3, [r7, #0]
 8005e72:	689b      	ldr	r3, [r3, #8]
 8005e74:	031b      	lsls	r3, r3, #12
 8005e76:	693a      	ldr	r2, [r7, #16]
 8005e78:	4313      	orrs	r3, r2
 8005e7a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	4a12      	ldr	r2, [pc, #72]	@ (8005ec8 <TIM_OC4_SetConfig+0xa4>)
 8005e80:	4293      	cmp	r3, r2
 8005e82:	d003      	beq.n	8005e8c <TIM_OC4_SetConfig+0x68>
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	4a11      	ldr	r2, [pc, #68]	@ (8005ecc <TIM_OC4_SetConfig+0xa8>)
 8005e88:	4293      	cmp	r3, r2
 8005e8a:	d109      	bne.n	8005ea0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005e8c:	697b      	ldr	r3, [r7, #20]
 8005e8e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005e92:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005e94:	683b      	ldr	r3, [r7, #0]
 8005e96:	695b      	ldr	r3, [r3, #20]
 8005e98:	019b      	lsls	r3, r3, #6
 8005e9a:	697a      	ldr	r2, [r7, #20]
 8005e9c:	4313      	orrs	r3, r2
 8005e9e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	697a      	ldr	r2, [r7, #20]
 8005ea4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	68fa      	ldr	r2, [r7, #12]
 8005eaa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005eac:	683b      	ldr	r3, [r7, #0]
 8005eae:	685a      	ldr	r2, [r3, #4]
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	693a      	ldr	r2, [r7, #16]
 8005eb8:	621a      	str	r2, [r3, #32]
}
 8005eba:	bf00      	nop
 8005ebc:	371c      	adds	r7, #28
 8005ebe:	46bd      	mov	sp, r7
 8005ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec4:	4770      	bx	lr
 8005ec6:	bf00      	nop
 8005ec8:	40010000 	.word	0x40010000
 8005ecc:	40010400 	.word	0x40010400

08005ed0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005ed0:	b480      	push	{r7}
 8005ed2:	b087      	sub	sp, #28
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	60f8      	str	r0, [r7, #12]
 8005ed8:	60b9      	str	r1, [r7, #8]
 8005eda:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	6a1b      	ldr	r3, [r3, #32]
 8005ee0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	6a1b      	ldr	r3, [r3, #32]
 8005ee6:	f023 0201 	bic.w	r2, r3, #1
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	699b      	ldr	r3, [r3, #24]
 8005ef2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005ef4:	693b      	ldr	r3, [r7, #16]
 8005ef6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005efa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	011b      	lsls	r3, r3, #4
 8005f00:	693a      	ldr	r2, [r7, #16]
 8005f02:	4313      	orrs	r3, r2
 8005f04:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005f06:	697b      	ldr	r3, [r7, #20]
 8005f08:	f023 030a 	bic.w	r3, r3, #10
 8005f0c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005f0e:	697a      	ldr	r2, [r7, #20]
 8005f10:	68bb      	ldr	r3, [r7, #8]
 8005f12:	4313      	orrs	r3, r2
 8005f14:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	693a      	ldr	r2, [r7, #16]
 8005f1a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	697a      	ldr	r2, [r7, #20]
 8005f20:	621a      	str	r2, [r3, #32]
}
 8005f22:	bf00      	nop
 8005f24:	371c      	adds	r7, #28
 8005f26:	46bd      	mov	sp, r7
 8005f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2c:	4770      	bx	lr

08005f2e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005f2e:	b480      	push	{r7}
 8005f30:	b087      	sub	sp, #28
 8005f32:	af00      	add	r7, sp, #0
 8005f34:	60f8      	str	r0, [r7, #12]
 8005f36:	60b9      	str	r1, [r7, #8]
 8005f38:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	6a1b      	ldr	r3, [r3, #32]
 8005f3e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	6a1b      	ldr	r3, [r3, #32]
 8005f44:	f023 0210 	bic.w	r2, r3, #16
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	699b      	ldr	r3, [r3, #24]
 8005f50:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005f52:	693b      	ldr	r3, [r7, #16]
 8005f54:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005f58:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	031b      	lsls	r3, r3, #12
 8005f5e:	693a      	ldr	r2, [r7, #16]
 8005f60:	4313      	orrs	r3, r2
 8005f62:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005f64:	697b      	ldr	r3, [r7, #20]
 8005f66:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005f6a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005f6c:	68bb      	ldr	r3, [r7, #8]
 8005f6e:	011b      	lsls	r3, r3, #4
 8005f70:	697a      	ldr	r2, [r7, #20]
 8005f72:	4313      	orrs	r3, r2
 8005f74:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	693a      	ldr	r2, [r7, #16]
 8005f7a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	697a      	ldr	r2, [r7, #20]
 8005f80:	621a      	str	r2, [r3, #32]
}
 8005f82:	bf00      	nop
 8005f84:	371c      	adds	r7, #28
 8005f86:	46bd      	mov	sp, r7
 8005f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8c:	4770      	bx	lr

08005f8e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005f8e:	b480      	push	{r7}
 8005f90:	b085      	sub	sp, #20
 8005f92:	af00      	add	r7, sp, #0
 8005f94:	6078      	str	r0, [r7, #4]
 8005f96:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	689b      	ldr	r3, [r3, #8]
 8005f9c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005fa4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005fa6:	683a      	ldr	r2, [r7, #0]
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	4313      	orrs	r3, r2
 8005fac:	f043 0307 	orr.w	r3, r3, #7
 8005fb0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	68fa      	ldr	r2, [r7, #12]
 8005fb6:	609a      	str	r2, [r3, #8]
}
 8005fb8:	bf00      	nop
 8005fba:	3714      	adds	r7, #20
 8005fbc:	46bd      	mov	sp, r7
 8005fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc2:	4770      	bx	lr

08005fc4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005fc4:	b480      	push	{r7}
 8005fc6:	b087      	sub	sp, #28
 8005fc8:	af00      	add	r7, sp, #0
 8005fca:	60f8      	str	r0, [r7, #12]
 8005fcc:	60b9      	str	r1, [r7, #8]
 8005fce:	607a      	str	r2, [r7, #4]
 8005fd0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	689b      	ldr	r3, [r3, #8]
 8005fd6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005fd8:	697b      	ldr	r3, [r7, #20]
 8005fda:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005fde:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	021a      	lsls	r2, r3, #8
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	431a      	orrs	r2, r3
 8005fe8:	68bb      	ldr	r3, [r7, #8]
 8005fea:	4313      	orrs	r3, r2
 8005fec:	697a      	ldr	r2, [r7, #20]
 8005fee:	4313      	orrs	r3, r2
 8005ff0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	697a      	ldr	r2, [r7, #20]
 8005ff6:	609a      	str	r2, [r3, #8]
}
 8005ff8:	bf00      	nop
 8005ffa:	371c      	adds	r7, #28
 8005ffc:	46bd      	mov	sp, r7
 8005ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006002:	4770      	bx	lr

08006004 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006004:	b480      	push	{r7}
 8006006:	b087      	sub	sp, #28
 8006008:	af00      	add	r7, sp, #0
 800600a:	60f8      	str	r0, [r7, #12]
 800600c:	60b9      	str	r1, [r7, #8]
 800600e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006010:	68bb      	ldr	r3, [r7, #8]
 8006012:	f003 031f 	and.w	r3, r3, #31
 8006016:	2201      	movs	r2, #1
 8006018:	fa02 f303 	lsl.w	r3, r2, r3
 800601c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	6a1a      	ldr	r2, [r3, #32]
 8006022:	697b      	ldr	r3, [r7, #20]
 8006024:	43db      	mvns	r3, r3
 8006026:	401a      	ands	r2, r3
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	6a1a      	ldr	r2, [r3, #32]
 8006030:	68bb      	ldr	r3, [r7, #8]
 8006032:	f003 031f 	and.w	r3, r3, #31
 8006036:	6879      	ldr	r1, [r7, #4]
 8006038:	fa01 f303 	lsl.w	r3, r1, r3
 800603c:	431a      	orrs	r2, r3
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	621a      	str	r2, [r3, #32]
}
 8006042:	bf00      	nop
 8006044:	371c      	adds	r7, #28
 8006046:	46bd      	mov	sp, r7
 8006048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800604c:	4770      	bx	lr
	...

08006050 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006050:	b480      	push	{r7}
 8006052:	b085      	sub	sp, #20
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]
 8006058:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006060:	2b01      	cmp	r3, #1
 8006062:	d101      	bne.n	8006068 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006064:	2302      	movs	r3, #2
 8006066:	e05a      	b.n	800611e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2201      	movs	r2, #1
 800606c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2202      	movs	r2, #2
 8006074:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	685b      	ldr	r3, [r3, #4]
 800607e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	689b      	ldr	r3, [r3, #8]
 8006086:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800608e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006090:	683b      	ldr	r3, [r7, #0]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	68fa      	ldr	r2, [r7, #12]
 8006096:	4313      	orrs	r3, r2
 8006098:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	68fa      	ldr	r2, [r7, #12]
 80060a0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	4a21      	ldr	r2, [pc, #132]	@ (800612c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80060a8:	4293      	cmp	r3, r2
 80060aa:	d022      	beq.n	80060f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80060b4:	d01d      	beq.n	80060f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	4a1d      	ldr	r2, [pc, #116]	@ (8006130 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80060bc:	4293      	cmp	r3, r2
 80060be:	d018      	beq.n	80060f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	4a1b      	ldr	r2, [pc, #108]	@ (8006134 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80060c6:	4293      	cmp	r3, r2
 80060c8:	d013      	beq.n	80060f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	4a1a      	ldr	r2, [pc, #104]	@ (8006138 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80060d0:	4293      	cmp	r3, r2
 80060d2:	d00e      	beq.n	80060f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	4a18      	ldr	r2, [pc, #96]	@ (800613c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80060da:	4293      	cmp	r3, r2
 80060dc:	d009      	beq.n	80060f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	4a17      	ldr	r2, [pc, #92]	@ (8006140 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80060e4:	4293      	cmp	r3, r2
 80060e6:	d004      	beq.n	80060f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	4a15      	ldr	r2, [pc, #84]	@ (8006144 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80060ee:	4293      	cmp	r3, r2
 80060f0:	d10c      	bne.n	800610c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80060f2:	68bb      	ldr	r3, [r7, #8]
 80060f4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80060f8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80060fa:	683b      	ldr	r3, [r7, #0]
 80060fc:	685b      	ldr	r3, [r3, #4]
 80060fe:	68ba      	ldr	r2, [r7, #8]
 8006100:	4313      	orrs	r3, r2
 8006102:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	68ba      	ldr	r2, [r7, #8]
 800610a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	2201      	movs	r2, #1
 8006110:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2200      	movs	r2, #0
 8006118:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800611c:	2300      	movs	r3, #0
}
 800611e:	4618      	mov	r0, r3
 8006120:	3714      	adds	r7, #20
 8006122:	46bd      	mov	sp, r7
 8006124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006128:	4770      	bx	lr
 800612a:	bf00      	nop
 800612c:	40010000 	.word	0x40010000
 8006130:	40000400 	.word	0x40000400
 8006134:	40000800 	.word	0x40000800
 8006138:	40000c00 	.word	0x40000c00
 800613c:	40010400 	.word	0x40010400
 8006140:	40014000 	.word	0x40014000
 8006144:	40001800 	.word	0x40001800

08006148 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006148:	b480      	push	{r7}
 800614a:	b083      	sub	sp, #12
 800614c:	af00      	add	r7, sp, #0
 800614e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006150:	bf00      	nop
 8006152:	370c      	adds	r7, #12
 8006154:	46bd      	mov	sp, r7
 8006156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800615a:	4770      	bx	lr

0800615c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800615c:	b480      	push	{r7}
 800615e:	b083      	sub	sp, #12
 8006160:	af00      	add	r7, sp, #0
 8006162:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006164:	bf00      	nop
 8006166:	370c      	adds	r7, #12
 8006168:	46bd      	mov	sp, r7
 800616a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616e:	4770      	bx	lr

08006170 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006170:	b084      	sub	sp, #16
 8006172:	b580      	push	{r7, lr}
 8006174:	b084      	sub	sp, #16
 8006176:	af00      	add	r7, sp, #0
 8006178:	6078      	str	r0, [r7, #4]
 800617a:	f107 001c 	add.w	r0, r7, #28
 800617e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006182:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006186:	2b01      	cmp	r3, #1
 8006188:	d123      	bne.n	80061d2 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800618e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	68db      	ldr	r3, [r3, #12]
 800619a:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800619e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80061a2:	687a      	ldr	r2, [r7, #4]
 80061a4:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	68db      	ldr	r3, [r3, #12]
 80061aa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80061b2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80061b6:	2b01      	cmp	r3, #1
 80061b8:	d105      	bne.n	80061c6 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	68db      	ldr	r3, [r3, #12]
 80061be:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80061c6:	6878      	ldr	r0, [r7, #4]
 80061c8:	f000 f9dc 	bl	8006584 <USB_CoreReset>
 80061cc:	4603      	mov	r3, r0
 80061ce:	73fb      	strb	r3, [r7, #15]
 80061d0:	e01b      	b.n	800620a <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	68db      	ldr	r3, [r3, #12]
 80061d6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80061de:	6878      	ldr	r0, [r7, #4]
 80061e0:	f000 f9d0 	bl	8006584 <USB_CoreReset>
 80061e4:	4603      	mov	r3, r0
 80061e6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80061e8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d106      	bne.n	80061fe <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061f4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	639a      	str	r2, [r3, #56]	@ 0x38
 80061fc:	e005      	b.n	800620a <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006202:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800620a:	7fbb      	ldrb	r3, [r7, #30]
 800620c:	2b01      	cmp	r3, #1
 800620e:	d10b      	bne.n	8006228 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	689b      	ldr	r3, [r3, #8]
 8006214:	f043 0206 	orr.w	r2, r3, #6
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	689b      	ldr	r3, [r3, #8]
 8006220:	f043 0220 	orr.w	r2, r3, #32
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006228:	7bfb      	ldrb	r3, [r7, #15]
}
 800622a:	4618      	mov	r0, r3
 800622c:	3710      	adds	r7, #16
 800622e:	46bd      	mov	sp, r7
 8006230:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006234:	b004      	add	sp, #16
 8006236:	4770      	bx	lr

08006238 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006238:	b480      	push	{r7}
 800623a:	b083      	sub	sp, #12
 800623c:	af00      	add	r7, sp, #0
 800623e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	689b      	ldr	r3, [r3, #8]
 8006244:	f043 0201 	orr.w	r2, r3, #1
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800624c:	2300      	movs	r3, #0
}
 800624e:	4618      	mov	r0, r3
 8006250:	370c      	adds	r7, #12
 8006252:	46bd      	mov	sp, r7
 8006254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006258:	4770      	bx	lr

0800625a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800625a:	b480      	push	{r7}
 800625c:	b083      	sub	sp, #12
 800625e:	af00      	add	r7, sp, #0
 8006260:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	689b      	ldr	r3, [r3, #8]
 8006266:	f023 0201 	bic.w	r2, r3, #1
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800626e:	2300      	movs	r3, #0
}
 8006270:	4618      	mov	r0, r3
 8006272:	370c      	adds	r7, #12
 8006274:	46bd      	mov	sp, r7
 8006276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800627a:	4770      	bx	lr

0800627c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800627c:	b580      	push	{r7, lr}
 800627e:	b084      	sub	sp, #16
 8006280:	af00      	add	r7, sp, #0
 8006282:	6078      	str	r0, [r7, #4]
 8006284:	460b      	mov	r3, r1
 8006286:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006288:	2300      	movs	r3, #0
 800628a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	68db      	ldr	r3, [r3, #12]
 8006290:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006298:	78fb      	ldrb	r3, [r7, #3]
 800629a:	2b01      	cmp	r3, #1
 800629c:	d115      	bne.n	80062ca <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	68db      	ldr	r3, [r3, #12]
 80062a2:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80062aa:	200a      	movs	r0, #10
 80062ac:	f7fa ff5e 	bl	800116c <HAL_Delay>
      ms += 10U;
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	330a      	adds	r3, #10
 80062b4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80062b6:	6878      	ldr	r0, [r7, #4]
 80062b8:	f000 f956 	bl	8006568 <USB_GetMode>
 80062bc:	4603      	mov	r3, r0
 80062be:	2b01      	cmp	r3, #1
 80062c0:	d01e      	beq.n	8006300 <USB_SetCurrentMode+0x84>
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	2bc7      	cmp	r3, #199	@ 0xc7
 80062c6:	d9f0      	bls.n	80062aa <USB_SetCurrentMode+0x2e>
 80062c8:	e01a      	b.n	8006300 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80062ca:	78fb      	ldrb	r3, [r7, #3]
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d115      	bne.n	80062fc <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	68db      	ldr	r3, [r3, #12]
 80062d4:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80062dc:	200a      	movs	r0, #10
 80062de:	f7fa ff45 	bl	800116c <HAL_Delay>
      ms += 10U;
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	330a      	adds	r3, #10
 80062e6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80062e8:	6878      	ldr	r0, [r7, #4]
 80062ea:	f000 f93d 	bl	8006568 <USB_GetMode>
 80062ee:	4603      	mov	r3, r0
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d005      	beq.n	8006300 <USB_SetCurrentMode+0x84>
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	2bc7      	cmp	r3, #199	@ 0xc7
 80062f8:	d9f0      	bls.n	80062dc <USB_SetCurrentMode+0x60>
 80062fa:	e001      	b.n	8006300 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80062fc:	2301      	movs	r3, #1
 80062fe:	e005      	b.n	800630c <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	2bc8      	cmp	r3, #200	@ 0xc8
 8006304:	d101      	bne.n	800630a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006306:	2301      	movs	r3, #1
 8006308:	e000      	b.n	800630c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800630a:	2300      	movs	r3, #0
}
 800630c:	4618      	mov	r0, r3
 800630e:	3710      	adds	r7, #16
 8006310:	46bd      	mov	sp, r7
 8006312:	bd80      	pop	{r7, pc}

08006314 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006314:	b480      	push	{r7}
 8006316:	b085      	sub	sp, #20
 8006318:	af00      	add	r7, sp, #0
 800631a:	6078      	str	r0, [r7, #4]
 800631c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800631e:	2300      	movs	r3, #0
 8006320:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	3301      	adds	r3, #1
 8006326:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800632e:	d901      	bls.n	8006334 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006330:	2303      	movs	r3, #3
 8006332:	e01b      	b.n	800636c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	691b      	ldr	r3, [r3, #16]
 8006338:	2b00      	cmp	r3, #0
 800633a:	daf2      	bge.n	8006322 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800633c:	2300      	movs	r3, #0
 800633e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006340:	683b      	ldr	r3, [r7, #0]
 8006342:	019b      	lsls	r3, r3, #6
 8006344:	f043 0220 	orr.w	r2, r3, #32
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	3301      	adds	r3, #1
 8006350:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006358:	d901      	bls.n	800635e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800635a:	2303      	movs	r3, #3
 800635c:	e006      	b.n	800636c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	691b      	ldr	r3, [r3, #16]
 8006362:	f003 0320 	and.w	r3, r3, #32
 8006366:	2b20      	cmp	r3, #32
 8006368:	d0f0      	beq.n	800634c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800636a:	2300      	movs	r3, #0
}
 800636c:	4618      	mov	r0, r3
 800636e:	3714      	adds	r7, #20
 8006370:	46bd      	mov	sp, r7
 8006372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006376:	4770      	bx	lr

08006378 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006378:	b480      	push	{r7}
 800637a:	b085      	sub	sp, #20
 800637c:	af00      	add	r7, sp, #0
 800637e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006380:	2300      	movs	r3, #0
 8006382:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	3301      	adds	r3, #1
 8006388:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006390:	d901      	bls.n	8006396 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006392:	2303      	movs	r3, #3
 8006394:	e018      	b.n	80063c8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	691b      	ldr	r3, [r3, #16]
 800639a:	2b00      	cmp	r3, #0
 800639c:	daf2      	bge.n	8006384 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800639e:	2300      	movs	r3, #0
 80063a0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	2210      	movs	r2, #16
 80063a6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	3301      	adds	r3, #1
 80063ac:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80063b4:	d901      	bls.n	80063ba <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80063b6:	2303      	movs	r3, #3
 80063b8:	e006      	b.n	80063c8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	691b      	ldr	r3, [r3, #16]
 80063be:	f003 0310 	and.w	r3, r3, #16
 80063c2:	2b10      	cmp	r3, #16
 80063c4:	d0f0      	beq.n	80063a8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80063c6:	2300      	movs	r3, #0
}
 80063c8:	4618      	mov	r0, r3
 80063ca:	3714      	adds	r7, #20
 80063cc:	46bd      	mov	sp, r7
 80063ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d2:	4770      	bx	lr

080063d4 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80063d4:	b480      	push	{r7}
 80063d6:	b089      	sub	sp, #36	@ 0x24
 80063d8:	af00      	add	r7, sp, #0
 80063da:	60f8      	str	r0, [r7, #12]
 80063dc:	60b9      	str	r1, [r7, #8]
 80063de:	4611      	mov	r1, r2
 80063e0:	461a      	mov	r2, r3
 80063e2:	460b      	mov	r3, r1
 80063e4:	71fb      	strb	r3, [r7, #7]
 80063e6:	4613      	mov	r3, r2
 80063e8:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80063ee:	68bb      	ldr	r3, [r7, #8]
 80063f0:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80063f2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d123      	bne.n	8006442 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80063fa:	88bb      	ldrh	r3, [r7, #4]
 80063fc:	3303      	adds	r3, #3
 80063fe:	089b      	lsrs	r3, r3, #2
 8006400:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8006402:	2300      	movs	r3, #0
 8006404:	61bb      	str	r3, [r7, #24]
 8006406:	e018      	b.n	800643a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006408:	79fb      	ldrb	r3, [r7, #7]
 800640a:	031a      	lsls	r2, r3, #12
 800640c:	697b      	ldr	r3, [r7, #20]
 800640e:	4413      	add	r3, r2
 8006410:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006414:	461a      	mov	r2, r3
 8006416:	69fb      	ldr	r3, [r7, #28]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800641c:	69fb      	ldr	r3, [r7, #28]
 800641e:	3301      	adds	r3, #1
 8006420:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006422:	69fb      	ldr	r3, [r7, #28]
 8006424:	3301      	adds	r3, #1
 8006426:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006428:	69fb      	ldr	r3, [r7, #28]
 800642a:	3301      	adds	r3, #1
 800642c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800642e:	69fb      	ldr	r3, [r7, #28]
 8006430:	3301      	adds	r3, #1
 8006432:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006434:	69bb      	ldr	r3, [r7, #24]
 8006436:	3301      	adds	r3, #1
 8006438:	61bb      	str	r3, [r7, #24]
 800643a:	69ba      	ldr	r2, [r7, #24]
 800643c:	693b      	ldr	r3, [r7, #16]
 800643e:	429a      	cmp	r2, r3
 8006440:	d3e2      	bcc.n	8006408 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8006442:	2300      	movs	r3, #0
}
 8006444:	4618      	mov	r0, r3
 8006446:	3724      	adds	r7, #36	@ 0x24
 8006448:	46bd      	mov	sp, r7
 800644a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800644e:	4770      	bx	lr

08006450 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006450:	b480      	push	{r7}
 8006452:	b08b      	sub	sp, #44	@ 0x2c
 8006454:	af00      	add	r7, sp, #0
 8006456:	60f8      	str	r0, [r7, #12]
 8006458:	60b9      	str	r1, [r7, #8]
 800645a:	4613      	mov	r3, r2
 800645c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8006462:	68bb      	ldr	r3, [r7, #8]
 8006464:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8006466:	88fb      	ldrh	r3, [r7, #6]
 8006468:	089b      	lsrs	r3, r3, #2
 800646a:	b29b      	uxth	r3, r3
 800646c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800646e:	88fb      	ldrh	r3, [r7, #6]
 8006470:	f003 0303 	and.w	r3, r3, #3
 8006474:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8006476:	2300      	movs	r3, #0
 8006478:	623b      	str	r3, [r7, #32]
 800647a:	e014      	b.n	80064a6 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800647c:	69bb      	ldr	r3, [r7, #24]
 800647e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006482:	681a      	ldr	r2, [r3, #0]
 8006484:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006486:	601a      	str	r2, [r3, #0]
    pDest++;
 8006488:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800648a:	3301      	adds	r3, #1
 800648c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800648e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006490:	3301      	adds	r3, #1
 8006492:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006494:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006496:	3301      	adds	r3, #1
 8006498:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800649a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800649c:	3301      	adds	r3, #1
 800649e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80064a0:	6a3b      	ldr	r3, [r7, #32]
 80064a2:	3301      	adds	r3, #1
 80064a4:	623b      	str	r3, [r7, #32]
 80064a6:	6a3a      	ldr	r2, [r7, #32]
 80064a8:	697b      	ldr	r3, [r7, #20]
 80064aa:	429a      	cmp	r2, r3
 80064ac:	d3e6      	bcc.n	800647c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80064ae:	8bfb      	ldrh	r3, [r7, #30]
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d01e      	beq.n	80064f2 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80064b4:	2300      	movs	r3, #0
 80064b6:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80064b8:	69bb      	ldr	r3, [r7, #24]
 80064ba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80064be:	461a      	mov	r2, r3
 80064c0:	f107 0310 	add.w	r3, r7, #16
 80064c4:	6812      	ldr	r2, [r2, #0]
 80064c6:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80064c8:	693a      	ldr	r2, [r7, #16]
 80064ca:	6a3b      	ldr	r3, [r7, #32]
 80064cc:	b2db      	uxtb	r3, r3
 80064ce:	00db      	lsls	r3, r3, #3
 80064d0:	fa22 f303 	lsr.w	r3, r2, r3
 80064d4:	b2da      	uxtb	r2, r3
 80064d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064d8:	701a      	strb	r2, [r3, #0]
      i++;
 80064da:	6a3b      	ldr	r3, [r7, #32]
 80064dc:	3301      	adds	r3, #1
 80064de:	623b      	str	r3, [r7, #32]
      pDest++;
 80064e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064e2:	3301      	adds	r3, #1
 80064e4:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80064e6:	8bfb      	ldrh	r3, [r7, #30]
 80064e8:	3b01      	subs	r3, #1
 80064ea:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80064ec:	8bfb      	ldrh	r3, [r7, #30]
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d1ea      	bne.n	80064c8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80064f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80064f4:	4618      	mov	r0, r3
 80064f6:	372c      	adds	r7, #44	@ 0x2c
 80064f8:	46bd      	mov	sp, r7
 80064fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fe:	4770      	bx	lr

08006500 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8006500:	b480      	push	{r7}
 8006502:	b085      	sub	sp, #20
 8006504:	af00      	add	r7, sp, #0
 8006506:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	695b      	ldr	r3, [r3, #20]
 800650c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	699b      	ldr	r3, [r3, #24]
 8006512:	68fa      	ldr	r2, [r7, #12]
 8006514:	4013      	ands	r3, r2
 8006516:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006518:	68fb      	ldr	r3, [r7, #12]
}
 800651a:	4618      	mov	r0, r3
 800651c:	3714      	adds	r7, #20
 800651e:	46bd      	mov	sp, r7
 8006520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006524:	4770      	bx	lr

08006526 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8006526:	b480      	push	{r7}
 8006528:	b085      	sub	sp, #20
 800652a:	af00      	add	r7, sp, #0
 800652c:	6078      	str	r0, [r7, #4]
 800652e:	460b      	mov	r3, r1
 8006530:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8006536:	78fb      	ldrb	r3, [r7, #3]
 8006538:	015a      	lsls	r2, r3, #5
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	4413      	add	r3, r2
 800653e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006542:	689b      	ldr	r3, [r3, #8]
 8006544:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8006546:	78fb      	ldrb	r3, [r7, #3]
 8006548:	015a      	lsls	r2, r3, #5
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	4413      	add	r3, r2
 800654e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006552:	68db      	ldr	r3, [r3, #12]
 8006554:	68ba      	ldr	r2, [r7, #8]
 8006556:	4013      	ands	r3, r2
 8006558:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800655a:	68bb      	ldr	r3, [r7, #8]
}
 800655c:	4618      	mov	r0, r3
 800655e:	3714      	adds	r7, #20
 8006560:	46bd      	mov	sp, r7
 8006562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006566:	4770      	bx	lr

08006568 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006568:	b480      	push	{r7}
 800656a:	b083      	sub	sp, #12
 800656c:	af00      	add	r7, sp, #0
 800656e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	695b      	ldr	r3, [r3, #20]
 8006574:	f003 0301 	and.w	r3, r3, #1
}
 8006578:	4618      	mov	r0, r3
 800657a:	370c      	adds	r7, #12
 800657c:	46bd      	mov	sp, r7
 800657e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006582:	4770      	bx	lr

08006584 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006584:	b480      	push	{r7}
 8006586:	b085      	sub	sp, #20
 8006588:	af00      	add	r7, sp, #0
 800658a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800658c:	2300      	movs	r3, #0
 800658e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	3301      	adds	r3, #1
 8006594:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800659c:	d901      	bls.n	80065a2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800659e:	2303      	movs	r3, #3
 80065a0:	e01b      	b.n	80065da <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	691b      	ldr	r3, [r3, #16]
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	daf2      	bge.n	8006590 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80065aa:	2300      	movs	r3, #0
 80065ac:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	691b      	ldr	r3, [r3, #16]
 80065b2:	f043 0201 	orr.w	r2, r3, #1
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	3301      	adds	r3, #1
 80065be:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80065c6:	d901      	bls.n	80065cc <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80065c8:	2303      	movs	r3, #3
 80065ca:	e006      	b.n	80065da <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	691b      	ldr	r3, [r3, #16]
 80065d0:	f003 0301 	and.w	r3, r3, #1
 80065d4:	2b01      	cmp	r3, #1
 80065d6:	d0f0      	beq.n	80065ba <USB_CoreReset+0x36>

  return HAL_OK;
 80065d8:	2300      	movs	r3, #0
}
 80065da:	4618      	mov	r0, r3
 80065dc:	3714      	adds	r7, #20
 80065de:	46bd      	mov	sp, r7
 80065e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e4:	4770      	bx	lr
	...

080065e8 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80065e8:	b084      	sub	sp, #16
 80065ea:	b580      	push	{r7, lr}
 80065ec:	b086      	sub	sp, #24
 80065ee:	af00      	add	r7, sp, #0
 80065f0:	6078      	str	r0, [r7, #4]
 80065f2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80065f6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80065fa:	2300      	movs	r3, #0
 80065fc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006608:	461a      	mov	r2, r3
 800660a:	2300      	movs	r3, #0
 800660c:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006612:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800661e:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800662a:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	68db      	ldr	r3, [r3, #12]
 8006636:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800663a:	2b00      	cmp	r3, #0
 800663c:	d119      	bne.n	8006672 <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800663e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006642:	2b01      	cmp	r3, #1
 8006644:	d10a      	bne.n	800665c <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	68fa      	ldr	r2, [r7, #12]
 8006650:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006654:	f043 0304 	orr.w	r3, r3, #4
 8006658:	6013      	str	r3, [r2, #0]
 800665a:	e014      	b.n	8006686 <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	68fa      	ldr	r2, [r7, #12]
 8006666:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800666a:	f023 0304 	bic.w	r3, r3, #4
 800666e:	6013      	str	r3, [r2, #0]
 8006670:	e009      	b.n	8006686 <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	68fa      	ldr	r2, [r7, #12]
 800667c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006680:	f023 0304 	bic.w	r3, r3, #4
 8006684:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006686:	2110      	movs	r1, #16
 8006688:	6878      	ldr	r0, [r7, #4]
 800668a:	f7ff fe43 	bl	8006314 <USB_FlushTxFifo>
 800668e:	4603      	mov	r3, r0
 8006690:	2b00      	cmp	r3, #0
 8006692:	d001      	beq.n	8006698 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 8006694:	2301      	movs	r3, #1
 8006696:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006698:	6878      	ldr	r0, [r7, #4]
 800669a:	f7ff fe6d 	bl	8006378 <USB_FlushRxFifo>
 800669e:	4603      	mov	r3, r0
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d001      	beq.n	80066a8 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 80066a4:	2301      	movs	r3, #1
 80066a6:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 80066a8:	2300      	movs	r3, #0
 80066aa:	613b      	str	r3, [r7, #16]
 80066ac:	e015      	b.n	80066da <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 80066ae:	693b      	ldr	r3, [r7, #16]
 80066b0:	015a      	lsls	r2, r3, #5
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	4413      	add	r3, r2
 80066b6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80066ba:	461a      	mov	r2, r3
 80066bc:	f04f 33ff 	mov.w	r3, #4294967295
 80066c0:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 80066c2:	693b      	ldr	r3, [r7, #16]
 80066c4:	015a      	lsls	r2, r3, #5
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	4413      	add	r3, r2
 80066ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80066ce:	461a      	mov	r2, r3
 80066d0:	2300      	movs	r3, #0
 80066d2:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 80066d4:	693b      	ldr	r3, [r7, #16]
 80066d6:	3301      	adds	r3, #1
 80066d8:	613b      	str	r3, [r7, #16]
 80066da:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80066de:	461a      	mov	r2, r3
 80066e0:	693b      	ldr	r3, [r7, #16]
 80066e2:	4293      	cmp	r3, r2
 80066e4:	d3e3      	bcc.n	80066ae <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	2200      	movs	r2, #0
 80066ea:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	f04f 32ff 	mov.w	r2, #4294967295
 80066f2:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	4a18      	ldr	r2, [pc, #96]	@ (8006758 <USB_HostInit+0x170>)
 80066f8:	4293      	cmp	r3, r2
 80066fa:	d10b      	bne.n	8006714 <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006702:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	4a15      	ldr	r2, [pc, #84]	@ (800675c <USB_HostInit+0x174>)
 8006708:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	4a14      	ldr	r2, [pc, #80]	@ (8006760 <USB_HostInit+0x178>)
 800670e:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8006712:	e009      	b.n	8006728 <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2280      	movs	r2, #128	@ 0x80
 8006718:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	4a11      	ldr	r2, [pc, #68]	@ (8006764 <USB_HostInit+0x17c>)
 800671e:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	4a11      	ldr	r2, [pc, #68]	@ (8006768 <USB_HostInit+0x180>)
 8006724:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006728:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800672c:	2b00      	cmp	r3, #0
 800672e:	d105      	bne.n	800673c <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	699b      	ldr	r3, [r3, #24]
 8006734:	f043 0210 	orr.w	r2, r3, #16
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	699a      	ldr	r2, [r3, #24]
 8006740:	4b0a      	ldr	r3, [pc, #40]	@ (800676c <USB_HostInit+0x184>)
 8006742:	4313      	orrs	r3, r2
 8006744:	687a      	ldr	r2, [r7, #4]
 8006746:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8006748:	7dfb      	ldrb	r3, [r7, #23]
}
 800674a:	4618      	mov	r0, r3
 800674c:	3718      	adds	r7, #24
 800674e:	46bd      	mov	sp, r7
 8006750:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006754:	b004      	add	sp, #16
 8006756:	4770      	bx	lr
 8006758:	40040000 	.word	0x40040000
 800675c:	01000200 	.word	0x01000200
 8006760:	00e00300 	.word	0x00e00300
 8006764:	00600080 	.word	0x00600080
 8006768:	004000e0 	.word	0x004000e0
 800676c:	a3200008 	.word	0xa3200008

08006770 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8006770:	b480      	push	{r7}
 8006772:	b085      	sub	sp, #20
 8006774:	af00      	add	r7, sp, #0
 8006776:	6078      	str	r0, [r7, #4]
 8006778:	460b      	mov	r3, r1
 800677a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	68fa      	ldr	r2, [r7, #12]
 800678a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800678e:	f023 0303 	bic.w	r3, r3, #3
 8006792:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800679a:	681a      	ldr	r2, [r3, #0]
 800679c:	78fb      	ldrb	r3, [r7, #3]
 800679e:	f003 0303 	and.w	r3, r3, #3
 80067a2:	68f9      	ldr	r1, [r7, #12]
 80067a4:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80067a8:	4313      	orrs	r3, r2
 80067aa:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 80067ac:	78fb      	ldrb	r3, [r7, #3]
 80067ae:	2b01      	cmp	r3, #1
 80067b0:	d107      	bne.n	80067c2 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80067b8:	461a      	mov	r2, r3
 80067ba:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 80067be:	6053      	str	r3, [r2, #4]
 80067c0:	e00c      	b.n	80067dc <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 80067c2:	78fb      	ldrb	r3, [r7, #3]
 80067c4:	2b02      	cmp	r3, #2
 80067c6:	d107      	bne.n	80067d8 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80067ce:	461a      	mov	r2, r3
 80067d0:	f241 7370 	movw	r3, #6000	@ 0x1770
 80067d4:	6053      	str	r3, [r2, #4]
 80067d6:	e001      	b.n	80067dc <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 80067d8:	2301      	movs	r3, #1
 80067da:	e000      	b.n	80067de <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 80067dc:	2300      	movs	r3, #0
}
 80067de:	4618      	mov	r0, r3
 80067e0:	3714      	adds	r7, #20
 80067e2:	46bd      	mov	sp, r7
 80067e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e8:	4770      	bx	lr

080067ea <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 80067ea:	b580      	push	{r7, lr}
 80067ec:	b084      	sub	sp, #16
 80067ee:	af00      	add	r7, sp, #0
 80067f0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 80067f6:	2300      	movs	r3, #0
 80067f8:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8006804:	68bb      	ldr	r3, [r7, #8]
 8006806:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800680a:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800680c:	68bb      	ldr	r3, [r7, #8]
 800680e:	68fa      	ldr	r2, [r7, #12]
 8006810:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8006814:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006818:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800681a:	2064      	movs	r0, #100	@ 0x64
 800681c:	f7fa fca6 	bl	800116c <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8006820:	68bb      	ldr	r3, [r7, #8]
 8006822:	68fa      	ldr	r2, [r7, #12]
 8006824:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8006828:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800682c:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800682e:	200a      	movs	r0, #10
 8006830:	f7fa fc9c 	bl	800116c <HAL_Delay>

  return HAL_OK;
 8006834:	2300      	movs	r3, #0
}
 8006836:	4618      	mov	r0, r3
 8006838:	3710      	adds	r7, #16
 800683a:	46bd      	mov	sp, r7
 800683c:	bd80      	pop	{r7, pc}

0800683e <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800683e:	b480      	push	{r7}
 8006840:	b085      	sub	sp, #20
 8006842:	af00      	add	r7, sp, #0
 8006844:	6078      	str	r0, [r7, #4]
 8006846:	460b      	mov	r3, r1
 8006848:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800684e:	2300      	movs	r3, #0
 8006850:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800685c:	68bb      	ldr	r3, [r7, #8]
 800685e:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8006862:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8006864:	68bb      	ldr	r3, [r7, #8]
 8006866:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800686a:	2b00      	cmp	r3, #0
 800686c:	d109      	bne.n	8006882 <USB_DriveVbus+0x44>
 800686e:	78fb      	ldrb	r3, [r7, #3]
 8006870:	2b01      	cmp	r3, #1
 8006872:	d106      	bne.n	8006882 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8006874:	68bb      	ldr	r3, [r7, #8]
 8006876:	68fa      	ldr	r2, [r7, #12]
 8006878:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800687c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006880:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8006882:	68bb      	ldr	r3, [r7, #8]
 8006884:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006888:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800688c:	d109      	bne.n	80068a2 <USB_DriveVbus+0x64>
 800688e:	78fb      	ldrb	r3, [r7, #3]
 8006890:	2b00      	cmp	r3, #0
 8006892:	d106      	bne.n	80068a2 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8006894:	68bb      	ldr	r3, [r7, #8]
 8006896:	68fa      	ldr	r2, [r7, #12]
 8006898:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800689c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80068a0:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 80068a2:	2300      	movs	r3, #0
}
 80068a4:	4618      	mov	r0, r3
 80068a6:	3714      	adds	r7, #20
 80068a8:	46bd      	mov	sp, r7
 80068aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ae:	4770      	bx	lr

080068b0 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 80068b0:	b480      	push	{r7}
 80068b2:	b085      	sub	sp, #20
 80068b4:	af00      	add	r7, sp, #0
 80068b6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80068bc:	2300      	movs	r3, #0
 80068be:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 80068ca:	68bb      	ldr	r3, [r7, #8]
 80068cc:	0c5b      	lsrs	r3, r3, #17
 80068ce:	f003 0303 	and.w	r3, r3, #3
}
 80068d2:	4618      	mov	r0, r3
 80068d4:	3714      	adds	r7, #20
 80068d6:	46bd      	mov	sp, r7
 80068d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068dc:	4770      	bx	lr

080068de <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 80068de:	b480      	push	{r7}
 80068e0:	b085      	sub	sp, #20
 80068e2:	af00      	add	r7, sp, #0
 80068e4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80068f0:	689b      	ldr	r3, [r3, #8]
 80068f2:	b29b      	uxth	r3, r3
}
 80068f4:	4618      	mov	r0, r3
 80068f6:	3714      	adds	r7, #20
 80068f8:	46bd      	mov	sp, r7
 80068fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068fe:	4770      	bx	lr

08006900 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8006900:	b580      	push	{r7, lr}
 8006902:	b088      	sub	sp, #32
 8006904:	af00      	add	r7, sp, #0
 8006906:	6078      	str	r0, [r7, #4]
 8006908:	4608      	mov	r0, r1
 800690a:	4611      	mov	r1, r2
 800690c:	461a      	mov	r2, r3
 800690e:	4603      	mov	r3, r0
 8006910:	70fb      	strb	r3, [r7, #3]
 8006912:	460b      	mov	r3, r1
 8006914:	70bb      	strb	r3, [r7, #2]
 8006916:	4613      	mov	r3, r2
 8006918:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800691a:	2300      	movs	r3, #0
 800691c:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 8006922:	78fb      	ldrb	r3, [r7, #3]
 8006924:	015a      	lsls	r2, r3, #5
 8006926:	693b      	ldr	r3, [r7, #16]
 8006928:	4413      	add	r3, r2
 800692a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800692e:	461a      	mov	r2, r3
 8006930:	f04f 33ff 	mov.w	r3, #4294967295
 8006934:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8006936:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800693a:	2b03      	cmp	r3, #3
 800693c:	d87c      	bhi.n	8006a38 <USB_HC_Init+0x138>
 800693e:	a201      	add	r2, pc, #4	@ (adr r2, 8006944 <USB_HC_Init+0x44>)
 8006940:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006944:	08006955 	.word	0x08006955
 8006948:	080069fb 	.word	0x080069fb
 800694c:	08006955 	.word	0x08006955
 8006950:	080069bd 	.word	0x080069bd
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8006954:	78fb      	ldrb	r3, [r7, #3]
 8006956:	015a      	lsls	r2, r3, #5
 8006958:	693b      	ldr	r3, [r7, #16]
 800695a:	4413      	add	r3, r2
 800695c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006960:	461a      	mov	r2, r3
 8006962:	f240 439d 	movw	r3, #1181	@ 0x49d
 8006966:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8006968:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800696c:	2b00      	cmp	r3, #0
 800696e:	da10      	bge.n	8006992 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8006970:	78fb      	ldrb	r3, [r7, #3]
 8006972:	015a      	lsls	r2, r3, #5
 8006974:	693b      	ldr	r3, [r7, #16]
 8006976:	4413      	add	r3, r2
 8006978:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800697c:	68db      	ldr	r3, [r3, #12]
 800697e:	78fa      	ldrb	r2, [r7, #3]
 8006980:	0151      	lsls	r1, r2, #5
 8006982:	693a      	ldr	r2, [r7, #16]
 8006984:	440a      	add	r2, r1
 8006986:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800698a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800698e:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 8006990:	e055      	b.n	8006a3e <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	4a6f      	ldr	r2, [pc, #444]	@ (8006b54 <USB_HC_Init+0x254>)
 8006996:	4293      	cmp	r3, r2
 8006998:	d151      	bne.n	8006a3e <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 800699a:	78fb      	ldrb	r3, [r7, #3]
 800699c:	015a      	lsls	r2, r3, #5
 800699e:	693b      	ldr	r3, [r7, #16]
 80069a0:	4413      	add	r3, r2
 80069a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80069a6:	68db      	ldr	r3, [r3, #12]
 80069a8:	78fa      	ldrb	r2, [r7, #3]
 80069aa:	0151      	lsls	r1, r2, #5
 80069ac:	693a      	ldr	r2, [r7, #16]
 80069ae:	440a      	add	r2, r1
 80069b0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80069b4:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80069b8:	60d3      	str	r3, [r2, #12]
      break;
 80069ba:	e040      	b.n	8006a3e <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80069bc:	78fb      	ldrb	r3, [r7, #3]
 80069be:	015a      	lsls	r2, r3, #5
 80069c0:	693b      	ldr	r3, [r7, #16]
 80069c2:	4413      	add	r3, r2
 80069c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80069c8:	461a      	mov	r2, r3
 80069ca:	f240 639d 	movw	r3, #1693	@ 0x69d
 80069ce:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80069d0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	da34      	bge.n	8006a42 <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80069d8:	78fb      	ldrb	r3, [r7, #3]
 80069da:	015a      	lsls	r2, r3, #5
 80069dc:	693b      	ldr	r3, [r7, #16]
 80069de:	4413      	add	r3, r2
 80069e0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80069e4:	68db      	ldr	r3, [r3, #12]
 80069e6:	78fa      	ldrb	r2, [r7, #3]
 80069e8:	0151      	lsls	r1, r2, #5
 80069ea:	693a      	ldr	r2, [r7, #16]
 80069ec:	440a      	add	r2, r1
 80069ee:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80069f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80069f6:	60d3      	str	r3, [r2, #12]
      }

      break;
 80069f8:	e023      	b.n	8006a42 <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80069fa:	78fb      	ldrb	r3, [r7, #3]
 80069fc:	015a      	lsls	r2, r3, #5
 80069fe:	693b      	ldr	r3, [r7, #16]
 8006a00:	4413      	add	r3, r2
 8006a02:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006a06:	461a      	mov	r2, r3
 8006a08:	f240 2325 	movw	r3, #549	@ 0x225
 8006a0c:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8006a0e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	da17      	bge.n	8006a46 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8006a16:	78fb      	ldrb	r3, [r7, #3]
 8006a18:	015a      	lsls	r2, r3, #5
 8006a1a:	693b      	ldr	r3, [r7, #16]
 8006a1c:	4413      	add	r3, r2
 8006a1e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006a22:	68db      	ldr	r3, [r3, #12]
 8006a24:	78fa      	ldrb	r2, [r7, #3]
 8006a26:	0151      	lsls	r1, r2, #5
 8006a28:	693a      	ldr	r2, [r7, #16]
 8006a2a:	440a      	add	r2, r1
 8006a2c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006a30:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8006a34:	60d3      	str	r3, [r2, #12]
      }
      break;
 8006a36:	e006      	b.n	8006a46 <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 8006a38:	2301      	movs	r3, #1
 8006a3a:	77fb      	strb	r3, [r7, #31]
      break;
 8006a3c:	e004      	b.n	8006a48 <USB_HC_Init+0x148>
      break;
 8006a3e:	bf00      	nop
 8006a40:	e002      	b.n	8006a48 <USB_HC_Init+0x148>
      break;
 8006a42:	bf00      	nop
 8006a44:	e000      	b.n	8006a48 <USB_HC_Init+0x148>
      break;
 8006a46:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8006a48:	78fb      	ldrb	r3, [r7, #3]
 8006a4a:	015a      	lsls	r2, r3, #5
 8006a4c:	693b      	ldr	r3, [r7, #16]
 8006a4e:	4413      	add	r3, r2
 8006a50:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006a54:	461a      	mov	r2, r3
 8006a56:	2300      	movs	r3, #0
 8006a58:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8006a5a:	78fb      	ldrb	r3, [r7, #3]
 8006a5c:	015a      	lsls	r2, r3, #5
 8006a5e:	693b      	ldr	r3, [r7, #16]
 8006a60:	4413      	add	r3, r2
 8006a62:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006a66:	68db      	ldr	r3, [r3, #12]
 8006a68:	78fa      	ldrb	r2, [r7, #3]
 8006a6a:	0151      	lsls	r1, r2, #5
 8006a6c:	693a      	ldr	r2, [r7, #16]
 8006a6e:	440a      	add	r2, r1
 8006a70:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006a74:	f043 0302 	orr.w	r3, r3, #2
 8006a78:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8006a7a:	693b      	ldr	r3, [r7, #16]
 8006a7c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006a80:	699a      	ldr	r2, [r3, #24]
 8006a82:	78fb      	ldrb	r3, [r7, #3]
 8006a84:	f003 030f 	and.w	r3, r3, #15
 8006a88:	2101      	movs	r1, #1
 8006a8a:	fa01 f303 	lsl.w	r3, r1, r3
 8006a8e:	6939      	ldr	r1, [r7, #16]
 8006a90:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8006a94:	4313      	orrs	r3, r2
 8006a96:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	699b      	ldr	r3, [r3, #24]
 8006a9c:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8006aa4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	da03      	bge.n	8006ab4 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8006aac:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006ab0:	61bb      	str	r3, [r7, #24]
 8006ab2:	e001      	b.n	8006ab8 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 8006ab4:	2300      	movs	r3, #0
 8006ab6:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8006ab8:	6878      	ldr	r0, [r7, #4]
 8006aba:	f7ff fef9 	bl	80068b0 <USB_GetHostSpeed>
 8006abe:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8006ac0:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006ac4:	2b02      	cmp	r3, #2
 8006ac6:	d106      	bne.n	8006ad6 <USB_HC_Init+0x1d6>
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	2b02      	cmp	r3, #2
 8006acc:	d003      	beq.n	8006ad6 <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8006ace:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8006ad2:	617b      	str	r3, [r7, #20]
 8006ad4:	e001      	b.n	8006ada <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8006ad6:	2300      	movs	r3, #0
 8006ad8:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006ada:	787b      	ldrb	r3, [r7, #1]
 8006adc:	059b      	lsls	r3, r3, #22
 8006ade:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8006ae2:	78bb      	ldrb	r3, [r7, #2]
 8006ae4:	02db      	lsls	r3, r3, #11
 8006ae6:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006aea:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8006aec:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8006af0:	049b      	lsls	r3, r3, #18
 8006af2:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8006af6:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 8006af8:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8006afa:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8006afe:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8006b00:	69bb      	ldr	r3, [r7, #24]
 8006b02:	431a      	orrs	r2, r3
 8006b04:	697b      	ldr	r3, [r7, #20]
 8006b06:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006b08:	78fa      	ldrb	r2, [r7, #3]
 8006b0a:	0151      	lsls	r1, r2, #5
 8006b0c:	693a      	ldr	r2, [r7, #16]
 8006b0e:	440a      	add	r2, r1
 8006b10:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8006b14:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006b18:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8006b1a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8006b1e:	2b03      	cmp	r3, #3
 8006b20:	d003      	beq.n	8006b2a <USB_HC_Init+0x22a>
 8006b22:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8006b26:	2b01      	cmp	r3, #1
 8006b28:	d10f      	bne.n	8006b4a <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8006b2a:	78fb      	ldrb	r3, [r7, #3]
 8006b2c:	015a      	lsls	r2, r3, #5
 8006b2e:	693b      	ldr	r3, [r7, #16]
 8006b30:	4413      	add	r3, r2
 8006b32:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	78fa      	ldrb	r2, [r7, #3]
 8006b3a:	0151      	lsls	r1, r2, #5
 8006b3c:	693a      	ldr	r2, [r7, #16]
 8006b3e:	440a      	add	r2, r1
 8006b40:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006b44:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006b48:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8006b4a:	7ffb      	ldrb	r3, [r7, #31]
}
 8006b4c:	4618      	mov	r0, r3
 8006b4e:	3720      	adds	r7, #32
 8006b50:	46bd      	mov	sp, r7
 8006b52:	bd80      	pop	{r7, pc}
 8006b54:	40040000 	.word	0x40040000

08006b58 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8006b58:	b580      	push	{r7, lr}
 8006b5a:	b08c      	sub	sp, #48	@ 0x30
 8006b5c:	af02      	add	r7, sp, #8
 8006b5e:	60f8      	str	r0, [r7, #12]
 8006b60:	60b9      	str	r1, [r7, #8]
 8006b62:	4613      	mov	r3, r2
 8006b64:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8006b6a:	68bb      	ldr	r3, [r7, #8]
 8006b6c:	785b      	ldrb	r3, [r3, #1]
 8006b6e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8006b70:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006b74:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	4a5d      	ldr	r2, [pc, #372]	@ (8006cf0 <USB_HC_StartXfer+0x198>)
 8006b7a:	4293      	cmp	r3, r2
 8006b7c:	d12f      	bne.n	8006bde <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 8006b7e:	79fb      	ldrb	r3, [r7, #7]
 8006b80:	2b01      	cmp	r3, #1
 8006b82:	d11c      	bne.n	8006bbe <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 8006b84:	68bb      	ldr	r3, [r7, #8]
 8006b86:	7c9b      	ldrb	r3, [r3, #18]
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d003      	beq.n	8006b94 <USB_HC_StartXfer+0x3c>
 8006b8c:	68bb      	ldr	r3, [r7, #8]
 8006b8e:	7c9b      	ldrb	r3, [r3, #18]
 8006b90:	2b02      	cmp	r3, #2
 8006b92:	d124      	bne.n	8006bde <USB_HC_StartXfer+0x86>
 8006b94:	68bb      	ldr	r3, [r7, #8]
 8006b96:	799b      	ldrb	r3, [r3, #6]
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d120      	bne.n	8006bde <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8006b9c:	69fb      	ldr	r3, [r7, #28]
 8006b9e:	015a      	lsls	r2, r3, #5
 8006ba0:	6a3b      	ldr	r3, [r7, #32]
 8006ba2:	4413      	add	r3, r2
 8006ba4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006ba8:	68db      	ldr	r3, [r3, #12]
 8006baa:	69fa      	ldr	r2, [r7, #28]
 8006bac:	0151      	lsls	r1, r2, #5
 8006bae:	6a3a      	ldr	r2, [r7, #32]
 8006bb0:	440a      	add	r2, r1
 8006bb2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006bb6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006bba:	60d3      	str	r3, [r2, #12]
 8006bbc:	e00f      	b.n	8006bde <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 8006bbe:	68bb      	ldr	r3, [r7, #8]
 8006bc0:	791b      	ldrb	r3, [r3, #4]
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d10b      	bne.n	8006bde <USB_HC_StartXfer+0x86>
 8006bc6:	68bb      	ldr	r3, [r7, #8]
 8006bc8:	795b      	ldrb	r3, [r3, #5]
 8006bca:	2b01      	cmp	r3, #1
 8006bcc:	d107      	bne.n	8006bde <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 8006bce:	68bb      	ldr	r3, [r7, #8]
 8006bd0:	785b      	ldrb	r3, [r3, #1]
 8006bd2:	4619      	mov	r1, r3
 8006bd4:	68f8      	ldr	r0, [r7, #12]
 8006bd6:	f000 fb6b 	bl	80072b0 <USB_DoPing>
        return HAL_OK;
 8006bda:	2300      	movs	r3, #0
 8006bdc:	e232      	b.n	8007044 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 8006bde:	68bb      	ldr	r3, [r7, #8]
 8006be0:	799b      	ldrb	r3, [r3, #6]
 8006be2:	2b01      	cmp	r3, #1
 8006be4:	d158      	bne.n	8006c98 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 8006be6:	2301      	movs	r3, #1
 8006be8:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 8006bea:	68bb      	ldr	r3, [r7, #8]
 8006bec:	78db      	ldrb	r3, [r3, #3]
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d007      	beq.n	8006c02 <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006bf2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006bf4:	68ba      	ldr	r2, [r7, #8]
 8006bf6:	8a92      	ldrh	r2, [r2, #20]
 8006bf8:	fb03 f202 	mul.w	r2, r3, r2
 8006bfc:	68bb      	ldr	r3, [r7, #8]
 8006bfe:	61da      	str	r2, [r3, #28]
 8006c00:	e07c      	b.n	8006cfc <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 8006c02:	68bb      	ldr	r3, [r7, #8]
 8006c04:	7c9b      	ldrb	r3, [r3, #18]
 8006c06:	2b01      	cmp	r3, #1
 8006c08:	d130      	bne.n	8006c6c <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 8006c0a:	68bb      	ldr	r3, [r7, #8]
 8006c0c:	6a1b      	ldr	r3, [r3, #32]
 8006c0e:	2bbc      	cmp	r3, #188	@ 0xbc
 8006c10:	d918      	bls.n	8006c44 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 8006c12:	68bb      	ldr	r3, [r7, #8]
 8006c14:	8a9b      	ldrh	r3, [r3, #20]
 8006c16:	461a      	mov	r2, r3
 8006c18:	68bb      	ldr	r3, [r7, #8]
 8006c1a:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8006c1c:	68bb      	ldr	r3, [r7, #8]
 8006c1e:	69da      	ldr	r2, [r3, #28]
 8006c20:	68bb      	ldr	r3, [r7, #8]
 8006c22:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8006c24:	68bb      	ldr	r3, [r7, #8]
 8006c26:	68db      	ldr	r3, [r3, #12]
 8006c28:	2b01      	cmp	r3, #1
 8006c2a:	d003      	beq.n	8006c34 <USB_HC_StartXfer+0xdc>
 8006c2c:	68bb      	ldr	r3, [r7, #8]
 8006c2e:	68db      	ldr	r3, [r3, #12]
 8006c30:	2b02      	cmp	r3, #2
 8006c32:	d103      	bne.n	8006c3c <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8006c34:	68bb      	ldr	r3, [r7, #8]
 8006c36:	2202      	movs	r2, #2
 8006c38:	60da      	str	r2, [r3, #12]
 8006c3a:	e05f      	b.n	8006cfc <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8006c3c:	68bb      	ldr	r3, [r7, #8]
 8006c3e:	2201      	movs	r2, #1
 8006c40:	60da      	str	r2, [r3, #12]
 8006c42:	e05b      	b.n	8006cfc <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8006c44:	68bb      	ldr	r3, [r7, #8]
 8006c46:	6a1a      	ldr	r2, [r3, #32]
 8006c48:	68bb      	ldr	r3, [r7, #8]
 8006c4a:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8006c4c:	68bb      	ldr	r3, [r7, #8]
 8006c4e:	68db      	ldr	r3, [r3, #12]
 8006c50:	2b01      	cmp	r3, #1
 8006c52:	d007      	beq.n	8006c64 <USB_HC_StartXfer+0x10c>
 8006c54:	68bb      	ldr	r3, [r7, #8]
 8006c56:	68db      	ldr	r3, [r3, #12]
 8006c58:	2b02      	cmp	r3, #2
 8006c5a:	d003      	beq.n	8006c64 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8006c5c:	68bb      	ldr	r3, [r7, #8]
 8006c5e:	2204      	movs	r2, #4
 8006c60:	60da      	str	r2, [r3, #12]
 8006c62:	e04b      	b.n	8006cfc <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8006c64:	68bb      	ldr	r3, [r7, #8]
 8006c66:	2203      	movs	r2, #3
 8006c68:	60da      	str	r2, [r3, #12]
 8006c6a:	e047      	b.n	8006cfc <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8006c6c:	79fb      	ldrb	r3, [r7, #7]
 8006c6e:	2b01      	cmp	r3, #1
 8006c70:	d10d      	bne.n	8006c8e <USB_HC_StartXfer+0x136>
 8006c72:	68bb      	ldr	r3, [r7, #8]
 8006c74:	6a1b      	ldr	r3, [r3, #32]
 8006c76:	68ba      	ldr	r2, [r7, #8]
 8006c78:	8a92      	ldrh	r2, [r2, #20]
 8006c7a:	4293      	cmp	r3, r2
 8006c7c:	d907      	bls.n	8006c8e <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006c7e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006c80:	68ba      	ldr	r2, [r7, #8]
 8006c82:	8a92      	ldrh	r2, [r2, #20]
 8006c84:	fb03 f202 	mul.w	r2, r3, r2
 8006c88:	68bb      	ldr	r3, [r7, #8]
 8006c8a:	61da      	str	r2, [r3, #28]
 8006c8c:	e036      	b.n	8006cfc <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8006c8e:	68bb      	ldr	r3, [r7, #8]
 8006c90:	6a1a      	ldr	r2, [r3, #32]
 8006c92:	68bb      	ldr	r3, [r7, #8]
 8006c94:	61da      	str	r2, [r3, #28]
 8006c96:	e031      	b.n	8006cfc <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8006c98:	68bb      	ldr	r3, [r7, #8]
 8006c9a:	6a1b      	ldr	r3, [r3, #32]
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d018      	beq.n	8006cd2 <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8006ca0:	68bb      	ldr	r3, [r7, #8]
 8006ca2:	6a1b      	ldr	r3, [r3, #32]
 8006ca4:	68ba      	ldr	r2, [r7, #8]
 8006ca6:	8a92      	ldrh	r2, [r2, #20]
 8006ca8:	4413      	add	r3, r2
 8006caa:	3b01      	subs	r3, #1
 8006cac:	68ba      	ldr	r2, [r7, #8]
 8006cae:	8a92      	ldrh	r2, [r2, #20]
 8006cb0:	fbb3 f3f2 	udiv	r3, r3, r2
 8006cb4:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 8006cb6:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8006cb8:	8b7b      	ldrh	r3, [r7, #26]
 8006cba:	429a      	cmp	r2, r3
 8006cbc:	d90b      	bls.n	8006cd6 <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 8006cbe:	8b7b      	ldrh	r3, [r7, #26]
 8006cc0:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006cc2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006cc4:	68ba      	ldr	r2, [r7, #8]
 8006cc6:	8a92      	ldrh	r2, [r2, #20]
 8006cc8:	fb03 f202 	mul.w	r2, r3, r2
 8006ccc:	68bb      	ldr	r3, [r7, #8]
 8006cce:	61da      	str	r2, [r3, #28]
 8006cd0:	e001      	b.n	8006cd6 <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 8006cd2:	2301      	movs	r3, #1
 8006cd4:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 8006cd6:	68bb      	ldr	r3, [r7, #8]
 8006cd8:	78db      	ldrb	r3, [r3, #3]
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d00a      	beq.n	8006cf4 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006cde:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006ce0:	68ba      	ldr	r2, [r7, #8]
 8006ce2:	8a92      	ldrh	r2, [r2, #20]
 8006ce4:	fb03 f202 	mul.w	r2, r3, r2
 8006ce8:	68bb      	ldr	r3, [r7, #8]
 8006cea:	61da      	str	r2, [r3, #28]
 8006cec:	e006      	b.n	8006cfc <USB_HC_StartXfer+0x1a4>
 8006cee:	bf00      	nop
 8006cf0:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 8006cf4:	68bb      	ldr	r3, [r7, #8]
 8006cf6:	6a1a      	ldr	r2, [r3, #32]
 8006cf8:	68bb      	ldr	r3, [r7, #8]
 8006cfa:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006cfc:	68bb      	ldr	r3, [r7, #8]
 8006cfe:	69db      	ldr	r3, [r3, #28]
 8006d00:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8006d04:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006d06:	04d9      	lsls	r1, r3, #19
 8006d08:	4ba3      	ldr	r3, [pc, #652]	@ (8006f98 <USB_HC_StartXfer+0x440>)
 8006d0a:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006d0c:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8006d0e:	68bb      	ldr	r3, [r7, #8]
 8006d10:	7d9b      	ldrb	r3, [r3, #22]
 8006d12:	075b      	lsls	r3, r3, #29
 8006d14:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006d18:	69f9      	ldr	r1, [r7, #28]
 8006d1a:	0148      	lsls	r0, r1, #5
 8006d1c:	6a39      	ldr	r1, [r7, #32]
 8006d1e:	4401      	add	r1, r0
 8006d20:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8006d24:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006d26:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8006d28:	79fb      	ldrb	r3, [r7, #7]
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d009      	beq.n	8006d42 <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8006d2e:	68bb      	ldr	r3, [r7, #8]
 8006d30:	6999      	ldr	r1, [r3, #24]
 8006d32:	69fb      	ldr	r3, [r7, #28]
 8006d34:	015a      	lsls	r2, r3, #5
 8006d36:	6a3b      	ldr	r3, [r7, #32]
 8006d38:	4413      	add	r3, r2
 8006d3a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006d3e:	460a      	mov	r2, r1
 8006d40:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8006d42:	6a3b      	ldr	r3, [r7, #32]
 8006d44:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006d48:	689b      	ldr	r3, [r3, #8]
 8006d4a:	f003 0301 	and.w	r3, r3, #1
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	bf0c      	ite	eq
 8006d52:	2301      	moveq	r3, #1
 8006d54:	2300      	movne	r3, #0
 8006d56:	b2db      	uxtb	r3, r3
 8006d58:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8006d5a:	69fb      	ldr	r3, [r7, #28]
 8006d5c:	015a      	lsls	r2, r3, #5
 8006d5e:	6a3b      	ldr	r3, [r7, #32]
 8006d60:	4413      	add	r3, r2
 8006d62:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	69fa      	ldr	r2, [r7, #28]
 8006d6a:	0151      	lsls	r1, r2, #5
 8006d6c:	6a3a      	ldr	r2, [r7, #32]
 8006d6e:	440a      	add	r2, r1
 8006d70:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006d74:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006d78:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8006d7a:	69fb      	ldr	r3, [r7, #28]
 8006d7c:	015a      	lsls	r2, r3, #5
 8006d7e:	6a3b      	ldr	r3, [r7, #32]
 8006d80:	4413      	add	r3, r2
 8006d82:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006d86:	681a      	ldr	r2, [r3, #0]
 8006d88:	7e7b      	ldrb	r3, [r7, #25]
 8006d8a:	075b      	lsls	r3, r3, #29
 8006d8c:	69f9      	ldr	r1, [r7, #28]
 8006d8e:	0148      	lsls	r0, r1, #5
 8006d90:	6a39      	ldr	r1, [r7, #32]
 8006d92:	4401      	add	r1, r0
 8006d94:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8006d98:	4313      	orrs	r3, r2
 8006d9a:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8006d9c:	68bb      	ldr	r3, [r7, #8]
 8006d9e:	799b      	ldrb	r3, [r3, #6]
 8006da0:	2b01      	cmp	r3, #1
 8006da2:	f040 80c3 	bne.w	8006f2c <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8006da6:	68bb      	ldr	r3, [r7, #8]
 8006da8:	7c5b      	ldrb	r3, [r3, #17]
 8006daa:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8006dac:	68ba      	ldr	r2, [r7, #8]
 8006dae:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8006db0:	4313      	orrs	r3, r2
 8006db2:	69fa      	ldr	r2, [r7, #28]
 8006db4:	0151      	lsls	r1, r2, #5
 8006db6:	6a3a      	ldr	r2, [r7, #32]
 8006db8:	440a      	add	r2, r1
 8006dba:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8006dbe:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8006dc2:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8006dc4:	69fb      	ldr	r3, [r7, #28]
 8006dc6:	015a      	lsls	r2, r3, #5
 8006dc8:	6a3b      	ldr	r3, [r7, #32]
 8006dca:	4413      	add	r3, r2
 8006dcc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006dd0:	68db      	ldr	r3, [r3, #12]
 8006dd2:	69fa      	ldr	r2, [r7, #28]
 8006dd4:	0151      	lsls	r1, r2, #5
 8006dd6:	6a3a      	ldr	r2, [r7, #32]
 8006dd8:	440a      	add	r2, r1
 8006dda:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006dde:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8006de2:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 8006de4:	68bb      	ldr	r3, [r7, #8]
 8006de6:	79db      	ldrb	r3, [r3, #7]
 8006de8:	2b01      	cmp	r3, #1
 8006dea:	d123      	bne.n	8006e34 <USB_HC_StartXfer+0x2dc>
 8006dec:	68bb      	ldr	r3, [r7, #8]
 8006dee:	78db      	ldrb	r3, [r3, #3]
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d11f      	bne.n	8006e34 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8006df4:	69fb      	ldr	r3, [r7, #28]
 8006df6:	015a      	lsls	r2, r3, #5
 8006df8:	6a3b      	ldr	r3, [r7, #32]
 8006dfa:	4413      	add	r3, r2
 8006dfc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006e00:	685b      	ldr	r3, [r3, #4]
 8006e02:	69fa      	ldr	r2, [r7, #28]
 8006e04:	0151      	lsls	r1, r2, #5
 8006e06:	6a3a      	ldr	r2, [r7, #32]
 8006e08:	440a      	add	r2, r1
 8006e0a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006e0e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006e12:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8006e14:	69fb      	ldr	r3, [r7, #28]
 8006e16:	015a      	lsls	r2, r3, #5
 8006e18:	6a3b      	ldr	r3, [r7, #32]
 8006e1a:	4413      	add	r3, r2
 8006e1c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006e20:	68db      	ldr	r3, [r3, #12]
 8006e22:	69fa      	ldr	r2, [r7, #28]
 8006e24:	0151      	lsls	r1, r2, #5
 8006e26:	6a3a      	ldr	r2, [r7, #32]
 8006e28:	440a      	add	r2, r1
 8006e2a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006e2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006e32:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8006e34:	68bb      	ldr	r3, [r7, #8]
 8006e36:	7c9b      	ldrb	r3, [r3, #18]
 8006e38:	2b01      	cmp	r3, #1
 8006e3a:	d003      	beq.n	8006e44 <USB_HC_StartXfer+0x2ec>
 8006e3c:	68bb      	ldr	r3, [r7, #8]
 8006e3e:	7c9b      	ldrb	r3, [r3, #18]
 8006e40:	2b03      	cmp	r3, #3
 8006e42:	d117      	bne.n	8006e74 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8006e44:	68bb      	ldr	r3, [r7, #8]
 8006e46:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8006e48:	2b01      	cmp	r3, #1
 8006e4a:	d113      	bne.n	8006e74 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8006e4c:	68bb      	ldr	r3, [r7, #8]
 8006e4e:	78db      	ldrb	r3, [r3, #3]
 8006e50:	2b01      	cmp	r3, #1
 8006e52:	d10f      	bne.n	8006e74 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8006e54:	69fb      	ldr	r3, [r7, #28]
 8006e56:	015a      	lsls	r2, r3, #5
 8006e58:	6a3b      	ldr	r3, [r7, #32]
 8006e5a:	4413      	add	r3, r2
 8006e5c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006e60:	685b      	ldr	r3, [r3, #4]
 8006e62:	69fa      	ldr	r2, [r7, #28]
 8006e64:	0151      	lsls	r1, r2, #5
 8006e66:	6a3a      	ldr	r2, [r7, #32]
 8006e68:	440a      	add	r2, r1
 8006e6a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006e6e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006e72:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 8006e74:	68bb      	ldr	r3, [r7, #8]
 8006e76:	7c9b      	ldrb	r3, [r3, #18]
 8006e78:	2b01      	cmp	r3, #1
 8006e7a:	d162      	bne.n	8006f42 <USB_HC_StartXfer+0x3ea>
 8006e7c:	68bb      	ldr	r3, [r7, #8]
 8006e7e:	78db      	ldrb	r3, [r3, #3]
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d15e      	bne.n	8006f42 <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 8006e84:	68bb      	ldr	r3, [r7, #8]
 8006e86:	68db      	ldr	r3, [r3, #12]
 8006e88:	3b01      	subs	r3, #1
 8006e8a:	2b03      	cmp	r3, #3
 8006e8c:	d858      	bhi.n	8006f40 <USB_HC_StartXfer+0x3e8>
 8006e8e:	a201      	add	r2, pc, #4	@ (adr r2, 8006e94 <USB_HC_StartXfer+0x33c>)
 8006e90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e94:	08006ea5 	.word	0x08006ea5
 8006e98:	08006ec7 	.word	0x08006ec7
 8006e9c:	08006ee9 	.word	0x08006ee9
 8006ea0:	08006f0b 	.word	0x08006f0b
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 8006ea4:	69fb      	ldr	r3, [r7, #28]
 8006ea6:	015a      	lsls	r2, r3, #5
 8006ea8:	6a3b      	ldr	r3, [r7, #32]
 8006eaa:	4413      	add	r3, r2
 8006eac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006eb0:	685b      	ldr	r3, [r3, #4]
 8006eb2:	69fa      	ldr	r2, [r7, #28]
 8006eb4:	0151      	lsls	r1, r2, #5
 8006eb6:	6a3a      	ldr	r2, [r7, #32]
 8006eb8:	440a      	add	r2, r1
 8006eba:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006ebe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006ec2:	6053      	str	r3, [r2, #4]
          break;
 8006ec4:	e03d      	b.n	8006f42 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 8006ec6:	69fb      	ldr	r3, [r7, #28]
 8006ec8:	015a      	lsls	r2, r3, #5
 8006eca:	6a3b      	ldr	r3, [r7, #32]
 8006ecc:	4413      	add	r3, r2
 8006ece:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006ed2:	685b      	ldr	r3, [r3, #4]
 8006ed4:	69fa      	ldr	r2, [r7, #28]
 8006ed6:	0151      	lsls	r1, r2, #5
 8006ed8:	6a3a      	ldr	r2, [r7, #32]
 8006eda:	440a      	add	r2, r1
 8006edc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006ee0:	f043 030e 	orr.w	r3, r3, #14
 8006ee4:	6053      	str	r3, [r2, #4]
          break;
 8006ee6:	e02c      	b.n	8006f42 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 8006ee8:	69fb      	ldr	r3, [r7, #28]
 8006eea:	015a      	lsls	r2, r3, #5
 8006eec:	6a3b      	ldr	r3, [r7, #32]
 8006eee:	4413      	add	r3, r2
 8006ef0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006ef4:	685b      	ldr	r3, [r3, #4]
 8006ef6:	69fa      	ldr	r2, [r7, #28]
 8006ef8:	0151      	lsls	r1, r2, #5
 8006efa:	6a3a      	ldr	r2, [r7, #32]
 8006efc:	440a      	add	r2, r1
 8006efe:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006f02:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006f06:	6053      	str	r3, [r2, #4]
          break;
 8006f08:	e01b      	b.n	8006f42 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 8006f0a:	69fb      	ldr	r3, [r7, #28]
 8006f0c:	015a      	lsls	r2, r3, #5
 8006f0e:	6a3b      	ldr	r3, [r7, #32]
 8006f10:	4413      	add	r3, r2
 8006f12:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006f16:	685b      	ldr	r3, [r3, #4]
 8006f18:	69fa      	ldr	r2, [r7, #28]
 8006f1a:	0151      	lsls	r1, r2, #5
 8006f1c:	6a3a      	ldr	r2, [r7, #32]
 8006f1e:	440a      	add	r2, r1
 8006f20:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006f24:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006f28:	6053      	str	r3, [r2, #4]
          break;
 8006f2a:	e00a      	b.n	8006f42 <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8006f2c:	69fb      	ldr	r3, [r7, #28]
 8006f2e:	015a      	lsls	r2, r3, #5
 8006f30:	6a3b      	ldr	r3, [r7, #32]
 8006f32:	4413      	add	r3, r2
 8006f34:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006f38:	461a      	mov	r2, r3
 8006f3a:	2300      	movs	r3, #0
 8006f3c:	6053      	str	r3, [r2, #4]
 8006f3e:	e000      	b.n	8006f42 <USB_HC_StartXfer+0x3ea>
          break;
 8006f40:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8006f42:	69fb      	ldr	r3, [r7, #28]
 8006f44:	015a      	lsls	r2, r3, #5
 8006f46:	6a3b      	ldr	r3, [r7, #32]
 8006f48:	4413      	add	r3, r2
 8006f4a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006f52:	693b      	ldr	r3, [r7, #16]
 8006f54:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006f58:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8006f5a:	68bb      	ldr	r3, [r7, #8]
 8006f5c:	78db      	ldrb	r3, [r3, #3]
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d004      	beq.n	8006f6c <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8006f62:	693b      	ldr	r3, [r7, #16]
 8006f64:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006f68:	613b      	str	r3, [r7, #16]
 8006f6a:	e003      	b.n	8006f74 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8006f6c:	693b      	ldr	r3, [r7, #16]
 8006f6e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006f72:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006f74:	693b      	ldr	r3, [r7, #16]
 8006f76:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006f7a:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8006f7c:	69fb      	ldr	r3, [r7, #28]
 8006f7e:	015a      	lsls	r2, r3, #5
 8006f80:	6a3b      	ldr	r3, [r7, #32]
 8006f82:	4413      	add	r3, r2
 8006f84:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006f88:	461a      	mov	r2, r3
 8006f8a:	693b      	ldr	r3, [r7, #16]
 8006f8c:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8006f8e:	79fb      	ldrb	r3, [r7, #7]
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d003      	beq.n	8006f9c <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 8006f94:	2300      	movs	r3, #0
 8006f96:	e055      	b.n	8007044 <USB_HC_StartXfer+0x4ec>
 8006f98:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8006f9c:	68bb      	ldr	r3, [r7, #8]
 8006f9e:	78db      	ldrb	r3, [r3, #3]
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d14e      	bne.n	8007042 <USB_HC_StartXfer+0x4ea>
 8006fa4:	68bb      	ldr	r3, [r7, #8]
 8006fa6:	6a1b      	ldr	r3, [r3, #32]
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d04a      	beq.n	8007042 <USB_HC_StartXfer+0x4ea>
 8006fac:	68bb      	ldr	r3, [r7, #8]
 8006fae:	79db      	ldrb	r3, [r3, #7]
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d146      	bne.n	8007042 <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 8006fb4:	68bb      	ldr	r3, [r7, #8]
 8006fb6:	7c9b      	ldrb	r3, [r3, #18]
 8006fb8:	2b03      	cmp	r3, #3
 8006fba:	d831      	bhi.n	8007020 <USB_HC_StartXfer+0x4c8>
 8006fbc:	a201      	add	r2, pc, #4	@ (adr r2, 8006fc4 <USB_HC_StartXfer+0x46c>)
 8006fbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fc2:	bf00      	nop
 8006fc4:	08006fd5 	.word	0x08006fd5
 8006fc8:	08006ff9 	.word	0x08006ff9
 8006fcc:	08006fd5 	.word	0x08006fd5
 8006fd0:	08006ff9 	.word	0x08006ff9
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8006fd4:	68bb      	ldr	r3, [r7, #8]
 8006fd6:	6a1b      	ldr	r3, [r3, #32]
 8006fd8:	3303      	adds	r3, #3
 8006fda:	089b      	lsrs	r3, r3, #2
 8006fdc:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8006fde:	8afa      	ldrh	r2, [r7, #22]
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fe4:	b29b      	uxth	r3, r3
 8006fe6:	429a      	cmp	r2, r3
 8006fe8:	d91c      	bls.n	8007024 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	699b      	ldr	r3, [r3, #24]
 8006fee:	f043 0220 	orr.w	r2, r3, #32
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	619a      	str	r2, [r3, #24]
        }
        break;
 8006ff6:	e015      	b.n	8007024 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8006ff8:	68bb      	ldr	r3, [r7, #8]
 8006ffa:	6a1b      	ldr	r3, [r3, #32]
 8006ffc:	3303      	adds	r3, #3
 8006ffe:	089b      	lsrs	r3, r3, #2
 8007000:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8007002:	8afa      	ldrh	r2, [r7, #22]
 8007004:	6a3b      	ldr	r3, [r7, #32]
 8007006:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800700a:	691b      	ldr	r3, [r3, #16]
 800700c:	b29b      	uxth	r3, r3
 800700e:	429a      	cmp	r2, r3
 8007010:	d90a      	bls.n	8007028 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	699b      	ldr	r3, [r3, #24]
 8007016:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	619a      	str	r2, [r3, #24]
        }
        break;
 800701e:	e003      	b.n	8007028 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 8007020:	bf00      	nop
 8007022:	e002      	b.n	800702a <USB_HC_StartXfer+0x4d2>
        break;
 8007024:	bf00      	nop
 8007026:	e000      	b.n	800702a <USB_HC_StartXfer+0x4d2>
        break;
 8007028:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800702a:	68bb      	ldr	r3, [r7, #8]
 800702c:	6999      	ldr	r1, [r3, #24]
 800702e:	68bb      	ldr	r3, [r7, #8]
 8007030:	785a      	ldrb	r2, [r3, #1]
 8007032:	68bb      	ldr	r3, [r7, #8]
 8007034:	6a1b      	ldr	r3, [r3, #32]
 8007036:	b29b      	uxth	r3, r3
 8007038:	2000      	movs	r0, #0
 800703a:	9000      	str	r0, [sp, #0]
 800703c:	68f8      	ldr	r0, [r7, #12]
 800703e:	f7ff f9c9 	bl	80063d4 <USB_WritePacket>
  }

  return HAL_OK;
 8007042:	2300      	movs	r3, #0
}
 8007044:	4618      	mov	r0, r3
 8007046:	3728      	adds	r7, #40	@ 0x28
 8007048:	46bd      	mov	sp, r7
 800704a:	bd80      	pop	{r7, pc}

0800704c <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800704c:	b480      	push	{r7}
 800704e:	b085      	sub	sp, #20
 8007050:	af00      	add	r7, sp, #0
 8007052:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800705e:	695b      	ldr	r3, [r3, #20]
 8007060:	b29b      	uxth	r3, r3
}
 8007062:	4618      	mov	r0, r3
 8007064:	3714      	adds	r7, #20
 8007066:	46bd      	mov	sp, r7
 8007068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800706c:	4770      	bx	lr

0800706e <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800706e:	b480      	push	{r7}
 8007070:	b089      	sub	sp, #36	@ 0x24
 8007072:	af00      	add	r7, sp, #0
 8007074:	6078      	str	r0, [r7, #4]
 8007076:	460b      	mov	r3, r1
 8007078:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 800707e:	78fb      	ldrb	r3, [r7, #3]
 8007080:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8007082:	2300      	movs	r3, #0
 8007084:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8007086:	69bb      	ldr	r3, [r7, #24]
 8007088:	015a      	lsls	r2, r3, #5
 800708a:	69fb      	ldr	r3, [r7, #28]
 800708c:	4413      	add	r3, r2
 800708e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	0c9b      	lsrs	r3, r3, #18
 8007096:	f003 0303 	and.w	r3, r3, #3
 800709a:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800709c:	69bb      	ldr	r3, [r7, #24]
 800709e:	015a      	lsls	r2, r3, #5
 80070a0:	69fb      	ldr	r3, [r7, #28]
 80070a2:	4413      	add	r3, r2
 80070a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	0fdb      	lsrs	r3, r3, #31
 80070ac:	f003 0301 	and.w	r3, r3, #1
 80070b0:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 80070b2:	69bb      	ldr	r3, [r7, #24]
 80070b4:	015a      	lsls	r2, r3, #5
 80070b6:	69fb      	ldr	r3, [r7, #28]
 80070b8:	4413      	add	r3, r2
 80070ba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80070be:	685b      	ldr	r3, [r3, #4]
 80070c0:	0fdb      	lsrs	r3, r3, #31
 80070c2:	f003 0301 	and.w	r3, r3, #1
 80070c6:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	689b      	ldr	r3, [r3, #8]
 80070cc:	f003 0320 	and.w	r3, r3, #32
 80070d0:	2b20      	cmp	r3, #32
 80070d2:	d10d      	bne.n	80070f0 <USB_HC_Halt+0x82>
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d10a      	bne.n	80070f0 <USB_HC_Halt+0x82>
 80070da:	693b      	ldr	r3, [r7, #16]
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d005      	beq.n	80070ec <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 80070e0:	697b      	ldr	r3, [r7, #20]
 80070e2:	2b01      	cmp	r3, #1
 80070e4:	d002      	beq.n	80070ec <USB_HC_Halt+0x7e>
 80070e6:	697b      	ldr	r3, [r7, #20]
 80070e8:	2b03      	cmp	r3, #3
 80070ea:	d101      	bne.n	80070f0 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 80070ec:	2300      	movs	r3, #0
 80070ee:	e0d8      	b.n	80072a2 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 80070f0:	697b      	ldr	r3, [r7, #20]
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d002      	beq.n	80070fc <USB_HC_Halt+0x8e>
 80070f6:	697b      	ldr	r3, [r7, #20]
 80070f8:	2b02      	cmp	r3, #2
 80070fa:	d173      	bne.n	80071e4 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80070fc:	69bb      	ldr	r3, [r7, #24]
 80070fe:	015a      	lsls	r2, r3, #5
 8007100:	69fb      	ldr	r3, [r7, #28]
 8007102:	4413      	add	r3, r2
 8007104:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	69ba      	ldr	r2, [r7, #24]
 800710c:	0151      	lsls	r1, r2, #5
 800710e:	69fa      	ldr	r2, [r7, #28]
 8007110:	440a      	add	r2, r1
 8007112:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007116:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800711a:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	689b      	ldr	r3, [r3, #8]
 8007120:	f003 0320 	and.w	r3, r3, #32
 8007124:	2b00      	cmp	r3, #0
 8007126:	d14a      	bne.n	80071be <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800712c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007130:	2b00      	cmp	r3, #0
 8007132:	d133      	bne.n	800719c <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8007134:	69bb      	ldr	r3, [r7, #24]
 8007136:	015a      	lsls	r2, r3, #5
 8007138:	69fb      	ldr	r3, [r7, #28]
 800713a:	4413      	add	r3, r2
 800713c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	69ba      	ldr	r2, [r7, #24]
 8007144:	0151      	lsls	r1, r2, #5
 8007146:	69fa      	ldr	r2, [r7, #28]
 8007148:	440a      	add	r2, r1
 800714a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800714e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007152:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007154:	69bb      	ldr	r3, [r7, #24]
 8007156:	015a      	lsls	r2, r3, #5
 8007158:	69fb      	ldr	r3, [r7, #28]
 800715a:	4413      	add	r3, r2
 800715c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	69ba      	ldr	r2, [r7, #24]
 8007164:	0151      	lsls	r1, r2, #5
 8007166:	69fa      	ldr	r2, [r7, #28]
 8007168:	440a      	add	r2, r1
 800716a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800716e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007172:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8007174:	68bb      	ldr	r3, [r7, #8]
 8007176:	3301      	adds	r3, #1
 8007178:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 800717a:	68bb      	ldr	r3, [r7, #8]
 800717c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007180:	d82e      	bhi.n	80071e0 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007182:	69bb      	ldr	r3, [r7, #24]
 8007184:	015a      	lsls	r2, r3, #5
 8007186:	69fb      	ldr	r3, [r7, #28]
 8007188:	4413      	add	r3, r2
 800718a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007194:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007198:	d0ec      	beq.n	8007174 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800719a:	e081      	b.n	80072a0 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800719c:	69bb      	ldr	r3, [r7, #24]
 800719e:	015a      	lsls	r2, r3, #5
 80071a0:	69fb      	ldr	r3, [r7, #28]
 80071a2:	4413      	add	r3, r2
 80071a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	69ba      	ldr	r2, [r7, #24]
 80071ac:	0151      	lsls	r1, r2, #5
 80071ae:	69fa      	ldr	r2, [r7, #28]
 80071b0:	440a      	add	r2, r1
 80071b2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80071b6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80071ba:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80071bc:	e070      	b.n	80072a0 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80071be:	69bb      	ldr	r3, [r7, #24]
 80071c0:	015a      	lsls	r2, r3, #5
 80071c2:	69fb      	ldr	r3, [r7, #28]
 80071c4:	4413      	add	r3, r2
 80071c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	69ba      	ldr	r2, [r7, #24]
 80071ce:	0151      	lsls	r1, r2, #5
 80071d0:	69fa      	ldr	r2, [r7, #28]
 80071d2:	440a      	add	r2, r1
 80071d4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80071d8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80071dc:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80071de:	e05f      	b.n	80072a0 <USB_HC_Halt+0x232>
            break;
 80071e0:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80071e2:	e05d      	b.n	80072a0 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80071e4:	69bb      	ldr	r3, [r7, #24]
 80071e6:	015a      	lsls	r2, r3, #5
 80071e8:	69fb      	ldr	r3, [r7, #28]
 80071ea:	4413      	add	r3, r2
 80071ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	69ba      	ldr	r2, [r7, #24]
 80071f4:	0151      	lsls	r1, r2, #5
 80071f6:	69fa      	ldr	r2, [r7, #28]
 80071f8:	440a      	add	r2, r1
 80071fa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80071fe:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007202:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8007204:	69fb      	ldr	r3, [r7, #28]
 8007206:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800720a:	691b      	ldr	r3, [r3, #16]
 800720c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007210:	2b00      	cmp	r3, #0
 8007212:	d133      	bne.n	800727c <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8007214:	69bb      	ldr	r3, [r7, #24]
 8007216:	015a      	lsls	r2, r3, #5
 8007218:	69fb      	ldr	r3, [r7, #28]
 800721a:	4413      	add	r3, r2
 800721c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	69ba      	ldr	r2, [r7, #24]
 8007224:	0151      	lsls	r1, r2, #5
 8007226:	69fa      	ldr	r2, [r7, #28]
 8007228:	440a      	add	r2, r1
 800722a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800722e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007232:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007234:	69bb      	ldr	r3, [r7, #24]
 8007236:	015a      	lsls	r2, r3, #5
 8007238:	69fb      	ldr	r3, [r7, #28]
 800723a:	4413      	add	r3, r2
 800723c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	69ba      	ldr	r2, [r7, #24]
 8007244:	0151      	lsls	r1, r2, #5
 8007246:	69fa      	ldr	r2, [r7, #28]
 8007248:	440a      	add	r2, r1
 800724a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800724e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007252:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8007254:	68bb      	ldr	r3, [r7, #8]
 8007256:	3301      	adds	r3, #1
 8007258:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 800725a:	68bb      	ldr	r3, [r7, #8]
 800725c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007260:	d81d      	bhi.n	800729e <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007262:	69bb      	ldr	r3, [r7, #24]
 8007264:	015a      	lsls	r2, r3, #5
 8007266:	69fb      	ldr	r3, [r7, #28]
 8007268:	4413      	add	r3, r2
 800726a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007274:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007278:	d0ec      	beq.n	8007254 <USB_HC_Halt+0x1e6>
 800727a:	e011      	b.n	80072a0 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800727c:	69bb      	ldr	r3, [r7, #24]
 800727e:	015a      	lsls	r2, r3, #5
 8007280:	69fb      	ldr	r3, [r7, #28]
 8007282:	4413      	add	r3, r2
 8007284:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	69ba      	ldr	r2, [r7, #24]
 800728c:	0151      	lsls	r1, r2, #5
 800728e:	69fa      	ldr	r2, [r7, #28]
 8007290:	440a      	add	r2, r1
 8007292:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007296:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800729a:	6013      	str	r3, [r2, #0]
 800729c:	e000      	b.n	80072a0 <USB_HC_Halt+0x232>
          break;
 800729e:	bf00      	nop
    }
  }

  return HAL_OK;
 80072a0:	2300      	movs	r3, #0
}
 80072a2:	4618      	mov	r0, r3
 80072a4:	3724      	adds	r7, #36	@ 0x24
 80072a6:	46bd      	mov	sp, r7
 80072a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ac:	4770      	bx	lr
	...

080072b0 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 80072b0:	b480      	push	{r7}
 80072b2:	b087      	sub	sp, #28
 80072b4:	af00      	add	r7, sp, #0
 80072b6:	6078      	str	r0, [r7, #4]
 80072b8:	460b      	mov	r3, r1
 80072ba:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 80072c0:	78fb      	ldrb	r3, [r7, #3]
 80072c2:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 80072c4:	2301      	movs	r3, #1
 80072c6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	04da      	lsls	r2, r3, #19
 80072cc:	4b15      	ldr	r3, [pc, #84]	@ (8007324 <USB_DoPing+0x74>)
 80072ce:	4013      	ands	r3, r2
 80072d0:	693a      	ldr	r2, [r7, #16]
 80072d2:	0151      	lsls	r1, r2, #5
 80072d4:	697a      	ldr	r2, [r7, #20]
 80072d6:	440a      	add	r2, r1
 80072d8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80072dc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80072e0:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 80072e2:	693b      	ldr	r3, [r7, #16]
 80072e4:	015a      	lsls	r2, r3, #5
 80072e6:	697b      	ldr	r3, [r7, #20]
 80072e8:	4413      	add	r3, r2
 80072ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80072f2:	68bb      	ldr	r3, [r7, #8]
 80072f4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80072f8:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80072fa:	68bb      	ldr	r3, [r7, #8]
 80072fc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007300:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8007302:	693b      	ldr	r3, [r7, #16]
 8007304:	015a      	lsls	r2, r3, #5
 8007306:	697b      	ldr	r3, [r7, #20]
 8007308:	4413      	add	r3, r2
 800730a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800730e:	461a      	mov	r2, r3
 8007310:	68bb      	ldr	r3, [r7, #8]
 8007312:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8007314:	2300      	movs	r3, #0
}
 8007316:	4618      	mov	r0, r3
 8007318:	371c      	adds	r7, #28
 800731a:	46bd      	mov	sp, r7
 800731c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007320:	4770      	bx	lr
 8007322:	bf00      	nop
 8007324:	1ff80000 	.word	0x1ff80000

08007328 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8007328:	b580      	push	{r7, lr}
 800732a:	b088      	sub	sp, #32
 800732c:	af00      	add	r7, sp, #0
 800732e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8007330:	2300      	movs	r3, #0
 8007332:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8007338:	2300      	movs	r3, #0
 800733a:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800733c:	6878      	ldr	r0, [r7, #4]
 800733e:	f7fe ff8c 	bl	800625a <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007342:	2110      	movs	r1, #16
 8007344:	6878      	ldr	r0, [r7, #4]
 8007346:	f7fe ffe5 	bl	8006314 <USB_FlushTxFifo>
 800734a:	4603      	mov	r3, r0
 800734c:	2b00      	cmp	r3, #0
 800734e:	d001      	beq.n	8007354 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8007350:	2301      	movs	r3, #1
 8007352:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007354:	6878      	ldr	r0, [r7, #4]
 8007356:	f7ff f80f 	bl	8006378 <USB_FlushRxFifo>
 800735a:	4603      	mov	r3, r0
 800735c:	2b00      	cmp	r3, #0
 800735e:	d001      	beq.n	8007364 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8007360:	2301      	movs	r3, #1
 8007362:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8007364:	2300      	movs	r3, #0
 8007366:	61bb      	str	r3, [r7, #24]
 8007368:	e01f      	b.n	80073aa <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 800736a:	69bb      	ldr	r3, [r7, #24]
 800736c:	015a      	lsls	r2, r3, #5
 800736e:	697b      	ldr	r3, [r7, #20]
 8007370:	4413      	add	r3, r2
 8007372:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800737a:	693b      	ldr	r3, [r7, #16]
 800737c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007380:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8007382:	693b      	ldr	r3, [r7, #16]
 8007384:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007388:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800738a:	693b      	ldr	r3, [r7, #16]
 800738c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007390:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8007392:	69bb      	ldr	r3, [r7, #24]
 8007394:	015a      	lsls	r2, r3, #5
 8007396:	697b      	ldr	r3, [r7, #20]
 8007398:	4413      	add	r3, r2
 800739a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800739e:	461a      	mov	r2, r3
 80073a0:	693b      	ldr	r3, [r7, #16]
 80073a2:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 80073a4:	69bb      	ldr	r3, [r7, #24]
 80073a6:	3301      	adds	r3, #1
 80073a8:	61bb      	str	r3, [r7, #24]
 80073aa:	69bb      	ldr	r3, [r7, #24]
 80073ac:	2b0f      	cmp	r3, #15
 80073ae:	d9dc      	bls.n	800736a <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 80073b0:	2300      	movs	r3, #0
 80073b2:	61bb      	str	r3, [r7, #24]
 80073b4:	e034      	b.n	8007420 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 80073b6:	69bb      	ldr	r3, [r7, #24]
 80073b8:	015a      	lsls	r2, r3, #5
 80073ba:	697b      	ldr	r3, [r7, #20]
 80073bc:	4413      	add	r3, r2
 80073be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 80073c6:	693b      	ldr	r3, [r7, #16]
 80073c8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80073cc:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 80073ce:	693b      	ldr	r3, [r7, #16]
 80073d0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80073d4:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80073d6:	693b      	ldr	r3, [r7, #16]
 80073d8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80073dc:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80073de:	69bb      	ldr	r3, [r7, #24]
 80073e0:	015a      	lsls	r2, r3, #5
 80073e2:	697b      	ldr	r3, [r7, #20]
 80073e4:	4413      	add	r3, r2
 80073e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80073ea:	461a      	mov	r2, r3
 80073ec:	693b      	ldr	r3, [r7, #16]
 80073ee:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	3301      	adds	r3, #1
 80073f4:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80073fc:	d80c      	bhi.n	8007418 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80073fe:	69bb      	ldr	r3, [r7, #24]
 8007400:	015a      	lsls	r2, r3, #5
 8007402:	697b      	ldr	r3, [r7, #20]
 8007404:	4413      	add	r3, r2
 8007406:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007410:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007414:	d0ec      	beq.n	80073f0 <USB_StopHost+0xc8>
 8007416:	e000      	b.n	800741a <USB_StopHost+0xf2>
        break;
 8007418:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800741a:	69bb      	ldr	r3, [r7, #24]
 800741c:	3301      	adds	r3, #1
 800741e:	61bb      	str	r3, [r7, #24]
 8007420:	69bb      	ldr	r3, [r7, #24]
 8007422:	2b0f      	cmp	r3, #15
 8007424:	d9c7      	bls.n	80073b6 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8007426:	697b      	ldr	r3, [r7, #20]
 8007428:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800742c:	461a      	mov	r2, r3
 800742e:	f04f 33ff 	mov.w	r3, #4294967295
 8007432:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	f04f 32ff 	mov.w	r2, #4294967295
 800743a:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800743c:	6878      	ldr	r0, [r7, #4]
 800743e:	f7fe fefb 	bl	8006238 <USB_EnableGlobalInt>

  return ret;
 8007442:	7ffb      	ldrb	r3, [r7, #31]
}
 8007444:	4618      	mov	r0, r3
 8007446:	3720      	adds	r7, #32
 8007448:	46bd      	mov	sp, r7
 800744a:	bd80      	pop	{r7, pc}

0800744c <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800744c:	b590      	push	{r4, r7, lr}
 800744e:	b089      	sub	sp, #36	@ 0x24
 8007450:	af04      	add	r7, sp, #16
 8007452:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8007454:	2301      	movs	r3, #1
 8007456:	2202      	movs	r2, #2
 8007458:	2102      	movs	r1, #2
 800745a:	6878      	ldr	r0, [r7, #4]
 800745c:	f000 fc85 	bl	8007d6a <USBH_FindInterface>
 8007460:	4603      	mov	r3, r0
 8007462:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8007464:	7bfb      	ldrb	r3, [r7, #15]
 8007466:	2bff      	cmp	r3, #255	@ 0xff
 8007468:	d002      	beq.n	8007470 <USBH_CDC_InterfaceInit+0x24>
 800746a:	7bfb      	ldrb	r3, [r7, #15]
 800746c:	2b01      	cmp	r3, #1
 800746e:	d901      	bls.n	8007474 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8007470:	2302      	movs	r3, #2
 8007472:	e13d      	b.n	80076f0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8007474:	7bfb      	ldrb	r3, [r7, #15]
 8007476:	4619      	mov	r1, r3
 8007478:	6878      	ldr	r0, [r7, #4]
 800747a:	f000 fc5a 	bl	8007d32 <USBH_SelectInterface>
 800747e:	4603      	mov	r3, r0
 8007480:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8007482:	7bbb      	ldrb	r3, [r7, #14]
 8007484:	2b00      	cmp	r3, #0
 8007486:	d001      	beq.n	800748c <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8007488:	2302      	movs	r3, #2
 800748a:	e131      	b.n	80076f0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 8007492:	2050      	movs	r0, #80	@ 0x50
 8007494:	f002 fb64 	bl	8009b60 <malloc>
 8007498:	4603      	mov	r3, r0
 800749a:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80074a2:	69db      	ldr	r3, [r3, #28]
 80074a4:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 80074a6:	68bb      	ldr	r3, [r7, #8]
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d101      	bne.n	80074b0 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 80074ac:	2302      	movs	r3, #2
 80074ae:	e11f      	b.n	80076f0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 80074b0:	2250      	movs	r2, #80	@ 0x50
 80074b2:	2100      	movs	r1, #0
 80074b4:	68b8      	ldr	r0, [r7, #8]
 80074b6:	f002 fc11 	bl	8009cdc <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 80074ba:	7bfb      	ldrb	r3, [r7, #15]
 80074bc:	687a      	ldr	r2, [r7, #4]
 80074be:	211a      	movs	r1, #26
 80074c0:	fb01 f303 	mul.w	r3, r1, r3
 80074c4:	4413      	add	r3, r2
 80074c6:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80074ca:	781b      	ldrb	r3, [r3, #0]
 80074cc:	b25b      	sxtb	r3, r3
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	da15      	bge.n	80074fe <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80074d2:	7bfb      	ldrb	r3, [r7, #15]
 80074d4:	687a      	ldr	r2, [r7, #4]
 80074d6:	211a      	movs	r1, #26
 80074d8:	fb01 f303 	mul.w	r3, r1, r3
 80074dc:	4413      	add	r3, r2
 80074de:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80074e2:	781a      	ldrb	r2, [r3, #0]
 80074e4:	68bb      	ldr	r3, [r7, #8]
 80074e6:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80074e8:	7bfb      	ldrb	r3, [r7, #15]
 80074ea:	687a      	ldr	r2, [r7, #4]
 80074ec:	211a      	movs	r1, #26
 80074ee:	fb01 f303 	mul.w	r3, r1, r3
 80074f2:	4413      	add	r3, r2
 80074f4:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80074f8:	881a      	ldrh	r2, [r3, #0]
 80074fa:	68bb      	ldr	r3, [r7, #8]
 80074fc:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 80074fe:	68bb      	ldr	r3, [r7, #8]
 8007500:	785b      	ldrb	r3, [r3, #1]
 8007502:	4619      	mov	r1, r3
 8007504:	6878      	ldr	r0, [r7, #4]
 8007506:	f001 ffbe 	bl	8009486 <USBH_AllocPipe>
 800750a:	4603      	mov	r3, r0
 800750c:	461a      	mov	r2, r3
 800750e:	68bb      	ldr	r3, [r7, #8]
 8007510:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8007512:	68bb      	ldr	r3, [r7, #8]
 8007514:	7819      	ldrb	r1, [r3, #0]
 8007516:	68bb      	ldr	r3, [r7, #8]
 8007518:	7858      	ldrb	r0, [r3, #1]
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8007526:	68ba      	ldr	r2, [r7, #8]
 8007528:	8952      	ldrh	r2, [r2, #10]
 800752a:	9202      	str	r2, [sp, #8]
 800752c:	2203      	movs	r2, #3
 800752e:	9201      	str	r2, [sp, #4]
 8007530:	9300      	str	r3, [sp, #0]
 8007532:	4623      	mov	r3, r4
 8007534:	4602      	mov	r2, r0
 8007536:	6878      	ldr	r0, [r7, #4]
 8007538:	f001 ff76 	bl	8009428 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800753c:	68bb      	ldr	r3, [r7, #8]
 800753e:	781b      	ldrb	r3, [r3, #0]
 8007540:	2200      	movs	r2, #0
 8007542:	4619      	mov	r1, r3
 8007544:	6878      	ldr	r0, [r7, #4]
 8007546:	f002 fa85 	bl	8009a54 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 800754a:	2300      	movs	r3, #0
 800754c:	2200      	movs	r2, #0
 800754e:	210a      	movs	r1, #10
 8007550:	6878      	ldr	r0, [r7, #4]
 8007552:	f000 fc0a 	bl	8007d6a <USBH_FindInterface>
 8007556:	4603      	mov	r3, r0
 8007558:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800755a:	7bfb      	ldrb	r3, [r7, #15]
 800755c:	2bff      	cmp	r3, #255	@ 0xff
 800755e:	d002      	beq.n	8007566 <USBH_CDC_InterfaceInit+0x11a>
 8007560:	7bfb      	ldrb	r3, [r7, #15]
 8007562:	2b01      	cmp	r3, #1
 8007564:	d901      	bls.n	800756a <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8007566:	2302      	movs	r3, #2
 8007568:	e0c2      	b.n	80076f0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800756a:	7bfb      	ldrb	r3, [r7, #15]
 800756c:	687a      	ldr	r2, [r7, #4]
 800756e:	211a      	movs	r1, #26
 8007570:	fb01 f303 	mul.w	r3, r1, r3
 8007574:	4413      	add	r3, r2
 8007576:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800757a:	781b      	ldrb	r3, [r3, #0]
 800757c:	b25b      	sxtb	r3, r3
 800757e:	2b00      	cmp	r3, #0
 8007580:	da16      	bge.n	80075b0 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007582:	7bfb      	ldrb	r3, [r7, #15]
 8007584:	687a      	ldr	r2, [r7, #4]
 8007586:	211a      	movs	r1, #26
 8007588:	fb01 f303 	mul.w	r3, r1, r3
 800758c:	4413      	add	r3, r2
 800758e:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007592:	781a      	ldrb	r2, [r3, #0]
 8007594:	68bb      	ldr	r3, [r7, #8]
 8007596:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007598:	7bfb      	ldrb	r3, [r7, #15]
 800759a:	687a      	ldr	r2, [r7, #4]
 800759c:	211a      	movs	r1, #26
 800759e:	fb01 f303 	mul.w	r3, r1, r3
 80075a2:	4413      	add	r3, r2
 80075a4:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80075a8:	881a      	ldrh	r2, [r3, #0]
 80075aa:	68bb      	ldr	r3, [r7, #8]
 80075ac:	835a      	strh	r2, [r3, #26]
 80075ae:	e015      	b.n	80075dc <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80075b0:	7bfb      	ldrb	r3, [r7, #15]
 80075b2:	687a      	ldr	r2, [r7, #4]
 80075b4:	211a      	movs	r1, #26
 80075b6:	fb01 f303 	mul.w	r3, r1, r3
 80075ba:	4413      	add	r3, r2
 80075bc:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80075c0:	781a      	ldrb	r2, [r3, #0]
 80075c2:	68bb      	ldr	r3, [r7, #8]
 80075c4:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80075c6:	7bfb      	ldrb	r3, [r7, #15]
 80075c8:	687a      	ldr	r2, [r7, #4]
 80075ca:	211a      	movs	r1, #26
 80075cc:	fb01 f303 	mul.w	r3, r1, r3
 80075d0:	4413      	add	r3, r2
 80075d2:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80075d6:	881a      	ldrh	r2, [r3, #0]
 80075d8:	68bb      	ldr	r3, [r7, #8]
 80075da:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 80075dc:	7bfb      	ldrb	r3, [r7, #15]
 80075de:	687a      	ldr	r2, [r7, #4]
 80075e0:	211a      	movs	r1, #26
 80075e2:	fb01 f303 	mul.w	r3, r1, r3
 80075e6:	4413      	add	r3, r2
 80075e8:	f203 3356 	addw	r3, r3, #854	@ 0x356
 80075ec:	781b      	ldrb	r3, [r3, #0]
 80075ee:	b25b      	sxtb	r3, r3
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	da16      	bge.n	8007622 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80075f4:	7bfb      	ldrb	r3, [r7, #15]
 80075f6:	687a      	ldr	r2, [r7, #4]
 80075f8:	211a      	movs	r1, #26
 80075fa:	fb01 f303 	mul.w	r3, r1, r3
 80075fe:	4413      	add	r3, r2
 8007600:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8007604:	781a      	ldrb	r2, [r3, #0]
 8007606:	68bb      	ldr	r3, [r7, #8]
 8007608:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800760a:	7bfb      	ldrb	r3, [r7, #15]
 800760c:	687a      	ldr	r2, [r7, #4]
 800760e:	211a      	movs	r1, #26
 8007610:	fb01 f303 	mul.w	r3, r1, r3
 8007614:	4413      	add	r3, r2
 8007616:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 800761a:	881a      	ldrh	r2, [r3, #0]
 800761c:	68bb      	ldr	r3, [r7, #8]
 800761e:	835a      	strh	r2, [r3, #26]
 8007620:	e015      	b.n	800764e <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8007622:	7bfb      	ldrb	r3, [r7, #15]
 8007624:	687a      	ldr	r2, [r7, #4]
 8007626:	211a      	movs	r1, #26
 8007628:	fb01 f303 	mul.w	r3, r1, r3
 800762c:	4413      	add	r3, r2
 800762e:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8007632:	781a      	ldrb	r2, [r3, #0]
 8007634:	68bb      	ldr	r3, [r7, #8]
 8007636:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8007638:	7bfb      	ldrb	r3, [r7, #15]
 800763a:	687a      	ldr	r2, [r7, #4]
 800763c:	211a      	movs	r1, #26
 800763e:	fb01 f303 	mul.w	r3, r1, r3
 8007642:	4413      	add	r3, r2
 8007644:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8007648:	881a      	ldrh	r2, [r3, #0]
 800764a:	68bb      	ldr	r3, [r7, #8]
 800764c:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800764e:	68bb      	ldr	r3, [r7, #8]
 8007650:	7b9b      	ldrb	r3, [r3, #14]
 8007652:	4619      	mov	r1, r3
 8007654:	6878      	ldr	r0, [r7, #4]
 8007656:	f001 ff16 	bl	8009486 <USBH_AllocPipe>
 800765a:	4603      	mov	r3, r0
 800765c:	461a      	mov	r2, r3
 800765e:	68bb      	ldr	r3, [r7, #8]
 8007660:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8007662:	68bb      	ldr	r3, [r7, #8]
 8007664:	7bdb      	ldrb	r3, [r3, #15]
 8007666:	4619      	mov	r1, r3
 8007668:	6878      	ldr	r0, [r7, #4]
 800766a:	f001 ff0c 	bl	8009486 <USBH_AllocPipe>
 800766e:	4603      	mov	r3, r0
 8007670:	461a      	mov	r2, r3
 8007672:	68bb      	ldr	r3, [r7, #8]
 8007674:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8007676:	68bb      	ldr	r3, [r7, #8]
 8007678:	7b59      	ldrb	r1, [r3, #13]
 800767a:	68bb      	ldr	r3, [r7, #8]
 800767c:	7b98      	ldrb	r0, [r3, #14]
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800768a:	68ba      	ldr	r2, [r7, #8]
 800768c:	8b12      	ldrh	r2, [r2, #24]
 800768e:	9202      	str	r2, [sp, #8]
 8007690:	2202      	movs	r2, #2
 8007692:	9201      	str	r2, [sp, #4]
 8007694:	9300      	str	r3, [sp, #0]
 8007696:	4623      	mov	r3, r4
 8007698:	4602      	mov	r2, r0
 800769a:	6878      	ldr	r0, [r7, #4]
 800769c:	f001 fec4 	bl	8009428 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 80076a0:	68bb      	ldr	r3, [r7, #8]
 80076a2:	7b19      	ldrb	r1, [r3, #12]
 80076a4:	68bb      	ldr	r3, [r7, #8]
 80076a6:	7bd8      	ldrb	r0, [r3, #15]
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80076b4:	68ba      	ldr	r2, [r7, #8]
 80076b6:	8b52      	ldrh	r2, [r2, #26]
 80076b8:	9202      	str	r2, [sp, #8]
 80076ba:	2202      	movs	r2, #2
 80076bc:	9201      	str	r2, [sp, #4]
 80076be:	9300      	str	r3, [sp, #0]
 80076c0:	4623      	mov	r3, r4
 80076c2:	4602      	mov	r2, r0
 80076c4:	6878      	ldr	r0, [r7, #4]
 80076c6:	f001 feaf 	bl	8009428 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 80076ca:	68bb      	ldr	r3, [r7, #8]
 80076cc:	2200      	movs	r2, #0
 80076ce:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 80076d2:	68bb      	ldr	r3, [r7, #8]
 80076d4:	7b5b      	ldrb	r3, [r3, #13]
 80076d6:	2200      	movs	r2, #0
 80076d8:	4619      	mov	r1, r3
 80076da:	6878      	ldr	r0, [r7, #4]
 80076dc:	f002 f9ba 	bl	8009a54 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 80076e0:	68bb      	ldr	r3, [r7, #8]
 80076e2:	7b1b      	ldrb	r3, [r3, #12]
 80076e4:	2200      	movs	r2, #0
 80076e6:	4619      	mov	r1, r3
 80076e8:	6878      	ldr	r0, [r7, #4]
 80076ea:	f002 f9b3 	bl	8009a54 <USBH_LL_SetToggle>

  return USBH_OK;
 80076ee:	2300      	movs	r3, #0
}
 80076f0:	4618      	mov	r0, r3
 80076f2:	3714      	adds	r7, #20
 80076f4:	46bd      	mov	sp, r7
 80076f6:	bd90      	pop	{r4, r7, pc}

080076f8 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 80076f8:	b580      	push	{r7, lr}
 80076fa:	b084      	sub	sp, #16
 80076fc:	af00      	add	r7, sp, #0
 80076fe:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007706:	69db      	ldr	r3, [r3, #28]
 8007708:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	781b      	ldrb	r3, [r3, #0]
 800770e:	2b00      	cmp	r3, #0
 8007710:	d00e      	beq.n	8007730 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	781b      	ldrb	r3, [r3, #0]
 8007716:	4619      	mov	r1, r3
 8007718:	6878      	ldr	r0, [r7, #4]
 800771a:	f001 fea4 	bl	8009466 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	781b      	ldrb	r3, [r3, #0]
 8007722:	4619      	mov	r1, r3
 8007724:	6878      	ldr	r0, [r7, #4]
 8007726:	f001 fecf 	bl	80094c8 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	2200      	movs	r2, #0
 800772e:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	7b1b      	ldrb	r3, [r3, #12]
 8007734:	2b00      	cmp	r3, #0
 8007736:	d00e      	beq.n	8007756 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	7b1b      	ldrb	r3, [r3, #12]
 800773c:	4619      	mov	r1, r3
 800773e:	6878      	ldr	r0, [r7, #4]
 8007740:	f001 fe91 	bl	8009466 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	7b1b      	ldrb	r3, [r3, #12]
 8007748:	4619      	mov	r1, r3
 800774a:	6878      	ldr	r0, [r7, #4]
 800774c:	f001 febc 	bl	80094c8 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	2200      	movs	r2, #0
 8007754:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	7b5b      	ldrb	r3, [r3, #13]
 800775a:	2b00      	cmp	r3, #0
 800775c:	d00e      	beq.n	800777c <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	7b5b      	ldrb	r3, [r3, #13]
 8007762:	4619      	mov	r1, r3
 8007764:	6878      	ldr	r0, [r7, #4]
 8007766:	f001 fe7e 	bl	8009466 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	7b5b      	ldrb	r3, [r3, #13]
 800776e:	4619      	mov	r1, r3
 8007770:	6878      	ldr	r0, [r7, #4]
 8007772:	f001 fea9 	bl	80094c8 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	2200      	movs	r2, #0
 800777a:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007782:	69db      	ldr	r3, [r3, #28]
 8007784:	2b00      	cmp	r3, #0
 8007786:	d00b      	beq.n	80077a0 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800778e:	69db      	ldr	r3, [r3, #28]
 8007790:	4618      	mov	r0, r3
 8007792:	f002 f9ed 	bl	8009b70 <free>
    phost->pActiveClass->pData = 0U;
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800779c:	2200      	movs	r2, #0
 800779e:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 80077a0:	2300      	movs	r3, #0
}
 80077a2:	4618      	mov	r0, r3
 80077a4:	3710      	adds	r7, #16
 80077a6:	46bd      	mov	sp, r7
 80077a8:	bd80      	pop	{r7, pc}

080077aa <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 80077aa:	b580      	push	{r7, lr}
 80077ac:	b084      	sub	sp, #16
 80077ae:	af00      	add	r7, sp, #0
 80077b0:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80077b8:	69db      	ldr	r3, [r3, #28]
 80077ba:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	3340      	adds	r3, #64	@ 0x40
 80077c0:	4619      	mov	r1, r3
 80077c2:	6878      	ldr	r0, [r7, #4]
 80077c4:	f000 f8b1 	bl	800792a <GetLineCoding>
 80077c8:	4603      	mov	r3, r0
 80077ca:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 80077cc:	7afb      	ldrb	r3, [r7, #11]
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d105      	bne.n	80077de <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80077d8:	2102      	movs	r1, #2
 80077da:	6878      	ldr	r0, [r7, #4]
 80077dc:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 80077de:	7afb      	ldrb	r3, [r7, #11]
}
 80077e0:	4618      	mov	r0, r3
 80077e2:	3710      	adds	r7, #16
 80077e4:	46bd      	mov	sp, r7
 80077e6:	bd80      	pop	{r7, pc}

080077e8 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 80077e8:	b580      	push	{r7, lr}
 80077ea:	b084      	sub	sp, #16
 80077ec:	af00      	add	r7, sp, #0
 80077ee:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 80077f0:	2301      	movs	r3, #1
 80077f2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 80077f4:	2300      	movs	r3, #0
 80077f6:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80077fe:	69db      	ldr	r3, [r3, #28]
 8007800:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8007802:	68bb      	ldr	r3, [r7, #8]
 8007804:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8007808:	2b04      	cmp	r3, #4
 800780a:	d877      	bhi.n	80078fc <USBH_CDC_Process+0x114>
 800780c:	a201      	add	r2, pc, #4	@ (adr r2, 8007814 <USBH_CDC_Process+0x2c>)
 800780e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007812:	bf00      	nop
 8007814:	08007829 	.word	0x08007829
 8007818:	0800782f 	.word	0x0800782f
 800781c:	0800785f 	.word	0x0800785f
 8007820:	080078d3 	.word	0x080078d3
 8007824:	080078e1 	.word	0x080078e1
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8007828:	2300      	movs	r3, #0
 800782a:	73fb      	strb	r3, [r7, #15]
      break;
 800782c:	e06d      	b.n	800790a <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800782e:	68bb      	ldr	r3, [r7, #8]
 8007830:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007832:	4619      	mov	r1, r3
 8007834:	6878      	ldr	r0, [r7, #4]
 8007836:	f000 f897 	bl	8007968 <SetLineCoding>
 800783a:	4603      	mov	r3, r0
 800783c:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800783e:	7bbb      	ldrb	r3, [r7, #14]
 8007840:	2b00      	cmp	r3, #0
 8007842:	d104      	bne.n	800784e <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8007844:	68bb      	ldr	r3, [r7, #8]
 8007846:	2202      	movs	r2, #2
 8007848:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800784c:	e058      	b.n	8007900 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 800784e:	7bbb      	ldrb	r3, [r7, #14]
 8007850:	2b01      	cmp	r3, #1
 8007852:	d055      	beq.n	8007900 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8007854:	68bb      	ldr	r3, [r7, #8]
 8007856:	2204      	movs	r2, #4
 8007858:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 800785c:	e050      	b.n	8007900 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800785e:	68bb      	ldr	r3, [r7, #8]
 8007860:	3340      	adds	r3, #64	@ 0x40
 8007862:	4619      	mov	r1, r3
 8007864:	6878      	ldr	r0, [r7, #4]
 8007866:	f000 f860 	bl	800792a <GetLineCoding>
 800786a:	4603      	mov	r3, r0
 800786c:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800786e:	7bbb      	ldrb	r3, [r7, #14]
 8007870:	2b00      	cmp	r3, #0
 8007872:	d126      	bne.n	80078c2 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8007874:	68bb      	ldr	r3, [r7, #8]
 8007876:	2200      	movs	r2, #0
 8007878:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800787c:	68bb      	ldr	r3, [r7, #8]
 800787e:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 8007882:	68bb      	ldr	r3, [r7, #8]
 8007884:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007886:	791b      	ldrb	r3, [r3, #4]
 8007888:	429a      	cmp	r2, r3
 800788a:	d13b      	bne.n	8007904 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800788c:	68bb      	ldr	r3, [r7, #8]
 800788e:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 8007892:	68bb      	ldr	r3, [r7, #8]
 8007894:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007896:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8007898:	429a      	cmp	r2, r3
 800789a:	d133      	bne.n	8007904 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800789c:	68bb      	ldr	r3, [r7, #8]
 800789e:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 80078a2:	68bb      	ldr	r3, [r7, #8]
 80078a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80078a6:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80078a8:	429a      	cmp	r2, r3
 80078aa:	d12b      	bne.n	8007904 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 80078ac:	68bb      	ldr	r3, [r7, #8]
 80078ae:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80078b0:	68bb      	ldr	r3, [r7, #8]
 80078b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80078b4:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80078b6:	429a      	cmp	r2, r3
 80078b8:	d124      	bne.n	8007904 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 80078ba:	6878      	ldr	r0, [r7, #4]
 80078bc:	f000 f958 	bl	8007b70 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80078c0:	e020      	b.n	8007904 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 80078c2:	7bbb      	ldrb	r3, [r7, #14]
 80078c4:	2b01      	cmp	r3, #1
 80078c6:	d01d      	beq.n	8007904 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 80078c8:	68bb      	ldr	r3, [r7, #8]
 80078ca:	2204      	movs	r2, #4
 80078cc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 80078d0:	e018      	b.n	8007904 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 80078d2:	6878      	ldr	r0, [r7, #4]
 80078d4:	f000 f867 	bl	80079a6 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 80078d8:	6878      	ldr	r0, [r7, #4]
 80078da:	f000 f8da 	bl	8007a92 <CDC_ProcessReception>
      break;
 80078de:	e014      	b.n	800790a <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 80078e0:	2100      	movs	r1, #0
 80078e2:	6878      	ldr	r0, [r7, #4]
 80078e4:	f001 f81a 	bl	800891c <USBH_ClrFeature>
 80078e8:	4603      	mov	r3, r0
 80078ea:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80078ec:	7bbb      	ldrb	r3, [r7, #14]
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d10a      	bne.n	8007908 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 80078f2:	68bb      	ldr	r3, [r7, #8]
 80078f4:	2200      	movs	r2, #0
 80078f6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 80078fa:	e005      	b.n	8007908 <USBH_CDC_Process+0x120>

    default:
      break;
 80078fc:	bf00      	nop
 80078fe:	e004      	b.n	800790a <USBH_CDC_Process+0x122>
      break;
 8007900:	bf00      	nop
 8007902:	e002      	b.n	800790a <USBH_CDC_Process+0x122>
      break;
 8007904:	bf00      	nop
 8007906:	e000      	b.n	800790a <USBH_CDC_Process+0x122>
      break;
 8007908:	bf00      	nop

  }

  return status;
 800790a:	7bfb      	ldrb	r3, [r7, #15]
}
 800790c:	4618      	mov	r0, r3
 800790e:	3710      	adds	r7, #16
 8007910:	46bd      	mov	sp, r7
 8007912:	bd80      	pop	{r7, pc}

08007914 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8007914:	b480      	push	{r7}
 8007916:	b083      	sub	sp, #12
 8007918:	af00      	add	r7, sp, #0
 800791a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 800791c:	2300      	movs	r3, #0
}
 800791e:	4618      	mov	r0, r3
 8007920:	370c      	adds	r7, #12
 8007922:	46bd      	mov	sp, r7
 8007924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007928:	4770      	bx	lr

0800792a <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800792a:	b580      	push	{r7, lr}
 800792c:	b082      	sub	sp, #8
 800792e:	af00      	add	r7, sp, #0
 8007930:	6078      	str	r0, [r7, #4]
 8007932:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	22a1      	movs	r2, #161	@ 0xa1
 8007938:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	2221      	movs	r2, #33	@ 0x21
 800793e:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	2200      	movs	r2, #0
 8007944:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	2200      	movs	r2, #0
 800794a:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	2207      	movs	r2, #7
 8007950:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8007952:	683b      	ldr	r3, [r7, #0]
 8007954:	2207      	movs	r2, #7
 8007956:	4619      	mov	r1, r3
 8007958:	6878      	ldr	r0, [r7, #4]
 800795a:	f001 fb14 	bl	8008f86 <USBH_CtlReq>
 800795e:	4603      	mov	r3, r0
}
 8007960:	4618      	mov	r0, r3
 8007962:	3708      	adds	r7, #8
 8007964:	46bd      	mov	sp, r7
 8007966:	bd80      	pop	{r7, pc}

08007968 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8007968:	b580      	push	{r7, lr}
 800796a:	b082      	sub	sp, #8
 800796c:	af00      	add	r7, sp, #0
 800796e:	6078      	str	r0, [r7, #4]
 8007970:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	2221      	movs	r2, #33	@ 0x21
 8007976:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	2220      	movs	r2, #32
 800797c:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	2200      	movs	r2, #0
 8007982:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	2200      	movs	r2, #0
 8007988:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	2207      	movs	r2, #7
 800798e:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8007990:	683b      	ldr	r3, [r7, #0]
 8007992:	2207      	movs	r2, #7
 8007994:	4619      	mov	r1, r3
 8007996:	6878      	ldr	r0, [r7, #4]
 8007998:	f001 faf5 	bl	8008f86 <USBH_CtlReq>
 800799c:	4603      	mov	r3, r0
}
 800799e:	4618      	mov	r0, r3
 80079a0:	3708      	adds	r7, #8
 80079a2:	46bd      	mov	sp, r7
 80079a4:	bd80      	pop	{r7, pc}

080079a6 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 80079a6:	b580      	push	{r7, lr}
 80079a8:	b086      	sub	sp, #24
 80079aa:	af02      	add	r7, sp, #8
 80079ac:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80079b4:	69db      	ldr	r3, [r3, #28]
 80079b6:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80079b8:	2300      	movs	r3, #0
 80079ba:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 80079c2:	2b01      	cmp	r3, #1
 80079c4:	d002      	beq.n	80079cc <CDC_ProcessTransmission+0x26>
 80079c6:	2b02      	cmp	r3, #2
 80079c8:	d023      	beq.n	8007a12 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 80079ca:	e05e      	b.n	8007a8a <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079d0:	68fa      	ldr	r2, [r7, #12]
 80079d2:	8b12      	ldrh	r2, [r2, #24]
 80079d4:	4293      	cmp	r3, r2
 80079d6:	d90b      	bls.n	80079f0 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	69d9      	ldr	r1, [r3, #28]
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	8b1a      	ldrh	r2, [r3, #24]
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	7b5b      	ldrb	r3, [r3, #13]
 80079e4:	2001      	movs	r0, #1
 80079e6:	9000      	str	r0, [sp, #0]
 80079e8:	6878      	ldr	r0, [r7, #4]
 80079ea:	f001 fcda 	bl	80093a2 <USBH_BulkSendData>
 80079ee:	e00b      	b.n	8007a08 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 80079f8:	b29a      	uxth	r2, r3
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	7b5b      	ldrb	r3, [r3, #13]
 80079fe:	2001      	movs	r0, #1
 8007a00:	9000      	str	r0, [sp, #0]
 8007a02:	6878      	ldr	r0, [r7, #4]
 8007a04:	f001 fccd 	bl	80093a2 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	2202      	movs	r2, #2
 8007a0c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8007a10:	e03b      	b.n	8007a8a <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	7b5b      	ldrb	r3, [r3, #13]
 8007a16:	4619      	mov	r1, r3
 8007a18:	6878      	ldr	r0, [r7, #4]
 8007a1a:	f001 fff1 	bl	8009a00 <USBH_LL_GetURBState>
 8007a1e:	4603      	mov	r3, r0
 8007a20:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8007a22:	7afb      	ldrb	r3, [r7, #11]
 8007a24:	2b01      	cmp	r3, #1
 8007a26:	d128      	bne.n	8007a7a <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a2c:	68fa      	ldr	r2, [r7, #12]
 8007a2e:	8b12      	ldrh	r2, [r2, #24]
 8007a30:	4293      	cmp	r3, r2
 8007a32:	d90e      	bls.n	8007a52 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a38:	68fa      	ldr	r2, [r7, #12]
 8007a3a:	8b12      	ldrh	r2, [r2, #24]
 8007a3c:	1a9a      	subs	r2, r3, r2
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	69db      	ldr	r3, [r3, #28]
 8007a46:	68fa      	ldr	r2, [r7, #12]
 8007a48:	8b12      	ldrh	r2, [r2, #24]
 8007a4a:	441a      	add	r2, r3
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	61da      	str	r2, [r3, #28]
 8007a50:	e002      	b.n	8007a58 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	2200      	movs	r2, #0
 8007a56:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d004      	beq.n	8007a6a <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	2201      	movs	r2, #1
 8007a64:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8007a68:	e00e      	b.n	8007a88 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	2200      	movs	r2, #0
 8007a6e:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 8007a72:	6878      	ldr	r0, [r7, #4]
 8007a74:	f000 f868 	bl	8007b48 <USBH_CDC_TransmitCallback>
      break;
 8007a78:	e006      	b.n	8007a88 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 8007a7a:	7afb      	ldrb	r3, [r7, #11]
 8007a7c:	2b02      	cmp	r3, #2
 8007a7e:	d103      	bne.n	8007a88 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	2201      	movs	r2, #1
 8007a84:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8007a88:	bf00      	nop
  }
}
 8007a8a:	bf00      	nop
 8007a8c:	3710      	adds	r7, #16
 8007a8e:	46bd      	mov	sp, r7
 8007a90:	bd80      	pop	{r7, pc}

08007a92 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8007a92:	b580      	push	{r7, lr}
 8007a94:	b086      	sub	sp, #24
 8007a96:	af00      	add	r7, sp, #0
 8007a98:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007aa0:	69db      	ldr	r3, [r3, #28]
 8007aa2:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8007aa4:	2300      	movs	r3, #0
 8007aa6:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8007aa8:	697b      	ldr	r3, [r7, #20]
 8007aaa:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 8007aae:	2b03      	cmp	r3, #3
 8007ab0:	d002      	beq.n	8007ab8 <CDC_ProcessReception+0x26>
 8007ab2:	2b04      	cmp	r3, #4
 8007ab4:	d00e      	beq.n	8007ad4 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 8007ab6:	e043      	b.n	8007b40 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 8007ab8:	697b      	ldr	r3, [r7, #20]
 8007aba:	6a19      	ldr	r1, [r3, #32]
 8007abc:	697b      	ldr	r3, [r7, #20]
 8007abe:	8b5a      	ldrh	r2, [r3, #26]
 8007ac0:	697b      	ldr	r3, [r7, #20]
 8007ac2:	7b1b      	ldrb	r3, [r3, #12]
 8007ac4:	6878      	ldr	r0, [r7, #4]
 8007ac6:	f001 fc91 	bl	80093ec <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8007aca:	697b      	ldr	r3, [r7, #20]
 8007acc:	2204      	movs	r2, #4
 8007ace:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8007ad2:	e035      	b.n	8007b40 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8007ad4:	697b      	ldr	r3, [r7, #20]
 8007ad6:	7b1b      	ldrb	r3, [r3, #12]
 8007ad8:	4619      	mov	r1, r3
 8007ada:	6878      	ldr	r0, [r7, #4]
 8007adc:	f001 ff90 	bl	8009a00 <USBH_LL_GetURBState>
 8007ae0:	4603      	mov	r3, r0
 8007ae2:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8007ae4:	7cfb      	ldrb	r3, [r7, #19]
 8007ae6:	2b01      	cmp	r3, #1
 8007ae8:	d129      	bne.n	8007b3e <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8007aea:	697b      	ldr	r3, [r7, #20]
 8007aec:	7b1b      	ldrb	r3, [r3, #12]
 8007aee:	4619      	mov	r1, r3
 8007af0:	6878      	ldr	r0, [r7, #4]
 8007af2:	f001 fef3 	bl	80098dc <USBH_LL_GetLastXferSize>
 8007af6:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 8007af8:	697b      	ldr	r3, [r7, #20]
 8007afa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007afc:	68fa      	ldr	r2, [r7, #12]
 8007afe:	429a      	cmp	r2, r3
 8007b00:	d016      	beq.n	8007b30 <CDC_ProcessReception+0x9e>
 8007b02:	697b      	ldr	r3, [r7, #20]
 8007b04:	8b5b      	ldrh	r3, [r3, #26]
 8007b06:	461a      	mov	r2, r3
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	4293      	cmp	r3, r2
 8007b0c:	d910      	bls.n	8007b30 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 8007b0e:	697b      	ldr	r3, [r7, #20]
 8007b10:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	1ad2      	subs	r2, r2, r3
 8007b16:	697b      	ldr	r3, [r7, #20]
 8007b18:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 8007b1a:	697b      	ldr	r3, [r7, #20]
 8007b1c:	6a1a      	ldr	r2, [r3, #32]
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	441a      	add	r2, r3
 8007b22:	697b      	ldr	r3, [r7, #20]
 8007b24:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8007b26:	697b      	ldr	r3, [r7, #20]
 8007b28:	2203      	movs	r2, #3
 8007b2a:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8007b2e:	e006      	b.n	8007b3e <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8007b30:	697b      	ldr	r3, [r7, #20]
 8007b32:	2200      	movs	r2, #0
 8007b34:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8007b38:	6878      	ldr	r0, [r7, #4]
 8007b3a:	f000 f80f 	bl	8007b5c <USBH_CDC_ReceiveCallback>
      break;
 8007b3e:	bf00      	nop
  }
}
 8007b40:	bf00      	nop
 8007b42:	3718      	adds	r7, #24
 8007b44:	46bd      	mov	sp, r7
 8007b46:	bd80      	pop	{r7, pc}

08007b48 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8007b48:	b480      	push	{r7}
 8007b4a:	b083      	sub	sp, #12
 8007b4c:	af00      	add	r7, sp, #0
 8007b4e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8007b50:	bf00      	nop
 8007b52:	370c      	adds	r7, #12
 8007b54:	46bd      	mov	sp, r7
 8007b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b5a:	4770      	bx	lr

08007b5c <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8007b5c:	b480      	push	{r7}
 8007b5e:	b083      	sub	sp, #12
 8007b60:	af00      	add	r7, sp, #0
 8007b62:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8007b64:	bf00      	nop
 8007b66:	370c      	adds	r7, #12
 8007b68:	46bd      	mov	sp, r7
 8007b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b6e:	4770      	bx	lr

08007b70 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8007b70:	b480      	push	{r7}
 8007b72:	b083      	sub	sp, #12
 8007b74:	af00      	add	r7, sp, #0
 8007b76:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8007b78:	bf00      	nop
 8007b7a:	370c      	adds	r7, #12
 8007b7c:	46bd      	mov	sp, r7
 8007b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b82:	4770      	bx	lr

08007b84 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 8007b84:	b580      	push	{r7, lr}
 8007b86:	b084      	sub	sp, #16
 8007b88:	af00      	add	r7, sp, #0
 8007b8a:	60f8      	str	r0, [r7, #12]
 8007b8c:	60b9      	str	r1, [r7, #8]
 8007b8e:	4613      	mov	r3, r2
 8007b90:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d101      	bne.n	8007b9c <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8007b98:	2302      	movs	r3, #2
 8007b9a:	e029      	b.n	8007bf0 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	79fa      	ldrb	r2, [r7, #7]
 8007ba0:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	2200      	movs	r2, #0
 8007ba8:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	2200      	movs	r2, #0
 8007bb0:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8007bb4:	68f8      	ldr	r0, [r7, #12]
 8007bb6:	f000 f81f 	bl	8007bf8 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	2200      	movs	r2, #0
 8007bbe:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	2200      	movs	r2, #0
 8007bc6:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	2200      	movs	r2, #0
 8007bce:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	2200      	movs	r2, #0
 8007bd6:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8007bda:	68bb      	ldr	r3, [r7, #8]
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d003      	beq.n	8007be8 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	68ba      	ldr	r2, [r7, #8]
 8007be4:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8007be8:	68f8      	ldr	r0, [r7, #12]
 8007bea:	f001 fdc3 	bl	8009774 <USBH_LL_Init>

  return USBH_OK;
 8007bee:	2300      	movs	r3, #0
}
 8007bf0:	4618      	mov	r0, r3
 8007bf2:	3710      	adds	r7, #16
 8007bf4:	46bd      	mov	sp, r7
 8007bf6:	bd80      	pop	{r7, pc}

08007bf8 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8007bf8:	b580      	push	{r7, lr}
 8007bfa:	b084      	sub	sp, #16
 8007bfc:	af00      	add	r7, sp, #0
 8007bfe:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8007c00:	2300      	movs	r3, #0
 8007c02:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8007c04:	2300      	movs	r3, #0
 8007c06:	60fb      	str	r3, [r7, #12]
 8007c08:	e009      	b.n	8007c1e <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 8007c0a:	687a      	ldr	r2, [r7, #4]
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	33e0      	adds	r3, #224	@ 0xe0
 8007c10:	009b      	lsls	r3, r3, #2
 8007c12:	4413      	add	r3, r2
 8007c14:	2200      	movs	r2, #0
 8007c16:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	3301      	adds	r3, #1
 8007c1c:	60fb      	str	r3, [r7, #12]
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	2b0f      	cmp	r3, #15
 8007c22:	d9f2      	bls.n	8007c0a <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8007c24:	2300      	movs	r3, #0
 8007c26:	60fb      	str	r3, [r7, #12]
 8007c28:	e009      	b.n	8007c3e <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 8007c2a:	687a      	ldr	r2, [r7, #4]
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	4413      	add	r3, r2
 8007c30:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8007c34:	2200      	movs	r2, #0
 8007c36:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	3301      	adds	r3, #1
 8007c3c:	60fb      	str	r3, [r7, #12]
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007c44:	d3f1      	bcc.n	8007c2a <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	2200      	movs	r2, #0
 8007c4a:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	2200      	movs	r2, #0
 8007c50:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	2201      	movs	r2, #1
 8007c56:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	2200      	movs	r2, #0
 8007c5c:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	2201      	movs	r2, #1
 8007c64:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	2240      	movs	r2, #64	@ 0x40
 8007c6a:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	2200      	movs	r2, #0
 8007c70:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	2200      	movs	r2, #0
 8007c76:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	2201      	movs	r2, #1
 8007c7e:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	2200      	movs	r2, #0
 8007c86:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	2200      	movs	r2, #0
 8007c8e:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	331c      	adds	r3, #28
 8007c96:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007c9a:	2100      	movs	r1, #0
 8007c9c:	4618      	mov	r0, r3
 8007c9e:	f002 f81d 	bl	8009cdc <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8007ca8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007cac:	2100      	movs	r1, #0
 8007cae:	4618      	mov	r0, r3
 8007cb0:	f002 f814 	bl	8009cdc <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8007cba:	2212      	movs	r2, #18
 8007cbc:	2100      	movs	r1, #0
 8007cbe:	4618      	mov	r0, r3
 8007cc0:	f002 f80c 	bl	8009cdc <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8007cca:	223e      	movs	r2, #62	@ 0x3e
 8007ccc:	2100      	movs	r1, #0
 8007cce:	4618      	mov	r0, r3
 8007cd0:	f002 f804 	bl	8009cdc <memset>

  return USBH_OK;
 8007cd4:	2300      	movs	r3, #0
}
 8007cd6:	4618      	mov	r0, r3
 8007cd8:	3710      	adds	r7, #16
 8007cda:	46bd      	mov	sp, r7
 8007cdc:	bd80      	pop	{r7, pc}

08007cde <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8007cde:	b480      	push	{r7}
 8007ce0:	b085      	sub	sp, #20
 8007ce2:	af00      	add	r7, sp, #0
 8007ce4:	6078      	str	r0, [r7, #4]
 8007ce6:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8007ce8:	2300      	movs	r3, #0
 8007cea:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8007cec:	683b      	ldr	r3, [r7, #0]
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d016      	beq.n	8007d20 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d10e      	bne.n	8007d1a <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8007d02:	1c59      	adds	r1, r3, #1
 8007d04:	687a      	ldr	r2, [r7, #4]
 8007d06:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 8007d0a:	687a      	ldr	r2, [r7, #4]
 8007d0c:	33de      	adds	r3, #222	@ 0xde
 8007d0e:	6839      	ldr	r1, [r7, #0]
 8007d10:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8007d14:	2300      	movs	r3, #0
 8007d16:	73fb      	strb	r3, [r7, #15]
 8007d18:	e004      	b.n	8007d24 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8007d1a:	2302      	movs	r3, #2
 8007d1c:	73fb      	strb	r3, [r7, #15]
 8007d1e:	e001      	b.n	8007d24 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8007d20:	2302      	movs	r3, #2
 8007d22:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007d24:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d26:	4618      	mov	r0, r3
 8007d28:	3714      	adds	r7, #20
 8007d2a:	46bd      	mov	sp, r7
 8007d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d30:	4770      	bx	lr

08007d32 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8007d32:	b480      	push	{r7}
 8007d34:	b085      	sub	sp, #20
 8007d36:	af00      	add	r7, sp, #0
 8007d38:	6078      	str	r0, [r7, #4]
 8007d3a:	460b      	mov	r3, r1
 8007d3c:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8007d3e:	2300      	movs	r3, #0
 8007d40:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8007d48:	78fa      	ldrb	r2, [r7, #3]
 8007d4a:	429a      	cmp	r2, r3
 8007d4c:	d204      	bcs.n	8007d58 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	78fa      	ldrb	r2, [r7, #3]
 8007d52:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 8007d56:	e001      	b.n	8007d5c <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8007d58:	2302      	movs	r3, #2
 8007d5a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007d5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d5e:	4618      	mov	r0, r3
 8007d60:	3714      	adds	r7, #20
 8007d62:	46bd      	mov	sp, r7
 8007d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d68:	4770      	bx	lr

08007d6a <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8007d6a:	b480      	push	{r7}
 8007d6c:	b087      	sub	sp, #28
 8007d6e:	af00      	add	r7, sp, #0
 8007d70:	6078      	str	r0, [r7, #4]
 8007d72:	4608      	mov	r0, r1
 8007d74:	4611      	mov	r1, r2
 8007d76:	461a      	mov	r2, r3
 8007d78:	4603      	mov	r3, r0
 8007d7a:	70fb      	strb	r3, [r7, #3]
 8007d7c:	460b      	mov	r3, r1
 8007d7e:	70bb      	strb	r3, [r7, #2]
 8007d80:	4613      	mov	r3, r2
 8007d82:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8007d84:	2300      	movs	r3, #0
 8007d86:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8007d88:	2300      	movs	r3, #0
 8007d8a:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8007d92:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8007d94:	e025      	b.n	8007de2 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8007d96:	7dfb      	ldrb	r3, [r7, #23]
 8007d98:	221a      	movs	r2, #26
 8007d9a:	fb02 f303 	mul.w	r3, r2, r3
 8007d9e:	3308      	adds	r3, #8
 8007da0:	68fa      	ldr	r2, [r7, #12]
 8007da2:	4413      	add	r3, r2
 8007da4:	3302      	adds	r3, #2
 8007da6:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8007da8:	693b      	ldr	r3, [r7, #16]
 8007daa:	795b      	ldrb	r3, [r3, #5]
 8007dac:	78fa      	ldrb	r2, [r7, #3]
 8007dae:	429a      	cmp	r2, r3
 8007db0:	d002      	beq.n	8007db8 <USBH_FindInterface+0x4e>
 8007db2:	78fb      	ldrb	r3, [r7, #3]
 8007db4:	2bff      	cmp	r3, #255	@ 0xff
 8007db6:	d111      	bne.n	8007ddc <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8007db8:	693b      	ldr	r3, [r7, #16]
 8007dba:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8007dbc:	78ba      	ldrb	r2, [r7, #2]
 8007dbe:	429a      	cmp	r2, r3
 8007dc0:	d002      	beq.n	8007dc8 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8007dc2:	78bb      	ldrb	r3, [r7, #2]
 8007dc4:	2bff      	cmp	r3, #255	@ 0xff
 8007dc6:	d109      	bne.n	8007ddc <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8007dc8:	693b      	ldr	r3, [r7, #16]
 8007dca:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8007dcc:	787a      	ldrb	r2, [r7, #1]
 8007dce:	429a      	cmp	r2, r3
 8007dd0:	d002      	beq.n	8007dd8 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8007dd2:	787b      	ldrb	r3, [r7, #1]
 8007dd4:	2bff      	cmp	r3, #255	@ 0xff
 8007dd6:	d101      	bne.n	8007ddc <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8007dd8:	7dfb      	ldrb	r3, [r7, #23]
 8007dda:	e006      	b.n	8007dea <USBH_FindInterface+0x80>
    }
    if_ix++;
 8007ddc:	7dfb      	ldrb	r3, [r7, #23]
 8007dde:	3301      	adds	r3, #1
 8007de0:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8007de2:	7dfb      	ldrb	r3, [r7, #23]
 8007de4:	2b01      	cmp	r3, #1
 8007de6:	d9d6      	bls.n	8007d96 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8007de8:	23ff      	movs	r3, #255	@ 0xff
}
 8007dea:	4618      	mov	r0, r3
 8007dec:	371c      	adds	r7, #28
 8007dee:	46bd      	mov	sp, r7
 8007df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007df4:	4770      	bx	lr

08007df6 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 8007df6:	b580      	push	{r7, lr}
 8007df8:	b082      	sub	sp, #8
 8007dfa:	af00      	add	r7, sp, #0
 8007dfc:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8007dfe:	6878      	ldr	r0, [r7, #4]
 8007e00:	f001 fcf4 	bl	80097ec <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8007e04:	2101      	movs	r1, #1
 8007e06:	6878      	ldr	r0, [r7, #4]
 8007e08:	f001 fe0d 	bl	8009a26 <USBH_LL_DriverVBUS>

  return USBH_OK;
 8007e0c:	2300      	movs	r3, #0
}
 8007e0e:	4618      	mov	r0, r3
 8007e10:	3708      	adds	r7, #8
 8007e12:	46bd      	mov	sp, r7
 8007e14:	bd80      	pop	{r7, pc}
	...

08007e18 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8007e18:	b580      	push	{r7, lr}
 8007e1a:	b088      	sub	sp, #32
 8007e1c:	af04      	add	r7, sp, #16
 8007e1e:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8007e20:	2302      	movs	r3, #2
 8007e22:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8007e24:	2300      	movs	r3, #0
 8007e26:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 8007e2e:	b2db      	uxtb	r3, r3
 8007e30:	2b01      	cmp	r3, #1
 8007e32:	d102      	bne.n	8007e3a <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	2203      	movs	r2, #3
 8007e38:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	781b      	ldrb	r3, [r3, #0]
 8007e3e:	b2db      	uxtb	r3, r3
 8007e40:	2b0b      	cmp	r3, #11
 8007e42:	f200 81bb 	bhi.w	80081bc <USBH_Process+0x3a4>
 8007e46:	a201      	add	r2, pc, #4	@ (adr r2, 8007e4c <USBH_Process+0x34>)
 8007e48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e4c:	08007e7d 	.word	0x08007e7d
 8007e50:	08007eaf 	.word	0x08007eaf
 8007e54:	08007f17 	.word	0x08007f17
 8007e58:	08008157 	.word	0x08008157
 8007e5c:	080081bd 	.word	0x080081bd
 8007e60:	08007fb7 	.word	0x08007fb7
 8007e64:	080080fd 	.word	0x080080fd
 8007e68:	08007fed 	.word	0x08007fed
 8007e6c:	0800800d 	.word	0x0800800d
 8007e70:	0800802b 	.word	0x0800802b
 8007e74:	0800806f 	.word	0x0800806f
 8007e78:	0800813f 	.word	0x0800813f
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 8007e82:	b2db      	uxtb	r3, r3
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	f000 819b 	beq.w	80081c0 <USBH_Process+0x3a8>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	2201      	movs	r2, #1
 8007e8e:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8007e90:	20c8      	movs	r0, #200	@ 0xc8
 8007e92:	f001 fe12 	bl	8009aba <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8007e96:	6878      	ldr	r0, [r7, #4]
 8007e98:	f001 fd05 	bl	80098a6 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	2200      	movs	r2, #0
 8007ea0:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	2200      	movs	r2, #0
 8007ea8:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8007eac:	e188      	b.n	80081c0 <USBH_Process+0x3a8>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 8007eb4:	2b01      	cmp	r3, #1
 8007eb6:	d107      	bne.n	8007ec8 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	2200      	movs	r2, #0
 8007ebc:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	2202      	movs	r2, #2
 8007ec4:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8007ec6:	e18a      	b.n	80081de <USBH_Process+0x3c6>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8007ece:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007ed2:	d914      	bls.n	8007efe <USBH_Process+0xe6>
          phost->device.RstCnt++;
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8007eda:	3301      	adds	r3, #1
 8007edc:	b2da      	uxtb	r2, r3
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8007eea:	2b03      	cmp	r3, #3
 8007eec:	d903      	bls.n	8007ef6 <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	220d      	movs	r2, #13
 8007ef2:	701a      	strb	r2, [r3, #0]
      break;
 8007ef4:	e173      	b.n	80081de <USBH_Process+0x3c6>
            phost->gState = HOST_IDLE;
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	2200      	movs	r2, #0
 8007efa:	701a      	strb	r2, [r3, #0]
      break;
 8007efc:	e16f      	b.n	80081de <USBH_Process+0x3c6>
          phost->Timeout += 10U;
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8007f04:	f103 020a 	add.w	r2, r3, #10
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 8007f0e:	200a      	movs	r0, #10
 8007f10:	f001 fdd3 	bl	8009aba <USBH_Delay>
      break;
 8007f14:	e163      	b.n	80081de <USBH_Process+0x3c6>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d005      	beq.n	8007f2c <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007f26:	2104      	movs	r1, #4
 8007f28:	6878      	ldr	r0, [r7, #4]
 8007f2a:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8007f2c:	2064      	movs	r0, #100	@ 0x64
 8007f2e:	f001 fdc4 	bl	8009aba <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8007f32:	6878      	ldr	r0, [r7, #4]
 8007f34:	f001 fc90 	bl	8009858 <USBH_LL_GetSpeed>
 8007f38:	4603      	mov	r3, r0
 8007f3a:	461a      	mov	r2, r3
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

      phost->gState = HOST_ENUMERATION;
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	2205      	movs	r2, #5
 8007f46:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8007f48:	2100      	movs	r1, #0
 8007f4a:	6878      	ldr	r0, [r7, #4]
 8007f4c:	f001 fa9b 	bl	8009486 <USBH_AllocPipe>
 8007f50:	4603      	mov	r3, r0
 8007f52:	461a      	mov	r2, r3
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8007f58:	2180      	movs	r1, #128	@ 0x80
 8007f5a:	6878      	ldr	r0, [r7, #4]
 8007f5c:	f001 fa93 	bl	8009486 <USBH_AllocPipe>
 8007f60:	4603      	mov	r3, r0
 8007f62:	461a      	mov	r2, r3
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	7919      	ldrb	r1, [r3, #4]
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8007f78:	687a      	ldr	r2, [r7, #4]
 8007f7a:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8007f7c:	9202      	str	r2, [sp, #8]
 8007f7e:	2200      	movs	r2, #0
 8007f80:	9201      	str	r2, [sp, #4]
 8007f82:	9300      	str	r3, [sp, #0]
 8007f84:	4603      	mov	r3, r0
 8007f86:	2280      	movs	r2, #128	@ 0x80
 8007f88:	6878      	ldr	r0, [r7, #4]
 8007f8a:	f001 fa4d 	bl	8009428 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	7959      	ldrb	r1, [r3, #5]
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8007f9e:	687a      	ldr	r2, [r7, #4]
 8007fa0:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8007fa2:	9202      	str	r2, [sp, #8]
 8007fa4:	2200      	movs	r2, #0
 8007fa6:	9201      	str	r2, [sp, #4]
 8007fa8:	9300      	str	r3, [sp, #0]
 8007faa:	4603      	mov	r3, r0
 8007fac:	2200      	movs	r2, #0
 8007fae:	6878      	ldr	r0, [r7, #4]
 8007fb0:	f001 fa3a 	bl	8009428 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8007fb4:	e113      	b.n	80081de <USBH_Process+0x3c6>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8007fb6:	6878      	ldr	r0, [r7, #4]
 8007fb8:	f000 f916 	bl	80081e8 <USBH_HandleEnum>
 8007fbc:	4603      	mov	r3, r0
 8007fbe:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8007fc0:	7bbb      	ldrb	r3, [r7, #14]
 8007fc2:	b2db      	uxtb	r3, r3
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	f040 80fd 	bne.w	80081c4 <USBH_Process+0x3ac>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	2200      	movs	r2, #0
 8007fce:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 8007fd8:	2b01      	cmp	r3, #1
 8007fda:	d103      	bne.n	8007fe4 <USBH_Process+0x1cc>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	2208      	movs	r2, #8
 8007fe0:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8007fe2:	e0ef      	b.n	80081c4 <USBH_Process+0x3ac>
          phost->gState = HOST_INPUT;
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	2207      	movs	r2, #7
 8007fe8:	701a      	strb	r2, [r3, #0]
      break;
 8007fea:	e0eb      	b.n	80081c4 <USBH_Process+0x3ac>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	f000 80e8 	beq.w	80081c8 <USBH_Process+0x3b0>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007ffe:	2101      	movs	r1, #1
 8008000:	6878      	ldr	r0, [r7, #4]
 8008002:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	2208      	movs	r2, #8
 8008008:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 800800a:	e0dd      	b.n	80081c8 <USBH_Process+0x3b0>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 8008012:	4619      	mov	r1, r3
 8008014:	6878      	ldr	r0, [r7, #4]
 8008016:	f000 fc3a 	bl	800888e <USBH_SetCfg>
 800801a:	4603      	mov	r3, r0
 800801c:	2b00      	cmp	r3, #0
 800801e:	f040 80d5 	bne.w	80081cc <USBH_Process+0x3b4>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	2209      	movs	r2, #9
 8008026:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008028:	e0d0      	b.n	80081cc <USBH_Process+0x3b4>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 8008030:	f003 0320 	and.w	r3, r3, #32
 8008034:	2b00      	cmp	r3, #0
 8008036:	d016      	beq.n	8008066 <USBH_Process+0x24e>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8008038:	2101      	movs	r1, #1
 800803a:	6878      	ldr	r0, [r7, #4]
 800803c:	f000 fc4a 	bl	80088d4 <USBH_SetFeature>
 8008040:	4603      	mov	r3, r0
 8008042:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8008044:	7bbb      	ldrb	r3, [r7, #14]
 8008046:	b2db      	uxtb	r3, r3
 8008048:	2b00      	cmp	r3, #0
 800804a:	d103      	bne.n	8008054 <USBH_Process+0x23c>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	220a      	movs	r2, #10
 8008050:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008052:	e0bd      	b.n	80081d0 <USBH_Process+0x3b8>
        else if (status == USBH_NOT_SUPPORTED)
 8008054:	7bbb      	ldrb	r3, [r7, #14]
 8008056:	b2db      	uxtb	r3, r3
 8008058:	2b03      	cmp	r3, #3
 800805a:	f040 80b9 	bne.w	80081d0 <USBH_Process+0x3b8>
          phost->gState = HOST_CHECK_CLASS;
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	220a      	movs	r2, #10
 8008062:	701a      	strb	r2, [r3, #0]
      break;
 8008064:	e0b4      	b.n	80081d0 <USBH_Process+0x3b8>
        phost->gState = HOST_CHECK_CLASS;
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	220a      	movs	r2, #10
 800806a:	701a      	strb	r2, [r3, #0]
      break;
 800806c:	e0b0      	b.n	80081d0 <USBH_Process+0x3b8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8008074:	2b00      	cmp	r3, #0
 8008076:	f000 80ad 	beq.w	80081d4 <USBH_Process+0x3bc>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	2200      	movs	r2, #0
 800807e:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8008082:	2300      	movs	r3, #0
 8008084:	73fb      	strb	r3, [r7, #15]
 8008086:	e016      	b.n	80080b6 <USBH_Process+0x29e>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8008088:	7bfa      	ldrb	r2, [r7, #15]
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	32de      	adds	r2, #222	@ 0xde
 800808e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008092:	791a      	ldrb	r2, [r3, #4]
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 800809a:	429a      	cmp	r2, r3
 800809c:	d108      	bne.n	80080b0 <USBH_Process+0x298>
          {
            phost->pActiveClass = phost->pClass[idx];
 800809e:	7bfa      	ldrb	r2, [r7, #15]
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	32de      	adds	r2, #222	@ 0xde
 80080a4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 80080ae:	e005      	b.n	80080bc <USBH_Process+0x2a4>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80080b0:	7bfb      	ldrb	r3, [r7, #15]
 80080b2:	3301      	adds	r3, #1
 80080b4:	73fb      	strb	r3, [r7, #15]
 80080b6:	7bfb      	ldrb	r3, [r7, #15]
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d0e5      	beq.n	8008088 <USBH_Process+0x270>
          }
        }

        if (phost->pActiveClass != NULL)
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d016      	beq.n	80080f4 <USBH_Process+0x2dc>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80080cc:	689b      	ldr	r3, [r3, #8]
 80080ce:	6878      	ldr	r0, [r7, #4]
 80080d0:	4798      	blx	r3
 80080d2:	4603      	mov	r3, r0
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d109      	bne.n	80080ec <USBH_Process+0x2d4>
          {
            phost->gState = HOST_CLASS_REQUEST;
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	2206      	movs	r2, #6
 80080dc:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80080e4:	2103      	movs	r1, #3
 80080e6:	6878      	ldr	r0, [r7, #4]
 80080e8:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80080ea:	e073      	b.n	80081d4 <USBH_Process+0x3bc>
            phost->gState = HOST_ABORT_STATE;
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	220d      	movs	r2, #13
 80080f0:	701a      	strb	r2, [r3, #0]
      break;
 80080f2:	e06f      	b.n	80081d4 <USBH_Process+0x3bc>
          phost->gState = HOST_ABORT_STATE;
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	220d      	movs	r2, #13
 80080f8:	701a      	strb	r2, [r3, #0]
      break;
 80080fa:	e06b      	b.n	80081d4 <USBH_Process+0x3bc>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008102:	2b00      	cmp	r3, #0
 8008104:	d017      	beq.n	8008136 <USBH_Process+0x31e>
      {
        status = phost->pActiveClass->Requests(phost);
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800810c:	691b      	ldr	r3, [r3, #16]
 800810e:	6878      	ldr	r0, [r7, #4]
 8008110:	4798      	blx	r3
 8008112:	4603      	mov	r3, r0
 8008114:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8008116:	7bbb      	ldrb	r3, [r7, #14]
 8008118:	b2db      	uxtb	r3, r3
 800811a:	2b00      	cmp	r3, #0
 800811c:	d103      	bne.n	8008126 <USBH_Process+0x30e>
        {
          phost->gState = HOST_CLASS;
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	220b      	movs	r2, #11
 8008122:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008124:	e058      	b.n	80081d8 <USBH_Process+0x3c0>
        else if (status == USBH_FAIL)
 8008126:	7bbb      	ldrb	r3, [r7, #14]
 8008128:	b2db      	uxtb	r3, r3
 800812a:	2b02      	cmp	r3, #2
 800812c:	d154      	bne.n	80081d8 <USBH_Process+0x3c0>
          phost->gState = HOST_ABORT_STATE;
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	220d      	movs	r2, #13
 8008132:	701a      	strb	r2, [r3, #0]
      break;
 8008134:	e050      	b.n	80081d8 <USBH_Process+0x3c0>
        phost->gState = HOST_ABORT_STATE;
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	220d      	movs	r2, #13
 800813a:	701a      	strb	r2, [r3, #0]
      break;
 800813c:	e04c      	b.n	80081d8 <USBH_Process+0x3c0>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008144:	2b00      	cmp	r3, #0
 8008146:	d049      	beq.n	80081dc <USBH_Process+0x3c4>
      {
        phost->pActiveClass->BgndProcess(phost);
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800814e:	695b      	ldr	r3, [r3, #20]
 8008150:	6878      	ldr	r0, [r7, #4]
 8008152:	4798      	blx	r3
      }
      break;
 8008154:	e042      	b.n	80081dc <USBH_Process+0x3c4>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	2200      	movs	r2, #0
 800815a:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 800815e:	6878      	ldr	r0, [r7, #4]
 8008160:	f7ff fd4a 	bl	8007bf8 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800816a:	2b00      	cmp	r3, #0
 800816c:	d009      	beq.n	8008182 <USBH_Process+0x36a>
      {
        phost->pActiveClass->DeInit(phost);
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008174:	68db      	ldr	r3, [r3, #12]
 8008176:	6878      	ldr	r0, [r7, #4]
 8008178:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	2200      	movs	r2, #0
 800817e:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008188:	2b00      	cmp	r3, #0
 800818a:	d005      	beq.n	8008198 <USBH_Process+0x380>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008192:	2105      	movs	r1, #5
 8008194:	6878      	ldr	r0, [r7, #4]
 8008196:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 800819e:	b2db      	uxtb	r3, r3
 80081a0:	2b01      	cmp	r3, #1
 80081a2:	d107      	bne.n	80081b4 <USBH_Process+0x39c>
      {
        phost->device.is_ReEnumerated = 0U;
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	2200      	movs	r2, #0
 80081a8:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 80081ac:	6878      	ldr	r0, [r7, #4]
 80081ae:	f7ff fe22 	bl	8007df6 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80081b2:	e014      	b.n	80081de <USBH_Process+0x3c6>
        (void)USBH_LL_Start(phost);
 80081b4:	6878      	ldr	r0, [r7, #4]
 80081b6:	f001 fb19 	bl	80097ec <USBH_LL_Start>
      break;
 80081ba:	e010      	b.n	80081de <USBH_Process+0x3c6>

    case HOST_ABORT_STATE:
    default :
      break;
 80081bc:	bf00      	nop
 80081be:	e00e      	b.n	80081de <USBH_Process+0x3c6>
      break;
 80081c0:	bf00      	nop
 80081c2:	e00c      	b.n	80081de <USBH_Process+0x3c6>
      break;
 80081c4:	bf00      	nop
 80081c6:	e00a      	b.n	80081de <USBH_Process+0x3c6>
    break;
 80081c8:	bf00      	nop
 80081ca:	e008      	b.n	80081de <USBH_Process+0x3c6>
      break;
 80081cc:	bf00      	nop
 80081ce:	e006      	b.n	80081de <USBH_Process+0x3c6>
      break;
 80081d0:	bf00      	nop
 80081d2:	e004      	b.n	80081de <USBH_Process+0x3c6>
      break;
 80081d4:	bf00      	nop
 80081d6:	e002      	b.n	80081de <USBH_Process+0x3c6>
      break;
 80081d8:	bf00      	nop
 80081da:	e000      	b.n	80081de <USBH_Process+0x3c6>
      break;
 80081dc:	bf00      	nop
  }
  return USBH_OK;
 80081de:	2300      	movs	r3, #0
}
 80081e0:	4618      	mov	r0, r3
 80081e2:	3710      	adds	r7, #16
 80081e4:	46bd      	mov	sp, r7
 80081e6:	bd80      	pop	{r7, pc}

080081e8 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 80081e8:	b580      	push	{r7, lr}
 80081ea:	b088      	sub	sp, #32
 80081ec:	af04      	add	r7, sp, #16
 80081ee:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 80081f0:	2301      	movs	r3, #1
 80081f2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 80081f4:	2301      	movs	r3, #1
 80081f6:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	785b      	ldrb	r3, [r3, #1]
 80081fc:	2b07      	cmp	r3, #7
 80081fe:	f200 81bd 	bhi.w	800857c <USBH_HandleEnum+0x394>
 8008202:	a201      	add	r2, pc, #4	@ (adr r2, 8008208 <USBH_HandleEnum+0x20>)
 8008204:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008208:	08008229 	.word	0x08008229
 800820c:	080082e3 	.word	0x080082e3
 8008210:	0800834d 	.word	0x0800834d
 8008214:	080083d7 	.word	0x080083d7
 8008218:	08008441 	.word	0x08008441
 800821c:	080084b1 	.word	0x080084b1
 8008220:	080084f7 	.word	0x080084f7
 8008224:	0800853d 	.word	0x0800853d
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8008228:	2108      	movs	r1, #8
 800822a:	6878      	ldr	r0, [r7, #4]
 800822c:	f000 fa4c 	bl	80086c8 <USBH_Get_DevDesc>
 8008230:	4603      	mov	r3, r0
 8008232:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008234:	7bbb      	ldrb	r3, [r7, #14]
 8008236:	2b00      	cmp	r3, #0
 8008238:	d12e      	bne.n	8008298 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	2201      	movs	r2, #1
 8008248:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	7919      	ldrb	r1, [r3, #4]
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800825a:	687a      	ldr	r2, [r7, #4]
 800825c:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800825e:	9202      	str	r2, [sp, #8]
 8008260:	2200      	movs	r2, #0
 8008262:	9201      	str	r2, [sp, #4]
 8008264:	9300      	str	r3, [sp, #0]
 8008266:	4603      	mov	r3, r0
 8008268:	2280      	movs	r2, #128	@ 0x80
 800826a:	6878      	ldr	r0, [r7, #4]
 800826c:	f001 f8dc 	bl	8009428 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	7959      	ldrb	r1, [r3, #5]
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008280:	687a      	ldr	r2, [r7, #4]
 8008282:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008284:	9202      	str	r2, [sp, #8]
 8008286:	2200      	movs	r2, #0
 8008288:	9201      	str	r2, [sp, #4]
 800828a:	9300      	str	r3, [sp, #0]
 800828c:	4603      	mov	r3, r0
 800828e:	2200      	movs	r2, #0
 8008290:	6878      	ldr	r0, [r7, #4]
 8008292:	f001 f8c9 	bl	8009428 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8008296:	e173      	b.n	8008580 <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008298:	7bbb      	ldrb	r3, [r7, #14]
 800829a:	2b03      	cmp	r3, #3
 800829c:	f040 8170 	bne.w	8008580 <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80082a6:	3301      	adds	r3, #1
 80082a8:	b2da      	uxtb	r2, r3
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80082b6:	2b03      	cmp	r3, #3
 80082b8:	d903      	bls.n	80082c2 <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	220d      	movs	r2, #13
 80082be:	701a      	strb	r2, [r3, #0]
      break;
 80082c0:	e15e      	b.n	8008580 <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	795b      	ldrb	r3, [r3, #5]
 80082c6:	4619      	mov	r1, r3
 80082c8:	6878      	ldr	r0, [r7, #4]
 80082ca:	f001 f8fd 	bl	80094c8 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	791b      	ldrb	r3, [r3, #4]
 80082d2:	4619      	mov	r1, r3
 80082d4:	6878      	ldr	r0, [r7, #4]
 80082d6:	f001 f8f7 	bl	80094c8 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	2200      	movs	r2, #0
 80082de:	701a      	strb	r2, [r3, #0]
      break;
 80082e0:	e14e      	b.n	8008580 <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 80082e2:	2112      	movs	r1, #18
 80082e4:	6878      	ldr	r0, [r7, #4]
 80082e6:	f000 f9ef 	bl	80086c8 <USBH_Get_DevDesc>
 80082ea:	4603      	mov	r3, r0
 80082ec:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80082ee:	7bbb      	ldrb	r3, [r7, #14]
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d103      	bne.n	80082fc <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	2202      	movs	r2, #2
 80082f8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80082fa:	e143      	b.n	8008584 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80082fc:	7bbb      	ldrb	r3, [r7, #14]
 80082fe:	2b03      	cmp	r3, #3
 8008300:	f040 8140 	bne.w	8008584 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800830a:	3301      	adds	r3, #1
 800830c:	b2da      	uxtb	r2, r3
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800831a:	2b03      	cmp	r3, #3
 800831c:	d903      	bls.n	8008326 <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	220d      	movs	r2, #13
 8008322:	701a      	strb	r2, [r3, #0]
      break;
 8008324:	e12e      	b.n	8008584 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	795b      	ldrb	r3, [r3, #5]
 800832a:	4619      	mov	r1, r3
 800832c:	6878      	ldr	r0, [r7, #4]
 800832e:	f001 f8cb 	bl	80094c8 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	791b      	ldrb	r3, [r3, #4]
 8008336:	4619      	mov	r1, r3
 8008338:	6878      	ldr	r0, [r7, #4]
 800833a:	f001 f8c5 	bl	80094c8 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	2200      	movs	r2, #0
 8008342:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	2200      	movs	r2, #0
 8008348:	701a      	strb	r2, [r3, #0]
      break;
 800834a:	e11b      	b.n	8008584 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800834c:	2101      	movs	r1, #1
 800834e:	6878      	ldr	r0, [r7, #4]
 8008350:	f000 fa79 	bl	8008846 <USBH_SetAddress>
 8008354:	4603      	mov	r3, r0
 8008356:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008358:	7bbb      	ldrb	r3, [r7, #14]
 800835a:	2b00      	cmp	r3, #0
 800835c:	d130      	bne.n	80083c0 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 800835e:	2002      	movs	r0, #2
 8008360:	f001 fbab 	bl	8009aba <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	2201      	movs	r2, #1
 8008368:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	2203      	movs	r2, #3
 8008370:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	7919      	ldrb	r1, [r3, #4]
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008382:	687a      	ldr	r2, [r7, #4]
 8008384:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8008386:	9202      	str	r2, [sp, #8]
 8008388:	2200      	movs	r2, #0
 800838a:	9201      	str	r2, [sp, #4]
 800838c:	9300      	str	r3, [sp, #0]
 800838e:	4603      	mov	r3, r0
 8008390:	2280      	movs	r2, #128	@ 0x80
 8008392:	6878      	ldr	r0, [r7, #4]
 8008394:	f001 f848 	bl	8009428 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	7959      	ldrb	r1, [r3, #5]
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80083a8:	687a      	ldr	r2, [r7, #4]
 80083aa:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80083ac:	9202      	str	r2, [sp, #8]
 80083ae:	2200      	movs	r2, #0
 80083b0:	9201      	str	r2, [sp, #4]
 80083b2:	9300      	str	r3, [sp, #0]
 80083b4:	4603      	mov	r3, r0
 80083b6:	2200      	movs	r2, #0
 80083b8:	6878      	ldr	r0, [r7, #4]
 80083ba:	f001 f835 	bl	8009428 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 80083be:	e0e3      	b.n	8008588 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80083c0:	7bbb      	ldrb	r3, [r7, #14]
 80083c2:	2b03      	cmp	r3, #3
 80083c4:	f040 80e0 	bne.w	8008588 <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	220d      	movs	r2, #13
 80083cc:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	2200      	movs	r2, #0
 80083d2:	705a      	strb	r2, [r3, #1]
      break;
 80083d4:	e0d8      	b.n	8008588 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 80083d6:	2109      	movs	r1, #9
 80083d8:	6878      	ldr	r0, [r7, #4]
 80083da:	f000 f9a1 	bl	8008720 <USBH_Get_CfgDesc>
 80083de:	4603      	mov	r3, r0
 80083e0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80083e2:	7bbb      	ldrb	r3, [r7, #14]
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d103      	bne.n	80083f0 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	2204      	movs	r2, #4
 80083ec:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80083ee:	e0cd      	b.n	800858c <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80083f0:	7bbb      	ldrb	r3, [r7, #14]
 80083f2:	2b03      	cmp	r3, #3
 80083f4:	f040 80ca 	bne.w	800858c <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80083fe:	3301      	adds	r3, #1
 8008400:	b2da      	uxtb	r2, r3
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800840e:	2b03      	cmp	r3, #3
 8008410:	d903      	bls.n	800841a <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	220d      	movs	r2, #13
 8008416:	701a      	strb	r2, [r3, #0]
      break;
 8008418:	e0b8      	b.n	800858c <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	795b      	ldrb	r3, [r3, #5]
 800841e:	4619      	mov	r1, r3
 8008420:	6878      	ldr	r0, [r7, #4]
 8008422:	f001 f851 	bl	80094c8 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	791b      	ldrb	r3, [r3, #4]
 800842a:	4619      	mov	r1, r3
 800842c:	6878      	ldr	r0, [r7, #4]
 800842e:	f001 f84b 	bl	80094c8 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	2200      	movs	r2, #0
 8008436:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	2200      	movs	r2, #0
 800843c:	701a      	strb	r2, [r3, #0]
      break;
 800843e:	e0a5      	b.n	800858c <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 8008446:	4619      	mov	r1, r3
 8008448:	6878      	ldr	r0, [r7, #4]
 800844a:	f000 f969 	bl	8008720 <USBH_Get_CfgDesc>
 800844e:	4603      	mov	r3, r0
 8008450:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008452:	7bbb      	ldrb	r3, [r7, #14]
 8008454:	2b00      	cmp	r3, #0
 8008456:	d103      	bne.n	8008460 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	2205      	movs	r2, #5
 800845c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800845e:	e097      	b.n	8008590 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008460:	7bbb      	ldrb	r3, [r7, #14]
 8008462:	2b03      	cmp	r3, #3
 8008464:	f040 8094 	bne.w	8008590 <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800846e:	3301      	adds	r3, #1
 8008470:	b2da      	uxtb	r2, r3
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800847e:	2b03      	cmp	r3, #3
 8008480:	d903      	bls.n	800848a <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	220d      	movs	r2, #13
 8008486:	701a      	strb	r2, [r3, #0]
      break;
 8008488:	e082      	b.n	8008590 <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	795b      	ldrb	r3, [r3, #5]
 800848e:	4619      	mov	r1, r3
 8008490:	6878      	ldr	r0, [r7, #4]
 8008492:	f001 f819 	bl	80094c8 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	791b      	ldrb	r3, [r3, #4]
 800849a:	4619      	mov	r1, r3
 800849c:	6878      	ldr	r0, [r7, #4]
 800849e:	f001 f813 	bl	80094c8 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	2200      	movs	r2, #0
 80084a6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	2200      	movs	r2, #0
 80084ac:	701a      	strb	r2, [r3, #0]
      break;
 80084ae:	e06f      	b.n	8008590 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d019      	beq.n	80084ee <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80084c6:	23ff      	movs	r3, #255	@ 0xff
 80084c8:	6878      	ldr	r0, [r7, #4]
 80084ca:	f000 f953 	bl	8008774 <USBH_Get_StringDesc>
 80084ce:	4603      	mov	r3, r0
 80084d0:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80084d2:	7bbb      	ldrb	r3, [r7, #14]
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d103      	bne.n	80084e0 <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	2206      	movs	r2, #6
 80084dc:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 80084de:	e059      	b.n	8008594 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80084e0:	7bbb      	ldrb	r3, [r7, #14]
 80084e2:	2b03      	cmp	r3, #3
 80084e4:	d156      	bne.n	8008594 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	2206      	movs	r2, #6
 80084ea:	705a      	strb	r2, [r3, #1]
      break;
 80084ec:	e052      	b.n	8008594 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	2206      	movs	r2, #6
 80084f2:	705a      	strb	r2, [r3, #1]
      break;
 80084f4:	e04e      	b.n	8008594 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d019      	beq.n	8008534 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800850c:	23ff      	movs	r3, #255	@ 0xff
 800850e:	6878      	ldr	r0, [r7, #4]
 8008510:	f000 f930 	bl	8008774 <USBH_Get_StringDesc>
 8008514:	4603      	mov	r3, r0
 8008516:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008518:	7bbb      	ldrb	r3, [r7, #14]
 800851a:	2b00      	cmp	r3, #0
 800851c:	d103      	bne.n	8008526 <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	2207      	movs	r2, #7
 8008522:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8008524:	e038      	b.n	8008598 <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008526:	7bbb      	ldrb	r3, [r7, #14]
 8008528:	2b03      	cmp	r3, #3
 800852a:	d135      	bne.n	8008598 <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	2207      	movs	r2, #7
 8008530:	705a      	strb	r2, [r3, #1]
      break;
 8008532:	e031      	b.n	8008598 <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	2207      	movs	r2, #7
 8008538:	705a      	strb	r2, [r3, #1]
      break;
 800853a:	e02d      	b.n	8008598 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 8008542:	2b00      	cmp	r3, #0
 8008544:	d017      	beq.n	8008576 <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8008552:	23ff      	movs	r3, #255	@ 0xff
 8008554:	6878      	ldr	r0, [r7, #4]
 8008556:	f000 f90d 	bl	8008774 <USBH_Get_StringDesc>
 800855a:	4603      	mov	r3, r0
 800855c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800855e:	7bbb      	ldrb	r3, [r7, #14]
 8008560:	2b00      	cmp	r3, #0
 8008562:	d102      	bne.n	800856a <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8008564:	2300      	movs	r3, #0
 8008566:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8008568:	e018      	b.n	800859c <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800856a:	7bbb      	ldrb	r3, [r7, #14]
 800856c:	2b03      	cmp	r3, #3
 800856e:	d115      	bne.n	800859c <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 8008570:	2300      	movs	r3, #0
 8008572:	73fb      	strb	r3, [r7, #15]
      break;
 8008574:	e012      	b.n	800859c <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 8008576:	2300      	movs	r3, #0
 8008578:	73fb      	strb	r3, [r7, #15]
      break;
 800857a:	e00f      	b.n	800859c <USBH_HandleEnum+0x3b4>

    default:
      break;
 800857c:	bf00      	nop
 800857e:	e00e      	b.n	800859e <USBH_HandleEnum+0x3b6>
      break;
 8008580:	bf00      	nop
 8008582:	e00c      	b.n	800859e <USBH_HandleEnum+0x3b6>
      break;
 8008584:	bf00      	nop
 8008586:	e00a      	b.n	800859e <USBH_HandleEnum+0x3b6>
      break;
 8008588:	bf00      	nop
 800858a:	e008      	b.n	800859e <USBH_HandleEnum+0x3b6>
      break;
 800858c:	bf00      	nop
 800858e:	e006      	b.n	800859e <USBH_HandleEnum+0x3b6>
      break;
 8008590:	bf00      	nop
 8008592:	e004      	b.n	800859e <USBH_HandleEnum+0x3b6>
      break;
 8008594:	bf00      	nop
 8008596:	e002      	b.n	800859e <USBH_HandleEnum+0x3b6>
      break;
 8008598:	bf00      	nop
 800859a:	e000      	b.n	800859e <USBH_HandleEnum+0x3b6>
      break;
 800859c:	bf00      	nop
  }
  return Status;
 800859e:	7bfb      	ldrb	r3, [r7, #15]
}
 80085a0:	4618      	mov	r0, r3
 80085a2:	3710      	adds	r7, #16
 80085a4:	46bd      	mov	sp, r7
 80085a6:	bd80      	pop	{r7, pc}

080085a8 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 80085a8:	b480      	push	{r7}
 80085aa:	b083      	sub	sp, #12
 80085ac:	af00      	add	r7, sp, #0
 80085ae:	6078      	str	r0, [r7, #4]
 80085b0:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	683a      	ldr	r2, [r7, #0]
 80085b6:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 80085ba:	bf00      	nop
 80085bc:	370c      	adds	r7, #12
 80085be:	46bd      	mov	sp, r7
 80085c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c4:	4770      	bx	lr

080085c6 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 80085c6:	b580      	push	{r7, lr}
 80085c8:	b082      	sub	sp, #8
 80085ca:	af00      	add	r7, sp, #0
 80085cc:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80085d4:	1c5a      	adds	r2, r3, #1
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 80085dc:	6878      	ldr	r0, [r7, #4]
 80085de:	f000 f804 	bl	80085ea <USBH_HandleSof>
}
 80085e2:	bf00      	nop
 80085e4:	3708      	adds	r7, #8
 80085e6:	46bd      	mov	sp, r7
 80085e8:	bd80      	pop	{r7, pc}

080085ea <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 80085ea:	b580      	push	{r7, lr}
 80085ec:	b082      	sub	sp, #8
 80085ee:	af00      	add	r7, sp, #0
 80085f0:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	781b      	ldrb	r3, [r3, #0]
 80085f6:	b2db      	uxtb	r3, r3
 80085f8:	2b0b      	cmp	r3, #11
 80085fa:	d10a      	bne.n	8008612 <USBH_HandleSof+0x28>
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008602:	2b00      	cmp	r3, #0
 8008604:	d005      	beq.n	8008612 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800860c:	699b      	ldr	r3, [r3, #24]
 800860e:	6878      	ldr	r0, [r7, #4]
 8008610:	4798      	blx	r3
  }
}
 8008612:	bf00      	nop
 8008614:	3708      	adds	r7, #8
 8008616:	46bd      	mov	sp, r7
 8008618:	bd80      	pop	{r7, pc}

0800861a <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800861a:	b480      	push	{r7}
 800861c:	b083      	sub	sp, #12
 800861e:	af00      	add	r7, sp, #0
 8008620:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	2201      	movs	r2, #1
 8008626:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 800862a:	bf00      	nop
}
 800862c:	370c      	adds	r7, #12
 800862e:	46bd      	mov	sp, r7
 8008630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008634:	4770      	bx	lr

08008636 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8008636:	b480      	push	{r7}
 8008638:	b083      	sub	sp, #12
 800863a:	af00      	add	r7, sp, #0
 800863c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	2200      	movs	r2, #0
 8008642:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  return;
 8008646:	bf00      	nop
}
 8008648:	370c      	adds	r7, #12
 800864a:	46bd      	mov	sp, r7
 800864c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008650:	4770      	bx	lr

08008652 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8008652:	b480      	push	{r7}
 8008654:	b083      	sub	sp, #12
 8008656:	af00      	add	r7, sp, #0
 8008658:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	2201      	movs	r2, #1
 800865e:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	2200      	movs	r2, #0
 8008666:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	2200      	movs	r2, #0
 800866e:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8008672:	2300      	movs	r3, #0
}
 8008674:	4618      	mov	r0, r3
 8008676:	370c      	adds	r7, #12
 8008678:	46bd      	mov	sp, r7
 800867a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800867e:	4770      	bx	lr

08008680 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8008680:	b580      	push	{r7, lr}
 8008682:	b082      	sub	sp, #8
 8008684:	af00      	add	r7, sp, #0
 8008686:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	2201      	movs	r2, #1
 800868c:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	2200      	movs	r2, #0
 8008694:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	2200      	movs	r2, #0
 800869c:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 80086a0:	6878      	ldr	r0, [r7, #4]
 80086a2:	f001 f8be 	bl	8009822 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	791b      	ldrb	r3, [r3, #4]
 80086aa:	4619      	mov	r1, r3
 80086ac:	6878      	ldr	r0, [r7, #4]
 80086ae:	f000 ff0b 	bl	80094c8 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	795b      	ldrb	r3, [r3, #5]
 80086b6:	4619      	mov	r1, r3
 80086b8:	6878      	ldr	r0, [r7, #4]
 80086ba:	f000 ff05 	bl	80094c8 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 80086be:	2300      	movs	r3, #0
}
 80086c0:	4618      	mov	r0, r3
 80086c2:	3708      	adds	r7, #8
 80086c4:	46bd      	mov	sp, r7
 80086c6:	bd80      	pop	{r7, pc}

080086c8 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 80086c8:	b580      	push	{r7, lr}
 80086ca:	b086      	sub	sp, #24
 80086cc:	af02      	add	r7, sp, #8
 80086ce:	6078      	str	r0, [r7, #4]
 80086d0:	460b      	mov	r3, r1
 80086d2:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 80086d4:	887b      	ldrh	r3, [r7, #2]
 80086d6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80086da:	d901      	bls.n	80086e0 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 80086dc:	2303      	movs	r3, #3
 80086de:	e01b      	b.n	8008718 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 80086e6:	887b      	ldrh	r3, [r7, #2]
 80086e8:	9300      	str	r3, [sp, #0]
 80086ea:	4613      	mov	r3, r2
 80086ec:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80086f0:	2100      	movs	r1, #0
 80086f2:	6878      	ldr	r0, [r7, #4]
 80086f4:	f000 f872 	bl	80087dc <USBH_GetDescriptor>
 80086f8:	4603      	mov	r3, r0
 80086fa:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 80086fc:	7bfb      	ldrb	r3, [r7, #15]
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d109      	bne.n	8008716 <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008708:	887a      	ldrh	r2, [r7, #2]
 800870a:	4619      	mov	r1, r3
 800870c:	6878      	ldr	r0, [r7, #4]
 800870e:	f000 f929 	bl	8008964 <USBH_ParseDevDesc>
 8008712:	4603      	mov	r3, r0
 8008714:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008716:	7bfb      	ldrb	r3, [r7, #15]
}
 8008718:	4618      	mov	r0, r3
 800871a:	3710      	adds	r7, #16
 800871c:	46bd      	mov	sp, r7
 800871e:	bd80      	pop	{r7, pc}

08008720 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8008720:	b580      	push	{r7, lr}
 8008722:	b086      	sub	sp, #24
 8008724:	af02      	add	r7, sp, #8
 8008726:	6078      	str	r0, [r7, #4]
 8008728:	460b      	mov	r3, r1
 800872a:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	331c      	adds	r3, #28
 8008730:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 8008732:	887b      	ldrh	r3, [r7, #2]
 8008734:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008738:	d901      	bls.n	800873e <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800873a:	2303      	movs	r3, #3
 800873c:	e016      	b.n	800876c <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800873e:	887b      	ldrh	r3, [r7, #2]
 8008740:	9300      	str	r3, [sp, #0]
 8008742:	68bb      	ldr	r3, [r7, #8]
 8008744:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008748:	2100      	movs	r1, #0
 800874a:	6878      	ldr	r0, [r7, #4]
 800874c:	f000 f846 	bl	80087dc <USBH_GetDescriptor>
 8008750:	4603      	mov	r3, r0
 8008752:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8008754:	7bfb      	ldrb	r3, [r7, #15]
 8008756:	2b00      	cmp	r3, #0
 8008758:	d107      	bne.n	800876a <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 800875a:	887b      	ldrh	r3, [r7, #2]
 800875c:	461a      	mov	r2, r3
 800875e:	68b9      	ldr	r1, [r7, #8]
 8008760:	6878      	ldr	r0, [r7, #4]
 8008762:	f000 f9af 	bl	8008ac4 <USBH_ParseCfgDesc>
 8008766:	4603      	mov	r3, r0
 8008768:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800876a:	7bfb      	ldrb	r3, [r7, #15]
}
 800876c:	4618      	mov	r0, r3
 800876e:	3710      	adds	r7, #16
 8008770:	46bd      	mov	sp, r7
 8008772:	bd80      	pop	{r7, pc}

08008774 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 8008774:	b580      	push	{r7, lr}
 8008776:	b088      	sub	sp, #32
 8008778:	af02      	add	r7, sp, #8
 800877a:	60f8      	str	r0, [r7, #12]
 800877c:	607a      	str	r2, [r7, #4]
 800877e:	461a      	mov	r2, r3
 8008780:	460b      	mov	r3, r1
 8008782:	72fb      	strb	r3, [r7, #11]
 8008784:	4613      	mov	r3, r2
 8008786:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 8008788:	893b      	ldrh	r3, [r7, #8]
 800878a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800878e:	d802      	bhi.n	8008796 <USBH_Get_StringDesc+0x22>
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	2b00      	cmp	r3, #0
 8008794:	d101      	bne.n	800879a <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8008796:	2303      	movs	r3, #3
 8008798:	e01c      	b.n	80087d4 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 800879a:	7afb      	ldrb	r3, [r7, #11]
 800879c:	b29b      	uxth	r3, r3
 800879e:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80087a2:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 80087aa:	893b      	ldrh	r3, [r7, #8]
 80087ac:	9300      	str	r3, [sp, #0]
 80087ae:	460b      	mov	r3, r1
 80087b0:	2100      	movs	r1, #0
 80087b2:	68f8      	ldr	r0, [r7, #12]
 80087b4:	f000 f812 	bl	80087dc <USBH_GetDescriptor>
 80087b8:	4603      	mov	r3, r0
 80087ba:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 80087bc:	7dfb      	ldrb	r3, [r7, #23]
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d107      	bne.n	80087d2 <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80087c8:	893a      	ldrh	r2, [r7, #8]
 80087ca:	6879      	ldr	r1, [r7, #4]
 80087cc:	4618      	mov	r0, r3
 80087ce:	f000 fb8d 	bl	8008eec <USBH_ParseStringDesc>
  }

  return status;
 80087d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80087d4:	4618      	mov	r0, r3
 80087d6:	3718      	adds	r7, #24
 80087d8:	46bd      	mov	sp, r7
 80087da:	bd80      	pop	{r7, pc}

080087dc <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 80087dc:	b580      	push	{r7, lr}
 80087de:	b084      	sub	sp, #16
 80087e0:	af00      	add	r7, sp, #0
 80087e2:	60f8      	str	r0, [r7, #12]
 80087e4:	607b      	str	r3, [r7, #4]
 80087e6:	460b      	mov	r3, r1
 80087e8:	72fb      	strb	r3, [r7, #11]
 80087ea:	4613      	mov	r3, r2
 80087ec:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	789b      	ldrb	r3, [r3, #2]
 80087f2:	2b01      	cmp	r3, #1
 80087f4:	d11c      	bne.n	8008830 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 80087f6:	7afb      	ldrb	r3, [r7, #11]
 80087f8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80087fc:	b2da      	uxtb	r2, r3
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	2206      	movs	r2, #6
 8008806:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	893a      	ldrh	r2, [r7, #8]
 800880c:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800880e:	893b      	ldrh	r3, [r7, #8]
 8008810:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8008814:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008818:	d104      	bne.n	8008824 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	f240 4209 	movw	r2, #1033	@ 0x409
 8008820:	829a      	strh	r2, [r3, #20]
 8008822:	e002      	b.n	800882a <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	2200      	movs	r2, #0
 8008828:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	8b3a      	ldrh	r2, [r7, #24]
 800882e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8008830:	8b3b      	ldrh	r3, [r7, #24]
 8008832:	461a      	mov	r2, r3
 8008834:	6879      	ldr	r1, [r7, #4]
 8008836:	68f8      	ldr	r0, [r7, #12]
 8008838:	f000 fba5 	bl	8008f86 <USBH_CtlReq>
 800883c:	4603      	mov	r3, r0
}
 800883e:	4618      	mov	r0, r3
 8008840:	3710      	adds	r7, #16
 8008842:	46bd      	mov	sp, r7
 8008844:	bd80      	pop	{r7, pc}

08008846 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8008846:	b580      	push	{r7, lr}
 8008848:	b082      	sub	sp, #8
 800884a:	af00      	add	r7, sp, #0
 800884c:	6078      	str	r0, [r7, #4]
 800884e:	460b      	mov	r3, r1
 8008850:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	789b      	ldrb	r3, [r3, #2]
 8008856:	2b01      	cmp	r3, #1
 8008858:	d10f      	bne.n	800887a <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	2200      	movs	r2, #0
 800885e:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	2205      	movs	r2, #5
 8008864:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8008866:	78fb      	ldrb	r3, [r7, #3]
 8008868:	b29a      	uxth	r2, r3
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	2200      	movs	r2, #0
 8008872:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	2200      	movs	r2, #0
 8008878:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800887a:	2200      	movs	r2, #0
 800887c:	2100      	movs	r1, #0
 800887e:	6878      	ldr	r0, [r7, #4]
 8008880:	f000 fb81 	bl	8008f86 <USBH_CtlReq>
 8008884:	4603      	mov	r3, r0
}
 8008886:	4618      	mov	r0, r3
 8008888:	3708      	adds	r7, #8
 800888a:	46bd      	mov	sp, r7
 800888c:	bd80      	pop	{r7, pc}

0800888e <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800888e:	b580      	push	{r7, lr}
 8008890:	b082      	sub	sp, #8
 8008892:	af00      	add	r7, sp, #0
 8008894:	6078      	str	r0, [r7, #4]
 8008896:	460b      	mov	r3, r1
 8008898:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	789b      	ldrb	r3, [r3, #2]
 800889e:	2b01      	cmp	r3, #1
 80088a0:	d10e      	bne.n	80088c0 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	2200      	movs	r2, #0
 80088a6:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	2209      	movs	r2, #9
 80088ac:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	887a      	ldrh	r2, [r7, #2]
 80088b2:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	2200      	movs	r2, #0
 80088b8:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	2200      	movs	r2, #0
 80088be:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80088c0:	2200      	movs	r2, #0
 80088c2:	2100      	movs	r1, #0
 80088c4:	6878      	ldr	r0, [r7, #4]
 80088c6:	f000 fb5e 	bl	8008f86 <USBH_CtlReq>
 80088ca:	4603      	mov	r3, r0
}
 80088cc:	4618      	mov	r0, r3
 80088ce:	3708      	adds	r7, #8
 80088d0:	46bd      	mov	sp, r7
 80088d2:	bd80      	pop	{r7, pc}

080088d4 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 80088d4:	b580      	push	{r7, lr}
 80088d6:	b082      	sub	sp, #8
 80088d8:	af00      	add	r7, sp, #0
 80088da:	6078      	str	r0, [r7, #4]
 80088dc:	460b      	mov	r3, r1
 80088de:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	789b      	ldrb	r3, [r3, #2]
 80088e4:	2b01      	cmp	r3, #1
 80088e6:	d10f      	bne.n	8008908 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	2200      	movs	r2, #0
 80088ec:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	2203      	movs	r2, #3
 80088f2:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 80088f4:	78fb      	ldrb	r3, [r7, #3]
 80088f6:	b29a      	uxth	r2, r3
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	2200      	movs	r2, #0
 8008900:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	2200      	movs	r2, #0
 8008906:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8008908:	2200      	movs	r2, #0
 800890a:	2100      	movs	r1, #0
 800890c:	6878      	ldr	r0, [r7, #4]
 800890e:	f000 fb3a 	bl	8008f86 <USBH_CtlReq>
 8008912:	4603      	mov	r3, r0
}
 8008914:	4618      	mov	r0, r3
 8008916:	3708      	adds	r7, #8
 8008918:	46bd      	mov	sp, r7
 800891a:	bd80      	pop	{r7, pc}

0800891c <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800891c:	b580      	push	{r7, lr}
 800891e:	b082      	sub	sp, #8
 8008920:	af00      	add	r7, sp, #0
 8008922:	6078      	str	r0, [r7, #4]
 8008924:	460b      	mov	r3, r1
 8008926:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	789b      	ldrb	r3, [r3, #2]
 800892c:	2b01      	cmp	r3, #1
 800892e:	d10f      	bne.n	8008950 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	2202      	movs	r2, #2
 8008934:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	2201      	movs	r2, #1
 800893a:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	2200      	movs	r2, #0
 8008940:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8008942:	78fb      	ldrb	r3, [r7, #3]
 8008944:	b29a      	uxth	r2, r3
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	2200      	movs	r2, #0
 800894e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8008950:	2200      	movs	r2, #0
 8008952:	2100      	movs	r1, #0
 8008954:	6878      	ldr	r0, [r7, #4]
 8008956:	f000 fb16 	bl	8008f86 <USBH_CtlReq>
 800895a:	4603      	mov	r3, r0
}
 800895c:	4618      	mov	r0, r3
 800895e:	3708      	adds	r7, #8
 8008960:	46bd      	mov	sp, r7
 8008962:	bd80      	pop	{r7, pc}

08008964 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8008964:	b480      	push	{r7}
 8008966:	b087      	sub	sp, #28
 8008968:	af00      	add	r7, sp, #0
 800896a:	60f8      	str	r0, [r7, #12]
 800896c:	60b9      	str	r1, [r7, #8]
 800896e:	4613      	mov	r3, r2
 8008970:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8008978:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 800897a:	2300      	movs	r3, #0
 800897c:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 800897e:	68bb      	ldr	r3, [r7, #8]
 8008980:	2b00      	cmp	r3, #0
 8008982:	d101      	bne.n	8008988 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 8008984:	2302      	movs	r3, #2
 8008986:	e094      	b.n	8008ab2 <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 8008988:	68bb      	ldr	r3, [r7, #8]
 800898a:	781a      	ldrb	r2, [r3, #0]
 800898c:	693b      	ldr	r3, [r7, #16]
 800898e:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 8008990:	68bb      	ldr	r3, [r7, #8]
 8008992:	785a      	ldrb	r2, [r3, #1]
 8008994:	693b      	ldr	r3, [r7, #16]
 8008996:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 8008998:	68bb      	ldr	r3, [r7, #8]
 800899a:	3302      	adds	r3, #2
 800899c:	781b      	ldrb	r3, [r3, #0]
 800899e:	461a      	mov	r2, r3
 80089a0:	68bb      	ldr	r3, [r7, #8]
 80089a2:	3303      	adds	r3, #3
 80089a4:	781b      	ldrb	r3, [r3, #0]
 80089a6:	021b      	lsls	r3, r3, #8
 80089a8:	b29b      	uxth	r3, r3
 80089aa:	4313      	orrs	r3, r2
 80089ac:	b29a      	uxth	r2, r3
 80089ae:	693b      	ldr	r3, [r7, #16]
 80089b0:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 80089b2:	68bb      	ldr	r3, [r7, #8]
 80089b4:	791a      	ldrb	r2, [r3, #4]
 80089b6:	693b      	ldr	r3, [r7, #16]
 80089b8:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 80089ba:	68bb      	ldr	r3, [r7, #8]
 80089bc:	795a      	ldrb	r2, [r3, #5]
 80089be:	693b      	ldr	r3, [r7, #16]
 80089c0:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 80089c2:	68bb      	ldr	r3, [r7, #8]
 80089c4:	799a      	ldrb	r2, [r3, #6]
 80089c6:	693b      	ldr	r3, [r7, #16]
 80089c8:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 80089ca:	68bb      	ldr	r3, [r7, #8]
 80089cc:	79da      	ldrb	r2, [r3, #7]
 80089ce:	693b      	ldr	r3, [r7, #16]
 80089d0:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d004      	beq.n	80089e6 <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 80089e2:	2b01      	cmp	r3, #1
 80089e4:	d11b      	bne.n	8008a1e <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 80089e6:	693b      	ldr	r3, [r7, #16]
 80089e8:	79db      	ldrb	r3, [r3, #7]
 80089ea:	2b20      	cmp	r3, #32
 80089ec:	dc0f      	bgt.n	8008a0e <USBH_ParseDevDesc+0xaa>
 80089ee:	2b08      	cmp	r3, #8
 80089f0:	db0f      	blt.n	8008a12 <USBH_ParseDevDesc+0xae>
 80089f2:	3b08      	subs	r3, #8
 80089f4:	4a32      	ldr	r2, [pc, #200]	@ (8008ac0 <USBH_ParseDevDesc+0x15c>)
 80089f6:	fa22 f303 	lsr.w	r3, r2, r3
 80089fa:	f003 0301 	and.w	r3, r3, #1
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	bf14      	ite	ne
 8008a02:	2301      	movne	r3, #1
 8008a04:	2300      	moveq	r3, #0
 8008a06:	b2db      	uxtb	r3, r3
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d106      	bne.n	8008a1a <USBH_ParseDevDesc+0xb6>
 8008a0c:	e001      	b.n	8008a12 <USBH_ParseDevDesc+0xae>
 8008a0e:	2b40      	cmp	r3, #64	@ 0x40
 8008a10:	d003      	beq.n	8008a1a <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 8008a12:	693b      	ldr	r3, [r7, #16]
 8008a14:	2208      	movs	r2, #8
 8008a16:	71da      	strb	r2, [r3, #7]
        break;
 8008a18:	e000      	b.n	8008a1c <USBH_ParseDevDesc+0xb8>
        break;
 8008a1a:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 8008a1c:	e00e      	b.n	8008a3c <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008a24:	2b02      	cmp	r3, #2
 8008a26:	d107      	bne.n	8008a38 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 8008a28:	693b      	ldr	r3, [r7, #16]
 8008a2a:	79db      	ldrb	r3, [r3, #7]
 8008a2c:	2b08      	cmp	r3, #8
 8008a2e:	d005      	beq.n	8008a3c <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 8008a30:	693b      	ldr	r3, [r7, #16]
 8008a32:	2208      	movs	r2, #8
 8008a34:	71da      	strb	r2, [r3, #7]
 8008a36:	e001      	b.n	8008a3c <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8008a38:	2303      	movs	r3, #3
 8008a3a:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 8008a3c:	88fb      	ldrh	r3, [r7, #6]
 8008a3e:	2b08      	cmp	r3, #8
 8008a40:	d936      	bls.n	8008ab0 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 8008a42:	68bb      	ldr	r3, [r7, #8]
 8008a44:	3308      	adds	r3, #8
 8008a46:	781b      	ldrb	r3, [r3, #0]
 8008a48:	461a      	mov	r2, r3
 8008a4a:	68bb      	ldr	r3, [r7, #8]
 8008a4c:	3309      	adds	r3, #9
 8008a4e:	781b      	ldrb	r3, [r3, #0]
 8008a50:	021b      	lsls	r3, r3, #8
 8008a52:	b29b      	uxth	r3, r3
 8008a54:	4313      	orrs	r3, r2
 8008a56:	b29a      	uxth	r2, r3
 8008a58:	693b      	ldr	r3, [r7, #16]
 8008a5a:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 8008a5c:	68bb      	ldr	r3, [r7, #8]
 8008a5e:	330a      	adds	r3, #10
 8008a60:	781b      	ldrb	r3, [r3, #0]
 8008a62:	461a      	mov	r2, r3
 8008a64:	68bb      	ldr	r3, [r7, #8]
 8008a66:	330b      	adds	r3, #11
 8008a68:	781b      	ldrb	r3, [r3, #0]
 8008a6a:	021b      	lsls	r3, r3, #8
 8008a6c:	b29b      	uxth	r3, r3
 8008a6e:	4313      	orrs	r3, r2
 8008a70:	b29a      	uxth	r2, r3
 8008a72:	693b      	ldr	r3, [r7, #16]
 8008a74:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 8008a76:	68bb      	ldr	r3, [r7, #8]
 8008a78:	330c      	adds	r3, #12
 8008a7a:	781b      	ldrb	r3, [r3, #0]
 8008a7c:	461a      	mov	r2, r3
 8008a7e:	68bb      	ldr	r3, [r7, #8]
 8008a80:	330d      	adds	r3, #13
 8008a82:	781b      	ldrb	r3, [r3, #0]
 8008a84:	021b      	lsls	r3, r3, #8
 8008a86:	b29b      	uxth	r3, r3
 8008a88:	4313      	orrs	r3, r2
 8008a8a:	b29a      	uxth	r2, r3
 8008a8c:	693b      	ldr	r3, [r7, #16]
 8008a8e:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 8008a90:	68bb      	ldr	r3, [r7, #8]
 8008a92:	7b9a      	ldrb	r2, [r3, #14]
 8008a94:	693b      	ldr	r3, [r7, #16]
 8008a96:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 8008a98:	68bb      	ldr	r3, [r7, #8]
 8008a9a:	7bda      	ldrb	r2, [r3, #15]
 8008a9c:	693b      	ldr	r3, [r7, #16]
 8008a9e:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 8008aa0:	68bb      	ldr	r3, [r7, #8]
 8008aa2:	7c1a      	ldrb	r2, [r3, #16]
 8008aa4:	693b      	ldr	r3, [r7, #16]
 8008aa6:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 8008aa8:	68bb      	ldr	r3, [r7, #8]
 8008aaa:	7c5a      	ldrb	r2, [r3, #17]
 8008aac:	693b      	ldr	r3, [r7, #16]
 8008aae:	745a      	strb	r2, [r3, #17]
  }

  return status;
 8008ab0:	7dfb      	ldrb	r3, [r7, #23]
}
 8008ab2:	4618      	mov	r0, r3
 8008ab4:	371c      	adds	r7, #28
 8008ab6:	46bd      	mov	sp, r7
 8008ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008abc:	4770      	bx	lr
 8008abe:	bf00      	nop
 8008ac0:	01000101 	.word	0x01000101

08008ac4 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8008ac4:	b580      	push	{r7, lr}
 8008ac6:	b08c      	sub	sp, #48	@ 0x30
 8008ac8:	af00      	add	r7, sp, #0
 8008aca:	60f8      	str	r0, [r7, #12]
 8008acc:	60b9      	str	r1, [r7, #8]
 8008ace:	4613      	mov	r3, r2
 8008ad0:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8008ad8:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 8008ada:	2300      	movs	r3, #0
 8008adc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8008ae0:	2300      	movs	r3, #0
 8008ae2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 8008ae6:	2300      	movs	r3, #0
 8008ae8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 8008aec:	68bb      	ldr	r3, [r7, #8]
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d101      	bne.n	8008af6 <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 8008af2:	2302      	movs	r3, #2
 8008af4:	e0da      	b.n	8008cac <USBH_ParseCfgDesc+0x1e8>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 8008af6:	68bb      	ldr	r3, [r7, #8]
 8008af8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 8008afa:	68bb      	ldr	r3, [r7, #8]
 8008afc:	781a      	ldrb	r2, [r3, #0]
 8008afe:	6a3b      	ldr	r3, [r7, #32]
 8008b00:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 8008b02:	68bb      	ldr	r3, [r7, #8]
 8008b04:	785a      	ldrb	r2, [r3, #1]
 8008b06:	6a3b      	ldr	r3, [r7, #32]
 8008b08:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8008b0a:	68bb      	ldr	r3, [r7, #8]
 8008b0c:	3302      	adds	r3, #2
 8008b0e:	781b      	ldrb	r3, [r3, #0]
 8008b10:	461a      	mov	r2, r3
 8008b12:	68bb      	ldr	r3, [r7, #8]
 8008b14:	3303      	adds	r3, #3
 8008b16:	781b      	ldrb	r3, [r3, #0]
 8008b18:	021b      	lsls	r3, r3, #8
 8008b1a:	b29b      	uxth	r3, r3
 8008b1c:	4313      	orrs	r3, r2
 8008b1e:	b29b      	uxth	r3, r3
 8008b20:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008b24:	bf28      	it	cs
 8008b26:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 8008b2a:	b29a      	uxth	r2, r3
 8008b2c:	6a3b      	ldr	r3, [r7, #32]
 8008b2e:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 8008b30:	68bb      	ldr	r3, [r7, #8]
 8008b32:	791a      	ldrb	r2, [r3, #4]
 8008b34:	6a3b      	ldr	r3, [r7, #32]
 8008b36:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 8008b38:	68bb      	ldr	r3, [r7, #8]
 8008b3a:	795a      	ldrb	r2, [r3, #5]
 8008b3c:	6a3b      	ldr	r3, [r7, #32]
 8008b3e:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 8008b40:	68bb      	ldr	r3, [r7, #8]
 8008b42:	799a      	ldrb	r2, [r3, #6]
 8008b44:	6a3b      	ldr	r3, [r7, #32]
 8008b46:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 8008b48:	68bb      	ldr	r3, [r7, #8]
 8008b4a:	79da      	ldrb	r2, [r3, #7]
 8008b4c:	6a3b      	ldr	r3, [r7, #32]
 8008b4e:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 8008b50:	68bb      	ldr	r3, [r7, #8]
 8008b52:	7a1a      	ldrb	r2, [r3, #8]
 8008b54:	6a3b      	ldr	r3, [r7, #32]
 8008b56:	721a      	strb	r2, [r3, #8]

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (cfg_desc->bLength != USB_CONFIGURATION_DESC_SIZE)
 8008b58:	6a3b      	ldr	r3, [r7, #32]
 8008b5a:	781b      	ldrb	r3, [r3, #0]
 8008b5c:	2b09      	cmp	r3, #9
 8008b5e:	d002      	beq.n	8008b66 <USBH_ParseCfgDesc+0xa2>
  {
    cfg_desc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8008b60:	6a3b      	ldr	r3, [r7, #32]
 8008b62:	2209      	movs	r2, #9
 8008b64:	701a      	strb	r2, [r3, #0]
  }

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8008b66:	88fb      	ldrh	r3, [r7, #6]
 8008b68:	2b09      	cmp	r3, #9
 8008b6a:	f240 809d 	bls.w	8008ca8 <USBH_ParseCfgDesc+0x1e4>
  {
    ptr = USB_LEN_CFG_DESC;
 8008b6e:	2309      	movs	r3, #9
 8008b70:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8008b72:	2300      	movs	r3, #0
 8008b74:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8008b76:	e081      	b.n	8008c7c <USBH_ParseCfgDesc+0x1b8>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8008b78:	f107 0316 	add.w	r3, r7, #22
 8008b7c:	4619      	mov	r1, r3
 8008b7e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008b80:	f000 f9e7 	bl	8008f52 <USBH_GetNextDesc>
 8008b84:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 8008b86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b88:	785b      	ldrb	r3, [r3, #1]
 8008b8a:	2b04      	cmp	r3, #4
 8008b8c:	d176      	bne.n	8008c7c <USBH_ParseCfgDesc+0x1b8>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 8008b8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b90:	781b      	ldrb	r3, [r3, #0]
 8008b92:	2b09      	cmp	r3, #9
 8008b94:	d002      	beq.n	8008b9c <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 8008b96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b98:	2209      	movs	r2, #9
 8008b9a:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8008b9c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008ba0:	221a      	movs	r2, #26
 8008ba2:	fb02 f303 	mul.w	r3, r2, r3
 8008ba6:	3308      	adds	r3, #8
 8008ba8:	6a3a      	ldr	r2, [r7, #32]
 8008baa:	4413      	add	r3, r2
 8008bac:	3302      	adds	r3, #2
 8008bae:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8008bb0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008bb2:	69f8      	ldr	r0, [r7, #28]
 8008bb4:	f000 f87e 	bl	8008cb4 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8008bb8:	2300      	movs	r3, #0
 8008bba:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 8008bbe:	2300      	movs	r3, #0
 8008bc0:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8008bc2:	e043      	b.n	8008c4c <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8008bc4:	f107 0316 	add.w	r3, r7, #22
 8008bc8:	4619      	mov	r1, r3
 8008bca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008bcc:	f000 f9c1 	bl	8008f52 <USBH_GetNextDesc>
 8008bd0:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8008bd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bd4:	785b      	ldrb	r3, [r3, #1]
 8008bd6:	2b05      	cmp	r3, #5
 8008bd8:	d138      	bne.n	8008c4c <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 8008bda:	69fb      	ldr	r3, [r7, #28]
 8008bdc:	795b      	ldrb	r3, [r3, #5]
 8008bde:	2b01      	cmp	r3, #1
 8008be0:	d113      	bne.n	8008c0a <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8008be2:	69fb      	ldr	r3, [r7, #28]
 8008be4:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 8008be6:	2b02      	cmp	r3, #2
 8008be8:	d003      	beq.n	8008bf2 <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8008bea:	69fb      	ldr	r3, [r7, #28]
 8008bec:	799b      	ldrb	r3, [r3, #6]
 8008bee:	2b03      	cmp	r3, #3
 8008bf0:	d10b      	bne.n	8008c0a <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8008bf2:	69fb      	ldr	r3, [r7, #28]
 8008bf4:	79db      	ldrb	r3, [r3, #7]
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d10b      	bne.n	8008c12 <USBH_ParseCfgDesc+0x14e>
 8008bfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bfc:	781b      	ldrb	r3, [r3, #0]
 8008bfe:	2b09      	cmp	r3, #9
 8008c00:	d007      	beq.n	8008c12 <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 8008c02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c04:	2209      	movs	r2, #9
 8008c06:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8008c08:	e003      	b.n	8008c12 <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8008c0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c0c:	2207      	movs	r2, #7
 8008c0e:	701a      	strb	r2, [r3, #0]
 8008c10:	e000      	b.n	8008c14 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8008c12:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8008c14:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008c18:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8008c1c:	3201      	adds	r2, #1
 8008c1e:	00d2      	lsls	r2, r2, #3
 8008c20:	211a      	movs	r1, #26
 8008c22:	fb01 f303 	mul.w	r3, r1, r3
 8008c26:	4413      	add	r3, r2
 8008c28:	3308      	adds	r3, #8
 8008c2a:	6a3a      	ldr	r2, [r7, #32]
 8008c2c:	4413      	add	r3, r2
 8008c2e:	3304      	adds	r3, #4
 8008c30:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8008c32:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008c34:	69b9      	ldr	r1, [r7, #24]
 8008c36:	68f8      	ldr	r0, [r7, #12]
 8008c38:	f000 f870 	bl	8008d1c <USBH_ParseEPDesc>
 8008c3c:	4603      	mov	r3, r0
 8008c3e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 8008c42:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008c46:	3301      	adds	r3, #1
 8008c48:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8008c4c:	69fb      	ldr	r3, [r7, #28]
 8008c4e:	791b      	ldrb	r3, [r3, #4]
 8008c50:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8008c54:	429a      	cmp	r2, r3
 8008c56:	d204      	bcs.n	8008c62 <USBH_ParseCfgDesc+0x19e>
 8008c58:	6a3b      	ldr	r3, [r7, #32]
 8008c5a:	885a      	ldrh	r2, [r3, #2]
 8008c5c:	8afb      	ldrh	r3, [r7, #22]
 8008c5e:	429a      	cmp	r2, r3
 8008c60:	d8b0      	bhi.n	8008bc4 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 8008c62:	69fb      	ldr	r3, [r7, #28]
 8008c64:	791b      	ldrb	r3, [r3, #4]
 8008c66:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8008c6a:	429a      	cmp	r2, r3
 8008c6c:	d201      	bcs.n	8008c72 <USBH_ParseCfgDesc+0x1ae>
        {
          return USBH_NOT_SUPPORTED;
 8008c6e:	2303      	movs	r3, #3
 8008c70:	e01c      	b.n	8008cac <USBH_ParseCfgDesc+0x1e8>
        }

        if_ix++;
 8008c72:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008c76:	3301      	adds	r3, #1
 8008c78:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8008c7c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008c80:	2b01      	cmp	r3, #1
 8008c82:	d805      	bhi.n	8008c90 <USBH_ParseCfgDesc+0x1cc>
 8008c84:	6a3b      	ldr	r3, [r7, #32]
 8008c86:	885a      	ldrh	r2, [r3, #2]
 8008c88:	8afb      	ldrh	r3, [r7, #22]
 8008c8a:	429a      	cmp	r2, r3
 8008c8c:	f63f af74 	bhi.w	8008b78 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8008c90:	6a3b      	ldr	r3, [r7, #32]
 8008c92:	791b      	ldrb	r3, [r3, #4]
 8008c94:	2b02      	cmp	r3, #2
 8008c96:	bf28      	it	cs
 8008c98:	2302      	movcs	r3, #2
 8008c9a:	b2db      	uxtb	r3, r3
 8008c9c:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8008ca0:	429a      	cmp	r2, r3
 8008ca2:	d201      	bcs.n	8008ca8 <USBH_ParseCfgDesc+0x1e4>
    {
      return USBH_NOT_SUPPORTED;
 8008ca4:	2303      	movs	r3, #3
 8008ca6:	e001      	b.n	8008cac <USBH_ParseCfgDesc+0x1e8>
    }
  }

  return status;
 8008ca8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8008cac:	4618      	mov	r0, r3
 8008cae:	3730      	adds	r7, #48	@ 0x30
 8008cb0:	46bd      	mov	sp, r7
 8008cb2:	bd80      	pop	{r7, pc}

08008cb4 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 8008cb4:	b480      	push	{r7}
 8008cb6:	b083      	sub	sp, #12
 8008cb8:	af00      	add	r7, sp, #0
 8008cba:	6078      	str	r0, [r7, #4]
 8008cbc:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 8008cbe:	683b      	ldr	r3, [r7, #0]
 8008cc0:	781a      	ldrb	r2, [r3, #0]
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 8008cc6:	683b      	ldr	r3, [r7, #0]
 8008cc8:	785a      	ldrb	r2, [r3, #1]
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 8008cce:	683b      	ldr	r3, [r7, #0]
 8008cd0:	789a      	ldrb	r2, [r3, #2]
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 8008cd6:	683b      	ldr	r3, [r7, #0]
 8008cd8:	78da      	ldrb	r2, [r3, #3]
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = MIN(*(uint8_t *)(buf + 4U), USBH_MAX_NUM_ENDPOINTS);
 8008cde:	683b      	ldr	r3, [r7, #0]
 8008ce0:	3304      	adds	r3, #4
 8008ce2:	781b      	ldrb	r3, [r3, #0]
 8008ce4:	2b02      	cmp	r3, #2
 8008ce6:	bf28      	it	cs
 8008ce8:	2302      	movcs	r3, #2
 8008cea:	b2da      	uxtb	r2, r3
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 8008cf0:	683b      	ldr	r3, [r7, #0]
 8008cf2:	795a      	ldrb	r2, [r3, #5]
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 8008cf8:	683b      	ldr	r3, [r7, #0]
 8008cfa:	799a      	ldrb	r2, [r3, #6]
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 8008d00:	683b      	ldr	r3, [r7, #0]
 8008d02:	79da      	ldrb	r2, [r3, #7]
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 8008d08:	683b      	ldr	r3, [r7, #0]
 8008d0a:	7a1a      	ldrb	r2, [r3, #8]
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	721a      	strb	r2, [r3, #8]
}
 8008d10:	bf00      	nop
 8008d12:	370c      	adds	r7, #12
 8008d14:	46bd      	mov	sp, r7
 8008d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d1a:	4770      	bx	lr

08008d1c <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 8008d1c:	b480      	push	{r7}
 8008d1e:	b087      	sub	sp, #28
 8008d20:	af00      	add	r7, sp, #0
 8008d22:	60f8      	str	r0, [r7, #12]
 8008d24:	60b9      	str	r1, [r7, #8]
 8008d26:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8008d28:	2300      	movs	r3, #0
 8008d2a:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	781a      	ldrb	r2, [r3, #0]
 8008d30:	68bb      	ldr	r3, [r7, #8]
 8008d32:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	785a      	ldrb	r2, [r3, #1]
 8008d38:	68bb      	ldr	r3, [r7, #8]
 8008d3a:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	789a      	ldrb	r2, [r3, #2]
 8008d40:	68bb      	ldr	r3, [r7, #8]
 8008d42:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	78da      	ldrb	r2, [r3, #3]
 8008d48:	68bb      	ldr	r3, [r7, #8]
 8008d4a:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	3304      	adds	r3, #4
 8008d50:	781b      	ldrb	r3, [r3, #0]
 8008d52:	461a      	mov	r2, r3
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	3305      	adds	r3, #5
 8008d58:	781b      	ldrb	r3, [r3, #0]
 8008d5a:	021b      	lsls	r3, r3, #8
 8008d5c:	b29b      	uxth	r3, r3
 8008d5e:	4313      	orrs	r3, r2
 8008d60:	b29a      	uxth	r2, r3
 8008d62:	68bb      	ldr	r3, [r7, #8]
 8008d64:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	799a      	ldrb	r2, [r3, #6]
 8008d6a:	68bb      	ldr	r3, [r7, #8]
 8008d6c:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8008d6e:	68bb      	ldr	r3, [r7, #8]
 8008d70:	889b      	ldrh	r3, [r3, #4]
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d009      	beq.n	8008d8a <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8008d76:	68bb      	ldr	r3, [r7, #8]
 8008d78:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8008d7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008d7e:	d804      	bhi.n	8008d8a <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 8008d80:	68bb      	ldr	r3, [r7, #8]
 8008d82:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8008d84:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008d88:	d901      	bls.n	8008d8e <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 8008d8a:	2303      	movs	r3, #3
 8008d8c:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d136      	bne.n	8008e06 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 8008d98:	68bb      	ldr	r3, [r7, #8]
 8008d9a:	78db      	ldrb	r3, [r3, #3]
 8008d9c:	f003 0303 	and.w	r3, r3, #3
 8008da0:	2b02      	cmp	r3, #2
 8008da2:	d108      	bne.n	8008db6 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 8008da4:	68bb      	ldr	r3, [r7, #8]
 8008da6:	889b      	ldrh	r3, [r3, #4]
 8008da8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008dac:	f240 8097 	bls.w	8008ede <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008db0:	2303      	movs	r3, #3
 8008db2:	75fb      	strb	r3, [r7, #23]
 8008db4:	e093      	b.n	8008ede <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8008db6:	68bb      	ldr	r3, [r7, #8]
 8008db8:	78db      	ldrb	r3, [r3, #3]
 8008dba:	f003 0303 	and.w	r3, r3, #3
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d107      	bne.n	8008dd2 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8008dc2:	68bb      	ldr	r3, [r7, #8]
 8008dc4:	889b      	ldrh	r3, [r3, #4]
 8008dc6:	2b40      	cmp	r3, #64	@ 0x40
 8008dc8:	f240 8089 	bls.w	8008ede <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008dcc:	2303      	movs	r3, #3
 8008dce:	75fb      	strb	r3, [r7, #23]
 8008dd0:	e085      	b.n	8008ede <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8008dd2:	68bb      	ldr	r3, [r7, #8]
 8008dd4:	78db      	ldrb	r3, [r3, #3]
 8008dd6:	f003 0303 	and.w	r3, r3, #3
 8008dda:	2b01      	cmp	r3, #1
 8008ddc:	d005      	beq.n	8008dea <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8008dde:	68bb      	ldr	r3, [r7, #8]
 8008de0:	78db      	ldrb	r3, [r3, #3]
 8008de2:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8008de6:	2b03      	cmp	r3, #3
 8008de8:	d10a      	bne.n	8008e00 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8008dea:	68bb      	ldr	r3, [r7, #8]
 8008dec:	799b      	ldrb	r3, [r3, #6]
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d003      	beq.n	8008dfa <USBH_ParseEPDesc+0xde>
 8008df2:	68bb      	ldr	r3, [r7, #8]
 8008df4:	799b      	ldrb	r3, [r3, #6]
 8008df6:	2b10      	cmp	r3, #16
 8008df8:	d970      	bls.n	8008edc <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 8008dfa:	2303      	movs	r3, #3
 8008dfc:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8008dfe:	e06d      	b.n	8008edc <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8008e00:	2303      	movs	r3, #3
 8008e02:	75fb      	strb	r3, [r7, #23]
 8008e04:	e06b      	b.n	8008ede <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008e0c:	2b01      	cmp	r3, #1
 8008e0e:	d13c      	bne.n	8008e8a <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8008e10:	68bb      	ldr	r3, [r7, #8]
 8008e12:	78db      	ldrb	r3, [r3, #3]
 8008e14:	f003 0303 	and.w	r3, r3, #3
 8008e18:	2b02      	cmp	r3, #2
 8008e1a:	d005      	beq.n	8008e28 <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 8008e1c:	68bb      	ldr	r3, [r7, #8]
 8008e1e:	78db      	ldrb	r3, [r3, #3]
 8008e20:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d106      	bne.n	8008e36 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8008e28:	68bb      	ldr	r3, [r7, #8]
 8008e2a:	889b      	ldrh	r3, [r3, #4]
 8008e2c:	2b40      	cmp	r3, #64	@ 0x40
 8008e2e:	d956      	bls.n	8008ede <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008e30:	2303      	movs	r3, #3
 8008e32:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 8008e34:	e053      	b.n	8008ede <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8008e36:	68bb      	ldr	r3, [r7, #8]
 8008e38:	78db      	ldrb	r3, [r3, #3]
 8008e3a:	f003 0303 	and.w	r3, r3, #3
 8008e3e:	2b01      	cmp	r3, #1
 8008e40:	d10e      	bne.n	8008e60 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 8008e42:	68bb      	ldr	r3, [r7, #8]
 8008e44:	799b      	ldrb	r3, [r3, #6]
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	d007      	beq.n	8008e5a <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 8008e4a:	68bb      	ldr	r3, [r7, #8]
 8008e4c:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 8008e4e:	2b10      	cmp	r3, #16
 8008e50:	d803      	bhi.n	8008e5a <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 8008e52:	68bb      	ldr	r3, [r7, #8]
 8008e54:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 8008e56:	2b40      	cmp	r3, #64	@ 0x40
 8008e58:	d941      	bls.n	8008ede <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008e5a:	2303      	movs	r3, #3
 8008e5c:	75fb      	strb	r3, [r7, #23]
 8008e5e:	e03e      	b.n	8008ede <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8008e60:	68bb      	ldr	r3, [r7, #8]
 8008e62:	78db      	ldrb	r3, [r3, #3]
 8008e64:	f003 0303 	and.w	r3, r3, #3
 8008e68:	2b03      	cmp	r3, #3
 8008e6a:	d10b      	bne.n	8008e84 <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 8008e6c:	68bb      	ldr	r3, [r7, #8]
 8008e6e:	799b      	ldrb	r3, [r3, #6]
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d004      	beq.n	8008e7e <USBH_ParseEPDesc+0x162>
 8008e74:	68bb      	ldr	r3, [r7, #8]
 8008e76:	889b      	ldrh	r3, [r3, #4]
 8008e78:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008e7c:	d32f      	bcc.n	8008ede <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008e7e:	2303      	movs	r3, #3
 8008e80:	75fb      	strb	r3, [r7, #23]
 8008e82:	e02c      	b.n	8008ede <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8008e84:	2303      	movs	r3, #3
 8008e86:	75fb      	strb	r3, [r7, #23]
 8008e88:	e029      	b.n	8008ede <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008e90:	2b02      	cmp	r3, #2
 8008e92:	d120      	bne.n	8008ed6 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8008e94:	68bb      	ldr	r3, [r7, #8]
 8008e96:	78db      	ldrb	r3, [r3, #3]
 8008e98:	f003 0303 	and.w	r3, r3, #3
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	d106      	bne.n	8008eae <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 8008ea0:	68bb      	ldr	r3, [r7, #8]
 8008ea2:	889b      	ldrh	r3, [r3, #4]
 8008ea4:	2b08      	cmp	r3, #8
 8008ea6:	d01a      	beq.n	8008ede <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008ea8:	2303      	movs	r3, #3
 8008eaa:	75fb      	strb	r3, [r7, #23]
 8008eac:	e017      	b.n	8008ede <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8008eae:	68bb      	ldr	r3, [r7, #8]
 8008eb0:	78db      	ldrb	r3, [r3, #3]
 8008eb2:	f003 0303 	and.w	r3, r3, #3
 8008eb6:	2b03      	cmp	r3, #3
 8008eb8:	d10a      	bne.n	8008ed0 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 8008eba:	68bb      	ldr	r3, [r7, #8]
 8008ebc:	799b      	ldrb	r3, [r3, #6]
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d003      	beq.n	8008eca <USBH_ParseEPDesc+0x1ae>
 8008ec2:	68bb      	ldr	r3, [r7, #8]
 8008ec4:	889b      	ldrh	r3, [r3, #4]
 8008ec6:	2b08      	cmp	r3, #8
 8008ec8:	d909      	bls.n	8008ede <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008eca:	2303      	movs	r3, #3
 8008ecc:	75fb      	strb	r3, [r7, #23]
 8008ece:	e006      	b.n	8008ede <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8008ed0:	2303      	movs	r3, #3
 8008ed2:	75fb      	strb	r3, [r7, #23]
 8008ed4:	e003      	b.n	8008ede <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8008ed6:	2303      	movs	r3, #3
 8008ed8:	75fb      	strb	r3, [r7, #23]
 8008eda:	e000      	b.n	8008ede <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8008edc:	bf00      	nop
  }

  return status;
 8008ede:	7dfb      	ldrb	r3, [r7, #23]
}
 8008ee0:	4618      	mov	r0, r3
 8008ee2:	371c      	adds	r7, #28
 8008ee4:	46bd      	mov	sp, r7
 8008ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eea:	4770      	bx	lr

08008eec <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8008eec:	b480      	push	{r7}
 8008eee:	b087      	sub	sp, #28
 8008ef0:	af00      	add	r7, sp, #0
 8008ef2:	60f8      	str	r0, [r7, #12]
 8008ef4:	60b9      	str	r1, [r7, #8]
 8008ef6:	4613      	mov	r3, r2
 8008ef8:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	3301      	adds	r3, #1
 8008efe:	781b      	ldrb	r3, [r3, #0]
 8008f00:	2b03      	cmp	r3, #3
 8008f02:	d120      	bne.n	8008f46 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	781b      	ldrb	r3, [r3, #0]
 8008f08:	1e9a      	subs	r2, r3, #2
 8008f0a:	88fb      	ldrh	r3, [r7, #6]
 8008f0c:	4293      	cmp	r3, r2
 8008f0e:	bf28      	it	cs
 8008f10:	4613      	movcs	r3, r2
 8008f12:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	3302      	adds	r3, #2
 8008f18:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8008f1a:	2300      	movs	r3, #0
 8008f1c:	82fb      	strh	r3, [r7, #22]
 8008f1e:	e00b      	b.n	8008f38 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8008f20:	8afb      	ldrh	r3, [r7, #22]
 8008f22:	68fa      	ldr	r2, [r7, #12]
 8008f24:	4413      	add	r3, r2
 8008f26:	781a      	ldrb	r2, [r3, #0]
 8008f28:	68bb      	ldr	r3, [r7, #8]
 8008f2a:	701a      	strb	r2, [r3, #0]
      pdest++;
 8008f2c:	68bb      	ldr	r3, [r7, #8]
 8008f2e:	3301      	adds	r3, #1
 8008f30:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8008f32:	8afb      	ldrh	r3, [r7, #22]
 8008f34:	3302      	adds	r3, #2
 8008f36:	82fb      	strh	r3, [r7, #22]
 8008f38:	8afa      	ldrh	r2, [r7, #22]
 8008f3a:	8abb      	ldrh	r3, [r7, #20]
 8008f3c:	429a      	cmp	r2, r3
 8008f3e:	d3ef      	bcc.n	8008f20 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8008f40:	68bb      	ldr	r3, [r7, #8]
 8008f42:	2200      	movs	r2, #0
 8008f44:	701a      	strb	r2, [r3, #0]
  }
}
 8008f46:	bf00      	nop
 8008f48:	371c      	adds	r7, #28
 8008f4a:	46bd      	mov	sp, r7
 8008f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f50:	4770      	bx	lr

08008f52 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8008f52:	b480      	push	{r7}
 8008f54:	b085      	sub	sp, #20
 8008f56:	af00      	add	r7, sp, #0
 8008f58:	6078      	str	r0, [r7, #4]
 8008f5a:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8008f5c:	683b      	ldr	r3, [r7, #0]
 8008f5e:	881b      	ldrh	r3, [r3, #0]
 8008f60:	687a      	ldr	r2, [r7, #4]
 8008f62:	7812      	ldrb	r2, [r2, #0]
 8008f64:	4413      	add	r3, r2
 8008f66:	b29a      	uxth	r2, r3
 8008f68:	683b      	ldr	r3, [r7, #0]
 8008f6a:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	781b      	ldrb	r3, [r3, #0]
 8008f70:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	4413      	add	r3, r2
 8008f76:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8008f78:	68fb      	ldr	r3, [r7, #12]
}
 8008f7a:	4618      	mov	r0, r3
 8008f7c:	3714      	adds	r7, #20
 8008f7e:	46bd      	mov	sp, r7
 8008f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f84:	4770      	bx	lr

08008f86 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8008f86:	b580      	push	{r7, lr}
 8008f88:	b086      	sub	sp, #24
 8008f8a:	af00      	add	r7, sp, #0
 8008f8c:	60f8      	str	r0, [r7, #12]
 8008f8e:	60b9      	str	r1, [r7, #8]
 8008f90:	4613      	mov	r3, r2
 8008f92:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8008f94:	2301      	movs	r3, #1
 8008f96:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	789b      	ldrb	r3, [r3, #2]
 8008f9c:	2b01      	cmp	r3, #1
 8008f9e:	d002      	beq.n	8008fa6 <USBH_CtlReq+0x20>
 8008fa0:	2b02      	cmp	r3, #2
 8008fa2:	d00f      	beq.n	8008fc4 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 8008fa4:	e027      	b.n	8008ff6 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	68ba      	ldr	r2, [r7, #8]
 8008faa:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	88fa      	ldrh	r2, [r7, #6]
 8008fb0:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	2201      	movs	r2, #1
 8008fb6:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	2202      	movs	r2, #2
 8008fbc:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8008fbe:	2301      	movs	r3, #1
 8008fc0:	75fb      	strb	r3, [r7, #23]
      break;
 8008fc2:	e018      	b.n	8008ff6 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 8008fc4:	68f8      	ldr	r0, [r7, #12]
 8008fc6:	f000 f81b 	bl	8009000 <USBH_HandleControl>
 8008fca:	4603      	mov	r3, r0
 8008fcc:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8008fce:	7dfb      	ldrb	r3, [r7, #23]
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d002      	beq.n	8008fda <USBH_CtlReq+0x54>
 8008fd4:	7dfb      	ldrb	r3, [r7, #23]
 8008fd6:	2b03      	cmp	r3, #3
 8008fd8:	d106      	bne.n	8008fe8 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	2201      	movs	r2, #1
 8008fde:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	2200      	movs	r2, #0
 8008fe4:	761a      	strb	r2, [r3, #24]
      break;
 8008fe6:	e005      	b.n	8008ff4 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8008fe8:	7dfb      	ldrb	r3, [r7, #23]
 8008fea:	2b02      	cmp	r3, #2
 8008fec:	d102      	bne.n	8008ff4 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	2201      	movs	r2, #1
 8008ff2:	709a      	strb	r2, [r3, #2]
      break;
 8008ff4:	bf00      	nop
  }
  return status;
 8008ff6:	7dfb      	ldrb	r3, [r7, #23]
}
 8008ff8:	4618      	mov	r0, r3
 8008ffa:	3718      	adds	r7, #24
 8008ffc:	46bd      	mov	sp, r7
 8008ffe:	bd80      	pop	{r7, pc}

08009000 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8009000:	b580      	push	{r7, lr}
 8009002:	b086      	sub	sp, #24
 8009004:	af02      	add	r7, sp, #8
 8009006:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8009008:	2301      	movs	r3, #1
 800900a:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800900c:	2300      	movs	r3, #0
 800900e:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	7e1b      	ldrb	r3, [r3, #24]
 8009014:	3b01      	subs	r3, #1
 8009016:	2b0a      	cmp	r3, #10
 8009018:	f200 8156 	bhi.w	80092c8 <USBH_HandleControl+0x2c8>
 800901c:	a201      	add	r2, pc, #4	@ (adr r2, 8009024 <USBH_HandleControl+0x24>)
 800901e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009022:	bf00      	nop
 8009024:	08009051 	.word	0x08009051
 8009028:	0800906b 	.word	0x0800906b
 800902c:	080090d5 	.word	0x080090d5
 8009030:	080090fb 	.word	0x080090fb
 8009034:	08009133 	.word	0x08009133
 8009038:	0800915d 	.word	0x0800915d
 800903c:	080091af 	.word	0x080091af
 8009040:	080091d1 	.word	0x080091d1
 8009044:	0800920d 	.word	0x0800920d
 8009048:	08009233 	.word	0x08009233
 800904c:	08009271 	.word	0x08009271
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	f103 0110 	add.w	r1, r3, #16
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	795b      	ldrb	r3, [r3, #5]
 800905a:	461a      	mov	r2, r3
 800905c:	6878      	ldr	r0, [r7, #4]
 800905e:	f000 f943 	bl	80092e8 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	2202      	movs	r2, #2
 8009066:	761a      	strb	r2, [r3, #24]
      break;
 8009068:	e139      	b.n	80092de <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	795b      	ldrb	r3, [r3, #5]
 800906e:	4619      	mov	r1, r3
 8009070:	6878      	ldr	r0, [r7, #4]
 8009072:	f000 fcc5 	bl	8009a00 <USBH_LL_GetURBState>
 8009076:	4603      	mov	r3, r0
 8009078:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800907a:	7bbb      	ldrb	r3, [r7, #14]
 800907c:	2b01      	cmp	r3, #1
 800907e:	d11e      	bne.n	80090be <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	7c1b      	ldrb	r3, [r3, #16]
 8009084:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009088:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	8adb      	ldrh	r3, [r3, #22]
 800908e:	2b00      	cmp	r3, #0
 8009090:	d00a      	beq.n	80090a8 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8009092:	7b7b      	ldrb	r3, [r7, #13]
 8009094:	2b80      	cmp	r3, #128	@ 0x80
 8009096:	d103      	bne.n	80090a0 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	2203      	movs	r2, #3
 800909c:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800909e:	e115      	b.n	80092cc <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	2205      	movs	r2, #5
 80090a4:	761a      	strb	r2, [r3, #24]
      break;
 80090a6:	e111      	b.n	80092cc <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 80090a8:	7b7b      	ldrb	r3, [r7, #13]
 80090aa:	2b80      	cmp	r3, #128	@ 0x80
 80090ac:	d103      	bne.n	80090b6 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	2209      	movs	r2, #9
 80090b2:	761a      	strb	r2, [r3, #24]
      break;
 80090b4:	e10a      	b.n	80092cc <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	2207      	movs	r2, #7
 80090ba:	761a      	strb	r2, [r3, #24]
      break;
 80090bc:	e106      	b.n	80092cc <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 80090be:	7bbb      	ldrb	r3, [r7, #14]
 80090c0:	2b04      	cmp	r3, #4
 80090c2:	d003      	beq.n	80090cc <USBH_HandleControl+0xcc>
 80090c4:	7bbb      	ldrb	r3, [r7, #14]
 80090c6:	2b02      	cmp	r3, #2
 80090c8:	f040 8100 	bne.w	80092cc <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	220b      	movs	r2, #11
 80090d0:	761a      	strb	r2, [r3, #24]
      break;
 80090d2:	e0fb      	b.n	80092cc <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80090da:	b29a      	uxth	r2, r3
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	6899      	ldr	r1, [r3, #8]
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	899a      	ldrh	r2, [r3, #12]
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	791b      	ldrb	r3, [r3, #4]
 80090ec:	6878      	ldr	r0, [r7, #4]
 80090ee:	f000 f93a 	bl	8009366 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	2204      	movs	r2, #4
 80090f6:	761a      	strb	r2, [r3, #24]
      break;
 80090f8:	e0f1      	b.n	80092de <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	791b      	ldrb	r3, [r3, #4]
 80090fe:	4619      	mov	r1, r3
 8009100:	6878      	ldr	r0, [r7, #4]
 8009102:	f000 fc7d 	bl	8009a00 <USBH_LL_GetURBState>
 8009106:	4603      	mov	r3, r0
 8009108:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800910a:	7bbb      	ldrb	r3, [r7, #14]
 800910c:	2b01      	cmp	r3, #1
 800910e:	d102      	bne.n	8009116 <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	2209      	movs	r2, #9
 8009114:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 8009116:	7bbb      	ldrb	r3, [r7, #14]
 8009118:	2b05      	cmp	r3, #5
 800911a:	d102      	bne.n	8009122 <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 800911c:	2303      	movs	r3, #3
 800911e:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8009120:	e0d6      	b.n	80092d0 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 8009122:	7bbb      	ldrb	r3, [r7, #14]
 8009124:	2b04      	cmp	r3, #4
 8009126:	f040 80d3 	bne.w	80092d0 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	220b      	movs	r2, #11
 800912e:	761a      	strb	r2, [r3, #24]
      break;
 8009130:	e0ce      	b.n	80092d0 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	6899      	ldr	r1, [r3, #8]
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	899a      	ldrh	r2, [r3, #12]
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	795b      	ldrb	r3, [r3, #5]
 800913e:	2001      	movs	r0, #1
 8009140:	9000      	str	r0, [sp, #0]
 8009142:	6878      	ldr	r0, [r7, #4]
 8009144:	f000 f8ea 	bl	800931c <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800914e:	b29a      	uxth	r2, r3
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	2206      	movs	r2, #6
 8009158:	761a      	strb	r2, [r3, #24]
      break;
 800915a:	e0c0      	b.n	80092de <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	795b      	ldrb	r3, [r3, #5]
 8009160:	4619      	mov	r1, r3
 8009162:	6878      	ldr	r0, [r7, #4]
 8009164:	f000 fc4c 	bl	8009a00 <USBH_LL_GetURBState>
 8009168:	4603      	mov	r3, r0
 800916a:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800916c:	7bbb      	ldrb	r3, [r7, #14]
 800916e:	2b01      	cmp	r3, #1
 8009170:	d103      	bne.n	800917a <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	2207      	movs	r2, #7
 8009176:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8009178:	e0ac      	b.n	80092d4 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 800917a:	7bbb      	ldrb	r3, [r7, #14]
 800917c:	2b05      	cmp	r3, #5
 800917e:	d105      	bne.n	800918c <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	220c      	movs	r2, #12
 8009184:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8009186:	2303      	movs	r3, #3
 8009188:	73fb      	strb	r3, [r7, #15]
      break;
 800918a:	e0a3      	b.n	80092d4 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 800918c:	7bbb      	ldrb	r3, [r7, #14]
 800918e:	2b02      	cmp	r3, #2
 8009190:	d103      	bne.n	800919a <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	2205      	movs	r2, #5
 8009196:	761a      	strb	r2, [r3, #24]
      break;
 8009198:	e09c      	b.n	80092d4 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 800919a:	7bbb      	ldrb	r3, [r7, #14]
 800919c:	2b04      	cmp	r3, #4
 800919e:	f040 8099 	bne.w	80092d4 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	220b      	movs	r2, #11
 80091a6:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 80091a8:	2302      	movs	r3, #2
 80091aa:	73fb      	strb	r3, [r7, #15]
      break;
 80091ac:	e092      	b.n	80092d4 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	791b      	ldrb	r3, [r3, #4]
 80091b2:	2200      	movs	r2, #0
 80091b4:	2100      	movs	r1, #0
 80091b6:	6878      	ldr	r0, [r7, #4]
 80091b8:	f000 f8d5 	bl	8009366 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80091c2:	b29a      	uxth	r2, r3
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	2208      	movs	r2, #8
 80091cc:	761a      	strb	r2, [r3, #24]

      break;
 80091ce:	e086      	b.n	80092de <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	791b      	ldrb	r3, [r3, #4]
 80091d4:	4619      	mov	r1, r3
 80091d6:	6878      	ldr	r0, [r7, #4]
 80091d8:	f000 fc12 	bl	8009a00 <USBH_LL_GetURBState>
 80091dc:	4603      	mov	r3, r0
 80091de:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 80091e0:	7bbb      	ldrb	r3, [r7, #14]
 80091e2:	2b01      	cmp	r3, #1
 80091e4:	d105      	bne.n	80091f2 <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	220d      	movs	r2, #13
 80091ea:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 80091ec:	2300      	movs	r3, #0
 80091ee:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 80091f0:	e072      	b.n	80092d8 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 80091f2:	7bbb      	ldrb	r3, [r7, #14]
 80091f4:	2b04      	cmp	r3, #4
 80091f6:	d103      	bne.n	8009200 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	220b      	movs	r2, #11
 80091fc:	761a      	strb	r2, [r3, #24]
      break;
 80091fe:	e06b      	b.n	80092d8 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 8009200:	7bbb      	ldrb	r3, [r7, #14]
 8009202:	2b05      	cmp	r3, #5
 8009204:	d168      	bne.n	80092d8 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 8009206:	2303      	movs	r3, #3
 8009208:	73fb      	strb	r3, [r7, #15]
      break;
 800920a:	e065      	b.n	80092d8 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	795b      	ldrb	r3, [r3, #5]
 8009210:	2201      	movs	r2, #1
 8009212:	9200      	str	r2, [sp, #0]
 8009214:	2200      	movs	r2, #0
 8009216:	2100      	movs	r1, #0
 8009218:	6878      	ldr	r0, [r7, #4]
 800921a:	f000 f87f 	bl	800931c <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009224:	b29a      	uxth	r2, r3
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	220a      	movs	r2, #10
 800922e:	761a      	strb	r2, [r3, #24]
      break;
 8009230:	e055      	b.n	80092de <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	795b      	ldrb	r3, [r3, #5]
 8009236:	4619      	mov	r1, r3
 8009238:	6878      	ldr	r0, [r7, #4]
 800923a:	f000 fbe1 	bl	8009a00 <USBH_LL_GetURBState>
 800923e:	4603      	mov	r3, r0
 8009240:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8009242:	7bbb      	ldrb	r3, [r7, #14]
 8009244:	2b01      	cmp	r3, #1
 8009246:	d105      	bne.n	8009254 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 8009248:	2300      	movs	r3, #0
 800924a:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	220d      	movs	r2, #13
 8009250:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8009252:	e043      	b.n	80092dc <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 8009254:	7bbb      	ldrb	r3, [r7, #14]
 8009256:	2b02      	cmp	r3, #2
 8009258:	d103      	bne.n	8009262 <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	2209      	movs	r2, #9
 800925e:	761a      	strb	r2, [r3, #24]
      break;
 8009260:	e03c      	b.n	80092dc <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 8009262:	7bbb      	ldrb	r3, [r7, #14]
 8009264:	2b04      	cmp	r3, #4
 8009266:	d139      	bne.n	80092dc <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	220b      	movs	r2, #11
 800926c:	761a      	strb	r2, [r3, #24]
      break;
 800926e:	e035      	b.n	80092dc <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	7e5b      	ldrb	r3, [r3, #25]
 8009274:	3301      	adds	r3, #1
 8009276:	b2da      	uxtb	r2, r3
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	765a      	strb	r2, [r3, #25]
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	7e5b      	ldrb	r3, [r3, #25]
 8009280:	2b02      	cmp	r3, #2
 8009282:	d806      	bhi.n	8009292 <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	2201      	movs	r2, #1
 8009288:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	2201      	movs	r2, #1
 800928e:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8009290:	e025      	b.n	80092de <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009298:	2106      	movs	r1, #6
 800929a:	6878      	ldr	r0, [r7, #4]
 800929c:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	2200      	movs	r2, #0
 80092a2:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	795b      	ldrb	r3, [r3, #5]
 80092a8:	4619      	mov	r1, r3
 80092aa:	6878      	ldr	r0, [r7, #4]
 80092ac:	f000 f90c 	bl	80094c8 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	791b      	ldrb	r3, [r3, #4]
 80092b4:	4619      	mov	r1, r3
 80092b6:	6878      	ldr	r0, [r7, #4]
 80092b8:	f000 f906 	bl	80094c8 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	2200      	movs	r2, #0
 80092c0:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 80092c2:	2302      	movs	r3, #2
 80092c4:	73fb      	strb	r3, [r7, #15]
      break;
 80092c6:	e00a      	b.n	80092de <USBH_HandleControl+0x2de>

    default:
      break;
 80092c8:	bf00      	nop
 80092ca:	e008      	b.n	80092de <USBH_HandleControl+0x2de>
      break;
 80092cc:	bf00      	nop
 80092ce:	e006      	b.n	80092de <USBH_HandleControl+0x2de>
      break;
 80092d0:	bf00      	nop
 80092d2:	e004      	b.n	80092de <USBH_HandleControl+0x2de>
      break;
 80092d4:	bf00      	nop
 80092d6:	e002      	b.n	80092de <USBH_HandleControl+0x2de>
      break;
 80092d8:	bf00      	nop
 80092da:	e000      	b.n	80092de <USBH_HandleControl+0x2de>
      break;
 80092dc:	bf00      	nop
  }

  return status;
 80092de:	7bfb      	ldrb	r3, [r7, #15]
}
 80092e0:	4618      	mov	r0, r3
 80092e2:	3710      	adds	r7, #16
 80092e4:	46bd      	mov	sp, r7
 80092e6:	bd80      	pop	{r7, pc}

080092e8 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 80092e8:	b580      	push	{r7, lr}
 80092ea:	b088      	sub	sp, #32
 80092ec:	af04      	add	r7, sp, #16
 80092ee:	60f8      	str	r0, [r7, #12]
 80092f0:	60b9      	str	r1, [r7, #8]
 80092f2:	4613      	mov	r3, r2
 80092f4:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80092f6:	79f9      	ldrb	r1, [r7, #7]
 80092f8:	2300      	movs	r3, #0
 80092fa:	9303      	str	r3, [sp, #12]
 80092fc:	2308      	movs	r3, #8
 80092fe:	9302      	str	r3, [sp, #8]
 8009300:	68bb      	ldr	r3, [r7, #8]
 8009302:	9301      	str	r3, [sp, #4]
 8009304:	2300      	movs	r3, #0
 8009306:	9300      	str	r3, [sp, #0]
 8009308:	2300      	movs	r3, #0
 800930a:	2200      	movs	r2, #0
 800930c:	68f8      	ldr	r0, [r7, #12]
 800930e:	f000 fb46 	bl	800999e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8009312:	2300      	movs	r3, #0
}
 8009314:	4618      	mov	r0, r3
 8009316:	3710      	adds	r7, #16
 8009318:	46bd      	mov	sp, r7
 800931a:	bd80      	pop	{r7, pc}

0800931c <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800931c:	b580      	push	{r7, lr}
 800931e:	b088      	sub	sp, #32
 8009320:	af04      	add	r7, sp, #16
 8009322:	60f8      	str	r0, [r7, #12]
 8009324:	60b9      	str	r1, [r7, #8]
 8009326:	4611      	mov	r1, r2
 8009328:	461a      	mov	r2, r3
 800932a:	460b      	mov	r3, r1
 800932c:	80fb      	strh	r3, [r7, #6]
 800932e:	4613      	mov	r3, r2
 8009330:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009338:	2b00      	cmp	r3, #0
 800933a:	d001      	beq.n	8009340 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800933c:	2300      	movs	r3, #0
 800933e:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009340:	7979      	ldrb	r1, [r7, #5]
 8009342:	7e3b      	ldrb	r3, [r7, #24]
 8009344:	9303      	str	r3, [sp, #12]
 8009346:	88fb      	ldrh	r3, [r7, #6]
 8009348:	9302      	str	r3, [sp, #8]
 800934a:	68bb      	ldr	r3, [r7, #8]
 800934c:	9301      	str	r3, [sp, #4]
 800934e:	2301      	movs	r3, #1
 8009350:	9300      	str	r3, [sp, #0]
 8009352:	2300      	movs	r3, #0
 8009354:	2200      	movs	r2, #0
 8009356:	68f8      	ldr	r0, [r7, #12]
 8009358:	f000 fb21 	bl	800999e <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800935c:	2300      	movs	r3, #0
}
 800935e:	4618      	mov	r0, r3
 8009360:	3710      	adds	r7, #16
 8009362:	46bd      	mov	sp, r7
 8009364:	bd80      	pop	{r7, pc}

08009366 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8009366:	b580      	push	{r7, lr}
 8009368:	b088      	sub	sp, #32
 800936a:	af04      	add	r7, sp, #16
 800936c:	60f8      	str	r0, [r7, #12]
 800936e:	60b9      	str	r1, [r7, #8]
 8009370:	4611      	mov	r1, r2
 8009372:	461a      	mov	r2, r3
 8009374:	460b      	mov	r3, r1
 8009376:	80fb      	strh	r3, [r7, #6]
 8009378:	4613      	mov	r3, r2
 800937a:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800937c:	7979      	ldrb	r1, [r7, #5]
 800937e:	2300      	movs	r3, #0
 8009380:	9303      	str	r3, [sp, #12]
 8009382:	88fb      	ldrh	r3, [r7, #6]
 8009384:	9302      	str	r3, [sp, #8]
 8009386:	68bb      	ldr	r3, [r7, #8]
 8009388:	9301      	str	r3, [sp, #4]
 800938a:	2301      	movs	r3, #1
 800938c:	9300      	str	r3, [sp, #0]
 800938e:	2300      	movs	r3, #0
 8009390:	2201      	movs	r2, #1
 8009392:	68f8      	ldr	r0, [r7, #12]
 8009394:	f000 fb03 	bl	800999e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8009398:	2300      	movs	r3, #0

}
 800939a:	4618      	mov	r0, r3
 800939c:	3710      	adds	r7, #16
 800939e:	46bd      	mov	sp, r7
 80093a0:	bd80      	pop	{r7, pc}

080093a2 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 80093a2:	b580      	push	{r7, lr}
 80093a4:	b088      	sub	sp, #32
 80093a6:	af04      	add	r7, sp, #16
 80093a8:	60f8      	str	r0, [r7, #12]
 80093aa:	60b9      	str	r1, [r7, #8]
 80093ac:	4611      	mov	r1, r2
 80093ae:	461a      	mov	r2, r3
 80093b0:	460b      	mov	r3, r1
 80093b2:	80fb      	strh	r3, [r7, #6]
 80093b4:	4613      	mov	r3, r2
 80093b6:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d001      	beq.n	80093c6 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 80093c2:	2300      	movs	r3, #0
 80093c4:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80093c6:	7979      	ldrb	r1, [r7, #5]
 80093c8:	7e3b      	ldrb	r3, [r7, #24]
 80093ca:	9303      	str	r3, [sp, #12]
 80093cc:	88fb      	ldrh	r3, [r7, #6]
 80093ce:	9302      	str	r3, [sp, #8]
 80093d0:	68bb      	ldr	r3, [r7, #8]
 80093d2:	9301      	str	r3, [sp, #4]
 80093d4:	2301      	movs	r3, #1
 80093d6:	9300      	str	r3, [sp, #0]
 80093d8:	2302      	movs	r3, #2
 80093da:	2200      	movs	r2, #0
 80093dc:	68f8      	ldr	r0, [r7, #12]
 80093de:	f000 fade 	bl	800999e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 80093e2:	2300      	movs	r3, #0
}
 80093e4:	4618      	mov	r0, r3
 80093e6:	3710      	adds	r7, #16
 80093e8:	46bd      	mov	sp, r7
 80093ea:	bd80      	pop	{r7, pc}

080093ec <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 80093ec:	b580      	push	{r7, lr}
 80093ee:	b088      	sub	sp, #32
 80093f0:	af04      	add	r7, sp, #16
 80093f2:	60f8      	str	r0, [r7, #12]
 80093f4:	60b9      	str	r1, [r7, #8]
 80093f6:	4611      	mov	r1, r2
 80093f8:	461a      	mov	r2, r3
 80093fa:	460b      	mov	r3, r1
 80093fc:	80fb      	strh	r3, [r7, #6]
 80093fe:	4613      	mov	r3, r2
 8009400:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009402:	7979      	ldrb	r1, [r7, #5]
 8009404:	2300      	movs	r3, #0
 8009406:	9303      	str	r3, [sp, #12]
 8009408:	88fb      	ldrh	r3, [r7, #6]
 800940a:	9302      	str	r3, [sp, #8]
 800940c:	68bb      	ldr	r3, [r7, #8]
 800940e:	9301      	str	r3, [sp, #4]
 8009410:	2301      	movs	r3, #1
 8009412:	9300      	str	r3, [sp, #0]
 8009414:	2302      	movs	r3, #2
 8009416:	2201      	movs	r2, #1
 8009418:	68f8      	ldr	r0, [r7, #12]
 800941a:	f000 fac0 	bl	800999e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800941e:	2300      	movs	r3, #0
}
 8009420:	4618      	mov	r0, r3
 8009422:	3710      	adds	r7, #16
 8009424:	46bd      	mov	sp, r7
 8009426:	bd80      	pop	{r7, pc}

08009428 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8009428:	b580      	push	{r7, lr}
 800942a:	b086      	sub	sp, #24
 800942c:	af04      	add	r7, sp, #16
 800942e:	6078      	str	r0, [r7, #4]
 8009430:	4608      	mov	r0, r1
 8009432:	4611      	mov	r1, r2
 8009434:	461a      	mov	r2, r3
 8009436:	4603      	mov	r3, r0
 8009438:	70fb      	strb	r3, [r7, #3]
 800943a:	460b      	mov	r3, r1
 800943c:	70bb      	strb	r3, [r7, #2]
 800943e:	4613      	mov	r3, r2
 8009440:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8009442:	7878      	ldrb	r0, [r7, #1]
 8009444:	78ba      	ldrb	r2, [r7, #2]
 8009446:	78f9      	ldrb	r1, [r7, #3]
 8009448:	8b3b      	ldrh	r3, [r7, #24]
 800944a:	9302      	str	r3, [sp, #8]
 800944c:	7d3b      	ldrb	r3, [r7, #20]
 800944e:	9301      	str	r3, [sp, #4]
 8009450:	7c3b      	ldrb	r3, [r7, #16]
 8009452:	9300      	str	r3, [sp, #0]
 8009454:	4603      	mov	r3, r0
 8009456:	6878      	ldr	r0, [r7, #4]
 8009458:	f000 fa53 	bl	8009902 <USBH_LL_OpenPipe>

  return USBH_OK;
 800945c:	2300      	movs	r3, #0
}
 800945e:	4618      	mov	r0, r3
 8009460:	3708      	adds	r7, #8
 8009462:	46bd      	mov	sp, r7
 8009464:	bd80      	pop	{r7, pc}

08009466 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8009466:	b580      	push	{r7, lr}
 8009468:	b082      	sub	sp, #8
 800946a:	af00      	add	r7, sp, #0
 800946c:	6078      	str	r0, [r7, #4]
 800946e:	460b      	mov	r3, r1
 8009470:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 8009472:	78fb      	ldrb	r3, [r7, #3]
 8009474:	4619      	mov	r1, r3
 8009476:	6878      	ldr	r0, [r7, #4]
 8009478:	f000 fa72 	bl	8009960 <USBH_LL_ClosePipe>

  return USBH_OK;
 800947c:	2300      	movs	r3, #0
}
 800947e:	4618      	mov	r0, r3
 8009480:	3708      	adds	r7, #8
 8009482:	46bd      	mov	sp, r7
 8009484:	bd80      	pop	{r7, pc}

08009486 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8009486:	b580      	push	{r7, lr}
 8009488:	b084      	sub	sp, #16
 800948a:	af00      	add	r7, sp, #0
 800948c:	6078      	str	r0, [r7, #4]
 800948e:	460b      	mov	r3, r1
 8009490:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8009492:	6878      	ldr	r0, [r7, #4]
 8009494:	f000 f836 	bl	8009504 <USBH_GetFreePipe>
 8009498:	4603      	mov	r3, r0
 800949a:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800949c:	89fb      	ldrh	r3, [r7, #14]
 800949e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80094a2:	4293      	cmp	r3, r2
 80094a4:	d00a      	beq.n	80094bc <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 80094a6:	78fa      	ldrb	r2, [r7, #3]
 80094a8:	89fb      	ldrh	r3, [r7, #14]
 80094aa:	f003 030f 	and.w	r3, r3, #15
 80094ae:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80094b2:	6879      	ldr	r1, [r7, #4]
 80094b4:	33e0      	adds	r3, #224	@ 0xe0
 80094b6:	009b      	lsls	r3, r3, #2
 80094b8:	440b      	add	r3, r1
 80094ba:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 80094bc:	89fb      	ldrh	r3, [r7, #14]
 80094be:	b2db      	uxtb	r3, r3
}
 80094c0:	4618      	mov	r0, r3
 80094c2:	3710      	adds	r7, #16
 80094c4:	46bd      	mov	sp, r7
 80094c6:	bd80      	pop	{r7, pc}

080094c8 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 80094c8:	b480      	push	{r7}
 80094ca:	b083      	sub	sp, #12
 80094cc:	af00      	add	r7, sp, #0
 80094ce:	6078      	str	r0, [r7, #4]
 80094d0:	460b      	mov	r3, r1
 80094d2:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 80094d4:	78fb      	ldrb	r3, [r7, #3]
 80094d6:	2b0f      	cmp	r3, #15
 80094d8:	d80d      	bhi.n	80094f6 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 80094da:	78fb      	ldrb	r3, [r7, #3]
 80094dc:	687a      	ldr	r2, [r7, #4]
 80094de:	33e0      	adds	r3, #224	@ 0xe0
 80094e0:	009b      	lsls	r3, r3, #2
 80094e2:	4413      	add	r3, r2
 80094e4:	685a      	ldr	r2, [r3, #4]
 80094e6:	78fb      	ldrb	r3, [r7, #3]
 80094e8:	f3c2 020e 	ubfx	r2, r2, #0, #15
 80094ec:	6879      	ldr	r1, [r7, #4]
 80094ee:	33e0      	adds	r3, #224	@ 0xe0
 80094f0:	009b      	lsls	r3, r3, #2
 80094f2:	440b      	add	r3, r1
 80094f4:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 80094f6:	2300      	movs	r3, #0
}
 80094f8:	4618      	mov	r0, r3
 80094fa:	370c      	adds	r7, #12
 80094fc:	46bd      	mov	sp, r7
 80094fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009502:	4770      	bx	lr

08009504 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8009504:	b480      	push	{r7}
 8009506:	b085      	sub	sp, #20
 8009508:	af00      	add	r7, sp, #0
 800950a:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800950c:	2300      	movs	r3, #0
 800950e:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8009510:	2300      	movs	r3, #0
 8009512:	73fb      	strb	r3, [r7, #15]
 8009514:	e00f      	b.n	8009536 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8009516:	7bfb      	ldrb	r3, [r7, #15]
 8009518:	687a      	ldr	r2, [r7, #4]
 800951a:	33e0      	adds	r3, #224	@ 0xe0
 800951c:	009b      	lsls	r3, r3, #2
 800951e:	4413      	add	r3, r2
 8009520:	685b      	ldr	r3, [r3, #4]
 8009522:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009526:	2b00      	cmp	r3, #0
 8009528:	d102      	bne.n	8009530 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800952a:	7bfb      	ldrb	r3, [r7, #15]
 800952c:	b29b      	uxth	r3, r3
 800952e:	e007      	b.n	8009540 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8009530:	7bfb      	ldrb	r3, [r7, #15]
 8009532:	3301      	adds	r3, #1
 8009534:	73fb      	strb	r3, [r7, #15]
 8009536:	7bfb      	ldrb	r3, [r7, #15]
 8009538:	2b0f      	cmp	r3, #15
 800953a:	d9ec      	bls.n	8009516 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800953c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 8009540:	4618      	mov	r0, r3
 8009542:	3714      	adds	r7, #20
 8009544:	46bd      	mov	sp, r7
 8009546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800954a:	4770      	bx	lr

0800954c <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800954c:	b580      	push	{r7, lr}
 800954e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8009550:	2201      	movs	r2, #1
 8009552:	490e      	ldr	r1, [pc, #56]	@ (800958c <MX_USB_HOST_Init+0x40>)
 8009554:	480e      	ldr	r0, [pc, #56]	@ (8009590 <MX_USB_HOST_Init+0x44>)
 8009556:	f7fe fb15 	bl	8007b84 <USBH_Init>
 800955a:	4603      	mov	r3, r0
 800955c:	2b00      	cmp	r3, #0
 800955e:	d001      	beq.n	8009564 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8009560:	f7f7 fb02 	bl	8000b68 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 8009564:	490b      	ldr	r1, [pc, #44]	@ (8009594 <MX_USB_HOST_Init+0x48>)
 8009566:	480a      	ldr	r0, [pc, #40]	@ (8009590 <MX_USB_HOST_Init+0x44>)
 8009568:	f7fe fbb9 	bl	8007cde <USBH_RegisterClass>
 800956c:	4603      	mov	r3, r0
 800956e:	2b00      	cmp	r3, #0
 8009570:	d001      	beq.n	8009576 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 8009572:	f7f7 faf9 	bl	8000b68 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 8009576:	4806      	ldr	r0, [pc, #24]	@ (8009590 <MX_USB_HOST_Init+0x44>)
 8009578:	f7fe fc3d 	bl	8007df6 <USBH_Start>
 800957c:	4603      	mov	r3, r0
 800957e:	2b00      	cmp	r3, #0
 8009580:	d001      	beq.n	8009586 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8009582:	f7f7 faf1 	bl	8000b68 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8009586:	bf00      	nop
 8009588:	bd80      	pop	{r7, pc}
 800958a:	bf00      	nop
 800958c:	080095ad 	.word	0x080095ad
 8009590:	20000224 	.word	0x20000224
 8009594:	2000000c 	.word	0x2000000c

08009598 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8009598:	b580      	push	{r7, lr}
 800959a:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800959c:	4802      	ldr	r0, [pc, #8]	@ (80095a8 <MX_USB_HOST_Process+0x10>)
 800959e:	f7fe fc3b 	bl	8007e18 <USBH_Process>
}
 80095a2:	bf00      	nop
 80095a4:	bd80      	pop	{r7, pc}
 80095a6:	bf00      	nop
 80095a8:	20000224 	.word	0x20000224

080095ac <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 80095ac:	b480      	push	{r7}
 80095ae:	b083      	sub	sp, #12
 80095b0:	af00      	add	r7, sp, #0
 80095b2:	6078      	str	r0, [r7, #4]
 80095b4:	460b      	mov	r3, r1
 80095b6:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 80095b8:	78fb      	ldrb	r3, [r7, #3]
 80095ba:	3b01      	subs	r3, #1
 80095bc:	2b04      	cmp	r3, #4
 80095be:	d819      	bhi.n	80095f4 <USBH_UserProcess+0x48>
 80095c0:	a201      	add	r2, pc, #4	@ (adr r2, 80095c8 <USBH_UserProcess+0x1c>)
 80095c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095c6:	bf00      	nop
 80095c8:	080095f5 	.word	0x080095f5
 80095cc:	080095e5 	.word	0x080095e5
 80095d0:	080095f5 	.word	0x080095f5
 80095d4:	080095ed 	.word	0x080095ed
 80095d8:	080095dd 	.word	0x080095dd
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 80095dc:	4b09      	ldr	r3, [pc, #36]	@ (8009604 <USBH_UserProcess+0x58>)
 80095de:	2203      	movs	r2, #3
 80095e0:	701a      	strb	r2, [r3, #0]
  break;
 80095e2:	e008      	b.n	80095f6 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 80095e4:	4b07      	ldr	r3, [pc, #28]	@ (8009604 <USBH_UserProcess+0x58>)
 80095e6:	2202      	movs	r2, #2
 80095e8:	701a      	strb	r2, [r3, #0]
  break;
 80095ea:	e004      	b.n	80095f6 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 80095ec:	4b05      	ldr	r3, [pc, #20]	@ (8009604 <USBH_UserProcess+0x58>)
 80095ee:	2201      	movs	r2, #1
 80095f0:	701a      	strb	r2, [r3, #0]
  break;
 80095f2:	e000      	b.n	80095f6 <USBH_UserProcess+0x4a>

  default:
  break;
 80095f4:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 80095f6:	bf00      	nop
 80095f8:	370c      	adds	r7, #12
 80095fa:	46bd      	mov	sp, r7
 80095fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009600:	4770      	bx	lr
 8009602:	bf00      	nop
 8009604:	200005fc 	.word	0x200005fc

08009608 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8009608:	b580      	push	{r7, lr}
 800960a:	b08a      	sub	sp, #40	@ 0x28
 800960c:	af00      	add	r7, sp, #0
 800960e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009610:	f107 0314 	add.w	r3, r7, #20
 8009614:	2200      	movs	r2, #0
 8009616:	601a      	str	r2, [r3, #0]
 8009618:	605a      	str	r2, [r3, #4]
 800961a:	609a      	str	r2, [r3, #8]
 800961c:	60da      	str	r2, [r3, #12]
 800961e:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009628:	d147      	bne.n	80096ba <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800962a:	2300      	movs	r3, #0
 800962c:	613b      	str	r3, [r7, #16]
 800962e:	4b25      	ldr	r3, [pc, #148]	@ (80096c4 <HAL_HCD_MspInit+0xbc>)
 8009630:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009632:	4a24      	ldr	r2, [pc, #144]	@ (80096c4 <HAL_HCD_MspInit+0xbc>)
 8009634:	f043 0301 	orr.w	r3, r3, #1
 8009638:	6313      	str	r3, [r2, #48]	@ 0x30
 800963a:	4b22      	ldr	r3, [pc, #136]	@ (80096c4 <HAL_HCD_MspInit+0xbc>)
 800963c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800963e:	f003 0301 	and.w	r3, r3, #1
 8009642:	613b      	str	r3, [r7, #16]
 8009644:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8009646:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800964a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800964c:	2300      	movs	r3, #0
 800964e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009650:	2300      	movs	r3, #0
 8009652:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8009654:	f107 0314 	add.w	r3, r7, #20
 8009658:	4619      	mov	r1, r3
 800965a:	481b      	ldr	r0, [pc, #108]	@ (80096c8 <HAL_HCD_MspInit+0xc0>)
 800965c:	f7f7 febc 	bl	80013d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8009660:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8009664:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009666:	2302      	movs	r3, #2
 8009668:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800966a:	2300      	movs	r3, #0
 800966c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800966e:	2300      	movs	r3, #0
 8009670:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8009672:	230a      	movs	r3, #10
 8009674:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009676:	f107 0314 	add.w	r3, r7, #20
 800967a:	4619      	mov	r1, r3
 800967c:	4812      	ldr	r0, [pc, #72]	@ (80096c8 <HAL_HCD_MspInit+0xc0>)
 800967e:	f7f7 feab 	bl	80013d8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8009682:	4b10      	ldr	r3, [pc, #64]	@ (80096c4 <HAL_HCD_MspInit+0xbc>)
 8009684:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009686:	4a0f      	ldr	r2, [pc, #60]	@ (80096c4 <HAL_HCD_MspInit+0xbc>)
 8009688:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800968c:	6353      	str	r3, [r2, #52]	@ 0x34
 800968e:	2300      	movs	r3, #0
 8009690:	60fb      	str	r3, [r7, #12]
 8009692:	4b0c      	ldr	r3, [pc, #48]	@ (80096c4 <HAL_HCD_MspInit+0xbc>)
 8009694:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009696:	4a0b      	ldr	r2, [pc, #44]	@ (80096c4 <HAL_HCD_MspInit+0xbc>)
 8009698:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800969c:	6453      	str	r3, [r2, #68]	@ 0x44
 800969e:	4b09      	ldr	r3, [pc, #36]	@ (80096c4 <HAL_HCD_MspInit+0xbc>)
 80096a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80096a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80096a6:	60fb      	str	r3, [r7, #12]
 80096a8:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80096aa:	2200      	movs	r2, #0
 80096ac:	2100      	movs	r1, #0
 80096ae:	2043      	movs	r0, #67	@ 0x43
 80096b0:	f7f7 fe5b 	bl	800136a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80096b4:	2043      	movs	r0, #67	@ 0x43
 80096b6:	f7f7 fe74 	bl	80013a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80096ba:	bf00      	nop
 80096bc:	3728      	adds	r7, #40	@ 0x28
 80096be:	46bd      	mov	sp, r7
 80096c0:	bd80      	pop	{r7, pc}
 80096c2:	bf00      	nop
 80096c4:	40023800 	.word	0x40023800
 80096c8:	40020000 	.word	0x40020000

080096cc <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 80096cc:	b580      	push	{r7, lr}
 80096ce:	b082      	sub	sp, #8
 80096d0:	af00      	add	r7, sp, #0
 80096d2:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80096da:	4618      	mov	r0, r3
 80096dc:	f7fe ff73 	bl	80085c6 <USBH_LL_IncTimer>
}
 80096e0:	bf00      	nop
 80096e2:	3708      	adds	r7, #8
 80096e4:	46bd      	mov	sp, r7
 80096e6:	bd80      	pop	{r7, pc}

080096e8 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 80096e8:	b580      	push	{r7, lr}
 80096ea:	b082      	sub	sp, #8
 80096ec:	af00      	add	r7, sp, #0
 80096ee:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80096f6:	4618      	mov	r0, r3
 80096f8:	f7fe ffab 	bl	8008652 <USBH_LL_Connect>
}
 80096fc:	bf00      	nop
 80096fe:	3708      	adds	r7, #8
 8009700:	46bd      	mov	sp, r7
 8009702:	bd80      	pop	{r7, pc}

08009704 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8009704:	b580      	push	{r7, lr}
 8009706:	b082      	sub	sp, #8
 8009708:	af00      	add	r7, sp, #0
 800970a:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8009712:	4618      	mov	r0, r3
 8009714:	f7fe ffb4 	bl	8008680 <USBH_LL_Disconnect>
}
 8009718:	bf00      	nop
 800971a:	3708      	adds	r7, #8
 800971c:	46bd      	mov	sp, r7
 800971e:	bd80      	pop	{r7, pc}

08009720 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8009720:	b480      	push	{r7}
 8009722:	b083      	sub	sp, #12
 8009724:	af00      	add	r7, sp, #0
 8009726:	6078      	str	r0, [r7, #4]
 8009728:	460b      	mov	r3, r1
 800972a:	70fb      	strb	r3, [r7, #3]
 800972c:	4613      	mov	r3, r2
 800972e:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8009730:	bf00      	nop
 8009732:	370c      	adds	r7, #12
 8009734:	46bd      	mov	sp, r7
 8009736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800973a:	4770      	bx	lr

0800973c <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800973c:	b580      	push	{r7, lr}
 800973e:	b082      	sub	sp, #8
 8009740:	af00      	add	r7, sp, #0
 8009742:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800974a:	4618      	mov	r0, r3
 800974c:	f7fe ff65 	bl	800861a <USBH_LL_PortEnabled>
}
 8009750:	bf00      	nop
 8009752:	3708      	adds	r7, #8
 8009754:	46bd      	mov	sp, r7
 8009756:	bd80      	pop	{r7, pc}

08009758 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8009758:	b580      	push	{r7, lr}
 800975a:	b082      	sub	sp, #8
 800975c:	af00      	add	r7, sp, #0
 800975e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8009766:	4618      	mov	r0, r3
 8009768:	f7fe ff65 	bl	8008636 <USBH_LL_PortDisabled>
}
 800976c:	bf00      	nop
 800976e:	3708      	adds	r7, #8
 8009770:	46bd      	mov	sp, r7
 8009772:	bd80      	pop	{r7, pc}

08009774 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8009774:	b580      	push	{r7, lr}
 8009776:	b082      	sub	sp, #8
 8009778:	af00      	add	r7, sp, #0
 800977a:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 8009782:	2b01      	cmp	r3, #1
 8009784:	d12a      	bne.n	80097dc <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 8009786:	4a18      	ldr	r2, [pc, #96]	@ (80097e8 <USBH_LL_Init+0x74>)
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	4a15      	ldr	r2, [pc, #84]	@ (80097e8 <USBH_LL_Init+0x74>)
 8009792:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8009796:	4b14      	ldr	r3, [pc, #80]	@ (80097e8 <USBH_LL_Init+0x74>)
 8009798:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800979c:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800979e:	4b12      	ldr	r3, [pc, #72]	@ (80097e8 <USBH_LL_Init+0x74>)
 80097a0:	2208      	movs	r2, #8
 80097a2:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 80097a4:	4b10      	ldr	r3, [pc, #64]	@ (80097e8 <USBH_LL_Init+0x74>)
 80097a6:	2201      	movs	r2, #1
 80097a8:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80097aa:	4b0f      	ldr	r3, [pc, #60]	@ (80097e8 <USBH_LL_Init+0x74>)
 80097ac:	2200      	movs	r2, #0
 80097ae:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 80097b0:	4b0d      	ldr	r3, [pc, #52]	@ (80097e8 <USBH_LL_Init+0x74>)
 80097b2:	2202      	movs	r2, #2
 80097b4:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80097b6:	4b0c      	ldr	r3, [pc, #48]	@ (80097e8 <USBH_LL_Init+0x74>)
 80097b8:	2200      	movs	r2, #0
 80097ba:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 80097bc:	480a      	ldr	r0, [pc, #40]	@ (80097e8 <USBH_LL_Init+0x74>)
 80097be:	f7f7 ffc0 	bl	8001742 <HAL_HCD_Init>
 80097c2:	4603      	mov	r3, r0
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d001      	beq.n	80097cc <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 80097c8:	f7f7 f9ce 	bl	8000b68 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 80097cc:	4806      	ldr	r0, [pc, #24]	@ (80097e8 <USBH_LL_Init+0x74>)
 80097ce:	f7f8 fc21 	bl	8002014 <HAL_HCD_GetCurrentFrame>
 80097d2:	4603      	mov	r3, r0
 80097d4:	4619      	mov	r1, r3
 80097d6:	6878      	ldr	r0, [r7, #4]
 80097d8:	f7fe fee6 	bl	80085a8 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 80097dc:	2300      	movs	r3, #0
}
 80097de:	4618      	mov	r0, r3
 80097e0:	3708      	adds	r7, #8
 80097e2:	46bd      	mov	sp, r7
 80097e4:	bd80      	pop	{r7, pc}
 80097e6:	bf00      	nop
 80097e8:	20000600 	.word	0x20000600

080097ec <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 80097ec:	b580      	push	{r7, lr}
 80097ee:	b084      	sub	sp, #16
 80097f0:	af00      	add	r7, sp, #0
 80097f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80097f4:	2300      	movs	r3, #0
 80097f6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80097f8:	2300      	movs	r3, #0
 80097fa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8009802:	4618      	mov	r0, r3
 8009804:	f7f8 fb8e 	bl	8001f24 <HAL_HCD_Start>
 8009808:	4603      	mov	r3, r0
 800980a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800980c:	7bfb      	ldrb	r3, [r7, #15]
 800980e:	4618      	mov	r0, r3
 8009810:	f000 f95e 	bl	8009ad0 <USBH_Get_USB_Status>
 8009814:	4603      	mov	r3, r0
 8009816:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009818:	7bbb      	ldrb	r3, [r7, #14]
}
 800981a:	4618      	mov	r0, r3
 800981c:	3710      	adds	r7, #16
 800981e:	46bd      	mov	sp, r7
 8009820:	bd80      	pop	{r7, pc}

08009822 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8009822:	b580      	push	{r7, lr}
 8009824:	b084      	sub	sp, #16
 8009826:	af00      	add	r7, sp, #0
 8009828:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800982a:	2300      	movs	r3, #0
 800982c:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800982e:	2300      	movs	r3, #0
 8009830:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8009838:	4618      	mov	r0, r3
 800983a:	f7f8 fb96 	bl	8001f6a <HAL_HCD_Stop>
 800983e:	4603      	mov	r3, r0
 8009840:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8009842:	7bfb      	ldrb	r3, [r7, #15]
 8009844:	4618      	mov	r0, r3
 8009846:	f000 f943 	bl	8009ad0 <USBH_Get_USB_Status>
 800984a:	4603      	mov	r3, r0
 800984c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800984e:	7bbb      	ldrb	r3, [r7, #14]
}
 8009850:	4618      	mov	r0, r3
 8009852:	3710      	adds	r7, #16
 8009854:	46bd      	mov	sp, r7
 8009856:	bd80      	pop	{r7, pc}

08009858 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8009858:	b580      	push	{r7, lr}
 800985a:	b084      	sub	sp, #16
 800985c:	af00      	add	r7, sp, #0
 800985e:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8009860:	2301      	movs	r3, #1
 8009862:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800986a:	4618      	mov	r0, r3
 800986c:	f7f8 fbe0 	bl	8002030 <HAL_HCD_GetCurrentSpeed>
 8009870:	4603      	mov	r3, r0
 8009872:	2b02      	cmp	r3, #2
 8009874:	d00c      	beq.n	8009890 <USBH_LL_GetSpeed+0x38>
 8009876:	2b02      	cmp	r3, #2
 8009878:	d80d      	bhi.n	8009896 <USBH_LL_GetSpeed+0x3e>
 800987a:	2b00      	cmp	r3, #0
 800987c:	d002      	beq.n	8009884 <USBH_LL_GetSpeed+0x2c>
 800987e:	2b01      	cmp	r3, #1
 8009880:	d003      	beq.n	800988a <USBH_LL_GetSpeed+0x32>
 8009882:	e008      	b.n	8009896 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8009884:	2300      	movs	r3, #0
 8009886:	73fb      	strb	r3, [r7, #15]
    break;
 8009888:	e008      	b.n	800989c <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800988a:	2301      	movs	r3, #1
 800988c:	73fb      	strb	r3, [r7, #15]
    break;
 800988e:	e005      	b.n	800989c <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8009890:	2302      	movs	r3, #2
 8009892:	73fb      	strb	r3, [r7, #15]
    break;
 8009894:	e002      	b.n	800989c <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 8009896:	2301      	movs	r3, #1
 8009898:	73fb      	strb	r3, [r7, #15]
    break;
 800989a:	bf00      	nop
  }
  return  speed;
 800989c:	7bfb      	ldrb	r3, [r7, #15]
}
 800989e:	4618      	mov	r0, r3
 80098a0:	3710      	adds	r7, #16
 80098a2:	46bd      	mov	sp, r7
 80098a4:	bd80      	pop	{r7, pc}

080098a6 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 80098a6:	b580      	push	{r7, lr}
 80098a8:	b084      	sub	sp, #16
 80098aa:	af00      	add	r7, sp, #0
 80098ac:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80098ae:	2300      	movs	r3, #0
 80098b0:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80098b2:	2300      	movs	r3, #0
 80098b4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80098bc:	4618      	mov	r0, r3
 80098be:	f7f8 fb71 	bl	8001fa4 <HAL_HCD_ResetPort>
 80098c2:	4603      	mov	r3, r0
 80098c4:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80098c6:	7bfb      	ldrb	r3, [r7, #15]
 80098c8:	4618      	mov	r0, r3
 80098ca:	f000 f901 	bl	8009ad0 <USBH_Get_USB_Status>
 80098ce:	4603      	mov	r3, r0
 80098d0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80098d2:	7bbb      	ldrb	r3, [r7, #14]
}
 80098d4:	4618      	mov	r0, r3
 80098d6:	3710      	adds	r7, #16
 80098d8:	46bd      	mov	sp, r7
 80098da:	bd80      	pop	{r7, pc}

080098dc <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80098dc:	b580      	push	{r7, lr}
 80098de:	b082      	sub	sp, #8
 80098e0:	af00      	add	r7, sp, #0
 80098e2:	6078      	str	r0, [r7, #4]
 80098e4:	460b      	mov	r3, r1
 80098e6:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80098ee:	78fa      	ldrb	r2, [r7, #3]
 80098f0:	4611      	mov	r1, r2
 80098f2:	4618      	mov	r0, r3
 80098f4:	f7f8 fb79 	bl	8001fea <HAL_HCD_HC_GetXferCount>
 80098f8:	4603      	mov	r3, r0
}
 80098fa:	4618      	mov	r0, r3
 80098fc:	3708      	adds	r7, #8
 80098fe:	46bd      	mov	sp, r7
 8009900:	bd80      	pop	{r7, pc}

08009902 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8009902:	b590      	push	{r4, r7, lr}
 8009904:	b089      	sub	sp, #36	@ 0x24
 8009906:	af04      	add	r7, sp, #16
 8009908:	6078      	str	r0, [r7, #4]
 800990a:	4608      	mov	r0, r1
 800990c:	4611      	mov	r1, r2
 800990e:	461a      	mov	r2, r3
 8009910:	4603      	mov	r3, r0
 8009912:	70fb      	strb	r3, [r7, #3]
 8009914:	460b      	mov	r3, r1
 8009916:	70bb      	strb	r3, [r7, #2]
 8009918:	4613      	mov	r3, r2
 800991a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800991c:	2300      	movs	r3, #0
 800991e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009920:	2300      	movs	r3, #0
 8009922:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800992a:	787c      	ldrb	r4, [r7, #1]
 800992c:	78ba      	ldrb	r2, [r7, #2]
 800992e:	78f9      	ldrb	r1, [r7, #3]
 8009930:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8009932:	9302      	str	r3, [sp, #8]
 8009934:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8009938:	9301      	str	r3, [sp, #4]
 800993a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800993e:	9300      	str	r3, [sp, #0]
 8009940:	4623      	mov	r3, r4
 8009942:	f7f7 ff65 	bl	8001810 <HAL_HCD_HC_Init>
 8009946:	4603      	mov	r3, r0
 8009948:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800994a:	7bfb      	ldrb	r3, [r7, #15]
 800994c:	4618      	mov	r0, r3
 800994e:	f000 f8bf 	bl	8009ad0 <USBH_Get_USB_Status>
 8009952:	4603      	mov	r3, r0
 8009954:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009956:	7bbb      	ldrb	r3, [r7, #14]
}
 8009958:	4618      	mov	r0, r3
 800995a:	3714      	adds	r7, #20
 800995c:	46bd      	mov	sp, r7
 800995e:	bd90      	pop	{r4, r7, pc}

08009960 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8009960:	b580      	push	{r7, lr}
 8009962:	b084      	sub	sp, #16
 8009964:	af00      	add	r7, sp, #0
 8009966:	6078      	str	r0, [r7, #4]
 8009968:	460b      	mov	r3, r1
 800996a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800996c:	2300      	movs	r3, #0
 800996e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009970:	2300      	movs	r3, #0
 8009972:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800997a:	78fa      	ldrb	r2, [r7, #3]
 800997c:	4611      	mov	r1, r2
 800997e:	4618      	mov	r0, r3
 8009980:	f7f7 fffe 	bl	8001980 <HAL_HCD_HC_Halt>
 8009984:	4603      	mov	r3, r0
 8009986:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8009988:	7bfb      	ldrb	r3, [r7, #15]
 800998a:	4618      	mov	r0, r3
 800998c:	f000 f8a0 	bl	8009ad0 <USBH_Get_USB_Status>
 8009990:	4603      	mov	r3, r0
 8009992:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009994:	7bbb      	ldrb	r3, [r7, #14]
}
 8009996:	4618      	mov	r0, r3
 8009998:	3710      	adds	r7, #16
 800999a:	46bd      	mov	sp, r7
 800999c:	bd80      	pop	{r7, pc}

0800999e <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800999e:	b590      	push	{r4, r7, lr}
 80099a0:	b089      	sub	sp, #36	@ 0x24
 80099a2:	af04      	add	r7, sp, #16
 80099a4:	6078      	str	r0, [r7, #4]
 80099a6:	4608      	mov	r0, r1
 80099a8:	4611      	mov	r1, r2
 80099aa:	461a      	mov	r2, r3
 80099ac:	4603      	mov	r3, r0
 80099ae:	70fb      	strb	r3, [r7, #3]
 80099b0:	460b      	mov	r3, r1
 80099b2:	70bb      	strb	r3, [r7, #2]
 80099b4:	4613      	mov	r3, r2
 80099b6:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80099b8:	2300      	movs	r3, #0
 80099ba:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80099bc:	2300      	movs	r3, #0
 80099be:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 80099c6:	787c      	ldrb	r4, [r7, #1]
 80099c8:	78ba      	ldrb	r2, [r7, #2]
 80099ca:	78f9      	ldrb	r1, [r7, #3]
 80099cc:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80099d0:	9303      	str	r3, [sp, #12]
 80099d2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80099d4:	9302      	str	r3, [sp, #8]
 80099d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099d8:	9301      	str	r3, [sp, #4]
 80099da:	f897 3020 	ldrb.w	r3, [r7, #32]
 80099de:	9300      	str	r3, [sp, #0]
 80099e0:	4623      	mov	r3, r4
 80099e2:	f7f7 fff1 	bl	80019c8 <HAL_HCD_HC_SubmitRequest>
 80099e6:	4603      	mov	r3, r0
 80099e8:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 80099ea:	7bfb      	ldrb	r3, [r7, #15]
 80099ec:	4618      	mov	r0, r3
 80099ee:	f000 f86f 	bl	8009ad0 <USBH_Get_USB_Status>
 80099f2:	4603      	mov	r3, r0
 80099f4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80099f6:	7bbb      	ldrb	r3, [r7, #14]
}
 80099f8:	4618      	mov	r0, r3
 80099fa:	3714      	adds	r7, #20
 80099fc:	46bd      	mov	sp, r7
 80099fe:	bd90      	pop	{r4, r7, pc}

08009a00 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8009a00:	b580      	push	{r7, lr}
 8009a02:	b082      	sub	sp, #8
 8009a04:	af00      	add	r7, sp, #0
 8009a06:	6078      	str	r0, [r7, #4]
 8009a08:	460b      	mov	r3, r1
 8009a0a:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8009a12:	78fa      	ldrb	r2, [r7, #3]
 8009a14:	4611      	mov	r1, r2
 8009a16:	4618      	mov	r0, r3
 8009a18:	f7f8 fad2 	bl	8001fc0 <HAL_HCD_HC_GetURBState>
 8009a1c:	4603      	mov	r3, r0
}
 8009a1e:	4618      	mov	r0, r3
 8009a20:	3708      	adds	r7, #8
 8009a22:	46bd      	mov	sp, r7
 8009a24:	bd80      	pop	{r7, pc}

08009a26 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8009a26:	b580      	push	{r7, lr}
 8009a28:	b082      	sub	sp, #8
 8009a2a:	af00      	add	r7, sp, #0
 8009a2c:	6078      	str	r0, [r7, #4]
 8009a2e:	460b      	mov	r3, r1
 8009a30:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 8009a38:	2b01      	cmp	r3, #1
 8009a3a:	d103      	bne.n	8009a44 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 8009a3c:	78fb      	ldrb	r3, [r7, #3]
 8009a3e:	4618      	mov	r0, r3
 8009a40:	f000 f872 	bl	8009b28 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 8009a44:	20c8      	movs	r0, #200	@ 0xc8
 8009a46:	f7f7 fb91 	bl	800116c <HAL_Delay>
  return USBH_OK;
 8009a4a:	2300      	movs	r3, #0
}
 8009a4c:	4618      	mov	r0, r3
 8009a4e:	3708      	adds	r7, #8
 8009a50:	46bd      	mov	sp, r7
 8009a52:	bd80      	pop	{r7, pc}

08009a54 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8009a54:	b480      	push	{r7}
 8009a56:	b085      	sub	sp, #20
 8009a58:	af00      	add	r7, sp, #0
 8009a5a:	6078      	str	r0, [r7, #4]
 8009a5c:	460b      	mov	r3, r1
 8009a5e:	70fb      	strb	r3, [r7, #3]
 8009a60:	4613      	mov	r3, r2
 8009a62:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8009a6a:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8009a6c:	78fa      	ldrb	r2, [r7, #3]
 8009a6e:	68f9      	ldr	r1, [r7, #12]
 8009a70:	4613      	mov	r3, r2
 8009a72:	011b      	lsls	r3, r3, #4
 8009a74:	1a9b      	subs	r3, r3, r2
 8009a76:	009b      	lsls	r3, r3, #2
 8009a78:	440b      	add	r3, r1
 8009a7a:	3317      	adds	r3, #23
 8009a7c:	781b      	ldrb	r3, [r3, #0]
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d00a      	beq.n	8009a98 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8009a82:	78fa      	ldrb	r2, [r7, #3]
 8009a84:	68f9      	ldr	r1, [r7, #12]
 8009a86:	4613      	mov	r3, r2
 8009a88:	011b      	lsls	r3, r3, #4
 8009a8a:	1a9b      	subs	r3, r3, r2
 8009a8c:	009b      	lsls	r3, r3, #2
 8009a8e:	440b      	add	r3, r1
 8009a90:	333c      	adds	r3, #60	@ 0x3c
 8009a92:	78ba      	ldrb	r2, [r7, #2]
 8009a94:	701a      	strb	r2, [r3, #0]
 8009a96:	e009      	b.n	8009aac <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8009a98:	78fa      	ldrb	r2, [r7, #3]
 8009a9a:	68f9      	ldr	r1, [r7, #12]
 8009a9c:	4613      	mov	r3, r2
 8009a9e:	011b      	lsls	r3, r3, #4
 8009aa0:	1a9b      	subs	r3, r3, r2
 8009aa2:	009b      	lsls	r3, r3, #2
 8009aa4:	440b      	add	r3, r1
 8009aa6:	333d      	adds	r3, #61	@ 0x3d
 8009aa8:	78ba      	ldrb	r2, [r7, #2]
 8009aaa:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8009aac:	2300      	movs	r3, #0
}
 8009aae:	4618      	mov	r0, r3
 8009ab0:	3714      	adds	r7, #20
 8009ab2:	46bd      	mov	sp, r7
 8009ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ab8:	4770      	bx	lr

08009aba <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8009aba:	b580      	push	{r7, lr}
 8009abc:	b082      	sub	sp, #8
 8009abe:	af00      	add	r7, sp, #0
 8009ac0:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8009ac2:	6878      	ldr	r0, [r7, #4]
 8009ac4:	f7f7 fb52 	bl	800116c <HAL_Delay>
}
 8009ac8:	bf00      	nop
 8009aca:	3708      	adds	r7, #8
 8009acc:	46bd      	mov	sp, r7
 8009ace:	bd80      	pop	{r7, pc}

08009ad0 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009ad0:	b480      	push	{r7}
 8009ad2:	b085      	sub	sp, #20
 8009ad4:	af00      	add	r7, sp, #0
 8009ad6:	4603      	mov	r3, r0
 8009ad8:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009ada:	2300      	movs	r3, #0
 8009adc:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8009ade:	79fb      	ldrb	r3, [r7, #7]
 8009ae0:	2b03      	cmp	r3, #3
 8009ae2:	d817      	bhi.n	8009b14 <USBH_Get_USB_Status+0x44>
 8009ae4:	a201      	add	r2, pc, #4	@ (adr r2, 8009aec <USBH_Get_USB_Status+0x1c>)
 8009ae6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009aea:	bf00      	nop
 8009aec:	08009afd 	.word	0x08009afd
 8009af0:	08009b03 	.word	0x08009b03
 8009af4:	08009b09 	.word	0x08009b09
 8009af8:	08009b0f 	.word	0x08009b0f
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8009afc:	2300      	movs	r3, #0
 8009afe:	73fb      	strb	r3, [r7, #15]
    break;
 8009b00:	e00b      	b.n	8009b1a <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8009b02:	2302      	movs	r3, #2
 8009b04:	73fb      	strb	r3, [r7, #15]
    break;
 8009b06:	e008      	b.n	8009b1a <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8009b08:	2301      	movs	r3, #1
 8009b0a:	73fb      	strb	r3, [r7, #15]
    break;
 8009b0c:	e005      	b.n	8009b1a <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8009b0e:	2302      	movs	r3, #2
 8009b10:	73fb      	strb	r3, [r7, #15]
    break;
 8009b12:	e002      	b.n	8009b1a <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8009b14:	2302      	movs	r3, #2
 8009b16:	73fb      	strb	r3, [r7, #15]
    break;
 8009b18:	bf00      	nop
  }
  return usb_status;
 8009b1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b1c:	4618      	mov	r0, r3
 8009b1e:	3714      	adds	r7, #20
 8009b20:	46bd      	mov	sp, r7
 8009b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b26:	4770      	bx	lr

08009b28 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 8009b28:	b580      	push	{r7, lr}
 8009b2a:	b084      	sub	sp, #16
 8009b2c:	af00      	add	r7, sp, #0
 8009b2e:	4603      	mov	r3, r0
 8009b30:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 8009b32:	79fb      	ldrb	r3, [r7, #7]
 8009b34:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 8009b36:	79fb      	ldrb	r3, [r7, #7]
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	d102      	bne.n	8009b42 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 8009b3c:	2300      	movs	r3, #0
 8009b3e:	73fb      	strb	r3, [r7, #15]
 8009b40:	e001      	b.n	8009b46 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 8009b42:	2301      	movs	r3, #1
 8009b44:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 8009b46:	7bfb      	ldrb	r3, [r7, #15]
 8009b48:	461a      	mov	r2, r3
 8009b4a:	2101      	movs	r1, #1
 8009b4c:	4803      	ldr	r0, [pc, #12]	@ (8009b5c <MX_DriverVbusFS+0x34>)
 8009b4e:	f7f7 fddf 	bl	8001710 <HAL_GPIO_WritePin>
}
 8009b52:	bf00      	nop
 8009b54:	3710      	adds	r7, #16
 8009b56:	46bd      	mov	sp, r7
 8009b58:	bd80      	pop	{r7, pc}
 8009b5a:	bf00      	nop
 8009b5c:	40020800 	.word	0x40020800

08009b60 <malloc>:
 8009b60:	4b02      	ldr	r3, [pc, #8]	@ (8009b6c <malloc+0xc>)
 8009b62:	4601      	mov	r1, r0
 8009b64:	6818      	ldr	r0, [r3, #0]
 8009b66:	f000 b82d 	b.w	8009bc4 <_malloc_r>
 8009b6a:	bf00      	nop
 8009b6c:	2000002c 	.word	0x2000002c

08009b70 <free>:
 8009b70:	4b02      	ldr	r3, [pc, #8]	@ (8009b7c <free+0xc>)
 8009b72:	4601      	mov	r1, r0
 8009b74:	6818      	ldr	r0, [r3, #0]
 8009b76:	f000 b8f5 	b.w	8009d64 <_free_r>
 8009b7a:	bf00      	nop
 8009b7c:	2000002c 	.word	0x2000002c

08009b80 <sbrk_aligned>:
 8009b80:	b570      	push	{r4, r5, r6, lr}
 8009b82:	4e0f      	ldr	r6, [pc, #60]	@ (8009bc0 <sbrk_aligned+0x40>)
 8009b84:	460c      	mov	r4, r1
 8009b86:	6831      	ldr	r1, [r6, #0]
 8009b88:	4605      	mov	r5, r0
 8009b8a:	b911      	cbnz	r1, 8009b92 <sbrk_aligned+0x12>
 8009b8c:	f000 f8ae 	bl	8009cec <_sbrk_r>
 8009b90:	6030      	str	r0, [r6, #0]
 8009b92:	4621      	mov	r1, r4
 8009b94:	4628      	mov	r0, r5
 8009b96:	f000 f8a9 	bl	8009cec <_sbrk_r>
 8009b9a:	1c43      	adds	r3, r0, #1
 8009b9c:	d103      	bne.n	8009ba6 <sbrk_aligned+0x26>
 8009b9e:	f04f 34ff 	mov.w	r4, #4294967295
 8009ba2:	4620      	mov	r0, r4
 8009ba4:	bd70      	pop	{r4, r5, r6, pc}
 8009ba6:	1cc4      	adds	r4, r0, #3
 8009ba8:	f024 0403 	bic.w	r4, r4, #3
 8009bac:	42a0      	cmp	r0, r4
 8009bae:	d0f8      	beq.n	8009ba2 <sbrk_aligned+0x22>
 8009bb0:	1a21      	subs	r1, r4, r0
 8009bb2:	4628      	mov	r0, r5
 8009bb4:	f000 f89a 	bl	8009cec <_sbrk_r>
 8009bb8:	3001      	adds	r0, #1
 8009bba:	d1f2      	bne.n	8009ba2 <sbrk_aligned+0x22>
 8009bbc:	e7ef      	b.n	8009b9e <sbrk_aligned+0x1e>
 8009bbe:	bf00      	nop
 8009bc0:	200009e0 	.word	0x200009e0

08009bc4 <_malloc_r>:
 8009bc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009bc8:	1ccd      	adds	r5, r1, #3
 8009bca:	f025 0503 	bic.w	r5, r5, #3
 8009bce:	3508      	adds	r5, #8
 8009bd0:	2d0c      	cmp	r5, #12
 8009bd2:	bf38      	it	cc
 8009bd4:	250c      	movcc	r5, #12
 8009bd6:	2d00      	cmp	r5, #0
 8009bd8:	4606      	mov	r6, r0
 8009bda:	db01      	blt.n	8009be0 <_malloc_r+0x1c>
 8009bdc:	42a9      	cmp	r1, r5
 8009bde:	d904      	bls.n	8009bea <_malloc_r+0x26>
 8009be0:	230c      	movs	r3, #12
 8009be2:	6033      	str	r3, [r6, #0]
 8009be4:	2000      	movs	r0, #0
 8009be6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009bea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009cc0 <_malloc_r+0xfc>
 8009bee:	f000 f869 	bl	8009cc4 <__malloc_lock>
 8009bf2:	f8d8 3000 	ldr.w	r3, [r8]
 8009bf6:	461c      	mov	r4, r3
 8009bf8:	bb44      	cbnz	r4, 8009c4c <_malloc_r+0x88>
 8009bfa:	4629      	mov	r1, r5
 8009bfc:	4630      	mov	r0, r6
 8009bfe:	f7ff ffbf 	bl	8009b80 <sbrk_aligned>
 8009c02:	1c43      	adds	r3, r0, #1
 8009c04:	4604      	mov	r4, r0
 8009c06:	d158      	bne.n	8009cba <_malloc_r+0xf6>
 8009c08:	f8d8 4000 	ldr.w	r4, [r8]
 8009c0c:	4627      	mov	r7, r4
 8009c0e:	2f00      	cmp	r7, #0
 8009c10:	d143      	bne.n	8009c9a <_malloc_r+0xd6>
 8009c12:	2c00      	cmp	r4, #0
 8009c14:	d04b      	beq.n	8009cae <_malloc_r+0xea>
 8009c16:	6823      	ldr	r3, [r4, #0]
 8009c18:	4639      	mov	r1, r7
 8009c1a:	4630      	mov	r0, r6
 8009c1c:	eb04 0903 	add.w	r9, r4, r3
 8009c20:	f000 f864 	bl	8009cec <_sbrk_r>
 8009c24:	4581      	cmp	r9, r0
 8009c26:	d142      	bne.n	8009cae <_malloc_r+0xea>
 8009c28:	6821      	ldr	r1, [r4, #0]
 8009c2a:	1a6d      	subs	r5, r5, r1
 8009c2c:	4629      	mov	r1, r5
 8009c2e:	4630      	mov	r0, r6
 8009c30:	f7ff ffa6 	bl	8009b80 <sbrk_aligned>
 8009c34:	3001      	adds	r0, #1
 8009c36:	d03a      	beq.n	8009cae <_malloc_r+0xea>
 8009c38:	6823      	ldr	r3, [r4, #0]
 8009c3a:	442b      	add	r3, r5
 8009c3c:	6023      	str	r3, [r4, #0]
 8009c3e:	f8d8 3000 	ldr.w	r3, [r8]
 8009c42:	685a      	ldr	r2, [r3, #4]
 8009c44:	bb62      	cbnz	r2, 8009ca0 <_malloc_r+0xdc>
 8009c46:	f8c8 7000 	str.w	r7, [r8]
 8009c4a:	e00f      	b.n	8009c6c <_malloc_r+0xa8>
 8009c4c:	6822      	ldr	r2, [r4, #0]
 8009c4e:	1b52      	subs	r2, r2, r5
 8009c50:	d420      	bmi.n	8009c94 <_malloc_r+0xd0>
 8009c52:	2a0b      	cmp	r2, #11
 8009c54:	d917      	bls.n	8009c86 <_malloc_r+0xc2>
 8009c56:	1961      	adds	r1, r4, r5
 8009c58:	42a3      	cmp	r3, r4
 8009c5a:	6025      	str	r5, [r4, #0]
 8009c5c:	bf18      	it	ne
 8009c5e:	6059      	strne	r1, [r3, #4]
 8009c60:	6863      	ldr	r3, [r4, #4]
 8009c62:	bf08      	it	eq
 8009c64:	f8c8 1000 	streq.w	r1, [r8]
 8009c68:	5162      	str	r2, [r4, r5]
 8009c6a:	604b      	str	r3, [r1, #4]
 8009c6c:	4630      	mov	r0, r6
 8009c6e:	f000 f82f 	bl	8009cd0 <__malloc_unlock>
 8009c72:	f104 000b 	add.w	r0, r4, #11
 8009c76:	1d23      	adds	r3, r4, #4
 8009c78:	f020 0007 	bic.w	r0, r0, #7
 8009c7c:	1ac2      	subs	r2, r0, r3
 8009c7e:	bf1c      	itt	ne
 8009c80:	1a1b      	subne	r3, r3, r0
 8009c82:	50a3      	strne	r3, [r4, r2]
 8009c84:	e7af      	b.n	8009be6 <_malloc_r+0x22>
 8009c86:	6862      	ldr	r2, [r4, #4]
 8009c88:	42a3      	cmp	r3, r4
 8009c8a:	bf0c      	ite	eq
 8009c8c:	f8c8 2000 	streq.w	r2, [r8]
 8009c90:	605a      	strne	r2, [r3, #4]
 8009c92:	e7eb      	b.n	8009c6c <_malloc_r+0xa8>
 8009c94:	4623      	mov	r3, r4
 8009c96:	6864      	ldr	r4, [r4, #4]
 8009c98:	e7ae      	b.n	8009bf8 <_malloc_r+0x34>
 8009c9a:	463c      	mov	r4, r7
 8009c9c:	687f      	ldr	r7, [r7, #4]
 8009c9e:	e7b6      	b.n	8009c0e <_malloc_r+0x4a>
 8009ca0:	461a      	mov	r2, r3
 8009ca2:	685b      	ldr	r3, [r3, #4]
 8009ca4:	42a3      	cmp	r3, r4
 8009ca6:	d1fb      	bne.n	8009ca0 <_malloc_r+0xdc>
 8009ca8:	2300      	movs	r3, #0
 8009caa:	6053      	str	r3, [r2, #4]
 8009cac:	e7de      	b.n	8009c6c <_malloc_r+0xa8>
 8009cae:	230c      	movs	r3, #12
 8009cb0:	6033      	str	r3, [r6, #0]
 8009cb2:	4630      	mov	r0, r6
 8009cb4:	f000 f80c 	bl	8009cd0 <__malloc_unlock>
 8009cb8:	e794      	b.n	8009be4 <_malloc_r+0x20>
 8009cba:	6005      	str	r5, [r0, #0]
 8009cbc:	e7d6      	b.n	8009c6c <_malloc_r+0xa8>
 8009cbe:	bf00      	nop
 8009cc0:	200009e4 	.word	0x200009e4

08009cc4 <__malloc_lock>:
 8009cc4:	4801      	ldr	r0, [pc, #4]	@ (8009ccc <__malloc_lock+0x8>)
 8009cc6:	f000 b84b 	b.w	8009d60 <__retarget_lock_acquire_recursive>
 8009cca:	bf00      	nop
 8009ccc:	20000b24 	.word	0x20000b24

08009cd0 <__malloc_unlock>:
 8009cd0:	4801      	ldr	r0, [pc, #4]	@ (8009cd8 <__malloc_unlock+0x8>)
 8009cd2:	f000 b846 	b.w	8009d62 <__retarget_lock_release_recursive>
 8009cd6:	bf00      	nop
 8009cd8:	20000b24 	.word	0x20000b24

08009cdc <memset>:
 8009cdc:	4402      	add	r2, r0
 8009cde:	4603      	mov	r3, r0
 8009ce0:	4293      	cmp	r3, r2
 8009ce2:	d100      	bne.n	8009ce6 <memset+0xa>
 8009ce4:	4770      	bx	lr
 8009ce6:	f803 1b01 	strb.w	r1, [r3], #1
 8009cea:	e7f9      	b.n	8009ce0 <memset+0x4>

08009cec <_sbrk_r>:
 8009cec:	b538      	push	{r3, r4, r5, lr}
 8009cee:	4d06      	ldr	r5, [pc, #24]	@ (8009d08 <_sbrk_r+0x1c>)
 8009cf0:	2300      	movs	r3, #0
 8009cf2:	4604      	mov	r4, r0
 8009cf4:	4608      	mov	r0, r1
 8009cf6:	602b      	str	r3, [r5, #0]
 8009cf8:	f7f7 f954 	bl	8000fa4 <_sbrk>
 8009cfc:	1c43      	adds	r3, r0, #1
 8009cfe:	d102      	bne.n	8009d06 <_sbrk_r+0x1a>
 8009d00:	682b      	ldr	r3, [r5, #0]
 8009d02:	b103      	cbz	r3, 8009d06 <_sbrk_r+0x1a>
 8009d04:	6023      	str	r3, [r4, #0]
 8009d06:	bd38      	pop	{r3, r4, r5, pc}
 8009d08:	20000b20 	.word	0x20000b20

08009d0c <__errno>:
 8009d0c:	4b01      	ldr	r3, [pc, #4]	@ (8009d14 <__errno+0x8>)
 8009d0e:	6818      	ldr	r0, [r3, #0]
 8009d10:	4770      	bx	lr
 8009d12:	bf00      	nop
 8009d14:	2000002c 	.word	0x2000002c

08009d18 <__libc_init_array>:
 8009d18:	b570      	push	{r4, r5, r6, lr}
 8009d1a:	4d0d      	ldr	r5, [pc, #52]	@ (8009d50 <__libc_init_array+0x38>)
 8009d1c:	4c0d      	ldr	r4, [pc, #52]	@ (8009d54 <__libc_init_array+0x3c>)
 8009d1e:	1b64      	subs	r4, r4, r5
 8009d20:	10a4      	asrs	r4, r4, #2
 8009d22:	2600      	movs	r6, #0
 8009d24:	42a6      	cmp	r6, r4
 8009d26:	d109      	bne.n	8009d3c <__libc_init_array+0x24>
 8009d28:	4d0b      	ldr	r5, [pc, #44]	@ (8009d58 <__libc_init_array+0x40>)
 8009d2a:	4c0c      	ldr	r4, [pc, #48]	@ (8009d5c <__libc_init_array+0x44>)
 8009d2c:	f000 f864 	bl	8009df8 <_init>
 8009d30:	1b64      	subs	r4, r4, r5
 8009d32:	10a4      	asrs	r4, r4, #2
 8009d34:	2600      	movs	r6, #0
 8009d36:	42a6      	cmp	r6, r4
 8009d38:	d105      	bne.n	8009d46 <__libc_init_array+0x2e>
 8009d3a:	bd70      	pop	{r4, r5, r6, pc}
 8009d3c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009d40:	4798      	blx	r3
 8009d42:	3601      	adds	r6, #1
 8009d44:	e7ee      	b.n	8009d24 <__libc_init_array+0xc>
 8009d46:	f855 3b04 	ldr.w	r3, [r5], #4
 8009d4a:	4798      	blx	r3
 8009d4c:	3601      	adds	r6, #1
 8009d4e:	e7f2      	b.n	8009d36 <__libc_init_array+0x1e>
 8009d50:	08009e34 	.word	0x08009e34
 8009d54:	08009e34 	.word	0x08009e34
 8009d58:	08009e34 	.word	0x08009e34
 8009d5c:	08009e38 	.word	0x08009e38

08009d60 <__retarget_lock_acquire_recursive>:
 8009d60:	4770      	bx	lr

08009d62 <__retarget_lock_release_recursive>:
 8009d62:	4770      	bx	lr

08009d64 <_free_r>:
 8009d64:	b538      	push	{r3, r4, r5, lr}
 8009d66:	4605      	mov	r5, r0
 8009d68:	2900      	cmp	r1, #0
 8009d6a:	d041      	beq.n	8009df0 <_free_r+0x8c>
 8009d6c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009d70:	1f0c      	subs	r4, r1, #4
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	bfb8      	it	lt
 8009d76:	18e4      	addlt	r4, r4, r3
 8009d78:	f7ff ffa4 	bl	8009cc4 <__malloc_lock>
 8009d7c:	4a1d      	ldr	r2, [pc, #116]	@ (8009df4 <_free_r+0x90>)
 8009d7e:	6813      	ldr	r3, [r2, #0]
 8009d80:	b933      	cbnz	r3, 8009d90 <_free_r+0x2c>
 8009d82:	6063      	str	r3, [r4, #4]
 8009d84:	6014      	str	r4, [r2, #0]
 8009d86:	4628      	mov	r0, r5
 8009d88:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009d8c:	f7ff bfa0 	b.w	8009cd0 <__malloc_unlock>
 8009d90:	42a3      	cmp	r3, r4
 8009d92:	d908      	bls.n	8009da6 <_free_r+0x42>
 8009d94:	6820      	ldr	r0, [r4, #0]
 8009d96:	1821      	adds	r1, r4, r0
 8009d98:	428b      	cmp	r3, r1
 8009d9a:	bf01      	itttt	eq
 8009d9c:	6819      	ldreq	r1, [r3, #0]
 8009d9e:	685b      	ldreq	r3, [r3, #4]
 8009da0:	1809      	addeq	r1, r1, r0
 8009da2:	6021      	streq	r1, [r4, #0]
 8009da4:	e7ed      	b.n	8009d82 <_free_r+0x1e>
 8009da6:	461a      	mov	r2, r3
 8009da8:	685b      	ldr	r3, [r3, #4]
 8009daa:	b10b      	cbz	r3, 8009db0 <_free_r+0x4c>
 8009dac:	42a3      	cmp	r3, r4
 8009dae:	d9fa      	bls.n	8009da6 <_free_r+0x42>
 8009db0:	6811      	ldr	r1, [r2, #0]
 8009db2:	1850      	adds	r0, r2, r1
 8009db4:	42a0      	cmp	r0, r4
 8009db6:	d10b      	bne.n	8009dd0 <_free_r+0x6c>
 8009db8:	6820      	ldr	r0, [r4, #0]
 8009dba:	4401      	add	r1, r0
 8009dbc:	1850      	adds	r0, r2, r1
 8009dbe:	4283      	cmp	r3, r0
 8009dc0:	6011      	str	r1, [r2, #0]
 8009dc2:	d1e0      	bne.n	8009d86 <_free_r+0x22>
 8009dc4:	6818      	ldr	r0, [r3, #0]
 8009dc6:	685b      	ldr	r3, [r3, #4]
 8009dc8:	6053      	str	r3, [r2, #4]
 8009dca:	4408      	add	r0, r1
 8009dcc:	6010      	str	r0, [r2, #0]
 8009dce:	e7da      	b.n	8009d86 <_free_r+0x22>
 8009dd0:	d902      	bls.n	8009dd8 <_free_r+0x74>
 8009dd2:	230c      	movs	r3, #12
 8009dd4:	602b      	str	r3, [r5, #0]
 8009dd6:	e7d6      	b.n	8009d86 <_free_r+0x22>
 8009dd8:	6820      	ldr	r0, [r4, #0]
 8009dda:	1821      	adds	r1, r4, r0
 8009ddc:	428b      	cmp	r3, r1
 8009dde:	bf04      	itt	eq
 8009de0:	6819      	ldreq	r1, [r3, #0]
 8009de2:	685b      	ldreq	r3, [r3, #4]
 8009de4:	6063      	str	r3, [r4, #4]
 8009de6:	bf04      	itt	eq
 8009de8:	1809      	addeq	r1, r1, r0
 8009dea:	6021      	streq	r1, [r4, #0]
 8009dec:	6054      	str	r4, [r2, #4]
 8009dee:	e7ca      	b.n	8009d86 <_free_r+0x22>
 8009df0:	bd38      	pop	{r3, r4, r5, pc}
 8009df2:	bf00      	nop
 8009df4:	200009e4 	.word	0x200009e4

08009df8 <_init>:
 8009df8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009dfa:	bf00      	nop
 8009dfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009dfe:	bc08      	pop	{r3}
 8009e00:	469e      	mov	lr, r3
 8009e02:	4770      	bx	lr

08009e04 <_fini>:
 8009e04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e06:	bf00      	nop
 8009e08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e0a:	bc08      	pop	{r3}
 8009e0c:	469e      	mov	lr, r3
 8009e0e:	4770      	bx	lr
