#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x25f9680 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x26004b0 .scope module, "tb" "tb" 3 27;
 .timescale -12 -12;
L_0x25f7290 .functor NOT 1, L_0x2629b00, C4<0>, C4<0>, C4<0>;
L_0x2629860 .functor XOR 1, L_0x2629720, L_0x26297c0, C4<0>, C4<0>;
L_0x26299f0 .functor XOR 1, L_0x2629860, L_0x2629920, C4<0>, C4<0>;
v0x2627790_0 .net *"_ivl_10", 0 0, L_0x2629920;  1 drivers
v0x2627890_0 .net *"_ivl_12", 0 0, L_0x26299f0;  1 drivers
v0x2627970_0 .net *"_ivl_2", 0 0, L_0x2629680;  1 drivers
v0x2627a30_0 .net *"_ivl_4", 0 0, L_0x2629720;  1 drivers
v0x2627b10_0 .net *"_ivl_6", 0 0, L_0x26297c0;  1 drivers
v0x2627c40_0 .net *"_ivl_8", 0 0, L_0x2629860;  1 drivers
v0x2627d20_0 .var "clk", 0 0;
v0x2627dc0_0 .net "in", 7 0, v0x2626090_0;  1 drivers
v0x2627e60_0 .net "parity_dut", 0 0, L_0x26294d0;  1 drivers
v0x2627f00_0 .net "parity_ref", 0 0, L_0x26282d0;  1 drivers
v0x2627fa0_0 .var/2u "stats1", 159 0;
v0x2628040_0 .var/2u "strobe", 0 0;
v0x2628100_0 .net "tb_match", 0 0, L_0x2629b00;  1 drivers
v0x26281c0_0 .net "tb_mismatch", 0 0, L_0x25f7290;  1 drivers
L_0x2629680 .concat [ 1 0 0 0], L_0x26282d0;
L_0x2629720 .concat [ 1 0 0 0], L_0x26282d0;
L_0x26297c0 .concat [ 1 0 0 0], L_0x26294d0;
L_0x2629920 .concat [ 1 0 0 0], L_0x26282d0;
L_0x2629b00 .cmp/eeq 1, L_0x2629680, L_0x26299f0;
S_0x2600640 .scope module, "good1" "reference_module" 3 66, 3 4 0, S_0x26004b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 1 "parity";
v0x25f7500_0 .net "in", 7 0, v0x2626090_0;  alias, 1 drivers
v0x25f75a0_0 .net "parity", 0 0, L_0x26282d0;  alias, 1 drivers
L_0x26282d0 .reduce/xor v0x2626090_0;
S_0x2625d40 .scope module, "stim1" "stimulus_gen" 3 62, 3 14 0, S_0x26004b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "in";
v0x2625fb0_0 .net "clk", 0 0, v0x2627d20_0;  1 drivers
v0x2626090_0 .var "in", 7 0;
E_0x25fed30/0 .event negedge, v0x2625fb0_0;
E_0x25fed30/1 .event posedge, v0x2625fb0_0;
E_0x25fed30 .event/or E_0x25fed30/0, E_0x25fed30/1;
S_0x2626190 .scope module, "top_module1" "top_module" 3 70, 4 1 0, S_0x26004b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 1 "parity";
L_0x2600f90 .functor XOR 1, L_0x2628590, L_0x2628680, C4<0>, C4<0>;
L_0x25f7300 .functor XOR 1, L_0x2600f90, L_0x2628820, C4<0>, C4<0>;
L_0x2628a80 .functor XOR 1, L_0x25f7300, L_0x26289a0, C4<0>, C4<0>;
L_0x2628c30 .functor XOR 1, L_0x2628a80, L_0x2628b90, C4<0>, C4<0>;
L_0x2628e60 .functor XOR 1, L_0x2628c30, L_0x2628d70, C4<0>, C4<0>;
L_0x2629120 .functor XOR 1, L_0x2628e60, L_0x2628f70, C4<0>, C4<0>;
L_0x2629370 .functor XOR 1, L_0x2629120, L_0x2629270, C4<0>, C4<0>;
L_0x26294d0 .functor XOR 1, L_0x2629370, L_0x2629430, C4<0>, C4<0>;
v0x26263c0_0 .net *"_ivl_0", 15 0, L_0x2628400;  1 drivers
v0x26264a0_0 .net *"_ivl_11", 0 0, L_0x2628820;  1 drivers
v0x2626580_0 .net *"_ivl_12", 0 0, L_0x25f7300;  1 drivers
v0x2626640_0 .net *"_ivl_15", 0 0, L_0x26289a0;  1 drivers
v0x2626720_0 .net *"_ivl_16", 0 0, L_0x2628a80;  1 drivers
v0x2626850_0 .net *"_ivl_19", 0 0, L_0x2628b90;  1 drivers
v0x2626930_0 .net *"_ivl_20", 0 0, L_0x2628c30;  1 drivers
v0x2626a10_0 .net *"_ivl_23", 0 0, L_0x2628d70;  1 drivers
v0x2626af0_0 .net *"_ivl_24", 0 0, L_0x2628e60;  1 drivers
v0x2626bd0_0 .net *"_ivl_27", 0 0, L_0x2628f70;  1 drivers
v0x2626cb0_0 .net *"_ivl_28", 0 0, L_0x2629120;  1 drivers
v0x2626d90_0 .net *"_ivl_31", 0 0, L_0x2629270;  1 drivers
v0x2626e70_0 .net *"_ivl_32", 0 0, L_0x2629370;  1 drivers
v0x2626f50_0 .net *"_ivl_35", 0 0, L_0x2629430;  1 drivers
v0x2627030_0 .net *"_ivl_5", 0 0, L_0x2628590;  1 drivers
v0x2627110_0 .net *"_ivl_7", 0 0, L_0x2628680;  1 drivers
v0x26271f0_0 .net *"_ivl_8", 0 0, L_0x2600f90;  1 drivers
v0x26272d0_0 .net "in", 7 0, v0x2626090_0;  alias, 1 drivers
v0x2627390_0 .net "parity", 0 0, L_0x26294d0;  alias, 1 drivers
v0x2627450_0 .net "temp", 8 0, L_0x26284c0;  1 drivers
L_0x2628400 .concat [ 8 8 0 0], v0x2626090_0, v0x2626090_0;
L_0x26284c0 .part L_0x2628400, 0, 9;
L_0x2628590 .part L_0x26284c0, 0, 1;
L_0x2628680 .part L_0x26284c0, 1, 1;
L_0x2628820 .part L_0x26284c0, 2, 1;
L_0x26289a0 .part L_0x26284c0, 3, 1;
L_0x2628b90 .part L_0x26284c0, 4, 1;
L_0x2628d70 .part L_0x26284c0, 5, 1;
L_0x2628f70 .part L_0x26284c0, 6, 1;
L_0x2629270 .part L_0x26284c0, 7, 1;
L_0x2629430 .part L_0x26284c0, 8, 1;
S_0x2627590 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 76, 3 76 0, S_0x26004b0;
 .timescale -12 -12;
E_0x25fea80 .event anyedge, v0x2628040_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2628040_0;
    %nor/r;
    %assign/vec4 v0x2628040_0, 0;
    %wait E_0x25fea80;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2625d40;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x25fed30;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0x2626090_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 22 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x26004b0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2627d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2628040_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x26004b0;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x2627d20_0;
    %inv;
    %store/vec4 v0x2627d20_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x26004b0;
T_4 ;
    %vpi_call/w 3 54 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 55 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2625fb0_0, v0x26281c0_0, v0x2627dc0_0, v0x2627f00_0, v0x2627e60_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x26004b0;
T_5 ;
    %load/vec4 v0x2627fa0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x2627fa0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2627fa0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 85 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "parity", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 86 "$display", "Hint: Output '%s' has no mismatches.", "parity" {0 0 0};
T_5.1 ;
    %load/vec4 v0x2627fa0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2627fa0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 88 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 89 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2627fa0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2627fa0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 90 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x26004b0;
T_6 ;
    %wait E_0x25fed30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2627fa0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2627fa0_0, 4, 32;
    %load/vec4 v0x2628100_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x2627fa0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 101 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2627fa0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2627fa0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2627fa0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x2627f00_0;
    %load/vec4 v0x2627f00_0;
    %load/vec4 v0x2627e60_0;
    %xor;
    %load/vec4 v0x2627f00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x2627fa0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 105 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2627fa0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x2627fa0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2627fa0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/reduction/reduction_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/reduction/iter0/response28/top_module.sv";
