Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Jun 25 18:34:59 2023
| Host         : Sabarish running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_2_wrapper_methodology_drc_routed.rpt -pb design_2_wrapper_methodology_drc_routed.pb -rpx design_2_wrapper_methodology_drc_routed.rpx
| Design       : design_2_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 3
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 1          |
| TIMING-18 | Warning  | Missing input or output delay | 2          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/intr_enable_reg_reg/CLR,
design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/reg_dest_reg_reg[28]/CLR,
design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/reg_dest_reg_reg[29]/CLR,
design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/reg_dest_reg_reg[2]/CLR,
design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/reg_dest_reg_reg[30]/CLR,
design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/reg_dest_reg_reg[31]/CLR,
design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/reg_dest_reg_reg[3]/CLR,
design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/reg_dest_reg_reg[4]/CLR,
design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/reg_dest_reg_reg[5]/CLR,
design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/reg_dest_reg_reg[6]/CLR,
design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/reg_dest_reg_reg[7]/CLR,
design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/reg_dest_reg_reg[8]/CLR,
design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/reg_dest_reg_reg[9]/CLR,
design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/shift_funcD_reg[0]/CLR,
design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/shift_funcD_reg[1]/CLR
 (the first 15 of 381 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on clk_debug_0 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on gpio_io_o_0[0] relative to clock(s) clk_fpga_0
Related violations: <none>


