ModuleName LEA_128BitsDivideIn16x8Register
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 32
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: b0
LV: 127
RV: 0
Width: 128
Edges
Edge X1: 192 ,Y1: 112 ,X2: 912 ,Y2: 112
End
Branches
Branch Left: 224 ,Top: 112
BranchStrList
[7:0]
End
Branch Left: 256 ,Top: 112
BranchStrList
[15:8]
End
Branch Left: 288 ,Top: 112
BranchStrList
[23:16]
End
Branch Left: 320 ,Top: 112
BranchStrList
[31:24]
End
Branch Left: 352 ,Top: 112
BranchStrList
[39:32]
End
Branch Left: 384 ,Top: 112
BranchStrList
[47:40]
End
Branch Left: 416 ,Top: 112
BranchStrList
[55:48]
End
Branch Left: 448 ,Top: 112
BranchStrList
[63:56]
End
Branch Left: 480 ,Top: 112
BranchStrList
[71:64]
End
Branch Left: 512 ,Top: 112
BranchStrList
[79:72]
End
Branch Left: 544 ,Top: 112
BranchStrList
[87:80]
End
Branch Left: 576 ,Top: 112
BranchStrList
[95:88]
End
Branch Left: 608 ,Top: 112
BranchStrList
[103:96]
End
Branch Left: 640 ,Top: 112
BranchStrList
[111:104]
End
Branch Left: 672 ,Top: 112
BranchStrList
[119:112]
End
Branch Left: 704 ,Top: 112
BranchStrList
[127:120]
End
End
Wire Name: b1
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 224 ,Y1: 112 ,X2: 224 ,Y2: 176
End
Branches
End
Wire Name: b2
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 256 ,Y1: 112 ,X2: 256 ,Y2: 176
End
Branches
End
Wire Name: b3
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 288 ,Y1: 112 ,X2: 288 ,Y2: 176
End
Branches
End
Wire Name: b4
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 320 ,Y1: 112 ,X2: 320 ,Y2: 176
End
Branches
End
Wire Name: b5
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 352 ,Y1: 112 ,X2: 352 ,Y2: 176
End
Branches
End
Wire Name: b6
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 384 ,Y1: 112 ,X2: 384 ,Y2: 176
End
Branches
End
Wire Name: b7
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 416 ,Y1: 112 ,X2: 416 ,Y2: 176
End
Branches
End
Wire Name: b8
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 448 ,Y1: 112 ,X2: 448 ,Y2: 176
End
Branches
End
Wire Name: b9
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 480 ,Y1: 112 ,X2: 480 ,Y2: 176
End
Branches
End
Wire Name: b10
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 512 ,Y1: 112 ,X2: 512 ,Y2: 176
End
Branches
End
Wire Name: b11
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 544 ,Y1: 112 ,X2: 544 ,Y2: 176
End
Branches
End
Wire Name: b12
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 576 ,Y1: 112 ,X2: 576 ,Y2: 176
End
Branches
End
Wire Name: b13
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 608 ,Y1: 112 ,X2: 608 ,Y2: 176
End
Branches
End
Wire Name: b14
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 640 ,Y1: 112 ,X2: 640 ,Y2: 176
End
Branches
End
Wire Name: b15
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 672 ,Y1: 112 ,X2: 672 ,Y2: 176
End
Branches
End
Wire Name: b16
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 704 ,Y1: 112 ,X2: 704 ,Y2: 176
End
Branches
End
End
Ports
Port Left: 192 Top: 112 ,Orientation: 0
Portname: Din ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
127
,Width:
128
,RV:
0
Port Left: 224 Top: 176 ,Orientation: 5
Portname: Dout0 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
7
,Width:
8
,RV:
0
Port Left: 256 Top: 176 ,Orientation: 5
Portname: Dout1 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
7
,Width:
8
,RV:
0
Port Left: 288 Top: 176 ,Orientation: 5
Portname: Dout2 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
7
,Width:
8
,RV:
0
Port Left: 320 Top: 176 ,Orientation: 5
Portname: Dout3 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
7
,Width:
8
,RV:
0
Port Left: 352 Top: 176 ,Orientation: 5
Portname: Dout4 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
7
,Width:
8
,RV:
0
Port Left: 384 Top: 176 ,Orientation: 5
Portname: Dout5 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
7
,Width:
8
,RV:
0
Port Left: 416 Top: 176 ,Orientation: 5
Portname: Dout6 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
7
,Width:
8
,RV:
0
Port Left: 448 Top: 176 ,Orientation: 5
Portname: Dout7 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
7
,Width:
8
,RV:
0
Port Left: 480 Top: 176 ,Orientation: 5
Portname: Dout8 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
7
,Width:
8
,RV:
0
Port Left: 512 Top: 176 ,Orientation: 5
Portname: Dout9 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
7
,Width:
8
,RV:
0
Port Left: 544 Top: 176 ,Orientation: 5
Portname: Dout10 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
7
,Width:
8
,RV:
0
Port Left: 576 Top: 176 ,Orientation: 5
Portname: Dout11 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
7
,Width:
8
,RV:
0
Port Left: 608 Top: 176 ,Orientation: 5
Portname: Dout12 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
7
,Width:
8
,RV:
0
Port Left: 640 Top: 176 ,Orientation: 5
Portname: Dout13 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
7
,Width:
8
,RV:
0
Port Left: 672 Top: 176 ,Orientation: 5
Portname: Dout14 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
7
,Width:
8
,RV:
0
Port Left: 704 Top: 176 ,Orientation: 5
Portname: Dout15 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
7
,Width:
8
,RV:
0
End
Symbols
End
Texts
End
Links
End
