<?xml version="1.0" encoding="UTF-8"?>
<module id="GPIO" HW_revision="" XML_version="1" description="General Purpose Input Output">
   <register id="PID" acronym="PID" offset="0x0000" width="32" description="Peripheral ID Register">
      <bitfield id="SCHEME" width="2" begin="31" end="30" resetval="1" description="Scheme of PID encoding" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="_RESV" width="2" begin="29" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="FUNCTION" width="12" begin="27" end="16" resetval="776" description="Function for GPIO" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="RTL" width="5" begin="15" end="11" resetval="2" description="RTL ID for this GPIO Module" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="MAJOR" width="3" begin="10" end="8" resetval="1" description="Major ID for this GPIO module" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0" description="Custom ID for this GPIO Module" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="MINOR" width="6" begin="5" end="0" resetval="0" description="Minor ID for this GPIO Module" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="PCR" acronym="PCR" offset="0x0004" width="32" description="Peripheral Control Register">
      <bitfield id="_RESV" width="30" begin="31" end="2" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="SOFT" width="1" begin="1" end="1" resetval="0" description="Used along with FREE bit to determine the emulation suspend mode. Conventionally, when FREE bit is cleared, SOFT bit selects the mode.  GPIO has FREE = 1,  so SOFT bit does not affect functionality" range="" rwaccess="R">
         
         
         
      </bitfield>
      <bitfield id="FREE" width="1" begin="0" end="0" resetval="1" description="For GPIO, the FREE bit is fixed at 1, which means GPIO runs free in emulation suspend mode" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="BINTEN" acronym="BINTEN" offset="0x0008" width="32" description="GPIO Interrupt Per-Bank Enable Register">
      <bitfield id="_RESV" width="31" begin="31" end="1" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="EN" width="1" begin="0" end="0" resetval="0" description="Per-bank interrupt enable " range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="Disables interrupt" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="Enables interrupt" />
      </bitfield>
   </register>
   <register id="DIR" acronym="DIR" offset="0x0010" width="32" description="GPIO Direction Register">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="DIR_0" width="1" begin="15" end="15" resetval="1" description="Direction of GPIO bank bit 0...15. It selects the direction for 16 GPIO signals" range="" rwaccess="RW">
         
         <bitenum id="OUT" value="0" token="OUT" description="Output" />
         <bitenum id="IN" value="1" token="IN" description="Input" />
      </bitfield>
      <bitfield id="DIR_1" width="1" begin="14" end="14" resetval="1" description="Direction of GPIO bank bit 0...15. It selects the direction for 16 GPIO signals" range="" rwaccess="RW">
         
         <bitenum id="OUT" value="0" token="OUT" description="Output" />
         <bitenum id="IN" value="1" token="IN" description="Input" />
      </bitfield>
      <bitfield id="DIR_2" width="1" begin="13" end="13" resetval="1" description="Direction of GPIO bank bit 0...15. It selects the direction for 16 GPIO signals" range="" rwaccess="RW">
         
         <bitenum id="OUT" value="0" token="OUT" description="Output" />
         <bitenum id="IN" value="1" token="IN" description="Input" />
      </bitfield>
      <bitfield id="DIR_3" width="1" begin="12" end="12" resetval="1" description="Direction of GPIO bank bit 0...15. It selects the direction for 16 GPIO signals" range="" rwaccess="RW">
         
         <bitenum id="OUT" value="0" token="OUT" description="Output" />
         <bitenum id="IN" value="1" token="IN" description="Input" />
      </bitfield>
      <bitfield id="DIR_4" width="1" begin="11" end="11" resetval="1" description="Direction of GPIO bank bit 0...15. It selects the direction for 16 GPIO signals" range="" rwaccess="RW">
         
         <bitenum id="OUT" value="0" token="OUT" description="Output" />
         <bitenum id="IN" value="1" token="IN" description="Input" />
      </bitfield>
      <bitfield id="DIR_5" width="1" begin="10" end="10" resetval="1" description="Direction of GPIO bank bit 0...15. It selects the direction for 16 GPIO signals" range="" rwaccess="RW">
         
         <bitenum id="OUT" value="0" token="OUT" description="Output" />
         <bitenum id="IN" value="1" token="IN" description="Input" />
      </bitfield>
      <bitfield id="DIR_6" width="1" begin="9" end="9" resetval="1" description="Direction of GPIO bank bit 0...15. It selects the direction for 16 GPIO signals" range="" rwaccess="RW">
         
         <bitenum id="OUT" value="0" token="OUT" description="Output" />
         <bitenum id="IN" value="1" token="IN" description="Input" />
      </bitfield>
      <bitfield id="DIR_7" width="1" begin="8" end="8" resetval="1" description="Direction of GPIO bank bit 0...15. It selects the direction for 16 GPIO signals" range="" rwaccess="RW">
         
         <bitenum id="OUT" value="0" token="OUT" description="Output" />
         <bitenum id="IN" value="1" token="IN" description="Input" />
      </bitfield>
      <bitfield id="DIR_8" width="1" begin="7" end="7" resetval="1" description="Direction of GPIO bank bit 0...15. It selects the direction for 16 GPIO signals" range="" rwaccess="RW">
         
         <bitenum id="OUT" value="0" token="OUT" description="Output" />
         <bitenum id="IN" value="1" token="IN" description="Input" />
      </bitfield>
      <bitfield id="DIR_9" width="1" begin="6" end="6" resetval="1" description="Direction of GPIO bank bit 0...15. It selects the direction for 16 GPIO signals" range="" rwaccess="RW">
         
         <bitenum id="OUT" value="0" token="OUT" description="Output" />
         <bitenum id="IN" value="1" token="IN" description="Input" />
      </bitfield>
      <bitfield id="DIR_10" width="1" begin="5" end="5" resetval="1" description="Direction of GPIO bank bit 0...15. It selects the direction for 16 GPIO signals" range="" rwaccess="RW">
         
         <bitenum id="OUT" value="0" token="OUT" description="Output" />
         <bitenum id="IN" value="1" token="IN" description="Input" />
      </bitfield>
      <bitfield id="DIR_11" width="1" begin="4" end="4" resetval="1" description="Direction of GPIO bank bit 0...15. It selects the direction for 16 GPIO signals" range="" rwaccess="RW">
         
         <bitenum id="OUT" value="0" token="OUT" description="Output" />
         <bitenum id="IN" value="1" token="IN" description="Input" />
      </bitfield>
      <bitfield id="DIR_12" width="1" begin="3" end="3" resetval="1" description="Direction of GPIO bank bit 0...15. It selects the direction for 16 GPIO signals" range="" rwaccess="RW">
         
         <bitenum id="OUT" value="0" token="OUT" description="Output" />
         <bitenum id="IN" value="1" token="IN" description="Input" />
      </bitfield>
      <bitfield id="DIR_13" width="1" begin="2" end="2" resetval="1" description="Direction of GPIO bank bit 0...15. It selects the direction for 16 GPIO signals" range="" rwaccess="RW">
         
         <bitenum id="OUT" value="0" token="OUT" description="Output" />
         <bitenum id="IN" value="1" token="IN" description="Input" />
      </bitfield>
      <bitfield id="DIR_14" width="1" begin="1" end="1" resetval="1" description="Direction of GPIO bank bit 0...15. It selects the direction for 16 GPIO signals" range="" rwaccess="RW">
         
         <bitenum id="OUT" value="0" token="OUT" description="Output" />
         <bitenum id="IN" value="1" token="IN" description="Input" />
      </bitfield>
      <bitfield id="DIR_15" width="1" begin="0" end="0" resetval="1" description="Direction of GPIO bank bit 0...15. It selects the direction for 16 GPIO signals" range="" rwaccess="RW">
         
         <bitenum id="OUT" value="0" token="OUT" description="Output" />
         <bitenum id="IN" value="1" token="IN" description="Input" />
      </bitfield>
   </register>
   <register id="OUT_DATA" acronym="OUT_DATA" offset="0x0014" width="32" description="GPIO Output Data Register">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="OUT_0" width="1" begin="15" end="15" resetval="0" description="Output drive state of GPIO bank  bit 0...15 Bits 0-15 form 16 GPIO signals of the bank  Does not affect operation when it is configured as input. Reading it returns the output drive state" range="" rwaccess="RW">
         
         
         
      </bitfield>
      <bitfield id="OUT_1" width="1" begin="14" end="14" resetval="0" description="Output drive state of GPIO bank  bit 0...15 Bits 0-15 form 16 GPIO signals of the bank  Does not affect operation when it is configured as input. Reading it returns the output drive state" range="" rwaccess="RW">
         
         
         
      </bitfield>
      <bitfield id="OUT_2" width="1" begin="13" end="13" resetval="0" description="Output drive state of GPIO bank  bit 0...15 Bits 0-15 form 16 GPIO signals of the bank  Does not affect operation when it is configured as input. Reading it returns the output drive state" range="" rwaccess="RW">
         
         
         
      </bitfield>
      <bitfield id="OUT_3" width="1" begin="12" end="12" resetval="0" description="Output drive state of GPIO bank  bit 0...15 Bits 0-15 form 16 GPIO signals of the bank  Does not affect operation when it is configured as input. Reading it returns the output drive state" range="" rwaccess="RW">
         
         
         
      </bitfield>
      <bitfield id="OUT_4" width="1" begin="11" end="11" resetval="0" description="Output drive state of GPIO bank  bit 0...15 Bits 0-15 form 16 GPIO signals of the bank  Does not affect operation when it is configured as input. Reading it returns the output drive state" range="" rwaccess="RW">
         
         
         
      </bitfield>
      <bitfield id="OUT_5" width="1" begin="10" end="10" resetval="0" description="Output drive state of GPIO bank  bit 0...15 Bits 0-15 form 16 GPIO signals of the bank  Does not affect operation when it is configured as input. Reading it returns the output drive state" range="" rwaccess="RW">
         
         
         
      </bitfield>
      <bitfield id="OUT_6" width="1" begin="9" end="9" resetval="0" description="Output drive state of GPIO bank  bit 0...15 Bits 0-15 form 16 GPIO signals of the bank  Does not affect operation when it is configured as input. Reading it returns the output drive state" range="" rwaccess="RW">
         
         
         
      </bitfield>
      <bitfield id="OUT_7" width="1" begin="8" end="8" resetval="0" description="Output drive state of GPIO bank  bit 0...15 Bits 0-15 form 16 GPIO signals of the bank  Does not affect operation when it is configured as input. Reading it returns the output drive state" range="" rwaccess="RW">
         
         
         
      </bitfield>
      <bitfield id="OUT_8" width="1" begin="7" end="7" resetval="0" description="Output drive state of GPIO bank  bit 0...15 Bits 0-15 form 16 GPIO signals of the bank  Does not affect operation when it is configured as input. Reading it returns the output drive state" range="" rwaccess="RW">
         
         
         
      </bitfield>
      <bitfield id="OUT_9" width="1" begin="6" end="6" resetval="0" description="Output drive state of GPIO bank  bit 0...15 Bits 0-15 form 16 GPIO signals of the bank  Does not affect operation when it is configured as input. Reading it returns the output drive state" range="" rwaccess="RW">
         
         
         
      </bitfield>
      <bitfield id="OUT_10" width="1" begin="5" end="5" resetval="0" description="Output drive state of GPIO bank  bit 0...15 Bits 0-15 form 16 GPIO signals of the bank  Does not affect operation when it is configured as input. Reading it returns the output drive state" range="" rwaccess="RW">
         
         
         
      </bitfield>
      <bitfield id="OUT_11" width="1" begin="4" end="4" resetval="0" description="Output drive state of GPIO bank  bit 0...15 Bits 0-15 form 16 GPIO signals of the bank  Does not affect operation when it is configured as input. Reading it returns the output drive state" range="" rwaccess="RW">
         
         
         
      </bitfield>
      <bitfield id="OUT_12" width="1" begin="3" end="3" resetval="0" description="Output drive state of GPIO bank  bit 0...15 Bits 0-15 form 16 GPIO signals of the bank  Does not affect operation when it is configured as input. Reading it returns the output drive state" range="" rwaccess="RW">
         
         
         
      </bitfield>
      <bitfield id="OUT_13" width="1" begin="2" end="2" resetval="0" description="Output drive state of GPIO bank  bit 0...15 Bits 0-15 form 16 GPIO signals of the bank  Does not affect operation when it is configured as input. Reading it returns the output drive state" range="" rwaccess="RW">
         
         
         
      </bitfield>
      <bitfield id="OUT_14" width="1" begin="1" end="1" resetval="0" description="Output drive state of GPIO bank  bit 0...15 Bits 0-15 form 16 GPIO signals of the bank  Does not affect operation when it is configured as input. Reading it returns the output drive state" range="" rwaccess="RW">
         
         
         
      </bitfield>
      <bitfield id="OUT_15" width="1" begin="0" end="0" resetval="0" description="Output drive state of GPIO bank  bit 0...15 Bits 0-15 form 16 GPIO signals of the bank  Does not affect operation when it is configured as input. Reading it returns the output drive state" range="" rwaccess="RW">
         
         
         
      </bitfield>
   </register>
   <register id="SET_DATA" acronym="SET_DATA" offset="0x0018" width="32" description="GPIO Set Data Register">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="SET_0" width="1" begin="15" end="15" resetval="0" description="Set output drive state of GPIO bank  0...15 Bits 0-15 form 16 GPIO signals of the bank Writing 1 sets the output drive state of corresponding GPIO signal.  Reading it returns the output drive state" range="" rwaccess="RW">
         
         
         
         <bitenum id="SET" value="1" token="SET" description="Set output to 1" />
      </bitfield>
      <bitfield id="SET_1" width="1" begin="14" end="14" resetval="0" description="Set output drive state of GPIO bank  0...15 Bits 0-15 form 16 GPIO signals of the bank Writing 1 sets the output drive state of corresponding GPIO signal.  Reading it returns the output drive state" range="" rwaccess="RW">
         
         
         
         <bitenum id="SET" value="1" token="SET" description="Set output to 1" />
      </bitfield>
      <bitfield id="SET_2" width="1" begin="13" end="13" resetval="0" description="Set output drive state of GPIO bank  0...15 Bits 0-15 form 16 GPIO signals of the bank Writing 1 sets the output drive state of corresponding GPIO signal.  Reading it returns the output drive state" range="" rwaccess="RW">
         
         
         
         <bitenum id="SET" value="1" token="SET" description="Set output to 1" />
      </bitfield>
      <bitfield id="SET_3" width="1" begin="12" end="12" resetval="0" description="Set output drive state of GPIO bank  0...15 Bits 0-15 form 16 GPIO signals of the bank Writing 1 sets the output drive state of corresponding GPIO signal.  Reading it returns the output drive state" range="" rwaccess="RW">
         
         
         
         <bitenum id="SET" value="1" token="SET" description="Set output to 1" />
      </bitfield>
      <bitfield id="SET_4" width="1" begin="11" end="11" resetval="0" description="Set output drive state of GPIO bank  0...15 Bits 0-15 form 16 GPIO signals of the bank Writing 1 sets the output drive state of corresponding GPIO signal.  Reading it returns the output drive state" range="" rwaccess="RW">
         
         
         
         <bitenum id="SET" value="1" token="SET" description="Set output to 1" />
      </bitfield>
      <bitfield id="SET_5" width="1" begin="10" end="10" resetval="0" description="Set output drive state of GPIO bank  0...15 Bits 0-15 form 16 GPIO signals of the bank Writing 1 sets the output drive state of corresponding GPIO signal.  Reading it returns the output drive state" range="" rwaccess="RW">
         
         
         
         <bitenum id="SET" value="1" token="SET" description="Set output to 1" />
      </bitfield>
      <bitfield id="SET_6" width="1" begin="9" end="9" resetval="0" description="Set output drive state of GPIO bank  0...15 Bits 0-15 form 16 GPIO signals of the bank Writing 1 sets the output drive state of corresponding GPIO signal.  Reading it returns the output drive state" range="" rwaccess="RW">
         
         
         
         <bitenum id="SET" value="1" token="SET" description="Set output to 1" />
      </bitfield>
      <bitfield id="SET_7" width="1" begin="8" end="8" resetval="0" description="Set output drive state of GPIO bank  0...15 Bits 0-15 form 16 GPIO signals of the bank Writing 1 sets the output drive state of corresponding GPIO signal.  Reading it returns the output drive state" range="" rwaccess="RW">
         
         
         
         <bitenum id="SET" value="1" token="SET" description="Set output to 1" />
      </bitfield>
      <bitfield id="SET_8" width="1" begin="7" end="7" resetval="0" description="Set output drive state of GPIO bank  0...15 Bits 0-15 form 16 GPIO signals of the bank Writing 1 sets the output drive state of corresponding GPIO signal.  Reading it returns the output drive state" range="" rwaccess="RW">
         
         
         
         <bitenum id="SET" value="1" token="SET" description="Set output to 1" />
      </bitfield>
      <bitfield id="SET_9" width="1" begin="6" end="6" resetval="0" description="Set output drive state of GPIO bank  0...15 Bits 0-15 form 16 GPIO signals of the bank Writing 1 sets the output drive state of corresponding GPIO signal.  Reading it returns the output drive state" range="" rwaccess="RW">
         
         
         
         <bitenum id="SET" value="1" token="SET" description="Set output to 1" />
      </bitfield>
      <bitfield id="SET_10" width="1" begin="5" end="5" resetval="0" description="Set output drive state of GPIO bank  0...15 Bits 0-15 form 16 GPIO signals of the bank Writing 1 sets the output drive state of corresponding GPIO signal.  Reading it returns the output drive state" range="" rwaccess="RW">
         
         
         
         <bitenum id="SET" value="1" token="SET" description="Set output to 1" />
      </bitfield>
      <bitfield id="SET_11" width="1" begin="4" end="4" resetval="0" description="Set output drive state of GPIO bank  0...15 Bits 0-15 form 16 GPIO signals of the bank Writing 1 sets the output drive state of corresponding GPIO signal.  Reading it returns the output drive state" range="" rwaccess="RW">
         
         
         
         <bitenum id="SET" value="1" token="SET" description="Set output to 1" />
      </bitfield>
      <bitfield id="SET_12" width="1" begin="3" end="3" resetval="0" description="Set output drive state of GPIO bank  0...15 Bits 0-15 form 16 GPIO signals of the bank Writing 1 sets the output drive state of corresponding GPIO signal.  Reading it returns the output drive state" range="" rwaccess="RW">
         
         
         
         <bitenum id="SET" value="1" token="SET" description="Set output to 1" />
      </bitfield>
      <bitfield id="SET_13" width="1" begin="2" end="2" resetval="0" description="Set output drive state of GPIO bank  0...15 Bits 0-15 form 16 GPIO signals of the bank Writing 1 sets the output drive state of corresponding GPIO signal.  Reading it returns the output drive state" range="" rwaccess="RW">
         
         
         
         <bitenum id="SET" value="1" token="SET" description="Set output to 1" />
      </bitfield>
      <bitfield id="SET_14" width="1" begin="1" end="1" resetval="0" description="Set output drive state of GPIO bank  0...15 Bits 0-15 form 16 GPIO signals of the bank Writing 1 sets the output drive state of corresponding GPIO signal.  Reading it returns the output drive state" range="" rwaccess="RW">
         
         
         
         <bitenum id="SET" value="1" token="SET" description="Set output to 1" />
      </bitfield>
      <bitfield id="SET_15" width="1" begin="0" end="0" resetval="0" description="Set output drive state of GPIO bank  0...15 Bits 0-15 form 16 GPIO signals of the bank Writing 1 sets the output drive state of corresponding GPIO signal.  Reading it returns the output drive state" range="" rwaccess="RW">
         
         
         
         <bitenum id="SET" value="1" token="SET" description="Set output to 1" />
      </bitfield>
   </register>
   <register id="CLR_DATA" acronym="CLR_DATA" offset="0x001C" width="32" description="GPIO Clear Data Register">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="CLR_0" width="1" begin="15" end="15" resetval="0" description="Clear output drive state of GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
         
         
         
         <bitenum id="CLR" value="1" token="CLR" description="Clear output to 0" />
      </bitfield>
      <bitfield id="CLR_1" width="1" begin="14" end="14" resetval="0" description="Clear output drive state of GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
         
         
         
         <bitenum id="CLR" value="1" token="CLR" description="Clear output to 0" />
      </bitfield>
      <bitfield id="CLR_2" width="1" begin="13" end="13" resetval="0" description="Clear output drive state of GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
         
         
         
         <bitenum id="CLR" value="1" token="CLR" description="Clear output to 0" />
      </bitfield>
      <bitfield id="CLR_3" width="1" begin="12" end="12" resetval="0" description="Clear output drive state of GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
         
         
         
         <bitenum id="CLR" value="1" token="CLR" description="Clear output to 0" />
      </bitfield>
      <bitfield id="CLR_4" width="1" begin="11" end="11" resetval="0" description="Clear output drive state of GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
         
         
         
         <bitenum id="CLR" value="1" token="CLR" description="Clear output to 0" />
      </bitfield>
      <bitfield id="CLR_5" width="1" begin="10" end="10" resetval="0" description="Clear output drive state of GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
         
         
         
         <bitenum id="CLR" value="1" token="CLR" description="Clear output to 0" />
      </bitfield>
      <bitfield id="CLR_6" width="1" begin="9" end="9" resetval="0" description="Clear output drive state of GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
         
         
         
         <bitenum id="CLR" value="1" token="CLR" description="Clear output to 0" />
      </bitfield>
      <bitfield id="CLR_7" width="1" begin="8" end="8" resetval="0" description="Clear output drive state of GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
         
         
         
         <bitenum id="CLR" value="1" token="CLR" description="Clear output to 0" />
      </bitfield>
      <bitfield id="CLR_8" width="1" begin="7" end="7" resetval="0" description="Clear output drive state of GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
         
         
         
         <bitenum id="CLR" value="1" token="CLR" description="Clear output to 0" />
      </bitfield>
      <bitfield id="CLR_9" width="1" begin="6" end="6" resetval="0" description="Clear output drive state of GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
         
         
         
         <bitenum id="CLR" value="1" token="CLR" description="Clear output to 0" />
      </bitfield>
      <bitfield id="CLR_10" width="1" begin="5" end="5" resetval="0" description="Clear output drive state of GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
         
         
         
         <bitenum id="CLR" value="1" token="CLR" description="Clear output to 0" />
      </bitfield>
      <bitfield id="CLR_11" width="1" begin="4" end="4" resetval="0" description="Clear output drive state of GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
         
         
         
         <bitenum id="CLR" value="1" token="CLR" description="Clear output to 0" />
      </bitfield>
      <bitfield id="CLR_12" width="1" begin="3" end="3" resetval="0" description="Clear output drive state of GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
         
         
         
         <bitenum id="CLR" value="1" token="CLR" description="Clear output to 0" />
      </bitfield>
      <bitfield id="CLR_13" width="1" begin="2" end="2" resetval="0" description="Clear output drive state of GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
         
         
         
         <bitenum id="CLR" value="1" token="CLR" description="Clear output to 0" />
      </bitfield>
      <bitfield id="CLR_14" width="1" begin="1" end="1" resetval="0" description="Clear output drive state of GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
         
         
         
         <bitenum id="CLR" value="1" token="CLR" description="Clear output to 0" />
      </bitfield>
      <bitfield id="CLR_15" width="1" begin="0" end="0" resetval="0" description="Clear output drive state of GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
         
         
         
         <bitenum id="CLR" value="1" token="CLR" description="Clear output to 0" />
      </bitfield>
   </register>
   <register id="IN_DATA" acronym="IN_DATA" offset="0x0020" width="32" description="GPIO Input Data Register">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="IN_0" width="1" begin="15" end="15" resetval="14" description="Status of GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank" range="" rwaccess="R">
         
         
      </bitfield>
      <bitfield id="IN_1" width="1" begin="14" end="14" resetval="14" description="Status of GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank" range="" rwaccess="R">
         
         
      </bitfield>
      <bitfield id="IN_2" width="1" begin="13" end="13" resetval="14" description="Status of GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank" range="" rwaccess="R">
         
         
      </bitfield>
      <bitfield id="IN_3" width="1" begin="12" end="12" resetval="14" description="Status of GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank" range="" rwaccess="R">
         
         
      </bitfield>
      <bitfield id="IN_4" width="1" begin="11" end="11" resetval="14" description="Status of GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank" range="" rwaccess="R">
         
         
      </bitfield>
      <bitfield id="IN_5" width="1" begin="10" end="10" resetval="14" description="Status of GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank" range="" rwaccess="R">
         
         
      </bitfield>
      <bitfield id="IN_6" width="1" begin="9" end="9" resetval="14" description="Status of GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank" range="" rwaccess="R">
         
         
      </bitfield>
      <bitfield id="IN_7" width="1" begin="8" end="8" resetval="14" description="Status of GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank" range="" rwaccess="R">
         
         
      </bitfield>
      <bitfield id="IN_8" width="1" begin="7" end="7" resetval="14" description="Status of GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank" range="" rwaccess="R">
         
         
      </bitfield>
      <bitfield id="IN_9" width="1" begin="6" end="6" resetval="14" description="Status of GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank" range="" rwaccess="R">
         
         
      </bitfield>
      <bitfield id="IN_10" width="1" begin="5" end="5" resetval="14" description="Status of GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank" range="" rwaccess="R">
         
         
      </bitfield>
      <bitfield id="IN_11" width="1" begin="4" end="4" resetval="14" description="Status of GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank" range="" rwaccess="R">
         
         
      </bitfield>
      <bitfield id="IN_12" width="1" begin="3" end="3" resetval="14" description="Status of GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank" range="" rwaccess="R">
         
         
      </bitfield>
      <bitfield id="IN_13" width="1" begin="2" end="2" resetval="14" description="Status of GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank" range="" rwaccess="R">
         
         
      </bitfield>
      <bitfield id="IN_14" width="1" begin="1" end="1" resetval="14" description="Status of GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank" range="" rwaccess="R">
         
         
      </bitfield>
      <bitfield id="IN_15" width="1" begin="0" end="0" resetval="14" description="Status of GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank" range="" rwaccess="R">
         
         
      </bitfield>
   </register>
   <register id="SET_RIS_TRIG" acronym="SET_RIS_TRIG" offset="0x0024" width="32" description="GPIO Set Rising Edge Interrupt Register">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="SETRIS_0" width="1" begin="15" end="15" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns state of RIS_TRG" range="" rwaccess="RW">
         
         
         
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="SETRIS_1" width="1" begin="14" end="14" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns state of RIS_TRG" range="" rwaccess="RW">
         
         
         
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="SETRIS_2" width="1" begin="13" end="13" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns state of RIS_TRG" range="" rwaccess="RW">
         
         
         
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="SETRIS_3" width="1" begin="12" end="12" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns state of RIS_TRG" range="" rwaccess="RW">
         
         
         
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="SETRIS_4" width="1" begin="11" end="11" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns state of RIS_TRG" range="" rwaccess="RW">
         
         
         
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="SETRIS_5" width="1" begin="10" end="10" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns state of RIS_TRG" range="" rwaccess="RW">
         
         
         
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="SETRIS_6" width="1" begin="9" end="9" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns state of RIS_TRG" range="" rwaccess="RW">
         
         
         
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="SETRIS_7" width="1" begin="8" end="8" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns state of RIS_TRG" range="" rwaccess="RW">
         
         
         
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="SETRIS_8" width="1" begin="7" end="7" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns state of RIS_TRG" range="" rwaccess="RW">
         
         
         
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="SETRIS_9" width="1" begin="6" end="6" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns state of RIS_TRG" range="" rwaccess="RW">
         
         
         
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="SETRIS_10" width="1" begin="5" end="5" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns state of RIS_TRG" range="" rwaccess="RW">
         
         
         
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="SETRIS_11" width="1" begin="4" end="4" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns state of RIS_TRG" range="" rwaccess="RW">
         
         
         
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="SETRIS_12" width="1" begin="3" end="3" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns state of RIS_TRG" range="" rwaccess="RW">
         
         
         
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="SETRIS_13" width="1" begin="2" end="2" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns state of RIS_TRG" range="" rwaccess="RW">
         
         
         
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="SETRIS_14" width="1" begin="1" end="1" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns state of RIS_TRG" range="" rwaccess="RW">
         
         
         
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="SETRIS_15" width="1" begin="0" end="0" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns state of RIS_TRG" range="" rwaccess="RW">
         
         
         
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
   </register>
   <register id="CLR_RIS_TRIG" acronym="CLR_RIS_TRIG" offset="0x0028" width="32" description="GPIO Clear Rising Edge Interrupt Register">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="CLRRIS_0" width="1" begin="15" end="15" resetval="0" description="Disable Rising edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
         
         
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
      </bitfield>
      <bitfield id="CLRRIS_1" width="1" begin="14" end="14" resetval="0" description="Disable Rising edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
         
         
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
      </bitfield>
      <bitfield id="CLRRIS_2" width="1" begin="13" end="13" resetval="0" description="Disable Rising edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
         
         
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
      </bitfield>
      <bitfield id="CLRRIS_3" width="1" begin="12" end="12" resetval="0" description="Disable Rising edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
         
         
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
      </bitfield>
      <bitfield id="CLRRIS_4" width="1" begin="11" end="11" resetval="0" description="Disable Rising edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
         
         
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
      </bitfield>
      <bitfield id="CLRRIS_5" width="1" begin="10" end="10" resetval="0" description="Disable Rising edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
         
         
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
      </bitfield>
      <bitfield id="CLRRIS_6" width="1" begin="9" end="9" resetval="0" description="Disable Rising edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
         
         
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
      </bitfield>
      <bitfield id="CLRRIS_7" width="1" begin="8" end="8" resetval="0" description="Disable Rising edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
         
         
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
      </bitfield>
      <bitfield id="CLRRIS_8" width="1" begin="7" end="7" resetval="0" description="Disable Rising edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
         
         
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
      </bitfield>
      <bitfield id="CLRRIS_9" width="1" begin="6" end="6" resetval="0" description="Disable Rising edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
         
         
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
      </bitfield>
      <bitfield id="CLRRIS_10" width="1" begin="5" end="5" resetval="0" description="Disable Rising edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
         
         
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
      </bitfield>
      <bitfield id="CLRRIS_11" width="1" begin="4" end="4" resetval="0" description="Disable Rising edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
         
         
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
      </bitfield>
      <bitfield id="CLRRIS_12" width="1" begin="3" end="3" resetval="0" description="Disable Rising edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
         
         
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
      </bitfield>
      <bitfield id="CLRRIS_13" width="1" begin="2" end="2" resetval="0" description="Disable Rising edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
         
         
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
      </bitfield>
      <bitfield id="CLRRIS_14" width="1" begin="1" end="1" resetval="0" description="Disable Rising edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
         
         
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
      </bitfield>
      <bitfield id="CLRRIS_15" width="1" begin="0" end="0" resetval="0" description="Disable Rising edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
         
         
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
      </bitfield>
   </register>
   <register id="SET_FAL_TRIG" acronym="SET_FAL_TRIG" offset="0x002C" width="32" description="GPIO Set Falling Edge Interrupt Register">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="SETFAL_0" width="1" begin="15" end="15" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank  bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns state of FAL_TRG" range="" rwaccess="RW">
         
         
         
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="SETFAL_1" width="1" begin="14" end="14" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank  bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns state of FAL_TRG" range="" rwaccess="RW">
         
         
         
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="SETFAL_2" width="1" begin="13" end="13" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank  bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns state of FAL_TRG" range="" rwaccess="RW">
         
         
         
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="SETFAL_3" width="1" begin="12" end="12" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank  bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns state of FAL_TRG" range="" rwaccess="RW">
         
         
         
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="SETFAL_4" width="1" begin="11" end="11" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank  bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns state of FAL_TRG" range="" rwaccess="RW">
         
         
         
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="SETFAL_5" width="1" begin="10" end="10" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank  bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns state of FAL_TRG" range="" rwaccess="RW">
         
         
         
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="SETFAL_6" width="1" begin="9" end="9" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank  bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns state of FAL_TRG" range="" rwaccess="RW">
         
         
         
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="SETFAL_7" width="1" begin="8" end="8" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank  bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns state of FAL_TRG" range="" rwaccess="RW">
         
         
         
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="SETFAL_8" width="1" begin="7" end="7" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank  bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns state of FAL_TRG" range="" rwaccess="RW">
         
         
         
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="SETFAL_9" width="1" begin="6" end="6" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank  bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns state of FAL_TRG" range="" rwaccess="RW">
         
         
         
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="SETFAL_10" width="1" begin="5" end="5" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank  bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns state of FAL_TRG" range="" rwaccess="RW">
         
         
         
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="SETFAL_11" width="1" begin="4" end="4" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank  bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns state of FAL_TRG" range="" rwaccess="RW">
         
         
         
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="SETFAL_12" width="1" begin="3" end="3" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank  bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns state of FAL_TRG" range="" rwaccess="RW">
         
         
         
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="SETFAL_13" width="1" begin="2" end="2" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank  bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns state of FAL_TRG" range="" rwaccess="RW">
         
         
         
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="SETFAL_14" width="1" begin="1" end="1" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank  bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns state of FAL_TRG" range="" rwaccess="RW">
         
         
         
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
      <bitfield id="SETFAL_15" width="1" begin="0" end="0" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank  bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns state of FAL_TRG" range="" rwaccess="RW">
         
         
         
         <bitenum id="ENABLE" value="1" token="ENABLE" description="" />
      </bitfield>
   </register>
   <register id="CLR_FAL_TRIG" acronym="CLR_FAL_TRIG" offset="0x0030" width="32" description="GPIO Clear Falling Edge Interrupt Register">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="CLRFAL_0" width="1" begin="15" end="15" resetval="0" description="Disable Falling edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
         
         
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
      </bitfield>
      <bitfield id="CLRFAL_1" width="1" begin="14" end="14" resetval="0" description="Disable Falling edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
         
         
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
      </bitfield>
      <bitfield id="CLRFAL_2" width="1" begin="13" end="13" resetval="0" description="Disable Falling edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
         
         
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
      </bitfield>
      <bitfield id="CLRFAL_3" width="1" begin="12" end="12" resetval="0" description="Disable Falling edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
         
         
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
      </bitfield>
      <bitfield id="CLRFAL_4" width="1" begin="11" end="11" resetval="0" description="Disable Falling edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
         
         
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
      </bitfield>
      <bitfield id="CLRFAL_5" width="1" begin="10" end="10" resetval="0" description="Disable Falling edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
         
         
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
      </bitfield>
      <bitfield id="CLRFAL_6" width="1" begin="9" end="9" resetval="0" description="Disable Falling edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
         
         
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
      </bitfield>
      <bitfield id="CLRFAL_7" width="1" begin="8" end="8" resetval="0" description="Disable Falling edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
         
         
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
      </bitfield>
      <bitfield id="CLRFAL_8" width="1" begin="7" end="7" resetval="0" description="Disable Falling edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
         
         
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
      </bitfield>
      <bitfield id="CLRFAL_9" width="1" begin="6" end="6" resetval="0" description="Disable Falling edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
         
         
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
      </bitfield>
      <bitfield id="CLRFAL_10" width="1" begin="5" end="5" resetval="0" description="Disable Falling edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
         
         
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
      </bitfield>
      <bitfield id="CLRFAL_11" width="1" begin="4" end="4" resetval="0" description="Disable Falling edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
         
         
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
      </bitfield>
      <bitfield id="CLRFAL_12" width="1" begin="3" end="3" resetval="0" description="Disable Falling edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
         
         
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
      </bitfield>
      <bitfield id="CLRFAL_13" width="1" begin="2" end="2" resetval="0" description="Disable Falling edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
         
         
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
      </bitfield>
      <bitfield id="CLRFAL_14" width="1" begin="1" end="1" resetval="0" description="Disable Falling edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
         
         
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
      </bitfield>
      <bitfield id="CLRFAL_15" width="1" begin="0" end="0" resetval="0" description="Disable Falling edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
         
         
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="" />
      </bitfield>
   </register>
</module>
