(pcb "/Users/joshpanzarella/Documents/KiCad Projects/AYOMSM - VCA Control Board/AYOMSM - VCA Control Board.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.5-0-10_14)")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  95000 -153000  76000 -153000  76000 -54000  95000 -54000
            95000 -153000)
    )
    (keepout "" (polygon signal 0  85325.5 -141166  84978.9 -141206  84639.3 -141287  84311.3 -141406
            83999.5 -141563  83707.9 -141754  83440.5 -141979  83201 -142233
            82992.6 -142512  82818.1 -142815  82679.9 -143135  82579.8 -143469
            82519.2 -143813  82498.9 -144162  82519.2 -144510  82579.8 -144854
            82679.9 -145188  82818.1 -145508  82992.6 -145811  83201 -146091
            83440.5 -146344  83707.9 -146569  83999.5 -146761  84311.3 -146917
            84639.3 -147037  84978.9 -147117  85325.5 -147158  85674.5 -147158
            86021.1 -147117  86360.7 -147037  86688.7 -146917  87000.5 -146761
            87292.1 -146569  87559.5 -146344  87799 -146091  88007.4 -145811
            88181.9 -145508  88320.1 -145188  88420.2 -144854  88480.8 -144510
            88501.1 -144162  88480.8 -143813  88420.2 -143469  88320.1 -143135
            88181.9 -142815  88007.4 -142512  87799 -142233  87559.5 -141979
            87292.1 -141754  87000.5 -141563  86688.7 -141406  86360.7 -141287
            86021.1 -141206  85674.5 -141166  85325.5 -141166))
    (keepout "" (polygon signal 0  85325.5 -126180  84978.9 -126220  84639.3 -126301  84311.3 -126420
            83999.5 -126577  83707.9 -126768  83440.5 -126993  83201 -127247
            82992.6 -127526  82818.1 -127829  82679.9 -128149  82579.8 -128483
            82519.2 -128827  82498.9 -129176  82519.2 -129524  82579.8 -129868
            82679.9 -130202  82818.1 -130522  82992.6 -130825  83201 -131105
            83440.5 -131358  83707.9 -131583  83999.5 -131775  84311.3 -131931
            84639.3 -132051  84978.9 -132131  85325.5 -132172  85674.5 -132172
            86021.1 -132131  86360.7 -132051  86688.7 -131931  87000.5 -131775
            87292.1 -131583  87559.5 -131358  87799 -131105  88007.4 -130825
            88181.9 -130522  88320.1 -130202  88420.2 -129868  88480.8 -129524
            88501.1 -129176  88480.8 -128827  88420.2 -128483  88320.1 -128149
            88181.9 -127829  88007.4 -127526  87799 -127247  87559.5 -126993
            87292.1 -126768  87000.5 -126577  86688.7 -126420  86360.7 -126301
            86021.1 -126220  85674.5 -126180  85325.5 -126180))
    (keepout "" (polygon signal 0  85325.5 -111130  84978.9 -111171  84639.3 -111251  84311.3 -111370
            83999.5 -111527  83707.9 -111719  83440.5 -111943  83201 -112197
            82992.6 -112477  82818.1 -112779  82679.9 -113100  82579.8 -113434
            82519.2 -113778  82498.9 -114126  82519.2 -114474  82579.8 -114818
            82679.9 -115152  82818.1 -115473  82992.6 -115775  83201 -116055
            83440.5 -116309  83707.9 -116533  83999.5 -116725  84311.3 -116882
            84639.3 -117001  84978.9 -117082  85325.5 -117122  85674.5 -117122
            86021.1 -117082  86360.7 -117001  86688.7 -116882  87000.5 -116725
            87292.1 -116533  87559.5 -116309  87799 -116055  88007.4 -115775
            88181.9 -115473  88320.1 -115152  88420.2 -114818  88480.8 -114474
            88501.1 -114126  88480.8 -113778  88420.2 -113434  88320.1 -113100
            88181.9 -112779  88007.4 -112477  87799 -112197  87559.5 -111943
            87292.1 -111719  87000.5 -111527  86688.7 -111370  86360.7 -111251
            86021.1 -111171  85674.5 -111130  85325.5 -111130))
    (keepout "" (polygon signal 0  85325.5 -96144.1  84978.9 -96184.6  84639.3 -96265.1
            84311.3 -96384.4  83999.5 -96541.1  83707.9 -96732.8  83440.5 -96957.2
            83201 -97211  82992.6 -97491  82818.1 -97793.2  82679.9 -98113.6
            82579.8 -98448  82519.2 -98791.7  82498.9 -99140.1  82519.2 -99488.5
            82579.8 -99832.2  82679.9 -100166  82818.1 -100487  82992.6 -100789
            83201 -101069  83440.5 -101323  83707.9 -101547  83999.5 -101739
            84311.3 -101896  84639.3 -102015  84978.9 -102096  85325.5 -102136
            85674.5 -102136  86021.1 -102096  86360.7 -102015  86688.7 -101896
            87000.5 -101739  87292.1 -101547  87559.5 -101323  87799 -101069
            88007.4 -100789  88181.9 -100487  88320.1 -100166  88420.2 -99832.2
            88480.8 -99488.5  88501.1 -99140.1  88480.8 -98791.7  88420.2 -98448
            88320.1 -98113.6  88181.9 -97793.2  88007.4 -97491  87799 -97211
            87559.5 -96957.2  87292.1 -96732.8  87000.5 -96541.1  86688.7 -96384.4
            86360.7 -96265.1  86021.1 -96184.6  85674.5 -96144.1  85325.5 -96144.1))
    (via "Via[0-1]_900:500_um")
    (rule
      (width 400)
      (clearance 300.1)
      (clearance 300.1 (type default_smd))
      (clearance 75 (type smd_smd))
    )
  )
  (placement
    (component Custom_Graphics:Shape_Taker_Logo_1300_DPI
      (place G*** 85598 -63754 back 0 (PN LOGO))
    )
    (component Thonkiconn:thonkiconn_fuzzySi
      (place SIGNAL_OUT 85500 -144780 front 0 (PN SIGNAL_OUT))
      (place CV2 85500 -114766 front 0 (PN CV2))
    )
    (component Thonkiconn:thonkiconn_fuzzySi::1
      (place CV1 85500 -99758.5 front 0 (PN CV1))
      (place SIGNAL_IN 85500 -129773 front 0 (PN SIGNAL_IN))
    )
    (component Connector_PinSocket_2.54mm:PinSocket_1x06_P2.54mm_Vertical
      (place J5 79150 -90614.5 back 90 (PN CONN_1))
    )
    (component Connector_PinSocket_2.54mm:PinSocket_1x10_P2.54mm_Vertical
      (place J6 92646.5 -127965 back 0 (PN CONN_2))
    )
    (component Potentiometer_THT:Potentiometer_Bourns_3296W_Vertical
      (place RV2 82950 -77470 front 180 (PN TRIM))
    )
    (component Potentiometer_THT:Potentiometer_Bourns_3296W_Vertical::1
      (place RV3 88050 -71437.5 front 0 (PN BIAS))
    )
    (component "Potentiometer_THT:Potentiometer_Alpha_RD901F-40-00D_Single_Vertical"
      (place RV1 83000 -67056 front 90 (PN OFFSET_ADJ))
    )
    (component TestPoint:TestPoint_2Pads_Pitch5.08mm_Drill1.3mm
      (place CAL. 78549.5 -102489 front 90 (PN OFFSET_ADJ_TP))
    )
    (component "Custom:Mini_Toggle_Switch_SPDT_ON-ON"
      (place SW1 85849.2 -85217 front 270 (PN LIN_LOG_SW))
    )
  )
  (library
    (image Custom_Graphics:Shape_Taker_Logo_1300_DPI
    )
    (image Thonkiconn:thonkiconn_fuzzySi
      (outline (path signal 150  1300 0  1221.6 -444.626  995.858 -835.624  650 -1125.83
            225.743 -1280.25  -225.743 -1280.25  -650 -1125.83  -995.858 -835.624
            -1221.6 -444.626  -1300 0  -1221.6 444.626  -995.858 835.624
            -650 1125.83  -225.743 1280.25  225.743 1280.25  650 1125.83
            995.858 835.624  1221.6 444.626  1300 0))
      (outline (path signal 150  -4500 6000  4500 6000))
      (outline (path signal 150  -4500 -4500  4500 -4500))
      (outline (path signal 150  -4500 6000  -4500 -4500))
      (outline (path signal 150  4500 6000  4500 -4500))
      (outline (path signal 150  1796.05 0  1716.26 -529.395  1483.97 -1011.75  1119.82 -1404.21
            656.171 -1671.9  134.219 -1791.03  -399.659 -1751.02  -898.026 -1555.43
            -1316.6 -1221.62  -1618.19 -779.277  -1775.99 -267.688  -1775.99 267.688
            -1618.19 779.277  -1316.6 1221.62  -898.026 1555.43  -399.659 1751.02
            134.219 1791.03  656.171 1671.9  1119.82 1404.21  1483.97 1011.75
            1716.26 529.395  1796.05 0))
      (outline (path signal 150  -1905 1905  1905 1905))
      (outline (path signal 150  1905 -1905  -1905 -1905))
      (outline (path signal 150  1905 -3810  4445 -3810))
      (outline (path signal 150  1905 -4445  1905 -3810))
      (outline (path signal 150  -1905 -4445  1905 -4445))
      (outline (path signal 150  -1905 -3810  -1905 -4445))
      (outline (path signal 150  -4445 -3810  -1905 -3810))
      (pin Rect[A]Pad_2500x1000_um 1 0 -6480)
      (pin Rect[A]Pad_2500x1000_um 2 0 -3380)
      (pin Rect[A]Pad_2500x1000_um 3 0 4920)
    )
    (image Thonkiconn:thonkiconn_fuzzySi::1
      (outline (path signal 150  -4445 -3810  -1905 -3810))
      (outline (path signal 150  -1905 -3810  -1905 -4445))
      (outline (path signal 150  -1905 -4445  1905 -4445))
      (outline (path signal 150  1905 -4445  1905 -3810))
      (outline (path signal 150  1905 -3810  4445 -3810))
      (outline (path signal 150  1905 -1905  -1905 -1905))
      (outline (path signal 150  -1905 1905  1905 1905))
      (outline (path signal 150  1796.05 0  1716.26 -529.395  1483.97 -1011.75  1119.82 -1404.21
            656.171 -1671.9  134.219 -1791.03  -399.659 -1751.02  -898.026 -1555.43
            -1316.6 -1221.62  -1618.19 -779.277  -1775.99 -267.688  -1775.99 267.688
            -1618.19 779.277  -1316.6 1221.62  -898.026 1555.43  -399.659 1751.02
            134.219 1791.03  656.171 1671.9  1119.82 1404.21  1483.97 1011.75
            1716.26 529.395  1796.05 0))
      (outline (path signal 150  4500 6000  4500 -4500))
      (outline (path signal 150  -4500 6000  -4500 -4500))
      (outline (path signal 150  -4500 -4500  4500 -4500))
      (outline (path signal 150  -4500 6000  4500 6000))
      (outline (path signal 150  1300 0  1221.6 -444.626  995.858 -835.624  650 -1125.83
            225.743 -1280.25  -225.743 -1280.25  -650 -1125.83  -995.858 -835.624
            -1221.6 -444.626  -1300 0  -1221.6 444.626  -995.858 835.624
            -650 1125.83  -225.743 1280.25  225.743 1280.25  650 1125.83
            995.858 835.624  1221.6 444.626  1300 0))
      (pin Rect[A]Pad_2500x1000_um 3 0 4920)
      (pin Rect[A]Pad_2500x1000_um 2 0 -3380)
      (pin Rect[A]Pad_2500x1000_um 1 0 -6480)
    )
    (image Connector_PinSocket_2.54mm:PinSocket_1x06_P2.54mm_Vertical
      (outline (path signal 100  -1270 1270  635 1270))
      (outline (path signal 100  635 1270  1270 635))
      (outline (path signal 100  1270 635  1270 -13970))
      (outline (path signal 100  1270 -13970  -1270 -13970))
      (outline (path signal 100  -1270 -13970  -1270 1270))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 -1270  -1330 -14030))
      (outline (path signal 120  -1330 -14030  1330 -14030))
      (outline (path signal 120  1330 -1270  1330 -14030))
      (outline (path signal 120  1330 1330  1330 0))
      (outline (path signal 120  0 1330  1330 1330))
      (outline (path signal 50  -1800 1800  1750 1800))
      (outline (path signal 50  1750 1800  1750 -14450))
      (outline (path signal 50  1750 -14450  -1800 -14450))
      (outline (path signal 50  -1800 -14450  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
    )
    (image Connector_PinSocket_2.54mm:PinSocket_1x10_P2.54mm_Vertical
      (outline (path signal 100  -1270 1270  635 1270))
      (outline (path signal 100  635 1270  1270 635))
      (outline (path signal 100  1270 635  1270 -24130))
      (outline (path signal 100  1270 -24130  -1270 -24130))
      (outline (path signal 100  -1270 -24130  -1270 1270))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 -1270  -1330 -24190))
      (outline (path signal 120  -1330 -24190  1330 -24190))
      (outline (path signal 120  1330 -1270  1330 -24190))
      (outline (path signal 120  1330 1330  1330 0))
      (outline (path signal 120  0 1330  1330 1330))
      (outline (path signal 50  -1800 1800  1750 1800))
      (outline (path signal 50  1750 1800  1750 -24600))
      (outline (path signal 50  1750 -24600  -1800 -24600))
      (outline (path signal 50  -1800 -24600  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 9 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 10 0 -22860)
    )
    (image Potentiometer_THT:Potentiometer_Bourns_3296W_Vertical
      (outline (path signal 50  2500 2700  -7600 2700))
      (outline (path signal 50  2500 -2700  2500 2700))
      (outline (path signal 50  -7600 -2700  2500 -2700))
      (outline (path signal 50  -7600 2700  -7600 -2700))
      (outline (path signal 120  2345 2530  2345 -2540))
      (outline (path signal 120  -7425 2530  -7425 -2540))
      (outline (path signal 120  -7425 -2540  2345 -2540))
      (outline (path signal 120  -7425 2530  2345 2530))
      (outline (path signal 100  955 -2235  956 -66))
      (outline (path signal 100  955 -2235  956 -66))
      (outline (path signal 100  2225 2410  -7305 2410))
      (outline (path signal 100  2225 -2420  2225 2410))
      (outline (path signal 100  -7305 -2420  2225 -2420))
      (outline (path signal 100  -7305 2410  -7305 -2420))
      (outline (path signal 100  2050 -1150  1966.65 -1569.04  1729.28 -1924.28  1374.04 -2161.65
            955 -2245  535.962 -2161.65  180.718 -1924.28  -56.648 -1569.04
            -140 -1150  -56.648 -730.962  180.718 -375.718  535.962 -138.352
            955 -55  1374.04 -138.352  1729.28 -375.718  1966.65 -730.962
            2050 -1150))
      (pin Round[A]Pad_1440_um 3 -5080 0)
      (pin Round[A]Pad_1440_um 2 -2540 0)
      (pin Round[A]Pad_1440_um 1 0 0)
    )
    (image Potentiometer_THT:Potentiometer_Bourns_3296W_Vertical::1
      (outline (path signal 100  2050 -1150  1966.65 -1569.04  1729.28 -1924.28  1374.04 -2161.65
            955 -2245  535.962 -2161.65  180.718 -1924.28  -56.648 -1569.04
            -140 -1150  -56.648 -730.962  180.718 -375.718  535.962 -138.352
            955 -55  1374.04 -138.352  1729.28 -375.718  1966.65 -730.962
            2050 -1150))
      (outline (path signal 100  -7305 2410  -7305 -2420))
      (outline (path signal 100  -7305 -2420  2225 -2420))
      (outline (path signal 100  2225 -2420  2225 2410))
      (outline (path signal 100  2225 2410  -7305 2410))
      (outline (path signal 100  955 -2235  956 -66))
      (outline (path signal 100  955 -2235  956 -66))
      (outline (path signal 120  -7425 2530  2345 2530))
      (outline (path signal 120  -7425 -2540  2345 -2540))
      (outline (path signal 120  -7425 2530  -7425 -2540))
      (outline (path signal 120  2345 2530  2345 -2540))
      (outline (path signal 50  -7600 2700  -7600 -2700))
      (outline (path signal 50  -7600 -2700  2500 -2700))
      (outline (path signal 50  2500 -2700  2500 2700))
      (outline (path signal 50  2500 2700  -7600 2700))
      (pin Round[A]Pad_1440_um 1 0 0)
      (pin Round[A]Pad_1440_um 2 -2540 0)
      (pin Round[A]Pad_1440_um 3 -5080 0)
    )
    (image "Potentiometer_THT:Potentiometer_Alpha_RD901F-40-00D_Single_Vertical"
      (outline (path signal 50  -1150 -8910  12600 -8910))
      (outline (path signal 50  -1150 3910  -1150 -8910))
      (outline (path signal 50  12600 3910  -1150 3910))
      (outline (path signal 50  12600 -8910  12600 3910))
      (outline (path signal 120  12470 -7370  12470 2370))
      (outline (path signal 120  880 -7370  880 -5880))
      (outline (path signal 120  9410 -7370  12470 -7370))
      (outline (path signal 120  880 2380  5600 2380))
      (outline (path signal 100  11000 -2500  10918.2 -3252.4  10676.5 -3969.61  10286.3 -4618.11
            9765.85 -5167.57  9139.43 -5592.29  8436.35 -5872.43  7689.49 -5994.87
            6933.76 -5953.89  6204.52 -5751.42  5535.85 -5396.91  4959.02 -4906.95
            4501 -4304.44  4183.21 -3617.55  4020.52 -2878.42  4020.52 -2121.58
            4183.21 -1382.44  4501 -695.561  4959.02 -93.052  5535.85 396.911
            6204.52 751.419  6933.76 953.893  7689.49 994.867  8436.35 872.425
            9139.43 592.292  9765.85 167.567  10286.3 -381.89  10676.5 -1030.39
            10918.2 -1747.6  11000 -2500))
      (outline (path signal 100  1000 -7250  1000 2250))
      (outline (path signal 100  12350 -7250  12350 2250))
      (outline (path signal 100  1000 2250  12350 2250))
      (outline (path signal 100  1000 -7250  12350 -7250))
      (outline (path signal 120  9410 2370  12470 2370))
      (outline (path signal 120  880 -7370  5600 -7370))
      (outline (path signal 120  880 1190  880 2370))
      (outline (path signal 120  880 -1710  880 -1180))
      (outline (path signal 120  880 -4160  880 -3330))
      (pin Rect[A]Pad_1800x1800_um (rotate 90) 1 0 0)
      (pin Round[A]Pad_1800_um (rotate 90) 2 0 -2500)
      (pin Round[A]Pad_1800_um (rotate 90) 3 0 -5000)
      (pin Oval[A]Pad_2720x3240_um (rotate 90) @1 7500 -7300)
      (pin Oval[A]Pad_2720x3240_um (rotate 90) @2 7500 2300)
    )
    (image TestPoint:TestPoint_2Pads_Pitch5.08mm_Drill1.3mm
      (outline (path signal 50  6880 -1800  -1800 -1800))
      (outline (path signal 50  6880 -1800  6880 1800))
      (outline (path signal 50  -1800 1800  -1800 -1800))
      (outline (path signal 50  -1800 1800  6880 1800))
      (outline (path signal 100  5080 0  0 0))
      (outline (path signal 120  -1500 1500  -1500 -1500))
      (outline (path signal 120  6600 -1500  6600 1500))
      (outline (path signal 120  -1500 1500  6600 1500))
      (outline (path signal 120  6600 -1500  -1500 -1500))
      (pin RoundRect[A]Pad_2600x2600_652.473_um 1 0 0)
      (pin Round[A]Pad_2600_um 2 5080 0)
    )
    (image "Custom:Mini_Toggle_Switch_SPDT_ON-ON"
      (outline (path signal 120  -3457.2 -6676.4  3402.8 -6676.4))
      (outline (path signal 120  -3457.2 -6676.4  -3457.2 6023.6))
      (outline (path signal 120  3402.8 -6676.4  3402.8 6023.6))
      (outline (path signal 120  -3457.2 6023.6  3402.8 6023.6))
      (outline (path signal 120  -3619.5 6159.5  3556 6159.5))
      (outline (path signal 120  3556 6159.5  3556 -6794.5))
      (outline (path signal 120  3556 -6794.5  3556 -6858))
      (outline (path signal 120  3556 -6858  -3619.5 -6858))
      (outline (path signal 120  -3619.5 -6858  -3619.5 6159.5))
      (outline (path signal 120  -3454.4 6019.8  3403.6 6019.8))
      (outline (path signal 120  3403.6 6019.8  3403.6 -6680.2))
      (outline (path signal 120  3403.6 -6680.2  -3454.4 -6680.2))
      (outline (path signal 120  -3454.4 -6680.2  -3454.4 6019.8))
      (pin Oval[A]Pad_3000x2000_um 1 -27.2 -5026.4)
      (pin Oval[A]Pad_3000x2000_um 2 -27.2 -326.4)
      (pin Oval[A]Pad_3000x2000_um 3 -27.2 4373.6)
    )
    (padstack Round[A]Pad_1440_um
      (shape (circle F.Cu 1440))
      (shape (circle B.Cu 1440))
      (attach off)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Round[A]Pad_2600_um
      (shape (circle F.Cu 2600))
      (shape (circle B.Cu 2600))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_3000x2000_um
      (shape (path F.Cu 2000  -500 0  500 0))
      (shape (path B.Cu 2000  -500 0  500 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2720x3240_um
      (shape (path F.Cu 2720  0 -260  0 260))
      (shape (path B.Cu 2720  0 -260  0 260))
      (attach off)
    )
    (padstack RoundRect[A]Pad_2600x2600_652.473_um
      (shape (polygon F.Cu 0  763.301 1292.56  873.159 1263.12  976.236 1215.06  1069.4 1149.82
            1149.82 1069.4  1215.06 976.237  1263.12 873.159  1292.56 763.301
            1302.47 650  1302.47 -650  1292.56 -763.301  1263.12 -873.159
            1215.06 -976.236  1149.82 -1069.4  1069.4 -1149.82  976.237 -1215.06
            873.159 -1263.12  763.301 -1292.56  650 -1302.47  -650 -1302.47
            -763.301 -1292.56  -873.159 -1263.12  -976.236 -1215.06  -1069.4 -1149.82
            -1149.82 -1069.4  -1215.06 -976.237  -1263.12 -873.159  -1292.56 -763.301
            -1302.47 -650  -1302.47 650  -1292.56 763.301  -1263.12 873.159
            -1215.06 976.236  -1149.82 1069.4  -1069.4 1149.82  -976.237 1215.06
            -873.159 1263.12  -763.301 1292.56  -650 1302.47  650 1302.47
            763.301 1292.56))
      (shape (polygon B.Cu 0  763.301 1292.56  873.159 1263.12  976.236 1215.06  1069.4 1149.82
            1149.82 1069.4  1215.06 976.237  1263.12 873.159  1292.56 763.301
            1302.47 650  1302.47 -650  1292.56 -763.301  1263.12 -873.159
            1215.06 -976.236  1149.82 -1069.4  1069.4 -1149.82  976.237 -1215.06
            873.159 -1263.12  763.301 -1292.56  650 -1302.47  -650 -1302.47
            -763.301 -1292.56  -873.159 -1263.12  -976.236 -1215.06  -1069.4 -1149.82
            -1149.82 -1069.4  -1215.06 -976.237  -1263.12 -873.159  -1292.56 -763.301
            -1302.47 -650  -1302.47 650  -1292.56 763.301  -1263.12 873.159
            -1215.06 976.236  -1149.82 1069.4  -1069.4 1149.82  -976.237 1215.06
            -873.159 1263.12  -763.301 1292.56  -650 1302.47  650 1302.47
            763.301 1292.56))
      (attach off)
    )
    (padstack Rect[A]Pad_2500x1000_um
      (shape (rect F.Cu -1250 -500 1250 500))
      (shape (rect B.Cu -1250 -500 1250 500))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack "Via[0-1]_900:500_um"
      (shape (circle F.Cu 900))
      (shape (circle B.Cu 900))
      (attach off)
    )
  )
  (network
    (net GND
      (pins SIGNAL_OUT-1 SIGNAL_OUT-2 CV1-2 CV1-1 CV2-1 CV2-2 SIGNAL_IN-2 SIGNAL_IN-1
        J6-9 J6-10 CAL.-1)
    )
    (net /SIGNAL_OUT
      (pins SIGNAL_OUT-3 J5-6)
    )
    (net /CV1
      (pins CV1-3 J5-1)
    )
    (net /CV2
      (pins CV2-3 J5-2)
    )
    (net /SIGNAL_IN
      (pins SIGNAL_IN-3 J5-4)
    )
    (net /OFFSET_ADJ
      (pins J5-3 RV1-2 CAL.-2)
    )
    (net /BIAS
      (pins J5-5 RV3-2)
    )
    (net /LOG_LIN_SW_1
      (pins J6-1 SW1-2)
    )
    (net /LOG_LIN_SW_2
      (pins J6-2 SW1-1)
    )
    (net /LOG_LIN_SW_3
      (pins J6-3 SW1-3)
    )
    (net /TRIM_1
      (pins J6-4 RV2-1)
    )
    (net /TRIM_2
      (pins J6-5 RV2-2)
    )
    (net /TRIM_3
      (pins J6-6 RV2-3)
    )
    (net +12V
      (pins J6-7 RV3-1 RV1-3)
    )
    (net -12V
      (pins J6-8 RV3-3 RV1-1)
    )
    (class kicad_default "" +12V -12V /BIAS /CV1 /CV2 /LOG_LIN_SW_1 /LOG_LIN_SW_2
      /LOG_LIN_SW_3 /OFFSET_ADJ /SIGNAL_IN /SIGNAL_OUT /TRIM_1 /TRIM_2 /TRIM_3
      GND
      (circuit
        (use_via Via[0-1]_900:500_um)
      )
      (rule
        (width 400)
        (clearance 300.1)
      )
    )
  )
  (wiring
  )
)
