-- VHDL test case input
wait on A, B until CLK = '1';
