[![Build Status](https://travis-ci.org/akafael/verilog-sandbox.svg?branch=master)](https://travis-ci.org/akafael/verilog-sandbox)

# verilog-sandbox

Guiding myself through the hidden path of Verilog.

## Reference

 * https://www.tutorialspoint.com/vlsi_design/vlsi_design_verilog_introduction.htm
