Release 12.4 - xst M.81d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.30 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.30 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s200-4-ft256

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "RSLatch.v" in library work
Compiling verilog file "Synchronizer.v" in library work
Module <RSLatch> compiled
Compiling verilog file "scorer.v" in library work
Module <Synchronizer> compiled
Compiling verilog file "random.v" in library work
Module <scorer> compiled
Compiling verilog file "PBL.v" in library work
Module <random> compiled
Compiling verilog file "OPP.v" in library work
Module <PBL> compiled
Compiling verilog file "MC.v" in library work
Module <OPP> compiled
Compiling verilog file "ledmux.v" in library work
Module <MC> compiled
Compiling verilog file "div256.v" in library work
Module <ledmux> compiled
Compiling verilog file "top.v" in library work
Module <div256> compiled
Module <top> compiled
No errors in compilation
Analysis of file <"top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <top> in library <work>.

Analyzing hierarchy for module <div256> in library <work>.

Analyzing hierarchy for module <random> in library <work>.

Analyzing hierarchy for module <MC> in library <work>.

Analyzing hierarchy for module <PBL> in library <work>.

Analyzing hierarchy for module <Synchronizer> in library <work>.

Analyzing hierarchy for module <OPP> in library <work>.

Analyzing hierarchy for module <scorer> in library <work>.

Analyzing hierarchy for module <ledmux> in library <work>.

Analyzing hierarchy for module <RSLatch> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top>.
Module <top> is correct for synthesis.
 
Analyzing module <div256> in library <work>.
Module <div256> is correct for synthesis.
 
Analyzing module <random> in library <work>.
Module <random> is correct for synthesis.
 
Analyzing module <MC> in library <work>.
Module <MC> is correct for synthesis.
 
Analyzing module <PBL> in library <work>.
Module <PBL> is correct for synthesis.
 
Analyzing module <RSLatch> in library <work>.
Module <RSLatch> is correct for synthesis.
 
Analyzing module <Synchronizer> in library <work>.
Module <Synchronizer> is correct for synthesis.
 
Analyzing module <OPP> in library <work>.
Module <OPP> is correct for synthesis.
 
Analyzing module <scorer> in library <work>.
Module <scorer> is correct for synthesis.
 
Analyzing module <ledmux> in library <work>.
Module <ledmux> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <div256>.
    Related source file is "div256.v".
    Found 8-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <div256> synthesized.


Synthesizing Unit <random>.
    Related source file is "random.v".
    Found 10-bit register for signal <lfsr>.
    Found 1-bit xor2 for signal <lfsr_9$xor0000> created at line 21.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <random> synthesized.


Synthesizing Unit <MC>.
    Related source file is "MC.v".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 15                                             |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <MC> synthesized.


Synthesizing Unit <Synchronizer>.
    Related source file is "Synchronizer.v".
    Found 1-bit register for signal <regsyspush>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Synchronizer> synthesized.


Synthesizing Unit <OPP>.
    Related source file is "OPP.v".
    Found 1-bit register for signal <regwinrnd>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <OPP> synthesized.


Synthesizing Unit <scorer>.
    Related source file is "scorer.v".
INFO:Xst:1799 - State 0000 is never reached in FSM <state>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 20                                             |
    | Inputs             | 2                                              |
    | Outputs            | 7                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | state$and0000             (positive)           |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0101                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <scorer> synthesized.


Synthesizing Unit <ledmux>.
    Related source file is "ledmux.v".
    Found 7-bit 4-to-1 multiplexer for signal <leds_out_reg>.
    Summary:
	inferred   7 Multiplexer(s).
Unit <ledmux> synthesized.


Synthesizing Unit <RSLatch>.
    Related source file is "RSLatch.v".
Unit <RSLatch> synthesized.


Synthesizing Unit <PBL>.
    Related source file is "PBL.v".
Unit <PBL> synthesized.


Synthesizing Unit <top>.
    Related source file is "top.v".
Unit <top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 12
 1-bit register                                        : 12
# Multiplexers                                         : 1
 7-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <scorer/state/FSM> on signal <state[1:4]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0000  | unreached
 0001  | 1100
 0010  | 0100
 0011  | 0101
 0100  | 0001
 0101  | 0000
 0110  | 0011
 0111  | 0010
 1000  | 0110
 1001  | 0111
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <mc/state/FSM> on signal <state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 011   | 010
 100   | 111
 101   | 110
 110   | 101
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 12
 Flip-Flops                                            : 12
# Multiplexers                                         : 1
 7-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2170 - Unit top : the following signal(s) form a combinatorial loop: pushbuttonlatch/ql.
WARNING:Xst:2170 - Unit top : the following signal(s) form a combinatorial loop: right.

Optimizing unit <top> ...

Optimizing unit <random> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 1.
FlipFlop mc/state_FSM_FFd3 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <top> :
	Found 6-bit shift register for signal <random/lfsr_3>.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 22
 Flip-Flops                                            : 22
# Shift Registers                                      : 1
 6-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 11

Cell Usage :
# BELS                             : 80
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 7
#      LUT2                        : 6
#      LUT3                        : 6
#      LUT3_D                      : 2
#      LUT3_L                      : 1
#      LUT4                        : 26
#      LUT4_D                      : 4
#      LUT4_L                      : 3
#      MUXCY                       : 7
#      MUXF5                       : 7
#      VCC                         : 1
#      XORCY                       : 8
# FlipFlops/Latches                : 29
#      FD                          : 1
#      FDC                         : 22
#      FDCE                        : 4
#      FDP                         : 2
# Shift Registers                  : 1
#      SRL16                       : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 10
#      IBUF                        : 3
#      OBUF                        : 7
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                       31  out of   1920     1%  
 Number of Slice Flip Flops:             29  out of   3840     0%  
 Number of 4 input LUTs:                 57  out of   3840     1%  
    Number used as logic:                56
    Number used as Shift registers:       1
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of    173     6%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 18    |
slowenable(div256/slowenable10:O)  | NONE(*)(random/lfsr_9) | 12    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 28    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.776ns (Maximum Frequency: 128.601MHz)
   Minimum input arrival time before clock: 8.384ns
   Maximum output required time after clock: 11.109ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.776ns (frequency: 128.601MHz)
  Total number of paths / destination ports: 254 / 22
-------------------------------------------------------------------------
Delay:               7.776ns (Levels of Logic = 4)
  Source:            mc/state_FSM_FFd1 (FF)
  Destination:       scorer/state_FSM_FFd1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: mc/state_FSM_FFd1 to scorer/state_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             22   0.720   1.668  mc/state_FSM_FFd1 (mc/state_FSM_FFd1)
     LUT4_D:I2->LO         1   0.551   0.168  pushbuttonlatch/latchL/q31 (N64)
     LUT4_D:I2->O         10   0.551   1.329  pushbuttonlatch/latchR/q1 (right)
     LUT4_D:I1->LO         1   0.551   0.168  pushbuttonlatch/latchL/q1 (N62)
     LUT4:I2->O            4   0.551   0.917  scorer/state_and00001 (scorer/state_and0000)
     FDCE:CE                   0.602          scorer/state_FSM_FFd1
    ----------------------------------------
    Total                      7.776ns (3.526ns logic, 4.250ns route)
                                       (45.3% logic, 54.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'slowenable'
  Clock period: 3.398ns (frequency: 294.291MHz)
  Total number of paths / destination ports: 13 / 11
-------------------------------------------------------------------------
Delay:               3.398ns (Levels of Logic = 0)
  Source:            random/Mshreg_lfsr_3 (FF)
  Destination:       random/lfsr_31 (FF)
  Source Clock:      slowenable rising
  Destination Clock: slowenable rising

  Data Path: random/Mshreg_lfsr_3 to random/lfsr_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16:CLK->Q          1   3.195   0.000  random/Mshreg_lfsr_3 (random/Mshreg_lfsr_3)
     FD:D                      0.203          random/lfsr_31
    ----------------------------------------
    Total                      3.398ns (3.398ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 42 / 9
-------------------------------------------------------------------------
Offset:              8.384ns (Levels of Logic = 5)
  Source:            rst (PAD)
  Destination:       scorer/state_FSM_FFd1 (FF)
  Destination Clock: clk rising

  Data Path: rst to scorer/state_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            29   0.821   2.175  rst_IBUF (rst_IBUF)
     LUT4_D:I0->LO         1   0.551   0.168  pushbuttonlatch/latchL/q31 (N64)
     LUT4_D:I2->O         10   0.551   1.329  pushbuttonlatch/latchR/q1 (right)
     LUT4_D:I1->LO         1   0.551   0.168  pushbuttonlatch/latchL/q1 (N62)
     LUT4:I2->O            4   0.551   0.917  scorer/state_and00001 (scorer/state_and0000)
     FDCE:CE                   0.602          scorer/state_FSM_FFd1
    ----------------------------------------
    Total                      8.384ns (3.627ns logic, 4.757ns route)
                                       (43.3% logic, 56.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 45 / 7
-------------------------------------------------------------------------
Offset:              11.109ns (Levels of Logic = 3)
  Source:            mc/state_FSM_FFd1 (FF)
  Destination:       leds_out<6> (PAD)
  Source Clock:      clk rising

  Data Path: mc/state_FSM_FFd1 to leds_out<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             22   0.720   1.939  mc/state_FSM_FFd1 (mc/state_FSM_FFd1)
     LUT3:I0->O            2   0.551   0.903  ledmux/Mmux_leds_out_reg411 (N18)
     LUT4:I3->O            1   0.551   0.801  ledmux/Mmux_leds_out_reg71 (leds_out_6_OBUF)
     OBUF:I->O                 5.644          leds_out_6_OBUF (leds_out<6>)
    ----------------------------------------
    Total                     11.109ns (7.466ns logic, 3.643ns route)
                                       (67.2% logic, 32.8% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.99 secs
 
--> 

Total memory usage is 245564 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    2 (   0 filtered)

