<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › common › gic.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>gic.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  linux/arch/arm/common/gic.c</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 2002 ARM Limited, All Rights Reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * Interrupt architecture for the GIC:</span>
<span class="cm"> *</span>
<span class="cm"> * o There is one Interrupt Distributor, which receives interrupts</span>
<span class="cm"> *   from system devices and sends them to the Interrupt Controllers.</span>
<span class="cm"> *</span>
<span class="cm"> * o There is one CPU Interface per CPU, which sends interrupts sent</span>
<span class="cm"> *   by the Distributor, and interrupts generated locally, to the</span>
<span class="cm"> *   associated CPU. The base address of the CPU interface is usually</span>
<span class="cm"> *   aliased so that the same address points to different chips depending</span>
<span class="cm"> *   on the CPU it is accessed from.</span>
<span class="cm"> *</span>
<span class="cm"> * Note that IRQs 0-31 are special - they are local to each CPU.</span>
<span class="cm"> * As such, the enable set/clear, pending set/clear and active bit</span>
<span class="cm"> * registers are banked per-cpu for these sources.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/list.h&gt;</span>
<span class="cp">#include &lt;linux/smp.h&gt;</span>
<span class="cp">#include &lt;linux/cpu_pm.h&gt;</span>
<span class="cp">#include &lt;linux/cpumask.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/of.h&gt;</span>
<span class="cp">#include &lt;linux/of_address.h&gt;</span>
<span class="cp">#include &lt;linux/of_irq.h&gt;</span>
<span class="cp">#include &lt;linux/irqdomain.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/percpu.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>

<span class="cp">#include &lt;asm/irq.h&gt;</span>
<span class="cp">#include &lt;asm/exception.h&gt;</span>
<span class="cp">#include &lt;asm/smp_plat.h&gt;</span>
<span class="cp">#include &lt;asm/mach/irq.h&gt;</span>
<span class="cp">#include &lt;asm/hardware/gic.h&gt;</span>

<span class="k">union</span> <span class="n">gic_base</span> <span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">common_base</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__percpu</span> <span class="n">__iomem</span> <span class="o">**</span><span class="n">percpu_base</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">gic_chip_data</span> <span class="p">{</span>
	<span class="k">union</span> <span class="n">gic_base</span> <span class="n">dist_base</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">gic_base</span> <span class="n">cpu_base</span><span class="p">;</span>
<span class="cp">#ifdef CONFIG_CPU_PM</span>
	<span class="n">u32</span> <span class="n">saved_spi_enable</span><span class="p">[</span><span class="n">DIV_ROUND_UP</span><span class="p">(</span><span class="mi">1020</span><span class="p">,</span> <span class="mi">32</span><span class="p">)];</span>
	<span class="n">u32</span> <span class="n">saved_spi_conf</span><span class="p">[</span><span class="n">DIV_ROUND_UP</span><span class="p">(</span><span class="mi">1020</span><span class="p">,</span> <span class="mi">16</span><span class="p">)];</span>
	<span class="n">u32</span> <span class="n">saved_spi_target</span><span class="p">[</span><span class="n">DIV_ROUND_UP</span><span class="p">(</span><span class="mi">1020</span><span class="p">,</span> <span class="mi">4</span><span class="p">)];</span>
	<span class="n">u32</span> <span class="n">__percpu</span> <span class="o">*</span><span class="n">saved_ppi_enable</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">__percpu</span> <span class="o">*</span><span class="n">saved_ppi_conf</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="k">struct</span> <span class="n">irq_domain</span> <span class="o">*</span><span class="n">domain</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gic_irqs</span><span class="p">;</span>
<span class="cp">#ifdef CONFIG_GIC_NON_BANKED</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">(</span><span class="o">*</span><span class="n">get_base</span><span class="p">)(</span><span class="k">union</span> <span class="n">gic_base</span> <span class="o">*</span><span class="p">);</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">DEFINE_RAW_SPINLOCK</span><span class="p">(</span><span class="n">irq_controller_lock</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * Supported arch specific GIC irq extension.</span>
<span class="cm"> * Default make them NULL.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">gic_arch_extn</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">irq_eoi</span>	<span class="o">=</span> <span class="nb">NULL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span>	<span class="o">=</span> <span class="nb">NULL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span>	<span class="o">=</span> <span class="nb">NULL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_retrigger</span>	<span class="o">=</span> <span class="nb">NULL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_set_type</span>	<span class="o">=</span> <span class="nb">NULL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_set_wake</span>	<span class="o">=</span> <span class="nb">NULL</span><span class="p">,</span>
<span class="p">};</span>

<span class="cp">#ifndef MAX_GIC_NR</span>
<span class="cp">#define MAX_GIC_NR	1</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">gic_chip_data</span> <span class="n">gic_data</span><span class="p">[</span><span class="n">MAX_GIC_NR</span><span class="p">]</span> <span class="n">__read_mostly</span><span class="p">;</span>

<span class="cp">#ifdef CONFIG_GIC_NON_BANKED</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="nf">gic_get_percpu_base</span><span class="p">(</span><span class="k">union</span> <span class="n">gic_base</span> <span class="o">*</span><span class="n">base</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="o">*</span><span class="n">__this_cpu_ptr</span><span class="p">(</span><span class="n">base</span><span class="o">-&gt;</span><span class="n">percpu_base</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="nf">gic_get_common_base</span><span class="p">(</span><span class="k">union</span> <span class="n">gic_base</span> <span class="o">*</span><span class="n">base</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">base</span><span class="o">-&gt;</span><span class="n">common_base</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="nf">gic_data_dist_base</span><span class="p">(</span><span class="k">struct</span> <span class="n">gic_chip_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">get_base</span><span class="p">(</span><span class="o">&amp;</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">dist_base</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="nf">gic_data_cpu_base</span><span class="p">(</span><span class="k">struct</span> <span class="n">gic_chip_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">get_base</span><span class="p">(</span><span class="o">&amp;</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">cpu_base</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">gic_set_base_accessor</span><span class="p">(</span><span class="k">struct</span> <span class="n">gic_chip_data</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span>
					 <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">(</span><span class="o">*</span><span class="n">f</span><span class="p">)(</span><span class="k">union</span> <span class="n">gic_base</span> <span class="o">*</span><span class="p">))</span>
<span class="p">{</span>
	<span class="n">data</span><span class="o">-&gt;</span><span class="n">get_base</span> <span class="o">=</span> <span class="n">f</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#else</span>
<span class="cp">#define gic_data_dist_base(d)	((d)-&gt;dist_base.common_base)</span>
<span class="cp">#define gic_data_cpu_base(d)	((d)-&gt;cpu_base.common_base)</span>
<span class="cp">#define gic_set_base_accessor(d,f)</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="nf">gic_dist_base</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">gic_chip_data</span> <span class="o">*</span><span class="n">gic_data</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">gic_data_dist_base</span><span class="p">(</span><span class="n">gic_data</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="nf">gic_cpu_base</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">gic_chip_data</span> <span class="o">*</span><span class="n">gic_data</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">gic_data_cpu_base</span><span class="p">(</span><span class="n">gic_data</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">gic_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">hwirq</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Routines to acknowledge, disable and enable interrupts</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">gic_mask_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">mask</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">gic_irq</span><span class="p">(</span><span class="n">d</span><span class="p">)</span> <span class="o">%</span> <span class="mi">32</span><span class="p">);</span>

	<span class="n">raw_spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">irq_controller_lock</span><span class="p">);</span>
	<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">mask</span><span class="p">,</span> <span class="n">gic_dist_base</span><span class="p">(</span><span class="n">d</span><span class="p">)</span> <span class="o">+</span> <span class="n">GIC_DIST_ENABLE_CLEAR</span> <span class="o">+</span> <span class="p">(</span><span class="n">gic_irq</span><span class="p">(</span><span class="n">d</span><span class="p">)</span> <span class="o">/</span> <span class="mi">32</span><span class="p">)</span> <span class="o">*</span> <span class="mi">4</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">gic_arch_extn</span><span class="p">.</span><span class="n">irq_mask</span><span class="p">)</span>
		<span class="n">gic_arch_extn</span><span class="p">.</span><span class="n">irq_mask</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="n">raw_spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">irq_controller_lock</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">gic_unmask_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">mask</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">gic_irq</span><span class="p">(</span><span class="n">d</span><span class="p">)</span> <span class="o">%</span> <span class="mi">32</span><span class="p">);</span>

	<span class="n">raw_spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">irq_controller_lock</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">gic_arch_extn</span><span class="p">.</span><span class="n">irq_unmask</span><span class="p">)</span>
		<span class="n">gic_arch_extn</span><span class="p">.</span><span class="n">irq_unmask</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">mask</span><span class="p">,</span> <span class="n">gic_dist_base</span><span class="p">(</span><span class="n">d</span><span class="p">)</span> <span class="o">+</span> <span class="n">GIC_DIST_ENABLE_SET</span> <span class="o">+</span> <span class="p">(</span><span class="n">gic_irq</span><span class="p">(</span><span class="n">d</span><span class="p">)</span> <span class="o">/</span> <span class="mi">32</span><span class="p">)</span> <span class="o">*</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">raw_spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">irq_controller_lock</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">gic_eoi_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">gic_arch_extn</span><span class="p">.</span><span class="n">irq_eoi</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">raw_spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">irq_controller_lock</span><span class="p">);</span>
		<span class="n">gic_arch_extn</span><span class="p">.</span><span class="n">irq_eoi</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
		<span class="n">raw_spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">irq_controller_lock</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">gic_irq</span><span class="p">(</span><span class="n">d</span><span class="p">),</span> <span class="n">gic_cpu_base</span><span class="p">(</span><span class="n">d</span><span class="p">)</span> <span class="o">+</span> <span class="n">GIC_CPU_EOI</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">gic_set_type</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span> <span class="o">=</span> <span class="n">gic_dist_base</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gicirq</span> <span class="o">=</span> <span class="n">gic_irq</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">enablemask</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">gicirq</span> <span class="o">%</span> <span class="mi">32</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">enableoff</span> <span class="o">=</span> <span class="p">(</span><span class="n">gicirq</span> <span class="o">/</span> <span class="mi">32</span><span class="p">)</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">confmask</span> <span class="o">=</span> <span class="mh">0x2</span> <span class="o">&lt;&lt;</span> <span class="p">((</span><span class="n">gicirq</span> <span class="o">%</span> <span class="mi">16</span><span class="p">)</span> <span class="o">*</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">confoff</span> <span class="o">=</span> <span class="p">(</span><span class="n">gicirq</span> <span class="o">/</span> <span class="mi">16</span><span class="p">)</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">enabled</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>

	<span class="cm">/* Interrupt configuration for SGIs can&#39;t be changed */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">gicirq</span> <span class="o">&lt;</span> <span class="mi">16</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">type</span> <span class="o">!=</span> <span class="n">IRQ_TYPE_LEVEL_HIGH</span> <span class="o">&amp;&amp;</span> <span class="n">type</span> <span class="o">!=</span> <span class="n">IRQ_TYPE_EDGE_RISING</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">raw_spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">irq_controller_lock</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">gic_arch_extn</span><span class="p">.</span><span class="n">irq_set_type</span><span class="p">)</span>
		<span class="n">gic_arch_extn</span><span class="p">.</span><span class="n">irq_set_type</span><span class="p">(</span><span class="n">d</span><span class="p">,</span> <span class="n">type</span><span class="p">);</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">GIC_DIST_CONFIG</span> <span class="o">+</span> <span class="n">confoff</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">type</span> <span class="o">==</span> <span class="n">IRQ_TYPE_LEVEL_HIGH</span><span class="p">)</span>
		<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">confmask</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">type</span> <span class="o">==</span> <span class="n">IRQ_TYPE_EDGE_RISING</span><span class="p">)</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">confmask</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * As recommended by the spec, disable the interrupt before changing</span>
<span class="cm">	 * the configuration</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">readl_relaxed</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">GIC_DIST_ENABLE_SET</span> <span class="o">+</span> <span class="n">enableoff</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">enablemask</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">enablemask</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">GIC_DIST_ENABLE_CLEAR</span> <span class="o">+</span> <span class="n">enableoff</span><span class="p">);</span>
		<span class="n">enabled</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">GIC_DIST_CONFIG</span> <span class="o">+</span> <span class="n">confoff</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">enabled</span><span class="p">)</span>
		<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">enablemask</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">GIC_DIST_ENABLE_SET</span> <span class="o">+</span> <span class="n">enableoff</span><span class="p">);</span>

	<span class="n">raw_spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">irq_controller_lock</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">gic_retrigger</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">gic_arch_extn</span><span class="p">.</span><span class="n">irq_retrigger</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">gic_arch_extn</span><span class="p">.</span><span class="n">irq_retrigger</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>

	<span class="k">return</span> <span class="o">-</span><span class="n">ENXIO</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_SMP</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">gic_set_affinity</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">,</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">cpumask</span> <span class="o">*</span><span class="n">mask_val</span><span class="p">,</span>
			    <span class="n">bool</span> <span class="n">force</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">reg</span> <span class="o">=</span> <span class="n">gic_dist_base</span><span class="p">(</span><span class="n">d</span><span class="p">)</span> <span class="o">+</span> <span class="n">GIC_DIST_TARGET</span> <span class="o">+</span> <span class="p">(</span><span class="n">gic_irq</span><span class="p">(</span><span class="n">d</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mi">3</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">shift</span> <span class="o">=</span> <span class="p">(</span><span class="n">gic_irq</span><span class="p">(</span><span class="n">d</span><span class="p">)</span> <span class="o">%</span> <span class="mi">4</span><span class="p">)</span> <span class="o">*</span> <span class="mi">8</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span> <span class="o">=</span> <span class="n">cpumask_any_and</span><span class="p">(</span><span class="n">mask_val</span><span class="p">,</span> <span class="n">cpu_online_mask</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">,</span> <span class="n">mask</span><span class="p">,</span> <span class="n">bit</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cpu</span> <span class="o">&gt;=</span> <span class="mi">8</span> <span class="o">||</span> <span class="n">cpu</span> <span class="o">&gt;=</span> <span class="n">nr_cpu_ids</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">mask</span> <span class="o">=</span> <span class="mh">0xff</span> <span class="o">&lt;&lt;</span> <span class="n">shift</span><span class="p">;</span>
	<span class="n">bit</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">cpu_logical_map</span><span class="p">(</span><span class="n">cpu</span><span class="p">)</span> <span class="o">+</span> <span class="n">shift</span><span class="p">);</span>

	<span class="n">raw_spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">irq_controller_lock</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">reg</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>
	<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">val</span> <span class="o">|</span> <span class="n">bit</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
	<span class="n">raw_spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">irq_controller_lock</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">IRQ_SET_MASK_OK</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="cp">#ifdef CONFIG_PM</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">gic_set_wake</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">on</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENXIO</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">gic_arch_extn</span><span class="p">.</span><span class="n">irq_set_wake</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">gic_arch_extn</span><span class="p">.</span><span class="n">irq_set_wake</span><span class="p">(</span><span class="n">d</span><span class="p">,</span> <span class="n">on</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#else</span>
<span class="cp">#define gic_set_wake	NULL</span>
<span class="cp">#endif</span>

<span class="n">asmlinkage</span> <span class="kt">void</span> <span class="n">__exception_irq_entry</span> <span class="nf">gic_handle_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">irqstat</span><span class="p">,</span> <span class="n">irqnr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">gic_chip_data</span> <span class="o">*</span><span class="n">gic</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">gic_data</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">cpu_base</span> <span class="o">=</span> <span class="n">gic_data_cpu_base</span><span class="p">(</span><span class="n">gic</span><span class="p">);</span>

	<span class="k">do</span> <span class="p">{</span>
		<span class="n">irqstat</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">cpu_base</span> <span class="o">+</span> <span class="n">GIC_CPU_INTACK</span><span class="p">);</span>
		<span class="n">irqnr</span> <span class="o">=</span> <span class="n">irqstat</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x1c00</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">likely</span><span class="p">(</span><span class="n">irqnr</span> <span class="o">&gt;</span> <span class="mi">15</span> <span class="o">&amp;&amp;</span> <span class="n">irqnr</span> <span class="o">&lt;</span> <span class="mi">1021</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">irqnr</span> <span class="o">=</span> <span class="n">irq_find_mapping</span><span class="p">(</span><span class="n">gic</span><span class="o">-&gt;</span><span class="n">domain</span><span class="p">,</span> <span class="n">irqnr</span><span class="p">);</span>
			<span class="n">handle_IRQ</span><span class="p">(</span><span class="n">irqnr</span><span class="p">,</span> <span class="n">regs</span><span class="p">);</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">irqnr</span> <span class="o">&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">irqstat</span><span class="p">,</span> <span class="n">cpu_base</span> <span class="o">+</span> <span class="n">GIC_CPU_EOI</span><span class="p">);</span>
<span class="cp">#ifdef CONFIG_SMP</span>
			<span class="n">handle_IPI</span><span class="p">(</span><span class="n">irqnr</span><span class="p">,</span> <span class="n">regs</span><span class="p">);</span>
<span class="cp">#endif</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">gic_handle_cascade_irq</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="k">struct</span> <span class="n">irq_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">gic_chip_data</span> <span class="o">*</span><span class="n">chip_data</span> <span class="o">=</span> <span class="n">irq_get_handler_data</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">irq_chip</span> <span class="o">*</span><span class="n">chip</span> <span class="o">=</span> <span class="n">irq_get_chip</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cascade_irq</span><span class="p">,</span> <span class="n">gic_irq</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">status</span><span class="p">;</span>

	<span class="n">chained_irq_enter</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="n">desc</span><span class="p">);</span>

	<span class="n">raw_spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">irq_controller_lock</span><span class="p">);</span>
	<span class="n">status</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">gic_data_cpu_base</span><span class="p">(</span><span class="n">chip_data</span><span class="p">)</span> <span class="o">+</span> <span class="n">GIC_CPU_INTACK</span><span class="p">);</span>
	<span class="n">raw_spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">irq_controller_lock</span><span class="p">);</span>

	<span class="n">gic_irq</span> <span class="o">=</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="mh">0x3ff</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">gic_irq</span> <span class="o">==</span> <span class="mi">1023</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

	<span class="n">cascade_irq</span> <span class="o">=</span> <span class="n">irq_find_mapping</span><span class="p">(</span><span class="n">chip_data</span><span class="o">-&gt;</span><span class="n">domain</span><span class="p">,</span> <span class="n">gic_irq</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">gic_irq</span> <span class="o">&lt;</span> <span class="mi">32</span> <span class="o">||</span> <span class="n">gic_irq</span> <span class="o">&gt;</span> <span class="mi">1020</span><span class="p">))</span>
		<span class="n">do_bad_IRQ</span><span class="p">(</span><span class="n">cascade_irq</span><span class="p">,</span> <span class="n">desc</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">generic_handle_irq</span><span class="p">(</span><span class="n">cascade_irq</span><span class="p">);</span>

 <span class="nl">out:</span>
	<span class="n">chained_irq_exit</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="n">desc</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">gic_chip</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>			<span class="o">=</span> <span class="s">&quot;GIC&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span>		<span class="o">=</span> <span class="n">gic_mask_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span>		<span class="o">=</span> <span class="n">gic_unmask_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_eoi</span>		<span class="o">=</span> <span class="n">gic_eoi_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_set_type</span>		<span class="o">=</span> <span class="n">gic_set_type</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_retrigger</span>		<span class="o">=</span> <span class="n">gic_retrigger</span><span class="p">,</span>
<span class="cp">#ifdef CONFIG_SMP</span>
	<span class="p">.</span><span class="n">irq_set_affinity</span>	<span class="o">=</span> <span class="n">gic_set_affinity</span><span class="p">,</span>
<span class="cp">#endif</span>
	<span class="p">.</span><span class="n">irq_set_wake</span>		<span class="o">=</span> <span class="n">gic_set_wake</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">gic_cascade_irq</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gic_nr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">gic_nr</span> <span class="o">&gt;=</span> <span class="n">MAX_GIC_NR</span><span class="p">)</span>
		<span class="n">BUG</span><span class="p">();</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">irq_set_handler_data</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">gic_data</span><span class="p">[</span><span class="n">gic_nr</span><span class="p">])</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">BUG</span><span class="p">();</span>
	<span class="n">irq_set_chained_handler</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">gic_handle_cascade_irq</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">gic_dist_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">gic_chip_data</span> <span class="o">*</span><span class="n">gic</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cpumask</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gic_irqs</span> <span class="o">=</span> <span class="n">gic</span><span class="o">-&gt;</span><span class="n">gic_irqs</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span> <span class="o">=</span> <span class="n">gic_data_dist_base</span><span class="p">(</span><span class="n">gic</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">cpu</span> <span class="o">=</span> <span class="n">cpu_logical_map</span><span class="p">(</span><span class="n">smp_processor_id</span><span class="p">());</span>

	<span class="n">cpumask</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">cpu</span><span class="p">;</span>
	<span class="n">cpumask</span> <span class="o">|=</span> <span class="n">cpumask</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">;</span>
	<span class="n">cpumask</span> <span class="o">|=</span> <span class="n">cpumask</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">;</span>

	<span class="n">writel_relaxed</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">GIC_DIST_CTRL</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Set all global interrupts to be level triggered, active low.</span>
<span class="cm">	 */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">gic_irqs</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">16</span><span class="p">)</span>
		<span class="n">writel_relaxed</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">GIC_DIST_CONFIG</span> <span class="o">+</span> <span class="n">i</span> <span class="o">*</span> <span class="mi">4</span> <span class="o">/</span> <span class="mi">16</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Set all global interrupts to this CPU only.</span>
<span class="cm">	 */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">gic_irqs</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">cpumask</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">GIC_DIST_TARGET</span> <span class="o">+</span> <span class="n">i</span> <span class="o">*</span> <span class="mi">4</span> <span class="o">/</span> <span class="mi">4</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Set priority on all global interrupts.</span>
<span class="cm">	 */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">gic_irqs</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">writel_relaxed</span><span class="p">(</span><span class="mh">0xa0a0a0a0</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">GIC_DIST_PRI</span> <span class="o">+</span> <span class="n">i</span> <span class="o">*</span> <span class="mi">4</span> <span class="o">/</span> <span class="mi">4</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Disable all interrupts.  Leave the PPI and SGIs alone</span>
<span class="cm">	 * as these enables are banked registers.</span>
<span class="cm">	 */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">gic_irqs</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">32</span><span class="p">)</span>
		<span class="n">writel_relaxed</span><span class="p">(</span><span class="mh">0xffffffff</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">GIC_DIST_ENABLE_CLEAR</span> <span class="o">+</span> <span class="n">i</span> <span class="o">*</span> <span class="mi">4</span> <span class="o">/</span> <span class="mi">32</span><span class="p">);</span>

	<span class="n">writel_relaxed</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">GIC_DIST_CTRL</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">gic_cpu_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">gic_chip_data</span> <span class="o">*</span><span class="n">gic</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">dist_base</span> <span class="o">=</span> <span class="n">gic_data_dist_base</span><span class="p">(</span><span class="n">gic</span><span class="p">);</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span> <span class="o">=</span> <span class="n">gic_data_cpu_base</span><span class="p">(</span><span class="n">gic</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Deal with the banked PPI and SGI interrupts - disable all</span>
<span class="cm">	 * PPI interrupts, ensure all SGI interrupts are enabled.</span>
<span class="cm">	 */</span>
	<span class="n">writel_relaxed</span><span class="p">(</span><span class="mh">0xffff0000</span><span class="p">,</span> <span class="n">dist_base</span> <span class="o">+</span> <span class="n">GIC_DIST_ENABLE_CLEAR</span><span class="p">);</span>
	<span class="n">writel_relaxed</span><span class="p">(</span><span class="mh">0x0000ffff</span><span class="p">,</span> <span class="n">dist_base</span> <span class="o">+</span> <span class="n">GIC_DIST_ENABLE_SET</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Set priority on PPI and SGI interrupts</span>
<span class="cm">	 */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">32</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">writel_relaxed</span><span class="p">(</span><span class="mh">0xa0a0a0a0</span><span class="p">,</span> <span class="n">dist_base</span> <span class="o">+</span> <span class="n">GIC_DIST_PRI</span> <span class="o">+</span> <span class="n">i</span> <span class="o">*</span> <span class="mi">4</span> <span class="o">/</span> <span class="mi">4</span><span class="p">);</span>

	<span class="n">writel_relaxed</span><span class="p">(</span><span class="mh">0xf0</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">GIC_CPU_PRIMASK</span><span class="p">);</span>
	<span class="n">writel_relaxed</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">GIC_CPU_CTRL</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_CPU_PM</span>
<span class="cm">/*</span>
<span class="cm"> * Saves the GIC distributor registers during suspend or idle.  Must be called</span>
<span class="cm"> * with interrupts disabled but before powering down the GIC.  After calling</span>
<span class="cm"> * this function, no interrupts will be delivered by the GIC, and another</span>
<span class="cm"> * platform-specific wakeup source must be enabled.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">gic_dist_save</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gic_nr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gic_irqs</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">dist_base</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">gic_nr</span> <span class="o">&gt;=</span> <span class="n">MAX_GIC_NR</span><span class="p">)</span>
		<span class="n">BUG</span><span class="p">();</span>

	<span class="n">gic_irqs</span> <span class="o">=</span> <span class="n">gic_data</span><span class="p">[</span><span class="n">gic_nr</span><span class="p">].</span><span class="n">gic_irqs</span><span class="p">;</span>
	<span class="n">dist_base</span> <span class="o">=</span> <span class="n">gic_data_dist_base</span><span class="p">(</span><span class="o">&amp;</span><span class="n">gic_data</span><span class="p">[</span><span class="n">gic_nr</span><span class="p">]);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dist_base</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">DIV_ROUND_UP</span><span class="p">(</span><span class="n">gic_irqs</span><span class="p">,</span> <span class="mi">16</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">gic_data</span><span class="p">[</span><span class="n">gic_nr</span><span class="p">].</span><span class="n">saved_spi_conf</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span>
			<span class="n">readl_relaxed</span><span class="p">(</span><span class="n">dist_base</span> <span class="o">+</span> <span class="n">GIC_DIST_CONFIG</span> <span class="o">+</span> <span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">DIV_ROUND_UP</span><span class="p">(</span><span class="n">gic_irqs</span><span class="p">,</span> <span class="mi">4</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">gic_data</span><span class="p">[</span><span class="n">gic_nr</span><span class="p">].</span><span class="n">saved_spi_target</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span>
			<span class="n">readl_relaxed</span><span class="p">(</span><span class="n">dist_base</span> <span class="o">+</span> <span class="n">GIC_DIST_TARGET</span> <span class="o">+</span> <span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">DIV_ROUND_UP</span><span class="p">(</span><span class="n">gic_irqs</span><span class="p">,</span> <span class="mi">32</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">gic_data</span><span class="p">[</span><span class="n">gic_nr</span><span class="p">].</span><span class="n">saved_spi_enable</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span>
			<span class="n">readl_relaxed</span><span class="p">(</span><span class="n">dist_base</span> <span class="o">+</span> <span class="n">GIC_DIST_ENABLE_SET</span> <span class="o">+</span> <span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Restores the GIC distributor registers during resume or when coming out of</span>
<span class="cm"> * idle.  Must be called before enabling interrupts.  If a level interrupt</span>
<span class="cm"> * that occured while the GIC was suspended is still present, it will be</span>
<span class="cm"> * handled normally, but any edge interrupts that occured will not be seen by</span>
<span class="cm"> * the GIC and need to be handled by the platform-specific wakeup source.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">gic_dist_restore</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gic_nr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gic_irqs</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">dist_base</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">gic_nr</span> <span class="o">&gt;=</span> <span class="n">MAX_GIC_NR</span><span class="p">)</span>
		<span class="n">BUG</span><span class="p">();</span>

	<span class="n">gic_irqs</span> <span class="o">=</span> <span class="n">gic_data</span><span class="p">[</span><span class="n">gic_nr</span><span class="p">].</span><span class="n">gic_irqs</span><span class="p">;</span>
	<span class="n">dist_base</span> <span class="o">=</span> <span class="n">gic_data_dist_base</span><span class="p">(</span><span class="o">&amp;</span><span class="n">gic_data</span><span class="p">[</span><span class="n">gic_nr</span><span class="p">]);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dist_base</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">writel_relaxed</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">dist_base</span> <span class="o">+</span> <span class="n">GIC_DIST_CTRL</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">DIV_ROUND_UP</span><span class="p">(</span><span class="n">gic_irqs</span><span class="p">,</span> <span class="mi">16</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">gic_data</span><span class="p">[</span><span class="n">gic_nr</span><span class="p">].</span><span class="n">saved_spi_conf</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>
			<span class="n">dist_base</span> <span class="o">+</span> <span class="n">GIC_DIST_CONFIG</span> <span class="o">+</span> <span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">DIV_ROUND_UP</span><span class="p">(</span><span class="n">gic_irqs</span><span class="p">,</span> <span class="mi">4</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">writel_relaxed</span><span class="p">(</span><span class="mh">0xa0a0a0a0</span><span class="p">,</span>
			<span class="n">dist_base</span> <span class="o">+</span> <span class="n">GIC_DIST_PRI</span> <span class="o">+</span> <span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">DIV_ROUND_UP</span><span class="p">(</span><span class="n">gic_irqs</span><span class="p">,</span> <span class="mi">4</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">gic_data</span><span class="p">[</span><span class="n">gic_nr</span><span class="p">].</span><span class="n">saved_spi_target</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>
			<span class="n">dist_base</span> <span class="o">+</span> <span class="n">GIC_DIST_TARGET</span> <span class="o">+</span> <span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">DIV_ROUND_UP</span><span class="p">(</span><span class="n">gic_irqs</span><span class="p">,</span> <span class="mi">32</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">gic_data</span><span class="p">[</span><span class="n">gic_nr</span><span class="p">].</span><span class="n">saved_spi_enable</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>
			<span class="n">dist_base</span> <span class="o">+</span> <span class="n">GIC_DIST_ENABLE_SET</span> <span class="o">+</span> <span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">);</span>

	<span class="n">writel_relaxed</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">dist_base</span> <span class="o">+</span> <span class="n">GIC_DIST_CTRL</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">gic_cpu_save</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gic_nr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u32</span> <span class="o">*</span><span class="n">ptr</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">dist_base</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">cpu_base</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">gic_nr</span> <span class="o">&gt;=</span> <span class="n">MAX_GIC_NR</span><span class="p">)</span>
		<span class="n">BUG</span><span class="p">();</span>

	<span class="n">dist_base</span> <span class="o">=</span> <span class="n">gic_data_dist_base</span><span class="p">(</span><span class="o">&amp;</span><span class="n">gic_data</span><span class="p">[</span><span class="n">gic_nr</span><span class="p">]);</span>
	<span class="n">cpu_base</span> <span class="o">=</span> <span class="n">gic_data_cpu_base</span><span class="p">(</span><span class="o">&amp;</span><span class="n">gic_data</span><span class="p">[</span><span class="n">gic_nr</span><span class="p">]);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dist_base</span> <span class="o">||</span> <span class="o">!</span><span class="n">cpu_base</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">ptr</span> <span class="o">=</span> <span class="n">__this_cpu_ptr</span><span class="p">(</span><span class="n">gic_data</span><span class="p">[</span><span class="n">gic_nr</span><span class="p">].</span><span class="n">saved_ppi_enable</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">DIV_ROUND_UP</span><span class="p">(</span><span class="mi">32</span><span class="p">,</span> <span class="mi">32</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">ptr</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">dist_base</span> <span class="o">+</span> <span class="n">GIC_DIST_ENABLE_SET</span> <span class="o">+</span> <span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">);</span>

	<span class="n">ptr</span> <span class="o">=</span> <span class="n">__this_cpu_ptr</span><span class="p">(</span><span class="n">gic_data</span><span class="p">[</span><span class="n">gic_nr</span><span class="p">].</span><span class="n">saved_ppi_conf</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">DIV_ROUND_UP</span><span class="p">(</span><span class="mi">32</span><span class="p">,</span> <span class="mi">16</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">ptr</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">dist_base</span> <span class="o">+</span> <span class="n">GIC_DIST_CONFIG</span> <span class="o">+</span> <span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">);</span>

<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">gic_cpu_restore</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gic_nr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u32</span> <span class="o">*</span><span class="n">ptr</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">dist_base</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">cpu_base</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">gic_nr</span> <span class="o">&gt;=</span> <span class="n">MAX_GIC_NR</span><span class="p">)</span>
		<span class="n">BUG</span><span class="p">();</span>

	<span class="n">dist_base</span> <span class="o">=</span> <span class="n">gic_data_dist_base</span><span class="p">(</span><span class="o">&amp;</span><span class="n">gic_data</span><span class="p">[</span><span class="n">gic_nr</span><span class="p">]);</span>
	<span class="n">cpu_base</span> <span class="o">=</span> <span class="n">gic_data_cpu_base</span><span class="p">(</span><span class="o">&amp;</span><span class="n">gic_data</span><span class="p">[</span><span class="n">gic_nr</span><span class="p">]);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dist_base</span> <span class="o">||</span> <span class="o">!</span><span class="n">cpu_base</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">ptr</span> <span class="o">=</span> <span class="n">__this_cpu_ptr</span><span class="p">(</span><span class="n">gic_data</span><span class="p">[</span><span class="n">gic_nr</span><span class="p">].</span><span class="n">saved_ppi_enable</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">DIV_ROUND_UP</span><span class="p">(</span><span class="mi">32</span><span class="p">,</span> <span class="mi">32</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">ptr</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="n">dist_base</span> <span class="o">+</span> <span class="n">GIC_DIST_ENABLE_SET</span> <span class="o">+</span> <span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">);</span>

	<span class="n">ptr</span> <span class="o">=</span> <span class="n">__this_cpu_ptr</span><span class="p">(</span><span class="n">gic_data</span><span class="p">[</span><span class="n">gic_nr</span><span class="p">].</span><span class="n">saved_ppi_conf</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">DIV_ROUND_UP</span><span class="p">(</span><span class="mi">32</span><span class="p">,</span> <span class="mi">16</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">ptr</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="n">dist_base</span> <span class="o">+</span> <span class="n">GIC_DIST_CONFIG</span> <span class="o">+</span> <span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">DIV_ROUND_UP</span><span class="p">(</span><span class="mi">32</span><span class="p">,</span> <span class="mi">4</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">writel_relaxed</span><span class="p">(</span><span class="mh">0xa0a0a0a0</span><span class="p">,</span> <span class="n">dist_base</span> <span class="o">+</span> <span class="n">GIC_DIST_PRI</span> <span class="o">+</span> <span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">);</span>

	<span class="n">writel_relaxed</span><span class="p">(</span><span class="mh">0xf0</span><span class="p">,</span> <span class="n">cpu_base</span> <span class="o">+</span> <span class="n">GIC_CPU_PRIMASK</span><span class="p">);</span>
	<span class="n">writel_relaxed</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">cpu_base</span> <span class="o">+</span> <span class="n">GIC_CPU_CTRL</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">gic_notifier</span><span class="p">(</span><span class="k">struct</span> <span class="n">notifier_block</span> <span class="o">*</span><span class="n">self</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">cmd</span><span class="p">,</span>	<span class="kt">void</span> <span class="o">*</span><span class="n">v</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">MAX_GIC_NR</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
<span class="cp">#ifdef CONFIG_GIC_NON_BANKED</span>
		<span class="cm">/* Skip over unused GICs */</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">gic_data</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">get_base</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>
<span class="cp">#endif</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">cmd</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">CPU_PM_ENTER</span>:
			<span class="n">gic_cpu_save</span><span class="p">(</span><span class="n">i</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">CPU_PM_ENTER_FAILED</span>:
		<span class="k">case</span> <span class="n">CPU_PM_EXIT</span>:
			<span class="n">gic_cpu_restore</span><span class="p">(</span><span class="n">i</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">CPU_CLUSTER_PM_ENTER</span>:
			<span class="n">gic_dist_save</span><span class="p">(</span><span class="n">i</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">CPU_CLUSTER_PM_ENTER_FAILED</span>:
		<span class="k">case</span> <span class="n">CPU_CLUSTER_PM_EXIT</span>:
			<span class="n">gic_dist_restore</span><span class="p">(</span><span class="n">i</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">NOTIFY_OK</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">notifier_block</span> <span class="n">gic_notifier_block</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">notifier_call</span> <span class="o">=</span> <span class="n">gic_notifier</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">gic_pm_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">gic_chip_data</span> <span class="o">*</span><span class="n">gic</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">gic</span><span class="o">-&gt;</span><span class="n">saved_ppi_enable</span> <span class="o">=</span> <span class="n">__alloc_percpu</span><span class="p">(</span><span class="n">DIV_ROUND_UP</span><span class="p">(</span><span class="mi">32</span><span class="p">,</span> <span class="mi">32</span><span class="p">)</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span>
		<span class="k">sizeof</span><span class="p">(</span><span class="n">u32</span><span class="p">));</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="o">!</span><span class="n">gic</span><span class="o">-&gt;</span><span class="n">saved_ppi_enable</span><span class="p">);</span>

	<span class="n">gic</span><span class="o">-&gt;</span><span class="n">saved_ppi_conf</span> <span class="o">=</span> <span class="n">__alloc_percpu</span><span class="p">(</span><span class="n">DIV_ROUND_UP</span><span class="p">(</span><span class="mi">32</span><span class="p">,</span> <span class="mi">16</span><span class="p">)</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span>
		<span class="k">sizeof</span><span class="p">(</span><span class="n">u32</span><span class="p">));</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="o">!</span><span class="n">gic</span><span class="o">-&gt;</span><span class="n">saved_ppi_conf</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">gic</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">gic_data</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span>
		<span class="n">cpu_pm_register_notifier</span><span class="p">(</span><span class="o">&amp;</span><span class="n">gic_notifier_block</span><span class="p">);</span>
<span class="p">}</span>
<span class="cp">#else</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">gic_pm_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">gic_chip_data</span> <span class="o">*</span><span class="n">gic</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">gic_irq_domain_map</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_domain</span> <span class="o">*</span><span class="n">d</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span>
				<span class="n">irq_hw_number_t</span> <span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">hw</span> <span class="o">&lt;</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">irq_set_percpu_devid</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
		<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">gic_chip</span><span class="p">,</span>
					 <span class="n">handle_percpu_devid_irq</span><span class="p">);</span>
		<span class="n">set_irq_flags</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">IRQF_VALID</span> <span class="o">|</span> <span class="n">IRQF_NOAUTOEN</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">gic_chip</span><span class="p">,</span>
					 <span class="n">handle_fasteoi_irq</span><span class="p">);</span>
		<span class="n">set_irq_flags</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">IRQF_VALID</span> <span class="o">|</span> <span class="n">IRQF_PROBE</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">irq_set_chip_data</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">host_data</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">gic_irq_domain_xlate</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_domain</span> <span class="o">*</span><span class="n">d</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">controller</span><span class="p">,</span>
				<span class="k">const</span> <span class="n">u32</span> <span class="o">*</span><span class="n">intspec</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intsize</span><span class="p">,</span>
				<span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">out_hwirq</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="n">out_type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">of_node</span> <span class="o">!=</span> <span class="n">controller</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">intsize</span> <span class="o">&lt;</span> <span class="mi">3</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="cm">/* Get the interrupt number and add 16 to skip over SGIs */</span>
	<span class="o">*</span><span class="n">out_hwirq</span> <span class="o">=</span> <span class="n">intspec</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">+</span> <span class="mi">16</span><span class="p">;</span>

	<span class="cm">/* For SPIs, we need to add 16 more to get the GIC irq ID number */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">intspec</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span>
		<span class="o">*</span><span class="n">out_hwirq</span> <span class="o">+=</span> <span class="mi">16</span><span class="p">;</span>

	<span class="o">*</span><span class="n">out_type</span> <span class="o">=</span> <span class="n">intspec</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">IRQ_TYPE_SENSE_MASK</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">const</span> <span class="k">struct</span> <span class="n">irq_domain_ops</span> <span class="n">gic_irq_domain_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">map</span> <span class="o">=</span> <span class="n">gic_irq_domain_map</span><span class="p">,</span>
	<span class="p">.</span><span class="n">xlate</span> <span class="o">=</span> <span class="n">gic_irq_domain_xlate</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">gic_init_bases</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gic_nr</span><span class="p">,</span> <span class="kt">int</span> <span class="n">irq_start</span><span class="p">,</span>
			   <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">dist_base</span><span class="p">,</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">cpu_base</span><span class="p">,</span>
			   <span class="n">u32</span> <span class="n">percpu_offset</span><span class="p">,</span> <span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">node</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">irq_hw_number_t</span> <span class="n">hwirq_base</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">gic_chip_data</span> <span class="o">*</span><span class="n">gic</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">gic_irqs</span><span class="p">,</span> <span class="n">irq_base</span><span class="p">;</span>

	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">gic_nr</span> <span class="o">&gt;=</span> <span class="n">MAX_GIC_NR</span><span class="p">);</span>

	<span class="n">gic</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">gic_data</span><span class="p">[</span><span class="n">gic_nr</span><span class="p">];</span>
<span class="cp">#ifdef CONFIG_GIC_NON_BANKED</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">percpu_offset</span><span class="p">)</span> <span class="p">{</span> <span class="cm">/* Frankein-GIC without banked registers... */</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">;</span>

		<span class="n">gic</span><span class="o">-&gt;</span><span class="n">dist_base</span><span class="p">.</span><span class="n">percpu_base</span> <span class="o">=</span> <span class="n">alloc_percpu</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">);</span>
		<span class="n">gic</span><span class="o">-&gt;</span><span class="n">cpu_base</span><span class="p">.</span><span class="n">percpu_base</span> <span class="o">=</span> <span class="n">alloc_percpu</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">WARN_ON</span><span class="p">(</span><span class="o">!</span><span class="n">gic</span><span class="o">-&gt;</span><span class="n">dist_base</span><span class="p">.</span><span class="n">percpu_base</span> <span class="o">||</span>
			    <span class="o">!</span><span class="n">gic</span><span class="o">-&gt;</span><span class="n">cpu_base</span><span class="p">.</span><span class="n">percpu_base</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">free_percpu</span><span class="p">(</span><span class="n">gic</span><span class="o">-&gt;</span><span class="n">dist_base</span><span class="p">.</span><span class="n">percpu_base</span><span class="p">);</span>
			<span class="n">free_percpu</span><span class="p">(</span><span class="n">gic</span><span class="o">-&gt;</span><span class="n">cpu_base</span><span class="p">.</span><span class="n">percpu_base</span><span class="p">);</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">for_each_possible_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">)</span> <span class="p">{</span>
			<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">offset</span> <span class="o">=</span> <span class="n">percpu_offset</span> <span class="o">*</span> <span class="n">cpu_logical_map</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>
			<span class="o">*</span><span class="n">per_cpu_ptr</span><span class="p">(</span><span class="n">gic</span><span class="o">-&gt;</span><span class="n">dist_base</span><span class="p">.</span><span class="n">percpu_base</span><span class="p">,</span> <span class="n">cpu</span><span class="p">)</span> <span class="o">=</span> <span class="n">dist_base</span> <span class="o">+</span> <span class="n">offset</span><span class="p">;</span>
			<span class="o">*</span><span class="n">per_cpu_ptr</span><span class="p">(</span><span class="n">gic</span><span class="o">-&gt;</span><span class="n">cpu_base</span><span class="p">.</span><span class="n">percpu_base</span><span class="p">,</span> <span class="n">cpu</span><span class="p">)</span> <span class="o">=</span> <span class="n">cpu_base</span> <span class="o">+</span> <span class="n">offset</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">gic_set_base_accessor</span><span class="p">(</span><span class="n">gic</span><span class="p">,</span> <span class="n">gic_get_percpu_base</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span>
<span class="cp">#endif</span>
	<span class="p">{</span>			<span class="cm">/* Normal, sane GIC... */</span>
		<span class="n">WARN</span><span class="p">(</span><span class="n">percpu_offset</span><span class="p">,</span>
		     <span class="s">&quot;GIC_NON_BANKED not enabled, ignoring %08x offset!&quot;</span><span class="p">,</span>
		     <span class="n">percpu_offset</span><span class="p">);</span>
		<span class="n">gic</span><span class="o">-&gt;</span><span class="n">dist_base</span><span class="p">.</span><span class="n">common_base</span> <span class="o">=</span> <span class="n">dist_base</span><span class="p">;</span>
		<span class="n">gic</span><span class="o">-&gt;</span><span class="n">cpu_base</span><span class="p">.</span><span class="n">common_base</span> <span class="o">=</span> <span class="n">cpu_base</span><span class="p">;</span>
		<span class="n">gic_set_base_accessor</span><span class="p">(</span><span class="n">gic</span><span class="p">,</span> <span class="n">gic_get_common_base</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * For primary GICs, skip over SGIs.</span>
<span class="cm">	 * For secondary GICs, skip over PPIs, too.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">gic_nr</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">irq_start</span> <span class="o">&amp;</span> <span class="mi">31</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">hwirq_base</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">irq_start</span> <span class="o">!=</span> <span class="o">-</span><span class="mi">1</span><span class="p">)</span>
			<span class="n">irq_start</span> <span class="o">=</span> <span class="p">(</span><span class="n">irq_start</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mi">31</span><span class="p">)</span> <span class="o">+</span> <span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">hwirq_base</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Find out how many interrupts are supported.</span>
<span class="cm">	 * The GIC only supports up to 1020 interrupt sources.</span>
<span class="cm">	 */</span>
	<span class="n">gic_irqs</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">gic_data_dist_base</span><span class="p">(</span><span class="n">gic</span><span class="p">)</span> <span class="o">+</span> <span class="n">GIC_DIST_CTR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">;</span>
	<span class="n">gic_irqs</span> <span class="o">=</span> <span class="p">(</span><span class="n">gic_irqs</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">*</span> <span class="mi">32</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">gic_irqs</span> <span class="o">&gt;</span> <span class="mi">1020</span><span class="p">)</span>
		<span class="n">gic_irqs</span> <span class="o">=</span> <span class="mi">1020</span><span class="p">;</span>
	<span class="n">gic</span><span class="o">-&gt;</span><span class="n">gic_irqs</span> <span class="o">=</span> <span class="n">gic_irqs</span><span class="p">;</span>

	<span class="n">gic_irqs</span> <span class="o">-=</span> <span class="n">hwirq_base</span><span class="p">;</span> <span class="cm">/* calculate # of irqs to allocate */</span>
	<span class="n">irq_base</span> <span class="o">=</span> <span class="n">irq_alloc_descs</span><span class="p">(</span><span class="n">irq_start</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="n">gic_irqs</span><span class="p">,</span> <span class="n">numa_node_id</span><span class="p">());</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR_VALUE</span><span class="p">(</span><span class="n">irq_base</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">WARN</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;Cannot allocate irq_descs @ IRQ%d, assuming pre-allocated</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		     <span class="n">irq_start</span><span class="p">);</span>
		<span class="n">irq_base</span> <span class="o">=</span> <span class="n">irq_start</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">gic</span><span class="o">-&gt;</span><span class="n">domain</span> <span class="o">=</span> <span class="n">irq_domain_add_legacy</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="n">gic_irqs</span><span class="p">,</span> <span class="n">irq_base</span><span class="p">,</span>
				    <span class="n">hwirq_base</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">gic_irq_domain_ops</span><span class="p">,</span> <span class="n">gic</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">WARN_ON</span><span class="p">(</span><span class="o">!</span><span class="n">gic</span><span class="o">-&gt;</span><span class="n">domain</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">gic_chip</span><span class="p">.</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">gic_arch_extn</span><span class="p">.</span><span class="n">flags</span><span class="p">;</span>
	<span class="n">gic_dist_init</span><span class="p">(</span><span class="n">gic</span><span class="p">);</span>
	<span class="n">gic_cpu_init</span><span class="p">(</span><span class="n">gic</span><span class="p">);</span>
	<span class="n">gic_pm_init</span><span class="p">(</span><span class="n">gic</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">gic_secondary_init</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gic_nr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">gic_nr</span> <span class="o">&gt;=</span> <span class="n">MAX_GIC_NR</span><span class="p">);</span>

	<span class="n">gic_cpu_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">gic_data</span><span class="p">[</span><span class="n">gic_nr</span><span class="p">]);</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_SMP</span>
<span class="kt">void</span> <span class="nf">gic_raise_softirq</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">cpumask</span> <span class="o">*</span><span class="n">mask</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">cpu</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">map</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Convert our logical CPU mask into a physical one. */</span>
	<span class="n">for_each_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">mask</span><span class="p">)</span>
		<span class="n">map</span> <span class="o">|=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">cpu_logical_map</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Ensure that stores to Normal memory are visible to the</span>
<span class="cm">	 * other CPUs before issuing the IPI.</span>
<span class="cm">	 */</span>
	<span class="n">dsb</span><span class="p">();</span>

	<span class="cm">/* this always happens on GIC0 */</span>
	<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">map</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span> <span class="o">|</span> <span class="n">irq</span><span class="p">,</span> <span class="n">gic_data_dist_base</span><span class="p">(</span><span class="o">&amp;</span><span class="n">gic_data</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span> <span class="o">+</span> <span class="n">GIC_DIST_SOFTINT</span><span class="p">);</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="cp">#ifdef CONFIG_OF</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">gic_cnt</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

<span class="kt">int</span> <span class="n">__init</span> <span class="nf">gic_of_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">node</span><span class="p">,</span> <span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">parent</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">cpu_base</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">dist_base</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">percpu_offset</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">WARN_ON</span><span class="p">(</span><span class="o">!</span><span class="n">node</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>

	<span class="n">dist_base</span> <span class="o">=</span> <span class="n">of_iomap</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WARN</span><span class="p">(</span><span class="o">!</span><span class="n">dist_base</span><span class="p">,</span> <span class="s">&quot;unable to map gic dist registers</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">cpu_base</span> <span class="o">=</span> <span class="n">of_iomap</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">WARN</span><span class="p">(</span><span class="o">!</span><span class="n">cpu_base</span><span class="p">,</span> <span class="s">&quot;unable to map gic cpu registers</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">of_property_read_u32</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="s">&quot;cpu-offset&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">percpu_offset</span><span class="p">))</span>
		<span class="n">percpu_offset</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">gic_init_bases</span><span class="p">(</span><span class="n">gic_cnt</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="n">dist_base</span><span class="p">,</span> <span class="n">cpu_base</span><span class="p">,</span> <span class="n">percpu_offset</span><span class="p">,</span> <span class="n">node</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">parent</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">irq</span> <span class="o">=</span> <span class="n">irq_of_parse_and_map</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">gic_cascade_irq</span><span class="p">(</span><span class="n">gic_cnt</span><span class="p">,</span> <span class="n">irq</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">gic_cnt</span><span class="o">++</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
