{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1705697276721 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705697276721 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 19 23:47:56 2024 " "Processing started: Fri Jan 19 23:47:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705697276721 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697276721 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips -c mips " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips -c mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697276721 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1705697277254 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1705697277254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_4bits.v 1 1 " "Found 1 design units, including 1 entities, in source file xor_4bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor_4bits " "Found entity 1: xor_4bits" {  } { { "xor_4bits.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/xor_4bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705697288434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697288434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_32bits.v 1 1 " "Found 1 design units, including 1 entities, in source file xor_32bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor_32bits " "Found entity 1: xor_32bits" {  } { { "xor_32bits.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/xor_32bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705697288434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697288434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file xor_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_xor " "Found entity 1: my_xor" {  } { { "xor_1bit.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/xor_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705697288450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697288450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub.v 1 1 " "Found 1 design units, including 1 entities, in source file sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub " "Found entity 1: sub" {  } { { "sub.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705697288450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697288450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_4bits.v 1 1 " "Found 1 design units, including 1 entities, in source file or_4bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_4bits " "Found entity 1: or_4bits" {  } { { "or_4bits.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/or_4bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705697288450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697288450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_32bits.v 1 1 " "Found 1 design units, including 1 entities, in source file or_32bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_32bits " "Found entity 1: or_32bits" {  } { { "or_32bits.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/or_32bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705697288450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697288450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_32bits.v 1 1 " "Found 1 design units, including 1 entities, in source file not_32bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_32bits " "Found entity 1: not_32bits" {  } { { "not_32bits.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/not_32bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705697288450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697288450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_4bits.v 1 1 " "Found 1 design units, including 1 entities, in source file nor_4bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 nor_4bits " "Found entity 1: nor_4bits" {  } { { "nor_4bits.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/nor_4bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705697288450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697288450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_32bits.v 1 1 " "Found 1 design units, including 1 entities, in source file nor_32bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 nor_32bits " "Found entity 1: nor_32bits" {  } { { "nor_32bits.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/nor_32bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705697288465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697288465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "less_than.v 1 1 " "Found 1 design units, including 1 entities, in source file less_than.v" { { "Info" "ISGN_ENTITY_NAME" "1 less_than " "Found entity 1: less_than" {  } { { "less_than.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/less_than.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705697288465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697288465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_4bits.v 1 1 " "Found 1 design units, including 1 entities, in source file and_4bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_4bits " "Found entity 1: and_4bits" {  } { { "and_4bits.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/and_4bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705697288465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697288465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_32bits.v 1 1 " "Found 1 design units, including 1 entities, in source file and_32bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_32bits " "Found entity 1: and_32bits" {  } { { "and_32bits.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/and_32bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705697288465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697288465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705697288465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697288465 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P p adder_4bits.v(1) " "Verilog HDL Declaration information at adder_4bits.v(1): object \"P\" differs only in case from object \"p\" in the same scope" {  } { { "adder_4bits.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/adder_4bits.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705697288465 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G g adder_4bits.v(1) " "Verilog HDL Declaration information at adder_4bits.v(1): object \"G\" differs only in case from object \"g\" in the same scope" {  } { { "adder_4bits.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/adder_4bits.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705697288465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_4bits.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_4bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_4bits " "Found entity 1: adder_4bits" {  } { { "adder_4bits.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/adder_4bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705697288465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697288465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_16bits.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_16bits " "Found entity 1: adder_16bits" {  } { { "adder_16bits.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/adder_16bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705697288465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697288465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705697288465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697288465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.v 1 1 " "Found 1 design units, including 1 entities, in source file mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "mips.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/mips.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705697288481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697288481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "alu_control.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/alu_control.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705697288481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697288481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file my_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_testbench " "Found entity 1: my_testbench" {  } { { "my_testbench.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/my_testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705697288481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697288481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705697288481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697288481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/sign_extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705697288481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697288481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_2.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left_2 " "Found entity 1: shift_left_2" {  } { { "shift_left_2.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/shift_left_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705697288481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697288481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_block.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_block " "Found entity 1: instruction_block" {  } { { "instruction_block.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/instruction_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705697288481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697288481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_32bit " "Found entity 1: mux2x1_32bit" {  } { { "mux2x1_32bit.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/mux2x1_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705697288481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697288481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_block.v 1 1 " "Found 1 design units, including 1 entities, in source file register_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_block " "Found entity 1: register_block" {  } { { "register_block.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/register_block.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705697288497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697288497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_block.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_block " "Found entity 1: memory_block" {  } { { "memory_block.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/memory_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705697288497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697288497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1_5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_5bit " "Found entity 1: mux2x1_5bit" {  } { { "mux2x1_5bit.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/mux2x1_5bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705697288497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697288497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x1_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8x1_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8x1_1bit " "Found entity 1: mux8x1_1bit" {  } { { "mux8x1_1bit.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/mux8x1_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705697288497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697288497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x1_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8x1_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8x1_32bit " "Found entity 1: mux8x1_32bit" {  } { { "mux8x1_32bit.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/mux8x1_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705697288497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697288497 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and1 xor_1bit.v(2) " "Verilog HDL Implicit Net warning at xor_1bit.v(2): created implicit net for \"and1\"" {  } { { "xor_1bit.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/xor_1bit.v" 2 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705697288497 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and2 xor_1bit.v(3) " "Verilog HDL Implicit Net warning at xor_1bit.v(3): created implicit net for \"and2\"" {  } { { "xor_1bit.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/xor_1bit.v" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705697288497 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and3 xor_1bit.v(4) " "Verilog HDL Implicit Net warning at xor_1bit.v(4): created implicit net for \"and3\"" {  } { { "xor_1bit.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/xor_1bit.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705697288497 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and4 xor_1bit.v(5) " "Verilog HDL Implicit Net warning at xor_1bit.v(5): created implicit net for \"and4\"" {  } { { "xor_1bit.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/xor_1bit.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705697288497 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or_result1 adder_4bits.v(12) " "Verilog HDL Implicit Net warning at adder_4bits.v(12): created implicit net for \"or_result1\"" {  } { { "adder_4bits.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/adder_4bits.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705697288497 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or_result2 adder_4bits.v(15) " "Verilog HDL Implicit Net warning at adder_4bits.v(15): created implicit net for \"or_result2\"" {  } { { "adder_4bits.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/adder_4bits.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705697288497 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or_result3 adder_4bits.v(16) " "Verilog HDL Implicit Net warning at adder_4bits.v(16): created implicit net for \"or_result3\"" {  } { { "adder_4bits.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/adder_4bits.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705697288497 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or_result4 adder_4bits.v(20) " "Verilog HDL Implicit Net warning at adder_4bits.v(20): created implicit net for \"or_result4\"" {  } { { "adder_4bits.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/adder_4bits.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705697288497 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or_result5 adder_4bits.v(21) " "Verilog HDL Implicit Net warning at adder_4bits.v(21): created implicit net for \"or_result5\"" {  } { { "adder_4bits.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/adder_4bits.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705697288497 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or_result6 adder_4bits.v(22) " "Verilog HDL Implicit Net warning at adder_4bits.v(22): created implicit net for \"or_result6\"" {  } { { "adder_4bits.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/adder_4bits.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705697288497 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or_result7 adder_4bits.v(26) " "Verilog HDL Implicit Net warning at adder_4bits.v(26): created implicit net for \"or_result7\"" {  } { { "adder_4bits.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/adder_4bits.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705697288497 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or_result8 adder_4bits.v(27) " "Verilog HDL Implicit Net warning at adder_4bits.v(27): created implicit net for \"or_result8\"" {  } { { "adder_4bits.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/adder_4bits.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705697288497 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or_result9 adder_4bits.v(28) " "Verilog HDL Implicit Net warning at adder_4bits.v(28): created implicit net for \"or_result9\"" {  } { { "adder_4bits.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/adder_4bits.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705697288497 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or_result10 adder_4bits.v(29) " "Verilog HDL Implicit Net warning at adder_4bits.v(29): created implicit net for \"or_result10\"" {  } { { "adder_4bits.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/adder_4bits.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705697288497 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and6_result adder_4bits.v(41) " "Verilog HDL Implicit Net warning at adder_4bits.v(41): created implicit net for \"and6_result\"" {  } { { "adder_4bits.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/adder_4bits.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705697288497 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and7_result adder_4bits.v(42) " "Verilog HDL Implicit Net warning at adder_4bits.v(42): created implicit net for \"and7_result\"" {  } { { "adder_4bits.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/adder_4bits.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705697288497 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and8_result adder_4bits.v(43) " "Verilog HDL Implicit Net warning at adder_4bits.v(43): created implicit net for \"and8_result\"" {  } { { "adder_4bits.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/adder_4bits.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705697288497 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or_result1 adder_16bits.v(14) " "Verilog HDL Implicit Net warning at adder_16bits.v(14): created implicit net for \"or_result1\"" {  } { { "adder_16bits.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/adder_16bits.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705697288497 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or_result2 adder_16bits.v(17) " "Verilog HDL Implicit Net warning at adder_16bits.v(17): created implicit net for \"or_result2\"" {  } { { "adder_16bits.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/adder_16bits.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705697288497 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or_result3 adder_16bits.v(18) " "Verilog HDL Implicit Net warning at adder_16bits.v(18): created implicit net for \"or_result3\"" {  } { { "adder_16bits.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/adder_16bits.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705697288497 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or_result4 adder_16bits.v(21) " "Verilog HDL Implicit Net warning at adder_16bits.v(21): created implicit net for \"or_result4\"" {  } { { "adder_16bits.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/adder_16bits.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705697288497 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or_result5 adder_16bits.v(22) " "Verilog HDL Implicit Net warning at adder_16bits.v(22): created implicit net for \"or_result5\"" {  } { { "adder_16bits.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/adder_16bits.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705697288497 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or_result6 adder_16bits.v(23) " "Verilog HDL Implicit Net warning at adder_16bits.v(23): created implicit net for \"or_result6\"" {  } { { "adder_16bits.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/adder_16bits.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705697288497 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or_result7 adder_16bits.v(27) " "Verilog HDL Implicit Net warning at adder_16bits.v(27): created implicit net for \"or_result7\"" {  } { { "adder_16bits.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/adder_16bits.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705697288497 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or_result8 adder_16bits.v(28) " "Verilog HDL Implicit Net warning at adder_16bits.v(28): created implicit net for \"or_result8\"" {  } { { "adder_16bits.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/adder_16bits.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705697288497 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or_result9 adder_16bits.v(29) " "Verilog HDL Implicit Net warning at adder_16bits.v(29): created implicit net for \"or_result9\"" {  } { { "adder_16bits.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/adder_16bits.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705697288497 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or_result10 adder_16bits.v(30) " "Verilog HDL Implicit Net warning at adder_16bits.v(30): created implicit net for \"or_result10\"" {  } { { "adder_16bits.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/adder_16bits.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705697288497 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_f2 alu_control.v(27) " "Verilog HDL Implicit Net warning at alu_control.v(27): created implicit net for \"not_f2\"" {  } { { "alu_control.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/alu_control.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705697288497 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel_not alu_control.v(41) " "Verilog HDL Implicit Net warning at alu_control.v(41): created implicit net for \"sel_not\"" {  } { { "alu_control.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/alu_control.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705697288497 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "opcode0_not control_unit.v(18) " "Verilog HDL Implicit Net warning at control_unit.v(18): created implicit net for \"opcode0_not\"" {  } { { "control_unit.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/control_unit.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705697288497 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "opcode1_not control_unit.v(19) " "Verilog HDL Implicit Net warning at control_unit.v(19): created implicit net for \"opcode1_not\"" {  } { { "control_unit.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/control_unit.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705697288497 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "opcode2_not control_unit.v(20) " "Verilog HDL Implicit Net warning at control_unit.v(20): created implicit net for \"opcode2_not\"" {  } { { "control_unit.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/control_unit.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705697288497 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "opcode3_not control_unit.v(21) " "Verilog HDL Implicit Net warning at control_unit.v(21): created implicit net for \"opcode3_not\"" {  } { { "control_unit.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/control_unit.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705697288497 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "opcode4_not control_unit.v(22) " "Verilog HDL Implicit Net warning at control_unit.v(22): created implicit net for \"opcode4_not\"" {  } { { "control_unit.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/control_unit.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705697288497 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "opcode5_not control_unit.v(23) " "Verilog HDL Implicit Net warning at control_unit.v(23): created implicit net for \"opcode5_not\"" {  } { { "control_unit.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/control_unit.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705697288497 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel_not mux2x1_32bit.v(11) " "Verilog HDL Implicit Net warning at mux2x1_32bit.v(11): created implicit net for \"sel_not\"" {  } { { "mux2x1_32bit.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/mux2x1_32bit.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705697288497 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel_not mux2x1_5bit.v(12) " "Verilog HDL Implicit Net warning at mux2x1_5bit.v(12): created implicit net for \"sel_not\"" {  } { { "mux2x1_5bit.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/mux2x1_5bit.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705697288497 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips " "Elaborating entity \"mips\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1705697288534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_block instruction_block:instr_block " "Elaborating entity \"instruction_block\" for hierarchy \"instruction_block:instr_block\"" {  } { { "mips.v" "instr_block" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/mips.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705697288550 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "8 0 1024 instruction_block.v(9) " "Verilog HDL warning at instruction_block.v(9): number of words (8) in memory file does not match the number of elements in the address range \[0:1024\]" {  } { { "instruction_block.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/instruction_block.v" 9 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1705697288597 "|mips|instruction_block:instr_block"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "mem instruction_block.v(8) " "Verilog HDL warning at instruction_block.v(8): initial value for variable mem should be constant" {  } { { "instruction_block.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/instruction_block.v" 8 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1705697288597 "|mips|instruction_block:instr_block"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem 0 instruction_block.v(6) " "Net \"mem\" at instruction_block.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_block.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/instruction_block.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1705697288597 "|mips|instruction_block:instr_block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:cu " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:cu\"" {  } { { "mips.v" "cu" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/mips.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705697288597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_5bit mux2x1_5bit:mux1 " "Elaborating entity \"mux2x1_5bit\" for hierarchy \"mux2x1_5bit:mux1\"" {  } { { "mips.v" "mux1" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/mips.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705697288613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_block register_block:uut " "Elaborating entity \"register_block\" for hierarchy \"register_block:uut\"" {  } { { "mips.v" "uut" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/mips.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705697288613 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "32 0 127 register_block.v(17) " "Verilog HDL warning at register_block.v(17): number of words (32) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "register_block.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/register_block.v" 17 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1705697288613 "|mips|register_block:uut"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "register_block.v(36) " "Verilog HDL warning at register_block.v(36): ignoring unsupported system task" {  } { { "register_block.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/register_block.v" 36 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1705697288613 "|mips|register_block:uut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:sgn_ext " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:sgn_ext\"" {  } { { "mips.v" "sgn_ext" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/mips.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705697288613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:adder1 " "Elaborating entity \"adder\" for hierarchy \"adder:adder1\"" {  } { { "mips.v" "adder1" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/mips.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705697288613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_16bits adder:adder1\|adder_16bits:adder_1 " "Elaborating entity \"adder_16bits\" for hierarchy \"adder:adder1\|adder_16bits:adder_1\"" {  } { { "adder.v" "adder_1" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/adder.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705697288619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_4bits adder:adder1\|adder_16bits:adder_1\|adder_4bits:adder1 " "Elaborating entity \"adder_4bits\" for hierarchy \"adder:adder1\|adder_16bits:adder_1\|adder_4bits:adder1\"" {  } { { "adder_16bits.v" "adder1" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/adder_16bits.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705697288619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_4bits adder:adder1\|adder_16bits:adder_1\|adder_4bits:adder1\|xor_4bits:xor_4bits1 " "Elaborating entity \"xor_4bits\" for hierarchy \"adder:adder1\|adder_16bits:adder_1\|adder_4bits:adder1\|xor_4bits:xor_4bits1\"" {  } { { "adder_4bits.v" "xor_4bits1" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/adder_4bits.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705697288619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_xor adder:adder1\|adder_16bits:adder_1\|adder_4bits:adder1\|xor_4bits:xor_4bits1\|my_xor:xor1 " "Elaborating entity \"my_xor\" for hierarchy \"adder:adder1\|adder_16bits:adder_1\|adder_4bits:adder1\|xor_4bits:xor_4bits1\|my_xor:xor1\"" {  } { { "xor_4bits.v" "xor1" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/xor_4bits.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705697288619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_4bits adder:adder1\|adder_16bits:adder_1\|adder_4bits:adder1\|and_4bits:and_4bits1 " "Elaborating entity \"and_4bits\" for hierarchy \"adder:adder1\|adder_16bits:adder_1\|adder_4bits:adder1\|and_4bits:and_4bits1\"" {  } { { "adder_4bits.v" "and_4bits1" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/adder_4bits.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705697288619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left_2 shift_left_2:shft_lft " "Elaborating entity \"shift_left_2\" for hierarchy \"shift_left_2:shft_lft\"" {  } { { "mips.v" "shft_lft" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/mips.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705697288650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_32bit mux2x1_32bit:mux4 " "Elaborating entity \"mux2x1_32bit\" for hierarchy \"mux2x1_32bit:mux4\"" {  } { { "mips.v" "mux4" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/mips.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705697288697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control alu_control:alu_cntrl " "Elaborating entity \"alu_control\" for hierarchy \"alu_control:alu_cntrl\"" {  } { { "mips.v" "alu_cntrl" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/mips.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705697288697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"alu:alu1\"" {  } { { "mips.v" "alu1" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/mips.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705697288697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_32bits alu:alu1\|and_32bits:alu_and " "Elaborating entity \"and_32bits\" for hierarchy \"alu:alu1\|and_32bits:alu_and\"" {  } { { "alu.v" "alu_and" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/alu.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705697288697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_32bits alu:alu1\|or_32bits:alu_or " "Elaborating entity \"or_32bits\" for hierarchy \"alu:alu1\|or_32bits:alu_or\"" {  } { { "alu.v" "alu_or" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/alu.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705697288697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_4bits alu:alu1\|or_32bits:alu_or\|or_4bits:or4_1 " "Elaborating entity \"or_4bits\" for hierarchy \"alu:alu1\|or_32bits:alu_or\|or_4bits:or4_1\"" {  } { { "or_32bits.v" "or4_1" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/or_32bits.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705697288697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_32bits alu:alu1\|xor_32bits:alu_xor " "Elaborating entity \"xor_32bits\" for hierarchy \"alu:alu1\|xor_32bits:alu_xor\"" {  } { { "alu.v" "alu_xor" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/alu.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705697288697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor_32bits alu:alu1\|nor_32bits:alu_nor " "Elaborating entity \"nor_32bits\" for hierarchy \"alu:alu1\|nor_32bits:alu_nor\"" {  } { { "alu.v" "alu_nor" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/alu.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705697288719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor_4bits alu:alu1\|nor_32bits:alu_nor\|nor_4bits:nor4_1 " "Elaborating entity \"nor_4bits\" for hierarchy \"alu:alu1\|nor_32bits:alu_nor\|nor_4bits:nor4_1\"" {  } { { "nor_32bits.v" "nor4_1" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/nor_32bits.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705697288719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "less_than alu:alu1\|less_than:alu_lt " "Elaborating entity \"less_than\" for hierarchy \"alu:alu1\|less_than:alu_lt\"" {  } { { "alu.v" "alu_lt" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/alu.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705697288719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub alu:alu1\|less_than:alu_lt\|sub:sub1 " "Elaborating entity \"sub\" for hierarchy \"alu:alu1\|less_than:alu_lt\|sub:sub1\"" {  } { { "less_than.v" "sub1" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/less_than.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705697288719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_32bits alu:alu1\|less_than:alu_lt\|sub:sub1\|not_32bits:not1 " "Elaborating entity \"not_32bits\" for hierarchy \"alu:alu1\|less_than:alu_lt\|sub:sub1\|not_32bits:not1\"" {  } { { "sub.v" "not1" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/sub.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705697288719 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux8to1.v 1 1 " "Using design file mux8to1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux8to1 " "Found entity 1: mux8to1" {  } { { "mux8to1.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/mux8to1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705697288851 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1705697288851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8to1 alu:alu1\|mux8to1:mux " "Elaborating entity \"mux8to1\" for hierarchy \"alu:alu1\|mux8to1:mux\"" {  } { { "alu.v" "mux" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/alu.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705697288851 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in0 mux8to1.v(7) " "Verilog HDL Always Construct warning at mux8to1.v(7): variable \"in0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux8to1.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/mux8to1.v" 7 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1705697288851 "|mips|alu:alu1|mux8to1:mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in1 mux8to1.v(8) " "Verilog HDL Always Construct warning at mux8to1.v(8): variable \"in1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux8to1.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/mux8to1.v" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1705697288851 "|mips|alu:alu1|mux8to1:mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in2 mux8to1.v(9) " "Verilog HDL Always Construct warning at mux8to1.v(9): variable \"in2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux8to1.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/mux8to1.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1705697288851 "|mips|alu:alu1|mux8to1:mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in3 mux8to1.v(10) " "Verilog HDL Always Construct warning at mux8to1.v(10): variable \"in3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux8to1.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/mux8to1.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1705697288851 "|mips|alu:alu1|mux8to1:mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in4 mux8to1.v(11) " "Verilog HDL Always Construct warning at mux8to1.v(11): variable \"in4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux8to1.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/mux8to1.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1705697288851 "|mips|alu:alu1|mux8to1:mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in5 mux8to1.v(12) " "Verilog HDL Always Construct warning at mux8to1.v(12): variable \"in5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux8to1.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/mux8to1.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1705697288851 "|mips|alu:alu1|mux8to1:mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in6 mux8to1.v(13) " "Verilog HDL Always Construct warning at mux8to1.v(13): variable \"in6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux8to1.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/mux8to1.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1705697288851 "|mips|alu:alu1|mux8to1:mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in7 mux8to1.v(14) " "Verilog HDL Always Construct warning at mux8to1.v(14): variable \"in7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux8to1.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/mux8to1.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1705697288851 "|mips|alu:alu1|mux8to1:mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_block memory_block:mem_block " "Elaborating entity \"memory_block\" for hierarchy \"memory_block:mem_block\"" {  } { { "mips.v" "mem_block" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/mips.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705697288867 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "4 0 1023 memory_block.v(15) " "Verilog HDL warning at memory_block.v(15): number of words (4) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "memory_block.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/memory_block.v" 15 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1705697288867 "|mips|memory_block:mem_block"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_data memory_block.v(21) " "Verilog HDL Always Construct warning at memory_block.v(21): inferring latch(es) for variable \"read_data\", which holds its previous value in one or more paths through the always construct" {  } { { "memory_block.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/memory_block.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1705697288867 "|mips|memory_block:mem_block"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "memory_block.v(48) " "Verilog HDL warning at memory_block.v(48): ignoring unsupported system task" {  } { { "memory_block.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/memory_block.v" 48 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1705697288867 "|mips|memory_block:mem_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[0\] memory_block.v(21) " "Inferred latch for \"read_data\[0\]\" at memory_block.v(21)" {  } { { "memory_block.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/memory_block.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697288867 "|mips|memory_block:mem_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[1\] memory_block.v(21) " "Inferred latch for \"read_data\[1\]\" at memory_block.v(21)" {  } { { "memory_block.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/memory_block.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697288867 "|mips|memory_block:mem_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[2\] memory_block.v(21) " "Inferred latch for \"read_data\[2\]\" at memory_block.v(21)" {  } { { "memory_block.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/memory_block.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697288867 "|mips|memory_block:mem_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[3\] memory_block.v(21) " "Inferred latch for \"read_data\[3\]\" at memory_block.v(21)" {  } { { "memory_block.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/memory_block.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697288867 "|mips|memory_block:mem_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[4\] memory_block.v(21) " "Inferred latch for \"read_data\[4\]\" at memory_block.v(21)" {  } { { "memory_block.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/memory_block.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697288867 "|mips|memory_block:mem_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[5\] memory_block.v(21) " "Inferred latch for \"read_data\[5\]\" at memory_block.v(21)" {  } { { "memory_block.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/memory_block.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697288867 "|mips|memory_block:mem_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[6\] memory_block.v(21) " "Inferred latch for \"read_data\[6\]\" at memory_block.v(21)" {  } { { "memory_block.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/memory_block.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697288867 "|mips|memory_block:mem_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[7\] memory_block.v(21) " "Inferred latch for \"read_data\[7\]\" at memory_block.v(21)" {  } { { "memory_block.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/memory_block.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697288867 "|mips|memory_block:mem_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[8\] memory_block.v(21) " "Inferred latch for \"read_data\[8\]\" at memory_block.v(21)" {  } { { "memory_block.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/memory_block.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697288867 "|mips|memory_block:mem_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[9\] memory_block.v(21) " "Inferred latch for \"read_data\[9\]\" at memory_block.v(21)" {  } { { "memory_block.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/memory_block.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697288867 "|mips|memory_block:mem_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[10\] memory_block.v(21) " "Inferred latch for \"read_data\[10\]\" at memory_block.v(21)" {  } { { "memory_block.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/memory_block.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697288867 "|mips|memory_block:mem_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[11\] memory_block.v(21) " "Inferred latch for \"read_data\[11\]\" at memory_block.v(21)" {  } { { "memory_block.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/memory_block.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697288867 "|mips|memory_block:mem_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[12\] memory_block.v(21) " "Inferred latch for \"read_data\[12\]\" at memory_block.v(21)" {  } { { "memory_block.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/memory_block.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697288867 "|mips|memory_block:mem_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[13\] memory_block.v(21) " "Inferred latch for \"read_data\[13\]\" at memory_block.v(21)" {  } { { "memory_block.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/memory_block.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697288867 "|mips|memory_block:mem_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[14\] memory_block.v(21) " "Inferred latch for \"read_data\[14\]\" at memory_block.v(21)" {  } { { "memory_block.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/memory_block.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697288867 "|mips|memory_block:mem_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[15\] memory_block.v(21) " "Inferred latch for \"read_data\[15\]\" at memory_block.v(21)" {  } { { "memory_block.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/memory_block.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697288867 "|mips|memory_block:mem_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[16\] memory_block.v(21) " "Inferred latch for \"read_data\[16\]\" at memory_block.v(21)" {  } { { "memory_block.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/memory_block.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697288867 "|mips|memory_block:mem_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[17\] memory_block.v(21) " "Inferred latch for \"read_data\[17\]\" at memory_block.v(21)" {  } { { "memory_block.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/memory_block.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697288867 "|mips|memory_block:mem_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[18\] memory_block.v(21) " "Inferred latch for \"read_data\[18\]\" at memory_block.v(21)" {  } { { "memory_block.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/memory_block.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697288867 "|mips|memory_block:mem_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[19\] memory_block.v(21) " "Inferred latch for \"read_data\[19\]\" at memory_block.v(21)" {  } { { "memory_block.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/memory_block.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697288867 "|mips|memory_block:mem_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[20\] memory_block.v(21) " "Inferred latch for \"read_data\[20\]\" at memory_block.v(21)" {  } { { "memory_block.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/memory_block.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697288867 "|mips|memory_block:mem_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[21\] memory_block.v(21) " "Inferred latch for \"read_data\[21\]\" at memory_block.v(21)" {  } { { "memory_block.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/memory_block.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697288867 "|mips|memory_block:mem_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[22\] memory_block.v(21) " "Inferred latch for \"read_data\[22\]\" at memory_block.v(21)" {  } { { "memory_block.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/memory_block.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697288867 "|mips|memory_block:mem_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[23\] memory_block.v(21) " "Inferred latch for \"read_data\[23\]\" at memory_block.v(21)" {  } { { "memory_block.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/memory_block.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697288867 "|mips|memory_block:mem_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[24\] memory_block.v(21) " "Inferred latch for \"read_data\[24\]\" at memory_block.v(21)" {  } { { "memory_block.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/memory_block.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697288867 "|mips|memory_block:mem_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[25\] memory_block.v(21) " "Inferred latch for \"read_data\[25\]\" at memory_block.v(21)" {  } { { "memory_block.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/memory_block.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697288867 "|mips|memory_block:mem_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[26\] memory_block.v(21) " "Inferred latch for \"read_data\[26\]\" at memory_block.v(21)" {  } { { "memory_block.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/memory_block.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697288867 "|mips|memory_block:mem_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[27\] memory_block.v(21) " "Inferred latch for \"read_data\[27\]\" at memory_block.v(21)" {  } { { "memory_block.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/memory_block.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697288867 "|mips|memory_block:mem_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[28\] memory_block.v(21) " "Inferred latch for \"read_data\[28\]\" at memory_block.v(21)" {  } { { "memory_block.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/memory_block.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697288867 "|mips|memory_block:mem_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[29\] memory_block.v(21) " "Inferred latch for \"read_data\[29\]\" at memory_block.v(21)" {  } { { "memory_block.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/memory_block.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697288867 "|mips|memory_block:mem_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[30\] memory_block.v(21) " "Inferred latch for \"read_data\[30\]\" at memory_block.v(21)" {  } { { "memory_block.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/memory_block.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697288867 "|mips|memory_block:mem_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[31\] memory_block.v(21) " "Inferred latch for \"read_data\[31\]\" at memory_block.v(21)" {  } { { "memory_block.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/memory_block.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697288867 "|mips|memory_block:mem_block"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/output_files/mips.map.smsg " "Generated suppressed messages file C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/output_files/mips.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697289822 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1705697290016 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705697290016 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "mips.v" "" { Text "C:/Users/aydin/OneDrive/Desktop/MIPS_processor_32bits/mips.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705697290054 "|mips|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1705697290054 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1705697290054 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1705697290054 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1705697290054 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4808 " "Peak virtual memory: 4808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705697290100 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 19 23:48:10 2024 " "Processing ended: Fri Jan 19 23:48:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705697290100 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705697290100 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705697290100 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1705697290100 ""}
