Analysis & Elaboration report for riscv_top
Sun Mar  4 20:55:48 2018
Quartus Prime Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for ram_wrap:ram|OnChipRAM:ram|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated
  6. Source assignments for rom_wrap:rom|CodeROM:rom|altsyncram:altsyncram_component|altsyncram_fta1:auto_generated
  7. Parameter Settings for User Entity Instance: ram_wrap:ram|OnChipRAM:ram|altsyncram:altsyncram_component
  8. Parameter Settings for User Entity Instance: rom_wrap:rom|CodeROM:rom|altsyncram:altsyncram_component
  9. altsyncram Parameter Settings by Entity Instance
 10. Analysis & Elaboration Settings
 11. Port Connectivity Checks: "ram_wrap:ram|OnChipRAM:ram"
 12. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                            ;
+------------------------------------+------------------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Sun Mar  4 20:55:48 2018                ;
; Quartus Prime Version              ; 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition ;
; Revision Name                      ; riscv_top                                            ;
; Top-level Entity Name              ; riscv_top                                            ;
; Family                             ; MAX 10                                               ;
; Total logic elements               ; N/A until Partition Merge                            ;
;     Total combinational functions  ; N/A until Partition Merge                            ;
;     Dedicated logic registers      ; N/A until Partition Merge                            ;
; Total registers                    ; N/A until Partition Merge                            ;
; Total pins                         ; N/A until Partition Merge                            ;
; Total virtual pins                 ; N/A until Partition Merge                            ;
; Total memory bits                  ; N/A until Partition Merge                            ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                            ;
; Total PLLs                         ; N/A until Partition Merge                            ;
; UFM blocks                         ; N/A until Partition Merge                            ;
; ADC blocks                         ; N/A until Partition Merge                            ;
+------------------------------------+------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                             ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+-----------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                       ; IP Include File             ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+-----------------------------+
; Altera ; RAM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |riscv_top|ram_wrap:ram|OnChipRAM:ram ; ../ip/OnChipRAM/OnChipRAM.v ;
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |riscv_top|rom_wrap:rom|CodeROM:rom   ; ../ip/CodeROM/CodeROM.v     ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+-----------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_wrap:ram|OnChipRAM:ram|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for rom_wrap:rom|CodeROM:rom|altsyncram:altsyncram_component|altsyncram_fta1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_wrap:ram|OnChipRAM:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                     ;
; WIDTH_A                            ; 32                   ; Signed Integer                              ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                              ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                     ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_k8g1      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom_wrap:rom|CodeROM:rom|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------+------------------------------------+
; Parameter Name                     ; Value                       ; Type                               ;
+------------------------------------+-----------------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                            ;
; OPERATION_MODE                     ; ROM                         ; Untyped                            ;
; WIDTH_A                            ; 32                          ; Signed Integer                     ;
; WIDTHAD_A                          ; 10                          ; Signed Integer                     ;
; NUMWORDS_A                         ; 1024                        ; Signed Integer                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                            ;
; WIDTH_B                            ; 1                           ; Untyped                            ;
; WIDTHAD_B                          ; 1                           ; Untyped                            ;
; NUMWORDS_B                         ; 1                           ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                           ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                            ;
; BYTE_SIZE                          ; 8                           ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                            ;
; INIT_FILE                          ; ../ip/CodeROM/riscv_top.mif ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                           ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                      ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                      ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                            ;
; DEVICE_FAMILY                      ; MAX 10                      ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_fta1             ; Untyped                            ;
+------------------------------------+-----------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                       ;
+-------------------------------------------+------------------------------------------------------------+
; Name                                      ; Value                                                      ;
+-------------------------------------------+------------------------------------------------------------+
; Number of entity instances                ; 2                                                          ;
; Entity Instance                           ; ram_wrap:ram|OnChipRAM:ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                ;
;     -- WIDTH_A                            ; 32                                                         ;
;     -- NUMWORDS_A                         ; 4096                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; rom_wrap:rom|CodeROM:rom|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                        ;
;     -- WIDTH_A                            ; 32                                                         ;
;     -- NUMWORDS_A                         ; 1024                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
+-------------------------------------------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                                      ; riscv_top          ; riscv_top          ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_wrap:ram|OnChipRAM:ram"                                                                                                                         ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                           ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (9 bits) is smaller than the input port (12 bits) it drives.  Extra input bit(s) "address[11..9]" will be connected to GND. ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition
    Info: Processing started: Sun Mar  4 20:55:36 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off riscv -c riscv_top --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /home/zerokfy/work/repo/riscv/src/rtl/gen_gr.v
    Info (12023): Found entity 1: gen_gr File: /home/zerokfy/work/repo/riscv/src/rtl/gen_gr.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /home/zerokfy/work/repo/riscv/src/rtl/rv32i_core.v
    Info (12023): Found entity 1: rv32i_core File: /home/zerokfy/work/repo/riscv/src/rtl/rv32i_core.v Line: 8
Info (12021): Found 0 design units, including 0 entities, in source file /home/zerokfy/work/repo/riscv/src/rtl/sim_top.v
Info (12021): Found 1 design units, including 1 entities, in source file /home/zerokfy/work/repo/riscv/ip/OnChipRAM/OnChipRAM.v
    Info (12023): Found entity 1: OnChipRAM File: /home/zerokfy/work/repo/riscv/ip/OnChipRAM/OnChipRAM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /home/zerokfy/work/repo/riscv/ip/CodeROM/CodeROM.v
    Info (12023): Found entity 1: CodeROM File: /home/zerokfy/work/repo/riscv/ip/CodeROM/CodeROM.v Line: 39
Info (12021): Found 2 design units, including 2 entities, in source file /home/zerokfy/work/repo/riscv/src/rtl/seg7_ctrl.v
    Info (12023): Found entity 1: seg7_ctrl File: /home/zerokfy/work/repo/riscv/src/rtl/seg7_ctrl.v Line: 8
    Info (12023): Found entity 2: digit_dec File: /home/zerokfy/work/repo/riscv/src/rtl/seg7_ctrl.v Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file /home/zerokfy/work/repo/riscv/src/rtl/rom_wrap.v
    Info (12023): Found entity 1: rom_wrap File: /home/zerokfy/work/repo/riscv/src/rtl/rom_wrap.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /home/zerokfy/work/repo/riscv/src/rtl/riscv_top.v
    Info (12023): Found entity 1: riscv_top File: /home/zerokfy/work/repo/riscv/src/rtl/riscv_top.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /home/zerokfy/work/repo/riscv/src/rtl/ram_wrap.v
    Info (12023): Found entity 1: ram_wrap File: /home/zerokfy/work/repo/riscv/src/rtl/ram_wrap.v Line: 8
Info (12127): Elaborating entity "riscv_top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at riscv_top.v(33): object "_core_p_reset" assigned a value but never read File: /home/zerokfy/work/repo/riscv/src/rtl/riscv_top.v Line: 33
Warning (10036): Verilog HDL or VHDL warning at riscv_top.v(34): object "_core_m_clock" assigned a value but never read File: /home/zerokfy/work/repo/riscv/src/rtl/riscv_top.v Line: 34
Warning (10036): Verilog HDL or VHDL warning at riscv_top.v(37): object "_rom_p_reset" assigned a value but never read File: /home/zerokfy/work/repo/riscv/src/rtl/riscv_top.v Line: 37
Warning (10036): Verilog HDL or VHDL warning at riscv_top.v(38): object "_rom_m_clock" assigned a value but never read File: /home/zerokfy/work/repo/riscv/src/rtl/riscv_top.v Line: 38
Warning (10036): Verilog HDL or VHDL warning at riscv_top.v(44): object "_ram_p_reset" assigned a value but never read File: /home/zerokfy/work/repo/riscv/src/rtl/riscv_top.v Line: 44
Warning (10036): Verilog HDL or VHDL warning at riscv_top.v(45): object "_ram_m_clock" assigned a value but never read File: /home/zerokfy/work/repo/riscv/src/rtl/riscv_top.v Line: 45
Warning (10036): Verilog HDL or VHDL warning at riscv_top.v(53): object "_segc_p_reset" assigned a value but never read File: /home/zerokfy/work/repo/riscv/src/rtl/riscv_top.v Line: 53
Warning (10036): Verilog HDL or VHDL warning at riscv_top.v(54): object "_segc_m_clock" assigned a value but never read File: /home/zerokfy/work/repo/riscv/src/rtl/riscv_top.v Line: 54
Info (12128): Elaborating entity "seg7_ctrl" for hierarchy "seg7_ctrl:segc" File: /home/zerokfy/work/repo/riscv/src/rtl/riscv_top.v Line: 57
Warning (10036): Verilog HDL or VHDL warning at seg7_ctrl.v(27): object "_dec_p_reset" assigned a value but never read File: /home/zerokfy/work/repo/riscv/src/rtl/seg7_ctrl.v Line: 27
Warning (10036): Verilog HDL or VHDL warning at seg7_ctrl.v(28): object "_dec_m_clock" assigned a value but never read File: /home/zerokfy/work/repo/riscv/src/rtl/seg7_ctrl.v Line: 28
Warning (10036): Verilog HDL or VHDL warning at seg7_ctrl.v(31): object "_dec_5_p_reset" assigned a value but never read File: /home/zerokfy/work/repo/riscv/src/rtl/seg7_ctrl.v Line: 31
Warning (10036): Verilog HDL or VHDL warning at seg7_ctrl.v(32): object "_dec_5_m_clock" assigned a value but never read File: /home/zerokfy/work/repo/riscv/src/rtl/seg7_ctrl.v Line: 32
Warning (10036): Verilog HDL or VHDL warning at seg7_ctrl.v(35): object "_dec_4_p_reset" assigned a value but never read File: /home/zerokfy/work/repo/riscv/src/rtl/seg7_ctrl.v Line: 35
Warning (10036): Verilog HDL or VHDL warning at seg7_ctrl.v(36): object "_dec_4_m_clock" assigned a value but never read File: /home/zerokfy/work/repo/riscv/src/rtl/seg7_ctrl.v Line: 36
Warning (10036): Verilog HDL or VHDL warning at seg7_ctrl.v(39): object "_dec_3_p_reset" assigned a value but never read File: /home/zerokfy/work/repo/riscv/src/rtl/seg7_ctrl.v Line: 39
Warning (10036): Verilog HDL or VHDL warning at seg7_ctrl.v(40): object "_dec_3_m_clock" assigned a value but never read File: /home/zerokfy/work/repo/riscv/src/rtl/seg7_ctrl.v Line: 40
Warning (10036): Verilog HDL or VHDL warning at seg7_ctrl.v(43): object "_dec_2_p_reset" assigned a value but never read File: /home/zerokfy/work/repo/riscv/src/rtl/seg7_ctrl.v Line: 43
Warning (10036): Verilog HDL or VHDL warning at seg7_ctrl.v(44): object "_dec_2_m_clock" assigned a value but never read File: /home/zerokfy/work/repo/riscv/src/rtl/seg7_ctrl.v Line: 44
Warning (10036): Verilog HDL or VHDL warning at seg7_ctrl.v(47): object "_dec_1_p_reset" assigned a value but never read File: /home/zerokfy/work/repo/riscv/src/rtl/seg7_ctrl.v Line: 47
Warning (10036): Verilog HDL or VHDL warning at seg7_ctrl.v(48): object "_dec_1_m_clock" assigned a value but never read File: /home/zerokfy/work/repo/riscv/src/rtl/seg7_ctrl.v Line: 48
Info (12128): Elaborating entity "digit_dec" for hierarchy "seg7_ctrl:segc|digit_dec:dec" File: /home/zerokfy/work/repo/riscv/src/rtl/seg7_ctrl.v Line: 49
Info (12128): Elaborating entity "ram_wrap" for hierarchy "ram_wrap:ram" File: /home/zerokfy/work/repo/riscv/src/rtl/riscv_top.v Line: 58
Warning (10230): Verilog HDL assignment warning at ram_wrap.v(30): truncated value with size 12 to match size of target (9) File: /home/zerokfy/work/repo/riscv/src/rtl/ram_wrap.v Line: 30
Info (12128): Elaborating entity "OnChipRAM" for hierarchy "ram_wrap:ram|OnChipRAM:ram" File: /home/zerokfy/work/repo/riscv/src/rtl/ram_wrap.v Line: 27
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram_wrap:ram|OnChipRAM:ram|altsyncram:altsyncram_component" File: /home/zerokfy/work/repo/riscv/ip/OnChipRAM/OnChipRAM.v Line: 88
Info (12130): Elaborated megafunction instantiation "ram_wrap:ram|OnChipRAM:ram|altsyncram:altsyncram_component" File: /home/zerokfy/work/repo/riscv/ip/OnChipRAM/OnChipRAM.v Line: 88
Info (12133): Instantiated megafunction "ram_wrap:ram|OnChipRAM:ram|altsyncram:altsyncram_component" with the following parameter: File: /home/zerokfy/work/repo/riscv/ip/OnChipRAM/OnChipRAM.v Line: 88
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k8g1.tdf
    Info (12023): Found entity 1: altsyncram_k8g1 File: /home/zerokfy/work/repo/riscv/prj/db/altsyncram_k8g1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_k8g1" for hierarchy "ram_wrap:ram|OnChipRAM:ram|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated" File: /opt/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "rom_wrap" for hierarchy "rom_wrap:rom" File: /home/zerokfy/work/repo/riscv/src/rtl/riscv_top.v Line: 59
Info (12128): Elaborating entity "CodeROM" for hierarchy "rom_wrap:rom|CodeROM:rom" File: /home/zerokfy/work/repo/riscv/src/rtl/rom_wrap.v Line: 18
Info (12128): Elaborating entity "altsyncram" for hierarchy "rom_wrap:rom|CodeROM:rom|altsyncram:altsyncram_component" File: /home/zerokfy/work/repo/riscv/ip/CodeROM/CodeROM.v Line: 81
Info (12130): Elaborated megafunction instantiation "rom_wrap:rom|CodeROM:rom|altsyncram:altsyncram_component" File: /home/zerokfy/work/repo/riscv/ip/CodeROM/CodeROM.v Line: 81
Info (12133): Instantiated megafunction "rom_wrap:rom|CodeROM:rom|altsyncram:altsyncram_component" with the following parameter: File: /home/zerokfy/work/repo/riscv/ip/CodeROM/CodeROM.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../ip/CodeROM/riscv_top.mif"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fta1.tdf
    Info (12023): Found entity 1: altsyncram_fta1 File: /home/zerokfy/work/repo/riscv/prj/db/altsyncram_fta1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_fta1" for hierarchy "rom_wrap:rom|CodeROM:rom|altsyncram:altsyncram_component|altsyncram_fta1:auto_generated" File: /opt/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "rv32i_core" for hierarchy "rv32i_core:core" File: /home/zerokfy/work/repo/riscv/src/rtl/riscv_top.v Line: 60
Warning (10036): Verilog HDL or VHDL warning at rv32i_core.v(27): object "inst" assigned a value but never read File: /home/zerokfy/work/repo/riscv/src/rtl/rv32i_core.v Line: 27
Warning (10036): Verilog HDL or VHDL warning at rv32i_core.v(53): object "_gr_p_reset" assigned a value but never read File: /home/zerokfy/work/repo/riscv/src/rtl/rv32i_core.v Line: 53
Warning (10036): Verilog HDL or VHDL warning at rv32i_core.v(54): object "_gr_m_clock" assigned a value but never read File: /home/zerokfy/work/repo/riscv/src/rtl/rv32i_core.v Line: 54
Info (12128): Elaborating entity "gen_gr" for hierarchy "rv32i_core:core|gen_gr:gr" File: /home/zerokfy/work/repo/riscv/src/rtl/rv32i_core.v Line: 217
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 26 warnings
    Info: Peak virtual memory: 1371 megabytes
    Info: Processing ended: Sun Mar  4 20:55:48 2018
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:26


