{"vcs1":{"timestamp_begin":1681690060.916182857, "rt":0.77, "ut":0.23, "st":0.12}}
{"vcselab":{"timestamp_begin":1681690061.724254390, "rt":1.33, "ut":0.21, "st":0.12}}
{"link":{"timestamp_begin":1681690063.073587551, "rt":0.59, "ut":0.06, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681690060.614175703}
{"VCS_COMP_START_TIME": 1681690060.614175703}
{"VCS_COMP_END_TIME": 1681690064.335482311}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339916}}
{"stitch_vcselab": {"peak_mem": 222600}}
