Warning (10268): Verilog HDL information at clkdivisor.v(9): always construct contains both blocking and non-blocking assignments File: C:/intelFPGA_lite/20.1/quartus/bin64/Projects/clockdivisor/clkdivisor.v Line: 9
