Item(by='nickmqb', descendants=None, kids=None, score=None, time=1605992854, title=None, item_type='comment', url=None, parent=25172688, text='I probably won&#x27;t port it to other platforms, however, as I wrote in another comment, I am considering open sourcing it when it&#x27;s done, so others can port it if they like.<p>I just looked up the MiSTer board [1]. They are using a DE10-Nano FPGA [2], which is a lot more powerful than the iCE40 UP5K [3] that I&#x27;m using (for comparison, the DE10-Nano has 110,000 lookup elements, whereas the iCE40 UP5K just has 5,280, so ~20x difference!). So porting should be pretty easy. It also opens up opportunities to increase the resolution, frame rate and render distance.<p>[1] <a href="https:&#x2F;&#x2F;github.com&#x2F;MiSTer-devel&#x2F;Main_MiSTer&#x2F;wiki" rel="nofollow">https:&#x2F;&#x2F;github.com&#x2F;MiSTer-devel&#x2F;Main_MiSTer&#x2F;wiki</a>\n[2] <a href="https:&#x2F;&#x2F;www.digikey.com&#x2F;en&#x2F;product-highlight&#x2F;t&#x2F;terasic-tech&#x2F;de10-nano" rel="nofollow">https:&#x2F;&#x2F;www.digikey.com&#x2F;en&#x2F;product-highlight&#x2F;t&#x2F;terasic-tech&#x2F;...</a>\n[3] <a href="https:&#x2F;&#x2F;www.latticesemi.com&#x2F;en&#x2F;Products&#x2F;FPGAandCPLD&#x2F;iCE40UltraPlus" rel="nofollow">https:&#x2F;&#x2F;www.latticesemi.com&#x2F;en&#x2F;Products&#x2F;FPGAandCPLD&#x2F;iCE40Ult...</a>')