v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 48900 44900 1 0 0 gnd-1.sym
C 48800 46300 1 270 0 voltage-3.sym
{
T 49500 46100 5 8 0 0 270 0 1
device=VOLTAGE_SOURCE
T 49300 46100 5 10 1 1 0 0 1
refdes=V1
T 49500 45900 5 10 1 1 180 0 1
value=3
}
C 48800 46400 1 0 0 vcc-1.sym
C 47600 44900 1 0 0 gnd-1.sym
C 44900 46200 1 0 0 spice-model-1.sym
{
T 45000 46900 5 10 0 1 0 0 1
device=model
T 45000 46800 5 10 1 1 0 0 1
refdes=A1
T 46200 46500 5 10 1 1 0 0 1
model-name=DTRIGGER
T 45400 46300 5 10 1 1 0 0 1
file=dtrigger.lib
}
N 47700 46500 47700 46700 4
{
T 47900 46600 5 10 1 1 0 0 1
netname=Clock
}
N 47700 45200 47700 45300 4
N 49000 46400 49000 46300 4
N 49000 45200 49000 45400 4
C 50100 44700 1 0 0 d42.sym
{
T 51900 46500 5 10 0 0 0 0 1
device=d-trigger
T 51400 46700 5 10 1 1 0 6 1
refdes=U1
T 50400 44700 5 10 0 1 0 0 1
model-name=DTRIGGER
}
N 51700 45300 51900 45300 4
N 50000 47000 51900 47000 4
N 50000 47000 50000 46300 4
N 50000 46300 50100 46300 4
N 51700 46300 52600 46300 4
{
T 52100 46000 5 10 1 1 0 0 1
netname=OUT2
}
C 47400 45300 1 0 0 vpulse-1.sym
{
T 48100 45950 5 10 1 1 0 0 1
refdes=V2
T 48100 46150 5 10 0 0 0 0 1
device=vpulse
T 48100 46350 5 10 0 0 0 0 1
footprint=none
T 48300 45650 5 10 0 1 0 0 1
value=pulse 0 3 1 1p 1p 1 2
}
N 51900 45300 51900 47000 4
C 50100 47600 1 0 0 d42.sym
{
T 51900 49400 5 10 0 0 0 0 1
device=d-trigger
T 51400 49600 5 10 1 1 0 6 1
refdes=U2
T 50100 47600 5 10 0 1 0 0 1
model-name=DTRIGGER
}
N 51700 49200 52600 49200 4
{
T 52100 49300 5 10 1 1 0 0 1
netname=OUT4
}
N 50100 48200 49800 48200 4
{
T 49600 47900 5 10 1 1 0 0 1
netname=Clock
}
N 50100 45300 49800 45300 4
{
T 49600 45000 5 10 1 1 0 0 1
netname=Clock
}
C 44900 45300 1 0 0 spice-model-1.sym
{
T 45000 46000 5 10 0 1 0 0 1
device=model
T 45000 45900 5 10 1 1 0 0 1
refdes=A2
T 46200 45600 5 10 1 1 0 0 1
model-name=NAND
T 45400 45400 5 10 1 1 0 0 1
file=nand.lib
}
C 45000 48000 1 0 0 nand42.sym
{
T 45300 48900 5 10 1 1 0 0 1
refdes=U3
T 45495 49700 5 10 0 1 0 0 1
device=nand
T 45000 48000 5 10 0 1 0 0 1
model-name=NAND
}
C 46500 48500 1 0 0 nand42.sym
{
T 46800 49400 5 10 1 1 0 0 1
refdes=U4
T 46995 50200 5 10 0 1 0 0 1
device=nand
T 46500 48500 5 10 0 1 0 0 1
model-name=NAND
}
C 46500 47500 1 0 0 nand42.sym
{
T 46800 48400 5 10 1 1 0 0 1
refdes=U5
T 46995 49200 5 10 0 1 0 0 1
device=nand
T 46500 47500 5 10 0 1 0 0 1
model-name=NAND
}
C 48000 47900 1 0 0 nand42.sym
{
T 48300 48800 5 10 1 1 0 0 1
refdes=U6
T 48495 49600 5 10 0 1 0 0 1
device=nand
T 48000 47900 5 10 0 1 0 0 1
model-name=NAND
}
N 52000 49200 52000 49900 4
N 52000 49900 44900 49900 4
N 44900 49900 44900 48700 4
N 44900 48700 45000 48700 4
N 52100 46300 52100 47300 4
N 52100 47300 44900 47300 4
N 44900 47300 44900 48300 4
N 44900 48300 45000 48300 4
N 46500 49200 45900 49200 4
N 45900 49200 45900 49900 4
N 46500 47800 45900 47800 4
N 45900 47800 45900 47300 4
N 46500 48800 46400 48800 4
N 46400 48200 46400 48800 4
N 46400 48200 46500 48200 4
N 46400 48500 46300 48500 4
N 47800 49000 47900 49000 4
N 47900 49000 47900 48600 4
N 48000 48200 47900 48200 4
N 47900 48200 47900 48000 4
N 48000 48600 47900 48600 4
N 47900 48000 47800 48000 4
N 50100 49200 49400 49200 4
N 49400 49200 49400 48400 4
N 49400 48400 49300 48400 4
C 53200 47900 1 90 0 resistor-2.sym
{
T 52850 48300 5 10 0 0 90 0 1
device=RESISTOR
T 53300 48400 5 10 1 1 0 0 1
refdes=R1
T 53600 48300 5 10 1 1 180 0 1
value=10k
}
C 53300 46800 1 90 0 capacitor-1.sym
{
T 52600 47000 5 10 0 0 90 0 1
device=CAPACITOR
T 52400 47000 5 10 0 0 90 0 1
symversion=0.1
T 52900 47500 5 10 1 1 180 0 1
refdes=C1
T 53200 47000 5 10 1 1 0 0 1
value=0.1u
}
C 53000 46500 1 0 0 gnd-1.sym
C 52900 48800 1 0 0 vcc-1.sym
N 53100 47900 53100 47700 4
N 53100 47800 52700 47800 4
{
T 52500 47900 5 10 1 1 0 0 1
netname=CLR
}
C 44900 44600 1 0 0 spice-directive-1.sym
{
T 45000 44900 5 10 0 1 0 0 1
device=directive
T 45000 45000 5 10 1 1 0 0 1
refdes=A3
T 45000 44700 5 10 0 1 0 0 1
file=unknown
T 45000 44700 5 10 1 1 0 0 1
value=.ic v(CLR)=0
}
N 50900 47600 50900 47500 4
N 50900 47500 51400 47500 4
{
T 51200 47600 5 10 1 1 0 0 1
netname=CLR
}
N 50900 44700 50900 44600 4
N 50900 44600 51400 44600 4
{
T 51200 44700 5 10 1 1 0 0 1
netname=CLR
}
