
Selected circuits
===================
 - **Circuit**: 8x2-bit unsigned multiplier
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and mre parameters

Parameters of selected circuits
----------------------------

| Circuit name | MAE<sub>%</sub> | WCE<sub>%</sub> | EP<sub>%</sub> | MRE<sub>%</sub> | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| mul8x2u_106 | 0.00 | 0.00 | 0.00 | 0.00 | 0 |  [[Verilog](mul8x2u_106.v)]  [[C](mul8x2u_106.c)] |
| mul8x2u_0PJ | 0.049 | 0.20 | 25.00 | 0.76 | 1.0 |  [[Verilog](mul8x2u_0PJ.v)]  [[C](mul8x2u_0PJ.c)] |
| mul8x2u_0S7 | 0.067 | 0.29 | 37.50 | 1.45 | 1.5 |  [[Verilog](mul8x2u_0S7.v)]  [[C](mul8x2u_0S7.c)] |
| mul8x2u_0HB | 0.19 | 0.59 | 62.50 | 3.58 | 7.5 |  [[Verilog](mul8x2u_0HB.v)]  [[C](mul8x2u_0HB.c)] |
| mul8x2u_0ZF | 0.47 | 2.05 | 70.90 | 8.16 | 49 |  [[Verilog](mul8x2u_0ZF.v)]  [[C](mul8x2u_0ZF.c)] |
| mul8x2u_0ZV | 1.66 | 6.15 | 73.24 | 18.64 | 615 |  [[Verilog](mul8x2u_0ZV.v)]  [[C](mul8x2u_0ZV.c)] |
| mul8x2u_0XM | 4.90 | 15.53 | 74.22 | 43.01 | 5217 |  [[Verilog](mul8x2u_0XM.v)]  [[C](mul8x2u_0XM.c)] |
| mul8x2u_0NG | 18.68 | 74.71 | 74.71 | 100.00 | 76011 |  [[Verilog](mul8x2u_0NG.v)]  [[C](mul8x2u_0NG.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)

References
--------------
   - V. Mrazek, L. Sekanina and Z. Vasicek, "Libraries of Approximate Circuits: Design and Application in CNN Accelerators"

             