/*
 * Hobot Sigi SoC model.
 *
 * Copyright (c) 2022 Hobot Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 or
 * (at your option) any later version.
 */

#include "qemu/osdep.h"
#include "qemu/units.h"
#include "qapi/error.h"
#include "qemu/module.h"
#include "hw/sysbus.h"
#include "net/net.h"
#include "qom/object.h"
#include "sysemu/sysemu.h"
#include "sysemu/kvm.h"
#include "hw/arm/boot.h"
#include "kvm_arm.h"
#include "hw/misc/unimp.h"
#include "hw/arm/sigi-soc.h"
#include "qemu/log.h"
#include "hw/misc/unimp.h"
#include "hw/nvme/nvme.h"
#include "hw/gpio/dwapb_gpio.h"

#define SIGI_SOC_ACPU_TYPE ARM_CPU_TYPE_NAME("cortex-a78ae")
#define SIGI_SOC_RCPU_TYPE ARM_CPU_TYPE_NAME("cortex-r52")

static bool virt_get_secure(Object *obj, Error **errp)
{
    SigiSoC *s = SIGI_SOC(obj);

    return s->secure;
}

static void virt_set_secure(Object *obj, bool value, Error **errp)
{
    SigiSoC *s = SIGI_SOC(obj);

    s->secure = value;
}

static bool virt_get_virt(Object *obj, Error **errp)
{
    SigiSoC *s = SIGI_SOC(obj);

    return s->virt;
}

static void virt_set_virt(Object *obj, bool value, Error **errp)
{
    SigiSoC *s = SIGI_SOC(obj);

    s->virt = value;
}

static void virt_create_apu_cpus(SigiSoC *s)
{
    int i;

    object_initialize_child(OBJECT(s), "apu-cluster", &s->cpu_subsys.apu.cluster,
                            TYPE_CPU_CLUSTER);
    qdev_prop_set_uint32(DEVICE(&s->cpu_subsys.apu.cluster), "cluster-id", 0);

    for (i = 0; i < ARRAY_SIZE(s->cpu_subsys.apu.cpu); i++) {
        Object *obj;

        object_initialize_child(OBJECT(&s->cpu_subsys.apu.cluster),
                                "apu-cpu[*]", &s->cpu_subsys.apu.cpu[i],
                                SIGI_SOC_ACPU_TYPE);
        obj = OBJECT(&s->cpu_subsys.apu.cpu[i]);
        if (i) {
            /* Secondary CPUs start in powered-down state */
            object_property_set_bool(obj, "start-powered-off", true,
                                     &error_abort);
        }

        s->cpu_subsys.apu.cpu[i].mp_affinity = i * 0x100;
        object_property_set_int(obj, "core-count", ARRAY_SIZE(s->cpu_subsys.apu.cpu),
                                &error_abort);
        object_property_set_link(obj, "memory", OBJECT(get_system_memory()),
                                 &error_abort);
        if (!s->secure)
            object_property_set_bool(obj, "has_el3", false, NULL);

        if (!s->virt)
            object_property_set_bool(obj, "has_el2", false, NULL);

        qdev_realize(DEVICE(obj), NULL, &error_fatal);
    }

    qdev_realize(DEVICE(&s->cpu_subsys.apu.cluster), NULL, &error_fatal);
}

static void virt_create_its(SigiSoC *s)
{
    const char *itsclass = its_class_name();
    DeviceState *dev;
    MemoryRegion *mr;

    if (strcmp(itsclass, "arm-gicv3-its")) {
            itsclass = NULL;
    }

    if (!itsclass) {
        /* Do nothing if not supported */
        return;
    }

    object_initialize_child(OBJECT(s), "apu-gic-its", &s->cpu_subsys.apu.its,
                            itsclass);
    dev = DEVICE(&s->cpu_subsys.apu.its);
    object_property_set_link(OBJECT(dev), "parent-gicv3", OBJECT(&s->cpu_subsys.apu.gic), &error_abort);
    sysbus_realize(SYS_BUS_DEVICE(dev), &error_fatal);

    mr = sysbus_mmio_get_region(SYS_BUS_DEVICE(&s->cpu_subsys.apu.its), 0);
    memory_region_add_subregion(get_system_memory(), MM_GIC_ITS, mr);
}

static void virt_create_apu_gic(SigiSoC *s, qemu_irq *pic)
{
    static const uint64_t addrs[] = {
        MM_GIC_APU_DIST_MAIN,
        MM_GIC_APU_REDIST_0
    };
    SysBusDevice *gicbusdev;
    DeviceState *gicdev;
    int nr_apu_cpus = ARRAY_SIZE(s->cpu_subsys.apu.cpu);
    int i;

    object_initialize_child(OBJECT(s), "apu-gic", &s->cpu_subsys.apu.gic,
                            gicv3_class_name());
    gicbusdev = SYS_BUS_DEVICE(&s->cpu_subsys.apu.gic);
    gicdev = DEVICE(&s->cpu_subsys.apu.gic);
    qdev_prop_set_uint32(gicdev, "revision", 3);
    qdev_prop_set_uint32(gicdev, "num-cpu", nr_apu_cpus);
    qdev_prop_set_uint32(gicdev, "num-irq", SIGI_SOC_NR_IRQS + 32);
    qdev_prop_set_uint32(gicdev, "len-redist-region-count", 1);
    qdev_prop_set_uint32(gicdev, "redist-region-count[0]", nr_apu_cpus);
    object_property_set_link(OBJECT(gicdev), "sysmem", OBJECT(get_system_memory()), &error_fatal);
    qdev_prop_set_bit(gicdev, "has-lpi", true);
    qdev_prop_set_bit(gicdev, "has-security-extensions", true);

    sysbus_realize(SYS_BUS_DEVICE(&s->cpu_subsys.apu.gic), &error_fatal);

    for (i = 0; i < ARRAY_SIZE(addrs); i++) {
        MemoryRegion *mr;

        mr = sysbus_mmio_get_region(gicbusdev, i);
        memory_region_add_subregion(get_system_memory(), addrs[i], mr);
    }

    for (i = 0; i < nr_apu_cpus; i++) {
        DeviceState *cpudev = DEVICE(&s->cpu_subsys.apu.cpu[i]);
        int ppibase = SIGI_SOC_NR_IRQS + i * GIC_INTERNAL + GIC_NR_SGIS;
        qemu_irq maint_irq;
        int ti;
        /* Mapping from the output timer irq lines from the CPU to the
         * GIC PPI inputs.
         */
        const int timer_irq[] = {
            [GTIMER_PHYS] = SIGI_SOC_TIMER_NS_EL1_IRQ,
            [GTIMER_VIRT] = SIGI_SOC_TIMER_VIRT_IRQ,
            [GTIMER_HYP]  = SIGI_SOC_TIMER_NS_EL2_IRQ,
            [GTIMER_SEC]  = SIGI_SOC_TIMER_S_EL1_IRQ,
        };

        for (ti = 0; ti < ARRAY_SIZE(timer_irq); ti++) {
            qdev_connect_gpio_out(cpudev, ti,
                                  qdev_get_gpio_in(gicdev,
                                                   ppibase + timer_irq[ti]));
        }
        maint_irq = qdev_get_gpio_in(gicdev,
                                        ppibase + SIGI_SOC_GIC_MAINT_IRQ);
        qdev_connect_gpio_out_named(cpudev, "gicv3-maintenance-interrupt",
                                    0, maint_irq);
        sysbus_connect_irq(gicbusdev, i, qdev_get_gpio_in(cpudev, ARM_CPU_IRQ));
        sysbus_connect_irq(gicbusdev, i + nr_apu_cpus,
                           qdev_get_gpio_in(cpudev, ARM_CPU_FIQ));
        sysbus_connect_irq(gicbusdev, i + 2 * nr_apu_cpus,
                           qdev_get_gpio_in(cpudev, ARM_CPU_VIRQ));
        sysbus_connect_irq(gicbusdev, i + 3 * nr_apu_cpus,
                           qdev_get_gpio_in(cpudev, ARM_CPU_VFIQ));
    }

    for (i = 0; i < SIGI_SOC_NR_IRQS; i++) {
        pic[i] = qdev_get_gpio_in(gicdev, i);
    }
    virt_create_its(s);
}

static void virt_create_rpu_cpus(SigiSoC *s)
{
    int i;

    object_initialize_child(OBJECT(s), "rpu-cluster", &s->mcu_subsys.rpu.cluster,
                            TYPE_CPU_CLUSTER);
    qdev_prop_set_uint32(DEVICE(&s->mcu_subsys.rpu.cluster), "cluster-id", 1);

    for (i = 0; i < ARRAY_SIZE(s->mcu_subsys.rpu.cpu); i++) {
        Object *obj;

        object_initialize_child(OBJECT(&s->mcu_subsys.rpu.cluster),
                                "rpu-cpu[*]", &s->mcu_subsys.rpu.cpu[i],
                                SIGI_SOC_RCPU_TYPE);
        obj = OBJECT(&s->mcu_subsys.rpu.cpu[i]);
        object_property_set_bool(obj, "start-powered-off", true,
                                 &error_abort);

        object_property_set_int(obj, "mp-affinity", 0x100 | i, &error_abort);
        object_property_set_int(obj, "core-count", ARRAY_SIZE(s->mcu_subsys.rpu.cpu),
                                &error_abort);
        object_property_set_link(obj, "memory", OBJECT(get_system_memory()),
                                 &error_abort);
        qdev_realize(DEVICE(obj), NULL, &error_fatal);
    }

    qdev_realize(DEVICE(&s->mcu_subsys.rpu.cluster), NULL, &error_fatal);
}

static void virt_create_uarts(SigiSoC *s, qemu_irq *pic)
{
    int i;

    for (i = 0; i < ARRAY_SIZE(s->cpu_subsys.peri.uarts); i++) {
        char *name = g_strdup_printf("uart%d", i);
        DeviceState *dev;
        MemoryRegion *mr;
        uint64_t addr;

        object_initialize_child(OBJECT(s), name, &s->cpu_subsys.peri.uarts[i],
                                TYPE_SERIAL_MM);
        dev = DEVICE(&s->cpu_subsys.peri.uarts[i]);
        qdev_prop_set_uint8(dev, "regshift", 2);
        qdev_prop_set_uint32(dev, "baudbase", 115200);
        qdev_prop_set_uint8(dev, "endianness", DEVICE_LITTLE_ENDIAN);
        qdev_prop_set_chr(dev, "chardev", serial_hd(i));
        sysbus_realize(SYS_BUS_DEVICE(dev), &error_fatal);

        mr = sysbus_mmio_get_region(SYS_BUS_DEVICE(dev), 0);
        addr = MM_PERI_UART0 + i * MM_PERI_UART0_SIZE;
        memory_region_add_subregion(get_system_memory(), addr, mr);

        sysbus_connect_irq(SYS_BUS_DEVICE(dev), 0, pic[SIGI_SOC_UART0_IRQ_0 + i]);
        g_free(name);
    }
}

static void virt_create_gems(SigiSoC *s, qemu_irq *pic)
{
    int i;

    for (i = 0; i < ARRAY_SIZE(s->cpu_subsys.peri.gem); i++) {
        char *name;
        NICInfo *nd = &nd_table[i];
        DeviceState *dev;
        MemoryRegion *mr;
        uint64_t addr;

        addr = MM_PERI_ETH0 + i * MM_PERI_ETH0_SIZE;
        name = g_strdup_printf("gem%d", i);

        object_initialize_child(OBJECT(s), name, &s->cpu_subsys.peri.gem[i],
                                TYPE_CADENCE_GEM);
        dev = DEVICE(&s->cpu_subsys.peri.gem[i]);
        /* FIXME use qdev NIC properties instead of nd_table[] */
        if (nd->used) {
            qemu_check_nic_model(nd, "cadence_gem");
            qdev_set_nic_properties(dev, nd);
        }
        object_property_set_int(OBJECT(dev), "phy-addr", 23, &error_abort);
        object_property_set_int(OBJECT(dev), "num-priority-queues", 2,
                                &error_abort);
        sysbus_realize(SYS_BUS_DEVICE(dev), &error_fatal);

        mr = sysbus_mmio_get_region(SYS_BUS_DEVICE(dev), 0);
        memory_region_add_subregion(get_system_memory(), addr, mr);

        sysbus_connect_irq(SYS_BUS_DEVICE(dev), 0, pic[SIGI_SOC_ETH0_IRQ_0 + i]);
        g_free(name);
    }
}

/*
static void virt_create_dw_pcie(SigiSoC *s, qemu_irq *pic)
{

    static const int irqs[] = { SIGI_SOC_PCIE_IRQ_A, SIGI_SOC_PCIE_IRQ_B,
                                SIGI_SOC_PCIE_IRQ_C, SIGI_SOC_PCIE_IRQ_D};
    DeviceState *dev;
    MemoryRegion *mr;
    int i;

    object_initialize_child(OBJECT(s), "dw_pcie", &s->cpu_subsys.peri.dw_pcie,
                                TYPE_DESIGNWARE_PCIE_HOST);
    dev = DEVICE(&s->cpu_subsys.peri.dw_pcie);
    sysbus_realize(SYS_BUS_DEVICE(dev), &error_fatal);

    mr = sysbus_mmio_get_region(SYS_BUS_DEVICE(dev), 0);
    memory_region_add_subregion(&s->mr_ps, MM_PERI_DW_PCIE, mr);

    for (i = 0; i < ARRAY_SIZE(irqs); i++) {
        sysbus_connect_irq(SYS_BUS_DEVICE(dev), i, pic[irqs[i]]);
    }
}
*/

static void virt_create_pcie(SigiSoC *s, qemu_irq *pic)
{

    static const int irqs[] = { SIGI_SOC_PCIE_IRQ_A, SIGI_SOC_PCIE_IRQ_B,
                                SIGI_SOC_PCIE_IRQ_C, SIGI_SOC_PCIE_IRQ_D};
    DeviceState *dev;
    MemoryRegion *mmio_alias;
    MemoryRegion *mmio_reg;
    MemoryRegion *ecam_alias;
    MemoryRegion *ecam_reg;
    int i;

    object_initialize_child(OBJECT(s), "pcie", &s->cpu_subsys.peri.pcie,
                                TYPE_GPEX_HOST);
    dev = DEVICE(&s->cpu_subsys.peri.pcie);
    sysbus_realize(SYS_BUS_DEVICE(dev), &error_fatal);

    /* Map only the first size_ecam bytes of ECAM space */
    ecam_alias = g_new0(MemoryRegion, 1);
    ecam_reg = sysbus_mmio_get_region(SYS_BUS_DEVICE(dev), 0);
    memory_region_init_alias(ecam_alias, OBJECT(dev), "pcie-ecam",
                             ecam_reg, 0, MM_PERI_PCIE_CFG_SIZE);
    memory_region_add_subregion(get_system_memory(),
                                MM_PERI_PCIE_CFG, ecam_alias);

    /* Map the MMIO window into system address space so as to expose
     * the section of PCI MMIO space which starts at the same base address
     * (ie 1:1 mapping for that part of PCI MMIO space visible through
     * the window).
     */
    mmio_alias = g_new0(MemoryRegion, 1);
    mmio_reg = sysbus_mmio_get_region(SYS_BUS_DEVICE(dev), 1);
    memory_region_init_alias(mmio_alias, OBJECT(dev), "pcie-mmio",
                             mmio_reg, MM_PERI_PCIE_MMIO, MM_PERI_PCIE_MMIO_SIZE);
    memory_region_add_subregion(get_system_memory(), MM_PERI_PCIE_MMIO, mmio_alias);

    /* Map high MMIO space */
    MemoryRegion *high_mmio_alias = g_new0(MemoryRegion, 1);
    memory_region_init_alias(high_mmio_alias, OBJECT(dev), "pcie-mmio-high",
                             mmio_reg, MM_PERI_PCIE_MMIO_HIGH, MM_PERI_PCIE_MMIO_HIGH_SIZE);
    memory_region_add_subregion(get_system_memory(), MM_PERI_PCIE_MMIO_HIGH,
                                high_mmio_alias);

    for (i = 0; i < ARRAY_SIZE(irqs); i++) {
        sysbus_connect_irq(SYS_BUS_DEVICE(dev), i, pic[irqs[i]]);
        gpex_set_irq_num(GPEX_HOST(dev), i, irqs[i]);
    }
}

static void virt_create_sdhci(SigiSoC *s, qemu_irq *pic)
{
    int i;

    for (i = 0; i < ARRAY_SIZE(s->cpu_subsys.peri.mmc); i++) {
        DeviceState *dev;
        MemoryRegion *mr;

        object_initialize_child(OBJECT(s), "sdhci[*]", &s->cpu_subsys.peri.mmc[i],
                                TYPE_CADENCE_SDHCI);
        dev = DEVICE(&s->cpu_subsys.peri.mmc[i]);
        dev->id = g_strdup_printf("sdhci%d", i);
        object_property_set_uint(OBJECT(dev), "index", i,
                                 &error_fatal);
        object_property_set_uint(OBJECT(dev), "capareg", SDHCI_CAPABILITIES,
                                 &error_fatal);

        sysbus_realize(SYS_BUS_DEVICE(dev), &error_fatal);

        mr = sysbus_mmio_get_region(SYS_BUS_DEVICE(dev), 0);
        memory_region_add_subregion(get_system_memory(),
                                    MM_PERI_SDHCI0 + i * MM_PERI_SDHCI0_SIZE, mr);

        sysbus_connect_irq(SYS_BUS_DEVICE(dev), 0,
                           pic[SIGI_SOC_SDHCI0_IRQ_0 + i * 2]);
    }
}

static void virt_create_usb(SigiSoC *s, qemu_irq *pic)
{
    DeviceState *dev;
    MemoryRegion *mr;
    USBDWC3 *usb;

    object_initialize_child(OBJECT(s), "usb", &s->cpu_subsys.peri.usb,
                            TYPE_USB_DWC3);
    usb = &s->cpu_subsys.peri.usb;
    dev = DEVICE(&s->cpu_subsys.peri.usb);

    qdev_prop_set_uint32(dev, "intrs", 1);
    qdev_prop_set_uint32(dev, "slots", 2);

    sysbus_realize(SYS_BUS_DEVICE(dev), &error_fatal);
    mr = sysbus_mmio_get_region(SYS_BUS_DEVICE(dev), 0);
    memory_region_add_subregion(get_system_memory(), MM_PERI_USB, mr);
    sysbus_connect_irq(SYS_BUS_DEVICE(&usb->sysbus_xhci), 0, pic[SIGI_SOC_USB_IRQ_0]);
}

static void virt_create_gpio(SigiSoC *s, qemu_irq *pic)
{
    int i;

    for (i = 0; i < ARRAY_SIZE(s->cpu_subsys.peri.gpio); i++) {
        DeviceState *dev;
        MemoryRegion *mr;

        object_initialize_child(OBJECT(s), "gpio[*]", &s->cpu_subsys.peri.gpio[i],
                                TYPE_DWAPB_GPIO);
        dev = DEVICE(&s->cpu_subsys.peri.gpio[i]);
        dev->id = g_strdup_printf("gpio%d", i);

        sysbus_realize(SYS_BUS_DEVICE(dev), &error_fatal);
        mr = sysbus_mmio_get_region(SYS_BUS_DEVICE(dev), 0);
        memory_region_add_subregion(get_system_memory(),
                                    MM_PERI_GPIO0 + i * MM_PERI_GPIO_SIZE, mr);

        sysbus_connect_irq(SYS_BUS_DEVICE(dev), 0,
                           pic[SIGI_SOC_GPIO_IRQ_0 + i]);
    }
}


/* This takes the board allocated linear DDR memory and creates aliases
 * for each split DDR range/aperture on the Versal address map.
 */
static void virt_map_ddr(SigiSoC *s)
{
    uint64_t size = memory_region_size(s->cfg.mr_ddr);
    /* Describes the various split DDR access regions.  */
    static const struct {
        uint64_t base;
        uint64_t size;
    } addr_ranges[] = {
        { MM_TOP_DDR, MM_TOP_DDR_SIZE },
    };
    uint64_t offset = 0;
    int i;

    assert(ARRAY_SIZE(addr_ranges) == ARRAY_SIZE(s->noc.mr_ddr_ranges));
    for (i = 0; i < ARRAY_SIZE(addr_ranges) && size; i++) {
        char *name;
        uint64_t mapsize;

        mapsize = size < addr_ranges[i].size ? size : addr_ranges[i].size;
        name = g_strdup_printf("noc-ddr-range%d", i);
        /* Create the MR alias.  */
        memory_region_init_alias(&s->noc.mr_ddr_ranges[i], OBJECT(s),
                                 name, s->cfg.mr_ddr,
                                 offset, mapsize);

        /* Map it onto the NoC MR.  */
        memory_region_add_subregion(get_system_memory(), addr_ranges[i].base,
                                    &s->noc.mr_ddr_ranges[i]);
        offset += mapsize;
        size -= mapsize;
        g_free(name);
    }
}

static void virt_unimp(SigiSoC *s)
{
    //create_unimplemented_device("pcie-phy", MM_PERI_PCIE_PHY, MM_PERI_PCIE_PHY_SIZE);
}

static void sigi_soc_realize(DeviceState *dev, Error **errp)
{
    SigiSoC *s = SIGI_SOC(dev);
    qemu_irq pic[SIGI_SOC_NR_IRQS];

    virt_create_apu_cpus(s);
    virt_create_apu_gic(s, pic);
    virt_create_rpu_cpus(s);
    virt_create_uarts(s, pic);
    virt_create_sdhci(s, pic);
    virt_create_gems(s, pic);
    //virt_create_dw_pcie(s, pic);
    virt_create_pcie(s, pic);
    virt_create_usb(s, pic);
    virt_create_gpio(s, pic);
    virt_map_ddr(s);
    virt_unimp(s);

    /* Create the On Chip Memory (L2SRAM).  */
    memory_region_init_ram(&s->cpu_subsys.peri.l2sram, OBJECT(s), "l2sram",
                           MM_L2SRAM_SIZE, &error_fatal);
    memory_region_add_subregion_overlap(get_system_memory(), MM_L2SRAM, &s->cpu_subsys.peri.l2sram, 0);

    //memory_region_add_subregion_overlap(&s->cpu_subsys.apu.mr, 0, &s->mr_ps, 0);
}

static void sigi_soc_init(Object *obj)
{
    //SigiSoC *s = SIGI_SOC(obj);

    //memory_region_init(&s->cpu_subsys.apu.mr, obj, "mr-apu", UINT64_MAX);
    //memory_region_init(&s->mcu_subsys.rpu.mr, obj, "mr-rpu", UINT64_MAX);
    //memory_region_init(&s->mr_ps, obj, "mr-ps-switch", UINT64_MAX);
}

static Property sigi_soc_properties[] = {
    DEFINE_PROP_LINK("ddr", SigiSoC, cfg.mr_ddr, TYPE_MEMORY_REGION,
                     MemoryRegion *),
    DEFINE_PROP_BOOL("has-emmc", SigiSoC, cfg.has_emmc, false),
    DEFINE_PROP_END_OF_LIST()
};

static void sigi_soc_class_init(ObjectClass *klass, void *data)
{
    DeviceClass *dc = DEVICE_CLASS(klass);

    dc->realize = sigi_soc_realize;
    device_class_set_props(dc, sigi_soc_properties);
    object_class_property_add_bool(klass, "secure", virt_get_secure,
                                   virt_set_secure);
    object_class_property_set_description(klass, "secure",
                                                "Set on/off to enable/disable the ARM "
                                                "Security Extensions (TrustZone)");

    object_class_property_add_bool(klass, "virtualization", virt_get_virt,
                                   virt_set_virt);
    object_class_property_set_description(klass, "virtualization",
                                          "Set on/off to enable/disable emulating a "
                                          "guest CPU which implements the ARM "
                                          "Virtualization Extensions");
    /* No VMSD since we haven't got any top-level SoC state to save.  */
}

static const TypeInfo sigi_soc_info = {
    .name = TYPE_SIGI_SOC,
    .parent = TYPE_SYS_BUS_DEVICE,
    .instance_size = sizeof(SigiSoC),
    .instance_init = sigi_soc_init,
    .class_init = sigi_soc_class_init,
};

static void sigi_soc_register_types(void)
{
    type_register_static(&sigi_soc_info);
}

type_init(sigi_soc_register_types);
