{"axi_dma_0": {"type": "xilinx.com:ip:axi_dma:7.1", "mem_id": "S_AXI_LITE", "memtype": "REGISTER", "gpio": {}, "interrupts": {}, "parameters": {"C_S_AXI_LITE_ADDR_WIDTH": "10", "C_S_AXI_LITE_DATA_WIDTH": "32", "C_DLYTMR_RESOLUTION": "125", "C_PRMRY_IS_ACLK_ASYNC": "0", "C_ENABLE_MULTI_CHANNEL": "0", "C_NUM_MM2S_CHANNELS": "1", "C_NUM_S2MM_CHANNELS": "1", "C_INCLUDE_SG": "0", "C_SG_INCLUDE_STSCNTRL_STRM": "0", "C_SG_USE_STSAPP_LENGTH": "0", "C_SG_LENGTH_WIDTH": "26", "C_M_AXI_SG_ADDR_WIDTH": "32", "C_M_AXI_SG_DATA_WIDTH": "32", "C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH": "32", "C_S_AXIS_S2MM_STS_TDATA_WIDTH": "32", "C_MICRO_DMA": "0", "C_INCLUDE_MM2S": "1", "C_INCLUDE_MM2S_SF": "1", "C_MM2S_BURST_SIZE": "256", "C_M_AXI_MM2S_ADDR_WIDTH": "32", "C_M_AXI_MM2S_DATA_WIDTH": "32", "C_M_AXIS_MM2S_TDATA_WIDTH": "32", "C_INCLUDE_MM2S_DRE": "0", "C_INCLUDE_S2MM": "1", "C_INCLUDE_S2MM_SF": "1", "C_S2MM_BURST_SIZE": "256", "C_M_AXI_S2MM_ADDR_WIDTH": "32", "C_M_AXI_S2MM_DATA_WIDTH": "32", "C_S_AXIS_S2MM_TDATA_WIDTH": "32", "C_INCLUDE_S2MM_DRE": "0", "C_INCREASE_THROUGHPUT": "0", "C_FAMILY": "zynq", "Component_Name": "resizer_axi_dma_0_0", "c_include_sg": "0", "c_enable_multi_channel": "0", "c_num_mm2s_channels": "1", "c_num_s2mm_channels": "1", "c_sg_length_width": "26", "c_dlytmr_resolution": "125", "c_prmry_is_aclk_async": "0", "c_sg_include_stscntrl_strm": "0", "c_micro_dma": "0", "c_include_mm2s": "1", "c_m_axi_mm2s_data_width": "32", "c_m_axis_mm2s_tdata_width": "32", "c_include_mm2s_dre": "0", "c_include_mm2s_sf": "1", "c_mm2s_burst_size": "256", "c_include_s2mm": "1", "c_sg_use_stsapp_length": "0", "c_m_axi_s2mm_data_width": "32", "c_s_axis_s2mm_tdata_width": "32", "c_include_s2mm_dre": "0", "c_include_s2mm_sf": "1", "c_s2mm_burst_size": "256", "c_addr_width": "32", "c_single_interface": "0", "c_increase_throughput": "0", "EDK_IPTYPE": "PERIPHERAL", "C_BASEADDR": "0x40400000", "C_HIGHADDR": "0x4040FFFF", "DATA_WIDTH": "32", "PROTOCOL": "AXI4LITE", "FREQ_HZ": "100000000", "ID_WIDTH": "0", "ADDR_WIDTH": "10", "AWUSER_WIDTH": "0", "ARUSER_WIDTH": "0", "WUSER_WIDTH": "0", "RUSER_WIDTH": "0", "BUSER_WIDTH": "0", "READ_WRITE_MODE": "READ_WRITE", "HAS_BURST": "0", "HAS_LOCK": "0", "HAS_PROT": "0", "HAS_CACHE": "0", "HAS_QOS": "0", "HAS_REGION": "0", "HAS_WSTRB": "0", "HAS_BRESP": "1", "HAS_RRESP": "1", "SUPPORTS_NARROW_BURST": "0", "NUM_READ_OUTSTANDING": "2", "NUM_WRITE_OUTSTANDING": "2", "MAX_BURST_LENGTH": "1", "PHASE": "0.000", "CLK_DOMAIN": "resizer_processing_system7_0_0_FCLK_CLK0", "NUM_READ_THREADS": "1", "NUM_WRITE_THREADS": "1", "RUSER_BITS_PER_BYTE": "0", "WUSER_BITS_PER_BYTE": "0", "INSERT_VIP": "0", "TDATA_NUM_BYTES": "4", "TDEST_WIDTH": "0", "TID_WIDTH": "0", "TUSER_WIDTH": "0", "HAS_TREADY": "1", "HAS_TSTRB": "0", "HAS_TKEEP": "1", "HAS_TLAST": "1", "LAYERED_METADATA": "undef"}, "registers": {"MM2S_DMACR": {"address_offset": 0, "size": 32, "access": "read-write", "description": "MM2S DMA Control Register", "fields": {"RS": {"bit_offset": 0, "bit_width": 1, "access": "read-write", "description": "Run / Stop control for controlling running and stopping of the DMA channel.\n  0 - Stop \u2013 DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. \n  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.\n  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated.\n  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.\n  1 - Run \u2013 Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.\n"}, "Reset": {"bit_offset": 2, "bit_width": 1, "access": "read-write", "description": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.\nAXI4-Stream outs are potentially terminated early. Setting either MM2S_DMACR. Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Normal operation.   1 - Reset in progress.\n"}, "Keyhole": {"bit_offset": 3, "bit_width": 1, "access": "read-write", "description": "Keyhole Read. Setting this bit to 1 causes AXI DMA to initiate MM2S reads (AXI4read) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be updated when AXI DMA is in idle. When using keyhole operation the Max Burst Length should not exceed 16. This bit should not be set when DRE is enabled.\nThis bit is non functional when the multichannel feature is enabled or in Direct Register mode.\n"}, "Cyclic_BD_Enable": {"bit_offset": 4, "bit_width": 1, "access": "read-write", "description": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.\nThis bit should be set/unset only when the DMA is idle or when not running. Updating this bit while the DMA is running can result in unexpected behavior.\nThis bit is non functional when DMA operates in multichannel mode.\n"}, "IOC_IrqEn": {"bit_offset": 12, "bit_width": 1, "access": "read-write", "description": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows DMASR.IOC_Irq to generate an interrupt out for descriptors with the IOC bit set.   0 - IOC Interrupt disabled      1 - IOC Interrupt enabled\n"}, "Dly_IrqEn": {"bit_offset": 13, "bit_width": 1, "access": "read-write", "description": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows DMASR.Dly_Irq to generate an interrupt out.      0 - Delay Interrupt disabled   1 - Delay Interrupt enabled Note: This field is ignored when AXI DMA is configured for Direct Register Mode.\n"}, "Err_IrqEn": {"bit_offset": 14, "bit_width": 1, "access": "read-write", "description": "Interrupt on Error Interrupt Enable.\n  0 - Error Interrupt disabled\n  1 - Error Interrupt enabled\n"}, "IRQThreshold": {"bit_offset": 16, "bit_width": 8, "access": "read-write", "description": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.   Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.   Note: This field is ignored when AXI DMA is configured for Direct Register Mode.\n"}, "IRQDelay": {"bit_offset": 24, "bit_width": 8, "access": "read-write", "description": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.\nNote: Setting this value to zero disables the delay timer interrupt.\nNote: This field is ignored when AXI DMA is configured for Direct Register Mode.\n"}}}, "MM2S_DMASR": {"address_offset": 4, "size": 32, "access": "read-write", "description": "MM2S DMA Status Register", "fields": {"Halted": {"bit_offset": 0, "bit_width": 1, "access": "read-only", "description": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter / Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register mode (C_INCLUDE_SG = 0) this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.\n"}, "Idle": {"bit_offset": 1, "bit_width": 1, "access": "read-only", "description": "DMA Channel Idle. Indicates the state of AXI DMA operations.\nFor Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.\nFor Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle. For Scatter / Gather Mode, SG has not reached tail descriptor pointer and/or DMA operations in progress. For Direct Register Mode, transfer is not complete.      1 - Idle. For Scatter / Gather Mode, SG has reached tail descriptor pointer and DMA operation paused. for Direct Register Mode, DMA transfer has completed and controller is paused.  Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.\n"}, "SGIncld": {"bit_offset": 3, "bit_width": 1, "access": "read-only", "description": "1 - Scatter Gather Enabled\n0 - Scatter Gather not enabled\n"}, "DMAIntErr": {"bit_offset": 4, "bit_width": 1, "access": "read-only", "description": "DMA Internal Error. Internal error occurs if the buffer length specified in the fetched descriptor is set to 0. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors        1 - DMA Internal Error detected. DMA Engine halts\n"}, "DMASlvErr": {"bit_offset": 5, "bit_width": 1, "access": "read-only", "description": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected. DMA Engine halts\n"}, "DMADecErr": {"bit_offset": 6, "bit_width": 1, "access": "read-only", "description": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Decode Errors.      1 - DMA Decode Error detected. DMA Engine halts.\n"}, "SGIntErr": {"bit_offset": 8, "bit_width": 1, "access": "read-only", "description": "Scatter Gather Internal Error. This error occurs if a descriptor with the \u201cComplete bit\u201d already set is fetched. Refer to the Scatter Gather Descriptor section for more information.This indicates to the SG Engine that the descriptor is a stale descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode.\n"}, "SGSlvErr": {"bit_offset": 9, "bit_width": 1, "access": "read-only", "description": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. \n"}, "SGDecErr": {"bit_offset": 10, "bit_width": 1, "access": "read-only", "description": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. \n"}, "IOC_Irq": {"bit_offset": 12, "bit_width": 1, "access": "read-write", "description": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit is enabled in the MM2S_DMACR (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected.  Writing a 1 to this bit will clear it.\n"}, "Dly_Irq": {"bit_offset": 13, "bit_width": 1, "access": "read-write", "description": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the MM2S_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected. Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. \n"}, "Err_Irq": {"bit_offset": 14, "bit_width": 1, "access": "read-write", "description": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the MM2S_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.\nWriting a 1 to this bit will clear it.   \n0 - No error Interrupt.   \n1 - Error interrupt detected.\n"}, "IRQThresholdSts": {"bit_offset": 16, "bit_width": 8, "access": "read-only", "description": "Interrupt Threshold Status. Indicates current interrupt threshold value.\nNote: Applicable only when Scatter Gather is enabled.\n"}, "IRQDelaySts": {"bit_offset": 24, "bit_width": 8, "access": "read-only", "description": "Interrupt Delay Time Status. Indicates current interrupt delay time value.\nNote: Applicable only when Scatter Gather is enabled.\n"}}}, "MM2S_CURDESC": {"address_offset": 8, "size": 32, "access": "read-write", "description": "MM2S DMA Current Descriptor Pointer Register", "fields": {"Current_Descriptor_Pointer": {"bit_offset": 6, "bit_width": 26, "access": "read-write", "description": "Indicates the pointer of the current descriptor being worked on. This register must contain a pointer to a valid descriptor prior to writing the TAILDESC_PTR register. Otherwise, undefined results occur. When DMACR.RS is 1, CURDESC_PTR becomes Read Only (RO) and is used to fetch the first descriptor.\nWhen the DMA Engine is running (DMACR.RS=1), CURDESC_PTR registers are updated by AXI DMA to indicate the current descriptor being worked on.\nOn error detection, CURDESC_PTR is updated to reflect the descriptor associated with the detected error.\nNote: The register can only be written to by the CPU when the DMA Engine is Halted (DMACR.RS=0 and DMASR.Halted =1). At all other times, this register is Read Only (RO). Descriptors must be 16 word aligned, that is, 0x00, 0x40, 0x80 and others. Any other alignment has undefined results.\n"}}}, "MM2S_CURDESC_MSB": {"address_offset": 12, "size": 32, "access": "read-write", "description": "MM2S DMA Current Descriptor Pointer Register", "fields": {"Current_Descriptor_Pointer": {"bit_offset": 0, "bit_width": 32, "access": "read-write", "description": "Indicates the pointer of the current descriptor being worked on. This register must contain a pointer to a valid descriptor prior to writing the TAILDESC_PTR register. Otherwise, undefined results occur. When DMACR.RS is 1, CURDESC_PTR becomes Read Only (RO) and is used to fetch the first descriptor.\nWhen the DMA Engine is running (DMACR.RS=1), CURDESC_PTR registers are updated by AXI DMA to indicate the current descriptor being worked on.\nOn error detection, CURDESC_PTR is updated to reflect the descriptor associated with the detected error.\nNote: The register can only be written to by the CPU when the DMA Engine is Halted (DMACR.RS=0 and DMASR.Halted =1). At all other times, this register is Read Only (RO). Descriptors must be 16 word aligned, that is, 0x00, 0x40, 0x80 and others. Any other alignment has undefined results.\n"}}}, "MM2S_TAILDESC": {"address_offset": 16, "size": 32, "access": "read-write", "description": "MM2S DMA Tail Descriptor Pointer Register", "fields": {"Tail_Descriptor_Pointer": {"bit_offset": 6, "bit_width": 26, "access": "read-write", "description": "Indicates the pause pointer in a descriptor chain. The AXI DMA SG Engine pauses descriptor fetching after completing operations on the descriptor whose current descriptor pointer matches the tail descriptor pointer.\nWhen AXI DMA Channel is not halted (DMASR.Halted = 0), a write by the CPU to the TAILDESC_PTR register causes the AXI DMA SG Engine to start fetching descriptors or restart if it was idle (DMASR.Idle = 1). If it was not idle, writing TAILDESC_PTR has no effect except to reposition the pause point.\nIf the AXI DMA Channel is halted (DMASR.Halted = 1 and DMACR.RS = 0), a write by the CPU to the TAILDESC_PTR register has no effect except to reposition the pause point.\nNote: The software must not move the tail pointer to a location that has not been updated. The software processes and reallocates all completed descriptors (Cmplted = 1), clears the completed bits and then moves the tail pointer. The software must move the pointer to the last descriptor it updated. Descriptors must be 16-word aligned, that is, 0x00, 0x40, 0x80, and so forth. Any other alignment has undefined results. \n"}}}, "MM2S_TAILDESC_MSB": {"address_offset": 20, "size": 32, "access": "read-write", "description": "MM2S DMA Tail Descriptor Pointer Register", "fields": {"Tail_Descriptor_Pointer": {"bit_offset": 0, "bit_width": 32, "access": "read-write", "description": "Indicates the pause pointer in a descriptor chain. The AXI DMA SG Engine pauses descriptor fetching after completing operations on the descriptor whose current descriptor pointer matches the tail descriptor pointer.\nWhen AXI DMA Channel is not halted (DMASR.Halted = 0), a write by the CPU to the TAILDESC_PTR register causes the AXI DMA SG Engine to start fetching descriptors or restart if it was idle (DMASR.Idle = 1). If it was not idle, writing TAILDESC_PTR has no effect except to reposition the pause point.\nIf the AXI DMA Channel is halted (DMASR.Halted = 1 and DMACR.RS = 0), a write by the CPU to the TAILDESC_PTR register has no effect except to reposition the pause point.\nNote: The software must not move the tail pointer to a location that has not been updated. The software processes and reallocates all completed descriptors (Cmplted = 1), clears the completed bits and then moves the tail pointer. The software must move the pointer to the last descriptor it updated. Descriptors must be 16-word aligned, that is, 0x00, 0x40, 0x80, and so forth. Any other alignment has undefined results. \n"}}}, "MM2S_SA": {"address_offset": 24, "size": 32, "access": "read-write", "description": "MM2S Source Address Register", "fields": {"Source_Address": {"bit_offset": 0, "bit_width": 32, "access": "read-write", "description": "Indicates the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.\nNote: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.\n"}}}, "MM2S_SA_MSB": {"address_offset": 28, "size": 32, "access": "read-write", "description": "MM2S Source Address Register", "fields": {"Source_Address": {"bit_offset": 0, "bit_width": 32, "access": "read-write", "description": "Indicates the MSB 32 bits of the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.\nNote: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.\n"}}}, "MM2S_LENGTH": {"address_offset": 40, "size": 32, "access": "read-write", "description": "MM2S DMA Transfer Length Register", "fields": {"Length": {"bit_offset": 0, "bit_width": 26, "access": "read-write", "description": "Indicates the number of bytes to transfer for the MM2S channel. Writing a non-zero value to this register starts the MM2S transfer.\n"}}}, "SG_CTL": {"address_offset": 44, "size": 32, "access": "read-write", "description": "Scatter/Gather User and Cache Control Register", "fields": {"SG_CACHE": {"bit_offset": 0, "bit_width": 4, "access": "read-write", "description": "Scatter/Gather Cache Control. Values written in this register reflect on the m_axi_sg_arcache and m_axi_sg_awcache signals of the M_AXI_SG interface.\n"}, "SG_USER": {"bit_offset": 8, "bit_width": 4, "access": "read-write", "description": "Scatter/Gather User Control. Values written in this register reflect on the m_axi_sg_aruser and m_axi_sg_awuser signals of the M_AXI_SG interface.\n"}}}, "S2MM_DMACR": {"address_offset": 48, "size": 32, "access": "read-write", "description": "S2MM DMA Control Register", "fields": {"RS": {"bit_offset": 0, "bit_width": 1, "access": "read-write", "description": "Run / Stop control for controlling running and stopping of the DMA channel.\n  0 - Stop \u2013 DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. \n  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.\n  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated. Data integrity on S2MM AXI4 cannot be guaranteed.\n  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.\n  1 - Run \u2013 Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.\n"}, "Reset": {"bit_offset": 2, "bit_width": 1, "access": "read-write", "description": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.\nAXI4-Stream outs are terminated early, if necessary with associated TLAST. Setting either MM2S_DMACR.Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Reset not in progress. Normal operation.      1 - Reset in progress\n"}, "Keyhole": {"bit_offset": 3, "bit_width": 1, "access": "read-write", "description": "Keyhole Write. Setting this bit to 1 causes AXI DMA to initiate S2MM writes (AXI4 Writes) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be modified when AXI DMA is in idle. When enabling Key hole operation the maximum burst length cannot be more than 16. This bit should not be set when DRE is enabled.\nThis bit is non functional when DMA is used in multichannel mode.\n"}, "Cyclic_BD_Enable": {"bit_offset": 4, "bit_width": 1, "access": "read-write", "description": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.\nThis bit is non functional when DMA operates in Multichannel mode. or in Direct Register Mode\n"}, "IOC_IrqEn": {"bit_offset": 12, "bit_width": 1, "access": "read-write", "description": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows Interrupt On Complete events to generate an interrupt out for descriptors with the Complete bit set.      0 - IOC Interrupt disabled      1 - IOC Interrupt enabled\n"}, "Dly_IrqEn": {"bit_offset": 13, "bit_width": 1, "access": "read-write", "description": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Delay Interrupt disabled      1 - Delay Interrupt enabled  Note: Applicable only when Scatter Gather is enabled.\n"}, "Err_IrqEn": {"bit_offset": 14, "bit_width": 1, "access": "read-write", "description": "Interrupt on Error Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Error Interrupt disabled      1 - Error Interrupt enabled\n"}, "IRQThreshold": {"bit_offset": 16, "bit_width": 8, "access": "read-write", "description": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.\nNote: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.\nNote: Applicable only when Scatter Gather is enabled.\n"}, "IRQDelay": {"bit_offset": 24, "bit_width": 8, "access": "read-write", "description": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.\nNote: Setting this value to zero disables the delay timer interrupt.\nNote: Applicable only when Scatter Gather is enabled.\n"}}}, "S2MM_DMASR": {"address_offset": 52, "size": 32, "access": "read-write", "description": "S2MM DMA Status Register", "fields": {"Halted": {"bit_offset": 0, "bit_width": 1, "access": "read-only", "description": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter/Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register Mode this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 \nNote: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.\n"}, "Idle": {"bit_offset": 1, "bit_width": 1, "access": "read-only", "description": "DMA Channel Idle. Indicates the state of AXI DMA operations.\nFor Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.\nFor Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle.      1 - Idle.   Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.\n"}, "SGIncld": {"bit_offset": 3, "bit_width": 1, "access": "read-only", "description": "Scatter Gather Engine Included. DMASR.SGIncld = 1 indicates the Scatter Gather engine is included and the AXI DMA is configured for Scatter Gather mode. DMASR.SGIncld = 0 indicates the Scatter Gather engine is excluded and the AXI DMA is configured for Direct Register Mode.\n"}, "DMAIntErr": {"bit_offset": 4, "bit_width": 1, "access": "read-only", "description": "DMA Internal Error. This error occurs if the buffer length specified in the fetched descriptor is set to 0. Also, when in Scatter Gather Mode and using the status app length field, this error occurs when the Status AXI4-Stream packet RxLength field does not match the S2MM packet being received by the S_AXIS_S2MM interface. When Scatter Gather is disabled, this error is flagged if any error occurs during Memory write or if the incoming packet is bigger than what is specified in the DMA length register.\nThis error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors      1 - DMA Internal Error detected.\n"}, "DMASlvErr": {"bit_offset": 5, "bit_width": 1, "access": "read-only", "description": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected.\n"}, "DMADecErr": {"bit_offset": 6, "bit_width": 1, "access": "read-only", "description": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.     0 - No DMA Decode Errors.   1 - DMA Decode Error detected.\n"}, "SGIntErr": {"bit_offset": 8, "bit_width": 1, "access": "read-only", "description": "Scatter Gather Internal Error. This error occurs if a descriptor with the \u201cComplete bit\u201d already set is fetched. This indicates to the SG Engine that the descriptor is a tail descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected.  Note: Applicable only when Scatter Gather is enabled. \n"}, "SGSlvErr": {"bit_offset": 9, "bit_width": 1, "access": "read-only", "description": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. \n"}, "SGDecErr": {"bit_offset": 10, "bit_width": 1, "access": "read-only", "description": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. \n"}, "IOC_Irq": {"bit_offset": 12, "bit_width": 1, "access": "read-write", "description": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit in S2MM_DMACR is enabled (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected. Writing a 1 to this bit will clear it.\n"}, "Dly_Irq": {"bit_offset": 13, "bit_width": 1, "access": "read-write", "description": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the S2MM_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected.1 = IOC Interrupt detected. Writing a 1 to this bit will clear it. Note: Applicable only when Scatter Gather is enabled. \n"}, "Err_Irq": {"bit_offset": 14, "bit_width": 1, "access": "read-write", "description": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the S2MM_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.\nWriting a 1 to this bit will clear it.      0 - No error Interrupt.      1 - Error interrupt detected.\n"}, "IRQThresholdSts": {"bit_offset": 16, "bit_width": 8, "access": "read-only", "description": "Interrupt Threshold Status. Indicates current interrupt threshold value.\nNote: Applicable only when Scatter Gather is enabled.\n"}, "IRQDelaySts": {"bit_offset": 24, "bit_width": 8, "access": "read-only", "description": "Interrupt Delay Time Status. Indicates current interrupt delay time value.\nNote: Applicable only when Scatter Gather is enabled.\n"}}}, "S2MM_CURDESC": {"address_offset": 56, "size": 32, "access": "read-write", "description": "S2MM DMA Current Descriptor Pointer Register", "fields": {"Current_Descriptor_Pointer": {"bit_offset": 6, "bit_width": 26, "access": "read-write", "description": "Indicates the pointer of the current descriptor being worked on. This register must contain a pointer to a valid descriptor prior to writing the TAILDESC_PTR register. Otherwise, undefined results occur. When DMACR.RS is 1, CURDESC_PTR becomes Read Only (RO) and is used to fetch the first descriptor.\nWhen the DMA Engine is running (DMACR.RS=1), CURDESC_PTR registers are updated by AXI DMA to indicate the current descriptor being worked on.\nOn error detection, CURDESC_PTR is updated to reflect the descriptor associated with the detected error.\nNote: The register can only be written to by the CPU when the DMA Engine is Halted (DMACR.RS=0 and DMASR.Halted =1). At all other times, this register is Read Only (RO). \nBuffer Descriptors must be 16 word aligned, that is, 0x00, 0x40, 0x80 and so forth. Any other alignment has undefined results.\n"}}}, "S2MM_CURDESC_MSB": {"address_offset": 60, "size": 32, "access": "read-write", "description": "S2MM DMA Current Descriptor Pointer Register", "fields": {"Current_Descriptor_Pointer": {"bit_offset": 0, "bit_width": 32, "access": "read-write", "description": "Indicates the pointer of the current descriptor being worked on. This register must contain a pointer to a valid descriptor prior to writing the TAILDESC_PTR register. Otherwise, undefined results occur. When DMACR.RS is 1, CURDESC_PTR becomes Read Only (RO) and is used to fetch the first descriptor.\nWhen the DMA Engine is running (DMACR.RS=1), CURDESC_PTR registers are updated by AXI DMA to indicate the current descriptor being worked on.\nOn error detection, CURDESC_PTR is updated to reflect the descriptor associated with the detected error.\nNote: The register can only be written to by the CPU when the DMA Engine is Halted (DMACR.RS=0 and DMASR.Halted =1). At all other times, this register is Read Only (RO). Descriptors must be 16 word aligned, that is, 0x00, 0x40, 0x80 and others. Any other alignment has undefined results.\n"}}}, "S2MM_TAILDESC": {"address_offset": 64, "size": 32, "access": "read-write", "description": "S2MM DMA Tail Descriptor Pointer Register", "fields": {"Tail_Descriptor_Pointer": {"bit_offset": 6, "bit_width": 26, "access": "read-write", "description": "Indicates the pause pointer in a descriptor chain. The AXI DMA SG Engine pauses descriptor fetching after completing operations on the descriptor whose current descriptor pointer matches the tail descriptor pointer.\nWhen AXI DMA Channel is not halted (DMASR.Halted = 0), a write by the CPU to the TAILDESC_PTR register causes the AXI DMA SG Engine to start fetching descriptors or restart if it was idle (DMASR.Idle = 1). If it was not idle, writing TAILDESC_PTR has no effect except to reposition the pause point.\nIf the AXI DMA Channel DMACR.RS bit is set to 0 (DMASR.Halted = 1 and DMACR.RS = 0), a write by the CPU to the TAILDESC_PTR register has no effect except to reposition the pause point.\nNote: The software must not move the tail pointer to a location that has not been updated. The software processes and reallocates all completed descriptors (Cmplted = 1), clears the completed bits and then moves the tail pointer. The software must move the pointer to the last descriptor it updated. \nDescriptors must be 16-word aligned, that is, 0x00, 0x40, 0x80, and so forth. Any other alignment has undefined results. \n"}}}, "S2MM_TAILDESC_MSB": {"address_offset": 68, "size": 32, "access": "read-write", "description": "S2MM DMA Tail Descriptor Pointer Register", "fields": {"Tail_Descriptor_Pointer": {"bit_offset": 0, "bit_width": 32, "access": "read-write", "description": "Indicates the pause pointer in a descriptor chain. The AXI DMA SG Engine pauses descriptor fetching after completing operations on the descriptor whose current descriptor pointer matches the tail descriptor pointer.\nWhen AXI DMA Channel is not halted (DMASR.Halted = 0), a write by the CPU to the TAILDESC_PTR register causes the AXI DMA SG Engine to start fetching descriptors or restart if it was idle (DMASR.Idle = 1). If it was not idle, writing TAILDESC_PTR has no effect except to reposition the pause point.\nIf the AXI DMA Channel is halted (DMASR.Halted = 1 and DMACR.RS = 0), a write by the CPU to the TAILDESC_PTR register has no effect except to reposition the pause point.\nNote: The software must not move the tail pointer to a location that has not been updated. The software processes and reallocates all completed descriptors (Cmplted = 1), clears the completed bits and then moves the tail pointer. The software must move the pointer to the last descriptor it updated. Descriptors must be 16-word aligned, that is, 0x00, 0x40, 0x80, and so forth. Any other alignment has undefined results. \n"}}}, "S2MM_DA": {"address_offset": 72, "size": 32, "access": "read-write", "description": "S2MM DMA Destination Address Register", "fields": {"Destination_Address": {"bit_offset": 0, "bit_width": 32, "access": "read-write", "description": "Indicates the destination address the AXI DMA writes to transfer data from AXI4-Stream on S2MM Channel.\nNote: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Destination Address must be S2MM Memory Map data width aligned.\n"}}}, "S2MM_DA_MSB": {"address_offset": 76, "size": 32, "access": "read-write", "description": "S2MM Destination Address Register", "fields": {"Destination_Address": {"bit_offset": 0, "bit_width": 32, "access": "read-write", "description": "Indicates the MSB 32 bits of the Destination address AXI DMA writes to transfer data from AXI4-Stream on the S2MM Channel.\nNote: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Dstination Address must be S2MM Memory Map data width aligned.\n"}}}, "S2MM_LENGTH": {"address_offset": 88, "size": 32, "access": "read-write", "description": "S2MM DMA Transfer Length Register", "fields": {"Length": {"bit_offset": 0, "bit_width": 26, "access": "read-write", "description": "Indicates the length in bytes of the S2MM buffer available to write receive data from the S2MM channel. Writing a non-zero value to this register enables S2MM channel to receive packet data.\nAt the completion of the S2MM transfer, the number of actual bytes written on the S2MM AXI4 interface is updated to the S2MM_LENGTH register.\nNote: This value must be greater than or equal to the largest expected packet to be received on S2MM AXI4-Stream. Values smaller than the received packet result in undefined behavior. \n"}}}}, "driver": "<not serializable>", "device": "<not serializable>", "state": null, "bdtype": null, "phys_addr": 1077936128, "addr_range": 65536, "fullpath": "axi_dma_0"}, "resize_accel_0": {"type": "xilinx.com:hls:resize_accel:1.0", "mem_id": "s_axi_AXILiteS", "memtype": "REGISTER", "gpio": {}, "interrupts": {}, "parameters": {"C_S_AXI_AXILITES_ADDR_WIDTH": "6", "C_S_AXI_AXILITES_DATA_WIDTH": "32", "Component_Name": "resizer_resize_accel_0_0", "clk_period": "10", "machine": "64", "combinational": "0", "latency": "undef", "II": "x", "EDK_IPTYPE": "PERIPHERAL", "C_S_AXI_AXILITES_BASEADDR": "0x43C00000", "C_S_AXI_AXILITES_HIGHADDR": "0x43C0FFFF", "ADDR_WIDTH": "6", "DATA_WIDTH": "32", "PROTOCOL": "AXI4LITE", "READ_WRITE_MODE": "READ_WRITE", "FREQ_HZ": "100000000", "ID_WIDTH": "0", "AWUSER_WIDTH": "0", "ARUSER_WIDTH": "0", "WUSER_WIDTH": "0", "RUSER_WIDTH": "0", "BUSER_WIDTH": "0", "HAS_BURST": "0", "HAS_LOCK": "0", "HAS_PROT": "0", "HAS_CACHE": "0", "HAS_QOS": "0", "HAS_REGION": "0", "HAS_WSTRB": "1", "HAS_BRESP": "1", "HAS_RRESP": "1", "SUPPORTS_NARROW_BURST": "0", "NUM_READ_OUTSTANDING": "2", "NUM_WRITE_OUTSTANDING": "2", "MAX_BURST_LENGTH": "1", "PHASE": "0.000", "CLK_DOMAIN": "resizer_processing_system7_0_0_FCLK_CLK0", "NUM_READ_THREADS": "1", "NUM_WRITE_THREADS": "1", "RUSER_BITS_PER_BYTE": "0", "WUSER_BITS_PER_BYTE": "0", "INSERT_VIP": "0", "TDATA_NUM_BYTES": "3", "TUSER_WIDTH": "0", "LAYERED_METADATA": "undef", "TDEST_WIDTH": "0", "TID_WIDTH": "0", "HAS_TREADY": "1", "HAS_TSTRB": "0", "HAS_TKEEP": "0", "HAS_TLAST": "1"}, "registers": {"CTRL": {"address_offset": 0, "size": 32, "access": "read-write", "description": "Control signals", "fields": {"AP_START": {"bit_offset": 0, "bit_width": 1, "access": "read-write", "description": "Control signal Register for 'ap_start'."}, "AP_DONE": {"bit_offset": 1, "bit_width": 1, "access": "read-only", "description": "Control signal Register for 'ap_done'."}, "AP_IDLE": {"bit_offset": 2, "bit_width": 1, "access": "read-only", "description": "Control signal Register for 'ap_idle'."}, "AP_READY": {"bit_offset": 3, "bit_width": 1, "access": "read-only", "description": "Control signal Register for 'ap_ready'."}, "RESERVED_1": {"bit_offset": 4, "bit_width": 3, "access": "read-only", "description": "Reserved.  0s on read."}, "AUTO_RESTART": {"bit_offset": 7, "bit_width": 1, "access": "read-write", "description": "Control signal Register for 'auto_restart'."}, "RESERVED_2": {"bit_offset": 8, "bit_width": 24, "access": "read-only", "description": "Reserved.  0s on read."}}}, "GIER": {"address_offset": 4, "size": 32, "access": "read-write", "description": "Global Interrupt Enable Register", "fields": {"Enable": {"bit_offset": 0, "bit_width": 1, "access": "read-write", "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"}, "RESERVED": {"bit_offset": 1, "bit_width": 31, "access": "read-only", "description": "Reserved.  0s on read."}}}, "IP_IER": {"address_offset": 8, "size": 32, "access": "read-write", "description": "IP Interrupt Enable Register", "fields": {"CHAN0_INT_EN": {"bit_offset": 0, "bit_width": 1, "access": "read-write", "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."}, "CHAN1_INT_EN": {"bit_offset": 1, "bit_width": 1, "access": "read-write", "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."}, "RESERVED": {"bit_offset": 2, "bit_width": 30, "access": "read-only", "description": "Reserved.  0s on read."}}}, "IP_ISR": {"address_offset": 12, "size": 32, "access": "read-write", "description": "IP Interrupt Status Register", "fields": {"CHAN0_INT_ST": {"bit_offset": 0, "bit_width": 1, "access": "read-only", "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"}, "CHAN1_INT_ST": {"bit_offset": 1, "bit_width": 1, "access": "read-only", "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"}, "RESERVED": {"bit_offset": 2, "bit_width": 30, "access": "read-only", "description": "Reserved.  0s on read."}}}, "src_rows": {"address_offset": 16, "size": 32, "access": "write-only", "description": "Data signal of src_rows", "fields": {"src_rows": {"bit_offset": 0, "bit_width": 32, "access": "write-only", "description": "Bit 31 to 0 Data signal of src_rows"}}}, "src_cols": {"address_offset": 24, "size": 32, "access": "write-only", "description": "Data signal of src_cols", "fields": {"src_cols": {"bit_offset": 0, "bit_width": 32, "access": "write-only", "description": "Bit 31 to 0 Data signal of src_cols"}}}, "dst_rows": {"address_offset": 32, "size": 32, "access": "write-only", "description": "Data signal of dst_rows", "fields": {"dst_rows": {"bit_offset": 0, "bit_width": 32, "access": "write-only", "description": "Bit 31 to 0 Data signal of dst_rows"}}}, "dst_cols": {"address_offset": 40, "size": 32, "access": "write-only", "description": "Data signal of dst_cols", "fields": {"dst_cols": {"bit_offset": 0, "bit_width": 32, "access": "write-only", "description": "Bit 31 to 0 Data signal of dst_cols"}}}}, "driver": "<not serializable>", "device": "<not serializable>", "state": null, "bdtype": null, "phys_addr": 1136656384, "addr_range": 65536, "fullpath": "resize_accel_0"}, "processing_system7_0": {"type": "xilinx.com:ip:processing_system7:5.5", "gpio": {}, "interrupts": {}, "parameters": {"C_EN_EMIO_PJTAG": "0", "C_EN_EMIO_ENET0": "0", "C_EN_EMIO_ENET1": "0", "C_EN_EMIO_TRACE": "0", "C_INCLUDE_TRACE_BUFFER": "0", "C_TRACE_BUFFER_FIFO_SIZE": "128", "USE_TRACE_DATA_EDGE_DETECTOR": "0", "C_TRACE_PIPELINE_WIDTH": "8", "C_TRACE_BUFFER_CLOCK_DELAY": "12", "C_EMIO_GPIO_WIDTH": "64", "C_INCLUDE_ACP_TRANS_CHECK": "0", "C_USE_DEFAULT_ACP_USER_VAL": "0", "C_S_AXI_ACP_ARUSER_VAL": "31", "C_S_AXI_ACP_AWUSER_VAL": "31", "C_M_AXI_GP0_ID_WIDTH": "12", "C_M_AXI_GP0_ENABLE_STATIC_REMAP": "0", "C_M_AXI_GP1_ID_WIDTH": "12", "C_M_AXI_GP1_ENABLE_STATIC_REMAP": "0", "C_S_AXI_GP0_ID_WIDTH": "6", "C_S_AXI_GP1_ID_WIDTH": "6", "C_S_AXI_ACP_ID_WIDTH": "3", "C_S_AXI_HP0_ID_WIDTH": "6", "C_S_AXI_HP0_DATA_WIDTH": "64", "C_S_AXI_HP1_ID_WIDTH": "6", "C_S_AXI_HP1_DATA_WIDTH": "64", "C_S_AXI_HP2_ID_WIDTH": "6", "C_S_AXI_HP2_DATA_WIDTH": "64", "C_S_AXI_HP3_ID_WIDTH": "6", "C_S_AXI_HP3_DATA_WIDTH": "64", "C_M_AXI_GP0_THREAD_ID_WIDTH": "12", "C_M_AXI_GP1_THREAD_ID_WIDTH": "12", "C_NUM_F2P_INTR_INPUTS": "1", "C_IRQ_F2P_MODE": "DIRECT", "C_DQ_WIDTH": "32", "C_DQS_WIDTH": "4", "C_DM_WIDTH": "4", "C_MIO_PRIMITIVE": "54", "C_TRACE_INTERNAL_WIDTH": "2", "C_USE_AXI_NONSECURE": "0", "C_USE_M_AXI_GP0": "1", "C_USE_M_AXI_GP1": "0", "C_USE_S_AXI_GP0": "0", "C_USE_S_AXI_GP1": "0", "C_USE_S_AXI_HP0": "1", "C_USE_S_AXI_HP1": "0", "C_USE_S_AXI_HP2": "0", "C_USE_S_AXI_HP3": "0", "C_USE_S_AXI_ACP": "0", "C_PS7_SI_REV": "PRODUCTION", "C_FCLK_CLK0_BUF": "TRUE", "C_FCLK_CLK1_BUF": "FALSE", "C_FCLK_CLK2_BUF": "FALSE", "C_FCLK_CLK3_BUF": "FALSE", "C_PACKAGE_NAME": "clg400", "C_GP0_EN_MODIFIABLE_TXN": "1", "C_GP1_EN_MODIFIABLE_TXN": "1", "PCW_DDR_RAM_BASEADDR": "0x00100000", "PCW_DDR_RAM_HIGHADDR": "0x1FFFFFFF", "PCW_UART0_BASEADDR": "0xE0000000", "PCW_UART0_HIGHADDR": "0xE0000FFF", "PCW_UART1_BASEADDR": "0xE0001000", "PCW_UART1_HIGHADDR": "0xE0001FFF", "PCW_I2C0_BASEADDR": "0xE0004000", "PCW_I2C0_HIGHADDR": "0xE0004FFF", "PCW_I2C1_BASEADDR": "0xE0005000", "PCW_I2C1_HIGHADDR": "0xE0005FFF", "PCW_SPI0_BASEADDR": "0xE0006000", "PCW_SPI0_HIGHADDR": "0xE0006FFF", "PCW_SPI1_BASEADDR": "0xE0007000", "PCW_SPI1_HIGHADDR": "0xE0007FFF", "PCW_CAN0_BASEADDR": "0xE0008000", "PCW_CAN0_HIGHADDR": "0xE0008FFF", "PCW_CAN1_BASEADDR": "0xE0009000", "PCW_CAN1_HIGHADDR": "0xE0009FFF", "PCW_GPIO_BASEADDR": "0xE000A000", "PCW_GPIO_HIGHADDR": "0xE000AFFF", "PCW_ENET0_BASEADDR": "0xE000B000", "PCW_ENET0_HIGHADDR": "0xE000BFFF", "PCW_ENET1_BASEADDR": "0xE000C000", "PCW_ENET1_HIGHADDR": "0xE000CFFF", "PCW_SDIO0_BASEADDR": "0xE0100000", "PCW_SDIO0_HIGHADDR": "0xE0100FFF", "PCW_SDIO1_BASEADDR": "0xE0101000", "PCW_SDIO1_HIGHADDR": "0xE0101FFF", "PCW_USB0_BASEADDR": "0xE0102000", "PCW_USB0_HIGHADDR": "0xE0102fff", "PCW_USB1_BASEADDR": "0xE0103000", "PCW_USB1_HIGHADDR": "0xE0103fff", "PCW_TTC0_BASEADDR": "0xE0104000", "PCW_TTC0_HIGHADDR": "0xE0104fff", "PCW_TTC1_BASEADDR": "0xE0105000", "PCW_TTC1_HIGHADDR": "0xE0105fff", "PCW_FCLK_CLK0_BUF": "TRUE", "PCW_FCLK_CLK1_BUF": "FALSE", "PCW_FCLK_CLK2_BUF": "FALSE", "PCW_FCLK_CLK3_BUF": "FALSE", "PCW_UIPARAM_DDR_FREQ_MHZ": "533.333333", "PCW_UIPARAM_DDR_BANK_ADDR_COUNT": "3", "PCW_UIPARAM_DDR_ROW_ADDR_COUNT": "14", "PCW_UIPARAM_DDR_COL_ADDR_COUNT": "10", "PCW_UIPARAM_DDR_CL": "7", "PCW_UIPARAM_DDR_CWL": "6", "PCW_UIPARAM_DDR_T_RCD": "7", "PCW_UIPARAM_DDR_T_RP": "7", "PCW_UIPARAM_DDR_T_RC": "48.75", "PCW_UIPARAM_DDR_T_RAS_MIN": "35.0", "PCW_UIPARAM_DDR_T_FAW": "30.0", "PCW_UIPARAM_DDR_AL": "0", "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": "0.0", "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": "0.0", "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": "0.0", "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": "0.0", "PCW_UIPARAM_DDR_BOARD_DELAY0": "0.25", "PCW_UIPARAM_DDR_BOARD_DELAY1": "0.25", "PCW_UIPARAM_DDR_BOARD_DELAY2": "0.25", "PCW_UIPARAM_DDR_BOARD_DELAY3": "0.25", "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": "0", "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": "0", "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": "0", "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": "0", "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": "0", "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": "0", "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": "0", "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": "0", "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": "0", "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": "0", "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": "0", "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": "0", "PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH": "105.056", "PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH": "66.904", "PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH": "89.1715", "PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH": "113.63", "PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH": "98.503", "PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH": "68.5855", "PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH": "90.295", "PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH": "103.977", "PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH": "80.4535", "PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH": "80.4535", "PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH": "80.4535", "PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH": "80.4535", "PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY": "160", "PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY": "160", "PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY": "160", "PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY": "160", "PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY": "160", "PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY": "160", "PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY": "160", "PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY": "160", "PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY": "160", "PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY": "160", "PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY": "160", "PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY": "160", "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": "-0.025", "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": "0.014", "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": "-0.009", "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": "-0.033", "PCW_PACKAGE_DDR_BOARD_DELAY0": "0.089", "PCW_PACKAGE_DDR_BOARD_DELAY1": "0.075", "PCW_PACKAGE_DDR_BOARD_DELAY2": "0.085", "PCW_PACKAGE_DDR_BOARD_DELAY3": "0.092", "PCW_CPU_CPU_6X4X_MAX_RANGE": "667", "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": "33.333333", "PCW_APU_PERIPHERAL_FREQMHZ": "666.666666", "PCW_DCI_PERIPHERAL_FREQMHZ": "10.159", "PCW_QSPI_PERIPHERAL_FREQMHZ": "200", "PCW_SMC_PERIPHERAL_FREQMHZ": "100", "PCW_USB0_PERIPHERAL_FREQMHZ": "60", "PCW_USB1_PERIPHERAL_FREQMHZ": "60", "PCW_SDIO_PERIPHERAL_FREQMHZ": "100", "PCW_UART_PERIPHERAL_FREQMHZ": "100", "PCW_SPI_PERIPHERAL_FREQMHZ": "166.666666", "PCW_CAN_PERIPHERAL_FREQMHZ": "100", "PCW_CAN0_PERIPHERAL_FREQMHZ": "-1", "PCW_CAN1_PERIPHERAL_FREQMHZ": "-1", "PCW_I2C_PERIPHERAL_FREQMHZ": "25", "PCW_WDT_PERIPHERAL_FREQMHZ": "133.333333", "PCW_TTC_PERIPHERAL_FREQMHZ": "50", "PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ": "133.333333", "PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ": "133.333333", "PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ": "133.333333", "PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ": "133.333333", "PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ": "133.333333", "PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ": "133.333333", "PCW_PCAP_PERIPHERAL_FREQMHZ": "200", "PCW_TPIU_PERIPHERAL_FREQMHZ": "200", "PCW_FPGA0_PERIPHERAL_FREQMHZ": "100", "PCW_FPGA1_PERIPHERAL_FREQMHZ": "50", "PCW_FPGA2_PERIPHERAL_FREQMHZ": "50", "PCW_FPGA3_PERIPHERAL_FREQMHZ": "50", "PCW_ACT_APU_PERIPHERAL_FREQMHZ": "666.666687", "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": "533.333374", "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": "10.158730", "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": "10.000000", "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": "10.000000", "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": "10.000000", "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": "10.000000", "PCW_ACT_USB0_PERIPHERAL_FREQMHZ": "60", "PCW_ACT_USB1_PERIPHERAL_FREQMHZ": "60", "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": "10.000000", "PCW_ACT_UART_PERIPHERAL_FREQMHZ": "10.000000", "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": "10.000000", "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": "10.000000", "PCW_ACT_CAN0_PERIPHERAL_FREQMHZ": "23.8095", "PCW_ACT_CAN1_PERIPHERAL_FREQMHZ": "23.8095", "PCW_ACT_I2C_PERIPHERAL_FREQMHZ": "50", "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": "111.111115", "PCW_ACT_TTC_PERIPHERAL_FREQMHZ": "50", "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": "200.000000", "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": "200.000000", "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": "100.000000", "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": "10.000000", "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": "10.000000", "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": "10.000000", "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": "111.111115", "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": "111.111115", "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": "111.111115", "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": "111.111115", "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": "111.111115", "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": "111.111115", "PCW_CLK0_FREQ": "100000000", "PCW_CLK1_FREQ": "10000000", "PCW_CLK2_FREQ": "10000000", "PCW_CLK3_FREQ": "10000000", "PCW_OVERRIDE_BASIC_CLOCK": "0", "PCW_CPU_PERIPHERAL_DIVISOR0": "2", "PCW_DDR_PERIPHERAL_DIVISOR0": "2", "PCW_SMC_PERIPHERAL_DIVISOR0": "1", "PCW_QSPI_PERIPHERAL_DIVISOR0": "1", "PCW_SDIO_PERIPHERAL_DIVISOR0": "1", "PCW_UART_PERIPHERAL_DIVISOR0": "1", "PCW_SPI_PERIPHERAL_DIVISOR0": "1", "PCW_CAN_PERIPHERAL_DIVISOR0": "1", "PCW_CAN_PERIPHERAL_DIVISOR1": "1", "PCW_FCLK0_PERIPHERAL_DIVISOR0": "4", "PCW_FCLK1_PERIPHERAL_DIVISOR0": "1", "PCW_FCLK2_PERIPHERAL_DIVISOR0": "1", "PCW_FCLK3_PERIPHERAL_DIVISOR0": "1", "PCW_FCLK0_PERIPHERAL_DIVISOR1": "4", "PCW_FCLK1_PERIPHERAL_DIVISOR1": "1", "PCW_FCLK2_PERIPHERAL_DIVISOR1": "1", "PCW_FCLK3_PERIPHERAL_DIVISOR1": "1", "PCW_ENET0_PERIPHERAL_DIVISOR0": "1", "PCW_ENET1_PERIPHERAL_DIVISOR0": "1", "PCW_ENET0_PERIPHERAL_DIVISOR1": "1", "PCW_ENET1_PERIPHERAL_DIVISOR1": "1", "PCW_TPIU_PERIPHERAL_DIVISOR0": "1", "PCW_DCI_PERIPHERAL_DIVISOR0": "15", "PCW_DCI_PERIPHERAL_DIVISOR1": "7", "PCW_PCAP_PERIPHERAL_DIVISOR0": "8", "PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0": "1", "PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0": "1", "PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0": "1", "PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0": "1", "PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0": "1", "PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0": "1", "PCW_WDT_PERIPHERAL_DIVISOR0": "1", "PCW_ARMPLL_CTRL_FBDIV": "40", "PCW_IOPLL_CTRL_FBDIV": "48", "PCW_DDRPLL_CTRL_FBDIV": "32", "PCW_CPU_CPU_PLL_FREQMHZ": "1333.333", "PCW_IO_IO_PLL_FREQMHZ": "1600.000", "PCW_DDR_DDR_PLL_FREQMHZ": "1066.667", "PCW_SMC_PERIPHERAL_VALID": "0", "PCW_SDIO_PERIPHERAL_VALID": "0", "PCW_SPI_PERIPHERAL_VALID": "0", "PCW_CAN_PERIPHERAL_VALID": "0", "PCW_UART_PERIPHERAL_VALID": "0", "PCW_EN_EMIO_CAN0": "0", "PCW_EN_EMIO_CAN1": "0", "PCW_EN_EMIO_ENET0": "0", "PCW_EN_EMIO_ENET1": "0", "PCW_EN_PTP_ENET0": "0", "PCW_EN_PTP_ENET1": "0", "PCW_EN_EMIO_GPIO": "0", "PCW_EN_EMIO_I2C0": "0", "PCW_EN_EMIO_I2C1": "0", "PCW_EN_EMIO_PJTAG": "0", "PCW_EN_EMIO_SDIO0": "0", "PCW_EN_EMIO_CD_SDIO0": "0", "PCW_EN_EMIO_WP_SDIO0": "0", "PCW_EN_EMIO_SDIO1": "0", "PCW_EN_EMIO_CD_SDIO1": "0", "PCW_EN_EMIO_WP_SDIO1": "0", "PCW_EN_EMIO_SPI0": "0", "PCW_EN_EMIO_SPI1": "0", "PCW_EN_EMIO_UART0": "0", "PCW_EN_EMIO_UART1": "0", "PCW_EN_EMIO_MODEM_UART0": "0", "PCW_EN_EMIO_MODEM_UART1": "0", "PCW_EN_EMIO_TTC0": "0", "PCW_EN_EMIO_TTC1": "0", "PCW_EN_EMIO_WDT": "0", "PCW_EN_EMIO_TRACE": "0", "PCW_USE_AXI_NONSECURE": "0", "PCW_USE_M_AXI_GP0": "1", "PCW_USE_M_AXI_GP1": "0", "PCW_USE_S_AXI_GP0": "0", "PCW_USE_S_AXI_GP1": "0", "PCW_USE_S_AXI_ACP": "0", "PCW_USE_S_AXI_HP0": "1", "PCW_USE_S_AXI_HP1": "0", "PCW_USE_S_AXI_HP2": "0", "PCW_USE_S_AXI_HP3": "0", "PCW_M_AXI_GP0_FREQMHZ": "100", "PCW_M_AXI_GP1_FREQMHZ": "10", "PCW_S_AXI_GP0_FREQMHZ": "10", "PCW_S_AXI_GP1_FREQMHZ": "10", "PCW_S_AXI_ACP_FREQMHZ": "10", "PCW_S_AXI_HP0_FREQMHZ": "100", "PCW_S_AXI_HP1_FREQMHZ": "10", "PCW_S_AXI_HP2_FREQMHZ": "10", "PCW_S_AXI_HP3_FREQMHZ": "10", "PCW_USE_DMA0": "0", "PCW_USE_DMA1": "0", "PCW_USE_DMA2": "0", "PCW_USE_DMA3": "0", "PCW_USE_TRACE": "0", "PCW_TRACE_PIPELINE_WIDTH": "8", "PCW_INCLUDE_TRACE_BUFFER": "0", "PCW_TRACE_BUFFER_FIFO_SIZE": "128", "PCW_USE_TRACE_DATA_EDGE_DETECTOR": "0", "PCW_TRACE_BUFFER_CLOCK_DELAY": "12", "PCW_USE_CROSS_TRIGGER": "0", "PCW_FTM_CTI_IN0": "DISABLED", "PCW_FTM_CTI_IN1": "DISABLED", "PCW_FTM_CTI_IN2": "DISABLED", "PCW_FTM_CTI_IN3": "DISABLED", "PCW_FTM_CTI_OUT0": "DISABLED", "PCW_FTM_CTI_OUT1": "DISABLED", "PCW_FTM_CTI_OUT2": "DISABLED", "PCW_FTM_CTI_OUT3": "DISABLED", "PCW_USE_DEBUG": "0", "PCW_USE_CR_FABRIC": "1", "PCW_USE_AXI_FABRIC_IDLE": "0", "PCW_USE_DDR_BYPASS": "0", "PCW_USE_FABRIC_INTERRUPT": "0", "PCW_USE_PROC_EVENT_BUS": "0", "PCW_USE_EXPANDED_IOP": "0", "PCW_USE_HIGH_OCM": "0", "PCW_USE_PS_SLCR_REGISTERS": "0", "PCW_USE_EXPANDED_PS_SLCR_REGISTERS": "0", "PCW_USE_CORESIGHT": "0", "PCW_EN_EMIO_SRAM_INT": "0", "PCW_GPIO_EMIO_GPIO_WIDTH": "64", "PCW_GP0_NUM_WRITE_THREADS": "4", "PCW_GP0_NUM_READ_THREADS": "4", "PCW_GP1_NUM_WRITE_THREADS": "4", "PCW_GP1_NUM_READ_THREADS": "4", "PCW_UART0_BAUD_RATE": "115200", "PCW_UART1_BAUD_RATE": "115200", "PCW_EN_4K_TIMER": "0", "PCW_M_AXI_GP0_ID_WIDTH": "12", "PCW_M_AXI_GP0_ENABLE_STATIC_REMAP": "0", "PCW_M_AXI_GP0_SUPPORT_NARROW_BURST": "0", "PCW_M_AXI_GP0_THREAD_ID_WIDTH": "12", "PCW_M_AXI_GP1_ID_WIDTH": "12", "PCW_M_AXI_GP1_ENABLE_STATIC_REMAP": "0", "PCW_M_AXI_GP1_SUPPORT_NARROW_BURST": "0", "PCW_M_AXI_GP1_THREAD_ID_WIDTH": "12", "PCW_S_AXI_GP0_ID_WIDTH": "6", "PCW_S_AXI_GP1_ID_WIDTH": "6", "PCW_S_AXI_ACP_ID_WIDTH": "3", "PCW_INCLUDE_ACP_TRANS_CHECK": "0", "PCW_USE_DEFAULT_ACP_USER_VAL": "0", "PCW_S_AXI_ACP_ARUSER_VAL": "31", "PCW_S_AXI_ACP_AWUSER_VAL": "31", "PCW_S_AXI_HP0_ID_WIDTH": "6", "PCW_S_AXI_HP0_DATA_WIDTH": "64", "PCW_S_AXI_HP1_ID_WIDTH": "6", "PCW_S_AXI_HP1_DATA_WIDTH": "64", "PCW_S_AXI_HP2_ID_WIDTH": "6", "PCW_S_AXI_HP2_DATA_WIDTH": "64", "PCW_S_AXI_HP3_ID_WIDTH": "6", "PCW_S_AXI_HP3_DATA_WIDTH": "64", "PCW_NUM_F2P_INTR_INPUTS": "1", "PCW_EN_DDR": "1", "PCW_EN_SMC": "0", "PCW_EN_QSPI": "0", "PCW_EN_CAN0": "0", "PCW_EN_CAN1": "0", "PCW_EN_ENET0": "0", "PCW_EN_ENET1": "0", "PCW_EN_GPIO": "0", "PCW_EN_I2C0": "0", "PCW_EN_I2C1": "0", "PCW_EN_PJTAG": "0", "PCW_EN_SDIO0": "0", "PCW_EN_SDIO1": "0", "PCW_EN_SPI0": "0", "PCW_EN_SPI1": "0", "PCW_EN_UART0": "0", "PCW_EN_UART1": "0", "PCW_EN_MODEM_UART0": "0", "PCW_EN_MODEM_UART1": "0", "PCW_EN_TTC0": "0", "PCW_EN_TTC1": "0", "PCW_EN_WDT": "0", "PCW_EN_TRACE": "0", "PCW_EN_USB0": "0", "PCW_EN_USB1": "0", "PCW_DQ_WIDTH": "32", "PCW_DQS_WIDTH": "4", "PCW_DM_WIDTH": "4", "PCW_MIO_PRIMITIVE": "54", "PCW_EN_CLK0_PORT": "1", "PCW_EN_CLK1_PORT": "0", "PCW_EN_CLK2_PORT": "0", "PCW_EN_CLK3_PORT": "0", "PCW_EN_RST0_PORT": "1", "PCW_EN_RST1_PORT": "0", "PCW_EN_RST2_PORT": "0", "PCW_EN_RST3_PORT": "0", "PCW_EN_CLKTRIG0_PORT": "0", "PCW_EN_CLKTRIG1_PORT": "0", "PCW_EN_CLKTRIG2_PORT": "0", "PCW_EN_CLKTRIG3_PORT": "0", "PCW_P2F_DMAC_ABORT_INTR": "0", "PCW_P2F_DMAC0_INTR": "0", "PCW_P2F_DMAC1_INTR": "0", "PCW_P2F_DMAC2_INTR": "0", "PCW_P2F_DMAC3_INTR": "0", "PCW_P2F_DMAC4_INTR": "0", "PCW_P2F_DMAC5_INTR": "0", "PCW_P2F_DMAC6_INTR": "0", "PCW_P2F_DMAC7_INTR": "0", "PCW_P2F_SMC_INTR": "0", "PCW_P2F_QSPI_INTR": "0", "PCW_P2F_CTI_INTR": "0", "PCW_P2F_GPIO_INTR": "0", "PCW_P2F_USB0_INTR": "0", "PCW_P2F_ENET0_INTR": "0", "PCW_P2F_SDIO0_INTR": "0", "PCW_P2F_I2C0_INTR": "0", "PCW_P2F_SPI0_INTR": "0", "PCW_P2F_UART0_INTR": "0", "PCW_P2F_CAN0_INTR": "0", "PCW_P2F_USB1_INTR": "0", "PCW_P2F_ENET1_INTR": "0", "PCW_P2F_SDIO1_INTR": "0", "PCW_P2F_I2C1_INTR": "0", "PCW_P2F_SPI1_INTR": "0", "PCW_P2F_UART1_INTR": "0", "PCW_P2F_CAN1_INTR": "0", "PCW_IRQ_F2P_INTR": "0", "PCW_IRQ_F2P_MODE": "DIRECT", "PCW_CORE0_FIQ_INTR": "0", "PCW_CORE0_IRQ_INTR": "0", "PCW_CORE1_FIQ_INTR": "0", "PCW_CORE1_IRQ_INTR": "0", "PCW_VALUE_SILVERSION": "3", "PCW_GP0_EN_MODIFIABLE_TXN": "1", "PCW_GP1_EN_MODIFIABLE_TXN": "1", "PCW_IMPORT_BOARD_PRESET": "None", "PCW_PERIPHERAL_BOARD_PRESET": "None", "PCW_PRESET_BANK0_VOLTAGE": "LVCMOS 3.3V", "PCW_PRESET_BANK1_VOLTAGE": "LVCMOS 3.3V", "PCW_UIPARAM_DDR_ENABLE": "1", "PCW_UIPARAM_DDR_ADV_ENABLE": "0", "PCW_UIPARAM_DDR_MEMORY_TYPE": "DDR 3", "PCW_UIPARAM_DDR_ECC": "Disabled", "PCW_UIPARAM_DDR_BUS_WIDTH": "32 Bit", "PCW_UIPARAM_DDR_BL": "8", "PCW_UIPARAM_DDR_HIGH_TEMP": "Normal (0-85)", "PCW_UIPARAM_DDR_PARTNO": "MT41J128M8 JP-125", "PCW_UIPARAM_DDR_DRAM_WIDTH": "8 Bits", "PCW_UIPARAM_DDR_DEVICE_CAPACITY": "1024 MBits", "PCW_UIPARAM_DDR_SPEED_BIN": "DDR3_1066F", "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": "1", "PCW_UIPARAM_DDR_TRAIN_READ_GATE": "1", "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": "1", "PCW_UIPARAM_DDR_CLOCK_STOP_EN": "0", "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": "0", "PCW_DDR_PRIORITY_WRITEPORT_0": "<Select>", "PCW_DDR_PRIORITY_WRITEPORT_1": "<Select>", "PCW_DDR_PRIORITY_WRITEPORT_2": "<Select>", "PCW_DDR_PRIORITY_WRITEPORT_3": "<Select>", "PCW_DDR_PRIORITY_READPORT_0": "<Select>", "PCW_DDR_PRIORITY_READPORT_1": "<Select>", "PCW_DDR_PRIORITY_READPORT_2": "<Select>", "PCW_DDR_PRIORITY_READPORT_3": "<Select>", "PCW_DDR_PORT0_HPR_ENABLE": "0", "PCW_DDR_PORT1_HPR_ENABLE": "0", "PCW_DDR_PORT2_HPR_ENABLE": "0", "PCW_DDR_PORT3_HPR_ENABLE": "0", "PCW_DDR_HPRLPR_QUEUE_PARTITION": "HPR(0)/LPR(32)", "PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL": "2", "PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL": "15", "PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL": "2", "PCW_NAND_PERIPHERAL_ENABLE": "0", "PCW_NAND_NAND_IO": "<Select>", "PCW_NAND_GRP_D8_ENABLE": "0", "PCW_NAND_GRP_D8_IO": "<Select>", "PCW_NOR_PERIPHERAL_ENABLE": "0", "PCW_NOR_NOR_IO": "<Select>", "PCW_NOR_GRP_A25_ENABLE": "0", "PCW_NOR_GRP_A25_IO": "<Select>", "PCW_NOR_GRP_CS0_ENABLE": "0", "PCW_NOR_GRP_CS0_IO": "<Select>", "PCW_NOR_GRP_SRAM_CS0_ENABLE": "0", "PCW_NOR_GRP_SRAM_CS0_IO": "<Select>", "PCW_NOR_GRP_CS1_ENABLE": "0", "PCW_NOR_GRP_CS1_IO": "<Select>", "PCW_NOR_GRP_SRAM_CS1_ENABLE": "0", "PCW_NOR_GRP_SRAM_CS1_IO": "<Select>", "PCW_NOR_GRP_SRAM_INT_ENABLE": "0", "PCW_NOR_GRP_SRAM_INT_IO": "<Select>", "PCW_QSPI_PERIPHERAL_ENABLE": "0", "PCW_QSPI_QSPI_IO": "<Select>", "PCW_QSPI_GRP_SINGLE_SS_ENABLE": "0", "PCW_QSPI_GRP_SINGLE_SS_IO": "<Select>", "PCW_QSPI_GRP_SS1_ENABLE": "0", "PCW_QSPI_GRP_SS1_IO": "<Select>", "PCW_SINGLE_QSPI_DATA_MODE": "<Select>", "PCW_DUAL_STACK_QSPI_DATA_MODE": "<Select>", "PCW_DUAL_PARALLEL_QSPI_DATA_MODE": "<Select>", "PCW_QSPI_GRP_IO1_ENABLE": "0", "PCW_QSPI_GRP_IO1_IO": "<Select>", "PCW_QSPI_GRP_FBCLK_ENABLE": "0", "PCW_QSPI_GRP_FBCLK_IO": "<Select>", "PCW_QSPI_INTERNAL_HIGHADDRESS": "0xFCFFFFFF", "PCW_ENET0_PERIPHERAL_ENABLE": "0", "PCW_ENET0_ENET0_IO": "<Select>", "PCW_ENET0_GRP_MDIO_ENABLE": "0", "PCW_ENET0_GRP_MDIO_IO": "<Select>", "PCW_ENET_RESET_ENABLE": "0", "PCW_ENET_RESET_SELECT": "<Select>", "PCW_ENET0_RESET_ENABLE": "0", "PCW_ENET0_RESET_IO": "<Select>", "PCW_ENET1_PERIPHERAL_ENABLE": "0", "PCW_ENET1_ENET1_IO": "<Select>", "PCW_ENET1_GRP_MDIO_ENABLE": "0", "PCW_ENET1_GRP_MDIO_IO": "<Select>", "PCW_ENET1_RESET_ENABLE": "0", "PCW_ENET1_RESET_IO": "<Select>", "PCW_SD0_PERIPHERAL_ENABLE": "0", "PCW_SD0_SD0_IO": "<Select>", "PCW_SD0_GRP_CD_ENABLE": "0", "PCW_SD0_GRP_CD_IO": "<Select>", "PCW_SD0_GRP_WP_ENABLE": "0", "PCW_SD0_GRP_WP_IO": "<Select>", "PCW_SD0_GRP_POW_ENABLE": "0", "PCW_SD0_GRP_POW_IO": "<Select>", "PCW_SD1_PERIPHERAL_ENABLE": "0", "PCW_SD1_SD1_IO": "<Select>", "PCW_SD1_GRP_CD_ENABLE": "0", "PCW_SD1_GRP_CD_IO": "<Select>", "PCW_SD1_GRP_WP_ENABLE": "0", "PCW_SD1_GRP_WP_IO": "<Select>", "PCW_SD1_GRP_POW_ENABLE": "0", "PCW_SD1_GRP_POW_IO": "<Select>", "PCW_UART0_PERIPHERAL_ENABLE": "0", "PCW_UART0_UART0_IO": "<Select>", "PCW_UART0_GRP_FULL_ENABLE": "0", "PCW_UART0_GRP_FULL_IO": "<Select>", "PCW_UART1_PERIPHERAL_ENABLE": "0", "PCW_UART1_UART1_IO": "<Select>", "PCW_UART1_GRP_FULL_ENABLE": "0", "PCW_UART1_GRP_FULL_IO": "<Select>", "PCW_SPI0_PERIPHERAL_ENABLE": "0", "PCW_SPI0_SPI0_IO": "<Select>", "PCW_SPI0_GRP_SS0_ENABLE": "0", "PCW_SPI0_GRP_SS0_IO": "<Select>", "PCW_SPI0_GRP_SS1_ENABLE": "0", "PCW_SPI0_GRP_SS1_IO": "<Select>", "PCW_SPI0_GRP_SS2_ENABLE": "0", "PCW_SPI0_GRP_SS2_IO": "<Select>", "PCW_SPI1_PERIPHERAL_ENABLE": "0", "PCW_SPI1_SPI1_IO": "<Select>", "PCW_SPI1_GRP_SS0_ENABLE": "0", "PCW_SPI1_GRP_SS0_IO": "<Select>", "PCW_SPI1_GRP_SS1_ENABLE": "0", "PCW_SPI1_GRP_SS1_IO": "<Select>", "PCW_SPI1_GRP_SS2_ENABLE": "0", "PCW_SPI1_GRP_SS2_IO": "<Select>", "PCW_CAN0_PERIPHERAL_ENABLE": "0", "PCW_CAN0_CAN0_IO": "<Select>", "PCW_CAN0_GRP_CLK_ENABLE": "0", "PCW_CAN0_GRP_CLK_IO": "<Select>", "PCW_CAN1_PERIPHERAL_ENABLE": "0", "PCW_CAN1_CAN1_IO": "<Select>", "PCW_CAN1_GRP_CLK_ENABLE": "0", "PCW_CAN1_GRP_CLK_IO": "<Select>", "PCW_TRACE_PERIPHERAL_ENABLE": "0", "PCW_TRACE_TRACE_IO": "<Select>", "PCW_TRACE_GRP_2BIT_ENABLE": "0", "PCW_TRACE_GRP_2BIT_IO": "<Select>", "PCW_TRACE_GRP_4BIT_ENABLE": "0", "PCW_TRACE_GRP_4BIT_IO": "<Select>", "PCW_TRACE_GRP_8BIT_ENABLE": "0", "PCW_TRACE_GRP_8BIT_IO": "<Select>", "PCW_TRACE_GRP_16BIT_ENABLE": "0", "PCW_TRACE_GRP_16BIT_IO": "<Select>", "PCW_TRACE_GRP_32BIT_ENABLE": "0", "PCW_TRACE_GRP_32BIT_IO": "<Select>", "PCW_TRACE_INTERNAL_WIDTH": "2", "PCW_WDT_PERIPHERAL_ENABLE": "0", "PCW_WDT_WDT_IO": "<Select>", "PCW_TTC0_PERIPHERAL_ENABLE": "0", "PCW_TTC0_TTC0_IO": "<Select>", "PCW_TTC1_PERIPHERAL_ENABLE": "0", "PCW_TTC1_TTC1_IO": "<Select>", "PCW_PJTAG_PERIPHERAL_ENABLE": "0", "PCW_PJTAG_PJTAG_IO": "<Select>", "PCW_USB0_PERIPHERAL_ENABLE": "0", "PCW_USB0_USB0_IO": "<Select>", "PCW_USB_RESET_ENABLE": "0", "PCW_USB_RESET_SELECT": "<Select>", "PCW_USB0_RESET_ENABLE": "0", "PCW_USB0_RESET_IO": "<Select>", "PCW_USB1_PERIPHERAL_ENABLE": "0", "PCW_USB1_USB1_IO": "<Select>", "PCW_USB1_RESET_ENABLE": "0", "PCW_USB1_RESET_IO": "<Select>", "PCW_I2C0_PERIPHERAL_ENABLE": "0", "PCW_I2C0_I2C0_IO": "<Select>", "PCW_I2C0_GRP_INT_ENABLE": "0", "PCW_I2C0_GRP_INT_IO": "<Select>", "PCW_I2C0_RESET_ENABLE": "0", "PCW_I2C0_RESET_IO": "<Select>", "PCW_I2C1_PERIPHERAL_ENABLE": "0", "PCW_I2C1_I2C1_IO": "<Select>", "PCW_I2C1_GRP_INT_ENABLE": "0", "PCW_I2C1_GRP_INT_IO": "<Select>", "PCW_I2C_RESET_ENABLE": "0", "PCW_I2C_RESET_SELECT": "<Select>", "PCW_I2C1_RESET_ENABLE": "0", "PCW_I2C1_RESET_IO": "<Select>", "PCW_GPIO_PERIPHERAL_ENABLE": "0", "PCW_GPIO_MIO_GPIO_ENABLE": "0", "PCW_GPIO_MIO_GPIO_IO": "<Select>", "PCW_GPIO_EMIO_GPIO_ENABLE": "0", "PCW_GPIO_EMIO_GPIO_IO": "<Select>", "PCW_APU_CLK_RATIO_ENABLE": "6:2:1", "PCW_ENET0_PERIPHERAL_FREQMHZ": "1000 Mbps", "PCW_ENET1_PERIPHERAL_FREQMHZ": "1000 Mbps", "PCW_CPU_PERIPHERAL_CLKSRC": "ARM PLL", "PCW_DDR_PERIPHERAL_CLKSRC": "DDR PLL", "PCW_SMC_PERIPHERAL_CLKSRC": "IO PLL", "PCW_QSPI_PERIPHERAL_CLKSRC": "IO PLL", "PCW_SDIO_PERIPHERAL_CLKSRC": "IO PLL", "PCW_UART_PERIPHERAL_CLKSRC": "IO PLL", "PCW_SPI_PERIPHERAL_CLKSRC": "IO PLL", "PCW_CAN_PERIPHERAL_CLKSRC": "IO PLL", "PCW_FCLK0_PERIPHERAL_CLKSRC": "IO PLL", "PCW_FCLK1_PERIPHERAL_CLKSRC": "IO PLL", "PCW_FCLK2_PERIPHERAL_CLKSRC": "IO PLL", "PCW_FCLK3_PERIPHERAL_CLKSRC": "IO PLL", "PCW_ENET0_PERIPHERAL_CLKSRC": "IO PLL", "PCW_ENET1_PERIPHERAL_CLKSRC": "IO PLL", "PCW_CAN0_PERIPHERAL_CLKSRC": "External", "PCW_CAN1_PERIPHERAL_CLKSRC": "External", "PCW_TPIU_PERIPHERAL_CLKSRC": "External", "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": "CPU_1X", "PCW_TTC0_CLK1_PERIPHERAL_CLKSRC": "CPU_1X", "PCW_TTC0_CLK2_PERIPHERAL_CLKSRC": "CPU_1X", "PCW_TTC1_CLK0_PERIPHERAL_CLKSRC": "CPU_1X", "PCW_TTC1_CLK1_PERIPHERAL_CLKSRC": "CPU_1X", "PCW_TTC1_CLK2_PERIPHERAL_CLKSRC": "CPU_1X", "PCW_WDT_PERIPHERAL_CLKSRC": "CPU_1X", "PCW_DCI_PERIPHERAL_CLKSRC": "DDR PLL", "PCW_PCAP_PERIPHERAL_CLKSRC": "IO PLL", "PCW_USB_RESET_POLARITY": "Active Low", "PCW_ENET_RESET_POLARITY": "Active Low", "PCW_I2C_RESET_POLARITY": "Active Low", "PCW_MIO_0_PULLUP": "<Select>", "PCW_MIO_0_IOTYPE": "<Select>", "PCW_MIO_0_DIRECTION": "<Select>", "PCW_MIO_0_SLEW": "<Select>", "PCW_MIO_1_PULLUP": "<Select>", "PCW_MIO_1_IOTYPE": "<Select>", "PCW_MIO_1_DIRECTION": "<Select>", "PCW_MIO_1_SLEW": "<Select>", "PCW_MIO_2_PULLUP": "<Select>", "PCW_MIO_2_IOTYPE": "<Select>", "PCW_MIO_2_DIRECTION": "<Select>", "PCW_MIO_2_SLEW": "<Select>", "PCW_MIO_3_PULLUP": "<Select>", "PCW_MIO_3_IOTYPE": "<Select>", "PCW_MIO_3_DIRECTION": "<Select>", "PCW_MIO_3_SLEW": "<Select>", "PCW_MIO_4_PULLUP": "<Select>", "PCW_MIO_4_IOTYPE": "<Select>", "PCW_MIO_4_DIRECTION": "<Select>", "PCW_MIO_4_SLEW": "<Select>", "PCW_MIO_5_PULLUP": "<Select>", "PCW_MIO_5_IOTYPE": "<Select>", "PCW_MIO_5_DIRECTION": "<Select>", "PCW_MIO_5_SLEW": "<Select>", "PCW_MIO_6_PULLUP": "<Select>", "PCW_MIO_6_IOTYPE": "<Select>", "PCW_MIO_6_DIRECTION": "<Select>", "PCW_MIO_6_SLEW": "<Select>", "PCW_MIO_7_PULLUP": "<Select>", "PCW_MIO_7_IOTYPE": "<Select>", "PCW_MIO_7_DIRECTION": "<Select>", "PCW_MIO_7_SLEW": "<Select>", "PCW_MIO_8_PULLUP": "<Select>", "PCW_MIO_8_IOTYPE": "<Select>", "PCW_MIO_8_DIRECTION": "<Select>", "PCW_MIO_8_SLEW": "<Select>", "PCW_MIO_9_PULLUP": "<Select>", "PCW_MIO_9_IOTYPE": "<Select>", "PCW_MIO_9_DIRECTION": "<Select>", "PCW_MIO_9_SLEW": "<Select>", "PCW_MIO_10_PULLUP": "<Select>", "PCW_MIO_10_IOTYPE": "<Select>", "PCW_MIO_10_DIRECTION": "<Select>", "PCW_MIO_10_SLEW": "<Select>", "PCW_MIO_11_PULLUP": "<Select>", "PCW_MIO_11_IOTYPE": "<Select>", "PCW_MIO_11_DIRECTION": "<Select>", "PCW_MIO_11_SLEW": "<Select>", "PCW_MIO_12_PULLUP": "<Select>", "PCW_MIO_12_IOTYPE": "<Select>", "PCW_MIO_12_DIRECTION": "<Select>", "PCW_MIO_12_SLEW": "<Select>", "PCW_MIO_13_PULLUP": "<Select>", "PCW_MIO_13_IOTYPE": "<Select>", "PCW_MIO_13_DIRECTION": "<Select>", "PCW_MIO_13_SLEW": "<Select>", "PCW_MIO_14_PULLUP": "<Select>", "PCW_MIO_14_IOTYPE": "<Select>", "PCW_MIO_14_DIRECTION": "<Select>", "PCW_MIO_14_SLEW": "<Select>", "PCW_MIO_15_PULLUP": "<Select>", "PCW_MIO_15_IOTYPE": "<Select>", "PCW_MIO_15_DIRECTION": "<Select>", "PCW_MIO_15_SLEW": "<Select>", "PCW_MIO_16_PULLUP": "<Select>", "PCW_MIO_16_IOTYPE": "<Select>", "PCW_MIO_16_DIRECTION": "<Select>", "PCW_MIO_16_SLEW": "<Select>", "PCW_MIO_17_PULLUP": "<Select>", "PCW_MIO_17_IOTYPE": "<Select>", "PCW_MIO_17_DIRECTION": "<Select>", "PCW_MIO_17_SLEW": "<Select>", "PCW_MIO_18_PULLUP": "<Select>", "PCW_MIO_18_IOTYPE": "<Select>", "PCW_MIO_18_DIRECTION": "<Select>", "PCW_MIO_18_SLEW": "<Select>", "PCW_MIO_19_PULLUP": "<Select>", "PCW_MIO_19_IOTYPE": "<Select>", "PCW_MIO_19_DIRECTION": "<Select>", "PCW_MIO_19_SLEW": "<Select>", "PCW_MIO_20_PULLUP": "<Select>", "PCW_MIO_20_IOTYPE": "<Select>", "PCW_MIO_20_DIRECTION": "<Select>", "PCW_MIO_20_SLEW": "<Select>", "PCW_MIO_21_PULLUP": "<Select>", "PCW_MIO_21_IOTYPE": "<Select>", "PCW_MIO_21_DIRECTION": "<Select>", "PCW_MIO_21_SLEW": "<Select>", "PCW_MIO_22_PULLUP": "<Select>", "PCW_MIO_22_IOTYPE": "<Select>", "PCW_MIO_22_DIRECTION": "<Select>", "PCW_MIO_22_SLEW": "<Select>", "PCW_MIO_23_PULLUP": "<Select>", "PCW_MIO_23_IOTYPE": "<Select>", "PCW_MIO_23_DIRECTION": "<Select>", "PCW_MIO_23_SLEW": "<Select>", "PCW_MIO_24_PULLUP": "<Select>", "PCW_MIO_24_IOTYPE": "<Select>", "PCW_MIO_24_DIRECTION": "<Select>", "PCW_MIO_24_SLEW": "<Select>", "PCW_MIO_25_PULLUP": "<Select>", "PCW_MIO_25_IOTYPE": "<Select>", "PCW_MIO_25_DIRECTION": "<Select>", "PCW_MIO_25_SLEW": "<Select>", "PCW_MIO_26_PULLUP": "<Select>", "PCW_MIO_26_IOTYPE": "<Select>", "PCW_MIO_26_DIRECTION": "<Select>", "PCW_MIO_26_SLEW": "<Select>", "PCW_MIO_27_PULLUP": "<Select>", "PCW_MIO_27_IOTYPE": "<Select>", "PCW_MIO_27_DIRECTION": "<Select>", "PCW_MIO_27_SLEW": "<Select>", "PCW_MIO_28_PULLUP": "<Select>", "PCW_MIO_28_IOTYPE": "<Select>", "PCW_MIO_28_DIRECTION": "<Select>", "PCW_MIO_28_SLEW": "<Select>", "PCW_MIO_29_PULLUP": "<Select>", "PCW_MIO_29_IOTYPE": "<Select>", "PCW_MIO_29_DIRECTION": "<Select>", "PCW_MIO_29_SLEW": "<Select>", "PCW_MIO_30_PULLUP": "<Select>", "PCW_MIO_30_IOTYPE": "<Select>", "PCW_MIO_30_DIRECTION": "<Select>", "PCW_MIO_30_SLEW": "<Select>", "PCW_MIO_31_PULLUP": "<Select>", "PCW_MIO_31_IOTYPE": "<Select>", "PCW_MIO_31_DIRECTION": "<Select>", "PCW_MIO_31_SLEW": "<Select>", "PCW_MIO_32_PULLUP": "<Select>", "PCW_MIO_32_IOTYPE": "<Select>", "PCW_MIO_32_DIRECTION": "<Select>", "PCW_MIO_32_SLEW": "<Select>", "PCW_MIO_33_PULLUP": "<Select>", "PCW_MIO_33_IOTYPE": "<Select>", "PCW_MIO_33_DIRECTION": "<Select>", "PCW_MIO_33_SLEW": "<Select>", "PCW_MIO_34_PULLUP": "<Select>", "PCW_MIO_34_IOTYPE": "<Select>", "PCW_MIO_34_DIRECTION": "<Select>", "PCW_MIO_34_SLEW": "<Select>", "PCW_MIO_35_PULLUP": "<Select>", "PCW_MIO_35_IOTYPE": "<Select>", "PCW_MIO_35_DIRECTION": "<Select>", "PCW_MIO_35_SLEW": "<Select>", "PCW_MIO_36_PULLUP": "<Select>", "PCW_MIO_36_IOTYPE": "<Select>", "PCW_MIO_36_DIRECTION": "<Select>", "PCW_MIO_36_SLEW": "<Select>", "PCW_MIO_37_PULLUP": "<Select>", "PCW_MIO_37_IOTYPE": "<Select>", "PCW_MIO_37_DIRECTION": "<Select>", "PCW_MIO_37_SLEW": "<Select>", "PCW_MIO_38_PULLUP": "<Select>", "PCW_MIO_38_IOTYPE": "<Select>", "PCW_MIO_38_DIRECTION": "<Select>", "PCW_MIO_38_SLEW": "<Select>", "PCW_MIO_39_PULLUP": "<Select>", "PCW_MIO_39_IOTYPE": "<Select>", "PCW_MIO_39_DIRECTION": "<Select>", "PCW_MIO_39_SLEW": "<Select>", "PCW_MIO_40_PULLUP": "<Select>", "PCW_MIO_40_IOTYPE": "<Select>", "PCW_MIO_40_DIRECTION": "<Select>", "PCW_MIO_40_SLEW": "<Select>", "PCW_MIO_41_PULLUP": "<Select>", "PCW_MIO_41_IOTYPE": "<Select>", "PCW_MIO_41_DIRECTION": "<Select>", "PCW_MIO_41_SLEW": "<Select>", "PCW_MIO_42_PULLUP": "<Select>", "PCW_MIO_42_IOTYPE": "<Select>", "PCW_MIO_42_DIRECTION": "<Select>", "PCW_MIO_42_SLEW": "<Select>", "PCW_MIO_43_PULLUP": "<Select>", "PCW_MIO_43_IOTYPE": "<Select>", "PCW_MIO_43_DIRECTION": "<Select>", "PCW_MIO_43_SLEW": "<Select>", "PCW_MIO_44_PULLUP": "<Select>", "PCW_MIO_44_IOTYPE": "<Select>", "PCW_MIO_44_DIRECTION": "<Select>", "PCW_MIO_44_SLEW": "<Select>", "PCW_MIO_45_PULLUP": "<Select>", "PCW_MIO_45_IOTYPE": "<Select>", "PCW_MIO_45_DIRECTION": "<Select>", "PCW_MIO_45_SLEW": "<Select>", "PCW_MIO_46_PULLUP": "<Select>", "PCW_MIO_46_IOTYPE": "<Select>", "PCW_MIO_46_DIRECTION": "<Select>", "PCW_MIO_46_SLEW": "<Select>", "PCW_MIO_47_PULLUP": "<Select>", "PCW_MIO_47_IOTYPE": "<Select>", "PCW_MIO_47_DIRECTION": "<Select>", "PCW_MIO_47_SLEW": "<Select>", "PCW_MIO_48_PULLUP": "<Select>", "PCW_MIO_48_IOTYPE": "<Select>", "PCW_MIO_48_DIRECTION": "<Select>", "PCW_MIO_48_SLEW": "<Select>", "PCW_MIO_49_PULLUP": "<Select>", "PCW_MIO_49_IOTYPE": "<Select>", "PCW_MIO_49_DIRECTION": "<Select>", "PCW_MIO_49_SLEW": "<Select>", "PCW_MIO_50_PULLUP": "<Select>", "PCW_MIO_50_IOTYPE": "<Select>", "PCW_MIO_50_DIRECTION": "<Select>", "PCW_MIO_50_SLEW": "<Select>", "PCW_MIO_51_PULLUP": "<Select>", "PCW_MIO_51_IOTYPE": "<Select>", "PCW_MIO_51_DIRECTION": "<Select>", "PCW_MIO_51_SLEW": "<Select>", "PCW_MIO_52_PULLUP": "<Select>", "PCW_MIO_52_IOTYPE": "<Select>", "PCW_MIO_52_DIRECTION": "<Select>", "PCW_MIO_52_SLEW": "<Select>", "PCW_MIO_53_PULLUP": "<Select>", "PCW_MIO_53_IOTYPE": "<Select>", "PCW_MIO_53_DIRECTION": "<Select>", "PCW_MIO_53_SLEW": "<Select>", "preset": "None", "PCW_UIPARAM_GENERATE_SUMMARY": "NA", "PCW_MIO_TREE_PERIPHERALS": "unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned", "PCW_MIO_TREE_SIGNALS": "unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned", "PCW_PS7_SI_REV": "PRODUCTION", "PCW_FPGA_FCLK0_ENABLE": "1", "PCW_FPGA_FCLK1_ENABLE": "0", "PCW_FPGA_FCLK2_ENABLE": "0", "PCW_FPGA_FCLK3_ENABLE": "0", "PCW_NOR_SRAM_CS0_T_TR": "1", "PCW_NOR_SRAM_CS0_T_PC": "1", "PCW_NOR_SRAM_CS0_T_WP": "1", "PCW_NOR_SRAM_CS0_T_CEOE": "1", "PCW_NOR_SRAM_CS0_T_WC": "11", "PCW_NOR_SRAM_CS0_T_RC": "11", "PCW_NOR_SRAM_CS0_WE_TIME": "0", "PCW_NOR_SRAM_CS1_T_TR": "1", "PCW_NOR_SRAM_CS1_T_PC": "1", "PCW_NOR_SRAM_CS1_T_WP": "1", "PCW_NOR_SRAM_CS1_T_CEOE": "1", "PCW_NOR_SRAM_CS1_T_WC": "11", "PCW_NOR_SRAM_CS1_T_RC": "11", "PCW_NOR_SRAM_CS1_WE_TIME": "0", "PCW_NOR_CS0_T_TR": "1", "PCW_NOR_CS0_T_PC": "1", "PCW_NOR_CS0_T_WP": "1", "PCW_NOR_CS0_T_CEOE": "1", "PCW_NOR_CS0_T_WC": "11", "PCW_NOR_CS0_T_RC": "11", "PCW_NOR_CS0_WE_TIME": "0", "PCW_NOR_CS1_T_TR": "1", "PCW_NOR_CS1_T_PC": "1", "PCW_NOR_CS1_T_WP": "1", "PCW_NOR_CS1_T_CEOE": "1", "PCW_NOR_CS1_T_WC": "11", "PCW_NOR_CS1_T_RC": "11", "PCW_NOR_CS1_WE_TIME": "0", "PCW_NAND_CYCLES_T_RR": "1", "PCW_NAND_CYCLES_T_AR": "1", "PCW_NAND_CYCLES_T_CLR": "1", "PCW_NAND_CYCLES_T_WP": "1", "PCW_NAND_CYCLES_T_REA": "1", "PCW_NAND_CYCLES_T_WC": "11", "PCW_NAND_CYCLES_T_RC": "11", "PCW_SMC_CYCLE_T0": "NA", "PCW_SMC_CYCLE_T1": "NA", "PCW_SMC_CYCLE_T2": "NA", "PCW_SMC_CYCLE_T3": "NA", "PCW_SMC_CYCLE_T4": "NA", "PCW_SMC_CYCLE_T5": "NA", "PCW_SMC_CYCLE_T6": "NA", "PCW_PACKAGE_NAME": "clg400", "PCW_PLL_BYPASSMODE_ENABLE": "0", "Component_Name": "resizer_processing_system7_0_0", "EDK_IPTYPE": "PERIPHERAL", "C_BASEADDR": "0x00000000", "C_HIGHADDR": "0x1FFFFFFF", "CAN_DEBUG": "false", "TIMEPERIOD_PS": "1250", "MEMORY_TYPE": "COMPONENTS", "MEMORY_PART": null, "DATA_WIDTH": "8", "CS_ENABLED": "true", "DATA_MASK_ENABLED": "true", "SLOT": "Single", "CUSTOM_PARTS": null, "MEM_ADDR_MAP": "ROW_COLUMN_BANK", "BURST_LENGTH": "8", "AXI_ARBITRATION_SCHEME": "TDM", "CAS_LATENCY": "11", "CAS_WRITE_LATENCY": "11", "SUPPORTS_NARROW_BURST": "0", "NUM_WRITE_OUTSTANDING": "8", "NUM_READ_OUTSTANDING": "8", "PROTOCOL": "AXI3", "FREQ_HZ": "100000000", "ID_WIDTH": "12", "ADDR_WIDTH": "32", "AWUSER_WIDTH": "0", "ARUSER_WIDTH": "0", "WUSER_WIDTH": "0", "RUSER_WIDTH": "0", "BUSER_WIDTH": "0", "READ_WRITE_MODE": "READ_WRITE", "HAS_BURST": "1", "HAS_LOCK": "1", "HAS_PROT": "1", "HAS_CACHE": "1", "HAS_QOS": "1", "HAS_REGION": "0", "HAS_WSTRB": "1", "HAS_BRESP": "1", "HAS_RRESP": "1", "MAX_BURST_LENGTH": "16", "PHASE": "0.000", "CLK_DOMAIN": "resizer_processing_system7_0_0_FCLK_CLK0", "NUM_READ_THREADS": "4", "NUM_WRITE_THREADS": "4", "RUSER_BITS_PER_BYTE": "0", "WUSER_BITS_PER_BYTE": "0", "INSERT_VIP": "0"}, "driver": "<not serializable>", "device": "<not serializable>"}}