$version Generated by VerilatedVcd $end
$date Mon Jul 29 15:27:43 2019
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  1 # clock $end
  $var wire  5 ' io_ALUOp [4:0] $end
  $var wire  1 ) io_conflag $end
  $var wire 32 % io_src_a [31:0] $end
  $var wire 32 & io_src_b [31:0] $end
  $var wire 32 ( io_sum [31:0] $end
  $var wire  1 $ reset $end
  $scope module ALU $end
   $var wire  1 # clock $end
   $var wire  5 ' io_ALUOp [4:0] $end
   $var wire  1 ) io_conflag $end
   $var wire 32 % io_src_a [31:0] $end
   $var wire 32 & io_src_b [31:0] $end
   $var wire 32 ( io_sum [31:0] $end
   $var wire  1 $ reset $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
b00000000000000000000000000000000 %
b00000000000000000000000000000000 &
b00000 '
b00000000000000000000000000000000 (
0)
#1
1#
#2
0#
b00000000000000000000000001100100 %
b00000000000000000000000011001000 &
b00000000000000000000000100101100 (
#3
1#
#4
0#
b00001 '
b11111111111111111111111110011100 (
#5
1#
#6
0#
b00010 '
b00000000000000000000000001000000 (
#7
1#
#8
0#
b00011 '
b00000000000000000000000011101100 (
#9
1#
#10
0#
b00100 '
b00000000000000000000000010101100 (
#11
1#
#12
0#
b00101 '
b00000000000000000110010000000000 (
#13
1#
#14
0#
b00110 '
b00000000000000000000000000000000 (
#15
1#
#16
0#
b00111 '
#17
1#
#18
0#
b01000 '
b00000000000000000000000000000001 (
#19
1#
#20
0#
b01001 '
#21
1#
#22
0#
b01010 '
b00000000000000000000000011001000 (
#23
1#
#24
0#
b01011 '
#25
1#
#26
0#
b01100 '
1)
#27
1#
#28
0#
b01101 '
0)
#29
1#
#30
0#
b01110 '
1)
#31
1#
#32
0#
b01111 '
0)
#33
1#
