
*** Running vivado
    with args -log Tester.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Tester.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source Tester.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 473.832 ; gain = 177.848
Command: read_checkpoint -auto_incremental -incremental C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/utils_1/imports/synth_1/taticutu.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/utils_1/imports/synth_1/taticutu.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Tester -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20864
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1309.824 ; gain = 440.074
---------------------------------------------------------------------------------
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/BGColor_Selector.vhd:44]
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [C:/Users/Cipri/Downloads/Color_Selector.vhd:44]
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [C:/Users/Cipri/Downloads/Draw_Circle.vhd:48]
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Diamond.vhd:44]
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Triangle.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Tester' [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Tester.vhd:22]
INFO: [Synth 8-3491] module 'Frequency_Divider' declared at 'C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Frequency_Divider.vhd:5' bound to instance 'P1' of component 'Frequency_Divider' [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Tester.vhd:109]
INFO: [Synth 8-638] synthesizing module 'Frequency_Divider' [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Frequency_Divider.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Frequency_Divider' (0#1) [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Frequency_Divider.vhd:11]
INFO: [Synth 8-3491] module 'VGA_controller' declared at 'C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/VGA_controller.vhd:5' bound to instance 'P2' of component 'VGA_controller' [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Tester.vhd:110]
INFO: [Synth 8-638] synthesizing module 'VGA_controller' [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/VGA_controller.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'VGA_controller' (0#1) [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/VGA_controller.vhd:17]
INFO: [Synth 8-3491] module 'Draw_Square' declared at 'C:/Users/Cipri/Downloads/Draw_Square.vhd:6' bound to instance 'SHAPE1' of component 'Draw_Square' [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Tester.vhd:112]
INFO: [Synth 8-638] synthesizing module 'Draw_Square' [C:/Users/Cipri/Downloads/Draw_Square.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'Draw_Square' (0#1) [C:/Users/Cipri/Downloads/Draw_Square.vhd:15]
INFO: [Synth 8-3491] module 'Draw_Triangle' declared at 'C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Triangle.vhd:6' bound to instance 'SHAPE2' of component 'Draw_Triangle' [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Tester.vhd:113]
INFO: [Synth 8-638] synthesizing module 'Draw_Triangle' [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Triangle.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Draw_Triangle' (0#1) [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Triangle.vhd:14]
INFO: [Synth 8-3491] module 'Draw_Circle' declared at 'C:/Users/Cipri/Downloads/Draw_Circle.vhd:6' bound to instance 'SHAPE3' of component 'Draw_Circle' [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Tester.vhd:114]
INFO: [Synth 8-638] synthesizing module 'Draw_Circle' [C:/Users/Cipri/Downloads/Draw_Circle.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'Draw_Circle' (0#1) [C:/Users/Cipri/Downloads/Draw_Circle.vhd:15]
INFO: [Synth 8-3491] module 'Draw_Diamond' declared at 'C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Diamond.vhd:6' bound to instance 'SHAPE4' of component 'Draw_Diamond' [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Tester.vhd:115]
INFO: [Synth 8-638] synthesizing module 'Draw_Diamond' [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Diamond.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Draw_Diamond' (0#1) [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Diamond.vhd:14]
INFO: [Synth 8-3491] module 'Color_Selector' declared at 'C:/Users/Cipri/Downloads/Color_Selector.vhd:4' bound to instance 'P3' of component 'Color_Selector' [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Tester.vhd:117]
INFO: [Synth 8-638] synthesizing module 'Color_Selector' [C:/Users/Cipri/Downloads/Color_Selector.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Color_Selector' (0#1) [C:/Users/Cipri/Downloads/Color_Selector.vhd:11]
INFO: [Synth 8-3491] module 'center_calculator' declared at 'C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/center_calculator.vhd:7' bound to instance 'P4' of component 'center_calculator' [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Tester.vhd:118]
INFO: [Synth 8-638] synthesizing module 'center_calculator' [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/center_calculator.vhd:18]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Debouncer.vhd:6' bound to instance 'P1' of component 'Debouncer' [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/center_calculator.vhd:56]
INFO: [Synth 8-638] synthesizing module 'Debouncer' [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Debouncer.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Debouncer' (0#1) [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Debouncer.vhd:13]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Debouncer.vhd:6' bound to instance 'P2' of component 'Debouncer' [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/center_calculator.vhd:57]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Debouncer.vhd:6' bound to instance 'P3' of component 'Debouncer' [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/center_calculator.vhd:58]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Debouncer.vhd:6' bound to instance 'P4' of component 'Debouncer' [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/center_calculator.vhd:59]
WARNING: [Synth 8-614] signal 'RST' is read in the process but is not in the sensitivity list [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/center_calculator.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'center_calculator' (0#1) [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/center_calculator.vhd:18]
INFO: [Synth 8-3491] module 'BGColor_Selector' declared at 'C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/BGColor_Selector.vhd:4' bound to instance 'P5' of component 'BGColor_Selector' [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Tester.vhd:119]
INFO: [Synth 8-638] synthesizing module 'BGColor_Selector' [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/BGColor_Selector.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'BGColor_Selector' (0#1) [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/BGColor_Selector.vhd:11]
INFO: [Synth 8-3491] module 'Draw_Memory' declared at 'C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:6' bound to instance 'MEM1' of component 'Draw_Memory' [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Tester.vhd:121]
INFO: [Synth 8-638] synthesizing module 'Draw_Memory' [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:14]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 4 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:34]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 4 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:35]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 4 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:36]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 4 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:37]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 4 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:38]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 4 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:39]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 4 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:40]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 4 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:41]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 4 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:42]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 4 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:43]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 4 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:44]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 4 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:45]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 4 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:46]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 4 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:47]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 4 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:48]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 4 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:49]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:50]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:51]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:52]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:53]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:54]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:55]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:56]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:57]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:58]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:59]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:60]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:61]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:62]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:63]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:64]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:65]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:66]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:67]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:68]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:69]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:70]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:71]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:72]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:73]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:74]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:75]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:76]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:77]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:78]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:79]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:80]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:81]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:82]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:83]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:84]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:85]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:86]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:87]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:88]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:89]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:90]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:91]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:92]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:93]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:94]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:95]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:96]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:97]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:98]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:99]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:100]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:101]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:102]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:103]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:104]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:105]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:106]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:107]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:108]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:109]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:110]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:111]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:112]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:113]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:114]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:115]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:116]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:117]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:118]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:119]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:120]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:121]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:122]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:123]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:124]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:125]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:126]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:127]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:128]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:129]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:130]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:131]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:132]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 20 wide and choice expression is 8 wide [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:133]
INFO: [Common 17-14] Message 'Synth 8-6044' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'Draw_Memory' (0#1) [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Draw_Memory.vhd:14]
WARNING: [Synth 8-614] signal 'video_on' is read in the process but is not in the sensitivity list [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Tester.vhd:130]
WARNING: [Synth 8-614] signal 'UTCN' is read in the process but is not in the sensitivity list [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Tester.vhd:130]
WARNING: [Synth 8-614] signal 'draw_figure' is read in the process but is not in the sensitivity list [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Tester.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'Tester' (0#1) [C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.srcs/sources_1/new/Tester.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 1541.316 ; gain = 671.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 1541.316 ; gain = 671.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 1541.316 ; gain = 671.566
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1541.316 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Cipri/VivadoProjects/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/Cipri/VivadoProjects/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Cipri/VivadoProjects/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Tester_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Tester_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1641.699 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1641.699 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 1641.699 ; gain = 771.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 1641.699 ; gain = 771.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 1641.699 ; gain = 771.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 1641.699 ; gain = 771.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   31 Bit       Adders := 1     
	   3 Input   31 Bit       Adders := 1     
	   4 Input   31 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   3 Input   11 Bit       Adders := 9     
	   2 Input   10 Bit       Adders := 16    
	   3 Input   10 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input   31 Bit        Muxes := 4     
	   8 Input   12 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 9     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP SHAPE3/draw2, operation Mode is: (D-A)*B.
DSP Report: operator SHAPE3/draw2 is absorbed into DSP SHAPE3/draw2.
DSP Report: operator SHAPE3/draw3 is absorbed into DSP SHAPE3/draw2.
DSP Report: Generating DSP SHAPE3/draw1, operation Mode is: C+(D'-A)*B.
DSP Report: register SHAPE3/draw1 is absorbed into DSP SHAPE3/draw1.
DSP Report: operator SHAPE3/draw1 is absorbed into DSP SHAPE3/draw1.
DSP Report: operator SHAPE3/draw2 is absorbed into DSP SHAPE3/draw1.
DSP Report: operator SHAPE3/draw3 is absorbed into DSP SHAPE3/draw1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:28 ; elapsed = 00:02:01 . Memory (MB): peak = 1972.648 ; gain = 1102.898
---------------------------------------------------------------------------------
 Sort Area is  SHAPE3/draw1_2 : 0 0 : 1055 1055 : Used 1 time 0
 Sort Area is  SHAPE3/draw2_0 : 0 0 : 982 982 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|Draw_Memory | draw       | 65536x12      | LUT            | 
|Draw_Memory | draw       | 65536x12      | LUT            | 
+------------+------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Draw_Circle | (D-A)*B     | 10     | 11     | -      | 11     | 22     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|Tester      | C+(D'-A)*B  | 10     | 11     | 21     | 11     | 21     | 0    | 0    | 0    | 1    | 0     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:34 ; elapsed = 00:02:09 . Memory (MB): peak = 1972.648 ; gain = 1102.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:34 ; elapsed = 00:02:10 . Memory (MB): peak = 1972.648 ; gain = 1102.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:35 ; elapsed = 00:02:11 . Memory (MB): peak = 1972.648 ; gain = 1102.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:38 ; elapsed = 00:02:15 . Memory (MB): peak = 1972.648 ; gain = 1102.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:38 ; elapsed = 00:02:15 . Memory (MB): peak = 1972.648 ; gain = 1102.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:38 ; elapsed = 00:02:16 . Memory (MB): peak = 1972.648 ; gain = 1102.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:38 ; elapsed = 00:02:16 . Memory (MB): peak = 1972.648 ; gain = 1102.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:38 ; elapsed = 00:02:16 . Memory (MB): peak = 1972.648 ; gain = 1102.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:38 ; elapsed = 00:02:16 . Memory (MB): peak = 1972.648 ; gain = 1102.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Draw_Circle | D-A*B       | 10     | 18     | -      | 10     | 22     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|Tester      | C+D'-A*B    | 10     | 18     | 48     | 10     | 21     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    91|
|3     |DSP48E1 |     2|
|5     |LUT1    |    30|
|6     |LUT2    |   232|
|7     |LUT3    |    61|
|8     |LUT4    |   165|
|9     |LUT5    |   309|
|10    |LUT6    |  3215|
|11    |MUXF7   |   596|
|12    |MUXF8   |   229|
|13    |FDCE    |    14|
|14    |FDPE    |     6|
|15    |FDRE    |    54|
|16    |IBUF    |    15|
|17    |OBUF    |    14|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:38 ; elapsed = 00:02:16 . Memory (MB): peak = 1972.648 ; gain = 1102.898
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:17 ; elapsed = 00:02:14 . Memory (MB): peak = 1972.648 ; gain = 1002.516
Synthesis Optimization Complete : Time (s): cpu = 00:01:38 ; elapsed = 00:02:16 . Memory (MB): peak = 1972.648 ; gain = 1102.898
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1972.648 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 918 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Tester' is not ideal for floorplanning, since the cellview 'Draw_Memory' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1972.648 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: c342bbda
INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 111 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:41 ; elapsed = 00:02:26 . Memory (MB): peak = 1972.648 ; gain = 1493.848
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1972.648 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Cipri/VivadoProjects/VGA_Project/VGA_Project.runs/synth_1/Tester.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Tester_utilization_synth.rpt -pb Tester_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun  4 09:19:42 2024...
