
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014104    0.030109    0.011987    0.011987 ^ clk (in)
                                                         clk (net)
                      0.030116    0.000000    0.011987 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022135    0.024555    0.069501    0.081488 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024566    0.000940    0.082429 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018309    0.022589    0.065406    0.147835 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022592    0.000670    0.148504 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002408    0.018241    0.159634    0.308138 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.018241    0.000095    0.308233 v fanout68/A (sg13g2_buf_1)
     4    0.028937    0.095218    0.118513    0.426746 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.095246    0.001364    0.428110 v fanout67/A (sg13g2_buf_1)
     5    0.022500    0.078558    0.138427    0.566537 v fanout67/X (sg13g2_buf_1)
                                                         net67 (net)
                      0.078584    0.001356    0.567893 v _202_/A (sg13g2_xor2_1)
     2    0.010388    0.047704    0.108633    0.676526 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.047713    0.000651    0.677177 v _204_/A (sg13g2_xor2_1)
     1    0.001720    0.024205    0.058232    0.735409 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.024206    0.000066    0.735475 v _297_/D (sg13g2_dfrbpq_1)
                                              0.735475   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014104    0.030109    0.011987    0.011987 ^ clk (in)
                                                         clk (net)
                      0.030116    0.000000    0.011987 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022135    0.024555    0.069501    0.081488 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024566    0.000940    0.082429 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018309    0.022589    0.065406    0.147835 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022592    0.000670    0.148504 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398504   clock uncertainty
                                  0.000000    0.398504   clock reconvergence pessimism
                                 -0.035176    0.363328   library hold time
                                              0.363328   data required time
---------------------------------------------------------------------------------------------
                                              0.363328   data required time
                                             -0.735475   data arrival time
---------------------------------------------------------------------------------------------
                                              0.372146   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014104    0.030109    0.011987    0.011987 ^ clk (in)
                                                         clk (net)
                      0.030116    0.000000    0.011987 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022135    0.024555    0.069501    0.081488 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024566    0.000940    0.082429 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018309    0.022589    0.065406    0.147835 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022592    0.000670    0.148504 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002408    0.018241    0.159634    0.308138 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.018241    0.000095    0.308233 v fanout68/A (sg13g2_buf_1)
     4    0.028937    0.095218    0.118513    0.426746 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.095246    0.001364    0.428110 v fanout67/A (sg13g2_buf_1)
     5    0.022500    0.078558    0.138427    0.566537 v fanout67/X (sg13g2_buf_1)
                                                         net67 (net)
                      0.078582    0.001303    0.567840 v _201_/A (sg13g2_and2_1)
     1    0.004648    0.025405    0.091370    0.659210 v _201_/X (sg13g2_and2_1)
                                                         _032_ (net)
                      0.025406    0.000305    0.659515 v _207_/B1 (sg13g2_a21oi_1)
     2    0.010205    0.074989    0.071392    0.730907 ^ _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.074997    0.000644    0.731551 ^ _208_/B (sg13g2_xor2_1)
     1    0.002464    0.026281    0.067077    0.798628 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.026281    0.000090    0.798718 v _298_/D (sg13g2_dfrbpq_1)
                                              0.798718   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014104    0.030109    0.011987    0.011987 ^ clk (in)
                                                         clk (net)
                      0.030116    0.000000    0.011987 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022135    0.024555    0.069501    0.081488 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024566    0.000940    0.082429 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018309    0.022589    0.065406    0.147835 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022590    0.000450    0.148284 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398284   clock uncertainty
                                  0.000000    0.398284   clock reconvergence pessimism
                                 -0.035834    0.362450   library hold time
                                              0.362450   data required time
---------------------------------------------------------------------------------------------
                                              0.362450   data required time
                                             -0.798718   data arrival time
---------------------------------------------------------------------------------------------
                                              0.436268   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014104    0.030109    0.011987    0.011987 ^ clk (in)
                                                         clk (net)
                      0.030116    0.000000    0.011987 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022135    0.024555    0.069501    0.081488 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024564    0.000846    0.082334 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020584    0.023603    0.066304    0.148639 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023603    0.000326    0.148964 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002449    0.022344    0.162916    0.311880 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.022344    0.000150    0.312031 ^ hold3/A (sg13g2_dlygate4sd3_1)
     1    0.009504    0.057789    0.376189    0.688219 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057789    0.000756    0.688976 ^ fanout77/A (sg13g2_buf_8)
     7    0.045610    0.036099    0.091065    0.780041 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.036405    0.002377    0.782418 ^ _128_/A (sg13g2_inv_2)
     5    0.022381    0.042455    0.049115    0.831533 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.042468    0.000165    0.831699 v _293_/D (sg13g2_dfrbpq_1)
                                              0.831699   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014104    0.030109    0.011987    0.011987 ^ clk (in)
                                                         clk (net)
                      0.030116    0.000000    0.011987 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022135    0.024555    0.069501    0.081488 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024564    0.000846    0.082334 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020584    0.023603    0.066304    0.148639 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023603    0.000326    0.148964 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398964   clock uncertainty
                                  0.000000    0.398964   clock reconvergence pessimism
                                 -0.040754    0.358211   library hold time
                                              0.358211   data required time
---------------------------------------------------------------------------------------------
                                              0.358211   data required time
                                             -0.831699   data arrival time
---------------------------------------------------------------------------------------------
                                              0.473488   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014104    0.030109    0.011987    0.011987 ^ clk (in)
                                                         clk (net)
                      0.030116    0.000000    0.011987 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022135    0.024555    0.069501    0.081488 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024564    0.000846    0.082334 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020584    0.023603    0.066304    0.148639 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023603    0.000326    0.148964 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002449    0.022344    0.162916    0.311880 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.022344    0.000150    0.312031 ^ hold3/A (sg13g2_dlygate4sd3_1)
     1    0.009504    0.057789    0.376189    0.688219 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057789    0.000756    0.688976 ^ fanout77/A (sg13g2_buf_8)
     7    0.045610    0.036099    0.091065    0.780041 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.036418    0.002435    0.782476 ^ _192_/A (sg13g2_xnor2_1)
     1    0.001889    0.027670    0.058847    0.841323 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.027670    0.000071    0.841394 v _294_/D (sg13g2_dfrbpq_1)
                                              0.841394   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014104    0.030109    0.011987    0.011987 ^ clk (in)
                                                         clk (net)
                      0.030116    0.000000    0.011987 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022135    0.024555    0.069501    0.081488 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024564    0.000846    0.082334 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020584    0.023603    0.066304    0.148639 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023609    0.000699    0.149338 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.399338   clock uncertainty
                                  0.000000    0.399338   clock reconvergence pessimism
                                 -0.036062    0.363276   library hold time
                                              0.363276   data required time
---------------------------------------------------------------------------------------------
                                              0.363276   data required time
                                             -0.841394   data arrival time
---------------------------------------------------------------------------------------------
                                              0.478118   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014104    0.030109    0.011987    0.011987 ^ clk (in)
                                                         clk (net)
                      0.030116    0.000000    0.011987 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022135    0.024555    0.069501    0.081488 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024566    0.000940    0.082429 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018309    0.022589    0.065406    0.147835 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022591    0.000490    0.148325 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002029    0.020844    0.161217    0.309541 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.020844    0.000078    0.309619 ^ hold9/A (sg13g2_dlygate4sd3_1)
     2    0.015019    0.079501    0.394621    0.704240 ^ hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.079503    0.000525    0.704765 ^ fanout55/A (sg13g2_buf_8)
     8    0.043982    0.036189    0.101097    0.805862 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.036786    0.003518    0.809380 ^ _195_/B (sg13g2_xor2_1)
     2    0.009240    0.044184    0.081660    0.891040 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.044192    0.000607    0.891648 v _196_/B (sg13g2_xor2_1)
     1    0.001629    0.024189    0.051460    0.943107 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.024189    0.000063    0.943170 v _295_/D (sg13g2_dfrbpq_2)
                                              0.943170   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014104    0.030109    0.011987    0.011987 ^ clk (in)
                                                         clk (net)
                      0.030116    0.000000    0.011987 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022135    0.024555    0.069501    0.081488 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024564    0.000846    0.082334 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020584    0.023603    0.066304    0.148639 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023609    0.000685    0.149324 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.399324   clock uncertainty
                                  0.000000    0.399324   clock reconvergence pessimism
                                 -0.034987    0.364337   library hold time
                                              0.364337   data required time
---------------------------------------------------------------------------------------------
                                              0.364337   data required time
                                             -0.943170   data arrival time
---------------------------------------------------------------------------------------------
                                              0.578833   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014104    0.030109    0.011987    0.011987 ^ clk (in)
                                                         clk (net)
                      0.030116    0.000000    0.011987 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022135    0.024555    0.069501    0.081488 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024566    0.000940    0.082429 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018309    0.022589    0.065406    0.147835 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022590    0.000450    0.148284 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012621    0.047064    0.184441    0.332725 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.047066    0.000402    0.333127 v fanout61/A (sg13g2_buf_8)
     6    0.040619    0.030504    0.088719    0.421846 v fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.031184    0.003005    0.424851 v _182_/A (sg13g2_nand2_1)
     1    0.003615    0.026610    0.033954    0.458805 ^ _182_/Y (sg13g2_nand2_1)
                                                         _020_ (net)
                      0.026610    0.000143    0.458948 ^ _217_/A (sg13g2_nor3_1)
     1    0.005696    0.033122    0.041949    0.500897 v _217_/Y (sg13g2_nor3_1)
                                                         _043_ (net)
                      0.033122    0.000235    0.501131 v _218_/A2 (sg13g2_o21ai_1)
     1    0.002032    0.041186    0.071262    0.572394 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.041186    0.000140    0.572533 ^ hold10/A (sg13g2_dlygate4sd3_1)
     1    0.003342    0.035756    0.364926    0.937459 ^ hold10/X (sg13g2_dlygate4sd3_1)
                                                         net46 (net)
                      0.035756    0.000132    0.937591 ^ _219_/A (sg13g2_inv_1)
     1    0.003339    0.019733    0.030218    0.967809 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.019734    0.000235    0.968043 v _301_/D (sg13g2_dfrbpq_1)
                                              0.968043   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014104    0.030109    0.011987    0.011987 ^ clk (in)
                                                         clk (net)
                      0.030116    0.000000    0.011987 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022135    0.024555    0.069501    0.081488 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024566    0.000940    0.082429 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018309    0.022589    0.065406    0.147835 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022591    0.000490    0.148325 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398325   clock uncertainty
                                  0.000000    0.398325   clock reconvergence pessimism
                                 -0.033759    0.364565   library hold time
                                              0.364565   data required time
---------------------------------------------------------------------------------------------
                                              0.364565   data required time
                                             -0.968043   data arrival time
---------------------------------------------------------------------------------------------
                                              0.603478   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014104    0.030109    0.011987    0.011987 ^ clk (in)
                                                         clk (net)
                      0.030116    0.000000    0.011987 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022135    0.024555    0.069501    0.081488 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024566    0.000940    0.082429 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018309    0.022589    0.065406    0.147835 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022591    0.000490    0.148325 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002066    0.017339    0.158803    0.307127 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.017339    0.000079    0.307207 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.014646    0.073119    0.405436    0.712642 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.073123    0.000597    0.713239 v fanout56/A (sg13g2_buf_2)
     5    0.029311    0.058099    0.123624    0.836863 v fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.058162    0.001736    0.838599 v _199_/B (sg13g2_xnor2_1)
     2    0.009539    0.068051    0.092856    0.931454 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.068056    0.000625    0.932079 v _200_/B (sg13g2_xor2_1)
     1    0.002303    0.025796    0.063648    0.995727 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.025796    0.000087    0.995814 v _296_/D (sg13g2_dfrbpq_1)
                                              0.995814   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014104    0.030109    0.011987    0.011987 ^ clk (in)
                                                         clk (net)
                      0.030116    0.000000    0.011987 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022135    0.024555    0.069501    0.081488 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024564    0.000846    0.082334 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020584    0.023603    0.066304    0.148639 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023603    0.000256    0.148894 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398894   clock uncertainty
                                  0.000000    0.398894   clock reconvergence pessimism
                                 -0.035470    0.363425   library hold time
                                              0.363425   data required time
---------------------------------------------------------------------------------------------
                                              0.363425   data required time
                                             -0.995814   data arrival time
---------------------------------------------------------------------------------------------
                                              0.632390   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014104    0.030109    0.011987    0.011987 ^ clk (in)
                                                         clk (net)
                      0.030116    0.000000    0.011987 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022135    0.024555    0.069501    0.081488 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024566    0.000940    0.082429 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018309    0.022589    0.065406    0.147835 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022590    0.000450    0.148284 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012870    0.061042    0.192621    0.340905 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.061044    0.000415    0.341319 ^ fanout61/A (sg13g2_buf_8)
     6    0.041076    0.034028    0.090281    0.431600 ^ fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.035060    0.004236    0.435836 ^ _212_/A (sg13g2_nor2_1)
     2    0.012117    0.048971    0.057979    0.493815 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.048985    0.000686    0.494501 v _213_/C (sg13g2_nand3_1)
     2    0.012075    0.061731    0.077326    0.571827 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.061749    0.000837    0.572664 ^ _214_/B (sg13g2_xnor2_1)
     1    0.001673    0.027083    0.059027    0.631691 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.027083    0.000065    0.631756 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.002310    0.035056    0.368180    0.999937 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net38 (net)
                      0.035056    0.000082    1.000019 v _300_/D (sg13g2_dfrbpq_2)
                                              1.000019   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014104    0.030109    0.011987    0.011987 ^ clk (in)
                                                         clk (net)
                      0.030116    0.000000    0.011987 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022135    0.024555    0.069501    0.081488 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024564    0.000846    0.082334 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020584    0.023603    0.066304    0.148639 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023603    0.000399    0.149037 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.399037   clock uncertainty
                                  0.000000    0.399037   clock reconvergence pessimism
                                 -0.038486    0.360551   library hold time
                                              0.360551   data required time
---------------------------------------------------------------------------------------------
                                              0.360551   data required time
                                             -1.000019   data arrival time
---------------------------------------------------------------------------------------------
                                              0.639468   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014104    0.030109    0.011987    0.011987 ^ clk (in)
                                                         clk (net)
                      0.030116    0.000000    0.011987 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022135    0.024555    0.069501    0.081488 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024566    0.000940    0.082429 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018309    0.022589    0.065406    0.147835 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022592    0.000670    0.148504 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002408    0.018241    0.159634    0.308138 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.018241    0.000095    0.308233 v fanout68/A (sg13g2_buf_1)
     4    0.028937    0.095218    0.118513    0.426746 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.095246    0.001364    0.428110 v fanout67/A (sg13g2_buf_1)
     5    0.022500    0.078558    0.138427    0.566537 v fanout67/X (sg13g2_buf_1)
                                                         net67 (net)
                      0.078582    0.001303    0.567840 v _201_/A (sg13g2_and2_1)
     1    0.004648    0.025405    0.091370    0.659210 v _201_/X (sg13g2_and2_1)
                                                         _032_ (net)
                      0.025406    0.000305    0.659515 v _207_/B1 (sg13g2_a21oi_1)
     2    0.010205    0.074989    0.071392    0.730907 ^ _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.074995    0.000577    0.731484 ^ _209_/A2 (sg13g2_o21ai_1)
     1    0.008063    0.060856    0.088273    0.819757 v _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.060865    0.000586    0.820343 v _211_/A (sg13g2_xnor2_1)
     1    0.003297    0.035050    0.074173    0.894515 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.035051    0.000225    0.894741 v hold8/A (sg13g2_dlygate4sd3_1)
     1    0.002034    0.034283    0.371626    1.266366 v hold8/X (sg13g2_dlygate4sd3_1)
                                                         net44 (net)
                      0.034283    0.000078    1.266444 v _299_/D (sg13g2_dfrbpq_2)
                                              1.266444   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014104    0.030109    0.011987    0.011987 ^ clk (in)
                                                         clk (net)
                      0.030116    0.000000    0.011987 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022135    0.024555    0.069501    0.081488 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024566    0.000940    0.082429 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018309    0.022589    0.065406    0.147835 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022590    0.000464    0.148299 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.398299   clock uncertainty
                                  0.000000    0.398299   clock reconvergence pessimism
                                 -0.038448    0.359851   library hold time
                                              0.359851   data required time
---------------------------------------------------------------------------------------------
                                              0.359851   data required time
                                             -1.266444   data arrival time
---------------------------------------------------------------------------------------------
                                              0.906594   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003962    0.017875    0.002879    5.002879 v rst (in)
                                                         rst (net)
                      0.017875    0.000000    5.002879 v input1/A (sg13g2_buf_1)
     2    0.012246    0.046310    0.079524    5.082403 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046326    0.000816    5.083219 v _292_/A (sg13g2_inv_1)
     1    0.005796    0.035651    0.042755    5.125974 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.035660    0.000443    5.126417 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              5.126417   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014104    0.030109    0.011987    0.011987 ^ clk (in)
                                                         clk (net)
                      0.030116    0.000000    0.011987 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022135    0.024555    0.069501    0.081488 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024566    0.000940    0.082429 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018309    0.022589    0.065406    0.147835 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022591    0.000490    0.148325 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398325   clock uncertainty
                                  0.000000    0.398325   clock reconvergence pessimism
                                 -0.104859    0.293466   library removal time
                                              0.293466   data required time
---------------------------------------------------------------------------------------------
                                              0.293466   data required time
                                             -5.126417   data arrival time
---------------------------------------------------------------------------------------------
                                              4.832951   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003962    0.017875    0.002879    5.002879 v rst (in)
                                                         rst (net)
                      0.017875    0.000000    5.002879 v input1/A (sg13g2_buf_1)
     2    0.012246    0.046310    0.079524    5.082403 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046332    0.000938    5.083342 v fanout78/A (sg13g2_buf_8)
     8    0.034231    0.028376    0.087251    5.170592 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.028516    0.001934    5.172527 v _285_/A (sg13g2_inv_1)
     1    0.005479    0.031080    0.036362    5.208889 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.031093    0.000223    5.209112 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              5.209112   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014104    0.030109    0.011987    0.011987 ^ clk (in)
                                                         clk (net)
                      0.030116    0.000000    0.011987 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022135    0.024555    0.069501    0.081488 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024564    0.000846    0.082334 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020584    0.023603    0.066304    0.148639 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023609    0.000699    0.149338 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.399338   clock uncertainty
                                  0.000000    0.399338   clock reconvergence pessimism
                                 -0.103363    0.295975   library removal time
                                              0.295975   data required time
---------------------------------------------------------------------------------------------
                                              0.295975   data required time
                                             -5.209112   data arrival time
---------------------------------------------------------------------------------------------
                                              4.913137   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003962    0.017875    0.002879    5.002879 v rst (in)
                                                         rst (net)
                      0.017875    0.000000    5.002879 v input1/A (sg13g2_buf_1)
     2    0.012246    0.046310    0.079524    5.082403 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046332    0.000938    5.083342 v fanout78/A (sg13g2_buf_8)
     8    0.034231    0.028376    0.087251    5.170592 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.028515    0.001932    5.172524 v _129_/A (sg13g2_inv_1)
     1    0.005631    0.031672    0.036718    5.209242 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.031682    0.000433    5.209676 ^ _293_/RESET_B (sg13g2_dfrbpq_1)
                                              5.209676   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014104    0.030109    0.011987    0.011987 ^ clk (in)
                                                         clk (net)
                      0.030116    0.000000    0.011987 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022135    0.024555    0.069501    0.081488 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024564    0.000846    0.082334 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020584    0.023603    0.066304    0.148639 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023603    0.000326    0.148964 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398964   clock uncertainty
                                  0.000000    0.398964   clock reconvergence pessimism
                                 -0.103540    0.295424   library removal time
                                              0.295424   data required time
---------------------------------------------------------------------------------------------
                                              0.295424   data required time
                                             -5.209676   data arrival time
---------------------------------------------------------------------------------------------
                                              4.914252   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003962    0.017875    0.002879    5.002879 v rst (in)
                                                         rst (net)
                      0.017875    0.000000    5.002879 v input1/A (sg13g2_buf_1)
     2    0.012246    0.046310    0.079524    5.082403 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046332    0.000938    5.083342 v fanout78/A (sg13g2_buf_8)
     8    0.034231    0.028376    0.087251    5.170592 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.028513    0.001918    5.172511 v _286_/A (sg13g2_inv_1)
     1    0.005928    0.032802    0.037589    5.210099 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.032813    0.000467    5.210566 ^ _295_/RESET_B (sg13g2_dfrbpq_2)
                                              5.210566   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014104    0.030109    0.011987    0.011987 ^ clk (in)
                                                         clk (net)
                      0.030116    0.000000    0.011987 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022135    0.024555    0.069501    0.081488 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024564    0.000846    0.082334 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020584    0.023603    0.066304    0.148639 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023609    0.000685    0.149324 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.399324   clock uncertainty
                                  0.000000    0.399324   clock reconvergence pessimism
                                 -0.103807    0.295516   library removal time
                                              0.295516   data required time
---------------------------------------------------------------------------------------------
                                              0.295516   data required time
                                             -5.210566   data arrival time
---------------------------------------------------------------------------------------------
                                              4.915050   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003962    0.017875    0.002879    5.002879 v rst (in)
                                                         rst (net)
                      0.017875    0.000000    5.002879 v input1/A (sg13g2_buf_1)
     2    0.012246    0.046310    0.079524    5.082403 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046332    0.000938    5.083342 v fanout78/A (sg13g2_buf_8)
     8    0.034231    0.028376    0.087251    5.170592 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.028753    0.003088    5.173680 v _288_/A (sg13g2_inv_1)
     1    0.005568    0.031462    0.036701    5.210381 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.031475    0.000226    5.210607 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              5.210607   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014104    0.030109    0.011987    0.011987 ^ clk (in)
                                                         clk (net)
                      0.030116    0.000000    0.011987 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022135    0.024555    0.069501    0.081488 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024566    0.000940    0.082429 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018309    0.022589    0.065406    0.147835 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022592    0.000670    0.148504 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398504   clock uncertainty
                                  0.000000    0.398504   clock reconvergence pessimism
                                 -0.103606    0.294899   library removal time
                                              0.294899   data required time
---------------------------------------------------------------------------------------------
                                              0.294899   data required time
                                             -5.210607   data arrival time
---------------------------------------------------------------------------------------------
                                              4.915709   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003962    0.017875    0.002879    5.002879 v rst (in)
                                                         rst (net)
                      0.017875    0.000000    5.002879 v input1/A (sg13g2_buf_1)
     2    0.012246    0.046310    0.079524    5.082403 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046332    0.000938    5.083342 v fanout78/A (sg13g2_buf_8)
     8    0.034231    0.028376    0.087251    5.170592 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.028486    0.001738    5.172330 v _287_/A (sg13g2_inv_1)
     1    0.006139    0.033601    0.038224    5.210554 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.033611    0.000457    5.211012 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              5.211012   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014104    0.030109    0.011987    0.011987 ^ clk (in)
                                                         clk (net)
                      0.030116    0.000000    0.011987 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022135    0.024555    0.069501    0.081488 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024564    0.000846    0.082334 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020584    0.023603    0.066304    0.148639 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023603    0.000256    0.148894 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398894   clock uncertainty
                                  0.000000    0.398894   clock reconvergence pessimism
                                 -0.104118    0.294777   library removal time
                                              0.294777   data required time
---------------------------------------------------------------------------------------------
                                              0.294777   data required time
                                             -5.211012   data arrival time
---------------------------------------------------------------------------------------------
                                              4.916235   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003962    0.017875    0.002879    5.002879 v rst (in)
                                                         rst (net)
                      0.017875    0.000000    5.002879 v input1/A (sg13g2_buf_1)
     2    0.012246    0.046310    0.079524    5.082403 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046332    0.000938    5.083342 v fanout78/A (sg13g2_buf_8)
     8    0.034231    0.028376    0.087251    5.170592 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.028472    0.001644    5.172237 v _291_/A (sg13g2_inv_1)
     1    0.006526    0.035086    0.039334    5.211571 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.035099    0.000522    5.212093 ^ _300_/RESET_B (sg13g2_dfrbpq_2)
                                              5.212093   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014104    0.030109    0.011987    0.011987 ^ clk (in)
                                                         clk (net)
                      0.030116    0.000000    0.011987 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022135    0.024555    0.069501    0.081488 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024564    0.000846    0.082334 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020584    0.023603    0.066304    0.148639 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023603    0.000399    0.149037 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.399037   clock uncertainty
                                  0.000000    0.399037   clock reconvergence pessimism
                                 -0.104481    0.294557   library removal time
                                              0.294557   data required time
---------------------------------------------------------------------------------------------
                                              0.294557   data required time
                                             -5.212093   data arrival time
---------------------------------------------------------------------------------------------
                                              4.917536   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003962    0.017875    0.002879    5.002879 v rst (in)
                                                         rst (net)
                      0.017875    0.000000    5.002879 v input1/A (sg13g2_buf_1)
     2    0.012246    0.046310    0.079524    5.082403 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046332    0.000938    5.083342 v fanout78/A (sg13g2_buf_8)
     8    0.034231    0.028376    0.087251    5.170592 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.028644    0.002619    5.173212 v _289_/A (sg13g2_inv_1)
     1    0.007196    0.037697    0.041414    5.214626 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.037709    0.000536    5.215161 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              5.215161   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014104    0.030109    0.011987    0.011987 ^ clk (in)
                                                         clk (net)
                      0.030116    0.000000    0.011987 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022135    0.024555    0.069501    0.081488 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024566    0.000940    0.082429 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018309    0.022589    0.065406    0.147835 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022590    0.000450    0.148284 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398284   clock uncertainty
                                  0.000000    0.398284   clock reconvergence pessimism
                                 -0.105472    0.292812   library removal time
                                              0.292812   data required time
---------------------------------------------------------------------------------------------
                                              0.292812   data required time
                                             -5.215161   data arrival time
---------------------------------------------------------------------------------------------
                                              4.922349   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003962    0.017875    0.002879    5.002879 v rst (in)
                                                         rst (net)
                      0.017875    0.000000    5.002879 v input1/A (sg13g2_buf_1)
     2    0.012246    0.046310    0.079524    5.082403 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046332    0.000938    5.083342 v fanout78/A (sg13g2_buf_8)
     8    0.034231    0.028376    0.087251    5.170592 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.028515    0.001930    5.172523 v _290_/A (sg13g2_inv_1)
     1    0.007595    0.039221    0.042559    5.215081 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.039233    0.000551    5.215632 ^ _299_/RESET_B (sg13g2_dfrbpq_2)
                                              5.215632   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014104    0.030109    0.011987    0.011987 ^ clk (in)
                                                         clk (net)
                      0.030116    0.000000    0.011987 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022135    0.024555    0.069501    0.081488 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024566    0.000940    0.082429 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018309    0.022589    0.065406    0.147835 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022590    0.000464    0.148299 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.398299   clock uncertainty
                                  0.000000    0.398299   clock reconvergence pessimism
                                 -0.105826    0.292473   library removal time
                                              0.292473   data required time
---------------------------------------------------------------------------------------------
                                              0.292473   data required time
                                             -5.215632   data arrival time
---------------------------------------------------------------------------------------------
                                              4.923159   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014104    0.030109    0.011987    0.011987 ^ clk (in)
                                                         clk (net)
                      0.030116    0.000000    0.011987 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022135    0.024555    0.069501    0.081488 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024564    0.000846    0.082334 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020584    0.023603    0.066304    0.148639 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023603    0.000399    0.149037 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.010099    0.029186    0.181453    0.330491 v _300_/Q (sg13g2_dfrbpq_2)
                                                         net2 (net)
                      0.029190    0.000328    0.330819 v output2/A (sg13g2_buf_1)
     1    0.008545    0.035508    0.075611    0.406430 v output2/X (sg13g2_buf_1)
                                                         sign (net)
                      0.035511    0.000378    0.406808 v sign (out)
                                              0.406808   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.406808   data arrival time
---------------------------------------------------------------------------------------------
                                              5.156808   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014104    0.030109    0.011987    0.011987 ^ clk (in)
                                                         clk (net)
                      0.030116    0.000000    0.011987 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022135    0.024555    0.069501    0.081488 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024564    0.000846    0.082334 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020584    0.023603    0.066304    0.148639 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023603    0.000399    0.149037 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.010224    0.035070    0.184201    0.333238 ^ _300_/Q (sg13g2_dfrbpq_2)
                                                         net2 (net)
                      0.035070    0.000435    0.333673 ^ _127_/A (sg13g2_inv_1)
     1    0.004141    0.021734    0.032058    0.365731 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.021738    0.000288    0.366019 v output3/A (sg13g2_buf_1)
     1    0.011229    0.043389    0.078984    0.445003 v output3/X (sg13g2_buf_1)
                                                         signB (net)
                      0.043395    0.000536    0.445539 v signB (out)
                                              0.445539   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.445539   data arrival time
---------------------------------------------------------------------------------------------
                                              5.195539   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014104    0.030109    0.011987    0.011987 ^ clk (in)
                                                         clk (net)
                      0.030116    0.000000    0.011987 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022135    0.024555    0.069501    0.081488 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024566    0.000940    0.082429 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018309    0.022589    0.065406    0.147835 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022590    0.000464    0.148299 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025978    0.064487    0.207181    0.355480 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064555    0.001894    0.357374 ^ fanout58/A (sg13g2_buf_8)
     8    0.039299    0.033410    0.091669    0.449043 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.034510    0.004599    0.453642 ^ _165_/B1 (sg13g2_a21oi_1)
     1    0.002658    0.019025    0.030318    0.483959 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.019025    0.000102    0.484061 v output18/A (sg13g2_buf_1)
     1    0.007753    0.032961    0.069430    0.553491 v output18/X (sg13g2_buf_1)
                                                         sine_out[22] (net)
                      0.032961    0.000177    0.553668 v sine_out[22] (out)
                                              0.553668   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.553668   data arrival time
---------------------------------------------------------------------------------------------
                                              5.303668   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014104    0.030109    0.011987    0.011987 ^ clk (in)
                                                         clk (net)
                      0.030116    0.000000    0.011987 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022135    0.024555    0.069501    0.081488 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024566    0.000940    0.082429 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018309    0.022589    0.065406    0.147835 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022590    0.000464    0.148299 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025978    0.064487    0.207181    0.355480 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064555    0.001894    0.357374 ^ fanout58/A (sg13g2_buf_8)
     8    0.039299    0.033410    0.091669    0.449043 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.034507    0.004591    0.453634 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.003657    0.021667    0.032814    0.486448 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.021668    0.000249    0.486697 v output16/A (sg13g2_buf_1)
     1    0.007641    0.032705    0.070267    0.556964 v output16/X (sg13g2_buf_1)
                                                         sine_out[20] (net)
                      0.032705    0.000200    0.557164 v sine_out[20] (out)
                                              0.557164   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.557164   data arrival time
---------------------------------------------------------------------------------------------
                                              5.307165   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014104    0.030109    0.011987    0.011987 ^ clk (in)
                                                         clk (net)
                      0.030116    0.000000    0.011987 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022135    0.024555    0.069501    0.081488 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024566    0.000940    0.082429 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018309    0.022589    0.065406    0.147835 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022590    0.000464    0.148299 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025978    0.064487    0.207181    0.355480 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064616    0.002516    0.357996 ^ fanout59/A (sg13g2_buf_8)
     8    0.035575    0.031745    0.090541    0.448537 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.032266    0.003229    0.451765 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.004461    0.023382    0.034118    0.485883 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.023394    0.000306    0.486189 v output11/A (sg13g2_buf_1)
     1    0.007724    0.032990    0.071217    0.557406 v output11/X (sg13g2_buf_1)
                                                         sine_out[16] (net)
                      0.032990    0.000183    0.557589 v sine_out[16] (out)
                                              0.557589   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.557589   data arrival time
---------------------------------------------------------------------------------------------
                                              5.307589   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014104    0.030109    0.011987    0.011987 ^ clk (in)
                                                         clk (net)
                      0.030116    0.000000    0.011987 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022135    0.024555    0.069501    0.081488 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024566    0.000940    0.082429 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018309    0.022589    0.065406    0.147835 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022590    0.000464    0.148299 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025978    0.064487    0.207181    0.355480 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064555    0.001894    0.357374 ^ fanout58/A (sg13g2_buf_8)
     8    0.039299    0.033410    0.091669    0.449043 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.034667    0.004995    0.454038 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.005580    0.029937    0.041170    0.495208 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.029939    0.000352    0.495560 v output12/A (sg13g2_buf_1)
     1    0.007679    0.033025    0.073897    0.569457 v output12/X (sg13g2_buf_1)
                                                         sine_out[17] (net)
                      0.033025    0.000175    0.569632 v sine_out[17] (out)
                                              0.569632   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.569632   data arrival time
---------------------------------------------------------------------------------------------
                                              5.319633   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014104    0.030109    0.011987    0.011987 ^ clk (in)
                                                         clk (net)
                      0.030116    0.000000    0.011987 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022135    0.024555    0.069501    0.081488 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024566    0.000940    0.082429 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018309    0.022589    0.065406    0.147835 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022590    0.000464    0.148299 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025978    0.064487    0.207181    0.355480 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064555    0.001894    0.357374 ^ fanout58/A (sg13g2_buf_8)
     8    0.039299    0.033410    0.091669    0.449043 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.034761    0.005221    0.454264 ^ _160_/A (sg13g2_nor2_1)
     1    0.005708    0.029855    0.042251    0.496514 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.029856    0.000187    0.496701 v output14/A (sg13g2_buf_1)
     1    0.007601    0.032799    0.073656    0.570358 v output14/X (sg13g2_buf_1)
                                                         sine_out[19] (net)
                      0.032800    0.000199    0.570557 v sine_out[19] (out)
                                              0.570557   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.570557   data arrival time
---------------------------------------------------------------------------------------------
                                              5.320557   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014104    0.030109    0.011987    0.011987 ^ clk (in)
                                                         clk (net)
                      0.030116    0.000000    0.011987 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022135    0.024555    0.069501    0.081488 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024566    0.000940    0.082429 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018309    0.022589    0.065406    0.147835 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022590    0.000464    0.148299 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025978    0.064487    0.207181    0.355480 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064555    0.001894    0.357374 ^ fanout58/A (sg13g2_buf_8)
     8    0.039299    0.033410    0.091669    0.449043 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.034201    0.003723    0.452766 ^ _281_/A (sg13g2_nor2_1)
     1    0.006691    0.032983    0.044193    0.496959 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.033023    0.000874    0.497833 v output35/A (sg13g2_buf_1)
     1    0.009736    0.039115    0.080076    0.577909 v output35/X (sg13g2_buf_1)
                                                         sine_out[8] (net)
                      0.039125    0.000603    0.578512 v sine_out[8] (out)
                                              0.578512   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.578512   data arrival time
---------------------------------------------------------------------------------------------
                                              5.328512   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014104    0.030109    0.011987    0.011987 ^ clk (in)
                                                         clk (net)
                      0.030116    0.000000    0.011987 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022135    0.024555    0.069501    0.081488 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024566    0.000940    0.082429 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018309    0.022589    0.065406    0.147835 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022590    0.000450    0.148284 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012870    0.061042    0.192621    0.340905 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.061044    0.000415    0.341319 ^ fanout61/A (sg13g2_buf_8)
     6    0.041076    0.034028    0.090281    0.431600 ^ fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.035060    0.004236    0.435836 ^ _212_/A (sg13g2_nor2_1)
     2    0.012117    0.048971    0.057979    0.493815 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.048987    0.000734    0.494548 v output26/A (sg13g2_buf_1)
     1    0.012890    0.048915    0.094812    0.589360 v output26/X (sg13g2_buf_1)
                                                         sine_out[2] (net)
                      0.048919    0.000460    0.589820 v sine_out[2] (out)
                                              0.589820   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.589820   data arrival time
---------------------------------------------------------------------------------------------
                                              5.339820   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014104    0.030109    0.011987    0.011987 ^ clk (in)
                                                         clk (net)
                      0.030116    0.000000    0.011987 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022135    0.024555    0.069501    0.081488 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024566    0.000940    0.082429 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018309    0.022589    0.065406    0.147835 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022590    0.000464    0.148299 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025978    0.064487    0.207181    0.355480 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064616    0.002516    0.357996 ^ fanout59/A (sg13g2_buf_8)
     8    0.035575    0.031745    0.090541    0.448537 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.032294    0.003329    0.451866 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.006540    0.052744    0.062312    0.514178 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.052769    0.000420    0.514598 v output15/A (sg13g2_buf_1)
     1    0.011667    0.045328    0.093439    0.608037 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.045330    0.000396    0.608433 v sine_out[1] (out)
                                              0.608433   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.608433   data arrival time
---------------------------------------------------------------------------------------------
                                              5.358432   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014104    0.030109    0.011987    0.011987 ^ clk (in)
                                                         clk (net)
                      0.030116    0.000000    0.011987 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022135    0.024555    0.069501    0.081488 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024564    0.000846    0.082334 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020584    0.023603    0.066304    0.148639 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023609    0.000685    0.149324 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.013489    0.040777    0.189103    0.338427 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.040823    0.000912    0.339338 ^ fanout72/A (sg13g2_buf_8)
     7    0.037267    0.031591    0.080059    0.419398 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.031977    0.002713    0.422111 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.009871    0.074881    0.088853    0.510964 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.074891    0.000691    0.511655 v output28/A (sg13g2_buf_1)
     1    0.011907    0.046467    0.103278    0.614933 v output28/X (sg13g2_buf_1)
                                                         sine_out[31] (net)
                      0.046483    0.000821    0.615754 v sine_out[31] (out)
                                              0.615754   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.615754   data arrival time
---------------------------------------------------------------------------------------------
                                              5.365754   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014104    0.030109    0.011987    0.011987 ^ clk (in)
                                                         clk (net)
                      0.030116    0.000000    0.011987 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022135    0.024555    0.069501    0.081488 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024566    0.000940    0.082429 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018309    0.022589    0.065406    0.147835 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022592    0.000670    0.148504 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002408    0.018241    0.159634    0.308138 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.018241    0.000095    0.308233 v fanout68/A (sg13g2_buf_1)
     4    0.028937    0.095218    0.118513    0.426746 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.095263    0.001726    0.428472 v _283_/A1 (sg13g2_a21oi_1)
     1    0.007162    0.066982    0.110048    0.538520 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.067011    0.000524    0.539044 ^ output6/A (sg13g2_buf_1)
     1    0.008649    0.044997    0.092648    0.631693 ^ output6/X (sg13g2_buf_1)
                                                         sine_out[11] (net)
                      0.045003    0.000541    0.632233 ^ sine_out[11] (out)
                                              0.632233   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.632233   data arrival time
---------------------------------------------------------------------------------------------
                                              5.382234   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014104    0.030109    0.011987    0.011987 ^ clk (in)
                                                         clk (net)
                      0.030116    0.000000    0.011987 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022135    0.024555    0.069501    0.081488 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024566    0.000940    0.082429 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018309    0.022589    0.065406    0.147835 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022590    0.000464    0.148299 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025978    0.064487    0.207181    0.355480 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064555    0.001894    0.357374 ^ fanout58/A (sg13g2_buf_8)
     8    0.039299    0.033410    0.091669    0.449043 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.033901    0.002707    0.451750 ^ fanout57/A (sg13g2_buf_8)
     8    0.036292    0.030913    0.076532    0.528282 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.031054    0.001534    0.529816 ^ _164_/B1 (sg13g2_a21oi_1)
     1    0.004379    0.022933    0.033525    0.563342 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.022945    0.000290    0.563631 v output17/A (sg13g2_buf_1)
     1    0.007797    0.033192    0.071195    0.634827 v output17/X (sg13g2_buf_1)
                                                         sine_out[21] (net)
                      0.033193    0.000202    0.635028 v sine_out[21] (out)
                                              0.635028   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.635028   data arrival time
---------------------------------------------------------------------------------------------
                                              5.385028   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014104    0.030109    0.011987    0.011987 ^ clk (in)
                                                         clk (net)
                      0.030116    0.000000    0.011987 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022135    0.024555    0.069501    0.081488 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024566    0.000940    0.082429 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018309    0.022589    0.065406    0.147835 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022590    0.000464    0.148299 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025978    0.064487    0.207181    0.355480 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064555    0.001894    0.357374 ^ fanout58/A (sg13g2_buf_8)
     8    0.039299    0.033410    0.091669    0.449043 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.033901    0.002707    0.451750 ^ fanout57/A (sg13g2_buf_8)
     8    0.036292    0.030913    0.076532    0.528282 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.031043    0.001453    0.529735 ^ _157_/B1 (sg13g2_a21oi_1)
     1    0.006648    0.029349    0.039070    0.568805 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.029362    0.000489    0.569293 v output13/A (sg13g2_buf_1)
     1    0.007702    0.033081    0.073694    0.642987 v output13/X (sg13g2_buf_1)
                                                         sine_out[18] (net)
                      0.033081    0.000204    0.643191 v sine_out[18] (out)
                                              0.643191   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.643191   data arrival time
---------------------------------------------------------------------------------------------
                                              5.393191   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014104    0.030109    0.011987    0.011987 ^ clk (in)
                                                         clk (net)
                      0.030116    0.000000    0.011987 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022135    0.024555    0.069501    0.081488 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024566    0.000940    0.082429 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018309    0.022589    0.065406    0.147835 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022590    0.000464    0.148299 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025443    0.052017    0.200549    0.348847 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052100    0.001850    0.350697 v fanout58/A (sg13g2_buf_8)
     8    0.038476    0.029939    0.090766    0.441463 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.030427    0.002645    0.444108 v fanout57/A (sg13g2_buf_8)
     8    0.035553    0.028293    0.080304    0.524411 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.028425    0.001742    0.526154 v _180_/A (sg13g2_nand2_1)
     1    0.003694    0.026310    0.033320    0.559474 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.026310    0.000266    0.559740 ^ output24/A (sg13g2_buf_1)
     1    0.011643    0.055673    0.084011    0.643751 ^ output24/X (sg13g2_buf_1)
                                                         sine_out[28] (net)
                      0.055674    0.000352    0.644104 ^ sine_out[28] (out)
                                              0.644104   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.644104   data arrival time
---------------------------------------------------------------------------------------------
                                              5.394104   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014104    0.030109    0.011987    0.011987 ^ clk (in)
                                                         clk (net)
                      0.030116    0.000000    0.011987 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022135    0.024555    0.069501    0.081488 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024566    0.000940    0.082429 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018309    0.022589    0.065406    0.147835 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022590    0.000450    0.148284 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012870    0.061042    0.192621    0.340905 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.061044    0.000415    0.341319 ^ fanout61/A (sg13g2_buf_8)
     6    0.041076    0.034028    0.090281    0.431600 ^ fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.035826    0.005990    0.437590 ^ fanout60/A (sg13g2_buf_8)
     8    0.036659    0.031176    0.077680    0.515270 ^ fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.031307    0.001461    0.516731 ^ _275_/A (sg13g2_nor2_1)
     1    0.008511    0.037617    0.047560    0.564292 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.037632    0.000595    0.564887 v output30/A (sg13g2_buf_1)
     1    0.012102    0.046267    0.087764    0.652651 v output30/X (sg13g2_buf_1)
                                                         sine_out[3] (net)
                      0.046285    0.000846    0.653497 v sine_out[3] (out)
                                              0.653497   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.653497   data arrival time
---------------------------------------------------------------------------------------------
                                              5.403497   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014104    0.030109    0.011987    0.011987 ^ clk (in)
                                                         clk (net)
                      0.030116    0.000000    0.011987 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022135    0.024555    0.069501    0.081488 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024566    0.000940    0.082429 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018309    0.022589    0.065406    0.147835 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022590    0.000464    0.148299 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025443    0.052017    0.200549    0.348847 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052100    0.001850    0.350697 v fanout58/A (sg13g2_buf_8)
     8    0.038476    0.029939    0.090766    0.441463 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.030427    0.002645    0.444108 v fanout57/A (sg13g2_buf_8)
     8    0.035553    0.028293    0.080304    0.524411 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.028397    0.001538    0.525950 v _175_/A (sg13g2_nand2_1)
     1    0.005694    0.033648    0.039125    0.565074 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.033668    0.000619    0.565693 ^ output22/A (sg13g2_buf_1)
     1    0.011870    0.056638    0.087578    0.653271 ^ output22/X (sg13g2_buf_1)
                                                         sine_out[26] (net)
                      0.056679    0.000833    0.654104 ^ sine_out[26] (out)
                                              0.654104   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.654104   data arrival time
---------------------------------------------------------------------------------------------
                                              5.404104   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014104    0.030109    0.011987    0.011987 ^ clk (in)
                                                         clk (net)
                      0.030116    0.000000    0.011987 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022135    0.024555    0.069501    0.081488 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024566    0.000940    0.082429 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018309    0.022589    0.065406    0.147835 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022590    0.000464    0.148299 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025443    0.052017    0.200549    0.348847 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052100    0.001850    0.350697 v fanout58/A (sg13g2_buf_8)
     8    0.038476    0.029939    0.090766    0.441463 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.030427    0.002645    0.444108 v fanout57/A (sg13g2_buf_8)
     8    0.035553    0.028293    0.080304    0.524411 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.028293    0.000147    0.524558 v _176_/B1 (sg13g2_o21ai_1)
     1    0.005506    0.038414    0.045160    0.569718 ^ _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.038433    0.000345    0.570063 ^ output23/A (sg13g2_buf_1)
     1    0.010718    0.052327    0.086526    0.656589 ^ output23/X (sg13g2_buf_1)
                                                         sine_out[27] (net)
                      0.052328    0.000344    0.656934 ^ sine_out[27] (out)
                                              0.656934   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.656934   data arrival time
---------------------------------------------------------------------------------------------
                                              5.406934   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014104    0.030109    0.011987    0.011987 ^ clk (in)
                                                         clk (net)
                      0.030116    0.000000    0.011987 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022135    0.024555    0.069501    0.081488 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024566    0.000940    0.082429 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018309    0.022589    0.065406    0.147835 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022590    0.000464    0.148299 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025443    0.052017    0.200549    0.348847 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052100    0.001850    0.350697 v fanout58/A (sg13g2_buf_8)
     8    0.038476    0.029939    0.090766    0.441463 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.030427    0.002645    0.444108 v fanout57/A (sg13g2_buf_8)
     8    0.035553    0.028293    0.080304    0.524411 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.028432    0.001791    0.526202 v _170_/A (sg13g2_nand2_1)
     1    0.008561    0.044628    0.047607    0.573810 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.044648    0.000755    0.574565 ^ output20/A (sg13g2_buf_1)
     1    0.008377    0.043321    0.082243    0.656808 ^ output20/X (sg13g2_buf_1)
                                                         sine_out[24] (net)
                      0.043327    0.000527    0.657335 ^ sine_out[24] (out)
                                              0.657335   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.657335   data arrival time
---------------------------------------------------------------------------------------------
                                              5.407335   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014104    0.030109    0.011987    0.011987 ^ clk (in)
                                                         clk (net)
                      0.030116    0.000000    0.011987 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022135    0.024555    0.069501    0.081488 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024566    0.000940    0.082429 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018309    0.022589    0.065406    0.147835 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022590    0.000464    0.148299 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025978    0.064487    0.207181    0.355480 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064555    0.001894    0.357374 ^ fanout58/A (sg13g2_buf_8)
     8    0.039299    0.033410    0.091669    0.449043 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.033901    0.002707    0.451750 ^ fanout57/A (sg13g2_buf_8)
     8    0.036292    0.030913    0.076532    0.528282 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.031079    0.001717    0.529999 ^ _167_/A (sg13g2_nor2_1)
     1    0.008077    0.036333    0.046381    0.576380 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.036349    0.000601    0.576981 v output19/A (sg13g2_buf_1)
     1    0.009135    0.037443    0.079832    0.656813 v output19/X (sg13g2_buf_1)
                                                         sine_out[23] (net)
                      0.037470    0.000917    0.657731 v sine_out[23] (out)
                                              0.657731   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.657731   data arrival time
---------------------------------------------------------------------------------------------
                                              5.407731   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014104    0.030109    0.011987    0.011987 ^ clk (in)
                                                         clk (net)
                      0.030116    0.000000    0.011987 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022135    0.024555    0.069501    0.081488 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024564    0.000846    0.082334 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020584    0.023603    0.066304    0.148639 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023609    0.000685    0.149324 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.013240    0.033469    0.185512    0.334836 v _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.033517    0.000888    0.335724 v fanout72/A (sg13g2_buf_8)
     7    0.035945    0.028509    0.081726    0.417450 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.028565    0.000979    0.418428 v _215_/C (sg13g2_nand3_1)
     2    0.008167    0.046354    0.056272    0.474700 ^ _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.046362    0.000475    0.475175 ^ _284_/B (sg13g2_and2_1)
     1    0.009219    0.049231    0.106932    0.582107 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.049243    0.000763    0.582870 ^ output7/A (sg13g2_buf_1)
     1    0.008408    0.043574    0.084309    0.667180 ^ output7/X (sg13g2_buf_1)
                                                         sine_out[12] (net)
                      0.043579    0.000514    0.667694 ^ sine_out[12] (out)
                                              0.667694   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.667694   data arrival time
---------------------------------------------------------------------------------------------
                                              5.417694   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014104    0.030109    0.011987    0.011987 ^ clk (in)
                                                         clk (net)
                      0.030116    0.000000    0.011987 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022135    0.024555    0.069501    0.081488 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024566    0.000940    0.082429 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018309    0.022589    0.065406    0.147835 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022590    0.000464    0.148299 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025443    0.052017    0.200549    0.348847 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052100    0.001850    0.350697 v fanout58/A (sg13g2_buf_8)
     8    0.038476    0.029939    0.090766    0.441463 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.030427    0.002645    0.444108 v fanout57/A (sg13g2_buf_8)
     8    0.035553    0.028293    0.080304    0.524411 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.028431    0.001789    0.526201 v _172_/A (sg13g2_nand2_1)
     1    0.009918    0.049928    0.051477    0.577677 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.049962    0.001045    0.578722 ^ output21/A (sg13g2_buf_1)
     1    0.010391    0.051333    0.090535    0.669257 ^ output21/X (sg13g2_buf_1)
                                                         sine_out[25] (net)
                      0.051334    0.000321    0.669578 ^ sine_out[25] (out)
                                              0.669578   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.669578   data arrival time
---------------------------------------------------------------------------------------------
                                              5.419578   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014104    0.030109    0.011987    0.011987 ^ clk (in)
                                                         clk (net)
                      0.030116    0.000000    0.011987 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022135    0.024555    0.069501    0.081488 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024566    0.000940    0.082429 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018309    0.022589    0.065406    0.147835 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022590    0.000464    0.148299 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025978    0.064487    0.207181    0.355480 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064616    0.002516    0.357996 ^ fanout59/A (sg13g2_buf_8)
     8    0.035575    0.031745    0.090541    0.448537 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.032495    0.003985    0.452522 ^ _255_/A (sg13g2_nor4_1)
     1    0.003606    0.032915    0.042233    0.494755 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.032915    0.000142    0.494897 v _256_/B2 (sg13g2_a22oi_1)
     1    0.005756    0.072264    0.072864    0.567762 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.072267    0.000393    0.568155 ^ output4/A (sg13g2_buf_1)
     1    0.010932    0.053971    0.101700    0.669854 ^ output4/X (sg13g2_buf_1)
                                                         sine_out[0] (net)
                      0.053973    0.000400    0.670254 ^ sine_out[0] (out)
                                              0.670254   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.670254   data arrival time
---------------------------------------------------------------------------------------------
                                              5.420254   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014104    0.030109    0.011987    0.011987 ^ clk (in)
                                                         clk (net)
                      0.030116    0.000000    0.011987 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022135    0.024555    0.069501    0.081488 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024566    0.000940    0.082429 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018309    0.022589    0.065406    0.147835 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022590    0.000464    0.148299 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025978    0.064487    0.207181    0.355480 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064616    0.002516    0.357996 ^ fanout59/A (sg13g2_buf_8)
     8    0.035575    0.031745    0.090541    0.448537 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.032040    0.002317    0.450854 ^ _130_/B (sg13g2_nor2_1)
     2    0.011681    0.044281    0.052085    0.502939 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.044300    0.000405    0.503343 v _136_/B (sg13g2_nand2b_2)
     4    0.015120    0.043275    0.048872    0.552215 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.043280    0.000392    0.552608 ^ _278_/A (sg13g2_nor2_1)
     1    0.004530    0.028900    0.042523    0.595131 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.028901    0.000276    0.595406 v output33/A (sg13g2_buf_1)
     1    0.010032    0.040111    0.078629    0.674035 v output33/X (sg13g2_buf_1)
                                                         sine_out[6] (net)
                      0.040202    0.001350    0.675385 v sine_out[6] (out)
                                              0.675385   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.675385   data arrival time
---------------------------------------------------------------------------------------------
                                              5.425385   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014104    0.030109    0.011987    0.011987 ^ clk (in)
                                                         clk (net)
                      0.030116    0.000000    0.011987 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022135    0.024555    0.069501    0.081488 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024564    0.000846    0.082334 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020584    0.023603    0.066304    0.148639 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023609    0.000685    0.149324 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.013489    0.040777    0.189103    0.338427 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.040823    0.000912    0.339338 ^ fanout72/A (sg13g2_buf_8)
     7    0.037267    0.031591    0.080059    0.419398 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.031844    0.002049    0.421447 ^ _140_/B (sg13g2_nor2_2)
     5    0.023072    0.043604    0.052985    0.474431 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.043661    0.001293    0.475725 v _144_/A (sg13g2_nand2_1)
     2    0.011180    0.057505    0.061459    0.537184 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.057508    0.000301    0.537485 ^ _145_/B (sg13g2_nand2_1)
     1    0.003901    0.037261    0.060092    0.597577 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.037262    0.000292    0.597869 v output9/A (sg13g2_buf_1)
     1    0.008252    0.034885    0.078409    0.676278 v output9/X (sg13g2_buf_1)
                                                         sine_out[14] (net)
                      0.034886    0.000221    0.676499 v sine_out[14] (out)
                                              0.676499   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.676499   data arrival time
---------------------------------------------------------------------------------------------
                                              5.426499   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014104    0.030109    0.011987    0.011987 ^ clk (in)
                                                         clk (net)
                      0.030116    0.000000    0.011987 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022135    0.024555    0.069501    0.081488 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024566    0.000940    0.082429 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018309    0.022589    0.065406    0.147835 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022590    0.000464    0.148299 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025978    0.064487    0.207181    0.355480 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064616    0.002516    0.357996 ^ fanout59/A (sg13g2_buf_8)
     8    0.035575    0.031745    0.090541    0.448537 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.032040    0.002317    0.450854 ^ _130_/B (sg13g2_nor2_1)
     2    0.011681    0.044281    0.052085    0.502939 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.044300    0.000405    0.503343 v _136_/B (sg13g2_nand2b_2)
     4    0.015120    0.043275    0.048872    0.552215 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.043294    0.000712    0.552927 ^ _279_/A (sg13g2_nor2_1)
     1    0.005302    0.030918    0.044370    0.597297 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.030923    0.000702    0.597999 v output34/A (sg13g2_buf_1)
     1    0.009935    0.039691    0.079408    0.677408 v output34/X (sg13g2_buf_1)
                                                         sine_out[7] (net)
                      0.039724    0.001029    0.678437 v sine_out[7] (out)
                                              0.678437   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.678437   data arrival time
---------------------------------------------------------------------------------------------
                                              5.428437   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014104    0.030109    0.011987    0.011987 ^ clk (in)
                                                         clk (net)
                      0.030116    0.000000    0.011987 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022135    0.024555    0.069501    0.081488 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024566    0.000940    0.082429 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018309    0.022589    0.065406    0.147835 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022590    0.000464    0.148299 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025978    0.064487    0.207181    0.355480 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064616    0.002516    0.357996 ^ fanout59/A (sg13g2_buf_8)
     8    0.035575    0.031745    0.090541    0.448537 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.032040    0.002317    0.450854 ^ _130_/B (sg13g2_nor2_1)
     2    0.011681    0.044281    0.052085    0.502939 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.044300    0.000405    0.503343 v _136_/B (sg13g2_nand2b_2)
     4    0.015120    0.043275    0.048872    0.552215 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.043295    0.000738    0.552954 ^ _277_/A (sg13g2_nor2_1)
     1    0.006799    0.034956    0.048174    0.601128 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.035006    0.000831    0.601959 v output32/A (sg13g2_buf_1)
     1    0.012708    0.048048    0.088009    0.689968 v output32/X (sg13g2_buf_1)
                                                         sine_out[5] (net)
                      0.048078    0.001117    0.691085 v sine_out[5] (out)
                                              0.691085   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.691085   data arrival time
---------------------------------------------------------------------------------------------
                                              5.441085   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014104    0.030109    0.011987    0.011987 ^ clk (in)
                                                         clk (net)
                      0.030116    0.000000    0.011987 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022135    0.024555    0.069501    0.081488 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024566    0.000940    0.082429 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018309    0.022589    0.065406    0.147835 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022590    0.000464    0.148299 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025443    0.052017    0.200549    0.348847 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052100    0.001850    0.350697 v fanout58/A (sg13g2_buf_8)
     8    0.038476    0.029939    0.090766    0.441463 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.030929    0.004145    0.445608 v _183_/B (sg13g2_and2_1)
     2    0.007333    0.032873    0.083034    0.528643 v _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.032874    0.000231    0.528874 v _186_/A1 (sg13g2_a21oi_1)
     1    0.004801    0.052633    0.074018    0.602891 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.052634    0.000467    0.603359 ^ output27/A (sg13g2_buf_1)
     1    0.010028    0.049913    0.090460    0.693818 ^ output27/X (sg13g2_buf_1)
                                                         sine_out[30] (net)
                      0.049922    0.000666    0.694485 ^ sine_out[30] (out)
                                              0.694485   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.694485   data arrival time
---------------------------------------------------------------------------------------------
                                              5.444485   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014104    0.030109    0.011987    0.011987 ^ clk (in)
                                                         clk (net)
                      0.030116    0.000000    0.011987 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022135    0.024555    0.069501    0.081488 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024566    0.000940    0.082429 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018309    0.022589    0.065406    0.147835 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022590    0.000464    0.148299 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025978    0.064487    0.207181    0.355480 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064555    0.001894    0.357374 ^ fanout58/A (sg13g2_buf_8)
     8    0.039299    0.033410    0.091669    0.449043 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.034378    0.004243    0.453286 ^ _183_/B (sg13g2_and2_1)
     2    0.007370    0.042053    0.096633    0.549918 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.042054    0.000218    0.550136 ^ _184_/A2 (sg13g2_a21oi_1)
     1    0.005689    0.038869    0.072608    0.622744 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.038872    0.000335    0.623079 v output25/A (sg13g2_buf_1)
     1    0.008169    0.034656    0.078731    0.701810 v output25/X (sg13g2_buf_1)
                                                         sine_out[29] (net)
                      0.034665    0.000531    0.702340 v sine_out[29] (out)
                                              0.702340   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.702340   data arrival time
---------------------------------------------------------------------------------------------
                                              5.452341   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014104    0.030109    0.011987    0.011987 ^ clk (in)
                                                         clk (net)
                      0.030116    0.000000    0.011987 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022135    0.024555    0.069501    0.081488 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024566    0.000940    0.082429 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018309    0.022589    0.065406    0.147835 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022590    0.000464    0.148299 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025978    0.064487    0.207181    0.355480 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064616    0.002516    0.357996 ^ fanout59/A (sg13g2_buf_8)
     8    0.035575    0.031745    0.090541    0.448537 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.032483    0.003946    0.452483 ^ _143_/A (sg13g2_nor2_1)
     2    0.010600    0.043904    0.053061    0.505544 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.043929    0.000837    0.506381 v _147_/A (sg13g2_nand2_1)
     2    0.008830    0.048437    0.054225    0.560606 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.048439    0.000249    0.560855 ^ _149_/B (sg13g2_nand2_1)
     1    0.005106    0.042341    0.062285    0.623140 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.042343    0.000327    0.623466 v output10/A (sg13g2_buf_1)
     1    0.008302    0.035157    0.080699    0.704165 v output10/X (sg13g2_buf_1)
                                                         sine_out[15] (net)
                      0.035158    0.000223    0.704388 v sine_out[15] (out)
                                              0.704388   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.704388   data arrival time
---------------------------------------------------------------------------------------------
                                              5.454388   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014104    0.030109    0.011987    0.011987 ^ clk (in)
                                                         clk (net)
                      0.030116    0.000000    0.011987 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022135    0.024555    0.069501    0.081488 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024564    0.000846    0.082334 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020584    0.023603    0.066304    0.148639 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023603    0.000256    0.148894 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.013072    0.061722    0.193444    0.342338 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.061737    0.000937    0.343275 ^ fanout69/A (sg13g2_buf_8)
     8    0.037891    0.032725    0.090380    0.433655 ^ fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.033023    0.002272    0.435927 ^ _125_/A (sg13g2_inv_2)
     3    0.019300    0.037083    0.043811    0.479738 v _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.037108    0.000793    0.480531 v _161_/A (sg13g2_nand2_2)
     3    0.021741    0.055259    0.056298    0.536829 ^ _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.055347    0.001782    0.538611 ^ _280_/A2 (sg13g2_a21oi_1)
     1    0.007053    0.043282    0.083714    0.622325 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.043288    0.000518    0.622843 v output36/A (sg13g2_buf_1)
     1    0.009768    0.039447    0.084538    0.707381 v output36/X (sg13g2_buf_1)
                                                         sine_out[9] (net)
                      0.039458    0.000627    0.708008 v sine_out[9] (out)
                                              0.708008   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.708008   data arrival time
---------------------------------------------------------------------------------------------
                                              5.458008   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014104    0.030109    0.011987    0.011987 ^ clk (in)
                                                         clk (net)
                      0.030116    0.000000    0.011987 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022135    0.024555    0.069501    0.081488 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024566    0.000940    0.082429 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018309    0.022589    0.065406    0.147835 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022590    0.000464    0.148299 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025978    0.064487    0.207181    0.355480 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064616    0.002516    0.357996 ^ fanout59/A (sg13g2_buf_8)
     8    0.035575    0.031745    0.090541    0.448537 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.032040    0.002317    0.450854 ^ _130_/B (sg13g2_nor2_1)
     2    0.011681    0.044281    0.052085    0.502939 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.044300    0.000405    0.503343 v _136_/B (sg13g2_nand2b_2)
     4    0.015120    0.043275    0.048872    0.552215 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.043294    0.000720    0.552935 ^ _276_/A (sg13g2_nor2_1)
     1    0.012460    0.051633    0.062395    0.615330 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.051696    0.001460    0.616790 v output31/A (sg13g2_buf_1)
     1    0.010692    0.042392    0.090227    0.707017 v output31/X (sg13g2_buf_1)
                                                         sine_out[4] (net)
                      0.042422    0.001029    0.708046 v sine_out[4] (out)
                                              0.708046   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.708046   data arrival time
---------------------------------------------------------------------------------------------
                                              5.458046   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014104    0.030109    0.011987    0.011987 ^ clk (in)
                                                         clk (net)
                      0.030116    0.000000    0.011987 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022135    0.024555    0.069501    0.081488 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024566    0.000940    0.082429 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018309    0.022589    0.065406    0.147835 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022590    0.000464    0.148299 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025443    0.052017    0.200549    0.348847 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052100    0.001850    0.350697 v fanout58/A (sg13g2_buf_8)
     8    0.038476    0.029939    0.090766    0.441463 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.030596    0.003205    0.444668 v _181_/B (sg13g2_and2_1)
     4    0.021251    0.074655    0.116503    0.561171 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.074737    0.001803    0.562974 v _189_/B1 (sg13g2_o21ai_1)
     1    0.003719    0.039901    0.054428    0.617401 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.039901    0.000143    0.617544 ^ output29/A (sg13g2_buf_1)
     1    0.012044    0.057459    0.090774    0.708318 ^ output29/X (sg13g2_buf_1)
                                                         sine_out[32] (net)
                      0.057503    0.000868    0.709186 ^ sine_out[32] (out)
                                              0.709186   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.709186   data arrival time
---------------------------------------------------------------------------------------------
                                              5.459186   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014104    0.030109    0.011987    0.011987 ^ clk (in)
                                                         clk (net)
                      0.030116    0.000000    0.011987 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022135    0.024555    0.069501    0.081488 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024566    0.000940    0.082429 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018309    0.022589    0.065406    0.147835 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022592    0.000670    0.148504 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002467    0.022409    0.162485    0.310990 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.022409    0.000098    0.311087 ^ fanout68/A (sg13g2_buf_1)
     4    0.029170    0.124817    0.131525    0.442612 ^ fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.124938    0.003188    0.445801 ^ fanout65/A (sg13g2_buf_8)
     8    0.042705    0.037610    0.118440    0.564241 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.037961    0.002759    0.567000 ^ _139_/A1 (sg13g2_a21oi_1)
     1    0.006364    0.041286    0.069977    0.636977 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.041296    0.000604    0.637581 v output8/A (sg13g2_buf_1)
     1    0.008215    0.034850    0.079898    0.717479 v output8/X (sg13g2_buf_1)
                                                         sine_out[13] (net)
                      0.034857    0.000490    0.717969 v sine_out[13] (out)
                                              0.717969   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.717969   data arrival time
---------------------------------------------------------------------------------------------
                                              5.467969   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014104    0.030109    0.011987    0.011987 ^ clk (in)
                                                         clk (net)
                      0.030116    0.000000    0.011987 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022135    0.024555    0.069501    0.081488 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024566    0.000940    0.082429 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018309    0.022589    0.065406    0.147835 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022592    0.000670    0.148504 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002467    0.022409    0.162485    0.310990 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.022409    0.000098    0.311087 ^ fanout68/A (sg13g2_buf_1)
     4    0.029170    0.124817    0.131525    0.442612 ^ fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.124938    0.003188    0.445801 ^ fanout65/A (sg13g2_buf_8)
     8    0.042705    0.037610    0.118440    0.564241 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.037894    0.002387    0.566628 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.008542    0.047939    0.079388    0.646016 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.047970    0.000641    0.646657 v output5/A (sg13g2_buf_1)
     1    0.009169    0.037795    0.085095    0.731752 v output5/X (sg13g2_buf_1)
                                                         sine_out[10] (net)
                      0.037804    0.000572    0.732324 v sine_out[10] (out)
                                              0.732324   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.732324   data arrival time
---------------------------------------------------------------------------------------------
                                              5.482324   slack (MET)



