Analysis & Synthesis report for pacman_top
Wed Apr 10 20:08:33 2024
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for vga_ram:PONG|ram_ip:PING|altsyncram:altsyncram_component|altsyncram_end1:auto_generated
 15. Source assignments for vga_ram:PONG|ram_ip:PONG|altsyncram:altsyncram_component|altsyncram_end1:auto_generated
 16. Parameter Settings for User Entity Instance: clk_vga:TICK|altpll:altpll_component
 17. Parameter Settings for User Entity Instance: vga_ram:PONG|ram_ip:PING|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: vga_ram:PONG|ram_ip:PONG|altsyncram:altsyncram_component
 19. altpll Parameter Settings by Entity Instance
 20. altsyncram Parameter Settings by Entity Instance
 21. Port Connectivity Checks: "graphics:BOO|graphics_pacman:PACMAN"
 22. Port Connectivity Checks: "graphics:BOO|graphics_ghost:CLYDE"
 23. Port Connectivity Checks: "graphics:BOO|graphics_ghost:INKY"
 24. Port Connectivity Checks: "graphics:BOO|graphics_ghost:PINKY"
 25. Port Connectivity Checks: "graphics:BOO|graphics_ghost:BLINKY"
 26. Port Connectivity Checks: "graphics:BOO"
 27. Post-Synthesis Netlist Statistics for Top Partition
 28. Elapsed Time Per Partition
 29. Analysis & Synthesis Messages
 30. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Apr 10 20:08:33 2024       ;
; Quartus Prime Version              ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                      ; pacman_top                                  ;
; Top-level Entity Name              ; pacman_top                                  ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 1,893                                       ;
;     Total combinational functions  ; 1,889                                       ;
;     Dedicated logic registers      ; 35                                          ;
; Total registers                    ; 35                                          ;
; Total pins                         ; 37                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,048,576                                   ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; pacman_top         ; pacman_top         ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-12        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                           ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------+---------+
; graphics.sv                      ; yes             ; User SystemVerilog HDL File        ; C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/graphics.sv             ;         ;
; vga_ram.sv                       ; yes             ; User SystemVerilog HDL File        ; C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/vga_ram.sv              ;         ;
; vga.sv                           ; yes             ; User SystemVerilog HDL File        ; C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/vga.sv                  ;         ;
; ram_ip.v                         ; yes             ; User Wizard-Generated File         ; C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/ram_ip.v                ;         ;
; pacman_top.sv                    ; yes             ; User SystemVerilog HDL File        ; C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/pacman_top.sv           ;         ;
; graphics_ghost_LUT.sv            ; yes             ; User SystemVerilog HDL File        ; C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/graphics_ghost_LUT.sv   ;         ;
; clk_vga.v                        ; yes             ; User Wizard-Generated File         ; C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/clk_vga.v               ;         ;
; altpll.tdf                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal211.inc                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc        ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/clk_vga_altpll.v              ; yes             ; Auto-Generated Megafunction        ; C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/db/clk_vga_altpll.v     ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_end1.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/db/altsyncram_end1.tdf  ;         ;
; db/decode_h7a.tdf                ; yes             ; Auto-Generated Megafunction        ; C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/db/decode_h7a.tdf       ;         ;
; db/decode_aj9.tdf                ; yes             ; Auto-Generated Megafunction        ; C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/db/decode_aj9.tdf       ;         ;
; db/mux_12b.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/db/mux_12b.tdf          ;         ;
; graphics_ghost.sv                ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/graphics_ghost.sv       ;         ;
; graphics_pacman.sv               ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/graphics_pacman.sv      ;         ;
; maze.sv                          ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/maze.sv                 ;         ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                        ;
+---------------------------------------------+----------------------+
; Resource                                    ; Usage                ;
+---------------------------------------------+----------------------+
; Estimated Total logic elements              ; 1,893                ;
;                                             ;                      ;
; Total combinational functions               ; 1889                 ;
; Logic element usage by number of LUT inputs ;                      ;
;     -- 4 input functions                    ; 1369                 ;
;     -- 3 input functions                    ; 273                  ;
;     -- <=2 input functions                  ; 247                  ;
;                                             ;                      ;
; Logic elements by mode                      ;                      ;
;     -- normal mode                          ; 1673                 ;
;     -- arithmetic mode                      ; 216                  ;
;                                             ;                      ;
; Total registers                             ; 35                   ;
;     -- Dedicated logic registers            ; 35                   ;
;     -- I/O registers                        ; 0                    ;
;                                             ;                      ;
; I/O pins                                    ; 37                   ;
; Total memory bits                           ; 1048576              ;
;                                             ;                      ;
; Embedded Multiplier 9-bit elements          ; 0                    ;
;                                             ;                      ;
; Total PLLs                                  ; 1                    ;
;     -- PLLs                                 ; 1                    ;
;                                             ;                      ;
; Maximum fan-out node                        ; maze:MAZEPIN|Add10~0 ;
; Maximum fan-out                             ; 241                  ;
; Total fan-out                               ; 9096                 ;
; Average fan-out                             ; 4.28                 ;
+---------------------------------------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                        ; Entity Name        ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |pacman_top                                  ; 1889 (87)           ; 35 (0)                    ; 1048576     ; 0          ; 0            ; 0       ; 0         ; 37   ; 0            ; 0          ; |pacman_top                                                                                                                ; pacman_top         ; work         ;
;    |clk_vga:TICK|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pacman_top|clk_vga:TICK                                                                                                   ; clk_vga            ; work         ;
;       |altpll:altpll_component|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pacman_top|clk_vga:TICK|altpll:altpll_component                                                                           ; altpll             ; work         ;
;          |clk_vga_altpll:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pacman_top|clk_vga:TICK|altpll:altpll_component|clk_vga_altpll:auto_generated                                             ; clk_vga_altpll     ; work         ;
;    |graphics:BOO|                            ; 882 (41)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pacman_top|graphics:BOO                                                                                                   ; graphics           ; work         ;
;       |graphics_ghost:BLINKY|                ; 76 (76)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pacman_top|graphics:BOO|graphics_ghost:BLINKY                                                                             ; graphics_ghost     ; work         ;
;       |graphics_ghost:CLYDE|                 ; 81 (81)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pacman_top|graphics:BOO|graphics_ghost:CLYDE                                                                              ; graphics_ghost     ; work         ;
;       |graphics_ghost:INKY|                  ; 59 (59)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pacman_top|graphics:BOO|graphics_ghost:INKY                                                                               ; graphics_ghost     ; work         ;
;       |graphics_ghost:PINKY|                 ; 53 (53)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pacman_top|graphics:BOO|graphics_ghost:PINKY                                                                              ; graphics_ghost     ; work         ;
;       |graphics_ghost_LUT:GLUT|              ; 339 (339)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pacman_top|graphics:BOO|graphics_ghost_LUT:GLUT                                                                           ; graphics_ghost_LUT ; work         ;
;       |graphics_pacman:PACMAN|               ; 233 (233)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pacman_top|graphics:BOO|graphics_pacman:PACMAN                                                                            ; graphics_pacman    ; work         ;
;    |maze:MAZEPIN|                            ; 763 (763)           ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pacman_top|maze:MAZEPIN                                                                                                   ; maze               ; work         ;
;    |vga:TOCK|                                ; 123 (123)           ; 20 (20)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pacman_top|vga:TOCK                                                                                                       ; vga                ; work         ;
;    |vga_ram:PONG|                            ; 34 (8)              ; 8 (2)                     ; 1048576     ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pacman_top|vga_ram:PONG                                                                                                   ; vga_ram            ; work         ;
;       |ram_ip:PING|                          ; 18 (0)              ; 0 (0)                     ; 524288      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pacman_top|vga_ram:PONG|ram_ip:PING                                                                                       ; ram_ip             ; work         ;
;          |altsyncram:altsyncram_component|   ; 18 (0)              ; 0 (0)                     ; 524288      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pacman_top|vga_ram:PONG|ram_ip:PING|altsyncram:altsyncram_component                                                       ; altsyncram         ; work         ;
;             |altsyncram_end1:auto_generated| ; 18 (0)              ; 0 (0)                     ; 524288      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pacman_top|vga_ram:PONG|ram_ip:PING|altsyncram:altsyncram_component|altsyncram_end1:auto_generated                        ; altsyncram_end1    ; work         ;
;                |decode_aj9:rden_decode|      ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pacman_top|vga_ram:PONG|ram_ip:PING|altsyncram:altsyncram_component|altsyncram_end1:auto_generated|decode_aj9:rden_decode ; decode_aj9         ; work         ;
;                |decode_h7a:decode3|          ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pacman_top|vga_ram:PONG|ram_ip:PING|altsyncram:altsyncram_component|altsyncram_end1:auto_generated|decode_h7a:decode3     ; decode_h7a         ; work         ;
;       |ram_ip:PONG|                          ; 8 (0)               ; 6 (0)                     ; 524288      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pacman_top|vga_ram:PONG|ram_ip:PONG                                                                                       ; ram_ip             ; work         ;
;          |altsyncram:altsyncram_component|   ; 8 (0)               ; 6 (0)                     ; 524288      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pacman_top|vga_ram:PONG|ram_ip:PONG|altsyncram:altsyncram_component                                                       ; altsyncram         ; work         ;
;             |altsyncram_end1:auto_generated| ; 8 (0)               ; 6 (6)                     ; 524288      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pacman_top|vga_ram:PONG|ram_ip:PONG|altsyncram:altsyncram_component|altsyncram_end1:auto_generated                        ; altsyncram_end1    ; work         ;
;                |decode_h7a:decode3|          ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pacman_top|vga_ram:PONG|ram_ip:PONG|altsyncram:altsyncram_component|altsyncram_end1:auto_generated|decode_h7a:decode3     ; decode_h7a         ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                               ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+----------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+------+
; vga_ram:PONG|ram_ip:PING|altsyncram:altsyncram_component|altsyncram_end1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 65536        ; 8            ; --           ; --           ; 524288 ; None ;
; vga_ram:PONG|ram_ip:PONG|altsyncram:altsyncram_component|altsyncram_end1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 65536        ; 8            ; --           ; --           ; 524288 ; None ;
+----------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+------+


+------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                  ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                      ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 21.1    ; N/A          ; N/A          ; |pacman_top|vga_ram:PONG|ram_ip:PING ; ram_ip.v        ;
; Altera ; RAM: 1-PORT  ; 21.1    ; N/A          ; N/A          ; |pacman_top|vga_ram:PONG|ram_ip:PONG ; ram_ip.v        ;
; Altera ; ALTPLL       ; 21.1    ; N/A          ; N/A          ; |pacman_top|clk_vga:TICK             ; clk_vga.v       ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Reason for Removal                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; vga_ram:PONG|ram_ip:PING|altsyncram:altsyncram_component|altsyncram_end1:auto_generated|address_reg_a[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Merged with vga_ram:PONG|ram_ip:PONG|altsyncram:altsyncram_component|altsyncram_end1:auto_generated|address_reg_a[2]     ;
; vga_ram:PONG|ram_ip:PING|altsyncram:altsyncram_component|altsyncram_end1:auto_generated|address_reg_a[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Merged with vga_ram:PONG|ram_ip:PONG|altsyncram:altsyncram_component|altsyncram_end1:auto_generated|address_reg_a[1]     ;
; vga_ram:PONG|ram_ip:PING|altsyncram:altsyncram_component|altsyncram_end1:auto_generated|address_reg_a[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Merged with vga_ram:PONG|ram_ip:PONG|altsyncram:altsyncram_component|altsyncram_end1:auto_generated|address_reg_a[0]     ;
; vga_ram:PONG|ram_ip:PING|altsyncram:altsyncram_component|altsyncram_end1:auto_generated|out_address_reg_a[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged with vga_ram:PONG|ram_ip:PONG|altsyncram:altsyncram_component|altsyncram_end1:auto_generated|out_address_reg_a[2] ;
; vga_ram:PONG|ram_ip:PING|altsyncram:altsyncram_component|altsyncram_end1:auto_generated|out_address_reg_a[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged with vga_ram:PONG|ram_ip:PONG|altsyncram:altsyncram_component|altsyncram_end1:auto_generated|out_address_reg_a[1] ;
; vga_ram:PONG|ram_ip:PING|altsyncram:altsyncram_component|altsyncram_end1:auto_generated|out_address_reg_a[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged with vga_ram:PONG|ram_ip:PONG|altsyncram:altsyncram_component|altsyncram_end1:auto_generated|out_address_reg_a[0] ;
; maze:MAZEPIN|pellets[0..30,44,45,59,60,62..66,68..72,74,75,77..81,83..87,89,90,92..96,98..102,104,105,107..111,113..117,119,120,122..126,128,129,140,141,143..147,149,150,152..156,158,159,161..168,170,171,173..177,179,180,182..186,188,189,191..198,200,201,203..207,209,210,239,240,242..246,248,249,251..258,260,261,263..267,269,270,272..276,278,279,281..288,290,291,293..297,299,300,308,309,314,315,320,321,329..336,338..351,353..366,368..381,383..396,398..411,413..426,428..441,443..456,458..471,473..486,488..501,503..516,518..531,533..546,548..561,563..576,578..591,593..606,608..621,623..636,638..651,653..660,674,675,689,690,692..696,698..702,704,705,707..711,713..717,719,720,722..726,728..732,734,735,737..741,743..747,749,750,755,756,764,765,773,774,779..783,785,786,788,789,791..798,800,801,803,804,806..813,815,816,818,819,821..828,830,831,833,834,836..840,848,849,854,855,860,861,869,870,872..882,884,885,887..897,899,900,902..912,914,915,917..927,929,930,959..989] ; Stuck at GND due to stuck port data_in                                                                                   ;
; maze:MAZEPIN|pellets[31..43,46..58,61,67,73,76,82,88,91,97,103,106,112,118,121,127,130..139,142,148,151,157,160,169,172,178,181,187,190,199,202,208,211..238,241,247,250,259,262,268,271,277,280,289,292,298,301..307,310..313,316..319,322..328,337,352,367,382,397,412,427,442,457,472,487,502,517,532,547,562,577,592,607,622,637,652,661..673,676..688,691,697,703,706,712,718,721,727,733,736,742,748,751..754,757..763,769..772,775..778,784,787,790,799,802,805,814,817,820,829,832,835,841..847,850..853,859,862..868,871,883,898,901,913,916,928,931..958]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                   ;
; Total Number of Removed Registers = 989                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 35    ;
; Number of registers using Synchronous Clear  ; 20    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 10    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; maze:MAZEPIN|pellets[858]              ; 2       ;
; maze:MAZEPIN|pellets[856]              ; 2       ;
; maze:MAZEPIN|pellets[857]              ; 2       ;
; maze:MAZEPIN|pellets[768]              ; 2       ;
; maze:MAZEPIN|pellets[767]              ; 2       ;
; maze:MAZEPIN|pellets[766]              ; 2       ;
; maze:MAZEPIN|pellets[886]              ; 2       ;
; Total number of inverted registers = 7 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |pacman_top|vga:TOCK|hc[0]                         ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |pacman_top|vga:TOCK|vc[6]                         ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |pacman_top|graphics:BOO|graphics_ghost:CLYDE|Add6 ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |pacman_top|graphics:BOO|graphics_ghost:INKY|Add6  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |pacman_top|xpos[3]                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |pacman_top|graphics:BOO|color[4]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |pacman_top|vga:TOCK|green[3]                      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |pacman_top|graphics:BOO|color[1]                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_ram:PONG|ram_ip:PING|altsyncram:altsyncram_component|altsyncram_end1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_ram:PONG|ram_ip:PONG|altsyncram:altsyncram_component|altsyncram_end1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_vga:TICK|altpll:altpll_component ;
+-------------------------------+---------------------------+-----------------------+
; Parameter Name                ; Value                     ; Type                  ;
+-------------------------------+---------------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped               ;
; PLL_TYPE                      ; AUTO                      ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clk_vga ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped               ;
; SCAN_CHAIN                    ; LONG                      ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped               ;
; LOCK_HIGH                     ; 1                         ; Untyped               ;
; LOCK_LOW                      ; 1                         ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped               ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped               ;
; SKIP_VCO                      ; OFF                       ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped               ;
; BANDWIDTH                     ; 0                         ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped               ;
; DOWN_SPREAD                   ; 0                         ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped               ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped               ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped               ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped               ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped               ;
; CLK0_DIVIDE_BY                ; 2                         ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped               ;
; DPA_DIVIDER                   ; 0                         ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped               ;
; VCO_MIN                       ; 0                         ; Untyped               ;
; VCO_MAX                       ; 0                         ; Untyped               ;
; VCO_CENTER                    ; 0                         ; Untyped               ;
; PFD_MIN                       ; 0                         ; Untyped               ;
; PFD_MAX                       ; 0                         ; Untyped               ;
; M_INITIAL                     ; 0                         ; Untyped               ;
; M                             ; 0                         ; Untyped               ;
; N                             ; 1                         ; Untyped               ;
; M2                            ; 1                         ; Untyped               ;
; N2                            ; 1                         ; Untyped               ;
; SS                            ; 1                         ; Untyped               ;
; C0_HIGH                       ; 0                         ; Untyped               ;
; C1_HIGH                       ; 0                         ; Untyped               ;
; C2_HIGH                       ; 0                         ; Untyped               ;
; C3_HIGH                       ; 0                         ; Untyped               ;
; C4_HIGH                       ; 0                         ; Untyped               ;
; C5_HIGH                       ; 0                         ; Untyped               ;
; C6_HIGH                       ; 0                         ; Untyped               ;
; C7_HIGH                       ; 0                         ; Untyped               ;
; C8_HIGH                       ; 0                         ; Untyped               ;
; C9_HIGH                       ; 0                         ; Untyped               ;
; C0_LOW                        ; 0                         ; Untyped               ;
; C1_LOW                        ; 0                         ; Untyped               ;
; C2_LOW                        ; 0                         ; Untyped               ;
; C3_LOW                        ; 0                         ; Untyped               ;
; C4_LOW                        ; 0                         ; Untyped               ;
; C5_LOW                        ; 0                         ; Untyped               ;
; C6_LOW                        ; 0                         ; Untyped               ;
; C7_LOW                        ; 0                         ; Untyped               ;
; C8_LOW                        ; 0                         ; Untyped               ;
; C9_LOW                        ; 0                         ; Untyped               ;
; C0_INITIAL                    ; 0                         ; Untyped               ;
; C1_INITIAL                    ; 0                         ; Untyped               ;
; C2_INITIAL                    ; 0                         ; Untyped               ;
; C3_INITIAL                    ; 0                         ; Untyped               ;
; C4_INITIAL                    ; 0                         ; Untyped               ;
; C5_INITIAL                    ; 0                         ; Untyped               ;
; C6_INITIAL                    ; 0                         ; Untyped               ;
; C7_INITIAL                    ; 0                         ; Untyped               ;
; C8_INITIAL                    ; 0                         ; Untyped               ;
; C9_INITIAL                    ; 0                         ; Untyped               ;
; C0_MODE                       ; BYPASS                    ; Untyped               ;
; C1_MODE                       ; BYPASS                    ; Untyped               ;
; C2_MODE                       ; BYPASS                    ; Untyped               ;
; C3_MODE                       ; BYPASS                    ; Untyped               ;
; C4_MODE                       ; BYPASS                    ; Untyped               ;
; C5_MODE                       ; BYPASS                    ; Untyped               ;
; C6_MODE                       ; BYPASS                    ; Untyped               ;
; C7_MODE                       ; BYPASS                    ; Untyped               ;
; C8_MODE                       ; BYPASS                    ; Untyped               ;
; C9_MODE                       ; BYPASS                    ; Untyped               ;
; C0_PH                         ; 0                         ; Untyped               ;
; C1_PH                         ; 0                         ; Untyped               ;
; C2_PH                         ; 0                         ; Untyped               ;
; C3_PH                         ; 0                         ; Untyped               ;
; C4_PH                         ; 0                         ; Untyped               ;
; C5_PH                         ; 0                         ; Untyped               ;
; C6_PH                         ; 0                         ; Untyped               ;
; C7_PH                         ; 0                         ; Untyped               ;
; C8_PH                         ; 0                         ; Untyped               ;
; C9_PH                         ; 0                         ; Untyped               ;
; L0_HIGH                       ; 1                         ; Untyped               ;
; L1_HIGH                       ; 1                         ; Untyped               ;
; G0_HIGH                       ; 1                         ; Untyped               ;
; G1_HIGH                       ; 1                         ; Untyped               ;
; G2_HIGH                       ; 1                         ; Untyped               ;
; G3_HIGH                       ; 1                         ; Untyped               ;
; E0_HIGH                       ; 1                         ; Untyped               ;
; E1_HIGH                       ; 1                         ; Untyped               ;
; E2_HIGH                       ; 1                         ; Untyped               ;
; E3_HIGH                       ; 1                         ; Untyped               ;
; L0_LOW                        ; 1                         ; Untyped               ;
; L1_LOW                        ; 1                         ; Untyped               ;
; G0_LOW                        ; 1                         ; Untyped               ;
; G1_LOW                        ; 1                         ; Untyped               ;
; G2_LOW                        ; 1                         ; Untyped               ;
; G3_LOW                        ; 1                         ; Untyped               ;
; E0_LOW                        ; 1                         ; Untyped               ;
; E1_LOW                        ; 1                         ; Untyped               ;
; E2_LOW                        ; 1                         ; Untyped               ;
; E3_LOW                        ; 1                         ; Untyped               ;
; L0_INITIAL                    ; 1                         ; Untyped               ;
; L1_INITIAL                    ; 1                         ; Untyped               ;
; G0_INITIAL                    ; 1                         ; Untyped               ;
; G1_INITIAL                    ; 1                         ; Untyped               ;
; G2_INITIAL                    ; 1                         ; Untyped               ;
; G3_INITIAL                    ; 1                         ; Untyped               ;
; E0_INITIAL                    ; 1                         ; Untyped               ;
; E1_INITIAL                    ; 1                         ; Untyped               ;
; E2_INITIAL                    ; 1                         ; Untyped               ;
; E3_INITIAL                    ; 1                         ; Untyped               ;
; L0_MODE                       ; BYPASS                    ; Untyped               ;
; L1_MODE                       ; BYPASS                    ; Untyped               ;
; G0_MODE                       ; BYPASS                    ; Untyped               ;
; G1_MODE                       ; BYPASS                    ; Untyped               ;
; G2_MODE                       ; BYPASS                    ; Untyped               ;
; G3_MODE                       ; BYPASS                    ; Untyped               ;
; E0_MODE                       ; BYPASS                    ; Untyped               ;
; E1_MODE                       ; BYPASS                    ; Untyped               ;
; E2_MODE                       ; BYPASS                    ; Untyped               ;
; E3_MODE                       ; BYPASS                    ; Untyped               ;
; L0_PH                         ; 0                         ; Untyped               ;
; L1_PH                         ; 0                         ; Untyped               ;
; G0_PH                         ; 0                         ; Untyped               ;
; G1_PH                         ; 0                         ; Untyped               ;
; G2_PH                         ; 0                         ; Untyped               ;
; G3_PH                         ; 0                         ; Untyped               ;
; E0_PH                         ; 0                         ; Untyped               ;
; E1_PH                         ; 0                         ; Untyped               ;
; E2_PH                         ; 0                         ; Untyped               ;
; E3_PH                         ; 0                         ; Untyped               ;
; M_PH                          ; 0                         ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped               ;
; CLK0_COUNTER                  ; G0                        ; Untyped               ;
; CLK1_COUNTER                  ; G0                        ; Untyped               ;
; CLK2_COUNTER                  ; G0                        ; Untyped               ;
; CLK3_COUNTER                  ; G0                        ; Untyped               ;
; CLK4_COUNTER                  ; G0                        ; Untyped               ;
; CLK5_COUNTER                  ; G0                        ; Untyped               ;
; CLK6_COUNTER                  ; E0                        ; Untyped               ;
; CLK7_COUNTER                  ; E1                        ; Untyped               ;
; CLK8_COUNTER                  ; E2                        ; Untyped               ;
; CLK9_COUNTER                  ; E3                        ; Untyped               ;
; L0_TIME_DELAY                 ; 0                         ; Untyped               ;
; L1_TIME_DELAY                 ; 0                         ; Untyped               ;
; G0_TIME_DELAY                 ; 0                         ; Untyped               ;
; G1_TIME_DELAY                 ; 0                         ; Untyped               ;
; G2_TIME_DELAY                 ; 0                         ; Untyped               ;
; G3_TIME_DELAY                 ; 0                         ; Untyped               ;
; E0_TIME_DELAY                 ; 0                         ; Untyped               ;
; E1_TIME_DELAY                 ; 0                         ; Untyped               ;
; E2_TIME_DELAY                 ; 0                         ; Untyped               ;
; E3_TIME_DELAY                 ; 0                         ; Untyped               ;
; M_TIME_DELAY                  ; 0                         ; Untyped               ;
; N_TIME_DELAY                  ; 0                         ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped               ;
; ENABLE0_COUNTER               ; L0                        ; Untyped               ;
; ENABLE1_COUNTER               ; L0                        ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped               ;
; LOOP_FILTER_C                 ; 5                         ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped               ;
; VCO_POST_SCALE                ; 0                         ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                    ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped               ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped               ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped               ;
; M_TEST_SOURCE                 ; 5                         ; Untyped               ;
; C0_TEST_SOURCE                ; 5                         ; Untyped               ;
; C1_TEST_SOURCE                ; 5                         ; Untyped               ;
; C2_TEST_SOURCE                ; 5                         ; Untyped               ;
; C3_TEST_SOURCE                ; 5                         ; Untyped               ;
; C4_TEST_SOURCE                ; 5                         ; Untyped               ;
; C5_TEST_SOURCE                ; 5                         ; Untyped               ;
; C6_TEST_SOURCE                ; 5                         ; Untyped               ;
; C7_TEST_SOURCE                ; 5                         ; Untyped               ;
; C8_TEST_SOURCE                ; 5                         ; Untyped               ;
; C9_TEST_SOURCE                ; 5                         ; Untyped               ;
; CBXI_PARAMETER                ; clk_vga_altpll            ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped               ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped               ;
; DEVICE_FAMILY                 ; MAX 10                    ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE        ;
+-------------------------------+---------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_ram:PONG|ram_ip:PING|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                   ;
; WIDTH_A                            ; 8                    ; Signed Integer                            ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                            ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_end1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_ram:PONG|ram_ip:PONG|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                   ;
; WIDTH_A                            ; 8                    ; Signed Integer                            ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                            ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_end1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; clk_vga:TICK|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                     ;
+-------------------------------------------+----------------------------------------------------------+
; Name                                      ; Value                                                    ;
+-------------------------------------------+----------------------------------------------------------+
; Number of entity instances                ; 2                                                        ;
; Entity Instance                           ; vga_ram:PONG|ram_ip:PING|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                              ;
;     -- WIDTH_A                            ; 8                                                        ;
;     -- NUMWORDS_A                         ; 65536                                                    ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                   ;
;     -- WIDTH_B                            ; 1                                                        ;
;     -- NUMWORDS_B                         ; 1                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
; Entity Instance                           ; vga_ram:PONG|ram_ip:PONG|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                              ;
;     -- WIDTH_A                            ; 8                                                        ;
;     -- NUMWORDS_A                         ; 65536                                                    ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                   ;
;     -- WIDTH_B                            ; 1                                                        ;
;     -- NUMWORDS_B                         ; 1                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
+-------------------------------------------+----------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "graphics:BOO|graphics_pacman:PACMAN" ;
+--------------+-------+----------+-------------------------------+
; Port         ; Type  ; Severity ; Details                       ;
+--------------+-------+----------+-------------------------------+
; pacman_state ; Input ; Info     ; Stuck at GND                  ;
+--------------+-------+----------+-------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "graphics:BOO|graphics_ghost:CLYDE" ;
+-------------+-------+----------+------------------------------+
; Port        ; Type  ; Severity ; Details                      ;
+-------------+-------+----------+------------------------------+
; xloc[2..0]  ; Input ; Info     ; Stuck at VCC                 ;
; xloc[9..8]  ; Input ; Info     ; Stuck at GND                 ;
; xloc[6..3]  ; Input ; Info     ; Stuck at GND                 ;
; xloc[7]     ; Input ; Info     ; Stuck at VCC                 ;
; yloc[4..3]  ; Input ; Info     ; Stuck at VCC                 ;
; yloc[9..8]  ; Input ; Info     ; Stuck at GND                 ;
; yloc[6..5]  ; Input ; Info     ; Stuck at GND                 ;
; yloc[7]     ; Input ; Info     ; Stuck at VCC                 ;
; yloc[2]     ; Input ; Info     ; Stuck at GND                 ;
; yloc[1]     ; Input ; Info     ; Stuck at VCC                 ;
; yloc[0]     ; Input ; Info     ; Stuck at GND                 ;
; ghost_color ; Input ; Info     ; Stuck at VCC                 ;
+-------------+-------+----------+------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "graphics:BOO|graphics_ghost:INKY" ;
+----------------+-------+----------+--------------------------+
; Port           ; Type  ; Severity ; Details                  ;
+----------------+-------+----------+--------------------------+
; xloc[6..4]     ; Input ; Info     ; Stuck at VCC             ;
; xloc[2..0]     ; Input ; Info     ; Stuck at VCC             ;
; xloc[9..7]     ; Input ; Info     ; Stuck at GND             ;
; xloc[3]        ; Input ; Info     ; Stuck at GND             ;
; yloc[4..3]     ; Input ; Info     ; Stuck at VCC             ;
; yloc[9..8]     ; Input ; Info     ; Stuck at GND             ;
; yloc[6..5]     ; Input ; Info     ; Stuck at GND             ;
; yloc[7]        ; Input ; Info     ; Stuck at VCC             ;
; yloc[2]        ; Input ; Info     ; Stuck at GND             ;
; yloc[1]        ; Input ; Info     ; Stuck at VCC             ;
; yloc[0]        ; Input ; Info     ; Stuck at GND             ;
; ghost_color[1] ; Input ; Info     ; Stuck at VCC             ;
; ghost_color[0] ; Input ; Info     ; Stuck at GND             ;
+----------------+-------+----------+--------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "graphics:BOO|graphics_ghost:PINKY" ;
+----------------+-------+----------+---------------------------+
; Port           ; Type  ; Severity ; Details                   ;
+----------------+-------+----------+---------------------------+
; xloc[6..5]     ; Input ; Info     ; Stuck at VCC              ;
; xloc[2..0]     ; Input ; Info     ; Stuck at VCC              ;
; xloc[9..7]     ; Input ; Info     ; Stuck at GND              ;
; xloc[4..3]     ; Input ; Info     ; Stuck at GND              ;
; yloc[4..3]     ; Input ; Info     ; Stuck at VCC              ;
; yloc[9..8]     ; Input ; Info     ; Stuck at GND              ;
; yloc[6..5]     ; Input ; Info     ; Stuck at GND              ;
; yloc[7]        ; Input ; Info     ; Stuck at VCC              ;
; yloc[2]        ; Input ; Info     ; Stuck at GND              ;
; yloc[1]        ; Input ; Info     ; Stuck at VCC              ;
; yloc[0]        ; Input ; Info     ; Stuck at GND              ;
; ghost_color[1] ; Input ; Info     ; Stuck at GND              ;
; ghost_color[0] ; Input ; Info     ; Stuck at VCC              ;
+----------------+-------+----------+---------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "graphics:BOO|graphics_ghost:BLINKY" ;
+-------------+-------+----------+-------------------------------+
; Port        ; Type  ; Severity ; Details                       ;
+-------------+-------+----------+-------------------------------+
; xloc[6..4]  ; Input ; Info     ; Stuck at VCC                  ;
; xloc[2..0]  ; Input ; Info     ; Stuck at VCC                  ;
; xloc[9..7]  ; Input ; Info     ; Stuck at GND                  ;
; xloc[3]     ; Input ; Info     ; Stuck at GND                  ;
; yloc[9..8]  ; Input ; Info     ; Stuck at GND                  ;
; yloc[6..3]  ; Input ; Info     ; Stuck at GND                  ;
; yloc[1..0]  ; Input ; Info     ; Stuck at GND                  ;
; yloc[7]     ; Input ; Info     ; Stuck at VCC                  ;
; yloc[2]     ; Input ; Info     ; Stuck at VCC                  ;
; ghost_color ; Input ; Info     ; Stuck at GND                  ;
+-------------+-------+----------+-------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "graphics:BOO"            ;
+-------------------+-------+----------+--------------+
; Port              ; Type  ; Severity ; Details      ;
+-------------------+-------+----------+--------------+
; ypos[9]           ; Input ; Info     ; Stuck at GND ;
; pacman_xloc[1..0] ; Input ; Info     ; Stuck at VCC ;
; pacman_xloc[9..8] ; Input ; Info     ; Stuck at GND ;
; pacman_yloc[1..0] ; Input ; Info     ; Stuck at GND ;
; pacman_yloc[9]    ; Input ; Info     ; Stuck at GND ;
+-------------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 37                          ;
; cycloneiii_ff         ; 35                          ;
;     ENA SCLR          ; 10                          ;
;     SCLR              ; 10                          ;
;     plain             ; 15                          ;
; cycloneiii_lcell_comb ; 1890                        ;
;     arith             ; 216                         ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 97                          ;
;         3 data inputs ; 117                         ;
;     normal            ; 1674                        ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 18                          ;
;         2 data inputs ; 126                         ;
;         3 data inputs ; 156                         ;
;         4 data inputs ; 1369                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 128                         ;
;                       ;                             ;
; Max LUT depth         ; 28.30                       ;
; Average LUT depth     ; 18.25                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Wed Apr 10 20:08:24 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pacman -c pacman_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Warning (12019): Can't analyze file -- file graphics_maze_tb.sv is missing
Warning (12019): Can't analyze file -- file graphics_maze.sv is missing
Info (12021): Found 1 design units, including 1 entities, in source file graphics.sv
    Info (12023): Found entity 1: graphics File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/graphics.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_tb.sv
    Info (12023): Found entity 1: vga_tb File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/vga_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file vga_ram.sv
    Info (12023): Found entity 1: vga_ram File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/vga_ram.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga.sv
    Info (12023): Found entity 1: vga File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/vga.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram_ip.v
    Info (12023): Found entity 1: ram_ip File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/ram_ip.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file pacman_top.sv
    Info (12023): Found entity 1: pacman_top File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/pacman_top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file graphics_ghost_lut.sv
    Info (12023): Found entity 1: graphics_ghost_LUT File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/graphics_ghost_LUT.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file game_controller.sv
    Info (12023): Found entity 1: game_controller File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/game_controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clk_vga.v
    Info (12023): Found entity 1: clk_vga File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/clk_vga.v Line: 40
Info (12127): Elaborating entity "pacman_top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at pacman_top.sv(30): object "xpellet" assigned a value but never read File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/pacman_top.sv Line: 30
Warning (10036): Verilog HDL or VHDL warning at pacman_top.sv(31): object "ypellet" assigned a value but never read File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/pacman_top.sv Line: 31
Warning (10230): Verilog HDL assignment warning at pacman_top.sv(52): truncated value with size 32 to match size of target (10) File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/pacman_top.sv Line: 52
Warning (10230): Verilog HDL assignment warning at pacman_top.sv(53): truncated value with size 32 to match size of target (10) File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/pacman_top.sv Line: 53
Warning (10230): Verilog HDL assignment warning at pacman_top.sv(74): truncated value with size 32 to match size of target (10) File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/pacman_top.sv Line: 74
Warning (10230): Verilog HDL assignment warning at pacman_top.sv(75): truncated value with size 32 to match size of target (10) File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/pacman_top.sv Line: 75
Warning (10230): Verilog HDL assignment warning at pacman_top.sv(78): truncated value with size 32 to match size of target (10) File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/pacman_top.sv Line: 78
Warning (10230): Verilog HDL assignment warning at pacman_top.sv(79): truncated value with size 32 to match size of target (10) File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/pacman_top.sv Line: 79
Warning (10230): Verilog HDL assignment warning at pacman_top.sv(91): truncated value with size 32 to match size of target (16) File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/pacman_top.sv Line: 91
Warning (10230): Verilog HDL assignment warning at pacman_top.sv(93): truncated value with size 32 to match size of target (16) File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/pacman_top.sv Line: 93
Info (12128): Elaborating entity "clk_vga" for hierarchy "clk_vga:TICK" File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/pacman_top.sv Line: 55
Info (12128): Elaborating entity "altpll" for hierarchy "clk_vga:TICK|altpll:altpll_component" File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/clk_vga.v Line: 91
Info (12130): Elaborated megafunction instantiation "clk_vga:TICK|altpll:altpll_component" File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/clk_vga.v Line: 91
Info (12133): Instantiated megafunction "clk_vga:TICK|altpll:altpll_component" with the following parameter: File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/clk_vga.v Line: 91
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clk_vga"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clk_vga_altpll.v
    Info (12023): Found entity 1: clk_vga_altpll File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/db/clk_vga_altpll.v Line: 30
Info (12128): Elaborating entity "clk_vga_altpll" for hierarchy "clk_vga:TICK|altpll:altpll_component|clk_vga_altpll:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "vga" for hierarchy "vga:TOCK" File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/pacman_top.sv Line: 56
Info (12128): Elaborating entity "vga_ram" for hierarchy "vga_ram:PONG" File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/pacman_top.sv Line: 58
Info (12128): Elaborating entity "ram_ip" for hierarchy "vga_ram:PONG|ram_ip:PING" File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/vga_ram.sv Line: 18
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_ram:PONG|ram_ip:PING|altsyncram:altsyncram_component" File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/ram_ip.v Line: 86
Info (12130): Elaborated megafunction instantiation "vga_ram:PONG|ram_ip:PING|altsyncram:altsyncram_component" File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/ram_ip.v Line: 86
Info (12133): Instantiated megafunction "vga_ram:PONG|ram_ip:PING|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/ram_ip.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_end1.tdf
    Info (12023): Found entity 1: altsyncram_end1 File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/db/altsyncram_end1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_end1" for hierarchy "vga_ram:PONG|ram_ip:PING|altsyncram:altsyncram_component|altsyncram_end1:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_h7a.tdf
    Info (12023): Found entity 1: decode_h7a File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/db/decode_h7a.tdf Line: 23
Info (12128): Elaborating entity "decode_h7a" for hierarchy "vga_ram:PONG|ram_ip:PING|altsyncram:altsyncram_component|altsyncram_end1:auto_generated|decode_h7a:decode3" File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/db/altsyncram_end1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_aj9.tdf
    Info (12023): Found entity 1: decode_aj9 File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/db/decode_aj9.tdf Line: 23
Info (12128): Elaborating entity "decode_aj9" for hierarchy "vga_ram:PONG|ram_ip:PING|altsyncram:altsyncram_component|altsyncram_end1:auto_generated|decode_aj9:rden_decode" File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/db/altsyncram_end1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_12b.tdf
    Info (12023): Found entity 1: mux_12b File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/db/mux_12b.tdf Line: 23
Info (12128): Elaborating entity "mux_12b" for hierarchy "vga_ram:PONG|ram_ip:PING|altsyncram:altsyncram_component|altsyncram_end1:auto_generated|mux_12b:mux2" File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/db/altsyncram_end1.tdf Line: 47
Info (12128): Elaborating entity "graphics" for hierarchy "graphics:BOO" File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/pacman_top.sv Line: 59
Info (12128): Elaborating entity "graphics_ghost_LUT" for hierarchy "graphics:BOO|graphics_ghost_LUT:GLUT" File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/graphics.sv Line: 71
Warning (12125): Using design file graphics_ghost.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: graphics_ghost File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/graphics_ghost.sv Line: 1
Info (12128): Elaborating entity "graphics_ghost" for hierarchy "graphics:BOO|graphics_ghost:BLINKY" File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/graphics.sv Line: 72
Warning (10230): Verilog HDL assignment warning at graphics_ghost.sv(111): truncated value with size 32 to match size of target (10) File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/graphics_ghost.sv Line: 111
Warning (10230): Verilog HDL assignment warning at graphics_ghost.sv(113): truncated value with size 32 to match size of target (10) File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/graphics_ghost.sv Line: 113
Warning (10230): Verilog HDL assignment warning at graphics_ghost.sv(129): truncated value with size 32 to match size of target (10) File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/graphics_ghost.sv Line: 129
Warning (12125): Using design file graphics_pacman.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: graphics_pacman File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/graphics_pacman.sv Line: 1
Info (12128): Elaborating entity "graphics_pacman" for hierarchy "graphics:BOO|graphics_pacman:PACMAN" File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/graphics.sv Line: 86
Warning (10230): Verilog HDL assignment warning at graphics_pacman.sv(31): truncated value with size 32 to match size of target (4) File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/graphics_pacman.sv Line: 31
Warning (10230): Verilog HDL assignment warning at graphics_pacman.sv(32): truncated value with size 32 to match size of target (4) File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/graphics_pacman.sv Line: 32
Warning (10030): Net "pacman_frames.data_a" at graphics_pacman.sv(29) has no driver or initial value, using a default initial value '0' File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/graphics_pacman.sv Line: 29
Warning (10030): Net "pacman_frames.waddr_a" at graphics_pacman.sv(29) has no driver or initial value, using a default initial value '0' File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/graphics_pacman.sv Line: 29
Warning (10030): Net "pacman_frames.we_a" at graphics_pacman.sv(29) has no driver or initial value, using a default initial value '0' File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/graphics_pacman.sv Line: 29
Warning (12125): Using design file maze.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: maze File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/maze.sv Line: 1
Info (12128): Elaborating entity "maze" for hierarchy "maze:MAZEPIN" File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/pacman_top.sv Line: 61
Warning (10230): Verilog HDL assignment warning at maze.sv(136): truncated value with size 10 to match size of target (8) File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/maze.sv Line: 136
Warning (10230): Verilog HDL assignment warning at maze.sv(137): truncated value with size 10 to match size of target (8) File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/maze.sv Line: 137
Warning (10230): Verilog HDL assignment warning at maze.sv(145): truncated value with size 32 to match size of target (3) File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/maze.sv Line: 145
Warning (10230): Verilog HDL assignment warning at maze.sv(146): truncated value with size 32 to match size of target (3) File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/maze.sv Line: 146
Warning (10230): Verilog HDL assignment warning at maze.sv(191): truncated value with size 10 to match size of target (7) File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/maze.sv Line: 191
Warning (10230): Verilog HDL assignment warning at maze.sv(192): truncated value with size 32 to match size of target (7) File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/maze.sv Line: 192
Warning (10030): Net "maze_walls.data_a" at maze.sv(81) has no driver or initial value, using a default initial value '0' File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/maze.sv Line: 81
Warning (10030): Net "maze_walls.waddr_a" at maze.sv(81) has no driver or initial value, using a default initial value '0' File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/maze.sv Line: 81
Warning (10030): Net "house_walls.data_a" at maze.sv(90) has no driver or initial value, using a default initial value '0' File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/maze.sv Line: 90
Warning (10030): Net "house_walls.waddr_a" at maze.sv(90) has no driver or initial value, using a default initial value '0' File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/maze.sv Line: 90
Warning (10030): Net "maze.data_a" at maze.sv(131) has no driver or initial value, using a default initial value '0' File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/maze.sv Line: 131
Warning (10030): Net "maze.waddr_a" at maze.sv(131) has no driver or initial value, using a default initial value '0' File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/maze.sv Line: 131
Warning (10030): Net "maze_walls.we_a" at maze.sv(81) has no driver or initial value, using a default initial value '0' File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/maze.sv Line: 81
Warning (10030): Net "house_walls.we_a" at maze.sv(90) has no driver or initial value, using a default initial value '0' File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/maze.sv Line: 90
Warning (10030): Net "maze.we_a" at maze.sv(131) has no driver or initial value, using a default initial value '0' File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/maze.sv Line: 131
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "vga_ram:PONG|ram2_in[4]" feeding internal logic into a wire File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/vga_ram.sv Line: 15
    Warning (13049): Converted tri-state buffer "vga_ram:PONG|ram2_in[3]" feeding internal logic into a wire File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/vga_ram.sv Line: 15
    Warning (13049): Converted tri-state buffer "vga_ram:PONG|ram2_in[2]" feeding internal logic into a wire File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/vga_ram.sv Line: 15
    Warning (13049): Converted tri-state buffer "vga_ram:PONG|ram2_in[1]" feeding internal logic into a wire File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/vga_ram.sv Line: 15
    Warning (13049): Converted tri-state buffer "vga_ram:PONG|ram2_in[0]" feeding internal logic into a wire File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/vga_ram.sv Line: 15
    Warning (13049): Converted tri-state buffer "vga_ram:PONG|ram2_in[5]" feeding internal logic into a wire File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/vga_ram.sv Line: 15
    Warning (13049): Converted tri-state buffer "vga_ram:PONG|ram2_in[6]" feeding internal logic into a wire File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/vga_ram.sv Line: 15
    Warning (13049): Converted tri-state buffer "vga_ram:PONG|ram2_in[7]" feeding internal logic into a wire File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/vga_ram.sv Line: 15
    Warning (13049): Converted tri-state buffer "vga_ram:PONG|ram1_in[0]" feeding internal logic into a wire File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/vga_ram.sv Line: 13
    Warning (13049): Converted tri-state buffer "vga_ram:PONG|ram1_in[1]" feeding internal logic into a wire File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/vga_ram.sv Line: 13
    Warning (13049): Converted tri-state buffer "vga_ram:PONG|ram1_in[2]" feeding internal logic into a wire File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/vga_ram.sv Line: 13
    Warning (13049): Converted tri-state buffer "vga_ram:PONG|ram1_in[3]" feeding internal logic into a wire File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/vga_ram.sv Line: 13
    Warning (13049): Converted tri-state buffer "vga_ram:PONG|ram1_in[4]" feeding internal logic into a wire File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/vga_ram.sv Line: 13
    Warning (13049): Converted tri-state buffer "vga_ram:PONG|ram1_in[5]" feeding internal logic into a wire File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/vga_ram.sv Line: 13
    Warning (13049): Converted tri-state buffer "vga_ram:PONG|ram1_in[6]" feeding internal logic into a wire File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/vga_ram.sv Line: 13
    Warning (13049): Converted tri-state buffer "vga_ram:PONG|ram1_in[7]" feeding internal logic into a wire File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/vga_ram.sv Line: 13
Critical Warning (127005): Memory depth (8) in the design file differs from memory depth (6) in the Memory Initialization File "C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/db/pacman_top.ram1_maze_3ddc11.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (1024) in the design file differs from memory depth (990) in the Memory Initialization File "C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/db/pacman_top.ram2_maze_3ddc11.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (4) in the design file differs from memory depth (3) in the Memory Initialization File "C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/db/pacman_top.ram0_graphics_pacman_1ba68bea.hdl.mif" -- setting initial value for remaining addresses to 0
Info (276014): Found 4 instances of uninferred RAM logic
    Info (276013): RAM logic "maze:MAZEPIN|maze_walls" is uninferred because MIF is not supported for the selected family File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/maze.sv Line: 81
    Info (276013): RAM logic "maze:MAZEPIN|house_walls" is uninferred because MIF is not supported for the selected family File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/maze.sv Line: 90
    Info (276013): RAM logic "maze:MAZEPIN|maze" is uninferred because MIF is not supported for the selected family File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/maze.sv Line: 131
    Info (276013): RAM logic "graphics:BOO|graphics_pacman:PACMAN|pacman_frames" is uninferred because MIF is not supported for the selected family File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/graphics_pacman.sv Line: 29
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "red[0]" is stuck at GND File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/pacman_top.sv Line: 12
    Warning (13410): Pin "green[0]" is stuck at GND File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/pacman_top.sv Line: 13
    Warning (13410): Pin "blue[0]" is stuck at GND File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/pacman_top.sv Line: 15
    Warning (13410): Pin "blue[1]" is stuck at GND File: C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/pacman_top.sv Line: 15
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/output_files/pacman_top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2062 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 24 output pins
    Info (21061): Implemented 1896 logic cells
    Info (21064): Implemented 128 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 64 warnings
    Info: Peak virtual memory: 4863 megabytes
    Info: Processing ended: Wed Apr 10 20:08:33 2024
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:04


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/bryan/Documents/school/ucla/ieee dav/pacman/output_files/pacman_top.map.smsg.


