git clone --depth 1 --no-tags https://github.com/ThreadJava800/MetrotekLabs.git f:/verilog_sva_gh_scraper/data/full_repos/666512465
git clone --depth 1 --no-tags https://github.com/kcaisley/fastroic.git f:/verilog_sva_gh_scraper/data/full_repos/666390134
git clone --depth 1 --no-tags https://github.com/meghraj1766/me.git f:/verilog_sva_gh_scraper/data/full_repos/663797960
git clone --depth 1 --no-tags https://github.com/NikiSP/DSD_PROJECT.git f:/verilog_sva_gh_scraper/data/full_repos/661407867
git clone --depth 1 --no-tags https://github.com/tarsojabbes/loac.git f:/verilog_sva_gh_scraper/data/full_repos/664457238
git clone --depth 1 --no-tags https://github.com/S-E-N-S-O-H-A-M/Design-and-Verification-of-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/665783100
git clone --depth 1 --no-tags https://github.com/philiprbrenan/zeroLowLevel.git f:/verilog_sva_gh_scraper/data/full_repos/664088342
git clone --depth 1 --no-tags https://github.com/dcg3-illinois/ECE-385.git f:/verilog_sva_gh_scraper/data/full_repos/668134152
git clone --depth 1 --no-tags https://github.com/kangjian888/common_ips.git f:/verilog_sva_gh_scraper/data/full_repos/668521563
git clone --depth 1 --no-tags https://github.com/CgKaminski/toy-processors.git f:/verilog_sva_gh_scraper/data/full_repos/673530924
git clone --depth 1 --no-tags https://github.com/talhabinazmat21/verif_repo.git f:/verilog_sva_gh_scraper/data/full_repos/673663001
git clone --depth 1 --no-tags https://github.com/tusharshenoy/4-BIT-Johnson-Counter.git f:/verilog_sva_gh_scraper/data/full_repos/674972291
git clone --depth 1 --no-tags https://github.com/thathcmus/IPsec_Core.git f:/verilog_sva_gh_scraper/data/full_repos/675282200
git clone --depth 1 --no-tags https://github.com/chanum/uvm-1.2-src.git f:/verilog_sva_gh_scraper/data/full_repos/669349895
git clone --depth 1 --no-tags https://github.com/MikolajSlupski/Projekt_UEC.git f:/verilog_sva_gh_scraper/data/full_repos/669262570
git clone --depth 1 --no-tags https://github.com/ZeHolyQofPower/verilog_rv32i.git f:/verilog_sva_gh_scraper/data/full_repos/675101807
git clone --depth 1 --no-tags https://github.com/pulp-platform/dyn_spm.git f:/verilog_sva_gh_scraper/data/full_repos/677395794
git clone --depth 1 --no-tags https://github.com/jnjnliwenjie0022/uvm_practice.git f:/verilog_sva_gh_scraper/data/full_repos/667017533
git clone --depth 1 --no-tags https://github.com/ManosMorf97/Alarm_System_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/668443741
git clone --depth 1 --no-tags https://github.com/wesleywu20/BasedAcc_HE.git f:/verilog_sva_gh_scraper/data/full_repos/671334149
git clone --depth 1 --no-tags https://github.com/moechaker/I2C_Memory_Test_Bench.git f:/verilog_sva_gh_scraper/data/full_repos/670457824
git clone --depth 1 --no-tags https://github.com/erquintana/universal-register-SV.git f:/verilog_sva_gh_scraper/data/full_repos/679509194
git clone --depth 1 --no-tags https://github.com/RedTiger111/Sobel-filter-implementation-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/680706811
git clone --depth 1 --no-tags https://github.com/Amith-Joy/8-Point_FFT.git f:/verilog_sva_gh_scraper/data/full_repos/680897482
git clone --depth 1 --no-tags https://github.com/FernandoReneMoran/MIPS_Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/677170684
git clone --depth 1 --no-tags https://github.com/MuhammadAmmarMalik/GCD-Calculator.git f:/verilog_sva_gh_scraper/data/full_repos/675338258
git clone --depth 1 --no-tags https://github.com/baymax06in19/ibex_core.git f:/verilog_sva_gh_scraper/data/full_repos/681100913
git clone --depth 1 --no-tags https://github.com/baymax06in19/ibex-core-changed.git f:/verilog_sva_gh_scraper/data/full_repos/681087811
git clone --depth 1 --no-tags https://github.com/Veda1809/Layered_tb_for_DFF.git f:/verilog_sva_gh_scraper/data/full_repos/682388146
git clone --depth 1 --no-tags https://github.com/surendrayerragorla/UART.git f:/verilog_sva_gh_scraper/data/full_repos/682434168
git clone --depth 1 --no-tags https://github.com/DeepGb/SP.git f:/verilog_sva_gh_scraper/data/full_repos/682973790
git clone --depth 1 --no-tags https://github.com/ararian/simple_uart.git f:/verilog_sva_gh_scraper/data/full_repos/658799205
git clone --depth 1 --no-tags https://github.com/hdlguy/i2c_simple.git f:/verilog_sva_gh_scraper/data/full_repos/671099019
git clone --depth 1 --no-tags https://github.com/irmrz/arquitectura-de-computadoras.git f:/verilog_sva_gh_scraper/data/full_repos/684811833
git clone --depth 1 --no-tags https://github.com/Daniyal-Tahsildar/RTL_DESIGN.git f:/verilog_sva_gh_scraper/data/full_repos/678876849
git clone --depth 1 --no-tags https://github.com/ssathish26/SherwinProjects.git f:/verilog_sva_gh_scraper/data/full_repos/673538572
git clone --depth 1 --no-tags https://github.com/fan19-hub/Microprocessor-lc3.git f:/verilog_sva_gh_scraper/data/full_repos/673903913
git clone --depth 1 --no-tags https://github.com/leduchongan/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/670130343
git clone --depth 1 --no-tags https://github.com/emirtuglu/Single-Cycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/658661529
git clone --depth 1 --no-tags https://github.com/Basti3700/BCD-converter.git f:/verilog_sva_gh_scraper/data/full_repos/661001141
git clone --depth 1 --no-tags https://github.com/valmyr/-SystemVerilog-para-treinamento-de-design-e-verifica-o.git f:/verilog_sva_gh_scraper/data/full_repos/661852945
git clone --depth 1 --no-tags https://github.com/erquintana/system-Verilog-practice.git f:/verilog_sva_gh_scraper/data/full_repos/662149842
git clone --depth 1 --no-tags https://github.com/esattok/single-cycle-processor.git f:/verilog_sva_gh_scraper/data/full_repos/664255304
git clone --depth 1 --no-tags https://github.com/JonathanPDB/PepinosDigitais.git f:/verilog_sva_gh_scraper/data/full_repos/673150589
git clone --depth 1 --no-tags https://github.com/Ukuma012/Gameboy_on_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/672752309
git clone --depth 1 --no-tags https://github.com/iEDA-Open-Source-Core-Project/cva6.git f:/verilog_sva_gh_scraper/data/full_repos/672713954
git clone --depth 1 --no-tags https://github.com/EzzAddinKukhun/CRC.git f:/verilog_sva_gh_scraper/data/full_repos/681308387
git clone --depth 1 --no-tags https://github.com/KushagraYADAV/SPI-Communication-System-Verification-using-System-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/682185753
git clone --depth 1 --no-tags https://github.com/ishiaraen/SingleCycleProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/685050865
git clone --depth 1 --no-tags https://github.com/kosmokot45/roi-python-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/665143949
git clone --depth 1 --no-tags https://github.com/DancauRares-Andrei/ImplementareMIPS.git f:/verilog_sva_gh_scraper/data/full_repos/661850289
git clone --depth 1 --no-tags https://github.com/josejad42/Infra-de-Hardware.git f:/verilog_sva_gh_scraper/data/full_repos/666798662
git clone --depth 1 --no-tags https://github.com/wxg-ntu/IC_DV_WARM_UP.git f:/verilog_sva_gh_scraper/data/full_repos/679520085
git clone --depth 1 --no-tags https://github.com/mahdimoeini8102/DigitalSystems_Combinational.git f:/verilog_sva_gh_scraper/data/full_repos/678909229
git clone --depth 1 --no-tags https://github.com/FernandoWelzel/Odyssey.git f:/verilog_sva_gh_scraper/data/full_repos/679879175
git clone --depth 1 --no-tags https://github.com/IAMJAI1510/Bubble-Trouble-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/683776738
git clone --depth 1 --no-tags https://github.com/alexmangushev/RV32IM_CORE.git f:/verilog_sva_gh_scraper/data/full_repos/683844385
git clone --depth 1 --no-tags https://github.com/JahnaviB08/fft.git f:/verilog_sva_gh_scraper/data/full_repos/683371044
git clone --depth 1 --no-tags https://github.com/Diya-Veerbhan/Verification_Concepts.git f:/verilog_sva_gh_scraper/data/full_repos/675493253
git clone --depth 1 --no-tags https://github.com/rajan003/RRArbiter1.git f:/verilog_sva_gh_scraper/data/full_repos/675702350
git clone --depth 1 --no-tags https://github.com/hassanbaroudy/Digital_IC.git f:/verilog_sva_gh_scraper/data/full_repos/677356892
git clone --depth 1 --no-tags https://github.com/MiseryBiscuits/Examples.git f:/verilog_sva_gh_scraper/data/full_repos/671191946
git clone --depth 1 --no-tags https://github.com/fedefruttero/UVM_Verification_TB.git f:/verilog_sva_gh_scraper/data/full_repos/667469567
git clone --depth 1 --no-tags https://github.com/HidetaroTanaka/HAJIME_Core.git f:/verilog_sva_gh_scraper/data/full_repos/664994031
git clone --depth 1 --no-tags https://github.com/fliibs/EnvSetup.git f:/verilog_sva_gh_scraper/data/full_repos/674241747
git clone --depth 1 --no-tags https://github.com/K-Rakesh200206/Parity_generator_and_checker_using_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/667686290
git clone --depth 1 --no-tags https://github.com/axyrai/fullAdder_systemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/667705057
git clone --depth 1 --no-tags https://github.com/Elondo11/vga_project_road_fighter.git f:/verilog_sva_gh_scraper/data/full_repos/665672790
git clone --depth 1 --no-tags https://github.com/Mrinal99kumar/SYNCHRONOUS_FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/662019996
git clone --depth 1 --no-tags https://github.com/jakaransingh/CLOCK-Modules.git f:/verilog_sva_gh_scraper/data/full_repos/662734850
git clone --depth 1 --no-tags https://github.com/Foad3107/ProjectA.git f:/verilog_sva_gh_scraper/data/full_repos/665945862
git clone --depth 1 --no-tags https://github.com/erquintana/ALU_Verification_with_UVM.git f:/verilog_sva_gh_scraper/data/full_repos/660849980
git clone --depth 1 --no-tags https://github.com/look4raghav/UVM-SV.git f:/verilog_sva_gh_scraper/data/full_repos/662221742
git clone --depth 1 --no-tags https://github.com/warrebe/Functional-Coverage-SV-Design.git f:/verilog_sva_gh_scraper/data/full_repos/659414480
git clone --depth 1 --no-tags https://github.com/C-YongHeng/apb_rtc.git f:/verilog_sva_gh_scraper/data/full_repos/665085926
git clone --depth 1 --no-tags https://github.com/hirensolankiwork/RAM_SV_TB.git f:/verilog_sva_gh_scraper/data/full_repos/670903123
git clone --depth 1 --no-tags https://github.com/Ukuma012/4_bit_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/671045213
git clone --depth 1 --no-tags https://github.com/Levent001/UVM_example.git f:/verilog_sva_gh_scraper/data/full_repos/675331416
git clone --depth 1 --no-tags https://github.com/Deepti-int/verification.git f:/verilog_sva_gh_scraper/data/full_repos/675986240
git clone --depth 1 --no-tags https://github.com/RohithNagesh/Layered_testbench_for_D-Flipflop.git f:/verilog_sva_gh_scraper/data/full_repos/675012528
git clone --depth 1 --no-tags https://github.com/R-Rjn/My_synchronous_fifo.git f:/verilog_sva_gh_scraper/data/full_repos/673316607
git clone --depth 1 --no-tags https://github.com/Abeilles14/UVM_testbench.git f:/verilog_sva_gh_scraper/data/full_repos/673984996
git clone --depth 1 --no-tags https://github.com/SteveYaoLin/catchexceladressbit.git f:/verilog_sva_gh_scraper/data/full_repos/670445562
git clone --depth 1 --no-tags https://github.com/angeelorenaoc/ED2.git f:/verilog_sva_gh_scraper/data/full_repos/678217139
git clone --depth 1 --no-tags https://github.com/Daniyal-Tahsildar/AHB_UVC_LITE_UVM.git f:/verilog_sva_gh_scraper/data/full_repos/678199546
git clone --depth 1 --no-tags https://github.com/Ryusujong/sujongryu.git f:/verilog_sva_gh_scraper/data/full_repos/669020778
git clone --depth 1 --no-tags https://github.com/carolcordeiro/loac.git f:/verilog_sva_gh_scraper/data/full_repos/678366925
git clone --depth 1 --no-tags https://github.com/RakshithaRShettigar/FIFO_code_with_CRC.git f:/verilog_sva_gh_scraper/data/full_repos/679111682
git clone --depth 1 --no-tags https://github.com/asburlan01/riscv-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/679397253
git clone --depth 1 --no-tags https://github.com/kavanachidananda/fifo.git f:/verilog_sva_gh_scraper/data/full_repos/679804988
git clone --depth 1 --no-tags https://github.com/wormyrocks/systemverilog-yosys-test.git f:/verilog_sva_gh_scraper/data/full_repos/682340760
git clone --depth 1 --no-tags https://github.com/angusjhwu/RV32I-Pipelined-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/682360816
git clone --depth 1 --no-tags https://github.com/sharatkirla/UART.git f:/verilog_sva_gh_scraper/data/full_repos/682223434
git clone --depth 1 --no-tags https://github.com/mralavi20/Digital-Logic-Design-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/682444756
git clone --depth 1 --no-tags https://github.com/basictechlab/uvm-1.2.git f:/verilog_sva_gh_scraper/data/full_repos/683487876
git clone --depth 1 --no-tags https://github.com/jnjnliwenjie0022/design_pattern.git f:/verilog_sva_gh_scraper/data/full_repos/679389991
git clone --depth 1 --no-tags https://github.com/Avi-Gulati/cpu-datapath.git f:/verilog_sva_gh_scraper/data/full_repos/683553205
git clone --depth 1 --no-tags https://github.com/ajanthan-k/Reduced-RISC-V-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/659670870
git clone --depth 1 --no-tags https://github.com/DPhongUIT2021/Verify_FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/661695702
git clone --depth 1 --no-tags https://github.com/keganpremuda/SystemVerilogMicroprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/659933081
