

================================================================
== Vitis HLS Report for 'Softmax_layer_1_Pipeline_l_j7'
================================================================
* Date:           Sun Sep 17 02:45:48 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.327 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      532|      532|  1.772 us|  1.772 us|  532|  532|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                  |                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |             Instance             |         Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_p_hls_fptosi_float_i8_fu_547  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_552  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_557  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_562  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_567  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_572  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_577  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_582  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_587  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_592  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_597  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_602  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_607  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_612  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_617  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_622  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_j7    |      530|      530|        20|          1|          1|   512|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       32|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    48|     2576|     7824|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|     1585|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    48|     4161|     7901|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     1|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |fdiv_32ns_32ns_32_12_no_dsp_1_U7931  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|    0|    0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U7932  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|    0|    0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U7933  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|    0|    0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U7934  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|    0|    0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U7935  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|    0|    0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U7936  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|    0|    0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U7937  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|    0|    0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U7938  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|    0|    0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U7939  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|    0|    0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U7940  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|    0|    0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U7941  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|    0|    0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U7942  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|    0|    0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U7943  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|    0|    0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U7944  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|    0|    0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U7945  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|    0|    0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U7946  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|    0|    0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U7915  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U7916  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U7917  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U7918  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U7919  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U7920  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U7921  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U7922  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U7923  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U7924  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U7925  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U7926  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U7927  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U7928  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U7929  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U7930  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |grp_p_hls_fptosi_float_i8_fu_547     |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_552     |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_557     |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_562     |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_567     |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_572     |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_577     |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_582     |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_587     |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_592     |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_597     |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_602     |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_607     |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_612     |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_617     |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_622     |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    +-------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                                |                               |        0|  48| 2576| 7824|    0|
    +-------------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln188_fu_769_p2        |         +|   0|  0|  17|          10|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln188_fu_763_p2       |      icmp|   0|  0|  11|          10|          11|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  32|          22|          15|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j7_1    |   9|          2|   10|         20|
    |j7_fu_136                |   9|          2|   10|         20|
    |sfm_outp_blk_n           |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   23|         46|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |buf_data_10_load_reg_1138          |  32|   0|   32|          0|
    |buf_data_11_load_reg_1143          |  32|   0|   32|          0|
    |buf_data_12_load_reg_1148          |  32|   0|   32|          0|
    |buf_data_13_load_reg_1153          |  32|   0|   32|          0|
    |buf_data_14_load_reg_1158          |  32|   0|   32|          0|
    |buf_data_15_load_reg_1163          |  32|   0|   32|          0|
    |buf_data_1_load_reg_1093           |  32|   0|   32|          0|
    |buf_data_2_load_reg_1098           |  32|   0|   32|          0|
    |buf_data_3_load_reg_1103           |  32|   0|   32|          0|
    |buf_data_4_load_reg_1108           |  32|   0|   32|          0|
    |buf_data_5_load_reg_1113           |  32|   0|   32|          0|
    |buf_data_6_load_reg_1118           |  32|   0|   32|          0|
    |buf_data_7_load_reg_1123           |  32|   0|   32|          0|
    |buf_data_8_load_reg_1128           |  32|   0|   32|          0|
    |buf_data_9_load_reg_1133           |  32|   0|   32|          0|
    |buf_data_load_reg_1088             |  32|   0|   32|          0|
    |j7_fu_136                          |  10|   0|   10|          0|
    |mul_10_reg_1298                    |  32|   0|   32|          0|
    |mul_11_reg_1303                    |  32|   0|   32|          0|
    |mul_12_reg_1308                    |  32|   0|   32|          0|
    |mul_13_reg_1313                    |  32|   0|   32|          0|
    |mul_14_reg_1318                    |  32|   0|   32|          0|
    |mul_1_reg_1253                     |  32|   0|   32|          0|
    |mul_2_reg_1258                     |  32|   0|   32|          0|
    |mul_3_reg_1263                     |  32|   0|   32|          0|
    |mul_4_reg_1268                     |  32|   0|   32|          0|
    |mul_5_reg_1273                     |  32|   0|   32|          0|
    |mul_6_reg_1278                     |  32|   0|   32|          0|
    |mul_7_reg_1283                     |  32|   0|   32|          0|
    |mul_8_reg_1288                     |  32|   0|   32|          0|
    |mul_9_reg_1293                     |  32|   0|   32|          0|
    |mul_reg_1248                       |  32|   0|   32|          0|
    |mul_s_reg_1323                     |  32|   0|   32|          0|
    |v78_10_reg_1218                    |  32|   0|   32|          0|
    |v78_11_reg_1223                    |  32|   0|   32|          0|
    |v78_12_reg_1228                    |  32|   0|   32|          0|
    |v78_13_reg_1233                    |  32|   0|   32|          0|
    |v78_14_reg_1238                    |  32|   0|   32|          0|
    |v78_15_reg_1243                    |  32|   0|   32|          0|
    |v78_1_reg_1173                     |  32|   0|   32|          0|
    |v78_2_reg_1178                     |  32|   0|   32|          0|
    |v78_3_reg_1183                     |  32|   0|   32|          0|
    |v78_4_reg_1188                     |  32|   0|   32|          0|
    |v78_5_reg_1193                     |  32|   0|   32|          0|
    |v78_6_reg_1198                     |  32|   0|   32|          0|
    |v78_7_reg_1203                     |  32|   0|   32|          0|
    |v78_8_reg_1208                     |  32|   0|   32|          0|
    |v78_9_reg_1213                     |  32|   0|   32|          0|
    |v78_reg_1168                       |  32|   0|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1585|   0| 1585|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+-------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  Softmax_layer.1_Pipeline_l_j7|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  Softmax_layer.1_Pipeline_l_j7|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  Softmax_layer.1_Pipeline_l_j7|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  Softmax_layer.1_Pipeline_l_j7|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  Softmax_layer.1_Pipeline_l_j7|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  Softmax_layer.1_Pipeline_l_j7|  return value|
|sfm_outp_din             |  out|  128|     ap_fifo|                       sfm_outp|       pointer|
|sfm_outp_num_data_valid  |   in|    3|     ap_fifo|                       sfm_outp|       pointer|
|sfm_outp_fifo_cap        |   in|    3|     ap_fifo|                       sfm_outp|       pointer|
|sfm_outp_full_n          |   in|    1|     ap_fifo|                       sfm_outp|       pointer|
|sfm_outp_write           |  out|    1|     ap_fifo|                       sfm_outp|       pointer|
|buf_data_address0        |  out|    9|   ap_memory|                       buf_data|         array|
|buf_data_ce0             |  out|    1|   ap_memory|                       buf_data|         array|
|buf_data_q0              |   in|   32|   ap_memory|                       buf_data|         array|
|add16_reload             |   in|   32|     ap_none|                   add16_reload|        scalar|
|tmp                      |   in|   32|     ap_none|                            tmp|        scalar|
|buf_data_1_address0      |  out|    9|   ap_memory|                     buf_data_1|         array|
|buf_data_1_ce0           |  out|    1|   ap_memory|                     buf_data_1|         array|
|buf_data_1_q0            |   in|   32|   ap_memory|                     buf_data_1|         array|
|add_117_reload           |   in|   32|     ap_none|                 add_117_reload|        scalar|
|tmp_s                    |   in|   32|     ap_none|                          tmp_s|        scalar|
|buf_data_2_address0      |  out|    9|   ap_memory|                     buf_data_2|         array|
|buf_data_2_ce0           |  out|    1|   ap_memory|                     buf_data_2|         array|
|buf_data_2_q0            |   in|   32|   ap_memory|                     buf_data_2|         array|
|add_218_reload           |   in|   32|     ap_none|                 add_218_reload|        scalar|
|tmp_1                    |   in|   32|     ap_none|                          tmp_1|        scalar|
|buf_data_3_address0      |  out|    9|   ap_memory|                     buf_data_3|         array|
|buf_data_3_ce0           |  out|    1|   ap_memory|                     buf_data_3|         array|
|buf_data_3_q0            |   in|   32|   ap_memory|                     buf_data_3|         array|
|add_319_reload           |   in|   32|     ap_none|                 add_319_reload|        scalar|
|tmp_2                    |   in|   32|     ap_none|                          tmp_2|        scalar|
|buf_data_4_address0      |  out|    9|   ap_memory|                     buf_data_4|         array|
|buf_data_4_ce0           |  out|    1|   ap_memory|                     buf_data_4|         array|
|buf_data_4_q0            |   in|   32|   ap_memory|                     buf_data_4|         array|
|add_420_reload           |   in|   32|     ap_none|                 add_420_reload|        scalar|
|tmp_3                    |   in|   32|     ap_none|                          tmp_3|        scalar|
|buf_data_5_address0      |  out|    9|   ap_memory|                     buf_data_5|         array|
|buf_data_5_ce0           |  out|    1|   ap_memory|                     buf_data_5|         array|
|buf_data_5_q0            |   in|   32|   ap_memory|                     buf_data_5|         array|
|add_521_reload           |   in|   32|     ap_none|                 add_521_reload|        scalar|
|tmp_4                    |   in|   32|     ap_none|                          tmp_4|        scalar|
|buf_data_6_address0      |  out|    9|   ap_memory|                     buf_data_6|         array|
|buf_data_6_ce0           |  out|    1|   ap_memory|                     buf_data_6|         array|
|buf_data_6_q0            |   in|   32|   ap_memory|                     buf_data_6|         array|
|add_622_reload           |   in|   32|     ap_none|                 add_622_reload|        scalar|
|tmp_5                    |   in|   32|     ap_none|                          tmp_5|        scalar|
|buf_data_7_address0      |  out|    9|   ap_memory|                     buf_data_7|         array|
|buf_data_7_ce0           |  out|    1|   ap_memory|                     buf_data_7|         array|
|buf_data_7_q0            |   in|   32|   ap_memory|                     buf_data_7|         array|
|add_723_reload           |   in|   32|     ap_none|                 add_723_reload|        scalar|
|tmp_6                    |   in|   32|     ap_none|                          tmp_6|        scalar|
|buf_data_8_address0      |  out|    9|   ap_memory|                     buf_data_8|         array|
|buf_data_8_ce0           |  out|    1|   ap_memory|                     buf_data_8|         array|
|buf_data_8_q0            |   in|   32|   ap_memory|                     buf_data_8|         array|
|add_824_reload           |   in|   32|     ap_none|                 add_824_reload|        scalar|
|tmp_7                    |   in|   32|     ap_none|                          tmp_7|        scalar|
|buf_data_9_address0      |  out|    9|   ap_memory|                     buf_data_9|         array|
|buf_data_9_ce0           |  out|    1|   ap_memory|                     buf_data_9|         array|
|buf_data_9_q0            |   in|   32|   ap_memory|                     buf_data_9|         array|
|add_925_reload           |   in|   32|     ap_none|                 add_925_reload|        scalar|
|tmp_8                    |   in|   32|     ap_none|                          tmp_8|        scalar|
|buf_data_10_address0     |  out|    9|   ap_memory|                    buf_data_10|         array|
|buf_data_10_ce0          |  out|    1|   ap_memory|                    buf_data_10|         array|
|buf_data_10_q0           |   in|   32|   ap_memory|                    buf_data_10|         array|
|add_1026_reload          |   in|   32|     ap_none|                add_1026_reload|        scalar|
|tmp_9                    |   in|   32|     ap_none|                          tmp_9|        scalar|
|buf_data_11_address0     |  out|    9|   ap_memory|                    buf_data_11|         array|
|buf_data_11_ce0          |  out|    1|   ap_memory|                    buf_data_11|         array|
|buf_data_11_q0           |   in|   32|   ap_memory|                    buf_data_11|         array|
|add_1127_reload          |   in|   32|     ap_none|                add_1127_reload|        scalar|
|tmp_10                   |   in|   32|     ap_none|                         tmp_10|        scalar|
|buf_data_12_address0     |  out|    9|   ap_memory|                    buf_data_12|         array|
|buf_data_12_ce0          |  out|    1|   ap_memory|                    buf_data_12|         array|
|buf_data_12_q0           |   in|   32|   ap_memory|                    buf_data_12|         array|
|add_1228_reload          |   in|   32|     ap_none|                add_1228_reload|        scalar|
|tmp_11                   |   in|   32|     ap_none|                         tmp_11|        scalar|
|buf_data_13_address0     |  out|    9|   ap_memory|                    buf_data_13|         array|
|buf_data_13_ce0          |  out|    1|   ap_memory|                    buf_data_13|         array|
|buf_data_13_q0           |   in|   32|   ap_memory|                    buf_data_13|         array|
|add_1329_reload          |   in|   32|     ap_none|                add_1329_reload|        scalar|
|tmp_12                   |   in|   32|     ap_none|                         tmp_12|        scalar|
|buf_data_14_address0     |  out|    9|   ap_memory|                    buf_data_14|         array|
|buf_data_14_ce0          |  out|    1|   ap_memory|                    buf_data_14|         array|
|buf_data_14_q0           |   in|   32|   ap_memory|                    buf_data_14|         array|
|add_1430_reload          |   in|   32|     ap_none|                add_1430_reload|        scalar|
|tmp_13                   |   in|   32|     ap_none|                         tmp_13|        scalar|
|buf_data_15_address0     |  out|    9|   ap_memory|                    buf_data_15|         array|
|buf_data_15_ce0          |  out|    1|   ap_memory|                    buf_data_15|         array|
|buf_data_15_q0           |   in|   32|   ap_memory|                    buf_data_15|         array|
|add_1531_reload          |   in|   32|     ap_none|                add_1531_reload|        scalar|
|tmp_14                   |   in|   32|     ap_none|                         tmp_14|        scalar|
+-------------------------+-----+-----+------------+-------------------------------+--------------+

