#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fe56fd1eb10 .scope module, "i_type_prueba" "i_type_prueba" 2 1;
 .timescale 0 0;
v0x7fe56fe16160_0 .net "ALUControl", 0 3, v0x7fe56ff01100_0;  1 drivers
v0x7fe56fe16240_0 .net "ALUOp", 0 1, v0x7fe56fe12890_0;  1 drivers
v0x7fe56fe16320_0 .net "ALUOpImmmediate", 0 2, v0x7fe56fe12960_0;  1 drivers
v0x7fe56fe163f0_0 .net "ALUSrc", 0 0, v0x7fe56fe129f0_0;  1 drivers
v0x7fe56fe164c0_0 .net "Branch", 0 0, v0x7fe56fe12a80_0;  1 drivers
v0x7fe56fe16590_0 .net "Jump", 0 0, v0x7fe56fe12b10_0;  1 drivers
v0x7fe56fe16620_0 .net "MemRead", 0 0, v0x7fe56fe12bf0_0;  1 drivers
v0x7fe56fe166b0_0 .net "MemToReg", 0 0, v0x7fe56fe12c90_0;  1 drivers
v0x7fe56fe16740_0 .net "MemWrite", 0 0, v0x7fe56fe12d30_0;  1 drivers
v0x7fe56fe16870_0 .var "Opcode", 0 5;
v0x7fe56fe16900_0 .net "RegDst", 0 0, v0x7fe56fe12ee0_0;  1 drivers
v0x7fe56fe169d0_0 .net "RegWrite", 0 0, v0x7fe56fe12f80_0;  1 drivers
v0x7fe56fe16a60_0 .var "clk", 0 0;
v0x7fe56fe16b70_0 .var "func", 0 5;
v0x7fe56fe16c00_0 .net "instruction", 0 31, v0x7fe56fe13500_0;  1 drivers
v0x7fe56fe16c90_0 .net "out", 0 31, v0x7fe56fe151f0_0;  1 drivers
v0x7fe56fe16d60_0 .var "rad1", 0 4;
v0x7fe56fe16ef0_0 .var "rad2", 0 4;
v0x7fe56fe16f80_0 .net "readdata1", 0 31, v0x7fe56fe15830_0;  1 drivers
v0x7fe56fe17010_0 .net "readdata2", 0 31, v0x7fe56fe158e0_0;  1 drivers
v0x7fe56fe170e0_0 .var "reset", 0 0;
v0x7fe56fe17170_0 .net "resmux", 0 31, L_0x7fe56fe189f0;  1 drivers
v0x7fe56fe17240_0 .var "sign_in", 0 15;
v0x7fe56fe172d0_0 .net "sign_out", 0 31, L_0x7fe56fe17e40;  1 drivers
v0x7fe56fe173a0_0 .var "writeadd", 0 4;
v0x7fe56fe17430_0 .net "writedata", 0 31, v0x7fe56ff00ce0_0;  1 drivers
v0x7fe56fe17500_0 .net "writereg", 0 4, L_0x7fe56fe17c70;  1 drivers
S_0x7fe56fd197f0 .scope module, "alu1" "alu" 2 29, 3 1 0, S_0x7fe56fd1eb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /INPUT 4 "ALUControl"
    .port_info 4 /OUTPUT 32 "res"
v0x7fe56fd19950_0 .net "ALUControl", 0 3, v0x7fe56ff01100_0;  alias, 1 drivers
v0x7fe56ff00ac0_0 .net "clk", 0 0, v0x7fe56fe16a60_0;  1 drivers
v0x7fe56ff00b70_0 .net "in1", 0 31, v0x7fe56fe15830_0;  alias, 1 drivers
v0x7fe56ff00c30_0 .net "in2", 0 31, L_0x7fe56fe189f0;  alias, 1 drivers
v0x7fe56ff00ce0_0 .var "res", 0 31;
E_0x7fe56fd20260 .event posedge, v0x7fe56ff00ac0_0;
S_0x7fe56ff00e50 .scope module, "aluc1" "alu_control" 2 26, 4 1 0, S_0x7fe56fd1eb10;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp"
    .port_info 1 /INPUT 3 "ALUOpImmmediate"
    .port_info 2 /INPUT 6 "func"
    .port_info 3 /OUTPUT 4 "ALUControl"
L_0x7fe56fe18040 .functor AND 6, L_0x7fe56fe17f60, v0x7fe56fe16b70_0, C4<111111>, C4<111111>;
L_0x7fe56fe18250 .functor AND 3, L_0x7fe56fe18130, v0x7fe56fe12960_0, C4<111>, C4<111>;
v0x7fe56ff01100_0 .var "ALUControl", 0 3;
v0x7fe56fe11e10_0 .net "ALUOp", 0 1, v0x7fe56fe12890_0;  alias, 1 drivers
v0x7fe56fe11ed0_0 .net "ALUOpImmmediate", 0 2, v0x7fe56fe12960_0;  alias, 1 drivers
v0x7fe56fe11f80_0 .net *"_s1", 5 0, L_0x7fe56fe17f60;  1 drivers
L_0x10327c200 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fe56fe12010_0 .net *"_s12", 0 0, L_0x10327c200;  1 drivers
v0x7fe56fe120e0_0 .net *"_s13", 2 0, L_0x7fe56fe18250;  1 drivers
L_0x10327c1b8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fe56fe12180_0 .net *"_s4", 3 0, L_0x10327c1b8;  1 drivers
v0x7fe56fe12230_0 .net *"_s5", 5 0, L_0x7fe56fe18040;  1 drivers
v0x7fe56fe122e0_0 .net *"_s9", 2 0, L_0x7fe56fe18130;  1 drivers
v0x7fe56fe123f0_0 .net "func", 0 5, v0x7fe56fe16b70_0;  1 drivers
E_0x7fe56ff01070 .event edge, L_0x7fe56fe18250;
E_0x7fe56ff010c0 .event edge, L_0x7fe56fe18040;
L_0x7fe56fe17f60 .concat [ 2 4 0 0], v0x7fe56fe12890_0, L_0x10327c1b8;
L_0x7fe56fe18130 .concat [ 2 1 0 0], v0x7fe56fe12890_0, L_0x10327c200;
S_0x7fe56fe12500 .scope module, "con1" "control" 2 23, 5 1 0, S_0x7fe56fd1eb10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "Opcode"
    .port_info 1 /OUTPUT 1 "RegDst"
    .port_info 2 /OUTPUT 1 "Jump"
    .port_info 3 /OUTPUT 1 "Branch"
    .port_info 4 /OUTPUT 1 "MemRead"
    .port_info 5 /OUTPUT 1 "MemToReg"
    .port_info 6 /OUTPUT 2 "ALUOp"
    .port_info 7 /OUTPUT 3 "ALUOpImmmediate"
    .port_info 8 /OUTPUT 1 "MemWrite"
    .port_info 9 /OUTPUT 1 "ALUSrc"
    .port_info 10 /OUTPUT 1 "RegWrite"
v0x7fe56fe12890_0 .var "ALUOp", 0 1;
v0x7fe56fe12960_0 .var "ALUOpImmmediate", 0 2;
v0x7fe56fe129f0_0 .var "ALUSrc", 0 0;
v0x7fe56fe12a80_0 .var "Branch", 0 0;
v0x7fe56fe12b10_0 .var "Jump", 0 0;
v0x7fe56fe12bf0_0 .var "MemRead", 0 0;
v0x7fe56fe12c90_0 .var "MemToReg", 0 0;
v0x7fe56fe12d30_0 .var "MemWrite", 0 0;
v0x7fe56fe12dd0_0 .net "Opcode", 0 5, v0x7fe56fe16870_0;  1 drivers
v0x7fe56fe12ee0_0 .var "RegDst", 0 0;
v0x7fe56fe12f80_0 .var "RegWrite", 0 0;
E_0x7fe56fe12840 .event edge, v0x7fe56fe12dd0_0;
S_0x7fe56fe13130 .scope module, "in1" "InstructionMemory" 2 22, 6 1 0, S_0x7fe56fd1eb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "address"
    .port_info 2 /OUTPUT 32 "instruction"
v0x7fe56fe13330_0 .net "address", 0 31, v0x7fe56fe151f0_0;  alias, 1 drivers
v0x7fe56fe133d0_0 .net "clk", 0 0, v0x7fe56fe16a60_0;  alias, 1 drivers
v0x7fe56fe13470 .array "insmem", 0 2047, 0 7;
v0x7fe56fe13500_0 .var "instruction", 0 31;
S_0x7fe56fe135d0 .scope module, "mux1" "ins_mux_reg" 2 24, 7 1 0, S_0x7fe56fd1eb10;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1"
    .port_info 1 /INPUT 5 "in2"
    .port_info 2 /INPUT 1 "RegDst"
    .port_info 3 /OUTPUT 5 "out"
v0x7fe56fe13820_0 .net "RegDst", 0 0, v0x7fe56fe12ee0_0;  alias, 1 drivers
v0x7fe56fe138d0_0 .net *"_s0", 31 0, L_0x7fe56fe175d0;  1 drivers
L_0x10327c098 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe56fe13960_0 .net *"_s11", 30 0, L_0x10327c098;  1 drivers
L_0x10327c0e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe56fe13a20_0 .net/2u *"_s12", 31 0, L_0x10327c0e0;  1 drivers
v0x7fe56fe13ad0_0 .net *"_s14", 0 0, L_0x7fe56fe17980;  1 drivers
L_0x10327c128 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fe56fe13bb0_0 .net/2u *"_s16", 4 0, L_0x10327c128;  1 drivers
v0x7fe56fe13c60_0 .net *"_s18", 4 0, L_0x7fe56fe17ae0;  1 drivers
L_0x10327c008 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe56fe13d10_0 .net *"_s3", 30 0, L_0x10327c008;  1 drivers
L_0x10327c050 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fe56fe13dc0_0 .net/2u *"_s4", 31 0, L_0x10327c050;  1 drivers
v0x7fe56fe13ed0_0 .net *"_s6", 0 0, L_0x7fe56fe176e0;  1 drivers
v0x7fe56fe13f70_0 .net *"_s8", 31 0, L_0x7fe56fe17800;  1 drivers
v0x7fe56fe14020_0 .net "in1", 0 4, v0x7fe56fe16ef0_0;  1 drivers
v0x7fe56fe140d0_0 .net "in2", 0 4, v0x7fe56fe173a0_0;  1 drivers
v0x7fe56fe14180_0 .net "out", 0 4, L_0x7fe56fe17c70;  alias, 1 drivers
L_0x7fe56fe175d0 .concat [ 1 31 0 0], v0x7fe56fe12ee0_0, L_0x10327c008;
L_0x7fe56fe176e0 .cmp/eq 32, L_0x7fe56fe175d0, L_0x10327c050;
L_0x7fe56fe17800 .concat [ 1 31 0 0], v0x7fe56fe12ee0_0, L_0x10327c098;
L_0x7fe56fe17980 .cmp/eq 32, L_0x7fe56fe17800, L_0x10327c0e0;
L_0x7fe56fe17ae0 .functor MUXZ 5, L_0x10327c128, v0x7fe56fe173a0_0, L_0x7fe56fe17980, C4<>;
L_0x7fe56fe17c70 .functor MUXZ 5, L_0x7fe56fe17ae0, v0x7fe56fe16ef0_0, L_0x7fe56fe176e0, C4<>;
S_0x7fe56fe14290 .scope module, "mux2" "reg_mux_alu" 2 28, 8 1 0, S_0x7fe56fd1eb10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "alusrc"
    .port_info 3 /OUTPUT 32 "out"
v0x7fe56fe144a0_0 .net *"_s0", 31 0, L_0x7fe56fe18300;  1 drivers
L_0x10327c2d8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe56fe14530_0 .net *"_s11", 30 0, L_0x10327c2d8;  1 drivers
L_0x10327c320 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fe56fe145d0_0 .net/2u *"_s12", 31 0, L_0x10327c320;  1 drivers
v0x7fe56fe14690_0 .net *"_s14", 0 0, L_0x7fe56fe18700;  1 drivers
L_0x10327c368 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe56fe14730_0 .net/2u *"_s16", 31 0, L_0x10327c368;  1 drivers
v0x7fe56fe14820_0 .net *"_s18", 31 0, L_0x7fe56fe18820;  1 drivers
L_0x10327c248 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe56fe148d0_0 .net *"_s3", 30 0, L_0x10327c248;  1 drivers
L_0x10327c290 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe56fe14980_0 .net/2u *"_s4", 31 0, L_0x10327c290;  1 drivers
v0x7fe56fe14a30_0 .net *"_s6", 0 0, L_0x7fe56fe18480;  1 drivers
v0x7fe56fe14b40_0 .net *"_s8", 31 0, L_0x7fe56fe185a0;  1 drivers
v0x7fe56fe14be0_0 .net "alusrc", 0 0, v0x7fe56fe129f0_0;  alias, 1 drivers
v0x7fe56fe14c90_0 .net "in1", 0 31, v0x7fe56fe158e0_0;  alias, 1 drivers
v0x7fe56fe14d20_0 .net "in2", 0 31, L_0x7fe56fe17e40;  alias, 1 drivers
v0x7fe56fe14db0_0 .net "out", 0 31, L_0x7fe56fe189f0;  alias, 1 drivers
L_0x7fe56fe18300 .concat [ 1 31 0 0], v0x7fe56fe129f0_0, L_0x10327c248;
L_0x7fe56fe18480 .cmp/eq 32, L_0x7fe56fe18300, L_0x10327c290;
L_0x7fe56fe185a0 .concat [ 1 31 0 0], v0x7fe56fe129f0_0, L_0x10327c2d8;
L_0x7fe56fe18700 .cmp/eq 32, L_0x7fe56fe185a0, L_0x10327c320;
L_0x7fe56fe18820 .functor MUXZ 32, L_0x10327c368, L_0x7fe56fe17e40, L_0x7fe56fe18700, C4<>;
L_0x7fe56fe189f0 .functor MUXZ 32, L_0x7fe56fe18820, v0x7fe56fe158e0_0, L_0x7fe56fe18480, C4<>;
S_0x7fe56fe14ec0 .scope module, "pc1" "pc" 2 21, 9 1 0, S_0x7fe56fd1eb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 32 "out"
v0x7fe56fe15110_0 .net "clk", 0 0, v0x7fe56fe16a60_0;  alias, 1 drivers
v0x7fe56fe151f0_0 .var "out", 0 31;
v0x7fe56fe15290_0 .net "reset", 0 0, v0x7fe56fe170e0_0;  1 drivers
E_0x7fe56fe150c0 .event negedge, v0x7fe56ff00ac0_0;
S_0x7fe56fe15380 .scope module, "reg1" "reg_file" 2 27, 10 1 0, S_0x7fe56fd1eb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "readadd1"
    .port_info 2 /INPUT 5 "readadd2"
    .port_info 3 /INPUT 5 "writeadd"
    .port_info 4 /INPUT 32 "writedata"
    .port_info 5 /OUTPUT 32 "readdata1"
    .port_info 6 /OUTPUT 32 "readdata2"
v0x7fe56fe15620_0 .net "clk", 0 0, v0x7fe56fe16a60_0;  alias, 1 drivers
v0x7fe56fe156c0_0 .net "readadd1", 0 4, v0x7fe56fe16d60_0;  1 drivers
v0x7fe56fe15760_0 .net "readadd2", 0 4, v0x7fe56fe16ef0_0;  alias, 1 drivers
v0x7fe56fe15830_0 .var "readdata1", 0 31;
v0x7fe56fe158e0_0 .var "readdata2", 0 31;
v0x7fe56fe159b0 .array "regmem", 0 31, 0 31;
v0x7fe56fe15a40_0 .net "writeadd", 0 4, L_0x7fe56fe17c70;  alias, 1 drivers
v0x7fe56fe15b00_0 .net "writedata", 0 31, v0x7fe56ff00ce0_0;  alias, 1 drivers
S_0x7fe56fe15c60 .scope module, "sign1" "sign_extend" 2 25, 11 1 0, S_0x7fe56fd1eb10;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "sign_in"
    .port_info 1 /OUTPUT 32 "sign_out"
L_0x7fe56fe17d90 .functor BUFZ 16, v0x7fe56fe17240_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fe56fe15e90_0 .net *"_s3", 15 0, L_0x7fe56fe17d90;  1 drivers
L_0x10327c170 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe56fe15f50_0 .net/2u *"_s7", 15 0, L_0x10327c170;  1 drivers
v0x7fe56fe15ff0_0 .net "sign_in", 0 15, v0x7fe56fe17240_0;  1 drivers
v0x7fe56fe16080_0 .net "sign_out", 0 31, L_0x7fe56fe17e40;  alias, 1 drivers
L_0x7fe56fe17e40 .concat8 [ 16 16 0 0], L_0x7fe56fe17d90, L_0x10327c170;
    .scope S_0x7fe56fe14ec0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe56fe151f0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x7fe56fe14ec0;
T_1 ;
    %wait E_0x7fe56fe150c0;
    %load/vec4 v0x7fe56fe15290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fe56fe151f0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7fe56fe151f0_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe56fe151f0_0, 0, 32;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fe56fe13130;
T_2 ;
    %vpi_call 6 11 "$readmemb", "i_instructions_insmem.txt", v0x7fe56fe13470 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fe56fe13130;
T_3 ;
    %wait E_0x7fe56fd20260;
    %load/vec4 v0x7fe56fe13330_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fe56fe13470, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe56fe13500_0, 4, 8;
    %load/vec4 v0x7fe56fe13330_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fe56fe13470, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe56fe13500_0, 4, 8;
    %load/vec4 v0x7fe56fe13330_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fe56fe13470, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe56fe13500_0, 4, 8;
    %ix/getv 4, v0x7fe56fe13330_0;
    %load/vec4a v0x7fe56fe13470, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe56fe13500_0, 4, 8;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fe56fe12500;
T_4 ;
    %wait E_0x7fe56fe12840;
    %load/vec4 v0x7fe56fe12dd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %jmp T_4.6;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe56fe12ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe56fe12b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe56fe12a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe56fe12bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe56fe12c90_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fe56fe12890_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fe56fe12960_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe56fe12d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe56fe129f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe56fe12f80_0, 0, 1;
    %jmp T_4.6;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe56fe12ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe56fe12b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe56fe12a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe56fe12bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe56fe12c90_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fe56fe12890_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fe56fe12960_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe56fe12d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe56fe129f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe56fe12f80_0, 0, 1;
    %jmp T_4.6;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe56fe12ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe56fe12b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe56fe12a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe56fe12bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe56fe12c90_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fe56fe12890_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fe56fe12960_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe56fe12d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe56fe129f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe56fe12f80_0, 0, 1;
    %jmp T_4.6;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe56fe12ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe56fe12b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe56fe12a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe56fe12bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe56fe12c90_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fe56fe12890_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fe56fe12960_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe56fe12d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe56fe129f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe56fe12f80_0, 0, 1;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe56fe12ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe56fe12b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe56fe12a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe56fe12bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe56fe12c90_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fe56fe12890_0, 0, 2;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fe56fe12960_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe56fe12d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe56fe129f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe56fe12f80_0, 0, 1;
    %jmp T_4.6;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe56fe12ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe56fe12b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe56fe12a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe56fe12bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe56fe12c90_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fe56fe12890_0, 0, 2;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7fe56fe12960_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe56fe12d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe56fe129f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe56fe12f80_0, 0, 1;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fe56ff00e50;
T_5 ;
    %wait E_0x7fe56ff010c0;
    %load/vec4 v0x7fe56fe11e10_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fe56fe123f0_0;
    %pushi/vec4 32, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fe56ff01100_0, 0, 4;
T_5.0 ;
    %load/vec4 v0x7fe56fe11e10_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fe56fe123f0_0;
    %pushi/vec4 34, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fe56ff01100_0, 0, 4;
T_5.2 ;
    %load/vec4 v0x7fe56fe11e10_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fe56fe123f0_0;
    %pushi/vec4 36, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fe56ff01100_0, 0, 4;
T_5.4 ;
    %load/vec4 v0x7fe56fe11e10_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fe56fe123f0_0;
    %pushi/vec4 39, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7fe56ff01100_0, 0, 4;
T_5.6 ;
    %load/vec4 v0x7fe56fe11e10_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fe56fe123f0_0;
    %pushi/vec4 37, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fe56ff01100_0, 0, 4;
T_5.8 ;
    %load/vec4 v0x7fe56fe11e10_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fe56fe123f0_0;
    %pushi/vec4 42, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fe56ff01100_0, 0, 4;
T_5.10 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fe56ff00e50;
T_6 ;
    %wait E_0x7fe56ff01070;
    %load/vec4 v0x7fe56fe11e10_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fe56fe11ed0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fe56ff01100_0, 0, 4;
T_6.0 ;
    %load/vec4 v0x7fe56fe11e10_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fe56fe11ed0_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fe56ff01100_0, 0, 4;
T_6.2 ;
    %load/vec4 v0x7fe56fe11e10_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fe56fe11ed0_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fe56ff01100_0, 0, 4;
T_6.4 ;
    %load/vec4 v0x7fe56fe11e10_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fe56fe11ed0_0;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fe56ff01100_0, 0, 4;
T_6.6 ;
    %load/vec4 v0x7fe56fe11e10_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fe56fe11ed0_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fe56ff01100_0, 0, 4;
T_6.8 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fe56fe15380;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe56fe159b0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe56fe159b0, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe56fe159b0, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe56fe159b0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe56fe159b0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe56fe159b0, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe56fe159b0, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe56fe159b0, 0, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe56fe159b0, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe56fe159b0, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe56fe159b0, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe56fe159b0, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe56fe159b0, 0, 4;
    %pushi/vec4 13, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe56fe159b0, 0, 4;
    %pushi/vec4 14, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe56fe159b0, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe56fe159b0, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe56fe159b0, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe56fe159b0, 0, 4;
    %pushi/vec4 18, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe56fe159b0, 0, 4;
    %pushi/vec4 252, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe56fe159b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe56fe159b0, 0, 4;
    %end;
    .thread T_7;
    .scope S_0x7fe56fe15380;
T_8 ;
    %wait E_0x7fe56fd20260;
    %load/vec4 v0x7fe56fe156c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fe56fe159b0, 4;
    %assign/vec4 v0x7fe56fe15830_0, 0;
    %load/vec4 v0x7fe56fe15760_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fe56fe159b0, 4;
    %assign/vec4 v0x7fe56fe158e0_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fe56fe15380;
T_9 ;
    %wait E_0x7fe56fe150c0;
    %load/vec4 v0x7fe56fe15b00_0;
    %load/vec4 v0x7fe56fe15a40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe56fe159b0, 0, 4;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fe56fd197f0;
T_10 ;
    %wait E_0x7fe56fd20260;
    %load/vec4 v0x7fe56fd19950_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %jmp T_10.6;
T_10.0 ;
    %load/vec4 v0x7fe56ff00b70_0;
    %load/vec4 v0x7fe56ff00c30_0;
    %add;
    %store/vec4 v0x7fe56ff00ce0_0, 0, 32;
    %jmp T_10.6;
T_10.1 ;
    %load/vec4 v0x7fe56ff00b70_0;
    %load/vec4 v0x7fe56ff00c30_0;
    %sub;
    %store/vec4 v0x7fe56ff00ce0_0, 0, 32;
    %jmp T_10.6;
T_10.2 ;
    %load/vec4 v0x7fe56ff00b70_0;
    %load/vec4 v0x7fe56ff00c30_0;
    %and;
    %store/vec4 v0x7fe56ff00ce0_0, 0, 32;
    %jmp T_10.6;
T_10.3 ;
    %load/vec4 v0x7fe56ff00b70_0;
    %load/vec4 v0x7fe56ff00c30_0;
    %or;
    %inv;
    %store/vec4 v0x7fe56ff00ce0_0, 0, 32;
    %jmp T_10.6;
T_10.4 ;
    %load/vec4 v0x7fe56ff00b70_0;
    %load/vec4 v0x7fe56ff00c30_0;
    %or;
    %store/vec4 v0x7fe56ff00ce0_0, 0, 32;
    %jmp T_10.6;
T_10.5 ;
    %load/vec4 v0x7fe56ff00b70_0;
    %load/vec4 v0x7fe56ff00c30_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x7fe56ff00ce0_0, 0, 32;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fe56fd1eb10;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe56fe16a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe56fe170e0_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v0x7fe56fe170e0_0;
    %nor/r;
    %store/vec4 v0x7fe56fe170e0_0, 0, 1;
    %delay 150, 0;
    %vpi_call 2 35 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x7fe56fd1eb10;
T_12 ;
    %load/vec4 v0x7fe56fe16c00_0;
    %parti/s 6, 26, 6;
    %assign/vec4 v0x7fe56fe16870_0, 0;
    %load/vec4 v0x7fe56fe16c00_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0x7fe56fe16d60_0, 0;
    %load/vec4 v0x7fe56fe16c00_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x7fe56fe16ef0_0, 0;
    %load/vec4 v0x7fe56fe16c00_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0x7fe56fe173a0_0, 0;
    %load/vec4 v0x7fe56fe16c00_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v0x7fe56fe16b70_0, 0;
    %load/vec4 v0x7fe56fe16c00_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x7fe56fe17240_0, 0;
    %delay 10, 0;
    %load/vec4 v0x7fe56fe16a60_0;
    %nor/r;
    %store/vec4 v0x7fe56fe16a60_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fe56fd1eb10;
T_13 ;
    %delay 21, 0;
    %load/vec4 v0x7fe56fe16870_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %jmp T_13.5;
T_13.0 ;
    %vpi_call 2 52 "$display", "%b + %b = %b, time=%d", v0x7fe56fe16f80_0, v0x7fe56fe172d0_0, v0x7fe56fe17430_0, $time {0 0 0};
    %jmp T_13.5;
T_13.1 ;
    %vpi_call 2 53 "$display", "%b - %b = %b, time=%d", v0x7fe56fe16f80_0, v0x7fe56fe172d0_0, v0x7fe56fe17430_0, $time {0 0 0};
    %jmp T_13.5;
T_13.2 ;
    %vpi_call 2 54 "$display", "%b & %b = %b, time=%d", v0x7fe56fe16f80_0, v0x7fe56fe172d0_0, v0x7fe56fe17430_0, $time {0 0 0};
    %jmp T_13.5;
T_13.3 ;
    %vpi_call 2 55 "$display", "%b | %b = %b, time=%d", v0x7fe56fe16f80_0, v0x7fe56fe172d0_0, v0x7fe56fe17430_0, $time {0 0 0};
    %jmp T_13.5;
T_13.4 ;
    %vpi_call 2 56 "$display", "%b < %b = %b, time=%d", v0x7fe56fe16f80_0, v0x7fe56fe172d0_0, v0x7fe56fe17430_0, $time {0 0 0};
    %jmp T_13.5;
T_13.5 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "i_instructions_tb.v";
    "alu.v";
    "alu_control.v";
    "control.v";
    "ins_mem.v";
    "ins_mux_reg.v";
    "reg_mux_alu.v";
    "pc.v";
    "reg_file.v";
    "sign_extend.v";
