vendor_name = ModelSim
source_file = 1, D:/T4/T4/test4.bdf
source_file = 1, D:/T4/T4/ram.qip
source_file = 1, D:/T4/T4/ram.vhd
source_file = 1, ../ram.mif
source_file = 1, D:/T4/Waveform.vwf
source_file = 1, D:/T4/T4/date.mif
source_file = 1, D:/T4/T4/db/test4.cbx.xml
source_file = 1, d:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf
source_file = 1, D:/T4/T4/alu.bdf
source_file = 1, d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74181.bdf
source_file = 1, D:/T4/T4/8bit_mul.bdf
source_file = 1, d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74285.bdf
source_file = 1, d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74283.tdf
source_file = 1, d:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal.inc
source_file = 1, d:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74283.bdf
source_file = 1, d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74284.bdf
source_file = 1, D:/T4/T4/shifter.bdf
source_file = 1, d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74182.bdf
source_file = 1, D:/T4/T4/mux.bdf
source_file = 1, D:/T4/T4/ma.bdf
source_file = 1, D:/T4/T4/jiepai.bdf
source_file = 1, D:/T4/T4/2_4decoder.bdf
source_file = 1, D:/T4/T4/mod4conter.bdf
source_file = 1, D:/T4/T4/start_end.bdf
source_file = 1, D:/T4/T4/g.bdf
source_file = 1, D:/T4/T4/4_16decoder.bdf
source_file = 1, d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, d:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, d:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, d:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, d:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, d:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, d:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/T4/T4/db/altsyncram_dtj1.tdf
source_file = 1, D:/T4/T4/db/altsyncram_b6a2.tdf
source_file = 1, d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd
source_file = 1, d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd
source_file = 1, D:/T4/T4/wr.bdf
source_file = 1, D:/T4/T4/rd.bdf
source_file = 1, d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74273.bdf
source_file = 1, D:/T4/T4/cpmar.bdf
source_file = 1, D:/T4/T4/cpr0.bdf
source_file = 1, D:/T4/T4/ra.bdf
source_file = 1, D:/T4/T4/pb.bdf
source_file = 1, D:/T4/T4/pc.bdf
source_file = 1, D:/T4/T4/cppc.bdf
source_file = 1, D:/T4/T4/cpr1.bdf
source_file = 1, D:/T4/T4/rb.bdf
source_file = 1, D:/T4/T4/cn.bdf
source_file = 1, D:/T4/T4/m.bdf
source_file = 1, D:/T4/T4/s0.bdf
source_file = 1, D:/T4/T4/s1.bdf
source_file = 1, D:/T4/T4/s2.bdf
source_file = 1, D:/T4/T4/s3.bdf
source_file = 1, D:/T4/T4/s4.bdf
source_file = 1, D:/T4/T4/s5.bdf
source_file = 1, D:/T4/T4/s6.bdf
source_file = 1, D:/T4/T4/s7.bdf
source_file = 1, D:/T4/T4/cpir.bdf
source_file = 1, d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd
design_name = test4
instance = comp, \inst34|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 , inst34|altsyncram_component|auto_generated|altsyncram1|ram_block3a0, test4, 1
instance = comp, \inst20|inst5~0 , inst20|inst5~0, test4, 1
instance = comp, \inst23|instT3~0 , inst23|instT3~0, test4, 1
instance = comp, \inst27|inst~0 , inst27|inst~0, test4, 1
instance = comp, \insmct|inst2 , insmct|inst2, test4, 1
instance = comp, \insANDt|inst1|48~0 , insANDt|inst1|48~0, test4, 1
instance = comp, \R1|14 , R1|14, test4, 1
instance = comp, \inst24|inst~0 , inst24|inst~0, test4, 1
instance = comp, \inst24|inst~1 , inst24|inst~1, test4, 1
instance = comp, \inst24|inst~2 , inst24|inst~2, test4, 1
instance = comp, \insmct|inst , insmct|inst, test4, 1
instance = comp, \insANDt|inst1|46~0 , insANDt|inst1|46~0, test4, 1
instance = comp, \insANDt|inst1|43~0 , insANDt|inst1|43~0, test4, 1
instance = comp, \insANDt|inst1|79~0 , insANDt|inst1|79~0, test4, 1
instance = comp, \insANDt|inst|43~0 , insANDt|inst|43~0, test4, 1
instance = comp, \insANDt|inst|44~0 , insANDt|inst|44~0, test4, 1
instance = comp, \insANDt|inst|48~0 , insANDt|inst|48~0, test4, 1
instance = comp, \insANDt|inst|74~1 , insANDt|inst|74~1, test4, 1
instance = comp, \R0|20 , R0|20, test4, 1
instance = comp, \MUX_A|inst7 , MUX_A|inst7, test4, 1
instance = comp, \insANDt|inst|52~0 , insANDt|inst|52~0, test4, 1
instance = comp, \insANDt|inst|51~0 , insANDt|inst|51~0, test4, 1
instance = comp, \insANDt|inst|77 , insANDt|inst|77, test4, 1
instance = comp, \insANDt|inst3|inst5|28~0 , insANDt|inst3|inst5|28~0, test4, 1
instance = comp, \insANDt|inst3|inst|25~0 , insANDt|inst3|inst|25~0, test4, 1
instance = comp, \insANDt|inst3|inst283|sub|93 , insANDt|inst3|inst283|sub|93, test4, 1
instance = comp, \insANDt|inst3|inst6|14 , insANDt|inst3|inst6|14, test4, 1
instance = comp, \insANDt|inst3|inst|90~0 , insANDt|inst3|inst|90~0, test4, 1
instance = comp, \insANDt|inst3|inst|99~0 , insANDt|inst3|inst|99~0, test4, 1
instance = comp, \insANDt|inst3|inst|98 , insANDt|inst3|inst|98, test4, 1
instance = comp, \insANDt|inst3|inst|92 , insANDt|inst3|inst|92, test4, 1
instance = comp, \insANDt|inst3|inst|107~0 , insANDt|inst3|inst|107~0, test4, 1
instance = comp, \insANDt|inst3|inst|75~0 , insANDt|inst3|inst|75~0, test4, 1
instance = comp, \insANDt|inst3|inst|87~0 , insANDt|inst3|inst|87~0, test4, 1
instance = comp, \insANDt|inst3|inst|87~1 , insANDt|inst3|inst|87~1, test4, 1
instance = comp, \insANDt|inst3|inst|79~0 , insANDt|inst3|inst|79~0, test4, 1
instance = comp, \insANDt|inst3|inst|109~0 , insANDt|inst3|inst|109~0, test4, 1
instance = comp, \insANDt|inst3|inst|109 , insANDt|inst3|inst|109, test4, 1
instance = comp, \insANDt|inst3|inst283|sub|105~0 , insANDt|inst3|inst283|sub|105~0, test4, 1
instance = comp, \insANDt|inst3|inst|166~6 , insANDt|inst3|inst|166~6, test4, 1
instance = comp, \insANDt|inst3|inst283|sub|78 , insANDt|inst3|inst283|sub|78, test4, 1
instance = comp, \insANDt|inst3|inst6|66~0 , insANDt|inst3|inst6|66~0, test4, 1
instance = comp, \insANDt|inst3|inst5|58~0 , insANDt|inst3|inst5|58~0, test4, 1
instance = comp, \insANDt|inst3|inst10|sub|82~0 , insANDt|inst3|inst10|sub|82~0, test4, 1
instance = comp, \insANDt|inst3|inst10|sub|82~1 , insANDt|inst3|inst10|sub|82~1, test4, 1
instance = comp, \insANDt|inst3|inst10|sub|82~2 , insANDt|inst3|inst10|sub|82~2, test4, 1
instance = comp, \insANDt|inst3|inst10|sub|82~3 , insANDt|inst3|inst10|sub|82~3, test4, 1
instance = comp, \insANDt|inst3|inst10|sub|82~4 , insANDt|inst3|inst10|sub|82~4, test4, 1
instance = comp, \insANDt|inst3|inst10|sub|82~5 , insANDt|inst3|inst10|sub|82~5, test4, 1
instance = comp, \insANDt|inst57~0 , insANDt|inst57~0, test4, 1
instance = comp, \insANDt|inst3|inst10|sub|80 , insANDt|inst3|inst10|sub|80, test4, 1
instance = comp, \insANDt|inst3|inst10|sub|78 , insANDt|inst3|inst10|sub|78, test4, 1
instance = comp, \insANDt|inst|81 , insANDt|inst|81, test4, 1
instance = comp, \insANDt|inst3|inst4|66~0 , insANDt|inst3|inst4|66~0, test4, 1
instance = comp, \insANDt|inst1|77 , insANDt|inst1|77, test4, 1
instance = comp, \insANDt|inst54~0 , insANDt|inst54~0, test4, 1
instance = comp, \insANDt|inst3|inst4|24~0 , insANDt|inst3|inst4|24~0, test4, 1
instance = comp, \insANDt|inst3|inst4|14 , insANDt|inst3|inst4|14, test4, 1
instance = comp, \insANDt|inst1|81 , insANDt|inst1|81, test4, 1
instance = comp, \insANDt|inst52~1 , insANDt|inst52~1, test4, 1
instance = comp, \insANDt|inst1|80 , insANDt|inst1|80, test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] , inst34|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0], test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] , inst34|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1], test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] , inst34|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3], test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out , inst34|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out, test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 , inst34|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1, test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|process_0~3 , inst34|altsyncram_component|auto_generated|mgl_prim2|process_0~3, test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 , inst34|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0, test4, 1
instance = comp, \inst3|inst4 , inst3|inst4, test4, 1
instance = comp, \inst3|inst~0 , inst3|inst~0, test4, 1
instance = comp, \inst3|inst , inst3|inst, test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 , inst34|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5, test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 , inst34|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7, test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~11 , inst34|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~11, test4, 1
instance = comp, \inst19|inst~4 , inst19|inst~4, test4, 1
instance = comp, \inst19|inst~5 , inst19|inst~5, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~0, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~1, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~1, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15, test4, 1
instance = comp, \Open~input , Open~input, test4, 1
instance = comp, \S_clk~input , S_clk~input, test4, 1
instance = comp, \inst7~clkctrl , inst7~clkctrl, test4, 1
instance = comp, \inst5~clkctrl , inst5~clkctrl, test4, 1
instance = comp, \inst~clkctrl , inst~clkctrl, test4, 1
instance = comp, \inswwt~clkctrl , inswwt~clkctrl, test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder , inst34|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder, test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder , inst34|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder, test4, 1
instance = comp, \inst3|inst4~feeder , inst3|inst4~feeder, test4, 1
instance = comp, \w0~output , w0~output, test4, 1
instance = comp, \w1~output , w1~output, test4, 1
instance = comp, \w2~output , w2~output, test4, 1
instance = comp, \w3~output , w3~output, test4, 1
instance = comp, \T1~output , T1~output, test4, 1
instance = comp, \T2~output , T2~output, test4, 1
instance = comp, \T3~output , T3~output, test4, 1
instance = comp, \T4~output , T4~output, test4, 1
instance = comp, \ZQ1~output , ZQ1~output, test4, 1
instance = comp, \ZQ2~output , ZQ2~output, test4, 1
instance = comp, \r/w~output , r/w~output, test4, 1
instance = comp, \r/w_clock~output , r/w_clock~output, test4, 1
instance = comp, \MA~output , MA~output, test4, 1
instance = comp, \CPIR~output , CPIR~output, test4, 1
instance = comp, \M~output , M~output, test4, 1
instance = comp, \S3~output , S3~output, test4, 1
instance = comp, \S2~output , S2~output, test4, 1
instance = comp, \S1~output , S1~output, test4, 1
instance = comp, \S0~output , S0~output, test4, 1
instance = comp, \S4~output , S4~output, test4, 1
instance = comp, \S7~output , S7~output, test4, 1
instance = comp, \CPPC~output , CPPC~output, test4, 1
instance = comp, \CPR1~output , CPR1~output, test4, 1
instance = comp, \CPR0~output , CPR0~output, test4, 1
instance = comp, \CPMAR~output , CPMAR~output, test4, 1
instance = comp, \op[3]~output , op[3]~output, test4, 1
instance = comp, \op[2]~output , op[2]~output, test4, 1
instance = comp, \op[1]~output , op[1]~output, test4, 1
instance = comp, \op[0]~output , op[0]~output, test4, 1
instance = comp, \RAM_ADR[7]~output , RAM_ADR[7]~output, test4, 1
instance = comp, \RAM_ADR[6]~output , RAM_ADR[6]~output, test4, 1
instance = comp, \RAM_ADR[5]~output , RAM_ADR[5]~output, test4, 1
instance = comp, \RAM_ADR[4]~output , RAM_ADR[4]~output, test4, 1
instance = comp, \RAM_ADR[3]~output , RAM_ADR[3]~output, test4, 1
instance = comp, \RAM_ADR[2]~output , RAM_ADR[2]~output, test4, 1
instance = comp, \RAM_ADR[1]~output , RAM_ADR[1]~output, test4, 1
instance = comp, \RAM_ADR[0]~output , RAM_ADR[0]~output, test4, 1
instance = comp, \RAM_DATA[7]~output , RAM_DATA[7]~output, test4, 1
instance = comp, \RAM_DATA[6]~output , RAM_DATA[6]~output, test4, 1
instance = comp, \RAM_DATA[5]~output , RAM_DATA[5]~output, test4, 1
instance = comp, \RAM_DATA[4]~output , RAM_DATA[4]~output, test4, 1
instance = comp, \RAM_DATA[3]~output , RAM_DATA[3]~output, test4, 1
instance = comp, \RAM_DATA[2]~output , RAM_DATA[2]~output, test4, 1
instance = comp, \RAM_DATA[1]~output , RAM_DATA[1]~output, test4, 1
instance = comp, \RAM_DATA[0]~output , RAM_DATA[0]~output, test4, 1
instance = comp, \RAM_OUT[7]~output , RAM_OUT[7]~output, test4, 1
instance = comp, \RAM_OUT[6]~output , RAM_OUT[6]~output, test4, 1
instance = comp, \RAM_OUT[5]~output , RAM_OUT[5]~output, test4, 1
instance = comp, \RAM_OUT[4]~output , RAM_OUT[4]~output, test4, 1
instance = comp, \RAM_OUT[3]~output , RAM_OUT[3]~output, test4, 1
instance = comp, \RAM_OUT[2]~output , RAM_OUT[2]~output, test4, 1
instance = comp, \RAM_OUT[1]~output , RAM_OUT[1]~output, test4, 1
instance = comp, \RAM_OUT[0]~output , RAM_OUT[0]~output, test4, 1
instance = comp, \altera_reserved_tdo~output , altera_reserved_tdo~output, test4, 1
instance = comp, \inst2|inst2~0 , inst2|inst2~0, test4, 1
instance = comp, \CLR~input , CLR~input, test4, 1
instance = comp, \inst2|inst2 , inst2|inst2, test4, 1
instance = comp, \C_clk~input , C_clk~input, test4, 1
instance = comp, \inst2|inst1|inst1~0 , inst2|inst1|inst1~0, test4, 1
instance = comp, \inst2|inst1|inst1 , inst2|inst1|inst1, test4, 1
instance = comp, \inst1~clkctrl , inst1~clkctrl, test4, 1
instance = comp, \R0|17 , R0|17, test4, 1
instance = comp, \inst2|inst|inst1~0 , inst2|inst|inst1~0, test4, 1
instance = comp, \inst27|inst~1 , inst27|inst~1, test4, 1
instance = comp, \inst18|inst~0 , inst18|inst~0, test4, 1
instance = comp, \insANDt|inst58~4 , insANDt|inst58~4, test4, 1
instance = comp, \inst25|inst , inst25|inst, test4, 1
instance = comp, \insANDt|inst58~2 , insANDt|inst58~2, test4, 1
instance = comp, \inst10|inst1~0 , inst10|inst1~0, test4, 1
instance = comp, \inst2|inst|inst1 , inst2|inst|inst1, test4, 1
instance = comp, \inst10|inst , inst10|inst, test4, 1
instance = comp, \altera_reserved_tck~input , altera_reserved_tck~input, test4, 1
instance = comp, \altera_reserved_tdi~input , altera_reserved_tdi~input, test4, 1
instance = comp, \inswt~clkctrl , inswt~clkctrl, test4, 1
instance = comp, \altera_internal_jtag~TCKUTAPclkctrl , altera_internal_jtag~TCKUTAPclkctrl, test4, 1
instance = comp, \MAR|19 , MAR|19, test4, 1
instance = comp, \MAR|18 , MAR|18, test4, 1
instance = comp, \inst21|inst8~0 , inst21|inst8~0, test4, 1
instance = comp, \inst19|inst~3 , inst19|inst~3, test4, 1
instance = comp, \inst21|inst~0 , inst21|inst~0, test4, 1
instance = comp, \inst21|inst9~0 , inst21|inst9~0, test4, 1
instance = comp, \inst21|inst~1 , inst21|inst~1, test4, 1
instance = comp, \inst20|inst3~0 , inst20|inst3~0, test4, 1
instance = comp, \inst20|inst~0 , inst20|inst~0, test4, 1
instance = comp, \insANDt|inst1|47~0 , insANDt|inst1|47~0, test4, 1
instance = comp, \inst22|instT~1 , inst22|instT~1, test4, 1
instance = comp, \inst22|instT~2 , inst22|instT~2, test4, 1
instance = comp, \inst22|instT~0 , inst22|instT~0, test4, 1
instance = comp, \inst23|instT3~1 , inst23|instT3~1, test4, 1
instance = comp, \inst23|inst~0 , inst23|inst~0, test4, 1
instance = comp, \insANDt|inst1|44~0 , insANDt|inst1|44~0, test4, 1
instance = comp, \insANDt|inst2|31~0 , insANDt|inst2|31~0, test4, 1
instance = comp, \inst9|inst2~0 , inst9|inst2~0, test4, 1
instance = comp, \inst9|inst2~1 , inst9|inst2~1, test4, 1
instance = comp, \R1|15 , R1|15, test4, 1
instance = comp, \MUX_B|inst2 , MUX_B|inst2, test4, 1
instance = comp, \insANDt|inst1|45~0 , insANDt|inst1|45~0, test4, 1
instance = comp, \inst2|inst|inst1~1 , inst2|inst|inst1~1, test4, 1
instance = comp, \inst19|inst~2 , inst19|inst~2, test4, 1
instance = comp, \insANDt|inst1|82 , insANDt|inst1|82, test4, 1
instance = comp, \insANDt|inst55~4 , insANDt|inst55~4, test4, 1
instance = comp, \insANDt|inst53~0 , insANDt|inst53~0, test4, 1
instance = comp, \R1|13 , R1|13, test4, 1
instance = comp, \MUX_B|inst , MUX_B|inst, test4, 1
instance = comp, \insANDt|inst3|inst4|28~0 , insANDt|inst3|inst4|28~0, test4, 1
instance = comp, \insANDt|inst3|inst|30~2 , insANDt|inst3|inst|30~2, test4, 1
instance = comp, \insANDt|inst3|inst|29~0 , insANDt|inst3|inst|29~0, test4, 1
instance = comp, \insANDt|inst3|inst4|28~1 , insANDt|inst3|inst4|28~1, test4, 1
instance = comp, \insANDt|inst53~1 , insANDt|inst53~1, test4, 1
instance = comp, \MAR|17 , MAR|17, test4, 1
instance = comp, \insANDt|inst3|inst4|58~0 , insANDt|inst3|inst4|58~0, test4, 1
instance = comp, \MAR|15~feeder , MAR|15~feeder, test4, 1
instance = comp, \MAR|15 , MAR|15, test4, 1
instance = comp, \MAR|14 , MAR|14, test4, 1
instance = comp, \MAR|13 , MAR|13, test4, 1
instance = comp, \MAR|12 , MAR|12, test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8 , inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8, test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11 , inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11, test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13 , inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13, test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15 , inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15, test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17 , inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17, test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19 , inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19, test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21 , inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21, test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23 , inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0, test4, 1
instance = comp, \~QIC_CREATED_GND~I , ~QIC_CREATED_GND~I, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~0, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal1~0, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4], test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 , inst34|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0, test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg , inst34|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~2, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~2, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0, test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|process_0~4 , inst34|altsyncram_component|auto_generated|mgl_prim2|process_0~4, test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 , inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1, test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] , inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2], test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 , inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0, test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] , inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1], test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 , inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2, test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] , inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1], test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 , inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8], test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 , inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1, test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~10 , inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~10, test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] , inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7], test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] , inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6], test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] , inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5], test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] , inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4], test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] , inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3], test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] , inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2], test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] , inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1], test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] , inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0], test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|process_0~2 , inst34|altsyncram_component|auto_generated|mgl_prim2|process_0~2, test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 , inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8, test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1 , inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1, test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] , inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7], test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 , inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2, test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] , inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6], test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 , inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7, test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] , inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5], test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 , inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6, test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] , inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4], test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 , inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3, test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] , inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3], test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 , inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4, test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] , inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2], test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 , inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5, test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] , inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1], test4, 1
instance = comp, \R0|15 , R0|15, test4, 1
instance = comp, \MUX_A|inst2 , MUX_A|inst2, test4, 1
instance = comp, \insANDt|inst3|inst4|23~0 , insANDt|inst3|inst4|23~0, test4, 1
instance = comp, \insANDt|inst3|inst|22 , insANDt|inst3|inst|22, test4, 1
instance = comp, \R1|16 , R1|16, test4, 1
instance = comp, \insmct|inst3 , insmct|inst3, test4, 1
instance = comp, \MUX_B|inst3 , MUX_B|inst3, test4, 1
instance = comp, \insANDt|inst3|inst4|41~0 , insANDt|inst3|inst4|41~0, test4, 1
instance = comp, \insANDt|inst3|inst4|66~1 , insANDt|inst3|inst4|66~1, test4, 1
instance = comp, \insANDt|inst3|inst4|66 , insANDt|inst3|inst4|66, test4, 1
instance = comp, \insANDt|inst54~1 , insANDt|inst54~1, test4, 1
instance = comp, \MAR|16 , MAR|16, test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 , inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0, test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] , inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0], test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|tdo~0 , inst34|altsyncram_component|auto_generated|mgl_prim2|tdo~0, test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal , inst34|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal, test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 , inst34|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7, test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 , inst34|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9, test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 , inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0, test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~12 , inst34|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~12, test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] , inst34|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1], test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 , inst34|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13, test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] , inst34|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2], test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19 , inst34|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19, test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] , inst34|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0], test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 , inst34|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15, test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] , inst34|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3], test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 , inst34|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17, test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] , inst34|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4], test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 , inst34|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6, test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 , inst34|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9, test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 , inst34|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11, test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 , inst34|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12, test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~4 , inst34|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~4, test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] , inst34|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3], test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 , inst34|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10, test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] , inst34|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2], test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 , inst34|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8, test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] , inst34|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1], test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 , inst34|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0, test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 , inst34|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2, test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 , inst34|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3, test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] , inst34|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0], test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|tdo~1 , inst34|altsyncram_component|auto_generated|mgl_prim2|tdo~1, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~1, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~0, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~3, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~4, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~2, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~5, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal3~0, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7, test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder , inst34|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder, test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|process_0~0 , inst34|altsyncram_component|auto_generated|mgl_prim2|process_0~0, test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|process_0~1 , inst34|altsyncram_component|auto_generated|mgl_prim2|process_0~1, test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] , inst34|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2], test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2], test4, 1
instance = comp, \inst34|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 , inst34|altsyncram_component|auto_generated|mgl_prim2|enable_write~0, test4, 1
instance = comp, \R0|14 , R0|14, test4, 1
instance = comp, \MUX_A|inst1 , MUX_A|inst1, test4, 1
instance = comp, \insANDt|inst51~0 , insANDt|inst51~0, test4, 1
instance = comp, \insANDt|inst51~1 , insANDt|inst51~1, test4, 1
instance = comp, \R0|13 , R0|13, test4, 1
instance = comp, \MUX_A|inst , MUX_A|inst, test4, 1
instance = comp, \insANDt|inst52~0 , insANDt|inst52~0, test4, 1
instance = comp, \insANDt|inst52~2 , insANDt|inst52~2, test4, 1
instance = comp, \insmct|inst1 , insmct|inst1, test4, 1
instance = comp, \MUX_B|inst1 , MUX_B|inst1, test4, 1
instance = comp, \R0|18 , R0|18, test4, 1
instance = comp, \MUX_A|inst5 , MUX_A|inst5, test4, 1
instance = comp, \insANDt|inst3|inst5|14 , insANDt|inst3|inst5|14, test4, 1
instance = comp, \insANDt|inst3|inst|183~0 , insANDt|inst3|inst|183~0, test4, 1
instance = comp, \insANDt|inst3|inst|183~1 , insANDt|inst3|inst|183~1, test4, 1
instance = comp, \insANDt|inst3|inst|183~2 , insANDt|inst3|inst|183~2, test4, 1
instance = comp, \insANDt|inst3|inst|183~3 , insANDt|inst3|inst|183~3, test4, 1
instance = comp, \R1|17 , R1|17, test4, 1
instance = comp, \insmct|inst4 , insmct|inst4, test4, 1
instance = comp, \MUX_B|inst4 , MUX_B|inst4, test4, 1
instance = comp, \insmct|inst6 , insmct|inst6, test4, 1
instance = comp, \R1|19 , R1|19, test4, 1
instance = comp, \MUX_B|inst6 , MUX_B|inst6, test4, 1
instance = comp, \R1|18 , R1|18, test4, 1
instance = comp, \insmct|inst5 , insmct|inst5, test4, 1
instance = comp, \MUX_B|inst5 , MUX_B|inst5, test4, 1
instance = comp, \insANDt|inst3|inst6|28~0 , insANDt|inst3|inst6|28~0, test4, 1
instance = comp, \insANDt|inst3|inst6|28~1 , insANDt|inst3|inst6|28~1, test4, 1
instance = comp, \insANDt|inst3|inst6|28~2 , insANDt|inst3|inst6|28~2, test4, 1
instance = comp, \insANDt|inst3|inst|166~3 , insANDt|inst3|inst|166~3, test4, 1
instance = comp, \insANDt|inst3|inst|166~2 , insANDt|inst3|inst|166~2, test4, 1
instance = comp, \insANDt|inst3|inst|166~5 , insANDt|inst3|inst|166~5, test4, 1
instance = comp, \insANDt|inst3|inst4|19~0 , insANDt|inst3|inst4|19~0, test4, 1
instance = comp, \insANDt|inst3|inst|166~4 , insANDt|inst3|inst|166~4, test4, 1
instance = comp, \insANDt|inst3|inst|166~7 , insANDt|inst3|inst|166~7, test4, 1
instance = comp, \insANDt|inst3|inst|166~8 , insANDt|inst3|inst|166~8, test4, 1
instance = comp, \insANDt|inst3|inst|166~9 , insANDt|inst3|inst|166~9, test4, 1
instance = comp, \insANDt|inst3|inst|166~10 , insANDt|inst3|inst|166~10, test4, 1
instance = comp, \insANDt|inst3|inst|166~11 , insANDt|inst3|inst|166~11, test4, 1
instance = comp, \insANDt|inst3|inst|166~0 , insANDt|inst3|inst|166~0, test4, 1
instance = comp, \insANDt|inst3|inst|166~1 , insANDt|inst3|inst|166~1, test4, 1
instance = comp, \insANDt|inst3|inst|166~12 , insANDt|inst3|inst|166~12, test4, 1
instance = comp, \insANDt|inst3|inst283|sub|106~0 , insANDt|inst3|inst283|sub|106~0, test4, 1
instance = comp, \insANDt|inst3|inst6|58~0 , insANDt|inst3|inst6|58~0, test4, 1
instance = comp, \insANDt|inst3|inst6|66~1 , insANDt|inst3|inst6|66~1, test4, 1
instance = comp, \insANDt|inst3|inst|29~1 , insANDt|inst3|inst|29~1, test4, 1
instance = comp, \insANDt|inst3|inst6|47 , insANDt|inst3|inst6|47, test4, 1
instance = comp, \R1|20~feeder , R1|20~feeder, test4, 1
instance = comp, \R1|20 , R1|20, test4, 1
instance = comp, \insmct|inst7 , insmct|inst7, test4, 1
instance = comp, \MUX_B|inst7 , MUX_B|inst7, test4, 1
instance = comp, \insANDt|inst3|inst6|41~0 , insANDt|inst3|inst6|41~0, test4, 1
instance = comp, \insANDt|inst3|inst6|66~2 , insANDt|inst3|inst6|66~2, test4, 1
instance = comp, \insANDt|inst3|inst283|sub|107~0 , insANDt|inst3|inst283|sub|107~0, test4, 1
instance = comp, \insANDt|inst3|inst|15~0 , insANDt|inst3|inst|15~0, test4, 1
instance = comp, \insANDt|inst3|inst|61~0 , insANDt|inst3|inst|61~0, test4, 1
instance = comp, \insANDt|inst3|inst|98~0 , insANDt|inst3|inst|98~0, test4, 1
instance = comp, \insANDt|inst3|inst|25~1 , insANDt|inst3|inst|25~1, test4, 1
instance = comp, \insANDt|inst3|inst|30~3 , insANDt|inst3|inst|30~3, test4, 1
instance = comp, \insANDt|inst3|inst|34 , insANDt|inst3|inst|34, test4, 1
instance = comp, \insANDt|inst3|inst|43 , insANDt|inst3|inst|43, test4, 1
instance = comp, \insANDt|inst3|inst|45~0 , insANDt|inst3|inst|45~0, test4, 1
instance = comp, \insANDt|inst3|inst|45 , insANDt|inst3|inst|45, test4, 1
instance = comp, \insANDt|inst3|inst283|sub|76 , insANDt|inst3|inst283|sub|76, test4, 1
instance = comp, \insANDt|inst3|inst10|sub|104~0 , insANDt|inst3|inst10|sub|104~0, test4, 1
instance = comp, \insANDt|inst3|inst10|sub|105~0 , insANDt|inst3|inst10|sub|105~0, test4, 1
instance = comp, \insANDt|inst3|inst5|28~1 , insANDt|inst3|inst5|28~1, test4, 1
instance = comp, \R0|19 , R0|19, test4, 1
instance = comp, \MUX_A|inst6 , MUX_A|inst6, test4, 1
instance = comp, \insANDt|inst3|inst5|23~0 , insANDt|inst3|inst5|23~0, test4, 1
instance = comp, \insANDt|inst3|inst5|28~2 , insANDt|inst3|inst5|28~2, test4, 1
instance = comp, \insANDt|inst3|inst283|sub|80 , insANDt|inst3|inst283|sub|80, test4, 1
instance = comp, \insANDt|inst3|inst10|sub|82 , insANDt|inst3|inst10|sub|82, test4, 1
instance = comp, \insANDt|inst58~3 , insANDt|inst58~3, test4, 1
instance = comp, \IR|20 , IR|20, test4, 1
instance = comp, \inst16|inst2~0 , inst16|inst2~0, test4, 1
instance = comp, \inst16|inst7 , inst16|inst7, test4, 1
instance = comp, \MUX_A|inst4 , MUX_A|inst4, test4, 1
instance = comp, \insANDt|inst56~0 , insANDt|inst56~0, test4, 1
instance = comp, \insANDt|inst56~1 , insANDt|inst56~1, test4, 1
instance = comp, \IR|18 , IR|18, test4, 1
instance = comp, \inst28|inst~0 , inst28|inst~0, test4, 1
instance = comp, \inst28|inst , inst28|inst, test4, 1
instance = comp, \insANDt|inst2|31~1 , insANDt|inst2|31~1, test4, 1
instance = comp, \insANDt|inst1|52~0 , insANDt|inst1|52~0, test4, 1
instance = comp, \insANDt|inst1|51~0 , insANDt|inst1|51~0, test4, 1
instance = comp, \insANDt|inst2|31~2 , insANDt|inst2|31~2, test4, 1
instance = comp, \insANDt|inst|46~0 , insANDt|inst|46~0, test4, 1
instance = comp, \insANDt|inst|79~0 , insANDt|inst|79~0, test4, 1
instance = comp, \insANDt|inst|47~0 , insANDt|inst|47~0, test4, 1
instance = comp, \insANDt|inst|74~0 , insANDt|inst|74~0, test4, 1
instance = comp, \insANDt|inst|45~0 , insANDt|inst|45~0, test4, 1
instance = comp, \insANDt|inst|82 , insANDt|inst|82, test4, 1
instance = comp, \insANDt|inst57~1 , insANDt|inst57~1, test4, 1
instance = comp, \insANDt|inst57~2 , insANDt|inst57~2, test4, 1
instance = comp, \IR|19 , IR|19, test4, 1
instance = comp, \inst6|inst4~0 , inst6|inst4~0, test4, 1
instance = comp, \inst6|inst4~1 , inst6|inst4~1, test4, 1
instance = comp, \inst6|inst4~2 , inst6|inst4~2, test4, 1
instance = comp, \inst6|inst~0 , inst6|inst~0, test4, 1
instance = comp, \R0|16 , R0|16, test4, 1
instance = comp, \MUX_A|inst3 , MUX_A|inst3, test4, 1
instance = comp, \insANDt|inst3|inst10|sub|76 , insANDt|inst3|inst10|sub|76, test4, 1
instance = comp, \insANDt|inst|80 , insANDt|inst|80, test4, 1
instance = comp, \insANDt|inst55~2 , insANDt|inst55~2, test4, 1
instance = comp, \insANDt|inst55~3 , insANDt|inst55~3, test4, 1
instance = comp, \IR|17 , IR|17, test4, 1
instance = comp, \inst2|inst1|inst~0 , inst2|inst1|inst~0, test4, 1
instance = comp, \inst2|inst1|inst , inst2|inst1|inst, test4, 1
instance = comp, \inst2|inst|inst , inst2|inst|inst, test4, 1
instance = comp, \inst17|inst~0 , inst17|inst~0, test4, 1
instance = comp, \inst17|inst~1 , inst17|inst~1, test4, 1
instance = comp, \inswwt~0 , inswwt~0, test4, 1
instance = comp, \inst5~0 , inst5~0, test4, 1
instance = comp, \inst~0 , inst~0, test4, 1
instance = comp, \inst~1 , inst~1, test4, 1
instance = comp, \inst15|instWW , inst15|instWW, test4, 1
instance = comp, \inst15|inst~0 , inst15|inst~0, test4, 1
instance = comp, \altera_reserved_tms~input , altera_reserved_tms~input, test4, 1
instance = comp, \auto_hub|~GND , auto_hub|~GND, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell, test4, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell, test4, 1
