
Lab4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000062cc  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a8  08006468  08006468  00016468  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006510  08006510  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08006510  08006510  00016510  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006518  08006518  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006518  08006518  00016518  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800651c  0800651c  0001651c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08006520  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000174  20000078  08006594  00020078  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200001ec  08006594  000201ec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d023  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000019d0  00000000  00000000  0002d0c7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000e20  00000000  00000000  0002ea98  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000d80  00000000  00000000  0002f8b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00016216  00000000  00000000  00030638  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00009667  00000000  00000000  0004684e  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008db55  00000000  00000000  0004feb5  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000dda0a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000041c4  00000000  00000000  000dda88  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000078 	.word	0x20000078
 80001b4:	00000000 	.word	0x00000000
 80001b8:	0800644c 	.word	0x0800644c

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	2000007c 	.word	0x2000007c
 80001d4:	0800644c 	.word	0x0800644c

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000316:	f1a4 0401 	sub.w	r4, r4, #1
 800031a:	d1e9      	bne.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2iz>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab8:	d215      	bcs.n	8000ae6 <__aeabi_d2iz+0x36>
 8000aba:	d511      	bpl.n	8000ae0 <__aeabi_d2iz+0x30>
 8000abc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac4:	d912      	bls.n	8000aec <__aeabi_d2iz+0x3c>
 8000ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ad6:	fa23 f002 	lsr.w	r0, r3, r2
 8000ada:	bf18      	it	ne
 8000adc:	4240      	negne	r0, r0
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aea:	d105      	bne.n	8000af8 <__aeabi_d2iz+0x48>
 8000aec:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000af0:	bf08      	it	eq
 8000af2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000af6:	4770      	bx	lr
 8000af8:	f04f 0000 	mov.w	r0, #0
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop

08000b00 <__aeabi_uldivmod>:
 8000b00:	b953      	cbnz	r3, 8000b18 <__aeabi_uldivmod+0x18>
 8000b02:	b94a      	cbnz	r2, 8000b18 <__aeabi_uldivmod+0x18>
 8000b04:	2900      	cmp	r1, #0
 8000b06:	bf08      	it	eq
 8000b08:	2800      	cmpeq	r0, #0
 8000b0a:	bf1c      	itt	ne
 8000b0c:	f04f 31ff 	movne.w	r1, #4294967295
 8000b10:	f04f 30ff 	movne.w	r0, #4294967295
 8000b14:	f000 b972 	b.w	8000dfc <__aeabi_idiv0>
 8000b18:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b1c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b20:	f000 f806 	bl	8000b30 <__udivmoddi4>
 8000b24:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b28:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b2c:	b004      	add	sp, #16
 8000b2e:	4770      	bx	lr

08000b30 <__udivmoddi4>:
 8000b30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b34:	9e08      	ldr	r6, [sp, #32]
 8000b36:	4604      	mov	r4, r0
 8000b38:	4688      	mov	r8, r1
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d14b      	bne.n	8000bd6 <__udivmoddi4+0xa6>
 8000b3e:	428a      	cmp	r2, r1
 8000b40:	4615      	mov	r5, r2
 8000b42:	d967      	bls.n	8000c14 <__udivmoddi4+0xe4>
 8000b44:	fab2 f282 	clz	r2, r2
 8000b48:	b14a      	cbz	r2, 8000b5e <__udivmoddi4+0x2e>
 8000b4a:	f1c2 0720 	rsb	r7, r2, #32
 8000b4e:	fa01 f302 	lsl.w	r3, r1, r2
 8000b52:	fa20 f707 	lsr.w	r7, r0, r7
 8000b56:	4095      	lsls	r5, r2
 8000b58:	ea47 0803 	orr.w	r8, r7, r3
 8000b5c:	4094      	lsls	r4, r2
 8000b5e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b62:	0c23      	lsrs	r3, r4, #16
 8000b64:	fbb8 f7fe 	udiv	r7, r8, lr
 8000b68:	fa1f fc85 	uxth.w	ip, r5
 8000b6c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000b70:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b74:	fb07 f10c 	mul.w	r1, r7, ip
 8000b78:	4299      	cmp	r1, r3
 8000b7a:	d909      	bls.n	8000b90 <__udivmoddi4+0x60>
 8000b7c:	18eb      	adds	r3, r5, r3
 8000b7e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000b82:	f080 811b 	bcs.w	8000dbc <__udivmoddi4+0x28c>
 8000b86:	4299      	cmp	r1, r3
 8000b88:	f240 8118 	bls.w	8000dbc <__udivmoddi4+0x28c>
 8000b8c:	3f02      	subs	r7, #2
 8000b8e:	442b      	add	r3, r5
 8000b90:	1a5b      	subs	r3, r3, r1
 8000b92:	b2a4      	uxth	r4, r4
 8000b94:	fbb3 f0fe 	udiv	r0, r3, lr
 8000b98:	fb0e 3310 	mls	r3, lr, r0, r3
 8000b9c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ba0:	fb00 fc0c 	mul.w	ip, r0, ip
 8000ba4:	45a4      	cmp	ip, r4
 8000ba6:	d909      	bls.n	8000bbc <__udivmoddi4+0x8c>
 8000ba8:	192c      	adds	r4, r5, r4
 8000baa:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bae:	f080 8107 	bcs.w	8000dc0 <__udivmoddi4+0x290>
 8000bb2:	45a4      	cmp	ip, r4
 8000bb4:	f240 8104 	bls.w	8000dc0 <__udivmoddi4+0x290>
 8000bb8:	3802      	subs	r0, #2
 8000bba:	442c      	add	r4, r5
 8000bbc:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000bc0:	eba4 040c 	sub.w	r4, r4, ip
 8000bc4:	2700      	movs	r7, #0
 8000bc6:	b11e      	cbz	r6, 8000bd0 <__udivmoddi4+0xa0>
 8000bc8:	40d4      	lsrs	r4, r2
 8000bca:	2300      	movs	r3, #0
 8000bcc:	e9c6 4300 	strd	r4, r3, [r6]
 8000bd0:	4639      	mov	r1, r7
 8000bd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bd6:	428b      	cmp	r3, r1
 8000bd8:	d909      	bls.n	8000bee <__udivmoddi4+0xbe>
 8000bda:	2e00      	cmp	r6, #0
 8000bdc:	f000 80eb 	beq.w	8000db6 <__udivmoddi4+0x286>
 8000be0:	2700      	movs	r7, #0
 8000be2:	e9c6 0100 	strd	r0, r1, [r6]
 8000be6:	4638      	mov	r0, r7
 8000be8:	4639      	mov	r1, r7
 8000bea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bee:	fab3 f783 	clz	r7, r3
 8000bf2:	2f00      	cmp	r7, #0
 8000bf4:	d147      	bne.n	8000c86 <__udivmoddi4+0x156>
 8000bf6:	428b      	cmp	r3, r1
 8000bf8:	d302      	bcc.n	8000c00 <__udivmoddi4+0xd0>
 8000bfa:	4282      	cmp	r2, r0
 8000bfc:	f200 80fa 	bhi.w	8000df4 <__udivmoddi4+0x2c4>
 8000c00:	1a84      	subs	r4, r0, r2
 8000c02:	eb61 0303 	sbc.w	r3, r1, r3
 8000c06:	2001      	movs	r0, #1
 8000c08:	4698      	mov	r8, r3
 8000c0a:	2e00      	cmp	r6, #0
 8000c0c:	d0e0      	beq.n	8000bd0 <__udivmoddi4+0xa0>
 8000c0e:	e9c6 4800 	strd	r4, r8, [r6]
 8000c12:	e7dd      	b.n	8000bd0 <__udivmoddi4+0xa0>
 8000c14:	b902      	cbnz	r2, 8000c18 <__udivmoddi4+0xe8>
 8000c16:	deff      	udf	#255	; 0xff
 8000c18:	fab2 f282 	clz	r2, r2
 8000c1c:	2a00      	cmp	r2, #0
 8000c1e:	f040 808f 	bne.w	8000d40 <__udivmoddi4+0x210>
 8000c22:	1b49      	subs	r1, r1, r5
 8000c24:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c28:	fa1f f885 	uxth.w	r8, r5
 8000c2c:	2701      	movs	r7, #1
 8000c2e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000c32:	0c23      	lsrs	r3, r4, #16
 8000c34:	fb0e 111c 	mls	r1, lr, ip, r1
 8000c38:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c3c:	fb08 f10c 	mul.w	r1, r8, ip
 8000c40:	4299      	cmp	r1, r3
 8000c42:	d907      	bls.n	8000c54 <__udivmoddi4+0x124>
 8000c44:	18eb      	adds	r3, r5, r3
 8000c46:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000c4a:	d202      	bcs.n	8000c52 <__udivmoddi4+0x122>
 8000c4c:	4299      	cmp	r1, r3
 8000c4e:	f200 80cd 	bhi.w	8000dec <__udivmoddi4+0x2bc>
 8000c52:	4684      	mov	ip, r0
 8000c54:	1a59      	subs	r1, r3, r1
 8000c56:	b2a3      	uxth	r3, r4
 8000c58:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c5c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000c60:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000c64:	fb08 f800 	mul.w	r8, r8, r0
 8000c68:	45a0      	cmp	r8, r4
 8000c6a:	d907      	bls.n	8000c7c <__udivmoddi4+0x14c>
 8000c6c:	192c      	adds	r4, r5, r4
 8000c6e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c72:	d202      	bcs.n	8000c7a <__udivmoddi4+0x14a>
 8000c74:	45a0      	cmp	r8, r4
 8000c76:	f200 80b6 	bhi.w	8000de6 <__udivmoddi4+0x2b6>
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	eba4 0408 	sub.w	r4, r4, r8
 8000c80:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c84:	e79f      	b.n	8000bc6 <__udivmoddi4+0x96>
 8000c86:	f1c7 0c20 	rsb	ip, r7, #32
 8000c8a:	40bb      	lsls	r3, r7
 8000c8c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000c90:	ea4e 0e03 	orr.w	lr, lr, r3
 8000c94:	fa01 f407 	lsl.w	r4, r1, r7
 8000c98:	fa20 f50c 	lsr.w	r5, r0, ip
 8000c9c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000ca0:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000ca4:	4325      	orrs	r5, r4
 8000ca6:	fbb3 f9f8 	udiv	r9, r3, r8
 8000caa:	0c2c      	lsrs	r4, r5, #16
 8000cac:	fb08 3319 	mls	r3, r8, r9, r3
 8000cb0:	fa1f fa8e 	uxth.w	sl, lr
 8000cb4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000cb8:	fb09 f40a 	mul.w	r4, r9, sl
 8000cbc:	429c      	cmp	r4, r3
 8000cbe:	fa02 f207 	lsl.w	r2, r2, r7
 8000cc2:	fa00 f107 	lsl.w	r1, r0, r7
 8000cc6:	d90b      	bls.n	8000ce0 <__udivmoddi4+0x1b0>
 8000cc8:	eb1e 0303 	adds.w	r3, lr, r3
 8000ccc:	f109 30ff 	add.w	r0, r9, #4294967295
 8000cd0:	f080 8087 	bcs.w	8000de2 <__udivmoddi4+0x2b2>
 8000cd4:	429c      	cmp	r4, r3
 8000cd6:	f240 8084 	bls.w	8000de2 <__udivmoddi4+0x2b2>
 8000cda:	f1a9 0902 	sub.w	r9, r9, #2
 8000cde:	4473      	add	r3, lr
 8000ce0:	1b1b      	subs	r3, r3, r4
 8000ce2:	b2ad      	uxth	r5, r5
 8000ce4:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ce8:	fb08 3310 	mls	r3, r8, r0, r3
 8000cec:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000cf0:	fb00 fa0a 	mul.w	sl, r0, sl
 8000cf4:	45a2      	cmp	sl, r4
 8000cf6:	d908      	bls.n	8000d0a <__udivmoddi4+0x1da>
 8000cf8:	eb1e 0404 	adds.w	r4, lr, r4
 8000cfc:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d00:	d26b      	bcs.n	8000dda <__udivmoddi4+0x2aa>
 8000d02:	45a2      	cmp	sl, r4
 8000d04:	d969      	bls.n	8000dda <__udivmoddi4+0x2aa>
 8000d06:	3802      	subs	r0, #2
 8000d08:	4474      	add	r4, lr
 8000d0a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d0e:	fba0 8902 	umull	r8, r9, r0, r2
 8000d12:	eba4 040a 	sub.w	r4, r4, sl
 8000d16:	454c      	cmp	r4, r9
 8000d18:	46c2      	mov	sl, r8
 8000d1a:	464b      	mov	r3, r9
 8000d1c:	d354      	bcc.n	8000dc8 <__udivmoddi4+0x298>
 8000d1e:	d051      	beq.n	8000dc4 <__udivmoddi4+0x294>
 8000d20:	2e00      	cmp	r6, #0
 8000d22:	d069      	beq.n	8000df8 <__udivmoddi4+0x2c8>
 8000d24:	ebb1 050a 	subs.w	r5, r1, sl
 8000d28:	eb64 0403 	sbc.w	r4, r4, r3
 8000d2c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000d30:	40fd      	lsrs	r5, r7
 8000d32:	40fc      	lsrs	r4, r7
 8000d34:	ea4c 0505 	orr.w	r5, ip, r5
 8000d38:	e9c6 5400 	strd	r5, r4, [r6]
 8000d3c:	2700      	movs	r7, #0
 8000d3e:	e747      	b.n	8000bd0 <__udivmoddi4+0xa0>
 8000d40:	f1c2 0320 	rsb	r3, r2, #32
 8000d44:	fa20 f703 	lsr.w	r7, r0, r3
 8000d48:	4095      	lsls	r5, r2
 8000d4a:	fa01 f002 	lsl.w	r0, r1, r2
 8000d4e:	fa21 f303 	lsr.w	r3, r1, r3
 8000d52:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d56:	4338      	orrs	r0, r7
 8000d58:	0c01      	lsrs	r1, r0, #16
 8000d5a:	fbb3 f7fe 	udiv	r7, r3, lr
 8000d5e:	fa1f f885 	uxth.w	r8, r5
 8000d62:	fb0e 3317 	mls	r3, lr, r7, r3
 8000d66:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d6a:	fb07 f308 	mul.w	r3, r7, r8
 8000d6e:	428b      	cmp	r3, r1
 8000d70:	fa04 f402 	lsl.w	r4, r4, r2
 8000d74:	d907      	bls.n	8000d86 <__udivmoddi4+0x256>
 8000d76:	1869      	adds	r1, r5, r1
 8000d78:	f107 3cff 	add.w	ip, r7, #4294967295
 8000d7c:	d22f      	bcs.n	8000dde <__udivmoddi4+0x2ae>
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d92d      	bls.n	8000dde <__udivmoddi4+0x2ae>
 8000d82:	3f02      	subs	r7, #2
 8000d84:	4429      	add	r1, r5
 8000d86:	1acb      	subs	r3, r1, r3
 8000d88:	b281      	uxth	r1, r0
 8000d8a:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d8e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d92:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d96:	fb00 f308 	mul.w	r3, r0, r8
 8000d9a:	428b      	cmp	r3, r1
 8000d9c:	d907      	bls.n	8000dae <__udivmoddi4+0x27e>
 8000d9e:	1869      	adds	r1, r5, r1
 8000da0:	f100 3cff 	add.w	ip, r0, #4294967295
 8000da4:	d217      	bcs.n	8000dd6 <__udivmoddi4+0x2a6>
 8000da6:	428b      	cmp	r3, r1
 8000da8:	d915      	bls.n	8000dd6 <__udivmoddi4+0x2a6>
 8000daa:	3802      	subs	r0, #2
 8000dac:	4429      	add	r1, r5
 8000dae:	1ac9      	subs	r1, r1, r3
 8000db0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000db4:	e73b      	b.n	8000c2e <__udivmoddi4+0xfe>
 8000db6:	4637      	mov	r7, r6
 8000db8:	4630      	mov	r0, r6
 8000dba:	e709      	b.n	8000bd0 <__udivmoddi4+0xa0>
 8000dbc:	4607      	mov	r7, r0
 8000dbe:	e6e7      	b.n	8000b90 <__udivmoddi4+0x60>
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	e6fb      	b.n	8000bbc <__udivmoddi4+0x8c>
 8000dc4:	4541      	cmp	r1, r8
 8000dc6:	d2ab      	bcs.n	8000d20 <__udivmoddi4+0x1f0>
 8000dc8:	ebb8 0a02 	subs.w	sl, r8, r2
 8000dcc:	eb69 020e 	sbc.w	r2, r9, lr
 8000dd0:	3801      	subs	r0, #1
 8000dd2:	4613      	mov	r3, r2
 8000dd4:	e7a4      	b.n	8000d20 <__udivmoddi4+0x1f0>
 8000dd6:	4660      	mov	r0, ip
 8000dd8:	e7e9      	b.n	8000dae <__udivmoddi4+0x27e>
 8000dda:	4618      	mov	r0, r3
 8000ddc:	e795      	b.n	8000d0a <__udivmoddi4+0x1da>
 8000dde:	4667      	mov	r7, ip
 8000de0:	e7d1      	b.n	8000d86 <__udivmoddi4+0x256>
 8000de2:	4681      	mov	r9, r0
 8000de4:	e77c      	b.n	8000ce0 <__udivmoddi4+0x1b0>
 8000de6:	3802      	subs	r0, #2
 8000de8:	442c      	add	r4, r5
 8000dea:	e747      	b.n	8000c7c <__udivmoddi4+0x14c>
 8000dec:	f1ac 0c02 	sub.w	ip, ip, #2
 8000df0:	442b      	add	r3, r5
 8000df2:	e72f      	b.n	8000c54 <__udivmoddi4+0x124>
 8000df4:	4638      	mov	r0, r7
 8000df6:	e708      	b.n	8000c0a <__udivmoddi4+0xda>
 8000df8:	4637      	mov	r7, r6
 8000dfa:	e6e9      	b.n	8000bd0 <__udivmoddi4+0xa0>

08000dfc <__aeabi_idiv0>:
 8000dfc:	4770      	bx	lr
 8000dfe:	bf00      	nop

08000e00 <levelBubbleLED>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */


void levelBubbleLED(){
 8000e00:	b480      	push	{r7}
 8000e02:	af00      	add	r7, sp, #0

	if(xDegree < 1){
 8000e04:	4b29      	ldr	r3, [pc, #164]	; (8000eac <levelBubbleLED+0xac>)
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	dc08      	bgt.n	8000e1e <levelBubbleLED+0x1e>
		// x LED Pin low
		pwm=0;
 8000e0c:	4b28      	ldr	r3, [pc, #160]	; (8000eb0 <levelBubbleLED+0xb0>)
 8000e0e:	2200      	movs	r2, #0
 8000e10:	601a      	str	r2, [r3, #0]
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, pwm);
 8000e12:	4b28      	ldr	r3, [pc, #160]	; (8000eb4 <levelBubbleLED+0xb4>)
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	4a26      	ldr	r2, [pc, #152]	; (8000eb0 <levelBubbleLED+0xb0>)
 8000e18:	6812      	ldr	r2, [r2, #0]
 8000e1a:	635a      	str	r2, [r3, #52]	; 0x34
 8000e1c:	e019      	b.n	8000e52 <levelBubbleLED+0x52>
	}
	else if(xDegree >= 1 && xDegree <= 5){
 8000e1e:	4b23      	ldr	r3, [pc, #140]	; (8000eac <levelBubbleLED+0xac>)
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	dd0c      	ble.n	8000e40 <levelBubbleLED+0x40>
 8000e26:	4b21      	ldr	r3, [pc, #132]	; (8000eac <levelBubbleLED+0xac>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	2b05      	cmp	r3, #5
 8000e2c:	dc08      	bgt.n	8000e40 <levelBubbleLED+0x40>
		pwm=99;
 8000e2e:	4b20      	ldr	r3, [pc, #128]	; (8000eb0 <levelBubbleLED+0xb0>)
 8000e30:	2263      	movs	r2, #99	; 0x63
 8000e32:	601a      	str	r2, [r3, #0]
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, pwm);
 8000e34:	4b1f      	ldr	r3, [pc, #124]	; (8000eb4 <levelBubbleLED+0xb4>)
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	4a1d      	ldr	r2, [pc, #116]	; (8000eb0 <levelBubbleLED+0xb0>)
 8000e3a:	6812      	ldr	r2, [r2, #0]
 8000e3c:	635a      	str	r2, [r3, #52]	; 0x34
 8000e3e:	e008      	b.n	8000e52 <levelBubbleLED+0x52>

	}
	else{	// >5
		// x LED Pin high
		pwm=999;
 8000e40:	4b1b      	ldr	r3, [pc, #108]	; (8000eb0 <levelBubbleLED+0xb0>)
 8000e42:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000e46:	601a      	str	r2, [r3, #0]
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, pwm);
 8000e48:	4b1a      	ldr	r3, [pc, #104]	; (8000eb4 <levelBubbleLED+0xb4>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	4a18      	ldr	r2, [pc, #96]	; (8000eb0 <levelBubbleLED+0xb0>)
 8000e4e:	6812      	ldr	r2, [r2, #0]
 8000e50:	635a      	str	r2, [r3, #52]	; 0x34
	}

	if(yDegree < 1){
 8000e52:	4b19      	ldr	r3, [pc, #100]	; (8000eb8 <levelBubbleLED+0xb8>)
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	dc08      	bgt.n	8000e6c <levelBubbleLED+0x6c>
		// y LED Pin low
		pwm=0;
 8000e5a:	4b15      	ldr	r3, [pc, #84]	; (8000eb0 <levelBubbleLED+0xb0>)
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	601a      	str	r2, [r3, #0]
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, pwm);
 8000e60:	4b14      	ldr	r3, [pc, #80]	; (8000eb4 <levelBubbleLED+0xb4>)
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	4a12      	ldr	r2, [pc, #72]	; (8000eb0 <levelBubbleLED+0xb0>)
 8000e66:	6812      	ldr	r2, [r2, #0]
 8000e68:	639a      	str	r2, [r3, #56]	; 0x38
	else{	// >5
		// y LED Pin high
		pwm=999;
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, pwm);
	}
}
 8000e6a:	e019      	b.n	8000ea0 <levelBubbleLED+0xa0>
	else if(yDegree >= 1 && yDegree <= 5){
 8000e6c:	4b12      	ldr	r3, [pc, #72]	; (8000eb8 <levelBubbleLED+0xb8>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	dd0c      	ble.n	8000e8e <levelBubbleLED+0x8e>
 8000e74:	4b10      	ldr	r3, [pc, #64]	; (8000eb8 <levelBubbleLED+0xb8>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	2b05      	cmp	r3, #5
 8000e7a:	dc08      	bgt.n	8000e8e <levelBubbleLED+0x8e>
		pwm=99;
 8000e7c:	4b0c      	ldr	r3, [pc, #48]	; (8000eb0 <levelBubbleLED+0xb0>)
 8000e7e:	2263      	movs	r2, #99	; 0x63
 8000e80:	601a      	str	r2, [r3, #0]
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, pwm);
 8000e82:	4b0c      	ldr	r3, [pc, #48]	; (8000eb4 <levelBubbleLED+0xb4>)
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	4a0a      	ldr	r2, [pc, #40]	; (8000eb0 <levelBubbleLED+0xb0>)
 8000e88:	6812      	ldr	r2, [r2, #0]
 8000e8a:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000e8c:	e008      	b.n	8000ea0 <levelBubbleLED+0xa0>
		pwm=999;
 8000e8e:	4b08      	ldr	r3, [pc, #32]	; (8000eb0 <levelBubbleLED+0xb0>)
 8000e90:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000e94:	601a      	str	r2, [r3, #0]
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, pwm);
 8000e96:	4b07      	ldr	r3, [pc, #28]	; (8000eb4 <levelBubbleLED+0xb4>)
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	4a05      	ldr	r2, [pc, #20]	; (8000eb0 <levelBubbleLED+0xb0>)
 8000e9c:	6812      	ldr	r2, [r2, #0]
 8000e9e:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000ea0:	bf00      	nop
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop
 8000eac:	2000009c 	.word	0x2000009c
 8000eb0:	200000a4 	.word	0x200000a4
 8000eb4:	20000108 	.word	0x20000108
 8000eb8:	200000a0 	.word	0x200000a0

08000ebc <ADXL345_Write>:

void ADXL345_Write(uint8_t reg, uint8_t value){
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b086      	sub	sp, #24
 8000ec0:	af02      	add	r7, sp, #8
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	460a      	mov	r2, r1
 8000ec6:	71fb      	strb	r3, [r7, #7]
 8000ec8:	4613      	mov	r3, r2
 8000eca:	71bb      	strb	r3, [r7, #6]
	uint8_t data[2];
	data[0] = reg;
 8000ecc:	79fb      	ldrb	r3, [r7, #7]
 8000ece:	733b      	strb	r3, [r7, #12]
	data[1] = value;
 8000ed0:	79bb      	ldrb	r3, [r7, #6]
 8000ed2:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, adxl_address, data, 2, 10);
 8000ed4:	f107 020c 	add.w	r2, r7, #12
 8000ed8:	230a      	movs	r3, #10
 8000eda:	9300      	str	r3, [sp, #0]
 8000edc:	2302      	movs	r3, #2
 8000ede:	21a6      	movs	r1, #166	; 0xa6
 8000ee0:	4803      	ldr	r0, [pc, #12]	; (8000ef0 <ADXL345_Write+0x34>)
 8000ee2:	f001 fa0d 	bl	8002300 <HAL_I2C_Master_Transmit>
}
 8000ee6:	bf00      	nop
 8000ee8:	3710      	adds	r7, #16
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	200000ac 	.word	0x200000ac

08000ef4 <ADXL345_Read>:

void ADXL345_Read(uint8_t reg, uint8_t numberOfBytes){
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b086      	sub	sp, #24
 8000ef8:	af04      	add	r7, sp, #16
 8000efa:	4603      	mov	r3, r0
 8000efc:	460a      	mov	r2, r1
 8000efe:	71fb      	strb	r3, [r7, #7]
 8000f00:	4613      	mov	r3, r2
 8000f02:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Mem_Read(&hi2c1, adxl_address, reg, 1, data_rec, numberOfBytes, 100);
 8000f04:	79fb      	ldrb	r3, [r7, #7]
 8000f06:	b299      	uxth	r1, r3
 8000f08:	79bb      	ldrb	r3, [r7, #6]
 8000f0a:	b29b      	uxth	r3, r3
 8000f0c:	2264      	movs	r2, #100	; 0x64
 8000f0e:	9202      	str	r2, [sp, #8]
 8000f10:	9301      	str	r3, [sp, #4]
 8000f12:	4b06      	ldr	r3, [pc, #24]	; (8000f2c <ADXL345_Read+0x38>)
 8000f14:	9300      	str	r3, [sp, #0]
 8000f16:	2301      	movs	r3, #1
 8000f18:	460a      	mov	r2, r1
 8000f1a:	21a6      	movs	r1, #166	; 0xa6
 8000f1c:	4804      	ldr	r0, [pc, #16]	; (8000f30 <ADXL345_Read+0x3c>)
 8000f1e:	f001 faed 	bl	80024fc <HAL_I2C_Mem_Read>
}
 8000f22:	bf00      	nop
 8000f24:	3708      	adds	r7, #8
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	200001d8 	.word	0x200001d8
 8000f30:	200000ac 	.word	0x200000ac

08000f34 <ADXL345_Init>:

void ADXL345_Init(){
 8000f34:	b580      	push	{r7, lr}
 8000f36:	af00      	add	r7, sp, #0
	ADXL345_Read(0x00, 1);	//0xE5
 8000f38:	2101      	movs	r1, #1
 8000f3a:	2000      	movs	r0, #0
 8000f3c:	f7ff ffda 	bl	8000ef4 <ADXL345_Read>

	ADXL345_Write(0x2d, 0);		// reset all bits
 8000f40:	2100      	movs	r1, #0
 8000f42:	202d      	movs	r0, #45	; 0x2d
 8000f44:	f7ff ffba 	bl	8000ebc <ADXL345_Write>
	ADXL345_Write(0x2d, 0x08);
 8000f48:	2108      	movs	r1, #8
 8000f4a:	202d      	movs	r0, #45	; 0x2d
 8000f4c:	f7ff ffb6 	bl	8000ebc <ADXL345_Write>
	ADXL345_Write(0x31, 0x01);
 8000f50:	2101      	movs	r1, #1
 8000f52:	2031      	movs	r0, #49	; 0x31
 8000f54:	f7ff ffb2 	bl	8000ebc <ADXL345_Write>
}
 8000f58:	bf00      	nop
 8000f5a:	bd80      	pop	{r7, pc}

08000f5c <ADXL345_SetOffset>:

void ADXL345_SetOffset(uint8_t x, uint8_t y, uint8_t z){
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b082      	sub	sp, #8
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	4603      	mov	r3, r0
 8000f64:	71fb      	strb	r3, [r7, #7]
 8000f66:	460b      	mov	r3, r1
 8000f68:	71bb      	strb	r3, [r7, #6]
 8000f6a:	4613      	mov	r3, r2
 8000f6c:	717b      	strb	r3, [r7, #5]
	// write values to offset registers
	ADXL345_Write(0x1E, x);
 8000f6e:	79fb      	ldrb	r3, [r7, #7]
 8000f70:	4619      	mov	r1, r3
 8000f72:	201e      	movs	r0, #30
 8000f74:	f7ff ffa2 	bl	8000ebc <ADXL345_Write>
	HAL_Delay(10);
 8000f78:	200a      	movs	r0, #10
 8000f7a:	f000 fda1 	bl	8001ac0 <HAL_Delay>
	ADXL345_Write(0x1F, y);
 8000f7e:	79bb      	ldrb	r3, [r7, #6]
 8000f80:	4619      	mov	r1, r3
 8000f82:	201f      	movs	r0, #31
 8000f84:	f7ff ff9a 	bl	8000ebc <ADXL345_Write>
	HAL_Delay(10);
 8000f88:	200a      	movs	r0, #10
 8000f8a:	f000 fd99 	bl	8001ac0 <HAL_Delay>
	ADXL345_Write(0x20, z);
 8000f8e:	797b      	ldrb	r3, [r7, #5]
 8000f90:	4619      	mov	r1, r3
 8000f92:	2020      	movs	r0, #32
 8000f94:	f7ff ff92 	bl	8000ebc <ADXL345_Write>
	HAL_Delay(10);
 8000f98:	200a      	movs	r0, #10
 8000f9a:	f000 fd91 	bl	8001ac0 <HAL_Delay>

	offset=0;
 8000f9e:	4b03      	ldr	r3, [pc, #12]	; (8000fac <ADXL345_SetOffset+0x50>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	601a      	str	r2, [r3, #0]
}
 8000fa4:	bf00      	nop
 8000fa6:	3708      	adds	r7, #8
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bd80      	pop	{r7, pc}
 8000fac:	20000098 	.word	0x20000098

08000fb0 <calcXDegree>:

void calcXDegree(){
 8000fb0:	b5b0      	push	{r4, r5, r7, lr}
 8000fb2:	ed2d 8b02 	vpush	{d8}
 8000fb6:	af00      	add	r7, sp, #0
	xDegree = (atan2(xg, sqrt(pow(yg, 2) + pow(zg, 2))) *180)/M_PI;
 8000fb8:	4b2f      	ldr	r3, [pc, #188]	; (8001078 <calcXDegree+0xc8>)
 8000fba:	ed93 8b00 	vldr	d8, [r3]
 8000fbe:	4b2f      	ldr	r3, [pc, #188]	; (800107c <calcXDegree+0xcc>)
 8000fc0:	ed93 7b00 	vldr	d7, [r3]
 8000fc4:	ed9f 1b28 	vldr	d1, [pc, #160]	; 8001068 <calcXDegree+0xb8>
 8000fc8:	eeb0 0a47 	vmov.f32	s0, s14
 8000fcc:	eef0 0a67 	vmov.f32	s1, s15
 8000fd0:	f003 ff0a 	bl	8004de8 <pow>
 8000fd4:	ec55 4b10 	vmov	r4, r5, d0
 8000fd8:	4b29      	ldr	r3, [pc, #164]	; (8001080 <calcXDegree+0xd0>)
 8000fda:	ed93 7b00 	vldr	d7, [r3]
 8000fde:	ed9f 1b22 	vldr	d1, [pc, #136]	; 8001068 <calcXDegree+0xb8>
 8000fe2:	eeb0 0a47 	vmov.f32	s0, s14
 8000fe6:	eef0 0a67 	vmov.f32	s1, s15
 8000fea:	f003 fefd 	bl	8004de8 <pow>
 8000fee:	ec53 2b10 	vmov	r2, r3, d0
 8000ff2:	4620      	mov	r0, r4
 8000ff4:	4629      	mov	r1, r5
 8000ff6:	f7ff f8f5 	bl	80001e4 <__adddf3>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	460c      	mov	r4, r1
 8000ffe:	ec44 3b17 	vmov	d7, r3, r4
 8001002:	eeb0 0a47 	vmov.f32	s0, s14
 8001006:	eef0 0a67 	vmov.f32	s1, s15
 800100a:	f004 f85d 	bl	80050c8 <sqrt>
 800100e:	eeb0 7a40 	vmov.f32	s14, s0
 8001012:	eef0 7a60 	vmov.f32	s15, s1
 8001016:	eeb0 1a47 	vmov.f32	s2, s14
 800101a:	eef0 1a67 	vmov.f32	s3, s15
 800101e:	eeb0 0a48 	vmov.f32	s0, s16
 8001022:	eef0 0a68 	vmov.f32	s1, s17
 8001026:	f003 fedd 	bl	8004de4 <atan2>
 800102a:	ec51 0b10 	vmov	r0, r1, d0
 800102e:	f04f 0200 	mov.w	r2, #0
 8001032:	4b14      	ldr	r3, [pc, #80]	; (8001084 <calcXDegree+0xd4>)
 8001034:	f7ff fa8c 	bl	8000550 <__aeabi_dmul>
 8001038:	4603      	mov	r3, r0
 800103a:	460c      	mov	r4, r1
 800103c:	4618      	mov	r0, r3
 800103e:	4621      	mov	r1, r4
 8001040:	a30b      	add	r3, pc, #44	; (adr r3, 8001070 <calcXDegree+0xc0>)
 8001042:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001046:	f7ff fbad 	bl	80007a4 <__aeabi_ddiv>
 800104a:	4603      	mov	r3, r0
 800104c:	460c      	mov	r4, r1
 800104e:	4618      	mov	r0, r3
 8001050:	4621      	mov	r1, r4
 8001052:	f7ff fd2d 	bl	8000ab0 <__aeabi_d2iz>
 8001056:	4602      	mov	r2, r0
 8001058:	4b0b      	ldr	r3, [pc, #44]	; (8001088 <calcXDegree+0xd8>)
 800105a:	601a      	str	r2, [r3, #0]
	//xDegree = abs(xCalc);
}
 800105c:	bf00      	nop
 800105e:	46bd      	mov	sp, r7
 8001060:	ecbd 8b02 	vpop	{d8}
 8001064:	bdb0      	pop	{r4, r5, r7, pc}
 8001066:	bf00      	nop
 8001068:	00000000 	.word	0x00000000
 800106c:	40000000 	.word	0x40000000
 8001070:	54442d18 	.word	0x54442d18
 8001074:	400921fb 	.word	0x400921fb
 8001078:	200001e0 	.word	0x200001e0
 800107c:	200001d0 	.word	0x200001d0
 8001080:	20000100 	.word	0x20000100
 8001084:	40668000 	.word	0x40668000
 8001088:	2000009c 	.word	0x2000009c

0800108c <calcYDegree>:

void calcYDegree(){
 800108c:	b480      	push	{r7}
 800108e:	af00      	add	r7, sp, #0
	//yDegree = (atan2(yg, sqrt(pow(xg, 2) + pow(zg, 2))) *180)/M_PI;
	//yDegree = abs(yCalc);

	yDegree=0;
 8001090:	4b03      	ldr	r3, [pc, #12]	; (80010a0 <calcYDegree+0x14>)
 8001092:	2200      	movs	r2, #0
 8001094:	601a      	str	r2, [r3, #0]
}
 8001096:	bf00      	nop
 8001098:	46bd      	mov	sp, r7
 800109a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109e:	4770      	bx	lr
 80010a0:	200000a0 	.word	0x200000a0
 80010a4:	00000000 	.word	0x00000000

080010a8 <readValues>:

void readValues(){
 80010a8:	b598      	push	{r3, r4, r7, lr}
 80010aa:	af00      	add	r7, sp, #0
	if(updateReady==1){
 80010ac:	4b44      	ldr	r3, [pc, #272]	; (80011c0 <readValues+0x118>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	2b01      	cmp	r3, #1
 80010b2:	d17f      	bne.n	80011b4 <readValues+0x10c>
		// read ADXL x and y values from register
		ADXL345_Read(0x32, 6);
 80010b4:	2106      	movs	r1, #6
 80010b6:	2032      	movs	r0, #50	; 0x32
 80010b8:	f7ff ff1c 	bl	8000ef4 <ADXL345_Read>

		x=(data_rec[1]<<8 | data_rec[0]);
 80010bc:	4b41      	ldr	r3, [pc, #260]	; (80011c4 <readValues+0x11c>)
 80010be:	785b      	ldrb	r3, [r3, #1]
 80010c0:	021b      	lsls	r3, r3, #8
 80010c2:	b21a      	sxth	r2, r3
 80010c4:	4b3f      	ldr	r3, [pc, #252]	; (80011c4 <readValues+0x11c>)
 80010c6:	781b      	ldrb	r3, [r3, #0]
 80010c8:	b21b      	sxth	r3, r3
 80010ca:	4313      	orrs	r3, r2
 80010cc:	b21a      	sxth	r2, r3
 80010ce:	4b3e      	ldr	r3, [pc, #248]	; (80011c8 <readValues+0x120>)
 80010d0:	801a      	strh	r2, [r3, #0]
		y=(data_rec[3]<<8 | data_rec[2]);
 80010d2:	4b3c      	ldr	r3, [pc, #240]	; (80011c4 <readValues+0x11c>)
 80010d4:	78db      	ldrb	r3, [r3, #3]
 80010d6:	021b      	lsls	r3, r3, #8
 80010d8:	b21a      	sxth	r2, r3
 80010da:	4b3a      	ldr	r3, [pc, #232]	; (80011c4 <readValues+0x11c>)
 80010dc:	789b      	ldrb	r3, [r3, #2]
 80010de:	b21b      	sxth	r3, r3
 80010e0:	4313      	orrs	r3, r2
 80010e2:	b21a      	sxth	r2, r3
 80010e4:	4b39      	ldr	r3, [pc, #228]	; (80011cc <readValues+0x124>)
 80010e6:	801a      	strh	r2, [r3, #0]
		z=(data_rec[5]<<8 | data_rec[4]);
 80010e8:	4b36      	ldr	r3, [pc, #216]	; (80011c4 <readValues+0x11c>)
 80010ea:	795b      	ldrb	r3, [r3, #5]
 80010ec:	021b      	lsls	r3, r3, #8
 80010ee:	b21a      	sxth	r2, r3
 80010f0:	4b34      	ldr	r3, [pc, #208]	; (80011c4 <readValues+0x11c>)
 80010f2:	791b      	ldrb	r3, [r3, #4]
 80010f4:	b21b      	sxth	r3, r3
 80010f6:	4313      	orrs	r3, r2
 80010f8:	b21a      	sxth	r2, r3
 80010fa:	4b35      	ldr	r3, [pc, #212]	; (80011d0 <readValues+0x128>)
 80010fc:	801a      	strh	r2, [r3, #0]

		// calibrate
		if(offset == 1){
 80010fe:	4b35      	ldr	r3, [pc, #212]	; (80011d4 <readValues+0x12c>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	2b01      	cmp	r3, #1
 8001104:	d11d      	bne.n	8001142 <readValues+0x9a>
			ADXL345_SetOffset((-x/4), (-y/4), (-z/4));
 8001106:	4b30      	ldr	r3, [pc, #192]	; (80011c8 <readValues+0x120>)
 8001108:	f9b3 3000 	ldrsh.w	r3, [r3]
 800110c:	425b      	negs	r3, r3
 800110e:	2b00      	cmp	r3, #0
 8001110:	da00      	bge.n	8001114 <readValues+0x6c>
 8001112:	3303      	adds	r3, #3
 8001114:	109b      	asrs	r3, r3, #2
 8001116:	b2d8      	uxtb	r0, r3
 8001118:	4b2c      	ldr	r3, [pc, #176]	; (80011cc <readValues+0x124>)
 800111a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800111e:	425b      	negs	r3, r3
 8001120:	2b00      	cmp	r3, #0
 8001122:	da00      	bge.n	8001126 <readValues+0x7e>
 8001124:	3303      	adds	r3, #3
 8001126:	109b      	asrs	r3, r3, #2
 8001128:	b2d9      	uxtb	r1, r3
 800112a:	4b29      	ldr	r3, [pc, #164]	; (80011d0 <readValues+0x128>)
 800112c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001130:	425b      	negs	r3, r3
 8001132:	2b00      	cmp	r3, #0
 8001134:	da00      	bge.n	8001138 <readValues+0x90>
 8001136:	3303      	adds	r3, #3
 8001138:	109b      	asrs	r3, r3, #2
 800113a:	b2db      	uxtb	r3, r3
 800113c:	461a      	mov	r2, r3
 800113e:	f7ff ff0d 	bl	8000f5c <ADXL345_SetOffset>
		}

		//convert to g
		xg=x*0.0078;
 8001142:	4b21      	ldr	r3, [pc, #132]	; (80011c8 <readValues+0x120>)
 8001144:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001148:	4618      	mov	r0, r3
 800114a:	f7ff f997 	bl	800047c <__aeabi_i2d>
 800114e:	a31a      	add	r3, pc, #104	; (adr r3, 80011b8 <readValues+0x110>)
 8001150:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001154:	f7ff f9fc 	bl	8000550 <__aeabi_dmul>
 8001158:	4603      	mov	r3, r0
 800115a:	460c      	mov	r4, r1
 800115c:	4a1e      	ldr	r2, [pc, #120]	; (80011d8 <readValues+0x130>)
 800115e:	e9c2 3400 	strd	r3, r4, [r2]
		yg=y*0.0078;
 8001162:	4b1a      	ldr	r3, [pc, #104]	; (80011cc <readValues+0x124>)
 8001164:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001168:	4618      	mov	r0, r3
 800116a:	f7ff f987 	bl	800047c <__aeabi_i2d>
 800116e:	a312      	add	r3, pc, #72	; (adr r3, 80011b8 <readValues+0x110>)
 8001170:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001174:	f7ff f9ec 	bl	8000550 <__aeabi_dmul>
 8001178:	4603      	mov	r3, r0
 800117a:	460c      	mov	r4, r1
 800117c:	4a17      	ldr	r2, [pc, #92]	; (80011dc <readValues+0x134>)
 800117e:	e9c2 3400 	strd	r3, r4, [r2]
		zg=z*0.0078;
 8001182:	4b13      	ldr	r3, [pc, #76]	; (80011d0 <readValues+0x128>)
 8001184:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001188:	4618      	mov	r0, r3
 800118a:	f7ff f977 	bl	800047c <__aeabi_i2d>
 800118e:	a30a      	add	r3, pc, #40	; (adr r3, 80011b8 <readValues+0x110>)
 8001190:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001194:	f7ff f9dc 	bl	8000550 <__aeabi_dmul>
 8001198:	4603      	mov	r3, r0
 800119a:	460c      	mov	r4, r1
 800119c:	4a10      	ldr	r2, [pc, #64]	; (80011e0 <readValues+0x138>)
 800119e:	e9c2 3400 	strd	r3, r4, [r2]

		// calculate g values to degrees
		calcXDegree();
 80011a2:	f7ff ff05 	bl	8000fb0 <calcXDegree>
		calcYDegree();
 80011a6:	f7ff ff71 	bl	800108c <calcYDegree>

		// display result with LEDs
		levelBubbleLED();
 80011aa:	f7ff fe29 	bl	8000e00 <levelBubbleLED>

		// reset
		updateReady = 0;
 80011ae:	4b04      	ldr	r3, [pc, #16]	; (80011c0 <readValues+0x118>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	601a      	str	r2, [r3, #0]
	}
}
 80011b4:	bf00      	nop
 80011b6:	bd98      	pop	{r3, r4, r7, pc}
 80011b8:	8e8a71de 	.word	0x8e8a71de
 80011bc:	3f7ff2e4 	.word	0x3f7ff2e4
 80011c0:	20000094 	.word	0x20000094
 80011c4:	200001d8 	.word	0x200001d8
 80011c8:	200000a8 	.word	0x200000a8
 80011cc:	2000018c 	.word	0x2000018c
 80011d0:	20000148 	.word	0x20000148
 80011d4:	20000098 	.word	0x20000098
 80011d8:	200001e0 	.word	0x200001e0
 80011dc:	200001d0 	.word	0x200001d0
 80011e0:	20000100 	.word	0x20000100

080011e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011e8:	f000 fbf8 	bl	80019dc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011ec:	f000 f81e 	bl	800122c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011f0:	f000 f996 	bl	8001520 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80011f4:	f000 f96a 	bl	80014cc <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80011f8:	f000 f884 	bl	8001304 <MX_I2C1_Init>
  MX_TIM1_Init();
 80011fc:	f000 f8b0 	bl	8001360 <MX_TIM1_Init>
  MX_TIM3_Init();
 8001200:	f000 f900 	bl	8001404 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

	ADXL345_Init();
 8001204:	f7ff fe96 	bl	8000f34 <ADXL345_Init>
	HAL_TIM_Base_Start_IT(&htim1);	// start timer for 5 Hz interrupt
 8001208:	4806      	ldr	r0, [pc, #24]	; (8001224 <main+0x40>)
 800120a:	f002 fb72 	bl	80038f2 <HAL_TIM_Base_Start_IT>

	// Start PWM timer for x and y LED
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800120e:	2100      	movs	r1, #0
 8001210:	4805      	ldr	r0, [pc, #20]	; (8001228 <main+0x44>)
 8001212:	f002 fbbd 	bl	8003990 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8001216:	2104      	movs	r1, #4
 8001218:	4803      	ldr	r0, [pc, #12]	; (8001228 <main+0x44>)
 800121a:	f002 fbb9 	bl	8003990 <HAL_TIM_PWM_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		readValues();
 800121e:	f7ff ff43 	bl	80010a8 <readValues>
 8001222:	e7fc      	b.n	800121e <main+0x3a>
 8001224:	2000014c 	.word	0x2000014c
 8001228:	20000108 	.word	0x20000108

0800122c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b094      	sub	sp, #80	; 0x50
 8001230:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001232:	f107 0320 	add.w	r3, r7, #32
 8001236:	2230      	movs	r2, #48	; 0x30
 8001238:	2100      	movs	r1, #0
 800123a:	4618      	mov	r0, r3
 800123c:	f003 fdca 	bl	8004dd4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001240:	f107 030c 	add.w	r3, r7, #12
 8001244:	2200      	movs	r2, #0
 8001246:	601a      	str	r2, [r3, #0]
 8001248:	605a      	str	r2, [r3, #4]
 800124a:	609a      	str	r2, [r3, #8]
 800124c:	60da      	str	r2, [r3, #12]
 800124e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001250:	2300      	movs	r3, #0
 8001252:	60bb      	str	r3, [r7, #8]
 8001254:	4b29      	ldr	r3, [pc, #164]	; (80012fc <SystemClock_Config+0xd0>)
 8001256:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001258:	4a28      	ldr	r2, [pc, #160]	; (80012fc <SystemClock_Config+0xd0>)
 800125a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800125e:	6413      	str	r3, [r2, #64]	; 0x40
 8001260:	4b26      	ldr	r3, [pc, #152]	; (80012fc <SystemClock_Config+0xd0>)
 8001262:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001264:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001268:	60bb      	str	r3, [r7, #8]
 800126a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800126c:	2300      	movs	r3, #0
 800126e:	607b      	str	r3, [r7, #4]
 8001270:	4b23      	ldr	r3, [pc, #140]	; (8001300 <SystemClock_Config+0xd4>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001278:	4a21      	ldr	r2, [pc, #132]	; (8001300 <SystemClock_Config+0xd4>)
 800127a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800127e:	6013      	str	r3, [r2, #0]
 8001280:	4b1f      	ldr	r3, [pc, #124]	; (8001300 <SystemClock_Config+0xd4>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001288:	607b      	str	r3, [r7, #4]
 800128a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800128c:	2302      	movs	r3, #2
 800128e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001290:	2301      	movs	r3, #1
 8001292:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001294:	2310      	movs	r3, #16
 8001296:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001298:	2302      	movs	r3, #2
 800129a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800129c:	2300      	movs	r3, #0
 800129e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80012a0:	2310      	movs	r3, #16
 80012a2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80012a4:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80012a8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80012aa:	2304      	movs	r3, #4
 80012ac:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80012ae:	2307      	movs	r3, #7
 80012b0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012b2:	f107 0320 	add.w	r3, r7, #32
 80012b6:	4618      	mov	r0, r3
 80012b8:	f001 fe8e 	bl	8002fd8 <HAL_RCC_OscConfig>
 80012bc:	4603      	mov	r3, r0
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d001      	beq.n	80012c6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80012c2:	f000 f9cf 	bl	8001664 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012c6:	230f      	movs	r3, #15
 80012c8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012ca:	2302      	movs	r3, #2
 80012cc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012ce:	2300      	movs	r3, #0
 80012d0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80012d2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012d6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012d8:	2300      	movs	r3, #0
 80012da:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80012dc:	f107 030c 	add.w	r3, r7, #12
 80012e0:	2102      	movs	r1, #2
 80012e2:	4618      	mov	r0, r3
 80012e4:	f002 f8e8 	bl	80034b8 <HAL_RCC_ClockConfig>
 80012e8:	4603      	mov	r3, r0
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d001      	beq.n	80012f2 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80012ee:	f000 f9b9 	bl	8001664 <Error_Handler>
  }
}
 80012f2:	bf00      	nop
 80012f4:	3750      	adds	r7, #80	; 0x50
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}
 80012fa:	bf00      	nop
 80012fc:	40023800 	.word	0x40023800
 8001300:	40007000 	.word	0x40007000

08001304 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001308:	4b12      	ldr	r3, [pc, #72]	; (8001354 <MX_I2C1_Init+0x50>)
 800130a:	4a13      	ldr	r2, [pc, #76]	; (8001358 <MX_I2C1_Init+0x54>)
 800130c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800130e:	4b11      	ldr	r3, [pc, #68]	; (8001354 <MX_I2C1_Init+0x50>)
 8001310:	4a12      	ldr	r2, [pc, #72]	; (800135c <MX_I2C1_Init+0x58>)
 8001312:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001314:	4b0f      	ldr	r3, [pc, #60]	; (8001354 <MX_I2C1_Init+0x50>)
 8001316:	2200      	movs	r2, #0
 8001318:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800131a:	4b0e      	ldr	r3, [pc, #56]	; (8001354 <MX_I2C1_Init+0x50>)
 800131c:	2200      	movs	r2, #0
 800131e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001320:	4b0c      	ldr	r3, [pc, #48]	; (8001354 <MX_I2C1_Init+0x50>)
 8001322:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001326:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001328:	4b0a      	ldr	r3, [pc, #40]	; (8001354 <MX_I2C1_Init+0x50>)
 800132a:	2200      	movs	r2, #0
 800132c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800132e:	4b09      	ldr	r3, [pc, #36]	; (8001354 <MX_I2C1_Init+0x50>)
 8001330:	2200      	movs	r2, #0
 8001332:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001334:	4b07      	ldr	r3, [pc, #28]	; (8001354 <MX_I2C1_Init+0x50>)
 8001336:	2200      	movs	r2, #0
 8001338:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800133a:	4b06      	ldr	r3, [pc, #24]	; (8001354 <MX_I2C1_Init+0x50>)
 800133c:	2200      	movs	r2, #0
 800133e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001340:	4804      	ldr	r0, [pc, #16]	; (8001354 <MX_I2C1_Init+0x50>)
 8001342:	f000 fea5 	bl	8002090 <HAL_I2C_Init>
 8001346:	4603      	mov	r3, r0
 8001348:	2b00      	cmp	r3, #0
 800134a:	d001      	beq.n	8001350 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800134c:	f000 f98a 	bl	8001664 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001350:	bf00      	nop
 8001352:	bd80      	pop	{r7, pc}
 8001354:	200000ac 	.word	0x200000ac
 8001358:	40005400 	.word	0x40005400
 800135c:	000186a0 	.word	0x000186a0

08001360 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b086      	sub	sp, #24
 8001364:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001366:	f107 0308 	add.w	r3, r7, #8
 800136a:	2200      	movs	r2, #0
 800136c:	601a      	str	r2, [r3, #0]
 800136e:	605a      	str	r2, [r3, #4]
 8001370:	609a      	str	r2, [r3, #8]
 8001372:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001374:	463b      	mov	r3, r7
 8001376:	2200      	movs	r2, #0
 8001378:	601a      	str	r2, [r3, #0]
 800137a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800137c:	4b1f      	ldr	r3, [pc, #124]	; (80013fc <MX_TIM1_Init+0x9c>)
 800137e:	4a20      	ldr	r2, [pc, #128]	; (8001400 <MX_TIM1_Init+0xa0>)
 8001380:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 8399;
 8001382:	4b1e      	ldr	r3, [pc, #120]	; (80013fc <MX_TIM1_Init+0x9c>)
 8001384:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8001388:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800138a:	4b1c      	ldr	r3, [pc, #112]	; (80013fc <MX_TIM1_Init+0x9c>)
 800138c:	2200      	movs	r2, #0
 800138e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1999;
 8001390:	4b1a      	ldr	r3, [pc, #104]	; (80013fc <MX_TIM1_Init+0x9c>)
 8001392:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8001396:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001398:	4b18      	ldr	r3, [pc, #96]	; (80013fc <MX_TIM1_Init+0x9c>)
 800139a:	2200      	movs	r2, #0
 800139c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800139e:	4b17      	ldr	r3, [pc, #92]	; (80013fc <MX_TIM1_Init+0x9c>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013a4:	4b15      	ldr	r3, [pc, #84]	; (80013fc <MX_TIM1_Init+0x9c>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80013aa:	4814      	ldr	r0, [pc, #80]	; (80013fc <MX_TIM1_Init+0x9c>)
 80013ac:	f002 fa76 	bl	800389c <HAL_TIM_Base_Init>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d001      	beq.n	80013ba <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 80013b6:	f000 f955 	bl	8001664 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013ba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013be:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80013c0:	f107 0308 	add.w	r3, r7, #8
 80013c4:	4619      	mov	r1, r3
 80013c6:	480d      	ldr	r0, [pc, #52]	; (80013fc <MX_TIM1_Init+0x9c>)
 80013c8:	f002 fce2 	bl	8003d90 <HAL_TIM_ConfigClockSource>
 80013cc:	4603      	mov	r3, r0
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d001      	beq.n	80013d6 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 80013d2:	f000 f947 	bl	8001664 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013d6:	2300      	movs	r3, #0
 80013d8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013da:	2300      	movs	r3, #0
 80013dc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80013de:	463b      	mov	r3, r7
 80013e0:	4619      	mov	r1, r3
 80013e2:	4806      	ldr	r0, [pc, #24]	; (80013fc <MX_TIM1_Init+0x9c>)
 80013e4:	f003 f880 	bl	80044e8 <HAL_TIMEx_MasterConfigSynchronization>
 80013e8:	4603      	mov	r3, r0
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d001      	beq.n	80013f2 <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 80013ee:	f000 f939 	bl	8001664 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80013f2:	bf00      	nop
 80013f4:	3718      	adds	r7, #24
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	2000014c 	.word	0x2000014c
 8001400:	40010000 	.word	0x40010000

08001404 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b08a      	sub	sp, #40	; 0x28
 8001408:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800140a:	f107 0320 	add.w	r3, r7, #32
 800140e:	2200      	movs	r2, #0
 8001410:	601a      	str	r2, [r3, #0]
 8001412:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001414:	1d3b      	adds	r3, r7, #4
 8001416:	2200      	movs	r2, #0
 8001418:	601a      	str	r2, [r3, #0]
 800141a:	605a      	str	r2, [r3, #4]
 800141c:	609a      	str	r2, [r3, #8]
 800141e:	60da      	str	r2, [r3, #12]
 8001420:	611a      	str	r2, [r3, #16]
 8001422:	615a      	str	r2, [r3, #20]
 8001424:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001426:	4b27      	ldr	r3, [pc, #156]	; (80014c4 <MX_TIM3_Init+0xc0>)
 8001428:	4a27      	ldr	r2, [pc, #156]	; (80014c8 <MX_TIM3_Init+0xc4>)
 800142a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 83;
 800142c:	4b25      	ldr	r3, [pc, #148]	; (80014c4 <MX_TIM3_Init+0xc0>)
 800142e:	2253      	movs	r2, #83	; 0x53
 8001430:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001432:	4b24      	ldr	r3, [pc, #144]	; (80014c4 <MX_TIM3_Init+0xc0>)
 8001434:	2200      	movs	r2, #0
 8001436:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8001438:	4b22      	ldr	r3, [pc, #136]	; (80014c4 <MX_TIM3_Init+0xc0>)
 800143a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800143e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001440:	4b20      	ldr	r3, [pc, #128]	; (80014c4 <MX_TIM3_Init+0xc0>)
 8001442:	2200      	movs	r2, #0
 8001444:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001446:	4b1f      	ldr	r3, [pc, #124]	; (80014c4 <MX_TIM3_Init+0xc0>)
 8001448:	2200      	movs	r2, #0
 800144a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800144c:	481d      	ldr	r0, [pc, #116]	; (80014c4 <MX_TIM3_Init+0xc0>)
 800144e:	f002 fa74 	bl	800393a <HAL_TIM_PWM_Init>
 8001452:	4603      	mov	r3, r0
 8001454:	2b00      	cmp	r3, #0
 8001456:	d001      	beq.n	800145c <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8001458:	f000 f904 	bl	8001664 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800145c:	2300      	movs	r3, #0
 800145e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001460:	2300      	movs	r3, #0
 8001462:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001464:	f107 0320 	add.w	r3, r7, #32
 8001468:	4619      	mov	r1, r3
 800146a:	4816      	ldr	r0, [pc, #88]	; (80014c4 <MX_TIM3_Init+0xc0>)
 800146c:	f003 f83c 	bl	80044e8 <HAL_TIMEx_MasterConfigSynchronization>
 8001470:	4603      	mov	r3, r0
 8001472:	2b00      	cmp	r3, #0
 8001474:	d001      	beq.n	800147a <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8001476:	f000 f8f5 	bl	8001664 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800147a:	2360      	movs	r3, #96	; 0x60
 800147c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800147e:	2300      	movs	r3, #0
 8001480:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001482:	2300      	movs	r3, #0
 8001484:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001486:	2300      	movs	r3, #0
 8001488:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800148a:	1d3b      	adds	r3, r7, #4
 800148c:	2200      	movs	r2, #0
 800148e:	4619      	mov	r1, r3
 8001490:	480c      	ldr	r0, [pc, #48]	; (80014c4 <MX_TIM3_Init+0xc0>)
 8001492:	f002 fbb7 	bl	8003c04 <HAL_TIM_PWM_ConfigChannel>
 8001496:	4603      	mov	r3, r0
 8001498:	2b00      	cmp	r3, #0
 800149a:	d001      	beq.n	80014a0 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 800149c:	f000 f8e2 	bl	8001664 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80014a0:	1d3b      	adds	r3, r7, #4
 80014a2:	2204      	movs	r2, #4
 80014a4:	4619      	mov	r1, r3
 80014a6:	4807      	ldr	r0, [pc, #28]	; (80014c4 <MX_TIM3_Init+0xc0>)
 80014a8:	f002 fbac 	bl	8003c04 <HAL_TIM_PWM_ConfigChannel>
 80014ac:	4603      	mov	r3, r0
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d001      	beq.n	80014b6 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80014b2:	f000 f8d7 	bl	8001664 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80014b6:	4803      	ldr	r0, [pc, #12]	; (80014c4 <MX_TIM3_Init+0xc0>)
 80014b8:	f000 f992 	bl	80017e0 <HAL_TIM_MspPostInit>

}
 80014bc:	bf00      	nop
 80014be:	3728      	adds	r7, #40	; 0x28
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bd80      	pop	{r7, pc}
 80014c4:	20000108 	.word	0x20000108
 80014c8:	40000400 	.word	0x40000400

080014cc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80014d0:	4b11      	ldr	r3, [pc, #68]	; (8001518 <MX_USART2_UART_Init+0x4c>)
 80014d2:	4a12      	ldr	r2, [pc, #72]	; (800151c <MX_USART2_UART_Init+0x50>)
 80014d4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80014d6:	4b10      	ldr	r3, [pc, #64]	; (8001518 <MX_USART2_UART_Init+0x4c>)
 80014d8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80014dc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80014de:	4b0e      	ldr	r3, [pc, #56]	; (8001518 <MX_USART2_UART_Init+0x4c>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80014e4:	4b0c      	ldr	r3, [pc, #48]	; (8001518 <MX_USART2_UART_Init+0x4c>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80014ea:	4b0b      	ldr	r3, [pc, #44]	; (8001518 <MX_USART2_UART_Init+0x4c>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80014f0:	4b09      	ldr	r3, [pc, #36]	; (8001518 <MX_USART2_UART_Init+0x4c>)
 80014f2:	220c      	movs	r2, #12
 80014f4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014f6:	4b08      	ldr	r3, [pc, #32]	; (8001518 <MX_USART2_UART_Init+0x4c>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80014fc:	4b06      	ldr	r3, [pc, #24]	; (8001518 <MX_USART2_UART_Init+0x4c>)
 80014fe:	2200      	movs	r2, #0
 8001500:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001502:	4805      	ldr	r0, [pc, #20]	; (8001518 <MX_USART2_UART_Init+0x4c>)
 8001504:	f003 f872 	bl	80045ec <HAL_UART_Init>
 8001508:	4603      	mov	r3, r0
 800150a:	2b00      	cmp	r3, #0
 800150c:	d001      	beq.n	8001512 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800150e:	f000 f8a9 	bl	8001664 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001512:	bf00      	nop
 8001514:	bd80      	pop	{r7, pc}
 8001516:	bf00      	nop
 8001518:	20000190 	.word	0x20000190
 800151c:	40004400 	.word	0x40004400

08001520 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b08a      	sub	sp, #40	; 0x28
 8001524:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001526:	f107 0314 	add.w	r3, r7, #20
 800152a:	2200      	movs	r2, #0
 800152c:	601a      	str	r2, [r3, #0]
 800152e:	605a      	str	r2, [r3, #4]
 8001530:	609a      	str	r2, [r3, #8]
 8001532:	60da      	str	r2, [r3, #12]
 8001534:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001536:	2300      	movs	r3, #0
 8001538:	613b      	str	r3, [r7, #16]
 800153a:	4b31      	ldr	r3, [pc, #196]	; (8001600 <MX_GPIO_Init+0xe0>)
 800153c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800153e:	4a30      	ldr	r2, [pc, #192]	; (8001600 <MX_GPIO_Init+0xe0>)
 8001540:	f043 0304 	orr.w	r3, r3, #4
 8001544:	6313      	str	r3, [r2, #48]	; 0x30
 8001546:	4b2e      	ldr	r3, [pc, #184]	; (8001600 <MX_GPIO_Init+0xe0>)
 8001548:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800154a:	f003 0304 	and.w	r3, r3, #4
 800154e:	613b      	str	r3, [r7, #16]
 8001550:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001552:	2300      	movs	r3, #0
 8001554:	60fb      	str	r3, [r7, #12]
 8001556:	4b2a      	ldr	r3, [pc, #168]	; (8001600 <MX_GPIO_Init+0xe0>)
 8001558:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800155a:	4a29      	ldr	r2, [pc, #164]	; (8001600 <MX_GPIO_Init+0xe0>)
 800155c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001560:	6313      	str	r3, [r2, #48]	; 0x30
 8001562:	4b27      	ldr	r3, [pc, #156]	; (8001600 <MX_GPIO_Init+0xe0>)
 8001564:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001566:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800156a:	60fb      	str	r3, [r7, #12]
 800156c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800156e:	2300      	movs	r3, #0
 8001570:	60bb      	str	r3, [r7, #8]
 8001572:	4b23      	ldr	r3, [pc, #140]	; (8001600 <MX_GPIO_Init+0xe0>)
 8001574:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001576:	4a22      	ldr	r2, [pc, #136]	; (8001600 <MX_GPIO_Init+0xe0>)
 8001578:	f043 0301 	orr.w	r3, r3, #1
 800157c:	6313      	str	r3, [r2, #48]	; 0x30
 800157e:	4b20      	ldr	r3, [pc, #128]	; (8001600 <MX_GPIO_Init+0xe0>)
 8001580:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001582:	f003 0301 	and.w	r3, r3, #1
 8001586:	60bb      	str	r3, [r7, #8]
 8001588:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800158a:	2300      	movs	r3, #0
 800158c:	607b      	str	r3, [r7, #4]
 800158e:	4b1c      	ldr	r3, [pc, #112]	; (8001600 <MX_GPIO_Init+0xe0>)
 8001590:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001592:	4a1b      	ldr	r2, [pc, #108]	; (8001600 <MX_GPIO_Init+0xe0>)
 8001594:	f043 0302 	orr.w	r3, r3, #2
 8001598:	6313      	str	r3, [r2, #48]	; 0x30
 800159a:	4b19      	ldr	r3, [pc, #100]	; (8001600 <MX_GPIO_Init+0xe0>)
 800159c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800159e:	f003 0302 	and.w	r3, r3, #2
 80015a2:	607b      	str	r3, [r7, #4]
 80015a4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80015a6:	2200      	movs	r2, #0
 80015a8:	2120      	movs	r1, #32
 80015aa:	4816      	ldr	r0, [pc, #88]	; (8001604 <MX_GPIO_Init+0xe4>)
 80015ac:	f000 fd3e 	bl	800202c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80015b0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80015b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80015b6:	4b14      	ldr	r3, [pc, #80]	; (8001608 <MX_GPIO_Init+0xe8>)
 80015b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ba:	2300      	movs	r3, #0
 80015bc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80015be:	f107 0314 	add.w	r3, r7, #20
 80015c2:	4619      	mov	r1, r3
 80015c4:	4811      	ldr	r0, [pc, #68]	; (800160c <MX_GPIO_Init+0xec>)
 80015c6:	f000 fbaf 	bl	8001d28 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80015ca:	2320      	movs	r3, #32
 80015cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015ce:	2301      	movs	r3, #1
 80015d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d2:	2300      	movs	r3, #0
 80015d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015d6:	2300      	movs	r3, #0
 80015d8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80015da:	f107 0314 	add.w	r3, r7, #20
 80015de:	4619      	mov	r1, r3
 80015e0:	4808      	ldr	r0, [pc, #32]	; (8001604 <MX_GPIO_Init+0xe4>)
 80015e2:	f000 fba1 	bl	8001d28 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80015e6:	2200      	movs	r2, #0
 80015e8:	2100      	movs	r1, #0
 80015ea:	2028      	movs	r0, #40	; 0x28
 80015ec:	f000 fb65 	bl	8001cba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80015f0:	2028      	movs	r0, #40	; 0x28
 80015f2:	f000 fb7e 	bl	8001cf2 <HAL_NVIC_EnableIRQ>

}
 80015f6:	bf00      	nop
 80015f8:	3728      	adds	r7, #40	; 0x28
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}
 80015fe:	bf00      	nop
 8001600:	40023800 	.word	0x40023800
 8001604:	40020000 	.word	0x40020000
 8001608:	10210000 	.word	0x10210000
 800160c:	40020800 	.word	0x40020800

08001610 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

// 5Hz update
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001610:	b480      	push	{r7}
 8001612:	b083      	sub	sp, #12
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM1){
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	4a05      	ldr	r2, [pc, #20]	; (8001634 <HAL_TIM_PeriodElapsedCallback+0x24>)
 800161e:	4293      	cmp	r3, r2
 8001620:	d102      	bne.n	8001628 <HAL_TIM_PeriodElapsedCallback+0x18>
		updateReady = 1;
 8001622:	4b05      	ldr	r3, [pc, #20]	; (8001638 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001624:	2201      	movs	r2, #1
 8001626:	601a      	str	r2, [r3, #0]
	}
}
 8001628:	bf00      	nop
 800162a:	370c      	adds	r7, #12
 800162c:	46bd      	mov	sp, r7
 800162e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001632:	4770      	bx	lr
 8001634:	40010000 	.word	0x40010000
 8001638:	20000094 	.word	0x20000094

0800163c <HAL_GPIO_EXTI_Callback>:

// calibrate button
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 800163c:	b480      	push	{r7}
 800163e:	b083      	sub	sp, #12
 8001640:	af00      	add	r7, sp, #0
 8001642:	4603      	mov	r3, r0
 8001644:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == B1_Pin){
 8001646:	88fb      	ldrh	r3, [r7, #6]
 8001648:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800164c:	d102      	bne.n	8001654 <HAL_GPIO_EXTI_Callback+0x18>
		// set offset flag
		offset = 1;
 800164e:	4b04      	ldr	r3, [pc, #16]	; (8001660 <HAL_GPIO_EXTI_Callback+0x24>)
 8001650:	2201      	movs	r2, #1
 8001652:	601a      	str	r2, [r3, #0]

		//test interrupt
		//HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, SET);
	}
}
 8001654:	bf00      	nop
 8001656:	370c      	adds	r7, #12
 8001658:	46bd      	mov	sp, r7
 800165a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165e:	4770      	bx	lr
 8001660:	20000098 	.word	0x20000098

08001664 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001664:	b480      	push	{r7}
 8001666:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001668:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 800166a:	e7fe      	b.n	800166a <Error_Handler+0x6>

0800166c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b082      	sub	sp, #8
 8001670:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001672:	2300      	movs	r3, #0
 8001674:	607b      	str	r3, [r7, #4]
 8001676:	4b10      	ldr	r3, [pc, #64]	; (80016b8 <HAL_MspInit+0x4c>)
 8001678:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800167a:	4a0f      	ldr	r2, [pc, #60]	; (80016b8 <HAL_MspInit+0x4c>)
 800167c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001680:	6453      	str	r3, [r2, #68]	; 0x44
 8001682:	4b0d      	ldr	r3, [pc, #52]	; (80016b8 <HAL_MspInit+0x4c>)
 8001684:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001686:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800168a:	607b      	str	r3, [r7, #4]
 800168c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800168e:	2300      	movs	r3, #0
 8001690:	603b      	str	r3, [r7, #0]
 8001692:	4b09      	ldr	r3, [pc, #36]	; (80016b8 <HAL_MspInit+0x4c>)
 8001694:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001696:	4a08      	ldr	r2, [pc, #32]	; (80016b8 <HAL_MspInit+0x4c>)
 8001698:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800169c:	6413      	str	r3, [r2, #64]	; 0x40
 800169e:	4b06      	ldr	r3, [pc, #24]	; (80016b8 <HAL_MspInit+0x4c>)
 80016a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016a6:	603b      	str	r3, [r7, #0]
 80016a8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80016aa:	2007      	movs	r0, #7
 80016ac:	f000 fafa 	bl	8001ca4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016b0:	bf00      	nop
 80016b2:	3708      	adds	r7, #8
 80016b4:	46bd      	mov	sp, r7
 80016b6:	bd80      	pop	{r7, pc}
 80016b8:	40023800 	.word	0x40023800

080016bc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b08a      	sub	sp, #40	; 0x28
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016c4:	f107 0314 	add.w	r3, r7, #20
 80016c8:	2200      	movs	r2, #0
 80016ca:	601a      	str	r2, [r3, #0]
 80016cc:	605a      	str	r2, [r3, #4]
 80016ce:	609a      	str	r2, [r3, #8]
 80016d0:	60da      	str	r2, [r3, #12]
 80016d2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	4a19      	ldr	r2, [pc, #100]	; (8001740 <HAL_I2C_MspInit+0x84>)
 80016da:	4293      	cmp	r3, r2
 80016dc:	d12b      	bne.n	8001736 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016de:	2300      	movs	r3, #0
 80016e0:	613b      	str	r3, [r7, #16]
 80016e2:	4b18      	ldr	r3, [pc, #96]	; (8001744 <HAL_I2C_MspInit+0x88>)
 80016e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016e6:	4a17      	ldr	r2, [pc, #92]	; (8001744 <HAL_I2C_MspInit+0x88>)
 80016e8:	f043 0302 	orr.w	r3, r3, #2
 80016ec:	6313      	str	r3, [r2, #48]	; 0x30
 80016ee:	4b15      	ldr	r3, [pc, #84]	; (8001744 <HAL_I2C_MspInit+0x88>)
 80016f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016f2:	f003 0302 	and.w	r3, r3, #2
 80016f6:	613b      	str	r3, [r7, #16]
 80016f8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80016fa:	23c0      	movs	r3, #192	; 0xc0
 80016fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016fe:	2312      	movs	r3, #18
 8001700:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001702:	2301      	movs	r3, #1
 8001704:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001706:	2303      	movs	r3, #3
 8001708:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800170a:	2304      	movs	r3, #4
 800170c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800170e:	f107 0314 	add.w	r3, r7, #20
 8001712:	4619      	mov	r1, r3
 8001714:	480c      	ldr	r0, [pc, #48]	; (8001748 <HAL_I2C_MspInit+0x8c>)
 8001716:	f000 fb07 	bl	8001d28 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800171a:	2300      	movs	r3, #0
 800171c:	60fb      	str	r3, [r7, #12]
 800171e:	4b09      	ldr	r3, [pc, #36]	; (8001744 <HAL_I2C_MspInit+0x88>)
 8001720:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001722:	4a08      	ldr	r2, [pc, #32]	; (8001744 <HAL_I2C_MspInit+0x88>)
 8001724:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001728:	6413      	str	r3, [r2, #64]	; 0x40
 800172a:	4b06      	ldr	r3, [pc, #24]	; (8001744 <HAL_I2C_MspInit+0x88>)
 800172c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800172e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001732:	60fb      	str	r3, [r7, #12]
 8001734:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001736:	bf00      	nop
 8001738:	3728      	adds	r7, #40	; 0x28
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	40005400 	.word	0x40005400
 8001744:	40023800 	.word	0x40023800
 8001748:	40020400 	.word	0x40020400

0800174c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b084      	sub	sp, #16
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	4a0e      	ldr	r2, [pc, #56]	; (8001794 <HAL_TIM_Base_MspInit+0x48>)
 800175a:	4293      	cmp	r3, r2
 800175c:	d115      	bne.n	800178a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800175e:	2300      	movs	r3, #0
 8001760:	60fb      	str	r3, [r7, #12]
 8001762:	4b0d      	ldr	r3, [pc, #52]	; (8001798 <HAL_TIM_Base_MspInit+0x4c>)
 8001764:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001766:	4a0c      	ldr	r2, [pc, #48]	; (8001798 <HAL_TIM_Base_MspInit+0x4c>)
 8001768:	f043 0301 	orr.w	r3, r3, #1
 800176c:	6453      	str	r3, [r2, #68]	; 0x44
 800176e:	4b0a      	ldr	r3, [pc, #40]	; (8001798 <HAL_TIM_Base_MspInit+0x4c>)
 8001770:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001772:	f003 0301 	and.w	r3, r3, #1
 8001776:	60fb      	str	r3, [r7, #12]
 8001778:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 800177a:	2200      	movs	r2, #0
 800177c:	2100      	movs	r1, #0
 800177e:	2019      	movs	r0, #25
 8001780:	f000 fa9b 	bl	8001cba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001784:	2019      	movs	r0, #25
 8001786:	f000 fab4 	bl	8001cf2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800178a:	bf00      	nop
 800178c:	3710      	adds	r7, #16
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	40010000 	.word	0x40010000
 8001798:	40023800 	.word	0x40023800

0800179c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800179c:	b480      	push	{r7}
 800179e:	b085      	sub	sp, #20
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	4a0b      	ldr	r2, [pc, #44]	; (80017d8 <HAL_TIM_PWM_MspInit+0x3c>)
 80017aa:	4293      	cmp	r3, r2
 80017ac:	d10d      	bne.n	80017ca <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80017ae:	2300      	movs	r3, #0
 80017b0:	60fb      	str	r3, [r7, #12]
 80017b2:	4b0a      	ldr	r3, [pc, #40]	; (80017dc <HAL_TIM_PWM_MspInit+0x40>)
 80017b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017b6:	4a09      	ldr	r2, [pc, #36]	; (80017dc <HAL_TIM_PWM_MspInit+0x40>)
 80017b8:	f043 0302 	orr.w	r3, r3, #2
 80017bc:	6413      	str	r3, [r2, #64]	; 0x40
 80017be:	4b07      	ldr	r3, [pc, #28]	; (80017dc <HAL_TIM_PWM_MspInit+0x40>)
 80017c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017c2:	f003 0302 	and.w	r3, r3, #2
 80017c6:	60fb      	str	r3, [r7, #12]
 80017c8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80017ca:	bf00      	nop
 80017cc:	3714      	adds	r7, #20
 80017ce:	46bd      	mov	sp, r7
 80017d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d4:	4770      	bx	lr
 80017d6:	bf00      	nop
 80017d8:	40000400 	.word	0x40000400
 80017dc:	40023800 	.word	0x40023800

080017e0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b088      	sub	sp, #32
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017e8:	f107 030c 	add.w	r3, r7, #12
 80017ec:	2200      	movs	r2, #0
 80017ee:	601a      	str	r2, [r3, #0]
 80017f0:	605a      	str	r2, [r3, #4]
 80017f2:	609a      	str	r2, [r3, #8]
 80017f4:	60da      	str	r2, [r3, #12]
 80017f6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	4a12      	ldr	r2, [pc, #72]	; (8001848 <HAL_TIM_MspPostInit+0x68>)
 80017fe:	4293      	cmp	r3, r2
 8001800:	d11d      	bne.n	800183e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001802:	2300      	movs	r3, #0
 8001804:	60bb      	str	r3, [r7, #8]
 8001806:	4b11      	ldr	r3, [pc, #68]	; (800184c <HAL_TIM_MspPostInit+0x6c>)
 8001808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800180a:	4a10      	ldr	r2, [pc, #64]	; (800184c <HAL_TIM_MspPostInit+0x6c>)
 800180c:	f043 0301 	orr.w	r3, r3, #1
 8001810:	6313      	str	r3, [r2, #48]	; 0x30
 8001812:	4b0e      	ldr	r3, [pc, #56]	; (800184c <HAL_TIM_MspPostInit+0x6c>)
 8001814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001816:	f003 0301 	and.w	r3, r3, #1
 800181a:	60bb      	str	r3, [r7, #8]
 800181c:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = xLED_Pin|yLED_Pin;
 800181e:	23c0      	movs	r3, #192	; 0xc0
 8001820:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001822:	2302      	movs	r3, #2
 8001824:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001826:	2300      	movs	r3, #0
 8001828:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800182a:	2300      	movs	r3, #0
 800182c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800182e:	2302      	movs	r3, #2
 8001830:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001832:	f107 030c 	add.w	r3, r7, #12
 8001836:	4619      	mov	r1, r3
 8001838:	4805      	ldr	r0, [pc, #20]	; (8001850 <HAL_TIM_MspPostInit+0x70>)
 800183a:	f000 fa75 	bl	8001d28 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800183e:	bf00      	nop
 8001840:	3720      	adds	r7, #32
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}
 8001846:	bf00      	nop
 8001848:	40000400 	.word	0x40000400
 800184c:	40023800 	.word	0x40023800
 8001850:	40020000 	.word	0x40020000

08001854 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b08a      	sub	sp, #40	; 0x28
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800185c:	f107 0314 	add.w	r3, r7, #20
 8001860:	2200      	movs	r2, #0
 8001862:	601a      	str	r2, [r3, #0]
 8001864:	605a      	str	r2, [r3, #4]
 8001866:	609a      	str	r2, [r3, #8]
 8001868:	60da      	str	r2, [r3, #12]
 800186a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	4a19      	ldr	r2, [pc, #100]	; (80018d8 <HAL_UART_MspInit+0x84>)
 8001872:	4293      	cmp	r3, r2
 8001874:	d12b      	bne.n	80018ce <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001876:	2300      	movs	r3, #0
 8001878:	613b      	str	r3, [r7, #16]
 800187a:	4b18      	ldr	r3, [pc, #96]	; (80018dc <HAL_UART_MspInit+0x88>)
 800187c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800187e:	4a17      	ldr	r2, [pc, #92]	; (80018dc <HAL_UART_MspInit+0x88>)
 8001880:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001884:	6413      	str	r3, [r2, #64]	; 0x40
 8001886:	4b15      	ldr	r3, [pc, #84]	; (80018dc <HAL_UART_MspInit+0x88>)
 8001888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800188a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800188e:	613b      	str	r3, [r7, #16]
 8001890:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001892:	2300      	movs	r3, #0
 8001894:	60fb      	str	r3, [r7, #12]
 8001896:	4b11      	ldr	r3, [pc, #68]	; (80018dc <HAL_UART_MspInit+0x88>)
 8001898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800189a:	4a10      	ldr	r2, [pc, #64]	; (80018dc <HAL_UART_MspInit+0x88>)
 800189c:	f043 0301 	orr.w	r3, r3, #1
 80018a0:	6313      	str	r3, [r2, #48]	; 0x30
 80018a2:	4b0e      	ldr	r3, [pc, #56]	; (80018dc <HAL_UART_MspInit+0x88>)
 80018a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018a6:	f003 0301 	and.w	r3, r3, #1
 80018aa:	60fb      	str	r3, [r7, #12]
 80018ac:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80018ae:	230c      	movs	r3, #12
 80018b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018b2:	2302      	movs	r3, #2
 80018b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b6:	2300      	movs	r3, #0
 80018b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018ba:	2300      	movs	r3, #0
 80018bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80018be:	2307      	movs	r3, #7
 80018c0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018c2:	f107 0314 	add.w	r3, r7, #20
 80018c6:	4619      	mov	r1, r3
 80018c8:	4805      	ldr	r0, [pc, #20]	; (80018e0 <HAL_UART_MspInit+0x8c>)
 80018ca:	f000 fa2d 	bl	8001d28 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80018ce:	bf00      	nop
 80018d0:	3728      	adds	r7, #40	; 0x28
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}
 80018d6:	bf00      	nop
 80018d8:	40004400 	.word	0x40004400
 80018dc:	40023800 	.word	0x40023800
 80018e0:	40020000 	.word	0x40020000

080018e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018e4:	b480      	push	{r7}
 80018e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80018e8:	e7fe      	b.n	80018e8 <NMI_Handler+0x4>

080018ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018ea:	b480      	push	{r7}
 80018ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018ee:	e7fe      	b.n	80018ee <HardFault_Handler+0x4>

080018f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018f0:	b480      	push	{r7}
 80018f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018f4:	e7fe      	b.n	80018f4 <MemManage_Handler+0x4>

080018f6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018f6:	b480      	push	{r7}
 80018f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018fa:	e7fe      	b.n	80018fa <BusFault_Handler+0x4>

080018fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018fc:	b480      	push	{r7}
 80018fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001900:	e7fe      	b.n	8001900 <UsageFault_Handler+0x4>

08001902 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001902:	b480      	push	{r7}
 8001904:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001906:	bf00      	nop
 8001908:	46bd      	mov	sp, r7
 800190a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190e:	4770      	bx	lr

08001910 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001910:	b480      	push	{r7}
 8001912:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001914:	bf00      	nop
 8001916:	46bd      	mov	sp, r7
 8001918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191c:	4770      	bx	lr

0800191e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800191e:	b480      	push	{r7}
 8001920:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001922:	bf00      	nop
 8001924:	46bd      	mov	sp, r7
 8001926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192a:	4770      	bx	lr

0800192c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001930:	f000 f8a6 	bl	8001a80 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001934:	bf00      	nop
 8001936:	bd80      	pop	{r7, pc}

08001938 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800193c:	4802      	ldr	r0, [pc, #8]	; (8001948 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800193e:	f002 f859 	bl	80039f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001942:	bf00      	nop
 8001944:	bd80      	pop	{r7, pc}
 8001946:	bf00      	nop
 8001948:	2000014c 	.word	0x2000014c

0800194c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001950:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001954:	f000 fb84 	bl	8002060 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001958:	bf00      	nop
 800195a:	bd80      	pop	{r7, pc}

0800195c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800195c:	b480      	push	{r7}
 800195e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001960:	4b08      	ldr	r3, [pc, #32]	; (8001984 <SystemInit+0x28>)
 8001962:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001966:	4a07      	ldr	r2, [pc, #28]	; (8001984 <SystemInit+0x28>)
 8001968:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800196c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001970:	4b04      	ldr	r3, [pc, #16]	; (8001984 <SystemInit+0x28>)
 8001972:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001976:	609a      	str	r2, [r3, #8]
#endif
}
 8001978:	bf00      	nop
 800197a:	46bd      	mov	sp, r7
 800197c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001980:	4770      	bx	lr
 8001982:	bf00      	nop
 8001984:	e000ed00 	.word	0xe000ed00

08001988 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001988:	f8df d034 	ldr.w	sp, [pc, #52]	; 80019c0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800198c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800198e:	e003      	b.n	8001998 <LoopCopyDataInit>

08001990 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001990:	4b0c      	ldr	r3, [pc, #48]	; (80019c4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001992:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001994:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001996:	3104      	adds	r1, #4

08001998 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001998:	480b      	ldr	r0, [pc, #44]	; (80019c8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800199a:	4b0c      	ldr	r3, [pc, #48]	; (80019cc <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800199c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800199e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80019a0:	d3f6      	bcc.n	8001990 <CopyDataInit>
  ldr  r2, =_sbss
 80019a2:	4a0b      	ldr	r2, [pc, #44]	; (80019d0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80019a4:	e002      	b.n	80019ac <LoopFillZerobss>

080019a6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80019a6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80019a8:	f842 3b04 	str.w	r3, [r2], #4

080019ac <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80019ac:	4b09      	ldr	r3, [pc, #36]	; (80019d4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80019ae:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80019b0:	d3f9      	bcc.n	80019a6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80019b2:	f7ff ffd3 	bl	800195c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80019b6:	f003 f9e9 	bl	8004d8c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80019ba:	f7ff fc13 	bl	80011e4 <main>
  bx  lr    
 80019be:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80019c0:	20018000 	.word	0x20018000
  ldr  r3, =_sidata
 80019c4:	08006520 	.word	0x08006520
  ldr  r0, =_sdata
 80019c8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80019cc:	20000074 	.word	0x20000074
  ldr  r2, =_sbss
 80019d0:	20000078 	.word	0x20000078
  ldr  r3, = _ebss
 80019d4:	200001ec 	.word	0x200001ec

080019d8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80019d8:	e7fe      	b.n	80019d8 <ADC_IRQHandler>
	...

080019dc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80019e0:	4b0e      	ldr	r3, [pc, #56]	; (8001a1c <HAL_Init+0x40>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	4a0d      	ldr	r2, [pc, #52]	; (8001a1c <HAL_Init+0x40>)
 80019e6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80019ea:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80019ec:	4b0b      	ldr	r3, [pc, #44]	; (8001a1c <HAL_Init+0x40>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	4a0a      	ldr	r2, [pc, #40]	; (8001a1c <HAL_Init+0x40>)
 80019f2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80019f6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80019f8:	4b08      	ldr	r3, [pc, #32]	; (8001a1c <HAL_Init+0x40>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	4a07      	ldr	r2, [pc, #28]	; (8001a1c <HAL_Init+0x40>)
 80019fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a02:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a04:	2003      	movs	r0, #3
 8001a06:	f000 f94d 	bl	8001ca4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a0a:	2000      	movs	r0, #0
 8001a0c:	f000 f808 	bl	8001a20 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a10:	f7ff fe2c 	bl	800166c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a14:	2300      	movs	r3, #0
}
 8001a16:	4618      	mov	r0, r3
 8001a18:	bd80      	pop	{r7, pc}
 8001a1a:	bf00      	nop
 8001a1c:	40023c00 	.word	0x40023c00

08001a20 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b082      	sub	sp, #8
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a28:	4b12      	ldr	r3, [pc, #72]	; (8001a74 <HAL_InitTick+0x54>)
 8001a2a:	681a      	ldr	r2, [r3, #0]
 8001a2c:	4b12      	ldr	r3, [pc, #72]	; (8001a78 <HAL_InitTick+0x58>)
 8001a2e:	781b      	ldrb	r3, [r3, #0]
 8001a30:	4619      	mov	r1, r3
 8001a32:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a36:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a3e:	4618      	mov	r0, r3
 8001a40:	f000 f965 	bl	8001d0e <HAL_SYSTICK_Config>
 8001a44:	4603      	mov	r3, r0
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d001      	beq.n	8001a4e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	e00e      	b.n	8001a6c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	2b0f      	cmp	r3, #15
 8001a52:	d80a      	bhi.n	8001a6a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a54:	2200      	movs	r2, #0
 8001a56:	6879      	ldr	r1, [r7, #4]
 8001a58:	f04f 30ff 	mov.w	r0, #4294967295
 8001a5c:	f000 f92d 	bl	8001cba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a60:	4a06      	ldr	r2, [pc, #24]	; (8001a7c <HAL_InitTick+0x5c>)
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a66:	2300      	movs	r3, #0
 8001a68:	e000      	b.n	8001a6c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001a6a:	2301      	movs	r3, #1
}
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	3708      	adds	r7, #8
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bd80      	pop	{r7, pc}
 8001a74:	20000000 	.word	0x20000000
 8001a78:	20000008 	.word	0x20000008
 8001a7c:	20000004 	.word	0x20000004

08001a80 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a80:	b480      	push	{r7}
 8001a82:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a84:	4b06      	ldr	r3, [pc, #24]	; (8001aa0 <HAL_IncTick+0x20>)
 8001a86:	781b      	ldrb	r3, [r3, #0]
 8001a88:	461a      	mov	r2, r3
 8001a8a:	4b06      	ldr	r3, [pc, #24]	; (8001aa4 <HAL_IncTick+0x24>)
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	4413      	add	r3, r2
 8001a90:	4a04      	ldr	r2, [pc, #16]	; (8001aa4 <HAL_IncTick+0x24>)
 8001a92:	6013      	str	r3, [r2, #0]
}
 8001a94:	bf00      	nop
 8001a96:	46bd      	mov	sp, r7
 8001a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9c:	4770      	bx	lr
 8001a9e:	bf00      	nop
 8001aa0:	20000008 	.word	0x20000008
 8001aa4:	200001e8 	.word	0x200001e8

08001aa8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	af00      	add	r7, sp, #0
  return uwTick;
 8001aac:	4b03      	ldr	r3, [pc, #12]	; (8001abc <HAL_GetTick+0x14>)
 8001aae:	681b      	ldr	r3, [r3, #0]
}
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab8:	4770      	bx	lr
 8001aba:	bf00      	nop
 8001abc:	200001e8 	.word	0x200001e8

08001ac0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b084      	sub	sp, #16
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ac8:	f7ff ffee 	bl	8001aa8 <HAL_GetTick>
 8001acc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ad8:	d005      	beq.n	8001ae6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ada:	4b09      	ldr	r3, [pc, #36]	; (8001b00 <HAL_Delay+0x40>)
 8001adc:	781b      	ldrb	r3, [r3, #0]
 8001ade:	461a      	mov	r2, r3
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	4413      	add	r3, r2
 8001ae4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001ae6:	bf00      	nop
 8001ae8:	f7ff ffde 	bl	8001aa8 <HAL_GetTick>
 8001aec:	4602      	mov	r2, r0
 8001aee:	68bb      	ldr	r3, [r7, #8]
 8001af0:	1ad3      	subs	r3, r2, r3
 8001af2:	68fa      	ldr	r2, [r7, #12]
 8001af4:	429a      	cmp	r2, r3
 8001af6:	d8f7      	bhi.n	8001ae8 <HAL_Delay+0x28>
  {
  }
}
 8001af8:	bf00      	nop
 8001afa:	3710      	adds	r7, #16
 8001afc:	46bd      	mov	sp, r7
 8001afe:	bd80      	pop	{r7, pc}
 8001b00:	20000008 	.word	0x20000008

08001b04 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b04:	b480      	push	{r7}
 8001b06:	b085      	sub	sp, #20
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	f003 0307 	and.w	r3, r3, #7
 8001b12:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b14:	4b0c      	ldr	r3, [pc, #48]	; (8001b48 <__NVIC_SetPriorityGrouping+0x44>)
 8001b16:	68db      	ldr	r3, [r3, #12]
 8001b18:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b1a:	68ba      	ldr	r2, [r7, #8]
 8001b1c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001b20:	4013      	ands	r3, r2
 8001b22:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b28:	68bb      	ldr	r3, [r7, #8]
 8001b2a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b2c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001b30:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b34:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b36:	4a04      	ldr	r2, [pc, #16]	; (8001b48 <__NVIC_SetPriorityGrouping+0x44>)
 8001b38:	68bb      	ldr	r3, [r7, #8]
 8001b3a:	60d3      	str	r3, [r2, #12]
}
 8001b3c:	bf00      	nop
 8001b3e:	3714      	adds	r7, #20
 8001b40:	46bd      	mov	sp, r7
 8001b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b46:	4770      	bx	lr
 8001b48:	e000ed00 	.word	0xe000ed00

08001b4c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b50:	4b04      	ldr	r3, [pc, #16]	; (8001b64 <__NVIC_GetPriorityGrouping+0x18>)
 8001b52:	68db      	ldr	r3, [r3, #12]
 8001b54:	0a1b      	lsrs	r3, r3, #8
 8001b56:	f003 0307 	and.w	r3, r3, #7
}
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b62:	4770      	bx	lr
 8001b64:	e000ed00 	.word	0xe000ed00

08001b68 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	b083      	sub	sp, #12
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	4603      	mov	r3, r0
 8001b70:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	db0b      	blt.n	8001b92 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b7a:	79fb      	ldrb	r3, [r7, #7]
 8001b7c:	f003 021f 	and.w	r2, r3, #31
 8001b80:	4907      	ldr	r1, [pc, #28]	; (8001ba0 <__NVIC_EnableIRQ+0x38>)
 8001b82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b86:	095b      	lsrs	r3, r3, #5
 8001b88:	2001      	movs	r0, #1
 8001b8a:	fa00 f202 	lsl.w	r2, r0, r2
 8001b8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001b92:	bf00      	nop
 8001b94:	370c      	adds	r7, #12
 8001b96:	46bd      	mov	sp, r7
 8001b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9c:	4770      	bx	lr
 8001b9e:	bf00      	nop
 8001ba0:	e000e100 	.word	0xe000e100

08001ba4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	b083      	sub	sp, #12
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	4603      	mov	r3, r0
 8001bac:	6039      	str	r1, [r7, #0]
 8001bae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	db0a      	blt.n	8001bce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	b2da      	uxtb	r2, r3
 8001bbc:	490c      	ldr	r1, [pc, #48]	; (8001bf0 <__NVIC_SetPriority+0x4c>)
 8001bbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bc2:	0112      	lsls	r2, r2, #4
 8001bc4:	b2d2      	uxtb	r2, r2
 8001bc6:	440b      	add	r3, r1
 8001bc8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001bcc:	e00a      	b.n	8001be4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	b2da      	uxtb	r2, r3
 8001bd2:	4908      	ldr	r1, [pc, #32]	; (8001bf4 <__NVIC_SetPriority+0x50>)
 8001bd4:	79fb      	ldrb	r3, [r7, #7]
 8001bd6:	f003 030f 	and.w	r3, r3, #15
 8001bda:	3b04      	subs	r3, #4
 8001bdc:	0112      	lsls	r2, r2, #4
 8001bde:	b2d2      	uxtb	r2, r2
 8001be0:	440b      	add	r3, r1
 8001be2:	761a      	strb	r2, [r3, #24]
}
 8001be4:	bf00      	nop
 8001be6:	370c      	adds	r7, #12
 8001be8:	46bd      	mov	sp, r7
 8001bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bee:	4770      	bx	lr
 8001bf0:	e000e100 	.word	0xe000e100
 8001bf4:	e000ed00 	.word	0xe000ed00

08001bf8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	b089      	sub	sp, #36	; 0x24
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	60f8      	str	r0, [r7, #12]
 8001c00:	60b9      	str	r1, [r7, #8]
 8001c02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	f003 0307 	and.w	r3, r3, #7
 8001c0a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c0c:	69fb      	ldr	r3, [r7, #28]
 8001c0e:	f1c3 0307 	rsb	r3, r3, #7
 8001c12:	2b04      	cmp	r3, #4
 8001c14:	bf28      	it	cs
 8001c16:	2304      	movcs	r3, #4
 8001c18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c1a:	69fb      	ldr	r3, [r7, #28]
 8001c1c:	3304      	adds	r3, #4
 8001c1e:	2b06      	cmp	r3, #6
 8001c20:	d902      	bls.n	8001c28 <NVIC_EncodePriority+0x30>
 8001c22:	69fb      	ldr	r3, [r7, #28]
 8001c24:	3b03      	subs	r3, #3
 8001c26:	e000      	b.n	8001c2a <NVIC_EncodePriority+0x32>
 8001c28:	2300      	movs	r3, #0
 8001c2a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c2c:	f04f 32ff 	mov.w	r2, #4294967295
 8001c30:	69bb      	ldr	r3, [r7, #24]
 8001c32:	fa02 f303 	lsl.w	r3, r2, r3
 8001c36:	43da      	mvns	r2, r3
 8001c38:	68bb      	ldr	r3, [r7, #8]
 8001c3a:	401a      	ands	r2, r3
 8001c3c:	697b      	ldr	r3, [r7, #20]
 8001c3e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c40:	f04f 31ff 	mov.w	r1, #4294967295
 8001c44:	697b      	ldr	r3, [r7, #20]
 8001c46:	fa01 f303 	lsl.w	r3, r1, r3
 8001c4a:	43d9      	mvns	r1, r3
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c50:	4313      	orrs	r3, r2
         );
}
 8001c52:	4618      	mov	r0, r3
 8001c54:	3724      	adds	r7, #36	; 0x24
 8001c56:	46bd      	mov	sp, r7
 8001c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5c:	4770      	bx	lr
	...

08001c60 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b082      	sub	sp, #8
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	3b01      	subs	r3, #1
 8001c6c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001c70:	d301      	bcc.n	8001c76 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c72:	2301      	movs	r3, #1
 8001c74:	e00f      	b.n	8001c96 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c76:	4a0a      	ldr	r2, [pc, #40]	; (8001ca0 <SysTick_Config+0x40>)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	3b01      	subs	r3, #1
 8001c7c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c7e:	210f      	movs	r1, #15
 8001c80:	f04f 30ff 	mov.w	r0, #4294967295
 8001c84:	f7ff ff8e 	bl	8001ba4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c88:	4b05      	ldr	r3, [pc, #20]	; (8001ca0 <SysTick_Config+0x40>)
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c8e:	4b04      	ldr	r3, [pc, #16]	; (8001ca0 <SysTick_Config+0x40>)
 8001c90:	2207      	movs	r2, #7
 8001c92:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c94:	2300      	movs	r3, #0
}
 8001c96:	4618      	mov	r0, r3
 8001c98:	3708      	adds	r7, #8
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}
 8001c9e:	bf00      	nop
 8001ca0:	e000e010 	.word	0xe000e010

08001ca4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b082      	sub	sp, #8
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001cac:	6878      	ldr	r0, [r7, #4]
 8001cae:	f7ff ff29 	bl	8001b04 <__NVIC_SetPriorityGrouping>
}
 8001cb2:	bf00      	nop
 8001cb4:	3708      	adds	r7, #8
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bd80      	pop	{r7, pc}

08001cba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001cba:	b580      	push	{r7, lr}
 8001cbc:	b086      	sub	sp, #24
 8001cbe:	af00      	add	r7, sp, #0
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	60b9      	str	r1, [r7, #8]
 8001cc4:	607a      	str	r2, [r7, #4]
 8001cc6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ccc:	f7ff ff3e 	bl	8001b4c <__NVIC_GetPriorityGrouping>
 8001cd0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001cd2:	687a      	ldr	r2, [r7, #4]
 8001cd4:	68b9      	ldr	r1, [r7, #8]
 8001cd6:	6978      	ldr	r0, [r7, #20]
 8001cd8:	f7ff ff8e 	bl	8001bf8 <NVIC_EncodePriority>
 8001cdc:	4602      	mov	r2, r0
 8001cde:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ce2:	4611      	mov	r1, r2
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	f7ff ff5d 	bl	8001ba4 <__NVIC_SetPriority>
}
 8001cea:	bf00      	nop
 8001cec:	3718      	adds	r7, #24
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bd80      	pop	{r7, pc}

08001cf2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cf2:	b580      	push	{r7, lr}
 8001cf4:	b082      	sub	sp, #8
 8001cf6:	af00      	add	r7, sp, #0
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001cfc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d00:	4618      	mov	r0, r3
 8001d02:	f7ff ff31 	bl	8001b68 <__NVIC_EnableIRQ>
}
 8001d06:	bf00      	nop
 8001d08:	3708      	adds	r7, #8
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bd80      	pop	{r7, pc}

08001d0e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d0e:	b580      	push	{r7, lr}
 8001d10:	b082      	sub	sp, #8
 8001d12:	af00      	add	r7, sp, #0
 8001d14:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d16:	6878      	ldr	r0, [r7, #4]
 8001d18:	f7ff ffa2 	bl	8001c60 <SysTick_Config>
 8001d1c:	4603      	mov	r3, r0
}
 8001d1e:	4618      	mov	r0, r3
 8001d20:	3708      	adds	r7, #8
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bd80      	pop	{r7, pc}
	...

08001d28 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	b089      	sub	sp, #36	; 0x24
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
 8001d30:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001d32:	2300      	movs	r3, #0
 8001d34:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001d36:	2300      	movs	r3, #0
 8001d38:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d3e:	2300      	movs	r3, #0
 8001d40:	61fb      	str	r3, [r7, #28]
 8001d42:	e159      	b.n	8001ff8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001d44:	2201      	movs	r2, #1
 8001d46:	69fb      	ldr	r3, [r7, #28]
 8001d48:	fa02 f303 	lsl.w	r3, r2, r3
 8001d4c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	697a      	ldr	r2, [r7, #20]
 8001d54:	4013      	ands	r3, r2
 8001d56:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001d58:	693a      	ldr	r2, [r7, #16]
 8001d5a:	697b      	ldr	r3, [r7, #20]
 8001d5c:	429a      	cmp	r2, r3
 8001d5e:	f040 8148 	bne.w	8001ff2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	685b      	ldr	r3, [r3, #4]
 8001d66:	2b01      	cmp	r3, #1
 8001d68:	d00b      	beq.n	8001d82 <HAL_GPIO_Init+0x5a>
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	685b      	ldr	r3, [r3, #4]
 8001d6e:	2b02      	cmp	r3, #2
 8001d70:	d007      	beq.n	8001d82 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001d76:	2b11      	cmp	r3, #17
 8001d78:	d003      	beq.n	8001d82 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	685b      	ldr	r3, [r3, #4]
 8001d7e:	2b12      	cmp	r3, #18
 8001d80:	d130      	bne.n	8001de4 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	689b      	ldr	r3, [r3, #8]
 8001d86:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001d88:	69fb      	ldr	r3, [r7, #28]
 8001d8a:	005b      	lsls	r3, r3, #1
 8001d8c:	2203      	movs	r2, #3
 8001d8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d92:	43db      	mvns	r3, r3
 8001d94:	69ba      	ldr	r2, [r7, #24]
 8001d96:	4013      	ands	r3, r2
 8001d98:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001d9a:	683b      	ldr	r3, [r7, #0]
 8001d9c:	68da      	ldr	r2, [r3, #12]
 8001d9e:	69fb      	ldr	r3, [r7, #28]
 8001da0:	005b      	lsls	r3, r3, #1
 8001da2:	fa02 f303 	lsl.w	r3, r2, r3
 8001da6:	69ba      	ldr	r2, [r7, #24]
 8001da8:	4313      	orrs	r3, r2
 8001daa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	69ba      	ldr	r2, [r7, #24]
 8001db0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	685b      	ldr	r3, [r3, #4]
 8001db6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001db8:	2201      	movs	r2, #1
 8001dba:	69fb      	ldr	r3, [r7, #28]
 8001dbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc0:	43db      	mvns	r3, r3
 8001dc2:	69ba      	ldr	r2, [r7, #24]
 8001dc4:	4013      	ands	r3, r2
 8001dc6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	685b      	ldr	r3, [r3, #4]
 8001dcc:	091b      	lsrs	r3, r3, #4
 8001dce:	f003 0201 	and.w	r2, r3, #1
 8001dd2:	69fb      	ldr	r3, [r7, #28]
 8001dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd8:	69ba      	ldr	r2, [r7, #24]
 8001dda:	4313      	orrs	r3, r2
 8001ddc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	69ba      	ldr	r2, [r7, #24]
 8001de2:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	68db      	ldr	r3, [r3, #12]
 8001de8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001dea:	69fb      	ldr	r3, [r7, #28]
 8001dec:	005b      	lsls	r3, r3, #1
 8001dee:	2203      	movs	r2, #3
 8001df0:	fa02 f303 	lsl.w	r3, r2, r3
 8001df4:	43db      	mvns	r3, r3
 8001df6:	69ba      	ldr	r2, [r7, #24]
 8001df8:	4013      	ands	r3, r2
 8001dfa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	689a      	ldr	r2, [r3, #8]
 8001e00:	69fb      	ldr	r3, [r7, #28]
 8001e02:	005b      	lsls	r3, r3, #1
 8001e04:	fa02 f303 	lsl.w	r3, r2, r3
 8001e08:	69ba      	ldr	r2, [r7, #24]
 8001e0a:	4313      	orrs	r3, r2
 8001e0c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	69ba      	ldr	r2, [r7, #24]
 8001e12:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	2b02      	cmp	r3, #2
 8001e1a:	d003      	beq.n	8001e24 <HAL_GPIO_Init+0xfc>
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	685b      	ldr	r3, [r3, #4]
 8001e20:	2b12      	cmp	r3, #18
 8001e22:	d123      	bne.n	8001e6c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001e24:	69fb      	ldr	r3, [r7, #28]
 8001e26:	08da      	lsrs	r2, r3, #3
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	3208      	adds	r2, #8
 8001e2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e30:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001e32:	69fb      	ldr	r3, [r7, #28]
 8001e34:	f003 0307 	and.w	r3, r3, #7
 8001e38:	009b      	lsls	r3, r3, #2
 8001e3a:	220f      	movs	r2, #15
 8001e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e40:	43db      	mvns	r3, r3
 8001e42:	69ba      	ldr	r2, [r7, #24]
 8001e44:	4013      	ands	r3, r2
 8001e46:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001e48:	683b      	ldr	r3, [r7, #0]
 8001e4a:	691a      	ldr	r2, [r3, #16]
 8001e4c:	69fb      	ldr	r3, [r7, #28]
 8001e4e:	f003 0307 	and.w	r3, r3, #7
 8001e52:	009b      	lsls	r3, r3, #2
 8001e54:	fa02 f303 	lsl.w	r3, r2, r3
 8001e58:	69ba      	ldr	r2, [r7, #24]
 8001e5a:	4313      	orrs	r3, r2
 8001e5c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001e5e:	69fb      	ldr	r3, [r7, #28]
 8001e60:	08da      	lsrs	r2, r3, #3
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	3208      	adds	r2, #8
 8001e66:	69b9      	ldr	r1, [r7, #24]
 8001e68:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001e72:	69fb      	ldr	r3, [r7, #28]
 8001e74:	005b      	lsls	r3, r3, #1
 8001e76:	2203      	movs	r2, #3
 8001e78:	fa02 f303 	lsl.w	r3, r2, r3
 8001e7c:	43db      	mvns	r3, r3
 8001e7e:	69ba      	ldr	r2, [r7, #24]
 8001e80:	4013      	ands	r3, r2
 8001e82:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	685b      	ldr	r3, [r3, #4]
 8001e88:	f003 0203 	and.w	r2, r3, #3
 8001e8c:	69fb      	ldr	r3, [r7, #28]
 8001e8e:	005b      	lsls	r3, r3, #1
 8001e90:	fa02 f303 	lsl.w	r3, r2, r3
 8001e94:	69ba      	ldr	r2, [r7, #24]
 8001e96:	4313      	orrs	r3, r2
 8001e98:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	69ba      	ldr	r2, [r7, #24]
 8001e9e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	685b      	ldr	r3, [r3, #4]
 8001ea4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	f000 80a2 	beq.w	8001ff2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001eae:	2300      	movs	r3, #0
 8001eb0:	60fb      	str	r3, [r7, #12]
 8001eb2:	4b56      	ldr	r3, [pc, #344]	; (800200c <HAL_GPIO_Init+0x2e4>)
 8001eb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001eb6:	4a55      	ldr	r2, [pc, #340]	; (800200c <HAL_GPIO_Init+0x2e4>)
 8001eb8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ebc:	6453      	str	r3, [r2, #68]	; 0x44
 8001ebe:	4b53      	ldr	r3, [pc, #332]	; (800200c <HAL_GPIO_Init+0x2e4>)
 8001ec0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ec2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ec6:	60fb      	str	r3, [r7, #12]
 8001ec8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001eca:	4a51      	ldr	r2, [pc, #324]	; (8002010 <HAL_GPIO_Init+0x2e8>)
 8001ecc:	69fb      	ldr	r3, [r7, #28]
 8001ece:	089b      	lsrs	r3, r3, #2
 8001ed0:	3302      	adds	r3, #2
 8001ed2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ed6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001ed8:	69fb      	ldr	r3, [r7, #28]
 8001eda:	f003 0303 	and.w	r3, r3, #3
 8001ede:	009b      	lsls	r3, r3, #2
 8001ee0:	220f      	movs	r2, #15
 8001ee2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ee6:	43db      	mvns	r3, r3
 8001ee8:	69ba      	ldr	r2, [r7, #24]
 8001eea:	4013      	ands	r3, r2
 8001eec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	4a48      	ldr	r2, [pc, #288]	; (8002014 <HAL_GPIO_Init+0x2ec>)
 8001ef2:	4293      	cmp	r3, r2
 8001ef4:	d019      	beq.n	8001f2a <HAL_GPIO_Init+0x202>
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	4a47      	ldr	r2, [pc, #284]	; (8002018 <HAL_GPIO_Init+0x2f0>)
 8001efa:	4293      	cmp	r3, r2
 8001efc:	d013      	beq.n	8001f26 <HAL_GPIO_Init+0x1fe>
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	4a46      	ldr	r2, [pc, #280]	; (800201c <HAL_GPIO_Init+0x2f4>)
 8001f02:	4293      	cmp	r3, r2
 8001f04:	d00d      	beq.n	8001f22 <HAL_GPIO_Init+0x1fa>
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	4a45      	ldr	r2, [pc, #276]	; (8002020 <HAL_GPIO_Init+0x2f8>)
 8001f0a:	4293      	cmp	r3, r2
 8001f0c:	d007      	beq.n	8001f1e <HAL_GPIO_Init+0x1f6>
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	4a44      	ldr	r2, [pc, #272]	; (8002024 <HAL_GPIO_Init+0x2fc>)
 8001f12:	4293      	cmp	r3, r2
 8001f14:	d101      	bne.n	8001f1a <HAL_GPIO_Init+0x1f2>
 8001f16:	2304      	movs	r3, #4
 8001f18:	e008      	b.n	8001f2c <HAL_GPIO_Init+0x204>
 8001f1a:	2307      	movs	r3, #7
 8001f1c:	e006      	b.n	8001f2c <HAL_GPIO_Init+0x204>
 8001f1e:	2303      	movs	r3, #3
 8001f20:	e004      	b.n	8001f2c <HAL_GPIO_Init+0x204>
 8001f22:	2302      	movs	r3, #2
 8001f24:	e002      	b.n	8001f2c <HAL_GPIO_Init+0x204>
 8001f26:	2301      	movs	r3, #1
 8001f28:	e000      	b.n	8001f2c <HAL_GPIO_Init+0x204>
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	69fa      	ldr	r2, [r7, #28]
 8001f2e:	f002 0203 	and.w	r2, r2, #3
 8001f32:	0092      	lsls	r2, r2, #2
 8001f34:	4093      	lsls	r3, r2
 8001f36:	69ba      	ldr	r2, [r7, #24]
 8001f38:	4313      	orrs	r3, r2
 8001f3a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001f3c:	4934      	ldr	r1, [pc, #208]	; (8002010 <HAL_GPIO_Init+0x2e8>)
 8001f3e:	69fb      	ldr	r3, [r7, #28]
 8001f40:	089b      	lsrs	r3, r3, #2
 8001f42:	3302      	adds	r3, #2
 8001f44:	69ba      	ldr	r2, [r7, #24]
 8001f46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001f4a:	4b37      	ldr	r3, [pc, #220]	; (8002028 <HAL_GPIO_Init+0x300>)
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f50:	693b      	ldr	r3, [r7, #16]
 8001f52:	43db      	mvns	r3, r3
 8001f54:	69ba      	ldr	r2, [r7, #24]
 8001f56:	4013      	ands	r3, r2
 8001f58:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	685b      	ldr	r3, [r3, #4]
 8001f5e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d003      	beq.n	8001f6e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001f66:	69ba      	ldr	r2, [r7, #24]
 8001f68:	693b      	ldr	r3, [r7, #16]
 8001f6a:	4313      	orrs	r3, r2
 8001f6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001f6e:	4a2e      	ldr	r2, [pc, #184]	; (8002028 <HAL_GPIO_Init+0x300>)
 8001f70:	69bb      	ldr	r3, [r7, #24]
 8001f72:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001f74:	4b2c      	ldr	r3, [pc, #176]	; (8002028 <HAL_GPIO_Init+0x300>)
 8001f76:	685b      	ldr	r3, [r3, #4]
 8001f78:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f7a:	693b      	ldr	r3, [r7, #16]
 8001f7c:	43db      	mvns	r3, r3
 8001f7e:	69ba      	ldr	r2, [r7, #24]
 8001f80:	4013      	ands	r3, r2
 8001f82:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	685b      	ldr	r3, [r3, #4]
 8001f88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d003      	beq.n	8001f98 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001f90:	69ba      	ldr	r2, [r7, #24]
 8001f92:	693b      	ldr	r3, [r7, #16]
 8001f94:	4313      	orrs	r3, r2
 8001f96:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001f98:	4a23      	ldr	r2, [pc, #140]	; (8002028 <HAL_GPIO_Init+0x300>)
 8001f9a:	69bb      	ldr	r3, [r7, #24]
 8001f9c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f9e:	4b22      	ldr	r3, [pc, #136]	; (8002028 <HAL_GPIO_Init+0x300>)
 8001fa0:	689b      	ldr	r3, [r3, #8]
 8001fa2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fa4:	693b      	ldr	r3, [r7, #16]
 8001fa6:	43db      	mvns	r3, r3
 8001fa8:	69ba      	ldr	r2, [r7, #24]
 8001faa:	4013      	ands	r3, r2
 8001fac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	685b      	ldr	r3, [r3, #4]
 8001fb2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d003      	beq.n	8001fc2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001fba:	69ba      	ldr	r2, [r7, #24]
 8001fbc:	693b      	ldr	r3, [r7, #16]
 8001fbe:	4313      	orrs	r3, r2
 8001fc0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001fc2:	4a19      	ldr	r2, [pc, #100]	; (8002028 <HAL_GPIO_Init+0x300>)
 8001fc4:	69bb      	ldr	r3, [r7, #24]
 8001fc6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001fc8:	4b17      	ldr	r3, [pc, #92]	; (8002028 <HAL_GPIO_Init+0x300>)
 8001fca:	68db      	ldr	r3, [r3, #12]
 8001fcc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fce:	693b      	ldr	r3, [r7, #16]
 8001fd0:	43db      	mvns	r3, r3
 8001fd2:	69ba      	ldr	r2, [r7, #24]
 8001fd4:	4013      	ands	r3, r2
 8001fd6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	685b      	ldr	r3, [r3, #4]
 8001fdc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d003      	beq.n	8001fec <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001fe4:	69ba      	ldr	r2, [r7, #24]
 8001fe6:	693b      	ldr	r3, [r7, #16]
 8001fe8:	4313      	orrs	r3, r2
 8001fea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001fec:	4a0e      	ldr	r2, [pc, #56]	; (8002028 <HAL_GPIO_Init+0x300>)
 8001fee:	69bb      	ldr	r3, [r7, #24]
 8001ff0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ff2:	69fb      	ldr	r3, [r7, #28]
 8001ff4:	3301      	adds	r3, #1
 8001ff6:	61fb      	str	r3, [r7, #28]
 8001ff8:	69fb      	ldr	r3, [r7, #28]
 8001ffa:	2b0f      	cmp	r3, #15
 8001ffc:	f67f aea2 	bls.w	8001d44 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002000:	bf00      	nop
 8002002:	3724      	adds	r7, #36	; 0x24
 8002004:	46bd      	mov	sp, r7
 8002006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200a:	4770      	bx	lr
 800200c:	40023800 	.word	0x40023800
 8002010:	40013800 	.word	0x40013800
 8002014:	40020000 	.word	0x40020000
 8002018:	40020400 	.word	0x40020400
 800201c:	40020800 	.word	0x40020800
 8002020:	40020c00 	.word	0x40020c00
 8002024:	40021000 	.word	0x40021000
 8002028:	40013c00 	.word	0x40013c00

0800202c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800202c:	b480      	push	{r7}
 800202e:	b083      	sub	sp, #12
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
 8002034:	460b      	mov	r3, r1
 8002036:	807b      	strh	r3, [r7, #2]
 8002038:	4613      	mov	r3, r2
 800203a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800203c:	787b      	ldrb	r3, [r7, #1]
 800203e:	2b00      	cmp	r3, #0
 8002040:	d003      	beq.n	800204a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002042:	887a      	ldrh	r2, [r7, #2]
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002048:	e003      	b.n	8002052 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800204a:	887b      	ldrh	r3, [r7, #2]
 800204c:	041a      	lsls	r2, r3, #16
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	619a      	str	r2, [r3, #24]
}
 8002052:	bf00      	nop
 8002054:	370c      	adds	r7, #12
 8002056:	46bd      	mov	sp, r7
 8002058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205c:	4770      	bx	lr
	...

08002060 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b082      	sub	sp, #8
 8002064:	af00      	add	r7, sp, #0
 8002066:	4603      	mov	r3, r0
 8002068:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800206a:	4b08      	ldr	r3, [pc, #32]	; (800208c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800206c:	695a      	ldr	r2, [r3, #20]
 800206e:	88fb      	ldrh	r3, [r7, #6]
 8002070:	4013      	ands	r3, r2
 8002072:	2b00      	cmp	r3, #0
 8002074:	d006      	beq.n	8002084 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002076:	4a05      	ldr	r2, [pc, #20]	; (800208c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002078:	88fb      	ldrh	r3, [r7, #6]
 800207a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800207c:	88fb      	ldrh	r3, [r7, #6]
 800207e:	4618      	mov	r0, r3
 8002080:	f7ff fadc 	bl	800163c <HAL_GPIO_EXTI_Callback>
  }
}
 8002084:	bf00      	nop
 8002086:	3708      	adds	r7, #8
 8002088:	46bd      	mov	sp, r7
 800208a:	bd80      	pop	{r7, pc}
 800208c:	40013c00 	.word	0x40013c00

08002090 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b084      	sub	sp, #16
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	2b00      	cmp	r3, #0
 800209c:	d101      	bne.n	80020a2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800209e:	2301      	movs	r3, #1
 80020a0:	e11f      	b.n	80022e2 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80020a8:	b2db      	uxtb	r3, r3
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d106      	bne.n	80020bc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	2200      	movs	r2, #0
 80020b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80020b6:	6878      	ldr	r0, [r7, #4]
 80020b8:	f7ff fb00 	bl	80016bc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2224      	movs	r2, #36	; 0x24
 80020c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	681a      	ldr	r2, [r3, #0]
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	f022 0201 	bic.w	r2, r2, #1
 80020d2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	681a      	ldr	r2, [r3, #0]
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80020e2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	681a      	ldr	r2, [r3, #0]
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80020f2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80020f4:	f001 fbaa 	bl	800384c <HAL_RCC_GetPCLK1Freq>
 80020f8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	4a7b      	ldr	r2, [pc, #492]	; (80022ec <HAL_I2C_Init+0x25c>)
 8002100:	4293      	cmp	r3, r2
 8002102:	d807      	bhi.n	8002114 <HAL_I2C_Init+0x84>
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	4a7a      	ldr	r2, [pc, #488]	; (80022f0 <HAL_I2C_Init+0x260>)
 8002108:	4293      	cmp	r3, r2
 800210a:	bf94      	ite	ls
 800210c:	2301      	movls	r3, #1
 800210e:	2300      	movhi	r3, #0
 8002110:	b2db      	uxtb	r3, r3
 8002112:	e006      	b.n	8002122 <HAL_I2C_Init+0x92>
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	4a77      	ldr	r2, [pc, #476]	; (80022f4 <HAL_I2C_Init+0x264>)
 8002118:	4293      	cmp	r3, r2
 800211a:	bf94      	ite	ls
 800211c:	2301      	movls	r3, #1
 800211e:	2300      	movhi	r3, #0
 8002120:	b2db      	uxtb	r3, r3
 8002122:	2b00      	cmp	r3, #0
 8002124:	d001      	beq.n	800212a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002126:	2301      	movs	r3, #1
 8002128:	e0db      	b.n	80022e2 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	4a72      	ldr	r2, [pc, #456]	; (80022f8 <HAL_I2C_Init+0x268>)
 800212e:	fba2 2303 	umull	r2, r3, r2, r3
 8002132:	0c9b      	lsrs	r3, r3, #18
 8002134:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	685b      	ldr	r3, [r3, #4]
 800213c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	68ba      	ldr	r2, [r7, #8]
 8002146:	430a      	orrs	r2, r1
 8002148:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	6a1b      	ldr	r3, [r3, #32]
 8002150:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	685b      	ldr	r3, [r3, #4]
 8002158:	4a64      	ldr	r2, [pc, #400]	; (80022ec <HAL_I2C_Init+0x25c>)
 800215a:	4293      	cmp	r3, r2
 800215c:	d802      	bhi.n	8002164 <HAL_I2C_Init+0xd4>
 800215e:	68bb      	ldr	r3, [r7, #8]
 8002160:	3301      	adds	r3, #1
 8002162:	e009      	b.n	8002178 <HAL_I2C_Init+0xe8>
 8002164:	68bb      	ldr	r3, [r7, #8]
 8002166:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800216a:	fb02 f303 	mul.w	r3, r2, r3
 800216e:	4a63      	ldr	r2, [pc, #396]	; (80022fc <HAL_I2C_Init+0x26c>)
 8002170:	fba2 2303 	umull	r2, r3, r2, r3
 8002174:	099b      	lsrs	r3, r3, #6
 8002176:	3301      	adds	r3, #1
 8002178:	687a      	ldr	r2, [r7, #4]
 800217a:	6812      	ldr	r2, [r2, #0]
 800217c:	430b      	orrs	r3, r1
 800217e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	69db      	ldr	r3, [r3, #28]
 8002186:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800218a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	685b      	ldr	r3, [r3, #4]
 8002192:	4956      	ldr	r1, [pc, #344]	; (80022ec <HAL_I2C_Init+0x25c>)
 8002194:	428b      	cmp	r3, r1
 8002196:	d80d      	bhi.n	80021b4 <HAL_I2C_Init+0x124>
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	1e59      	subs	r1, r3, #1
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	005b      	lsls	r3, r3, #1
 80021a2:	fbb1 f3f3 	udiv	r3, r1, r3
 80021a6:	3301      	adds	r3, #1
 80021a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021ac:	2b04      	cmp	r3, #4
 80021ae:	bf38      	it	cc
 80021b0:	2304      	movcc	r3, #4
 80021b2:	e04f      	b.n	8002254 <HAL_I2C_Init+0x1c4>
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	689b      	ldr	r3, [r3, #8]
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d111      	bne.n	80021e0 <HAL_I2C_Init+0x150>
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	1e58      	subs	r0, r3, #1
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	6859      	ldr	r1, [r3, #4]
 80021c4:	460b      	mov	r3, r1
 80021c6:	005b      	lsls	r3, r3, #1
 80021c8:	440b      	add	r3, r1
 80021ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80021ce:	3301      	adds	r3, #1
 80021d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	bf0c      	ite	eq
 80021d8:	2301      	moveq	r3, #1
 80021da:	2300      	movne	r3, #0
 80021dc:	b2db      	uxtb	r3, r3
 80021de:	e012      	b.n	8002206 <HAL_I2C_Init+0x176>
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	1e58      	subs	r0, r3, #1
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	6859      	ldr	r1, [r3, #4]
 80021e8:	460b      	mov	r3, r1
 80021ea:	009b      	lsls	r3, r3, #2
 80021ec:	440b      	add	r3, r1
 80021ee:	0099      	lsls	r1, r3, #2
 80021f0:	440b      	add	r3, r1
 80021f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80021f6:	3301      	adds	r3, #1
 80021f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	bf0c      	ite	eq
 8002200:	2301      	moveq	r3, #1
 8002202:	2300      	movne	r3, #0
 8002204:	b2db      	uxtb	r3, r3
 8002206:	2b00      	cmp	r3, #0
 8002208:	d001      	beq.n	800220e <HAL_I2C_Init+0x17e>
 800220a:	2301      	movs	r3, #1
 800220c:	e022      	b.n	8002254 <HAL_I2C_Init+0x1c4>
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	689b      	ldr	r3, [r3, #8]
 8002212:	2b00      	cmp	r3, #0
 8002214:	d10e      	bne.n	8002234 <HAL_I2C_Init+0x1a4>
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	1e58      	subs	r0, r3, #1
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6859      	ldr	r1, [r3, #4]
 800221e:	460b      	mov	r3, r1
 8002220:	005b      	lsls	r3, r3, #1
 8002222:	440b      	add	r3, r1
 8002224:	fbb0 f3f3 	udiv	r3, r0, r3
 8002228:	3301      	adds	r3, #1
 800222a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800222e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002232:	e00f      	b.n	8002254 <HAL_I2C_Init+0x1c4>
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	1e58      	subs	r0, r3, #1
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	6859      	ldr	r1, [r3, #4]
 800223c:	460b      	mov	r3, r1
 800223e:	009b      	lsls	r3, r3, #2
 8002240:	440b      	add	r3, r1
 8002242:	0099      	lsls	r1, r3, #2
 8002244:	440b      	add	r3, r1
 8002246:	fbb0 f3f3 	udiv	r3, r0, r3
 800224a:	3301      	adds	r3, #1
 800224c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002250:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002254:	6879      	ldr	r1, [r7, #4]
 8002256:	6809      	ldr	r1, [r1, #0]
 8002258:	4313      	orrs	r3, r2
 800225a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	69da      	ldr	r2, [r3, #28]
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	6a1b      	ldr	r3, [r3, #32]
 800226e:	431a      	orrs	r2, r3
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	430a      	orrs	r2, r1
 8002276:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	689b      	ldr	r3, [r3, #8]
 800227e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002282:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002286:	687a      	ldr	r2, [r7, #4]
 8002288:	6911      	ldr	r1, [r2, #16]
 800228a:	687a      	ldr	r2, [r7, #4]
 800228c:	68d2      	ldr	r2, [r2, #12]
 800228e:	4311      	orrs	r1, r2
 8002290:	687a      	ldr	r2, [r7, #4]
 8002292:	6812      	ldr	r2, [r2, #0]
 8002294:	430b      	orrs	r3, r1
 8002296:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	68db      	ldr	r3, [r3, #12]
 800229e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	695a      	ldr	r2, [r3, #20]
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	699b      	ldr	r3, [r3, #24]
 80022aa:	431a      	orrs	r2, r3
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	430a      	orrs	r2, r1
 80022b2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	681a      	ldr	r2, [r3, #0]
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f042 0201 	orr.w	r2, r2, #1
 80022c2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	2200      	movs	r2, #0
 80022c8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	2220      	movs	r2, #32
 80022ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	2200      	movs	r2, #0
 80022d6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2200      	movs	r2, #0
 80022dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80022e0:	2300      	movs	r3, #0
}
 80022e2:	4618      	mov	r0, r3
 80022e4:	3710      	adds	r7, #16
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bd80      	pop	{r7, pc}
 80022ea:	bf00      	nop
 80022ec:	000186a0 	.word	0x000186a0
 80022f0:	001e847f 	.word	0x001e847f
 80022f4:	003d08ff 	.word	0x003d08ff
 80022f8:	431bde83 	.word	0x431bde83
 80022fc:	10624dd3 	.word	0x10624dd3

08002300 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b088      	sub	sp, #32
 8002304:	af02      	add	r7, sp, #8
 8002306:	60f8      	str	r0, [r7, #12]
 8002308:	607a      	str	r2, [r7, #4]
 800230a:	461a      	mov	r2, r3
 800230c:	460b      	mov	r3, r1
 800230e:	817b      	strh	r3, [r7, #10]
 8002310:	4613      	mov	r3, r2
 8002312:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002314:	f7ff fbc8 	bl	8001aa8 <HAL_GetTick>
 8002318:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002320:	b2db      	uxtb	r3, r3
 8002322:	2b20      	cmp	r3, #32
 8002324:	f040 80e0 	bne.w	80024e8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002328:	697b      	ldr	r3, [r7, #20]
 800232a:	9300      	str	r3, [sp, #0]
 800232c:	2319      	movs	r3, #25
 800232e:	2201      	movs	r2, #1
 8002330:	4970      	ldr	r1, [pc, #448]	; (80024f4 <HAL_I2C_Master_Transmit+0x1f4>)
 8002332:	68f8      	ldr	r0, [r7, #12]
 8002334:	f000 fc72 	bl	8002c1c <I2C_WaitOnFlagUntilTimeout>
 8002338:	4603      	mov	r3, r0
 800233a:	2b00      	cmp	r3, #0
 800233c:	d001      	beq.n	8002342 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800233e:	2302      	movs	r3, #2
 8002340:	e0d3      	b.n	80024ea <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002348:	2b01      	cmp	r3, #1
 800234a:	d101      	bne.n	8002350 <HAL_I2C_Master_Transmit+0x50>
 800234c:	2302      	movs	r3, #2
 800234e:	e0cc      	b.n	80024ea <HAL_I2C_Master_Transmit+0x1ea>
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	2201      	movs	r2, #1
 8002354:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f003 0301 	and.w	r3, r3, #1
 8002362:	2b01      	cmp	r3, #1
 8002364:	d007      	beq.n	8002376 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	681a      	ldr	r2, [r3, #0]
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f042 0201 	orr.w	r2, r2, #1
 8002374:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	681a      	ldr	r2, [r3, #0]
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002384:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	2221      	movs	r2, #33	; 0x21
 800238a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	2210      	movs	r2, #16
 8002392:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	2200      	movs	r2, #0
 800239a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	687a      	ldr	r2, [r7, #4]
 80023a0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	893a      	ldrh	r2, [r7, #8]
 80023a6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023ac:	b29a      	uxth	r2, r3
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	4a50      	ldr	r2, [pc, #320]	; (80024f8 <HAL_I2C_Master_Transmit+0x1f8>)
 80023b6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80023b8:	8979      	ldrh	r1, [r7, #10]
 80023ba:	697b      	ldr	r3, [r7, #20]
 80023bc:	6a3a      	ldr	r2, [r7, #32]
 80023be:	68f8      	ldr	r0, [r7, #12]
 80023c0:	f000 fac2 	bl	8002948 <I2C_MasterRequestWrite>
 80023c4:	4603      	mov	r3, r0
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d001      	beq.n	80023ce <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80023ca:	2301      	movs	r3, #1
 80023cc:	e08d      	b.n	80024ea <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80023ce:	2300      	movs	r3, #0
 80023d0:	613b      	str	r3, [r7, #16]
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	695b      	ldr	r3, [r3, #20]
 80023d8:	613b      	str	r3, [r7, #16]
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	699b      	ldr	r3, [r3, #24]
 80023e0:	613b      	str	r3, [r7, #16]
 80023e2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80023e4:	e066      	b.n	80024b4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80023e6:	697a      	ldr	r2, [r7, #20]
 80023e8:	6a39      	ldr	r1, [r7, #32]
 80023ea:	68f8      	ldr	r0, [r7, #12]
 80023ec:	f000 fcec 	bl	8002dc8 <I2C_WaitOnTXEFlagUntilTimeout>
 80023f0:	4603      	mov	r3, r0
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d00d      	beq.n	8002412 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023fa:	2b04      	cmp	r3, #4
 80023fc:	d107      	bne.n	800240e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	681a      	ldr	r2, [r3, #0]
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800240c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800240e:	2301      	movs	r3, #1
 8002410:	e06b      	b.n	80024ea <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002416:	781a      	ldrb	r2, [r3, #0]
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002422:	1c5a      	adds	r2, r3, #1
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800242c:	b29b      	uxth	r3, r3
 800242e:	3b01      	subs	r3, #1
 8002430:	b29a      	uxth	r2, r3
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800243a:	3b01      	subs	r3, #1
 800243c:	b29a      	uxth	r2, r3
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	695b      	ldr	r3, [r3, #20]
 8002448:	f003 0304 	and.w	r3, r3, #4
 800244c:	2b04      	cmp	r3, #4
 800244e:	d11b      	bne.n	8002488 <HAL_I2C_Master_Transmit+0x188>
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002454:	2b00      	cmp	r3, #0
 8002456:	d017      	beq.n	8002488 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800245c:	781a      	ldrb	r2, [r3, #0]
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002468:	1c5a      	adds	r2, r3, #1
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002472:	b29b      	uxth	r3, r3
 8002474:	3b01      	subs	r3, #1
 8002476:	b29a      	uxth	r2, r3
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002480:	3b01      	subs	r3, #1
 8002482:	b29a      	uxth	r2, r3
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002488:	697a      	ldr	r2, [r7, #20]
 800248a:	6a39      	ldr	r1, [r7, #32]
 800248c:	68f8      	ldr	r0, [r7, #12]
 800248e:	f000 fcdc 	bl	8002e4a <I2C_WaitOnBTFFlagUntilTimeout>
 8002492:	4603      	mov	r3, r0
 8002494:	2b00      	cmp	r3, #0
 8002496:	d00d      	beq.n	80024b4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800249c:	2b04      	cmp	r3, #4
 800249e:	d107      	bne.n	80024b0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	681a      	ldr	r2, [r3, #0]
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80024ae:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80024b0:	2301      	movs	r3, #1
 80024b2:	e01a      	b.n	80024ea <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d194      	bne.n	80023e6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	681a      	ldr	r2, [r3, #0]
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80024ca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	2220      	movs	r2, #32
 80024d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	2200      	movs	r2, #0
 80024d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	2200      	movs	r2, #0
 80024e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80024e4:	2300      	movs	r3, #0
 80024e6:	e000      	b.n	80024ea <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80024e8:	2302      	movs	r3, #2
  }
}
 80024ea:	4618      	mov	r0, r3
 80024ec:	3718      	adds	r7, #24
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bd80      	pop	{r7, pc}
 80024f2:	bf00      	nop
 80024f4:	00100002 	.word	0x00100002
 80024f8:	ffff0000 	.word	0xffff0000

080024fc <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b08c      	sub	sp, #48	; 0x30
 8002500:	af02      	add	r7, sp, #8
 8002502:	60f8      	str	r0, [r7, #12]
 8002504:	4608      	mov	r0, r1
 8002506:	4611      	mov	r1, r2
 8002508:	461a      	mov	r2, r3
 800250a:	4603      	mov	r3, r0
 800250c:	817b      	strh	r3, [r7, #10]
 800250e:	460b      	mov	r3, r1
 8002510:	813b      	strh	r3, [r7, #8]
 8002512:	4613      	mov	r3, r2
 8002514:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002516:	f7ff fac7 	bl	8001aa8 <HAL_GetTick>
 800251a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002522:	b2db      	uxtb	r3, r3
 8002524:	2b20      	cmp	r3, #32
 8002526:	f040 8208 	bne.w	800293a <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800252a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800252c:	9300      	str	r3, [sp, #0]
 800252e:	2319      	movs	r3, #25
 8002530:	2201      	movs	r2, #1
 8002532:	497b      	ldr	r1, [pc, #492]	; (8002720 <HAL_I2C_Mem_Read+0x224>)
 8002534:	68f8      	ldr	r0, [r7, #12]
 8002536:	f000 fb71 	bl	8002c1c <I2C_WaitOnFlagUntilTimeout>
 800253a:	4603      	mov	r3, r0
 800253c:	2b00      	cmp	r3, #0
 800253e:	d001      	beq.n	8002544 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8002540:	2302      	movs	r3, #2
 8002542:	e1fb      	b.n	800293c <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800254a:	2b01      	cmp	r3, #1
 800254c:	d101      	bne.n	8002552 <HAL_I2C_Mem_Read+0x56>
 800254e:	2302      	movs	r3, #2
 8002550:	e1f4      	b.n	800293c <HAL_I2C_Mem_Read+0x440>
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	2201      	movs	r2, #1
 8002556:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f003 0301 	and.w	r3, r3, #1
 8002564:	2b01      	cmp	r3, #1
 8002566:	d007      	beq.n	8002578 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	681a      	ldr	r2, [r3, #0]
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f042 0201 	orr.w	r2, r2, #1
 8002576:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	681a      	ldr	r2, [r3, #0]
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002586:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	2222      	movs	r2, #34	; 0x22
 800258c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	2240      	movs	r2, #64	; 0x40
 8002594:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	2200      	movs	r2, #0
 800259c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80025a2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80025a8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025ae:	b29a      	uxth	r2, r3
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	4a5b      	ldr	r2, [pc, #364]	; (8002724 <HAL_I2C_Mem_Read+0x228>)
 80025b8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80025ba:	88f8      	ldrh	r0, [r7, #6]
 80025bc:	893a      	ldrh	r2, [r7, #8]
 80025be:	8979      	ldrh	r1, [r7, #10]
 80025c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025c2:	9301      	str	r3, [sp, #4]
 80025c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80025c6:	9300      	str	r3, [sp, #0]
 80025c8:	4603      	mov	r3, r0
 80025ca:	68f8      	ldr	r0, [r7, #12]
 80025cc:	f000 fa3e 	bl	8002a4c <I2C_RequestMemoryRead>
 80025d0:	4603      	mov	r3, r0
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d001      	beq.n	80025da <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80025d6:	2301      	movs	r3, #1
 80025d8:	e1b0      	b.n	800293c <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d113      	bne.n	800260a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80025e2:	2300      	movs	r3, #0
 80025e4:	623b      	str	r3, [r7, #32]
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	695b      	ldr	r3, [r3, #20]
 80025ec:	623b      	str	r3, [r7, #32]
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	699b      	ldr	r3, [r3, #24]
 80025f4:	623b      	str	r3, [r7, #32]
 80025f6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	681a      	ldr	r2, [r3, #0]
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002606:	601a      	str	r2, [r3, #0]
 8002608:	e184      	b.n	8002914 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800260e:	2b01      	cmp	r3, #1
 8002610:	d11b      	bne.n	800264a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	681a      	ldr	r2, [r3, #0]
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002620:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002622:	2300      	movs	r3, #0
 8002624:	61fb      	str	r3, [r7, #28]
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	695b      	ldr	r3, [r3, #20]
 800262c:	61fb      	str	r3, [r7, #28]
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	699b      	ldr	r3, [r3, #24]
 8002634:	61fb      	str	r3, [r7, #28]
 8002636:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	681a      	ldr	r2, [r3, #0]
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002646:	601a      	str	r2, [r3, #0]
 8002648:	e164      	b.n	8002914 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800264e:	2b02      	cmp	r3, #2
 8002650:	d11b      	bne.n	800268a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	681a      	ldr	r2, [r3, #0]
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002660:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	681a      	ldr	r2, [r3, #0]
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002670:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002672:	2300      	movs	r3, #0
 8002674:	61bb      	str	r3, [r7, #24]
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	695b      	ldr	r3, [r3, #20]
 800267c:	61bb      	str	r3, [r7, #24]
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	699b      	ldr	r3, [r3, #24]
 8002684:	61bb      	str	r3, [r7, #24]
 8002686:	69bb      	ldr	r3, [r7, #24]
 8002688:	e144      	b.n	8002914 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800268a:	2300      	movs	r3, #0
 800268c:	617b      	str	r3, [r7, #20]
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	695b      	ldr	r3, [r3, #20]
 8002694:	617b      	str	r3, [r7, #20]
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	699b      	ldr	r3, [r3, #24]
 800269c:	617b      	str	r3, [r7, #20]
 800269e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80026a0:	e138      	b.n	8002914 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026a6:	2b03      	cmp	r3, #3
 80026a8:	f200 80f1 	bhi.w	800288e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026b0:	2b01      	cmp	r3, #1
 80026b2:	d123      	bne.n	80026fc <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80026b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80026b6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80026b8:	68f8      	ldr	r0, [r7, #12]
 80026ba:	f000 fc07 	bl	8002ecc <I2C_WaitOnRXNEFlagUntilTimeout>
 80026be:	4603      	mov	r3, r0
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d001      	beq.n	80026c8 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80026c4:	2301      	movs	r3, #1
 80026c6:	e139      	b.n	800293c <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	691a      	ldr	r2, [r3, #16]
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026d2:	b2d2      	uxtb	r2, r2
 80026d4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026da:	1c5a      	adds	r2, r3, #1
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026e4:	3b01      	subs	r3, #1
 80026e6:	b29a      	uxth	r2, r3
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026f0:	b29b      	uxth	r3, r3
 80026f2:	3b01      	subs	r3, #1
 80026f4:	b29a      	uxth	r2, r3
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	855a      	strh	r2, [r3, #42]	; 0x2a
 80026fa:	e10b      	b.n	8002914 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002700:	2b02      	cmp	r3, #2
 8002702:	d14e      	bne.n	80027a2 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002704:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002706:	9300      	str	r3, [sp, #0]
 8002708:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800270a:	2200      	movs	r2, #0
 800270c:	4906      	ldr	r1, [pc, #24]	; (8002728 <HAL_I2C_Mem_Read+0x22c>)
 800270e:	68f8      	ldr	r0, [r7, #12]
 8002710:	f000 fa84 	bl	8002c1c <I2C_WaitOnFlagUntilTimeout>
 8002714:	4603      	mov	r3, r0
 8002716:	2b00      	cmp	r3, #0
 8002718:	d008      	beq.n	800272c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800271a:	2301      	movs	r3, #1
 800271c:	e10e      	b.n	800293c <HAL_I2C_Mem_Read+0x440>
 800271e:	bf00      	nop
 8002720:	00100002 	.word	0x00100002
 8002724:	ffff0000 	.word	0xffff0000
 8002728:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	681a      	ldr	r2, [r3, #0]
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800273a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	691a      	ldr	r2, [r3, #16]
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002746:	b2d2      	uxtb	r2, r2
 8002748:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800274e:	1c5a      	adds	r2, r3, #1
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002758:	3b01      	subs	r3, #1
 800275a:	b29a      	uxth	r2, r3
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002764:	b29b      	uxth	r3, r3
 8002766:	3b01      	subs	r3, #1
 8002768:	b29a      	uxth	r2, r3
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	691a      	ldr	r2, [r3, #16]
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002778:	b2d2      	uxtb	r2, r2
 800277a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002780:	1c5a      	adds	r2, r3, #1
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800278a:	3b01      	subs	r3, #1
 800278c:	b29a      	uxth	r2, r3
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002796:	b29b      	uxth	r3, r3
 8002798:	3b01      	subs	r3, #1
 800279a:	b29a      	uxth	r2, r3
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	855a      	strh	r2, [r3, #42]	; 0x2a
 80027a0:	e0b8      	b.n	8002914 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80027a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027a4:	9300      	str	r3, [sp, #0]
 80027a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027a8:	2200      	movs	r2, #0
 80027aa:	4966      	ldr	r1, [pc, #408]	; (8002944 <HAL_I2C_Mem_Read+0x448>)
 80027ac:	68f8      	ldr	r0, [r7, #12]
 80027ae:	f000 fa35 	bl	8002c1c <I2C_WaitOnFlagUntilTimeout>
 80027b2:	4603      	mov	r3, r0
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d001      	beq.n	80027bc <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80027b8:	2301      	movs	r3, #1
 80027ba:	e0bf      	b.n	800293c <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	681a      	ldr	r2, [r3, #0]
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80027ca:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	691a      	ldr	r2, [r3, #16]
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027d6:	b2d2      	uxtb	r2, r2
 80027d8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027de:	1c5a      	adds	r2, r3, #1
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027e8:	3b01      	subs	r3, #1
 80027ea:	b29a      	uxth	r2, r3
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027f4:	b29b      	uxth	r3, r3
 80027f6:	3b01      	subs	r3, #1
 80027f8:	b29a      	uxth	r2, r3
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80027fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002800:	9300      	str	r3, [sp, #0]
 8002802:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002804:	2200      	movs	r2, #0
 8002806:	494f      	ldr	r1, [pc, #316]	; (8002944 <HAL_I2C_Mem_Read+0x448>)
 8002808:	68f8      	ldr	r0, [r7, #12]
 800280a:	f000 fa07 	bl	8002c1c <I2C_WaitOnFlagUntilTimeout>
 800280e:	4603      	mov	r3, r0
 8002810:	2b00      	cmp	r3, #0
 8002812:	d001      	beq.n	8002818 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8002814:	2301      	movs	r3, #1
 8002816:	e091      	b.n	800293c <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	681a      	ldr	r2, [r3, #0]
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002826:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	691a      	ldr	r2, [r3, #16]
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002832:	b2d2      	uxtb	r2, r2
 8002834:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800283a:	1c5a      	adds	r2, r3, #1
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002844:	3b01      	subs	r3, #1
 8002846:	b29a      	uxth	r2, r3
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002850:	b29b      	uxth	r3, r3
 8002852:	3b01      	subs	r3, #1
 8002854:	b29a      	uxth	r2, r3
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	691a      	ldr	r2, [r3, #16]
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002864:	b2d2      	uxtb	r2, r2
 8002866:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800286c:	1c5a      	adds	r2, r3, #1
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002876:	3b01      	subs	r3, #1
 8002878:	b29a      	uxth	r2, r3
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002882:	b29b      	uxth	r3, r3
 8002884:	3b01      	subs	r3, #1
 8002886:	b29a      	uxth	r2, r3
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800288c:	e042      	b.n	8002914 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800288e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002890:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002892:	68f8      	ldr	r0, [r7, #12]
 8002894:	f000 fb1a 	bl	8002ecc <I2C_WaitOnRXNEFlagUntilTimeout>
 8002898:	4603      	mov	r3, r0
 800289a:	2b00      	cmp	r3, #0
 800289c:	d001      	beq.n	80028a2 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800289e:	2301      	movs	r3, #1
 80028a0:	e04c      	b.n	800293c <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	691a      	ldr	r2, [r3, #16]
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028ac:	b2d2      	uxtb	r2, r2
 80028ae:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028b4:	1c5a      	adds	r2, r3, #1
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028be:	3b01      	subs	r3, #1
 80028c0:	b29a      	uxth	r2, r3
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028ca:	b29b      	uxth	r3, r3
 80028cc:	3b01      	subs	r3, #1
 80028ce:	b29a      	uxth	r2, r3
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	695b      	ldr	r3, [r3, #20]
 80028da:	f003 0304 	and.w	r3, r3, #4
 80028de:	2b04      	cmp	r3, #4
 80028e0:	d118      	bne.n	8002914 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	691a      	ldr	r2, [r3, #16]
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028ec:	b2d2      	uxtb	r2, r2
 80028ee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028f4:	1c5a      	adds	r2, r3, #1
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028fe:	3b01      	subs	r3, #1
 8002900:	b29a      	uxth	r2, r3
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800290a:	b29b      	uxth	r3, r3
 800290c:	3b01      	subs	r3, #1
 800290e:	b29a      	uxth	r2, r3
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002918:	2b00      	cmp	r3, #0
 800291a:	f47f aec2 	bne.w	80026a2 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	2220      	movs	r2, #32
 8002922:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	2200      	movs	r2, #0
 800292a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	2200      	movs	r2, #0
 8002932:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002936:	2300      	movs	r3, #0
 8002938:	e000      	b.n	800293c <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 800293a:	2302      	movs	r3, #2
  }
}
 800293c:	4618      	mov	r0, r3
 800293e:	3728      	adds	r7, #40	; 0x28
 8002940:	46bd      	mov	sp, r7
 8002942:	bd80      	pop	{r7, pc}
 8002944:	00010004 	.word	0x00010004

08002948 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	b088      	sub	sp, #32
 800294c:	af02      	add	r7, sp, #8
 800294e:	60f8      	str	r0, [r7, #12]
 8002950:	607a      	str	r2, [r7, #4]
 8002952:	603b      	str	r3, [r7, #0]
 8002954:	460b      	mov	r3, r1
 8002956:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800295c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800295e:	697b      	ldr	r3, [r7, #20]
 8002960:	2b08      	cmp	r3, #8
 8002962:	d006      	beq.n	8002972 <I2C_MasterRequestWrite+0x2a>
 8002964:	697b      	ldr	r3, [r7, #20]
 8002966:	2b01      	cmp	r3, #1
 8002968:	d003      	beq.n	8002972 <I2C_MasterRequestWrite+0x2a>
 800296a:	697b      	ldr	r3, [r7, #20]
 800296c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002970:	d108      	bne.n	8002984 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	681a      	ldr	r2, [r3, #0]
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002980:	601a      	str	r2, [r3, #0]
 8002982:	e00b      	b.n	800299c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002988:	2b12      	cmp	r3, #18
 800298a:	d107      	bne.n	800299c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	681a      	ldr	r2, [r3, #0]
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800299a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	9300      	str	r3, [sp, #0]
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	2200      	movs	r2, #0
 80029a4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80029a8:	68f8      	ldr	r0, [r7, #12]
 80029aa:	f000 f937 	bl	8002c1c <I2C_WaitOnFlagUntilTimeout>
 80029ae:	4603      	mov	r3, r0
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d00d      	beq.n	80029d0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029be:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80029c2:	d103      	bne.n	80029cc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80029ca:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80029cc:	2303      	movs	r3, #3
 80029ce:	e035      	b.n	8002a3c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	691b      	ldr	r3, [r3, #16]
 80029d4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80029d8:	d108      	bne.n	80029ec <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80029da:	897b      	ldrh	r3, [r7, #10]
 80029dc:	b2db      	uxtb	r3, r3
 80029de:	461a      	mov	r2, r3
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80029e8:	611a      	str	r2, [r3, #16]
 80029ea:	e01b      	b.n	8002a24 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80029ec:	897b      	ldrh	r3, [r7, #10]
 80029ee:	11db      	asrs	r3, r3, #7
 80029f0:	b2db      	uxtb	r3, r3
 80029f2:	f003 0306 	and.w	r3, r3, #6
 80029f6:	b2db      	uxtb	r3, r3
 80029f8:	f063 030f 	orn	r3, r3, #15
 80029fc:	b2da      	uxtb	r2, r3
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	687a      	ldr	r2, [r7, #4]
 8002a08:	490e      	ldr	r1, [pc, #56]	; (8002a44 <I2C_MasterRequestWrite+0xfc>)
 8002a0a:	68f8      	ldr	r0, [r7, #12]
 8002a0c:	f000 f95d 	bl	8002cca <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002a10:	4603      	mov	r3, r0
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d001      	beq.n	8002a1a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002a16:	2301      	movs	r3, #1
 8002a18:	e010      	b.n	8002a3c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002a1a:	897b      	ldrh	r3, [r7, #10]
 8002a1c:	b2da      	uxtb	r2, r3
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	687a      	ldr	r2, [r7, #4]
 8002a28:	4907      	ldr	r1, [pc, #28]	; (8002a48 <I2C_MasterRequestWrite+0x100>)
 8002a2a:	68f8      	ldr	r0, [r7, #12]
 8002a2c:	f000 f94d 	bl	8002cca <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002a30:	4603      	mov	r3, r0
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d001      	beq.n	8002a3a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002a36:	2301      	movs	r3, #1
 8002a38:	e000      	b.n	8002a3c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002a3a:	2300      	movs	r3, #0
}
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	3718      	adds	r7, #24
 8002a40:	46bd      	mov	sp, r7
 8002a42:	bd80      	pop	{r7, pc}
 8002a44:	00010008 	.word	0x00010008
 8002a48:	00010002 	.word	0x00010002

08002a4c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b088      	sub	sp, #32
 8002a50:	af02      	add	r7, sp, #8
 8002a52:	60f8      	str	r0, [r7, #12]
 8002a54:	4608      	mov	r0, r1
 8002a56:	4611      	mov	r1, r2
 8002a58:	461a      	mov	r2, r3
 8002a5a:	4603      	mov	r3, r0
 8002a5c:	817b      	strh	r3, [r7, #10]
 8002a5e:	460b      	mov	r3, r1
 8002a60:	813b      	strh	r3, [r7, #8]
 8002a62:	4613      	mov	r3, r2
 8002a64:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	681a      	ldr	r2, [r3, #0]
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002a74:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	681a      	ldr	r2, [r3, #0]
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002a84:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002a86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a88:	9300      	str	r3, [sp, #0]
 8002a8a:	6a3b      	ldr	r3, [r7, #32]
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002a92:	68f8      	ldr	r0, [r7, #12]
 8002a94:	f000 f8c2 	bl	8002c1c <I2C_WaitOnFlagUntilTimeout>
 8002a98:	4603      	mov	r3, r0
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d00d      	beq.n	8002aba <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002aa8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002aac:	d103      	bne.n	8002ab6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002ab4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002ab6:	2303      	movs	r3, #3
 8002ab8:	e0aa      	b.n	8002c10 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002aba:	897b      	ldrh	r3, [r7, #10]
 8002abc:	b2db      	uxtb	r3, r3
 8002abe:	461a      	mov	r2, r3
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002ac8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002aca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002acc:	6a3a      	ldr	r2, [r7, #32]
 8002ace:	4952      	ldr	r1, [pc, #328]	; (8002c18 <I2C_RequestMemoryRead+0x1cc>)
 8002ad0:	68f8      	ldr	r0, [r7, #12]
 8002ad2:	f000 f8fa 	bl	8002cca <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d001      	beq.n	8002ae0 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8002adc:	2301      	movs	r3, #1
 8002ade:	e097      	b.n	8002c10 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	617b      	str	r3, [r7, #20]
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	695b      	ldr	r3, [r3, #20]
 8002aea:	617b      	str	r3, [r7, #20]
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	699b      	ldr	r3, [r3, #24]
 8002af2:	617b      	str	r3, [r7, #20]
 8002af4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002af6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002af8:	6a39      	ldr	r1, [r7, #32]
 8002afa:	68f8      	ldr	r0, [r7, #12]
 8002afc:	f000 f964 	bl	8002dc8 <I2C_WaitOnTXEFlagUntilTimeout>
 8002b00:	4603      	mov	r3, r0
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d00d      	beq.n	8002b22 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b0a:	2b04      	cmp	r3, #4
 8002b0c:	d107      	bne.n	8002b1e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	681a      	ldr	r2, [r3, #0]
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b1c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002b1e:	2301      	movs	r3, #1
 8002b20:	e076      	b.n	8002c10 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002b22:	88fb      	ldrh	r3, [r7, #6]
 8002b24:	2b01      	cmp	r3, #1
 8002b26:	d105      	bne.n	8002b34 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002b28:	893b      	ldrh	r3, [r7, #8]
 8002b2a:	b2da      	uxtb	r2, r3
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	611a      	str	r2, [r3, #16]
 8002b32:	e021      	b.n	8002b78 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002b34:	893b      	ldrh	r3, [r7, #8]
 8002b36:	0a1b      	lsrs	r3, r3, #8
 8002b38:	b29b      	uxth	r3, r3
 8002b3a:	b2da      	uxtb	r2, r3
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b42:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b44:	6a39      	ldr	r1, [r7, #32]
 8002b46:	68f8      	ldr	r0, [r7, #12]
 8002b48:	f000 f93e 	bl	8002dc8 <I2C_WaitOnTXEFlagUntilTimeout>
 8002b4c:	4603      	mov	r3, r0
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d00d      	beq.n	8002b6e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b56:	2b04      	cmp	r3, #4
 8002b58:	d107      	bne.n	8002b6a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	681a      	ldr	r2, [r3, #0]
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b68:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	e050      	b.n	8002c10 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002b6e:	893b      	ldrh	r3, [r7, #8]
 8002b70:	b2da      	uxtb	r2, r3
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b78:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b7a:	6a39      	ldr	r1, [r7, #32]
 8002b7c:	68f8      	ldr	r0, [r7, #12]
 8002b7e:	f000 f923 	bl	8002dc8 <I2C_WaitOnTXEFlagUntilTimeout>
 8002b82:	4603      	mov	r3, r0
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d00d      	beq.n	8002ba4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b8c:	2b04      	cmp	r3, #4
 8002b8e:	d107      	bne.n	8002ba0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	681a      	ldr	r2, [r3, #0]
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b9e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002ba0:	2301      	movs	r3, #1
 8002ba2:	e035      	b.n	8002c10 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	681a      	ldr	r2, [r3, #0]
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002bb2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002bb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bb6:	9300      	str	r3, [sp, #0]
 8002bb8:	6a3b      	ldr	r3, [r7, #32]
 8002bba:	2200      	movs	r2, #0
 8002bbc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002bc0:	68f8      	ldr	r0, [r7, #12]
 8002bc2:	f000 f82b 	bl	8002c1c <I2C_WaitOnFlagUntilTimeout>
 8002bc6:	4603      	mov	r3, r0
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d00d      	beq.n	8002be8 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bd6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002bda:	d103      	bne.n	8002be4 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002be2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002be4:	2303      	movs	r3, #3
 8002be6:	e013      	b.n	8002c10 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002be8:	897b      	ldrh	r3, [r7, #10]
 8002bea:	b2db      	uxtb	r3, r3
 8002bec:	f043 0301 	orr.w	r3, r3, #1
 8002bf0:	b2da      	uxtb	r2, r3
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bfa:	6a3a      	ldr	r2, [r7, #32]
 8002bfc:	4906      	ldr	r1, [pc, #24]	; (8002c18 <I2C_RequestMemoryRead+0x1cc>)
 8002bfe:	68f8      	ldr	r0, [r7, #12]
 8002c00:	f000 f863 	bl	8002cca <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002c04:	4603      	mov	r3, r0
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d001      	beq.n	8002c0e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	e000      	b.n	8002c10 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8002c0e:	2300      	movs	r3, #0
}
 8002c10:	4618      	mov	r0, r3
 8002c12:	3718      	adds	r7, #24
 8002c14:	46bd      	mov	sp, r7
 8002c16:	bd80      	pop	{r7, pc}
 8002c18:	00010002 	.word	0x00010002

08002c1c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b084      	sub	sp, #16
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	60f8      	str	r0, [r7, #12]
 8002c24:	60b9      	str	r1, [r7, #8]
 8002c26:	603b      	str	r3, [r7, #0]
 8002c28:	4613      	mov	r3, r2
 8002c2a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002c2c:	e025      	b.n	8002c7a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c34:	d021      	beq.n	8002c7a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c36:	f7fe ff37 	bl	8001aa8 <HAL_GetTick>
 8002c3a:	4602      	mov	r2, r0
 8002c3c:	69bb      	ldr	r3, [r7, #24]
 8002c3e:	1ad3      	subs	r3, r2, r3
 8002c40:	683a      	ldr	r2, [r7, #0]
 8002c42:	429a      	cmp	r2, r3
 8002c44:	d302      	bcc.n	8002c4c <I2C_WaitOnFlagUntilTimeout+0x30>
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d116      	bne.n	8002c7a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	2200      	movs	r2, #0
 8002c50:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	2220      	movs	r2, #32
 8002c56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c66:	f043 0220 	orr.w	r2, r3, #32
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	2200      	movs	r2, #0
 8002c72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002c76:	2301      	movs	r3, #1
 8002c78:	e023      	b.n	8002cc2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002c7a:	68bb      	ldr	r3, [r7, #8]
 8002c7c:	0c1b      	lsrs	r3, r3, #16
 8002c7e:	b2db      	uxtb	r3, r3
 8002c80:	2b01      	cmp	r3, #1
 8002c82:	d10d      	bne.n	8002ca0 <I2C_WaitOnFlagUntilTimeout+0x84>
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	695b      	ldr	r3, [r3, #20]
 8002c8a:	43da      	mvns	r2, r3
 8002c8c:	68bb      	ldr	r3, [r7, #8]
 8002c8e:	4013      	ands	r3, r2
 8002c90:	b29b      	uxth	r3, r3
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	bf0c      	ite	eq
 8002c96:	2301      	moveq	r3, #1
 8002c98:	2300      	movne	r3, #0
 8002c9a:	b2db      	uxtb	r3, r3
 8002c9c:	461a      	mov	r2, r3
 8002c9e:	e00c      	b.n	8002cba <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	699b      	ldr	r3, [r3, #24]
 8002ca6:	43da      	mvns	r2, r3
 8002ca8:	68bb      	ldr	r3, [r7, #8]
 8002caa:	4013      	ands	r3, r2
 8002cac:	b29b      	uxth	r3, r3
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	bf0c      	ite	eq
 8002cb2:	2301      	moveq	r3, #1
 8002cb4:	2300      	movne	r3, #0
 8002cb6:	b2db      	uxtb	r3, r3
 8002cb8:	461a      	mov	r2, r3
 8002cba:	79fb      	ldrb	r3, [r7, #7]
 8002cbc:	429a      	cmp	r2, r3
 8002cbe:	d0b6      	beq.n	8002c2e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002cc0:	2300      	movs	r3, #0
}
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	3710      	adds	r7, #16
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	bd80      	pop	{r7, pc}

08002cca <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002cca:	b580      	push	{r7, lr}
 8002ccc:	b084      	sub	sp, #16
 8002cce:	af00      	add	r7, sp, #0
 8002cd0:	60f8      	str	r0, [r7, #12]
 8002cd2:	60b9      	str	r1, [r7, #8]
 8002cd4:	607a      	str	r2, [r7, #4]
 8002cd6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002cd8:	e051      	b.n	8002d7e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	695b      	ldr	r3, [r3, #20]
 8002ce0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ce4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ce8:	d123      	bne.n	8002d32 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	681a      	ldr	r2, [r3, #0]
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002cf8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002d02:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	2200      	movs	r2, #0
 8002d08:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	2220      	movs	r2, #32
 8002d0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	2200      	movs	r2, #0
 8002d16:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d1e:	f043 0204 	orr.w	r2, r3, #4
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	2200      	movs	r2, #0
 8002d2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002d2e:	2301      	movs	r3, #1
 8002d30:	e046      	b.n	8002dc0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d38:	d021      	beq.n	8002d7e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d3a:	f7fe feb5 	bl	8001aa8 <HAL_GetTick>
 8002d3e:	4602      	mov	r2, r0
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	1ad3      	subs	r3, r2, r3
 8002d44:	687a      	ldr	r2, [r7, #4]
 8002d46:	429a      	cmp	r2, r3
 8002d48:	d302      	bcc.n	8002d50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d116      	bne.n	8002d7e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	2200      	movs	r2, #0
 8002d54:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	2220      	movs	r2, #32
 8002d5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	2200      	movs	r2, #0
 8002d62:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d6a:	f043 0220 	orr.w	r2, r3, #32
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	2200      	movs	r2, #0
 8002d76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002d7a:	2301      	movs	r3, #1
 8002d7c:	e020      	b.n	8002dc0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002d7e:	68bb      	ldr	r3, [r7, #8]
 8002d80:	0c1b      	lsrs	r3, r3, #16
 8002d82:	b2db      	uxtb	r3, r3
 8002d84:	2b01      	cmp	r3, #1
 8002d86:	d10c      	bne.n	8002da2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	695b      	ldr	r3, [r3, #20]
 8002d8e:	43da      	mvns	r2, r3
 8002d90:	68bb      	ldr	r3, [r7, #8]
 8002d92:	4013      	ands	r3, r2
 8002d94:	b29b      	uxth	r3, r3
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	bf14      	ite	ne
 8002d9a:	2301      	movne	r3, #1
 8002d9c:	2300      	moveq	r3, #0
 8002d9e:	b2db      	uxtb	r3, r3
 8002da0:	e00b      	b.n	8002dba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	699b      	ldr	r3, [r3, #24]
 8002da8:	43da      	mvns	r2, r3
 8002daa:	68bb      	ldr	r3, [r7, #8]
 8002dac:	4013      	ands	r3, r2
 8002dae:	b29b      	uxth	r3, r3
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	bf14      	ite	ne
 8002db4:	2301      	movne	r3, #1
 8002db6:	2300      	moveq	r3, #0
 8002db8:	b2db      	uxtb	r3, r3
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d18d      	bne.n	8002cda <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002dbe:	2300      	movs	r3, #0
}
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	3710      	adds	r7, #16
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	bd80      	pop	{r7, pc}

08002dc8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	b084      	sub	sp, #16
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	60f8      	str	r0, [r7, #12]
 8002dd0:	60b9      	str	r1, [r7, #8]
 8002dd2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002dd4:	e02d      	b.n	8002e32 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002dd6:	68f8      	ldr	r0, [r7, #12]
 8002dd8:	f000 f8ce 	bl	8002f78 <I2C_IsAcknowledgeFailed>
 8002ddc:	4603      	mov	r3, r0
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d001      	beq.n	8002de6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002de2:	2301      	movs	r3, #1
 8002de4:	e02d      	b.n	8002e42 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002de6:	68bb      	ldr	r3, [r7, #8]
 8002de8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dec:	d021      	beq.n	8002e32 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002dee:	f7fe fe5b 	bl	8001aa8 <HAL_GetTick>
 8002df2:	4602      	mov	r2, r0
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	1ad3      	subs	r3, r2, r3
 8002df8:	68ba      	ldr	r2, [r7, #8]
 8002dfa:	429a      	cmp	r2, r3
 8002dfc:	d302      	bcc.n	8002e04 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002dfe:	68bb      	ldr	r3, [r7, #8]
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d116      	bne.n	8002e32 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	2200      	movs	r2, #0
 8002e08:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	2220      	movs	r2, #32
 8002e0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	2200      	movs	r2, #0
 8002e16:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e1e:	f043 0220 	orr.w	r2, r3, #32
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	2200      	movs	r2, #0
 8002e2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002e2e:	2301      	movs	r3, #1
 8002e30:	e007      	b.n	8002e42 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	695b      	ldr	r3, [r3, #20]
 8002e38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e3c:	2b80      	cmp	r3, #128	; 0x80
 8002e3e:	d1ca      	bne.n	8002dd6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002e40:	2300      	movs	r3, #0
}
 8002e42:	4618      	mov	r0, r3
 8002e44:	3710      	adds	r7, #16
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bd80      	pop	{r7, pc}

08002e4a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002e4a:	b580      	push	{r7, lr}
 8002e4c:	b084      	sub	sp, #16
 8002e4e:	af00      	add	r7, sp, #0
 8002e50:	60f8      	str	r0, [r7, #12]
 8002e52:	60b9      	str	r1, [r7, #8]
 8002e54:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002e56:	e02d      	b.n	8002eb4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002e58:	68f8      	ldr	r0, [r7, #12]
 8002e5a:	f000 f88d 	bl	8002f78 <I2C_IsAcknowledgeFailed>
 8002e5e:	4603      	mov	r3, r0
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d001      	beq.n	8002e68 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002e64:	2301      	movs	r3, #1
 8002e66:	e02d      	b.n	8002ec4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e68:	68bb      	ldr	r3, [r7, #8]
 8002e6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e6e:	d021      	beq.n	8002eb4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e70:	f7fe fe1a 	bl	8001aa8 <HAL_GetTick>
 8002e74:	4602      	mov	r2, r0
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	1ad3      	subs	r3, r2, r3
 8002e7a:	68ba      	ldr	r2, [r7, #8]
 8002e7c:	429a      	cmp	r2, r3
 8002e7e:	d302      	bcc.n	8002e86 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002e80:	68bb      	ldr	r3, [r7, #8]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d116      	bne.n	8002eb4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	2200      	movs	r2, #0
 8002e8a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	2220      	movs	r2, #32
 8002e90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	2200      	movs	r2, #0
 8002e98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ea0:	f043 0220 	orr.w	r2, r3, #32
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	2200      	movs	r2, #0
 8002eac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002eb0:	2301      	movs	r3, #1
 8002eb2:	e007      	b.n	8002ec4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	695b      	ldr	r3, [r3, #20]
 8002eba:	f003 0304 	and.w	r3, r3, #4
 8002ebe:	2b04      	cmp	r3, #4
 8002ec0:	d1ca      	bne.n	8002e58 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002ec2:	2300      	movs	r3, #0
}
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	3710      	adds	r7, #16
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	bd80      	pop	{r7, pc}

08002ecc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b084      	sub	sp, #16
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	60f8      	str	r0, [r7, #12]
 8002ed4:	60b9      	str	r1, [r7, #8]
 8002ed6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002ed8:	e042      	b.n	8002f60 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	695b      	ldr	r3, [r3, #20]
 8002ee0:	f003 0310 	and.w	r3, r3, #16
 8002ee4:	2b10      	cmp	r3, #16
 8002ee6:	d119      	bne.n	8002f1c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f06f 0210 	mvn.w	r2, #16
 8002ef0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	2220      	movs	r2, #32
 8002efc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	2200      	movs	r2, #0
 8002f04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	2200      	movs	r2, #0
 8002f14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002f18:	2301      	movs	r3, #1
 8002f1a:	e029      	b.n	8002f70 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f1c:	f7fe fdc4 	bl	8001aa8 <HAL_GetTick>
 8002f20:	4602      	mov	r2, r0
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	1ad3      	subs	r3, r2, r3
 8002f26:	68ba      	ldr	r2, [r7, #8]
 8002f28:	429a      	cmp	r2, r3
 8002f2a:	d302      	bcc.n	8002f32 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002f2c:	68bb      	ldr	r3, [r7, #8]
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d116      	bne.n	8002f60 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	2200      	movs	r2, #0
 8002f36:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	2220      	movs	r2, #32
 8002f3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	2200      	movs	r2, #0
 8002f44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f4c:	f043 0220 	orr.w	r2, r3, #32
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	2200      	movs	r2, #0
 8002f58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002f5c:	2301      	movs	r3, #1
 8002f5e:	e007      	b.n	8002f70 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	695b      	ldr	r3, [r3, #20]
 8002f66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f6a:	2b40      	cmp	r3, #64	; 0x40
 8002f6c:	d1b5      	bne.n	8002eda <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002f6e:	2300      	movs	r3, #0
}
 8002f70:	4618      	mov	r0, r3
 8002f72:	3710      	adds	r7, #16
 8002f74:	46bd      	mov	sp, r7
 8002f76:	bd80      	pop	{r7, pc}

08002f78 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002f78:	b480      	push	{r7}
 8002f7a:	b083      	sub	sp, #12
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	695b      	ldr	r3, [r3, #20]
 8002f86:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f8a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f8e:	d11b      	bne.n	8002fc8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002f98:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2220      	movs	r2, #32
 8002fa4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2200      	movs	r2, #0
 8002fac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fb4:	f043 0204 	orr.w	r2, r3, #4
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002fc4:	2301      	movs	r3, #1
 8002fc6:	e000      	b.n	8002fca <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002fc8:	2300      	movs	r3, #0
}
 8002fca:	4618      	mov	r0, r3
 8002fcc:	370c      	adds	r7, #12
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd4:	4770      	bx	lr
	...

08002fd8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b086      	sub	sp, #24
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d101      	bne.n	8002fea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	e25b      	b.n	80034a2 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f003 0301 	and.w	r3, r3, #1
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d075      	beq.n	80030e2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002ff6:	4ba3      	ldr	r3, [pc, #652]	; (8003284 <HAL_RCC_OscConfig+0x2ac>)
 8002ff8:	689b      	ldr	r3, [r3, #8]
 8002ffa:	f003 030c 	and.w	r3, r3, #12
 8002ffe:	2b04      	cmp	r3, #4
 8003000:	d00c      	beq.n	800301c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003002:	4ba0      	ldr	r3, [pc, #640]	; (8003284 <HAL_RCC_OscConfig+0x2ac>)
 8003004:	689b      	ldr	r3, [r3, #8]
 8003006:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800300a:	2b08      	cmp	r3, #8
 800300c:	d112      	bne.n	8003034 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800300e:	4b9d      	ldr	r3, [pc, #628]	; (8003284 <HAL_RCC_OscConfig+0x2ac>)
 8003010:	685b      	ldr	r3, [r3, #4]
 8003012:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003016:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800301a:	d10b      	bne.n	8003034 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800301c:	4b99      	ldr	r3, [pc, #612]	; (8003284 <HAL_RCC_OscConfig+0x2ac>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003024:	2b00      	cmp	r3, #0
 8003026:	d05b      	beq.n	80030e0 <HAL_RCC_OscConfig+0x108>
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	2b00      	cmp	r3, #0
 800302e:	d157      	bne.n	80030e0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003030:	2301      	movs	r3, #1
 8003032:	e236      	b.n	80034a2 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	685b      	ldr	r3, [r3, #4]
 8003038:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800303c:	d106      	bne.n	800304c <HAL_RCC_OscConfig+0x74>
 800303e:	4b91      	ldr	r3, [pc, #580]	; (8003284 <HAL_RCC_OscConfig+0x2ac>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	4a90      	ldr	r2, [pc, #576]	; (8003284 <HAL_RCC_OscConfig+0x2ac>)
 8003044:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003048:	6013      	str	r3, [r2, #0]
 800304a:	e01d      	b.n	8003088 <HAL_RCC_OscConfig+0xb0>
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	685b      	ldr	r3, [r3, #4]
 8003050:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003054:	d10c      	bne.n	8003070 <HAL_RCC_OscConfig+0x98>
 8003056:	4b8b      	ldr	r3, [pc, #556]	; (8003284 <HAL_RCC_OscConfig+0x2ac>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	4a8a      	ldr	r2, [pc, #552]	; (8003284 <HAL_RCC_OscConfig+0x2ac>)
 800305c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003060:	6013      	str	r3, [r2, #0]
 8003062:	4b88      	ldr	r3, [pc, #544]	; (8003284 <HAL_RCC_OscConfig+0x2ac>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	4a87      	ldr	r2, [pc, #540]	; (8003284 <HAL_RCC_OscConfig+0x2ac>)
 8003068:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800306c:	6013      	str	r3, [r2, #0]
 800306e:	e00b      	b.n	8003088 <HAL_RCC_OscConfig+0xb0>
 8003070:	4b84      	ldr	r3, [pc, #528]	; (8003284 <HAL_RCC_OscConfig+0x2ac>)
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	4a83      	ldr	r2, [pc, #524]	; (8003284 <HAL_RCC_OscConfig+0x2ac>)
 8003076:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800307a:	6013      	str	r3, [r2, #0]
 800307c:	4b81      	ldr	r3, [pc, #516]	; (8003284 <HAL_RCC_OscConfig+0x2ac>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	4a80      	ldr	r2, [pc, #512]	; (8003284 <HAL_RCC_OscConfig+0x2ac>)
 8003082:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003086:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	685b      	ldr	r3, [r3, #4]
 800308c:	2b00      	cmp	r3, #0
 800308e:	d013      	beq.n	80030b8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003090:	f7fe fd0a 	bl	8001aa8 <HAL_GetTick>
 8003094:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003096:	e008      	b.n	80030aa <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003098:	f7fe fd06 	bl	8001aa8 <HAL_GetTick>
 800309c:	4602      	mov	r2, r0
 800309e:	693b      	ldr	r3, [r7, #16]
 80030a0:	1ad3      	subs	r3, r2, r3
 80030a2:	2b64      	cmp	r3, #100	; 0x64
 80030a4:	d901      	bls.n	80030aa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80030a6:	2303      	movs	r3, #3
 80030a8:	e1fb      	b.n	80034a2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030aa:	4b76      	ldr	r3, [pc, #472]	; (8003284 <HAL_RCC_OscConfig+0x2ac>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d0f0      	beq.n	8003098 <HAL_RCC_OscConfig+0xc0>
 80030b6:	e014      	b.n	80030e2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030b8:	f7fe fcf6 	bl	8001aa8 <HAL_GetTick>
 80030bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80030be:	e008      	b.n	80030d2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80030c0:	f7fe fcf2 	bl	8001aa8 <HAL_GetTick>
 80030c4:	4602      	mov	r2, r0
 80030c6:	693b      	ldr	r3, [r7, #16]
 80030c8:	1ad3      	subs	r3, r2, r3
 80030ca:	2b64      	cmp	r3, #100	; 0x64
 80030cc:	d901      	bls.n	80030d2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80030ce:	2303      	movs	r3, #3
 80030d0:	e1e7      	b.n	80034a2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80030d2:	4b6c      	ldr	r3, [pc, #432]	; (8003284 <HAL_RCC_OscConfig+0x2ac>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d1f0      	bne.n	80030c0 <HAL_RCC_OscConfig+0xe8>
 80030de:	e000      	b.n	80030e2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f003 0302 	and.w	r3, r3, #2
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d063      	beq.n	80031b6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80030ee:	4b65      	ldr	r3, [pc, #404]	; (8003284 <HAL_RCC_OscConfig+0x2ac>)
 80030f0:	689b      	ldr	r3, [r3, #8]
 80030f2:	f003 030c 	and.w	r3, r3, #12
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d00b      	beq.n	8003112 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80030fa:	4b62      	ldr	r3, [pc, #392]	; (8003284 <HAL_RCC_OscConfig+0x2ac>)
 80030fc:	689b      	ldr	r3, [r3, #8]
 80030fe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003102:	2b08      	cmp	r3, #8
 8003104:	d11c      	bne.n	8003140 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003106:	4b5f      	ldr	r3, [pc, #380]	; (8003284 <HAL_RCC_OscConfig+0x2ac>)
 8003108:	685b      	ldr	r3, [r3, #4]
 800310a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800310e:	2b00      	cmp	r3, #0
 8003110:	d116      	bne.n	8003140 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003112:	4b5c      	ldr	r3, [pc, #368]	; (8003284 <HAL_RCC_OscConfig+0x2ac>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f003 0302 	and.w	r3, r3, #2
 800311a:	2b00      	cmp	r3, #0
 800311c:	d005      	beq.n	800312a <HAL_RCC_OscConfig+0x152>
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	68db      	ldr	r3, [r3, #12]
 8003122:	2b01      	cmp	r3, #1
 8003124:	d001      	beq.n	800312a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003126:	2301      	movs	r3, #1
 8003128:	e1bb      	b.n	80034a2 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800312a:	4b56      	ldr	r3, [pc, #344]	; (8003284 <HAL_RCC_OscConfig+0x2ac>)
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	691b      	ldr	r3, [r3, #16]
 8003136:	00db      	lsls	r3, r3, #3
 8003138:	4952      	ldr	r1, [pc, #328]	; (8003284 <HAL_RCC_OscConfig+0x2ac>)
 800313a:	4313      	orrs	r3, r2
 800313c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800313e:	e03a      	b.n	80031b6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	68db      	ldr	r3, [r3, #12]
 8003144:	2b00      	cmp	r3, #0
 8003146:	d020      	beq.n	800318a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003148:	4b4f      	ldr	r3, [pc, #316]	; (8003288 <HAL_RCC_OscConfig+0x2b0>)
 800314a:	2201      	movs	r2, #1
 800314c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800314e:	f7fe fcab 	bl	8001aa8 <HAL_GetTick>
 8003152:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003154:	e008      	b.n	8003168 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003156:	f7fe fca7 	bl	8001aa8 <HAL_GetTick>
 800315a:	4602      	mov	r2, r0
 800315c:	693b      	ldr	r3, [r7, #16]
 800315e:	1ad3      	subs	r3, r2, r3
 8003160:	2b02      	cmp	r3, #2
 8003162:	d901      	bls.n	8003168 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003164:	2303      	movs	r3, #3
 8003166:	e19c      	b.n	80034a2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003168:	4b46      	ldr	r3, [pc, #280]	; (8003284 <HAL_RCC_OscConfig+0x2ac>)
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f003 0302 	and.w	r3, r3, #2
 8003170:	2b00      	cmp	r3, #0
 8003172:	d0f0      	beq.n	8003156 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003174:	4b43      	ldr	r3, [pc, #268]	; (8003284 <HAL_RCC_OscConfig+0x2ac>)
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	691b      	ldr	r3, [r3, #16]
 8003180:	00db      	lsls	r3, r3, #3
 8003182:	4940      	ldr	r1, [pc, #256]	; (8003284 <HAL_RCC_OscConfig+0x2ac>)
 8003184:	4313      	orrs	r3, r2
 8003186:	600b      	str	r3, [r1, #0]
 8003188:	e015      	b.n	80031b6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800318a:	4b3f      	ldr	r3, [pc, #252]	; (8003288 <HAL_RCC_OscConfig+0x2b0>)
 800318c:	2200      	movs	r2, #0
 800318e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003190:	f7fe fc8a 	bl	8001aa8 <HAL_GetTick>
 8003194:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003196:	e008      	b.n	80031aa <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003198:	f7fe fc86 	bl	8001aa8 <HAL_GetTick>
 800319c:	4602      	mov	r2, r0
 800319e:	693b      	ldr	r3, [r7, #16]
 80031a0:	1ad3      	subs	r3, r2, r3
 80031a2:	2b02      	cmp	r3, #2
 80031a4:	d901      	bls.n	80031aa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80031a6:	2303      	movs	r3, #3
 80031a8:	e17b      	b.n	80034a2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80031aa:	4b36      	ldr	r3, [pc, #216]	; (8003284 <HAL_RCC_OscConfig+0x2ac>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f003 0302 	and.w	r3, r3, #2
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d1f0      	bne.n	8003198 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f003 0308 	and.w	r3, r3, #8
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d030      	beq.n	8003224 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	695b      	ldr	r3, [r3, #20]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d016      	beq.n	80031f8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80031ca:	4b30      	ldr	r3, [pc, #192]	; (800328c <HAL_RCC_OscConfig+0x2b4>)
 80031cc:	2201      	movs	r2, #1
 80031ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031d0:	f7fe fc6a 	bl	8001aa8 <HAL_GetTick>
 80031d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031d6:	e008      	b.n	80031ea <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80031d8:	f7fe fc66 	bl	8001aa8 <HAL_GetTick>
 80031dc:	4602      	mov	r2, r0
 80031de:	693b      	ldr	r3, [r7, #16]
 80031e0:	1ad3      	subs	r3, r2, r3
 80031e2:	2b02      	cmp	r3, #2
 80031e4:	d901      	bls.n	80031ea <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80031e6:	2303      	movs	r3, #3
 80031e8:	e15b      	b.n	80034a2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031ea:	4b26      	ldr	r3, [pc, #152]	; (8003284 <HAL_RCC_OscConfig+0x2ac>)
 80031ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80031ee:	f003 0302 	and.w	r3, r3, #2
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d0f0      	beq.n	80031d8 <HAL_RCC_OscConfig+0x200>
 80031f6:	e015      	b.n	8003224 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80031f8:	4b24      	ldr	r3, [pc, #144]	; (800328c <HAL_RCC_OscConfig+0x2b4>)
 80031fa:	2200      	movs	r2, #0
 80031fc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031fe:	f7fe fc53 	bl	8001aa8 <HAL_GetTick>
 8003202:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003204:	e008      	b.n	8003218 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003206:	f7fe fc4f 	bl	8001aa8 <HAL_GetTick>
 800320a:	4602      	mov	r2, r0
 800320c:	693b      	ldr	r3, [r7, #16]
 800320e:	1ad3      	subs	r3, r2, r3
 8003210:	2b02      	cmp	r3, #2
 8003212:	d901      	bls.n	8003218 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003214:	2303      	movs	r3, #3
 8003216:	e144      	b.n	80034a2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003218:	4b1a      	ldr	r3, [pc, #104]	; (8003284 <HAL_RCC_OscConfig+0x2ac>)
 800321a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800321c:	f003 0302 	and.w	r3, r3, #2
 8003220:	2b00      	cmp	r3, #0
 8003222:	d1f0      	bne.n	8003206 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f003 0304 	and.w	r3, r3, #4
 800322c:	2b00      	cmp	r3, #0
 800322e:	f000 80a0 	beq.w	8003372 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003232:	2300      	movs	r3, #0
 8003234:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003236:	4b13      	ldr	r3, [pc, #76]	; (8003284 <HAL_RCC_OscConfig+0x2ac>)
 8003238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800323a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800323e:	2b00      	cmp	r3, #0
 8003240:	d10f      	bne.n	8003262 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003242:	2300      	movs	r3, #0
 8003244:	60bb      	str	r3, [r7, #8]
 8003246:	4b0f      	ldr	r3, [pc, #60]	; (8003284 <HAL_RCC_OscConfig+0x2ac>)
 8003248:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800324a:	4a0e      	ldr	r2, [pc, #56]	; (8003284 <HAL_RCC_OscConfig+0x2ac>)
 800324c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003250:	6413      	str	r3, [r2, #64]	; 0x40
 8003252:	4b0c      	ldr	r3, [pc, #48]	; (8003284 <HAL_RCC_OscConfig+0x2ac>)
 8003254:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003256:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800325a:	60bb      	str	r3, [r7, #8]
 800325c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800325e:	2301      	movs	r3, #1
 8003260:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003262:	4b0b      	ldr	r3, [pc, #44]	; (8003290 <HAL_RCC_OscConfig+0x2b8>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800326a:	2b00      	cmp	r3, #0
 800326c:	d121      	bne.n	80032b2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800326e:	4b08      	ldr	r3, [pc, #32]	; (8003290 <HAL_RCC_OscConfig+0x2b8>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	4a07      	ldr	r2, [pc, #28]	; (8003290 <HAL_RCC_OscConfig+0x2b8>)
 8003274:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003278:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800327a:	f7fe fc15 	bl	8001aa8 <HAL_GetTick>
 800327e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003280:	e011      	b.n	80032a6 <HAL_RCC_OscConfig+0x2ce>
 8003282:	bf00      	nop
 8003284:	40023800 	.word	0x40023800
 8003288:	42470000 	.word	0x42470000
 800328c:	42470e80 	.word	0x42470e80
 8003290:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003294:	f7fe fc08 	bl	8001aa8 <HAL_GetTick>
 8003298:	4602      	mov	r2, r0
 800329a:	693b      	ldr	r3, [r7, #16]
 800329c:	1ad3      	subs	r3, r2, r3
 800329e:	2b02      	cmp	r3, #2
 80032a0:	d901      	bls.n	80032a6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80032a2:	2303      	movs	r3, #3
 80032a4:	e0fd      	b.n	80034a2 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032a6:	4b81      	ldr	r3, [pc, #516]	; (80034ac <HAL_RCC_OscConfig+0x4d4>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d0f0      	beq.n	8003294 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	689b      	ldr	r3, [r3, #8]
 80032b6:	2b01      	cmp	r3, #1
 80032b8:	d106      	bne.n	80032c8 <HAL_RCC_OscConfig+0x2f0>
 80032ba:	4b7d      	ldr	r3, [pc, #500]	; (80034b0 <HAL_RCC_OscConfig+0x4d8>)
 80032bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032be:	4a7c      	ldr	r2, [pc, #496]	; (80034b0 <HAL_RCC_OscConfig+0x4d8>)
 80032c0:	f043 0301 	orr.w	r3, r3, #1
 80032c4:	6713      	str	r3, [r2, #112]	; 0x70
 80032c6:	e01c      	b.n	8003302 <HAL_RCC_OscConfig+0x32a>
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	689b      	ldr	r3, [r3, #8]
 80032cc:	2b05      	cmp	r3, #5
 80032ce:	d10c      	bne.n	80032ea <HAL_RCC_OscConfig+0x312>
 80032d0:	4b77      	ldr	r3, [pc, #476]	; (80034b0 <HAL_RCC_OscConfig+0x4d8>)
 80032d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032d4:	4a76      	ldr	r2, [pc, #472]	; (80034b0 <HAL_RCC_OscConfig+0x4d8>)
 80032d6:	f043 0304 	orr.w	r3, r3, #4
 80032da:	6713      	str	r3, [r2, #112]	; 0x70
 80032dc:	4b74      	ldr	r3, [pc, #464]	; (80034b0 <HAL_RCC_OscConfig+0x4d8>)
 80032de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032e0:	4a73      	ldr	r2, [pc, #460]	; (80034b0 <HAL_RCC_OscConfig+0x4d8>)
 80032e2:	f043 0301 	orr.w	r3, r3, #1
 80032e6:	6713      	str	r3, [r2, #112]	; 0x70
 80032e8:	e00b      	b.n	8003302 <HAL_RCC_OscConfig+0x32a>
 80032ea:	4b71      	ldr	r3, [pc, #452]	; (80034b0 <HAL_RCC_OscConfig+0x4d8>)
 80032ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032ee:	4a70      	ldr	r2, [pc, #448]	; (80034b0 <HAL_RCC_OscConfig+0x4d8>)
 80032f0:	f023 0301 	bic.w	r3, r3, #1
 80032f4:	6713      	str	r3, [r2, #112]	; 0x70
 80032f6:	4b6e      	ldr	r3, [pc, #440]	; (80034b0 <HAL_RCC_OscConfig+0x4d8>)
 80032f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032fa:	4a6d      	ldr	r2, [pc, #436]	; (80034b0 <HAL_RCC_OscConfig+0x4d8>)
 80032fc:	f023 0304 	bic.w	r3, r3, #4
 8003300:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	689b      	ldr	r3, [r3, #8]
 8003306:	2b00      	cmp	r3, #0
 8003308:	d015      	beq.n	8003336 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800330a:	f7fe fbcd 	bl	8001aa8 <HAL_GetTick>
 800330e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003310:	e00a      	b.n	8003328 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003312:	f7fe fbc9 	bl	8001aa8 <HAL_GetTick>
 8003316:	4602      	mov	r2, r0
 8003318:	693b      	ldr	r3, [r7, #16]
 800331a:	1ad3      	subs	r3, r2, r3
 800331c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003320:	4293      	cmp	r3, r2
 8003322:	d901      	bls.n	8003328 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003324:	2303      	movs	r3, #3
 8003326:	e0bc      	b.n	80034a2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003328:	4b61      	ldr	r3, [pc, #388]	; (80034b0 <HAL_RCC_OscConfig+0x4d8>)
 800332a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800332c:	f003 0302 	and.w	r3, r3, #2
 8003330:	2b00      	cmp	r3, #0
 8003332:	d0ee      	beq.n	8003312 <HAL_RCC_OscConfig+0x33a>
 8003334:	e014      	b.n	8003360 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003336:	f7fe fbb7 	bl	8001aa8 <HAL_GetTick>
 800333a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800333c:	e00a      	b.n	8003354 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800333e:	f7fe fbb3 	bl	8001aa8 <HAL_GetTick>
 8003342:	4602      	mov	r2, r0
 8003344:	693b      	ldr	r3, [r7, #16]
 8003346:	1ad3      	subs	r3, r2, r3
 8003348:	f241 3288 	movw	r2, #5000	; 0x1388
 800334c:	4293      	cmp	r3, r2
 800334e:	d901      	bls.n	8003354 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003350:	2303      	movs	r3, #3
 8003352:	e0a6      	b.n	80034a2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003354:	4b56      	ldr	r3, [pc, #344]	; (80034b0 <HAL_RCC_OscConfig+0x4d8>)
 8003356:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003358:	f003 0302 	and.w	r3, r3, #2
 800335c:	2b00      	cmp	r3, #0
 800335e:	d1ee      	bne.n	800333e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003360:	7dfb      	ldrb	r3, [r7, #23]
 8003362:	2b01      	cmp	r3, #1
 8003364:	d105      	bne.n	8003372 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003366:	4b52      	ldr	r3, [pc, #328]	; (80034b0 <HAL_RCC_OscConfig+0x4d8>)
 8003368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800336a:	4a51      	ldr	r2, [pc, #324]	; (80034b0 <HAL_RCC_OscConfig+0x4d8>)
 800336c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003370:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	699b      	ldr	r3, [r3, #24]
 8003376:	2b00      	cmp	r3, #0
 8003378:	f000 8092 	beq.w	80034a0 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800337c:	4b4c      	ldr	r3, [pc, #304]	; (80034b0 <HAL_RCC_OscConfig+0x4d8>)
 800337e:	689b      	ldr	r3, [r3, #8]
 8003380:	f003 030c 	and.w	r3, r3, #12
 8003384:	2b08      	cmp	r3, #8
 8003386:	d05c      	beq.n	8003442 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	699b      	ldr	r3, [r3, #24]
 800338c:	2b02      	cmp	r3, #2
 800338e:	d141      	bne.n	8003414 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003390:	4b48      	ldr	r3, [pc, #288]	; (80034b4 <HAL_RCC_OscConfig+0x4dc>)
 8003392:	2200      	movs	r2, #0
 8003394:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003396:	f7fe fb87 	bl	8001aa8 <HAL_GetTick>
 800339a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800339c:	e008      	b.n	80033b0 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800339e:	f7fe fb83 	bl	8001aa8 <HAL_GetTick>
 80033a2:	4602      	mov	r2, r0
 80033a4:	693b      	ldr	r3, [r7, #16]
 80033a6:	1ad3      	subs	r3, r2, r3
 80033a8:	2b02      	cmp	r3, #2
 80033aa:	d901      	bls.n	80033b0 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80033ac:	2303      	movs	r3, #3
 80033ae:	e078      	b.n	80034a2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033b0:	4b3f      	ldr	r3, [pc, #252]	; (80034b0 <HAL_RCC_OscConfig+0x4d8>)
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d1f0      	bne.n	800339e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	69da      	ldr	r2, [r3, #28]
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6a1b      	ldr	r3, [r3, #32]
 80033c4:	431a      	orrs	r2, r3
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033ca:	019b      	lsls	r3, r3, #6
 80033cc:	431a      	orrs	r2, r3
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033d2:	085b      	lsrs	r3, r3, #1
 80033d4:	3b01      	subs	r3, #1
 80033d6:	041b      	lsls	r3, r3, #16
 80033d8:	431a      	orrs	r2, r3
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033de:	061b      	lsls	r3, r3, #24
 80033e0:	4933      	ldr	r1, [pc, #204]	; (80034b0 <HAL_RCC_OscConfig+0x4d8>)
 80033e2:	4313      	orrs	r3, r2
 80033e4:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80033e6:	4b33      	ldr	r3, [pc, #204]	; (80034b4 <HAL_RCC_OscConfig+0x4dc>)
 80033e8:	2201      	movs	r2, #1
 80033ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033ec:	f7fe fb5c 	bl	8001aa8 <HAL_GetTick>
 80033f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033f2:	e008      	b.n	8003406 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80033f4:	f7fe fb58 	bl	8001aa8 <HAL_GetTick>
 80033f8:	4602      	mov	r2, r0
 80033fa:	693b      	ldr	r3, [r7, #16]
 80033fc:	1ad3      	subs	r3, r2, r3
 80033fe:	2b02      	cmp	r3, #2
 8003400:	d901      	bls.n	8003406 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8003402:	2303      	movs	r3, #3
 8003404:	e04d      	b.n	80034a2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003406:	4b2a      	ldr	r3, [pc, #168]	; (80034b0 <HAL_RCC_OscConfig+0x4d8>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800340e:	2b00      	cmp	r3, #0
 8003410:	d0f0      	beq.n	80033f4 <HAL_RCC_OscConfig+0x41c>
 8003412:	e045      	b.n	80034a0 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003414:	4b27      	ldr	r3, [pc, #156]	; (80034b4 <HAL_RCC_OscConfig+0x4dc>)
 8003416:	2200      	movs	r2, #0
 8003418:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800341a:	f7fe fb45 	bl	8001aa8 <HAL_GetTick>
 800341e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003420:	e008      	b.n	8003434 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003422:	f7fe fb41 	bl	8001aa8 <HAL_GetTick>
 8003426:	4602      	mov	r2, r0
 8003428:	693b      	ldr	r3, [r7, #16]
 800342a:	1ad3      	subs	r3, r2, r3
 800342c:	2b02      	cmp	r3, #2
 800342e:	d901      	bls.n	8003434 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003430:	2303      	movs	r3, #3
 8003432:	e036      	b.n	80034a2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003434:	4b1e      	ldr	r3, [pc, #120]	; (80034b0 <HAL_RCC_OscConfig+0x4d8>)
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800343c:	2b00      	cmp	r3, #0
 800343e:	d1f0      	bne.n	8003422 <HAL_RCC_OscConfig+0x44a>
 8003440:	e02e      	b.n	80034a0 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	699b      	ldr	r3, [r3, #24]
 8003446:	2b01      	cmp	r3, #1
 8003448:	d101      	bne.n	800344e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800344a:	2301      	movs	r3, #1
 800344c:	e029      	b.n	80034a2 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800344e:	4b18      	ldr	r3, [pc, #96]	; (80034b0 <HAL_RCC_OscConfig+0x4d8>)
 8003450:	685b      	ldr	r3, [r3, #4]
 8003452:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	69db      	ldr	r3, [r3, #28]
 800345e:	429a      	cmp	r2, r3
 8003460:	d11c      	bne.n	800349c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800346c:	429a      	cmp	r2, r3
 800346e:	d115      	bne.n	800349c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003470:	68fa      	ldr	r2, [r7, #12]
 8003472:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003476:	4013      	ands	r3, r2
 8003478:	687a      	ldr	r2, [r7, #4]
 800347a:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800347c:	4293      	cmp	r3, r2
 800347e:	d10d      	bne.n	800349c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800348a:	429a      	cmp	r2, r3
 800348c:	d106      	bne.n	800349c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003498:	429a      	cmp	r2, r3
 800349a:	d001      	beq.n	80034a0 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 800349c:	2301      	movs	r3, #1
 800349e:	e000      	b.n	80034a2 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80034a0:	2300      	movs	r3, #0
}
 80034a2:	4618      	mov	r0, r3
 80034a4:	3718      	adds	r7, #24
 80034a6:	46bd      	mov	sp, r7
 80034a8:	bd80      	pop	{r7, pc}
 80034aa:	bf00      	nop
 80034ac:	40007000 	.word	0x40007000
 80034b0:	40023800 	.word	0x40023800
 80034b4:	42470060 	.word	0x42470060

080034b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80034b8:	b580      	push	{r7, lr}
 80034ba:	b084      	sub	sp, #16
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
 80034c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d101      	bne.n	80034cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80034c8:	2301      	movs	r3, #1
 80034ca:	e0cc      	b.n	8003666 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80034cc:	4b68      	ldr	r3, [pc, #416]	; (8003670 <HAL_RCC_ClockConfig+0x1b8>)
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f003 030f 	and.w	r3, r3, #15
 80034d4:	683a      	ldr	r2, [r7, #0]
 80034d6:	429a      	cmp	r2, r3
 80034d8:	d90c      	bls.n	80034f4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034da:	4b65      	ldr	r3, [pc, #404]	; (8003670 <HAL_RCC_ClockConfig+0x1b8>)
 80034dc:	683a      	ldr	r2, [r7, #0]
 80034de:	b2d2      	uxtb	r2, r2
 80034e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80034e2:	4b63      	ldr	r3, [pc, #396]	; (8003670 <HAL_RCC_ClockConfig+0x1b8>)
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f003 030f 	and.w	r3, r3, #15
 80034ea:	683a      	ldr	r2, [r7, #0]
 80034ec:	429a      	cmp	r2, r3
 80034ee:	d001      	beq.n	80034f4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80034f0:	2301      	movs	r3, #1
 80034f2:	e0b8      	b.n	8003666 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f003 0302 	and.w	r3, r3, #2
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d020      	beq.n	8003542 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f003 0304 	and.w	r3, r3, #4
 8003508:	2b00      	cmp	r3, #0
 800350a:	d005      	beq.n	8003518 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800350c:	4b59      	ldr	r3, [pc, #356]	; (8003674 <HAL_RCC_ClockConfig+0x1bc>)
 800350e:	689b      	ldr	r3, [r3, #8]
 8003510:	4a58      	ldr	r2, [pc, #352]	; (8003674 <HAL_RCC_ClockConfig+0x1bc>)
 8003512:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003516:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f003 0308 	and.w	r3, r3, #8
 8003520:	2b00      	cmp	r3, #0
 8003522:	d005      	beq.n	8003530 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003524:	4b53      	ldr	r3, [pc, #332]	; (8003674 <HAL_RCC_ClockConfig+0x1bc>)
 8003526:	689b      	ldr	r3, [r3, #8]
 8003528:	4a52      	ldr	r2, [pc, #328]	; (8003674 <HAL_RCC_ClockConfig+0x1bc>)
 800352a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800352e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003530:	4b50      	ldr	r3, [pc, #320]	; (8003674 <HAL_RCC_ClockConfig+0x1bc>)
 8003532:	689b      	ldr	r3, [r3, #8]
 8003534:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	689b      	ldr	r3, [r3, #8]
 800353c:	494d      	ldr	r1, [pc, #308]	; (8003674 <HAL_RCC_ClockConfig+0x1bc>)
 800353e:	4313      	orrs	r3, r2
 8003540:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f003 0301 	and.w	r3, r3, #1
 800354a:	2b00      	cmp	r3, #0
 800354c:	d044      	beq.n	80035d8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	685b      	ldr	r3, [r3, #4]
 8003552:	2b01      	cmp	r3, #1
 8003554:	d107      	bne.n	8003566 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003556:	4b47      	ldr	r3, [pc, #284]	; (8003674 <HAL_RCC_ClockConfig+0x1bc>)
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800355e:	2b00      	cmp	r3, #0
 8003560:	d119      	bne.n	8003596 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003562:	2301      	movs	r3, #1
 8003564:	e07f      	b.n	8003666 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	685b      	ldr	r3, [r3, #4]
 800356a:	2b02      	cmp	r3, #2
 800356c:	d003      	beq.n	8003576 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003572:	2b03      	cmp	r3, #3
 8003574:	d107      	bne.n	8003586 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003576:	4b3f      	ldr	r3, [pc, #252]	; (8003674 <HAL_RCC_ClockConfig+0x1bc>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800357e:	2b00      	cmp	r3, #0
 8003580:	d109      	bne.n	8003596 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003582:	2301      	movs	r3, #1
 8003584:	e06f      	b.n	8003666 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003586:	4b3b      	ldr	r3, [pc, #236]	; (8003674 <HAL_RCC_ClockConfig+0x1bc>)
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f003 0302 	and.w	r3, r3, #2
 800358e:	2b00      	cmp	r3, #0
 8003590:	d101      	bne.n	8003596 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003592:	2301      	movs	r3, #1
 8003594:	e067      	b.n	8003666 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003596:	4b37      	ldr	r3, [pc, #220]	; (8003674 <HAL_RCC_ClockConfig+0x1bc>)
 8003598:	689b      	ldr	r3, [r3, #8]
 800359a:	f023 0203 	bic.w	r2, r3, #3
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	685b      	ldr	r3, [r3, #4]
 80035a2:	4934      	ldr	r1, [pc, #208]	; (8003674 <HAL_RCC_ClockConfig+0x1bc>)
 80035a4:	4313      	orrs	r3, r2
 80035a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80035a8:	f7fe fa7e 	bl	8001aa8 <HAL_GetTick>
 80035ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035ae:	e00a      	b.n	80035c6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035b0:	f7fe fa7a 	bl	8001aa8 <HAL_GetTick>
 80035b4:	4602      	mov	r2, r0
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	1ad3      	subs	r3, r2, r3
 80035ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80035be:	4293      	cmp	r3, r2
 80035c0:	d901      	bls.n	80035c6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80035c2:	2303      	movs	r3, #3
 80035c4:	e04f      	b.n	8003666 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035c6:	4b2b      	ldr	r3, [pc, #172]	; (8003674 <HAL_RCC_ClockConfig+0x1bc>)
 80035c8:	689b      	ldr	r3, [r3, #8]
 80035ca:	f003 020c 	and.w	r2, r3, #12
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	685b      	ldr	r3, [r3, #4]
 80035d2:	009b      	lsls	r3, r3, #2
 80035d4:	429a      	cmp	r2, r3
 80035d6:	d1eb      	bne.n	80035b0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80035d8:	4b25      	ldr	r3, [pc, #148]	; (8003670 <HAL_RCC_ClockConfig+0x1b8>)
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f003 030f 	and.w	r3, r3, #15
 80035e0:	683a      	ldr	r2, [r7, #0]
 80035e2:	429a      	cmp	r2, r3
 80035e4:	d20c      	bcs.n	8003600 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035e6:	4b22      	ldr	r3, [pc, #136]	; (8003670 <HAL_RCC_ClockConfig+0x1b8>)
 80035e8:	683a      	ldr	r2, [r7, #0]
 80035ea:	b2d2      	uxtb	r2, r2
 80035ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80035ee:	4b20      	ldr	r3, [pc, #128]	; (8003670 <HAL_RCC_ClockConfig+0x1b8>)
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f003 030f 	and.w	r3, r3, #15
 80035f6:	683a      	ldr	r2, [r7, #0]
 80035f8:	429a      	cmp	r2, r3
 80035fa:	d001      	beq.n	8003600 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80035fc:	2301      	movs	r3, #1
 80035fe:	e032      	b.n	8003666 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f003 0304 	and.w	r3, r3, #4
 8003608:	2b00      	cmp	r3, #0
 800360a:	d008      	beq.n	800361e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800360c:	4b19      	ldr	r3, [pc, #100]	; (8003674 <HAL_RCC_ClockConfig+0x1bc>)
 800360e:	689b      	ldr	r3, [r3, #8]
 8003610:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	68db      	ldr	r3, [r3, #12]
 8003618:	4916      	ldr	r1, [pc, #88]	; (8003674 <HAL_RCC_ClockConfig+0x1bc>)
 800361a:	4313      	orrs	r3, r2
 800361c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f003 0308 	and.w	r3, r3, #8
 8003626:	2b00      	cmp	r3, #0
 8003628:	d009      	beq.n	800363e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800362a:	4b12      	ldr	r3, [pc, #72]	; (8003674 <HAL_RCC_ClockConfig+0x1bc>)
 800362c:	689b      	ldr	r3, [r3, #8]
 800362e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	691b      	ldr	r3, [r3, #16]
 8003636:	00db      	lsls	r3, r3, #3
 8003638:	490e      	ldr	r1, [pc, #56]	; (8003674 <HAL_RCC_ClockConfig+0x1bc>)
 800363a:	4313      	orrs	r3, r2
 800363c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800363e:	f000 f821 	bl	8003684 <HAL_RCC_GetSysClockFreq>
 8003642:	4601      	mov	r1, r0
 8003644:	4b0b      	ldr	r3, [pc, #44]	; (8003674 <HAL_RCC_ClockConfig+0x1bc>)
 8003646:	689b      	ldr	r3, [r3, #8]
 8003648:	091b      	lsrs	r3, r3, #4
 800364a:	f003 030f 	and.w	r3, r3, #15
 800364e:	4a0a      	ldr	r2, [pc, #40]	; (8003678 <HAL_RCC_ClockConfig+0x1c0>)
 8003650:	5cd3      	ldrb	r3, [r2, r3]
 8003652:	fa21 f303 	lsr.w	r3, r1, r3
 8003656:	4a09      	ldr	r2, [pc, #36]	; (800367c <HAL_RCC_ClockConfig+0x1c4>)
 8003658:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800365a:	4b09      	ldr	r3, [pc, #36]	; (8003680 <HAL_RCC_ClockConfig+0x1c8>)
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	4618      	mov	r0, r3
 8003660:	f7fe f9de 	bl	8001a20 <HAL_InitTick>

  return HAL_OK;
 8003664:	2300      	movs	r3, #0
}
 8003666:	4618      	mov	r0, r3
 8003668:	3710      	adds	r7, #16
 800366a:	46bd      	mov	sp, r7
 800366c:	bd80      	pop	{r7, pc}
 800366e:	bf00      	nop
 8003670:	40023c00 	.word	0x40023c00
 8003674:	40023800 	.word	0x40023800
 8003678:	08006468 	.word	0x08006468
 800367c:	20000000 	.word	0x20000000
 8003680:	20000004 	.word	0x20000004

08003684 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003684:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003686:	b085      	sub	sp, #20
 8003688:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800368a:	2300      	movs	r3, #0
 800368c:	607b      	str	r3, [r7, #4]
 800368e:	2300      	movs	r3, #0
 8003690:	60fb      	str	r3, [r7, #12]
 8003692:	2300      	movs	r3, #0
 8003694:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003696:	2300      	movs	r3, #0
 8003698:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800369a:	4b63      	ldr	r3, [pc, #396]	; (8003828 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800369c:	689b      	ldr	r3, [r3, #8]
 800369e:	f003 030c 	and.w	r3, r3, #12
 80036a2:	2b04      	cmp	r3, #4
 80036a4:	d007      	beq.n	80036b6 <HAL_RCC_GetSysClockFreq+0x32>
 80036a6:	2b08      	cmp	r3, #8
 80036a8:	d008      	beq.n	80036bc <HAL_RCC_GetSysClockFreq+0x38>
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	f040 80b4 	bne.w	8003818 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80036b0:	4b5e      	ldr	r3, [pc, #376]	; (800382c <HAL_RCC_GetSysClockFreq+0x1a8>)
 80036b2:	60bb      	str	r3, [r7, #8]
       break;
 80036b4:	e0b3      	b.n	800381e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80036b6:	4b5e      	ldr	r3, [pc, #376]	; (8003830 <HAL_RCC_GetSysClockFreq+0x1ac>)
 80036b8:	60bb      	str	r3, [r7, #8]
      break;
 80036ba:	e0b0      	b.n	800381e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80036bc:	4b5a      	ldr	r3, [pc, #360]	; (8003828 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80036be:	685b      	ldr	r3, [r3, #4]
 80036c0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80036c4:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80036c6:	4b58      	ldr	r3, [pc, #352]	; (8003828 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80036c8:	685b      	ldr	r3, [r3, #4]
 80036ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d04a      	beq.n	8003768 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80036d2:	4b55      	ldr	r3, [pc, #340]	; (8003828 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80036d4:	685b      	ldr	r3, [r3, #4]
 80036d6:	099b      	lsrs	r3, r3, #6
 80036d8:	f04f 0400 	mov.w	r4, #0
 80036dc:	f240 11ff 	movw	r1, #511	; 0x1ff
 80036e0:	f04f 0200 	mov.w	r2, #0
 80036e4:	ea03 0501 	and.w	r5, r3, r1
 80036e8:	ea04 0602 	and.w	r6, r4, r2
 80036ec:	4629      	mov	r1, r5
 80036ee:	4632      	mov	r2, r6
 80036f0:	f04f 0300 	mov.w	r3, #0
 80036f4:	f04f 0400 	mov.w	r4, #0
 80036f8:	0154      	lsls	r4, r2, #5
 80036fa:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80036fe:	014b      	lsls	r3, r1, #5
 8003700:	4619      	mov	r1, r3
 8003702:	4622      	mov	r2, r4
 8003704:	1b49      	subs	r1, r1, r5
 8003706:	eb62 0206 	sbc.w	r2, r2, r6
 800370a:	f04f 0300 	mov.w	r3, #0
 800370e:	f04f 0400 	mov.w	r4, #0
 8003712:	0194      	lsls	r4, r2, #6
 8003714:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003718:	018b      	lsls	r3, r1, #6
 800371a:	1a5b      	subs	r3, r3, r1
 800371c:	eb64 0402 	sbc.w	r4, r4, r2
 8003720:	f04f 0100 	mov.w	r1, #0
 8003724:	f04f 0200 	mov.w	r2, #0
 8003728:	00e2      	lsls	r2, r4, #3
 800372a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800372e:	00d9      	lsls	r1, r3, #3
 8003730:	460b      	mov	r3, r1
 8003732:	4614      	mov	r4, r2
 8003734:	195b      	adds	r3, r3, r5
 8003736:	eb44 0406 	adc.w	r4, r4, r6
 800373a:	f04f 0100 	mov.w	r1, #0
 800373e:	f04f 0200 	mov.w	r2, #0
 8003742:	0262      	lsls	r2, r4, #9
 8003744:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8003748:	0259      	lsls	r1, r3, #9
 800374a:	460b      	mov	r3, r1
 800374c:	4614      	mov	r4, r2
 800374e:	4618      	mov	r0, r3
 8003750:	4621      	mov	r1, r4
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	f04f 0400 	mov.w	r4, #0
 8003758:	461a      	mov	r2, r3
 800375a:	4623      	mov	r3, r4
 800375c:	f7fd f9d0 	bl	8000b00 <__aeabi_uldivmod>
 8003760:	4603      	mov	r3, r0
 8003762:	460c      	mov	r4, r1
 8003764:	60fb      	str	r3, [r7, #12]
 8003766:	e049      	b.n	80037fc <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003768:	4b2f      	ldr	r3, [pc, #188]	; (8003828 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800376a:	685b      	ldr	r3, [r3, #4]
 800376c:	099b      	lsrs	r3, r3, #6
 800376e:	f04f 0400 	mov.w	r4, #0
 8003772:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003776:	f04f 0200 	mov.w	r2, #0
 800377a:	ea03 0501 	and.w	r5, r3, r1
 800377e:	ea04 0602 	and.w	r6, r4, r2
 8003782:	4629      	mov	r1, r5
 8003784:	4632      	mov	r2, r6
 8003786:	f04f 0300 	mov.w	r3, #0
 800378a:	f04f 0400 	mov.w	r4, #0
 800378e:	0154      	lsls	r4, r2, #5
 8003790:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003794:	014b      	lsls	r3, r1, #5
 8003796:	4619      	mov	r1, r3
 8003798:	4622      	mov	r2, r4
 800379a:	1b49      	subs	r1, r1, r5
 800379c:	eb62 0206 	sbc.w	r2, r2, r6
 80037a0:	f04f 0300 	mov.w	r3, #0
 80037a4:	f04f 0400 	mov.w	r4, #0
 80037a8:	0194      	lsls	r4, r2, #6
 80037aa:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80037ae:	018b      	lsls	r3, r1, #6
 80037b0:	1a5b      	subs	r3, r3, r1
 80037b2:	eb64 0402 	sbc.w	r4, r4, r2
 80037b6:	f04f 0100 	mov.w	r1, #0
 80037ba:	f04f 0200 	mov.w	r2, #0
 80037be:	00e2      	lsls	r2, r4, #3
 80037c0:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80037c4:	00d9      	lsls	r1, r3, #3
 80037c6:	460b      	mov	r3, r1
 80037c8:	4614      	mov	r4, r2
 80037ca:	195b      	adds	r3, r3, r5
 80037cc:	eb44 0406 	adc.w	r4, r4, r6
 80037d0:	f04f 0100 	mov.w	r1, #0
 80037d4:	f04f 0200 	mov.w	r2, #0
 80037d8:	02a2      	lsls	r2, r4, #10
 80037da:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80037de:	0299      	lsls	r1, r3, #10
 80037e0:	460b      	mov	r3, r1
 80037e2:	4614      	mov	r4, r2
 80037e4:	4618      	mov	r0, r3
 80037e6:	4621      	mov	r1, r4
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	f04f 0400 	mov.w	r4, #0
 80037ee:	461a      	mov	r2, r3
 80037f0:	4623      	mov	r3, r4
 80037f2:	f7fd f985 	bl	8000b00 <__aeabi_uldivmod>
 80037f6:	4603      	mov	r3, r0
 80037f8:	460c      	mov	r4, r1
 80037fa:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80037fc:	4b0a      	ldr	r3, [pc, #40]	; (8003828 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80037fe:	685b      	ldr	r3, [r3, #4]
 8003800:	0c1b      	lsrs	r3, r3, #16
 8003802:	f003 0303 	and.w	r3, r3, #3
 8003806:	3301      	adds	r3, #1
 8003808:	005b      	lsls	r3, r3, #1
 800380a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800380c:	68fa      	ldr	r2, [r7, #12]
 800380e:	683b      	ldr	r3, [r7, #0]
 8003810:	fbb2 f3f3 	udiv	r3, r2, r3
 8003814:	60bb      	str	r3, [r7, #8]
      break;
 8003816:	e002      	b.n	800381e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003818:	4b04      	ldr	r3, [pc, #16]	; (800382c <HAL_RCC_GetSysClockFreq+0x1a8>)
 800381a:	60bb      	str	r3, [r7, #8]
      break;
 800381c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800381e:	68bb      	ldr	r3, [r7, #8]
}
 8003820:	4618      	mov	r0, r3
 8003822:	3714      	adds	r7, #20
 8003824:	46bd      	mov	sp, r7
 8003826:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003828:	40023800 	.word	0x40023800
 800382c:	00f42400 	.word	0x00f42400
 8003830:	007a1200 	.word	0x007a1200

08003834 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003834:	b480      	push	{r7}
 8003836:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003838:	4b03      	ldr	r3, [pc, #12]	; (8003848 <HAL_RCC_GetHCLKFreq+0x14>)
 800383a:	681b      	ldr	r3, [r3, #0]
}
 800383c:	4618      	mov	r0, r3
 800383e:	46bd      	mov	sp, r7
 8003840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003844:	4770      	bx	lr
 8003846:	bf00      	nop
 8003848:	20000000 	.word	0x20000000

0800384c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800384c:	b580      	push	{r7, lr}
 800384e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003850:	f7ff fff0 	bl	8003834 <HAL_RCC_GetHCLKFreq>
 8003854:	4601      	mov	r1, r0
 8003856:	4b05      	ldr	r3, [pc, #20]	; (800386c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003858:	689b      	ldr	r3, [r3, #8]
 800385a:	0a9b      	lsrs	r3, r3, #10
 800385c:	f003 0307 	and.w	r3, r3, #7
 8003860:	4a03      	ldr	r2, [pc, #12]	; (8003870 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003862:	5cd3      	ldrb	r3, [r2, r3]
 8003864:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003868:	4618      	mov	r0, r3
 800386a:	bd80      	pop	{r7, pc}
 800386c:	40023800 	.word	0x40023800
 8003870:	08006478 	.word	0x08006478

08003874 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003874:	b580      	push	{r7, lr}
 8003876:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003878:	f7ff ffdc 	bl	8003834 <HAL_RCC_GetHCLKFreq>
 800387c:	4601      	mov	r1, r0
 800387e:	4b05      	ldr	r3, [pc, #20]	; (8003894 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003880:	689b      	ldr	r3, [r3, #8]
 8003882:	0b5b      	lsrs	r3, r3, #13
 8003884:	f003 0307 	and.w	r3, r3, #7
 8003888:	4a03      	ldr	r2, [pc, #12]	; (8003898 <HAL_RCC_GetPCLK2Freq+0x24>)
 800388a:	5cd3      	ldrb	r3, [r2, r3]
 800388c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003890:	4618      	mov	r0, r3
 8003892:	bd80      	pop	{r7, pc}
 8003894:	40023800 	.word	0x40023800
 8003898:	08006478 	.word	0x08006478

0800389c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	b082      	sub	sp, #8
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d101      	bne.n	80038ae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80038aa:	2301      	movs	r3, #1
 80038ac:	e01d      	b.n	80038ea <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038b4:	b2db      	uxtb	r3, r3
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d106      	bne.n	80038c8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	2200      	movs	r2, #0
 80038be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80038c2:	6878      	ldr	r0, [r7, #4]
 80038c4:	f7fd ff42 	bl	800174c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2202      	movs	r2, #2
 80038cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681a      	ldr	r2, [r3, #0]
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	3304      	adds	r3, #4
 80038d8:	4619      	mov	r1, r3
 80038da:	4610      	mov	r0, r2
 80038dc:	f000 fb38 	bl	8003f50 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2201      	movs	r2, #1
 80038e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80038e8:	2300      	movs	r3, #0
}
 80038ea:	4618      	mov	r0, r3
 80038ec:	3708      	adds	r7, #8
 80038ee:	46bd      	mov	sp, r7
 80038f0:	bd80      	pop	{r7, pc}

080038f2 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80038f2:	b480      	push	{r7}
 80038f4:	b085      	sub	sp, #20
 80038f6:	af00      	add	r7, sp, #0
 80038f8:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	68da      	ldr	r2, [r3, #12]
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f042 0201 	orr.w	r2, r2, #1
 8003908:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	689b      	ldr	r3, [r3, #8]
 8003910:	f003 0307 	and.w	r3, r3, #7
 8003914:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	2b06      	cmp	r3, #6
 800391a:	d007      	beq.n	800392c <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	681a      	ldr	r2, [r3, #0]
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f042 0201 	orr.w	r2, r2, #1
 800392a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800392c:	2300      	movs	r3, #0
}
 800392e:	4618      	mov	r0, r3
 8003930:	3714      	adds	r7, #20
 8003932:	46bd      	mov	sp, r7
 8003934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003938:	4770      	bx	lr

0800393a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800393a:	b580      	push	{r7, lr}
 800393c:	b082      	sub	sp, #8
 800393e:	af00      	add	r7, sp, #0
 8003940:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	2b00      	cmp	r3, #0
 8003946:	d101      	bne.n	800394c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003948:	2301      	movs	r3, #1
 800394a:	e01d      	b.n	8003988 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003952:	b2db      	uxtb	r3, r3
 8003954:	2b00      	cmp	r3, #0
 8003956:	d106      	bne.n	8003966 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2200      	movs	r2, #0
 800395c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003960:	6878      	ldr	r0, [r7, #4]
 8003962:	f7fd ff1b 	bl	800179c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2202      	movs	r2, #2
 800396a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681a      	ldr	r2, [r3, #0]
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	3304      	adds	r3, #4
 8003976:	4619      	mov	r1, r3
 8003978:	4610      	mov	r0, r2
 800397a:	f000 fae9 	bl	8003f50 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	2201      	movs	r2, #1
 8003982:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003986:	2300      	movs	r3, #0
}
 8003988:	4618      	mov	r0, r3
 800398a:	3708      	adds	r7, #8
 800398c:	46bd      	mov	sp, r7
 800398e:	bd80      	pop	{r7, pc}

08003990 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	b084      	sub	sp, #16
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
 8003998:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	2201      	movs	r2, #1
 80039a0:	6839      	ldr	r1, [r7, #0]
 80039a2:	4618      	mov	r0, r3
 80039a4:	f000 fd7a 	bl	800449c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	4a10      	ldr	r2, [pc, #64]	; (80039f0 <HAL_TIM_PWM_Start+0x60>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d107      	bne.n	80039c2 <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80039c0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	689b      	ldr	r3, [r3, #8]
 80039c8:	f003 0307 	and.w	r3, r3, #7
 80039cc:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	2b06      	cmp	r3, #6
 80039d2:	d007      	beq.n	80039e4 <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	681a      	ldr	r2, [r3, #0]
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f042 0201 	orr.w	r2, r2, #1
 80039e2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80039e4:	2300      	movs	r3, #0
}
 80039e6:	4618      	mov	r0, r3
 80039e8:	3710      	adds	r7, #16
 80039ea:	46bd      	mov	sp, r7
 80039ec:	bd80      	pop	{r7, pc}
 80039ee:	bf00      	nop
 80039f0:	40010000 	.word	0x40010000

080039f4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b082      	sub	sp, #8
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	691b      	ldr	r3, [r3, #16]
 8003a02:	f003 0302 	and.w	r3, r3, #2
 8003a06:	2b02      	cmp	r3, #2
 8003a08:	d122      	bne.n	8003a50 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	68db      	ldr	r3, [r3, #12]
 8003a10:	f003 0302 	and.w	r3, r3, #2
 8003a14:	2b02      	cmp	r3, #2
 8003a16:	d11b      	bne.n	8003a50 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f06f 0202 	mvn.w	r2, #2
 8003a20:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	2201      	movs	r2, #1
 8003a26:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	699b      	ldr	r3, [r3, #24]
 8003a2e:	f003 0303 	and.w	r3, r3, #3
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d003      	beq.n	8003a3e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003a36:	6878      	ldr	r0, [r7, #4]
 8003a38:	f000 fa6b 	bl	8003f12 <HAL_TIM_IC_CaptureCallback>
 8003a3c:	e005      	b.n	8003a4a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a3e:	6878      	ldr	r0, [r7, #4]
 8003a40:	f000 fa5d 	bl	8003efe <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a44:	6878      	ldr	r0, [r7, #4]
 8003a46:	f000 fa6e 	bl	8003f26 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	691b      	ldr	r3, [r3, #16]
 8003a56:	f003 0304 	and.w	r3, r3, #4
 8003a5a:	2b04      	cmp	r3, #4
 8003a5c:	d122      	bne.n	8003aa4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	68db      	ldr	r3, [r3, #12]
 8003a64:	f003 0304 	and.w	r3, r3, #4
 8003a68:	2b04      	cmp	r3, #4
 8003a6a:	d11b      	bne.n	8003aa4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f06f 0204 	mvn.w	r2, #4
 8003a74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	2202      	movs	r2, #2
 8003a7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	699b      	ldr	r3, [r3, #24]
 8003a82:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d003      	beq.n	8003a92 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a8a:	6878      	ldr	r0, [r7, #4]
 8003a8c:	f000 fa41 	bl	8003f12 <HAL_TIM_IC_CaptureCallback>
 8003a90:	e005      	b.n	8003a9e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a92:	6878      	ldr	r0, [r7, #4]
 8003a94:	f000 fa33 	bl	8003efe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a98:	6878      	ldr	r0, [r7, #4]
 8003a9a:	f000 fa44 	bl	8003f26 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	691b      	ldr	r3, [r3, #16]
 8003aaa:	f003 0308 	and.w	r3, r3, #8
 8003aae:	2b08      	cmp	r3, #8
 8003ab0:	d122      	bne.n	8003af8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	68db      	ldr	r3, [r3, #12]
 8003ab8:	f003 0308 	and.w	r3, r3, #8
 8003abc:	2b08      	cmp	r3, #8
 8003abe:	d11b      	bne.n	8003af8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f06f 0208 	mvn.w	r2, #8
 8003ac8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	2204      	movs	r2, #4
 8003ace:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	69db      	ldr	r3, [r3, #28]
 8003ad6:	f003 0303 	and.w	r3, r3, #3
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d003      	beq.n	8003ae6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003ade:	6878      	ldr	r0, [r7, #4]
 8003ae0:	f000 fa17 	bl	8003f12 <HAL_TIM_IC_CaptureCallback>
 8003ae4:	e005      	b.n	8003af2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ae6:	6878      	ldr	r0, [r7, #4]
 8003ae8:	f000 fa09 	bl	8003efe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003aec:	6878      	ldr	r0, [r7, #4]
 8003aee:	f000 fa1a 	bl	8003f26 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	2200      	movs	r2, #0
 8003af6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	691b      	ldr	r3, [r3, #16]
 8003afe:	f003 0310 	and.w	r3, r3, #16
 8003b02:	2b10      	cmp	r3, #16
 8003b04:	d122      	bne.n	8003b4c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	68db      	ldr	r3, [r3, #12]
 8003b0c:	f003 0310 	and.w	r3, r3, #16
 8003b10:	2b10      	cmp	r3, #16
 8003b12:	d11b      	bne.n	8003b4c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f06f 0210 	mvn.w	r2, #16
 8003b1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	2208      	movs	r2, #8
 8003b22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	69db      	ldr	r3, [r3, #28]
 8003b2a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d003      	beq.n	8003b3a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b32:	6878      	ldr	r0, [r7, #4]
 8003b34:	f000 f9ed 	bl	8003f12 <HAL_TIM_IC_CaptureCallback>
 8003b38:	e005      	b.n	8003b46 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b3a:	6878      	ldr	r0, [r7, #4]
 8003b3c:	f000 f9df 	bl	8003efe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b40:	6878      	ldr	r0, [r7, #4]
 8003b42:	f000 f9f0 	bl	8003f26 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	2200      	movs	r2, #0
 8003b4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	691b      	ldr	r3, [r3, #16]
 8003b52:	f003 0301 	and.w	r3, r3, #1
 8003b56:	2b01      	cmp	r3, #1
 8003b58:	d10e      	bne.n	8003b78 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	68db      	ldr	r3, [r3, #12]
 8003b60:	f003 0301 	and.w	r3, r3, #1
 8003b64:	2b01      	cmp	r3, #1
 8003b66:	d107      	bne.n	8003b78 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f06f 0201 	mvn.w	r2, #1
 8003b70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003b72:	6878      	ldr	r0, [r7, #4]
 8003b74:	f7fd fd4c 	bl	8001610 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	691b      	ldr	r3, [r3, #16]
 8003b7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b82:	2b80      	cmp	r3, #128	; 0x80
 8003b84:	d10e      	bne.n	8003ba4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	68db      	ldr	r3, [r3, #12]
 8003b8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b90:	2b80      	cmp	r3, #128	; 0x80
 8003b92:	d107      	bne.n	8003ba4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003b9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003b9e:	6878      	ldr	r0, [r7, #4]
 8003ba0:	f000 fd1a 	bl	80045d8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	691b      	ldr	r3, [r3, #16]
 8003baa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bae:	2b40      	cmp	r3, #64	; 0x40
 8003bb0:	d10e      	bne.n	8003bd0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	68db      	ldr	r3, [r3, #12]
 8003bb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bbc:	2b40      	cmp	r3, #64	; 0x40
 8003bbe:	d107      	bne.n	8003bd0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003bc8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003bca:	6878      	ldr	r0, [r7, #4]
 8003bcc:	f000 f9b5 	bl	8003f3a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	691b      	ldr	r3, [r3, #16]
 8003bd6:	f003 0320 	and.w	r3, r3, #32
 8003bda:	2b20      	cmp	r3, #32
 8003bdc:	d10e      	bne.n	8003bfc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	68db      	ldr	r3, [r3, #12]
 8003be4:	f003 0320 	and.w	r3, r3, #32
 8003be8:	2b20      	cmp	r3, #32
 8003bea:	d107      	bne.n	8003bfc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f06f 0220 	mvn.w	r2, #32
 8003bf4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003bf6:	6878      	ldr	r0, [r7, #4]
 8003bf8:	f000 fce4 	bl	80045c4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003bfc:	bf00      	nop
 8003bfe:	3708      	adds	r7, #8
 8003c00:	46bd      	mov	sp, r7
 8003c02:	bd80      	pop	{r7, pc}

08003c04 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	b084      	sub	sp, #16
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	60f8      	str	r0, [r7, #12]
 8003c0c:	60b9      	str	r1, [r7, #8]
 8003c0e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003c16:	2b01      	cmp	r3, #1
 8003c18:	d101      	bne.n	8003c1e <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003c1a:	2302      	movs	r3, #2
 8003c1c:	e0b4      	b.n	8003d88 <HAL_TIM_PWM_ConfigChannel+0x184>
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	2201      	movs	r2, #1
 8003c22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	2202      	movs	r2, #2
 8003c2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	2b0c      	cmp	r3, #12
 8003c32:	f200 809f 	bhi.w	8003d74 <HAL_TIM_PWM_ConfigChannel+0x170>
 8003c36:	a201      	add	r2, pc, #4	; (adr r2, 8003c3c <HAL_TIM_PWM_ConfigChannel+0x38>)
 8003c38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c3c:	08003c71 	.word	0x08003c71
 8003c40:	08003d75 	.word	0x08003d75
 8003c44:	08003d75 	.word	0x08003d75
 8003c48:	08003d75 	.word	0x08003d75
 8003c4c:	08003cb1 	.word	0x08003cb1
 8003c50:	08003d75 	.word	0x08003d75
 8003c54:	08003d75 	.word	0x08003d75
 8003c58:	08003d75 	.word	0x08003d75
 8003c5c:	08003cf3 	.word	0x08003cf3
 8003c60:	08003d75 	.word	0x08003d75
 8003c64:	08003d75 	.word	0x08003d75
 8003c68:	08003d75 	.word	0x08003d75
 8003c6c:	08003d33 	.word	0x08003d33
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	68b9      	ldr	r1, [r7, #8]
 8003c76:	4618      	mov	r0, r3
 8003c78:	f000 f9ea 	bl	8004050 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	699a      	ldr	r2, [r3, #24]
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f042 0208 	orr.w	r2, r2, #8
 8003c8a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	699a      	ldr	r2, [r3, #24]
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f022 0204 	bic.w	r2, r2, #4
 8003c9a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	6999      	ldr	r1, [r3, #24]
 8003ca2:	68bb      	ldr	r3, [r7, #8]
 8003ca4:	691a      	ldr	r2, [r3, #16]
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	430a      	orrs	r2, r1
 8003cac:	619a      	str	r2, [r3, #24]
      break;
 8003cae:	e062      	b.n	8003d76 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	68b9      	ldr	r1, [r7, #8]
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	f000 fa30 	bl	800411c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	699a      	ldr	r2, [r3, #24]
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003cca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	699a      	ldr	r2, [r3, #24]
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003cda:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	6999      	ldr	r1, [r3, #24]
 8003ce2:	68bb      	ldr	r3, [r7, #8]
 8003ce4:	691b      	ldr	r3, [r3, #16]
 8003ce6:	021a      	lsls	r2, r3, #8
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	430a      	orrs	r2, r1
 8003cee:	619a      	str	r2, [r3, #24]
      break;
 8003cf0:	e041      	b.n	8003d76 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	68b9      	ldr	r1, [r7, #8]
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	f000 fa7b 	bl	80041f4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	69da      	ldr	r2, [r3, #28]
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f042 0208 	orr.w	r2, r2, #8
 8003d0c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	69da      	ldr	r2, [r3, #28]
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f022 0204 	bic.w	r2, r2, #4
 8003d1c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	69d9      	ldr	r1, [r3, #28]
 8003d24:	68bb      	ldr	r3, [r7, #8]
 8003d26:	691a      	ldr	r2, [r3, #16]
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	430a      	orrs	r2, r1
 8003d2e:	61da      	str	r2, [r3, #28]
      break;
 8003d30:	e021      	b.n	8003d76 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	68b9      	ldr	r1, [r7, #8]
 8003d38:	4618      	mov	r0, r3
 8003d3a:	f000 fac5 	bl	80042c8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	69da      	ldr	r2, [r3, #28]
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003d4c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	69da      	ldr	r2, [r3, #28]
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d5c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	69d9      	ldr	r1, [r3, #28]
 8003d64:	68bb      	ldr	r3, [r7, #8]
 8003d66:	691b      	ldr	r3, [r3, #16]
 8003d68:	021a      	lsls	r2, r3, #8
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	430a      	orrs	r2, r1
 8003d70:	61da      	str	r2, [r3, #28]
      break;
 8003d72:	e000      	b.n	8003d76 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8003d74:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	2201      	movs	r2, #1
 8003d7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	2200      	movs	r2, #0
 8003d82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003d86:	2300      	movs	r3, #0
}
 8003d88:	4618      	mov	r0, r3
 8003d8a:	3710      	adds	r7, #16
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	bd80      	pop	{r7, pc}

08003d90 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b084      	sub	sp, #16
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
 8003d98:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003da0:	2b01      	cmp	r3, #1
 8003da2:	d101      	bne.n	8003da8 <HAL_TIM_ConfigClockSource+0x18>
 8003da4:	2302      	movs	r3, #2
 8003da6:	e0a6      	b.n	8003ef6 <HAL_TIM_ConfigClockSource+0x166>
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2201      	movs	r2, #1
 8003dac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2202      	movs	r2, #2
 8003db4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	689b      	ldr	r3, [r3, #8]
 8003dbe:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003dc6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003dce:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	68fa      	ldr	r2, [r7, #12]
 8003dd6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	2b40      	cmp	r3, #64	; 0x40
 8003dde:	d067      	beq.n	8003eb0 <HAL_TIM_ConfigClockSource+0x120>
 8003de0:	2b40      	cmp	r3, #64	; 0x40
 8003de2:	d80b      	bhi.n	8003dfc <HAL_TIM_ConfigClockSource+0x6c>
 8003de4:	2b10      	cmp	r3, #16
 8003de6:	d073      	beq.n	8003ed0 <HAL_TIM_ConfigClockSource+0x140>
 8003de8:	2b10      	cmp	r3, #16
 8003dea:	d802      	bhi.n	8003df2 <HAL_TIM_ConfigClockSource+0x62>
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d06f      	beq.n	8003ed0 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8003df0:	e078      	b.n	8003ee4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003df2:	2b20      	cmp	r3, #32
 8003df4:	d06c      	beq.n	8003ed0 <HAL_TIM_ConfigClockSource+0x140>
 8003df6:	2b30      	cmp	r3, #48	; 0x30
 8003df8:	d06a      	beq.n	8003ed0 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8003dfa:	e073      	b.n	8003ee4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003dfc:	2b70      	cmp	r3, #112	; 0x70
 8003dfe:	d00d      	beq.n	8003e1c <HAL_TIM_ConfigClockSource+0x8c>
 8003e00:	2b70      	cmp	r3, #112	; 0x70
 8003e02:	d804      	bhi.n	8003e0e <HAL_TIM_ConfigClockSource+0x7e>
 8003e04:	2b50      	cmp	r3, #80	; 0x50
 8003e06:	d033      	beq.n	8003e70 <HAL_TIM_ConfigClockSource+0xe0>
 8003e08:	2b60      	cmp	r3, #96	; 0x60
 8003e0a:	d041      	beq.n	8003e90 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8003e0c:	e06a      	b.n	8003ee4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003e0e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e12:	d066      	beq.n	8003ee2 <HAL_TIM_ConfigClockSource+0x152>
 8003e14:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e18:	d017      	beq.n	8003e4a <HAL_TIM_ConfigClockSource+0xba>
      break;
 8003e1a:	e063      	b.n	8003ee4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6818      	ldr	r0, [r3, #0]
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	6899      	ldr	r1, [r3, #8]
 8003e24:	683b      	ldr	r3, [r7, #0]
 8003e26:	685a      	ldr	r2, [r3, #4]
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	68db      	ldr	r3, [r3, #12]
 8003e2c:	f000 fb16 	bl	800445c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	689b      	ldr	r3, [r3, #8]
 8003e36:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003e3e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	68fa      	ldr	r2, [r7, #12]
 8003e46:	609a      	str	r2, [r3, #8]
      break;
 8003e48:	e04c      	b.n	8003ee4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	6818      	ldr	r0, [r3, #0]
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	6899      	ldr	r1, [r3, #8]
 8003e52:	683b      	ldr	r3, [r7, #0]
 8003e54:	685a      	ldr	r2, [r3, #4]
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	68db      	ldr	r3, [r3, #12]
 8003e5a:	f000 faff 	bl	800445c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	689a      	ldr	r2, [r3, #8]
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003e6c:	609a      	str	r2, [r3, #8]
      break;
 8003e6e:	e039      	b.n	8003ee4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6818      	ldr	r0, [r3, #0]
 8003e74:	683b      	ldr	r3, [r7, #0]
 8003e76:	6859      	ldr	r1, [r3, #4]
 8003e78:	683b      	ldr	r3, [r7, #0]
 8003e7a:	68db      	ldr	r3, [r3, #12]
 8003e7c:	461a      	mov	r2, r3
 8003e7e:	f000 fa73 	bl	8004368 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	2150      	movs	r1, #80	; 0x50
 8003e88:	4618      	mov	r0, r3
 8003e8a:	f000 facc 	bl	8004426 <TIM_ITRx_SetConfig>
      break;
 8003e8e:	e029      	b.n	8003ee4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	6818      	ldr	r0, [r3, #0]
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	6859      	ldr	r1, [r3, #4]
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	68db      	ldr	r3, [r3, #12]
 8003e9c:	461a      	mov	r2, r3
 8003e9e:	f000 fa92 	bl	80043c6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	2160      	movs	r1, #96	; 0x60
 8003ea8:	4618      	mov	r0, r3
 8003eaa:	f000 fabc 	bl	8004426 <TIM_ITRx_SetConfig>
      break;
 8003eae:	e019      	b.n	8003ee4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6818      	ldr	r0, [r3, #0]
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	6859      	ldr	r1, [r3, #4]
 8003eb8:	683b      	ldr	r3, [r7, #0]
 8003eba:	68db      	ldr	r3, [r3, #12]
 8003ebc:	461a      	mov	r2, r3
 8003ebe:	f000 fa53 	bl	8004368 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	2140      	movs	r1, #64	; 0x40
 8003ec8:	4618      	mov	r0, r3
 8003eca:	f000 faac 	bl	8004426 <TIM_ITRx_SetConfig>
      break;
 8003ece:	e009      	b.n	8003ee4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681a      	ldr	r2, [r3, #0]
 8003ed4:	683b      	ldr	r3, [r7, #0]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4619      	mov	r1, r3
 8003eda:	4610      	mov	r0, r2
 8003edc:	f000 faa3 	bl	8004426 <TIM_ITRx_SetConfig>
      break;
 8003ee0:	e000      	b.n	8003ee4 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8003ee2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2201      	movs	r2, #1
 8003ee8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2200      	movs	r2, #0
 8003ef0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003ef4:	2300      	movs	r3, #0
}
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	3710      	adds	r7, #16
 8003efa:	46bd      	mov	sp, r7
 8003efc:	bd80      	pop	{r7, pc}

08003efe <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003efe:	b480      	push	{r7}
 8003f00:	b083      	sub	sp, #12
 8003f02:	af00      	add	r7, sp, #0
 8003f04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003f06:	bf00      	nop
 8003f08:	370c      	adds	r7, #12
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f10:	4770      	bx	lr

08003f12 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003f12:	b480      	push	{r7}
 8003f14:	b083      	sub	sp, #12
 8003f16:	af00      	add	r7, sp, #0
 8003f18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003f1a:	bf00      	nop
 8003f1c:	370c      	adds	r7, #12
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f24:	4770      	bx	lr

08003f26 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003f26:	b480      	push	{r7}
 8003f28:	b083      	sub	sp, #12
 8003f2a:	af00      	add	r7, sp, #0
 8003f2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003f2e:	bf00      	nop
 8003f30:	370c      	adds	r7, #12
 8003f32:	46bd      	mov	sp, r7
 8003f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f38:	4770      	bx	lr

08003f3a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003f3a:	b480      	push	{r7}
 8003f3c:	b083      	sub	sp, #12
 8003f3e:	af00      	add	r7, sp, #0
 8003f40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003f42:	bf00      	nop
 8003f44:	370c      	adds	r7, #12
 8003f46:	46bd      	mov	sp, r7
 8003f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4c:	4770      	bx	lr
	...

08003f50 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003f50:	b480      	push	{r7}
 8003f52:	b085      	sub	sp, #20
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
 8003f58:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	4a34      	ldr	r2, [pc, #208]	; (8004034 <TIM_Base_SetConfig+0xe4>)
 8003f64:	4293      	cmp	r3, r2
 8003f66:	d00f      	beq.n	8003f88 <TIM_Base_SetConfig+0x38>
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f6e:	d00b      	beq.n	8003f88 <TIM_Base_SetConfig+0x38>
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	4a31      	ldr	r2, [pc, #196]	; (8004038 <TIM_Base_SetConfig+0xe8>)
 8003f74:	4293      	cmp	r3, r2
 8003f76:	d007      	beq.n	8003f88 <TIM_Base_SetConfig+0x38>
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	4a30      	ldr	r2, [pc, #192]	; (800403c <TIM_Base_SetConfig+0xec>)
 8003f7c:	4293      	cmp	r3, r2
 8003f7e:	d003      	beq.n	8003f88 <TIM_Base_SetConfig+0x38>
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	4a2f      	ldr	r2, [pc, #188]	; (8004040 <TIM_Base_SetConfig+0xf0>)
 8003f84:	4293      	cmp	r3, r2
 8003f86:	d108      	bne.n	8003f9a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f8e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	685b      	ldr	r3, [r3, #4]
 8003f94:	68fa      	ldr	r2, [r7, #12]
 8003f96:	4313      	orrs	r3, r2
 8003f98:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	4a25      	ldr	r2, [pc, #148]	; (8004034 <TIM_Base_SetConfig+0xe4>)
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d01b      	beq.n	8003fda <TIM_Base_SetConfig+0x8a>
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003fa8:	d017      	beq.n	8003fda <TIM_Base_SetConfig+0x8a>
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	4a22      	ldr	r2, [pc, #136]	; (8004038 <TIM_Base_SetConfig+0xe8>)
 8003fae:	4293      	cmp	r3, r2
 8003fb0:	d013      	beq.n	8003fda <TIM_Base_SetConfig+0x8a>
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	4a21      	ldr	r2, [pc, #132]	; (800403c <TIM_Base_SetConfig+0xec>)
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d00f      	beq.n	8003fda <TIM_Base_SetConfig+0x8a>
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	4a20      	ldr	r2, [pc, #128]	; (8004040 <TIM_Base_SetConfig+0xf0>)
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d00b      	beq.n	8003fda <TIM_Base_SetConfig+0x8a>
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	4a1f      	ldr	r2, [pc, #124]	; (8004044 <TIM_Base_SetConfig+0xf4>)
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	d007      	beq.n	8003fda <TIM_Base_SetConfig+0x8a>
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	4a1e      	ldr	r2, [pc, #120]	; (8004048 <TIM_Base_SetConfig+0xf8>)
 8003fce:	4293      	cmp	r3, r2
 8003fd0:	d003      	beq.n	8003fda <TIM_Base_SetConfig+0x8a>
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	4a1d      	ldr	r2, [pc, #116]	; (800404c <TIM_Base_SetConfig+0xfc>)
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d108      	bne.n	8003fec <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003fe0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003fe2:	683b      	ldr	r3, [r7, #0]
 8003fe4:	68db      	ldr	r3, [r3, #12]
 8003fe6:	68fa      	ldr	r2, [r7, #12]
 8003fe8:	4313      	orrs	r3, r2
 8003fea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003ff2:	683b      	ldr	r3, [r7, #0]
 8003ff4:	695b      	ldr	r3, [r3, #20]
 8003ff6:	4313      	orrs	r3, r2
 8003ff8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	68fa      	ldr	r2, [r7, #12]
 8003ffe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	689a      	ldr	r2, [r3, #8]
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	681a      	ldr	r2, [r3, #0]
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	4a08      	ldr	r2, [pc, #32]	; (8004034 <TIM_Base_SetConfig+0xe4>)
 8004014:	4293      	cmp	r3, r2
 8004016:	d103      	bne.n	8004020 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004018:	683b      	ldr	r3, [r7, #0]
 800401a:	691a      	ldr	r2, [r3, #16]
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2201      	movs	r2, #1
 8004024:	615a      	str	r2, [r3, #20]
}
 8004026:	bf00      	nop
 8004028:	3714      	adds	r7, #20
 800402a:	46bd      	mov	sp, r7
 800402c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004030:	4770      	bx	lr
 8004032:	bf00      	nop
 8004034:	40010000 	.word	0x40010000
 8004038:	40000400 	.word	0x40000400
 800403c:	40000800 	.word	0x40000800
 8004040:	40000c00 	.word	0x40000c00
 8004044:	40014000 	.word	0x40014000
 8004048:	40014400 	.word	0x40014400
 800404c:	40014800 	.word	0x40014800

08004050 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004050:	b480      	push	{r7}
 8004052:	b087      	sub	sp, #28
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
 8004058:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6a1b      	ldr	r3, [r3, #32]
 800405e:	f023 0201 	bic.w	r2, r3, #1
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6a1b      	ldr	r3, [r3, #32]
 800406a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	685b      	ldr	r3, [r3, #4]
 8004070:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	699b      	ldr	r3, [r3, #24]
 8004076:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800407e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	f023 0303 	bic.w	r3, r3, #3
 8004086:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	68fa      	ldr	r2, [r7, #12]
 800408e:	4313      	orrs	r3, r2
 8004090:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004092:	697b      	ldr	r3, [r7, #20]
 8004094:	f023 0302 	bic.w	r3, r3, #2
 8004098:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800409a:	683b      	ldr	r3, [r7, #0]
 800409c:	689b      	ldr	r3, [r3, #8]
 800409e:	697a      	ldr	r2, [r7, #20]
 80040a0:	4313      	orrs	r3, r2
 80040a2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	4a1c      	ldr	r2, [pc, #112]	; (8004118 <TIM_OC1_SetConfig+0xc8>)
 80040a8:	4293      	cmp	r3, r2
 80040aa:	d10c      	bne.n	80040c6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80040ac:	697b      	ldr	r3, [r7, #20]
 80040ae:	f023 0308 	bic.w	r3, r3, #8
 80040b2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	68db      	ldr	r3, [r3, #12]
 80040b8:	697a      	ldr	r2, [r7, #20]
 80040ba:	4313      	orrs	r3, r2
 80040bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80040be:	697b      	ldr	r3, [r7, #20]
 80040c0:	f023 0304 	bic.w	r3, r3, #4
 80040c4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	4a13      	ldr	r2, [pc, #76]	; (8004118 <TIM_OC1_SetConfig+0xc8>)
 80040ca:	4293      	cmp	r3, r2
 80040cc:	d111      	bne.n	80040f2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80040ce:	693b      	ldr	r3, [r7, #16]
 80040d0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80040d4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80040d6:	693b      	ldr	r3, [r7, #16]
 80040d8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80040dc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80040de:	683b      	ldr	r3, [r7, #0]
 80040e0:	695b      	ldr	r3, [r3, #20]
 80040e2:	693a      	ldr	r2, [r7, #16]
 80040e4:	4313      	orrs	r3, r2
 80040e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80040e8:	683b      	ldr	r3, [r7, #0]
 80040ea:	699b      	ldr	r3, [r3, #24]
 80040ec:	693a      	ldr	r2, [r7, #16]
 80040ee:	4313      	orrs	r3, r2
 80040f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	693a      	ldr	r2, [r7, #16]
 80040f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	68fa      	ldr	r2, [r7, #12]
 80040fc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80040fe:	683b      	ldr	r3, [r7, #0]
 8004100:	685a      	ldr	r2, [r3, #4]
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	697a      	ldr	r2, [r7, #20]
 800410a:	621a      	str	r2, [r3, #32]
}
 800410c:	bf00      	nop
 800410e:	371c      	adds	r7, #28
 8004110:	46bd      	mov	sp, r7
 8004112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004116:	4770      	bx	lr
 8004118:	40010000 	.word	0x40010000

0800411c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800411c:	b480      	push	{r7}
 800411e:	b087      	sub	sp, #28
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
 8004124:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6a1b      	ldr	r3, [r3, #32]
 800412a:	f023 0210 	bic.w	r2, r3, #16
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6a1b      	ldr	r3, [r3, #32]
 8004136:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	685b      	ldr	r3, [r3, #4]
 800413c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	699b      	ldr	r3, [r3, #24]
 8004142:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800414a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004152:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004154:	683b      	ldr	r3, [r7, #0]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	021b      	lsls	r3, r3, #8
 800415a:	68fa      	ldr	r2, [r7, #12]
 800415c:	4313      	orrs	r3, r2
 800415e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004160:	697b      	ldr	r3, [r7, #20]
 8004162:	f023 0320 	bic.w	r3, r3, #32
 8004166:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004168:	683b      	ldr	r3, [r7, #0]
 800416a:	689b      	ldr	r3, [r3, #8]
 800416c:	011b      	lsls	r3, r3, #4
 800416e:	697a      	ldr	r2, [r7, #20]
 8004170:	4313      	orrs	r3, r2
 8004172:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	4a1e      	ldr	r2, [pc, #120]	; (80041f0 <TIM_OC2_SetConfig+0xd4>)
 8004178:	4293      	cmp	r3, r2
 800417a:	d10d      	bne.n	8004198 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800417c:	697b      	ldr	r3, [r7, #20]
 800417e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004182:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004184:	683b      	ldr	r3, [r7, #0]
 8004186:	68db      	ldr	r3, [r3, #12]
 8004188:	011b      	lsls	r3, r3, #4
 800418a:	697a      	ldr	r2, [r7, #20]
 800418c:	4313      	orrs	r3, r2
 800418e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004190:	697b      	ldr	r3, [r7, #20]
 8004192:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004196:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	4a15      	ldr	r2, [pc, #84]	; (80041f0 <TIM_OC2_SetConfig+0xd4>)
 800419c:	4293      	cmp	r3, r2
 800419e:	d113      	bne.n	80041c8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80041a0:	693b      	ldr	r3, [r7, #16]
 80041a2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80041a6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80041a8:	693b      	ldr	r3, [r7, #16]
 80041aa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80041ae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80041b0:	683b      	ldr	r3, [r7, #0]
 80041b2:	695b      	ldr	r3, [r3, #20]
 80041b4:	009b      	lsls	r3, r3, #2
 80041b6:	693a      	ldr	r2, [r7, #16]
 80041b8:	4313      	orrs	r3, r2
 80041ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80041bc:	683b      	ldr	r3, [r7, #0]
 80041be:	699b      	ldr	r3, [r3, #24]
 80041c0:	009b      	lsls	r3, r3, #2
 80041c2:	693a      	ldr	r2, [r7, #16]
 80041c4:	4313      	orrs	r3, r2
 80041c6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	693a      	ldr	r2, [r7, #16]
 80041cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	68fa      	ldr	r2, [r7, #12]
 80041d2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	685a      	ldr	r2, [r3, #4]
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	697a      	ldr	r2, [r7, #20]
 80041e0:	621a      	str	r2, [r3, #32]
}
 80041e2:	bf00      	nop
 80041e4:	371c      	adds	r7, #28
 80041e6:	46bd      	mov	sp, r7
 80041e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ec:	4770      	bx	lr
 80041ee:	bf00      	nop
 80041f0:	40010000 	.word	0x40010000

080041f4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80041f4:	b480      	push	{r7}
 80041f6:	b087      	sub	sp, #28
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]
 80041fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6a1b      	ldr	r3, [r3, #32]
 8004202:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6a1b      	ldr	r3, [r3, #32]
 800420e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	685b      	ldr	r3, [r3, #4]
 8004214:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	69db      	ldr	r3, [r3, #28]
 800421a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004222:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	f023 0303 	bic.w	r3, r3, #3
 800422a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	68fa      	ldr	r2, [r7, #12]
 8004232:	4313      	orrs	r3, r2
 8004234:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004236:	697b      	ldr	r3, [r7, #20]
 8004238:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800423c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800423e:	683b      	ldr	r3, [r7, #0]
 8004240:	689b      	ldr	r3, [r3, #8]
 8004242:	021b      	lsls	r3, r3, #8
 8004244:	697a      	ldr	r2, [r7, #20]
 8004246:	4313      	orrs	r3, r2
 8004248:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	4a1d      	ldr	r2, [pc, #116]	; (80042c4 <TIM_OC3_SetConfig+0xd0>)
 800424e:	4293      	cmp	r3, r2
 8004250:	d10d      	bne.n	800426e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004252:	697b      	ldr	r3, [r7, #20]
 8004254:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004258:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800425a:	683b      	ldr	r3, [r7, #0]
 800425c:	68db      	ldr	r3, [r3, #12]
 800425e:	021b      	lsls	r3, r3, #8
 8004260:	697a      	ldr	r2, [r7, #20]
 8004262:	4313      	orrs	r3, r2
 8004264:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004266:	697b      	ldr	r3, [r7, #20]
 8004268:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800426c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	4a14      	ldr	r2, [pc, #80]	; (80042c4 <TIM_OC3_SetConfig+0xd0>)
 8004272:	4293      	cmp	r3, r2
 8004274:	d113      	bne.n	800429e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004276:	693b      	ldr	r3, [r7, #16]
 8004278:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800427c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800427e:	693b      	ldr	r3, [r7, #16]
 8004280:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004284:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	695b      	ldr	r3, [r3, #20]
 800428a:	011b      	lsls	r3, r3, #4
 800428c:	693a      	ldr	r2, [r7, #16]
 800428e:	4313      	orrs	r3, r2
 8004290:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004292:	683b      	ldr	r3, [r7, #0]
 8004294:	699b      	ldr	r3, [r3, #24]
 8004296:	011b      	lsls	r3, r3, #4
 8004298:	693a      	ldr	r2, [r7, #16]
 800429a:	4313      	orrs	r3, r2
 800429c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	693a      	ldr	r2, [r7, #16]
 80042a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	68fa      	ldr	r2, [r7, #12]
 80042a8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	685a      	ldr	r2, [r3, #4]
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	697a      	ldr	r2, [r7, #20]
 80042b6:	621a      	str	r2, [r3, #32]
}
 80042b8:	bf00      	nop
 80042ba:	371c      	adds	r7, #28
 80042bc:	46bd      	mov	sp, r7
 80042be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c2:	4770      	bx	lr
 80042c4:	40010000 	.word	0x40010000

080042c8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80042c8:	b480      	push	{r7}
 80042ca:	b087      	sub	sp, #28
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	6078      	str	r0, [r7, #4]
 80042d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	6a1b      	ldr	r3, [r3, #32]
 80042d6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6a1b      	ldr	r3, [r3, #32]
 80042e2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	685b      	ldr	r3, [r3, #4]
 80042e8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	69db      	ldr	r3, [r3, #28]
 80042ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80042f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80042fe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004300:	683b      	ldr	r3, [r7, #0]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	021b      	lsls	r3, r3, #8
 8004306:	68fa      	ldr	r2, [r7, #12]
 8004308:	4313      	orrs	r3, r2
 800430a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800430c:	693b      	ldr	r3, [r7, #16]
 800430e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004312:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	689b      	ldr	r3, [r3, #8]
 8004318:	031b      	lsls	r3, r3, #12
 800431a:	693a      	ldr	r2, [r7, #16]
 800431c:	4313      	orrs	r3, r2
 800431e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	4a10      	ldr	r2, [pc, #64]	; (8004364 <TIM_OC4_SetConfig+0x9c>)
 8004324:	4293      	cmp	r3, r2
 8004326:	d109      	bne.n	800433c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004328:	697b      	ldr	r3, [r7, #20]
 800432a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800432e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004330:	683b      	ldr	r3, [r7, #0]
 8004332:	695b      	ldr	r3, [r3, #20]
 8004334:	019b      	lsls	r3, r3, #6
 8004336:	697a      	ldr	r2, [r7, #20]
 8004338:	4313      	orrs	r3, r2
 800433a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	697a      	ldr	r2, [r7, #20]
 8004340:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	68fa      	ldr	r2, [r7, #12]
 8004346:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	685a      	ldr	r2, [r3, #4]
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	693a      	ldr	r2, [r7, #16]
 8004354:	621a      	str	r2, [r3, #32]
}
 8004356:	bf00      	nop
 8004358:	371c      	adds	r7, #28
 800435a:	46bd      	mov	sp, r7
 800435c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004360:	4770      	bx	lr
 8004362:	bf00      	nop
 8004364:	40010000 	.word	0x40010000

08004368 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004368:	b480      	push	{r7}
 800436a:	b087      	sub	sp, #28
 800436c:	af00      	add	r7, sp, #0
 800436e:	60f8      	str	r0, [r7, #12]
 8004370:	60b9      	str	r1, [r7, #8]
 8004372:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	6a1b      	ldr	r3, [r3, #32]
 8004378:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	6a1b      	ldr	r3, [r3, #32]
 800437e:	f023 0201 	bic.w	r2, r3, #1
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	699b      	ldr	r3, [r3, #24]
 800438a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800438c:	693b      	ldr	r3, [r7, #16]
 800438e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004392:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	011b      	lsls	r3, r3, #4
 8004398:	693a      	ldr	r2, [r7, #16]
 800439a:	4313      	orrs	r3, r2
 800439c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800439e:	697b      	ldr	r3, [r7, #20]
 80043a0:	f023 030a 	bic.w	r3, r3, #10
 80043a4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80043a6:	697a      	ldr	r2, [r7, #20]
 80043a8:	68bb      	ldr	r3, [r7, #8]
 80043aa:	4313      	orrs	r3, r2
 80043ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	693a      	ldr	r2, [r7, #16]
 80043b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	697a      	ldr	r2, [r7, #20]
 80043b8:	621a      	str	r2, [r3, #32]
}
 80043ba:	bf00      	nop
 80043bc:	371c      	adds	r7, #28
 80043be:	46bd      	mov	sp, r7
 80043c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c4:	4770      	bx	lr

080043c6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80043c6:	b480      	push	{r7}
 80043c8:	b087      	sub	sp, #28
 80043ca:	af00      	add	r7, sp, #0
 80043cc:	60f8      	str	r0, [r7, #12]
 80043ce:	60b9      	str	r1, [r7, #8]
 80043d0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	6a1b      	ldr	r3, [r3, #32]
 80043d6:	f023 0210 	bic.w	r2, r3, #16
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	699b      	ldr	r3, [r3, #24]
 80043e2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	6a1b      	ldr	r3, [r3, #32]
 80043e8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80043ea:	697b      	ldr	r3, [r7, #20]
 80043ec:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80043f0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	031b      	lsls	r3, r3, #12
 80043f6:	697a      	ldr	r2, [r7, #20]
 80043f8:	4313      	orrs	r3, r2
 80043fa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80043fc:	693b      	ldr	r3, [r7, #16]
 80043fe:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004402:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004404:	68bb      	ldr	r3, [r7, #8]
 8004406:	011b      	lsls	r3, r3, #4
 8004408:	693a      	ldr	r2, [r7, #16]
 800440a:	4313      	orrs	r3, r2
 800440c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	697a      	ldr	r2, [r7, #20]
 8004412:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	693a      	ldr	r2, [r7, #16]
 8004418:	621a      	str	r2, [r3, #32]
}
 800441a:	bf00      	nop
 800441c:	371c      	adds	r7, #28
 800441e:	46bd      	mov	sp, r7
 8004420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004424:	4770      	bx	lr

08004426 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004426:	b480      	push	{r7}
 8004428:	b085      	sub	sp, #20
 800442a:	af00      	add	r7, sp, #0
 800442c:	6078      	str	r0, [r7, #4]
 800442e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	689b      	ldr	r3, [r3, #8]
 8004434:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800443c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800443e:	683a      	ldr	r2, [r7, #0]
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	4313      	orrs	r3, r2
 8004444:	f043 0307 	orr.w	r3, r3, #7
 8004448:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	68fa      	ldr	r2, [r7, #12]
 800444e:	609a      	str	r2, [r3, #8]
}
 8004450:	bf00      	nop
 8004452:	3714      	adds	r7, #20
 8004454:	46bd      	mov	sp, r7
 8004456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445a:	4770      	bx	lr

0800445c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800445c:	b480      	push	{r7}
 800445e:	b087      	sub	sp, #28
 8004460:	af00      	add	r7, sp, #0
 8004462:	60f8      	str	r0, [r7, #12]
 8004464:	60b9      	str	r1, [r7, #8]
 8004466:	607a      	str	r2, [r7, #4]
 8004468:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	689b      	ldr	r3, [r3, #8]
 800446e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004470:	697b      	ldr	r3, [r7, #20]
 8004472:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004476:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004478:	683b      	ldr	r3, [r7, #0]
 800447a:	021a      	lsls	r2, r3, #8
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	431a      	orrs	r2, r3
 8004480:	68bb      	ldr	r3, [r7, #8]
 8004482:	4313      	orrs	r3, r2
 8004484:	697a      	ldr	r2, [r7, #20]
 8004486:	4313      	orrs	r3, r2
 8004488:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	697a      	ldr	r2, [r7, #20]
 800448e:	609a      	str	r2, [r3, #8]
}
 8004490:	bf00      	nop
 8004492:	371c      	adds	r7, #28
 8004494:	46bd      	mov	sp, r7
 8004496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449a:	4770      	bx	lr

0800449c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800449c:	b480      	push	{r7}
 800449e:	b087      	sub	sp, #28
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	60f8      	str	r0, [r7, #12]
 80044a4:	60b9      	str	r1, [r7, #8]
 80044a6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80044a8:	68bb      	ldr	r3, [r7, #8]
 80044aa:	f003 031f 	and.w	r3, r3, #31
 80044ae:	2201      	movs	r2, #1
 80044b0:	fa02 f303 	lsl.w	r3, r2, r3
 80044b4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	6a1a      	ldr	r2, [r3, #32]
 80044ba:	697b      	ldr	r3, [r7, #20]
 80044bc:	43db      	mvns	r3, r3
 80044be:	401a      	ands	r2, r3
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	6a1a      	ldr	r2, [r3, #32]
 80044c8:	68bb      	ldr	r3, [r7, #8]
 80044ca:	f003 031f 	and.w	r3, r3, #31
 80044ce:	6879      	ldr	r1, [r7, #4]
 80044d0:	fa01 f303 	lsl.w	r3, r1, r3
 80044d4:	431a      	orrs	r2, r3
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	621a      	str	r2, [r3, #32]
}
 80044da:	bf00      	nop
 80044dc:	371c      	adds	r7, #28
 80044de:	46bd      	mov	sp, r7
 80044e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e4:	4770      	bx	lr
	...

080044e8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80044e8:	b480      	push	{r7}
 80044ea:	b085      	sub	sp, #20
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
 80044f0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80044f8:	2b01      	cmp	r3, #1
 80044fa:	d101      	bne.n	8004500 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80044fc:	2302      	movs	r3, #2
 80044fe:	e050      	b.n	80045a2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2201      	movs	r2, #1
 8004504:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2202      	movs	r2, #2
 800450c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	685b      	ldr	r3, [r3, #4]
 8004516:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	689b      	ldr	r3, [r3, #8]
 800451e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004526:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	68fa      	ldr	r2, [r7, #12]
 800452e:	4313      	orrs	r3, r2
 8004530:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	68fa      	ldr	r2, [r7, #12]
 8004538:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	4a1c      	ldr	r2, [pc, #112]	; (80045b0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004540:	4293      	cmp	r3, r2
 8004542:	d018      	beq.n	8004576 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800454c:	d013      	beq.n	8004576 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	4a18      	ldr	r2, [pc, #96]	; (80045b4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004554:	4293      	cmp	r3, r2
 8004556:	d00e      	beq.n	8004576 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	4a16      	ldr	r2, [pc, #88]	; (80045b8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800455e:	4293      	cmp	r3, r2
 8004560:	d009      	beq.n	8004576 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	4a15      	ldr	r2, [pc, #84]	; (80045bc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004568:	4293      	cmp	r3, r2
 800456a:	d004      	beq.n	8004576 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	4a13      	ldr	r2, [pc, #76]	; (80045c0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004572:	4293      	cmp	r3, r2
 8004574:	d10c      	bne.n	8004590 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004576:	68bb      	ldr	r3, [r7, #8]
 8004578:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800457c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800457e:	683b      	ldr	r3, [r7, #0]
 8004580:	685b      	ldr	r3, [r3, #4]
 8004582:	68ba      	ldr	r2, [r7, #8]
 8004584:	4313      	orrs	r3, r2
 8004586:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	68ba      	ldr	r2, [r7, #8]
 800458e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2201      	movs	r2, #1
 8004594:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2200      	movs	r2, #0
 800459c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80045a0:	2300      	movs	r3, #0
}
 80045a2:	4618      	mov	r0, r3
 80045a4:	3714      	adds	r7, #20
 80045a6:	46bd      	mov	sp, r7
 80045a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ac:	4770      	bx	lr
 80045ae:	bf00      	nop
 80045b0:	40010000 	.word	0x40010000
 80045b4:	40000400 	.word	0x40000400
 80045b8:	40000800 	.word	0x40000800
 80045bc:	40000c00 	.word	0x40000c00
 80045c0:	40014000 	.word	0x40014000

080045c4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80045c4:	b480      	push	{r7}
 80045c6:	b083      	sub	sp, #12
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80045cc:	bf00      	nop
 80045ce:	370c      	adds	r7, #12
 80045d0:	46bd      	mov	sp, r7
 80045d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d6:	4770      	bx	lr

080045d8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80045d8:	b480      	push	{r7}
 80045da:	b083      	sub	sp, #12
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80045e0:	bf00      	nop
 80045e2:	370c      	adds	r7, #12
 80045e4:	46bd      	mov	sp, r7
 80045e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ea:	4770      	bx	lr

080045ec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	b082      	sub	sp, #8
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d101      	bne.n	80045fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80045fa:	2301      	movs	r3, #1
 80045fc:	e03f      	b.n	800467e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004604:	b2db      	uxtb	r3, r3
 8004606:	2b00      	cmp	r3, #0
 8004608:	d106      	bne.n	8004618 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	2200      	movs	r2, #0
 800460e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004612:	6878      	ldr	r0, [r7, #4]
 8004614:	f7fd f91e 	bl	8001854 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2224      	movs	r2, #36	; 0x24
 800461c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	68da      	ldr	r2, [r3, #12]
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800462e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004630:	6878      	ldr	r0, [r7, #4]
 8004632:	f000 f829 	bl	8004688 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	691a      	ldr	r2, [r3, #16]
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004644:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	695a      	ldr	r2, [r3, #20]
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004654:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	68da      	ldr	r2, [r3, #12]
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004664:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	2200      	movs	r2, #0
 800466a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2220      	movs	r2, #32
 8004670:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2220      	movs	r2, #32
 8004678:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800467c:	2300      	movs	r3, #0
}
 800467e:	4618      	mov	r0, r3
 8004680:	3708      	adds	r7, #8
 8004682:	46bd      	mov	sp, r7
 8004684:	bd80      	pop	{r7, pc}
	...

08004688 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004688:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800468c:	b085      	sub	sp, #20
 800468e:	af00      	add	r7, sp, #0
 8004690:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	691b      	ldr	r3, [r3, #16]
 8004698:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	68da      	ldr	r2, [r3, #12]
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	430a      	orrs	r2, r1
 80046a6:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	689a      	ldr	r2, [r3, #8]
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	691b      	ldr	r3, [r3, #16]
 80046b0:	431a      	orrs	r2, r3
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	695b      	ldr	r3, [r3, #20]
 80046b6:	431a      	orrs	r2, r3
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	69db      	ldr	r3, [r3, #28]
 80046bc:	4313      	orrs	r3, r2
 80046be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	68db      	ldr	r3, [r3, #12]
 80046c6:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80046ca:	f023 030c 	bic.w	r3, r3, #12
 80046ce:	687a      	ldr	r2, [r7, #4]
 80046d0:	6812      	ldr	r2, [r2, #0]
 80046d2:	68f9      	ldr	r1, [r7, #12]
 80046d4:	430b      	orrs	r3, r1
 80046d6:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	695b      	ldr	r3, [r3, #20]
 80046de:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	699a      	ldr	r2, [r3, #24]
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	430a      	orrs	r2, r1
 80046ec:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	69db      	ldr	r3, [r3, #28]
 80046f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80046f6:	f040 818b 	bne.w	8004a10 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	4ac1      	ldr	r2, [pc, #772]	; (8004a04 <UART_SetConfig+0x37c>)
 8004700:	4293      	cmp	r3, r2
 8004702:	d005      	beq.n	8004710 <UART_SetConfig+0x88>
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	4abf      	ldr	r2, [pc, #764]	; (8004a08 <UART_SetConfig+0x380>)
 800470a:	4293      	cmp	r3, r2
 800470c:	f040 80bd 	bne.w	800488a <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004710:	f7ff f8b0 	bl	8003874 <HAL_RCC_GetPCLK2Freq>
 8004714:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004716:	68bb      	ldr	r3, [r7, #8]
 8004718:	461d      	mov	r5, r3
 800471a:	f04f 0600 	mov.w	r6, #0
 800471e:	46a8      	mov	r8, r5
 8004720:	46b1      	mov	r9, r6
 8004722:	eb18 0308 	adds.w	r3, r8, r8
 8004726:	eb49 0409 	adc.w	r4, r9, r9
 800472a:	4698      	mov	r8, r3
 800472c:	46a1      	mov	r9, r4
 800472e:	eb18 0805 	adds.w	r8, r8, r5
 8004732:	eb49 0906 	adc.w	r9, r9, r6
 8004736:	f04f 0100 	mov.w	r1, #0
 800473a:	f04f 0200 	mov.w	r2, #0
 800473e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004742:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8004746:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800474a:	4688      	mov	r8, r1
 800474c:	4691      	mov	r9, r2
 800474e:	eb18 0005 	adds.w	r0, r8, r5
 8004752:	eb49 0106 	adc.w	r1, r9, r6
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	685b      	ldr	r3, [r3, #4]
 800475a:	461d      	mov	r5, r3
 800475c:	f04f 0600 	mov.w	r6, #0
 8004760:	196b      	adds	r3, r5, r5
 8004762:	eb46 0406 	adc.w	r4, r6, r6
 8004766:	461a      	mov	r2, r3
 8004768:	4623      	mov	r3, r4
 800476a:	f7fc f9c9 	bl	8000b00 <__aeabi_uldivmod>
 800476e:	4603      	mov	r3, r0
 8004770:	460c      	mov	r4, r1
 8004772:	461a      	mov	r2, r3
 8004774:	4ba5      	ldr	r3, [pc, #660]	; (8004a0c <UART_SetConfig+0x384>)
 8004776:	fba3 2302 	umull	r2, r3, r3, r2
 800477a:	095b      	lsrs	r3, r3, #5
 800477c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004780:	68bb      	ldr	r3, [r7, #8]
 8004782:	461d      	mov	r5, r3
 8004784:	f04f 0600 	mov.w	r6, #0
 8004788:	46a9      	mov	r9, r5
 800478a:	46b2      	mov	sl, r6
 800478c:	eb19 0309 	adds.w	r3, r9, r9
 8004790:	eb4a 040a 	adc.w	r4, sl, sl
 8004794:	4699      	mov	r9, r3
 8004796:	46a2      	mov	sl, r4
 8004798:	eb19 0905 	adds.w	r9, r9, r5
 800479c:	eb4a 0a06 	adc.w	sl, sl, r6
 80047a0:	f04f 0100 	mov.w	r1, #0
 80047a4:	f04f 0200 	mov.w	r2, #0
 80047a8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80047ac:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80047b0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80047b4:	4689      	mov	r9, r1
 80047b6:	4692      	mov	sl, r2
 80047b8:	eb19 0005 	adds.w	r0, r9, r5
 80047bc:	eb4a 0106 	adc.w	r1, sl, r6
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	685b      	ldr	r3, [r3, #4]
 80047c4:	461d      	mov	r5, r3
 80047c6:	f04f 0600 	mov.w	r6, #0
 80047ca:	196b      	adds	r3, r5, r5
 80047cc:	eb46 0406 	adc.w	r4, r6, r6
 80047d0:	461a      	mov	r2, r3
 80047d2:	4623      	mov	r3, r4
 80047d4:	f7fc f994 	bl	8000b00 <__aeabi_uldivmod>
 80047d8:	4603      	mov	r3, r0
 80047da:	460c      	mov	r4, r1
 80047dc:	461a      	mov	r2, r3
 80047de:	4b8b      	ldr	r3, [pc, #556]	; (8004a0c <UART_SetConfig+0x384>)
 80047e0:	fba3 1302 	umull	r1, r3, r3, r2
 80047e4:	095b      	lsrs	r3, r3, #5
 80047e6:	2164      	movs	r1, #100	; 0x64
 80047e8:	fb01 f303 	mul.w	r3, r1, r3
 80047ec:	1ad3      	subs	r3, r2, r3
 80047ee:	00db      	lsls	r3, r3, #3
 80047f0:	3332      	adds	r3, #50	; 0x32
 80047f2:	4a86      	ldr	r2, [pc, #536]	; (8004a0c <UART_SetConfig+0x384>)
 80047f4:	fba2 2303 	umull	r2, r3, r2, r3
 80047f8:	095b      	lsrs	r3, r3, #5
 80047fa:	005b      	lsls	r3, r3, #1
 80047fc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004800:	4498      	add	r8, r3
 8004802:	68bb      	ldr	r3, [r7, #8]
 8004804:	461d      	mov	r5, r3
 8004806:	f04f 0600 	mov.w	r6, #0
 800480a:	46a9      	mov	r9, r5
 800480c:	46b2      	mov	sl, r6
 800480e:	eb19 0309 	adds.w	r3, r9, r9
 8004812:	eb4a 040a 	adc.w	r4, sl, sl
 8004816:	4699      	mov	r9, r3
 8004818:	46a2      	mov	sl, r4
 800481a:	eb19 0905 	adds.w	r9, r9, r5
 800481e:	eb4a 0a06 	adc.w	sl, sl, r6
 8004822:	f04f 0100 	mov.w	r1, #0
 8004826:	f04f 0200 	mov.w	r2, #0
 800482a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800482e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004832:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004836:	4689      	mov	r9, r1
 8004838:	4692      	mov	sl, r2
 800483a:	eb19 0005 	adds.w	r0, r9, r5
 800483e:	eb4a 0106 	adc.w	r1, sl, r6
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	685b      	ldr	r3, [r3, #4]
 8004846:	461d      	mov	r5, r3
 8004848:	f04f 0600 	mov.w	r6, #0
 800484c:	196b      	adds	r3, r5, r5
 800484e:	eb46 0406 	adc.w	r4, r6, r6
 8004852:	461a      	mov	r2, r3
 8004854:	4623      	mov	r3, r4
 8004856:	f7fc f953 	bl	8000b00 <__aeabi_uldivmod>
 800485a:	4603      	mov	r3, r0
 800485c:	460c      	mov	r4, r1
 800485e:	461a      	mov	r2, r3
 8004860:	4b6a      	ldr	r3, [pc, #424]	; (8004a0c <UART_SetConfig+0x384>)
 8004862:	fba3 1302 	umull	r1, r3, r3, r2
 8004866:	095b      	lsrs	r3, r3, #5
 8004868:	2164      	movs	r1, #100	; 0x64
 800486a:	fb01 f303 	mul.w	r3, r1, r3
 800486e:	1ad3      	subs	r3, r2, r3
 8004870:	00db      	lsls	r3, r3, #3
 8004872:	3332      	adds	r3, #50	; 0x32
 8004874:	4a65      	ldr	r2, [pc, #404]	; (8004a0c <UART_SetConfig+0x384>)
 8004876:	fba2 2303 	umull	r2, r3, r2, r3
 800487a:	095b      	lsrs	r3, r3, #5
 800487c:	f003 0207 	and.w	r2, r3, #7
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	4442      	add	r2, r8
 8004886:	609a      	str	r2, [r3, #8]
 8004888:	e26f      	b.n	8004d6a <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800488a:	f7fe ffdf 	bl	800384c <HAL_RCC_GetPCLK1Freq>
 800488e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004890:	68bb      	ldr	r3, [r7, #8]
 8004892:	461d      	mov	r5, r3
 8004894:	f04f 0600 	mov.w	r6, #0
 8004898:	46a8      	mov	r8, r5
 800489a:	46b1      	mov	r9, r6
 800489c:	eb18 0308 	adds.w	r3, r8, r8
 80048a0:	eb49 0409 	adc.w	r4, r9, r9
 80048a4:	4698      	mov	r8, r3
 80048a6:	46a1      	mov	r9, r4
 80048a8:	eb18 0805 	adds.w	r8, r8, r5
 80048ac:	eb49 0906 	adc.w	r9, r9, r6
 80048b0:	f04f 0100 	mov.w	r1, #0
 80048b4:	f04f 0200 	mov.w	r2, #0
 80048b8:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80048bc:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80048c0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80048c4:	4688      	mov	r8, r1
 80048c6:	4691      	mov	r9, r2
 80048c8:	eb18 0005 	adds.w	r0, r8, r5
 80048cc:	eb49 0106 	adc.w	r1, r9, r6
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	685b      	ldr	r3, [r3, #4]
 80048d4:	461d      	mov	r5, r3
 80048d6:	f04f 0600 	mov.w	r6, #0
 80048da:	196b      	adds	r3, r5, r5
 80048dc:	eb46 0406 	adc.w	r4, r6, r6
 80048e0:	461a      	mov	r2, r3
 80048e2:	4623      	mov	r3, r4
 80048e4:	f7fc f90c 	bl	8000b00 <__aeabi_uldivmod>
 80048e8:	4603      	mov	r3, r0
 80048ea:	460c      	mov	r4, r1
 80048ec:	461a      	mov	r2, r3
 80048ee:	4b47      	ldr	r3, [pc, #284]	; (8004a0c <UART_SetConfig+0x384>)
 80048f0:	fba3 2302 	umull	r2, r3, r3, r2
 80048f4:	095b      	lsrs	r3, r3, #5
 80048f6:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80048fa:	68bb      	ldr	r3, [r7, #8]
 80048fc:	461d      	mov	r5, r3
 80048fe:	f04f 0600 	mov.w	r6, #0
 8004902:	46a9      	mov	r9, r5
 8004904:	46b2      	mov	sl, r6
 8004906:	eb19 0309 	adds.w	r3, r9, r9
 800490a:	eb4a 040a 	adc.w	r4, sl, sl
 800490e:	4699      	mov	r9, r3
 8004910:	46a2      	mov	sl, r4
 8004912:	eb19 0905 	adds.w	r9, r9, r5
 8004916:	eb4a 0a06 	adc.w	sl, sl, r6
 800491a:	f04f 0100 	mov.w	r1, #0
 800491e:	f04f 0200 	mov.w	r2, #0
 8004922:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004926:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800492a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800492e:	4689      	mov	r9, r1
 8004930:	4692      	mov	sl, r2
 8004932:	eb19 0005 	adds.w	r0, r9, r5
 8004936:	eb4a 0106 	adc.w	r1, sl, r6
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	685b      	ldr	r3, [r3, #4]
 800493e:	461d      	mov	r5, r3
 8004940:	f04f 0600 	mov.w	r6, #0
 8004944:	196b      	adds	r3, r5, r5
 8004946:	eb46 0406 	adc.w	r4, r6, r6
 800494a:	461a      	mov	r2, r3
 800494c:	4623      	mov	r3, r4
 800494e:	f7fc f8d7 	bl	8000b00 <__aeabi_uldivmod>
 8004952:	4603      	mov	r3, r0
 8004954:	460c      	mov	r4, r1
 8004956:	461a      	mov	r2, r3
 8004958:	4b2c      	ldr	r3, [pc, #176]	; (8004a0c <UART_SetConfig+0x384>)
 800495a:	fba3 1302 	umull	r1, r3, r3, r2
 800495e:	095b      	lsrs	r3, r3, #5
 8004960:	2164      	movs	r1, #100	; 0x64
 8004962:	fb01 f303 	mul.w	r3, r1, r3
 8004966:	1ad3      	subs	r3, r2, r3
 8004968:	00db      	lsls	r3, r3, #3
 800496a:	3332      	adds	r3, #50	; 0x32
 800496c:	4a27      	ldr	r2, [pc, #156]	; (8004a0c <UART_SetConfig+0x384>)
 800496e:	fba2 2303 	umull	r2, r3, r2, r3
 8004972:	095b      	lsrs	r3, r3, #5
 8004974:	005b      	lsls	r3, r3, #1
 8004976:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800497a:	4498      	add	r8, r3
 800497c:	68bb      	ldr	r3, [r7, #8]
 800497e:	461d      	mov	r5, r3
 8004980:	f04f 0600 	mov.w	r6, #0
 8004984:	46a9      	mov	r9, r5
 8004986:	46b2      	mov	sl, r6
 8004988:	eb19 0309 	adds.w	r3, r9, r9
 800498c:	eb4a 040a 	adc.w	r4, sl, sl
 8004990:	4699      	mov	r9, r3
 8004992:	46a2      	mov	sl, r4
 8004994:	eb19 0905 	adds.w	r9, r9, r5
 8004998:	eb4a 0a06 	adc.w	sl, sl, r6
 800499c:	f04f 0100 	mov.w	r1, #0
 80049a0:	f04f 0200 	mov.w	r2, #0
 80049a4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80049a8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80049ac:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80049b0:	4689      	mov	r9, r1
 80049b2:	4692      	mov	sl, r2
 80049b4:	eb19 0005 	adds.w	r0, r9, r5
 80049b8:	eb4a 0106 	adc.w	r1, sl, r6
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	685b      	ldr	r3, [r3, #4]
 80049c0:	461d      	mov	r5, r3
 80049c2:	f04f 0600 	mov.w	r6, #0
 80049c6:	196b      	adds	r3, r5, r5
 80049c8:	eb46 0406 	adc.w	r4, r6, r6
 80049cc:	461a      	mov	r2, r3
 80049ce:	4623      	mov	r3, r4
 80049d0:	f7fc f896 	bl	8000b00 <__aeabi_uldivmod>
 80049d4:	4603      	mov	r3, r0
 80049d6:	460c      	mov	r4, r1
 80049d8:	461a      	mov	r2, r3
 80049da:	4b0c      	ldr	r3, [pc, #48]	; (8004a0c <UART_SetConfig+0x384>)
 80049dc:	fba3 1302 	umull	r1, r3, r3, r2
 80049e0:	095b      	lsrs	r3, r3, #5
 80049e2:	2164      	movs	r1, #100	; 0x64
 80049e4:	fb01 f303 	mul.w	r3, r1, r3
 80049e8:	1ad3      	subs	r3, r2, r3
 80049ea:	00db      	lsls	r3, r3, #3
 80049ec:	3332      	adds	r3, #50	; 0x32
 80049ee:	4a07      	ldr	r2, [pc, #28]	; (8004a0c <UART_SetConfig+0x384>)
 80049f0:	fba2 2303 	umull	r2, r3, r2, r3
 80049f4:	095b      	lsrs	r3, r3, #5
 80049f6:	f003 0207 	and.w	r2, r3, #7
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	4442      	add	r2, r8
 8004a00:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8004a02:	e1b2      	b.n	8004d6a <UART_SetConfig+0x6e2>
 8004a04:	40011000 	.word	0x40011000
 8004a08:	40011400 	.word	0x40011400
 8004a0c:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	4ad7      	ldr	r2, [pc, #860]	; (8004d74 <UART_SetConfig+0x6ec>)
 8004a16:	4293      	cmp	r3, r2
 8004a18:	d005      	beq.n	8004a26 <UART_SetConfig+0x39e>
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	4ad6      	ldr	r2, [pc, #856]	; (8004d78 <UART_SetConfig+0x6f0>)
 8004a20:	4293      	cmp	r3, r2
 8004a22:	f040 80d1 	bne.w	8004bc8 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8004a26:	f7fe ff25 	bl	8003874 <HAL_RCC_GetPCLK2Freq>
 8004a2a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004a2c:	68bb      	ldr	r3, [r7, #8]
 8004a2e:	469a      	mov	sl, r3
 8004a30:	f04f 0b00 	mov.w	fp, #0
 8004a34:	46d0      	mov	r8, sl
 8004a36:	46d9      	mov	r9, fp
 8004a38:	eb18 0308 	adds.w	r3, r8, r8
 8004a3c:	eb49 0409 	adc.w	r4, r9, r9
 8004a40:	4698      	mov	r8, r3
 8004a42:	46a1      	mov	r9, r4
 8004a44:	eb18 080a 	adds.w	r8, r8, sl
 8004a48:	eb49 090b 	adc.w	r9, r9, fp
 8004a4c:	f04f 0100 	mov.w	r1, #0
 8004a50:	f04f 0200 	mov.w	r2, #0
 8004a54:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004a58:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8004a5c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004a60:	4688      	mov	r8, r1
 8004a62:	4691      	mov	r9, r2
 8004a64:	eb1a 0508 	adds.w	r5, sl, r8
 8004a68:	eb4b 0609 	adc.w	r6, fp, r9
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	685b      	ldr	r3, [r3, #4]
 8004a70:	4619      	mov	r1, r3
 8004a72:	f04f 0200 	mov.w	r2, #0
 8004a76:	f04f 0300 	mov.w	r3, #0
 8004a7a:	f04f 0400 	mov.w	r4, #0
 8004a7e:	0094      	lsls	r4, r2, #2
 8004a80:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004a84:	008b      	lsls	r3, r1, #2
 8004a86:	461a      	mov	r2, r3
 8004a88:	4623      	mov	r3, r4
 8004a8a:	4628      	mov	r0, r5
 8004a8c:	4631      	mov	r1, r6
 8004a8e:	f7fc f837 	bl	8000b00 <__aeabi_uldivmod>
 8004a92:	4603      	mov	r3, r0
 8004a94:	460c      	mov	r4, r1
 8004a96:	461a      	mov	r2, r3
 8004a98:	4bb8      	ldr	r3, [pc, #736]	; (8004d7c <UART_SetConfig+0x6f4>)
 8004a9a:	fba3 2302 	umull	r2, r3, r3, r2
 8004a9e:	095b      	lsrs	r3, r3, #5
 8004aa0:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004aa4:	68bb      	ldr	r3, [r7, #8]
 8004aa6:	469b      	mov	fp, r3
 8004aa8:	f04f 0c00 	mov.w	ip, #0
 8004aac:	46d9      	mov	r9, fp
 8004aae:	46e2      	mov	sl, ip
 8004ab0:	eb19 0309 	adds.w	r3, r9, r9
 8004ab4:	eb4a 040a 	adc.w	r4, sl, sl
 8004ab8:	4699      	mov	r9, r3
 8004aba:	46a2      	mov	sl, r4
 8004abc:	eb19 090b 	adds.w	r9, r9, fp
 8004ac0:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004ac4:	f04f 0100 	mov.w	r1, #0
 8004ac8:	f04f 0200 	mov.w	r2, #0
 8004acc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004ad0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004ad4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004ad8:	4689      	mov	r9, r1
 8004ada:	4692      	mov	sl, r2
 8004adc:	eb1b 0509 	adds.w	r5, fp, r9
 8004ae0:	eb4c 060a 	adc.w	r6, ip, sl
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	685b      	ldr	r3, [r3, #4]
 8004ae8:	4619      	mov	r1, r3
 8004aea:	f04f 0200 	mov.w	r2, #0
 8004aee:	f04f 0300 	mov.w	r3, #0
 8004af2:	f04f 0400 	mov.w	r4, #0
 8004af6:	0094      	lsls	r4, r2, #2
 8004af8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004afc:	008b      	lsls	r3, r1, #2
 8004afe:	461a      	mov	r2, r3
 8004b00:	4623      	mov	r3, r4
 8004b02:	4628      	mov	r0, r5
 8004b04:	4631      	mov	r1, r6
 8004b06:	f7fb fffb 	bl	8000b00 <__aeabi_uldivmod>
 8004b0a:	4603      	mov	r3, r0
 8004b0c:	460c      	mov	r4, r1
 8004b0e:	461a      	mov	r2, r3
 8004b10:	4b9a      	ldr	r3, [pc, #616]	; (8004d7c <UART_SetConfig+0x6f4>)
 8004b12:	fba3 1302 	umull	r1, r3, r3, r2
 8004b16:	095b      	lsrs	r3, r3, #5
 8004b18:	2164      	movs	r1, #100	; 0x64
 8004b1a:	fb01 f303 	mul.w	r3, r1, r3
 8004b1e:	1ad3      	subs	r3, r2, r3
 8004b20:	011b      	lsls	r3, r3, #4
 8004b22:	3332      	adds	r3, #50	; 0x32
 8004b24:	4a95      	ldr	r2, [pc, #596]	; (8004d7c <UART_SetConfig+0x6f4>)
 8004b26:	fba2 2303 	umull	r2, r3, r2, r3
 8004b2a:	095b      	lsrs	r3, r3, #5
 8004b2c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004b30:	4498      	add	r8, r3
 8004b32:	68bb      	ldr	r3, [r7, #8]
 8004b34:	469b      	mov	fp, r3
 8004b36:	f04f 0c00 	mov.w	ip, #0
 8004b3a:	46d9      	mov	r9, fp
 8004b3c:	46e2      	mov	sl, ip
 8004b3e:	eb19 0309 	adds.w	r3, r9, r9
 8004b42:	eb4a 040a 	adc.w	r4, sl, sl
 8004b46:	4699      	mov	r9, r3
 8004b48:	46a2      	mov	sl, r4
 8004b4a:	eb19 090b 	adds.w	r9, r9, fp
 8004b4e:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004b52:	f04f 0100 	mov.w	r1, #0
 8004b56:	f04f 0200 	mov.w	r2, #0
 8004b5a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004b5e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004b62:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004b66:	4689      	mov	r9, r1
 8004b68:	4692      	mov	sl, r2
 8004b6a:	eb1b 0509 	adds.w	r5, fp, r9
 8004b6e:	eb4c 060a 	adc.w	r6, ip, sl
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	685b      	ldr	r3, [r3, #4]
 8004b76:	4619      	mov	r1, r3
 8004b78:	f04f 0200 	mov.w	r2, #0
 8004b7c:	f04f 0300 	mov.w	r3, #0
 8004b80:	f04f 0400 	mov.w	r4, #0
 8004b84:	0094      	lsls	r4, r2, #2
 8004b86:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004b8a:	008b      	lsls	r3, r1, #2
 8004b8c:	461a      	mov	r2, r3
 8004b8e:	4623      	mov	r3, r4
 8004b90:	4628      	mov	r0, r5
 8004b92:	4631      	mov	r1, r6
 8004b94:	f7fb ffb4 	bl	8000b00 <__aeabi_uldivmod>
 8004b98:	4603      	mov	r3, r0
 8004b9a:	460c      	mov	r4, r1
 8004b9c:	461a      	mov	r2, r3
 8004b9e:	4b77      	ldr	r3, [pc, #476]	; (8004d7c <UART_SetConfig+0x6f4>)
 8004ba0:	fba3 1302 	umull	r1, r3, r3, r2
 8004ba4:	095b      	lsrs	r3, r3, #5
 8004ba6:	2164      	movs	r1, #100	; 0x64
 8004ba8:	fb01 f303 	mul.w	r3, r1, r3
 8004bac:	1ad3      	subs	r3, r2, r3
 8004bae:	011b      	lsls	r3, r3, #4
 8004bb0:	3332      	adds	r3, #50	; 0x32
 8004bb2:	4a72      	ldr	r2, [pc, #456]	; (8004d7c <UART_SetConfig+0x6f4>)
 8004bb4:	fba2 2303 	umull	r2, r3, r2, r3
 8004bb8:	095b      	lsrs	r3, r3, #5
 8004bba:	f003 020f 	and.w	r2, r3, #15
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	4442      	add	r2, r8
 8004bc4:	609a      	str	r2, [r3, #8]
 8004bc6:	e0d0      	b.n	8004d6a <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8004bc8:	f7fe fe40 	bl	800384c <HAL_RCC_GetPCLK1Freq>
 8004bcc:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004bce:	68bb      	ldr	r3, [r7, #8]
 8004bd0:	469a      	mov	sl, r3
 8004bd2:	f04f 0b00 	mov.w	fp, #0
 8004bd6:	46d0      	mov	r8, sl
 8004bd8:	46d9      	mov	r9, fp
 8004bda:	eb18 0308 	adds.w	r3, r8, r8
 8004bde:	eb49 0409 	adc.w	r4, r9, r9
 8004be2:	4698      	mov	r8, r3
 8004be4:	46a1      	mov	r9, r4
 8004be6:	eb18 080a 	adds.w	r8, r8, sl
 8004bea:	eb49 090b 	adc.w	r9, r9, fp
 8004bee:	f04f 0100 	mov.w	r1, #0
 8004bf2:	f04f 0200 	mov.w	r2, #0
 8004bf6:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004bfa:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8004bfe:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004c02:	4688      	mov	r8, r1
 8004c04:	4691      	mov	r9, r2
 8004c06:	eb1a 0508 	adds.w	r5, sl, r8
 8004c0a:	eb4b 0609 	adc.w	r6, fp, r9
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	685b      	ldr	r3, [r3, #4]
 8004c12:	4619      	mov	r1, r3
 8004c14:	f04f 0200 	mov.w	r2, #0
 8004c18:	f04f 0300 	mov.w	r3, #0
 8004c1c:	f04f 0400 	mov.w	r4, #0
 8004c20:	0094      	lsls	r4, r2, #2
 8004c22:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004c26:	008b      	lsls	r3, r1, #2
 8004c28:	461a      	mov	r2, r3
 8004c2a:	4623      	mov	r3, r4
 8004c2c:	4628      	mov	r0, r5
 8004c2e:	4631      	mov	r1, r6
 8004c30:	f7fb ff66 	bl	8000b00 <__aeabi_uldivmod>
 8004c34:	4603      	mov	r3, r0
 8004c36:	460c      	mov	r4, r1
 8004c38:	461a      	mov	r2, r3
 8004c3a:	4b50      	ldr	r3, [pc, #320]	; (8004d7c <UART_SetConfig+0x6f4>)
 8004c3c:	fba3 2302 	umull	r2, r3, r3, r2
 8004c40:	095b      	lsrs	r3, r3, #5
 8004c42:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004c46:	68bb      	ldr	r3, [r7, #8]
 8004c48:	469b      	mov	fp, r3
 8004c4a:	f04f 0c00 	mov.w	ip, #0
 8004c4e:	46d9      	mov	r9, fp
 8004c50:	46e2      	mov	sl, ip
 8004c52:	eb19 0309 	adds.w	r3, r9, r9
 8004c56:	eb4a 040a 	adc.w	r4, sl, sl
 8004c5a:	4699      	mov	r9, r3
 8004c5c:	46a2      	mov	sl, r4
 8004c5e:	eb19 090b 	adds.w	r9, r9, fp
 8004c62:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004c66:	f04f 0100 	mov.w	r1, #0
 8004c6a:	f04f 0200 	mov.w	r2, #0
 8004c6e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004c72:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004c76:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004c7a:	4689      	mov	r9, r1
 8004c7c:	4692      	mov	sl, r2
 8004c7e:	eb1b 0509 	adds.w	r5, fp, r9
 8004c82:	eb4c 060a 	adc.w	r6, ip, sl
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	685b      	ldr	r3, [r3, #4]
 8004c8a:	4619      	mov	r1, r3
 8004c8c:	f04f 0200 	mov.w	r2, #0
 8004c90:	f04f 0300 	mov.w	r3, #0
 8004c94:	f04f 0400 	mov.w	r4, #0
 8004c98:	0094      	lsls	r4, r2, #2
 8004c9a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004c9e:	008b      	lsls	r3, r1, #2
 8004ca0:	461a      	mov	r2, r3
 8004ca2:	4623      	mov	r3, r4
 8004ca4:	4628      	mov	r0, r5
 8004ca6:	4631      	mov	r1, r6
 8004ca8:	f7fb ff2a 	bl	8000b00 <__aeabi_uldivmod>
 8004cac:	4603      	mov	r3, r0
 8004cae:	460c      	mov	r4, r1
 8004cb0:	461a      	mov	r2, r3
 8004cb2:	4b32      	ldr	r3, [pc, #200]	; (8004d7c <UART_SetConfig+0x6f4>)
 8004cb4:	fba3 1302 	umull	r1, r3, r3, r2
 8004cb8:	095b      	lsrs	r3, r3, #5
 8004cba:	2164      	movs	r1, #100	; 0x64
 8004cbc:	fb01 f303 	mul.w	r3, r1, r3
 8004cc0:	1ad3      	subs	r3, r2, r3
 8004cc2:	011b      	lsls	r3, r3, #4
 8004cc4:	3332      	adds	r3, #50	; 0x32
 8004cc6:	4a2d      	ldr	r2, [pc, #180]	; (8004d7c <UART_SetConfig+0x6f4>)
 8004cc8:	fba2 2303 	umull	r2, r3, r2, r3
 8004ccc:	095b      	lsrs	r3, r3, #5
 8004cce:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004cd2:	4498      	add	r8, r3
 8004cd4:	68bb      	ldr	r3, [r7, #8]
 8004cd6:	469b      	mov	fp, r3
 8004cd8:	f04f 0c00 	mov.w	ip, #0
 8004cdc:	46d9      	mov	r9, fp
 8004cde:	46e2      	mov	sl, ip
 8004ce0:	eb19 0309 	adds.w	r3, r9, r9
 8004ce4:	eb4a 040a 	adc.w	r4, sl, sl
 8004ce8:	4699      	mov	r9, r3
 8004cea:	46a2      	mov	sl, r4
 8004cec:	eb19 090b 	adds.w	r9, r9, fp
 8004cf0:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004cf4:	f04f 0100 	mov.w	r1, #0
 8004cf8:	f04f 0200 	mov.w	r2, #0
 8004cfc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004d00:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004d04:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004d08:	4689      	mov	r9, r1
 8004d0a:	4692      	mov	sl, r2
 8004d0c:	eb1b 0509 	adds.w	r5, fp, r9
 8004d10:	eb4c 060a 	adc.w	r6, ip, sl
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	685b      	ldr	r3, [r3, #4]
 8004d18:	4619      	mov	r1, r3
 8004d1a:	f04f 0200 	mov.w	r2, #0
 8004d1e:	f04f 0300 	mov.w	r3, #0
 8004d22:	f04f 0400 	mov.w	r4, #0
 8004d26:	0094      	lsls	r4, r2, #2
 8004d28:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004d2c:	008b      	lsls	r3, r1, #2
 8004d2e:	461a      	mov	r2, r3
 8004d30:	4623      	mov	r3, r4
 8004d32:	4628      	mov	r0, r5
 8004d34:	4631      	mov	r1, r6
 8004d36:	f7fb fee3 	bl	8000b00 <__aeabi_uldivmod>
 8004d3a:	4603      	mov	r3, r0
 8004d3c:	460c      	mov	r4, r1
 8004d3e:	461a      	mov	r2, r3
 8004d40:	4b0e      	ldr	r3, [pc, #56]	; (8004d7c <UART_SetConfig+0x6f4>)
 8004d42:	fba3 1302 	umull	r1, r3, r3, r2
 8004d46:	095b      	lsrs	r3, r3, #5
 8004d48:	2164      	movs	r1, #100	; 0x64
 8004d4a:	fb01 f303 	mul.w	r3, r1, r3
 8004d4e:	1ad3      	subs	r3, r2, r3
 8004d50:	011b      	lsls	r3, r3, #4
 8004d52:	3332      	adds	r3, #50	; 0x32
 8004d54:	4a09      	ldr	r2, [pc, #36]	; (8004d7c <UART_SetConfig+0x6f4>)
 8004d56:	fba2 2303 	umull	r2, r3, r2, r3
 8004d5a:	095b      	lsrs	r3, r3, #5
 8004d5c:	f003 020f 	and.w	r2, r3, #15
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	4442      	add	r2, r8
 8004d66:	609a      	str	r2, [r3, #8]
}
 8004d68:	e7ff      	b.n	8004d6a <UART_SetConfig+0x6e2>
 8004d6a:	bf00      	nop
 8004d6c:	3714      	adds	r7, #20
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d74:	40011000 	.word	0x40011000
 8004d78:	40011400 	.word	0x40011400
 8004d7c:	51eb851f 	.word	0x51eb851f

08004d80 <__errno>:
 8004d80:	4b01      	ldr	r3, [pc, #4]	; (8004d88 <__errno+0x8>)
 8004d82:	6818      	ldr	r0, [r3, #0]
 8004d84:	4770      	bx	lr
 8004d86:	bf00      	nop
 8004d88:	2000000c 	.word	0x2000000c

08004d8c <__libc_init_array>:
 8004d8c:	b570      	push	{r4, r5, r6, lr}
 8004d8e:	4e0d      	ldr	r6, [pc, #52]	; (8004dc4 <__libc_init_array+0x38>)
 8004d90:	4c0d      	ldr	r4, [pc, #52]	; (8004dc8 <__libc_init_array+0x3c>)
 8004d92:	1ba4      	subs	r4, r4, r6
 8004d94:	10a4      	asrs	r4, r4, #2
 8004d96:	2500      	movs	r5, #0
 8004d98:	42a5      	cmp	r5, r4
 8004d9a:	d109      	bne.n	8004db0 <__libc_init_array+0x24>
 8004d9c:	4e0b      	ldr	r6, [pc, #44]	; (8004dcc <__libc_init_array+0x40>)
 8004d9e:	4c0c      	ldr	r4, [pc, #48]	; (8004dd0 <__libc_init_array+0x44>)
 8004da0:	f001 fb54 	bl	800644c <_init>
 8004da4:	1ba4      	subs	r4, r4, r6
 8004da6:	10a4      	asrs	r4, r4, #2
 8004da8:	2500      	movs	r5, #0
 8004daa:	42a5      	cmp	r5, r4
 8004dac:	d105      	bne.n	8004dba <__libc_init_array+0x2e>
 8004dae:	bd70      	pop	{r4, r5, r6, pc}
 8004db0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004db4:	4798      	blx	r3
 8004db6:	3501      	adds	r5, #1
 8004db8:	e7ee      	b.n	8004d98 <__libc_init_array+0xc>
 8004dba:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004dbe:	4798      	blx	r3
 8004dc0:	3501      	adds	r5, #1
 8004dc2:	e7f2      	b.n	8004daa <__libc_init_array+0x1e>
 8004dc4:	08006518 	.word	0x08006518
 8004dc8:	08006518 	.word	0x08006518
 8004dcc:	08006518 	.word	0x08006518
 8004dd0:	0800651c 	.word	0x0800651c

08004dd4 <memset>:
 8004dd4:	4402      	add	r2, r0
 8004dd6:	4603      	mov	r3, r0
 8004dd8:	4293      	cmp	r3, r2
 8004dda:	d100      	bne.n	8004dde <memset+0xa>
 8004ddc:	4770      	bx	lr
 8004dde:	f803 1b01 	strb.w	r1, [r3], #1
 8004de2:	e7f9      	b.n	8004dd8 <memset+0x4>

08004de4 <atan2>:
 8004de4:	f000 b9cc 	b.w	8005180 <__ieee754_atan2>

08004de8 <pow>:
 8004de8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004dec:	ed2d 8b04 	vpush	{d8-d9}
 8004df0:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 80050c4 <pow+0x2dc>
 8004df4:	b08d      	sub	sp, #52	; 0x34
 8004df6:	ec57 6b10 	vmov	r6, r7, d0
 8004dfa:	ec55 4b11 	vmov	r4, r5, d1
 8004dfe:	f000 fa9f 	bl	8005340 <__ieee754_pow>
 8004e02:	f999 3000 	ldrsb.w	r3, [r9]
 8004e06:	9300      	str	r3, [sp, #0]
 8004e08:	3301      	adds	r3, #1
 8004e0a:	eeb0 8a40 	vmov.f32	s16, s0
 8004e0e:	eef0 8a60 	vmov.f32	s17, s1
 8004e12:	46c8      	mov	r8, r9
 8004e14:	d05f      	beq.n	8004ed6 <pow+0xee>
 8004e16:	4622      	mov	r2, r4
 8004e18:	462b      	mov	r3, r5
 8004e1a:	4620      	mov	r0, r4
 8004e1c:	4629      	mov	r1, r5
 8004e1e:	f7fb fe31 	bl	8000a84 <__aeabi_dcmpun>
 8004e22:	4683      	mov	fp, r0
 8004e24:	2800      	cmp	r0, #0
 8004e26:	d156      	bne.n	8004ed6 <pow+0xee>
 8004e28:	4632      	mov	r2, r6
 8004e2a:	463b      	mov	r3, r7
 8004e2c:	4630      	mov	r0, r6
 8004e2e:	4639      	mov	r1, r7
 8004e30:	f7fb fe28 	bl	8000a84 <__aeabi_dcmpun>
 8004e34:	9001      	str	r0, [sp, #4]
 8004e36:	b1e8      	cbz	r0, 8004e74 <pow+0x8c>
 8004e38:	2200      	movs	r2, #0
 8004e3a:	2300      	movs	r3, #0
 8004e3c:	4620      	mov	r0, r4
 8004e3e:	4629      	mov	r1, r5
 8004e40:	f7fb fdee 	bl	8000a20 <__aeabi_dcmpeq>
 8004e44:	2800      	cmp	r0, #0
 8004e46:	d046      	beq.n	8004ed6 <pow+0xee>
 8004e48:	2301      	movs	r3, #1
 8004e4a:	9302      	str	r3, [sp, #8]
 8004e4c:	4b96      	ldr	r3, [pc, #600]	; (80050a8 <pow+0x2c0>)
 8004e4e:	9303      	str	r3, [sp, #12]
 8004e50:	4b96      	ldr	r3, [pc, #600]	; (80050ac <pow+0x2c4>)
 8004e52:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8004e56:	2200      	movs	r2, #0
 8004e58:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004e5c:	9b00      	ldr	r3, [sp, #0]
 8004e5e:	2b02      	cmp	r3, #2
 8004e60:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8004e64:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8004e68:	d033      	beq.n	8004ed2 <pow+0xea>
 8004e6a:	a802      	add	r0, sp, #8
 8004e6c:	f001 f9d9 	bl	8006222 <matherr>
 8004e70:	bb48      	cbnz	r0, 8004ec6 <pow+0xde>
 8004e72:	e05d      	b.n	8004f30 <pow+0x148>
 8004e74:	f04f 0a00 	mov.w	sl, #0
 8004e78:	f04f 0b00 	mov.w	fp, #0
 8004e7c:	4652      	mov	r2, sl
 8004e7e:	465b      	mov	r3, fp
 8004e80:	4630      	mov	r0, r6
 8004e82:	4639      	mov	r1, r7
 8004e84:	f7fb fdcc 	bl	8000a20 <__aeabi_dcmpeq>
 8004e88:	ec4b ab19 	vmov	d9, sl, fp
 8004e8c:	2800      	cmp	r0, #0
 8004e8e:	d054      	beq.n	8004f3a <pow+0x152>
 8004e90:	4652      	mov	r2, sl
 8004e92:	465b      	mov	r3, fp
 8004e94:	4620      	mov	r0, r4
 8004e96:	4629      	mov	r1, r5
 8004e98:	f7fb fdc2 	bl	8000a20 <__aeabi_dcmpeq>
 8004e9c:	4680      	mov	r8, r0
 8004e9e:	b318      	cbz	r0, 8004ee8 <pow+0x100>
 8004ea0:	2301      	movs	r3, #1
 8004ea2:	9302      	str	r3, [sp, #8]
 8004ea4:	4b80      	ldr	r3, [pc, #512]	; (80050a8 <pow+0x2c0>)
 8004ea6:	9303      	str	r3, [sp, #12]
 8004ea8:	9b01      	ldr	r3, [sp, #4]
 8004eaa:	930a      	str	r3, [sp, #40]	; 0x28
 8004eac:	9b00      	ldr	r3, [sp, #0]
 8004eae:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8004eb2:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8004eb6:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d0d5      	beq.n	8004e6a <pow+0x82>
 8004ebe:	4b7b      	ldr	r3, [pc, #492]	; (80050ac <pow+0x2c4>)
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004ec6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004ec8:	b11b      	cbz	r3, 8004ed2 <pow+0xea>
 8004eca:	f7ff ff59 	bl	8004d80 <__errno>
 8004ece:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004ed0:	6003      	str	r3, [r0, #0]
 8004ed2:	ed9d 8b08 	vldr	d8, [sp, #32]
 8004ed6:	eeb0 0a48 	vmov.f32	s0, s16
 8004eda:	eef0 0a68 	vmov.f32	s1, s17
 8004ede:	b00d      	add	sp, #52	; 0x34
 8004ee0:	ecbd 8b04 	vpop	{d8-d9}
 8004ee4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ee8:	ec45 4b10 	vmov	d0, r4, r5
 8004eec:	f001 f991 	bl	8006212 <finite>
 8004ef0:	2800      	cmp	r0, #0
 8004ef2:	d0f0      	beq.n	8004ed6 <pow+0xee>
 8004ef4:	4652      	mov	r2, sl
 8004ef6:	465b      	mov	r3, fp
 8004ef8:	4620      	mov	r0, r4
 8004efa:	4629      	mov	r1, r5
 8004efc:	f7fb fd9a 	bl	8000a34 <__aeabi_dcmplt>
 8004f00:	2800      	cmp	r0, #0
 8004f02:	d0e8      	beq.n	8004ed6 <pow+0xee>
 8004f04:	2301      	movs	r3, #1
 8004f06:	9302      	str	r3, [sp, #8]
 8004f08:	4b67      	ldr	r3, [pc, #412]	; (80050a8 <pow+0x2c0>)
 8004f0a:	9303      	str	r3, [sp, #12]
 8004f0c:	f999 3000 	ldrsb.w	r3, [r9]
 8004f10:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 8004f14:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8004f18:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8004f1c:	b913      	cbnz	r3, 8004f24 <pow+0x13c>
 8004f1e:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8004f22:	e7a2      	b.n	8004e6a <pow+0x82>
 8004f24:	4962      	ldr	r1, [pc, #392]	; (80050b0 <pow+0x2c8>)
 8004f26:	2000      	movs	r0, #0
 8004f28:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8004f2c:	2b02      	cmp	r3, #2
 8004f2e:	d19c      	bne.n	8004e6a <pow+0x82>
 8004f30:	f7ff ff26 	bl	8004d80 <__errno>
 8004f34:	2321      	movs	r3, #33	; 0x21
 8004f36:	6003      	str	r3, [r0, #0]
 8004f38:	e7c5      	b.n	8004ec6 <pow+0xde>
 8004f3a:	eeb0 0a48 	vmov.f32	s0, s16
 8004f3e:	eef0 0a68 	vmov.f32	s1, s17
 8004f42:	f001 f966 	bl	8006212 <finite>
 8004f46:	9000      	str	r0, [sp, #0]
 8004f48:	2800      	cmp	r0, #0
 8004f4a:	f040 8081 	bne.w	8005050 <pow+0x268>
 8004f4e:	ec47 6b10 	vmov	d0, r6, r7
 8004f52:	f001 f95e 	bl	8006212 <finite>
 8004f56:	2800      	cmp	r0, #0
 8004f58:	d07a      	beq.n	8005050 <pow+0x268>
 8004f5a:	ec45 4b10 	vmov	d0, r4, r5
 8004f5e:	f001 f958 	bl	8006212 <finite>
 8004f62:	2800      	cmp	r0, #0
 8004f64:	d074      	beq.n	8005050 <pow+0x268>
 8004f66:	ec53 2b18 	vmov	r2, r3, d8
 8004f6a:	ee18 0a10 	vmov	r0, s16
 8004f6e:	4619      	mov	r1, r3
 8004f70:	f7fb fd88 	bl	8000a84 <__aeabi_dcmpun>
 8004f74:	f999 9000 	ldrsb.w	r9, [r9]
 8004f78:	4b4b      	ldr	r3, [pc, #300]	; (80050a8 <pow+0x2c0>)
 8004f7a:	b1b0      	cbz	r0, 8004faa <pow+0x1c2>
 8004f7c:	2201      	movs	r2, #1
 8004f7e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004f82:	9b00      	ldr	r3, [sp, #0]
 8004f84:	930a      	str	r3, [sp, #40]	; 0x28
 8004f86:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8004f8a:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8004f8e:	f1b9 0f00 	cmp.w	r9, #0
 8004f92:	d0c4      	beq.n	8004f1e <pow+0x136>
 8004f94:	4652      	mov	r2, sl
 8004f96:	465b      	mov	r3, fp
 8004f98:	4650      	mov	r0, sl
 8004f9a:	4659      	mov	r1, fp
 8004f9c:	f7fb fc02 	bl	80007a4 <__aeabi_ddiv>
 8004fa0:	f1b9 0f02 	cmp.w	r9, #2
 8004fa4:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8004fa8:	e7c1      	b.n	8004f2e <pow+0x146>
 8004faa:	2203      	movs	r2, #3
 8004fac:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004fb0:	900a      	str	r0, [sp, #40]	; 0x28
 8004fb2:	4629      	mov	r1, r5
 8004fb4:	4620      	mov	r0, r4
 8004fb6:	2200      	movs	r2, #0
 8004fb8:	4b3e      	ldr	r3, [pc, #248]	; (80050b4 <pow+0x2cc>)
 8004fba:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8004fbe:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8004fc2:	f7fb fac5 	bl	8000550 <__aeabi_dmul>
 8004fc6:	4604      	mov	r4, r0
 8004fc8:	460d      	mov	r5, r1
 8004fca:	f1b9 0f00 	cmp.w	r9, #0
 8004fce:	d124      	bne.n	800501a <pow+0x232>
 8004fd0:	4b39      	ldr	r3, [pc, #228]	; (80050b8 <pow+0x2d0>)
 8004fd2:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8004fd6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004fda:	4630      	mov	r0, r6
 8004fdc:	4652      	mov	r2, sl
 8004fde:	465b      	mov	r3, fp
 8004fe0:	4639      	mov	r1, r7
 8004fe2:	f7fb fd27 	bl	8000a34 <__aeabi_dcmplt>
 8004fe6:	2800      	cmp	r0, #0
 8004fe8:	d056      	beq.n	8005098 <pow+0x2b0>
 8004fea:	ec45 4b10 	vmov	d0, r4, r5
 8004fee:	f001 f923 	bl	8006238 <rint>
 8004ff2:	4622      	mov	r2, r4
 8004ff4:	462b      	mov	r3, r5
 8004ff6:	ec51 0b10 	vmov	r0, r1, d0
 8004ffa:	f7fb fd11 	bl	8000a20 <__aeabi_dcmpeq>
 8004ffe:	b920      	cbnz	r0, 800500a <pow+0x222>
 8005000:	4b2e      	ldr	r3, [pc, #184]	; (80050bc <pow+0x2d4>)
 8005002:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8005006:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800500a:	f998 3000 	ldrsb.w	r3, [r8]
 800500e:	2b02      	cmp	r3, #2
 8005010:	d142      	bne.n	8005098 <pow+0x2b0>
 8005012:	f7ff feb5 	bl	8004d80 <__errno>
 8005016:	2322      	movs	r3, #34	; 0x22
 8005018:	e78d      	b.n	8004f36 <pow+0x14e>
 800501a:	4b29      	ldr	r3, [pc, #164]	; (80050c0 <pow+0x2d8>)
 800501c:	2200      	movs	r2, #0
 800501e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005022:	4630      	mov	r0, r6
 8005024:	4652      	mov	r2, sl
 8005026:	465b      	mov	r3, fp
 8005028:	4639      	mov	r1, r7
 800502a:	f7fb fd03 	bl	8000a34 <__aeabi_dcmplt>
 800502e:	2800      	cmp	r0, #0
 8005030:	d0eb      	beq.n	800500a <pow+0x222>
 8005032:	ec45 4b10 	vmov	d0, r4, r5
 8005036:	f001 f8ff 	bl	8006238 <rint>
 800503a:	4622      	mov	r2, r4
 800503c:	462b      	mov	r3, r5
 800503e:	ec51 0b10 	vmov	r0, r1, d0
 8005042:	f7fb fced 	bl	8000a20 <__aeabi_dcmpeq>
 8005046:	2800      	cmp	r0, #0
 8005048:	d1df      	bne.n	800500a <pow+0x222>
 800504a:	2200      	movs	r2, #0
 800504c:	4b18      	ldr	r3, [pc, #96]	; (80050b0 <pow+0x2c8>)
 800504e:	e7da      	b.n	8005006 <pow+0x21e>
 8005050:	2200      	movs	r2, #0
 8005052:	2300      	movs	r3, #0
 8005054:	ec51 0b18 	vmov	r0, r1, d8
 8005058:	f7fb fce2 	bl	8000a20 <__aeabi_dcmpeq>
 800505c:	2800      	cmp	r0, #0
 800505e:	f43f af3a 	beq.w	8004ed6 <pow+0xee>
 8005062:	ec47 6b10 	vmov	d0, r6, r7
 8005066:	f001 f8d4 	bl	8006212 <finite>
 800506a:	2800      	cmp	r0, #0
 800506c:	f43f af33 	beq.w	8004ed6 <pow+0xee>
 8005070:	ec45 4b10 	vmov	d0, r4, r5
 8005074:	f001 f8cd 	bl	8006212 <finite>
 8005078:	2800      	cmp	r0, #0
 800507a:	f43f af2c 	beq.w	8004ed6 <pow+0xee>
 800507e:	2304      	movs	r3, #4
 8005080:	9302      	str	r3, [sp, #8]
 8005082:	4b09      	ldr	r3, [pc, #36]	; (80050a8 <pow+0x2c0>)
 8005084:	9303      	str	r3, [sp, #12]
 8005086:	2300      	movs	r3, #0
 8005088:	930a      	str	r3, [sp, #40]	; 0x28
 800508a:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800508e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8005092:	ed8d 9b08 	vstr	d9, [sp, #32]
 8005096:	e7b8      	b.n	800500a <pow+0x222>
 8005098:	a802      	add	r0, sp, #8
 800509a:	f001 f8c2 	bl	8006222 <matherr>
 800509e:	2800      	cmp	r0, #0
 80050a0:	f47f af11 	bne.w	8004ec6 <pow+0xde>
 80050a4:	e7b5      	b.n	8005012 <pow+0x22a>
 80050a6:	bf00      	nop
 80050a8:	08006480 	.word	0x08006480
 80050ac:	3ff00000 	.word	0x3ff00000
 80050b0:	fff00000 	.word	0xfff00000
 80050b4:	3fe00000 	.word	0x3fe00000
 80050b8:	47efffff 	.word	0x47efffff
 80050bc:	c7efffff 	.word	0xc7efffff
 80050c0:	7ff00000 	.word	0x7ff00000
 80050c4:	20000070 	.word	0x20000070

080050c8 <sqrt>:
 80050c8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80050cc:	ed2d 8b02 	vpush	{d8}
 80050d0:	b08b      	sub	sp, #44	; 0x2c
 80050d2:	ec55 4b10 	vmov	r4, r5, d0
 80050d6:	f000 fe41 	bl	8005d5c <__ieee754_sqrt>
 80050da:	4b26      	ldr	r3, [pc, #152]	; (8005174 <sqrt+0xac>)
 80050dc:	eeb0 8a40 	vmov.f32	s16, s0
 80050e0:	eef0 8a60 	vmov.f32	s17, s1
 80050e4:	f993 6000 	ldrsb.w	r6, [r3]
 80050e8:	1c73      	adds	r3, r6, #1
 80050ea:	d02a      	beq.n	8005142 <sqrt+0x7a>
 80050ec:	4622      	mov	r2, r4
 80050ee:	462b      	mov	r3, r5
 80050f0:	4620      	mov	r0, r4
 80050f2:	4629      	mov	r1, r5
 80050f4:	f7fb fcc6 	bl	8000a84 <__aeabi_dcmpun>
 80050f8:	4607      	mov	r7, r0
 80050fa:	bb10      	cbnz	r0, 8005142 <sqrt+0x7a>
 80050fc:	f04f 0800 	mov.w	r8, #0
 8005100:	f04f 0900 	mov.w	r9, #0
 8005104:	4642      	mov	r2, r8
 8005106:	464b      	mov	r3, r9
 8005108:	4620      	mov	r0, r4
 800510a:	4629      	mov	r1, r5
 800510c:	f7fb fc92 	bl	8000a34 <__aeabi_dcmplt>
 8005110:	b1b8      	cbz	r0, 8005142 <sqrt+0x7a>
 8005112:	2301      	movs	r3, #1
 8005114:	9300      	str	r3, [sp, #0]
 8005116:	4b18      	ldr	r3, [pc, #96]	; (8005178 <sqrt+0xb0>)
 8005118:	9301      	str	r3, [sp, #4]
 800511a:	9708      	str	r7, [sp, #32]
 800511c:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8005120:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8005124:	b9b6      	cbnz	r6, 8005154 <sqrt+0x8c>
 8005126:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800512a:	4668      	mov	r0, sp
 800512c:	f001 f879 	bl	8006222 <matherr>
 8005130:	b1d0      	cbz	r0, 8005168 <sqrt+0xa0>
 8005132:	9b08      	ldr	r3, [sp, #32]
 8005134:	b11b      	cbz	r3, 800513e <sqrt+0x76>
 8005136:	f7ff fe23 	bl	8004d80 <__errno>
 800513a:	9b08      	ldr	r3, [sp, #32]
 800513c:	6003      	str	r3, [r0, #0]
 800513e:	ed9d 8b06 	vldr	d8, [sp, #24]
 8005142:	eeb0 0a48 	vmov.f32	s0, s16
 8005146:	eef0 0a68 	vmov.f32	s1, s17
 800514a:	b00b      	add	sp, #44	; 0x2c
 800514c:	ecbd 8b02 	vpop	{d8}
 8005150:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005154:	4642      	mov	r2, r8
 8005156:	464b      	mov	r3, r9
 8005158:	4640      	mov	r0, r8
 800515a:	4649      	mov	r1, r9
 800515c:	f7fb fb22 	bl	80007a4 <__aeabi_ddiv>
 8005160:	2e02      	cmp	r6, #2
 8005162:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005166:	d1e0      	bne.n	800512a <sqrt+0x62>
 8005168:	f7ff fe0a 	bl	8004d80 <__errno>
 800516c:	2321      	movs	r3, #33	; 0x21
 800516e:	6003      	str	r3, [r0, #0]
 8005170:	e7df      	b.n	8005132 <sqrt+0x6a>
 8005172:	bf00      	nop
 8005174:	20000070 	.word	0x20000070
 8005178:	08006484 	.word	0x08006484
 800517c:	00000000 	.word	0x00000000

08005180 <__ieee754_atan2>:
 8005180:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005184:	ec57 6b11 	vmov	r6, r7, d1
 8005188:	4273      	negs	r3, r6
 800518a:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800518e:	4333      	orrs	r3, r6
 8005190:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 8005338 <__ieee754_atan2+0x1b8>
 8005194:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8005198:	4573      	cmp	r3, lr
 800519a:	ec51 0b10 	vmov	r0, r1, d0
 800519e:	ee11 8a10 	vmov	r8, s2
 80051a2:	d80a      	bhi.n	80051ba <__ieee754_atan2+0x3a>
 80051a4:	4244      	negs	r4, r0
 80051a6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80051aa:	4304      	orrs	r4, r0
 80051ac:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 80051b0:	4574      	cmp	r4, lr
 80051b2:	468c      	mov	ip, r1
 80051b4:	ee10 9a10 	vmov	r9, s0
 80051b8:	d907      	bls.n	80051ca <__ieee754_atan2+0x4a>
 80051ba:	4632      	mov	r2, r6
 80051bc:	463b      	mov	r3, r7
 80051be:	f7fb f811 	bl	80001e4 <__adddf3>
 80051c2:	ec41 0b10 	vmov	d0, r0, r1
 80051c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80051ca:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 80051ce:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80051d2:	4334      	orrs	r4, r6
 80051d4:	d103      	bne.n	80051de <__ieee754_atan2+0x5e>
 80051d6:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80051da:	f000 be71 	b.w	8005ec0 <atan>
 80051de:	17bc      	asrs	r4, r7, #30
 80051e0:	f004 0402 	and.w	r4, r4, #2
 80051e4:	ea53 0909 	orrs.w	r9, r3, r9
 80051e8:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 80051ec:	d107      	bne.n	80051fe <__ieee754_atan2+0x7e>
 80051ee:	2c02      	cmp	r4, #2
 80051f0:	d073      	beq.n	80052da <__ieee754_atan2+0x15a>
 80051f2:	2c03      	cmp	r4, #3
 80051f4:	d1e5      	bne.n	80051c2 <__ieee754_atan2+0x42>
 80051f6:	a13e      	add	r1, pc, #248	; (adr r1, 80052f0 <__ieee754_atan2+0x170>)
 80051f8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80051fc:	e7e1      	b.n	80051c2 <__ieee754_atan2+0x42>
 80051fe:	ea52 0808 	orrs.w	r8, r2, r8
 8005202:	d106      	bne.n	8005212 <__ieee754_atan2+0x92>
 8005204:	f1bc 0f00 	cmp.w	ip, #0
 8005208:	da6b      	bge.n	80052e2 <__ieee754_atan2+0x162>
 800520a:	a13b      	add	r1, pc, #236	; (adr r1, 80052f8 <__ieee754_atan2+0x178>)
 800520c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005210:	e7d7      	b.n	80051c2 <__ieee754_atan2+0x42>
 8005212:	4572      	cmp	r2, lr
 8005214:	d120      	bne.n	8005258 <__ieee754_atan2+0xd8>
 8005216:	4293      	cmp	r3, r2
 8005218:	d111      	bne.n	800523e <__ieee754_atan2+0xbe>
 800521a:	2c02      	cmp	r4, #2
 800521c:	d007      	beq.n	800522e <__ieee754_atan2+0xae>
 800521e:	2c03      	cmp	r4, #3
 8005220:	d009      	beq.n	8005236 <__ieee754_atan2+0xb6>
 8005222:	2c01      	cmp	r4, #1
 8005224:	d155      	bne.n	80052d2 <__ieee754_atan2+0x152>
 8005226:	a136      	add	r1, pc, #216	; (adr r1, 8005300 <__ieee754_atan2+0x180>)
 8005228:	e9d1 0100 	ldrd	r0, r1, [r1]
 800522c:	e7c9      	b.n	80051c2 <__ieee754_atan2+0x42>
 800522e:	a136      	add	r1, pc, #216	; (adr r1, 8005308 <__ieee754_atan2+0x188>)
 8005230:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005234:	e7c5      	b.n	80051c2 <__ieee754_atan2+0x42>
 8005236:	a136      	add	r1, pc, #216	; (adr r1, 8005310 <__ieee754_atan2+0x190>)
 8005238:	e9d1 0100 	ldrd	r0, r1, [r1]
 800523c:	e7c1      	b.n	80051c2 <__ieee754_atan2+0x42>
 800523e:	2c02      	cmp	r4, #2
 8005240:	d04b      	beq.n	80052da <__ieee754_atan2+0x15a>
 8005242:	2c03      	cmp	r4, #3
 8005244:	d0d7      	beq.n	80051f6 <__ieee754_atan2+0x76>
 8005246:	2c01      	cmp	r4, #1
 8005248:	f04f 0000 	mov.w	r0, #0
 800524c:	d102      	bne.n	8005254 <__ieee754_atan2+0xd4>
 800524e:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8005252:	e7b6      	b.n	80051c2 <__ieee754_atan2+0x42>
 8005254:	2100      	movs	r1, #0
 8005256:	e7b4      	b.n	80051c2 <__ieee754_atan2+0x42>
 8005258:	4573      	cmp	r3, lr
 800525a:	d0d3      	beq.n	8005204 <__ieee754_atan2+0x84>
 800525c:	1a9b      	subs	r3, r3, r2
 800525e:	151b      	asrs	r3, r3, #20
 8005260:	2b3c      	cmp	r3, #60	; 0x3c
 8005262:	dc1e      	bgt.n	80052a2 <__ieee754_atan2+0x122>
 8005264:	2f00      	cmp	r7, #0
 8005266:	da01      	bge.n	800526c <__ieee754_atan2+0xec>
 8005268:	333c      	adds	r3, #60	; 0x3c
 800526a:	db1e      	blt.n	80052aa <__ieee754_atan2+0x12a>
 800526c:	4632      	mov	r2, r6
 800526e:	463b      	mov	r3, r7
 8005270:	f7fb fa98 	bl	80007a4 <__aeabi_ddiv>
 8005274:	ec41 0b10 	vmov	d0, r0, r1
 8005278:	f000 ffc2 	bl	8006200 <fabs>
 800527c:	f000 fe20 	bl	8005ec0 <atan>
 8005280:	ec51 0b10 	vmov	r0, r1, d0
 8005284:	2c01      	cmp	r4, #1
 8005286:	d013      	beq.n	80052b0 <__ieee754_atan2+0x130>
 8005288:	2c02      	cmp	r4, #2
 800528a:	d015      	beq.n	80052b8 <__ieee754_atan2+0x138>
 800528c:	2c00      	cmp	r4, #0
 800528e:	d098      	beq.n	80051c2 <__ieee754_atan2+0x42>
 8005290:	a321      	add	r3, pc, #132	; (adr r3, 8005318 <__ieee754_atan2+0x198>)
 8005292:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005296:	f7fa ffa3 	bl	80001e0 <__aeabi_dsub>
 800529a:	a321      	add	r3, pc, #132	; (adr r3, 8005320 <__ieee754_atan2+0x1a0>)
 800529c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052a0:	e014      	b.n	80052cc <__ieee754_atan2+0x14c>
 80052a2:	a121      	add	r1, pc, #132	; (adr r1, 8005328 <__ieee754_atan2+0x1a8>)
 80052a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80052a8:	e7ec      	b.n	8005284 <__ieee754_atan2+0x104>
 80052aa:	2000      	movs	r0, #0
 80052ac:	2100      	movs	r1, #0
 80052ae:	e7e9      	b.n	8005284 <__ieee754_atan2+0x104>
 80052b0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80052b4:	4619      	mov	r1, r3
 80052b6:	e784      	b.n	80051c2 <__ieee754_atan2+0x42>
 80052b8:	a317      	add	r3, pc, #92	; (adr r3, 8005318 <__ieee754_atan2+0x198>)
 80052ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052be:	f7fa ff8f 	bl	80001e0 <__aeabi_dsub>
 80052c2:	4602      	mov	r2, r0
 80052c4:	460b      	mov	r3, r1
 80052c6:	a116      	add	r1, pc, #88	; (adr r1, 8005320 <__ieee754_atan2+0x1a0>)
 80052c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80052cc:	f7fa ff88 	bl	80001e0 <__aeabi_dsub>
 80052d0:	e777      	b.n	80051c2 <__ieee754_atan2+0x42>
 80052d2:	a117      	add	r1, pc, #92	; (adr r1, 8005330 <__ieee754_atan2+0x1b0>)
 80052d4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80052d8:	e773      	b.n	80051c2 <__ieee754_atan2+0x42>
 80052da:	a111      	add	r1, pc, #68	; (adr r1, 8005320 <__ieee754_atan2+0x1a0>)
 80052dc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80052e0:	e76f      	b.n	80051c2 <__ieee754_atan2+0x42>
 80052e2:	a111      	add	r1, pc, #68	; (adr r1, 8005328 <__ieee754_atan2+0x1a8>)
 80052e4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80052e8:	e76b      	b.n	80051c2 <__ieee754_atan2+0x42>
 80052ea:	bf00      	nop
 80052ec:	f3af 8000 	nop.w
 80052f0:	54442d18 	.word	0x54442d18
 80052f4:	c00921fb 	.word	0xc00921fb
 80052f8:	54442d18 	.word	0x54442d18
 80052fc:	bff921fb 	.word	0xbff921fb
 8005300:	54442d18 	.word	0x54442d18
 8005304:	bfe921fb 	.word	0xbfe921fb
 8005308:	7f3321d2 	.word	0x7f3321d2
 800530c:	4002d97c 	.word	0x4002d97c
 8005310:	7f3321d2 	.word	0x7f3321d2
 8005314:	c002d97c 	.word	0xc002d97c
 8005318:	33145c07 	.word	0x33145c07
 800531c:	3ca1a626 	.word	0x3ca1a626
 8005320:	54442d18 	.word	0x54442d18
 8005324:	400921fb 	.word	0x400921fb
 8005328:	54442d18 	.word	0x54442d18
 800532c:	3ff921fb 	.word	0x3ff921fb
 8005330:	54442d18 	.word	0x54442d18
 8005334:	3fe921fb 	.word	0x3fe921fb
 8005338:	7ff00000 	.word	0x7ff00000
 800533c:	00000000 	.word	0x00000000

08005340 <__ieee754_pow>:
 8005340:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005344:	b091      	sub	sp, #68	; 0x44
 8005346:	ed8d 1b00 	vstr	d1, [sp]
 800534a:	e9dd 2900 	ldrd	r2, r9, [sp]
 800534e:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8005352:	ea58 0302 	orrs.w	r3, r8, r2
 8005356:	ec57 6b10 	vmov	r6, r7, d0
 800535a:	f000 84be 	beq.w	8005cda <__ieee754_pow+0x99a>
 800535e:	4b7a      	ldr	r3, [pc, #488]	; (8005548 <__ieee754_pow+0x208>)
 8005360:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8005364:	429c      	cmp	r4, r3
 8005366:	463d      	mov	r5, r7
 8005368:	ee10 aa10 	vmov	sl, s0
 800536c:	dc09      	bgt.n	8005382 <__ieee754_pow+0x42>
 800536e:	d103      	bne.n	8005378 <__ieee754_pow+0x38>
 8005370:	b93e      	cbnz	r6, 8005382 <__ieee754_pow+0x42>
 8005372:	45a0      	cmp	r8, r4
 8005374:	dc0d      	bgt.n	8005392 <__ieee754_pow+0x52>
 8005376:	e001      	b.n	800537c <__ieee754_pow+0x3c>
 8005378:	4598      	cmp	r8, r3
 800537a:	dc02      	bgt.n	8005382 <__ieee754_pow+0x42>
 800537c:	4598      	cmp	r8, r3
 800537e:	d10e      	bne.n	800539e <__ieee754_pow+0x5e>
 8005380:	b16a      	cbz	r2, 800539e <__ieee754_pow+0x5e>
 8005382:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8005386:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800538a:	ea54 030a 	orrs.w	r3, r4, sl
 800538e:	f000 84a4 	beq.w	8005cda <__ieee754_pow+0x99a>
 8005392:	486e      	ldr	r0, [pc, #440]	; (800554c <__ieee754_pow+0x20c>)
 8005394:	b011      	add	sp, #68	; 0x44
 8005396:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800539a:	f000 bf45 	b.w	8006228 <nan>
 800539e:	2d00      	cmp	r5, #0
 80053a0:	da53      	bge.n	800544a <__ieee754_pow+0x10a>
 80053a2:	4b6b      	ldr	r3, [pc, #428]	; (8005550 <__ieee754_pow+0x210>)
 80053a4:	4598      	cmp	r8, r3
 80053a6:	dc4d      	bgt.n	8005444 <__ieee754_pow+0x104>
 80053a8:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 80053ac:	4598      	cmp	r8, r3
 80053ae:	dd4c      	ble.n	800544a <__ieee754_pow+0x10a>
 80053b0:	ea4f 5328 	mov.w	r3, r8, asr #20
 80053b4:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80053b8:	2b14      	cmp	r3, #20
 80053ba:	dd26      	ble.n	800540a <__ieee754_pow+0xca>
 80053bc:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 80053c0:	fa22 f103 	lsr.w	r1, r2, r3
 80053c4:	fa01 f303 	lsl.w	r3, r1, r3
 80053c8:	4293      	cmp	r3, r2
 80053ca:	d13e      	bne.n	800544a <__ieee754_pow+0x10a>
 80053cc:	f001 0101 	and.w	r1, r1, #1
 80053d0:	f1c1 0b02 	rsb	fp, r1, #2
 80053d4:	2a00      	cmp	r2, #0
 80053d6:	d15b      	bne.n	8005490 <__ieee754_pow+0x150>
 80053d8:	4b5b      	ldr	r3, [pc, #364]	; (8005548 <__ieee754_pow+0x208>)
 80053da:	4598      	cmp	r8, r3
 80053dc:	d124      	bne.n	8005428 <__ieee754_pow+0xe8>
 80053de:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 80053e2:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 80053e6:	ea53 030a 	orrs.w	r3, r3, sl
 80053ea:	f000 8476 	beq.w	8005cda <__ieee754_pow+0x99a>
 80053ee:	4b59      	ldr	r3, [pc, #356]	; (8005554 <__ieee754_pow+0x214>)
 80053f0:	429c      	cmp	r4, r3
 80053f2:	dd2d      	ble.n	8005450 <__ieee754_pow+0x110>
 80053f4:	f1b9 0f00 	cmp.w	r9, #0
 80053f8:	f280 8473 	bge.w	8005ce2 <__ieee754_pow+0x9a2>
 80053fc:	2000      	movs	r0, #0
 80053fe:	2100      	movs	r1, #0
 8005400:	ec41 0b10 	vmov	d0, r0, r1
 8005404:	b011      	add	sp, #68	; 0x44
 8005406:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800540a:	2a00      	cmp	r2, #0
 800540c:	d13e      	bne.n	800548c <__ieee754_pow+0x14c>
 800540e:	f1c3 0314 	rsb	r3, r3, #20
 8005412:	fa48 f103 	asr.w	r1, r8, r3
 8005416:	fa01 f303 	lsl.w	r3, r1, r3
 800541a:	4543      	cmp	r3, r8
 800541c:	f040 8469 	bne.w	8005cf2 <__ieee754_pow+0x9b2>
 8005420:	f001 0101 	and.w	r1, r1, #1
 8005424:	f1c1 0b02 	rsb	fp, r1, #2
 8005428:	4b4b      	ldr	r3, [pc, #300]	; (8005558 <__ieee754_pow+0x218>)
 800542a:	4598      	cmp	r8, r3
 800542c:	d118      	bne.n	8005460 <__ieee754_pow+0x120>
 800542e:	f1b9 0f00 	cmp.w	r9, #0
 8005432:	f280 845a 	bge.w	8005cea <__ieee754_pow+0x9aa>
 8005436:	4948      	ldr	r1, [pc, #288]	; (8005558 <__ieee754_pow+0x218>)
 8005438:	4632      	mov	r2, r6
 800543a:	463b      	mov	r3, r7
 800543c:	2000      	movs	r0, #0
 800543e:	f7fb f9b1 	bl	80007a4 <__aeabi_ddiv>
 8005442:	e7dd      	b.n	8005400 <__ieee754_pow+0xc0>
 8005444:	f04f 0b02 	mov.w	fp, #2
 8005448:	e7c4      	b.n	80053d4 <__ieee754_pow+0x94>
 800544a:	f04f 0b00 	mov.w	fp, #0
 800544e:	e7c1      	b.n	80053d4 <__ieee754_pow+0x94>
 8005450:	f1b9 0f00 	cmp.w	r9, #0
 8005454:	dad2      	bge.n	80053fc <__ieee754_pow+0xbc>
 8005456:	e9dd 0300 	ldrd	r0, r3, [sp]
 800545a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800545e:	e7cf      	b.n	8005400 <__ieee754_pow+0xc0>
 8005460:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8005464:	d106      	bne.n	8005474 <__ieee754_pow+0x134>
 8005466:	4632      	mov	r2, r6
 8005468:	463b      	mov	r3, r7
 800546a:	4610      	mov	r0, r2
 800546c:	4619      	mov	r1, r3
 800546e:	f7fb f86f 	bl	8000550 <__aeabi_dmul>
 8005472:	e7c5      	b.n	8005400 <__ieee754_pow+0xc0>
 8005474:	4b39      	ldr	r3, [pc, #228]	; (800555c <__ieee754_pow+0x21c>)
 8005476:	4599      	cmp	r9, r3
 8005478:	d10a      	bne.n	8005490 <__ieee754_pow+0x150>
 800547a:	2d00      	cmp	r5, #0
 800547c:	db08      	blt.n	8005490 <__ieee754_pow+0x150>
 800547e:	ec47 6b10 	vmov	d0, r6, r7
 8005482:	b011      	add	sp, #68	; 0x44
 8005484:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005488:	f000 bc68 	b.w	8005d5c <__ieee754_sqrt>
 800548c:	f04f 0b00 	mov.w	fp, #0
 8005490:	ec47 6b10 	vmov	d0, r6, r7
 8005494:	f000 feb4 	bl	8006200 <fabs>
 8005498:	ec51 0b10 	vmov	r0, r1, d0
 800549c:	f1ba 0f00 	cmp.w	sl, #0
 80054a0:	d127      	bne.n	80054f2 <__ieee754_pow+0x1b2>
 80054a2:	b124      	cbz	r4, 80054ae <__ieee754_pow+0x16e>
 80054a4:	4b2c      	ldr	r3, [pc, #176]	; (8005558 <__ieee754_pow+0x218>)
 80054a6:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 80054aa:	429a      	cmp	r2, r3
 80054ac:	d121      	bne.n	80054f2 <__ieee754_pow+0x1b2>
 80054ae:	f1b9 0f00 	cmp.w	r9, #0
 80054b2:	da05      	bge.n	80054c0 <__ieee754_pow+0x180>
 80054b4:	4602      	mov	r2, r0
 80054b6:	460b      	mov	r3, r1
 80054b8:	2000      	movs	r0, #0
 80054ba:	4927      	ldr	r1, [pc, #156]	; (8005558 <__ieee754_pow+0x218>)
 80054bc:	f7fb f972 	bl	80007a4 <__aeabi_ddiv>
 80054c0:	2d00      	cmp	r5, #0
 80054c2:	da9d      	bge.n	8005400 <__ieee754_pow+0xc0>
 80054c4:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80054c8:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80054cc:	ea54 030b 	orrs.w	r3, r4, fp
 80054d0:	d108      	bne.n	80054e4 <__ieee754_pow+0x1a4>
 80054d2:	4602      	mov	r2, r0
 80054d4:	460b      	mov	r3, r1
 80054d6:	4610      	mov	r0, r2
 80054d8:	4619      	mov	r1, r3
 80054da:	f7fa fe81 	bl	80001e0 <__aeabi_dsub>
 80054de:	4602      	mov	r2, r0
 80054e0:	460b      	mov	r3, r1
 80054e2:	e7ac      	b.n	800543e <__ieee754_pow+0xfe>
 80054e4:	f1bb 0f01 	cmp.w	fp, #1
 80054e8:	d18a      	bne.n	8005400 <__ieee754_pow+0xc0>
 80054ea:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80054ee:	4619      	mov	r1, r3
 80054f0:	e786      	b.n	8005400 <__ieee754_pow+0xc0>
 80054f2:	0fed      	lsrs	r5, r5, #31
 80054f4:	1e6b      	subs	r3, r5, #1
 80054f6:	930d      	str	r3, [sp, #52]	; 0x34
 80054f8:	ea5b 0303 	orrs.w	r3, fp, r3
 80054fc:	d102      	bne.n	8005504 <__ieee754_pow+0x1c4>
 80054fe:	4632      	mov	r2, r6
 8005500:	463b      	mov	r3, r7
 8005502:	e7e8      	b.n	80054d6 <__ieee754_pow+0x196>
 8005504:	4b16      	ldr	r3, [pc, #88]	; (8005560 <__ieee754_pow+0x220>)
 8005506:	4598      	cmp	r8, r3
 8005508:	f340 80fe 	ble.w	8005708 <__ieee754_pow+0x3c8>
 800550c:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8005510:	4598      	cmp	r8, r3
 8005512:	dd0a      	ble.n	800552a <__ieee754_pow+0x1ea>
 8005514:	4b0f      	ldr	r3, [pc, #60]	; (8005554 <__ieee754_pow+0x214>)
 8005516:	429c      	cmp	r4, r3
 8005518:	dc0d      	bgt.n	8005536 <__ieee754_pow+0x1f6>
 800551a:	f1b9 0f00 	cmp.w	r9, #0
 800551e:	f6bf af6d 	bge.w	80053fc <__ieee754_pow+0xbc>
 8005522:	a307      	add	r3, pc, #28	; (adr r3, 8005540 <__ieee754_pow+0x200>)
 8005524:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005528:	e79f      	b.n	800546a <__ieee754_pow+0x12a>
 800552a:	4b0e      	ldr	r3, [pc, #56]	; (8005564 <__ieee754_pow+0x224>)
 800552c:	429c      	cmp	r4, r3
 800552e:	ddf4      	ble.n	800551a <__ieee754_pow+0x1da>
 8005530:	4b09      	ldr	r3, [pc, #36]	; (8005558 <__ieee754_pow+0x218>)
 8005532:	429c      	cmp	r4, r3
 8005534:	dd18      	ble.n	8005568 <__ieee754_pow+0x228>
 8005536:	f1b9 0f00 	cmp.w	r9, #0
 800553a:	dcf2      	bgt.n	8005522 <__ieee754_pow+0x1e2>
 800553c:	e75e      	b.n	80053fc <__ieee754_pow+0xbc>
 800553e:	bf00      	nop
 8005540:	8800759c 	.word	0x8800759c
 8005544:	7e37e43c 	.word	0x7e37e43c
 8005548:	7ff00000 	.word	0x7ff00000
 800554c:	08006488 	.word	0x08006488
 8005550:	433fffff 	.word	0x433fffff
 8005554:	3fefffff 	.word	0x3fefffff
 8005558:	3ff00000 	.word	0x3ff00000
 800555c:	3fe00000 	.word	0x3fe00000
 8005560:	41e00000 	.word	0x41e00000
 8005564:	3feffffe 	.word	0x3feffffe
 8005568:	2200      	movs	r2, #0
 800556a:	4b63      	ldr	r3, [pc, #396]	; (80056f8 <__ieee754_pow+0x3b8>)
 800556c:	f7fa fe38 	bl	80001e0 <__aeabi_dsub>
 8005570:	a355      	add	r3, pc, #340	; (adr r3, 80056c8 <__ieee754_pow+0x388>)
 8005572:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005576:	4604      	mov	r4, r0
 8005578:	460d      	mov	r5, r1
 800557a:	f7fa ffe9 	bl	8000550 <__aeabi_dmul>
 800557e:	a354      	add	r3, pc, #336	; (adr r3, 80056d0 <__ieee754_pow+0x390>)
 8005580:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005584:	4606      	mov	r6, r0
 8005586:	460f      	mov	r7, r1
 8005588:	4620      	mov	r0, r4
 800558a:	4629      	mov	r1, r5
 800558c:	f7fa ffe0 	bl	8000550 <__aeabi_dmul>
 8005590:	2200      	movs	r2, #0
 8005592:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005596:	4b59      	ldr	r3, [pc, #356]	; (80056fc <__ieee754_pow+0x3bc>)
 8005598:	4620      	mov	r0, r4
 800559a:	4629      	mov	r1, r5
 800559c:	f7fa ffd8 	bl	8000550 <__aeabi_dmul>
 80055a0:	4602      	mov	r2, r0
 80055a2:	460b      	mov	r3, r1
 80055a4:	a14c      	add	r1, pc, #304	; (adr r1, 80056d8 <__ieee754_pow+0x398>)
 80055a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80055aa:	f7fa fe19 	bl	80001e0 <__aeabi_dsub>
 80055ae:	4622      	mov	r2, r4
 80055b0:	462b      	mov	r3, r5
 80055b2:	f7fa ffcd 	bl	8000550 <__aeabi_dmul>
 80055b6:	4602      	mov	r2, r0
 80055b8:	460b      	mov	r3, r1
 80055ba:	2000      	movs	r0, #0
 80055bc:	4950      	ldr	r1, [pc, #320]	; (8005700 <__ieee754_pow+0x3c0>)
 80055be:	f7fa fe0f 	bl	80001e0 <__aeabi_dsub>
 80055c2:	4622      	mov	r2, r4
 80055c4:	462b      	mov	r3, r5
 80055c6:	4680      	mov	r8, r0
 80055c8:	4689      	mov	r9, r1
 80055ca:	4620      	mov	r0, r4
 80055cc:	4629      	mov	r1, r5
 80055ce:	f7fa ffbf 	bl	8000550 <__aeabi_dmul>
 80055d2:	4602      	mov	r2, r0
 80055d4:	460b      	mov	r3, r1
 80055d6:	4640      	mov	r0, r8
 80055d8:	4649      	mov	r1, r9
 80055da:	f7fa ffb9 	bl	8000550 <__aeabi_dmul>
 80055de:	a340      	add	r3, pc, #256	; (adr r3, 80056e0 <__ieee754_pow+0x3a0>)
 80055e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055e4:	f7fa ffb4 	bl	8000550 <__aeabi_dmul>
 80055e8:	4602      	mov	r2, r0
 80055ea:	460b      	mov	r3, r1
 80055ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80055f0:	f7fa fdf6 	bl	80001e0 <__aeabi_dsub>
 80055f4:	4602      	mov	r2, r0
 80055f6:	460b      	mov	r3, r1
 80055f8:	4604      	mov	r4, r0
 80055fa:	460d      	mov	r5, r1
 80055fc:	4630      	mov	r0, r6
 80055fe:	4639      	mov	r1, r7
 8005600:	f7fa fdf0 	bl	80001e4 <__adddf3>
 8005604:	2000      	movs	r0, #0
 8005606:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800560a:	4632      	mov	r2, r6
 800560c:	463b      	mov	r3, r7
 800560e:	f7fa fde7 	bl	80001e0 <__aeabi_dsub>
 8005612:	4602      	mov	r2, r0
 8005614:	460b      	mov	r3, r1
 8005616:	4620      	mov	r0, r4
 8005618:	4629      	mov	r1, r5
 800561a:	f7fa fde1 	bl	80001e0 <__aeabi_dsub>
 800561e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005620:	f10b 33ff 	add.w	r3, fp, #4294967295
 8005624:	4313      	orrs	r3, r2
 8005626:	4606      	mov	r6, r0
 8005628:	460f      	mov	r7, r1
 800562a:	f040 81eb 	bne.w	8005a04 <__ieee754_pow+0x6c4>
 800562e:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 80056e8 <__ieee754_pow+0x3a8>
 8005632:	e9dd 4500 	ldrd	r4, r5, [sp]
 8005636:	2400      	movs	r4, #0
 8005638:	4622      	mov	r2, r4
 800563a:	462b      	mov	r3, r5
 800563c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005640:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005644:	f7fa fdcc 	bl	80001e0 <__aeabi_dsub>
 8005648:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800564c:	f7fa ff80 	bl	8000550 <__aeabi_dmul>
 8005650:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005654:	4680      	mov	r8, r0
 8005656:	4689      	mov	r9, r1
 8005658:	4630      	mov	r0, r6
 800565a:	4639      	mov	r1, r7
 800565c:	f7fa ff78 	bl	8000550 <__aeabi_dmul>
 8005660:	4602      	mov	r2, r0
 8005662:	460b      	mov	r3, r1
 8005664:	4640      	mov	r0, r8
 8005666:	4649      	mov	r1, r9
 8005668:	f7fa fdbc 	bl	80001e4 <__adddf3>
 800566c:	4622      	mov	r2, r4
 800566e:	462b      	mov	r3, r5
 8005670:	4680      	mov	r8, r0
 8005672:	4689      	mov	r9, r1
 8005674:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005678:	f7fa ff6a 	bl	8000550 <__aeabi_dmul>
 800567c:	460b      	mov	r3, r1
 800567e:	4604      	mov	r4, r0
 8005680:	460d      	mov	r5, r1
 8005682:	4602      	mov	r2, r0
 8005684:	4649      	mov	r1, r9
 8005686:	4640      	mov	r0, r8
 8005688:	e9cd 4500 	strd	r4, r5, [sp]
 800568c:	f7fa fdaa 	bl	80001e4 <__adddf3>
 8005690:	4b1c      	ldr	r3, [pc, #112]	; (8005704 <__ieee754_pow+0x3c4>)
 8005692:	4299      	cmp	r1, r3
 8005694:	4606      	mov	r6, r0
 8005696:	460f      	mov	r7, r1
 8005698:	468b      	mov	fp, r1
 800569a:	f340 82f7 	ble.w	8005c8c <__ieee754_pow+0x94c>
 800569e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 80056a2:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 80056a6:	4303      	orrs	r3, r0
 80056a8:	f000 81ea 	beq.w	8005a80 <__ieee754_pow+0x740>
 80056ac:	a310      	add	r3, pc, #64	; (adr r3, 80056f0 <__ieee754_pow+0x3b0>)
 80056ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056b2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80056b6:	f7fa ff4b 	bl	8000550 <__aeabi_dmul>
 80056ba:	a30d      	add	r3, pc, #52	; (adr r3, 80056f0 <__ieee754_pow+0x3b0>)
 80056bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056c0:	e6d5      	b.n	800546e <__ieee754_pow+0x12e>
 80056c2:	bf00      	nop
 80056c4:	f3af 8000 	nop.w
 80056c8:	60000000 	.word	0x60000000
 80056cc:	3ff71547 	.word	0x3ff71547
 80056d0:	f85ddf44 	.word	0xf85ddf44
 80056d4:	3e54ae0b 	.word	0x3e54ae0b
 80056d8:	55555555 	.word	0x55555555
 80056dc:	3fd55555 	.word	0x3fd55555
 80056e0:	652b82fe 	.word	0x652b82fe
 80056e4:	3ff71547 	.word	0x3ff71547
 80056e8:	00000000 	.word	0x00000000
 80056ec:	bff00000 	.word	0xbff00000
 80056f0:	8800759c 	.word	0x8800759c
 80056f4:	7e37e43c 	.word	0x7e37e43c
 80056f8:	3ff00000 	.word	0x3ff00000
 80056fc:	3fd00000 	.word	0x3fd00000
 8005700:	3fe00000 	.word	0x3fe00000
 8005704:	408fffff 	.word	0x408fffff
 8005708:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800570c:	f04f 0200 	mov.w	r2, #0
 8005710:	da05      	bge.n	800571e <__ieee754_pow+0x3de>
 8005712:	4bd3      	ldr	r3, [pc, #844]	; (8005a60 <__ieee754_pow+0x720>)
 8005714:	f7fa ff1c 	bl	8000550 <__aeabi_dmul>
 8005718:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800571c:	460c      	mov	r4, r1
 800571e:	1523      	asrs	r3, r4, #20
 8005720:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8005724:	4413      	add	r3, r2
 8005726:	9309      	str	r3, [sp, #36]	; 0x24
 8005728:	4bce      	ldr	r3, [pc, #824]	; (8005a64 <__ieee754_pow+0x724>)
 800572a:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800572e:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8005732:	429c      	cmp	r4, r3
 8005734:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8005738:	dd08      	ble.n	800574c <__ieee754_pow+0x40c>
 800573a:	4bcb      	ldr	r3, [pc, #812]	; (8005a68 <__ieee754_pow+0x728>)
 800573c:	429c      	cmp	r4, r3
 800573e:	f340 815e 	ble.w	80059fe <__ieee754_pow+0x6be>
 8005742:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005744:	3301      	adds	r3, #1
 8005746:	9309      	str	r3, [sp, #36]	; 0x24
 8005748:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800574c:	f04f 0a00 	mov.w	sl, #0
 8005750:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8005754:	930c      	str	r3, [sp, #48]	; 0x30
 8005756:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005758:	4bc4      	ldr	r3, [pc, #784]	; (8005a6c <__ieee754_pow+0x72c>)
 800575a:	4413      	add	r3, r2
 800575c:	ed93 7b00 	vldr	d7, [r3]
 8005760:	4629      	mov	r1, r5
 8005762:	ec53 2b17 	vmov	r2, r3, d7
 8005766:	ed8d 7b06 	vstr	d7, [sp, #24]
 800576a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800576e:	f7fa fd37 	bl	80001e0 <__aeabi_dsub>
 8005772:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005776:	4606      	mov	r6, r0
 8005778:	460f      	mov	r7, r1
 800577a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800577e:	f7fa fd31 	bl	80001e4 <__adddf3>
 8005782:	4602      	mov	r2, r0
 8005784:	460b      	mov	r3, r1
 8005786:	2000      	movs	r0, #0
 8005788:	49b9      	ldr	r1, [pc, #740]	; (8005a70 <__ieee754_pow+0x730>)
 800578a:	f7fb f80b 	bl	80007a4 <__aeabi_ddiv>
 800578e:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8005792:	4602      	mov	r2, r0
 8005794:	460b      	mov	r3, r1
 8005796:	4630      	mov	r0, r6
 8005798:	4639      	mov	r1, r7
 800579a:	f7fa fed9 	bl	8000550 <__aeabi_dmul>
 800579e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80057a2:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80057a6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80057aa:	2300      	movs	r3, #0
 80057ac:	9302      	str	r3, [sp, #8]
 80057ae:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80057b2:	106d      	asrs	r5, r5, #1
 80057b4:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 80057b8:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 80057bc:	2200      	movs	r2, #0
 80057be:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 80057c2:	4640      	mov	r0, r8
 80057c4:	4649      	mov	r1, r9
 80057c6:	4614      	mov	r4, r2
 80057c8:	461d      	mov	r5, r3
 80057ca:	f7fa fec1 	bl	8000550 <__aeabi_dmul>
 80057ce:	4602      	mov	r2, r0
 80057d0:	460b      	mov	r3, r1
 80057d2:	4630      	mov	r0, r6
 80057d4:	4639      	mov	r1, r7
 80057d6:	f7fa fd03 	bl	80001e0 <__aeabi_dsub>
 80057da:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80057de:	4606      	mov	r6, r0
 80057e0:	460f      	mov	r7, r1
 80057e2:	4620      	mov	r0, r4
 80057e4:	4629      	mov	r1, r5
 80057e6:	f7fa fcfb 	bl	80001e0 <__aeabi_dsub>
 80057ea:	4602      	mov	r2, r0
 80057ec:	460b      	mov	r3, r1
 80057ee:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80057f2:	f7fa fcf5 	bl	80001e0 <__aeabi_dsub>
 80057f6:	4642      	mov	r2, r8
 80057f8:	464b      	mov	r3, r9
 80057fa:	f7fa fea9 	bl	8000550 <__aeabi_dmul>
 80057fe:	4602      	mov	r2, r0
 8005800:	460b      	mov	r3, r1
 8005802:	4630      	mov	r0, r6
 8005804:	4639      	mov	r1, r7
 8005806:	f7fa fceb 	bl	80001e0 <__aeabi_dsub>
 800580a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800580e:	f7fa fe9f 	bl	8000550 <__aeabi_dmul>
 8005812:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005816:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800581a:	4610      	mov	r0, r2
 800581c:	4619      	mov	r1, r3
 800581e:	f7fa fe97 	bl	8000550 <__aeabi_dmul>
 8005822:	a37b      	add	r3, pc, #492	; (adr r3, 8005a10 <__ieee754_pow+0x6d0>)
 8005824:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005828:	4604      	mov	r4, r0
 800582a:	460d      	mov	r5, r1
 800582c:	f7fa fe90 	bl	8000550 <__aeabi_dmul>
 8005830:	a379      	add	r3, pc, #484	; (adr r3, 8005a18 <__ieee754_pow+0x6d8>)
 8005832:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005836:	f7fa fcd5 	bl	80001e4 <__adddf3>
 800583a:	4622      	mov	r2, r4
 800583c:	462b      	mov	r3, r5
 800583e:	f7fa fe87 	bl	8000550 <__aeabi_dmul>
 8005842:	a377      	add	r3, pc, #476	; (adr r3, 8005a20 <__ieee754_pow+0x6e0>)
 8005844:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005848:	f7fa fccc 	bl	80001e4 <__adddf3>
 800584c:	4622      	mov	r2, r4
 800584e:	462b      	mov	r3, r5
 8005850:	f7fa fe7e 	bl	8000550 <__aeabi_dmul>
 8005854:	a374      	add	r3, pc, #464	; (adr r3, 8005a28 <__ieee754_pow+0x6e8>)
 8005856:	e9d3 2300 	ldrd	r2, r3, [r3]
 800585a:	f7fa fcc3 	bl	80001e4 <__adddf3>
 800585e:	4622      	mov	r2, r4
 8005860:	462b      	mov	r3, r5
 8005862:	f7fa fe75 	bl	8000550 <__aeabi_dmul>
 8005866:	a372      	add	r3, pc, #456	; (adr r3, 8005a30 <__ieee754_pow+0x6f0>)
 8005868:	e9d3 2300 	ldrd	r2, r3, [r3]
 800586c:	f7fa fcba 	bl	80001e4 <__adddf3>
 8005870:	4622      	mov	r2, r4
 8005872:	462b      	mov	r3, r5
 8005874:	f7fa fe6c 	bl	8000550 <__aeabi_dmul>
 8005878:	a36f      	add	r3, pc, #444	; (adr r3, 8005a38 <__ieee754_pow+0x6f8>)
 800587a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800587e:	f7fa fcb1 	bl	80001e4 <__adddf3>
 8005882:	4622      	mov	r2, r4
 8005884:	4606      	mov	r6, r0
 8005886:	460f      	mov	r7, r1
 8005888:	462b      	mov	r3, r5
 800588a:	4620      	mov	r0, r4
 800588c:	4629      	mov	r1, r5
 800588e:	f7fa fe5f 	bl	8000550 <__aeabi_dmul>
 8005892:	4602      	mov	r2, r0
 8005894:	460b      	mov	r3, r1
 8005896:	4630      	mov	r0, r6
 8005898:	4639      	mov	r1, r7
 800589a:	f7fa fe59 	bl	8000550 <__aeabi_dmul>
 800589e:	4642      	mov	r2, r8
 80058a0:	4604      	mov	r4, r0
 80058a2:	460d      	mov	r5, r1
 80058a4:	464b      	mov	r3, r9
 80058a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80058aa:	f7fa fc9b 	bl	80001e4 <__adddf3>
 80058ae:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80058b2:	f7fa fe4d 	bl	8000550 <__aeabi_dmul>
 80058b6:	4622      	mov	r2, r4
 80058b8:	462b      	mov	r3, r5
 80058ba:	f7fa fc93 	bl	80001e4 <__adddf3>
 80058be:	4642      	mov	r2, r8
 80058c0:	4606      	mov	r6, r0
 80058c2:	460f      	mov	r7, r1
 80058c4:	464b      	mov	r3, r9
 80058c6:	4640      	mov	r0, r8
 80058c8:	4649      	mov	r1, r9
 80058ca:	f7fa fe41 	bl	8000550 <__aeabi_dmul>
 80058ce:	2200      	movs	r2, #0
 80058d0:	4b68      	ldr	r3, [pc, #416]	; (8005a74 <__ieee754_pow+0x734>)
 80058d2:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80058d6:	f7fa fc85 	bl	80001e4 <__adddf3>
 80058da:	4632      	mov	r2, r6
 80058dc:	463b      	mov	r3, r7
 80058de:	f7fa fc81 	bl	80001e4 <__adddf3>
 80058e2:	9802      	ldr	r0, [sp, #8]
 80058e4:	460d      	mov	r5, r1
 80058e6:	4604      	mov	r4, r0
 80058e8:	4602      	mov	r2, r0
 80058ea:	460b      	mov	r3, r1
 80058ec:	4640      	mov	r0, r8
 80058ee:	4649      	mov	r1, r9
 80058f0:	f7fa fe2e 	bl	8000550 <__aeabi_dmul>
 80058f4:	2200      	movs	r2, #0
 80058f6:	4680      	mov	r8, r0
 80058f8:	4689      	mov	r9, r1
 80058fa:	4b5e      	ldr	r3, [pc, #376]	; (8005a74 <__ieee754_pow+0x734>)
 80058fc:	4620      	mov	r0, r4
 80058fe:	4629      	mov	r1, r5
 8005900:	f7fa fc6e 	bl	80001e0 <__aeabi_dsub>
 8005904:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005908:	f7fa fc6a 	bl	80001e0 <__aeabi_dsub>
 800590c:	4602      	mov	r2, r0
 800590e:	460b      	mov	r3, r1
 8005910:	4630      	mov	r0, r6
 8005912:	4639      	mov	r1, r7
 8005914:	f7fa fc64 	bl	80001e0 <__aeabi_dsub>
 8005918:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800591c:	f7fa fe18 	bl	8000550 <__aeabi_dmul>
 8005920:	4622      	mov	r2, r4
 8005922:	4606      	mov	r6, r0
 8005924:	460f      	mov	r7, r1
 8005926:	462b      	mov	r3, r5
 8005928:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800592c:	f7fa fe10 	bl	8000550 <__aeabi_dmul>
 8005930:	4602      	mov	r2, r0
 8005932:	460b      	mov	r3, r1
 8005934:	4630      	mov	r0, r6
 8005936:	4639      	mov	r1, r7
 8005938:	f7fa fc54 	bl	80001e4 <__adddf3>
 800593c:	4606      	mov	r6, r0
 800593e:	460f      	mov	r7, r1
 8005940:	4602      	mov	r2, r0
 8005942:	460b      	mov	r3, r1
 8005944:	4640      	mov	r0, r8
 8005946:	4649      	mov	r1, r9
 8005948:	f7fa fc4c 	bl	80001e4 <__adddf3>
 800594c:	9802      	ldr	r0, [sp, #8]
 800594e:	a33c      	add	r3, pc, #240	; (adr r3, 8005a40 <__ieee754_pow+0x700>)
 8005950:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005954:	4604      	mov	r4, r0
 8005956:	460d      	mov	r5, r1
 8005958:	f7fa fdfa 	bl	8000550 <__aeabi_dmul>
 800595c:	4642      	mov	r2, r8
 800595e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005962:	464b      	mov	r3, r9
 8005964:	4620      	mov	r0, r4
 8005966:	4629      	mov	r1, r5
 8005968:	f7fa fc3a 	bl	80001e0 <__aeabi_dsub>
 800596c:	4602      	mov	r2, r0
 800596e:	460b      	mov	r3, r1
 8005970:	4630      	mov	r0, r6
 8005972:	4639      	mov	r1, r7
 8005974:	f7fa fc34 	bl	80001e0 <__aeabi_dsub>
 8005978:	a333      	add	r3, pc, #204	; (adr r3, 8005a48 <__ieee754_pow+0x708>)
 800597a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800597e:	f7fa fde7 	bl	8000550 <__aeabi_dmul>
 8005982:	a333      	add	r3, pc, #204	; (adr r3, 8005a50 <__ieee754_pow+0x710>)
 8005984:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005988:	4606      	mov	r6, r0
 800598a:	460f      	mov	r7, r1
 800598c:	4620      	mov	r0, r4
 800598e:	4629      	mov	r1, r5
 8005990:	f7fa fdde 	bl	8000550 <__aeabi_dmul>
 8005994:	4602      	mov	r2, r0
 8005996:	460b      	mov	r3, r1
 8005998:	4630      	mov	r0, r6
 800599a:	4639      	mov	r1, r7
 800599c:	f7fa fc22 	bl	80001e4 <__adddf3>
 80059a0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80059a2:	4b35      	ldr	r3, [pc, #212]	; (8005a78 <__ieee754_pow+0x738>)
 80059a4:	4413      	add	r3, r2
 80059a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059aa:	f7fa fc1b 	bl	80001e4 <__adddf3>
 80059ae:	4604      	mov	r4, r0
 80059b0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80059b2:	460d      	mov	r5, r1
 80059b4:	f7fa fd62 	bl	800047c <__aeabi_i2d>
 80059b8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80059ba:	4b30      	ldr	r3, [pc, #192]	; (8005a7c <__ieee754_pow+0x73c>)
 80059bc:	4413      	add	r3, r2
 80059be:	e9d3 8900 	ldrd	r8, r9, [r3]
 80059c2:	4606      	mov	r6, r0
 80059c4:	460f      	mov	r7, r1
 80059c6:	4622      	mov	r2, r4
 80059c8:	462b      	mov	r3, r5
 80059ca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80059ce:	f7fa fc09 	bl	80001e4 <__adddf3>
 80059d2:	4642      	mov	r2, r8
 80059d4:	464b      	mov	r3, r9
 80059d6:	f7fa fc05 	bl	80001e4 <__adddf3>
 80059da:	4632      	mov	r2, r6
 80059dc:	463b      	mov	r3, r7
 80059de:	f7fa fc01 	bl	80001e4 <__adddf3>
 80059e2:	9802      	ldr	r0, [sp, #8]
 80059e4:	4632      	mov	r2, r6
 80059e6:	463b      	mov	r3, r7
 80059e8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80059ec:	f7fa fbf8 	bl	80001e0 <__aeabi_dsub>
 80059f0:	4642      	mov	r2, r8
 80059f2:	464b      	mov	r3, r9
 80059f4:	f7fa fbf4 	bl	80001e0 <__aeabi_dsub>
 80059f8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80059fc:	e607      	b.n	800560e <__ieee754_pow+0x2ce>
 80059fe:	f04f 0a01 	mov.w	sl, #1
 8005a02:	e6a5      	b.n	8005750 <__ieee754_pow+0x410>
 8005a04:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8005a58 <__ieee754_pow+0x718>
 8005a08:	e613      	b.n	8005632 <__ieee754_pow+0x2f2>
 8005a0a:	bf00      	nop
 8005a0c:	f3af 8000 	nop.w
 8005a10:	4a454eef 	.word	0x4a454eef
 8005a14:	3fca7e28 	.word	0x3fca7e28
 8005a18:	93c9db65 	.word	0x93c9db65
 8005a1c:	3fcd864a 	.word	0x3fcd864a
 8005a20:	a91d4101 	.word	0xa91d4101
 8005a24:	3fd17460 	.word	0x3fd17460
 8005a28:	518f264d 	.word	0x518f264d
 8005a2c:	3fd55555 	.word	0x3fd55555
 8005a30:	db6fabff 	.word	0xdb6fabff
 8005a34:	3fdb6db6 	.word	0x3fdb6db6
 8005a38:	33333303 	.word	0x33333303
 8005a3c:	3fe33333 	.word	0x3fe33333
 8005a40:	e0000000 	.word	0xe0000000
 8005a44:	3feec709 	.word	0x3feec709
 8005a48:	dc3a03fd 	.word	0xdc3a03fd
 8005a4c:	3feec709 	.word	0x3feec709
 8005a50:	145b01f5 	.word	0x145b01f5
 8005a54:	be3e2fe0 	.word	0xbe3e2fe0
 8005a58:	00000000 	.word	0x00000000
 8005a5c:	3ff00000 	.word	0x3ff00000
 8005a60:	43400000 	.word	0x43400000
 8005a64:	0003988e 	.word	0x0003988e
 8005a68:	000bb679 	.word	0x000bb679
 8005a6c:	08006490 	.word	0x08006490
 8005a70:	3ff00000 	.word	0x3ff00000
 8005a74:	40080000 	.word	0x40080000
 8005a78:	080064b0 	.word	0x080064b0
 8005a7c:	080064a0 	.word	0x080064a0
 8005a80:	a3b4      	add	r3, pc, #720	; (adr r3, 8005d54 <__ieee754_pow+0xa14>)
 8005a82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a86:	4640      	mov	r0, r8
 8005a88:	4649      	mov	r1, r9
 8005a8a:	f7fa fbab 	bl	80001e4 <__adddf3>
 8005a8e:	4622      	mov	r2, r4
 8005a90:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005a94:	462b      	mov	r3, r5
 8005a96:	4630      	mov	r0, r6
 8005a98:	4639      	mov	r1, r7
 8005a9a:	f7fa fba1 	bl	80001e0 <__aeabi_dsub>
 8005a9e:	4602      	mov	r2, r0
 8005aa0:	460b      	mov	r3, r1
 8005aa2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005aa6:	f7fa ffe3 	bl	8000a70 <__aeabi_dcmpgt>
 8005aaa:	2800      	cmp	r0, #0
 8005aac:	f47f adfe 	bne.w	80056ac <__ieee754_pow+0x36c>
 8005ab0:	4aa3      	ldr	r2, [pc, #652]	; (8005d40 <__ieee754_pow+0xa00>)
 8005ab2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005ab6:	4293      	cmp	r3, r2
 8005ab8:	f340 810a 	ble.w	8005cd0 <__ieee754_pow+0x990>
 8005abc:	151b      	asrs	r3, r3, #20
 8005abe:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8005ac2:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8005ac6:	fa4a f303 	asr.w	r3, sl, r3
 8005aca:	445b      	add	r3, fp
 8005acc:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8005ad0:	4e9c      	ldr	r6, [pc, #624]	; (8005d44 <__ieee754_pow+0xa04>)
 8005ad2:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8005ad6:	4116      	asrs	r6, r2
 8005ad8:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8005adc:	2000      	movs	r0, #0
 8005ade:	ea23 0106 	bic.w	r1, r3, r6
 8005ae2:	f1c2 0214 	rsb	r2, r2, #20
 8005ae6:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8005aea:	fa4a fa02 	asr.w	sl, sl, r2
 8005aee:	f1bb 0f00 	cmp.w	fp, #0
 8005af2:	4602      	mov	r2, r0
 8005af4:	460b      	mov	r3, r1
 8005af6:	4620      	mov	r0, r4
 8005af8:	4629      	mov	r1, r5
 8005afa:	bfb8      	it	lt
 8005afc:	f1ca 0a00 	rsblt	sl, sl, #0
 8005b00:	f7fa fb6e 	bl	80001e0 <__aeabi_dsub>
 8005b04:	e9cd 0100 	strd	r0, r1, [sp]
 8005b08:	4642      	mov	r2, r8
 8005b0a:	464b      	mov	r3, r9
 8005b0c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005b10:	f7fa fb68 	bl	80001e4 <__adddf3>
 8005b14:	2000      	movs	r0, #0
 8005b16:	a378      	add	r3, pc, #480	; (adr r3, 8005cf8 <__ieee754_pow+0x9b8>)
 8005b18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b1c:	4604      	mov	r4, r0
 8005b1e:	460d      	mov	r5, r1
 8005b20:	f7fa fd16 	bl	8000550 <__aeabi_dmul>
 8005b24:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005b28:	4606      	mov	r6, r0
 8005b2a:	460f      	mov	r7, r1
 8005b2c:	4620      	mov	r0, r4
 8005b2e:	4629      	mov	r1, r5
 8005b30:	f7fa fb56 	bl	80001e0 <__aeabi_dsub>
 8005b34:	4602      	mov	r2, r0
 8005b36:	460b      	mov	r3, r1
 8005b38:	4640      	mov	r0, r8
 8005b3a:	4649      	mov	r1, r9
 8005b3c:	f7fa fb50 	bl	80001e0 <__aeabi_dsub>
 8005b40:	a36f      	add	r3, pc, #444	; (adr r3, 8005d00 <__ieee754_pow+0x9c0>)
 8005b42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b46:	f7fa fd03 	bl	8000550 <__aeabi_dmul>
 8005b4a:	a36f      	add	r3, pc, #444	; (adr r3, 8005d08 <__ieee754_pow+0x9c8>)
 8005b4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b50:	4680      	mov	r8, r0
 8005b52:	4689      	mov	r9, r1
 8005b54:	4620      	mov	r0, r4
 8005b56:	4629      	mov	r1, r5
 8005b58:	f7fa fcfa 	bl	8000550 <__aeabi_dmul>
 8005b5c:	4602      	mov	r2, r0
 8005b5e:	460b      	mov	r3, r1
 8005b60:	4640      	mov	r0, r8
 8005b62:	4649      	mov	r1, r9
 8005b64:	f7fa fb3e 	bl	80001e4 <__adddf3>
 8005b68:	4604      	mov	r4, r0
 8005b6a:	460d      	mov	r5, r1
 8005b6c:	4602      	mov	r2, r0
 8005b6e:	460b      	mov	r3, r1
 8005b70:	4630      	mov	r0, r6
 8005b72:	4639      	mov	r1, r7
 8005b74:	f7fa fb36 	bl	80001e4 <__adddf3>
 8005b78:	4632      	mov	r2, r6
 8005b7a:	463b      	mov	r3, r7
 8005b7c:	4680      	mov	r8, r0
 8005b7e:	4689      	mov	r9, r1
 8005b80:	f7fa fb2e 	bl	80001e0 <__aeabi_dsub>
 8005b84:	4602      	mov	r2, r0
 8005b86:	460b      	mov	r3, r1
 8005b88:	4620      	mov	r0, r4
 8005b8a:	4629      	mov	r1, r5
 8005b8c:	f7fa fb28 	bl	80001e0 <__aeabi_dsub>
 8005b90:	4642      	mov	r2, r8
 8005b92:	4606      	mov	r6, r0
 8005b94:	460f      	mov	r7, r1
 8005b96:	464b      	mov	r3, r9
 8005b98:	4640      	mov	r0, r8
 8005b9a:	4649      	mov	r1, r9
 8005b9c:	f7fa fcd8 	bl	8000550 <__aeabi_dmul>
 8005ba0:	a35b      	add	r3, pc, #364	; (adr r3, 8005d10 <__ieee754_pow+0x9d0>)
 8005ba2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ba6:	4604      	mov	r4, r0
 8005ba8:	460d      	mov	r5, r1
 8005baa:	f7fa fcd1 	bl	8000550 <__aeabi_dmul>
 8005bae:	a35a      	add	r3, pc, #360	; (adr r3, 8005d18 <__ieee754_pow+0x9d8>)
 8005bb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bb4:	f7fa fb14 	bl	80001e0 <__aeabi_dsub>
 8005bb8:	4622      	mov	r2, r4
 8005bba:	462b      	mov	r3, r5
 8005bbc:	f7fa fcc8 	bl	8000550 <__aeabi_dmul>
 8005bc0:	a357      	add	r3, pc, #348	; (adr r3, 8005d20 <__ieee754_pow+0x9e0>)
 8005bc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bc6:	f7fa fb0d 	bl	80001e4 <__adddf3>
 8005bca:	4622      	mov	r2, r4
 8005bcc:	462b      	mov	r3, r5
 8005bce:	f7fa fcbf 	bl	8000550 <__aeabi_dmul>
 8005bd2:	a355      	add	r3, pc, #340	; (adr r3, 8005d28 <__ieee754_pow+0x9e8>)
 8005bd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bd8:	f7fa fb02 	bl	80001e0 <__aeabi_dsub>
 8005bdc:	4622      	mov	r2, r4
 8005bde:	462b      	mov	r3, r5
 8005be0:	f7fa fcb6 	bl	8000550 <__aeabi_dmul>
 8005be4:	a352      	add	r3, pc, #328	; (adr r3, 8005d30 <__ieee754_pow+0x9f0>)
 8005be6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bea:	f7fa fafb 	bl	80001e4 <__adddf3>
 8005bee:	4622      	mov	r2, r4
 8005bf0:	462b      	mov	r3, r5
 8005bf2:	f7fa fcad 	bl	8000550 <__aeabi_dmul>
 8005bf6:	4602      	mov	r2, r0
 8005bf8:	460b      	mov	r3, r1
 8005bfa:	4640      	mov	r0, r8
 8005bfc:	4649      	mov	r1, r9
 8005bfe:	f7fa faef 	bl	80001e0 <__aeabi_dsub>
 8005c02:	4604      	mov	r4, r0
 8005c04:	460d      	mov	r5, r1
 8005c06:	4602      	mov	r2, r0
 8005c08:	460b      	mov	r3, r1
 8005c0a:	4640      	mov	r0, r8
 8005c0c:	4649      	mov	r1, r9
 8005c0e:	f7fa fc9f 	bl	8000550 <__aeabi_dmul>
 8005c12:	2200      	movs	r2, #0
 8005c14:	e9cd 0100 	strd	r0, r1, [sp]
 8005c18:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005c1c:	4620      	mov	r0, r4
 8005c1e:	4629      	mov	r1, r5
 8005c20:	f7fa fade 	bl	80001e0 <__aeabi_dsub>
 8005c24:	4602      	mov	r2, r0
 8005c26:	460b      	mov	r3, r1
 8005c28:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005c2c:	f7fa fdba 	bl	80007a4 <__aeabi_ddiv>
 8005c30:	4632      	mov	r2, r6
 8005c32:	4604      	mov	r4, r0
 8005c34:	460d      	mov	r5, r1
 8005c36:	463b      	mov	r3, r7
 8005c38:	4640      	mov	r0, r8
 8005c3a:	4649      	mov	r1, r9
 8005c3c:	f7fa fc88 	bl	8000550 <__aeabi_dmul>
 8005c40:	4632      	mov	r2, r6
 8005c42:	463b      	mov	r3, r7
 8005c44:	f7fa face 	bl	80001e4 <__adddf3>
 8005c48:	4602      	mov	r2, r0
 8005c4a:	460b      	mov	r3, r1
 8005c4c:	4620      	mov	r0, r4
 8005c4e:	4629      	mov	r1, r5
 8005c50:	f7fa fac6 	bl	80001e0 <__aeabi_dsub>
 8005c54:	4642      	mov	r2, r8
 8005c56:	464b      	mov	r3, r9
 8005c58:	f7fa fac2 	bl	80001e0 <__aeabi_dsub>
 8005c5c:	4602      	mov	r2, r0
 8005c5e:	460b      	mov	r3, r1
 8005c60:	2000      	movs	r0, #0
 8005c62:	4939      	ldr	r1, [pc, #228]	; (8005d48 <__ieee754_pow+0xa08>)
 8005c64:	f7fa fabc 	bl	80001e0 <__aeabi_dsub>
 8005c68:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8005c6c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8005c70:	4602      	mov	r2, r0
 8005c72:	460b      	mov	r3, r1
 8005c74:	da2f      	bge.n	8005cd6 <__ieee754_pow+0x996>
 8005c76:	4650      	mov	r0, sl
 8005c78:	ec43 2b10 	vmov	d0, r2, r3
 8005c7c:	f000 fb60 	bl	8006340 <scalbn>
 8005c80:	ec51 0b10 	vmov	r0, r1, d0
 8005c84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005c88:	f7ff bbf1 	b.w	800546e <__ieee754_pow+0x12e>
 8005c8c:	4b2f      	ldr	r3, [pc, #188]	; (8005d4c <__ieee754_pow+0xa0c>)
 8005c8e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8005c92:	429e      	cmp	r6, r3
 8005c94:	f77f af0c 	ble.w	8005ab0 <__ieee754_pow+0x770>
 8005c98:	4b2d      	ldr	r3, [pc, #180]	; (8005d50 <__ieee754_pow+0xa10>)
 8005c9a:	440b      	add	r3, r1
 8005c9c:	4303      	orrs	r3, r0
 8005c9e:	d00b      	beq.n	8005cb8 <__ieee754_pow+0x978>
 8005ca0:	a325      	add	r3, pc, #148	; (adr r3, 8005d38 <__ieee754_pow+0x9f8>)
 8005ca2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ca6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005caa:	f7fa fc51 	bl	8000550 <__aeabi_dmul>
 8005cae:	a322      	add	r3, pc, #136	; (adr r3, 8005d38 <__ieee754_pow+0x9f8>)
 8005cb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cb4:	f7ff bbdb 	b.w	800546e <__ieee754_pow+0x12e>
 8005cb8:	4622      	mov	r2, r4
 8005cba:	462b      	mov	r3, r5
 8005cbc:	f7fa fa90 	bl	80001e0 <__aeabi_dsub>
 8005cc0:	4642      	mov	r2, r8
 8005cc2:	464b      	mov	r3, r9
 8005cc4:	f7fa feca 	bl	8000a5c <__aeabi_dcmpge>
 8005cc8:	2800      	cmp	r0, #0
 8005cca:	f43f aef1 	beq.w	8005ab0 <__ieee754_pow+0x770>
 8005cce:	e7e7      	b.n	8005ca0 <__ieee754_pow+0x960>
 8005cd0:	f04f 0a00 	mov.w	sl, #0
 8005cd4:	e718      	b.n	8005b08 <__ieee754_pow+0x7c8>
 8005cd6:	4621      	mov	r1, r4
 8005cd8:	e7d4      	b.n	8005c84 <__ieee754_pow+0x944>
 8005cda:	2000      	movs	r0, #0
 8005cdc:	491a      	ldr	r1, [pc, #104]	; (8005d48 <__ieee754_pow+0xa08>)
 8005cde:	f7ff bb8f 	b.w	8005400 <__ieee754_pow+0xc0>
 8005ce2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005ce6:	f7ff bb8b 	b.w	8005400 <__ieee754_pow+0xc0>
 8005cea:	4630      	mov	r0, r6
 8005cec:	4639      	mov	r1, r7
 8005cee:	f7ff bb87 	b.w	8005400 <__ieee754_pow+0xc0>
 8005cf2:	4693      	mov	fp, r2
 8005cf4:	f7ff bb98 	b.w	8005428 <__ieee754_pow+0xe8>
 8005cf8:	00000000 	.word	0x00000000
 8005cfc:	3fe62e43 	.word	0x3fe62e43
 8005d00:	fefa39ef 	.word	0xfefa39ef
 8005d04:	3fe62e42 	.word	0x3fe62e42
 8005d08:	0ca86c39 	.word	0x0ca86c39
 8005d0c:	be205c61 	.word	0xbe205c61
 8005d10:	72bea4d0 	.word	0x72bea4d0
 8005d14:	3e663769 	.word	0x3e663769
 8005d18:	c5d26bf1 	.word	0xc5d26bf1
 8005d1c:	3ebbbd41 	.word	0x3ebbbd41
 8005d20:	af25de2c 	.word	0xaf25de2c
 8005d24:	3f11566a 	.word	0x3f11566a
 8005d28:	16bebd93 	.word	0x16bebd93
 8005d2c:	3f66c16c 	.word	0x3f66c16c
 8005d30:	5555553e 	.word	0x5555553e
 8005d34:	3fc55555 	.word	0x3fc55555
 8005d38:	c2f8f359 	.word	0xc2f8f359
 8005d3c:	01a56e1f 	.word	0x01a56e1f
 8005d40:	3fe00000 	.word	0x3fe00000
 8005d44:	000fffff 	.word	0x000fffff
 8005d48:	3ff00000 	.word	0x3ff00000
 8005d4c:	4090cbff 	.word	0x4090cbff
 8005d50:	3f6f3400 	.word	0x3f6f3400
 8005d54:	652b82fe 	.word	0x652b82fe
 8005d58:	3c971547 	.word	0x3c971547

08005d5c <__ieee754_sqrt>:
 8005d5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d60:	4955      	ldr	r1, [pc, #340]	; (8005eb8 <__ieee754_sqrt+0x15c>)
 8005d62:	ec55 4b10 	vmov	r4, r5, d0
 8005d66:	43a9      	bics	r1, r5
 8005d68:	462b      	mov	r3, r5
 8005d6a:	462a      	mov	r2, r5
 8005d6c:	d112      	bne.n	8005d94 <__ieee754_sqrt+0x38>
 8005d6e:	ee10 2a10 	vmov	r2, s0
 8005d72:	ee10 0a10 	vmov	r0, s0
 8005d76:	4629      	mov	r1, r5
 8005d78:	f7fa fbea 	bl	8000550 <__aeabi_dmul>
 8005d7c:	4602      	mov	r2, r0
 8005d7e:	460b      	mov	r3, r1
 8005d80:	4620      	mov	r0, r4
 8005d82:	4629      	mov	r1, r5
 8005d84:	f7fa fa2e 	bl	80001e4 <__adddf3>
 8005d88:	4604      	mov	r4, r0
 8005d8a:	460d      	mov	r5, r1
 8005d8c:	ec45 4b10 	vmov	d0, r4, r5
 8005d90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005d94:	2d00      	cmp	r5, #0
 8005d96:	ee10 0a10 	vmov	r0, s0
 8005d9a:	4621      	mov	r1, r4
 8005d9c:	dc0f      	bgt.n	8005dbe <__ieee754_sqrt+0x62>
 8005d9e:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8005da2:	4330      	orrs	r0, r6
 8005da4:	d0f2      	beq.n	8005d8c <__ieee754_sqrt+0x30>
 8005da6:	b155      	cbz	r5, 8005dbe <__ieee754_sqrt+0x62>
 8005da8:	ee10 2a10 	vmov	r2, s0
 8005dac:	4620      	mov	r0, r4
 8005dae:	4629      	mov	r1, r5
 8005db0:	f7fa fa16 	bl	80001e0 <__aeabi_dsub>
 8005db4:	4602      	mov	r2, r0
 8005db6:	460b      	mov	r3, r1
 8005db8:	f7fa fcf4 	bl	80007a4 <__aeabi_ddiv>
 8005dbc:	e7e4      	b.n	8005d88 <__ieee754_sqrt+0x2c>
 8005dbe:	151b      	asrs	r3, r3, #20
 8005dc0:	d073      	beq.n	8005eaa <__ieee754_sqrt+0x14e>
 8005dc2:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8005dc6:	07dd      	lsls	r5, r3, #31
 8005dc8:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8005dcc:	bf48      	it	mi
 8005dce:	0fc8      	lsrmi	r0, r1, #31
 8005dd0:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005dd4:	bf44      	itt	mi
 8005dd6:	0049      	lslmi	r1, r1, #1
 8005dd8:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 8005ddc:	2500      	movs	r5, #0
 8005dde:	1058      	asrs	r0, r3, #1
 8005de0:	0fcb      	lsrs	r3, r1, #31
 8005de2:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8005de6:	0049      	lsls	r1, r1, #1
 8005de8:	2316      	movs	r3, #22
 8005dea:	462c      	mov	r4, r5
 8005dec:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8005df0:	19a7      	adds	r7, r4, r6
 8005df2:	4297      	cmp	r7, r2
 8005df4:	bfde      	ittt	le
 8005df6:	19bc      	addle	r4, r7, r6
 8005df8:	1bd2      	suble	r2, r2, r7
 8005dfa:	19ad      	addle	r5, r5, r6
 8005dfc:	0fcf      	lsrs	r7, r1, #31
 8005dfe:	3b01      	subs	r3, #1
 8005e00:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 8005e04:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8005e08:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8005e0c:	d1f0      	bne.n	8005df0 <__ieee754_sqrt+0x94>
 8005e0e:	f04f 0c20 	mov.w	ip, #32
 8005e12:	469e      	mov	lr, r3
 8005e14:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8005e18:	42a2      	cmp	r2, r4
 8005e1a:	eb06 070e 	add.w	r7, r6, lr
 8005e1e:	dc02      	bgt.n	8005e26 <__ieee754_sqrt+0xca>
 8005e20:	d112      	bne.n	8005e48 <__ieee754_sqrt+0xec>
 8005e22:	428f      	cmp	r7, r1
 8005e24:	d810      	bhi.n	8005e48 <__ieee754_sqrt+0xec>
 8005e26:	2f00      	cmp	r7, #0
 8005e28:	eb07 0e06 	add.w	lr, r7, r6
 8005e2c:	da42      	bge.n	8005eb4 <__ieee754_sqrt+0x158>
 8005e2e:	f1be 0f00 	cmp.w	lr, #0
 8005e32:	db3f      	blt.n	8005eb4 <__ieee754_sqrt+0x158>
 8005e34:	f104 0801 	add.w	r8, r4, #1
 8005e38:	1b12      	subs	r2, r2, r4
 8005e3a:	428f      	cmp	r7, r1
 8005e3c:	bf88      	it	hi
 8005e3e:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8005e42:	1bc9      	subs	r1, r1, r7
 8005e44:	4433      	add	r3, r6
 8005e46:	4644      	mov	r4, r8
 8005e48:	0052      	lsls	r2, r2, #1
 8005e4a:	f1bc 0c01 	subs.w	ip, ip, #1
 8005e4e:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8005e52:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8005e56:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8005e5a:	d1dd      	bne.n	8005e18 <__ieee754_sqrt+0xbc>
 8005e5c:	430a      	orrs	r2, r1
 8005e5e:	d006      	beq.n	8005e6e <__ieee754_sqrt+0x112>
 8005e60:	1c5c      	adds	r4, r3, #1
 8005e62:	bf13      	iteet	ne
 8005e64:	3301      	addne	r3, #1
 8005e66:	3501      	addeq	r5, #1
 8005e68:	4663      	moveq	r3, ip
 8005e6a:	f023 0301 	bicne.w	r3, r3, #1
 8005e6e:	106a      	asrs	r2, r5, #1
 8005e70:	085b      	lsrs	r3, r3, #1
 8005e72:	07e9      	lsls	r1, r5, #31
 8005e74:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8005e78:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8005e7c:	bf48      	it	mi
 8005e7e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8005e82:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8005e86:	461c      	mov	r4, r3
 8005e88:	e780      	b.n	8005d8c <__ieee754_sqrt+0x30>
 8005e8a:	0aca      	lsrs	r2, r1, #11
 8005e8c:	3815      	subs	r0, #21
 8005e8e:	0549      	lsls	r1, r1, #21
 8005e90:	2a00      	cmp	r2, #0
 8005e92:	d0fa      	beq.n	8005e8a <__ieee754_sqrt+0x12e>
 8005e94:	02d6      	lsls	r6, r2, #11
 8005e96:	d50a      	bpl.n	8005eae <__ieee754_sqrt+0x152>
 8005e98:	f1c3 0420 	rsb	r4, r3, #32
 8005e9c:	fa21 f404 	lsr.w	r4, r1, r4
 8005ea0:	1e5d      	subs	r5, r3, #1
 8005ea2:	4099      	lsls	r1, r3
 8005ea4:	4322      	orrs	r2, r4
 8005ea6:	1b43      	subs	r3, r0, r5
 8005ea8:	e78b      	b.n	8005dc2 <__ieee754_sqrt+0x66>
 8005eaa:	4618      	mov	r0, r3
 8005eac:	e7f0      	b.n	8005e90 <__ieee754_sqrt+0x134>
 8005eae:	0052      	lsls	r2, r2, #1
 8005eb0:	3301      	adds	r3, #1
 8005eb2:	e7ef      	b.n	8005e94 <__ieee754_sqrt+0x138>
 8005eb4:	46a0      	mov	r8, r4
 8005eb6:	e7bf      	b.n	8005e38 <__ieee754_sqrt+0xdc>
 8005eb8:	7ff00000 	.word	0x7ff00000
 8005ebc:	00000000 	.word	0x00000000

08005ec0 <atan>:
 8005ec0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ec4:	ec55 4b10 	vmov	r4, r5, d0
 8005ec8:	4bc3      	ldr	r3, [pc, #780]	; (80061d8 <atan+0x318>)
 8005eca:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8005ece:	429e      	cmp	r6, r3
 8005ed0:	46ab      	mov	fp, r5
 8005ed2:	dd18      	ble.n	8005f06 <atan+0x46>
 8005ed4:	4bc1      	ldr	r3, [pc, #772]	; (80061dc <atan+0x31c>)
 8005ed6:	429e      	cmp	r6, r3
 8005ed8:	dc01      	bgt.n	8005ede <atan+0x1e>
 8005eda:	d109      	bne.n	8005ef0 <atan+0x30>
 8005edc:	b144      	cbz	r4, 8005ef0 <atan+0x30>
 8005ede:	4622      	mov	r2, r4
 8005ee0:	462b      	mov	r3, r5
 8005ee2:	4620      	mov	r0, r4
 8005ee4:	4629      	mov	r1, r5
 8005ee6:	f7fa f97d 	bl	80001e4 <__adddf3>
 8005eea:	4604      	mov	r4, r0
 8005eec:	460d      	mov	r5, r1
 8005eee:	e006      	b.n	8005efe <atan+0x3e>
 8005ef0:	f1bb 0f00 	cmp.w	fp, #0
 8005ef4:	f340 8131 	ble.w	800615a <atan+0x29a>
 8005ef8:	a59b      	add	r5, pc, #620	; (adr r5, 8006168 <atan+0x2a8>)
 8005efa:	e9d5 4500 	ldrd	r4, r5, [r5]
 8005efe:	ec45 4b10 	vmov	d0, r4, r5
 8005f02:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f06:	4bb6      	ldr	r3, [pc, #728]	; (80061e0 <atan+0x320>)
 8005f08:	429e      	cmp	r6, r3
 8005f0a:	dc14      	bgt.n	8005f36 <atan+0x76>
 8005f0c:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8005f10:	429e      	cmp	r6, r3
 8005f12:	dc0d      	bgt.n	8005f30 <atan+0x70>
 8005f14:	a396      	add	r3, pc, #600	; (adr r3, 8006170 <atan+0x2b0>)
 8005f16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f1a:	ee10 0a10 	vmov	r0, s0
 8005f1e:	4629      	mov	r1, r5
 8005f20:	f7fa f960 	bl	80001e4 <__adddf3>
 8005f24:	2200      	movs	r2, #0
 8005f26:	4baf      	ldr	r3, [pc, #700]	; (80061e4 <atan+0x324>)
 8005f28:	f7fa fda2 	bl	8000a70 <__aeabi_dcmpgt>
 8005f2c:	2800      	cmp	r0, #0
 8005f2e:	d1e6      	bne.n	8005efe <atan+0x3e>
 8005f30:	f04f 3aff 	mov.w	sl, #4294967295
 8005f34:	e02b      	b.n	8005f8e <atan+0xce>
 8005f36:	f000 f963 	bl	8006200 <fabs>
 8005f3a:	4bab      	ldr	r3, [pc, #684]	; (80061e8 <atan+0x328>)
 8005f3c:	429e      	cmp	r6, r3
 8005f3e:	ec55 4b10 	vmov	r4, r5, d0
 8005f42:	f300 80bf 	bgt.w	80060c4 <atan+0x204>
 8005f46:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8005f4a:	429e      	cmp	r6, r3
 8005f4c:	f300 80a0 	bgt.w	8006090 <atan+0x1d0>
 8005f50:	ee10 2a10 	vmov	r2, s0
 8005f54:	ee10 0a10 	vmov	r0, s0
 8005f58:	462b      	mov	r3, r5
 8005f5a:	4629      	mov	r1, r5
 8005f5c:	f7fa f942 	bl	80001e4 <__adddf3>
 8005f60:	2200      	movs	r2, #0
 8005f62:	4ba0      	ldr	r3, [pc, #640]	; (80061e4 <atan+0x324>)
 8005f64:	f7fa f93c 	bl	80001e0 <__aeabi_dsub>
 8005f68:	2200      	movs	r2, #0
 8005f6a:	4606      	mov	r6, r0
 8005f6c:	460f      	mov	r7, r1
 8005f6e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005f72:	4620      	mov	r0, r4
 8005f74:	4629      	mov	r1, r5
 8005f76:	f7fa f935 	bl	80001e4 <__adddf3>
 8005f7a:	4602      	mov	r2, r0
 8005f7c:	460b      	mov	r3, r1
 8005f7e:	4630      	mov	r0, r6
 8005f80:	4639      	mov	r1, r7
 8005f82:	f7fa fc0f 	bl	80007a4 <__aeabi_ddiv>
 8005f86:	f04f 0a00 	mov.w	sl, #0
 8005f8a:	4604      	mov	r4, r0
 8005f8c:	460d      	mov	r5, r1
 8005f8e:	4622      	mov	r2, r4
 8005f90:	462b      	mov	r3, r5
 8005f92:	4620      	mov	r0, r4
 8005f94:	4629      	mov	r1, r5
 8005f96:	f7fa fadb 	bl	8000550 <__aeabi_dmul>
 8005f9a:	4602      	mov	r2, r0
 8005f9c:	460b      	mov	r3, r1
 8005f9e:	4680      	mov	r8, r0
 8005fa0:	4689      	mov	r9, r1
 8005fa2:	f7fa fad5 	bl	8000550 <__aeabi_dmul>
 8005fa6:	a374      	add	r3, pc, #464	; (adr r3, 8006178 <atan+0x2b8>)
 8005fa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fac:	4606      	mov	r6, r0
 8005fae:	460f      	mov	r7, r1
 8005fb0:	f7fa face 	bl	8000550 <__aeabi_dmul>
 8005fb4:	a372      	add	r3, pc, #456	; (adr r3, 8006180 <atan+0x2c0>)
 8005fb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fba:	f7fa f913 	bl	80001e4 <__adddf3>
 8005fbe:	4632      	mov	r2, r6
 8005fc0:	463b      	mov	r3, r7
 8005fc2:	f7fa fac5 	bl	8000550 <__aeabi_dmul>
 8005fc6:	a370      	add	r3, pc, #448	; (adr r3, 8006188 <atan+0x2c8>)
 8005fc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fcc:	f7fa f90a 	bl	80001e4 <__adddf3>
 8005fd0:	4632      	mov	r2, r6
 8005fd2:	463b      	mov	r3, r7
 8005fd4:	f7fa fabc 	bl	8000550 <__aeabi_dmul>
 8005fd8:	a36d      	add	r3, pc, #436	; (adr r3, 8006190 <atan+0x2d0>)
 8005fda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fde:	f7fa f901 	bl	80001e4 <__adddf3>
 8005fe2:	4632      	mov	r2, r6
 8005fe4:	463b      	mov	r3, r7
 8005fe6:	f7fa fab3 	bl	8000550 <__aeabi_dmul>
 8005fea:	a36b      	add	r3, pc, #428	; (adr r3, 8006198 <atan+0x2d8>)
 8005fec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ff0:	f7fa f8f8 	bl	80001e4 <__adddf3>
 8005ff4:	4632      	mov	r2, r6
 8005ff6:	463b      	mov	r3, r7
 8005ff8:	f7fa faaa 	bl	8000550 <__aeabi_dmul>
 8005ffc:	a368      	add	r3, pc, #416	; (adr r3, 80061a0 <atan+0x2e0>)
 8005ffe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006002:	f7fa f8ef 	bl	80001e4 <__adddf3>
 8006006:	4642      	mov	r2, r8
 8006008:	464b      	mov	r3, r9
 800600a:	f7fa faa1 	bl	8000550 <__aeabi_dmul>
 800600e:	a366      	add	r3, pc, #408	; (adr r3, 80061a8 <atan+0x2e8>)
 8006010:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006014:	4680      	mov	r8, r0
 8006016:	4689      	mov	r9, r1
 8006018:	4630      	mov	r0, r6
 800601a:	4639      	mov	r1, r7
 800601c:	f7fa fa98 	bl	8000550 <__aeabi_dmul>
 8006020:	a363      	add	r3, pc, #396	; (adr r3, 80061b0 <atan+0x2f0>)
 8006022:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006026:	f7fa f8db 	bl	80001e0 <__aeabi_dsub>
 800602a:	4632      	mov	r2, r6
 800602c:	463b      	mov	r3, r7
 800602e:	f7fa fa8f 	bl	8000550 <__aeabi_dmul>
 8006032:	a361      	add	r3, pc, #388	; (adr r3, 80061b8 <atan+0x2f8>)
 8006034:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006038:	f7fa f8d2 	bl	80001e0 <__aeabi_dsub>
 800603c:	4632      	mov	r2, r6
 800603e:	463b      	mov	r3, r7
 8006040:	f7fa fa86 	bl	8000550 <__aeabi_dmul>
 8006044:	a35e      	add	r3, pc, #376	; (adr r3, 80061c0 <atan+0x300>)
 8006046:	e9d3 2300 	ldrd	r2, r3, [r3]
 800604a:	f7fa f8c9 	bl	80001e0 <__aeabi_dsub>
 800604e:	4632      	mov	r2, r6
 8006050:	463b      	mov	r3, r7
 8006052:	f7fa fa7d 	bl	8000550 <__aeabi_dmul>
 8006056:	a35c      	add	r3, pc, #368	; (adr r3, 80061c8 <atan+0x308>)
 8006058:	e9d3 2300 	ldrd	r2, r3, [r3]
 800605c:	f7fa f8c0 	bl	80001e0 <__aeabi_dsub>
 8006060:	4632      	mov	r2, r6
 8006062:	463b      	mov	r3, r7
 8006064:	f7fa fa74 	bl	8000550 <__aeabi_dmul>
 8006068:	4602      	mov	r2, r0
 800606a:	460b      	mov	r3, r1
 800606c:	4640      	mov	r0, r8
 800606e:	4649      	mov	r1, r9
 8006070:	f7fa f8b8 	bl	80001e4 <__adddf3>
 8006074:	4622      	mov	r2, r4
 8006076:	462b      	mov	r3, r5
 8006078:	f7fa fa6a 	bl	8000550 <__aeabi_dmul>
 800607c:	f1ba 3fff 	cmp.w	sl, #4294967295
 8006080:	4602      	mov	r2, r0
 8006082:	460b      	mov	r3, r1
 8006084:	d14b      	bne.n	800611e <atan+0x25e>
 8006086:	4620      	mov	r0, r4
 8006088:	4629      	mov	r1, r5
 800608a:	f7fa f8a9 	bl	80001e0 <__aeabi_dsub>
 800608e:	e72c      	b.n	8005eea <atan+0x2a>
 8006090:	ee10 0a10 	vmov	r0, s0
 8006094:	2200      	movs	r2, #0
 8006096:	4b53      	ldr	r3, [pc, #332]	; (80061e4 <atan+0x324>)
 8006098:	4629      	mov	r1, r5
 800609a:	f7fa f8a1 	bl	80001e0 <__aeabi_dsub>
 800609e:	2200      	movs	r2, #0
 80060a0:	4606      	mov	r6, r0
 80060a2:	460f      	mov	r7, r1
 80060a4:	4b4f      	ldr	r3, [pc, #316]	; (80061e4 <atan+0x324>)
 80060a6:	4620      	mov	r0, r4
 80060a8:	4629      	mov	r1, r5
 80060aa:	f7fa f89b 	bl	80001e4 <__adddf3>
 80060ae:	4602      	mov	r2, r0
 80060b0:	460b      	mov	r3, r1
 80060b2:	4630      	mov	r0, r6
 80060b4:	4639      	mov	r1, r7
 80060b6:	f7fa fb75 	bl	80007a4 <__aeabi_ddiv>
 80060ba:	f04f 0a01 	mov.w	sl, #1
 80060be:	4604      	mov	r4, r0
 80060c0:	460d      	mov	r5, r1
 80060c2:	e764      	b.n	8005f8e <atan+0xce>
 80060c4:	4b49      	ldr	r3, [pc, #292]	; (80061ec <atan+0x32c>)
 80060c6:	429e      	cmp	r6, r3
 80060c8:	dc1d      	bgt.n	8006106 <atan+0x246>
 80060ca:	ee10 0a10 	vmov	r0, s0
 80060ce:	2200      	movs	r2, #0
 80060d0:	4b47      	ldr	r3, [pc, #284]	; (80061f0 <atan+0x330>)
 80060d2:	4629      	mov	r1, r5
 80060d4:	f7fa f884 	bl	80001e0 <__aeabi_dsub>
 80060d8:	2200      	movs	r2, #0
 80060da:	4606      	mov	r6, r0
 80060dc:	460f      	mov	r7, r1
 80060de:	4b44      	ldr	r3, [pc, #272]	; (80061f0 <atan+0x330>)
 80060e0:	4620      	mov	r0, r4
 80060e2:	4629      	mov	r1, r5
 80060e4:	f7fa fa34 	bl	8000550 <__aeabi_dmul>
 80060e8:	2200      	movs	r2, #0
 80060ea:	4b3e      	ldr	r3, [pc, #248]	; (80061e4 <atan+0x324>)
 80060ec:	f7fa f87a 	bl	80001e4 <__adddf3>
 80060f0:	4602      	mov	r2, r0
 80060f2:	460b      	mov	r3, r1
 80060f4:	4630      	mov	r0, r6
 80060f6:	4639      	mov	r1, r7
 80060f8:	f7fa fb54 	bl	80007a4 <__aeabi_ddiv>
 80060fc:	f04f 0a02 	mov.w	sl, #2
 8006100:	4604      	mov	r4, r0
 8006102:	460d      	mov	r5, r1
 8006104:	e743      	b.n	8005f8e <atan+0xce>
 8006106:	462b      	mov	r3, r5
 8006108:	ee10 2a10 	vmov	r2, s0
 800610c:	2000      	movs	r0, #0
 800610e:	4939      	ldr	r1, [pc, #228]	; (80061f4 <atan+0x334>)
 8006110:	f7fa fb48 	bl	80007a4 <__aeabi_ddiv>
 8006114:	f04f 0a03 	mov.w	sl, #3
 8006118:	4604      	mov	r4, r0
 800611a:	460d      	mov	r5, r1
 800611c:	e737      	b.n	8005f8e <atan+0xce>
 800611e:	4b36      	ldr	r3, [pc, #216]	; (80061f8 <atan+0x338>)
 8006120:	4e36      	ldr	r6, [pc, #216]	; (80061fc <atan+0x33c>)
 8006122:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 8006126:	4456      	add	r6, sl
 8006128:	449a      	add	sl, r3
 800612a:	e9da 2300 	ldrd	r2, r3, [sl]
 800612e:	f7fa f857 	bl	80001e0 <__aeabi_dsub>
 8006132:	4622      	mov	r2, r4
 8006134:	462b      	mov	r3, r5
 8006136:	f7fa f853 	bl	80001e0 <__aeabi_dsub>
 800613a:	4602      	mov	r2, r0
 800613c:	460b      	mov	r3, r1
 800613e:	e9d6 0100 	ldrd	r0, r1, [r6]
 8006142:	f7fa f84d 	bl	80001e0 <__aeabi_dsub>
 8006146:	f1bb 0f00 	cmp.w	fp, #0
 800614a:	4604      	mov	r4, r0
 800614c:	460d      	mov	r5, r1
 800614e:	f6bf aed6 	bge.w	8005efe <atan+0x3e>
 8006152:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006156:	461d      	mov	r5, r3
 8006158:	e6d1      	b.n	8005efe <atan+0x3e>
 800615a:	a51d      	add	r5, pc, #116	; (adr r5, 80061d0 <atan+0x310>)
 800615c:	e9d5 4500 	ldrd	r4, r5, [r5]
 8006160:	e6cd      	b.n	8005efe <atan+0x3e>
 8006162:	bf00      	nop
 8006164:	f3af 8000 	nop.w
 8006168:	54442d18 	.word	0x54442d18
 800616c:	3ff921fb 	.word	0x3ff921fb
 8006170:	8800759c 	.word	0x8800759c
 8006174:	7e37e43c 	.word	0x7e37e43c
 8006178:	e322da11 	.word	0xe322da11
 800617c:	3f90ad3a 	.word	0x3f90ad3a
 8006180:	24760deb 	.word	0x24760deb
 8006184:	3fa97b4b 	.word	0x3fa97b4b
 8006188:	a0d03d51 	.word	0xa0d03d51
 800618c:	3fb10d66 	.word	0x3fb10d66
 8006190:	c54c206e 	.word	0xc54c206e
 8006194:	3fb745cd 	.word	0x3fb745cd
 8006198:	920083ff 	.word	0x920083ff
 800619c:	3fc24924 	.word	0x3fc24924
 80061a0:	5555550d 	.word	0x5555550d
 80061a4:	3fd55555 	.word	0x3fd55555
 80061a8:	2c6a6c2f 	.word	0x2c6a6c2f
 80061ac:	bfa2b444 	.word	0xbfa2b444
 80061b0:	52defd9a 	.word	0x52defd9a
 80061b4:	3fadde2d 	.word	0x3fadde2d
 80061b8:	af749a6d 	.word	0xaf749a6d
 80061bc:	3fb3b0f2 	.word	0x3fb3b0f2
 80061c0:	fe231671 	.word	0xfe231671
 80061c4:	3fbc71c6 	.word	0x3fbc71c6
 80061c8:	9998ebc4 	.word	0x9998ebc4
 80061cc:	3fc99999 	.word	0x3fc99999
 80061d0:	54442d18 	.word	0x54442d18
 80061d4:	bff921fb 	.word	0xbff921fb
 80061d8:	440fffff 	.word	0x440fffff
 80061dc:	7ff00000 	.word	0x7ff00000
 80061e0:	3fdbffff 	.word	0x3fdbffff
 80061e4:	3ff00000 	.word	0x3ff00000
 80061e8:	3ff2ffff 	.word	0x3ff2ffff
 80061ec:	40037fff 	.word	0x40037fff
 80061f0:	3ff80000 	.word	0x3ff80000
 80061f4:	bff00000 	.word	0xbff00000
 80061f8:	080064e0 	.word	0x080064e0
 80061fc:	080064c0 	.word	0x080064c0

08006200 <fabs>:
 8006200:	ec51 0b10 	vmov	r0, r1, d0
 8006204:	ee10 2a10 	vmov	r2, s0
 8006208:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800620c:	ec43 2b10 	vmov	d0, r2, r3
 8006210:	4770      	bx	lr

08006212 <finite>:
 8006212:	ee10 3a90 	vmov	r3, s1
 8006216:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 800621a:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800621e:	0fc0      	lsrs	r0, r0, #31
 8006220:	4770      	bx	lr

08006222 <matherr>:
 8006222:	2000      	movs	r0, #0
 8006224:	4770      	bx	lr
	...

08006228 <nan>:
 8006228:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8006230 <nan+0x8>
 800622c:	4770      	bx	lr
 800622e:	bf00      	nop
 8006230:	00000000 	.word	0x00000000
 8006234:	7ff80000 	.word	0x7ff80000

08006238 <rint>:
 8006238:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800623a:	ec51 0b10 	vmov	r0, r1, d0
 800623e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8006242:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8006246:	2e13      	cmp	r6, #19
 8006248:	460b      	mov	r3, r1
 800624a:	ee10 4a10 	vmov	r4, s0
 800624e:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 8006252:	dc56      	bgt.n	8006302 <rint+0xca>
 8006254:	2e00      	cmp	r6, #0
 8006256:	da2b      	bge.n	80062b0 <rint+0x78>
 8006258:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800625c:	4302      	orrs	r2, r0
 800625e:	d023      	beq.n	80062a8 <rint+0x70>
 8006260:	f3c1 0213 	ubfx	r2, r1, #0, #20
 8006264:	4302      	orrs	r2, r0
 8006266:	4254      	negs	r4, r2
 8006268:	4314      	orrs	r4, r2
 800626a:	0c4b      	lsrs	r3, r1, #17
 800626c:	0b24      	lsrs	r4, r4, #12
 800626e:	045b      	lsls	r3, r3, #17
 8006270:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 8006274:	ea44 0103 	orr.w	r1, r4, r3
 8006278:	460b      	mov	r3, r1
 800627a:	492f      	ldr	r1, [pc, #188]	; (8006338 <rint+0x100>)
 800627c:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 8006280:	e9d1 6700 	ldrd	r6, r7, [r1]
 8006284:	4602      	mov	r2, r0
 8006286:	4639      	mov	r1, r7
 8006288:	4630      	mov	r0, r6
 800628a:	f7f9 ffab 	bl	80001e4 <__adddf3>
 800628e:	e9cd 0100 	strd	r0, r1, [sp]
 8006292:	463b      	mov	r3, r7
 8006294:	4632      	mov	r2, r6
 8006296:	e9dd 0100 	ldrd	r0, r1, [sp]
 800629a:	f7f9 ffa1 	bl	80001e0 <__aeabi_dsub>
 800629e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80062a2:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 80062a6:	4639      	mov	r1, r7
 80062a8:	ec41 0b10 	vmov	d0, r0, r1
 80062ac:	b003      	add	sp, #12
 80062ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80062b0:	4a22      	ldr	r2, [pc, #136]	; (800633c <rint+0x104>)
 80062b2:	4132      	asrs	r2, r6
 80062b4:	ea01 0702 	and.w	r7, r1, r2
 80062b8:	4307      	orrs	r7, r0
 80062ba:	d0f5      	beq.n	80062a8 <rint+0x70>
 80062bc:	0852      	lsrs	r2, r2, #1
 80062be:	4011      	ands	r1, r2
 80062c0:	430c      	orrs	r4, r1
 80062c2:	d00b      	beq.n	80062dc <rint+0xa4>
 80062c4:	ea23 0202 	bic.w	r2, r3, r2
 80062c8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80062cc:	2e13      	cmp	r6, #19
 80062ce:	fa43 f306 	asr.w	r3, r3, r6
 80062d2:	bf0c      	ite	eq
 80062d4:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 80062d8:	2400      	movne	r4, #0
 80062da:	4313      	orrs	r3, r2
 80062dc:	4916      	ldr	r1, [pc, #88]	; (8006338 <rint+0x100>)
 80062de:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 80062e2:	4622      	mov	r2, r4
 80062e4:	e9d5 4500 	ldrd	r4, r5, [r5]
 80062e8:	4620      	mov	r0, r4
 80062ea:	4629      	mov	r1, r5
 80062ec:	f7f9 ff7a 	bl	80001e4 <__adddf3>
 80062f0:	e9cd 0100 	strd	r0, r1, [sp]
 80062f4:	4622      	mov	r2, r4
 80062f6:	462b      	mov	r3, r5
 80062f8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80062fc:	f7f9 ff70 	bl	80001e0 <__aeabi_dsub>
 8006300:	e7d2      	b.n	80062a8 <rint+0x70>
 8006302:	2e33      	cmp	r6, #51	; 0x33
 8006304:	dd07      	ble.n	8006316 <rint+0xde>
 8006306:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800630a:	d1cd      	bne.n	80062a8 <rint+0x70>
 800630c:	ee10 2a10 	vmov	r2, s0
 8006310:	f7f9 ff68 	bl	80001e4 <__adddf3>
 8006314:	e7c8      	b.n	80062a8 <rint+0x70>
 8006316:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 800631a:	f04f 32ff 	mov.w	r2, #4294967295
 800631e:	40f2      	lsrs	r2, r6
 8006320:	4210      	tst	r0, r2
 8006322:	d0c1      	beq.n	80062a8 <rint+0x70>
 8006324:	0852      	lsrs	r2, r2, #1
 8006326:	4210      	tst	r0, r2
 8006328:	bf1f      	itttt	ne
 800632a:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 800632e:	ea20 0202 	bicne.w	r2, r0, r2
 8006332:	4134      	asrne	r4, r6
 8006334:	4314      	orrne	r4, r2
 8006336:	e7d1      	b.n	80062dc <rint+0xa4>
 8006338:	08006500 	.word	0x08006500
 800633c:	000fffff 	.word	0x000fffff

08006340 <scalbn>:
 8006340:	b570      	push	{r4, r5, r6, lr}
 8006342:	ec55 4b10 	vmov	r4, r5, d0
 8006346:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800634a:	4606      	mov	r6, r0
 800634c:	462b      	mov	r3, r5
 800634e:	b9aa      	cbnz	r2, 800637c <scalbn+0x3c>
 8006350:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8006354:	4323      	orrs	r3, r4
 8006356:	d03b      	beq.n	80063d0 <scalbn+0x90>
 8006358:	4b31      	ldr	r3, [pc, #196]	; (8006420 <scalbn+0xe0>)
 800635a:	4629      	mov	r1, r5
 800635c:	2200      	movs	r2, #0
 800635e:	ee10 0a10 	vmov	r0, s0
 8006362:	f7fa f8f5 	bl	8000550 <__aeabi_dmul>
 8006366:	4b2f      	ldr	r3, [pc, #188]	; (8006424 <scalbn+0xe4>)
 8006368:	429e      	cmp	r6, r3
 800636a:	4604      	mov	r4, r0
 800636c:	460d      	mov	r5, r1
 800636e:	da12      	bge.n	8006396 <scalbn+0x56>
 8006370:	a327      	add	r3, pc, #156	; (adr r3, 8006410 <scalbn+0xd0>)
 8006372:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006376:	f7fa f8eb 	bl	8000550 <__aeabi_dmul>
 800637a:	e009      	b.n	8006390 <scalbn+0x50>
 800637c:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8006380:	428a      	cmp	r2, r1
 8006382:	d10c      	bne.n	800639e <scalbn+0x5e>
 8006384:	ee10 2a10 	vmov	r2, s0
 8006388:	4620      	mov	r0, r4
 800638a:	4629      	mov	r1, r5
 800638c:	f7f9 ff2a 	bl	80001e4 <__adddf3>
 8006390:	4604      	mov	r4, r0
 8006392:	460d      	mov	r5, r1
 8006394:	e01c      	b.n	80063d0 <scalbn+0x90>
 8006396:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800639a:	460b      	mov	r3, r1
 800639c:	3a36      	subs	r2, #54	; 0x36
 800639e:	4432      	add	r2, r6
 80063a0:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80063a4:	428a      	cmp	r2, r1
 80063a6:	dd0b      	ble.n	80063c0 <scalbn+0x80>
 80063a8:	ec45 4b11 	vmov	d1, r4, r5
 80063ac:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8006418 <scalbn+0xd8>
 80063b0:	f000 f83c 	bl	800642c <copysign>
 80063b4:	a318      	add	r3, pc, #96	; (adr r3, 8006418 <scalbn+0xd8>)
 80063b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063ba:	ec51 0b10 	vmov	r0, r1, d0
 80063be:	e7da      	b.n	8006376 <scalbn+0x36>
 80063c0:	2a00      	cmp	r2, #0
 80063c2:	dd08      	ble.n	80063d6 <scalbn+0x96>
 80063c4:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80063c8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80063cc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80063d0:	ec45 4b10 	vmov	d0, r4, r5
 80063d4:	bd70      	pop	{r4, r5, r6, pc}
 80063d6:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80063da:	da0d      	bge.n	80063f8 <scalbn+0xb8>
 80063dc:	f24c 3350 	movw	r3, #50000	; 0xc350
 80063e0:	429e      	cmp	r6, r3
 80063e2:	ec45 4b11 	vmov	d1, r4, r5
 80063e6:	dce1      	bgt.n	80063ac <scalbn+0x6c>
 80063e8:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8006410 <scalbn+0xd0>
 80063ec:	f000 f81e 	bl	800642c <copysign>
 80063f0:	a307      	add	r3, pc, #28	; (adr r3, 8006410 <scalbn+0xd0>)
 80063f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063f6:	e7e0      	b.n	80063ba <scalbn+0x7a>
 80063f8:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80063fc:	3236      	adds	r2, #54	; 0x36
 80063fe:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006402:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8006406:	4620      	mov	r0, r4
 8006408:	4629      	mov	r1, r5
 800640a:	2200      	movs	r2, #0
 800640c:	4b06      	ldr	r3, [pc, #24]	; (8006428 <scalbn+0xe8>)
 800640e:	e7b2      	b.n	8006376 <scalbn+0x36>
 8006410:	c2f8f359 	.word	0xc2f8f359
 8006414:	01a56e1f 	.word	0x01a56e1f
 8006418:	8800759c 	.word	0x8800759c
 800641c:	7e37e43c 	.word	0x7e37e43c
 8006420:	43500000 	.word	0x43500000
 8006424:	ffff3cb0 	.word	0xffff3cb0
 8006428:	3c900000 	.word	0x3c900000

0800642c <copysign>:
 800642c:	ec51 0b10 	vmov	r0, r1, d0
 8006430:	ee11 0a90 	vmov	r0, s3
 8006434:	ee10 2a10 	vmov	r2, s0
 8006438:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800643c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8006440:	ea41 0300 	orr.w	r3, r1, r0
 8006444:	ec43 2b10 	vmov	d0, r2, r3
 8006448:	4770      	bx	lr
	...

0800644c <_init>:
 800644c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800644e:	bf00      	nop
 8006450:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006452:	bc08      	pop	{r3}
 8006454:	469e      	mov	lr, r3
 8006456:	4770      	bx	lr

08006458 <_fini>:
 8006458:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800645a:	bf00      	nop
 800645c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800645e:	bc08      	pop	{r3}
 8006460:	469e      	mov	lr, r3
 8006462:	4770      	bx	lr
