\hypertarget{group__SPI__SR__Bit__Positions}{}\doxysection{SPI\+\_\+\+SR Bit Position Definitions}
\label{group__SPI__SR__Bit__Positions}\index{SPI\_SR Bit Position Definitions@{SPI\_SR Bit Position Definitions}}


Bit position definitions for SPI\+\_\+\+SR register.  


Collaboration diagram for SPI\+\_\+\+SR Bit Position Definitions\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group__SPI__SR__Bit__Positions}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__SPI__SR__Bit__Positions_ga40e14de547aa06864abcd4b0422d8b48}{SPI\+\_\+\+SR\+\_\+\+RXNE}}~0
\item 
\#define \mbox{\hyperlink{group__SPI__SR__Bit__Positions_ga5bd5d21816947fcb25ccae7d3bf8eb2c}{SPI\+\_\+\+SR\+\_\+\+TXE}}~1
\item 
\#define \mbox{\hyperlink{group__SPI__SR__Bit__Positions_ga81bd052f0b2e819ddd6bb16c2292a2de}{SPI\+\_\+\+SR\+\_\+\+CHSIDE}}~2
\item 
\#define \mbox{\hyperlink{group__SPI__SR__Bit__Positions_ga13d3292e963499c0e9a36869909229e6}{SPI\+\_\+\+SR\+\_\+\+UDR}}~3
\item 
\#define \mbox{\hyperlink{group__SPI__SR__Bit__Positions_ga69e543fa9584fd636032a3ee735f750b}{SPI\+\_\+\+SR\+\_\+\+CRCERR}}~4
\item 
\#define \mbox{\hyperlink{group__SPI__SR__Bit__Positions_gabaa043349833dc7b8138969c64f63adf}{SPI\+\_\+\+SR\+\_\+\+MODF}}~5
\item 
\#define \mbox{\hyperlink{group__SPI__SR__Bit__Positions_gaa8d902302c5eb81ce4a57029de281232}{SPI\+\_\+\+SR\+\_\+\+OVR}}~6
\item 
\#define \mbox{\hyperlink{group__SPI__SR__Bit__Positions_gaa3498df67729ae048dc5f315ef7c16bf}{SPI\+\_\+\+SR\+\_\+\+BSY}}~7
\item 
\#define \mbox{\hyperlink{group__SPI__SR__Bit__Positions_gace2c7cac9431231663af42e6f5aabce6}{SPI\+\_\+\+SR\+\_\+\+FRE}}~8
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Bit position definitions for SPI\+\_\+\+SR register. 



\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__SPI__SR__Bit__Positions_gaa3498df67729ae048dc5f315ef7c16bf}\label{group__SPI__SR__Bit__Positions_gaa3498df67729ae048dc5f315ef7c16bf}} 
\index{SPI\_SR Bit Position Definitions@{SPI\_SR Bit Position Definitions}!SPI\_SR\_BSY@{SPI\_SR\_BSY}}
\index{SPI\_SR\_BSY@{SPI\_SR\_BSY}!SPI\_SR Bit Position Definitions@{SPI\_SR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{SPI\_SR\_BSY}{SPI\_SR\_BSY}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+SR\+\_\+\+BSY~7}

Busy Flag \mbox{\Hypertarget{group__SPI__SR__Bit__Positions_ga81bd052f0b2e819ddd6bb16c2292a2de}\label{group__SPI__SR__Bit__Positions_ga81bd052f0b2e819ddd6bb16c2292a2de}} 
\index{SPI\_SR Bit Position Definitions@{SPI\_SR Bit Position Definitions}!SPI\_SR\_CHSIDE@{SPI\_SR\_CHSIDE}}
\index{SPI\_SR\_CHSIDE@{SPI\_SR\_CHSIDE}!SPI\_SR Bit Position Definitions@{SPI\_SR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{SPI\_SR\_CHSIDE}{SPI\_SR\_CHSIDE}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+SR\+\_\+\+CHSIDE~2}

Channel Side \mbox{\Hypertarget{group__SPI__SR__Bit__Positions_ga69e543fa9584fd636032a3ee735f750b}\label{group__SPI__SR__Bit__Positions_ga69e543fa9584fd636032a3ee735f750b}} 
\index{SPI\_SR Bit Position Definitions@{SPI\_SR Bit Position Definitions}!SPI\_SR\_CRCERR@{SPI\_SR\_CRCERR}}
\index{SPI\_SR\_CRCERR@{SPI\_SR\_CRCERR}!SPI\_SR Bit Position Definitions@{SPI\_SR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{SPI\_SR\_CRCERR}{SPI\_SR\_CRCERR}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+SR\+\_\+\+CRCERR~4}

CRC Error Flag \mbox{\Hypertarget{group__SPI__SR__Bit__Positions_gace2c7cac9431231663af42e6f5aabce6}\label{group__SPI__SR__Bit__Positions_gace2c7cac9431231663af42e6f5aabce6}} 
\index{SPI\_SR Bit Position Definitions@{SPI\_SR Bit Position Definitions}!SPI\_SR\_FRE@{SPI\_SR\_FRE}}
\index{SPI\_SR\_FRE@{SPI\_SR\_FRE}!SPI\_SR Bit Position Definitions@{SPI\_SR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{SPI\_SR\_FRE}{SPI\_SR\_FRE}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+SR\+\_\+\+FRE~8}

Frame Format Error Flag \mbox{\Hypertarget{group__SPI__SR__Bit__Positions_gabaa043349833dc7b8138969c64f63adf}\label{group__SPI__SR__Bit__Positions_gabaa043349833dc7b8138969c64f63adf}} 
\index{SPI\_SR Bit Position Definitions@{SPI\_SR Bit Position Definitions}!SPI\_SR\_MODF@{SPI\_SR\_MODF}}
\index{SPI\_SR\_MODF@{SPI\_SR\_MODF}!SPI\_SR Bit Position Definitions@{SPI\_SR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{SPI\_SR\_MODF}{SPI\_SR\_MODF}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+SR\+\_\+\+MODF~5}

Mode Fault \mbox{\Hypertarget{group__SPI__SR__Bit__Positions_gaa8d902302c5eb81ce4a57029de281232}\label{group__SPI__SR__Bit__Positions_gaa8d902302c5eb81ce4a57029de281232}} 
\index{SPI\_SR Bit Position Definitions@{SPI\_SR Bit Position Definitions}!SPI\_SR\_OVR@{SPI\_SR\_OVR}}
\index{SPI\_SR\_OVR@{SPI\_SR\_OVR}!SPI\_SR Bit Position Definitions@{SPI\_SR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{SPI\_SR\_OVR}{SPI\_SR\_OVR}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+SR\+\_\+\+OVR~6}

Overrun Flag \mbox{\Hypertarget{group__SPI__SR__Bit__Positions_ga40e14de547aa06864abcd4b0422d8b48}\label{group__SPI__SR__Bit__Positions_ga40e14de547aa06864abcd4b0422d8b48}} 
\index{SPI\_SR Bit Position Definitions@{SPI\_SR Bit Position Definitions}!SPI\_SR\_RXNE@{SPI\_SR\_RXNE}}
\index{SPI\_SR\_RXNE@{SPI\_SR\_RXNE}!SPI\_SR Bit Position Definitions@{SPI\_SR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{SPI\_SR\_RXNE}{SPI\_SR\_RXNE}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+SR\+\_\+\+RXNE~0}

Receive buffer Not Empty \mbox{\Hypertarget{group__SPI__SR__Bit__Positions_ga5bd5d21816947fcb25ccae7d3bf8eb2c}\label{group__SPI__SR__Bit__Positions_ga5bd5d21816947fcb25ccae7d3bf8eb2c}} 
\index{SPI\_SR Bit Position Definitions@{SPI\_SR Bit Position Definitions}!SPI\_SR\_TXE@{SPI\_SR\_TXE}}
\index{SPI\_SR\_TXE@{SPI\_SR\_TXE}!SPI\_SR Bit Position Definitions@{SPI\_SR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{SPI\_SR\_TXE}{SPI\_SR\_TXE}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+SR\+\_\+\+TXE~1}

Transmit buffer Empty \mbox{\Hypertarget{group__SPI__SR__Bit__Positions_ga13d3292e963499c0e9a36869909229e6}\label{group__SPI__SR__Bit__Positions_ga13d3292e963499c0e9a36869909229e6}} 
\index{SPI\_SR Bit Position Definitions@{SPI\_SR Bit Position Definitions}!SPI\_SR\_UDR@{SPI\_SR\_UDR}}
\index{SPI\_SR\_UDR@{SPI\_SR\_UDR}!SPI\_SR Bit Position Definitions@{SPI\_SR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{SPI\_SR\_UDR}{SPI\_SR\_UDR}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+SR\+\_\+\+UDR~3}

Underrun Flag 