#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Thu Oct 21 03:02:36 2021
# Process ID: 67392
# Current directory: /data/vap/vitis-nix-config
# Command line: vivado -log ./logfiles/vivado/vivado.log -journal ./logfiles/vivado/vivado.jou
# Log file: /data/vap/vitis-nix-config/./logfiles/vivado/vivado.log
# Journal file: /data/vap/vitis-nix-config/./logfiles/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /data/vap/vitis-nix-config/thermostat.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/data/vap/vitis-nix-config/thermostat.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2021.1/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'thermostat_simulation'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/vap/vitis-nix-config/thermostat.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'thermostat_simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/data/vap/vitis-nix-config/thermostat.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj thermostat_simulation_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/data/vap/vitis-nix-config/src/rtl/thermostat.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'thermostat'
ERROR: [VRFC 10-3760] type 'bit' does not match with the integer literal [/data/vap/vitis-nix-config/src/rtl/thermostat.vhdl:25]
ERROR: [VRFC 10-3782] unit 'behav' ignored due to previous errors [/data/vap/vitis-nix-config/src/rtl/thermostat.vhdl:14]
INFO: [VRFC 10-3070] VHDL file '/data/vap/vitis-nix-config/src/rtl/thermostat.vhdl' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/data/vap/vitis-nix-config/thermostat.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/data/vap/vitis-nix-config/thermostat.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'thermostat_simulation'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/vap/vitis-nix-config/thermostat.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'thermostat_simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/data/vap/vitis-nix-config/thermostat.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj thermostat_simulation_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/data/vap/vitis-nix-config/src/rtl/thermostat.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'thermostat'
ERROR: [VRFC 10-3760] type 'bit' does not match with the integer literal [/data/vap/vitis-nix-config/src/rtl/thermostat.vhdl:25]
ERROR: [VRFC 10-3782] unit 'behav' ignored due to previous errors [/data/vap/vitis-nix-config/src/rtl/thermostat.vhdl:14]
INFO: [VRFC 10-3070] VHDL file '/data/vap/vitis-nix-config/src/rtl/thermostat.vhdl' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/data/vap/vitis-nix-config/thermostat.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/data/vap/vitis-nix-config/thermostat.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'thermostat_simulation'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data/vap/vitis-nix-config/thermostat.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'thermostat_simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/data/vap/vitis-nix-config/thermostat.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj thermostat_simulation_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/data/vap/vitis-nix-config/src/rtl/thermostat.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'thermostat'
INFO: [VRFC 10-163] Analyzing VHDL file "/data/vap/vitis-nix-config/src/rtl/thermostat_simulation.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'thermostat_simulation'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/data/vap/vitis-nix-config/thermostat.sim/sim_1/behav/xsim'
xelab -wto fa76826cb94b4cc2a3728e1c2f90690d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot thermostat_simulation_behav xil_defaultlib.thermostat_simulation -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto fa76826cb94b4cc2a3728e1c2f90690d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot thermostat_simulation_behav xil_defaultlib.thermostat_simulation -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling architecture behav of entity xil_defaultlib.thermostat [thermostat_default]
Compiling architecture test of entity xil_defaultlib.thermostat_simulation
grep: /etc/issue: No such file or directory
grep: /etc/issue: No such file or directory
Built simulation snapshot thermostat_simulation_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /data/vap/vitis-nix-config/thermostat.sim/sim_1/behav/xsim/xsim.dir/thermostat_simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/data/vap/vitis-nix-config/thermostat.sim/sim_1/behav/xsim/xsim.dir/thermostat_simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Oct 21 03:09:06 2021. For additional details about this file, please refer to the WebTalk help file at /opt/xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Oct 21 03:09:06 2021...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 7896.855 ; gain = 0.000 ; free physical = 2265 ; free virtual = 9856
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/data/vap/vitis-nix-config/thermostat.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "thermostat_simulation_behav -key {Behavioral:sim_1:Functional:thermostat_simulation} -tclbatch {thermostat_simulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source thermostat_simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'thermostat_simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 7962.684 ; gain = 65.828 ; free physical = 2213 ; free virtual = 9805
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/thermostat_simulation/TS}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
