case__7: 
reg: 
case__10: 
muxpart: 
case__6: 
muxpart__5: 
muxpart__6: 
datapath__5: 
case__8: 
case__5: 
case: 
case__4: 
logic: 
case__3: 
clkdiv: 
datapath__7: 
datapath__1: 
case__9: 
muxpart__4: 
reg__1: 
state_machine: 
datapath__3: 
BCD_converter: 
datapath__4: 
case__11: 
stopwatch_main: 
datapath__6: 
datapath__2: 
datapath: 
counter: 
