// Seed: 2002187420
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    output id_3
);
  type_0 id_4 (
      .id_0(id_2),
      .id_1(id_0)
  );
endmodule
module module_1 (
    input id_0
    , id_19,
    output logic id_1,
    output reg id_2,
    input id_3,
    input logic id_4,
    input id_5,
    output logic id_6,
    input id_7,
    output id_8,
    inout id_9,
    output id_10,
    input id_11,
    output id_12,
    input id_13,
    output logic id_14,
    input id_15,
    input logic id_16,
    output id_17,
    output id_18
);
  assign id_18 = id_9;
  always @(posedge id_11 or posedge id_0[1'b0 : 1]) begin
    id_2 <= 1'h0;
  end
endmodule
