// Seed: 224039157
module module_0 ();
  if (-1) initial id_1 = id_1 && -1;
  else reg id_2;
  assign module_1.id_14 = 0;
  id_3 :
  assert property (@* id_1) begin : LABEL_0
    id_1 = id_2 && 1 == id_2;
    id_1 = -1'b0;
    begin : LABEL_0
      fork
        id_2 <= -1'b0;
      join
    end
    id_1 <= id_1;
    id_1 <= -1;
  end
endmodule
module module_1 (
    input wand id_0,
    output wor id_1,
    input tri0 id_2,
    input uwire id_3,
    output wor id_4,
    input uwire id_5,
    input wor id_6,
    output wand id_7,
    output supply0 id_8,
    input tri1 id_9,
    input wor id_10,
    input supply0 id_11,
    input supply1 id_12,
    output wire id_13,
    input supply1 id_14,
    input supply0 id_15,
    input tri1 id_16,
    output supply1 id_17,
    output wor id_18,
    input wor id_19,
    input wire id_20
);
  id_22(
      id_10, 1'b0, id_7, -1
  );
  module_0 modCall_1 ();
endmodule
