Record=SubProject|ProjectPath=Embedded\Embedded.PrjEmb
Record=TopLevelDocument|FileName=Altera_Cyclone_II_Nios_II_Dev_Board.SchDoc
Record=NEXUS_CORE|ComponentDesignator=P|BaseComponentDesignator=P|DocumentName=Altera_Cyclone_II_Nios_II_Dev_Board.SchDoc|LibraryReference=TSK3000A|SubProjectPath=Embedded\Embedded.PrjEmb|NEXUS_JTAG_INDEX=0|ComponentUniqueID=TFXFFQEJ|Description=TSK3000A OCD Microprocessor|ChildModel1=TSK3000A_MCU|ChildModel2=TSK3000A_MDU|ChildModel3=TSK3000A_OCDS|ChildModel4=TSK3000A_Shift_Barrel|ChildModel5=TSK3000A_Shift_Sequential|ChildModel6=Mult_32x32|ChildModel7=m33x33|Comment=TSK3000A|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0140 FPGA Processor Resource Usage.pdf#page=20|ComponentLink2Description=Embedded &Tools Guide|ComponentLink2URL=GU0111 Using the TSK3000 Embedded Tools.pdf|ComponentLink3Description=Embedded T&echnical References|ComponentLink3URL=TR0109 TSK3000 Embedded Tools Reference.pdf|ConfigurationParameters={}Version[1.0]{}Option_Processor[0]{}Option_Memory[4]{}Option_MDU[0]{}Option_OCDS[0]{}Option_Shifter[0]{}Option_InterruptCount[32]{}Option_DebugWhenReset[0]{}|ConfiguratorName=FPGA_MCU32|Footprint= |HelpURL=CR0121 TSK3000A 32 bit RISC Processor.pdf|LastRevisionNo=1.00.00|Library Name=FPGA Processors.IntLib|Library Reference=TSK3000A|Memory_Configuration=Record[PERIPHERAL]{}ComponentDesignator[IO]{}Memory_Depth[0x0002]{}Memory_UsageType[rom]{}ProgramDownloadAddress[0xFF000000]{}Memory_BusType[TSK3000:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[WI_P]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[CODE_EXPORT]{}ExportType[]{n}Record[NEXUS_CORE]{}ComponentDesignator[irom]{}Memory_Depth[8K]{}Memory_UsageType[rom]{}ProgramDownloadAddress[0]{}Memory_BusType[TSK3000:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[NEXUS_CORE]{}ComponentDesignator[xrom]{}Memory_Depth[8K]{}Memory_UsageType[rom]{}ProgramDownloadAddress[0x1000000]{}Memory_BusType[TSK3000:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[WI_M]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[NEXUS_CORE]{}ComponentDesignator[iram]{}Memory_Depth[8K]{}Memory_UsageType[ram]{}ProgramDownloadAddress[8K]{}Memory_BusType[TSK3000:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[NEXUS_CORE]{}ComponentDesignator[xram]{}Memory_Depth[8K]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0x01002000]{}Memory_BusType[TSK3000:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}|Nexus_Core=Processor_OCDS|Nexus_JTAG_Device=True|Nexus_JTAG_Order=0|PCB3D= |ProgramLogicalTopAddress=0|Published=17-Nov-2004|Publisher=Altium Limited|Signal Integrity= |Simulation= 
Record=NEXUS_CORE|ComponentDesignator=U2|BaseComponentDesignator=U2|DocumentName=Altera_Cyclone_II_Nios_II_Dev_Board.SchDoc|LibraryReference=FRQCNT2|SubProjectPath= |NEXUS_JTAG_INDEX=1|ComponentUniqueID=WDUGRLAL|Description=Frequency Counter|Comment=FRQCNT2|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0134 FPGA Instrument Resource Usage.pdf#page=3|Core Revision=1.00.00|Footprint= |HelpURL=CR0101 FRQCNT2 Frequency Counter.pdf|LastRevisionNo=1.00.00|Library Name=FPGA Instruments.IntLib|Library Reference=FRQCNT2|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=3-Nov-2004|Publisher=Altium Limited|Signal Integrity= |Simulation= 
Record=NEXUS_CORE|ComponentDesignator=BRAM|BaseComponentDesignator=BRAM|DocumentName=Altera_Cyclone_II_Nios_II_Dev_Board.SchDoc|LibraryReference=RAMSEB_32x4K|SubProjectPath= |NEXUS_JTAG_INDEX=0|ComponentUniqueID=GGUOPEXV|Description=Single Port RAM, Enable, Byte Write Enable|Comment=RAMSEB_32x4K|Component Kind=Standard|Footprint= |Library Name=FPGA Memories.IntLib|Library Reference=RAMSEB_32x4K|Memory_ByteWrites=True|Memory_ClockEdge=Rising|Memory_ContentFile= |Memory_Depth=4096|Memory_EnablePin=True|Memory_Type=RAM_SinglePortBlock|Memory_Width=32|Nexus_Core=Memory_Program|PCB3D= |Published=11/10/2004|Publisher=Altium Hobart Technology Center|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=BRAM|DocumentName=Altera_Cyclone_II_Nios_II_Dev_Board.SchDoc|LibraryReference=RAMSEB_32x4K|SubProjectPath= |Configuration= |Description=Single Port RAM, Enable, Byte Write Enable|SubPartUniqueId1=GGUOPEXV|SubPartDocPath1=Altera_Cyclone_II_Nios_II_Dev_Board.SchDoc|Comment=RAMSEB_32x4K|Component Kind=Standard|Footprint= |Library Name=FPGA Memories.IntLib|Library Reference=RAMSEB_32x4K|Memory_ByteWrites=True|Memory_ClockEdge=Rising|Memory_ContentFile= |Memory_Depth=4096|Memory_EnablePin=True|Memory_Type=RAM_SinglePortBlock|Memory_Width=32|Nexus_Core=Memory_Program|PCB3D= |Published=11/10/2004|Publisher=Altium Hobart Technology Center|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=P|DocumentName=Altera_Cyclone_II_Nios_II_Dev_Board.SchDoc|LibraryReference=TSK3000A|SubProjectPath=Embedded\Embedded.PrjEmb|Configuration= |Description=TSK3000A OCD Microprocessor|SubPartUniqueId1=TFXFFQEJ|SubPartDocPath1=Altera_Cyclone_II_Nios_II_Dev_Board.SchDoc|ChildModel1=TSK3000A_MCU|ChildModel2=TSK3000A_MDU|ChildModel3=TSK3000A_OCDS|ChildModel4=TSK3000A_Shift_Barrel|ChildModel5=TSK3000A_Shift_Sequential|ChildModel6=Mult_32x32|ChildModel7=m33x33|Comment=TSK3000A|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0140 FPGA Processor Resource Usage.pdf#page=20|ComponentLink2Description=Embedded &Tools Guide|ComponentLink2URL=GU0111 Using the TSK3000 Embedded Tools.pdf|ComponentLink3Description=Embedded T&echnical References|ComponentLink3URL=TR0109 TSK3000 Embedded Tools Reference.pdf|ConfigurationParameters={}Version[1.0]{}Option_Processor[0]{}Option_Memory[4]{}Option_MDU[0]{}Option_OCDS[0]{}Option_Shifter[0]{}Option_InterruptCount[32]{}Option_DebugWhenReset[0]{}|ConfiguratorName=FPGA_MCU32|Footprint= |HelpURL=CR0121 TSK3000A 32 bit RISC Processor.pdf|LastRevisionNo=1.00.00|Library Name=FPGA Processors.IntLib|Library Reference=TSK3000A|Memory_Configuration=Record[PERIPHERAL]{}ComponentDesignator[IO]{}Memory_Depth[0x0002]{}Memory_UsageType[rom]{}ProgramDownloadAddress[0xFF000000]{}Memory_BusType[TSK3000:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[WI_P]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[CODE_EXPORT]{}ExportType[]{n}Record[NEXUS_CORE]{}ComponentDesignator[irom]{}Memory_Depth[8K]{}Memory_UsageType[rom]{}ProgramDownloadAddress[0]{}Memory_BusType[TSK3000:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[NEXUS_CORE]{}ComponentDesignator[xrom]{}Memory_Depth[8K]{}Memory_UsageType[rom]{}ProgramDownloadAddress[0x1000000]{}Memory_BusType[TSK3000:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[WI_M]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[NEXUS_CORE]{}ComponentDesignator[iram]{}Memory_Depth[8K]{}Memory_UsageType[ram]{}ProgramDownloadAddress[8K]{}Memory_BusType[TSK3000:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[NEXUS_CORE]{}ComponentDesignator[xram]{}Memory_Depth[8K]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0x01002000]{}Memory_BusType[TSK3000:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}|Nexus_Core=Processor_OCDS|Nexus_JTAG_Device=True|Nexus_JTAG_Order=0|PCB3D= |ProgramLogicalTopAddress=0|Published=17-Nov-2004|Publisher=Altium Limited|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=U2|DocumentName=Altera_Cyclone_II_Nios_II_Dev_Board.SchDoc|LibraryReference=FRQCNT2|SubProjectPath= |Configuration= |Description=Frequency Counter|SubPartUniqueId1=WDUGRLAL|SubPartDocPath1=Altera_Cyclone_II_Nios_II_Dev_Board.SchDoc|Comment=FRQCNT2|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0134 FPGA Instrument Resource Usage.pdf#page=3|Core Revision=1.00.00|Footprint= |HelpURL=CR0101 FRQCNT2 Frequency Counter.pdf|LastRevisionNo=1.00.00|Library Name=FPGA Instruments.IntLib|Library Reference=FRQCNT2|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=3-Nov-2004|Publisher=Altium Limited|Signal Integrity= |Simulation= 
Record=Configuration|Name=EP2C35F484C6|DeviceName=EP2C35F672C6
