/*
################################
# 1. Initial Data by li        #
################################
lui   x1, 0xAAAAA        

lui   x14, 0xBBBBB        

lui   x22, 0xCCCCD        
addi  x22, x22, -0x334    

lui   x28, 0x4            

lui   x29, 0x6            

lui   x30, 0x6            

lui   x31, 0x7

################################
# 2. Verify Data Memory        #
################################
sw  x1, 0x10(x28)
lw  x2, 0x10(x28)
sh  x2, 0x20(x28)
lh  x3, 0x20(x28)
sh  x3, 0x30(x28)
lhu x4, 0x30(x28)
sb  x4, 0x40(x28)
lb  x5, 0x40(x28)
sb  x5, 0x50(x28)
lbu x6, 0x50(x28)

################################
# 3. Verify Input Peripherals  #
################################
lw   x9, 0x10(x29)
lh  x10, 0x10(x29)
lb  x11, 0x10(x29)
lhu x12, 0x10(x29)
lbu x13, 0x10(x29)

################################
# 4. Verify Output Peripherals #
################################
sw  x14, 0x10(x30)
lw  x15, 0x10(x30)
sh  x15, 0x20(x30)
lh  x16, 0x20(x30)
sb  x16, 0x30(x30)
lb  x17, 0x30(x30)
sh  x17, 0x40(x30)
lhu x18, 0x40(x30)
sb  x18, 0x50(x30)
lbu x19, 0x50(x30)

################################
# 5. Verify UART Register      #
################################
sw  x22, 0x0(x31)
lw  x23, 0x0(x31)
sh  x23, 0x0(x31)
lh  x24, 0x0(x31)
sh  x24, 0x0(x31)
lhu x25, 0x0(x31)
sb  x25, 0x0(x31)
lb  x26, 0x0(x31)
sb  x26, 0x0(x31)
lbu x27, 0x0(x31)
*/
b7 a0 aa aa   
37 b7 bb bb   
37 db cc cc   
13 0b cb cc   
37 4e 00 00   
b7 6e 00 00   
37 6f 00 00   
b7 7f 00 00   
23 28 1e 00   
03 21 0e 01   
23 10 2e 02   
83 11 0e 02   
23 18 3e 02   
03 52 0e 03   
23 00 4e 04   
83 02 0e 04   
23 08 5e 04   
03 43 0e 05   
83 a4 0e 01   
03 95 0e 01   
83 85 0e 01   
03 d6 0e 01   
83 c6 0e 01   
23 28 ef 00   
83 27 0f 01   
23 10 ff 02   
03 18 0f 02   
23 08 0f 03   
83 08 0f 03   
23 10 1f 05   
03 59 0f 04   
23 08 2f 05   
83 49 0f 05   
23 a0 6f 01   
83 ab 0f 00   
23 90 7f 01   
03 9c 0f 00   
23 90 8f 01   
83 dc 0f 00   
23 80 9f 01   
03 8d 0f 00   
23 80 af 01   
83 cd 0f 00   
