# Benchmark "shift_reg_break_dv" written by ABC on Sun Jul 13 20:25:47 2025
.model shift_reg_break_dv
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins_valid outs_ready
.outputs ins_ready outs[0] outs[1] outs[2] outs[3] outs[4] outs[5] outs[6] \
 outs[7] outs[8] outs[9] outs[10] outs_valid

.latch        n58 Memory[0][0]  2
.latch        n63 Memory[0][1]  2
.latch        n68 Memory[0][2]  2
.latch        n73 Memory[0][3]  2
.latch        n78 Memory[0][4]  2
.latch        n83 Memory[0][5]  2
.latch        n88 Memory[0][6]  2
.latch        n93 Memory[0][7]  2
.latch        n98 Memory[0][8]  2
.latch       n103 Memory[0][9]  2
.latch       n108 Memory[0][10]  2
.latch       n113 Memory[1][0]  2
.latch       n118 Memory[1][1]  2
.latch       n123 Memory[1][2]  2
.latch       n128 Memory[1][3]  2
.latch       n133 Memory[1][4]  2
.latch       n138 Memory[1][5]  2
.latch       n143 Memory[1][6]  2
.latch       n148 Memory[1][7]  2
.latch       n153 Memory[1][8]  2
.latch       n158 Memory[1][9]  2
.latch       n163 Memory[1][10]  2
.latch       n168 control.valid_reg[0]  2
.latch       n173 control.valid_reg[1]  2

.names outs_ready control.valid_reg[1] ins_ready
01 0
.names Memory[0][0] ins_ready new_n102
10 1
.names ins[0] ins_ready new_n103_1
11 1
.names new_n102 new_n103_1 n58
00 0
.names Memory[0][1] ins_ready new_n105
10 1
.names ins[1] ins_ready new_n106
11 1
.names new_n105 new_n106 n63
00 0
.names Memory[0][2] ins_ready new_n108_1
10 1
.names ins[2] ins_ready new_n109
11 1
.names new_n108_1 new_n109 n68
00 0
.names Memory[0][3] ins_ready new_n111
10 1
.names ins[3] ins_ready new_n112
11 1
.names new_n111 new_n112 n73
00 0
.names Memory[0][4] ins_ready new_n114
10 1
.names ins[4] ins_ready new_n115
11 1
.names new_n114 new_n115 n78
00 0
.names Memory[0][5] ins_ready new_n117
10 1
.names ins[5] ins_ready new_n118_1
11 1
.names new_n117 new_n118_1 n83
00 0
.names Memory[0][6] ins_ready new_n120
10 1
.names ins[6] ins_ready new_n121
11 1
.names new_n120 new_n121 n88
00 0
.names Memory[0][7] ins_ready new_n123_1
10 1
.names ins[7] ins_ready new_n124
11 1
.names new_n123_1 new_n124 n93
00 0
.names Memory[0][8] ins_ready new_n126
10 1
.names ins[8] ins_ready new_n127
11 1
.names new_n126 new_n127 n98
00 0
.names Memory[0][9] ins_ready new_n129
10 1
.names ins[9] ins_ready new_n130
11 1
.names new_n129 new_n130 n103
00 0
.names Memory[0][10] ins_ready new_n132
10 1
.names ins[10] ins_ready new_n133_1
11 1
.names new_n132 new_n133_1 n108
00 0
.names Memory[1][0] ins_ready new_n135
10 1
.names Memory[0][0] ins_ready new_n136
11 1
.names new_n135 new_n136 n113
00 0
.names Memory[1][1] ins_ready new_n138_1
10 1
.names Memory[0][1] ins_ready new_n139
11 1
.names new_n138_1 new_n139 n118
00 0
.names Memory[1][2] ins_ready new_n141
10 1
.names Memory[0][2] ins_ready new_n142
11 1
.names new_n141 new_n142 n123
00 0
.names Memory[1][3] ins_ready new_n144
10 1
.names Memory[0][3] ins_ready new_n145
11 1
.names new_n144 new_n145 n128
00 0
.names Memory[1][4] ins_ready new_n147
10 1
.names Memory[0][4] ins_ready new_n148_1
11 1
.names new_n147 new_n148_1 n133
00 0
.names Memory[1][5] ins_ready new_n150
10 1
.names Memory[0][5] ins_ready new_n151
11 1
.names new_n150 new_n151 n138
00 0
.names Memory[1][6] ins_ready new_n153_1
10 1
.names Memory[0][6] ins_ready new_n154
11 1
.names new_n153_1 new_n154 n143
00 0
.names Memory[1][7] ins_ready new_n156
10 1
.names Memory[0][7] ins_ready new_n157
11 1
.names new_n156 new_n157 n148
00 0
.names Memory[1][8] ins_ready new_n159
10 1
.names Memory[0][8] ins_ready new_n160
11 1
.names new_n159 new_n160 n153
00 0
.names Memory[1][9] ins_ready new_n162
10 1
.names Memory[0][9] ins_ready new_n163_1
11 1
.names new_n162 new_n163_1 n158
00 0
.names Memory[1][10] ins_ready new_n165
10 1
.names Memory[0][10] ins_ready new_n166
11 1
.names new_n165 new_n166 n163
00 0
.names control.valid_reg[0] ins_ready new_n168_1
10 1
.names ins_valid ins_ready new_n169
11 1
.names new_n168_1 new_n169 new_n170
00 1
.names rst new_n170 n168
00 1
.names control.valid_reg[0] ins_ready new_n172
01 1
.names rst new_n172 n173
00 1
.names Memory[1][0] outs[0]
1 1
.names Memory[1][1] outs[1]
1 1
.names Memory[1][2] outs[2]
1 1
.names Memory[1][3] outs[3]
1 1
.names Memory[1][4] outs[4]
1 1
.names Memory[1][5] outs[5]
1 1
.names Memory[1][6] outs[6]
1 1
.names Memory[1][7] outs[7]
1 1
.names Memory[1][8] outs[8]
1 1
.names Memory[1][9] outs[9]
1 1
.names Memory[1][10] outs[10]
1 1
.names control.valid_reg[1] outs_valid
1 1
.end
