
---------- Begin Simulation Statistics ----------
final_tick                               2542167114500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 231193                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   231191                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.16                       # Real time elapsed on the host
host_tick_rate                              669437579                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4198530                       # Number of instructions simulated
sim_ops                                       4198530                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012157                       # Number of seconds simulated
sim_ticks                                 12157269500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             51.057626                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  364554                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               714005                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2639                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            114659                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            966278                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              29081                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          194127                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           165046                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1172846                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71921                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        29395                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4198530                       # Number of instructions committed
system.cpu.committedOps                       4198530                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.787923                       # CPI: cycles per instruction
system.cpu.discardedOps                        322038                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   619854                       # DTB accesses
system.cpu.dtb.data_acv                           129                       # DTB access violations
system.cpu.dtb.data_hits                      1481127                       # DTB hits
system.cpu.dtb.data_misses                       8543                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   417548                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       876485                       # DTB read hits
system.cpu.dtb.read_misses                       7621                       # DTB read misses
system.cpu.dtb.write_accesses                  202306                       # DTB write accesses
system.cpu.dtb.write_acv                           86                       # DTB write access violations
system.cpu.dtb.write_hits                      604642                       # DTB write hits
system.cpu.dtb.write_misses                       922                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18283                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3706750                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1167751                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           688544                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17078826                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172774                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  980519                       # ITB accesses
system.cpu.itb.fetch_acv                          420                       # ITB acv
system.cpu.itb.fetch_hits                      975198                       # ITB hits
system.cpu.itb.fetch_misses                      5321                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.81% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4237     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6103                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14447                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.32%     47.32% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.67% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2696     52.33%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5152                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11195495500     92.06%     92.06% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9368500      0.08%     92.13% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19471000      0.16%     92.29% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               937097000      7.71%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12161432000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899481                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944876                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592114                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743809                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8195809000     67.39%     67.39% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3965623000     32.61%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24300768                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85435      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542908     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839940     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592964     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104944      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4198530                       # Class of committed instruction
system.cpu.quiesceCycles                        13771                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7221942                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          436                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158327                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318260                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542167114500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542167114500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22772457                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22772457                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22772457                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22772457                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116781.830769                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116781.830769                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116781.830769                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116781.830769                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13008492                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13008492                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13008492                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13008492                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66710.215385                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66710.215385                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66710.215385                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66710.215385                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22422960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22422960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116786.250000                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116786.250000                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12808995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12808995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66713.515625                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66713.515625                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542167114500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.282498                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539671899000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.282498                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205156                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205156                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542167114500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130881                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34897                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88886                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34523                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28971                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28971                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89476                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41300                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267776                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267776                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478358                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11411200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11411200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6719104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6719545                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18142009                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               65                       # Total snoops (count)
system.membus.snoopTraffic                       4160                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160162                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002728                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052164                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159725     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     437      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160162                       # Request fanout histogram
system.membus.reqLayer0.occupancy              353500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           836787038                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378107250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542167114500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          474477250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542167114500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542167114500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542167114500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542167114500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542167114500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542167114500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542167114500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542167114500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542167114500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542167114500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542167114500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542167114500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542167114500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542167114500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542167114500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542167114500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542167114500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542167114500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542167114500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542167114500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542167114500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542167114500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542167114500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542167114500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542167114500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542167114500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542167114500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542167114500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5722496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4496960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10219456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5722496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5722496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233408                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89414                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159679                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34897                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34897                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470705696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         369898849                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             840604545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470705696                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470705696                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183709673                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183709673                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183709673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470705696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        369898849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1024314218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121471.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79396.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69775.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000164966250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7472                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7472                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414206                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114058                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159679                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123564                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159679                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123564                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10508                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2093                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5798                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.76                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2037162500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  745855000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4834118750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13656.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32406.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105483                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81999                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.71                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.51                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159679                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123564                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136770                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12086                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83127                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.328173                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.166156                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.575789                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35263     42.42%     42.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24673     29.68%     72.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10160     12.22%     84.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4716      5.67%     90.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2487      2.99%     92.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1443      1.74%     94.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          971      1.17%     95.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          590      0.71%     96.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2824      3.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83127                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7472                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.963196                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.376842                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.679438                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1329     17.79%     17.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5651     75.63%     93.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           310      4.15%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            81      1.08%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            38      0.51%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            27      0.36%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           12      0.16%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            7      0.09%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            8      0.11%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            3      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7472                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7472                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.253747                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.237386                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.762957                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6634     88.78%     88.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               98      1.31%     90.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              503      6.73%     96.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              164      2.19%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               67      0.90%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7472                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9546944                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  672512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7772672                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10219456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7908096                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       785.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       639.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    840.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    650.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12157264500                       # Total gap between requests
system.mem_ctrls.avgGap                      42921.68                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5081344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4465600                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7772672                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417967537.858727276325                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 367319322.813399851322                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 639343563.124927043915                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89414                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123564                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2575269750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2258849000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298555268250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28801.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32147.57                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2416199.45                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            319372200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169735170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           568765260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314959140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     959453040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5301102600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        204305280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7837692690                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.691860                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    478093000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    405860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11273316500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274225980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145731795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           496315680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          318999420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     959453040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5252255880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        245439360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7692421155                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.742505                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    585254500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    405860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11166155000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542167114500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              999457                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12150069500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542167114500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1700358                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1700358                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1700358                       # number of overall hits
system.cpu.icache.overall_hits::total         1700358                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89477                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89477                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89477                       # number of overall misses
system.cpu.icache.overall_misses::total         89477                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5501846000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5501846000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5501846000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5501846000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1789835                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1789835                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1789835                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1789835                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049992                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049992                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049992                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049992                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61488.941292                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61488.941292                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61488.941292                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61488.941292                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88886                       # number of writebacks
system.cpu.icache.writebacks::total             88886                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89477                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89477                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89477                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89477                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5412370000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5412370000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5412370000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5412370000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049992                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049992                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049992                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049992                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60488.952468                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60488.952468                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60488.952468                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60488.952468                       # average overall mshr miss latency
system.cpu.icache.replacements                  88886                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1700358                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1700358                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89477                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89477                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5501846000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5501846000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1789835                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1789835                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049992                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049992                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61488.941292                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61488.941292                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89477                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89477                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5412370000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5412370000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049992                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049992                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60488.952468                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60488.952468                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542167114500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.840568                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1755699                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88964                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.734938                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.840568                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995782                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995782                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          347                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3669146                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3669146                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542167114500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1337501                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1337501                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1337501                       # number of overall hits
system.cpu.dcache.overall_hits::total         1337501                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105992                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105992                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105992                       # number of overall misses
system.cpu.dcache.overall_misses::total        105992                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6793575500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6793575500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6793575500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6793575500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1443493                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1443493                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1443493                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1443493                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073427                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073427                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073427                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073427                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64095.172277                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64095.172277                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64095.172277                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64095.172277                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34721                       # number of writebacks
system.cpu.dcache.writebacks::total             34721                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36595                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36595                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36595                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36595                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69397                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69397                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69397                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69397                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4420146000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4420146000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4420146000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4420146000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048076                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048076                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048076                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048076                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63693.617880                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63693.617880                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63693.617880                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63693.617880                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data       103875                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       103875                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69241                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       806210                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          806210                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49558                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49558                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3312918500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3312918500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       855768                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       855768                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057911                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057911                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66849.317971                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66849.317971                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9145                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9145                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40413                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40413                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2696373000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2696373000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047224                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047224                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66720.436493                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66720.436493                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531291                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531291                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56434                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56434                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3480657000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3480657000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587725                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587725                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096021                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096021                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61676.595669                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61676.595669                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27450                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27450                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28984                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28984                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1723773000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1723773000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049316                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049316                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59473.261110                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59473.261110                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10303                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10303                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          886                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          886                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63135500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63135500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079185                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079185                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71259.029345                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71259.029345                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          886                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          886                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62249500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62249500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079185                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079185                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70259.029345                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70259.029345                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542167114500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.415452                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1398905                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69241                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.203420                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.415452                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978921                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978921                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          744                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          232                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3001873                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3001873                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2949771312500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 345327                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749952                       # Number of bytes of host memory used
host_op_rate                                   345327                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1480.35                       # Real time elapsed on the host
host_tick_rate                              273785597                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   511204088                       # Number of instructions simulated
sim_ops                                     511204088                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.405298                       # Number of seconds simulated
sim_ticks                                405298095000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             62.981741                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                23486700                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             37291284                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               5889                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           2372374                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          38561366                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             117213                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          807561                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           690348                       # Number of indirect misses.
system.cpu.branchPred.lookups                47583431                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  951468                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        81421                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   506266322                       # Number of instructions committed
system.cpu.committedOps                     506266322                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.600039                       # CPI: cycles per instruction
system.cpu.discardedOps                       5670158                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                108309195                       # DTB accesses
system.cpu.dtb.data_acv                            44                       # DTB access violations
system.cpu.dtb.data_hits                    111265259                       # DTB hits
system.cpu.dtb.data_misses                       9053                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 92805892                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     94456504                       # DTB read hits
system.cpu.dtb.read_misses                       6619                       # DTB read misses
system.cpu.dtb.write_accesses                15503303                       # DTB write accesses
system.cpu.dtb.write_acv                           31                       # DTB write access violations
system.cpu.dtb.write_hits                    16808755                       # DTB write hits
system.cpu.dtb.write_misses                      2434                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions           174633922                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          233779406                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         112642603                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         20472230                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       112501820                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.624985                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                95922199                       # ITB accesses
system.cpu.itb.fetch_acv                          440                       # ITB acv
system.cpu.itb.fetch_hits                    94685528                       # ITB hits
system.cpu.itb.fetch_misses                   1236671                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   334      0.90%      0.90% # number of callpals executed
system.cpu.kern.callpal::tbi                       10      0.03%      0.92% # number of callpals executed
system.cpu.kern.callpal::swpipl                 21453     57.50%     58.42% # number of callpals executed
system.cpu.kern.callpal::rdps                    1520      4.07%     62.49% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     62.49% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     62.50% # number of callpals executed
system.cpu.kern.callpal::rti                     2187      5.86%     68.36% # number of callpals executed
system.cpu.kern.callpal::callsys                  889      2.38%     70.74% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     70.75% # number of callpals executed
system.cpu.kern.callpal::rdunique               10912     29.25%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  37312                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      44725                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      366                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8247     34.09%     34.09% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     137      0.57%     34.66% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     415      1.72%     36.37% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   15393     63.63%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                24192                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8230     48.38%     48.38% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      137      0.81%     49.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      415      2.44%     51.62% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8230     48.38%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 17012                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             393357750000     97.05%     97.05% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               252979500      0.06%     97.12% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               392003500      0.10%     97.21% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             11297492500      2.79%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         405300225500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.997939                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.534659                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.703208                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2005                      
system.cpu.kern.mode_good::user                  2003                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              2517                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2003                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.796583                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.886384                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        33017927000      8.15%      8.15% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         372202634500     91.83%     99.98% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             79664000      0.02%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      334                       # number of times the context was actually changed
system.cpu.numCycles                        810045626                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       366                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2154206      0.43%      0.43% # Class of committed instruction
system.cpu.op_class_0::IntAlu               220614626     43.58%     44.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                3712845      0.73%     44.74% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     44.74% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              86608386     17.11%     61.84% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               2778845      0.55%     62.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt              33389467      6.60%     68.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult             46911237      9.27%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                550079      0.11%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               222000      0.04%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::MemRead               62910496     12.43%     90.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12746114      2.52%     93.35% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          29429231      5.81%     99.16% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          4045803      0.80%     99.96% # Class of committed instruction
system.cpu.op_class_0::IprAccess               192987      0.04%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                506266322                       # Class of committed instruction
system.cpu.quiesceCycles                       550564                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       697543806                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  4567040                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 541                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        574                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          304                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1104594                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2208893                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 407604198000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 407604198000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        71561                       # number of demand (read+write) misses
system.iocache.demand_misses::total             71561                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        71561                       # number of overall misses
system.iocache.overall_misses::total            71561                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   8443976527                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   8443976527                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   8443976527                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   8443976527                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        71561                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           71561                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        71561                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          71561                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117996.905116                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117996.905116                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117996.905116                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117996.905116                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           711                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   19                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    37.421053                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          71360                       # number of writebacks
system.iocache.writebacks::total                71360                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        71561                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        71561                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        71561                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        71561                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   4861856617                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   4861856617                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   4861856617                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   4861856617                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67940.031819                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67940.031819                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67940.031819                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67940.031819                       # average overall mshr miss latency
system.iocache.replacements                     71561                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          201                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              201                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     23314878                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     23314878                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115994.417910                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115994.417910                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     13264878                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     13264878                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65994.417910                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65994.417910                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   8420661649                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   8420661649                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118002.545530                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118002.545530                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   4848591739                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   4848591739                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67945.512038                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67945.512038                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 407604198000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  71561                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                71561                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               644049                       # Number of tag accesses
system.iocache.tags.data_accesses              644049                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 407604198000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                2069                       # Transaction distribution
system.membus.trans_dist::ReadResp             820209                       # Transaction distribution
system.membus.trans_dist::WriteReq               2868                       # Transaction distribution
system.membus.trans_dist::WriteResp              2868                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       311566                       # Transaction distribution
system.membus.trans_dist::WritebackClean       588805                       # Transaction distribution
system.membus.trans_dist::CleanEvict           203931                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               55                       # Transaction distribution
system.membus.trans_dist::ReadExReq            214803                       # Transaction distribution
system.membus.trans_dist::ReadExResp           214803                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         588806                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        229335                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         71360                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1766416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1766416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         9874                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1331863                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1341739                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3251277                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     75367040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     75367040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave        11736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     43785088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     43796824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               123730904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              202                       # Total snoops (count)
system.membus.snoopTraffic                      12928                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1109296                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000272                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016498                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1108994     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     302      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1109296                       # Request fanout histogram
system.membus.reqLayer0.occupancy             9115500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          5950100456                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.5                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1126878                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2384773250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 407604198000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         3115767500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 407604198000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 407604198000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 407604198000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 407604198000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 407604198000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 407604198000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 407604198000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 407604198000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 407604198000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 407604198000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 407604198000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 407604198000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 407604198000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 407604198000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 407604198000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 407604198000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 407604198000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 407604198000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 407604198000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 407604198000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 407604198000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 407604198000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 407604198000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 407604198000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 407604198000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 407604198000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 407604198000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 407604198000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       37683520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       28411904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           66095424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     37683520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      37683520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     19940224                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19940224                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          588805                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          443936                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1032741                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       311566                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             311566                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          92977294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          70101252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             163078546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     92977294                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         92977294                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       49198909                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             49198909                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       49198909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         92977294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         70101252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            212277455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    897656.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    543237.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    439098.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001484171250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        54613                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        54613                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2842539                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             845086                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1032741                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     900320                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1032741                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   900320                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  50406                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2664                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             56954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             36654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             53279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             50185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             70748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             61077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            109149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             50636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            110103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             39487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            65802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            60881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            53712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            56394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            56593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            50681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             52249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             28351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             48617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             50740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             67934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             58287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            105938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             46950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            108731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             39026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            59316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            48791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            48583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            50312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            44527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            39302                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  11978076500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4911675000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             30396857750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12193.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30943.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       232                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   724034                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  689018                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.71                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.76                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1032741                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               900320                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  937765                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   43489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1081                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  47327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  50257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  50702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  50638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  50765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  51554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  51406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  52145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  53617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  54743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  54074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  53998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  54421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  54300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  54748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  55320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    833                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       466939                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    257.680939                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   162.115524                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   284.083940                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       169385     36.28%     36.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       148790     31.86%     68.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        50668     10.85%     78.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        25318      5.42%     84.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        14684      3.14%     87.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8940      1.91%     89.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7142      1.53%     91.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4672      1.00%     92.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        37340      8.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       466939                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        54613                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.987109                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     14.225457                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     14.653527                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          50626     92.70%     92.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          3384      6.20%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           412      0.75%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           69      0.13%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           70      0.13%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           13      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            2      0.00%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            5      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            9      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            5      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            5      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         54613                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        54613                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.436636                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.411628                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.946879                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            43464     79.59%     79.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1268      2.32%     81.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8263     15.13%     97.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              923      1.69%     98.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              417      0.76%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              174      0.32%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               61      0.11%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               19      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                7      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                4      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         54613                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               62869440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3225984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                57449856                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                66095424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             57620480                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       155.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       141.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    163.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    142.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.32                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  405298095000                       # Total gap between requests
system.mem_ctrls.avgGap                     209666.48                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     34767168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     28102272                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     57449856                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 85781720.735697016120                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 69337291.111619949341                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 141747165.132863491774                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       588805                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       443936                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       900320                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  16771830500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  13625027250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9662619405750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28484.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30691.42                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10732427.81                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1717576980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            912894840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3524903760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2289612060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     31993855920.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     105825370650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      66519915360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       212784129570                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        525.006488                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 171810677750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13533780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 219957669750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1616631660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            859233540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3489382260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2396475900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     31993855920.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     111583484430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      61670977440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       213610041150                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        527.044276                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 159167084750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13533780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 232601262750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 407604198000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 2270                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2270                       # Transaction distribution
system.iobus.trans_dist::WriteReq               74228                       # Transaction distribution
system.iobus.trans_dist::WriteResp              74228                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1592                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          216                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2090                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5856                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9874                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  152996                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6368                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          165                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1045                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3294                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        11736                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4580384                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1722000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               189000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            71762000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             7006000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           372893527                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5638000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1449000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              117500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 732                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           366                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283229.903227                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          366    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             366                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    407311398000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    292800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 407604198000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     97250085                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         97250085                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     97250085                       # number of overall hits
system.cpu.icache.overall_hits::total        97250085                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       588806                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         588806                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       588806                       # number of overall misses
system.cpu.icache.overall_misses::total        588806                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  36375433000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  36375433000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  36375433000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  36375433000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     97838891                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     97838891                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     97838891                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     97838891                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006018                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006018                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006018                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006018                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61778.298795                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61778.298795                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61778.298795                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61778.298795                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       588805                       # number of writebacks
system.cpu.icache.writebacks::total            588805                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       588806                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       588806                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       588806                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       588806                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  35786627000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  35786627000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  35786627000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  35786627000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006018                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006018                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006018                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006018                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60778.298795                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60778.298795                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60778.298795                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60778.298795                       # average overall mshr miss latency
system.cpu.icache.replacements                 588805                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     97250085                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        97250085                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       588806                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        588806                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  36375433000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  36375433000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     97838891                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     97838891                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61778.298795                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61778.298795                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       588806                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       588806                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  35786627000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  35786627000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60778.298795                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60778.298795                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 407604198000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999970                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            97888198                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            588805                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            166.248925                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999970                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          324                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         196266588                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        196266588                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 407604198000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    110184175                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        110184175                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    110184175                       # number of overall hits
system.cpu.dcache.overall_hits::total       110184175                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       643548                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         643548                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       643548                       # number of overall misses
system.cpu.dcache.overall_misses::total        643548                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  39340399000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  39340399000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  39340399000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  39340399000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    110827723                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    110827723                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    110827723                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    110827723                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005807                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005807                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005807                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005807                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61130.481332                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61130.481332                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61130.481332                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61130.481332                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       240206                       # number of writebacks
system.cpu.dcache.writebacks::total            240206                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       201426                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       201426                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       201426                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       201426                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       442122                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       442122                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       442122                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       442122                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4937                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4937                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27511251500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27511251500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27511251500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27511251500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    373398500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    373398500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003989                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003989                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003989                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003989                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62225.475095                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62225.475095                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62225.475095                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62225.475095                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 75632.671663                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 75632.671663                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 443936                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     93844234                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        93844234                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       253005                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        253005                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16307104000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16307104000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     94097239                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     94097239                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002689                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002689                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64453.682734                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64453.682734                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        25731                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        25731                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       227274                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       227274                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         2069                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2069                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14607209000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14607209000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    373398500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    373398500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002415                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002415                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64271.359680                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64271.359680                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 180472.933784                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 180472.933784                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16339941                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16339941                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       390543                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       390543                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  23033295000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23033295000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16730484                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16730484                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023343                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023343                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58977.615781                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58977.615781                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       175695                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       175695                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       214848                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       214848                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2868                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2868                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12904042500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12904042500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012842                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012842                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60061.264243                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60061.264243                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        49683                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        49683                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1873                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1873                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    140150500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    140150500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        51556                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        51556                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.036329                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.036329                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 74826.748532                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 74826.748532                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1870                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1870                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    138113500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    138113500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.036271                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.036271                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 73857.486631                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73857.486631                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        51086                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        51086                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        51086                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        51086                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 407604198000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           105065523                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            443936                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            236.668175                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          696                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           87                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          123                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         222304666                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        222304666                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2961789810500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               16543231                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749952                       # Number of bytes of host memory used
host_op_rate                                 16543170                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    31.48                       # Real time elapsed on the host
host_tick_rate                              381754630                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   520816046                       # Number of instructions simulated
sim_ops                                     520816046                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012018                       # Number of seconds simulated
sim_ticks                                 12018498000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             83.098085                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  840523                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1011483                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                555                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             31160                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1038963                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              16940                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          118947                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           102007                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1114894                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   28149                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         8666                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     9611958                       # Number of instructions committed
system.cpu.committedOps                       9611958                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.500739                       # CPI: cycles per instruction
system.cpu.discardedOps                         91607                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  1628811                       # DTB accesses
system.cpu.dtb.data_acv                            33                       # DTB access violations
system.cpu.dtb.data_hits                      1974048                       # DTB hits
system.cpu.dtb.data_misses                       1949                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   842570                       # DTB read accesses
system.cpu.dtb.read_acv                            14                       # DTB read access violations
system.cpu.dtb.read_hits                      1022190                       # DTB read hits
system.cpu.dtb.read_misses                       1373                       # DTB read misses
system.cpu.dtb.write_accesses                  786241                       # DTB write accesses
system.cpu.dtb.write_acv                           19                       # DTB write access violations
system.cpu.dtb.write_hits                      951858                       # DTB write hits
system.cpu.dtb.write_misses                       576                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             3017089                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4924474                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1095669                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           978587                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8241171                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.399882                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 2472446                       # ITB accesses
system.cpu.itb.fetch_acv                          468                       # ITB acv
system.cpu.itb.fetch_hits                     2471264                       # ITB hits
system.cpu.itb.fetch_misses                      1182                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   118      3.27%      3.27% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.17%      3.43% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3170     87.79%     91.22% # number of callpals executed
system.cpu.kern.callpal::rdps                      31      0.86%     92.08% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     92.11% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     92.14% # number of callpals executed
system.cpu.kern.callpal::rti                      224      6.20%     98.34% # number of callpals executed
system.cpu.kern.callpal::callsys                   40      1.11%     99.45% # number of callpals executed
system.cpu.kern.callpal::imb                       12      0.33%     99.78% # number of callpals executed
system.cpu.kern.callpal::rdunique                   8      0.22%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3611                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5581                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1589     46.57%     46.57% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       6      0.18%     46.75% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.35%     47.10% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1805     52.90%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3412                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1587     49.72%     49.72% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        6      0.19%     49.91% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.38%     50.28% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1587     49.72%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3192                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11449570500     95.28%     95.28% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9351500      0.08%     95.36% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                15899500      0.13%     95.49% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               541423000      4.51%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12016244500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998741                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.879224                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.935522                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 213                      
system.cpu.kern.mode_good::user                   213                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               342                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 213                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.622807                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.767568                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         2654906500     22.09%     22.09% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           9361338000     77.91%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.numCycles                         24036996                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               33255      0.35%      0.35% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4583234     47.68%     48.03% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9383      0.10%     48.13% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.13% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1500812     15.61%     63.74% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                735627      7.65%     71.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                730106      7.60%     78.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                14787      0.15%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   258      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::MemRead                 264885      2.76%     81.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite                941196      9.79%     91.69% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            753928      7.84%     99.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            10610      0.11%     99.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess                33877      0.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  9611958                       # Class of committed instruction
system.cpu.tickCycles                        15795825                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           83                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        87481                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        174963                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  12018498000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  12018498000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  12018498000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  12018498000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 165                       # Transaction distribution
system.membus.trans_dist::ReadResp              32370                       # Transaction distribution
system.membus.trans_dist::WriteReq                 91                       # Transaction distribution
system.membus.trans_dist::WriteResp                91                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        57005                       # Transaction distribution
system.membus.trans_dist::WritebackClean        21384                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9087                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             55280                       # Transaction distribution
system.membus.trans_dist::ReadExResp            55280                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          21394                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10812                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        64163                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        64163                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       198277                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       198789                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 262952                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      2737216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      2737216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      7878208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      7878632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10615848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                8                       # Total snoops (count)
system.membus.snoopTraffic                        512                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             87743                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000935                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.030556                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   87661     99.91%     99.91% # Request fanout histogram
system.membus.snoop_fanout::1                      82      0.09%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               87743                       # Request fanout histogram
system.membus.reqLayer0.occupancy              371500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           515732000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy          350199250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.9                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  12018498000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          113464500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  12018498000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  12018498000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  12018498000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  12018498000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  12018498000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  12018498000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  12018498000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  12018498000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  12018498000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  12018498000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  12018498000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  12018498000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  12018498000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  12018498000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  12018498000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  12018498000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  12018498000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  12018498000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  12018498000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  12018498000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  12018498000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  12018498000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  12018498000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  12018498000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  12018498000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  12018498000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  12018498000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  12018498000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        1368640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4229888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5598528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      1368640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1368640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3648320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3648320                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           21385                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           66092                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               87477                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        57005                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              57005                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         113877791                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         351948139                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             465825929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    113877791                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        113877791                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      303558731                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            303558731                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      303558731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        113877791                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        351948139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            769384660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     77937.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     18941.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     66000.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000490691750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4546                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4546                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              247477                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              73474                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       87478                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      78341                       # Number of write requests accepted
system.mem_ctrls.readBursts                     87478                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    78341                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2537                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   404                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5003                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4561                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.94                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    825535750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  424705000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2418179500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9718.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28468.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    70447                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   63021                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.94                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.86                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 87478                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                78341                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   81569                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      93                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        29416                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    354.378026                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   207.564974                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   358.165055                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         9463     32.17%     32.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7245     24.63%     56.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3162     10.75%     67.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1548      5.26%     72.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          875      2.97%     75.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1179      4.01%     79.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          444      1.51%     81.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          387      1.32%     82.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5113     17.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        29416                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4546                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.684778                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.067652                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.186794                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              11      0.24%      0.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            402      8.84%      9.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          3859     84.89%     93.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           162      3.56%     97.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            45      0.99%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            20      0.44%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            18      0.40%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             9      0.20%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             3      0.07%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             2      0.04%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             4      0.09%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             2      0.04%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            4      0.09%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4546                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4546                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.143643                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.113054                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.020925                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1976     43.47%     43.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               35      0.77%     44.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2460     54.11%     98.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               56      1.23%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               19      0.42%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4546                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5436224                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  162368                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4987840                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5598592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5013824                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       452.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       415.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    465.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    417.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12018501000                       # Total gap between requests
system.mem_ctrls.avgGap                      72479.64                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1212224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4224000                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4987840                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 100863186.065346926451                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 351458227.142859280109                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 415013589.884526312351                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        21386                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        66092                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        78341                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    624648250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1793531250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 289486645000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29208.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27136.89                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3695212.53                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            116874660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             62124150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           321864060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          208753020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     949004160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4575211590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        762293760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         6996125400                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        582.113123                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1922359250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    401440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   9694698750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             93098460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             49509570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           284614680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          198067680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     949004160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4497318810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        827887680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         6899501040                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        574.073486                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2093871750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    401440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   9523186250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  12018498000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  165                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 165                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  91                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 91                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          428                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          512                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     512                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          214                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          424                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      424                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                36000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              421000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              290000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               45500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     12018498000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  12018498000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2767562                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2767562                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2767562                       # number of overall hits
system.cpu.icache.overall_hits::total         2767562                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        21393                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          21393                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        21393                       # number of overall misses
system.cpu.icache.overall_misses::total         21393                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1325107000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1325107000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1325107000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1325107000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2788955                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2788955                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2788955                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2788955                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007671                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007671                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007671                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007671                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61941.148974                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61941.148974                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61941.148974                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61941.148974                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        21384                       # number of writebacks
system.cpu.icache.writebacks::total             21384                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        21393                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        21393                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        21393                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        21393                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1303714000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1303714000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1303714000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1303714000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007671                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007671                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007671                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007671                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60941.148974                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60941.148974                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60941.148974                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60941.148974                       # average overall mshr miss latency
system.cpu.icache.replacements                  21384                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2767562                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2767562                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        21393                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         21393                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1325107000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1325107000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2788955                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2788955                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007671                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007671                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61941.148974                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61941.148974                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        21393                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        21393                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1303714000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1303714000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007671                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007671                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60941.148974                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60941.148974                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  12018498000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.991594                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2795738                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             21905                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            127.630130                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.991594                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999984                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999984                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          405                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5599303                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5599303                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  12018498000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1836231                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1836231                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1836231                       # number of overall hits
system.cpu.dcache.overall_hits::total         1836231                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       122528                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         122528                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       122528                       # number of overall misses
system.cpu.dcache.overall_misses::total        122528                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7065992500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7065992500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7065992500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7065992500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1958759                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1958759                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1958759                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1958759                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.062554                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.062554                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.062554                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.062554                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57668.390082                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57668.390082                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57668.390082                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57668.390082                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        57005                       # number of writebacks
system.cpu.dcache.writebacks::total             57005                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        56750                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        56750                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        56750                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        56750                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        65778                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        65778                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        65778                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        65778                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          256                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          256                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3868259000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3868259000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3868259000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3868259000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     35833500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     35833500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.033581                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.033581                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.033581                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.033581                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58807.792879                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58807.792879                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58807.792879                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58807.792879                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 139974.609375                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 139974.609375                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  66092                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1000308                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1000308                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        12674                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12674                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    845664500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    845664500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1012982                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1012982                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012512                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012512                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66724.356951                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66724.356951                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2177                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2177                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10497                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10497                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          165                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          165                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    700284500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    700284500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     35833500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     35833500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010362                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010362                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66712.822711                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66712.822711                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 217172.727273                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 217172.727273                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       835923                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         835923                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       109854                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       109854                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6220328000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6220328000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       945777                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       945777                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.116152                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.116152                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56623.591312                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56623.591312                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        54573                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        54573                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        55281                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        55281                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           91                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           91                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3167974500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3167974500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.058450                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.058450                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57306.750963                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57306.750963                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         4492                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4492                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          315                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          315                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     21612000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     21612000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         4807                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4807                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.065529                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.065529                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 68609.523810                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 68609.523810                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          315                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          315                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     21297000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     21297000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.065529                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.065529                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 67609.523810                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 67609.523810                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         4756                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4756                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         4756                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4756                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12018498000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7606658                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             67116                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            113.335985                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          859                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          108                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4002736                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4002736                       # Number of data accesses

---------- End Simulation Statistics   ----------
