---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/classes/anonymous-namespace-spirvtargetmachine-cpp-/spirvpassconfig
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - class
toc_max_heading_level: 3

---

import CodeBlock from '@theme/CodeBlock'

import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import MemberDefinition from '@xpack/docusaurus-plugin-doxygen/components/MemberDefinition'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import SectionDefinition from '@xpack/docusaurus-plugin-doxygen/components/SectionDefinition'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `SPIRVPassConfig` Class Reference

<DoxygenPage pluginConfig={pluginConfig}>



## Declaration

<CodeBlock>class anonymous_namespace{SPIRVTargetMachine.cpp}::SPIRVPassConfig</CodeBlock>

## Base class

<MembersIndex>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/targetpassconfig">TargetPassConfig</a></>}>
Target-Independent Code Generator <a href="/docs/api/classes/llvm/pass">Pass</a> Configuration Options. <a href="/docs/api/classes/llvm/targetpassconfig/#details">More...</a>
</MembersIndexItem>

</MembersIndex>

## Public Constructors Index

<MembersIndex>

<MembersIndexItem
  name={<><a href="#af4a6d4efcc12c90a148ffd4b37471090">SPIRVPassConfig</a> (SPIRVTargetMachine &amp;TM, PassManagerBase &amp;PM)</>}>
</MembersIndexItem>

</MembersIndex>

## Public Member Functions Index

<MembersIndex>

<MembersIndexItem
  type="void"
  name={<><a href="#a35e079080aef432fecd2d4b4038976c0">addFastRegAlloc</a> () override</>}>
addFastRegAlloc - Add the minimum set of target-independent passes that are required for fast register allocation. <a href="#a35e079080aef432fecd2d4b4038976c0">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ad9d0918db4ac4c5f349656dd07c0f12d">addGlobalInstructionSelect</a> () override</>}>
This method should install a (global) instruction selector pass, which converts possibly generic instructions to fully target-specific instructions, thereby constraining all generic virtual registers to register classes. <a href="#ad9d0918db4ac4c5f349656dd07c0f12d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a1d6198d33b54a1512672754cd2214ee0">addIRPasses</a> () override</>}>
Add common target configurable passes that perform LLVM IR to IR transforms following machine independent optimization. <a href="#a1d6198d33b54a1512672754cd2214ee0">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a0196e62e22fe0f806ad60d0da201d8b9">addIRTranslator</a> () override</>}>
This method should install an IR translator pass, which converts from LLVM code to machine instructions with possibly generic opcodes. <a href="#a0196e62e22fe0f806ad60d0da201d8b9">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#aaaaf192d50648477defb32dde09a979c">addISelPrepare</a> () override</>}>
Add common passes that perform LLVM IR to IR transforms in preparation for instruction selection. <a href="#aaaaf192d50648477defb32dde09a979c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a2f29ba2ae48751cd60b71d48789d4a5d">addLegalizeMachineIR</a> () override</>}>
This method should install a legalize pass, which converts the instruction sequence into one that can be selected by the target. <a href="#a2f29ba2ae48751cd60b71d48789d4a5d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a80b35c5bae001f6e5ba644a2317e74c3">addMachineSSAOptimization</a> () override</>}>
addMachineSSAOptimization - Add standard passes that optimize machine instructions in SSA form. <a href="#a80b35c5bae001f6e5ba644a2317e74c3">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a000734ed3e175c4264c656853dd7116f">addOptimizedRegAlloc</a> () override</>}>
addOptimizedRegAlloc - Add passes related to register allocation. <a href="#a000734ed3e175c4264c656853dd7116f">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#adf5b49a4c790fa16cf668d00e0ff7923">addPostRegAlloc</a> () override</>}>
This method may be implemented by targets that want to run passes after register allocation pass pipeline but before prolog-epilog insertion. <a href="#adf5b49a4c790fa16cf668d00e0ff7923">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a2d6613bd083d0f038d36a9b65ac3dfd1">addPreEmitPass</a> () override</>}>
This pass may be implemented by targets that want to run passes immediately before machine code is emitted. <a href="#a2d6613bd083d0f038d36a9b65ac3dfd1">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a402f652315d3b4ba6fd330ff1aa6a713">addPreLegalizeMachineIR</a> () override</>}>
This method may be implemented by targets that want to run passes immediately before legalization. <a href="#a402f652315d3b4ba6fd330ff1aa6a713">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a59de015d004a5f101e06162d9699076a">addRegBankSelect</a> () override</>}>
This method should install a register bank selector pass, which assigns register banks to virtual registers without a register class or register banks. <a href="#a59de015d004a5f101e06162d9699076a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/functionpass">FunctionPass</a> &#42;</>}
  name={<><a href="#a6e9eb07321f4c47ecc902f60c6a03ac8">createTargetRegisterAllocator</a> (bool) override</>}>
createTargetRegisterAllocator - Create the register allocator pass for this target at the current optimization level. <a href="#a6e9eb07321f4c47ecc902f60c6a03ac8">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/spirvtargetmachine">SPIRVTargetMachine</a> &amp;</>}
  name={<><a href="#a24fa7714b59e37b0d9d98490bf917c3c">getSPIRVTargetMachine</a> () const</>}>
</MembersIndexItem>

</MembersIndex>

## Private Member Attributes Index

<MembersIndex>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/spirvtargetmachine">SPIRVTargetMachine</a> &amp;</>}
  name={<><a href="#a0cff4f944d0d10f17a33e06c9491f69b">TM</a></>}>
</MembersIndexItem>

</MembersIndex>


Definition at line 106 of file <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvtargetmachine-cpp">SPIRVTargetMachine.cpp</a>.

<SectionDefinition>

## Public Constructors

### SPIRVPassConfig() {#af4a6d4efcc12c90a148ffd4b37471090}

<MemberDefinition
  prototype={<>anonymous&#95;namespace&#123;SPIRVTargetMachine.cpp&#125;::SPIRVPassConfig::SPIRVPassConfig (<a href="/docs/api/classes/llvm/spirvtargetmachine">SPIRVTargetMachine</a> &amp; TM, <a href="/docs/api/classes/llvm/legacy/passmanagerbase">PassManagerBase</a> &amp; PM)</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvtargetmachine-cpp/#l00108">108</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvtargetmachine-cpp">SPIRVTargetMachine.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Member Functions

### addFastRegAlloc() {#a35e079080aef432fecd2d4b4038976c0}

<MemberDefinition
  prototype={<>void anonymous&#95;namespace&#123;SPIRVTargetMachine.cpp&#125;::SPIRVPassConfig::addFastRegAlloc ()</>}
  labels = {["inline", "virtual"]}>
addFastRegAlloc - Add the minimum set of target-independent passes that are required for fast register allocation.

Add the minimum set of target-independent passes that are required for register allocation.

No coalescing or scheduling.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvtargetmachine-cpp/#l00125">125</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvtargetmachine-cpp">SPIRVTargetMachine.cpp</a>.
</MemberDefinition>

### addGlobalInstructionSelect() {#ad9d0918db4ac4c5f349656dd07c0f12d}

<MemberDefinition
  prototype="bool SPIRVPassConfig::addGlobalInstructionSelect ()"
  labels = {["virtual"]}>
This method should install a (global) instruction selector pass, which converts possibly generic instructions to fully target-specific instructions, thereby constraining all generic virtual registers to register classes.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvtargetmachine-cpp/#l00122">122</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvtargetmachine-cpp">SPIRVTargetMachine.cpp</a>.
</MemberDefinition>

### addIRPasses() {#a1d6198d33b54a1512672754cd2214ee0}

<MemberDefinition
  prototype="void SPIRVPassConfig::addIRPasses ()"
  labels = {["virtual"]}>
Add common target configurable passes that perform LLVM IR to IR transforms following machine independent optimization.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvtargetmachine-cpp/#l00115">115</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvtargetmachine-cpp">SPIRVTargetMachine.cpp</a>.
</MemberDefinition>

### addIRTranslator() {#a0196e62e22fe0f806ad60d0da201d8b9}

<MemberDefinition
  prototype="bool SPIRVPassConfig::addIRTranslator ()"
  labels = {["virtual"]}>
This method should install an IR translator pass, which converts from LLVM code to machine instructions with possibly generic opcodes.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvtargetmachine-cpp/#l00118">118</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvtargetmachine-cpp">SPIRVTargetMachine.cpp</a>.
</MemberDefinition>

### addISelPrepare() {#aaaaf192d50648477defb32dde09a979c}

<MemberDefinition
  prototype="void SPIRVPassConfig::addISelPrepare ()"
  labels = {["virtual"]}>
Add common passes that perform LLVM IR to IR transforms in preparation for instruction selection.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvtargetmachine-cpp/#l00116">116</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvtargetmachine-cpp">SPIRVTargetMachine.cpp</a>.
</MemberDefinition>

### addLegalizeMachineIR() {#a2f29ba2ae48751cd60b71d48789d4a5d}

<MemberDefinition
  prototype="bool SPIRVPassConfig::addLegalizeMachineIR ()"
  labels = {["virtual"]}>
This method should install a legalize pass, which converts the instruction sequence into one that can be selected by the target.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvtargetmachine-cpp/#l00120">120</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvtargetmachine-cpp">SPIRVTargetMachine.cpp</a>.
</MemberDefinition>

### addMachineSSAOptimization() {#a80b35c5bae001f6e5ba644a2317e74c3}

<MemberDefinition
  prototype="void SPIRVPassConfig::addMachineSSAOptimization ()"
  labels = {["virtual"]}>
addMachineSSAOptimization - Add standard passes that optimize machine instructions in SSA form.

Add passes that optimize machine instructions in SSA form.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvtargetmachine-cpp/#l00114">114</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvtargetmachine-cpp">SPIRVTargetMachine.cpp</a>.
</MemberDefinition>

### addOptimizedRegAlloc() {#a000734ed3e175c4264c656853dd7116f}

<MemberDefinition
  prototype={<>void anonymous&#95;namespace&#123;SPIRVTargetMachine.cpp&#125;::SPIRVPassConfig::addOptimizedRegAlloc ()</>}
  labels = {["inline", "virtual"]}>
addOptimizedRegAlloc - Add passes related to register allocation.

Add standard target-independent passes that are tightly coupled with optimized register allocation, including coalescing, machine instruction scheduling, and register allocation itself.

<a href="/docs/api/classes/llvm/codegentargetmachineimpl">CodeGenTargetMachineImpl</a> provides standard regalloc passes for most targets.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvtargetmachine-cpp/#l00126">126</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvtargetmachine-cpp">SPIRVTargetMachine.cpp</a>.
</MemberDefinition>

### addPostRegAlloc() {#adf5b49a4c790fa16cf668d00e0ff7923}

<MemberDefinition
  prototype="void SPIRVPassConfig::addPostRegAlloc ()"
  labels = {["virtual"]}>
This method may be implemented by targets that want to run passes after register allocation pass pipeline but before prolog-epilog insertion.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvtargetmachine-cpp/#l00128">128</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvtargetmachine-cpp">SPIRVTargetMachine.cpp</a>.
</MemberDefinition>

### addPreEmitPass() {#a2d6613bd083d0f038d36a9b65ac3dfd1}

<MemberDefinition
  prototype="void SPIRVPassConfig::addPreEmitPass ()"
  labels = {["virtual"]}>
This pass may be implemented by targets that want to run passes immediately before machine code is emitted.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvtargetmachine-cpp/#l00129">129</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvtargetmachine-cpp">SPIRVTargetMachine.cpp</a>.
</MemberDefinition>

### addPreLegalizeMachineIR() {#a402f652315d3b4ba6fd330ff1aa6a713}

<MemberDefinition
  prototype="void SPIRVPassConfig::addPreLegalizeMachineIR ()"
  labels = {["virtual"]}>
This method may be implemented by targets that want to run passes immediately before legalization.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvtargetmachine-cpp/#l00119">119</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvtargetmachine-cpp">SPIRVTargetMachine.cpp</a>.
</MemberDefinition>

### addRegBankSelect() {#a59de015d004a5f101e06162d9699076a}

<MemberDefinition
  prototype="bool SPIRVPassConfig::addRegBankSelect ()"
  labels = {["virtual"]}>
This method should install a register bank selector pass, which assigns register banks to virtual registers without a register class or register banks.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvtargetmachine-cpp/#l00121">121</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvtargetmachine-cpp">SPIRVTargetMachine.cpp</a>.
</MemberDefinition>

### createTargetRegisterAllocator() {#a6e9eb07321f4c47ecc902f60c6a03ac8}

<MemberDefinition
  prototype={<>FunctionPass &#42; SPIRVPassConfig::createTargetRegisterAllocator (bool Optimized)</>}
  labels = {["virtual"]}>
createTargetRegisterAllocator - Create the register allocator pass for this target at the current optimization level.

Instantiate the default register allocator pass for this target for either the optimized or unoptimized allocation path.

This will be added to the pass manager by addFastRegAlloc in the unoptimized case or addOptimizedRegAlloc in the optimized case.

A target that uses the standard regalloc pass order for fast or optimized allocation may still override this for per-target regalloc selection. But -regalloc=... always takes precedence.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvtargetmachine-cpp/#l00124">124</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvtargetmachine-cpp">SPIRVTargetMachine.cpp</a>.
</MemberDefinition>

### getSPIRVTargetMachine() {#a24fa7714b59e37b0d9d98490bf917c3c}

<MemberDefinition
  prototype={<>SPIRVTargetMachine &amp; anonymous&#95;namespace&#123;SPIRVTargetMachine.cpp&#125;::SPIRVPassConfig::getSPIRVTargetMachine () const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvtargetmachine-cpp/#l00111">111</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvtargetmachine-cpp">SPIRVTargetMachine.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Private Member Attributes

### TM {#a0cff4f944d0d10f17a33e06c9491f69b}

<MemberDefinition
  prototype={<>const SPIRVTargetMachine&amp; anonymous&#95;namespace&#123;SPIRVTargetMachine.cpp&#125;::SPIRVPassConfig::TM</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvtargetmachine-cpp/#l00132">132</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvtargetmachine-cpp">SPIRVTargetMachine.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<hr/>

The documentation for this class was generated from the following file:

<ul>
<li><a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvtargetmachine-cpp">SPIRVTargetMachine.cpp</a></li>
</ul>

</DoxygenPage>
