#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Jun  5 22:30:29 2024
# Process ID: 5132
# Current directory: C:/Users/atomi/GitHub/hw-viv/div_archive/div32check
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10924 C:\Users\atomi\GitHub\hw-viv\div_archive\div32check\div32check.xpr
# Log file: C:/Users/atomi/GitHub/hw-viv/div_archive/div32check/vivado.log
# Journal file: C:/Users/atomi/GitHub/hw-viv/div_archive/div32check\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.xpr
update_compile_order -fileset sources_1
update_module_reference design_1_div32_0_0
open_bd_design {C:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/design_1.bd}
generate_target all [get_files  C:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_div32_0_0_synth_1 -jobs 6
wait_on_run design_1_div32_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.ip_user_files -ipstatic_source_dir C:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.cache/compile_simlib/modelsim} {questa=C:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.cache/compile_simlib/questa} {riviera=C:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.cache/compile_simlib/riviera} {activehdl=C:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
open_bd_design {C:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/design_1.bd}
update_module_reference design_1_div32_0_0
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
report_utilization -name utilization_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
