<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › scsi › mvsas › mv_chips.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>mv_chips.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Marvell 88SE64xx/88SE94xx register IO interface</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2007 Red Hat, Inc.</span>
<span class="cm"> * Copyright 2008 Marvell. &lt;kewei@marvell.com&gt;</span>
<span class="cm"> * Copyright 2009-2011 Marvell. &lt;yuxiangl@marvell.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This file is licensed under GPLv2.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or</span>
<span class="cm"> * modify it under the terms of the GNU General Public License as</span>
<span class="cm"> * published by the Free Software Foundation; version 2 of the</span>
<span class="cm"> * License.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU</span>
<span class="cm"> * General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307</span>
<span class="cm"> * USA</span>
<span class="cm">*/</span>


<span class="cp">#ifndef _MV_CHIPS_H_</span>
<span class="cp">#define _MV_CHIPS_H_</span>

<span class="cp">#define mr32(reg)	readl(regs + reg)</span>
<span class="cp">#define mw32(reg, val)	writel((val), regs + reg)</span>
<span class="cp">#define mw32_f(reg, val)	do {			\</span>
<span class="cp">				mw32(reg, val);	\</span>
<span class="cp">				mr32(reg);	\</span>
<span class="cp">			} while (0)</span>

<span class="cp">#define iow32(reg, val) 	outl(val, (unsigned long)(regs + reg))</span>
<span class="cp">#define ior32(reg) 		inl((unsigned long)(regs + reg))</span>
<span class="cp">#define iow16(reg, val) 	outw((unsigned long)(val, regs + reg))</span>
<span class="cp">#define ior16(reg) 		inw((unsigned long)(regs + reg))</span>
<span class="cp">#define iow8(reg, val) 		outb((unsigned long)(val, regs + reg))</span>
<span class="cp">#define ior8(reg) 		inb((unsigned long)(regs + reg))</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">mvs_cr32</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="n">u32</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span> <span class="o">=</span> <span class="n">mvi</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">;</span>
	<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_CMD_ADDR</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">mr32</span><span class="p">(</span><span class="n">MVS_CMD_DATA</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">mvs_cw32</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="n">u32</span> <span class="n">addr</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span> <span class="o">=</span> <span class="n">mvi</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">;</span>
	<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_CMD_ADDR</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
	<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_CMD_DATA</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">mvs_read_phy_ctl</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="n">u32</span> <span class="n">port</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span> <span class="o">=</span> <span class="n">mvi</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">;</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">port</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">?</span> <span class="n">mr32</span><span class="p">(</span><span class="n">MVS_P0_SER_CTLSTAT</span> <span class="o">+</span> <span class="n">port</span> <span class="o">*</span> <span class="mi">4</span><span class="p">)</span> <span class="o">:</span>
		<span class="n">mr32</span><span class="p">(</span><span class="n">MVS_P4_SER_CTLSTAT</span> <span class="o">+</span> <span class="p">(</span><span class="n">port</span> <span class="o">-</span> <span class="mi">4</span><span class="p">)</span> <span class="o">*</span> <span class="mi">4</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">mvs_write_phy_ctl</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="n">u32</span> <span class="n">port</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span> <span class="o">=</span> <span class="n">mvi</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">port</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_P0_SER_CTLSTAT</span> <span class="o">+</span> <span class="n">port</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_P4_SER_CTLSTAT</span> <span class="o">+</span> <span class="p">(</span><span class="n">port</span> <span class="o">-</span> <span class="mi">4</span><span class="p">)</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">mvs_read_port</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="n">u32</span> <span class="n">off</span><span class="p">,</span>
				<span class="n">u32</span> <span class="n">off2</span><span class="p">,</span> <span class="n">u32</span> <span class="n">port</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span> <span class="o">=</span> <span class="n">mvi</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">off</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs2</span> <span class="o">=</span> <span class="n">mvi</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">off2</span><span class="p">;</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">port</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">?</span> <span class="n">readl</span><span class="p">(</span><span class="n">regs</span> <span class="o">+</span> <span class="n">port</span> <span class="o">*</span> <span class="mi">8</span><span class="p">)</span> <span class="o">:</span>
		<span class="n">readl</span><span class="p">(</span><span class="n">regs2</span> <span class="o">+</span> <span class="p">(</span><span class="n">port</span> <span class="o">-</span> <span class="mi">4</span><span class="p">)</span> <span class="o">*</span> <span class="mi">8</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">mvs_write_port</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="n">u32</span> <span class="n">off</span><span class="p">,</span> <span class="n">u32</span> <span class="n">off2</span><span class="p">,</span>
				<span class="n">u32</span> <span class="n">port</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span> <span class="o">=</span> <span class="n">mvi</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">off</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs2</span> <span class="o">=</span> <span class="n">mvi</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">off2</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">port</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">regs</span> <span class="o">+</span> <span class="n">port</span> <span class="o">*</span> <span class="mi">8</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">regs2</span> <span class="o">+</span> <span class="p">(</span><span class="n">port</span> <span class="o">-</span> <span class="mi">4</span><span class="p">)</span> <span class="o">*</span> <span class="mi">8</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">mvs_read_port_cfg_data</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="n">u32</span> <span class="n">port</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">mvs_read_port</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">MVS_P0_CFG_DATA</span><span class="p">,</span>
			<span class="n">MVS_P4_CFG_DATA</span><span class="p">,</span> <span class="n">port</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">mvs_write_port_cfg_data</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span>
						<span class="n">u32</span> <span class="n">port</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">mvs_write_port</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">MVS_P0_CFG_DATA</span><span class="p">,</span>
			<span class="n">MVS_P4_CFG_DATA</span><span class="p">,</span> <span class="n">port</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">mvs_write_port_cfg_addr</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span>
						<span class="n">u32</span> <span class="n">port</span><span class="p">,</span> <span class="n">u32</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">mvs_write_port</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">MVS_P0_CFG_ADDR</span><span class="p">,</span>
			<span class="n">MVS_P4_CFG_ADDR</span><span class="p">,</span> <span class="n">port</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">mvs_read_port_vsr_data</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="n">u32</span> <span class="n">port</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">mvs_read_port</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">MVS_P0_VSR_DATA</span><span class="p">,</span>
			<span class="n">MVS_P4_VSR_DATA</span><span class="p">,</span> <span class="n">port</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">mvs_write_port_vsr_data</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span>
						<span class="n">u32</span> <span class="n">port</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">mvs_write_port</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">MVS_P0_VSR_DATA</span><span class="p">,</span>
			<span class="n">MVS_P4_VSR_DATA</span><span class="p">,</span> <span class="n">port</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">mvs_write_port_vsr_addr</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span>
						<span class="n">u32</span> <span class="n">port</span><span class="p">,</span> <span class="n">u32</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">mvs_write_port</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">MVS_P0_VSR_ADDR</span><span class="p">,</span>
			<span class="n">MVS_P4_VSR_ADDR</span><span class="p">,</span> <span class="n">port</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">mvs_read_port_irq_stat</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="n">u32</span> <span class="n">port</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">mvs_read_port</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">MVS_P0_INT_STAT</span><span class="p">,</span>
			<span class="n">MVS_P4_INT_STAT</span><span class="p">,</span> <span class="n">port</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">mvs_write_port_irq_stat</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span>
						<span class="n">u32</span> <span class="n">port</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">mvs_write_port</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">MVS_P0_INT_STAT</span><span class="p">,</span>
			<span class="n">MVS_P4_INT_STAT</span><span class="p">,</span> <span class="n">port</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">mvs_read_port_irq_mask</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="n">u32</span> <span class="n">port</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">mvs_read_port</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">MVS_P0_INT_MASK</span><span class="p">,</span>
			<span class="n">MVS_P4_INT_MASK</span><span class="p">,</span> <span class="n">port</span><span class="p">);</span>

<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">mvs_write_port_irq_mask</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span>
						<span class="n">u32</span> <span class="n">port</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">mvs_write_port</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">MVS_P0_INT_MASK</span><span class="p">,</span>
			<span class="n">MVS_P4_INT_MASK</span><span class="p">,</span> <span class="n">port</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="n">__devinit</span> <span class="nf">mvs_phy_hacks</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">mvs_cr32</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">CMD_PHY_TIMER</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">9</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">10</span><span class="p">);</span>
	<span class="n">mvs_cw32</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">CMD_PHY_TIMER</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="cm">/* enable retry 127 times */</span>
	<span class="n">mvs_cw32</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">CMD_SAS_CTL1</span><span class="p">,</span> <span class="mh">0x7f7f</span><span class="p">);</span>

	<span class="cm">/* extend open frame timeout to max */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">mvs_cr32</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">CMD_SAS_CTL0</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0xffff</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="mh">0x3fff</span><span class="p">;</span>
	<span class="n">mvs_cw32</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">CMD_SAS_CTL0</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="n">mvs_cw32</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">CMD_WD_TIMER</span><span class="p">,</span> <span class="mh">0x7a0000</span><span class="p">);</span>

	<span class="cm">/* not to halt for different port op during wideport link change */</span>
	<span class="n">mvs_cw32</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">CMD_APP_ERR_CONFIG</span><span class="p">,</span> <span class="mh">0xffefbf7d</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">mvs_int_sata</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span> <span class="o">=</span> <span class="n">mvi</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">mr32</span><span class="p">(</span><span class="n">MVS_INT_STAT_SRS_0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span><span class="p">)</span>
		<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_INT_STAT_SRS_0</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">MVS_CHIP_DISP</span><span class="o">-&gt;</span><span class="n">clear_active_cmds</span><span class="p">(</span><span class="n">mvi</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">mvs_int_full</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span> <span class="o">=</span> <span class="n">mvi</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">,</span> <span class="n">stat</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">stat</span> <span class="o">=</span> <span class="n">mr32</span><span class="p">(</span><span class="n">MVS_INT_STAT</span><span class="p">);</span>
	<span class="n">mvs_int_rx</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">mvi</span><span class="o">-&gt;</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">n_phy</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="p">(</span><span class="n">stat</span> <span class="o">&gt;&gt;</span> <span class="n">i</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">CINT_PORT</span> <span class="o">|</span> <span class="n">CINT_PORT_STOPPED</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span><span class="p">)</span>
			<span class="n">mvs_int_port</span><span class="p">(</span><span class="n">mvi</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">stat</span> <span class="o">&amp;</span> <span class="n">CINT_NON_SPEC_NCQ_ERROR</span><span class="p">)</span>
		<span class="n">MVS_CHIP_DISP</span><span class="o">-&gt;</span><span class="n">non_spec_ncq_error</span><span class="p">(</span><span class="n">mvi</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">stat</span> <span class="o">&amp;</span> <span class="n">CINT_SRS</span><span class="p">)</span>
		<span class="n">mvs_int_sata</span><span class="p">(</span><span class="n">mvi</span><span class="p">);</span>

	<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_INT_STAT</span><span class="p">,</span> <span class="n">stat</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">mvs_start_delivery</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="n">u32</span> <span class="n">tx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span> <span class="o">=</span> <span class="n">mvi</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">;</span>
	<span class="n">mw32</span><span class="p">(</span><span class="n">MVS_TX_PROD_IDX</span><span class="p">,</span> <span class="n">tx</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">mvs_rx_update</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span> <span class="o">=</span> <span class="n">mvi</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">mr32</span><span class="p">(</span><span class="n">MVS_RX_CONS_IDX</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">mvs_get_prd_size</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_prd</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">mvs_get_prd_count</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">MAX_SG_ENTRY</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">mvs_show_pcie_usage</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">link_stat</span><span class="p">,</span> <span class="n">link_spd</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">spd</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="s">&quot;UnKnown&quot;</span><span class="p">,</span>
		<span class="s">&quot;2.5&quot;</span><span class="p">,</span>
		<span class="s">&quot;5.0&quot;</span><span class="p">,</span>
	<span class="p">};</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mvi</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">MVF_FLAG_SOC</span> <span class="o">||</span> <span class="n">mvi</span><span class="o">-&gt;</span><span class="n">id</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">pci_read_config_word</span><span class="p">(</span><span class="n">mvi</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="n">PCR_LINK_STAT</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">link_stat</span><span class="p">);</span>
	<span class="n">link_spd</span> <span class="o">=</span> <span class="p">(</span><span class="n">link_stat</span> <span class="o">&amp;</span> <span class="n">PLS_LINK_SPD</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">PLS_LINK_SPD_OFFS</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">link_spd</span> <span class="o">&gt;=</span> <span class="mi">3</span><span class="p">)</span>
		<span class="n">link_spd</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">dev_printk</span><span class="p">(</span><span class="n">KERN_INFO</span><span class="p">,</span> <span class="n">mvi</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
		<span class="s">&quot;mvsas: PCI-E x%u, Bandwidth Usage: %s Gbps</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	       <span class="p">(</span><span class="n">link_stat</span> <span class="o">&amp;</span> <span class="n">PLS_NEG_LINK_WD</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">PLS_NEG_LINK_WD_OFFS</span><span class="p">,</span>
	       <span class="n">spd</span><span class="p">[</span><span class="n">link_spd</span><span class="p">]);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">mvs_hw_max_link_rate</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">MAX_LINK_RATE</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#endif  </span><span class="cm">/* _MV_CHIPS_H_ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
