VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN top ;
UNITS DISTANCE MICRONS 2000 ;
DIEAREA ( 0 0 ) ( 13050 16800 ) ;
ROW ROW_0 FreePDK45_38x28_10R_NP_162NW_34O 0 0 N DO 34 BY 1 STEP 380 0 ;
ROW ROW_1 FreePDK45_38x28_10R_NP_162NW_34O 0 2800 FS DO 34 BY 1 STEP 380 0 ;
ROW ROW_2 FreePDK45_38x28_10R_NP_162NW_34O 0 5600 N DO 34 BY 1 STEP 380 0 ;
ROW ROW_3 FreePDK45_38x28_10R_NP_162NW_34O 0 8400 FS DO 34 BY 1 STEP 380 0 ;
ROW ROW_4 FreePDK45_38x28_10R_NP_162NW_34O 0 11200 N DO 34 BY 1 STEP 380 0 ;
ROW ROW_5 FreePDK45_38x28_10R_NP_162NW_34O 0 14000 FS DO 34 BY 1 STEP 380 0 ;
ROW ROW_6 DoubleHeightSite 0 0 N DO 34 BY 1 STEP 380 0 ;
ROW ROW_7 DoubleHeightSite 0 5600 N DO 34 BY 1 STEP 380 0 ;
ROW ROW_8 DoubleHeightSite 0 11200 N DO 34 BY 1 STEP 380 0 ;
ROW ROW_9 TripleHeightSite 0 0 N DO 34 BY 1 STEP 380 0 ;
ROW ROW_10 TripleHeightSite 0 8400 FS DO 34 BY 1 STEP 380 0 ;
COMPONENTS 21 ;
    - FILLER_0_0 FILLCELL_X32 + SOURCE DIST + PLACED ( 0 0 ) N ;
    - FILLER_0_32 FILLCELL_X2 + SOURCE DIST + PLACED ( 12160 0 ) N ;
    - FILLER_1_0 FILLCELL_X32 + SOURCE DIST + PLACED ( 0 2800 ) FS ;
    - FILLER_1_32 FILLCELL_X2 + SOURCE DIST + PLACED ( 12160 2800 ) FS ;
    - FILLER_2_0 FILLCELL_X32 + SOURCE DIST + PLACED ( 0 5600 ) N ;
    - FILLER_2_32 FILLCELL_X2 + SOURCE DIST + PLACED ( 12160 5600 ) N ;
    - FILLER_3_0 FILLCELL_X16 + SOURCE DIST + PLACED ( 0 8400 ) FS ;
    - FILLER_3_16 FILLCELL_X8 + SOURCE DIST + PLACED ( 6080 8400 ) FS ;
    - FILLER_3_24 FILLCELL_X4 + SOURCE DIST + PLACED ( 9120 8400 ) FS ;
    - FILLER_3_28 FILLCELL_X2 + SOURCE DIST + PLACED ( 10640 8400 ) FS ;
    - FILLER_4_0 FILLCELL_X16 + SOURCE DIST + PLACED ( 0 11200 ) N ;
    - FILLER_4_16 FILLCELL_X4 + SOURCE DIST + PLACED ( 6080 11200 ) N ;
    - FILLER_4_20 FILLCELL_X2 + SOURCE DIST + PLACED ( 7600 11200 ) N ;
    - FILLER_5_0 FILLCELL_X8 + SOURCE DIST + PLACED ( 0 14000 ) FS ;
    - FILLER_5_12 FILLCELL_X2 + SOURCE DIST + PLACED ( 4560 14000 ) FS ;
    - FILLER_5_8 FILLCELL_X4 + SOURCE DIST + PLACED ( 3040 14000 ) FS ;
    - r1 MOCK_SINGLE + PLACED ( 6840 14000 ) FS ;
    - r2 MOCK_SINGLE + PLACED ( 5320 14000 ) FS ;
    - r3 MOCK_DOUBLE + PLACED ( 9880 11200 ) N ;
    - t1 MOCK_TRIPLE + PLACED ( 11400 8400 ) FS ;
    - u2 MOCK_DOUBLE + PLACED ( 8360 11200 ) N ;
END COMPONENTS
PINS 6 ;
    - clk1 + NET clk1 + DIRECTION INPUT + USE SIGNAL ;
    - clk2 + NET clk2 + DIRECTION INPUT + USE SIGNAL ;
    - clk3 + NET clk3 + DIRECTION INPUT + USE SIGNAL ;
    - in1 + NET in1 + DIRECTION INPUT + USE SIGNAL ;
    - in2 + NET in2 + DIRECTION INPUT + USE SIGNAL ;
    - out + NET out + DIRECTION OUTPUT + USE SIGNAL ;
END PINS
NETS 6 ;
    - clk1 ( PIN clk1 ) + USE SIGNAL ;
    - clk2 ( PIN clk2 ) + USE SIGNAL ;
    - clk3 ( PIN clk3 ) + USE SIGNAL ;
    - in1 ( PIN in1 ) + USE SIGNAL ;
    - in2 ( PIN in2 ) + USE SIGNAL ;
    - out ( PIN out ) + USE SIGNAL ;
END NETS
END DESIGN
