

================================================================
== Vitis HLS Report for 'run_test_Pipeline_1'
================================================================
* Date:           Thu Oct 20 12:16:24 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  18.00 ns|  4.626 ns|     4.86 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.180 us|  0.180 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        8|        8|         1|          1|          1|     8|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     22|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     42|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|       6|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       6|     91|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------+---------------+---------+----+---+----+-----+
    |     Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------+---------------+---------+----+---+----+-----+
    |mux_84_32_1_1_U6  |mux_84_32_1_1  |        0|   0|  0|  42|    0|
    +------------------+---------------+---------+----+---+----+-----+
    |Total             |               |        0|   0|  0|  42|    0|
    +------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |empty_fu_123_p2      |         +|   0|  0|  13|           4|           1|
    |exitcond1_fu_117_p2  |      icmp|   0|  0|   9|           4|           5|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  22|           8|           6|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_index_load  |   9|          2|    4|          8|
    |loop_index_fu_44                  |   9|          2|    4|          8|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  27|          6|    9|         18|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+---+----+-----+-----------+
    |       Name       | FF| LUT| Bits| Const Bits|
    +------------------+---+----+-----+-----------+
    |ap_CS_fsm         |  1|   0|    1|          0|
    |ap_done_reg       |  1|   0|    1|          0|
    |loop_index_fu_44  |  4|   0|    4|          0|
    +------------------+---+----+-----+-----------+
    |Total             |  6|   0|    6|          0|
    +------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+----------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  run_test_Pipeline_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  run_test_Pipeline_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  run_test_Pipeline_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  run_test_Pipeline_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  run_test_Pipeline_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  run_test_Pipeline_1|  return value|
|in_AOV                |   in|   32|     ap_none|               in_AOV|        scalar|
|in_AOV_1              |   in|   32|     ap_none|             in_AOV_1|        scalar|
|in_AOV_2              |   in|   32|     ap_none|             in_AOV_2|        scalar|
|in_AOV_3              |   in|   32|     ap_none|             in_AOV_3|        scalar|
|in_AOV_4              |   in|   32|     ap_none|             in_AOV_4|        scalar|
|in_AOV_5              |   in|   32|     ap_none|             in_AOV_5|        scalar|
|in_AOV_6              |   in|   32|     ap_none|             in_AOV_6|        scalar|
|in_AOV_7              |   in|   32|     ap_none|             in_AOV_7|        scalar|
|outcome_AOV_address0  |  out|    3|   ap_memory|          outcome_AOV|         array|
|outcome_AOV_ce0       |  out|    1|   ap_memory|          outcome_AOV|         array|
|outcome_AOV_we0       |  out|    1|   ap_memory|          outcome_AOV|         array|
|outcome_AOV_d0        |  out|   32|   ap_memory|          outcome_AOV|         array|
+----------------------+-----+-----+------------+---------------------+--------------+

