$date
	Thu Dec 25 17:28:40 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module counter_tb $end
$var wire 4 ! count [3:0] $end
$var parameter 80 " TYPE $end
$var parameter 32 # T_CLK $end
$var parameter 64 $ T_CYC $end
$var parameter 32 % n $end
$var reg 1 & clk $end
$var reg 1 ' count_up $end
$var reg 1 ( enable $end
$var reg 1 ) load $end
$var reg 1 * res_n $end
$var reg 4 + set [3:0] $end
$var integer 32 , expected [31:0] $end
$var integer 32 - i [31:0] $end
$scope begin genblk1 $end
$scope module dut $end
$var wire 1 & clk $end
$var wire 1 ' count_up $end
$var wire 1 ( en $end
$var wire 1 ) load $end
$var wire 1 * res_n $end
$var wire 4 . set [3:0] $end
$var parameter 32 / n $end
$var reg 4 0 count [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 /
b100 %
b10100 $
b1010 #
b1100010011001010110100001100001011101100110100101101111011100100110000101101100 "
$end
#0
$dumpvars
bx 0
bx .
bx -
bx ,
bx +
1*
x)
0(
1'
0&
bx !
$end
#10
1&
#20
0&
b0 ,
0)
0*
#30
b0 !
b0 0
1&
#40
0&
b1 ,
b0 -
1(
1*
#50
b1 !
b1 0
1&
#60
0&
b10 ,
b1 -
#70
b10 !
b10 0
1&
#80
0&
b11 ,
b10 -
#90
b11 !
b11 0
1&
#100
0&
b100 ,
b11 -
#110
b100 !
b100 0
1&
#120
0&
b101 ,
b100 -
#130
b101 !
b101 0
1&
#140
0&
b110 ,
b101 -
#150
b110 !
b110 0
1&
#160
0&
b111 ,
b110 -
#170
b111 !
b111 0
1&
#180
0&
b1000 ,
b111 -
#190
b1000 !
b1000 0
1&
#200
0&
b1001 ,
b1000 -
#210
b1001 !
b1001 0
1&
#220
0&
b1010 ,
b1001 -
#230
b1010 !
b1010 0
1&
#240
0&
b1011 ,
b1010 -
#250
b1011 !
b1011 0
1&
#260
0&
b1100 ,
b1011 -
#270
b1100 !
b1100 0
1&
#280
0&
b1101 ,
b1100 -
#290
b1101 !
b1101 0
1&
#300
0&
b1110 ,
b1101 -
#310
b1110 !
b1110 0
1&
#320
0&
b1111 ,
b1110 -
#330
b1111 !
b1111 0
1&
#340
0&
b0 ,
b1111 -
#350
b0 !
b0 0
1&
#360
0&
b1 ,
b10000 -
#370
b1 !
b1 0
1&
#380
0&
b10 ,
b10001 -
#390
b10 !
b10 0
1&
#400
0&
b11 ,
b10010 -
#410
b11 !
b11 0
1&
#420
0&
b100 ,
b10011 -
#430
b100 !
b100 0
1&
#440
0&
b101 ,
b10100 -
#450
b101 !
b101 0
1&
#460
0&
b110 ,
b10101 -
#470
b110 !
b110 0
1&
#480
0&
b111 ,
b10110 -
#490
b111 !
b111 0
1&
#500
0&
b1000 ,
b10111 -
#510
b1000 !
b1000 0
1&
#520
0&
b1001 ,
b11000 -
#530
b1001 !
b1001 0
1&
#540
0&
b1010 ,
b11001 -
#550
b1010 !
b1010 0
1&
#560
0&
b1011 ,
b11010 -
#570
b1011 !
b1011 0
1&
#580
0&
b1100 ,
b11011 -
#590
b1100 !
b1100 0
1&
#600
0&
b1101 ,
b11100 -
#610
b1101 !
b1101 0
1&
#620
0&
b1110 ,
b11101 -
#630
b1110 !
b1110 0
1&
#640
0&
0'
0(
b11110 -
#650
1&
#660
0&
b1101 ,
b0 -
1(
#670
b1101 !
b1101 0
1&
#680
0&
b1100 ,
b1 -
#690
b1100 !
b1100 0
1&
#700
0&
b1011 ,
b10 -
#710
b1011 !
b1011 0
1&
#720
0&
b1010 ,
b11 -
#730
b1010 !
b1010 0
1&
#740
0&
b1001 ,
b100 -
#750
b1001 !
b1001 0
1&
#760
0&
b1000 ,
b101 -
#770
b1000 !
b1000 0
1&
#780
0&
b111 ,
b110 -
#790
b111 !
b111 0
1&
#800
0&
b110 ,
b111 -
#810
b110 !
b110 0
1&
#820
0&
b101 ,
b1000 -
#830
b101 !
b101 0
1&
#840
0&
b100 ,
b1001 -
#850
b100 !
b100 0
1&
#860
0&
b11 ,
b1010 -
#870
b11 !
b11 0
1&
#880
0&
b10 ,
b1011 -
#890
b10 !
b10 0
1&
#900
0&
b1 ,
b1100 -
#910
b1 !
b1 0
1&
#920
0&
b0 ,
b1101 -
#930
b0 !
b0 0
1&
#940
0&
b1111 ,
b1110 -
#950
b1111 !
b1111 0
1&
#960
0&
b1110 ,
b1111 -
#970
b1110 !
b1110 0
1&
#980
0&
b1101 ,
b10000 -
#990
b1101 !
b1101 0
1&
#1000
0&
b1100 ,
b10001 -
#1010
b1100 !
b1100 0
1&
#1020
0&
b1011 ,
b10010 -
#1030
b1011 !
b1011 0
1&
#1040
0&
b1010 ,
b10011 -
#1050
b1010 !
b1010 0
1&
#1060
0&
b1001 ,
b10100 -
#1070
b1001 !
b1001 0
1&
#1080
0&
b1000 ,
b10101 -
#1090
b1000 !
b1000 0
1&
#1100
0&
b111 ,
b10110 -
#1110
b111 !
b111 0
1&
#1120
0&
b110 ,
b10111 -
#1130
b110 !
b110 0
1&
#1140
0&
b101 ,
b11000 -
#1150
b101 !
b101 0
1&
#1160
0&
b100 ,
b11001 -
#1170
b100 !
b100 0
1&
#1180
0&
b11 ,
b11010 -
#1190
b11 !
b11 0
1&
#1200
0&
b10 ,
b11011 -
#1210
b10 !
b10 0
1&
#1220
0&
b1 ,
b11100 -
#1230
b1 !
b1 0
1&
#1240
0&
b0 ,
b11101 -
#1250
b0 !
b0 0
1&
#1260
0&
0(
b0 -
#1270
1&
#1280
0&
b1 -
#1290
1&
#1300
0&
b10 -
#1310
1&
#1320
0&
b11 -
#1330
1&
#1340
0&
b100 -
#1350
1&
#1360
0&
b101 -
#1370
1&
#1380
0&
b110 -
#1390
1&
#1400
0&
b111 -
#1410
1&
#1420
0&
b1000 -
#1430
1&
#1440
0&
b1001 -
#1450
1&
#1460
0&
b1010 -
#1470
1&
#1480
0&
b1011 -
#1490
1&
#1500
0&
b1100 -
#1510
1&
#1520
0&
b1101 -
#1530
1&
#1540
0&
b1110 -
#1550
1&
#1560
0&
b1111 -
#1570
1&
#1580
0&
b1111 ,
b1111 +
b1111 .
1)
1(
b10000 -
#1590
b1111 !
b1111 0
1&
#1600
0&
b1110 ,
b0 -
0)
b0 +
b0 .
#1610
b1110 !
b1110 0
1&
#1620
0&
b1101 ,
b1 -
#1630
b1101 !
b1101 0
1&
#1640
0&
b1100 ,
b10 -
#1650
b1100 !
b1100 0
1&
#1660
0&
b1011 ,
b11 -
#1670
b1011 !
b1011 0
1&
#1680
0&
b1010 ,
b100 -
#1690
b1010 !
b1010 0
1&
#1700
0&
b1001 ,
b101 -
#1710
b1001 !
b1001 0
1&
#1720
0&
b1000 ,
b110 -
#1730
b1000 !
b1000 0
1&
#1740
0&
b111 ,
b111 -
#1750
b111 !
b111 0
1&
#1760
0&
b110 ,
b1000 -
#1770
b110 !
b110 0
1&
#1780
0&
b101 ,
b1001 -
#1790
b101 !
b101 0
1&
#1800
0&
b100 ,
b1010 -
#1810
b100 !
b100 0
1&
#1820
0&
b11 ,
b1011 -
#1830
b11 !
b11 0
1&
#1840
0&
b10 ,
b1100 -
#1850
b10 !
b10 0
1&
#1860
0&
b1 ,
b1101 -
#1870
b1 !
b1 0
1&
#1880
0&
b0 ,
b1110 -
#1890
b0 !
b0 0
1&
#1900
0&
b1111 ,
b1111 -
#1910
b1111 !
b1111 0
1&
#1920
0&
0(
b10000 -
#1930
1&
#1940
0&
