{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1668865953776 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1668865953776 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 19 21:52:33 2022 " "Processing started: Sat Nov 19 21:52:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1668865953776 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1668865953776 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Decoder_3_8 -c Decoder_3_8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Decoder_3_8 -c Decoder_3_8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1668865953776 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1668865953918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/digital-electronic-technology/lab/tools/decoder_3_8/rtl/decoder_3_8.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/digital-electronic-technology/lab/tools/decoder_3_8/rtl/decoder_3_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_3_8 " "Found entity 1: Decoder_3_8" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/tools/Decoder_3_8/rtl/Decoder_3_8.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668865953940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668865953940 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "Pout packed Decoder_3_8.v(10) " "Verilog HDL Port Declaration warning at Decoder_3_8.v(10): data type declaration for \"Pout\" declares packed dimensions but the port declaration declaration does not" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/tools/Decoder_3_8/rtl/Decoder_3_8.v" 10 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1668865953941 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "Pout Decoder_3_8.v(8) " "HDL info at Decoder_3_8.v(8): see declaration for object \"Pout\"" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/tools/Decoder_3_8/rtl/Decoder_3_8.v" 8 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668865953941 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Decoder_3_8 " "Elaborating entity \"Decoder_3_8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1668865953954 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Pout Decoder_3_8.v(12) " "Verilog HDL Always Construct warning at Decoder_3_8.v(12): inferring latch(es) for variable \"Pout\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/tools/Decoder_3_8/rtl/Decoder_3_8.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1668865953954 "|Decoder_3_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pout\[0\] Decoder_3_8.v(16) " "Inferred latch for \"Pout\[0\]\" at Decoder_3_8.v(16)" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/tools/Decoder_3_8/rtl/Decoder_3_8.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668865953955 "|Decoder_3_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pout\[1\] Decoder_3_8.v(16) " "Inferred latch for \"Pout\[1\]\" at Decoder_3_8.v(16)" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/tools/Decoder_3_8/rtl/Decoder_3_8.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668865953955 "|Decoder_3_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pout\[2\] Decoder_3_8.v(16) " "Inferred latch for \"Pout\[2\]\" at Decoder_3_8.v(16)" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/tools/Decoder_3_8/rtl/Decoder_3_8.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668865953955 "|Decoder_3_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pout\[3\] Decoder_3_8.v(16) " "Inferred latch for \"Pout\[3\]\" at Decoder_3_8.v(16)" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/tools/Decoder_3_8/rtl/Decoder_3_8.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668865953955 "|Decoder_3_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pout\[4\] Decoder_3_8.v(16) " "Inferred latch for \"Pout\[4\]\" at Decoder_3_8.v(16)" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/tools/Decoder_3_8/rtl/Decoder_3_8.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668865953955 "|Decoder_3_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pout\[5\] Decoder_3_8.v(16) " "Inferred latch for \"Pout\[5\]\" at Decoder_3_8.v(16)" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/tools/Decoder_3_8/rtl/Decoder_3_8.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668865953955 "|Decoder_3_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pout\[6\] Decoder_3_8.v(16) " "Inferred latch for \"Pout\[6\]\" at Decoder_3_8.v(16)" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/tools/Decoder_3_8/rtl/Decoder_3_8.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668865953955 "|Decoder_3_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pout\[7\] Decoder_3_8.v(16) " "Inferred latch for \"Pout\[7\]\" at Decoder_3_8.v(16)" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/tools/Decoder_3_8/rtl/Decoder_3_8.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668865953955 "|Decoder_3_8"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1668865954184 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668865954184 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1668865954195 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1668865954195 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1668865954195 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1668865954195 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4596 " "Peak virtual memory: 4596 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1668865954203 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 19 21:52:34 2022 " "Processing ended: Sat Nov 19 21:52:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1668865954203 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1668865954203 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1668865954203 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1668865954203 ""}
