$date
	Sat Sep 20 14:50:25 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_mac $end
$var wire 16 ! y [15:0] $end
$var reg 8 " a [7:0] $end
$var reg 8 # b [7:0] $end
$var reg 1 $ clk $end
$var reg 1 % en $end
$var reg 1 & rst $end
$scope module uut $end
$var wire 8 ' a [7:0] $end
$var wire 8 ( b [7:0] $end
$var wire 1 $ clk $end
$var wire 1 % en $end
$var wire 1 & rst $end
$var parameter 32 ) WIDTH $end
$var reg 16 * y [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 )
$end
#0
$dumpvars
b0 *
b0 (
b0 '
1&
0%
0$
b0 #
b0 "
b0 !
$end
#5000
1$
#10000
0$
#12000
b11 #
b11 (
b10 "
b10 '
1%
0&
#15000
b110 !
b110 *
1$
#20000
0$
#22000
b100 #
b100 (
b1 "
b1 '
#25000
b1010 !
b1010 *
1$
#30000
0$
#32000
b101 #
b101 (
b11111111 "
b11111111 '
#35000
b101 !
b101 *
1$
#40000
0$
#42000
