{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618225482171 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.2 Build 222 07/20/2016 SJ Standard Edition " "Version 16.0.2 Build 222 07/20/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618225482171 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 12 19:04:41 2021 " "Processing started: Mon Apr 12 19:04:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618225482171 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225482171 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta netFPGAmini -c netFPGAmini " "Command: quartus_sta netFPGAmini -c netFPGAmini" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225482187 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1618225482500 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225483749 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225483749 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225483796 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225483796 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618225485858 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1618225485858 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altpll_quo3 " "Entity altpll_quo3" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *phasedone_state*  " "set_false_path -from ** -to *phasedone_state* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618225485858 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *internal_phasestep*  " "set_false_path -from ** -to *internal_phasestep* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618225485858 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1618225485858 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_7bt1 " "Entity dcfifo_7bt1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618225485858 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618225485858 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1618225485858 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_9ft1 " "Entity dcfifo_9ft1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618225485858 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe11\|dffe12a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618225485858 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1618225485858 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_clo1 " "Entity dcfifo_clo1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618225485858 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618225485858 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1618225485858 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_opn1 " "Entity dcfifo_opn1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618225485858 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618225485858 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1618225485858 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_r7t1 " "Entity dcfifo_r7t1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ed9:dffpipe13\|dffe14a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ed9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618225485858 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_dd9:dffpipe9\|dffe10a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_dd9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618225485858 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1618225485858 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_r9o1 " "Entity dcfifo_r9o1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_od9:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_od9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618225485858 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_nd9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_nd9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618225485858 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1618225485858 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_tdt1 " "Entity dcfifo_tdt1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618225485858 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618225485858 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1618225485858 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_tgn1 " "Entity dcfifo_tgn1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ld9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ld9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618225485858 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_fd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_fd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618225485858 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1618225485858 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_vdt1 " "Entity dcfifo_vdt1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618225485858 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618225485858 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1618225485858 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618225485858 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618225485858 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1618225485858 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225485858 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1333 *rs_dgwp\|dffpipe_0f9:dffpipe6\|dffe7a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1333): *rs_dgwp\|dffpipe_0f9:dffpipe6\|dffe7a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "B:/quartus16.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "B:/quartus16.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1333 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225486342 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1333 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1333): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "B:/quartus16.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "B:/quartus16.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1333 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1618225486342 ""}  } { { "B:/quartus16.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "B:/quartus16.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1333 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225486342 ""}
{ "Info" "ISTA_SDC_FOUND" "UM/ddr2/ddr2_12_example_top.sdc " "Reading SDC File: 'UM/ddr2/ddr2_12_example_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225486342 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ddr2_12_example_top.sdc 1 pnf port " "Ignored filter at ddr2_12_example_top.sdc(1): pnf could not be matched with a port" {  } { { "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_example_top.sdc" "" { Text "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_example_top.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225486342 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ddr2_12_example_top.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at ddr2_12_example_top.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"pnf\"\] " "set_false_path -from * -to \[get_ports \"pnf\"\]" {  } { { "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_example_top.sdc" "" { Text "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_example_top.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1618225486342 ""}  } { { "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_example_top.sdc" "" { Text "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_example_top.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225486342 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ddr2_12_example_top.sdc 2 test_complete port " "Ignored filter at ddr2_12_example_top.sdc(2): test_complete could not be matched with a port" {  } { { "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_example_top.sdc" "" { Text "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_example_top.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225486342 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ddr2_12_example_top.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at ddr2_12_example_top.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"test_complete\"\] " "set_false_path -from * -to \[get_ports \"test_complete\"\]" {  } { { "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_example_top.sdc" "" { Text "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_example_top.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1618225486342 ""}  } { { "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_example_top.sdc" "" { Text "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_example_top.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225486342 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ddr2_12_example_top.sdc 3 pnf_per_byte\[*\] port " "Ignored filter at ddr2_12_example_top.sdc(3): pnf_per_byte\[*\] could not be matched with a port" {  } { { "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_example_top.sdc" "" { Text "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_example_top.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225486342 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ddr2_12_example_top.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at ddr2_12_example_top.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"pnf_per_byte\\\[*\\\]\"\] " "set_false_path -from * -to \[get_ports \"pnf_per_byte\\\[*\\\]\"\]" {  } { { "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_example_top.sdc" "" { Text "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_example_top.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1618225486342 ""}  } { { "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_example_top.sdc" "" { Text "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_example_top.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225486342 ""}
{ "Info" "ISTA_SDC_FOUND" "UM/ddr2/ddr2_12_phy_ddr_timing.sdc " "Reading SDC File: 'UM/ddr2/ddr2_12_phy_ddr_timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225486342 ""}
{ "Info" "0" "" "Adding SDC requirements for ddr2_12_phy instance ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst" {  } {  } 0 0 "Adding SDC requirements for ddr2_12_phy instance ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1618225486452 ""}
{ "Critical Warning" "0" "" "PLL clock ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." {  } {  } 1 0 "PLL clock ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." 0 0 "TimeQuest Timing Analyzer" 0 0 1618225486592 ""}
{ "Info" "0" "" "ddr2_12_phy_ddr_timing.sdc: Could not find PLL clocks for ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]. Creating PLL base clocks" {  } {  } 0 0 "ddr2_12_phy_ddr_timing.sdc: Could not find PLL clocks for ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]. Creating PLL base clocks" 0 0 "TimeQuest Timing Analyzer" 0 0 1618225486592 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 8.000 -waveform \{0.000 4.000\} -name sysclk_125m sysclk_125m " "create_clock -period 8.000 -waveform \{0.000 4.000\} -name sysclk_125m sysclk_125m" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase 112.50 -duty_cycle 50.00 -name \{pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase 112.50 -duty_cycle 50.00 -name \{pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[5\]\} \{pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[5\]\} " "create_generated_clock -source \{pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[5\]\} \{pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[5\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\} -duty_cycle 50.00 -name \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\]\} \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\]\} " "create_generated_clock -source \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\} -duty_cycle 50.00 -name \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\]\} \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout\} \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout\} " "create_generated_clock -source \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout\} \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\} -duty_cycle 50.00 -name \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\]\} \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\]\} " "create_generated_clock -source \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\} -duty_cycle 50.00 -name \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\]\} \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout\} \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout\} " "create_generated_clock -source \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout\} \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -90.00 -duty_cycle 50.00 -name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -90.00 -duty_cycle 50.00 -name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\]\} \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\]\} " "create_generated_clock -source \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\]\} \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\} -duty_cycle 50.00 -name \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\]\} \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\]\} " "create_generated_clock -source \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\} -duty_cycle 50.00 -name \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\]\} \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\} -duty_cycle 50.00 -name \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\]\} \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\]\} " "create_generated_clock -source \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\} -duty_cycle 50.00 -name \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\]\} \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0\|deserclock\[0\]\} \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0\|deserclock\[0\]\} " "create_generated_clock -source \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0\|deserclock\[0\]\} \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0\|deserclock\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0\|deserclock\[0\]\} \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0\|deserclock\[0\]\} " "create_generated_clock -source \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0\|deserclock\[0\]\} \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0\|deserclock\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0\|deserclock\[0\]\} \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0\|deserclock\[0\]\} " "create_generated_clock -source \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0\|deserclock\[0\]\} \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0\|deserclock\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0\|deserclock\[0\]\} \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0\|deserclock\[0\]\} " "create_generated_clock -source \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0\|deserclock\[0\]\} \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0\|deserclock\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkpulse\} \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkpulse\} " "create_generated_clock -source \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkpulse\} \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\} \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\} " "create_generated_clock -source \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\} \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -duty_cycle 50.00 -name \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogfastrefclkout\[0\]\} \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogfastrefclkout\[0\]\} " "create_generated_clock -source \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -duty_cycle 50.00 -name \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogfastrefclkout\[0\]\} \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogfastrefclkout\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkpulse\} \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkpulse\} " "create_generated_clock -source \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkpulse\} \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\} \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\} " "create_generated_clock -source \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\} \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -duty_cycle 50.00 -name \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogfastrefclkout\[0\]\} \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogfastrefclkout\[0\]\} " "create_generated_clock -source \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -duty_cycle 50.00 -name \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogfastrefclkout\[0\]\} \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogfastrefclkout\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkpulse\} \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkpulse\} " "create_generated_clock -source \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkpulse\} \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\} \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\} " "create_generated_clock -source \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\} \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -duty_cycle 50.00 -name \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogfastrefclkout\[0\]\} \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogfastrefclkout\[0\]\} " "create_generated_clock -source \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -duty_cycle 50.00 -name \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogfastrefclkout\[0\]\} \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogfastrefclkout\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkpulse\} \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkpulse\} " "create_generated_clock -source \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkpulse\} \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\} \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\} " "create_generated_clock -source \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\} \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -duty_cycle 50.00 -name \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogfastrefclkout\[0\]\} \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogfastrefclkout\[0\]\} " "create_generated_clock -source \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -duty_cycle 50.00 -name \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogfastrefclkout\[0\]\} \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogfastrefclkout\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 1.600 -name \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\} \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\} " "create_clock -period 1.600 -name \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\} \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 1.600 -name \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\} \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\} " "create_clock -period 1.600 -name \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\} \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 1.600 -name \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} " "create_clock -period 1.600 -name \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 1.600 -name \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\} \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\} " "create_clock -period 1.600 -name \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\} \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 1.600 -name \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\} \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\} " "create_clock -period 1.600 -name \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\} \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 1.600 -name \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} " "create_clock -period 1.600 -name \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_clk0~input\|o\} -duty_cycle 50.00 -name \{sfp_clk0~input~INSERTED_REFCLK_DIVIDER\|clkout\} \{sfp_clk0~input~INSERTED_REFCLK_DIVIDER\|clkout\} " "create_generated_clock -source \{sfp_clk0~input\|o\} -duty_cycle 50.00 -name \{sfp_clk0~input~INSERTED_REFCLK_DIVIDER\|clkout\} \{sfp_clk0~input~INSERTED_REFCLK_DIVIDER\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -from \[get_pins \{ sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_coreclk_in\[0\]~clkctrl\|inclk\}\] " "set_false_path -from \[get_pins \{ sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_coreclk_in\[0\]~clkctrl\|inclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -from \[get_pins \{ sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_coreclk_in\[0\]~clkctrl\|inclk\}\] " "set_false_path -from \[get_pins \{ sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_coreclk_in\[0\]~clkctrl\|inclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1618225486670 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225486670 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225486670 ""}
{ "Critical Warning" "0" "" "PLL clock ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." {  } {  } 1 0 "PLL clock ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." 0 0 "TimeQuest Timing Analyzer" 0 0 1618225486670 ""}
{ "Warning" "0" "" "ddr2_12_phy_ddr_timing.sdc: Failed to find PLL input clock pin driving ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]" {  } {  } 0 0 "ddr2_12_phy_ddr_timing.sdc: Failed to find PLL input clock pin driving ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]" 0 0 "TimeQuest Timing Analyzer" 0 0 1618225486670 ""}
{ "Info" "0" "" "Creating scan clock ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock driven by ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] divided by 2" {  } {  } 0 0 "Creating scan clock ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock driven by ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] divided by 2" 0 0 "TimeQuest Timing Analyzer" 0 0 1618225486702 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "TimeQuest Timing Analyzer" 0 0 1618225487123 ""}
{ "Info" "ISTA_SDC_FOUND" "ddr2/ddr2_phy_ddr_timing.sdc " "Reading SDC File: 'ddr2/ddr2_phy_ddr_timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225487123 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ddr2_phy_ddr_pins.tcl 965 ddr2_phy:*\|* keeper " "Ignored filter at ddr2_phy_ddr_pins.tcl(965): ddr2_phy:*\|* could not be matched with a keeper" {  } { { "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_phy_ddr_pins.tcl" "" { Text "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_phy_ddr_pins.tcl" 965 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225487139 ""}
{ "Info" "ISTA_SDC_FOUND" "ddr2/ddr2_example_top.sdc " "Reading SDC File: 'ddr2/ddr2_example_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225487139 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ddr2_example_top.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at ddr2_example_top.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"pnf\"\] " "set_false_path -from * -to \[get_ports \"pnf\"\]" {  } { { "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_example_top.sdc" "" { Text "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_example_top.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1618225487139 ""}  } { { "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_example_top.sdc" "" { Text "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_example_top.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225487139 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ddr2_example_top.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at ddr2_example_top.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"test_complete\"\] " "set_false_path -from * -to \[get_ports \"test_complete\"\]" {  } { { "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_example_top.sdc" "" { Text "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_example_top.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1618225487139 ""}  } { { "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_example_top.sdc" "" { Text "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_example_top.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225487139 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ddr2_example_top.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at ddr2_example_top.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"pnf_per_byte\\\[*\\\]\"\] " "set_false_path -from * -to \[get_ports \"pnf_per_byte\\\[*\\\]\"\]" {  } { { "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_example_top.sdc" "" { Text "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_example_top.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1618225487139 ""}  } { { "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_example_top.sdc" "" { Text "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_example_top.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225487139 ""}
{ "Info" "ISTA_SDC_FOUND" "ddr2/altera_avalon_half_rate_bridge_constraints.sdc " "Reading SDC File: 'ddr2/altera_avalon_half_rate_bridge_constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225487139 ""}
{ "Warning" "WSTA_DERIVE_PLL_CLOCKS_WAS_CALLED_AGAIN" "" "derive_pll_clocks was called multiple times with different options. Repeated calls to derive_pll_clocks do not modify existing clocks." {  } {  } 0 332189 "derive_pll_clocks was called multiple times with different options. Repeated calls to derive_pll_clocks do not modify existing clocks." 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225487139 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_half_rate_bridge_constraints.sdc 36 *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_read register " "Ignored filter at altera_avalon_half_rate_bridge_constraints.sdc(36): *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_read could not be matched with a register" {  } { { "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225487155 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 36 Argument <to> is an empty collection " "Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_read\]                -setup  -end 2 " "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_read\]                -setup  -end 2" {  } { { "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1618225487155 ""}  } { { "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225487155 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 37 Argument <to> is an empty collection " "Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(37): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_read\]                -hold   -end 1 " "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_read\]                -hold   -end 1" {  } { { "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1618225487155 ""}  } { { "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225487155 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_half_rate_bridge_constraints.sdc 38 *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_write register " "Ignored filter at altera_avalon_half_rate_bridge_constraints.sdc(38): *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_write could not be matched with a register" {  } { { "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225487170 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 38 Argument <to> is an empty collection " "Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_write\]               -setup  -end 2 " "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_write\]               -setup  -end 2" {  } { { "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1618225487170 ""}  } { { "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225487170 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 39 Argument <to> is an empty collection " "Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(39): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_write\]               -hold   -end 1 " "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_write\]               -hold   -end 1" {  } { { "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1618225487170 ""}  } { { "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225487170 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_half_rate_bridge_constraints.sdc 40 *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_state* register " "Ignored filter at altera_avalon_half_rate_bridge_constraints.sdc(40): *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_state* could not be matched with a register" {  } { { "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225487186 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 40 Argument <to> is an empty collection " "Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_state*\]              -setup  -end 2 " "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_state*\]              -setup  -end 2" {  } { { "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1618225487186 ""}  } { { "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225487186 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 41 Argument <to> is an empty collection " "Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(41): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_state*\]              -hold   -end 1 " "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_state*\]              -hold   -end 1" {  } { { "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1618225487186 ""}  } { { "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225487186 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_half_rate_bridge_constraints.sdc 42 *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_rd_txfers* register " "Ignored filter at altera_avalon_half_rate_bridge_constraints.sdc(42): *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_rd_txfers* could not be matched with a register" {  } { { "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225487186 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 42 Argument <to> is an empty collection " "Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_rd_txfers*\]          -setup  -end 2 " "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_rd_txfers*\]          -setup  -end 2" {  } { { "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1618225487186 ""}  } { { "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225487186 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 43 Argument <to> is an empty collection " "Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(43): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_rd_txfers*\]          -hold   -end 1 " "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_rd_txfers*\]          -hold   -end 1" {  } { { "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1618225487186 ""}  } { { "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225487186 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_half_rate_bridge_constraints.sdc 44 *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_wr_txfers* register " "Ignored filter at altera_avalon_half_rate_bridge_constraints.sdc(44): *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_wr_txfers* could not be matched with a register" {  } { { "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225487202 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 44 Argument <to> is an empty collection " "Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_wr_txfers*\]          -setup  -end 2 " "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_wr_txfers*\]          -setup  -end 2" {  } { { "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1618225487202 ""}  } { { "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225487202 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 45 Argument <to> is an empty collection " "Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(45): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_wr_txfers*\]          -hold   -end 1 " "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_wr_txfers*\]          -hold   -end 1" {  } { { "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1618225487202 ""}  } { { "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225487202 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_half_rate_bridge_constraints.sdc 46 *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_rd_data_txfers* register " "Ignored filter at altera_avalon_half_rate_bridge_constraints.sdc(46): *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_rd_data_txfers* could not be matched with a register" {  } { { "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225487217 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 46 Argument <to> is an empty collection " "Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(46): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_rd_data_txfers*\]     -setup  -end 2 " "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_rd_data_txfers*\]     -setup  -end 2" {  } { { "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1618225487217 ""}  } { { "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225487217 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 47 Argument <to> is an empty collection " "Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(47): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_rd_data_txfers*\]     -hold   -end 1 " "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_rd_data_txfers*\]     -hold   -end 1" {  } { { "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1618225487217 ""}  } { { "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225487217 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_half_rate_bridge_constraints.sdc 48 *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_readdata_r* register " "Ignored filter at altera_avalon_half_rate_bridge_constraints.sdc(48): *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_readdata_r* could not be matched with a register" {  } { { "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225487217 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 48 Argument <to> is an empty collection " "Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_readdata_r*\]         -setup  -end 2 " "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_readdata_r*\]         -setup  -end 2" {  } { { "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1618225487217 ""}  } { { "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225487217 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 49 Argument <to> is an empty collection " "Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(49): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_readdata_r*\]         -hold   -end 1 " "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_readdata_r*\]         -hold   -end 1" {  } { { "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1618225487217 ""}  } { { "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225487217 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_half_rate_bridge_constraints.sdc 50 *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_skid* register " "Ignored filter at altera_avalon_half_rate_bridge_constraints.sdc(50): *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_skid* could not be matched with a register" {  } { { "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225487233 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 50 Argument <to> is an empty collection " "Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_skid*\]               -setup  -end 2 " "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_skid*\]               -setup  -end 2" {  } { { "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1618225487233 ""}  } { { "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225487233 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 51 Argument <to> is an empty collection " "Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(51): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_skid*\]               -hold   -end 1 " "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_skid*\]               -hold   -end 1" {  } { { "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1618225487233 ""}  } { { "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225487233 ""}
{ "Info" "ISTA_SDC_FOUND" "sfp/sfp2gmii_constraints.sdc " "Reading SDC File: 'sfp/sfp2gmii_constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225487233 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "sfp2gmii_constraints.sdc 174 clk port " "Ignored filter at sfp2gmii_constraints.sdc(174): clk could not be matched with a port" {  } { { "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/sfp/sfp2gmii_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/sfp/sfp2gmii_constraints.sdc" 174 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225487248 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock sfp2gmii_constraints.sdc 174 Argument <targets> is an empty collection " "Ignored create_clock at sfp2gmii_constraints.sdc(174): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"\$DEFAULT_SYSTEM_CLOCK_SPEED\" -name altera_tse_\$\{CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports clk\] " "create_clock -period \"\$DEFAULT_SYSTEM_CLOCK_SPEED\" -name altera_tse_\$\{CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports clk\]" {  } { { "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/sfp/sfp2gmii_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/sfp/sfp2gmii_constraints.sdc" 174 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1618225487248 ""}  } { { "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/sfp/sfp2gmii_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/sfp/sfp2gmii_constraints.sdc" 174 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225487248 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "sfp2gmii_constraints.sdc 177 ref_clk port " "Ignored filter at sfp2gmii_constraints.sdc(177): ref_clk could not be matched with a port" {  } { { "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/sfp/sfp2gmii_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/sfp/sfp2gmii_constraints.sdc" 177 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225487248 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock sfp2gmii_constraints.sdc 177 Argument <targets> is an empty collection " "Ignored create_clock at sfp2gmii_constraints.sdc(177): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"\$TSE_CLOCK_FREQUENCY\" -name altera_tse_\$\{REF_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports  \$REF_CLK\] " "create_clock -period \"\$TSE_CLOCK_FREQUENCY\" -name altera_tse_\$\{REF_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports  \$REF_CLK\]" {  } { { "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/sfp/sfp2gmii_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/sfp/sfp2gmii_constraints.sdc" 177 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1618225487248 ""}  } { { "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/sfp/sfp2gmii_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab005/in2out3/netFPGAmini-2-3_restored/sfp/sfp2gmii_constraints.sdc" 177 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225487248 ""}
{ "Warning" "WSTA_DERIVE_PLL_CLOCKS_WAS_CALLED_AGAIN" "" "derive_pll_clocks was called multiple times with different options. Repeated calls to derive_pll_clocks do not modify existing clocks." {  } {  } 0 332189 "derive_pll_clocks was called multiple times with different options. Repeated calls to derive_pll_clocks do not modify existing clocks." 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225487248 ""}
{ "Info" "ISTA_SDC_FOUND" "netFPGAmini.out.sdc " "Reading SDC File: 'netFPGAmini.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225487248 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "sysclk_125m " "Overwriting existing clock: sysclk_125m" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225487248 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|DDR_CLK_OUT\[0\].mem_clk_ddio  from: muxsel  to: dataout " "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|DDR_CLK_OUT\[0\].mem_clk_ddio  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1618225487436 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1618225487436 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|dpio\|dqs_group\[0\].dq_dqs\|dqs_0_output_ddio_out_inst  from: muxsel  to: dataout " "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|dpio\|dqs_group\[0\].dq_dqs\|dqs_0_output_ddio_out_inst  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1618225487436 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|dpio\|dqs_group\[1\].dq_dqs\|dqs_0_output_ddio_out_inst  from: muxsel  to: dataout " "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|dpio\|dqs_group\[1\].dq_dqs\|dqs_0_output_ddio_out_inst  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1618225487436 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1618225487436 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout " "Cell: sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1618225487436 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0  from: localrefclk  to: clkout " "Cell: sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0  from: localrefclk  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1618225487436 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout " "Cell: sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1618225487436 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout " "Cell: sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1618225487436 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout " "Cell: sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1618225487436 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout " "Cell: sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1618225487436 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0  from: localrefclk  to: clkout " "Cell: sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0  from: localrefclk  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1618225487436 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout " "Cell: sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1618225487436 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout " "Cell: sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1618225487436 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout " "Cell: sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1618225487436 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225487436 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225488217 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225488217 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) 0.000 0.050 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1618225488233 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) 0.000 0.050 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1618225488233 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) 0.000 0.050 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1618225488233 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) 0.000 0.050 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1618225488233 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) 0.000 0.050 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1618225488233 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) 0.000 0.050 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1618225488233 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) 0.000 0.050 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1618225488233 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) 0.000 0.050 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1618225488233 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) 0.000 0.050 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1618225488233 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) 0.000 0.050 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1618225488233 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) 0.000 0.050 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1618225488233 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) 0.000 0.050 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1618225488233 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) 0.000 0.050 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1618225488233 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) 0.000 0.050 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1618225488233 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) 0.000 0.050 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1618225488233 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) 0.000 0.050 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1618225488233 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225488233 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1618225488233 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 85C Model" {  } {  } 0 0 "Analyzing Slow 900mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1618225488279 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1618225489014 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225489014 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.649 " "Worst-case setup slack is -3.649" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.649            -561.247 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.649            -561.247 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.129            -390.281 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.129            -390.281 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.928               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_tDQSS  " "    0.928               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.931               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_tDQSS  " "    0.931               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.181               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_tDSS  " "    1.181               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.184               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_tDSS  " "    1.184               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.383               0.000 sysclk_125m  " "    1.383               0.000 sysclk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.607               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.607               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.929               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_ac_fall  " "    1.929               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.932               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_ac_fall  " "    1.932               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.141               0.000 rgm2_rx_clk  " "    2.141               0.000 rgm2_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.262               0.000 rgm3_rx_clk  " "    2.262               0.000 rgm3_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.489               0.000 rgm1_rx_clk  " "    2.489               0.000 rgm1_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.691               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    2.691               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.738               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\]  " "    2.738               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.761               0.000 sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout  " "    2.761               0.000 sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.835               0.000 rgm0_rx_clk  " "    2.835               0.000 rgm0_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.009               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    3.009               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.009               0.000 sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout  " "    3.009               0.000 sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.008               0.000 n/a  " "   14.008               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.502               0.000 altera_reserved_tck  " "   45.502               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489014 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225489014 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.070 " "Worst-case hold slack is 0.070" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.070               0.000 rgm3_rx_clk  " "    0.070               0.000 rgm3_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.097               0.000 rgm2_rx_clk  " "    0.097               0.000 rgm2_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 rgm0_rx_clk  " "    0.140               0.000 rgm0_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 rgm1_rx_clk  " "    0.159               0.000 rgm1_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 sysclk_125m  " "    0.208               0.000 sysclk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.209               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.209               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.221               0.000 sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout  " "    0.221               0.000 sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.221               0.000 sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout  " "    0.221               0.000 sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.249               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.249               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.252               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.252               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.276               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\]  " "    0.276               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.280               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.284               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    0.284               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 altera_reserved_tck  " "    0.323               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.947               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_tDQSS  " "    0.947               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.949               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_tDQSS  " "    0.949               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.204               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_tDSS  " "    1.204               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.206               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_tDSS  " "    1.206               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.922               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_ac_fall  " "    1.922               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.924               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_ac_fall  " "    1.924               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.562               0.000 n/a  " "    2.562               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225489201 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.928 " "Worst-case recovery slack is -2.928" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.928             -23.346 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -2.928             -23.346 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.502            -776.013 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.502            -776.013 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.592               0.000 rgm3_rx_clk  " "    1.592               0.000 rgm3_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.594               0.000 rgm2_rx_clk  " "    1.594               0.000 rgm2_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.691               0.000 rgm0_rx_clk  " "    1.691               0.000 rgm0_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.755               0.000 rgm1_rx_clk  " "    1.755               0.000 rgm1_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.023               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    2.023               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.439               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    2.439               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.503               0.000 sysclk_125m  " "    2.503               0.000 sysclk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.562               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.562               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.660               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    2.660               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.685               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\]  " "    2.685               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   94.642               0.000 altera_reserved_tck  " "   94.642               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489279 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225489279 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.540 " "Worst-case removal slack is 0.540" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.540               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.540               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.575               0.000 altera_reserved_tck  " "    0.575               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.719               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.719               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.864               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.864               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.135               0.000 sysclk_125m  " "    1.135               0.000 sysclk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.308               0.000 rgm0_rx_clk  " "    1.308               0.000 rgm0_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.315               0.000 rgm1_rx_clk  " "    1.315               0.000 rgm1_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.388               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\]  " "    1.388               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.398               0.000 rgm2_rx_clk  " "    1.398               0.000 rgm2_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.414               0.000 rgm3_rx_clk  " "    1.414               0.000 rgm3_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.659               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    1.659               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.031               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.031               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.090               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   10.090               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489357 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225489357 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.000 " "Worst-case minimum pulse width slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    0.000               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.656               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.656               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.659               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    1.659               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.659               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\]  " "    1.659               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.660               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.660               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.947               0.000 rgm0_rx_clk  " "    2.947               0.000 rgm0_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.951               0.000 rgm3_rx_clk  " "    2.951               0.000 rgm3_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.953               0.000 rgm1_rx_clk  " "    2.953               0.000 rgm1_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.955               0.000 rgm2_rx_clk  " "    2.955               0.000 rgm2_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.043               0.000 sysclk_125m  " "    3.043               0.000 sysclk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.147               0.000 sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout  " "    3.147               0.000 sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.152               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    3.152               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.153               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.153               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.153               0.000 sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout  " "    3.153               0.000 sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.996               0.000 sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\]  " "    3.996               0.000 sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.996               0.000 sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\]  " "    3.996               0.000 sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 sfp_clk0  " "    4.000               0.000 sfp_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.991               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[5\]  " "    4.991               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.154               0.000 sysclk_100m  " "    6.154               0.000 sysclk_100m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.132               0.000 altera_reserved_tck  " "   49.132               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225489373 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225489373 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225489373 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3186 synchronizer chains. " "Report Metastability: Found 3186 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618225489701 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618225489701 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3186 " "Number of Synchronizer Chains Found: 3186" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618225489701 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618225489701 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.785 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.785" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618225489701 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 2.716 ns " "Worst Case Available Settling Time: 2.716 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618225489701 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618225489701 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618225489701 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 52.0 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 52.0" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618225489701 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618225489701 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 125.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 125.9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618225489701 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225489701 ""}
{ "Critical Warning" "0" "" "ALTMEMPHY IP was generated using a speedgrade of 6, but is being compiled for a speedgrade of 4.  Timing analysis may not be valid due to violated timing model assumptions." {  } {  } 1 0 "ALTMEMPHY IP was generated using a speedgrade of 6, but is being compiled for a speedgrade of 4.  Timing analysis may not be valid due to violated timing model assumptions." 0 0 "TimeQuest Timing Analyzer" 0 0 1618225489967 ""}
{ "Critical Warning" "0" "" "Warning (307072): Input clock to the ALTMEMPHY PLL, ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\|clk\[1\], when fed by another PLL, must come from the dedicated PLL to the PLL cascade path." {  } {  } 1 0 "Warning (307072): Input clock to the ALTMEMPHY PLL, ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\|clk\[1\], when fed by another PLL, must come from the dedicated PLL to the PLL cascade path." 0 0 "TimeQuest Timing Analyzer" 0 0 1618225490170 ""}
{ "Critical Warning" "0" "" "Warning (307074): Source PLL, pll_clk:pll_clk\|pll_0:pll_0\|altpll:altpll_component\|pll_0_altpll:auto_generated\|pll1, which is feeding  the PLL, ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\|clk\[1\], must have the compensation mode set to No Compensation instead of Normal" {  } {  } 1 0 "Warning (307074): Source PLL, pll_clk:pll_clk\|pll_0:pll_0\|altpll:altpll_component\|pll_0_altpll:auto_generated\|pll1, which is feeding  the PLL, ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\|clk\[1\], must have the compensation mode set to No Compensation instead of Normal" 0 0 "TimeQuest Timing Analyzer" 0 0 1618225490170 ""}
{ "Critical Warning" "0" "" "Warning (307072): Input clock to the ALTMEMPHY PLL, ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\|clk\[3\], when fed by another PLL, must come from the dedicated PLL to the PLL cascade path." {  } {  } 1 0 "Warning (307072): Input clock to the ALTMEMPHY PLL, ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\|clk\[3\], when fed by another PLL, must come from the dedicated PLL to the PLL cascade path." 0 0 "TimeQuest Timing Analyzer" 0 0 1618225490170 ""}
{ "Critical Warning" "0" "" "Warning (307074): Source PLL, pll_clk:pll_clk\|pll_0:pll_0\|altpll:altpll_component\|pll_0_altpll:auto_generated\|pll1, which is feeding  the PLL, ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\|clk\[3\], must have the compensation mode set to No Compensation instead of Normal" {  } {  } 1 0 "Warning (307074): Source PLL, pll_clk:pll_clk\|pll_0:pll_0\|altpll:altpll_component\|pll_0_altpll:auto_generated\|pll1, which is feeding  the PLL, ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\|clk\[3\], must have the compensation mode set to No Compensation instead of Normal" 0 0 "TimeQuest Timing Analyzer" 0 0 1618225490170 ""}
{ "Critical Warning" "0" "" "Read Capture and Write timing analyses may not be valid due to violated timing model assumptions" {  } {  } 1 0 "Read Capture and Write timing analyses may not be valid due to violated timing model assumptions" 0 0 "TimeQuest Timing Analyzer" 0 0 1618225490170 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 setup paths (0 violated).  Worst case slack is 1.181 " "Report Timing: Found 100 setup paths (0 violated).  Worst case slack is 1.181" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*\}\] \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*ddio_in_inst~DFFLO\}\]\] \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*_ddio_in_inst_regouthi\}\]\] " "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*\}\] \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*ddio_in_inst~DFFLO\}\]\] \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*_ddio_in_inst_regouthi\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225490654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225490654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225490654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225490654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Phy (setup)\} " "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Phy (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225490654 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225490654 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.249 " "Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.249" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*\}\] \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*ddio_in_inst~DFFLO\}\]\] \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*_ddio_in_inst_regouthi\}\]\] " "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*\}\] \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*ddio_in_inst~DFFLO\}\]\] \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*_ddio_in_inst_regouthi\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225490935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225490935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225490935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225490935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Phy (hold)\} " "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Phy (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225490935 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225490935 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 1.177 " "Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 1.177" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*\}\] " "-to \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225491201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225491201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225491201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225491201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Phy Reset (recovery)\} " "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Phy Reset (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225491201 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225491201 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 0.540 " "Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 0.540" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*\}\] " "-to \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225491482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225491482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225491482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225491482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Phy Reset (removal)\} " "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Phy Reset (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225491482 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225491482 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n is interpreted as \[get_keepers \{\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n\}\]. " "\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n is interpreted as \[get_keepers \{\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225491763 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 42 setup paths (0 violated).  Worst case slack is 1.929 " "Report Timing: Found 42 setup paths (0 violated).  Worst case slack is 1.929" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n\}\] " "-to \[get_keepers \{\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225491794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225491794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225491794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225491794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Address Command (setup)\} " "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Address Command (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225491794 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225491794 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n is interpreted as \[get_keepers \{\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n\}\]. " "\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n is interpreted as \[get_keepers \{\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225491997 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 42 hold paths (0 violated).  Worst case slack is 1.922 " "Report Timing: Found 42 hold paths (0 violated).  Worst case slack is 1.922" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n\}\] " "-to \[get_keepers \{\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225492013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225492013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225492013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225492013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Address Command (hold)\} " "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Address Command (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225492013 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225492013 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 0.928 " "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 0.928" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{ddr2_dqs\[0\]\} \{ddr2_dqs\[1\]\}\}\] " "-to \[get_ports \{\{ddr2_dqs\[0\]\} \{ddr2_dqs\[1\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225492247 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225492247 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225492247 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225492247 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy DQS vs CK (setup)\} " "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy DQS vs CK (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225492247 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225492247 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 0.947 " "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 0.947" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{ddr2_dqs\[0\]\} \{ddr2_dqs\[1\]\}\}\] " "-to \[get_ports \{\{ddr2_dqs\[0\]\} \{ddr2_dqs\[1\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225492419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225492419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225492419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225492419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy DQS vs CK (hold)\} " "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy DQS vs CK (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225492419 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225492419 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1618225493138 ""}
{ "Info" "0" "" "Address Command (Slow 900mV 85C Model)                \|  1.929  1.922" {  } {  } 0 0 "Address Command (Slow 900mV 85C Model)                \|  1.929  1.922" 0 0 "TimeQuest Timing Analyzer" 0 0 1618225493138 ""}
{ "Info" "0" "" "DQS vs CK (Slow 900mV 85C Model)                      \|  0.928  0.947" {  } {  } 0 0 "DQS vs CK (Slow 900mV 85C Model)                      \|  0.928  0.947" 0 0 "TimeQuest Timing Analyzer" 0 0 1618225493138 ""}
{ "Info" "0" "" "Phy (Slow 900mV 85C Model)                            \|  1.181  0.249" {  } {  } 0 0 "Phy (Slow 900mV 85C Model)                            \|  1.181  0.249" 0 0 "TimeQuest Timing Analyzer" 0 0 1618225493138 ""}
{ "Info" "0" "" "Phy Reset (Slow 900mV 85C Model)                      \|  1.177  0.540" {  } {  } 0 0 "Phy Reset (Slow 900mV 85C Model)                      \|  1.177  0.540" 0 0 "TimeQuest Timing Analyzer" 0 0 1618225493138 ""}
{ "Info" "0" "" "Read Capture (Slow 900mV 85C Model)                   \|  0.396  0.607" {  } {  } 0 0 "Read Capture (Slow 900mV 85C Model)                   \|  0.396  0.607" 0 0 "TimeQuest Timing Analyzer" 0 0 1618225493138 ""}
{ "Info" "0" "" "Read Resync (All Conditions)                          \|  1.435  1.586" {  } {  } 0 0 "Read Resync (All Conditions)                          \|  1.435  1.586" 0 0 "TimeQuest Timing Analyzer" 0 0 1618225493138 ""}
{ "Info" "0" "" "Write (Slow 900mV 85C Model)                          \|  0.859  0.572" {  } {  } 0 0 "Write (Slow 900mV 85C Model)                          \|  0.859  0.572" 0 0 "TimeQuest Timing Analyzer" 0 0 1618225493138 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 0C Model" {  } {  } 0 0 "Analyzing Slow 900mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1618225493450 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225493528 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225495871 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|DDR_CLK_OUT\[0\].mem_clk_ddio  from: muxsel  to: dataout " "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|DDR_CLK_OUT\[0\].mem_clk_ddio  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1618225497199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1618225497199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|dpio\|dqs_group\[0\].dq_dqs\|dqs_0_output_ddio_out_inst  from: muxsel  to: dataout " "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|dpio\|dqs_group\[0\].dq_dqs\|dqs_0_output_ddio_out_inst  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1618225497199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|dpio\|dqs_group\[1\].dq_dqs\|dqs_0_output_ddio_out_inst  from: muxsel  to: dataout " "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|dpio\|dqs_group\[1\].dq_dqs\|dqs_0_output_ddio_out_inst  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1618225497199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1618225497199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout " "Cell: sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1618225497199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0  from: localrefclk  to: clkout " "Cell: sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0  from: localrefclk  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1618225497199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout " "Cell: sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1618225497199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout " "Cell: sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1618225497199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout " "Cell: sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1618225497199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout " "Cell: sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1618225497199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0  from: localrefclk  to: clkout " "Cell: sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0  from: localrefclk  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1618225497199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout " "Cell: sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1618225497199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout " "Cell: sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1618225497199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout " "Cell: sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1618225497199 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225497199 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225497199 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225497199 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) 0.000 0.050 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1618225497215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) 0.000 0.050 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1618225497215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) 0.000 0.050 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1618225497215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) 0.000 0.050 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1618225497215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) 0.000 0.050 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1618225497215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) 0.000 0.050 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1618225497215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) 0.000 0.050 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1618225497215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) 0.000 0.050 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1618225497215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) 0.000 0.050 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1618225497215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) 0.000 0.050 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1618225497215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) 0.000 0.050 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1618225497215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) 0.000 0.050 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1618225497215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) 0.000 0.050 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1618225497215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) 0.000 0.050 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1618225497215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) 0.000 0.050 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1618225497215 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) 0.000 0.050 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1618225497215 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225497215 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1618225497762 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225497762 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.445 " "Worst-case setup slack is -3.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225497918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225497918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.445            -531.460 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.445            -531.460 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225497918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.038            -334.942 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.038            -334.942 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225497918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.952               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_tDQSS  " "    0.952               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225497918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.953               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_tDQSS  " "    0.953               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225497918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.192               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_tDSS  " "    1.192               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225497918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.193               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_tDSS  " "    1.193               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225497918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.736               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.736               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225497918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.785               0.000 sysclk_125m  " "    1.785               0.000 sysclk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225497918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.937               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_ac_fall  " "    1.937               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225497918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.938               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_ac_fall  " "    1.938               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225497918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.469               0.000 rgm2_rx_clk  " "    2.469               0.000 rgm2_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225497918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.524               0.000 rgm3_rx_clk  " "    2.524               0.000 rgm3_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225497918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.783               0.000 rgm1_rx_clk  " "    2.783               0.000 rgm1_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225497918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.825               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    2.825               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225497918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.825               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\]  " "    2.825               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225497918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.015               0.000 sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout  " "    3.015               0.000 sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225497918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.085               0.000 rgm0_rx_clk  " "    3.085               0.000 rgm0_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225497918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.108               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    3.108               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225497918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.267               0.000 sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout  " "    3.267               0.000 sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225497918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.348               0.000 n/a  " "   14.348               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225497918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.686               0.000 altera_reserved_tck  " "   45.686               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225497918 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225497918 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.079 " "Worst-case hold slack is 0.079" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.079               0.000 rgm3_rx_clk  " "    0.079               0.000 rgm3_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.102               0.000 rgm2_rx_clk  " "    0.102               0.000 rgm2_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 rgm1_rx_clk  " "    0.159               0.000 rgm1_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 rgm0_rx_clk  " "    0.162               0.000 rgm0_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.184               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189               0.000 sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout  " "    0.189               0.000 sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194               0.000 sysclk_125m  " "    0.194               0.000 sysclk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.198               0.000 sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout  " "    0.198               0.000 sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.211               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.211               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.223               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.223               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.270               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\]  " "    0.270               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.273               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.279               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    0.279               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.316               0.000 altera_reserved_tck  " "    0.316               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.968               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_tDQSS  " "    0.968               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.968               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_tDQSS  " "    0.968               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.243               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_tDSS  " "    1.243               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.243               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_tDSS  " "    1.243               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.962               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_ac_fall  " "    1.962               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.962               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_ac_fall  " "    1.962               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.490               0.000 n/a  " "    2.490               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498230 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225498230 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.721 " "Worst-case recovery slack is -2.721" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.721             -21.702 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -2.721             -21.702 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.408            -724.856 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.408            -724.856 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.681               0.000 rgm2_rx_clk  " "    1.681               0.000 rgm2_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.681               0.000 rgm3_rx_clk  " "    1.681               0.000 rgm3_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.777               0.000 rgm0_rx_clk  " "    1.777               0.000 rgm0_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.830               0.000 rgm1_rx_clk  " "    1.830               0.000 rgm1_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.139               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    2.139               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.596               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    2.596               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.699               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    2.699               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.764               0.000 sysclk_125m  " "    2.764               0.000 sysclk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.771               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.771               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.790               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\]  " "    2.790               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   94.951               0.000 altera_reserved_tck  " "   94.951               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498449 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225498449 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.522 " "Worst-case removal slack is 0.522" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.522               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.522               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.562               0.000 altera_reserved_tck  " "    0.562               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.687               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.687               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.838               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.838               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.092               0.000 sysclk_125m  " "    1.092               0.000 sysclk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.237               0.000 rgm1_rx_clk  " "    1.237               0.000 rgm1_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.246               0.000 rgm0_rx_clk  " "    1.246               0.000 rgm0_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.309               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\]  " "    1.309               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.340               0.000 rgm2_rx_clk  " "    1.340               0.000 rgm2_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.355               0.000 rgm3_rx_clk  " "    1.355               0.000 rgm3_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.568               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    1.568               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.859               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.859               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.913               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    9.913               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498652 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225498652 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.000 " "Worst-case minimum pulse width slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    0.000               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.642               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.642               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.645               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    1.645               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.645               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\]  " "    1.645               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.646               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.646               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.965               0.000 rgm0_rx_clk  " "    2.965               0.000 rgm0_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.973               0.000 rgm1_rx_clk  " "    2.973               0.000 rgm1_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.976               0.000 rgm2_rx_clk  " "    2.976               0.000 rgm2_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.978               0.000 rgm3_rx_clk  " "    2.978               0.000 rgm3_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.041               0.000 sysclk_125m  " "    3.041               0.000 sysclk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.142               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.142               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.147               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    3.147               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.150               0.000 sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout  " "    3.150               0.000 sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.153               0.000 sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout  " "    3.153               0.000 sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.996               0.000 sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\]  " "    3.996               0.000 sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.996               0.000 sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\]  " "    3.996               0.000 sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 sfp_clk0  " "    4.000               0.000 sfp_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.975               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[5\]  " "    4.975               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.154               0.000 sysclk_100m  " "    6.154               0.000 sysclk_100m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.115               0.000 altera_reserved_tck  " "   49.115               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225498824 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225498824 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225498824 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3186 synchronizer chains. " "Report Metastability: Found 3186 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618225499136 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618225499136 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3186 " "Number of Synchronizer Chains Found: 3186" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618225499136 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618225499136 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.785 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.785" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618225499136 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 2.854 ns " "Worst Case Available Settling Time: 2.854 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618225499136 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618225499136 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618225499136 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 32.7 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 32.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618225499136 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618225499136 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 125.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 125.9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618225499136 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225499136 ""}
{ "Critical Warning" "0" "" "ALTMEMPHY IP was generated using a speedgrade of 6, but is being compiled for a speedgrade of 4.  Timing analysis may not be valid due to violated timing model assumptions." {  } {  } 1 0 "ALTMEMPHY IP was generated using a speedgrade of 6, but is being compiled for a speedgrade of 4.  Timing analysis may not be valid due to violated timing model assumptions." 0 0 "TimeQuest Timing Analyzer" 0 0 1618225499964 ""}
{ "Critical Warning" "0" "" "Read Capture and Write timing analyses may not be valid due to violated timing model assumptions" {  } {  } 1 0 "Read Capture and Write timing analyses may not be valid due to violated timing model assumptions" 0 0 "TimeQuest Timing Analyzer" 0 0 1618225500230 ""}
{ "Critical Warning" "0" "" "See violated timing model assumptions in previous timing analysis above" {  } {  } 1 0 "See violated timing model assumptions in previous timing analysis above" 0 0 "TimeQuest Timing Analyzer" 0 0 1618225500230 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 setup paths (0 violated).  Worst case slack is 1.398 " "Report Timing: Found 100 setup paths (0 violated).  Worst case slack is 1.398" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*\}\] \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*ddio_in_inst~DFFLO\}\]\] \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*_ddio_in_inst_regouthi\}\]\] " "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*\}\] \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*ddio_in_inst~DFFLO\}\]\] \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*_ddio_in_inst_regouthi\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225500839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225500839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225500839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225500839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Phy (setup)\} " "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Phy (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225500839 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225500839 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.223 " "Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.223" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*\}\] \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*ddio_in_inst~DFFLO\}\]\] \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*_ddio_in_inst_regouthi\}\]\] " "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*\}\] \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*ddio_in_inst~DFFLO\}\]\] \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*_ddio_in_inst_regouthi\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225501276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225501276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225501276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225501276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Phy (hold)\} " "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Phy (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225501276 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225501276 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 1.467 " "Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 1.467" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*\}\] " "-to \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225501683 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225501683 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225501683 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225501683 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Phy Reset (recovery)\} " "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Phy Reset (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225501683 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225501683 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 0.522 " "Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 0.522" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*\}\] " "-to \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225502120 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225502120 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225502120 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225502120 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Phy Reset (removal)\} " "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Phy Reset (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225502120 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225502120 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n is interpreted as \[get_keepers \{\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n\}\]. " "\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n is interpreted as \[get_keepers \{\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225502573 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 42 setup paths (0 violated).  Worst case slack is 1.937 " "Report Timing: Found 42 setup paths (0 violated).  Worst case slack is 1.937" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n\}\] " "-to \[get_keepers \{\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225502589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225502589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225502589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225502589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Address Command (setup)\} " "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Address Command (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225502589 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225502589 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n is interpreted as \[get_keepers \{\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n\}\]. " "\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n is interpreted as \[get_keepers \{\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225502948 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 42 hold paths (0 violated).  Worst case slack is 1.962 " "Report Timing: Found 42 hold paths (0 violated).  Worst case slack is 1.962" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n\}\] " "-to \[get_keepers \{\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225502963 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225502963 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225502963 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225502963 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Address Command (hold)\} " "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Address Command (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225502963 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225502963 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 0.952 " "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 0.952" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{ddr2_dqs\[0\]\} \{ddr2_dqs\[1\]\}\}\] " "-to \[get_ports \{\{ddr2_dqs\[0\]\} \{ddr2_dqs\[1\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225503338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225503338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225503338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225503338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy DQS vs CK (setup)\} " "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy DQS vs CK (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225503338 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225503338 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 0.968 " "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 0.968" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{ddr2_dqs\[0\]\} \{ddr2_dqs\[1\]\}\}\] " "-to \[get_ports \{\{ddr2_dqs\[0\]\} \{ddr2_dqs\[1\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225503682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225503682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225503682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225503682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy DQS vs CK (hold)\} " "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy DQS vs CK (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225503682 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225503682 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1618225504682 ""}
{ "Info" "0" "" "Address Command (Slow 900mV 0C Model)                 \|  1.937  1.962" {  } {  } 0 0 "Address Command (Slow 900mV 0C Model)                 \|  1.937  1.962" 0 0 "TimeQuest Timing Analyzer" 0 0 1618225504682 ""}
{ "Info" "0" "" "DQS vs CK (Slow 900mV 0C Model)                       \|  0.952  0.968" {  } {  } 0 0 "DQS vs CK (Slow 900mV 0C Model)                       \|  0.952  0.968" 0 0 "TimeQuest Timing Analyzer" 0 0 1618225504682 ""}
{ "Info" "0" "" "Phy (Slow 900mV 0C Model)                             \|  1.398  0.223" {  } {  } 0 0 "Phy (Slow 900mV 0C Model)                             \|  1.398  0.223" 0 0 "TimeQuest Timing Analyzer" 0 0 1618225504682 ""}
{ "Info" "0" "" "Phy Reset (Slow 900mV 0C Model)                       \|  1.467  0.522" {  } {  } 0 0 "Phy Reset (Slow 900mV 0C Model)                       \|  1.467  0.522" 0 0 "TimeQuest Timing Analyzer" 0 0 1618225504682 ""}
{ "Info" "0" "" "Read Capture (Slow 900mV 0C Model)                    \|  0.473  0.534" {  } {  } 0 0 "Read Capture (Slow 900mV 0C Model)                    \|  0.473  0.534" 0 0 "TimeQuest Timing Analyzer" 0 0 1618225504682 ""}
{ "Info" "0" "" "Read Resync (All Conditions)                          \|  1.435  1.586" {  } {  } 0 0 "Read Resync (All Conditions)                          \|  1.435  1.586" 0 0 "TimeQuest Timing Analyzer" 0 0 1618225504682 ""}
{ "Info" "0" "" "Write (Slow 900mV 0C Model)                           \|  0.869  0.591" {  } {  } 0 0 "Write (Slow 900mV 0C Model)                           \|  0.869  0.591" 0 0 "TimeQuest Timing Analyzer" 0 0 1618225504682 ""}
{ "Info" "0" "" "Analyzing Fast 900mV 0C Model" {  } {  } 0 0 "Analyzing Fast 900mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1618225505307 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|DDR_CLK_OUT\[0\].mem_clk_ddio  from: muxsel  to: dataout " "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|DDR_CLK_OUT\[0\].mem_clk_ddio  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1618225506150 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1618225506150 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|dpio\|dqs_group\[0\].dq_dqs\|dqs_0_output_ddio_out_inst  from: muxsel  to: dataout " "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|dpio\|dqs_group\[0\].dq_dqs\|dqs_0_output_ddio_out_inst  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1618225506150 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|dpio\|dqs_group\[1\].dq_dqs\|dqs_0_output_ddio_out_inst  from: muxsel  to: dataout " "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|dpio\|dqs_group\[1\].dq_dqs\|dqs_0_output_ddio_out_inst  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1618225506150 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1618225506150 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout " "Cell: sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1618225506150 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0  from: localrefclk  to: clkout " "Cell: sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0  from: localrefclk  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1618225506150 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout " "Cell: sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1618225506150 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout " "Cell: sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1618225506150 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout " "Cell: sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1618225506150 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout " "Cell: sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1618225506150 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0  from: localrefclk  to: clkout " "Cell: sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0  from: localrefclk  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1618225506150 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout " "Cell: sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1618225506150 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout " "Cell: sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1618225506150 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout " "Cell: sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1618225506150 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225506150 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225506166 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225506166 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) 0.000 0.050 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1618225506181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) 0.000 0.050 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1618225506181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) 0.000 0.050 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1618225506181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) 0.000 0.050 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1618225506181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) 0.000 0.050 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1618225506181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) 0.000 0.050 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1618225506181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) 0.000 0.050 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1618225506181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) 0.000 0.050 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1618225506181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) 0.000 0.050 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1618225506181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) 0.000 0.050 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1618225506181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) 0.000 0.050 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1618225506181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) 0.000 0.050 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1618225506181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) 0.000 0.050 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1618225506181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) 0.000 0.050 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1618225506181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) 0.000 0.050 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1618225506181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) 0.000 0.050 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1618225506181 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225506181 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1618225506338 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225506338 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.043 " "Worst-case setup slack is -2.043" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225506634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225506634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.043            -299.810 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.043            -299.810 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225506634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.173              -9.051 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.173              -9.051 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225506634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.010               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_tDQSS  " "    1.010               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225506634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.013               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_tDQSS  " "    1.013               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225506634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.280               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_tDSS  " "    1.280               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225506634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.283               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_tDSS  " "    1.283               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225506634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.080               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_ac_fall  " "    2.080               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225506634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.083               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_ac_fall  " "    2.083               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225506634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.485               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    2.485               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225506634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.320               0.000 rgm0_rx_clk  " "    3.320               0.000 rgm0_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225506634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.320               0.000 rgm1_rx_clk  " "    3.320               0.000 rgm1_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225506634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.330               0.000 rgm3_rx_clk  " "    3.330               0.000 rgm3_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225506634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.331               0.000 rgm2_rx_clk  " "    3.331               0.000 rgm2_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225506634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.569               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    3.569               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225506634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.800               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\]  " "    3.800               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225506634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.874               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    3.874               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225506634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.132               0.000 sysclk_125m  " "    4.132               0.000 sysclk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225506634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.051               0.000 sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout  " "    5.051               0.000 sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225506634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.242               0.000 sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout  " "    5.242               0.000 sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225506634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.392               0.000 n/a  " "   16.392               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225506634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.839               0.000 altera_reserved_tck  " "   47.839               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225506634 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225506634 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.204 " "Worst-case hold slack is -0.204" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225507103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225507103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.204             -24.051 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.204             -24.051 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225507103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.005              -0.005 rgm3_rx_clk  " "   -0.005              -0.005 rgm3_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225507103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.007               0.000 rgm2_rx_clk  " "    0.007               0.000 rgm2_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225507103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.043               0.000 rgm0_rx_clk  " "    0.043               0.000 rgm0_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225507103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.043               0.000 rgm1_rx_clk  " "    0.043               0.000 rgm1_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225507103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.081               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.081               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225507103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 sysclk_125m  " "    0.084               0.000 sysclk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225507103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.086               0.000 sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout  " "    0.086               0.000 sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225507103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.096               0.000 sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout  " "    0.096               0.000 sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225507103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.113               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.113               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225507103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\]  " "    0.142               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225507103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.144               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225507103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    0.145               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225507103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 altera_reserved_tck  " "    0.164               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225507103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.038               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_tDQSS  " "    1.038               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225507103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.041               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_tDQSS  " "    1.041               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225507103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.279               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_tDSS  " "    1.279               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225507103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.282               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_tDSS  " "    1.282               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225507103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.466               0.000 n/a  " "    1.466               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225507103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.990               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_ac_fall  " "    1.990               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225507103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.993               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_ac_fall  " "    1.993               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225507103 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225507103 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.949 " "Worst-case recovery slack is -0.949" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225507462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225507462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.949              -7.544 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.949              -7.544 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225507462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.431            -216.974 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.431            -216.974 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225507462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.831               0.000 rgm2_rx_clk  " "    2.831               0.000 rgm2_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225507462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.834               0.000 rgm3_rx_clk  " "    2.834               0.000 rgm3_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225507462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.896               0.000 rgm0_rx_clk  " "    2.896               0.000 rgm0_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225507462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.935               0.000 rgm1_rx_clk  " "    2.935               0.000 rgm1_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225507462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.306               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    3.306               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225507462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.467               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    3.467               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225507462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.509               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    3.509               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225507462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.703               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\]  " "    3.703               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225507462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.542               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.542               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225507462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.751               0.000 sysclk_125m  " "    4.751               0.000 sysclk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225507462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.769               0.000 altera_reserved_tck  " "   96.769               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225507462 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225507462 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.281 " "Worst-case removal slack is 0.281" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225507853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225507853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.281               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.281               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225507853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.292               0.000 altera_reserved_tck  " "    0.292               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225507853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.392               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225507853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.467               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225507853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.619               0.000 sysclk_125m  " "    0.619               0.000 sysclk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225507853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.791               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\]  " "    0.791               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225507853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.801               0.000 rgm1_rx_clk  " "    0.801               0.000 rgm1_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225507853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.819               0.000 rgm0_rx_clk  " "    0.819               0.000 rgm0_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225507853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.872               0.000 rgm2_rx_clk  " "    0.872               0.000 rgm2_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225507853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.882               0.000 rgm3_rx_clk  " "    0.882               0.000 rgm3_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225507853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.978               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    0.978               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225507853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.593               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.593               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225507853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.389               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    8.389               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225507853 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225507853 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.000 " "Worst-case minimum pulse width slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225508165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225508165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    0.000               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225508165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.656               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.656               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225508165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.661               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    1.661               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225508165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.667               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.667               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225508165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.672               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\]  " "    1.672               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225508165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.738               0.000 rgm0_rx_clk  " "    2.738               0.000 rgm0_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225508165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.738               0.000 rgm1_rx_clk  " "    2.738               0.000 rgm1_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225508165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.743               0.000 rgm3_rx_clk  " "    2.743               0.000 rgm3_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225508165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.744               0.000 rgm2_rx_clk  " "    2.744               0.000 rgm2_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225508165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.837               0.000 sysclk_125m  " "    2.837               0.000 sysclk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225508165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.156               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.156               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225508165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.160               0.000 sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout  " "    3.160               0.000 sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225508165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.160               0.000 sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout  " "    3.160               0.000 sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225508165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.173               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    3.173               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225508165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.996               0.000 sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\]  " "    3.996               0.000 sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225508165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.996               0.000 sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\]  " "    3.996               0.000 sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225508165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 sfp_clk0  " "    4.000               0.000 sfp_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225508165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.996               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[5\]  " "    4.996               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225508165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.154               0.000 sysclk_100m  " "    6.154               0.000 sysclk_100m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225508165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.830               0.000 altera_reserved_tck  " "   48.830               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618225508165 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225508165 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225508165 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3186 synchronizer chains. " "Report Metastability: Found 3186 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618225508478 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618225508478 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3186 " "Number of Synchronizer Chains Found: 3186" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618225508478 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618225508478 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.785 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.785" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618225508478 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 3.682 ns " "Worst Case Available Settling Time: 3.682 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618225508478 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618225508478 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618225508478 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 32.7 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 32.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618225508478 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618225508478 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 125.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 125.9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618225508478 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225508478 ""}
{ "Critical Warning" "0" "" "ALTMEMPHY IP was generated using a speedgrade of 6, but is being compiled for a speedgrade of 4.  Timing analysis may not be valid due to violated timing model assumptions." {  } {  } 1 0 "ALTMEMPHY IP was generated using a speedgrade of 6, but is being compiled for a speedgrade of 4.  Timing analysis may not be valid due to violated timing model assumptions." 0 0 "TimeQuest Timing Analyzer" 0 0 1618225509884 ""}
{ "Critical Warning" "0" "" "Read Capture and Write timing analyses may not be valid due to violated timing model assumptions" {  } {  } 1 0 "Read Capture and Write timing analyses may not be valid due to violated timing model assumptions" 0 0 "TimeQuest Timing Analyzer" 0 0 1618225510399 ""}
{ "Critical Warning" "0" "" "See violated timing model assumptions in previous timing analysis above" {  } {  } 1 0 "See violated timing model assumptions in previous timing analysis above" 0 0 "TimeQuest Timing Analyzer" 0 0 1618225510399 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 setup paths (0 violated).  Worst case slack is 2.289 " "Report Timing: Found 100 setup paths (0 violated).  Worst case slack is 2.289" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*\}\] \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*ddio_in_inst~DFFLO\}\]\] \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*_ddio_in_inst_regouthi\}\]\] " "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*\}\] \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*ddio_in_inst~DFFLO\}\]\] \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*_ddio_in_inst_regouthi\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225511305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225511305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225511305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225511305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Phy (setup)\} " "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Phy (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225511305 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225511305 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.113 " "Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.113" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*\}\] \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*ddio_in_inst~DFFLO\}\]\] \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*_ddio_in_inst_regouthi\}\]\] " "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*\}\] \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*ddio_in_inst~DFFLO\}\]\] \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*_ddio_in_inst_regouthi\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225511868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225511868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225511868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225511868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Phy (hold)\} " "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Phy (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225511868 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225511868 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 2.753 " "Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 2.753" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*\}\] " "-to \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225512417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225512417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225512417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225512417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Phy Reset (recovery)\} " "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Phy Reset (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225512417 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225512417 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 0.281 " "Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 0.281" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*\}\] " "-to \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225512995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225512995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225512995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225512995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Phy Reset (removal)\} " "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Phy Reset (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225512995 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225512995 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n is interpreted as \[get_keepers \{\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n\}\]. " "\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n is interpreted as \[get_keepers \{\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225513573 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 42 setup paths (0 violated).  Worst case slack is 2.080 " "Report Timing: Found 42 setup paths (0 violated).  Worst case slack is 2.080" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n\}\] " "-to \[get_keepers \{\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225513589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225513589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225513589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225513589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Address Command (setup)\} " "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Address Command (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225513589 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225513589 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n is interpreted as \[get_keepers \{\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n\}\]. " "\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n is interpreted as \[get_keepers \{\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225514104 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 42 hold paths (0 violated).  Worst case slack is 1.990 " "Report Timing: Found 42 hold paths (0 violated).  Worst case slack is 1.990" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n\}\] " "-to \[get_keepers \{\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225514120 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225514120 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225514120 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225514120 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Address Command (hold)\} " "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Address Command (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225514120 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225514120 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.010 " "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.010" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{ddr2_dqs\[0\]\} \{ddr2_dqs\[1\]\}\}\] " "-to \[get_ports \{\{ddr2_dqs\[0\]\} \{ddr2_dqs\[1\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225514651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225514651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225514651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225514651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy DQS vs CK (setup)\} " "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy DQS vs CK (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225514651 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225514651 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.038 " "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.038" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{ddr2_dqs\[0\]\} \{ddr2_dqs\[1\]\}\}\] " "-to \[get_ports \{\{ddr2_dqs\[0\]\} \{ddr2_dqs\[1\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225515135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225515135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225515135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225515135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy DQS vs CK (hold)\} " "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy DQS vs CK (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1618225515135 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225515135 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1618225516650 ""}
{ "Info" "0" "" "Address Command (Fast 900mV 0C Model)                 \|  2.080  1.990" {  } {  } 0 0 "Address Command (Fast 900mV 0C Model)                 \|  2.080  1.990" 0 0 "TimeQuest Timing Analyzer" 0 0 1618225516650 ""}
{ "Info" "0" "" "DQS vs CK (Fast 900mV 0C Model)                       \|  1.010  1.038" {  } {  } 0 0 "DQS vs CK (Fast 900mV 0C Model)                       \|  1.010  1.038" 0 0 "TimeQuest Timing Analyzer" 0 0 1618225516650 ""}
{ "Info" "0" "" "Phy (Fast 900mV 0C Model)                             \|  2.289  0.113" {  } {  } 0 0 "Phy (Fast 900mV 0C Model)                             \|  2.289  0.113" 0 0 "TimeQuest Timing Analyzer" 0 0 1618225516650 ""}
{ "Info" "0" "" "Phy Reset (Fast 900mV 0C Model)                       \|  2.753  0.281" {  } {  } 0 0 "Phy Reset (Fast 900mV 0C Model)                       \|  2.753  0.281" 0 0 "TimeQuest Timing Analyzer" 0 0 1618225516650 ""}
{ "Info" "0" "" "Read Capture (Fast 900mV 0C Model)                    \|  0.501  0.645" {  } {  } 0 0 "Read Capture (Fast 900mV 0C Model)                    \|  0.501  0.645" 0 0 "TimeQuest Timing Analyzer" 0 0 1618225516650 ""}
{ "Info" "0" "" "Read Resync (All Conditions)                          \|  1.458  1.609" {  } {  } 0 0 "Read Resync (All Conditions)                          \|  1.458  1.609" 0 0 "TimeQuest Timing Analyzer" 0 0 1618225516650 ""}
{ "Info" "0" "" "Write (Fast 900mV 0C Model)                           \|  0.945  0.669" {  } {  } 0 0 "Write (Fast 900mV 0C Model)                           \|  0.945  0.669" 0 0 "TimeQuest Timing Analyzer" 0 0 1618225516650 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225520181 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225520181 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|DDR_CLK_OUT\[0\].mem_clk_ddio  from: muxsel  to: dataout " "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|DDR_CLK_OUT\[0\].mem_clk_ddio  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1618225520977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1618225520977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|dpio\|dqs_group\[0\].dq_dqs\|dqs_0_output_ddio_out_inst  from: muxsel  to: dataout " "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|dpio\|dqs_group\[0\].dq_dqs\|dqs_0_output_ddio_out_inst  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1618225520977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|dpio\|dqs_group\[1\].dq_dqs\|dqs_0_output_ddio_out_inst  from: muxsel  to: dataout " "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|dpio\|dqs_group\[1\].dq_dqs\|dqs_0_output_ddio_out_inst  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1618225520977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1618225520977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout " "Cell: sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1618225520977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0  from: localrefclk  to: clkout " "Cell: sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0  from: localrefclk  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1618225520977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout " "Cell: sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1618225520977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout " "Cell: sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1618225520977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout " "Cell: sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1618225520977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout " "Cell: sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1618225520977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0  from: localrefclk  to: clkout " "Cell: sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0  from: localrefclk  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1618225520977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout " "Cell: sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1618225520977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout " "Cell: sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1618225520977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout " "Cell: sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1618225520977 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225520977 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225520977 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225520977 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) 0.000 0.050 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1618225520993 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) 0.000 0.050 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1618225520993 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) 0.000 0.050 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1618225520993 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) 0.000 0.050 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1618225520993 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) 0.000 0.050 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1618225520993 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) 0.000 0.050 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1618225520993 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) 0.000 0.050 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1618225520993 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) 0.000 0.050 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1618225520993 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) 0.000 0.050 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1618225520993 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) 0.000 0.050 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1618225520993 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) 0.000 0.050 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1618225520993 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) 0.000 0.050 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1618225520993 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) 0.000 0.050 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1618225520993 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) 0.000 0.050 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1618225520993 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) 0.000 0.050 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1618225520993 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) 0.000 0.050 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1618225520993 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225520993 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225521462 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225521462 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 65 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5729 " "Peak virtual memory: 5729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618225525289 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 12 19:05:25 2021 " "Processing ended: Mon Apr 12 19:05:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618225525289 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618225525289 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618225525289 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618225525289 ""}
