Running: xsim.dir/tb_add_sub_systemverilog_behav/xsimk.exe -simmode gui -wdb tb_add_sub_systemverilog_behav.wdb -simrunnum 0 -socket 61671
Design successfully loaded
Design Loading Memory Usage: 7004 KB (Peak: 7004 KB)
Design Loading CPU Usage: 0 ms
Simulation completed
Simulation Memory Usage: 9020 KB (Peak: 9020 KB)
Simulation CPU Usage: 0 ms
