// Seed: 2338162067
module module_0 (
    output tri0 id_0,
    input  wor  id_1,
    input  wire id_2
    , id_4
);
  wire id_5;
  logic [7:0] id_6;
  wire id_7;
  logic [7:0] id_8;
  wand id_9 = id_1;
  assign id_8[1-:1] = id_9;
  assign id_6[1] = 1;
  always @(posedge 1) #1;
endmodule
module module_1 (
    input  wor  id_0,
    input  wor  id_1,
    input  wire id_2,
    output tri1 id_3
);
  tri1 id_5, id_6, id_7, id_8, id_9, id_10, id_11;
  module_0(
      id_3, id_2, id_1
  );
  always @(posedge id_1) id_11 = 1;
  assign id_6 = (1);
  wire id_12;
endmodule
