0.7
2020.2
Oct 13 2023
20:47:58
D:/work_directory/TDC/Encoder/Encoder/Encoder.sim/sim_1/synth/timing/xsim/tb_top_time_synth.v,1719066515,verilog,,,,Encoder;glbl,,,,,,,,
D:/work_directory/TDC/Encoder/Encoder/Encoder.srcs/sim_1/new/tb_top.vhd,1719013049,vhdl,,,,tb_top,,,,,,,,
