

================================================================
== Vitis HLS Report for 'DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI'
================================================================
* Date:           Thu May 29 09:35:41 2025

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.067 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.06>
ST_1 : Operation 2 [1/1] (3.63ns)   --->   "%numReps_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %numReps" [../convlayer.h:121->../top.cpp:133]   --->   Operation 2 'read' 'numReps_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %numReps_read, i7 0" [../convlayer.h:121->../top.cpp:133]   --->   Operation 3 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%trunc_ln121 = trunc i25 %numReps_read" [../convlayer.h:121->../top.cpp:133]   --->   Operation 4 'trunc' 'trunc_ln121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%trunc_ln_i = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i21.i7, i21 %trunc_ln121, i7 0" [../convlayer.h:121->../top.cpp:133]   --->   Operation 5 'bitconcatenate' 'trunc_ln_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%trunc_ln121_1 = trunc i25 %numReps_read" [../convlayer.h:121->../top.cpp:133]   --->   Operation 6 'trunc' 'trunc_ln121_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%shl_ln121_1_i = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i24.i4, i24 %trunc_ln121_1, i4 0" [../convlayer.h:121->../top.cpp:133]   --->   Operation 7 'bitconcatenate' 'shl_ln121_1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (2.43ns)   --->   "%add_ln121 = add i28 %trunc_ln_i, i28 %shl_ln121_1_i" [../convlayer.h:121->../top.cpp:133]   --->   Operation 8 'add' 'add_ln121' <Predicate = true> <Delay = 2.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%mrv_i = insertvalue i60 <undef>, i32 %tmp" [../convlayer.h:121->../top.cpp:133]   --->   Operation 9 'insertvalue' 'mrv_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mrv_1_i = insertvalue i60 %mrv_i, i28 %add_ln121" [../convlayer.h:121->../top.cpp:133]   --->   Operation 10 'insertvalue' 'mrv_1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%ret_ln121 = ret i60 %mrv_1_i" [../convlayer.h:121->../top.cpp:133]   --->   Operation 11 'ret' 'ret_ln121' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ numReps]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
numReps_read  (read          ) [ 00]
tmp           (bitconcatenate) [ 00]
trunc_ln121   (trunc         ) [ 00]
trunc_ln_i    (bitconcatenate) [ 00]
trunc_ln121_1 (trunc         ) [ 00]
shl_ln121_1_i (bitconcatenate) [ 00]
add_ln121     (add           ) [ 00]
mrv_i         (insertvalue   ) [ 00]
mrv_1_i       (insertvalue   ) [ 00]
ret_ln121     (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="numReps">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numReps"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i25"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i25.i7"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i28.i21.i7"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i28.i24.i4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1004" name="numReps_read_read_fu_16">
<pin_list>
<pin id="17" dir="0" index="0" bw="25" slack="0"/>
<pin id="18" dir="0" index="1" bw="25" slack="0"/>
<pin id="19" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numReps_read/1 "/>
</bind>
</comp>

<comp id="22" class="1004" name="tmp_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="32" slack="0"/>
<pin id="24" dir="0" index="1" bw="25" slack="0"/>
<pin id="25" dir="0" index="2" bw="1" slack="0"/>
<pin id="26" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="trunc_ln121_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="25" slack="0"/>
<pin id="32" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln121/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="trunc_ln_i_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="28" slack="0"/>
<pin id="36" dir="0" index="1" bw="21" slack="0"/>
<pin id="37" dir="0" index="2" bw="1" slack="0"/>
<pin id="38" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln_i/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="trunc_ln121_1_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="25" slack="0"/>
<pin id="44" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln121_1/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="shl_ln121_1_i_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="28" slack="0"/>
<pin id="48" dir="0" index="1" bw="24" slack="0"/>
<pin id="49" dir="0" index="2" bw="1" slack="0"/>
<pin id="50" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln121_1_i/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="add_ln121_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="28" slack="0"/>
<pin id="56" dir="0" index="1" bw="28" slack="0"/>
<pin id="57" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="mrv_i_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="60" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_i/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="mrv_1_i_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="60" slack="0"/>
<pin id="68" dir="0" index="1" bw="28" slack="0"/>
<pin id="69" dir="1" index="2" bw="60" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1_i/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="20"><net_src comp="2" pin="0"/><net_sink comp="16" pin=0"/></net>

<net id="21"><net_src comp="0" pin="0"/><net_sink comp="16" pin=1"/></net>

<net id="27"><net_src comp="4" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="28"><net_src comp="16" pin="2"/><net_sink comp="22" pin=1"/></net>

<net id="29"><net_src comp="6" pin="0"/><net_sink comp="22" pin=2"/></net>

<net id="33"><net_src comp="16" pin="2"/><net_sink comp="30" pin=0"/></net>

<net id="39"><net_src comp="8" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="40"><net_src comp="30" pin="1"/><net_sink comp="34" pin=1"/></net>

<net id="41"><net_src comp="6" pin="0"/><net_sink comp="34" pin=2"/></net>

<net id="45"><net_src comp="16" pin="2"/><net_sink comp="42" pin=0"/></net>

<net id="51"><net_src comp="10" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="42" pin="1"/><net_sink comp="46" pin=1"/></net>

<net id="53"><net_src comp="12" pin="0"/><net_sink comp="46" pin=2"/></net>

<net id="58"><net_src comp="34" pin="3"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="46" pin="3"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="14" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="22" pin="3"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="60" pin="2"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="54" pin="2"/><net_sink comp="66" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI : numReps | {1 }
  - Chain level:
	State 1
		trunc_ln_i : 1
		shl_ln121_1_i : 1
		add_ln121 : 2
		mrv_i : 1
		mrv_1_i : 3
		ret_ln121 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |     add_ln121_fu_54     |    0    |    35   |
|----------|-------------------------|---------|---------|
|   read   | numReps_read_read_fu_16 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |        tmp_fu_22        |    0    |    0    |
|bitconcatenate|     trunc_ln_i_fu_34    |    0    |    0    |
|          |   shl_ln121_1_i_fu_46   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |    trunc_ln121_fu_30    |    0    |    0    |
|          |   trunc_ln121_1_fu_42   |    0    |    0    |
|----------|-------------------------|---------|---------|
|insertvalue|       mrv_i_fu_60       |    0    |    0    |
|          |      mrv_1_i_fu_66      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    35   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   35   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   35   |
+-----------+--------+--------+
