$date
	Thu Mar 21 16:48:15 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module inc_reg_tb $end
$scope module x0 $end
$var wire 1 ! clk $end
$var wire 1 " instruction_complete $end
$var wire 1 # mem_access $end
$var wire 1 $ mem_correction $end
$var wire 1 % reset $end
$var reg 20 & instruction_count [19:0] $end
$var reg 20 ' memory_access_count [19:0] $end
$var reg 20 ( memory_correction_count [19:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 (
b0 '
b0 &
1%
0$
0#
0"
0!
$end
#5
1!
#10
0!
#15
1!
#20
0!
0%
#25
1!
#30
0!
#35
1!
#40
0!
#45
1!
#50
0!
#55
1!
#60
0!
#65
1!
#70
0!
#75
1!
#80
0!
#85
1!
#90
0!
#95
1!
#100
0!
#105
1!
#110
0!
#115
1!
#120
0!
1"
#125
b1 &
1!
#130
0!
0"
#135
1!
#140
0!
1#
#145
b1 '
1!
#150
0!
0#
#155
1!
#160
0!
1$
#165
b1 (
1!
#170
0!
0$
#175
1!
#180
0!
