<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3571" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3571{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3571{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3571{left:662px;bottom:1141px;letter-spacing:-0.14px;word-spacing:-0.17px;}
#t4_3571{left:70px;bottom:1088px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#t5_3571{left:70px;bottom:915px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t6_3571{left:70px;bottom:898px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t7_3571{left:70px;bottom:881px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t8_3571{left:70px;bottom:864px;letter-spacing:-0.14px;word-spacing:-0.69px;}
#t9_3571{left:70px;bottom:847px;letter-spacing:-0.14px;word-spacing:-0.99px;}
#ta_3571{left:70px;bottom:830px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#tb_3571{left:70px;bottom:808px;letter-spacing:-0.14px;word-spacing:-1.24px;}
#tc_3571{left:70px;bottom:791px;letter-spacing:-0.16px;word-spacing:-1.17px;}
#td_3571{left:70px;bottom:774px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#te_3571{left:70px;bottom:751px;letter-spacing:-0.16px;word-spacing:-1px;}
#tf_3571{left:70px;bottom:734px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#tg_3571{left:70px;bottom:717px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#th_3571{left:70px;bottom:701px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#ti_3571{left:70px;bottom:684px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#tj_3571{left:70px;bottom:516px;letter-spacing:-0.09px;}
#tk_3571{left:156px;bottom:516px;letter-spacing:-0.1px;word-spacing:0.02px;}
#tl_3571{left:70px;bottom:494px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tm_3571{left:70px;bottom:467px;}
#tn_3571{left:96px;bottom:471px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#to_3571{left:70px;bottom:444px;}
#tp_3571{left:96px;bottom:448px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tq_3571{left:70px;bottom:425px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tr_3571{left:70px;bottom:408px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#ts_3571{left:70px;bottom:391px;letter-spacing:-0.14px;}
#tt_3571{left:270px;bottom:1069px;letter-spacing:0.12px;word-spacing:0.02px;}
#tu_3571{left:365px;bottom:1069px;letter-spacing:0.13px;}
#tv_3571{left:76px;bottom:1050px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#tw_3571{left:257px;bottom:1050px;letter-spacing:-0.15px;}
#tx_3571{left:324px;bottom:1050px;letter-spacing:-0.16px;}
#ty_3571{left:393px;bottom:1050px;letter-spacing:-0.11px;}
#tz_3571{left:433px;bottom:1050px;letter-spacing:-0.19px;}
#t10_3571{left:473px;bottom:1050px;letter-spacing:-0.15px;}
#t11_3571{left:546px;bottom:1050px;letter-spacing:-0.17px;}
#t12_3571{left:625px;bottom:1050px;letter-spacing:-0.13px;}
#t13_3571{left:675px;bottom:1050px;}
#t14_3571{left:705px;bottom:1050px;letter-spacing:-0.19px;}
#t15_3571{left:743px;bottom:1050px;letter-spacing:-0.16px;}
#t16_3571{left:76px;bottom:1027px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t17_3571{left:257px;bottom:1027px;}
#t18_3571{left:325px;bottom:1027px;}
#t19_3571{left:393px;bottom:1027px;}
#t1a_3571{left:433px;bottom:1027px;}
#t1b_3571{left:440px;bottom:1033px;}
#t1c_3571{left:72px;bottom:975px;letter-spacing:-0.14px;}
#t1d_3571{left:71px;bottom:956px;letter-spacing:-0.12px;}
#t1e_3571{left:473px;bottom:1027px;}
#t1f_3571{left:546px;bottom:1027px;}
#t1g_3571{left:625px;bottom:1027px;}
#t1h_3571{left:675px;bottom:1027px;}
#t1i_3571{left:682px;bottom:1033px;}
#t1j_3571{left:705px;bottom:1027px;}
#t1k_3571{left:743px;bottom:1027px;letter-spacing:-0.14px;}
#t1l_3571{left:76px;bottom:1004px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1m_3571{left:257px;bottom:1004px;}
#t1n_3571{left:324px;bottom:1004px;}
#t1o_3571{left:393px;bottom:1004px;}
#t1p_3571{left:433px;bottom:1004px;}
#t1q_3571{left:440px;bottom:1010px;}
#t1r_3571{left:473px;bottom:1004px;}
#t1s_3571{left:546px;bottom:1004px;}
#t1t_3571{left:625px;bottom:1004px;}
#t1u_3571{left:675px;bottom:1004px;}
#t1v_3571{left:682px;bottom:1010px;}
#t1w_3571{left:705px;bottom:1004px;}
#t1x_3571{left:743px;bottom:1004px;letter-spacing:-0.15px;}
#t1y_3571{left:240px;bottom:650px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t1z_3571{left:335px;bottom:650px;letter-spacing:0.14px;word-spacing:-0.04px;}
#t20_3571{left:76px;bottom:630px;letter-spacing:-0.14px;}
#t21_3571{left:274px;bottom:630px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t22_3571{left:561px;bottom:630px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t23_3571{left:274px;bottom:607px;letter-spacing:-0.14px;}
#t24_3571{left:418px;bottom:607px;letter-spacing:-0.13px;}
#t25_3571{left:561px;bottom:607px;letter-spacing:-0.13px;}
#t26_3571{left:704px;bottom:607px;letter-spacing:-0.12px;}
#t27_3571{left:76px;bottom:584px;letter-spacing:-0.12px;}
#t28_3571{left:274px;bottom:584px;}
#t29_3571{left:418px;bottom:584px;}
#t2a_3571{left:561px;bottom:584px;}
#t2b_3571{left:704px;bottom:584px;}
#t2c_3571{left:76px;bottom:562px;letter-spacing:-0.1px;}
#t2d_3571{left:274px;bottom:562px;}
#t2e_3571{left:418px;bottom:562px;}
#t2f_3571{left:561px;bottom:562px;}
#t2g_3571{left:704px;bottom:562px;}
#t2h_3571{left:232px;bottom:357px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2i_3571{left:328px;bottom:357px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2j_3571{left:76px;bottom:338px;letter-spacing:-0.14px;}
#t2k_3571{left:215px;bottom:338px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t2l_3571{left:321px;bottom:338px;letter-spacing:-0.14px;word-spacing:0.03px;}
#t2m_3571{left:476px;bottom:344px;}
#t2n_3571{left:76px;bottom:315px;letter-spacing:-0.15px;word-spacing:0.02px;}
#t2o_3571{left:215px;bottom:315px;letter-spacing:-0.16px;}
#t2p_3571{left:321px;bottom:315px;letter-spacing:-0.15px;}
#t2q_3571{left:321px;bottom:293px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2r_3571{left:321px;bottom:272px;letter-spacing:-0.12px;}
#t2s_3571{left:321px;bottom:251px;letter-spacing:-0.12px;}
#t2t_3571{left:321px;bottom:229px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2u_3571{left:76px;bottom:206px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t2v_3571{left:215px;bottom:206px;letter-spacing:-0.16px;}
#t2w_3571{left:321px;bottom:206px;letter-spacing:-0.16px;}
#t2x_3571{left:321px;bottom:185px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2y_3571{left:321px;bottom:164px;letter-spacing:-0.12px;}
#t2z_3571{left:321px;bottom:142px;letter-spacing:-0.12px;}
#t30_3571{left:321px;bottom:121px;letter-spacing:-0.12px;word-spacing:0.01px;}

.s1_3571{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3571{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3571{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3571{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3571{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3571{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3571{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_3571{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s9_3571{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.sa_3571{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.sb_3571{font-size:11px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3571" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3571Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3571" style="-webkit-user-select: none;"><object width="935" height="1210" data="3571/3571.svg" type="image/svg+xml" id="pdf3571" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3571" class="t s1_3571">Vol. 3B </span><span id="t2_3571" class="t s1_3571">16-25 </span>
<span id="t3_3571" class="t s2_3571">MACHINE-CHECK ARCHITECTURE </span>
<span id="t4_3571" class="t s3_3571">Table 16-17 lists values of relevant bit fields of IA32_MCi_STATUS for architecturally defined SRAO errors. </span>
<span id="t5_3571" class="t s3_3571">For both the memory scrubbing and L3 explicit writeback errors, the ADDRV and MISCV flags in the IA32_M- </span>
<span id="t6_3571" class="t s3_3571">Ci_STATUS register are set to indicate that the offending physical address information is available from the </span>
<span id="t7_3571" class="t s3_3571">IA32_MCi_MISC and the IA32_MCi_ADDR registers. For the memory scrubbing and L3 explicit writeback errors, </span>
<span id="t8_3571" class="t s3_3571">the address mode in the IA32_MCi_MISC register should be set as physical address mode (010b) and the address </span>
<span id="t9_3571" class="t s3_3571">LSB information in the IA32_MCi_MISC register should indicate the lowest valid address bit in the address informa- </span>
<span id="ta_3571" class="t s3_3571">tion provided from the IA32_MCi_ADDR register. </span>
<span id="tb_3571" class="t s3_3571">MCE signal is broadcast to all logical processors as outlined in Section 16.10.4.1. If LMCE is supported and enabled, </span>
<span id="tc_3571" class="t s3_3571">some errors (not limited to UCR errors) may be delivered to only a single logical processor. System software should </span>
<span id="td_3571" class="t s3_3571">consult IA32_MCG_STATUS.LMCE_S to determine if the MCE signaled is only to this logical processor. </span>
<span id="te_3571" class="t s3_3571">IA32_MCi_STATUS banks can be shared by logical processors within a core or within the same package. So several </span>
<span id="tf_3571" class="t s3_3571">logical processors may find an SRAO error in the shared IA32_MCi_STATUS bank but other processors do not find </span>
<span id="tg_3571" class="t s3_3571">it in any of the IA32_MCi_STATUS banks. Table 16-18 shows the RIPV and EIPV flag indication in the IA32_MC- </span>
<span id="th_3571" class="t s3_3571">G_STATUS register for the memory scrubbing and L3 explicit writeback errors on both the reporting and non- </span>
<span id="ti_3571" class="t s3_3571">reporting logical processors. </span>
<span id="tj_3571" class="t s4_3571">16.9.3.2 </span><span id="tk_3571" class="t s4_3571">Architecturally Defined SRAR Errors </span>
<span id="tl_3571" class="t s3_3571">The following two SRAR errors are architecturally defined. </span>
<span id="tm_3571" class="t s5_3571">• </span><span id="tn_3571" class="t s3_3571">UCR Errors detected on data load; and </span>
<span id="to_3571" class="t s5_3571">• </span><span id="tp_3571" class="t s3_3571">UCR Errors detected on instruction fetch. </span>
<span id="tq_3571" class="t s3_3571">The MCA error code encodings for these two architecturally-defined UCR errors corresponds to sub-classes of </span>
<span id="tr_3571" class="t s3_3571">compound MCA error codes (see Table 16-10). Their values and compound encoding format are given in Table </span>
<span id="ts_3571" class="t s3_3571">16-19. </span>
<span id="tt_3571" class="t s6_3571">Table 16-17. </span><span id="tu_3571" class="t s6_3571">IA32_MCi_STATUS Values for SRAO Errors </span>
<span id="tv_3571" class="t s7_3571">SRAO Error </span><span id="tw_3571" class="t s7_3571">Valid </span><span id="tx_3571" class="t s7_3571">OVER </span><span id="ty_3571" class="t s7_3571">UC </span><span id="tz_3571" class="t s7_3571">EN </span><span id="t10_3571" class="t s7_3571">MISCV </span><span id="t11_3571" class="t s7_3571">ADDRV </span><span id="t12_3571" class="t s7_3571">PCC </span><span id="t13_3571" class="t s7_3571">S </span><span id="t14_3571" class="t s7_3571">AR </span><span id="t15_3571" class="t s7_3571">MCACOD </span>
<span id="t16_3571" class="t s8_3571">Memory Scrubbing </span><span id="t17_3571" class="t s8_3571">1 </span><span id="t18_3571" class="t s8_3571">0 </span><span id="t19_3571" class="t s8_3571">1 </span><span id="t1a_3571" class="t s8_3571">x </span>
<span id="t1b_3571" class="t s9_3571">1 </span>
<span id="t1c_3571" class="t sa_3571">NOTES: </span>
<span id="t1d_3571" class="t s8_3571">1. When signaled as MCE, EN=1 and S=1. If error was signaled via CMC, then EN=x, and S=0. </span>
<span id="t1e_3571" class="t s8_3571">1 </span><span id="t1f_3571" class="t s8_3571">1 </span><span id="t1g_3571" class="t s8_3571">0 </span><span id="t1h_3571" class="t s8_3571">x </span>
<span id="t1i_3571" class="t s9_3571">1 </span>
<span id="t1j_3571" class="t s8_3571">0 </span><span id="t1k_3571" class="t s8_3571">C0H-CFH </span>
<span id="t1l_3571" class="t s8_3571">L3 Explicit Writeback </span><span id="t1m_3571" class="t s8_3571">1 </span><span id="t1n_3571" class="t s8_3571">0 </span><span id="t1o_3571" class="t s8_3571">1 </span><span id="t1p_3571" class="t s8_3571">x </span>
<span id="t1q_3571" class="t s9_3571">1 </span>
<span id="t1r_3571" class="t s8_3571">1 </span><span id="t1s_3571" class="t s8_3571">1 </span><span id="t1t_3571" class="t s8_3571">0 </span><span id="t1u_3571" class="t s8_3571">x </span>
<span id="t1v_3571" class="t s9_3571">1 </span>
<span id="t1w_3571" class="t s8_3571">0 </span><span id="t1x_3571" class="t s8_3571">17AH </span>
<span id="t1y_3571" class="t s6_3571">Table 16-18. </span><span id="t1z_3571" class="t s6_3571">IA32_MCG_STATUS Flag Indication for SRAO Errors </span>
<span id="t20_3571" class="t s8_3571">SRAO Type </span><span id="t21_3571" class="t s7_3571">Reporting Logical Processors </span><span id="t22_3571" class="t s7_3571">Non-reporting Logical Processors </span>
<span id="t23_3571" class="t s7_3571">RIPV </span><span id="t24_3571" class="t s7_3571">EIPV </span><span id="t25_3571" class="t s7_3571">RIPV </span><span id="t26_3571" class="t s7_3571">EIPV </span>
<span id="t27_3571" class="t s8_3571">Memory Scrubbing </span><span id="t28_3571" class="t s8_3571">1 </span><span id="t29_3571" class="t s8_3571">0 </span><span id="t2a_3571" class="t s8_3571">1 </span><span id="t2b_3571" class="t s8_3571">0 </span>
<span id="t2c_3571" class="t s8_3571">L3 Explicit Writeback </span><span id="t2d_3571" class="t s8_3571">1 </span><span id="t2e_3571" class="t s8_3571">0 </span><span id="t2f_3571" class="t s8_3571">1 </span><span id="t2g_3571" class="t s8_3571">0 </span>
<span id="t2h_3571" class="t s6_3571">Table 16-19. </span><span id="t2i_3571" class="t s6_3571">MCA Compound Error Code Encoding for SRAR Errors </span>
<span id="t2j_3571" class="t s7_3571">Type </span><span id="t2k_3571" class="t s7_3571">MCACOD Value </span><span id="t2l_3571" class="t s7_3571">MCA Error Code Encoding </span>
<span id="t2m_3571" class="t sb_3571">1 </span>
<span id="t2n_3571" class="t s8_3571">Data Load </span><span id="t2o_3571" class="t s8_3571">134H </span><span id="t2p_3571" class="t s8_3571">0000_0001_0011_0100 </span>
<span id="t2q_3571" class="t s8_3571">000F 0001 RRRR TTLL (Cache Hierarchy Error), where </span>
<span id="t2r_3571" class="t s8_3571">Request subfield RRRR = 0011B (Data Load) </span>
<span id="t2s_3571" class="t s8_3571">Transaction Type subfield TT= 01B (Data) </span>
<span id="t2t_3571" class="t s8_3571">Level subfield LL = 00B (Level 0) </span>
<span id="t2u_3571" class="t s8_3571">Instruction Fetch </span><span id="t2v_3571" class="t s8_3571">150H </span><span id="t2w_3571" class="t s8_3571">0000_0001_0101_0000 </span>
<span id="t2x_3571" class="t s8_3571">000F 0001 RRRR TTLL (Cache Hierarchy Error), where </span>
<span id="t2y_3571" class="t s8_3571">Request subfield RRRR = 0101B (Instruction Fetch) </span>
<span id="t2z_3571" class="t s8_3571">Transaction Type subfield TT= 00B (Instruction) </span>
<span id="t30_3571" class="t s8_3571">Level subfield LL = 00B (Level 0) </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
