Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.41 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.41 secs
 
--> Reading design: PlacaMae.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "PlacaMae.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "PlacaMae"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : PlacaMae
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Diogo\Documents\Universidade\Arquitetura de Computadores\Projeto1\Zero.vhd" into library work
Parsing entity <Zero>.
Parsing architecture <Behavioral> of entity <zero>.
Parsing VHDL file "C:\Users\Diogo\Documents\Universidade\Arquitetura de Computadores\Projeto1\RomDesc.vhd" into library work
Parsing entity <RomDesc>.
Parsing architecture <Behavioral> of entity <romdesc>.
Parsing VHDL file "C:\Users\Diogo\Documents\Universidade\Arquitetura de Computadores\Projeto1\RegistoA.vhd" into library work
Parsing entity <RegistoA>.
Parsing architecture <Behavioral> of entity <registoa>.
Parsing VHDL file "C:\Users\Diogo\Documents\Universidade\Arquitetura de Computadores\Projeto1\ProgramCounter.vhd" into library work
Parsing entity <ProgramCounter>.
Parsing architecture <Behavioral> of entity <programcounter>.
Parsing VHDL file "C:\Users\Diogo\Documents\Universidade\Arquitetura de Computadores\Projeto1\PerifericoSaida.vhd" into library work
Parsing entity <PerifericoSaida>.
Parsing architecture <Behavioral> of entity <perifericosaida>.
Parsing VHDL file "C:\Users\Diogo\Documents\Universidade\Arquitetura de Computadores\Projeto1\PerifericoEntrada.vhd" into library work
Parsing entity <PerifericoEntrada>.
Parsing architecture <Behavioral> of entity <perifericoentrada>.
Parsing VHDL file "C:\Users\Diogo\Documents\Universidade\Arquitetura de Computadores\Projeto1\MuxPC.vhd" into library work
Parsing entity <MuxPC>.
Parsing architecture <Behavioral> of entity <muxpc>.
Parsing VHDL file "C:\Users\Diogo\Documents\Universidade\Arquitetura de Computadores\Projeto1\Mux.vhd" into library work
Parsing entity <Mux8bits>.
Parsing architecture <Behavioral> of entity <mux8bits>.
Parsing VHDL file "C:\Users\Diogo\Documents\Universidade\Arquitetura de Computadores\Projeto1\ALU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <Behavioral> of entity <alu>.
Parsing VHDL file "C:\Users\Diogo\Documents\Universidade\Arquitetura de Computadores\Projeto1\Processador.vhd" into library work
Parsing entity <Processador>.
Parsing architecture <Struct> of entity <processador>.
Parsing VHDL file "C:\Users\Diogo\Documents\Universidade\Arquitetura de Computadores\Projeto1\MemInst.vhd" into library work
Parsing entity <MemInst>.
Parsing architecture <Behavioral> of entity <meminst>.
Parsing VHDL file "C:\Users\Diogo\Documents\Universidade\Arquitetura de Computadores\Projeto1\MemDados.vhd" into library work
Parsing entity <MemDados>.
Parsing architecture <Behavioral> of entity <memdados>.
Parsing VHDL file "C:\Users\Diogo\Documents\Universidade\Arquitetura de Computadores\Projeto1\PlacaMae.vhd" into library work
Parsing entity <PlacaMae>.
Parsing architecture <Struct> of entity <placamae>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <PlacaMae> (architecture <Struct>) from library <work>.

Elaborating entity <Processador> (architecture <Struct>) from library <work>.

Elaborating entity <ALU> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Diogo\Documents\Universidade\Arquitetura de Computadores\Projeto1\ALU.vhd" Line 25. Case statement is complete. others clause is never selected

Elaborating entity <Mux8bits> (architecture <Behavioral>) from library <work>.

Elaborating entity <MuxPC> (architecture <Behavioral>) from library <work>.

Elaborating entity <PerifericoEntrada> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\Diogo\Documents\Universidade\Arquitetura de Computadores\Projeto1\PerifericoEntrada.vhd" Line 50: perentdadosin should be on the sensitivity list of the process

Elaborating entity <PerifericoSaida> (architecture <Behavioral>) from library <work>.

Elaborating entity <ProgramCounter> (architecture <Behavioral>) from library <work>.

Elaborating entity <RegistoA> (architecture <Behavioral>) from library <work>.

Elaborating entity <RomDesc> (architecture <Behavioral>) from library <work>.

Elaborating entity <Zero> (architecture <Behavioral>) from library <work>.

Elaborating entity <MemDados> (architecture <Behavioral>) from library <work>.

Elaborating entity <MemInst> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <PlacaMae>.
    Related source file is "C:\Users\Diogo\Documents\Universidade\Arquitetura de Computadores\Projeto1\PlacaMae.vhd".
    Summary:
	no macro.
Unit <PlacaMae> synthesized.

Synthesizing Unit <Processador>.
    Related source file is "C:\Users\Diogo\Documents\Universidade\Arquitetura de Computadores\Projeto1\Processador.vhd".
    Summary:
	no macro.
Unit <Processador> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "C:\Users\Diogo\Documents\Universidade\Arquitetura de Computadores\Projeto1\ALU.vhd".
    Found 8-bit adder for signal <SaidaRegA[7]_SaidaMuxB[7]_add_0_OUT> created at line 21.
    Found 8-bit subtractor for signal <SaidaRegA[7]_SaidaMuxB[7]_sub_2_OUT<7:0>> created at line 22.
    Found 8-bit 4-to-1 multiplexer for signal <vetor> created at line 20.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <Mux8bits>.
    Related source file is "C:\Users\Diogo\Documents\Universidade\Arquitetura de Computadores\Projeto1\Mux.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux8bits> synthesized.

Synthesizing Unit <MuxPC>.
    Related source file is "C:\Users\Diogo\Documents\Universidade\Arquitetura de Computadores\Projeto1\MuxPC.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <ESCR_PC>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Latch(s).
	inferred   1 Multiplexer(s).
Unit <MuxPC> synthesized.

Synthesizing Unit <PerifericoEntrada>.
    Related source file is "C:\Users\Diogo\Documents\Universidade\Arquitetura de Computadores\Projeto1\PerifericoEntrada.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <reg<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DadosPerifericoEnt<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DadosPerifericoEnt<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DadosPerifericoEnt<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DadosPerifericoEnt<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DadosPerifericoEnt<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DadosPerifericoEnt<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DadosPerifericoEnt<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DadosPerifericoEnt<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  16 Latch(s).
	inferred   8 Multiplexer(s).
Unit <PerifericoEntrada> synthesized.

Synthesizing Unit <PerifericoSaida>.
    Related source file is "C:\Users\Diogo\Documents\Universidade\Arquitetura de Computadores\Projeto1\PerifericoSaida.vhd".
    Found 8-bit register for signal <reg>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <PerifericoSaida> synthesized.

Synthesizing Unit <ProgramCounter>.
    Related source file is "C:\Users\Diogo\Documents\Universidade\Arquitetura de Computadores\Projeto1\ProgramCounter.vhd".
    Found 8-bit register for signal <contagem>.
    Found 8-bit adder for signal <contagem[7]_GND_38_o_add_0_OUT> created at line 58.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ProgramCounter> synthesized.

Synthesizing Unit <RegistoA>.
    Related source file is "C:\Users\Diogo\Documents\Universidade\Arquitetura de Computadores\Projeto1\RegistoA.vhd".
    Found 8-bit register for signal <reg>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <RegistoA> synthesized.

Synthesizing Unit <RomDesc>.
    Related source file is "C:\Users\Diogo\Documents\Universidade\Arquitetura de Computadores\Projeto1\RomDesc.vhd".
    Found 8x1-bit Read Only RAM for signal <SEL_A>
    Found 16x7-bit Read Only RAM for signal <_n0025>
    Summary:
	inferred   2 RAM(s).
Unit <RomDesc> synthesized.

Synthesizing Unit <Zero>.
    Related source file is "C:\Users\Diogo\Documents\Universidade\Arquitetura de Computadores\Projeto1\Zero.vhd".
    Summary:
	no macro.
Unit <Zero> synthesized.

Synthesizing Unit <MemDados>.
    Related source file is "C:\Users\Diogo\Documents\Universidade\Arquitetura de Computadores\Projeto1\MemDados.vhd".
    Found 256x8-bit single-port RAM <Mram_F> for signal <F>.
WARNING:Xst:737 - Found 1-bit latch for signal <SaidaMemDados<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SaidaMemDados<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SaidaMemDados<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SaidaMemDados<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SaidaMemDados<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SaidaMemDados<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SaidaMemDados<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SaidaMemDados<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 RAM(s).
	inferred   8 Latch(s).
Unit <MemDados> synthesized.

Synthesizing Unit <MemInst>.
    Related source file is "C:\Users\Diogo\Documents\Universidade\Arquitetura de Computadores\Projeto1\MemInst.vhd".
    Found 16x8-bit Read Only RAM for signal <endr>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplexer(s).
Unit <MemInst> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x7-bit single-port Read Only RAM                    : 1
 16x8-bit single-port Read Only RAM                    : 1
 256x8-bit single-port RAM                             : 1
 8x1-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 2
 8-bit adder                                           : 1
 8-bit addsub                                          : 1
# Registers                                            : 3
 8-bit register                                        : 3
# Latches                                              : 25
 1-bit latch                                           : 25
# Multiplexers                                         : 16
 1-bit 2-to-1 multiplexer                              : 9
 4-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 6

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <MemDados>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_F> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <WR_0>          | high     |
    |     addrA          | connected to signal <Constante>     |          |
    |     diA            | connected to signal <SaidaRegA>     |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <MemDados> synthesized (advanced).

Synthesizing (advanced) Unit <MemInst>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_endr> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Endereco<3:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <endr>          |          |
    -----------------------------------------------------------------------
Unit <MemInst> synthesized (advanced).

Synthesizing (advanced) Unit <ProgramCounter>.
The following registers are absorbed into counter <contagem>: 1 register on signal <contagem>.
Unit <ProgramCounter> synthesized (advanced).

Synthesizing (advanced) Unit <RomDesc>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_SEL_A> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <OPCode<3:1>>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <SEL_A>         |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0025> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <OPCode>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RomDesc> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x7-bit single-port distributed Read Only RAM        : 1
 16x8-bit single-port distributed Read Only RAM        : 1
 256x8-bit single-port distributed RAM                 : 1
 8x1-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 1
 8-bit addsub                                          : 1
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 16
 Flip-Flops                                            : 16
# Multiplexers                                         : 14
 1-bit 2-to-1 multiplexer                              : 8
 4-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    ESCR_PC in unit <MuxPC>


Optimizing unit <RegistoA> ...

Optimizing unit <PlacaMae> ...

Optimizing unit <Processador> ...

Optimizing unit <PerifericoEntrada> ...

Optimizing unit <PerifericoSaida> ...

Optimizing unit <ALU> ...

Optimizing unit <MuxPC> ...

Optimizing unit <MemDados> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block PlacaMae, actual ratio is 0.
FlipFlop Processador1/ProgramCounter1/contagem_0 has been replicated 1 time(s)
FlipFlop Processador1/ProgramCounter1/contagem_1 has been replicated 1 time(s)
FlipFlop Processador1/ProgramCounter1/contagem_2 has been replicated 1 time(s)
FlipFlop Processador1/ProgramCounter1/contagem_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 28
 Flip-Flops                                            : 28

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : PlacaMae.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 111
#      GND                         : 1
#      INV                         : 1
#      LUT3                        : 5
#      LUT4                        : 21
#      LUT5                        : 18
#      LUT6                        : 31
#      MUXCY                       : 14
#      MUXF7                       : 3
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 53
#      FDE_1                       : 16
#      FDR                         : 12
#      LD                          : 9
#      LDE_1                       : 16
# RAMS                             : 8
#      RAM256X1S                   : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 17
#      IBUF                        : 9
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              53  out of  54576     0%  
 Number of Slice LUTs:                  108  out of  27288     0%  
    Number used as Logic:                76  out of  27288     0%  
    Number used as Memory:               32  out of   6408     0%  
       Number used as RAM:               32

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    131
   Number with an unused Flip Flop:      78  out of    131    59%  
   Number with an unused LUT:            23  out of    131    17%  
   Number of fully used LUT-FF pairs:    30  out of    131    22%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          18
 Number of bonded IOBs:                  18  out of    218     8%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------+--------------------------------------------------------------+-------+
Clock Signal                            | Clock buffer(FF name)                                        | Load  |
----------------------------------------+--------------------------------------------------------------+-------+
clock                                   | BUFGP                                                        | 36    |
G<7>(MemInst1/Mram_endr71:O)            | NONE(*)(Processador1/PerifericoEntrada1/DadosPerifericoEnt_1)| 16    |
Q(Processador1/RomDesc1/Mram__n002561:O)| NONE(*)(Processador1/PerifericoEntrada1/reg_7)               | 8     |
N1                                      | NONE(Processador1/MuxPC1/ESCR_PC)                            | 1     |
----------------------------------------+--------------------------------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 9.499ns (Maximum Frequency: 105.279MHz)
   Minimum input arrival time before clock: 2.560ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 9.499ns (frequency: 105.279MHz)
  Total number of paths / destination ports: 1469 / 100
-------------------------------------------------------------------------
Delay:               4.749ns (Levels of Logic = 11)
  Source:            Processador1/ProgramCounter1/contagem_7 (FF)
  Destination:       Processador1/RegistoA1/reg_7 (FF)
  Source Clock:      clock rising
  Destination Clock: clock falling

  Data Path: Processador1/ProgramCounter1/contagem_7 to Processador1/RegistoA1/reg_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.447   0.962  Processador1/ProgramCounter1/contagem_7 (Processador1/ProgramCounter1/contagem_7)
     LUT4:I0->O           18   0.203   1.050  MemInst1/_n0054<7>1 (MemInst1/_n0054)
     LUT5:I4->O            4   0.205   0.683  Processador1/RomDesc1/Mram__n002521 (Processador1/C<0>)
     MUXCY:CI->O           1   0.019   0.000  Processador1/ALU1/Mmux_vetor1_rs_cy<0> (Processador1/ALU1/Mmux_vetor1_rs_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Processador1/ALU1/Mmux_vetor1_rs_cy<1> (Processador1/ALU1/Mmux_vetor1_rs_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Processador1/ALU1/Mmux_vetor1_rs_cy<2> (Processador1/ALU1/Mmux_vetor1_rs_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Processador1/ALU1/Mmux_vetor1_rs_cy<3> (Processador1/ALU1/Mmux_vetor1_rs_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Processador1/ALU1/Mmux_vetor1_rs_cy<4> (Processador1/ALU1/Mmux_vetor1_rs_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Processador1/ALU1/Mmux_vetor1_rs_cy<5> (Processador1/ALU1/Mmux_vetor1_rs_cy<5>)
     MUXCY:CI->O           0   0.019   0.000  Processador1/ALU1/Mmux_vetor1_rs_cy<6> (Processador1/ALU1/Mmux_vetor1_rs_cy<6>)
     XORCY:CI->O           1   0.180   0.580  Processador1/ALU1/Mmux_vetor1_rs_xor<7> (Processador1/ALU1/Mmux_vetor1_split<7>)
     LUT6:I5->O            1   0.205   0.000  Processador1/Mux8bitsA/Mmux_C81 (Processador1/F<7>)
     FDE_1:D                   0.102          Processador1/RegistoA1/reg_7
    ----------------------------------------
    Total                      4.749ns (1.475ns logic, 3.274ns route)
                                       (31.1% logic, 68.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              2.560ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       Processador1/ProgramCounter1/contagem_7 (FF)
  Destination Clock: clock rising

  Data Path: reset to Processador1/ProgramCounter1/contagem_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.222   0.908  reset_IBUF (reset_IBUF)
     FDR:R                     0.430          Processador1/ProgramCounter1/contagem_0
    ----------------------------------------
    Total                      2.560ns (1.652ns logic, 0.908ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G<7>'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.443ns (Levels of Logic = 2)
  Source:            PIN<1> (PAD)
  Destination:       Processador1/PerifericoEntrada1/DadosPerifericoEnt_1 (LATCH)
  Destination Clock: G<7> falling

  Data Path: PIN<1> to Processador1/PerifericoEntrada1/DadosPerifericoEnt_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.981  PIN_1_IBUF (PIN_1_IBUF)
     LUT6:I0->O            1   0.203   0.000  Processador1/PerifericoEntrada1/Mmux_reg[7]_PerEntDadosIn[7]_mux_0_OUT<1>11 (Processador1/PerifericoEntrada1/reg[7]_PerEntDadosIn[7]_mux_0_OUT<1>)
     LD:D                      0.037          Processador1/PerifericoEntrada1/DadosPerifericoEnt_1
    ----------------------------------------
    Total                      2.443ns (1.462ns logic, 0.981ns route)
                                       (59.8% logic, 40.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Q'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              1.875ns (Levels of Logic = 1)
  Source:            PIN<7> (PAD)
  Destination:       Processador1/PerifericoEntrada1/reg_7 (LATCH)
  Destination Clock: Q rising

  Data Path: PIN<7> to Processador1/PerifericoEntrada1/reg_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  PIN_7_IBUF (PIN_7_IBUF)
     LDE_1:D                   0.037          Processador1/PerifericoEntrada1/reg_7
    ----------------------------------------
    Total                      1.875ns (1.259ns logic, 0.616ns route)
                                       (67.1% logic, 32.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            Processador1/PerifericoSaida1/reg_7 (FF)
  Destination:       POUT<7> (PAD)
  Source Clock:      clock falling

  Data Path: Processador1/PerifericoSaida1/reg_7 to POUT<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            1   0.447   0.579  Processador1/PerifericoSaida1/reg_7 (Processador1/PerifericoSaida1/reg_7)
     OBUF:I->O                 2.571          POUT_7_OBUF (POUT<7>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock G<7>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Q              |         |         |    1.320|         |
clock          |    5.691|         |    4.702|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Q
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    3.899|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
G<7>           |         |         |    3.922|         |
clock          |    5.369|    1.161|    4.749|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.91 secs
 
--> 

Total memory usage is 295956 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   27 (   0 filtered)
Number of infos    :    6 (   0 filtered)

